From 0cee003bd920337499a67b20eb0e6b16194d776b Mon Sep 17 00:00:00 2001 From: ccli8 Date: Tue, 5 Jun 2018 15:08:50 +0800 Subject: [PATCH 01/95] Fix flash start/size in bootloader related build This fix relies on target configuration options (mbed_rom_start/mbed_rom_size) defined to override CMSIS pack or no CMSIS pack. This is useful for a target which: 1. Doesn't support CMSIS pack, or 2. Supports TrustZone and user needs to change its flash partition --- tools/config/__init__.py | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/tools/config/__init__.py b/tools/config/__init__.py index 8c2df230b6e..1def14c4cf0 100644 --- a/tools/config/__init__.py +++ b/tools/config/__init__.py @@ -575,6 +575,19 @@ def regions(self): except KeyError: raise ConfigException("Not enough information in CMSIS packs to " "build a bootloader project") + + # Override rom_start/rom_size + # + # This is usually done for a target which: + # 1. Doesn't support CMSIS pack, or + # 2. Supports TrustZone and user needs to change its flash partition + rom_start_override = getattr(self.target, "mbed_rom_start", False) + if rom_start_override: + rom_start = int(rom_start_override, 0) + rom_size_override = getattr(self.target, "mbed_rom_size", False) + if rom_size_override: + rom_size = int(rom_size_override, 0) + if self.target.bootloader_img or self.target.restrict_size: return self._generate_bootloader_build(rom_start, rom_size) elif self.target.mbed_app_start or self.target.mbed_app_size: From f48f30ceb2411290b2ccb1d519d7f7d218dddaf0 Mon Sep 17 00:00:00 2001 From: ccli8 Date: Tue, 5 Jun 2018 17:11:11 +0800 Subject: [PATCH 02/95] Pass fixed flash information (MBED_ROM_START/MBED_ROM_SIZE) to compiler/linker This fix relies on target configuration options (mbed_rom_start/mbed_rom_size) defined. --- tools/toolchains/__init__.py | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/tools/toolchains/__init__.py b/tools/toolchains/__init__.py index 29bec74106d..9603c6fa4ad 100644 --- a/tools/toolchains/__init__.py +++ b/tools/toolchains/__init__.py @@ -462,6 +462,17 @@ def __init__(self, target, notify=None, macros=None, build_profile=None, if 'UVISOR' in self.target.features and 'UVISOR_SUPPORTED' in self.target.extra_labels: self.target.core = re.sub(r"F$", '', self.target.core) + # Pass flash information (MBED_ROM_START/MBED_ROM_SIZE) to compiler/linker + # if target configuration options (mbed_rom_start/mbed_rom_size) are defined. + rom_start_override = getattr(self.target, "mbed_rom_start", False) + if rom_start_override: + self.macros.append("MBED_ROM_START=0x%x" % int(rom_start_override, 0)) + self.make_ld_define("MBED_ROM_START", int(rom_start_override, 0)) + rom_size_override = getattr(self.target, "mbed_rom_size", False) + if rom_size_override: + self.macros.append("MBED_ROM_SIZE=0x%x" % int(rom_size_override, 0)) + self.make_ld_define("MBED_ROM_SIZE", int(rom_size_override, 0)) + # Stats cache is used to reduce the amount of IO requests to stat # header files during dependency change. See need_update() self.stat_cache = {} From 58f1521623597c0ce7b823de601a09aa9235ef96 Mon Sep 17 00:00:00 2001 From: ccli8 Date: Tue, 5 Jun 2018 17:25:28 +0800 Subject: [PATCH 03/95] Pass fixed SRAM information (MBED_RAM_START/MBED_RAM_SIZE) to compiler/linker This fix relies on target configuration options (mbed_ram_start/mbed_ram_size) defined. --- tools/toolchains/__init__.py | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/tools/toolchains/__init__.py b/tools/toolchains/__init__.py index 9603c6fa4ad..85b4c769862 100644 --- a/tools/toolchains/__init__.py +++ b/tools/toolchains/__init__.py @@ -473,6 +473,17 @@ def __init__(self, target, notify=None, macros=None, build_profile=None, self.macros.append("MBED_ROM_SIZE=0x%x" % int(rom_size_override, 0)) self.make_ld_define("MBED_ROM_SIZE", int(rom_size_override, 0)) + # Pass SRAM information (MBED_RAM_START/MBED_RAM_SIZE) to compiler/linker + # if target configuration options (mbed_ram_start/mbed_ram_size) are defined. + ram_start_override = getattr(self.target, "mbed_ram_start", False) + if ram_start_override: + self.macros.append("MBED_RAM_START=0x%x" % int(ram_start_override, 0)) + self.make_ld_define("MBED_RAM_START", int(ram_start_override, 0)) + ram_size_override = getattr(self.target, "mbed_ram_size", False) + if ram_size_override: + self.macros.append("MBED_RAM_SIZE=0x%x" % int(ram_size_override, 0)) + self.make_ld_define("MBED_RAM_SIZE", int(ram_size_override, 0)) + # Stats cache is used to reduce the amount of IO requests to stat # header files during dependency change. See need_update() self.stat_cache = {} From 86ce955d96f7a7bcc8bf365de1fb0f49b3359039 Mon Sep 17 00:00:00 2001 From: Bernhard Schuster Date: Wed, 6 Jun 2018 14:04:15 +0200 Subject: [PATCH 04/95] NRF52: add a separate .nvictable section and allow .noinit to be used by the application --- .../device/TOOLCHAIN_GCC_ARM/NRF52832.ld | 11 +++++++++-- .../device/TOOLCHAIN_GCC_ARM/NRF52840.ld | 9 ++++++++- .../TARGET_NRF5x/TARGET_NRF52/reloc_vector_table.c | 6 +++--- 3 files changed, 20 insertions(+), 6 deletions(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_GCC_ARM/NRF52832.ld b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_GCC_ARM/NRF52832.ld index 0fa07980fc4..fd761600661 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_GCC_ARM/NRF52832.ld +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_GCC_ARM/NRF52832.ld @@ -199,13 +199,20 @@ SECTIONS __edata = .; + .nvictable (NOLOAD) : + { + PROVIDE(__start_nvictable = .); + KEEP(*(.nvictable)) + PROVIDE(__stop_nvictable = .); + } > RAM_NVIC + .noinit (NOLOAD) : { PROVIDE(__start_noinit = .); KEEP(*(.noinit)) PROVIDE(__stop_noinit = .); - } > RAM_NVIC - + } > RAM + .bss : { . = ALIGN(4); diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52840/device/TOOLCHAIN_GCC_ARM/NRF52840.ld b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52840/device/TOOLCHAIN_GCC_ARM/NRF52840.ld index 99b8a4e4dd7..e42984a8741 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52840/device/TOOLCHAIN_GCC_ARM/NRF52840.ld +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52840/device/TOOLCHAIN_GCC_ARM/NRF52840.ld @@ -198,12 +198,19 @@ SECTIONS __edata = .; + .nvictable (NOLOAD) : + { + PROVIDE(__start_nvictable = .); + KEEP(*(.nvictable)) + PROVIDE(__stop_nvictable = .); + } > RAM_NVIC + .noinit (NOLOAD) : { PROVIDE(__start_noinit = .); KEEP(*(.noinit)) PROVIDE(__stop_noinit = .); - } > RAM_NVIC + } > RAM .bss : { diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/reloc_vector_table.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/reloc_vector_table.c index 78bff812f07..53daa7e4ff6 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/reloc_vector_table.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/reloc_vector_table.c @@ -46,13 +46,13 @@ #endif #if defined(__CC_ARM) || (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) - __attribute__ ((section(".bss.noinit"),zero_init)) + __attribute__ ((section(".bss.nvictable"),zero_init)) uint32_t nrf_dispatch_vector[NVIC_NUM_VECTORS]; #elif defined(__GNUC__) - __attribute__ ((section(".noinit"))) + __attribute__ ((section(".nvictable"))) uint32_t nrf_dispatch_vector[NVIC_NUM_VECTORS]; #elif defined(__ICCARM__) - uint32_t nrf_dispatch_vector[NVIC_NUM_VECTORS] @ ".noinit"; + uint32_t nrf_dispatch_vector[NVIC_NUM_VECTORS] @ ".nvictable"; #endif extern uint32_t __Vectors[]; From e5e53e5e48bd23a943eebddf3f2d302229de506a Mon Sep 17 00:00:00 2001 From: Przemyslaw Stekiel Date: Wed, 23 May 2018 10:23:55 +0200 Subject: [PATCH 05/95] NRF52_DK: Use 32 bit counter for us ticker (instead 16 bit counter) --- targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c | 4 ++-- targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.h | 4 ++-- 2 files changed, 4 insertions(+), 4 deletions(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c index 0ab3738bb1f..bacacf91357 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c @@ -77,7 +77,7 @@ void us_ticker_init(void) nrf_timer_frequency_set(NRF_TIMER1, NRF_TIMER_FREQ_1MHz); - nrf_timer_bit_width_set(NRF_TIMER1, NRF_TIMER_BIT_WIDTH_16); + nrf_timer_bit_width_set(NRF_TIMER1, NRF_TIMER_BIT_WIDTH_32); nrf_timer_cc_write(NRF_TIMER1, NRF_TIMER_CC_CHANNEL0, 0); @@ -110,7 +110,7 @@ void us_ticker_set_interrupt(timestamp_t timestamp) { core_util_critical_section_enter(); - nrf_timer_cc_write(NRF_TIMER1, NRF_TIMER_CC_CHANNEL0, timestamp & 0xFFFF); + nrf_timer_cc_write(NRF_TIMER1, NRF_TIMER_CC_CHANNEL0, timestamp); if (!nrf_timer_int_enable_check(NRF_TIMER1, nrf_timer_compare_int_get(NRF_TIMER_CC_CHANNEL0))) { nrf_timer_event_clear(NRF_TIMER1, NRF_TIMER_EVENT_COMPARE0); diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.h b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.h index f9bf80424c6..defaf325427 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.h +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.h @@ -18,9 +18,9 @@ #define US_TICKER_H /* TIMER0 is reserved for SoftDevice. We will use TIMER1 for us ticker - * which counter size is 16 bits. */ + * which counter size is 32 bits. */ -#define US_TICKER_COUNTER_BITS 16u +#define US_TICKER_COUNTER_BITS 32u #define US_TICKER_FREQ 1000000 #endif // US_TICKER_H From ccba52b45bfc60baa4e1752bddbb55549d89b6ef Mon Sep 17 00:00:00 2001 From: Przemyslaw Stekiel Date: Wed, 23 May 2018 13:25:41 +0200 Subject: [PATCH 06/95] NRF5x: Remove duplicate lp ticker initialization from I2C, flash, trng. --- targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/flash_api.c | 1 - targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/i2c_api.c | 2 +- targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/trng_api.c | 1 - targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/flash_api.c | 4 +--- targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/i2c_api.c | 5 +---- 5 files changed, 3 insertions(+), 10 deletions(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/flash_api.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/flash_api.c index 032dfd2ae13..2ab1acc374d 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/flash_api.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/flash_api.c @@ -72,7 +72,6 @@ int32_t flash_init(flash_t *obj) if (first_init) { first_init = false; - lp_ticker_init(); } return 0; diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/i2c_api.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/i2c_api.c index c6629680174..cc5f9c962f1 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/i2c_api.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/i2c_api.c @@ -39,7 +39,7 @@ #include "i2c_api.h" -#if DEVICE_I2C +#if (defined(DEVICE_I2C) && defined(DEVICE_LPTICKER)) #include "mbed_assert.h" #include "mbed_error.h" diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/trng_api.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/trng_api.c index 7837eb4cb8e..bf6df6421de 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/trng_api.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/trng_api.c @@ -73,7 +73,6 @@ void trng_init(trng_t *obj) if (first_init) { first_init = false; - lp_ticker_init(); } } diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/flash_api.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/flash_api.c index ea8f4000482..58c028143dc 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/flash_api.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/flash_api.c @@ -36,7 +36,7 @@ * */ -#if DEVICE_FLASH +#if (defined(DEVICE_FLASH) && defined(DEVICE_LPTICKER)) #include "hal/flash_api.h" #include "hal/lp_ticker_api.h" @@ -84,8 +84,6 @@ int32_t flash_init(flash_t *obj) result = nrf_fstorage_init(&nordic_fstorage, &nrf_fstorage_nvmc, NULL); #endif - /* Initialize low power ticker for timeouts. */ - lp_ticker_init(); } /* Convert Nordic SDK error code to mbed HAL. */ diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/i2c_api.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/i2c_api.c index c4e646c9de5..388059c62e8 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/i2c_api.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/i2c_api.c @@ -36,8 +36,7 @@ * */ -#if DEVICE_I2C - +#if (defined(DEVICE_I2C) && defined(DEVICE_LPTICKER)) /* I2C * * This HAL implementation uses the nrf_drv_twi.h API primarily but switches to TWI for the @@ -131,8 +130,6 @@ void i2c_init(i2c_t *obj, PinName sda, PinName scl) if (first_init) { first_init = false; - /* Initialize low power ticker. Used for timeouts. */ - lp_ticker_init(); /* Register interrupt handlers in driver with the NVIC. */ NVIC_SetVector(SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn, (uint32_t) SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQHandler); From 4d56b006d14816474ee682bb3699a7d2bfcdcefa Mon Sep 17 00:00:00 2001 From: Przemyslaw Stekiel Date: Wed, 23 May 2018 13:34:35 +0200 Subject: [PATCH 07/95] common_rtc_set_interrupt: Wrap before comparisons RTC counter is 24-bit. Upper layer handles counter size and wraps ticks count when interrupt is to be fired before passing it to common_rtc_set_interrupt(), but for consistency and safety reasons we can wrap it again in the NRF driver. --- targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.c | 7 +++++-- 1 file changed, 5 insertions(+), 2 deletions(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.c b/targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.c index 38db0a4bf11..81d62337121 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.c @@ -194,6 +194,9 @@ void common_rtc_set_interrupt(uint32_t ticks_count, uint32_t cc_channel, core_util_critical_section_enter(); + /* Wrap ticks_count before comparisons. */ + ticks_count = RTC_WRAP(ticks_count); + /* COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N. * If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a * COMPARE event at N+2. @@ -202,10 +205,10 @@ void common_rtc_set_interrupt(uint32_t ticks_count, uint32_t cc_channel, if (now == ticks_count || RTC_WRAP(now + 1) == ticks_count) { - ticks_count += 2; + ticks_count = RTC_WRAP(ticks_count + 2); } - nrf_rtc_cc_set(COMMON_RTC_INSTANCE, cc_channel, RTC_WRAP(ticks_count)); + nrf_rtc_cc_set(COMMON_RTC_INSTANCE, cc_channel, ticks_count); if (!nrf_rtc_int_is_enabled(COMMON_RTC_INSTANCE, int_mask)) { nrf_rtc_event_clear(COMMON_RTC_INSTANCE, LP_TICKER_EVENT); From ae16aa2fb7caee7895d73248c3625e13e78a8e27 Mon Sep 17 00:00:00 2001 From: ccli8 Date: Fri, 8 Jun 2018 17:54:07 +0800 Subject: [PATCH 08/95] Fix overridden MBED_ROM_START/MBED_ROM_SIZE/MBED_RAM_START/MBED_RAM_SIZE don't pass to linker --- tools/toolchains/__init__.py | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/tools/toolchains/__init__.py b/tools/toolchains/__init__.py index 85b4c769862..a2af898abf0 100644 --- a/tools/toolchains/__init__.py +++ b/tools/toolchains/__init__.py @@ -467,22 +467,26 @@ def __init__(self, target, notify=None, macros=None, build_profile=None, rom_start_override = getattr(self.target, "mbed_rom_start", False) if rom_start_override: self.macros.append("MBED_ROM_START=0x%x" % int(rom_start_override, 0)) - self.make_ld_define("MBED_ROM_START", int(rom_start_override, 0)) + _ = self.make_ld_define("MBED_ROM_START", int(rom_start_override, 0)) + self.flags["ld"].append(_) rom_size_override = getattr(self.target, "mbed_rom_size", False) if rom_size_override: self.macros.append("MBED_ROM_SIZE=0x%x" % int(rom_size_override, 0)) - self.make_ld_define("MBED_ROM_SIZE", int(rom_size_override, 0)) + _ = self.make_ld_define("MBED_ROM_SIZE", int(rom_size_override, 0)) + self.flags["ld"].append(_) # Pass SRAM information (MBED_RAM_START/MBED_RAM_SIZE) to compiler/linker # if target configuration options (mbed_ram_start/mbed_ram_size) are defined. ram_start_override = getattr(self.target, "mbed_ram_start", False) if ram_start_override: self.macros.append("MBED_RAM_START=0x%x" % int(ram_start_override, 0)) - self.make_ld_define("MBED_RAM_START", int(ram_start_override, 0)) + _ = self.make_ld_define("MBED_RAM_START", int(ram_start_override, 0)) + self.flags["ld"].append(_) ram_size_override = getattr(self.target, "mbed_ram_size", False) if ram_size_override: self.macros.append("MBED_RAM_SIZE=0x%x" % int(ram_size_override, 0)) - self.make_ld_define("MBED_RAM_SIZE", int(ram_size_override, 0)) + _ = self.make_ld_define("MBED_RAM_SIZE", int(ram_size_override, 0)) + self.flags["ld"].append(_) # Stats cache is used to reduce the amount of IO requests to stat # header files during dependency change. See need_update() From ad668a74dd194da8bc48468f2c914e067fed7f8a Mon Sep 17 00:00:00 2001 From: Qinghao Shi Date: Fri, 8 Jun 2018 11:20:42 +0100 Subject: [PATCH 09/95] Enable new HAL us_ticker API on fast model MPS2 platform --- .../TARGET_FVP_MPS2_M0/device/CMSDK_CM0.h | 16 ++-- .../device/CMSDK_CM0plus.h | 16 ++-- .../TARGET_FVP_MPS2_M3/device/CMSDK_CM3.h | 16 ++-- .../TARGET_FVP_MPS2_M4/device/CMSDK_CM4.h | 16 ++-- .../TARGET_FVP_MPS2_M7/device/CMSDK_CM7.h | 16 ++-- .../TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c | 79 +++++++++++++------ targets/targets.json | 2 +- 7 files changed, 94 insertions(+), 67 deletions(-) diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0/device/CMSDK_CM0.h b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0/device/CMSDK_CM0.h index 1daab820b30..fb67de22e6e 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0/device/CMSDK_CM0.h +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0/device/CMSDK_CM0.h @@ -270,7 +270,7 @@ typedef struct { #define CMSDK_DUALTIMER1_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER1 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Mask */ @@ -306,7 +306,7 @@ typedef struct { #define CMSDK_DUALTIMER2_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER2 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Mask */ @@ -329,12 +329,12 @@ typedef struct { typedef struct { __IO uint32_t TimerLoad; /* Offset: 0x000 (R/W) Timer Load */ - __I uint32_t TimerValue; /* Offset: 0x000 (R/W) Timer Counter Current Value */ - __IO uint32_t TimerControl; /* Offset: 0x000 (R/W) Timer Control */ - __O uint32_t TimerIntClr; /* Offset: 0x000 (R/W) Timer Interrupt Clear */ - __I uint32_t TimerRIS; /* Offset: 0x000 (R/W) Timer Raw Interrupt Status */ - __I uint32_t TimerMIS; /* Offset: 0x000 (R/W) Timer Masked Interrupt Status */ - __IO uint32_t TimerBGLoad; /* Offset: 0x000 (R/W) Background Load Register */ + __I uint32_t TimerValue; /* Offset: 0x004 (R/ ) Timer Counter Current Value */ + __IO uint32_t TimerControl; /* Offset: 0x008 (R/W) Timer Control */ + __O uint32_t TimerIntClr; /* Offset: 0x00C ( /W) Timer Interrupt Clear */ + __I uint32_t TimerRIS; /* Offset: 0x010 (R/ ) Timer Raw Interrupt Status */ + __I uint32_t TimerMIS; /* Offset: 0x014 (R/ ) Timer Masked Interrupt Status */ + __IO uint32_t TimerBGLoad; /* Offset: 0x018 (R/W) Background Load Register */ } CMSDK_DUALTIMER_SINGLE_TypeDef; #define CMSDK_DUALTIMER_LOAD_Pos 0 /* CMSDK_DUALTIMER LOAD: LOAD Position */ diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0P/device/CMSDK_CM0plus.h b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0P/device/CMSDK_CM0plus.h index a63b6c14487..79dc9191125 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0P/device/CMSDK_CM0plus.h +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0P/device/CMSDK_CM0plus.h @@ -271,7 +271,7 @@ typedef struct { #define CMSDK_DUALTIMER1_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER1 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Mask */ @@ -307,7 +307,7 @@ typedef struct { #define CMSDK_DUALTIMER2_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER2 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Mask */ @@ -330,12 +330,12 @@ typedef struct { typedef struct { __IO uint32_t TimerLoad; /* Offset: 0x000 (R/W) Timer Load */ - __I uint32_t TimerValue; /* Offset: 0x000 (R/W) Timer Counter Current Value */ - __IO uint32_t TimerControl; /* Offset: 0x000 (R/W) Timer Control */ - __O uint32_t TimerIntClr; /* Offset: 0x000 (R/W) Timer Interrupt Clear */ - __I uint32_t TimerRIS; /* Offset: 0x000 (R/W) Timer Raw Interrupt Status */ - __I uint32_t TimerMIS; /* Offset: 0x000 (R/W) Timer Masked Interrupt Status */ - __IO uint32_t TimerBGLoad; /* Offset: 0x000 (R/W) Background Load Register */ + __I uint32_t TimerValue; /* Offset: 0x004 (R/ ) Timer Counter Current Value */ + __IO uint32_t TimerControl; /* Offset: 0x008 (R/W) Timer Control */ + __O uint32_t TimerIntClr; /* Offset: 0x00C ( /W) Timer Interrupt Clear */ + __I uint32_t TimerRIS; /* Offset: 0x010 (R/ ) Timer Raw Interrupt Status */ + __I uint32_t TimerMIS; /* Offset: 0x014 (R/ ) Timer Masked Interrupt Status */ + __IO uint32_t TimerBGLoad; /* Offset: 0x018 (R/W) Background Load Register */ } CMSDK_DUALTIMER_SINGLE_TypeDef; #define CMSDK_DUALTIMER_LOAD_Pos 0 /* CMSDK_DUALTIMER LOAD: LOAD Position */ diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M3/device/CMSDK_CM3.h b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M3/device/CMSDK_CM3.h index 0b4746d1a73..1b8c9f165bd 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M3/device/CMSDK_CM3.h +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M3/device/CMSDK_CM3.h @@ -272,7 +272,7 @@ typedef struct { #define CMSDK_DUALTIMER1_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER1 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Mask */ @@ -308,7 +308,7 @@ typedef struct { #define CMSDK_DUALTIMER2_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER2 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Mask */ @@ -331,12 +331,12 @@ typedef struct { typedef struct { __IO uint32_t TimerLoad; /* Offset: 0x000 (R/W) Timer Load */ - __I uint32_t TimerValue; /* Offset: 0x000 (R/W) Timer Counter Current Value */ - __IO uint32_t TimerControl; /* Offset: 0x000 (R/W) Timer Control */ - __O uint32_t TimerIntClr; /* Offset: 0x000 (R/W) Timer Interrupt Clear */ - __I uint32_t TimerRIS; /* Offset: 0x000 (R/W) Timer Raw Interrupt Status */ - __I uint32_t TimerMIS; /* Offset: 0x000 (R/W) Timer Masked Interrupt Status */ - __IO uint32_t TimerBGLoad; /* Offset: 0x000 (R/W) Background Load Register */ + __I uint32_t TimerValue; /* Offset: 0x004 (R/ ) Timer Counter Current Value */ + __IO uint32_t TimerControl; /* Offset: 0x008 (R/W) Timer Control */ + __O uint32_t TimerIntClr; /* Offset: 0x00C ( /W) Timer Interrupt Clear */ + __I uint32_t TimerRIS; /* Offset: 0x010 (R/ ) Timer Raw Interrupt Status */ + __I uint32_t TimerMIS; /* Offset: 0x014 (R/ ) Timer Masked Interrupt Status */ + __IO uint32_t TimerBGLoad; /* Offset: 0x018 (R/W) Background Load Register */ } CMSDK_DUALTIMER_SINGLE_TypeDef; #define CMSDK_DUALTIMER_LOAD_Pos 0 /* CMSDK_DUALTIMER LOAD: LOAD Position */ diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M4/device/CMSDK_CM4.h b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M4/device/CMSDK_CM4.h index a7bb39bfe94..d51b4e3c282 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M4/device/CMSDK_CM4.h +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M4/device/CMSDK_CM4.h @@ -321,7 +321,7 @@ typedef struct { #define CMSDK_DUALTIMER1_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_INTEN_Pos) /*!< CMSDK_DUALTIMER1 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos 2 /*!< CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /*!< CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /*!< CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Pos 1 /*!< CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_SIZE_Pos) /*!< CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Mask */ @@ -357,7 +357,7 @@ typedef struct { #define CMSDK_DUALTIMER2_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_INTEN_Pos) /*!< CMSDK_DUALTIMER2 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos 2 /*!< CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /*!< CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /*!< CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Pos 1 /*!< CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_SIZE_Pos) /*!< CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Mask */ @@ -379,8 +379,8 @@ typedef struct { typedef struct { __IO uint32_t TimerLoad; /* Offset: 0x000 (R/W) Timer Load */ - __I uint32_t TimerValue; /* Offset: 0x000 (R/W) Timer Counter Current Value */ - __IO uint32_t TimerControl; /* Offset: 0x000 (R/W) Timer Control */ + __I uint32_t TimerValue; /* Offset: 0x004 (R/ ) Timer Counter Current Value */ + __IO uint32_t TimerControl; /* Offset: 0x008 (R/W) Timer Control */ /* TimerEn: Timer Enable */ /* TimerMode: Timer Mode */ /* <0=> Freerunning-mode */ @@ -398,10 +398,10 @@ typedef struct { /* <0=> Wrapping mode */ /* <1=> One-shot mode */ /* */ - __O uint32_t TimerIntClr; /* Offset: 0x000 (R/W) Timer Interrupt Clear */ - __I uint32_t TimerRIS; /* Offset: 0x000 (R/W) Timer Raw Interrupt Status */ - __I uint32_t TimerMIS; /* Offset: 0x000 (R/W) Timer Masked Interrupt Status */ - __IO uint32_t TimerBGLoad; /* Offset: 0x000 (R/W) Background Load Register */ + __O uint32_t TimerIntClr; /* Offset: 0x00C ( /W) Timer Interrupt Clear */ + __I uint32_t TimerRIS; /* Offset: 0x010 (R/ ) Timer Raw Interrupt Status */ + __I uint32_t TimerMIS; /* Offset: 0x014 (R/ ) Timer Masked Interrupt Status */ + __IO uint32_t TimerBGLoad; /* Offset: 0x018 (R/W) Background Load Register */ } CMSDK_DUALTIMER_SINGLE_TypeDef; #define CMSDK_DUALTIMER_LOAD_Pos 0 /*!< CMSDK_DUALTIMER LOAD: LOAD Position */ diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M7/device/CMSDK_CM7.h b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M7/device/CMSDK_CM7.h index 2b82b87ef4d..d26198a2e93 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M7/device/CMSDK_CM7.h +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M7/device/CMSDK_CM7.h @@ -278,7 +278,7 @@ typedef struct { #define CMSDK_DUALTIMER1_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER1 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Mask */ @@ -314,7 +314,7 @@ typedef struct { #define CMSDK_DUALTIMER2_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER2 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Mask */ @@ -337,12 +337,12 @@ typedef struct { typedef struct { __IO uint32_t TimerLoad; /* Offset: 0x000 (R/W) Timer Load */ - __I uint32_t TimerValue; /* Offset: 0x000 (R/W) Timer Counter Current Value */ - __IO uint32_t TimerControl; /* Offset: 0x000 (R/W) Timer Control */ - __O uint32_t TimerIntClr; /* Offset: 0x000 (R/W) Timer Interrupt Clear */ - __I uint32_t TimerRIS; /* Offset: 0x000 (R/W) Timer Raw Interrupt Status */ - __I uint32_t TimerMIS; /* Offset: 0x000 (R/W) Timer Masked Interrupt Status */ - __IO uint32_t TimerBGLoad; /* Offset: 0x000 (R/W) Background Load Register */ + __I uint32_t TimerValue; /* Offset: 0x004 (R/ ) Timer Counter Current Value */ + __IO uint32_t TimerControl; /* Offset: 0x008 (R/W) Timer Control */ + __O uint32_t TimerIntClr; /* Offset: 0x00C ( /W) Timer Interrupt Clear */ + __I uint32_t TimerRIS; /* Offset: 0x010 (R/ ) Timer Raw Interrupt Status */ + __I uint32_t TimerMIS; /* Offset: 0x014 (R/ ) Timer Masked Interrupt Status */ + __IO uint32_t TimerBGLoad; /* Offset: 0x018 (R/W) Background Load Register */ } CMSDK_DUALTIMER_SINGLE_TypeDef; #define CMSDK_DUALTIMER_LOAD_Pos 0 /* CMSDK_DUALTIMER LOAD: LOAD Position */ diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c index 04fc483601d..74d7597a430 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c @@ -16,43 +16,69 @@ #include #include "us_ticker_api.h" #include "PeripheralNames.h" - #define US_TICKER_TIMER1 CMSDK_DUALTIMER1 #define US_TICKER_TIMER2 CMSDK_DUALTIMER2 #define US_TICKER_TIMER_IRQn DUALTIMER_IRQn +/** mbed OS HAL API defined us_ticker as an increment ticker + * MPS2 platform provided in SSE-200 are decrement tickers + * with interrupt fired counter reaches 0. + * + * So 2 Timers are used to construct mbed OS HAL ticker. + * TIMER1 is for counting, and returns inverted binary when read from it + * TIMER2 is for generate interrupts + */ int us_ticker_inited = 0; void us_ticker_init(void) { if (us_ticker_inited) { + us_ticker_disable_interrupt(); return; } - us_ticker_inited = 1; - US_TICKER_TIMER1->TimerControl = 0x0; // disable timer - US_TICKER_TIMER2->TimerControl = 0x00; // disable timer - US_TICKER_TIMER1->TimerLoad = 0xFFFFFFFF; - US_TICKER_TIMER2->TimerLoad = 0xFFFFFFFF; + US_TICKER_TIMER1->TimerControl = 0x0ul; // disable TIMER1 and reset all control + US_TICKER_TIMER2->TimerControl = 0x0ul; // disable TIMER2 and reset all control + + US_TICKER_TIMER1->TimerLoad = 0xFFFFFFFFul; + US_TICKER_TIMER2->TimerLoad = 0xFFFFFFFFul; + + US_TICKER_TIMER1->TimerControl |= CMSDK_DUALTIMER1_CTRL_SIZE_Msk; // set TIMER1 to 32 bit counter + US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_SIZE_Msk; // set TIMER2 to 32 bit counter - US_TICKER_TIMER1->TimerControl = 0x62; // enable interrupt and set to 32 bit counter and set to periodic mode - US_TICKER_TIMER2->TimerControl = 0x42; // enable interrupt and set to 32 bit counter + US_TICKER_TIMER1->TimerControl |= CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk; // set TIMER1 with 4 stages prescale + US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk; // set TIMER2 with 4 stages prescale - US_TICKER_TIMER1->TimerControl |= 0x80; // enable counter - US_TICKER_TIMER2->TimerControl |= 0x80; // enable counter + US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_MODE_Msk; // set TIMER2 periodic mode + + US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_ONESHOOT_Msk; // set TIMER2 one-shot mode + + US_TICKER_TIMER1->TimerControl |= CMSDK_DUALTIMER1_CTRL_EN_Msk; // enable TIMER1 counter + US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_EN_Msk; // enable TIMER2 counter NVIC_SetVector(US_TICKER_TIMER_IRQn, (uint32_t)us_ticker_irq_handler); NVIC_EnableIRQ(US_TICKER_TIMER_IRQn); + us_ticker_inited = 1; +} + +void us_ticker_free(void) +{ + if (!us_ticker_inited) { + return; + } + + US_TICKER_TIMER1->TimerControl &= ~CMSDK_DUALTIMER1_CTRL_EN_Msk; // disable TIMER1 + US_TICKER_TIMER2->TimerControl &= ~CMSDK_DUALTIMER2_CTRL_EN_Msk; // disable TIMER2 + us_ticker_inited = 0; } uint32_t us_ticker_read() { - uint32_t return_value = 0; if (!us_ticker_inited) { us_ticker_init(); } - return_value = ((~US_TICKER_TIMER2->TimerValue) / 25); - return return_value; + + return ~US_TICKER_TIMER1->TimerValue; } void us_ticker_set_interrupt(timestamp_t timestamp) @@ -61,12 +87,10 @@ void us_ticker_set_interrupt(timestamp_t timestamp) us_ticker_init(); } - uint32_t delta = timestamp - us_ticker_read(); - // enable interrupt - US_TICKER_TIMER1->TimerControl = 0x0; // disable timer - US_TICKER_TIMER1->TimerControl = 0x62; // enable interrupt and set to 32 bit counter and set to periodic mode - US_TICKER_TIMER1->TimerLoad = (delta) * 25; //initialise the timer value - US_TICKER_TIMER1->TimerControl |= 0x80; //enable timer + uint32_t delta = timestamp - us_ticker_read(); + US_TICKER_TIMER2->TimerLoad = delta; // Set TIMER2 load value + US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_INTEN_Msk; // enable TIMER2 interrupt + } void us_ticker_fire_interrupt(void) @@ -77,16 +101,19 @@ void us_ticker_fire_interrupt(void) void us_ticker_disable_interrupt(void) { - - US_TICKER_TIMER1->TimerControl &= 0xDF; - US_TICKER_TIMER2->TimerControl &= 0xDF; - + US_TICKER_TIMER2->TimerControl &= ~CMSDK_DUALTIMER2_CTRL_INTEN_Msk; } void us_ticker_clear_interrupt(void) { + US_TICKER_TIMER2->TimerIntClr = CMSDK_DUALTIMER2_INTCLR_Msk; +} - US_TICKER_TIMER1->TimerIntClr = 0x1; - US_TICKER_TIMER2->TimerIntClr = 0x1; - +const ticker_info_t *us_ticker_get_info(void) +{ + static const ticker_info_t info = { + 1562500, // 4 stages prescale from 25MHz (dived by 16) + 32 // 32 bit counter + }; + return &info; } diff --git a/targets/targets.json b/targets/targets.json index 0025d90d9cd..66195ca7ea1 100755 --- a/targets/targets.json +++ b/targets/targets.json @@ -4128,7 +4128,7 @@ "public": false, "supported_toolchains": ["GCC_ARM", "ARM", "IAR"], "OUTPUT_EXT": "elf", - "device_has": ["AACI", "ANALOGIN", "CLCD", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"], + "device_has": ["AACI", "ANALOGIN", "CLCD", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC", "USTICKER"], "release_versions": ["5"] }, "FVP_MPS2_M0": { From 09cdc0631d357214f94f6c2c5b7efd8db23c2ba6 Mon Sep 17 00:00:00 2001 From: Jimmy Brisson Date: Fri, 8 Jun 2018 09:40:43 -0500 Subject: [PATCH 10/95] Move from tc constructor to config vars --- tools/config/__init__.py | 103 +++++++++++++++++++++++++---------- tools/toolchains/__init__.py | 77 ++++++++++++-------------- 2 files changed, 107 insertions(+), 73 deletions(-) diff --git a/tools/config/__init__.py b/tools/config/__init__.py index 1def14c4cf0..3dcae059139 100644 --- a/tools/config/__init__.py +++ b/tools/config/__init__.py @@ -41,10 +41,25 @@ except NameError: unicode = str PATH_OVERRIDES = set(["target.bootloader_img"]) -BOOTLOADER_OVERRIDES = set(["target.bootloader_img", "target.restrict_size", - "target.header_format", "target.header_offset", - "target.app_offset", - "target.mbed_app_start", "target.mbed_app_size"]) +ROM_OVERRIDES = set([ + # managed BL + "target.bootloader_img", "target.restrict_size", + "target.header_format", "target.header_offset", + "target.app_offset", + + # unmanaged BL + "target.mbed_app_start", "target.mbed_app_size", + + # both + "target.mbed_rom_start", "target.mbed_rom_size", +]) +RAM_OVERRIDES = set([ + # both + "target.mbed_ram_start", "target.mbed_ram_size", +]) + +BOOTLOADER_OVERRIDES = ROM_OVERRIDES | RAM_OVERRIDES + # Base class for all configuration exceptions @@ -355,6 +370,7 @@ def _process_macros(mlist, macros, unit_name, unit_kind): Region = namedtuple("Region", "name start size active filename") +RamRegion = namedtuple("RamRegion", "name start size active") class Config(object): """'Config' implements the mbed configuration mechanism""" @@ -525,7 +541,16 @@ def add_config_files(self, flist): @property def has_regions(self): """Does this config have regions defined?""" - for override in BOOTLOADER_OVERRIDES: + for override in ROM_OVERRIDES: + _, attr = override.split(".") + if getattr(self.target, attr, None): + return True + return False + + @property + def has_ram_regions(self): + """Does this config have regions defined?""" + for override in RAM_OVERRIDES: _, attr = override.split(".") if getattr(self.target, attr, None): return True @@ -545,9 +570,7 @@ def sectors(self): return sectors raise ConfigException("No sector info available") - @property - def regions(self): - """Generate a list of regions from the config""" + def _get_cmsis_part(self): if not self.target.bootloader_supported: raise ConfigException("Bootloader not supported on this target.") if not hasattr(self.target, "device_name"): @@ -558,43 +581,63 @@ def regions(self): raise ConfigException("Bootloader not supported on this target: " "targets.json `device_name` not found in " "arm_pack_manager index.") - cmsis_part = cache.index[self.target.device_name] + return cache.index[self.target.device_name] + + def _get_mem_specs(self, memories, cmsis_part, exception_text): + for memory in memories: + try: + size = cmsis_part['memory']['IRAM1']['size'] + start = cmsis_part['memory']['IRAM1']['start'] + return (start, size) + except KeyError: + continue + raise ConfigException(exception_text) + + @property + def ram_regions(self): + """Generate a list of ram regions from the config""" + cmsis_part = self._get_cmsis_part() + ram_start, ram_size = self._get_mem_specs( + ["IRAM1", "SRAM0"], + cmsis_part, + "Not enough information in CMSIS packs to build a ram sharing project" + ) + # Override ram_start/ram_size + # + # This is usually done for a target which: + # 1. Doesn't support CMSIS pack, or + # 2. Supports TrustZone and user needs to change its flash partition + ram_start = getattr(self.target, "mbed_ram_start", False) or ram_start + ram_size = getattr(self.target, "mbed_ram_size", False) or ram_size + return [RamRegion("application_ram", int(ram_start, 0), int(ram_size, 0), True)] + + @property + def regions(self): + """Generate a list of regions from the config""" + cmsis_part = self._get_cmsis_part() if ((self.target.bootloader_img or self.target.restrict_size) and (self.target.mbed_app_start or self.target.mbed_app_size)): raise ConfigException( "target.bootloader_img and target.restirct_size are " "incompatible with target.mbed_app_start and " "target.mbed_app_size") - try: - rom_size = int(cmsis_part['memory']['IROM1']['size'], 0) - rom_start = int(cmsis_part['memory']['IROM1']['start'], 0) - except KeyError: - try: - rom_size = int(cmsis_part['memory']['PROGRAM_FLASH']['size'], 0) - rom_start = int(cmsis_part['memory']['PROGRAM_FLASH']['start'], 0) - except KeyError: - raise ConfigException("Not enough information in CMSIS packs to " - "build a bootloader project") - + rom_start, rom_size = self._get_mem_specs( + ["IROM1", "PROMGRAM_FLASH"], + cmsis_part, + "Not enough information in CMSIS packs to build a bootloader project" + ) # Override rom_start/rom_size # # This is usually done for a target which: # 1. Doesn't support CMSIS pack, or # 2. Supports TrustZone and user needs to change its flash partition - rom_start_override = getattr(self.target, "mbed_rom_start", False) - if rom_start_override: - rom_start = int(rom_start_override, 0) - rom_size_override = getattr(self.target, "mbed_rom_size", False) - if rom_size_override: - rom_size = int(rom_size_override, 0) + rom_start = int(getattr(self.target, "mbed_rom_start", False) or rom_start, 0) + rom_size = int(getattr(self.target, "mbed_rom_size", False) or rom_size, 0) if self.target.bootloader_img or self.target.restrict_size: return self._generate_bootloader_build(rom_start, rom_size) - elif self.target.mbed_app_start or self.target.mbed_app_size: - return self._generate_linker_overrides(rom_start, rom_size) else: - raise ConfigException( - "Bootloader build requested but no bootlader configuration") + return self._generate_linker_overrides(rom_start, rom_size) @staticmethod def header_member_size(member): diff --git a/tools/toolchains/__init__.py b/tools/toolchains/__init__.py index a2af898abf0..bac265fdc71 100644 --- a/tools/toolchains/__init__.py +++ b/tools/toolchains/__init__.py @@ -462,32 +462,6 @@ def __init__(self, target, notify=None, macros=None, build_profile=None, if 'UVISOR' in self.target.features and 'UVISOR_SUPPORTED' in self.target.extra_labels: self.target.core = re.sub(r"F$", '', self.target.core) - # Pass flash information (MBED_ROM_START/MBED_ROM_SIZE) to compiler/linker - # if target configuration options (mbed_rom_start/mbed_rom_size) are defined. - rom_start_override = getattr(self.target, "mbed_rom_start", False) - if rom_start_override: - self.macros.append("MBED_ROM_START=0x%x" % int(rom_start_override, 0)) - _ = self.make_ld_define("MBED_ROM_START", int(rom_start_override, 0)) - self.flags["ld"].append(_) - rom_size_override = getattr(self.target, "mbed_rom_size", False) - if rom_size_override: - self.macros.append("MBED_ROM_SIZE=0x%x" % int(rom_size_override, 0)) - _ = self.make_ld_define("MBED_ROM_SIZE", int(rom_size_override, 0)) - self.flags["ld"].append(_) - - # Pass SRAM information (MBED_RAM_START/MBED_RAM_SIZE) to compiler/linker - # if target configuration options (mbed_ram_start/mbed_ram_size) are defined. - ram_start_override = getattr(self.target, "mbed_ram_start", False) - if ram_start_override: - self.macros.append("MBED_RAM_START=0x%x" % int(ram_start_override, 0)) - _ = self.make_ld_define("MBED_RAM_START", int(ram_start_override, 0)) - self.flags["ld"].append(_) - ram_size_override = getattr(self.target, "mbed_ram_size", False) - if ram_size_override: - self.macros.append("MBED_RAM_SIZE=0x%x" % int(ram_size_override, 0)) - _ = self.make_ld_define("MBED_RAM_SIZE", int(ram_size_override, 0)) - self.flags["ld"].append(_) - # Stats cache is used to reduce the amount of IO requests to stat # header files during dependency change. See need_update() self.stat_cache = {} @@ -1210,33 +1184,50 @@ def mem_stats(self, map): return None - def add_regions(self): - """Add regions to the build profile, if there are any. - """ - regions = list(self.config.regions) - self.notify.info("Using regions %s in this build." - % ", ".join(region.name for region in regions)) - for region in regions: - for define in [(region.name.upper() + "_ADDR", region.start), - (region.name.upper() + "_SIZE", region.size)]: - define_string = "-D%s=0x%x" % define - self.cc.append(define_string) - self.cppc.append(define_string) - self.flags["common"].append(define_string) + def _add_defines_from_region(self, region): + for define in [(region.name.upper() + "_ADDR", region.start), + (region.name.upper() + "_SIZE", region.size)]: + define_string = "-D%s=0x%x" % define + self.cc.append(define_string) + self.cppc.append(define_string) + self.flags["common"].append(define_string) + + def _add_all_regions(self, region_list, active_region_name): + for region in region_list: + self._add_defines_from_region(region) if region.active: - for define in [("MBED_APP_START", region.start), - ("MBED_APP_SIZE", region.size)]: + for define in [ + ("%s_START" % active_region_name, region.start), + ("%s_SIZE" % active_region_name, region.size) + ]: define_string = self.make_ld_define(*define) self.ld.append(define_string) self.flags["ld"].append(define_string) self.notify.info(" Region %s: size 0x%x, offset 0x%x" % (region.name, region.size, region.start)) + def add_regions(self): + """Add regions to the build profile, if there are any. + """ + if self.config.has_regions: + regions = list(self.config.regions) + self.notify.info("Using ROM region%s %s in this build." % ( + "s" if len(regions) > 1 else "", + ", ".join(r.name for r in regions) + )) + self._add_all_regions(regions, "MBED_APP") + if self.config.has_ram_regions: + regions = list(self.config.ram_regions) + self.notify.info("Using RAM region%s %s in this build." % ( + "s" if len(regions) > 1 else "", + ", ".join(r.name for r in regions) + )) + self._add_all_regions(regions, "MBED_RAM") + # Set the configuration data def set_config_data(self, config_data): self.config_data = config_data - if self.config.has_regions: - self.add_regions() + self.add_regions() # Creates the configuration header if needed: # - if there is no configuration data, "mbed_config.h" is not create (or deleted if it exists). From 810d534c0732e0d90cc55ef29fb275f6d72f2d38 Mon Sep 17 00:00:00 2001 From: Qinghao Shi Date: Mon, 11 Jun 2018 11:49:02 +0100 Subject: [PATCH 11/95] update us_ticker driver and revert CMSDK headers changes --- .../TARGET_FVP_MPS2_M0/device/CMSDK_CM0.h | 16 ++++++++-------- .../device/CMSDK_CM0plus.h | 16 ++++++++-------- .../TARGET_FVP_MPS2_M3/device/CMSDK_CM3.h | 16 ++++++++-------- .../TARGET_FVP_MPS2_M4/device/CMSDK_CM4.h | 16 ++++++++-------- .../TARGET_FVP_MPS2_M7/device/CMSDK_CM7.h | 16 ++++++++-------- .../TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c | 19 +++++++------------ 6 files changed, 47 insertions(+), 52 deletions(-) diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0/device/CMSDK_CM0.h b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0/device/CMSDK_CM0.h index fb67de22e6e..1daab820b30 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0/device/CMSDK_CM0.h +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0/device/CMSDK_CM0.h @@ -270,7 +270,7 @@ typedef struct { #define CMSDK_DUALTIMER1_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER1 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Mask */ @@ -306,7 +306,7 @@ typedef struct { #define CMSDK_DUALTIMER2_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER2 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Mask */ @@ -329,12 +329,12 @@ typedef struct { typedef struct { __IO uint32_t TimerLoad; /* Offset: 0x000 (R/W) Timer Load */ - __I uint32_t TimerValue; /* Offset: 0x004 (R/ ) Timer Counter Current Value */ - __IO uint32_t TimerControl; /* Offset: 0x008 (R/W) Timer Control */ - __O uint32_t TimerIntClr; /* Offset: 0x00C ( /W) Timer Interrupt Clear */ - __I uint32_t TimerRIS; /* Offset: 0x010 (R/ ) Timer Raw Interrupt Status */ - __I uint32_t TimerMIS; /* Offset: 0x014 (R/ ) Timer Masked Interrupt Status */ - __IO uint32_t TimerBGLoad; /* Offset: 0x018 (R/W) Background Load Register */ + __I uint32_t TimerValue; /* Offset: 0x000 (R/W) Timer Counter Current Value */ + __IO uint32_t TimerControl; /* Offset: 0x000 (R/W) Timer Control */ + __O uint32_t TimerIntClr; /* Offset: 0x000 (R/W) Timer Interrupt Clear */ + __I uint32_t TimerRIS; /* Offset: 0x000 (R/W) Timer Raw Interrupt Status */ + __I uint32_t TimerMIS; /* Offset: 0x000 (R/W) Timer Masked Interrupt Status */ + __IO uint32_t TimerBGLoad; /* Offset: 0x000 (R/W) Background Load Register */ } CMSDK_DUALTIMER_SINGLE_TypeDef; #define CMSDK_DUALTIMER_LOAD_Pos 0 /* CMSDK_DUALTIMER LOAD: LOAD Position */ diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0P/device/CMSDK_CM0plus.h b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0P/device/CMSDK_CM0plus.h index 79dc9191125..a63b6c14487 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0P/device/CMSDK_CM0plus.h +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M0P/device/CMSDK_CM0plus.h @@ -271,7 +271,7 @@ typedef struct { #define CMSDK_DUALTIMER1_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER1 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Mask */ @@ -307,7 +307,7 @@ typedef struct { #define CMSDK_DUALTIMER2_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER2 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Mask */ @@ -330,12 +330,12 @@ typedef struct { typedef struct { __IO uint32_t TimerLoad; /* Offset: 0x000 (R/W) Timer Load */ - __I uint32_t TimerValue; /* Offset: 0x004 (R/ ) Timer Counter Current Value */ - __IO uint32_t TimerControl; /* Offset: 0x008 (R/W) Timer Control */ - __O uint32_t TimerIntClr; /* Offset: 0x00C ( /W) Timer Interrupt Clear */ - __I uint32_t TimerRIS; /* Offset: 0x010 (R/ ) Timer Raw Interrupt Status */ - __I uint32_t TimerMIS; /* Offset: 0x014 (R/ ) Timer Masked Interrupt Status */ - __IO uint32_t TimerBGLoad; /* Offset: 0x018 (R/W) Background Load Register */ + __I uint32_t TimerValue; /* Offset: 0x000 (R/W) Timer Counter Current Value */ + __IO uint32_t TimerControl; /* Offset: 0x000 (R/W) Timer Control */ + __O uint32_t TimerIntClr; /* Offset: 0x000 (R/W) Timer Interrupt Clear */ + __I uint32_t TimerRIS; /* Offset: 0x000 (R/W) Timer Raw Interrupt Status */ + __I uint32_t TimerMIS; /* Offset: 0x000 (R/W) Timer Masked Interrupt Status */ + __IO uint32_t TimerBGLoad; /* Offset: 0x000 (R/W) Background Load Register */ } CMSDK_DUALTIMER_SINGLE_TypeDef; #define CMSDK_DUALTIMER_LOAD_Pos 0 /* CMSDK_DUALTIMER LOAD: LOAD Position */ diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M3/device/CMSDK_CM3.h b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M3/device/CMSDK_CM3.h index 1b8c9f165bd..0b4746d1a73 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M3/device/CMSDK_CM3.h +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M3/device/CMSDK_CM3.h @@ -272,7 +272,7 @@ typedef struct { #define CMSDK_DUALTIMER1_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER1 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Mask */ @@ -308,7 +308,7 @@ typedef struct { #define CMSDK_DUALTIMER2_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER2 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Mask */ @@ -331,12 +331,12 @@ typedef struct { typedef struct { __IO uint32_t TimerLoad; /* Offset: 0x000 (R/W) Timer Load */ - __I uint32_t TimerValue; /* Offset: 0x004 (R/ ) Timer Counter Current Value */ - __IO uint32_t TimerControl; /* Offset: 0x008 (R/W) Timer Control */ - __O uint32_t TimerIntClr; /* Offset: 0x00C ( /W) Timer Interrupt Clear */ - __I uint32_t TimerRIS; /* Offset: 0x010 (R/ ) Timer Raw Interrupt Status */ - __I uint32_t TimerMIS; /* Offset: 0x014 (R/ ) Timer Masked Interrupt Status */ - __IO uint32_t TimerBGLoad; /* Offset: 0x018 (R/W) Background Load Register */ + __I uint32_t TimerValue; /* Offset: 0x000 (R/W) Timer Counter Current Value */ + __IO uint32_t TimerControl; /* Offset: 0x000 (R/W) Timer Control */ + __O uint32_t TimerIntClr; /* Offset: 0x000 (R/W) Timer Interrupt Clear */ + __I uint32_t TimerRIS; /* Offset: 0x000 (R/W) Timer Raw Interrupt Status */ + __I uint32_t TimerMIS; /* Offset: 0x000 (R/W) Timer Masked Interrupt Status */ + __IO uint32_t TimerBGLoad; /* Offset: 0x000 (R/W) Background Load Register */ } CMSDK_DUALTIMER_SINGLE_TypeDef; #define CMSDK_DUALTIMER_LOAD_Pos 0 /* CMSDK_DUALTIMER LOAD: LOAD Position */ diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M4/device/CMSDK_CM4.h b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M4/device/CMSDK_CM4.h index d51b4e3c282..a7bb39bfe94 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M4/device/CMSDK_CM4.h +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M4/device/CMSDK_CM4.h @@ -321,7 +321,7 @@ typedef struct { #define CMSDK_DUALTIMER1_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_INTEN_Pos) /*!< CMSDK_DUALTIMER1 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos 2 /*!< CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /*!< CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /*!< CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Pos 1 /*!< CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_SIZE_Pos) /*!< CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Mask */ @@ -357,7 +357,7 @@ typedef struct { #define CMSDK_DUALTIMER2_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_INTEN_Pos) /*!< CMSDK_DUALTIMER2 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos 2 /*!< CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /*!< CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /*!< CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Pos 1 /*!< CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_SIZE_Pos) /*!< CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Mask */ @@ -379,8 +379,8 @@ typedef struct { typedef struct { __IO uint32_t TimerLoad; /* Offset: 0x000 (R/W) Timer Load */ - __I uint32_t TimerValue; /* Offset: 0x004 (R/ ) Timer Counter Current Value */ - __IO uint32_t TimerControl; /* Offset: 0x008 (R/W) Timer Control */ + __I uint32_t TimerValue; /* Offset: 0x000 (R/W) Timer Counter Current Value */ + __IO uint32_t TimerControl; /* Offset: 0x000 (R/W) Timer Control */ /* TimerEn: Timer Enable */ /* TimerMode: Timer Mode */ /* <0=> Freerunning-mode */ @@ -398,10 +398,10 @@ typedef struct { /* <0=> Wrapping mode */ /* <1=> One-shot mode */ /* */ - __O uint32_t TimerIntClr; /* Offset: 0x00C ( /W) Timer Interrupt Clear */ - __I uint32_t TimerRIS; /* Offset: 0x010 (R/ ) Timer Raw Interrupt Status */ - __I uint32_t TimerMIS; /* Offset: 0x014 (R/ ) Timer Masked Interrupt Status */ - __IO uint32_t TimerBGLoad; /* Offset: 0x018 (R/W) Background Load Register */ + __O uint32_t TimerIntClr; /* Offset: 0x000 (R/W) Timer Interrupt Clear */ + __I uint32_t TimerRIS; /* Offset: 0x000 (R/W) Timer Raw Interrupt Status */ + __I uint32_t TimerMIS; /* Offset: 0x000 (R/W) Timer Masked Interrupt Status */ + __IO uint32_t TimerBGLoad; /* Offset: 0x000 (R/W) Background Load Register */ } CMSDK_DUALTIMER_SINGLE_TypeDef; #define CMSDK_DUALTIMER_LOAD_Pos 0 /*!< CMSDK_DUALTIMER LOAD: LOAD Position */ diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M7/device/CMSDK_CM7.h b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M7/device/CMSDK_CM7.h index d26198a2e93..2b82b87ef4d 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M7/device/CMSDK_CM7.h +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/TARGET_FVP_MPS2_M7/device/CMSDK_CM7.h @@ -278,7 +278,7 @@ typedef struct { #define CMSDK_DUALTIMER1_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER1 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER1 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER1_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER1_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER1 CTRL_SIZE: CTRL SIZE Mask */ @@ -314,7 +314,7 @@ typedef struct { #define CMSDK_DUALTIMER2_CTRL_INTEN_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_INTEN_Pos) /* CMSDK_DUALTIMER2 CTRL_INTEN: CTRL Int Enable Mask */ #define CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos 2 /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Position */ -#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ +#define CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk (0x3ul << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos) /* CMSDK_DUALTIMER2 CTRL_PRESCALE: CTRL PRESCALE Mask */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Pos 1 /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Position */ #define CMSDK_DUALTIMER2_CTRL_SIZE_Msk (0x1ul << CMSDK_DUALTIMER2_CTRL_SIZE_Pos) /* CMSDK_DUALTIMER2 CTRL_SIZE: CTRL SIZE Mask */ @@ -337,12 +337,12 @@ typedef struct { typedef struct { __IO uint32_t TimerLoad; /* Offset: 0x000 (R/W) Timer Load */ - __I uint32_t TimerValue; /* Offset: 0x004 (R/ ) Timer Counter Current Value */ - __IO uint32_t TimerControl; /* Offset: 0x008 (R/W) Timer Control */ - __O uint32_t TimerIntClr; /* Offset: 0x00C ( /W) Timer Interrupt Clear */ - __I uint32_t TimerRIS; /* Offset: 0x010 (R/ ) Timer Raw Interrupt Status */ - __I uint32_t TimerMIS; /* Offset: 0x014 (R/ ) Timer Masked Interrupt Status */ - __IO uint32_t TimerBGLoad; /* Offset: 0x018 (R/W) Background Load Register */ + __I uint32_t TimerValue; /* Offset: 0x000 (R/W) Timer Counter Current Value */ + __IO uint32_t TimerControl; /* Offset: 0x000 (R/W) Timer Control */ + __O uint32_t TimerIntClr; /* Offset: 0x000 (R/W) Timer Interrupt Clear */ + __I uint32_t TimerRIS; /* Offset: 0x000 (R/W) Timer Raw Interrupt Status */ + __I uint32_t TimerMIS; /* Offset: 0x000 (R/W) Timer Masked Interrupt Status */ + __IO uint32_t TimerBGLoad; /* Offset: 0x000 (R/W) Background Load Register */ } CMSDK_DUALTIMER_SINGLE_TypeDef; #define CMSDK_DUALTIMER_LOAD_Pos 0 /* CMSDK_DUALTIMER LOAD: LOAD Position */ diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c index 74d7597a430..14cae1ed8d7 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c @@ -46,8 +46,8 @@ void us_ticker_init(void) US_TICKER_TIMER1->TimerControl |= CMSDK_DUALTIMER1_CTRL_SIZE_Msk; // set TIMER1 to 32 bit counter US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_SIZE_Msk; // set TIMER2 to 32 bit counter - US_TICKER_TIMER1->TimerControl |= CMSDK_DUALTIMER1_CTRL_PRESCALE_Msk; // set TIMER1 with 4 stages prescale - US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_PRESCALE_Msk; // set TIMER2 with 4 stages prescale + US_TICKER_TIMER1->TimerControl |= 0x1 << CMSDK_DUALTIMER1_CTRL_PRESCALE_Pos; // set TIMER1 with 4 stages prescale + US_TICKER_TIMER2->TimerControl |= 0x1 << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos; // set TIMER2 with 4 stages prescale US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_MODE_Msk; // set TIMER2 periodic mode @@ -57,7 +57,6 @@ void us_ticker_init(void) US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_EN_Msk; // enable TIMER2 counter NVIC_SetVector(US_TICKER_TIMER_IRQn, (uint32_t)us_ticker_irq_handler); - NVIC_EnableIRQ(US_TICKER_TIMER_IRQn); us_ticker_inited = 1; } @@ -74,27 +73,22 @@ void us_ticker_free(void) uint32_t us_ticker_read() { - if (!us_ticker_inited) { - us_ticker_init(); - } - return ~US_TICKER_TIMER1->TimerValue; } void us_ticker_set_interrupt(timestamp_t timestamp) { - if (!us_ticker_inited) { - us_ticker_init(); - } - uint32_t delta = timestamp - us_ticker_read(); + US_TICKER_TIMER2->TimerControl &= ~CMSDK_DUALTIMER2_CTRL_EN_Msk; // disable TIMER2 US_TICKER_TIMER2->TimerLoad = delta; // Set TIMER2 load value US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_INTEN_Msk; // enable TIMER2 interrupt - + US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_EN_Msk; // enable TIMER2 counter + NVIC_EnableIRQ(US_TICKER_TIMER_IRQn); } void us_ticker_fire_interrupt(void) { + NVIC_EnableIRQ(US_TICKER_TIMER_IRQn); NVIC_SetPendingIRQ(US_TICKER_TIMER_IRQn); } @@ -102,6 +96,7 @@ void us_ticker_fire_interrupt(void) void us_ticker_disable_interrupt(void) { US_TICKER_TIMER2->TimerControl &= ~CMSDK_DUALTIMER2_CTRL_INTEN_Msk; + NVIC_DisableIRQ(US_TICKER_TIMER_IRQn); } void us_ticker_clear_interrupt(void) From 0c8527f5c1406d94e882a6eb71c4cbc1bb0813aa Mon Sep 17 00:00:00 2001 From: Qinghao Shi Date: Mon, 11 Jun 2018 12:01:49 +0100 Subject: [PATCH 12/95] add disable interrupt function in us_ticker_free() --- targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c | 5 +---- 1 file changed, 1 insertion(+), 4 deletions(-) diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c index 14cae1ed8d7..0b86dc90bb8 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c @@ -62,12 +62,9 @@ void us_ticker_init(void) void us_ticker_free(void) { - if (!us_ticker_inited) { - return; - } - US_TICKER_TIMER1->TimerControl &= ~CMSDK_DUALTIMER1_CTRL_EN_Msk; // disable TIMER1 US_TICKER_TIMER2->TimerControl &= ~CMSDK_DUALTIMER2_CTRL_EN_Msk; // disable TIMER2 + us_ticker_disable_interrupt(); us_ticker_inited = 0; } From 3ba635d233db05661bb7f9944fb90c857dec8571 Mon Sep 17 00:00:00 2001 From: Qinghao Shi Date: Tue, 12 Jun 2018 11:31:16 +0100 Subject: [PATCH 13/95] change us_ticker_inited to static --- targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c index 0b86dc90bb8..5ecbaa30bab 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c @@ -28,7 +28,7 @@ * TIMER1 is for counting, and returns inverted binary when read from it * TIMER2 is for generate interrupts */ -int us_ticker_inited = 0; +static int us_ticker_inited = 0; void us_ticker_init(void) { From db672b36c57ac42521bc5a95bfba8800e146dac5 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Mika=20Lepp=C3=A4nen?= Date: Thu, 7 Jun 2018 15:47:58 +0300 Subject: [PATCH 14/95] Non-blocking K64F/K66F ethernet power up Changed K64F/K66F power up to return without waiting for link up i.e. for the ethernet cable to be connected. This is needed for non-blocking use of driver e.g. for using the driver from event queue. --- .../TARGET_Freescale_EMAC/kinetis_emac.cpp | 140 +++++++++++++----- .../TARGET_Freescale_EMAC/kinetis_emac.h | 2 + 2 files changed, 109 insertions(+), 33 deletions(-) diff --git a/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp b/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp index c091e0b8e97..849cbcd897b 100644 --- a/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp +++ b/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp @@ -66,6 +66,8 @@ uint32_t *rx_ptr[ENET_RX_RING_LEN]; #define ENET_ALIGN(x,align) ((unsigned int)((x) + ((align)-1)) & (unsigned int)(~(unsigned int)((align)- 1))) extern "C" void kinetis_init_eth_hardware(void); +extern "C" uint32_t ENET_GetInstance(ENET_Type *base); +extern "C" clock_ip_name_t s_enetClock[]; /* \brief Flags for worker thread */ #define FLAG_TX 1 @@ -186,7 +188,6 @@ bool Kinetis_EMAC::low_level_init_successful() phy_speed_t phy_speed; phy_duplex_t phy_duplex; uint32_t phyAddr = 0; - bool link = false; enet_config_t config; // Allocate RX descriptors @@ -231,16 +232,16 @@ bool Kinetis_EMAC::low_level_init_successful() ENET_GetDefaultConfig(&config); - PHY_Init(ENET, 0, sysClock); - PHY_GetLinkStatus(ENET, phyAddr, &link); - if (link) { - /* Get link information from PHY */ - PHY_GetLinkSpeedDuplex(ENET, phyAddr, &phy_speed, &phy_duplex); - /* Change the MII speed and duplex for actual link status. */ - config.miiSpeed = (enet_mii_speed_t)phy_speed; - config.miiDuplex = (enet_mii_duplex_t)phy_duplex; - config.interrupt = kENET_RxFrameInterrupt | kENET_TxFrameInterrupt; + if (init_enet_phy(ENET, phyAddr, sysClock) != kStatus_Success) { + return false; } + + /* Get link information from PHY */ + PHY_GetLinkSpeedDuplex(ENET, phyAddr, &phy_speed, &phy_duplex); + /* Change the MII speed and duplex for actual link status. */ + config.miiSpeed = (enet_mii_speed_t)phy_speed; + config.miiDuplex = (enet_mii_duplex_t)phy_duplex; + config.interrupt = kENET_RxFrameInterrupt | kENET_TxFrameInterrupt; config.rxMaxFrameLen = ENET_ETH_MAX_FLEN; config.macSpecialConfig = kENET_ControlFlowControlEnable; config.txAccelerConfig = 0; @@ -262,6 +263,77 @@ bool Kinetis_EMAC::low_level_init_successful() return true; } +status_t Kinetis_EMAC::init_enet_phy(ENET_Type *base, uint32_t phyAddr, uint32_t srcClock_Hz) +{ + status_t result = kStatus_Success; + uint32_t instance = ENET_GetInstance(base); + +#if TARGET_K66F + uint32_t counter = 0xFFFFFU; + uint32_t idReg = 0; + +#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) + /* Set SMI first. */ + CLOCK_EnableClock(s_enetClock[instance]); +#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ + ENET_SetSMI(base, srcClock_Hz, false); + + /* Initialization after PHY stars to work. */ + while ((idReg != PHY_CONTROL_ID1) && (counter != 0)) { + PHY_Read(base, phyAddr, PHY_ID1_REG, &idReg); + counter --; + } + + if (!counter) { + return kStatus_Fail; + } + + counter = 0xFFFFFU; +#elif TARGET_K64F + /* Set SMI first. */ + CLOCK_EnableClock(s_enetClock[instance]); + ENET_SetSMI(base, srcClock_Hz, false); +#else +#error invalid target! +#endif + + /* Reset PHY. */ + result = PHY_Write(base, phyAddr, PHY_BASICCONTROL_REG, PHY_BCTL_RESET_MASK); + return result; +} + +status_t Kinetis_EMAC::auto_negotiation(ENET_Type *base, uint32_t phyAddr) +{ + uint32_t bssReg; + status_t result; + uint32_t counter = 0xFFFFFFU; + + /* Set the negotiation. */ + result = PHY_Write(base, phyAddr, PHY_AUTONEG_ADVERTISE_REG, + (PHY_100BASETX_FULLDUPLEX_MASK | PHY_100BASETX_HALFDUPLEX_MASK | + PHY_10BASETX_FULLDUPLEX_MASK | PHY_10BASETX_HALFDUPLEX_MASK | 0x1U)); + if (result == kStatus_Success) { + result = PHY_Write(base, phyAddr, PHY_BASICCONTROL_REG, + (PHY_BCTL_AUTONEG_MASK | PHY_BCTL_RESTART_AUTONEG_MASK)); + if (result == kStatus_Success) { + /* Check auto negotiation complete. */ + while (counter --) { + result = PHY_Read(base, phyAddr, PHY_BASICSTATUS_REG, &bssReg); + if (result == kStatus_Success) { + if ((bssReg & PHY_BSTATUS_AUTONEGCOMP_MASK) != 0) { + break; + } + } + + if (!counter) { + return kStatus_PHY_AutoNegotiateFail; + } + } + } + } + + return result; +} /** \brief Allocates a emac_mem_buf_t and returns the data from the incoming packet. * @@ -452,41 +524,42 @@ bool Kinetis_EMAC::link_out(emac_mem_buf_t *buf) *******************************************************************************/ #define STATE_UNKNOWN (-1) - -int phy_link_status(void) { - bool connection_status; - uint32_t phyAddr = 0; - - PHY_GetLinkStatus(ENET, phyAddr, &connection_status); - return (int)connection_status; -} +#define STATE_LINK_DOWN (0) +#define STATE_LINK_UP (1) void Kinetis_EMAC::phy_task() { - static PHY_STATE prev_state = {STATE_UNKNOWN, (phy_speed_t)STATE_UNKNOWN, (phy_duplex_t)STATE_UNKNOWN}; - uint32_t phyAddr = 0; // Get current status PHY_STATE crt_state; bool connection_status; PHY_GetLinkStatus(ENET, phyAddr, &connection_status); - crt_state.connected = connection_status; - // Get the actual PHY link speed - PHY_GetLinkSpeedDuplex(ENET, phyAddr, &crt_state.speed, &crt_state.duplex); + + if (connection_status) { + crt_state.connected = STATE_LINK_UP; + } else { + crt_state.connected = STATE_LINK_DOWN; + } + + if (crt_state.connected == STATE_LINK_UP) { + if (prev_state.connected != STATE_LINK_UP) { + auto_negotiation(ENET, phyAddr); + } + + PHY_GetLinkSpeedDuplex(ENET, phyAddr, &crt_state.speed, &crt_state.duplex); + + if (prev_state.connected != STATE_LINK_UP || crt_state.speed != prev_state.speed) { + /* Poke the registers*/ + ENET_SetMII(ENET, (enet_mii_speed_t)crt_state.speed, (enet_mii_duplex_t)crt_state.duplex); + } + } // Compare with previous state if (crt_state.connected != prev_state.connected && emac_link_state_cb) { emac_link_state_cb(crt_state.connected); } - if (crt_state.speed != prev_state.speed) { - uint32_t rcr = ENET->RCR; - rcr &= ~ENET_RCR_RMII_10T_MASK; - rcr |= ENET_RCR_RMII_10T(!crt_state.speed); - ENET->RCR = rcr; - } - prev_state = crt_state; } @@ -504,19 +577,20 @@ bool Kinetis_EMAC::power_up() rx_isr(); /* PHY monitoring task */ - prev_state.connected = STATE_UNKNOWN; + prev_state.connected = STATE_LINK_DOWN; prev_state.speed = (phy_speed_t)STATE_UNKNOWN; prev_state.duplex = (phy_duplex_t)STATE_UNKNOWN; - phy_task_handle = mbed::mbed_event_queue()->call_every(PHY_TASK_PERIOD_MS, mbed::callback(this, &Kinetis_EMAC::phy_task)); + mbed::mbed_event_queue()->call(mbed::callback(this, &Kinetis_EMAC::phy_task)); /* Allow the PHY task to detect the initial link state and set up the proper flags */ osDelay(10); + phy_task_handle = mbed::mbed_event_queue()->call_every(PHY_TASK_PERIOD_MS, mbed::callback(this, &Kinetis_EMAC::phy_task)); + return true; } - uint32_t Kinetis_EMAC::get_mtu_size() const { return KINETIS_ETH_MTU_SIZE; diff --git a/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.h b/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.h index f8460e7c257..d471665bc86 100644 --- a/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.h +++ b/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.h @@ -138,6 +138,8 @@ class Kinetis_EMAC : public EMAC { private: bool low_level_init_successful(); + status_t init_enet_phy(ENET_Type *base, uint32_t phyAddr, uint32_t srcClock_Hz); + status_t auto_negotiation(ENET_Type *base, uint32_t phyAddr); void rx_isr(); void tx_isr(); void packet_rx(); From 5e8ed3364a9e07ac5e463d17b7e78243a5df1448 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Mika=20Lepp=C3=A4nen?= Date: Wed, 13 Jun 2018 09:58:39 +0300 Subject: [PATCH 15/95] Added delay to K64F/K66F ethernet TX when all descriptors are in use Currently, if all TX descriptors are in use and IP stack calls K64F/K66F ethernet driver link out, link out drops the packet. Added 10ms delay to link out to wait for a descriptor to become available before dropping the packet. --- .../emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp b/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp index 849cbcd897b..2e812cfff55 100644 --- a/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp +++ b/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp @@ -485,8 +485,8 @@ bool Kinetis_EMAC::link_out(emac_mem_buf_t *buf) buf = copy_buf; } - /* Check if a descriptor is available for the transfer. */ - if (xTXDCountSem.wait(0) == 0) { + /* Check if a descriptor is available for the transfer (wait 10ms before dropping the buffer) */ + if (xTXDCountSem.wait(10) == 0) { memory_manager->free(buf); return false; } From b5a8dc513c45709b933c53b77972a7f817169865 Mon Sep 17 00:00:00 2001 From: bcostm Date: Wed, 13 Jun 2018 11:51:24 +0200 Subject: [PATCH 16/95] fix hash alignment of F2, F7, L4 --- .../device/stm32f2xx_hal_hash.c | 8 +++-- .../device/stm32f7xx_hal_hash.c | 8 +++-- .../device/stm32f7xx_hal_hash_ex.c | 8 +++-- .../device/stm32l4xx_hal_hash.c | 33 ++++++++++++------- 4 files changed, 37 insertions(+), 20 deletions(-) diff --git a/targets/TARGET_STM/TARGET_STM32F2/device/stm32f2xx_hal_hash.c b/targets/TARGET_STM/TARGET_STM32F2/device/stm32f2xx_hal_hash.c index 9758d96ad88..8723cf24334 100644 --- a/targets/TARGET_STM/TARGET_STM32F2/device/stm32f2xx_hal_hash.c +++ b/targets/TARGET_STM/TARGET_STM32F2/device/stm32f2xx_hal_hash.c @@ -225,12 +225,14 @@ static void HASH_DMAError(DMA_HandleTypeDef *hdma) static void HASH_WriteData(uint8_t *pInBuffer, uint32_t Size) { uint32_t buffercounter; - uint32_t inputaddr = (uint32_t) pInBuffer; for(buffercounter = 0U; buffercounter < Size; buffercounter+=4U) { - HASH->DIN = *(uint32_t*)inputaddr; - inputaddr+=4U; + uint32_t data = (uint32_t) *pInBuffer++; + data |= (uint32_t) *pInBuffer++ << 8; + data |= (uint32_t) *pInBuffer++ << 16; + data |= (uint32_t) *pInBuffer++ << 24; + HASH->DIN = data; } } diff --git a/targets/TARGET_STM/TARGET_STM32F7/device/stm32f7xx_hal_hash.c b/targets/TARGET_STM/TARGET_STM32F7/device/stm32f7xx_hal_hash.c index 980b7b83323..fce2ea7c688 100644 --- a/targets/TARGET_STM/TARGET_STM32F7/device/stm32f7xx_hal_hash.c +++ b/targets/TARGET_STM/TARGET_STM32F7/device/stm32f7xx_hal_hash.c @@ -222,12 +222,14 @@ static void HASH_DMAError(DMA_HandleTypeDef *hdma) static void HASH_WriteData(uint8_t *pInBuffer, uint32_t Size) { uint32_t buffercounter; - uint32_t inputaddr = (uint32_t) pInBuffer; for(buffercounter = 0; buffercounter < Size; buffercounter+=4) { - HASH->DIN = *(uint32_t*)inputaddr; - inputaddr+=4; + uint32_t data = (uint32_t) *pInBuffer++; + data |= (uint32_t) *pInBuffer++ << 8; + data |= (uint32_t) *pInBuffer++ << 16; + data |= (uint32_t) *pInBuffer++ << 24; + HASH->DIN = data; } } diff --git a/targets/TARGET_STM/TARGET_STM32F7/device/stm32f7xx_hal_hash_ex.c b/targets/TARGET_STM/TARGET_STM32F7/device/stm32f7xx_hal_hash_ex.c index 11975a1549e..b2611ce4d3b 100644 --- a/targets/TARGET_STM/TARGET_STM32F7/device/stm32f7xx_hal_hash_ex.c +++ b/targets/TARGET_STM/TARGET_STM32F7/device/stm32f7xx_hal_hash_ex.c @@ -136,12 +136,14 @@ static void HASHEx_DMAError(DMA_HandleTypeDef *hdma); static void HASHEx_WriteData(uint8_t *pInBuffer, uint32_t Size) { uint32_t buffercounter; - uint32_t inputaddr = (uint32_t) pInBuffer; for(buffercounter = 0; buffercounter < Size; buffercounter+=4) { - HASH->DIN = *(uint32_t*)inputaddr; - inputaddr+=4; + uint32_t data = (uint32_t) *pInBuffer++; + data |= (uint32_t) *pInBuffer++ << 8; + data |= (uint32_t) *pInBuffer++ << 16; + data |= (uint32_t) *pInBuffer++ << 24; + HASH->DIN = data; } } diff --git a/targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_hash.c b/targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_hash.c index 7fbd5f94f0b..474e3a5c213 100644 --- a/targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_hash.c +++ b/targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_hash.c @@ -1349,13 +1349,15 @@ static void HASH_DMAError(DMA_HandleTypeDef *hdma) static HAL_StatusTypeDef HASH_WriteData(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size) { uint32_t buffercounter; - __IO uint32_t inputaddr = (uint32_t) pInBuffer; for(buffercounter = 0; buffercounter < Size; buffercounter+=4) { /* Write input data 4 bytes at a time */ - HASH->DIN = *(uint32_t*)inputaddr; - inputaddr+=4; + uint32_t data = (uint32_t) *pInBuffer++; + data |= (uint32_t) *pInBuffer++ << 8; + data |= (uint32_t) *pInBuffer++ << 16; + data |= (uint32_t) *pInBuffer++ << 24; + HASH->DIN = data; /* If the suspension flag has been raised and if the processing is not about to end, suspend processing */ @@ -1373,14 +1375,14 @@ static HAL_StatusTypeDef HASH_WriteData(HASH_HandleTypeDef *hhash, uint8_t *pInB if ((hhash->Phase == HAL_HASH_PHASE_PROCESS) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2)) { /* Save current reading and writing locations of Input and Output buffers */ - hhash->pHashInBuffPtr = (uint8_t *)inputaddr; + hhash->pHashInBuffPtr = pInBuffer; /* Save the number of bytes that remain to be processed at this point */ hhash->HashInCount = Size - (buffercounter + 4); } else if ((hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_3)) { /* Save current reading and writing locations of Input and Output buffers */ - hhash->pHashKeyBuffPtr = (uint8_t *)inputaddr; + hhash->pHashKeyBuffPtr = pInBuffer; /* Save the number of bytes that remain to be processed at this point */ hhash->HashKeyCount = Size - (buffercounter + 4); } @@ -1686,15 +1688,21 @@ static uint32_t HASH_Write_Block_Data(HASH_HandleTypeDef *hhash) (16 32-bit words, or 64 bytes are entered) */ for(buffercounter = 0; buffercounter < 64; buffercounter+=4) { - HASH->DIN = *(uint32_t*)inputaddr; - inputaddr+=4; + uint32_t data = (uint32_t) *(uint8_t *)inputaddr++; + data |= (uint32_t) *(uint8_t *)inputaddr++ << 8; + data |= (uint32_t) *(uint8_t *)inputaddr++ << 16; + data |= (uint32_t) *(uint8_t *)inputaddr++ << 24; + HASH->DIN = data; } /* If this is the start of input data entering, an additional word must be entered to start up the HASH processing */ if(hhash->HashITCounter == 2) { - HASH->DIN = *(uint32_t*)inputaddr; - inputaddr+=4; + uint32_t data = (uint32_t) *(uint8_t *)inputaddr++; + data |= (uint32_t) *(uint8_t *)inputaddr++ << 8; + data |= (uint32_t) *(uint8_t *)inputaddr++ << 16; + data |= (uint32_t) *(uint8_t *)inputaddr++ << 24; + HASH->DIN = data; if(hhash->HashInCount >= 68) { /* There are still data waiting to be entered in the IP. @@ -1733,8 +1741,11 @@ static uint32_t HASH_Write_Block_Data(HASH_HandleTypeDef *hhash) /* Write the Input block in the Data IN register */ for(buffercounter = 0; buffercounter < (inputcounter+3)/4; buffercounter++) { - HASH->DIN = *(uint32_t*)inputaddr; - inputaddr+=4; + uint32_t data = (uint32_t) *(uint8_t *)inputaddr++; + data |= (uint32_t) *(uint8_t *)inputaddr++ << 8; + data |= (uint32_t) *(uint8_t *)inputaddr++ << 16; + data |= (uint32_t) *(uint8_t *)inputaddr++ << 24; + HASH->DIN = data; } /* Start the Digest calculation */ __HAL_HASH_START_DIGEST(); From 8e7936d327b547b4ff684d4ab684afeeb775faae Mon Sep 17 00:00:00 2001 From: Vincent Coubard Date: Wed, 13 Jun 2018 15:02:07 +0100 Subject: [PATCH 17/95] Nordic BLE: Improve return of nRF5xn::getGap. Return the derived type instead of the abstract one. This is legal as C++ supports covariant returns. --- .../targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xn.h | 2 +- .../targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xn.h | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xn.h b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xn.h index 8829d723477..18b76b405cb 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xn.h +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xn.h @@ -55,7 +55,7 @@ class nRF5xn : public BLEInstanceBase * always needed in a BLE application. Therefore it is allocated * statically. */ - virtual Gap &getGap() { + virtual nRF5xGap &getGap() { return gapInstance; }; diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xn.h b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xn.h index 38ee87ec8ec..7d6c4c35223 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xn.h +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xn.h @@ -54,7 +54,7 @@ class nRF5xn : public BLEInstanceBase * always needed in a BLE application. Therefore it is allocated * statically. */ - virtual Gap &getGap() { + virtual nRF5xGap &getGap() { return gapInstance; }; From 5c7b8c8ea43a4d4645a46c09587bb67f62dbb4ae Mon Sep 17 00:00:00 2001 From: Vincent Coubard Date: Wed, 13 Jun 2018 15:02:45 +0100 Subject: [PATCH 18/95] Nordic BLE: Add default parameter to get the local instance of nrF5xn --- .../targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xn.h | 2 +- .../targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xn.h | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xn.h b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xn.h index 18b76b405cb..25d6c21656c 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xn.h +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xn.h @@ -134,7 +134,7 @@ class nRF5xn : public BLEInstanceBase virtual void processEvents(); public: - static nRF5xn& Instance(BLE::InstanceID_t instanceId); + static nRF5xn& Instance(BLE::InstanceID_t instanceId = BLE::DEFAULT_INSTANCE); private: bool initialized; diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xn.h b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xn.h index 7d6c4c35223..6efd3ec37ab 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xn.h +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xn.h @@ -133,7 +133,7 @@ class nRF5xn : public BLEInstanceBase virtual void processEvents(); public: - static nRF5xn& Instance(BLE::InstanceID_t instanceId); + static nRF5xn& Instance(BLE::InstanceID_t instanceId = BLE::DEFAULT_INSTANCE); private: bool initialized; From 301e527af7abd3e73ea01b2be2e8843449e65418 Mon Sep 17 00:00:00 2001 From: Vincent Coubard Date: Wed, 13 Jun 2018 15:03:43 +0100 Subject: [PATCH 19/95] Nordic BLE: Store locally role for a given connection. --- .../TARGET_NRF51/source/nRF5xGap.cpp | 51 ++++++++++++++++- .../TARGET_NRF51/source/nRF5xGap.h | 31 ++++++++++ .../TARGET_NRF52/source/nRF5xGap.cpp | 56 ++++++++++++++++++- .../TARGET_NRF52/source/nRF5xGap.h | 32 +++++++++++ 4 files changed, 168 insertions(+), 2 deletions(-) diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.cpp b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.cpp index ac5b5404c5e..717e38da39d 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.cpp +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.cpp @@ -104,7 +104,8 @@ nRF5xGap::nRF5xGap() : Gap(), _privacy_enabled(false), _peripheral_privacy_configuration(default_peripheral_privacy_configuration), _central_privacy_configuration(default_central_privacy_configuration), - _non_private_address_type(LegacyAddressType::RANDOM_STATIC) + _non_private_address_type(LegacyAddressType::RANDOM_STATIC), + _connections_role() { m_connectionHandle = BLE_CONN_HANDLE_INVALID; } @@ -682,6 +683,8 @@ ble_error_t nRF5xGap::reset(void) /* Clear the internal whitelist */ whitelistAddressesSize = 0; + /* Reset existing mapping between a connection and its role */ + release_all_connections_role(); return BLE_ERROR_NONE; } @@ -1195,6 +1198,8 @@ void nRF5xGap::processDisconnectionEvent( Handle_t handle, DisconnectionReason_t reason ) { + release_connection_role(handle); + if (_connection_event_handler) { _connection_event_handler->on_disconnected( handle, @@ -1214,6 +1219,9 @@ void nRF5xGap::on_connection(Gap::Handle_t handle, const ble_gap_evt_connected_t // set the new connection handle as the _default_ handle in gap setConnectionHandle(handle); + // add the connection and the role of the device in the local table + allocate_connection_role(handle, static_cast(evt.role)); + // deal with own address LegacyAddressType_t own_addr_type; Address_t own_address; @@ -1375,5 +1383,46 @@ void nRF5xGap::on_advertising_packet(const ble_gap_evt_adv_report_t &evt) { ); } +ble_error_t nRF5xGap::get_role(ble::connection_handle_t connection, Role_t& role) { + for (size_t i = 0; i < max_connections_count; ++i) { + connection_role_t& c = _connections_role[i]; + if (c.is_allocated && c.connection == connection) { + role = c.is_peripheral ? PERIPHERAL : CENTRAL; + return BLE_ERROR_NONE; + + } + } + + return BLE_ERROR_INVALID_PARAM; +} + +void nRF5xGap::allocate_connection_role( + ble::connection_handle_t connection, + Role_t role +) { + for (size_t i = 0; i < max_connections_count; ++i) { + connection_role_t& c = _connections_role[i]; + if (c.is_allocated == false) { + c.connection = connection; + c.is_peripheral = (role == Gap::PERIPHERAL); + c.is_allocated = true; + return; + } + } +} +void nRF5xGap::release_connection_role(ble::connection_handle_t connection) { + for (size_t i = 0; i < max_connections_count; ++i) { + connection_role_t& c = _connections_role[i]; + if (c.is_allocated && c.connection == connection) { + c.is_allocated = false; + return; + } + } +} +void nRF5xGap::release_all_connections_role() { + for (size_t i = 0; i < max_connections_count; ++i) { + _connections_role[i].is_allocated = false; + } +} diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.h b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.h index a1f27002182..ecdf770fe2a 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.h +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.h @@ -259,12 +259,26 @@ class nRF5xGap : public ::Gap, public ble::pal::ConnectionEventMonitor { DisconnectionReason_t reason ); + /** + * Return the role of the local peripheral for a given connection. + * + * @param[in] connection The connection queried. + * @param[out] role The role of the local device in the connection. + * + * @return BLE_ERROR_NONE in case of success or an appropriate error code. + */ + ble_error_t get_role(ble::connection_handle_t connection, Role_t& role); + private: friend void btle_handler(ble_evt_t *p_ble_evt); void on_connection(Handle_t handle, const ble_gap_evt_connected_t& evt); void on_advertising_packet(const ble_gap_evt_adv_report_t &evt); + void allocate_connection_role(ble::connection_handle_t, Role_t); + void release_connection_role(ble::connection_handle_t); + void release_all_connections_role(); + uint16_t m_connectionHandle; ConnectionEventMonitor::EventHandler* _connection_event_handler; @@ -275,6 +289,23 @@ class nRF5xGap : public ::Gap, public ble::pal::ConnectionEventMonitor { AddressType_t _non_private_address_type; Address_t _non_private_address; + struct connection_role_t { + connection_role_t() : + connection(), + is_peripheral(false), + is_allocated(false) + { } + + ble::connection_handle_t connection; + uint8_t is_peripheral:1; + uint8_t is_allocated:1; + }; + + static const size_t max_connections_count = + NRF_SDH_BLE_PERIPHERAL_LINK_COUNT + NRF_SDH_BLE_CENTRAL_LINK_COUNT; + + connection_role_t _connections_role[max_connections_count]; + /* * Allow instantiation from nRF5xn when required. */ diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.cpp b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.cpp index a5053b23f4c..1e96afa68be 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.cpp +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.cpp @@ -133,7 +133,8 @@ nRF5xGap::nRF5xGap() : Gap(), _privacy_enabled(false), _peripheral_privacy_configuration(default_peripheral_privacy_configuration), _central_privacy_configuration(default_central_privacy_configuration), - _non_private_address_type(LegacyAddressType::RANDOM_STATIC) + _non_private_address_type(LegacyAddressType::RANDOM_STATIC), + _connections_role() { m_connectionHandle = BLE_CONN_HANDLE_INVALID; } @@ -743,6 +744,9 @@ ble_error_t nRF5xGap::reset(void) /* Clear the internal whitelist */ whitelistAddressesSize = 0; + /* Reset existing mapping between a connection and its role */ + release_all_connections_role(); + return BLE_ERROR_NONE; } @@ -1278,6 +1282,8 @@ void nRF5xGap::processDisconnectionEvent( Handle_t handle, DisconnectionReason_t reason ) { + release_connection_role(handle); + if (_connection_event_handler) { _connection_event_handler->on_disconnected( handle, @@ -1326,6 +1332,9 @@ void nRF5xGap::on_connection(Gap::Handle_t handle, const ble_gap_evt_connected_t // set the new connection handle as the _default_ handle in gap setConnectionHandle(handle); + // add the connection and the role of the device in the local table + allocate_connection_role(handle, static_cast(evt.role)); + // deal with own address LegacyAddressType_t own_addr_type; ble::address_t own_address; @@ -1457,3 +1466,48 @@ void nRF5xGap::on_advertising_packet(const ble_gap_evt_adv_report_t &evt) { ); } +ble_error_t nRF5xGap::get_role(ble::connection_handle_t connection, Role_t& role) { + for (size_t i = 0; i < max_connections_count; ++i) { + connection_role_t& c = _connections_role[i]; + if (c.is_allocated && c.connection == connection) { + role = c.is_peripheral ? PERIPHERAL : CENTRAL; + return BLE_ERROR_NONE; + + } + } + + return BLE_ERROR_INVALID_PARAM; +} + +void nRF5xGap::allocate_connection_role( + ble::connection_handle_t connection, + Role_t role +) { + for (size_t i = 0; i < max_connections_count; ++i) { + connection_role_t& c = _connections_role[i]; + if (c.is_allocated == false) { + c.connection = connection; + c.is_peripheral = (role == Gap::PERIPHERAL); + c.is_allocated = true; + return; + } + } +} +void nRF5xGap::release_connection_role(ble::connection_handle_t connection) { + for (size_t i = 0; i < max_connections_count; ++i) { + connection_role_t& c = _connections_role[i]; + if (c.is_allocated && c.connection == connection) { + c.is_allocated = false; + return; + } + } +} + +void nRF5xGap::release_all_connections_role() { + for (size_t i = 0; i < max_connections_count; ++i) { + _connections_role[i].is_allocated = false; + } +} + + + diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.h b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.h index c8ef171ca49..4e52a60f283 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.h +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.h @@ -265,6 +265,16 @@ class nRF5xGap : public ::Gap, public ble::pal::ConnectionEventMonitor { DisconnectionReason_t reason ); + /** + * Return the role of the local peripheral for a given connection. + * + * @param[in] connection The connection queried. + * @param[out] role The role of the local device in the connection. + * + * @return BLE_ERROR_NONE in case of success or an appropriate error code. + */ + ble_error_t get_role(ble::connection_handle_t connection, Role_t& role); + private: friend void btle_handler(const ble_evt_t *p_ble_evt); friend void btle_handler(const ble_evt_t *p_ble_evt, void *p_context); @@ -272,6 +282,11 @@ class nRF5xGap : public ::Gap, public ble::pal::ConnectionEventMonitor { ble_error_t update_identities_list(bool resolution_enabled); void on_connection(Handle_t handle, const ble_gap_evt_connected_t& evt); void on_advertising_packet(const ble_gap_evt_adv_report_t &evt); + + void allocate_connection_role(ble::connection_handle_t, Role_t); + void release_connection_role(ble::connection_handle_t); + void release_all_connections_role(); + uint16_t m_connectionHandle; ConnectionEventMonitor::EventHandler* _connection_event_handler; @@ -281,6 +296,23 @@ class nRF5xGap : public ::Gap, public ble::pal::ConnectionEventMonitor { AddressType_t _non_private_address_type; Address_t _non_private_address; + struct connection_role_t { + connection_role_t() : + connection(), + is_peripheral(false), + is_allocated(false) + { } + + ble::connection_handle_t connection; + uint8_t is_peripheral:1; + uint8_t is_allocated:1; + }; + + static const size_t max_connections_count = + NRF_SDH_BLE_PERIPHERAL_LINK_COUNT + NRF_SDH_BLE_CENTRAL_LINK_COUNT; + + connection_role_t _connections_role[max_connections_count]; + /* * Allow instantiation from nRF5xn when required. */ From f0c3f148871fa8dd32eed25f5194fdfc68410d7a Mon Sep 17 00:00:00 2001 From: Vincent Coubard Date: Wed, 13 Jun 2018 15:10:10 +0100 Subject: [PATCH 20/95] Nordic BLE: Fix pairing cancellation. Depending on the role and the current state of the local device; pairing cancelation should be made with a call to a specific function. Normally the Nordic stack would reject invalid calls if the device is not in the correct state; therefore it was assumed that it was possible to detect the state from sd errors. Unfortunatelly this is not true with the latest softdevices as some calls succeed even if the device is not in the right state. To solve that issue cancelation looks at the current state of the device first to select the right function that will trigger the pairing cancellation. Note: the call to sd_ble_gap_authenticate was missing in the previous algorithm --- .../source/nRF5xPalSecurityManager.cpp | 42 ++++++++++++------- .../source/nRF5xPalSecurityManager.cpp | 42 ++++++++++++------- 2 files changed, 56 insertions(+), 28 deletions(-) diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp index ba615211ac5..3725a639f0a 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp @@ -16,6 +16,9 @@ #include #include "nRF5xPalSecurityManager.h" +#include "nRF5xn.h" +#include "ble/Gap.h" +#include "nRF5xGap.h" #include "nrf_ble.h" #include "nrf_ble_gap.h" #include "nrf_soc.h" @@ -339,22 +342,33 @@ ble_error_t nRF5xSecurityManager::send_pairing_response( ble_error_t nRF5xSecurityManager::cancel_pairing( connection_handle_t connection, pairing_failure_t reason ) { - // this is the default path except when a key is expected to be entered by - // the user. - uint32_t err = sd_ble_gap_sec_params_reply( - connection, - reason.value() | 0x80, - /* sec params */ NULL, - /* keyset */ NULL - ); + uint32_t err = 0; - if (!err) { - return BLE_ERROR_NONE; - } + pairing_control_block_t* pairing_cb = get_pairing_cb(connection); - // Failed because we're in the wrong state; try to cancel pairing with - // sd_ble_gap_auth_key_reply - if (err == NRF_ERROR_INVALID_STATE) { + // If there is no control block yet then if the local device is a central + // then we must reject the security request otherwise it is a response to + // a pairing feature exchange from a central. + if (!pairing_cb) { + ::Gap::Role_t current_role; + if (!nRF5xn::Instance().getGap().get_role(connection, current_role)) { + return BLE_ERROR_INVALID_PARAM; + } + + if (current_role == ::Gap::PERIPHERAL) { + // response to a pairing feature request + err = sd_ble_gap_sec_params_reply( + connection, + reason.value() | 0x80, + /* sec params */ NULL, + /* keyset */ NULL + ); + } else { + // response to a peripheral security request + err = sd_ble_gap_authenticate(connection, NULL); + } + } else { + // At this point this must be a response to a key err = sd_ble_gap_auth_key_reply( connection, /* key type */ BLE_GAP_AUTH_KEY_TYPE_NONE, diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp index 9a48de22671..3842057a383 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp @@ -16,6 +16,9 @@ #include #include "nRF5xPalSecurityManager.h" +#include "nRF5xn.h" +#include "ble/Gap.h" +#include "nRF5xGap.h" #include "nrf_ble.h" #include "ble_gap.h" #include "nrf_soc.h" @@ -316,22 +319,33 @@ ble_error_t nRF5xSecurityManager::send_pairing_response( ble_error_t nRF5xSecurityManager::cancel_pairing( connection_handle_t connection, pairing_failure_t reason ) { - // this is the default path except when a key is expected to be entered by - // the user. - uint32_t err = sd_ble_gap_sec_params_reply( - connection, - reason.value() | 0x80, - /* sec params */ NULL, - /* keyset */ NULL - ); + uint32_t err = 0; - if (!err) { - return BLE_ERROR_NONE; - } + pairing_control_block_t* pairing_cb = get_pairing_cb(connection); - // Failed because we're in the wrong state; try to cancel pairing with - // sd_ble_gap_auth_key_reply - if (err == NRF_ERROR_INVALID_STATE) { + // If there is no control block yet then if the local device is a central + // then we must reject the security request otherwise it is a response to + // a pairing feature exchange from a central. + if (!pairing_cb) { + ::Gap::Role_t current_role; + if (!nRF5xn::Instance().getGap().get_role(connection, current_role)) { + return BLE_ERROR_INVALID_PARAM; + } + + if (current_role == ::Gap::PERIPHERAL) { + // response to a pairing feature request + err = sd_ble_gap_sec_params_reply( + connection, + reason.value() | 0x80, + /* sec params */ NULL, + /* keyset */ NULL + ); + } else { + // response to a peripheral security request + err = sd_ble_gap_authenticate(connection, NULL); + } + } else { + // At this point this must be a response to a key err = sd_ble_gap_auth_key_reply( connection, /* key type */ BLE_GAP_AUTH_KEY_TYPE_NONE, From 5237c3ec40506d8cbe7a8f325680ac10b741325e Mon Sep 17 00:00:00 2001 From: Vincent Coubard Date: Wed, 13 Jun 2018 15:11:13 +0100 Subject: [PATCH 21/95] Nordic BLE: Cancel pairing if the device fail to allocate the resources necessary for the pairing operation. --- .../TARGET_NRF51/source/nRF5xPalSecurityManager.cpp | 3 +++ .../TARGET_NRF52/source/nRF5xPalSecurityManager.cpp | 3 +++ 2 files changed, 6 insertions(+) diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp index 3725a639f0a..9a4a15fac83 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp @@ -300,6 +300,9 @@ ble_error_t nRF5xSecurityManager::send_pairing_response( ) { pairing_control_block_t* pairing_cb = allocate_pairing_cb(connection); if (!pairing_cb) { + // not enough memory; try to reject the pairing request instead of + // waiting for timeout. + cancel_pairing(connection, pairing_failure_t::UNSPECIFIED_REASON); return BLE_ERROR_NO_MEM; } pairing_cb->role = PAIRING_RESPONDER; diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp index 3842057a383..7894b367c74 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp @@ -277,6 +277,9 @@ ble_error_t nRF5xSecurityManager::send_pairing_response( ) { pairing_control_block_t* pairing_cb = allocate_pairing_cb(connection); if (!pairing_cb) { + // not enough memory; try to reject the pairing request instead of + // waiting for timeout. + cancel_pairing(connection, pairing_failure_t::UNSPECIFIED_REASON); return BLE_ERROR_NO_MEM; } pairing_cb->role = PAIRING_RESPONDER; From 92abbb7599b3884825c7e86de6d2be08b1525f6d Mon Sep 17 00:00:00 2001 From: Jimmy Brisson Date: Wed, 13 Jun 2018 09:33:39 -0500 Subject: [PATCH 22/95] Use memories passed in when getting memory specs --- tools/config/__init__.py | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/tools/config/__init__.py b/tools/config/__init__.py index 3dcae059139..a283fcd689e 100644 --- a/tools/config/__init__.py +++ b/tools/config/__init__.py @@ -586,8 +586,8 @@ def _get_cmsis_part(self): def _get_mem_specs(self, memories, cmsis_part, exception_text): for memory in memories: try: - size = cmsis_part['memory']['IRAM1']['size'] - start = cmsis_part['memory']['IRAM1']['start'] + size = cmsis_part['memory'][memory]['size'] + start = cmsis_part['memory'][memory]['start'] return (start, size) except KeyError: continue From 5fadb26f14de477de11a9a30b55d15c876d115ef Mon Sep 17 00:00:00 2001 From: Melvin van den berg Date: Thu, 14 Jun 2018 16:54:03 +0200 Subject: [PATCH 23/95] Fixed broken InterruptIn.mode() in NRF5x target which didn't do anything: interruptIn always remained with pullup resistor enabled. --- targets/TARGET_NORDIC/TARGET_NRF5x/gpio_api.c | 23 +++++++++---------- 1 file changed, 11 insertions(+), 12 deletions(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/gpio_api.c b/targets/TARGET_NORDIC/TARGET_NRF5x/gpio_api.c index f103afb1b74..eaedc80b321 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/gpio_api.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/gpio_api.c @@ -129,8 +129,18 @@ static void gpio_apply_config(uint8_t pin) cfg.hi_accuracy = false; cfg.is_watcher = false; cfg.sense = NRF_GPIOTE_POLARITY_TOGGLE; + switch(m_gpio_cfg[pin].pull) { + case PullUp: + cfg.pull = NRF_GPIO_PIN_PULLUP; + break; + case PullDown: + cfg.pull = NRF_GPIO_PIN_PULLDOWN; + break; + default: + cfg.pull = NRF_GPIO_PIN_NOPULL; + break; + } if (m_gpio_cfg[pin].used_as_irq) { - cfg.pull = NRF_GPIO_PIN_PULLUP; nrf_drv_gpiote_in_init(pin, &cfg, gpiote_irq_handler); if ((m_gpio_irq_enabled & ((gpio_mask_t)1 << pin)) && (m_gpio_cfg[pin].irq_rise || m_gpio_cfg[pin].irq_fall)) @@ -139,17 +149,6 @@ static void gpio_apply_config(uint8_t pin) } } else { - switch(m_gpio_cfg[pin].pull) { - case PullUp: - cfg.pull = NRF_GPIO_PIN_PULLUP; - break; - case PullDown: - cfg.pull = NRF_GPIO_PIN_PULLDOWN; - break; - default: - cfg.pull = NRF_GPIO_PIN_NOPULL; - break; - } nrf_gpio_cfg_input(pin,cfg.pull); } } From 14e229e00aeceb509922c1b14f4e1b8d45d3ce6d Mon Sep 17 00:00:00 2001 From: Vincent Coubard Date: Thu, 14 Jun 2018 18:23:05 +0100 Subject: [PATCH 24/95] Cordio: Add tests that validates a cordio port. The first test focuse on the transport by testing that the reset sequence is correctly sent to the controller and properly received. The second test validates that the reset sequence fullfill the right state of the stack and ensure that bluetooth initialization succeed. --- .../TESTS/cordio_hci/driver/main.cpp | 98 +++++++++ .../TESTS/cordio_hci/transport/main.cpp | 190 ++++++++++++++++++ 2 files changed, 288 insertions(+) create mode 100644 features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp create mode 100644 features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/transport/main.cpp diff --git a/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp b/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp new file mode 100644 index 00000000000..e9333217966 --- /dev/null +++ b/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp @@ -0,0 +1,98 @@ +/* mbed Microcontroller Library + * Copyright (c) 2018 ARM Limited + * + * Licensed under the Apache License, Version 2.0 (the "License"); + * you may not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include + +#include "events/mbed_events.h" +#include "platform/Callback.h" + +#include "ble/BLE.h" + +#include "greentea-client/test_env.h" +#include "utest/utest.h" +#include "unity/unity.h" + +#include "hci_api.h" +#include "hci_cmd.h" +#include "hci_core.h" +#include "dm_api.h" +#include "bstream.h" + +using namespace utest::v1; +using mbed::callback; + +#define INITIALIZATION_TIMEOUT (10 * 1000) + +static EventQueue event_queue(/* event count */ 10 * EVENTS_EVENT_SIZE); + +enum initialization_state_t { + WAITING_FOR_INITIALIZATION, + INITIALIZATION_FAILURE, + INITIALIZATION_SUCCESS +}; + +static initialization_state_t initialization_state = WAITING_FOR_INITIALIZATION; + +static void process_ble_events(BLE::OnEventsToProcessCallbackContext* context) { + BLE &ble = BLE::Instance(); + event_queue.call(callback(&ble, &BLE::processEvents)); +} + +static void on_initialization_complete(BLE::InitializationCompleteCallbackContext *params) { + if (params->error == BLE_ERROR_NONE) { + initialization_state = INITIALIZATION_SUCCESS; + } else { + initialization_state = INITIALIZATION_SUCCESS; + } + + event_queue.break_dispatch(); +} + +static void test_stack_initialization() { + BLE &ble = BLE::Instance(); + ble.onEventsToProcess(process_ble_events); + ble.init(on_initialization_complete); + event_queue.dispatch(INITIALIZATION_TIMEOUT); + + // At this point ble is suppose to be initialized; inspect the various state + // of the stack. + TEST_ASSERT_EQUAL(INITIALIZATION_SUCCESS, initialization_state); + TEST_ASSERT_NOT_EQUAL(0, hciCoreCb.bufSize); + TEST_ASSERT_NOT_EQUAL(0, hciCoreCb.numBufs); + TEST_ASSERT_NOT_EQUAL(0, hciCoreCb.availBufs); + + uint8_t invalid_le_states[HCI_LE_STATES_LEN] = { 0 }; + TEST_ASSERT_NOT_EQUAL(0, memcmp(invalid_le_states, hciCoreCb.leStates, HCI_LE_STATES_LEN)); + TEST_ASSERT_NOT_EQUAL(0, hciCoreCb.whiteListSize); + + // Note: cannot test supported features are the list may be null + // Note: cannot test resolving list size as this may be null +} + +Case cases[] = { + Case("Test cordio stack reset sequence", test_stack_initialization), +}; + +utest::v1::status_t greentea_test_setup(const size_t number_of_cases) { + GREENTEA_SETUP(15, "default_auto"); + return verbose_test_setup_handler(number_of_cases); +} + +Specification specification(greentea_test_setup, cases, greentea_test_teardown_handler); + +int main() { + return !Harness::run(specification); +} diff --git a/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/transport/main.cpp b/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/transport/main.cpp new file mode 100644 index 00000000000..29e7409355e --- /dev/null +++ b/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/transport/main.cpp @@ -0,0 +1,190 @@ +/* mbed Microcontroller Library + * Copyright (c) 2018 ARM Limited + * + * Licensed under the Apache License, Version 2.0 (the "License"); + * you may not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include + +#include "driver/CordioHCITransportDriver.h" +#include "driver/CordioHCIDriver.h" +#include "hci_defs.h" +#include "rtos/Semaphore.h" + +#include "greentea-client/test_env.h" +#include "utest/utest.h" +#include "unity/unity.h" + +using namespace utest::v1; + +using ble::vendor::cordio::CordioHCIDriver; +using ble::vendor::cordio::CordioHCITransportDriver; + +extern ble::vendor::cordio::CordioHCIDriver& ble_cordio_get_hci_driver(); + +namespace ble { +namespace vendor { +namespace cordio { + +struct CordioHCIHook { + static CordioHCIDriver& get_driver() { + return ble_cordio_get_hci_driver(); + } + + static CordioHCITransportDriver& get_transport_driver() { + return get_driver()._transport_driver; + } + + static void set_data_received_handler(void (*handler)(uint8_t*, uint8_t)) { + get_transport_driver().set_data_received_handler(handler); + } +}; + +} // namespace cordio +} // namespace vendor +} // namespace ble + +using ble::vendor::cordio::CordioHCIHook; + +#define RESET_COMMAND_TIMEOUT (10 * 1000) +#define RESET_PARAMETER_LENGTH 4 +#define RESET_EXPECTED_STATUS 0 +#define HCI_OPCODE_RESET_LSB (HCI_OPCODE_RESET & 0xFF) +#define HCI_OPCODE_RESET_MSB (HCI_OPCODE_RESET >> 8) + +enum test_result_t { + TEST_RESULT_TIMEOUT_FAILURE, + TEST_RESULT_FAILURE, + TEST_RESULT_SUCCESS +}; + +enum state_t { + WAITING_EVENT_PACKET, + WAITING_EVENT_CODE_COMPLETE, + WAITING_PARAMETER_LENGTH, + WAITING_STATUS, + WAITING_NUM_HCI_EVT_PACKET, + WAITING_OPCODE_LSB, + WAITING_OPCODE_MSB, + DONE +}; + +static state_t state = WAITING_EVENT_PACKET; +static test_result_t test_result = TEST_RESULT_TIMEOUT_FAILURE; + +static rtos::Semaphore sem; + +static uint8_t reset_cmd[] = { + HCI_OPCODE_RESET_LSB, HCI_OPCODE_RESET_MSB, // reset opcode + 0 // parameter length +}; + +static void hci_driver_rx_dummy_handler(uint8_t* data, uint8_t len) { } + +static void hci_driver_rx_reset_handler(uint8_t* data, uint8_t len) { + for (size_t i = 0; i < len; ++i) { + switch (state) { + case WAITING_EVENT_PACKET: + if (data[i] == HCI_EVT_TYPE) { + state = WAITING_EVENT_CODE_COMPLETE; + } else { + test_result = TEST_RESULT_FAILURE; + } + break; + + case WAITING_EVENT_CODE_COMPLETE: + if (data[i] == HCI_CMD_CMPL_EVT) { + state = WAITING_PARAMETER_LENGTH; + } else { + test_result = TEST_RESULT_FAILURE; + } + break; + + case WAITING_PARAMETER_LENGTH: + if (data[i] == RESET_PARAMETER_LENGTH) { + state = WAITING_NUM_HCI_EVT_PACKET; + } else { + test_result = TEST_RESULT_FAILURE; + } + break; + + case WAITING_NUM_HCI_EVT_PACKET: + // controler dependent; can be any value, pass on to the next token + state = WAITING_OPCODE_LSB; + break; + + case WAITING_OPCODE_LSB: + if (data[i] == HCI_OPCODE_RESET_LSB) { + state = WAITING_OPCODE_MSB; + } else { + test_result = TEST_RESULT_FAILURE; + } + break; + + case WAITING_OPCODE_MSB: + if (data[i] == HCI_OPCODE_RESET_MSB) { + state = WAITING_STATUS; + } else { + test_result = TEST_RESULT_FAILURE; + } + break; + + case WAITING_STATUS: + if (data[i] == RESET_EXPECTED_STATUS) { + test_result = TEST_RESULT_SUCCESS; + state = DONE; + } else { + test_result = TEST_RESULT_FAILURE; + } + break; + } + + if (test_result != TEST_RESULT_TIMEOUT_FAILURE) { + CordioHCIHook::set_data_received_handler(hci_driver_rx_dummy_handler); + sem.release(); + return; + } + } +} + +void test_reset_command() { + CordioHCIDriver& driver = CordioHCIHook::get_driver(); + CordioHCITransportDriver& transport_driver = CordioHCIHook::get_transport_driver(); + + driver.initialize(); + + CordioHCIHook::set_data_received_handler(hci_driver_rx_reset_handler); + transport_driver.write(HCI_CMD_TYPE, sizeof(reset_cmd), reset_cmd); + sem.wait(RESET_COMMAND_TIMEOUT); + CordioHCIHook::set_data_received_handler(hci_driver_rx_dummy_handler); + + driver.terminate(); + + TEST_ASSERT_EQUAL(TEST_RESULT_SUCCESS, test_result); + TEST_ASSERT_EQUAL(DONE, state); +} + +Case cases[] = { + Case("Test reset command", test_reset_command), +}; + +utest::v1::status_t greentea_test_setup(const size_t number_of_cases) { + GREENTEA_SETUP(15, "default_auto"); + return verbose_test_setup_handler(number_of_cases); +} + +Specification specification(greentea_test_setup, cases, greentea_test_teardown_handler); + +int main() { + return !Harness::run(specification); +} From b7627e823b750308a0af50b3de7ae54d1dbfef99 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Mika=20Lepp=C3=A4nen?= Date: Fri, 15 Jun 2018 10:40:51 +0300 Subject: [PATCH 25/95] K64F, K66F: Update the ENET PHY driver PHY init and autonegotation is split into own functions. --- .../TARGET_Freescale_EMAC/kinetis_emac.cpp | 78 +----------- .../TARGET_Freescale_EMAC/kinetis_emac.h | 2 - .../TARGET_K66F/TARGET_FRDM/fsl_phy.c | 47 +++---- .../TARGET_K66F/TARGET_FRDM/fsl_phy.h | 11 +- .../TARGET_MCU_K64F/TARGET_FRDM/fsl_phy.c | 119 +++++++++++------- .../TARGET_MCU_K64F/TARGET_FRDM/fsl_phy.h | 11 +- 6 files changed, 119 insertions(+), 149 deletions(-) diff --git a/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp b/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp index 2e812cfff55..860e6b22a98 100644 --- a/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp +++ b/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.cpp @@ -66,8 +66,6 @@ uint32_t *rx_ptr[ENET_RX_RING_LEN]; #define ENET_ALIGN(x,align) ((unsigned int)((x) + ((align)-1)) & (unsigned int)(~(unsigned int)((align)- 1))) extern "C" void kinetis_init_eth_hardware(void); -extern "C" uint32_t ENET_GetInstance(ENET_Type *base); -extern "C" clock_ip_name_t s_enetClock[]; /* \brief Flags for worker thread */ #define FLAG_TX 1 @@ -232,7 +230,7 @@ bool Kinetis_EMAC::low_level_init_successful() ENET_GetDefaultConfig(&config); - if (init_enet_phy(ENET, phyAddr, sysClock) != kStatus_Success) { + if (PHY_Init(ENET, phyAddr, sysClock) != kStatus_Success) { return false; } @@ -263,78 +261,6 @@ bool Kinetis_EMAC::low_level_init_successful() return true; } -status_t Kinetis_EMAC::init_enet_phy(ENET_Type *base, uint32_t phyAddr, uint32_t srcClock_Hz) -{ - status_t result = kStatus_Success; - uint32_t instance = ENET_GetInstance(base); - -#if TARGET_K66F - uint32_t counter = 0xFFFFFU; - uint32_t idReg = 0; - -#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) - /* Set SMI first. */ - CLOCK_EnableClock(s_enetClock[instance]); -#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ - ENET_SetSMI(base, srcClock_Hz, false); - - /* Initialization after PHY stars to work. */ - while ((idReg != PHY_CONTROL_ID1) && (counter != 0)) { - PHY_Read(base, phyAddr, PHY_ID1_REG, &idReg); - counter --; - } - - if (!counter) { - return kStatus_Fail; - } - - counter = 0xFFFFFU; -#elif TARGET_K64F - /* Set SMI first. */ - CLOCK_EnableClock(s_enetClock[instance]); - ENET_SetSMI(base, srcClock_Hz, false); -#else -#error invalid target! -#endif - - /* Reset PHY. */ - result = PHY_Write(base, phyAddr, PHY_BASICCONTROL_REG, PHY_BCTL_RESET_MASK); - return result; -} - -status_t Kinetis_EMAC::auto_negotiation(ENET_Type *base, uint32_t phyAddr) -{ - uint32_t bssReg; - status_t result; - uint32_t counter = 0xFFFFFFU; - - /* Set the negotiation. */ - result = PHY_Write(base, phyAddr, PHY_AUTONEG_ADVERTISE_REG, - (PHY_100BASETX_FULLDUPLEX_MASK | PHY_100BASETX_HALFDUPLEX_MASK | - PHY_10BASETX_FULLDUPLEX_MASK | PHY_10BASETX_HALFDUPLEX_MASK | 0x1U)); - if (result == kStatus_Success) { - result = PHY_Write(base, phyAddr, PHY_BASICCONTROL_REG, - (PHY_BCTL_AUTONEG_MASK | PHY_BCTL_RESTART_AUTONEG_MASK)); - if (result == kStatus_Success) { - /* Check auto negotiation complete. */ - while (counter --) { - result = PHY_Read(base, phyAddr, PHY_BASICSTATUS_REG, &bssReg); - if (result == kStatus_Success) { - if ((bssReg & PHY_BSTATUS_AUTONEGCOMP_MASK) != 0) { - break; - } - } - - if (!counter) { - return kStatus_PHY_AutoNegotiateFail; - } - } - } - } - - return result; -} - /** \brief Allocates a emac_mem_buf_t and returns the data from the incoming packet. * * \param[in] idx index of packet to be read @@ -544,7 +470,7 @@ void Kinetis_EMAC::phy_task() if (crt_state.connected == STATE_LINK_UP) { if (prev_state.connected != STATE_LINK_UP) { - auto_negotiation(ENET, phyAddr); + PHY_AutoNegotiation(ENET, phyAddr); } PHY_GetLinkSpeedDuplex(ENET, phyAddr, &crt_state.speed, &crt_state.duplex); diff --git a/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.h b/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.h index d471665bc86..f8460e7c257 100644 --- a/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.h +++ b/features/netsocket/emac-drivers/TARGET_Freescale_EMAC/kinetis_emac.h @@ -138,8 +138,6 @@ class Kinetis_EMAC : public EMAC { private: bool low_level_init_successful(); - status_t init_enet_phy(ENET_Type *base, uint32_t phyAddr, uint32_t srcClock_Hz); - status_t auto_negotiation(ENET_Type *base, uint32_t phyAddr); void rx_isr(); void tx_isr(); void packet_rx(); diff --git a/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_K66F/TARGET_FRDM/fsl_phy.c b/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_K66F/TARGET_FRDM/fsl_phy.c index a5bef533d5f..7faf4e87c68 100644 --- a/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_K66F/TARGET_FRDM/fsl_phy.c +++ b/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_K66F/TARGET_FRDM/fsl_phy.c @@ -64,7 +64,6 @@ extern clock_ip_name_t s_enetClock[FSL_FEATURE_SOC_ENET_COUNT]; status_t PHY_Init(ENET_Type *base, uint32_t phyAddr, uint32_t srcClock_Hz) { - uint32_t bssReg; uint32_t counter = PHY_TIMEOUT_COUNT; uint32_t idReg = 0; status_t result = kStatus_Success; @@ -89,36 +88,42 @@ status_t PHY_Init(ENET_Type *base, uint32_t phyAddr, uint32_t srcClock_Hz) } /* Reset PHY. */ - counter = PHY_TIMEOUT_COUNT; result = PHY_Write(base, phyAddr, PHY_BASICCONTROL_REG, PHY_BCTL_RESET_MASK); + + return result; +} + +status_t PHY_AutoNegotiation(ENET_Type *base, uint32_t phyAddr) +{ + status_t result = kStatus_Success; + uint32_t bssReg; + uint32_t counter = PHY_TIMEOUT_COUNT; + + /* Set the negotiation. */ + result = PHY_Write(base, phyAddr, PHY_AUTONEG_ADVERTISE_REG, + (PHY_100BASETX_FULLDUPLEX_MASK | PHY_100BASETX_HALFDUPLEX_MASK | + PHY_10BASETX_FULLDUPLEX_MASK | PHY_10BASETX_HALFDUPLEX_MASK | 0x1U)); if (result == kStatus_Success) { - /* Set the negotiation. */ - result = PHY_Write(base, phyAddr, PHY_AUTONEG_ADVERTISE_REG, - (PHY_100BASETX_FULLDUPLEX_MASK | PHY_100BASETX_HALFDUPLEX_MASK | - PHY_10BASETX_FULLDUPLEX_MASK | PHY_10BASETX_HALFDUPLEX_MASK | 0x1U)); + result = PHY_Write(base, phyAddr, PHY_BASICCONTROL_REG, + (PHY_BCTL_AUTONEG_MASK | PHY_BCTL_RESTART_AUTONEG_MASK)); if (result == kStatus_Success) { - result = PHY_Write(base, phyAddr, PHY_BASICCONTROL_REG, - (PHY_BCTL_AUTONEG_MASK | PHY_BCTL_RESTART_AUTONEG_MASK)); - if (result == kStatus_Success) + /* Check auto negotiation complete. */ + while (counter --) { - /* Check auto negotiation complete. */ - while (counter --) + result = PHY_Read(base, phyAddr, PHY_BASICSTATUS_REG, &bssReg); + if ( result == kStatus_Success) { - result = PHY_Read(base, phyAddr, PHY_BASICSTATUS_REG, &bssReg); - if ( result == kStatus_Success) + if ((bssReg & PHY_BSTATUS_AUTONEGCOMP_MASK) != 0) { - if ((bssReg & PHY_BSTATUS_AUTONEGCOMP_MASK) != 0) - { - break; - } + break; } + } - if (!counter) - { - return kStatus_PHY_AutoNegotiateFail; - } + if (!counter) + { + return kStatus_PHY_AutoNegotiateFail; } } } diff --git a/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_K66F/TARGET_FRDM/fsl_phy.h b/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_K66F/TARGET_FRDM/fsl_phy.h index 9353bea7989..abc972e4a1f 100644 --- a/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_K66F/TARGET_FRDM/fsl_phy.h +++ b/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_K66F/TARGET_FRDM/fsl_phy.h @@ -136,10 +136,19 @@ extern "C" { * @param srcClock_Hz The module clock frequency - system clock for MII management interface - SMI. * @retval kStatus_Success PHY initialize success * @retval kStatus_PHY_SMIVisitTimeout PHY SMI visit time out - * @retval kStatus_PHY_AutoNegotiateFail PHY auto negotiate fail */ status_t PHY_Init(ENET_Type *base, uint32_t phyAddr, uint32_t srcClock_Hz); +/*! + * @brief Initiates auto negotiation. + * + * @param base ENET peripheral base address. + * @param phyAddr The PHY address. + * @retval kStatus_Success PHY auto negotiation success + * @retval kStatus_PHY_AutoNegotiateFail PHY auto negotiate fail + */ +status_t PHY_AutoNegotiation(ENET_Type *base, uint32_t phyAddr); + /*! * @brief PHY Write function. This function write data over the SMI to * the specified PHY register. This function is called by all PHY interfaces. diff --git a/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_MCU_K64F/TARGET_FRDM/fsl_phy.c b/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_MCU_K64F/TARGET_FRDM/fsl_phy.c index 961a97f339f..7faf4e87c68 100644 --- a/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_MCU_K64F/TARGET_FRDM/fsl_phy.c +++ b/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_MCU_K64F/TARGET_FRDM/fsl_phy.c @@ -1,32 +1,32 @@ /* -* Copyright (c) 2015, Freescale Semiconductor, Inc. -* All rights reserved. -* -* Redistribution and use in source and binary forms, with or without modification, -* are permitted provided that the following conditions are met: -* -* o Redistributions of source code must retain the above copyright notice, this list -* of conditions and the following disclaimer. -* -* o Redistributions in binary form must reproduce the above copyright notice, this -* list of conditions and the following disclaimer in the documentation and/or -* other materials provided with the distribution. -* -* o Neither the name of Freescale Semiconductor, Inc. nor the names of its -* contributors may be used to endorse or promote products derived from this -* software without specific prior written permission. -* -* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR -* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON -* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. -*/ + * Copyright (c) 2015, Freescale Semiconductor, Inc. + * Copyright 2016-2017 NXP + * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted provided that the following conditions are met: + * + * o Redistributions of source code must retain the above copyright notice, this list + * of conditions and the following disclaimer. + * + * o Redistributions in binary form must reproduce the above copyright notice, this + * list of conditions and the following disclaimer in the documentation and/or + * other materials provided with the distribution. + * + * o Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from this + * software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR + * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON + * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ #include "fsl_phy.h" @@ -53,8 +53,10 @@ extern uint32_t ENET_GetInstance(ENET_Type *base); * Variables ******************************************************************************/ +#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) /*! @brief Pointers to enet clocks for each instance. */ extern clock_ip_name_t s_enetClock[FSL_FEATURE_SOC_ENET_COUNT]; +#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ /******************************************************************************* * Code @@ -62,45 +64,66 @@ extern clock_ip_name_t s_enetClock[FSL_FEATURE_SOC_ENET_COUNT]; status_t PHY_Init(ENET_Type *base, uint32_t phyAddr, uint32_t srcClock_Hz) { - uint32_t bssReg; uint32_t counter = PHY_TIMEOUT_COUNT; + uint32_t idReg = 0; status_t result = kStatus_Success; uint32_t instance = ENET_GetInstance(base); +#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) /* Set SMI first. */ CLOCK_EnableClock(s_enetClock[instance]); +#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ ENET_SetSMI(base, srcClock_Hz, false); + /* Initialization after PHY stars to work. */ + while ((idReg != PHY_CONTROL_ID1) && (counter != 0)) + { + PHY_Read(base, phyAddr, PHY_ID1_REG, &idReg); + counter --; + } + + if (!counter) + { + return kStatus_Fail; + } + /* Reset PHY. */ result = PHY_Write(base, phyAddr, PHY_BASICCONTROL_REG, PHY_BCTL_RESET_MASK); + + return result; +} + +status_t PHY_AutoNegotiation(ENET_Type *base, uint32_t phyAddr) +{ + status_t result = kStatus_Success; + uint32_t bssReg; + uint32_t counter = PHY_TIMEOUT_COUNT; + + /* Set the negotiation. */ + result = PHY_Write(base, phyAddr, PHY_AUTONEG_ADVERTISE_REG, + (PHY_100BASETX_FULLDUPLEX_MASK | PHY_100BASETX_HALFDUPLEX_MASK | + PHY_10BASETX_FULLDUPLEX_MASK | PHY_10BASETX_HALFDUPLEX_MASK | 0x1U)); if (result == kStatus_Success) { - /* Set the negotiation. */ - result = PHY_Write(base, phyAddr, PHY_AUTONEG_ADVERTISE_REG, - (PHY_100BASETX_FULLDUPLEX_MASK | PHY_100BASETX_HALFDUPLEX_MASK | - PHY_10BASETX_FULLDUPLEX_MASK | PHY_10BASETX_HALFDUPLEX_MASK | 0x1U)); + result = PHY_Write(base, phyAddr, PHY_BASICCONTROL_REG, + (PHY_BCTL_AUTONEG_MASK | PHY_BCTL_RESTART_AUTONEG_MASK)); if (result == kStatus_Success) { - result = PHY_Write(base, phyAddr, PHY_BASICCONTROL_REG, - (PHY_BCTL_AUTONEG_MASK | PHY_BCTL_RESTART_AUTONEG_MASK)); - if (result == kStatus_Success) + /* Check auto negotiation complete. */ + while (counter --) { - /* Check auto negotiation complete. */ - while (counter --) + result = PHY_Read(base, phyAddr, PHY_BASICSTATUS_REG, &bssReg); + if ( result == kStatus_Success) { - result = PHY_Read(base, phyAddr, PHY_BASICSTATUS_REG, &bssReg); - if ( result == kStatus_Success) + if ((bssReg & PHY_BSTATUS_AUTONEGCOMP_MASK) != 0) { - if ((bssReg & PHY_BSTATUS_AUTONEGCOMP_MASK) != 0) - { - break; - } + break; } + } - if (!counter) - { - return kStatus_PHY_AutoNegotiateFail; - } + if (!counter) + { + return kStatus_PHY_AutoNegotiateFail; } } } diff --git a/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_MCU_K64F/TARGET_FRDM/fsl_phy.h b/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_MCU_K64F/TARGET_FRDM/fsl_phy.h index bf3167fa69a..5512477d101 100644 --- a/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_MCU_K64F/TARGET_FRDM/fsl_phy.h +++ b/targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_MCU_K64F/TARGET_FRDM/fsl_phy.h @@ -136,10 +136,19 @@ extern "C" { * @param srcClock_Hz The module clock frequency - system clock for MII management interface - SMI. * @retval kStatus_Success PHY initialize success * @retval kStatus_PHY_SMIVisitTimeout PHY SMI visit time out - * @retval kStatus_PHY_AutoNegotiateFail PHY auto negotiate fail */ status_t PHY_Init(ENET_Type *base, uint32_t phyAddr, uint32_t srcClock_Hz); +/*! + * @brief Initiates auto negotiation. + * + * @param base ENET peripheral base address. + * @param phyAddr The PHY address. + * @retval kStatus_Success PHY auto negotiation success + * @retval kStatus_PHY_AutoNegotiateFail PHY auto negotiate fail + */ +status_t PHY_AutoNegotiation(ENET_Type *base, uint32_t phyAddr); + /*! * @brief PHY Write function. This function write data over the SMI to * the specified PHY register. This function is called by all PHY interfaces. From 43242589def2d7fcc22f21ae660254320009d471 Mon Sep 17 00:00:00 2001 From: Qinghao Shi Date: Fri, 15 Jun 2018 16:26:00 +0100 Subject: [PATCH 26/95] add comments about TIMER modes and set TIMER2 off by default --- targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c | 15 ++++++++++----- 1 file changed, 10 insertions(+), 5 deletions(-) diff --git a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c index 5ecbaa30bab..90db88cd7b1 100644 --- a/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c +++ b/targets/TARGET_ARM_FM/TARGET_FVP_MPS2/us_ticker.c @@ -25,9 +25,15 @@ * with interrupt fired counter reaches 0. * * So 2 Timers are used to construct mbed OS HAL ticker. + * * TIMER1 is for counting, and returns inverted binary when read from it - * TIMER2 is for generate interrupts + * TIMER1 will be kept in free-running mode (default, and not generate interrupts) + * + * TIMER2 is for generating interrupts + * So TIMER2 is set to periodic mode, which start decrement counting form LOADVALUE generates interrupts at 0 + * and TIMER2 also set into one-shot mode, which counter halts when is reaches 0 */ + static int us_ticker_inited = 0; void us_ticker_init(void) @@ -50,11 +56,9 @@ void us_ticker_init(void) US_TICKER_TIMER2->TimerControl |= 0x1 << CMSDK_DUALTIMER2_CTRL_PRESCALE_Pos; // set TIMER2 with 4 stages prescale US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_MODE_Msk; // set TIMER2 periodic mode - US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_ONESHOOT_Msk; // set TIMER2 one-shot mode US_TICKER_TIMER1->TimerControl |= CMSDK_DUALTIMER1_CTRL_EN_Msk; // enable TIMER1 counter - US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_EN_Msk; // enable TIMER2 counter NVIC_SetVector(US_TICKER_TIMER_IRQn, (uint32_t)us_ticker_irq_handler); us_ticker_inited = 1; @@ -76,7 +80,7 @@ uint32_t us_ticker_read() void us_ticker_set_interrupt(timestamp_t timestamp) { uint32_t delta = timestamp - us_ticker_read(); - US_TICKER_TIMER2->TimerControl &= ~CMSDK_DUALTIMER2_CTRL_EN_Msk; // disable TIMER2 + US_TICKER_TIMER2->TimerControl &= ~CMSDK_DUALTIMER2_CTRL_EN_Msk; // disable TIMER2 US_TICKER_TIMER2->TimerLoad = delta; // Set TIMER2 load value US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_INTEN_Msk; // enable TIMER2 interrupt US_TICKER_TIMER2->TimerControl |= CMSDK_DUALTIMER2_CTRL_EN_Msk; // enable TIMER2 counter @@ -93,6 +97,7 @@ void us_ticker_fire_interrupt(void) void us_ticker_disable_interrupt(void) { US_TICKER_TIMER2->TimerControl &= ~CMSDK_DUALTIMER2_CTRL_INTEN_Msk; + US_TICKER_TIMER2->TimerControl &= ~CMSDK_DUALTIMER2_CTRL_EN_Msk; // disable TIMER2 NVIC_DisableIRQ(US_TICKER_TIMER_IRQn); } @@ -104,7 +109,7 @@ void us_ticker_clear_interrupt(void) const ticker_info_t *us_ticker_get_info(void) { static const ticker_info_t info = { - 1562500, // 4 stages prescale from 25MHz (dived by 16) + 1562500, // 4 stages prescaled from 25MHz (dived by 16) 32 // 32 bit counter }; return &info; From 7b22ede77ab0ae9d301658d6fd44dfdda2d9d7ae Mon Sep 17 00:00:00 2001 From: Krzysztof Stachowiak Date: Mon, 18 Jun 2018 16:48:33 +0200 Subject: [PATCH 27/95] Disable XTS cipher mode by default when importing Mbed TLS --- features/mbedtls/importer/adjust-config.sh | 1 + features/mbedtls/importer/adjust-no-entropy-config.sh | 1 + 2 files changed, 2 insertions(+) diff --git a/features/mbedtls/importer/adjust-config.sh b/features/mbedtls/importer/adjust-config.sh index a585d6d0e38..7fe26c353ae 100755 --- a/features/mbedtls/importer/adjust-config.sh +++ b/features/mbedtls/importer/adjust-config.sh @@ -85,6 +85,7 @@ conf unset MBEDTLS_CIPHER_MODE_CTR conf unset MBEDTLS_CIPHER_PADDING_ONE_AND_ZEROS conf unset MBEDTLS_CIPHER_PADDING_ZEROS_AND_LEN conf unset MBEDTLS_CIPHER_PADDING_ZEROS +conf unset MBEDTLS_CIPHER_MODE_XTS conf unset MBEDTLS_ECP_DP_SECP192R1_ENABLED conf unset MBEDTLS_ECP_DP_SECP224R1_ENABLED conf unset MBEDTLS_ECP_DP_SECP521R1_ENABLED diff --git a/features/mbedtls/importer/adjust-no-entropy-config.sh b/features/mbedtls/importer/adjust-no-entropy-config.sh index 288b381c91a..a6fb8c7403e 100755 --- a/features/mbedtls/importer/adjust-no-entropy-config.sh +++ b/features/mbedtls/importer/adjust-no-entropy-config.sh @@ -36,3 +36,4 @@ add_code() { } conf set MBEDTLS_CMAC_C +conf unset MBEDTLS_CIPHER_MODE_XTS From cca4090bf642961c9dfdbf7d762e23790bcbce14 Mon Sep 17 00:00:00 2001 From: Przemyslaw Stekiel Date: Thu, 24 May 2018 13:19:50 +0200 Subject: [PATCH 28/95] NRF51, NRF52: Implement us_ticker_free() function. --- .../TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/us_ticker.c | 7 +++++-- .../TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c | 7 +++++-- 2 files changed, 10 insertions(+), 4 deletions(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/us_ticker.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/us_ticker.c index 0ab3738bb1f..fe1f55a6867 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/us_ticker.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/us_ticker.c @@ -137,6 +137,9 @@ void us_ticker_clear_interrupt(void) void us_ticker_free(void) { - // A common counter is used for RTC, lp_ticker and us_ticker, so it can't be - // disabled here, but this does not cause any extra cost. + nrf_timer_task_trigger(NRF_TIMER1, NRF_TIMER_TASK_STOP); + + nrf_timer_int_disable(NRF_TIMER1, nrf_timer_compare_int_get(NRF_TIMER_CC_CHANNEL0)); + + us_ticker_initialized = false; } diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c index bacacf91357..3de870a2c6a 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c @@ -137,6 +137,9 @@ void us_ticker_clear_interrupt(void) void us_ticker_free(void) { - // A common counter is used for RTC, lp_ticker and us_ticker, so it can't be - // disabled here, but this does not cause any extra cost. + nrf_timer_task_trigger(NRF_TIMER1, NRF_TIMER_TASK_STOP); + + nrf_timer_int_disable(NRF_TIMER1, nrf_timer_compare_int_get(NRF_TIMER_CC_CHANNEL0)); + + us_ticker_initialized = false; } From 1583cbc78e1acd9bab2643e0c3cd6efec2c7c5b6 Mon Sep 17 00:00:00 2001 From: Przemyslaw Stekiel Date: Fri, 25 May 2018 12:49:34 +0200 Subject: [PATCH 29/95] Use common us_ticker.c for NRF51 and NRF52 boards --- .../TARGET_NRF5x/TARGET_NRF52/us_ticker.c | 145 ------------------ .../{TARGET_NRF51 => }/us_ticker.c | 10 +- 2 files changed, 8 insertions(+), 147 deletions(-) delete mode 100644 targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c rename targets/TARGET_NORDIC/TARGET_NRF5x/{TARGET_NRF51 => }/us_ticker.c (95%) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c deleted file mode 100644 index 3de870a2c6a..00000000000 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/us_ticker.c +++ /dev/null @@ -1,145 +0,0 @@ -/* - * Copyright (c) 2013 Nordic Semiconductor ASA - * All rights reserved. - * - * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: - * - * 1. Redistributions of source code must retain the above copyright notice, this list - * of conditions and the following disclaimer. - * - * 2. Redistributions in binary form, except as embedded into a Nordic Semiconductor ASA - * integrated circuit in a product or a software update for such product, must reproduce - * the above copyright notice, this list of conditions and the following disclaimer in - * the documentation and/or other materials provided with the distribution. - * - * 3. Neither the name of Nordic Semiconductor ASA nor the names of its contributors may be - * used to endorse or promote products derived from this software without specific prior - * written permission. - * - * 4. This software, with or without modification, must only be used with a - * Nordic Semiconductor ASA integrated circuit. - * - * 5. Any software provided in binary or object form under this license must not be reverse - * engineered, decompiled, modified and/or disassembled. - * - * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND - * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED - * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE - * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR - * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES - * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; - * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON - * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS - * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. - * - */ - -#include "us_ticker.h" - -#include "us_ticker_api.h" -#include "nrf_timer.h" -#include "app_util_platform.h" -#include "nrf_drv_common.h" -#include "mbed_critical.h" - -bool us_ticker_initialized = false; - -/* us ticker is driven by 1MHz clock and counter length is 16 bits. */ -const ticker_info_t* us_ticker_get_info() -{ - static const ticker_info_t info = { - US_TICKER_FREQ, - US_TICKER_COUNTER_BITS - }; - return &info; -} - -void us_ticker_init(void) -{ - if (us_ticker_initialized) { - nrf_timer_event_clear(NRF_TIMER1, NRF_TIMER_EVENT_COMPARE0); - nrf_timer_int_disable(NRF_TIMER1, nrf_timer_compare_int_get(NRF_TIMER_CC_CHANNEL0)); - return; - } - - nrf_timer_task_trigger(NRF_TIMER1, NRF_TIMER_TASK_STOP); - - nrf_timer_int_disable(NRF_TIMER1, nrf_timer_compare_int_get(NRF_TIMER_CC_CHANNEL0)); - - /* Configure timer as follows: - * - timer mode, - * - timer width 16 bits, - * - timer freq 1 MHz. - */ - nrf_timer_mode_set(NRF_TIMER1, NRF_TIMER_MODE_TIMER); - - nrf_timer_frequency_set(NRF_TIMER1, NRF_TIMER_FREQ_1MHz); - - nrf_timer_bit_width_set(NRF_TIMER1, NRF_TIMER_BIT_WIDTH_32); - - nrf_timer_cc_write(NRF_TIMER1, NRF_TIMER_CC_CHANNEL0, 0); - - nrf_timer_event_clear(NRF_TIMER1, NRF_TIMER_EVENT_COMPARE0); - - NVIC_SetVector(TIMER1_IRQn, (uint32_t)us_ticker_irq_handler); - - nrf_drv_common_irq_enable(TIMER1_IRQn, - -#ifdef NRF51 - APP_IRQ_PRIORITY_LOW -#elif defined(NRF52) || defined(NRF52840_XXAA) - APP_IRQ_PRIORITY_LOWEST -#endif - ); - - nrf_timer_task_trigger(NRF_TIMER1, NRF_TIMER_TASK_START); - - us_ticker_initialized = true; -} - -uint32_t us_ticker_read() -{ - nrf_timer_task_trigger(NRF_TIMER1, NRF_TIMER_TASK_CAPTURE1); - - return nrf_timer_cc_read(NRF_TIMER1, NRF_TIMER_CC_CHANNEL1); -} - -void us_ticker_set_interrupt(timestamp_t timestamp) -{ - core_util_critical_section_enter(); - - nrf_timer_cc_write(NRF_TIMER1, NRF_TIMER_CC_CHANNEL0, timestamp); - - if (!nrf_timer_int_enable_check(NRF_TIMER1, nrf_timer_compare_int_get(NRF_TIMER_CC_CHANNEL0))) { - nrf_timer_event_clear(NRF_TIMER1, NRF_TIMER_EVENT_COMPARE0); - nrf_timer_int_enable(NRF_TIMER1, nrf_timer_compare_int_get(NRF_TIMER_CC_CHANNEL0)); - } - - core_util_critical_section_exit(); -} - -void us_ticker_fire_interrupt(void) -{ - NVIC_SetPendingIRQ(TIMER1_IRQn); -} - -void us_ticker_disable_interrupt(void) -{ - nrf_timer_int_disable(NRF_TIMER1, nrf_timer_compare_int_get(NRF_TIMER_CC_CHANNEL0)); -} - -void us_ticker_clear_interrupt(void) -{ - nrf_timer_event_clear(NRF_TIMER1, NRF_TIMER_EVENT_COMPARE0); -} - -void us_ticker_free(void) -{ - nrf_timer_task_trigger(NRF_TIMER1, NRF_TIMER_TASK_STOP); - - nrf_timer_int_disable(NRF_TIMER1, nrf_timer_compare_int_get(NRF_TIMER_CC_CHANNEL0)); - - us_ticker_initialized = false; -} diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/us_ticker.c b/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c similarity index 95% rename from targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/us_ticker.c rename to targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c index fe1f55a6867..255c5394ef3 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/us_ticker.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c @@ -70,14 +70,18 @@ void us_ticker_init(void) /* Configure timer as follows: * - timer mode, - * - timer width 16 bits, + * - timer width 16 bits for NRF51 and 32 bits for NRF52, * - timer freq 1 MHz. */ nrf_timer_mode_set(NRF_TIMER1, NRF_TIMER_MODE_TIMER); nrf_timer_frequency_set(NRF_TIMER1, NRF_TIMER_FREQ_1MHz); +#ifdef NRF52 + nrf_timer_bit_width_set(NRF_TIMER1, NRF_TIMER_BIT_WIDTH_32); +#else nrf_timer_bit_width_set(NRF_TIMER1, NRF_TIMER_BIT_WIDTH_16); +#endif nrf_timer_cc_write(NRF_TIMER1, NRF_TIMER_CC_CHANNEL0, 0); @@ -110,7 +114,9 @@ void us_ticker_set_interrupt(timestamp_t timestamp) { core_util_critical_section_enter(); - nrf_timer_cc_write(NRF_TIMER1, NRF_TIMER_CC_CHANNEL0, timestamp & 0xFFFF); + const uint32_t counter_mask = ((1 << US_TICKER_COUNTER_BITS) - 1); + + nrf_timer_cc_write(NRF_TIMER1, NRF_TIMER_CC_CHANNEL0, timestamp & counter_mask); if (!nrf_timer_int_enable_check(NRF_TIMER1, nrf_timer_compare_int_get(NRF_TIMER_CC_CHANNEL0))) { nrf_timer_event_clear(NRF_TIMER1, NRF_TIMER_EVENT_COMPARE0); From 7e222f2994e8831ce284b768ed937b267e80cc2d Mon Sep 17 00:00:00 2001 From: Przemyslaw Stekiel Date: Fri, 25 May 2018 12:55:54 +0200 Subject: [PATCH 30/95] NRF5x: Add bug fix for the first timer read. It has been noticed that first read value can not be trusted. --- targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c | 3 +++ 1 file changed, 3 insertions(+) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c b/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c index 255c5394ef3..30107554a57 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c @@ -100,6 +100,9 @@ void us_ticker_init(void) nrf_timer_task_trigger(NRF_TIMER1, NRF_TIMER_TASK_START); + /* Bug fix. First value can't be trusted. */ + nrf_timer_task_trigger(NRF_TIMER1, NRF_TIMER_TASK_CAPTURE1); + us_ticker_initialized = true; } From b073720d62b2eccae48ba19ccac71437e070abdf Mon Sep 17 00:00:00 2001 From: Przemyslaw Stekiel Date: Fri, 25 May 2018 13:21:48 +0200 Subject: [PATCH 31/95] NRF5x: Increase lp us ticker interrupt priority Set the second highest user level, leaving the highest for UART (we are having constant overflows) and two levels below for everything else. This should increase the timer accuracy. --- targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.c | 8 +------- targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c | 9 +-------- 2 files changed, 2 insertions(+), 15 deletions(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.c b/targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.c index 81d62337121..86ec4880229 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.c @@ -173,13 +173,7 @@ void common_rtc_init(void) nrf_rtc_int_disable(COMMON_RTC_INSTANCE, LP_TICKER_INT_MASK); #endif - nrf_drv_common_irq_enable(nrf_drv_get_IRQn(COMMON_RTC_INSTANCE), -#ifdef NRF51 - APP_IRQ_PRIORITY_LOW -#elif defined(NRF52) || defined(NRF52840_XXAA) - APP_IRQ_PRIORITY_LOWEST -#endif - ); + nrf_drv_common_irq_enable(nrf_drv_get_IRQn(COMMON_RTC_INSTANCE), APP_IRQ_PRIORITY_HIGH); nrf_rtc_task_trigger(COMMON_RTC_INSTANCE, NRF_RTC_TASK_START); diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c b/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c index 30107554a57..de7be86bd40 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c @@ -89,14 +89,7 @@ void us_ticker_init(void) NVIC_SetVector(TIMER1_IRQn, (uint32_t)us_ticker_irq_handler); - nrf_drv_common_irq_enable(TIMER1_IRQn, - -#ifdef NRF51 - APP_IRQ_PRIORITY_LOW -#elif defined(NRF52) || defined(NRF52840_XXAA) - APP_IRQ_PRIORITY_LOWEST -#endif - ); + nrf_drv_common_irq_enable(TIMER1_IRQn, APP_IRQ_PRIORITY_HIGH); nrf_timer_task_trigger(NRF_TIMER1, NRF_TIMER_TASK_START); From 4a8de084b965be83f71018e49b76f3935fa1376d Mon Sep 17 00:00:00 2001 From: Przemyslaw Stekiel Date: Fri, 8 Jun 2018 08:36:24 +0200 Subject: [PATCH 32/95] Use common_rtc.h for NRF51 and NRF52 boards --- .../TARGET_NRF5x/TARGET_NRF52/common_rtc.h | 53 ------------------- .../{TARGET_NRF51 => }/common_rtc.h | 0 2 files changed, 53 deletions(-) delete mode 100644 targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/common_rtc.h rename targets/TARGET_NORDIC/TARGET_NRF5x/{TARGET_NRF51 => }/common_rtc.h (100%) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/common_rtc.h b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/common_rtc.h deleted file mode 100644 index dae27b263c4..00000000000 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/common_rtc.h +++ /dev/null @@ -1,53 +0,0 @@ -/* mbed Microcontroller Library - * Copyright (c) 2015 ARM Limited - * - * Licensed under the Apache License, Version 2.0 (the "License"); - * you may not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * http://www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an "AS IS" BASIS, - * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#ifndef COMMON_RTC_H -#define COMMON_RTC_H - -#include "nrf_rtc.h" - -#define RTC_COUNTER_BITS 24u -#define RTC_FREQ 32768u - -// Instance 0 is reserved for SoftDevice. -// Instance 1 is used as a common one for lp_ticker and (in case -// of NRF51) as an alternative tick source for RTOS. -#define COMMON_RTC_INSTANCE NRF_RTC1 -#define COMMON_RTC_IRQ_HANDLER RTC1_IRQHandler -#define OS_TICK_CC_CHANNEL 0 -#define LP_TICKER_CC_CHANNEL 1 - -#define COMMON_RTC_EVENT_COMPARE(channel) \ - CONCAT_2(NRF_RTC_EVENT_COMPARE_, channel) -#define COMMON_RTC_INT_COMPARE_MASK(channel) \ - CONCAT_3(NRF_RTC_INT_COMPARE, channel, _MASK) - -#define OS_TICK_EVENT COMMON_RTC_EVENT_COMPARE(OS_TICK_CC_CHANNEL) -#define OS_TICK_INT_MASK COMMON_RTC_INT_COMPARE_MASK(OS_TICK_CC_CHANNEL) -#define LP_TICKER_EVENT COMMON_RTC_EVENT_COMPARE(LP_TICKER_CC_CHANNEL) -#define LP_TICKER_INT_MASK COMMON_RTC_INT_COMPARE_MASK(LP_TICKER_CC_CHANNEL) - -extern bool m_common_rtc_enabled; -extern uint32_t volatile m_common_rtc_overflows; -extern bool volatile lp_ticker_interrupt_fire; - -void common_rtc_init(void); -uint32_t common_rtc_32bit_ticks_get(void); -uint64_t common_rtc_64bit_us_get(void); -void common_rtc_set_interrupt(uint32_t us_timestamp, uint32_t cc_channel, - uint32_t int_mask); - -#endif // COMMON_RTC_H diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/common_rtc.h b/targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.h similarity index 100% rename from targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/common_rtc.h rename to targets/TARGET_NORDIC/TARGET_NRF5x/common_rtc.h From 80fabcb125978e61b5d00e14c28f057ae4a9e5bf Mon Sep 17 00:00:00 2001 From: Przemyslaw Stekiel Date: Fri, 8 Jun 2018 08:39:19 +0200 Subject: [PATCH 33/95] Use lp_ticker.c for NRF51 and NRF52 boards --- .../TARGET_NRF5x/TARGET_NRF52/lp_ticker.c | 75 ------------------- .../{TARGET_NRF51 => }/lp_ticker.c | 0 2 files changed, 75 deletions(-) delete mode 100644 targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/lp_ticker.c rename targets/TARGET_NORDIC/TARGET_NRF5x/{TARGET_NRF51 => }/lp_ticker.c (100%) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/lp_ticker.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/lp_ticker.c deleted file mode 100644 index 9e197d8555e..00000000000 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/lp_ticker.c +++ /dev/null @@ -1,75 +0,0 @@ -/* mbed Microcontroller Library - * Copyright (c) 2015 ARM Limited - * - * Licensed under the Apache License, Version 2.0 (the "License"); - * you may not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * http://www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an "AS IS" BASIS, - * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ -#include "lp_ticker_api.h" -#include "common_rtc.h" -#include "platform/mbed_critical.h" - -#if DEVICE_LPTICKER - -/* LP ticker is driven by 32kHz clock and counter length is 24 bits. */ -const ticker_info_t* lp_ticker_get_info() -{ - static const ticker_info_t info = { - RTC_FREQ, - RTC_COUNTER_BITS - }; - return &info; -} - -void lp_ticker_init(void) -{ - common_rtc_init(); -} - -void lp_ticker_free(void) -{ - // A common counter is used for RTC, lp_ticker and us_ticker, so it can't be - // disabled here, but this does not cause any extra cost. -} - -uint32_t lp_ticker_read() -{ - return nrf_rtc_counter_get(COMMON_RTC_INSTANCE); -} - -void lp_ticker_set_interrupt(timestamp_t timestamp) -{ - common_rtc_set_interrupt(timestamp, - LP_TICKER_CC_CHANNEL, LP_TICKER_INT_MASK); -} - -void lp_ticker_fire_interrupt(void) -{ - core_util_critical_section_enter(); - - lp_ticker_interrupt_fire = true; - - NVIC_SetPendingIRQ(RTC1_IRQn); - - core_util_critical_section_exit(); -} - -void lp_ticker_disable_interrupt(void) -{ - nrf_rtc_int_disable(COMMON_RTC_INSTANCE, LP_TICKER_INT_MASK); -} - -void lp_ticker_clear_interrupt(void) -{ - nrf_rtc_event_clear(COMMON_RTC_INSTANCE, LP_TICKER_EVENT); -} - -#endif // DEVICE_LPTICKER diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/lp_ticker.c b/targets/TARGET_NORDIC/TARGET_NRF5x/lp_ticker.c similarity index 100% rename from targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF51/lp_ticker.c rename to targets/TARGET_NORDIC/TARGET_NRF5x/lp_ticker.c From 02d7d2585095245b7d9dc106cb3eacd167a6c4b7 Mon Sep 17 00:00:00 2001 From: Przemyslaw Stekiel Date: Tue, 19 Jun 2018 08:55:35 +0200 Subject: [PATCH 34/95] us_ticker_set_interrupt: fix bit-shift operation --- targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c b/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c index de7be86bd40..60d82d2f4aa 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/us_ticker.c @@ -110,7 +110,7 @@ void us_ticker_set_interrupt(timestamp_t timestamp) { core_util_critical_section_enter(); - const uint32_t counter_mask = ((1 << US_TICKER_COUNTER_BITS) - 1); + const uint32_t counter_mask = ((1ULL << US_TICKER_COUNTER_BITS) - 1); nrf_timer_cc_write(NRF_TIMER1, NRF_TIMER_CC_CHANNEL0, timestamp & counter_mask); From ef14f549e4a8d84e3a1ac0ebf815b13db2abd8a4 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Mika=20Lepp=C3=A4nen?= Date: Mon, 14 May 2018 14:22:52 +0300 Subject: [PATCH 35/95] Asynchronous DNS greentea tests Added tests for asynchronous DNS. --- TESTS/netsocket/dns/asynchronous_dns.cpp | 41 +++++ .../netsocket/dns/asynchronous_dns_cache.cpp | 65 ++++++++ .../netsocket/dns/asynchronous_dns_cancel.cpp | 84 ++++++++++ .../asynchronous_dns_external_event_queue.cpp | 85 ++++++++++ .../dns/asynchronous_dns_invalid_host.cpp | 68 ++++++++ .../asynchronous_dns_non_async_and_async.cpp | 56 +++++++ .../dns/asynchronous_dns_simultaneous.cpp | 42 +++++ .../asynchronous_dns_simultaneous_cache.cpp | 43 +++++ .../asynchronous_dns_simultaneous_repeat.cpp | 46 ++++++ .../dns/asynchronous_dns_timeouts.cpp | 80 +++++++++ TESTS/netsocket/dns/dns_tests.h | 77 +++++++++ TESTS/netsocket/dns/main.cpp | 153 ++++++++++++++++++ 12 files changed, 840 insertions(+) create mode 100644 TESTS/netsocket/dns/asynchronous_dns.cpp create mode 100644 TESTS/netsocket/dns/asynchronous_dns_cache.cpp create mode 100644 TESTS/netsocket/dns/asynchronous_dns_cancel.cpp create mode 100644 TESTS/netsocket/dns/asynchronous_dns_external_event_queue.cpp create mode 100644 TESTS/netsocket/dns/asynchronous_dns_invalid_host.cpp create mode 100644 TESTS/netsocket/dns/asynchronous_dns_non_async_and_async.cpp create mode 100644 TESTS/netsocket/dns/asynchronous_dns_simultaneous.cpp create mode 100644 TESTS/netsocket/dns/asynchronous_dns_simultaneous_cache.cpp create mode 100644 TESTS/netsocket/dns/asynchronous_dns_simultaneous_repeat.cpp create mode 100644 TESTS/netsocket/dns/asynchronous_dns_timeouts.cpp create mode 100644 TESTS/netsocket/dns/dns_tests.h create mode 100644 TESTS/netsocket/dns/main.cpp diff --git a/TESTS/netsocket/dns/asynchronous_dns.cpp b/TESTS/netsocket/dns/asynchronous_dns.cpp new file mode 100644 index 00000000000..8dcac3c65c8 --- /dev/null +++ b/TESTS/netsocket/dns/asynchronous_dns.cpp @@ -0,0 +1,41 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "dns_tests.h" + +using namespace utest::v1; + +namespace { +int result_ok; +int result_no_mem; +int result_dns_failure; +int result_exp_timeout; +} + +void ASYNCHRONOUS_DNS() +{ + do_asynchronous_gethostbyname(dns_test_hosts, 1, &result_ok, &result_no_mem, &result_dns_failure, &result_exp_timeout); + + TEST_ASSERT(result_ok == 1); + TEST_ASSERT(result_no_mem == 0); + TEST_ASSERT(result_dns_failure == 0); + TEST_ASSERT(result_exp_timeout == 0); +} diff --git a/TESTS/netsocket/dns/asynchronous_dns_cache.cpp b/TESTS/netsocket/dns/asynchronous_dns_cache.cpp new file mode 100644 index 00000000000..70283cbae93 --- /dev/null +++ b/TESTS/netsocket/dns/asynchronous_dns_cache.cpp @@ -0,0 +1,65 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "dns_tests.h" + +using namespace utest::v1; + +namespace { +int ticker_us = 0; +} + +static void test_dns_query_ticker(void) +{ + ticker_us += 100; +} + +void ASYNCHRONOUS_DNS_CACHE() +{ + rtos::Semaphore semaphore; + dns_application_data data; + data.semaphore = &semaphore; + + Ticker ticker; + ticker.attach_us(&test_dns_query_ticker, 100); + + for (unsigned int i = 0; i < 5; i++) { + int started_us = ticker_us; + + nsapi_error_t err = get_interface()->gethostbyname_async(dns_test_hosts[0], + mbed::Callback(hostbyname_cb, (void *) &data)); + TEST_ASSERT(err >= 0); + + semaphore.wait(); + + TEST_ASSERT(data.result == NSAPI_ERROR_OK); + TEST_ASSERT(strlen(data.addr.get_ip_address()) > 1); + + int delay_ms = (ticker_us - started_us) / 1000; + + static int delay_first = delay_ms / 2; + // Check that cached accesses are at least twice as fast as the first one + TEST_ASSERT_FALSE(i != 0 && delay_ms > delay_first); + + printf("DNS: query \"%s\" => \"%s\", time %i ms\n", + dns_test_hosts[0], data.addr.get_ip_address(), delay_ms); + } +} diff --git a/TESTS/netsocket/dns/asynchronous_dns_cancel.cpp b/TESTS/netsocket/dns/asynchronous_dns_cancel.cpp new file mode 100644 index 00000000000..2c866cf6f7d --- /dev/null +++ b/TESTS/netsocket/dns/asynchronous_dns_cancel.cpp @@ -0,0 +1,84 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "dns_tests.h" + +using namespace utest::v1; + +void ASYNCHRONOUS_DNS_CANCEL() +{ + rtos::Semaphore semaphore; + dns_application_data *data = new dns_application_data[MBED_CONF_APP_DNS_TEST_HOSTS_NUM]; + + int count = 0; + + for (unsigned int i = 0; i < MBED_CONF_APP_DNS_TEST_HOSTS_NUM; i++) { + data[i].value_set = false; + data[i].semaphore = &semaphore; + data[i].req_result = get_interface()->gethostbyname_async(dns_test_hosts[i], + mbed::Callback(hostbyname_cb, (void *) &data[i])); + TEST_ASSERT(data[i].req_result >= 0 || data[i].req_result == NSAPI_ERROR_NO_MEMORY); + + if (data[i].req_result >= 0) { + // Callback will be called + count++; + } else { + // No memory to initiate DNS query, callback will not be called + data[i].result = NSAPI_ERROR_NO_MEMORY; + data[i].value_set = true; + } + } + + for (unsigned int i = 0; i < MBED_CONF_APP_DNS_TEST_HOSTS_NUM; i++) { + if (data[i].req_result > 0) { + if (get_interface()->gethostbyname_async_cancel(data[i].req_result) == NSAPI_ERROR_OK) { + count--; + } + } + } + + // Wait for callback(s) to complete + for (int i = 0; i < count; i++) { + semaphore.wait(); + } + + for (unsigned int i = 0; i < MBED_CONF_APP_DNS_TEST_HOSTS_NUM; i++) { + if (!data[i].value_set) { + printf("DNS: query \"%s\" => cancel\n", dns_test_hosts[i]); + continue; + } + TEST_ASSERT(data[i].result == NSAPI_ERROR_OK || data[i].result == NSAPI_ERROR_NO_MEMORY || data[i].result == NSAPI_ERROR_DNS_FAILURE || data[i].result == NSAPI_ERROR_TIMEOUT); + if (data[i].result == NSAPI_ERROR_OK) { + printf("DNS: query \"%s\" => \"%s\"\n", + dns_test_hosts[i], data[i].addr.get_ip_address()); + } else if (data[i].result == NSAPI_ERROR_DNS_FAILURE) { + printf("DNS: query \"%s\" => DNS failure\n", dns_test_hosts[i]); + } else if (data[i].result == NSAPI_ERROR_TIMEOUT) { + printf("DNS: query \"%s\" => timeout\n", dns_test_hosts[i]); + } else if (data[i].result == NSAPI_ERROR_NO_MEMORY) { + printf("DNS: query \"%s\" => no memory\n", dns_test_hosts[i]); + } + } + + delete[] data; + + wait(5.0); +} diff --git a/TESTS/netsocket/dns/asynchronous_dns_external_event_queue.cpp b/TESTS/netsocket/dns/asynchronous_dns_external_event_queue.cpp new file mode 100644 index 00000000000..11291f5e937 --- /dev/null +++ b/TESTS/netsocket/dns/asynchronous_dns_external_event_queue.cpp @@ -0,0 +1,85 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "dns_tests.h" + +#include "nsapi_dns.h" + +using namespace utest::v1; + +namespace { +int result_ok; +int result_no_mem; +int result_dns_failure; +int result_exp_timeout; + +const int EXTERNAL_THREAD_SIZE = 2048; +const int EVENT_QUEUE_SIZE = 10; + +events::EventQueue *event_queue; +} + +static nsapi_error_t event_queue_call(int delay, mbed::Callback func) +{ + if (delay) { + if (event_queue->call_in(delay, func) == 0) { + return NSAPI_ERROR_NO_MEMORY; + } + } else { + if (event_queue->call(func) == 0) { + return NSAPI_ERROR_NO_MEMORY; + } + } + return NSAPI_ERROR_OK; +} + +void ASYNCHRONOUS_DNS_EXTERNAL_EVENT_QUEUE() +{ + // Ensures that cache does not contain entries + do_asynchronous_gethostbyname(dns_test_hosts, MBED_CONF_NSAPI_DNS_CACHE_SIZE, &result_ok, &result_no_mem, + &result_dns_failure, &result_exp_timeout); + + TEST_ASSERT(result_ok == MBED_CONF_NSAPI_DNS_CACHE_SIZE); + TEST_ASSERT(result_no_mem == 0); + TEST_ASSERT(result_dns_failure == 0); + TEST_ASSERT(result_exp_timeout == 0); + + // Dispatch event queue + Thread eventThread(osPriorityNormal, EXTERNAL_THREAD_SIZE); + EventQueue queue(EVENT_QUEUE_SIZE * EVENTS_EVENT_SIZE); + eventThread.start(callback(&queue, &EventQueue::dispatch_forever)); + event_queue = &queue; + + nsapi_dns_call_in_set(event_queue_call); + + do_asynchronous_gethostbyname(dns_test_hosts_second, MBED_CONF_APP_DNS_SIMULT_QUERIES + 1, &result_ok, &result_no_mem, + &result_dns_failure, &result_exp_timeout); + + TEST_ASSERT(result_ok == MBED_CONF_APP_DNS_SIMULT_QUERIES); + TEST_ASSERT(result_no_mem == 1); // last query fails for no memory as expected + TEST_ASSERT(result_dns_failure == 0); + TEST_ASSERT(result_exp_timeout == 0); + + // Give event queue time to finalise before destructors + wait(2.0); + + nsapi_dns_call_in_set(0); +} diff --git a/TESTS/netsocket/dns/asynchronous_dns_invalid_host.cpp b/TESTS/netsocket/dns/asynchronous_dns_invalid_host.cpp new file mode 100644 index 00000000000..57780b26ef7 --- /dev/null +++ b/TESTS/netsocket/dns/asynchronous_dns_invalid_host.cpp @@ -0,0 +1,68 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "dns_tests.h" + +using namespace utest::v1; + +namespace { +int result_ok; +int result_no_mem; +int result_dns_failure; +int result_exp_timeout; +} + +void ASYNCHRONOUS_DNS_INVALID_HOST() +{ + // Ensures that cache does not contain entries + do_asynchronous_gethostbyname(dns_test_hosts_second, MBED_CONF_NSAPI_DNS_CACHE_SIZE, &result_ok, &result_no_mem, + &result_dns_failure, &result_exp_timeout); + + char dns_test_hosts_new[MBED_CONF_APP_DNS_TEST_HOSTS_NUM][DNS_TEST_HOST_LEN]; + memcpy(dns_test_hosts_new, dns_test_hosts, sizeof(dns_test_hosts_new)); + + int exp_dns_failure = 0; + int exp_ok = 0; + + // Invalidate 1st and 3th etc. entries + for (unsigned int i = 0; i < MBED_CONF_APP_DNS_SIMULT_QUERIES + 1; i++) { + if ((i % 2) == 0) { + // Last query fails to no memory so do not increase + if (i != MBED_CONF_APP_DNS_SIMULT_QUERIES) { + exp_dns_failure++; + } + strcat(&(dns_test_hosts_new[i][0]), "_invalid"); + } else { + // Last query fails to no memory so do not increase + if (i != MBED_CONF_APP_DNS_SIMULT_QUERIES) { + exp_ok++; + } + } + } + + do_asynchronous_gethostbyname(dns_test_hosts_new, MBED_CONF_APP_DNS_SIMULT_QUERIES + 1, &result_ok, &result_no_mem, + &result_dns_failure, &result_exp_timeout); + + TEST_ASSERT(result_ok == exp_ok); + TEST_ASSERT(result_no_mem == 1); // last query fails for no memory as expected + TEST_ASSERT(result_dns_failure == exp_dns_failure || result_dns_failure == exp_dns_failure + 1); + TEST_ASSERT(result_exp_timeout == 0); +} diff --git a/TESTS/netsocket/dns/asynchronous_dns_non_async_and_async.cpp b/TESTS/netsocket/dns/asynchronous_dns_non_async_and_async.cpp new file mode 100644 index 00000000000..37831b511b8 --- /dev/null +++ b/TESTS/netsocket/dns/asynchronous_dns_non_async_and_async.cpp @@ -0,0 +1,56 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "dns_tests.h" + +using namespace utest::v1; + +void ASYNCHRONOUS_DNS_NON_ASYNC_AND_ASYNC() +{ + rtos::Semaphore semaphore; + dns_application_data data; + data.semaphore = &semaphore; + + // Initiate + nsapi_error_t err = get_interface()->gethostbyname_async(dns_test_hosts_second[0], + mbed::Callback(hostbyname_cb, (void *) &data)); + TEST_ASSERT(err >= 0); + + for (unsigned int i = 0; i < MBED_CONF_APP_DNS_TEST_HOSTS_NUM; i++) { + SocketAddress addr; + int err = get_interface()->gethostbyname(dns_test_hosts[i], &addr); + printf("DNS: query \"%s\" => \"%s\"\n", + dns_test_hosts[i], addr.get_ip_address()); + + TEST_ASSERT_EQUAL(0, err); + TEST_ASSERT((bool)addr); + TEST_ASSERT(strlen(addr.get_ip_address()) > 1); + } + + semaphore.wait(); + + TEST_ASSERT(data.result == NSAPI_ERROR_OK); + + printf("DNS: query \"%s\" => \"%s\"\n", + dns_test_hosts_second[0], data.addr.get_ip_address()); + + TEST_ASSERT(strlen(data.addr.get_ip_address()) > 1); +} diff --git a/TESTS/netsocket/dns/asynchronous_dns_simultaneous.cpp b/TESTS/netsocket/dns/asynchronous_dns_simultaneous.cpp new file mode 100644 index 00000000000..ae990745706 --- /dev/null +++ b/TESTS/netsocket/dns/asynchronous_dns_simultaneous.cpp @@ -0,0 +1,42 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "dns_tests.h" + +using namespace utest::v1; + +namespace { +int result_ok; +int result_no_mem; +int result_dns_failure; +int result_exp_timeout; +} + +void ASYNCHRONOUS_DNS_SIMULTANEOUS() +{ + do_asynchronous_gethostbyname(dns_test_hosts_second, MBED_CONF_APP_DNS_SIMULT_QUERIES + 1, &result_ok, &result_no_mem, + &result_dns_failure, &result_exp_timeout); + + TEST_ASSERT(result_ok == MBED_CONF_APP_DNS_SIMULT_QUERIES); + TEST_ASSERT(result_no_mem == 1); // last query fails for no memory as expected + TEST_ASSERT(result_dns_failure == 0); + TEST_ASSERT(result_exp_timeout == 0); +} diff --git a/TESTS/netsocket/dns/asynchronous_dns_simultaneous_cache.cpp b/TESTS/netsocket/dns/asynchronous_dns_simultaneous_cache.cpp new file mode 100644 index 00000000000..3fef74aa555 --- /dev/null +++ b/TESTS/netsocket/dns/asynchronous_dns_simultaneous_cache.cpp @@ -0,0 +1,43 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "dns_tests.h" + +using namespace utest::v1; + +namespace { +int result_ok; +int result_no_mem; +int result_dns_failure; +int result_exp_timeout; +} + +void ASYNCHRONOUS_DNS_SIMULTANEOUS_CACHE() +{ + do_asynchronous_gethostbyname(dns_test_hosts_second, MBED_CONF_APP_DNS_SIMULT_QUERIES + 1, &result_ok, &result_no_mem, + &result_dns_failure, &result_exp_timeout); + + // Addresses were cached on last step, OK for all + TEST_ASSERT(result_ok == MBED_CONF_APP_DNS_SIMULT_QUERIES + 1); + TEST_ASSERT(result_no_mem == 0); + TEST_ASSERT(result_dns_failure == 0); + TEST_ASSERT(result_exp_timeout == 0); +} diff --git a/TESTS/netsocket/dns/asynchronous_dns_simultaneous_repeat.cpp b/TESTS/netsocket/dns/asynchronous_dns_simultaneous_repeat.cpp new file mode 100644 index 00000000000..98c8dcb6853 --- /dev/null +++ b/TESTS/netsocket/dns/asynchronous_dns_simultaneous_repeat.cpp @@ -0,0 +1,46 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "dns_tests.h" + +using namespace utest::v1; + +namespace { +int result_ok; +int result_no_mem; +int result_dns_failure; +int result_exp_timeout; +} + +void ASYNCHRONOUS_DNS_SIMULTANEOUS_REPEAT() +{ + + for (int i = 0; i < 100; i++) { + do_asynchronous_gethostbyname(dns_test_hosts, MBED_CONF_APP_DNS_SIMULT_QUERIES + 1, &result_ok, &result_no_mem, + &result_dns_failure, &result_exp_timeout); + + // For 1st round can fail to no memory, on other rounds some of the addresses are found from cache + TEST_ASSERT(result_ok == MBED_CONF_APP_DNS_SIMULT_QUERIES || result_ok == MBED_CONF_APP_DNS_SIMULT_QUERIES + 1); + TEST_ASSERT(result_no_mem == 1 || result_no_mem == 0); // last query fails for 1st round to no memory as expected + TEST_ASSERT(result_dns_failure == 0); + TEST_ASSERT(result_exp_timeout == 0); + } +} diff --git a/TESTS/netsocket/dns/asynchronous_dns_timeouts.cpp b/TESTS/netsocket/dns/asynchronous_dns_timeouts.cpp new file mode 100644 index 00000000000..37401df1e9e --- /dev/null +++ b/TESTS/netsocket/dns/asynchronous_dns_timeouts.cpp @@ -0,0 +1,80 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "dns_tests.h" + +#include "nsapi_dns.h" + +using namespace utest::v1; + +namespace { +int result_ok; +int result_no_mem; +int result_dns_failure; +int result_exp_timeout; + +const int EXTERNAL_THREAD_SIZE = 2048; +const int EVENT_QUEUE_SIZE = 10; + +events::EventQueue *event_queue; +} + +static nsapi_error_t event_queue_call(int delay, mbed::Callback func) +{ + // Run event queue without delays + if (event_queue->call(func) == 0) { + return NSAPI_ERROR_NO_MEMORY; + } + + return NSAPI_ERROR_OK; +} + +void ASYNCHRONOUS_DNS_TIMEOUTS() +{ + // Ensures that cache does not contain entries + do_asynchronous_gethostbyname(dns_test_hosts, MBED_CONF_NSAPI_DNS_CACHE_SIZE, &result_ok, &result_no_mem, + &result_dns_failure, &result_exp_timeout); + + TEST_ASSERT(result_ok == MBED_CONF_NSAPI_DNS_CACHE_SIZE); + TEST_ASSERT(result_no_mem == 0); + TEST_ASSERT(result_dns_failure == 0); + TEST_ASSERT(result_exp_timeout == 0); + + // Dispatch event queue + Thread eventThread(osPriorityNormal, EXTERNAL_THREAD_SIZE); + EventQueue queue(EVENT_QUEUE_SIZE * EVENTS_EVENT_SIZE); + eventThread.start(callback(&queue, &EventQueue::dispatch_forever)); + event_queue = &queue; + + // Set event queue callback to test specific one + nsapi_dns_call_in_set(event_queue_call); + + do_asynchronous_gethostbyname(dns_test_hosts_second, MBED_CONF_APP_DNS_SIMULT_QUERIES + 1, &result_ok, &result_no_mem, + &result_dns_failure, &result_exp_timeout); + + // Depends on timing, but at least one operation shall fail to timeout + TEST_ASSERT(result_exp_timeout > 0); + + // Give event queue time to finalise before destructors + wait(2.0); + + nsapi_dns_call_in_set(0); +} diff --git a/TESTS/netsocket/dns/dns_tests.h b/TESTS/netsocket/dns/dns_tests.h new file mode 100644 index 00000000000..f393560011e --- /dev/null +++ b/TESTS/netsocket/dns/dns_tests.h @@ -0,0 +1,77 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef DNS_TESTS_H +#define DNS_TESTS_H + +#ifndef MBED_CONF_APP_DNS_SIMULT_QUERIES +#define MBED_CONF_APP_DNS_SIMULT_QUERIES 5 +#endif + +#ifndef MBED_CONF_NSAPI_DNS_CACHE_SIZE +#define MBED_CONF_NSAPI_DNS_CACHE_SIZE 3 +#endif + +// Hostnames for testing against +// Both lists must have A and AAAA records +#ifndef MBED_CONF_APP_DNS_TEST_HOSTS +#define MBED_CONF_APP_DNS_TEST_HOSTS {"google.com", "youtube.com", "facebook.com", "wikipedia.org", "yahoo.com", "instagram.com"} +#endif + +#ifndef MBED_CONF_APP_DNS_TEST_HOSTS_SECOND +#define MBED_CONF_APP_DNS_TEST_HOSTS_SECOND {"ipv6ready.org", "wireshark.org", "bbc.co.uk", "cnn.com", "www.flickr.com", "www.mozilla.org"} +#endif + +#ifndef MBED_CONF_APP_DNS_TEST_HOSTS_NUM +#define MBED_CONF_APP_DNS_TEST_HOSTS_NUM 6 +#endif + +#define DNS_TEST_HOST_LEN 40 + +struct dns_application_data { + rtos::Semaphore *semaphore; + nsapi_error_t result; + SocketAddress addr; + nsapi_error_t req_result; + bool value_set; +}; + +extern const char dns_test_hosts[MBED_CONF_APP_DNS_TEST_HOSTS_NUM][DNS_TEST_HOST_LEN]; +extern const char dns_test_hosts_second[MBED_CONF_APP_DNS_TEST_HOSTS_NUM][DNS_TEST_HOST_LEN]; + +/* + * Utility functions + */ +NetworkInterface *get_interface(); +void hostbyname_cb(void *data, nsapi_error_t result, SocketAddress *address); +void do_asynchronous_gethostbyname(const char hosts[][DNS_TEST_HOST_LEN], unsigned int op_count, int *exp_ok, int *exp_no_mem, int *exp_dns_failure, int *exp_timeout); + +/* + * Test cases + */ +void ASYNCHRONOUS_DNS(); +void ASYNCHRONOUS_DNS_SIMULTANEOUS(); +void ASYNCHRONOUS_DNS_SIMULTANEOUS_CACHE(); +void ASYNCHRONOUS_DNS_CACHE(); +void ASYNCHRONOUS_DNS_NON_ASYNC_AND_ASYNC(); +void ASYNCHRONOUS_DNS_CANCEL(); +void ASYNCHRONOUS_DNS_EXTERNAL_EVENT_QUEUE(); +void ASYNCHRONOUS_DNS_INVALID_HOST(); +void ASYNCHRONOUS_DNS_TIMEOUTS(); +void ASYNCHRONOUS_DNS_SIMULTANEOUS_REPEAT(); + +#endif diff --git a/TESTS/netsocket/dns/main.cpp b/TESTS/netsocket/dns/main.cpp new file mode 100644 index 00000000000..9dee6b2d990 --- /dev/null +++ b/TESTS/netsocket/dns/main.cpp @@ -0,0 +1,153 @@ +/* + * Copyright (c) 2018, ARM Limited, All Rights Reserved + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef MBED_CONF_APP_CONNECT_STATEMENT +#error [NOT_SUPPORTED] No network configuration found for this target. +#endif + +#include "mbed.h" +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" +#include "nsapi_dns.h" +#include "EventQueue.h" +#include "dns_tests.h" + +#include MBED_CONF_APP_HEADER_FILE + +using namespace utest::v1; + +namespace { +NetworkInterface *net; +} + +const char dns_test_hosts[MBED_CONF_APP_DNS_TEST_HOSTS_NUM][DNS_TEST_HOST_LEN] = MBED_CONF_APP_DNS_TEST_HOSTS; +const char dns_test_hosts_second[MBED_CONF_APP_DNS_TEST_HOSTS_NUM][DNS_TEST_HOST_LEN] = MBED_CONF_APP_DNS_TEST_HOSTS_SECOND; + +// Callback used for asynchronous DNS result +void hostbyname_cb(void *data, nsapi_error_t result, SocketAddress *address) +{ + dns_application_data *app_data = static_cast(data); + app_data->result = result; + if (address) { + app_data->addr = *address; + } + app_data->semaphore->release(); + app_data->value_set = true; +} + +// General function to do asynchronous DNS host name resolution +void do_asynchronous_gethostbyname(const char hosts[][DNS_TEST_HOST_LEN], unsigned int op_count, int *exp_ok, int *exp_no_mem, int *exp_dns_failure, int *exp_timeout) +{ + // Verify that there is enough hosts in the host list + TEST_ASSERT(op_count <= MBED_CONF_APP_DNS_TEST_HOSTS_NUM) + + // Reset counters + (*exp_ok) = 0; + (*exp_no_mem) = 0; + (*exp_dns_failure) = 0; + (*exp_timeout) = 0; + + // Create callback semaphore and data + rtos::Semaphore semaphore; + dns_application_data *data = new dns_application_data[op_count]; + + unsigned int count = 0; + for (unsigned int i = 0; i < op_count; i++) { + data[i].semaphore = &semaphore; + nsapi_error_t err = net->gethostbyname_async(hosts[i], mbed::Callback(hostbyname_cb, (void *) &data[i])); + TEST_ASSERT(err >= 0 || err == NSAPI_ERROR_NO_MEMORY); + if (err >= 0) { + // Callback will be called + count++; + } else { + // No memory to initiate DNS query, callback will not be called + data[i].result = NSAPI_ERROR_NO_MEMORY; + } + } + + // Wait for callback(s) to complete + for (unsigned int i = 0; i < count; i++) { + semaphore.wait(); + } + + // Print result + for (unsigned int i = 0; i < op_count; i++) { + TEST_ASSERT(data[i].result == NSAPI_ERROR_OK || data[i].result == NSAPI_ERROR_NO_MEMORY || data[i].result == NSAPI_ERROR_DNS_FAILURE || data[i].result == NSAPI_ERROR_TIMEOUT); + if (data[i].result == NSAPI_ERROR_OK) { + (*exp_ok)++; + printf("DNS: query \"%s\" => \"%s\"\n", + hosts[i], data[i].addr.get_ip_address()); + } else if (data[i].result == NSAPI_ERROR_DNS_FAILURE) { + (*exp_dns_failure)++; + printf("DNS: query \"%s\" => DNS failure\n", hosts[i]); + } else if (data[i].result == NSAPI_ERROR_TIMEOUT) { + (*exp_timeout)++; + printf("DNS: query \"%s\" => timeout\n", hosts[i]); + } else if (data[i].result == NSAPI_ERROR_NO_MEMORY) { + (*exp_no_mem)++; + printf("DNS: query \"%s\" => no memory\n", hosts[i]); + } + } + + delete[] data; +} + +NetworkInterface *get_interface() +{ + return net; +} + +static void net_bringup() +{ + MBED_ASSERT(MBED_CONF_APP_DNS_TEST_HOSTS_NUM >= MBED_CONF_NSAPI_DNS_CACHE_SIZE && MBED_CONF_APP_DNS_TEST_HOSTS_NUM >= MBED_CONF_APP_DNS_SIMULT_QUERIES + 1); + + net = MBED_CONF_APP_OBJECT_CONSTRUCTION; + int err = MBED_CONF_APP_CONNECT_STATEMENT; + TEST_ASSERT_EQUAL(0, err); + + printf("MBED: Connected to network\n"); + printf("MBED: IP Address: %s\n", net->get_ip_address()); +} + +// Test setup +utest::v1::status_t test_setup(const size_t number_of_cases) +{ + GREENTEA_SETUP(120, "default_auto"); + net_bringup(); + return verbose_test_setup_handler(number_of_cases); +} + +Case cases[] = { + Case("ASYNCHRONOUS_DNS", ASYNCHRONOUS_DNS), + Case("ASYNCHRONOUS_DNS_SIMULTANEOUS", ASYNCHRONOUS_DNS_SIMULTANEOUS), + Case("ASYNCHRONOUS_DNS_SIMULTANEOUS_CACHE", ASYNCHRONOUS_DNS_SIMULTANEOUS_CACHE), + Case("ASYNCHRONOUS_DNS_CACHE", ASYNCHRONOUS_DNS_CACHE), + Case("ASYNCHRONOUS_DNS_NON_ASYNC_AND_ASYNC", ASYNCHRONOUS_DNS_NON_ASYNC_AND_ASYNC), + Case("ASYNCHRONOUS_DNS_CANCEL", ASYNCHRONOUS_DNS_CANCEL), + Case("ASYNCHRONOUS_DNS_EXTERNAL_EVENT_QUEUE", ASYNCHRONOUS_DNS_EXTERNAL_EVENT_QUEUE), + Case("ASYNCHRONOUS_DNS_INVALID_HOST", ASYNCHRONOUS_DNS_INVALID_HOST), + Case("ASYNCHRONOUS_DNS_TIMEOUTS", ASYNCHRONOUS_DNS_TIMEOUTS), + Case("ASYNCHRONOUS_DNS_SIMULTANEOUS_REPEAT", ASYNCHRONOUS_DNS_SIMULTANEOUS_REPEAT), +}; + +Specification specification(test_setup, cases); + +int main() +{ + return !Harness::run(specification); +} From 4986daaa7d2a2c01ab845ddc78c36a6d81e990d3 Mon Sep 17 00:00:00 2001 From: Melvin van den berg Date: Tue, 19 Jun 2018 13:11:31 +0200 Subject: [PATCH 36/95] - Fixed coding style - Set default pull mode to PullNone in gpio_irq_init --- targets/TARGET_NORDIC/TARGET_NRF5x/gpio_api.c | 67 +++++++++---------- 1 file changed, 31 insertions(+), 36 deletions(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/gpio_api.c b/targets/TARGET_NORDIC/TARGET_NRF5x/gpio_api.c index eaedc80b321..0aa2504b0e9 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/gpio_api.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/gpio_api.c @@ -21,13 +21,13 @@ #if defined(TARGET_MCU_NRF51822) - #define GPIO_PIN_COUNT 31 +#define GPIO_PIN_COUNT 31 #elif defined(TARGET_MCU_NRF52832) - #define GPIO_PIN_COUNT 32 +#define GPIO_PIN_COUNT 32 #elif defined(TARGET_MCU_NRF52840) - #define GPIO_PIN_COUNT 48 +#define GPIO_PIN_COUNT 48 #else - #error not recognized gpio count for mcu +#error not recognized gpio count for mcu #endif typedef struct { @@ -40,9 +40,9 @@ typedef struct { } gpio_cfg_t; #if GPIO_PIN_COUNT > 32 - typedef uint64_t gpio_mask_t; +typedef uint64_t gpio_mask_t; #else - typedef uint32_t gpio_mask_t; +typedef uint32_t gpio_mask_t; #endif static gpio_mask_t m_gpio_initialized; @@ -62,12 +62,12 @@ static void gpiote_irq_handler(nrf_drv_gpiote_pin_t pin, nrf_gpiote_polarity_t a { nrf_gpio_pin_sense_t sense = nrf_gpio_pin_sense_get(pin); gpio_irq_event event = (sense == NRF_GPIO_PIN_SENSE_LOW) ? IRQ_RISE : IRQ_FALL; - + if (m_gpio_irq_enabled & ((gpio_mask_t)1 << pin)) { if (((event == IRQ_RISE) && m_gpio_cfg[pin].irq_rise) - || ((event == IRQ_FALL) && m_gpio_cfg[pin].irq_fall)) { - m_irq_handler(m_channel_ids[pin], event); - } + || ((event == IRQ_FALL) && m_gpio_cfg[pin].irq_fall)) { + m_irq_handler(m_channel_ids[pin], event); + } } } @@ -80,9 +80,9 @@ void gpio_init(gpio_t *obj, PinName pin) return; } MBED_ASSERT((uint32_t)pin < GPIO_PIN_COUNT); - + NVIC_SetVector(GPIOTE_IRQn, (uint32_t) GPIOTE_IRQHandler); - + (void) nrf_drv_gpiote_init(); m_gpio_cfg[obj->pin].used_as_gpio = true; @@ -111,8 +111,7 @@ static void gpiote_pin_uninit(uint8_t pin) if (m_gpio_initialized & ((gpio_mask_t)1UL << pin)) { if ((m_gpio_cfg[pin].direction == PIN_OUTPUT) && (!m_gpio_cfg[pin].used_as_irq)) { nrf_drv_gpiote_out_uninit(pin); - } - else if (m_gpio_cfg[pin].used_as_irq) { + } else if (m_gpio_cfg[pin].used_as_irq) { nrf_drv_gpiote_in_uninit(pin); } } @@ -122,44 +121,40 @@ static void gpio_apply_config(uint8_t pin) { if (m_gpio_cfg[pin].used_as_gpio || m_gpio_cfg[pin].used_as_irq) { if ((m_gpio_cfg[pin].direction == PIN_INPUT) - || (m_gpio_cfg[pin].used_as_irq)) { + || (m_gpio_cfg[pin].used_as_irq)) { //Configure as input. nrf_drv_gpiote_in_config_t cfg; cfg.hi_accuracy = false; cfg.is_watcher = false; cfg.sense = NRF_GPIOTE_POLARITY_TOGGLE; - switch(m_gpio_cfg[pin].pull) { + switch (m_gpio_cfg[pin].pull) { case PullUp: cfg.pull = NRF_GPIO_PIN_PULLUP; - break; + break; case PullDown: cfg.pull = NRF_GPIO_PIN_PULLDOWN; - break; + break; default: cfg.pull = NRF_GPIO_PIN_NOPULL; - break; + break; } if (m_gpio_cfg[pin].used_as_irq) { nrf_drv_gpiote_in_init(pin, &cfg, gpiote_irq_handler); if ((m_gpio_irq_enabled & ((gpio_mask_t)1 << pin)) - && (m_gpio_cfg[pin].irq_rise || m_gpio_cfg[pin].irq_fall)) - { + && (m_gpio_cfg[pin].irq_rise || m_gpio_cfg[pin].irq_fall)) { nrf_drv_gpiote_in_event_enable(pin, true); } + } else { + nrf_gpio_cfg_input(pin, cfg.pull); } - else { - nrf_gpio_cfg_input(pin,cfg.pull); - } - } - else { + } else { // Configure as output. nrf_drv_gpiote_out_config_t cfg = GPIOTE_CONFIG_OUT_SIMPLE(nrf_gpio_pin_out_read(pin)); nrf_drv_gpiote_out_init(pin, &cfg); } m_gpio_initialized |= ((gpio_mask_t)1UL << pin); - } - else { + } else { m_gpio_initialized &= ~((gpio_mask_t)1UL << pin); } } @@ -168,9 +163,9 @@ static void gpio_apply_config(uint8_t pin) void gpio_mode(gpio_t *obj, PinMode mode) { MBED_ASSERT(obj->pin != (PinName)NC); - + gpiote_pin_uninit(obj->pin); // try to uninitialize gpio before a change. - + m_gpio_cfg[obj->pin].pull = mode; gpio_apply_config(obj->pin); } @@ -179,9 +174,9 @@ void gpio_mode(gpio_t *obj, PinMode mode) void gpio_dir(gpio_t *obj, PinDirection direction) { MBED_ASSERT(obj->pin != (PinName)NC); - + gpiote_pin_uninit(obj->pin); // try to uninitialize gpio before a change. - + m_gpio_cfg[obj->pin].direction = direction; gpio_apply_config(obj->pin); } @@ -200,8 +195,9 @@ int gpio_irq_init(gpio_irq_t *obj, PinName pin, gpio_irq_handler handler, uint32 (void) nrf_drv_gpiote_init(); gpiote_pin_uninit(pin); // try to uninitialize gpio before a change. - + m_gpio_cfg[pin].used_as_irq = true; + m_gpio_cfg[pin].pull = PullNone; m_channel_ids[pin] = id; obj->ch = pin; m_irq_handler = handler; @@ -224,15 +220,14 @@ void gpio_irq_free(gpio_irq_t *obj) void gpio_irq_set(gpio_irq_t *obj, gpio_irq_event event, uint32_t enable) { - gpio_cfg_t* cfg = &m_gpio_cfg[obj->ch]; + gpio_cfg_t *cfg = &m_gpio_cfg[obj->ch]; bool irq_enabled_before = (m_gpio_irq_enabled & ((gpio_mask_t)1 << obj->ch)) && (cfg->irq_rise || cfg->irq_fall); if (event == IRQ_RISE) { cfg->irq_rise = enable ? true : false; - } - else if (event == IRQ_FALL) { + } else if (event == IRQ_FALL) { cfg->irq_fall = enable ? true : false; } From 81ed8014cd45432a3cbce24ef9073bc1d82e43d6 Mon Sep 17 00:00:00 2001 From: Kevin Bracey Date: Tue, 19 Jun 2018 15:54:28 +0300 Subject: [PATCH 37/95] IAR: Suppress C "bypasses initialization" warning By default IAR generates "transfer of control bypasses initialization" warnings for C code - it's a legal construct that frequently occurs when doing Linux-style "goto error". Many occurrences in Nanostack. Suppress the warning for C only, to align with GCC and ARMCC. Have to take care not to put it in the "common" section, as this would suppress it for C++, where it actually is illegal. --- tools/profiles/debug.json | 2 +- tools/profiles/develop.json | 2 +- tools/profiles/release.json | 2 +- 3 files changed, 3 insertions(+), 3 deletions(-) diff --git a/tools/profiles/debug.json b/tools/profiles/debug.json index e45d0e17b50..c8f3fbcb4bb 100644 --- a/tools/profiles/debug.json +++ b/tools/profiles/debug.json @@ -53,7 +53,7 @@ "--diag_suppress=Pa050,Pa084,Pa093,Pa082", "-On", "-r", "-DMBED_DEBUG", "-DMBED_TRAP_ERRORS_ENABLED=1", "--enable_restrict", "-D_RTE_"], "asm": [], - "c": ["--vla"], + "c": ["--vla", "--diag_suppress=Pe546"], "cxx": ["--guard_calls", "--no_static_destruction"], "ld": ["--skip_dynamic_initialization", "--threaded_lib"] } diff --git a/tools/profiles/develop.json b/tools/profiles/develop.json index cdaa3286714..cd3122dd04e 100644 --- a/tools/profiles/develop.json +++ b/tools/profiles/develop.json @@ -48,7 +48,7 @@ "--no_wrap_diagnostics", "-e", "--diag_suppress=Pa050,Pa084,Pa093,Pa082", "-Oh", "--enable_restrict", "-D_RTE_"], "asm": [], - "c": ["--vla"], + "c": ["--vla", "--diag_suppress=Pe546"], "cxx": ["--guard_calls", "--no_static_destruction"], "ld": ["--skip_dynamic_initialization", "--threaded_lib"] } diff --git a/tools/profiles/release.json b/tools/profiles/release.json index ac3f3dc1990..065a1963d7a 100644 --- a/tools/profiles/release.json +++ b/tools/profiles/release.json @@ -48,7 +48,7 @@ "--no_wrap_diagnostics", "-e", "--diag_suppress=Pa050,Pa084,Pa093,Pa082", "-Ohz", "-DNDEBUG", "--enable_restrict", "-D_RTE_"], "asm": [], - "c": ["--vla"], + "c": ["--vla", "--diag_suppress=Pe546"], "cxx": ["--guard_calls", "--no_static_destruction"], "ld": ["--skip_dynamic_initialization", "--threaded_lib"] } From 588e68bccfae641e91b7c9d9f2023815ee70b484 Mon Sep 17 00:00:00 2001 From: paul-szczepanek-arm <33840200+paul-szczepanek-arm@users.noreply.github.com> Date: Tue, 19 Jun 2018 14:36:18 +0100 Subject: [PATCH 38/95] add setScanParams overload --- features/FEATURE_BLE/ble/Gap.h | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/features/FEATURE_BLE/ble/Gap.h b/features/FEATURE_BLE/ble/Gap.h index aa7d2f6d741..b539b335201 100644 --- a/features/FEATURE_BLE/ble/Gap.h +++ b/features/FEATURE_BLE/ble/Gap.h @@ -2102,6 +2102,21 @@ class Gap { return rc; } + /** + * Set the parameters used during a scan procedure. + * + * @param[in] scanningParams Parameter struct containing the interval, period, + * timeout and active scanning toggle. + * + * @return BLE_ERROR_NONE if the scan parameters were correctly set. + * + * @note All restrictions from setScanParams(uint16_t, uint16_t, uint16_t, bool) apply. + */ + ble_error_t setScanParams(GapScanningParams scanningParams) { + _scanningParams = scanningParams; + return BLE_ERROR_NONE; + } + /** * Set the interval parameter used during scanning procedures. * From e2d3769211fc5b03cc33dda74db770bbde1978a7 Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Tue, 19 Jun 2018 13:41:22 +0300 Subject: [PATCH 39/95] Provide default WiFI interface for REALTEK_RTL8195AM --- .../TARGET_AMEBA/default_wifi_interface.cpp | 24 +++++++++++++++++++ targets/targets.json | 2 +- 2 files changed, 25 insertions(+), 1 deletion(-) create mode 100644 targets/TARGET_Realtek/TARGET_AMEBA/default_wifi_interface.cpp diff --git a/targets/TARGET_Realtek/TARGET_AMEBA/default_wifi_interface.cpp b/targets/TARGET_Realtek/TARGET_AMEBA/default_wifi_interface.cpp new file mode 100644 index 00000000000..9ad995a69da --- /dev/null +++ b/targets/TARGET_Realtek/TARGET_AMEBA/default_wifi_interface.cpp @@ -0,0 +1,24 @@ +/* + * Copyright (c) 2018, Arm Limited and affiliates. + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); + * you may not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "RTWInterface.h" + +WiFiInterface *WiFiInterface::get_target_default_instance() +{ + static RTWInterface wifi; + return &wifi; +} diff --git a/targets/targets.json b/targets/targets.json index 0caa840408a..b6b3a4f4009 100755 --- a/targets/targets.json +++ b/targets/targets.json @@ -4006,7 +4006,7 @@ }, "release_versions": ["5"], "overrides": { - "network-default-interface-type": "ETHERNET" + "network-default-interface-type": "WIFI" } }, "VBLUNO51_LEGACY": { From b4726cbca5eaa39b56575e22a1ebb3766a179237 Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Tue, 19 Jun 2018 13:41:42 +0300 Subject: [PATCH 40/95] Provide default WiFi interface for Ublox EVK ODIN W2 --- .../default_wifi_interface.cpp | 24 +++++++++++++++++++ 1 file changed, 24 insertions(+) create mode 100644 targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F439xI/TARGET_MODULE_UBLOX_ODIN_W2/sdk/ublox-odin-w2-drivers/default_wifi_interface.cpp diff --git a/targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F439xI/TARGET_MODULE_UBLOX_ODIN_W2/sdk/ublox-odin-w2-drivers/default_wifi_interface.cpp b/targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F439xI/TARGET_MODULE_UBLOX_ODIN_W2/sdk/ublox-odin-w2-drivers/default_wifi_interface.cpp new file mode 100644 index 00000000000..70db323ebe3 --- /dev/null +++ b/targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F439xI/TARGET_MODULE_UBLOX_ODIN_W2/sdk/ublox-odin-w2-drivers/default_wifi_interface.cpp @@ -0,0 +1,24 @@ +/* + * Copyright (c) 2018, Arm Limited and affiliates. + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); + * you may not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "OdinWiFiInterface.h" + +WiFiInterface *WiFiInterface::get_target_default_instance() +{ + static OdinWiFiInterface wifi; + return &wifi; +} From 4b1ce49ee17b50f401bf74ea1becbb6f47f219a9 Mon Sep 17 00:00:00 2001 From: paul-szczepanek-arm <33840200+paul-szczepanek-arm@users.noreply.github.com> Date: Tue, 19 Jun 2018 15:18:11 +0100 Subject: [PATCH 41/95] use sets to apply limits --- features/FEATURE_BLE/ble/Gap.h | 13 ++++++++++--- 1 file changed, 10 insertions(+), 3 deletions(-) diff --git a/features/FEATURE_BLE/ble/Gap.h b/features/FEATURE_BLE/ble/Gap.h index b539b335201..2aa845d6a74 100644 --- a/features/FEATURE_BLE/ble/Gap.h +++ b/features/FEATURE_BLE/ble/Gap.h @@ -2112,9 +2112,16 @@ class Gap { * * @note All restrictions from setScanParams(uint16_t, uint16_t, uint16_t, bool) apply. */ - ble_error_t setScanParams(GapScanningParams scanningParams) { - _scanningParams = scanningParams; - return BLE_ERROR_NONE; + ble_error_t setScanParams(const GapScanningParams& scanningParams) { + ble_error_t rc; + if (((rc = _scanningParams.setInterval(scanningParams.getInterval())) == BLE_ERROR_NONE) && + ((rc = _scanningParams.setWindow(scanningParams.getWindow())) == BLE_ERROR_NONE) && + ((rc = _scanningParams.setTimeout(scanningParams.getTimeout())) == BLE_ERROR_NONE)) { + _scanningParams.setActiveScanning(scanningParams.getActiveScanning()); + return BLE_ERROR_NONE; + } + + return rc; } /** From 4e6b830c9197d0fde5df58db9ea20aa066d94193 Mon Sep 17 00:00:00 2001 From: Jimmy Brisson Date: Tue, 19 Jun 2018 09:27:09 -0500 Subject: [PATCH 42/95] Allow hex BL, SD and application merging --- tools/targets/__init__.py | 2 ++ 1 file changed, 2 insertions(+) diff --git a/tools/targets/__init__.py b/tools/targets/__init__.py index fcc4a663536..9155872b78c 100644 --- a/tools/targets/__init__.py +++ b/tools/targets/__init__.py @@ -513,11 +513,13 @@ def binary_hook(t_self, resources, _, binf): t_self.notify.debug("Merge SoftDevice file %s" % softdevice_and_offset_entry['name']) sdh = IntelHex(sdf) + sdh.start_addr = None binh.merge(sdh) if t_self.target.MERGE_BOOTLOADER is True and blf is not None: t_self.notify.debug("Merge BootLoader file %s" % blf) blh = IntelHex(blf) + blh.start_addr = None binh.merge(blh) with open(binf.replace(".bin", ".hex"), "w") as fileout: From 81adafb5a7b1e254e5e1880fd6575b84b3da2a2b Mon Sep 17 00:00:00 2001 From: Laurent MEUNIER Date: Mon, 18 Jun 2018 16:35:42 +0200 Subject: [PATCH 43/95] STM32: Reduce HAL_deepsleep stack usage There are cases where a call hal_deepsleep would overflow the idle task stack, especially in developper or debug profile. In order to avoid this case, we split ForceClockOutofDeepSleep into two separate functions the two structure RCC_ClkInitStruct and RCC_OscInitStruct are not allocated at the same time. --- targets/TARGET_STM/sleep.c | 82 ++++++++++++++++++++++---------------- 1 file changed, 47 insertions(+), 35 deletions(-) diff --git a/targets/TARGET_STM/sleep.c b/targets/TARGET_STM/sleep.c index fa4e8603b2e..3dd90a34772 100644 --- a/targets/TARGET_STM/sleep.c +++ b/targets/TARGET_STM/sleep.c @@ -49,38 +49,16 @@ static void wait_loop(uint32_t timeout) return; } + // On L4 platforms we've seen unstable PLL CLK configuraiton // when DEEP SLEEP exits just few µs after being entered // So we need to force MSI usage before setting clocks again -static void ForceClockOutofDeepSleep(void) +static void ForcePeriphOutofDeepSleep(void) { - RCC_ClkInitTypeDef RCC_ClkInitStruct = {0}; - RCC_OscInitTypeDef RCC_OscInitStruct = {0}; uint32_t pFLatency = 0; - - /* Enable Power Control clock */ - __HAL_RCC_PWR_CLK_ENABLE(); - -#ifdef PWR_FLAG_VOS - /* Poll VOSF bit of in PWR_CSR. Wait until it is reset to 0 */ - //while (__HAL_PWR_GET_FLAG(PWR_FLAG_VOS) != RESET) {}; -#endif - - /* Get the Oscillators configuration according to the internal RCC registers */ - HAL_RCC_GetOscConfig(&RCC_OscInitStruct); + RCC_ClkInitTypeDef RCC_ClkInitStruct = {0}; #if (TARGET_STM32L4 || TARGET_STM32L1) /* MSI used for L4 */ - /**Initializes the CPU, AHB and APB busses clocks - */ - RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI; - RCC_OscInitStruct.MSIState = RCC_MSI_ON; - RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT; - RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4; // Intermediate freq, 1MHz range - RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; - if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { - error("clock issue\r\n"); - } - /* Get the Clocks configuration according to the internal RCC registers */ HAL_RCC_GetClockConfig(&RCC_ClkInitStruct, &pFLatency); @@ -100,16 +78,6 @@ static void ForceClockOutofDeepSleep(void) error("clock issue\r\n"); } #else /* HSI used on others */ - /**Initializes the CPU, AHB and APB busses clocks - */ - RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI; - RCC_OscInitStruct.HSIState = RCC_HSI_ON; - RCC_OscInitStruct.HSICalibrationValue = 16; - RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; - if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { - error("clock issue"); - } - /* Get the Clocks configuration according to the internal RCC registers */ HAL_RCC_GetClockConfig(&RCC_ClkInitStruct, &pFLatency); @@ -132,6 +100,50 @@ static void ForceClockOutofDeepSleep(void) #endif // TARGET_STM32L4 } +static void ForceOscOutofDeepSleep(void) +{ + RCC_OscInitTypeDef RCC_OscInitStruct = {0}; + + /* Enable Power Control clock */ + __HAL_RCC_PWR_CLK_ENABLE(); + + /* Get the Oscillators configuration according to the internal RCC registers */ + HAL_RCC_GetOscConfig(&RCC_OscInitStruct); + +#if (TARGET_STM32L4 || TARGET_STM32L1) /* MSI used for L4 */ + /**Initializes the CPU, AHB and APB busses clocks + */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI; + RCC_OscInitStruct.MSIState = RCC_MSI_ON; + RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT; + RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4; // Intermediate freq, 1MHz range + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; + if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { + error("clock issue\r\n"); + } +#else /* HSI used on others */ + /**Initializes the CPU, AHB and APB busses clocks + */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI; + RCC_OscInitStruct.HSIState = RCC_HSI_ON; + RCC_OscInitStruct.HSICalibrationValue = 16; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; + if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { + error("clock issue"); + } +#endif // TARGET_STM32L4 +} + +/* The content of this function has been split into 2 separate functions + so that the involved structures are not allocated on the stack in parallel. + This will reduce the maximum stack usage in case on non-optimized / debug + compilers settings */ +static void ForceClockOutofDeepSleep(void) +{ + ForceOscOutofDeepSleep(); + ForcePeriphOutofDeepSleep(); +} + void hal_sleep(void) { // Disable IRQs From e19f6ac4ddf42256e29d1e3cbf921dbbe24204ac Mon Sep 17 00:00:00 2001 From: deepikabhavnani Date: Tue, 19 Jun 2018 11:36:42 -0500 Subject: [PATCH 44/95] Suppress warning for IAR compiler as well --- drivers/MbedCRC.h | 3 +++ 1 file changed, 3 insertions(+) diff --git a/drivers/MbedCRC.h b/drivers/MbedCRC.h index ef3d941b052..3c37fba85b5 100644 --- a/drivers/MbedCRC.h +++ b/drivers/MbedCRC.h @@ -32,6 +32,8 @@ but we check for ( width < 8) before performing shift, so it should not be an is #elif defined ( __GNUC__ ) #pragma GCC diagnostic push #pragma GCC diagnostic ignored "-Wshift-count-negative" +#elif defined (__ICCARM__) +#pragma diag_suppress=Pe062 // Shift count is negative #endif namespace mbed { @@ -457,6 +459,7 @@ class MbedCRC #if defined ( __CC_ARM ) #elif defined ( __GNUC__ ) #pragma GCC diagnostic pop +#elif defined (__ICCARM__) #endif /** @}*/ From 2bf0273a5c99f9c0615a39130eab78541540d26c Mon Sep 17 00:00:00 2001 From: ben Date: Tue, 19 Jun 2018 14:37:58 -0500 Subject: [PATCH 45/95] update pack index --- tools/arm_pack_manager/aliases.json | 2 +- tools/arm_pack_manager/index.json | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/tools/arm_pack_manager/aliases.json b/tools/arm_pack_manager/aliases.json index 78e2c26ff2f..b52debfab74 100644 --- a/tools/arm_pack_manager/aliases.json +++ b/tools/arm_pack_manager/aliases.json @@ -1 +1 @@ -{"nRF51 PCA10028": "nRF51422_xxAC", "SAM4L-EK": "ATSAM4LC4C", "HVP-KV31F120M": "MKV31F512xxx12", "Apollo1 EVB": "APOLLO512-KBR", "NuTiny-SDK-M451": "M453VG6AE", "NuTiny-SDK-M0518": "M0518SD2AE", "STM32L073Z-EVAL": "STM32L073VZ", "TLE9879 EvalKit": "TLE9879QXA40", "STM32F401C-Discovery": "STM32F401VC", "NuTiny-SDK-M051": "M0516LDE", "TWR-K21D50M": "MK21DN512Axxx5", "MCB11C14": "LPC11C14FBD48/301", "TWR-K21F120M": "MK21FN1M0Axxx12", "STM32303E-EVAL": "STM32F303VE", "SAMD51-XPRO": "ATSAMD51P20A", "XMC4500 Relax Kit": "XMC4500-F100x1024", "TWR-K22F120M": "MK22FN512xxx12", "MCB1200": "LPC1227FBD64/301", "DB-MAX71637": "MAX71637", "XMC 2Go": "XMC1100-Q024x0064", "EFM32TG-STK3300": "EFM32TG840F32", "STM32H743I-EVAL": "STM32H743XI", "V2M-MPS3 (IoT)": "IOTKit_CM33_MPS3", "NUCLEO-L152RE": "STM32L152RE", "Colibri-VF61": "MVF61NN15xxxx50", "V2M-MPS2 (IoT)": "IOTKit_ARMv8MML", "FRDM-KW40Z": "MKW40Z160xxx4", "EFM32GG-DK3750": "EFM32GG990F1024", "TWR-K70F120M": "MK70FN1M0xxx12", "STM32F769I-Discovery": "STM32F769NIHx", "TWR-KE18F": "MKE18F512xxx16", "S32K148-EVB": "S32K148UAxxxLQx", "EV-COG-AD3029LZ": "ADuCM3029", "MCBSTM32F400": "STM32F407IG", "SAML21-XPRO": "ATSAML21J18A", "AC33M4064/3064 MINI B/D": "AC33M4064", "SAMA5D2-XULT": "ATSAMA5D27", "Apollo EVK": "APOLLO512-KBR", "NuTiny-SDK-NUC505": "NUC505YO13Y", "NuTiny-SDK-M058S": "M058SSAN", "TRK-KEA8": "SKEAZN8xxx4", "MCB1700": "LPC1758", "Z32F0642100KITG": "Z32F06423AKE", "MCB54110": "LPC54114J256BD64", "STM32L496G-Discovery": "STM32L496AGIx", "NuTiny-SDK-NANO112": "NANO112VC2AN", "Z32F1280100KITG": "Z32F12811ARS", "NuTiny-SDK-NUC472": "NUC472HI8AE", "EK-TM4C1294XL": "TM4C1294NCPDT", "SN32F100 Starter Kit": "SN32F10*", "Colibri-VF50": "MVF50NN15xxxx40", "MCBSTM32F200": "STM32F207IG", "FRDM-KL46Z": "MKL46Z256xxx4", "HVP-KE18F": "MKE18F512xxx16", "HVP-KV58F": "MKV58F1M0xxx24", "HVP-KV46F150M": "MKV46F256xxx16", "FRDM-K22F": "MK22FN512xxx12", "EVAL-ADuCM322EBZ": "ADuCM322", "MCBTMPM360": "TMPM362F10FG", "TWR-VF65GS10": "MVF61NS15xxxx50", "NuTiny-SDK-NANO103": "NANO103SD3AE", "MCBNUC1xx": "NUC140VE3AN", "Z32F0640100KITG": "Z32F06410AES", "LPCXpresso54114": "LPC54114J256", "Colibri-iMX7": "MCIMX7D7", "NuTiny-SDK-Mini55": "Mini54XZAE", "NuTiny-SDK-Mini57": "Mini57TDE", "SAM3S-EK": "ATSAM3S4C", "NuTiny-SDK-Mini51": "Mini54LDE", "NuTiny-SDK-NANO100BN": "NANO130KE3BN", "NuTiny-SDK-Mini58": "Mini58LDE", "XMC1400 Boot Kit": "XMC1402-Q040x0128", "FRDM-K28F": "MK28FN2M0xxx15", "NuTiny-SDK-NUC131": "NUC131SD2AE", "TRK-KEA64": "SKEAZN64xxx2", "XMC1200 Boot Kit": "XMC1201-T038x0200", "N5 Starter Kit": "nRF51422_xxAA", "Core031C_Board": "MM32x031", "EFM32HG-SLSTK3400A": "EFM32HG322F64", "EVAL-ADuCM320EBZ": "ADuCM320", "ADSP-CM419F EZ-BOARD M4": "ADSP-CM419F-BCZ_M4", "EFM32ZG-STK3200": "EFM32ZG222F32", "SAMG55-XPRO": "ATSAMG55J19", "Fixed Virtual Platform": "ARMCA5", "FRDM-KE06Z": "MKE06Z128xxx4", "NUCLEO-F072RB": "STM32F072RB", "NuTiny-SDK-NUC100": "NUC100VE3DN", "MCBTWRK60": "MK60DN512xxx10", "FRDM-K32W042": "K32W042S1M2xxx", "NuTiny-SDK-NUC121": "NUC121SC2AE", "NuTiny-SDK-NUC029AE": "NUC029FAE", "NuTiny-SDK-M0564": "M0564VG4AE", "XMC4800 Automation Board": "XMC4800-E196x2048", "ADuCM4050 EZ-KIT": "ADuCM4050", "FRDM-K20D50M": "MK20DX128xxx5", "STM32756G-EVAL": "STM32F756NGHx", "SAM4L-XPRO": "ATSAM4LC4C", "FRDM-KL43Z": "MKL43Z256xxx4", "nRF52 PCA10036": "nRF52832_xxAA", "TWR-KV11Z75M": "MKV11Z128xxx7", "NuTiny-SDK-NUC029AN": "NUC029TAN", "LPCXpresso54102": "LPC54102J512", "FRDM-KL02Z": "MKL02Z32xxx4", "STM32F7-SOM": "STM32F746NGHx", "STM32L-Discovery": "STM32L152RB", "IMX7-PHYBOARD-ZETA": "MCIMX7D7", "nRF51 PCA20006": "nRF51822_xxaa", "TWR-KV46F150M": "MKV46F256xxx16", "Koala EVM": "STM32F429II", "LPC54018-IoT-Module": "LPC54018", "V2M-MPS2-SSE-200": "SMM-SSE-200", "EFM32WG-STK3800": "EFM32WG990F256", "NuTiny-SDK-NM1200": "NM1200LBAE", "MCB1313": "LPC1313FBD48", "NuTiny-SDK-M480": "M487JIDAE", "TWR-K65F180M": "MK65FN2M0xxx18", "EB_TMPM369FDFG": "TMPM369FDFG", "TS-R-IN32M3-EC": "R-IN32M3-EC", "TWR-KM34Z50MV3": "MKM34Z128Axxx5", "TWR-KV10Z32": "MKV10Z32xxx7", "NUCLEO-F091RC": "STM32F091RC", "SAMV71-XULTRA": "ATSAMV71Q21", "FRDM-KW41Z": "MKW41Z512xxx4", "TWR-KL43Z48M": "MKL43Z256xxx4", "STM32373C-EVAL": "STM32F373VC", "QN908XDK": "QN9080A", "FRDM-KV31F": "MKV31F512xxx12", "STM32F746G-Discovery": "STM32F746NGHx", "TWR-K24F120M": "MK24FN256xxx12", "MCIMX7ULP-EVK": "MCIMX7U5", "nRF52 PCA10040": "nRF52832_xxAA", "MCBSTM32C": "STM32F107VC", "FRDM-KL03Z": "MKL03Z32xxx4", "MCBSTM32E": "STM32F103ZG", "NUCLEO-F401RE": "STM32F401RE", "MAPS-KS22": "MKS22FN256xxx12", "AC33MA384A MINI B/D": "AC33MA384A", "SAML22-XPRO": "ATSAML22N18A", "XMC4800 Relax EtherCAT Kit": "XMC4800-F144x2048", "iMX7-Dual-COM": "MCIMX7D7", "TRK-KEA128": "SKEAZ128xxx4", "TLE984x Eval.Board Rev1.4": "TLE9844QX", "SAM4S-EK": "SAM4S16C", "TWR-K20D50M": "MK20DX128xxx5", "STM32F3-Discovery": "STM32F303VC", "LPC812 LPCXpresso": "LPC812M101JDH20", "LPCXpresso1125": "LPC1125JBD48/303", "STM32F4-Discovery": "STM32F407VG", "CMSIS_RTOS_Tutorial": "STM32F103RB", "SAM3X-EK": "ATSAM3X8H", "STM32303C-EVAL": "STM32F303VC", "RTK772100-GENMAI": "R7S72100", "SN32F760 Starter Kit Rev1_1": "SN32F76*", "Core103R_Board": "MM32x103", "Apollo2 EVB": "AMAPH1KK-KBR", "FRDM-K82F": "MK82FN256xxx15", "FRDM-KE04Z": "MKE04Z8xxx4", "NuTiny-SDK-NUC123": "NUC123SD4AN0", "TWR-KL28Z72M": "MKL28Z512xxx7", "Apollo2 EVK": "AMAPH1KK-KBR", "LPC4330-Xplorer": "LPC4330", "NuTiny-SDK-NUC126": "NUC126VG4AE", "MCBTMPM330": "TMPM330FDFG", "NUCLEO-L476RG": "STM32L476RG", "LPCXpresso54628": "LPC54628J512", "Bulb Board": "S6E1A12B0A", "MCB1800": "LPC1850", "EFM32GG-STK3700": "EFM32GG990F1024", "GD32150C-START": "GD32F150C8", "AC33GA256 MINI B/D": "AC33GA256", "TS-R-IN32M3-CL": "R-IN32M3-CL", "FRDM-KE15Z": "MKE15Z256xxx7", "STM32072B-EVAL": "STM32F072VB", "SN32F707B Starter Kit Rev1_0": "SN32F70*B", "STM32091C-EVAL": "STM32F091VC", "STM32F334-Discovery": "STM32F334C8", "SAM3N-EK": "ATSAM3N4C", "STM32L4R9I-EVAL": "STM32L4R9AIIx", "AC33M8128/6128 MINI B/D": "AC33M8128", "SAM4S-XPRO": "ATSAM4SD32C", "HEXIWEAR": "MK64FN1M0xxx12", "SAME70-XPLD": "ATSAME70Q21", "STM32F429I-Discovery": "STM32F429ZI", "PAC52XX EVK": "PAC52XX", "XMC4500 CPU Board - General Purpose (CPU_45A)": "XMC4500-F144x1024", "NuTiny-SDK-NUC122": "NUC122SD2AN", "Musca": "Musca", "Z32F3840100KITG": "Z32F38412ALS", "LPCXpresso54608": "LPC54608J512", "A33G527/526 MINI B/D": "A33G52x", "LPC824 LPCXpresso": "LPC824M201JHI33", "FRDM-KL25Z": "MKL25Z128xxx4", "STM32F030-Discovery": "STM32F030R8", "NUCLEO-F030R8": "STM32F030R8", "NuTiny-SDK-NUC240": "NUC240VE3AE", "NuTiny-SDK-M2351": "M2351KIAAE", "STM32F769I-EVAL": "STM32F769NIHx", "TWR-KM34Z50": "MKM34Z128xxx5", "XMC1100 Boot Kit": "XMC1100-T038x0064", "TS-R-IN32M4-CL2": "R-IN32M4-CL2", "FRDM-KL28Z": "MKL28Z512xxx7", "MCIMX6SX-SABRE": "MCIMX6X1", "EVAL-ADICUP3029": "ADuCM3029", "SAM4C-EK": "ATSAM4C16C", "FRDM-KV11Z": "MKV11Z128xxx7", "TWR-KV31F120M": "MKV31F512xxx12", "MCB1500": "LPC1549JBD100", "TWR-K80F150M": "MK80FN256xxx15", "TWR-KW21D256": "MKW21D256xxx5", "STM32L476G-EVAL": "STM32L476ZG", "MCIMX7D-SABRE": "MCIMX7D7", "STM32F051-Discovery": "STM32F051R8", "NUCLEO-L053R8": "STM32L053R8", "FRDM-K64F": "MK64FN1M0xxx12", "TLE9869 EvalKit": "TLE9869QXA20", "LPC84x LPCXpresso": "LPC845M301JBD64", "DK-TM4C129x": "TM4C129XNCZAD", "S32K144-EVB": "S32K144UAT0xxxx", "ADSP-CM419F EZ-BOARD": "ADSP-CM419F", "SAMD20-XPRO": "ATSAMD20J18", "SN32F770 Starter Kit Rev1_0": "SN32F70*B", "SAM4E-EK": "SAM4E16C", "MCB1343": "LPC1343FBD48", "LinkIt 7687 development board": "MT7687F", "XMC4500 CPU Board - General Purpose (CPU_45B)": "XMC4500-E144x1024", "EV-COG-AD4050LZ": "ADuCM4x50", "LPCXpresso54018": "LPC54018", "EVAL-ADuCM320iQSPZ": "ADuCM320i", "LPCXpresso54618": "LPC54618J512", "LinkIt 2523 development board": "MT2523x", "SAM3U-EK": "ATSAM3U4E", "ADSP-CM419F EZ-BOARD M0": "ADSP-CM419F-BCZ_M0", "ADuCM3029 EZ-KIT": "ADuCM3029", "NuTiny-SDK-NUC200": "NUC220VE3AN", "FRDM-KL82Z": "MKL82Z128xxx7", "XMC1300 Boot Kit": "XMC1302-T038x0200", "LPC1788-32 Developers Kit": "LPC1788", "RS14100": "RS14100_1MB", "NuTiny-SDK-NUC2201": "NUC2201LE3AE", "MCBTMPM395": "TMPM395FWAXBG", "STM32F072-Discovery": "STM32F072RB", "BMSKTOPASM369": "TMPM369FDFG", "uVision Simulator": "ARMCM0", "NuTiny-SDK-NANO100AN": "NANO100VD3AN", "TWR-K60D100M": "MK60DN512xxx10", "TWR-K20D72M": "MK20DX256xxx7", "TWR-KV58F220M": "MKV58F1M0xxx24", "nRF51 PCA10031": "nRF51422_xxAC", "XMC4700 Relax Kit": "XMC4700-F144x2048", "SK-FM3-176PMC-ETHERNET": "MB9BFD18T", "LPC4088-32 Developers Kit": "LPC4088FET208", "FRDM-KW36": "MKW36A512xxx4", "XMC4500 Relax Lite Kit": "XMC4500-F100x1024", "FRDM-K66F": "MK66FN2M0xxx18", "iMX6-SoloX-COM": "MCIMX6X4", "STM32L053-Discovery": "STM32L053C8", "LPCXpresso11U68": "LPC11U68JBD100", "XMC4400 CPU Board - General Purpose (CPU_44A)": "XMC4400-F100x512", "HVP-KV11Z75M": "MKV11Z128xxx7", "NUCLEO-F103RB": "STM32F103RB", "iMXRT1052 Developers Kit": "MIMXRT1052", "SAMC21N-XPRO": "ATSAMC21N18A", "FRDM-KE02Z40M": "MKE02Z64xxx4", "NUCLEO-F446RE": "STM32F446RE", "MCB9B500": "MB9BF506R", "V2M-MPS2": "DS_CM3", "FRDM-KL27Z": "MKL27Z64xxx4", "AC30M1464 MINI B/D": "AC30M1464", "XMC4300 Relax Kit": "XMC4300-F100x256", "TWR-KL82Z72M": "MKL82Z128xxx7", "TS-R-IN32M3-CEC": "R-IN32M3-EC", "NuTiny-SDK-M0519": "M0519VE3AE", "TWR-K64F120M": "MK64FN1M0xxx12", "MCB4300": "LPC4350", "iMX7-Meerkat-96Boards": "MCIMX7D7", "XMC4200 CPU Board - Actuator (CPU_42A)": "XMC4200-F64x256", "EVAL-ADuCM360MKZ": "ADuCM360"} \ No newline at end of file +{"nRF51 PCA10028": "nRF51422_xxAC", "SAM4L-EK": "ATSAM4LC4C", "HVP-KV31F120M": "MKV31F512xxx12", "Apollo1 EVB": "APOLLO512-KBR", "STM32F429I-Discovery": "STM32F429ZI", "MAPS-KS22": "MKS22FN256xxx12", "SAMD21-XPRO": "ATSAMD21J18A", "EVKB-IMXRT1050": "MIMXRT1052xxxxB", "STM32L073Z-EVAL": "STM32L073VZ", "TLE9879 EvalKit": "TLE9879QXA40", "STM32F401C-Discovery": "STM32F401VC", "NuTiny-SDK-M051": "M0516LDE", "TWR-K21D50M": "MK21DN512Axxx5", "MCB11C14": "LPC11C14FBD48/301", "TWR-K21F120M": "MK21FN1M0Axxx12", "NuTiny-SDK-NANO112": "NANO112VC2AN", "XMC4500 Relax Kit": "XMC4500-F100x1024", "TWR-K22F120M": "MK22FN512xxx12", "MCB1200": "LPC1227FBD64/301", "DB-MAX71637": "MAX71637", "XMC 2Go": "XMC1100-Q024x0064", "STM32H743I-EVAL": "STM32H743XI", "V2M-MPS3 (IoT)": "IOTKit_CM33_MPS3", "NUCLEO-L152RE": "STM32L152RE", "Colibri-VF61": "MVF61NN15xxxx50", "EV-COG-AD4050LZ": "ADuCM4x50", "FRDM-KW40Z": "MKW40Z160xxx4", "NuTiny-SDK-NM1200": "NM1200LBAE", "TWR-KV10Z32": "MKV10Z32xxx7", "TWR-K70F120M": "MK70FN1M0xxx12", "STM32F769I-Discovery": "STM32F769NIHx", "TWR-KE18F": "MKE18F512xxx16", "S32K148-EVB": "S32K148UAxxxLQx", "MAX32660_EVKIT": "MAX32660", "MCBSTM32F400": "STM32F407IG", "FRDM-KL25Z": "MKL25Z128xxx4", "LPCXpresso54608": "LPC54608J512", "AC33M4064/3064 MINI B/D": "AC33M4064", "STM32756G-EVAL": "STM32F756NGHx", "SAMA5D2-XULT": "ATSAMA5D27", "Apollo EVK": "APOLLO512-KBR", "NuTiny-SDK-NUC505": "NUC505YO13Y", "NuTiny-SDK-M058S": "M058SSAN", "TRK-KEA8": "SKEAZN8xxx4", "EVK-MIMX8MQ": "MIMX8MQ6xxxJZ", "TWR-VF65GS10": "MVF61NS15xxxx50", "NUCLEO-F446RE": "STM32F446RE", "Z32F0642100KITG": "Z32F06423AKE", "MCB54110": "LPC54114J256BD64", "STM32L496G-Discovery": "STM32L496AGIx", "LPC1788-32 Developers Kit": "LPC1788", "Z32F1280100KITG": "Z32F12811ARS", "MAX32625_EVKIT": "MAX32625", "NuTiny-SDK-NUC472": "NUC472HI8AE", "EFM32GG-DK3750": "EFM32GG990F1024", "TWR-KV11Z75M": "MKV11Z128xxx7", "SAME54-XPRO": "ATSAME54P20A", "Colibri-VF50": "MVF50NN15xxxx40", "MCBSTM32F200": "STM32F207IG", "FRDM-KL82Z": "MKL82Z128xxx7", "FRDM-KL46Z": "MKL46Z256xxx4", "HVP-KE18F": "MKE18F512xxx16", "HVP-KV58F": "MKV58F1M0xxx24", "HVP-KV46F150M": "MKV46F256xxx16", "FRDM-K22F": "MK22FN512xxx12", "EVAL-ADuCM322EBZ": "ADuCM322", "MCBTMPM360": "TMPM362F10FG", "A31G112 MINI B/D": "A31G11x", "STM32F072-Discovery": "STM32F072RB", "NuTiny-SDK-NANO103": "NANO103SD3AE", "MCBNUC1xx": "NUC140VE3AN", "Z32F0640100KITG": "Z32F06410AES", "FRDM-KL81Z": "MKL81Z128xxx7", "LPCXpresso54114": "LPC54114J256", "Colibri-iMX7": "MCIMX7D7", "MAX32650_EVKIT": "MAX32650", "NuTiny-SDK-Mini55": "Mini54XZAE", "NuTiny-SDK-Mini57": "Mini57TDE", "SAM3S-EK": "ATSAM3S4C", "SF2_DEV_KIT": "M2S050", "FRDM-KL43Z": "MKL43Z256xxx4", "FRDM-KL27Z": "MKL27Z64xxx4", "NuTiny-SDK-NANO100BN": "NANO130KE3BN", "NuTiny-SDK-Mini58": "Mini58LDE", "XMC1400 Boot Kit": "XMC1402-Q040x0128", "FRDM-K28F": "MK28FN2M0xxx15", "TRK-KEA64": "SKEAZN64xxx2", "SAM3N-EK": "ATSAM3N4C", "XMC1200 Boot Kit": "XMC1201-T038x0200", "N5 Starter Kit": "nRF51422_xxAA", "Core031C_Board": "MM32x031", "EFM32HG-SLSTK3400A": "EFM32HG322F64", "EVAL-ADuCM320EBZ": "ADuCM320", "ADSP-CM419F EZ-BOARD M4": "ADSP-CM419F-BCZ_M4", "ADSP-CM419F EZ-BOARD M0": "ADSP-CM419F-BCZ_M0", "Fixed Virtual Platform": "ARMCA5", "FRDM-KE06Z": "MKE06Z128xxx4", "NUCLEO-F072RB": "STM32F072RB", "NuTiny-SDK-NUC100": "NUC100VE3DN", "MCB1700": "LPC1758", "MCBTWRK60": "MK60DN512xxx10", "FRDM-K32W042": "K32W042S1M2xxx", "NuTiny-SDK-NUC121": "NUC121SC2AE", "NuTiny-SDK-NUC029AE": "NUC029FAE", "NuTiny-SDK-M0564": "M0564VG4AE", "XMC4800 Automation Board": "XMC4800-E196x2048", "FRDM-K20D50M": "MK20DX128xxx5", "TS-R-IN32M3-CEC": "R-IN32M3-EC", "SAM4L-XPRO": "ATSAM4LC4C", "EVAL-ADuCM360MKZ": "ADuCM360", "nRF52 PCA10036": "nRF52832_xxAA", "STM32303C-EVAL": "STM32F303VC", "LPCXpresso54102": "LPC54102J512", "SF2_STARTER_KIT": "M2S010", "STM32L-Discovery": "STM32L152RB", "IMX7-PHYBOARD-ZETA": "MCIMX7D7", "nRF51 PCA20006": "nRF51822_xxaa", "TWR-KV46F150M": "MKV46F256xxx16", "Koala EVM": "STM32F429II", "LPC54018-IoT-Module": "LPC54018", "V2M-MPS2-SSE-200": "SMM-SSE-200", "EFM32WG-STK3800": "EFM32WG990F256", "MCIMX7D-SABRE": "MCIMX7D7", "MCB1313": "LPC1313FBD48", "STM32F7-SOM": "STM32F746NGHx", "TWR-K65F180M": "MK65FN2M0xxx18", "EB_TMPM369FDFG": "TMPM369FDFG", "SAM4C-EK": "ATSAM4C16C", "LPCXpresso845-MAX": "LPC845M301JBD64", "TS-R-IN32M3-EC": "R-IN32M3-EC", "TWR-KM34Z50MV3": "MKM34Z128Axxx5", "RS14100": "RS14100_1MB", "NUCLEO-F091RC": "STM32F091RC", "SAMV71-XULTRA": "ATSAMV71Q21", "FRDM-KW41Z": "MKW41Z512xxx4", "TWR-KL43Z48M": "MKL43Z256xxx4", "STM32373C-EVAL": "STM32F373VC", "QN908XDK": "QN9080A", "NuTiny-SDK-M480": "M487JIDAE", "SH32F2xxEVB": "SH32F205", "RC10001_DB": "RC10001", "LinkIt 2523 development board": "MT2523x", "MCIMX7ULP-EVK": "MCIMX7U5", "nRF52 PCA10040": "nRF52832_xxAA", "MCBSTM32C": "STM32F107VC", "FRDM-KL03Z": "MKL03Z32xxx4", "AC30M1464 MINI B/D": "AC30M1464", "NUCLEO-F401RE": "STM32F401RE", "SF2_EVAL_KIT": "M2S025", "AC33MA384A MINI B/D": "AC33MA384A", "SAML22-XPRO": "ATSAML22N18A", "XMC4800 Relax EtherCAT Kit": "XMC4800-F144x2048", "iMX7-Dual-COM": "MCIMX7D7", "TRK-KEA128": "SKEAZ128xxx4", "SAM4S-EK": "SAM4S16C", "TWR-K20D50M": "MK20DX128xxx5", "STM32F3-Discovery": "STM32F303VC", "LPC812 LPCXpresso": "LPC812M101JDH20", "LPCXpresso1125": "LPC1125JBD48/303", "STM32F4-Discovery": "STM32F407VG", "CMSIS_RTOS_Tutorial": "STM32F103RB", "SAM3X-EK": "ATSAM3X8H", "SF2_ADV_DEV_KIT": "M2S150", "RTK772100-GENMAI": "R7S72100", "SN32F760 Starter Kit Rev1_1": "SN32F76*", "Core103R_Board": "MM32x103", "NuTiny-SDK-Mini51": "Mini54LDE", "EK-TM4C1294XL": "TM4C1294NCPDT", "Apollo2 EVB": "AMAPH1KK-KBR", "TWR-KV58F220M": "MKV58F1M0xxx24", "FRDM-K82F": "MK82FN256xxx15", "FRDM-KE04Z": "MKE04Z8xxx4", "NuTiny-SDK-NUC123": "NUC123SD4AN0", "TLE984x Eval.Board Rev1.4": "TLE9844QX", "Apollo2 EVK": "AMAPH1KK-KBR", "LPC4330-Xplorer": "LPC4330", "TWR-K24F120M": "MK24FN256xxx12", "MCBTMPM330": "TMPM330FDFG", "NUCLEO-L476RG": "STM32L476RG", "LPCXpresso54628": "LPC54628J512", "TWR-KL81Z72M": "MKL81Z128xxx7", "STM32F334-Discovery": "STM32F334C8", "MCB1800": "LPC1850", "EFM32GG-STK3700": "EFM32GG990F1024", "FRDM-K28FA": "MK28FN2M0Axxx15", "MAX32630_EVKIT": "MAX32630", "FRDM-KL02Z": "MKL02Z32xxx4", "GD32150C-START": "GD32F150C8", "AC33GA256 MINI B/D": "AC33GA256", "TS-R-IN32M3-CL": "R-IN32M3-CL", "FRDM-KE15Z": "MKE15Z256xxx7", "STM32072B-EVAL": "STM32F072VB", "STM32091C-EVAL": "STM32F091VC", "EVAL-ADuCM320iQSPZ": "ADuCM320i", "STM32L4R9I-EVAL": "STM32L4R9AIIx", "AC33M8128/6128 MINI B/D": "AC33M8128", "SAM4S-XPRO": "ATSAM4SD32C", "HEXIWEAR": "MK64FN1M0xxx12", "STM32L053-Discovery": "STM32L053C8", "A31G123 MINI B/D": "A31G12x", "STM32303E-EVAL": "STM32F303VE", "PAC52XX EVK": "PAC52XX", "XMC4500 CPU Board - General Purpose (CPU_45A)": "XMC4500-F144x1024", "NuTiny-SDK-NUC122": "NUC122SD2AN", "Musca": "Musca", "Z32F3840100KITG": "Z32F38412ALS", "SAML21-XPRO": "ATSAML21J18A", "A33G527/526 MINI B/D": "A33G52x", "EFM32TG-STK3300": "EFM32TG840F32", "STM32F030-Discovery": "STM32F030R8", "NUCLEO-F030R8": "STM32F030R8", "NuTiny-SDK-NUC131": "NUC131SD2AE", "NuTiny-SDK-M2351": "M2351KIAAE", "32F469IDISCOVERY": "STM32F469NI", "STM32F769I-EVAL": "STM32F769NIHx", "TWR-KM34Z50": "MKM34Z128xxx5", "XMC1100 Boot Kit": "XMC1100-T038x0064", "TS-R-IN32M4-CL2": "R-IN32M4-CL2", "V2M-MPS2 (IoT)": "IOTKit_ARMv8MML", "FRDM-KL28Z": "MKL28Z512xxx7", "MCIMX6SX-SABRE": "MCIMX6X1", "EVAL-ADICUP3029": "ADuCM3029", "iMXRT1052 Developers Kit": "MIMXRT1052", "FRDM-KV11Z": "MKV11Z128xxx7", "TWR-KV31F120M": "MKV31F512xxx12", "MCB1500": "LPC1549JBD100", "TWR-K80F150M": "MK80FN256xxx15", "TWR-KW21D256": "MKW21D256xxx5", "STM32L476G-EVAL": "STM32L476ZG", "NuTiny-SDK-NUC029AN": "NUC029TAN", "STM32F051-Discovery": "STM32F051R8", "NUCLEO-L053R8": "STM32L053R8", "FRDM-K64F": "MK64FN1M0xxx12", "MCBSTM32E": "STM32F103ZG", "TLE9869 EvalKit": "TLE9869QXA20", "NuTiny-SDK-NUC240": "NUC240VE3AE", "DK-TM4C129x": "TM4C129XNCZAD", "S32K144-EVB": "S32K144UAT0xxxx", "LPCXpresso824-MAX": "LPC824M201JHI33", "SAMD20-XPRO": "ATSAMD20J18", "TWR-KL28Z72M": "MKL28Z512xxx7", "SN32F770 Starter Kit Rev1_0": "SN32F70*B", "SAM4E-EK": "SAM4E16C", "MCB1343": "LPC1343FBD48", "LinkIt 7687 development board": "MT7687F", "XMC4500 CPU Board - General Purpose (CPU_45B)": "XMC4500-E144x1024", "LPCXpresso51U68": "LPC51U68", "LPCXpresso54018": "LPC54018", "ADuCM4050 EZ-KIT": "ADuCM4050", "LPCXpresso54618": "LPC54618J512", "NuTiny-SDK-M0518": "M0518SD2AE", "SAM3U-EK": "ATSAM3U4E", "SAMG55-XPRO": "ATSAMG55J19", "ADuCM3029 EZ-KIT": "ADuCM3029", "EVK-MIMXRT1020": "MIMXRT1021xxxxx", "FRDM-KV31F": "MKV31F512xxx12", "NuTiny-SDK-NUC200": "NUC220VE3AN", "NuTiny-SDK-NUC126": "NUC126VG4AE", "XMC1300 Boot Kit": "XMC1302-T038x0200", "Bulb Board": "S6E1A12B0A", "MAX32620_EVKIT": "MAX32620", "NuTiny-SDK-NUC2201": "NUC2201LE3AE", "MCBTMPM395": "TMPM395FWAXBG", "SN32F707B Starter Kit Rev1_0": "SN32F70*B", "BMSKTOPASM369": "TMPM369FDFG", "uVision Simulator": "ARMCM0", "NuTiny-SDK-NANO100AN": "NANO100VD3AN", "TWR-K60D100M": "MK60DN512xxx10", "TWR-K20D72M": "MK20DX256xxx7", "EV-COG-AD3029LZ": "ADuCM3029", "V2M-MPS3-SSE-200": "SSE-200-MPS3", "nRF51 PCA10031": "nRF51422_xxAC", "XMC4700 Relax Kit": "XMC4700-F144x2048", "SK-FM3-176PMC-ETHERNET": "MB9BFD18T", "LPC4088-32 Developers Kit": "LPC4088FET208", "FRDM-KW36": "MKW36A512xxx4", "FRDM-K66F": "MK66FN2M0xxx18", "XMC4500 Relax Lite Kit": "XMC4500-F100x1024", "TWR-K81F150M": "MK81FN256xxx15", "iMX6-SoloX-COM": "MCIMX6X4", "SAME70-XPLD": "ATSAME70Q21", "LPCXpresso11U68": "LPC11U68JBD100", "XMC4400 CPU Board - General Purpose (CPU_44A)": "XMC4400-F100x512", "HVP-KV11Z75M": "MKV11Z128xxx7", "NUCLEO-F103RB": "STM32F103RB", "SAMC21N-XPRO": "ATSAMC21N18A", "FRDM-KE02Z40M": "MKE02Z64xxx4", "EFM32ZG-STK3200": "EFM32ZG222F32", "MCB9B500": "MB9BF506R", "V2M-MPS2": "CMSDK_CM7", "Arduino-Quattro": "ATSAMG55J19", "ADSP-CM419F EZ-BOARD": "ADSP-CM419F", "XMC4300 Relax Kit": "XMC4300-F100x256", "TWR-KL82Z72M": "MKL82Z128xxx7", "SN32F100 Starter Kit": "SN32F10*", "NuTiny-SDK-M0519": "M0519VE3AE", "TWR-K64F120M": "MK64FN1M0xxx12", "MCB4300": "LPC4350", "iMX7-Meerkat-96Boards": "MCIMX7D7", "XMC4200 CPU Board - Actuator (CPU_42A)": "XMC4200-F64x256", "NuTiny-SDK-M451": "M453VG6AE", "STM32F746G-Discovery": "STM32F746NGHx"} \ No newline at end of file diff --git a/tools/arm_pack_manager/index.json b/tools/arm_pack_manager/index.json index 65624c2c1a4..7ac4fc9b82f 100644 --- a/tools/arm_pack_manager/index.json +++ b/tools/arm_pack_manager/index.json @@ -1 +1 @@ -{"S6E2H16E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H16G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1290NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC029LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC120LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMA5D26": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D26.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D27": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D27.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D24": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D24.svd", "processor": {"fpu": "DP_FPU"}}, "S6E2H16F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F105RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMA5D23": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D23.svd", "processor": {"fpu": "DP_FPU"}}, "HT32F12345_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "IOTKit_CM33_FP_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF317S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF166R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC1302-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG290F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG290F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMA5D28": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D28.svd", "processor": {"fpu": "DP_FPU"}}, "MK24FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN1M0CAJ12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "AMAPH1KK-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NANO130SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M452RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1237H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "N572P072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "ATSAMHA1G16AB": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.0.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1ab/svd/ATSAMHA1G16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF106R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F1655_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F5826": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F5826"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F5826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF106N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG110F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC21J16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F429ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4400-F64x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM383FSEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L011E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "AC30M1364": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.0.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG230F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG230F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21G18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN128VMP10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22F12810.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F767IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC54616J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32F411RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LM3S2601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG942F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG942F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6422": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6422.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S6420": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6420.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S2965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG11B420F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S600": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s600.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD09C13A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD09_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD09\\ATSAMD09C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK22FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM066FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M066.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F412VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "NANO100ND2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1201-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Mini57EDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "IOTKit_CM33_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MK50DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF328T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32BG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P233F256GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MK26FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK26FN2M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK26F18.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11U24FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TLE9879QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM470FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M452LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F078RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D21": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D21.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L451CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG230F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK02FN64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VFM10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "XMC1301-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKS20FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VFT12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B510F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF529T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "Z32F06410AES": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG390F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG390F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF529S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "HT32F50231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "GD32F150G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC2201LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG232F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG232F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK63FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC230VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM3H6FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F150G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F2755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF317T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F071RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F2755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC11U35FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMv8MML_DSP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M2351SIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_APNS_MKROM.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_APNS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "TMPM3H4FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL46Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F303RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F091RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M4TKRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG295F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG295F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9844QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9844.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE9844_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S2276": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2276.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H4FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAML21E18B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21E18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF128S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM395FWAXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM395_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFR32BG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF128T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK22DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX128VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S308": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s308.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51422_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "ATSAM3A8C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3A8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "nRF51422_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F50241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HC32F146J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM061FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M061.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG900F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG900F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1202-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK52DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK52D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG220F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F767II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7661BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L496RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMSC000": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMSC000/Include/ARMSC000.h", "define": "ARMSC000"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC000.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM462F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK82FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK82FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK82F25615.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MKE04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": "0x400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKE04Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129DNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG390F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG390F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22N17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F766J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M453YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CC8J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TM4C1230C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1230C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F121E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F121E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32GG11B110F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "HC32F156F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.1.0.1.pack", "compile": {"header": "Device/Include/hc32f15.h", "define": "__HC32F156FX__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F156FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L031C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5G36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F410CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAML22G16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1292NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ISD9160": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "EZR32WG230F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L486VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG230F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F358CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1102LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M0519VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV30F64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F128VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F446ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F302CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F446ZC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1301-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1654": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MKE14Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z128VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKE16F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F256VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32WG230F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F777BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F302CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5R31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F303VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C1236D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1236D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B420F2048IL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F070CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1102UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG330F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG330F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL05Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM376FDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F732ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MAX71617": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71616": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MKW22D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW22D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1653": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFB42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Z32F06423EKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TLE9873QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 45056]], "algorithm": {"Flash/TLE9873.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100AFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0xAFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM342FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM342_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00009000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM380FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TLE9845QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9845.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9845_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG942F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG942F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK64FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NANO130SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32BG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F407IE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TLE9867QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "M452VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC11C12FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC200SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1778": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F122H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F109F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1774": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1777": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1776": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F411CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L100R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC240SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2C29H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52341_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG390F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5752": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5752.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F427II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M4TKVG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NM1120XB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini54ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "HT32F52231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MT2523x": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[134217728, 4096]], "algorithm": {"tools/keil/mt2523/2523_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x04008000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt2523/Include/mt2523.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x00400000"}, "IRAM2": {"start": "0x04008000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00400000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "208000000"}}, "STM32F410C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11A12FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD21G16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD21\\ATSAMD21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD21G16B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD21\\ATSAMD21G16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F50241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F378VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA1J14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1J14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F1024GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1J14B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1J14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TMPM373FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M373.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M058LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F469BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32LG330F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2412": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2412.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EZR32LG330F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MML_DSP_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM067FWQG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M067.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG822F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG822F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C129XNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129XNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMR21G17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE18F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "TMPM3H3FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C58J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2C3AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG395F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG395F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32G880F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G880F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F407VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX7D2": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.2.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D2_A7.svd", "processor": {"fpu": "SP_FPU"}}, "MCIMX7D5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.2.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D5_A7.svd", "processor": {"fpu": "SP_FPU"}}, "MCIMX7D7": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.2.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D7_A7.svd", "processor": {"fpu": "SP_FPU"}}, "NANO112LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG895F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG895F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG990F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG990F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L150K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC472HI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "ATSAME70J21": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70J20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "TLE9842QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285245440, 4096]], "algorithm": {"Flash/TLE9842_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11008000"}, "Flash/TLE9842.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0x9000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "EFM32GG11B840F1024GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H4FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52243_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F479AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HC32L156K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4088FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC130LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L071VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3H4FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAML22G18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M453LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC1100-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F479ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TLE9843-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285261824, 4096]], "algorithm": {"Flash/TLE9843_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100C000"}, "Flash/TLE9843_2.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0D000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "M452RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HC32L156KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMA5D35": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D35.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAM3U1C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "TM4C1231H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D36": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "GD32F450VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S2911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F450VI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG895F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG895F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC100RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B820F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F423CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11U12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F412RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M052ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC126LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F469ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F479II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32GG11B110F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F479IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC442KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFM32G290F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G290F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1232D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1232D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC844M201JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC84x.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC84x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "NM1200ZBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32BG1P332F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MK22FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS16C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M052ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F190T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC230SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV71N19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC54114J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54114J256UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54114_cm4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "M0519SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L432KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L432KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK11DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L051K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1317FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKL28Z512xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512_KL28.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL28Z512VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fff8000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}}, "debug": "MKL28Z7.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S2651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF112R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM368FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F1755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11C22FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M453SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKS22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VFT12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F330K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32LG230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO102SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "NANO100LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32PG1B100F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC472VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "SN32F237F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F330K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H2FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMV70J19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "XMC1302-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F098CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4R7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC4104-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF314R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMC20G17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG942F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG942F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG295F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG295F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD21\\ATSAMD21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4SD32C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD32B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L443RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG900F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG900F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F706J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F112E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F112E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG942F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG942F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2DH5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32LG840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF105N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451MRD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M451MRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMD09D14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD09_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD09\\ATSAMD09D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM367FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F150R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1313FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L476ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F150R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM4S4C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F755J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF464K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4S4A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F121H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F121H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF464L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG890F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG890F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG980F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG980F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F210E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F210E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F22366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "XMC1202-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C1AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B820F2048IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11E67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC8N04FHI24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8N04_30.FLM": {"default": "1", "ramsize": null, "size": "0x00007800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8N04.h", "define": "LPC8N04FHI24"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00007800"}}, "debug": "SVD/LPC8N04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "8000000"}}, "LPC1114FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F232H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4317": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4310": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "ATSAM3S2C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM4F232H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4313": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "ATSAMD21J18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD21\\ATSAMD21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52341": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2B93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2b93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF528T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF528S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "NUC123ZD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32G880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1823EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H1FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK22FN512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN512VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F51212.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151UC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F50231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F50230_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF341L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54113J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF341N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1251": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1224FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LPC11E11FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F211H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F211H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F1253": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC126VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MVF62NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF62NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF406R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF406N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M0518SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S5P36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5P31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C18H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF516R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32G842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F773S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S800": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827UB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC120RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C19L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "PAC5223": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME54P19A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MB9BF415N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "M452SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "Generic_NUC400_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C1294KCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1294KCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F401RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32GG840F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG840F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC804M111JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC80X.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32BG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F12365_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SN32F707BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4700-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9BN2": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U14FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1202-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9BN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC100VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Generic_NUC200_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F051T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NM1120EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMDA0E16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMv8MBL/Include/ARMv8MBL.h", "define": "ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "Mini52TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32G200F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32G/EFM32G200F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "SN32F765J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD51J19A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MKW21D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5P3B": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5K31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1768": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1769": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM366FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1763": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "Mini52FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F101C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1766": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1767": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32GG380F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG380F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1765": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S5747": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5747.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_CM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L475JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NM1200LBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U35FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3HPFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F378CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1785": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U2E": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U2E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1787": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U2C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x000020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x000004000"}, "IRAM2": {"start": "0x20080000", "size": "0x000004000"}, "IROM1": {"start": "0x00080000", "size": "0x000020000"}}, "debug": "SVD/SAM3U/ATSAM3U2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAM4LS2C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG840F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG840F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C48J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1788": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4200-Q48x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMHA1G14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.0.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1a/svd/ATSAMHA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "N572F072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "MCIMX7U5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.2.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U5_A7.svd", "processor": {"fpu": "SP_FPU"}}, "NUC121ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MCIMX7U3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.2.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U3_A7.svd", "processor": {"fpu": "SP_FPU"}}, "STM32L071RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F121C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F121C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG940F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG940F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F131H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F131H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG220F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L071RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM376FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32H743VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L471RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B840F1024IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L471RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC240SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "Musca": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [[2097152, 65536]], "algorithm": {"Flash/MT25QL512_DC.FLM": {"default": "1", "ramsize": "0x00020000", "size": "0x10040000", "ramstart": "0x20000000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.1.0.0.pack", "compile": {"header": "Device/Include/system_cmsdk_musca.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.pdsc", "memory": {}, "debug": "SVD/Musca.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC442KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NUC2201SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC11U34FHN33/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC220LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F412CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54616J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J256ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L052K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1114FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F070RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21J18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21J18B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123BE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM367FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11C24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F405OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L071V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG350F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG350F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1120TB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F215VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F215VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H2FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F756IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S1F11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK65FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC122ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM4LS8A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LS8C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C49L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC812M101JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M452VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F479ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF315R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32HG321F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG321F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4104-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3H2FUDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11E14FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20G16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32PG12B500F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TMPM3H3FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M451MLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F778AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMC21J18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini51LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "MB9AF112L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1G21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1g21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1115JET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG1P332F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3HNFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F723IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMR21G16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S37": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "S6E2D55GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S9B81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1201-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S30": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1231H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32W108CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F437II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114LVFHN24/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F264S/X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK10FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54102J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F413CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11U34FBD48/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F207VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC20J18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B510F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ATSAMV71N21": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71N20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ARMCM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM372FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H0FMDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG890F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG890F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0519SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMHA1E14AB": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.0.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1b/svd/ATSAMHA1E14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "HC32L150FA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TLE9879QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L021K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM368FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TLE9867QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32LG280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F301C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L072RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F103VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK21DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX128AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F103VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E1A11B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM4LC8A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3748": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3748.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4LC8C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC8B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO102LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM4F110C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F110C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM037FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M037.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKL26Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2GK6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NM1820EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2GK6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F437ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV42F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F437ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF341M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMC21E16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1517JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "NUC120LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMD21E15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD21\\ATSAMD21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F150K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B420F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54606J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EFM32TG110F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1237E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F030CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0518SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMC21E18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6X4": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC1112FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6X1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "S6E2D35GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32G232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1200TBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1401-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C5AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F423RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1402-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B320F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20N18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20N/ATSAMC20N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF512R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L100RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3634": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TM4C123AE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123AE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2GM6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L051T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2GM6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F705J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini51LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F103V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9BF512N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S1850": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1850.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG280F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG280F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4320": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4323": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4322": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4325": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4327": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "EFM32LG880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG990F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG295F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG295F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32GG940F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG940F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "nRF51422_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "TMPM3H1FPUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 16384], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_48.FLM": {"default": "1", "ramsize": null, "size": "0x0000C000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x0000C000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA0E15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM330FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD51J18A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F777VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "Mini57TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG880F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG880F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L486JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ADSP-CM419F-BCZ_M4": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "0", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M4/CM41x_M4_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.pdsc", "memory": {"IROM2": {"start": "0x11001000", "size": "0x000FF000"}, "IRAM1": {"start": "0x10000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20010000", "size": "0x00018000"}, "IROM1": {"start": "0x11000000", "size": "0x00001000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S5G56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1404-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADSP-CM419F-BCZ_M0": {"core": "Cortex-M0", "vendor": "Analog Devices:1", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x200F0000", "size": "0x00008000"}}, "debug": "SVD/CM41x_M0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32GG11B420F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F446VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F12366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F446VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F412RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F722IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM367FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC200SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F245J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3A4C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3A4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMD11C13A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD11_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L110C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.0.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC804M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC80X.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "HC32F156J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.1.0.1.pack", "compile": {"header": "Device/Include/hc32f15.h", "define": "__HC32F156FX__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG895F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG895F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "Z32F12811ARS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2C28J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E1A12C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC4072FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC11E36FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3S2B": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "NUC120RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG232F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG232F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C59H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF465K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1252": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF116T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF465L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMV70Q19B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [4194304, 8192], [4194304, 8192], [4194304, 8192], [536870896, 16], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "Mini51TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4CMP32C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMP32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1402-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5C31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F302C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG230F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG230F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM462F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4400-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG330F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG330F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DF5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4R5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM370FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG395F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG395F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M485KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1301-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F131E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F131E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO112VC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMV71N19B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TM4C123GE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C29J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4LC2C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG895F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG895F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20E15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG880F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG880F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK40DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "S32K142": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"addon_cmsis/Flash/S32K142_P256_2KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "platform/devices/S32K142/S32K142.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "SKEAZN16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO110KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF311K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM366FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG840F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG840F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG220F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451MRC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "Mini58LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG332F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG332F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF216S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32GG11B510F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC131SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L433CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD10D13A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4088FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2G28J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "SN32F773T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G210F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G210F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G210F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MAX71637": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71636": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MK21DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG840F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG840F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "LM4F111B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F111B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M052LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F0008_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM3H5FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11D14AM": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE18F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD11D14AS": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK20DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1751": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1751.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1294NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A04UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAME51J18A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "TM4C129CNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1403-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F122E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F122E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK64FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M2351KIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_APNS_MKROM.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_APNS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "LM3S9L71": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l71.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F415OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32LG380F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG380F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMS70J19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC11U35FET48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC240VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F1656_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33MA384A": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 256]], "algorithm": {"AC33MA384A/Flashloader/AC33Mx384A_384.flm": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33MA384A\\Core\\include\\AC33Mx384A.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33MA384A\\SVD\\AC33Mx384A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "HC32L110B6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.0.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32HG308F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG308F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1549JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32GG11B840F1024GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MKL04Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3X4C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "LPC11E67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3X4E": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32GG890F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG890F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC123SC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M481LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMD21G18AU": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD21\\ATSAMD21G18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F732VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1302-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F078CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3826": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s3826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKE02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z16VLD4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L471QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC43S20": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG980F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG980F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F405ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S9B95": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b95.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F405ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S9B96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32G230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52331_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L051R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3HQFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4108-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L051R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F303RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG54J19": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMDA0G15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM33Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF114R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F50220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "PAC5250": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H46F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H46G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2D35J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG895F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG895F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG880F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG880F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L031C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L452VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG222F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54616J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32F401CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAME70Q20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70Q21": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L452VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9GN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9gn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1231C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1231C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG825F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG825F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B820F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F303R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M0516LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF312R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MK12DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DN512VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC230RC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F469NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32LG890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC1224FBD64/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC4104-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F722ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMDA0J14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F2641J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD64/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "ATSAMC21N18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21N/ATSAMC21N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330F6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F130K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F407ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B420F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F042T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5G31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "CMSDK_CM0plus": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_CM0plus/Include/CMSDK_CM0plus.h", "define": "CMSDK_CM0plus"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0plus.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "GD32F130K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H3FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NM1510LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B520F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6Y7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F302R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C129DNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "R7S72100": {"core": "Cortex-A9", "vendor": "Renesas:117", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.RZ_DFP.1.1.0.pack", "compile": {"header": "Device/Include/RZ_A1H.h", "define": "RZ_A1H"}, "pdsc_file": "http://www.keil.com/pack/Keil.RZ_DFP.pdsc", "memory": {}, "processor": {"fpu": "DP_FPU"}}, "MCIMX6Y2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32L073VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SMM-SSE-200": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.1.0.2.pack", "compile": {"header": "Device/V2M-MPS2-SSE-200/SMM-SSE-200/Include/mps2_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS2_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "20000000"}}, "STM32F779NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F427IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F072CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF524K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF524L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF524M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF466N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F407ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMR21E17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5B91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5b91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DL13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "NM1820ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF466R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG995F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG995F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC442VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFM32WG295F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG295F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4C16C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32BG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG995F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG995F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U37FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54628J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54628J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54628.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAME53J20A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L476JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF514N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG842F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG842F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME53N20A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "TM4C123GH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG220F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NUC121SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123ZD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52342_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L073V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC21E17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD10C13A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAM4SA16B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SA16C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1224FBD48/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "EFM32GG290F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG290F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F030K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3HNFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DSA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC845M301JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC84x.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC84x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MB9BF404R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C4AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF404N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4800-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "GD32F350C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LPC11E12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2G36J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2G36H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKM14Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F758F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NANO110RD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MIMXRT1051": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1051.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MIMXRT1052": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1052.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M4LEDLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG842F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG842F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51802_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "ATSAMHA1G14AB": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1ab/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.0.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1ab/svd/ATSAMHA1G14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32L475ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKV10Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z128VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "DS_CM3": {"core": "Cortex-M3", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.1.1.0.pack", "compile": {"header": "Device/DS_CM3/Include/DS_CM3.h", "define": "DS_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.pdsc", "memory": {}, "debug": "SVD/DS_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC4333": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4330": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F217VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F217VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "Mini54XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1297NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1297NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F411VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ARMv8MML_DSP_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MKL04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F132H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F330G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM4F132H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1231D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMHA1E15AB": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1b/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.0.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1b/svd/ATSAMHA1E15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F051R6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV46F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F128VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F358VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32G200F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G200F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MIMXRT1052xxxxx": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_QSPI_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.2.3.0.pack", "compile": {"header": "Device/Include/fsl_device_registers.h", "define": "CPU_MIMXRT1052DVL6A"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.pdsc", "memory": {"EXTERNAL_FLASH": {"start": "0x60000000", "size": "0x4000000"}, "SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SDRAM": {"start": "0x80000000", "size": "0x02000000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/MIMXRT1052.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "600000000"}}, "GD32F350CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "nRF51824_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32GG11B310F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "HC32F156KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.1.0.1.pack", "compile": {"header": "Device/Include/hc32f15.h", "define": "__HC32F156FX__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32F156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S8730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8733": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8733.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF328S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32L152C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M451LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32HG320F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC4076FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MM32x103": {"core": "Cortex-M3", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x103_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MM32x103.h", "define": "MM32x103_MD"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/MM32x103.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F1765": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32HG320F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG840F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG840F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L4S7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M452YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S8933": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8933.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NM1823ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S8930": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8930.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C19J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG232F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG232F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC123SD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TM4C129ENCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1345FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L471ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MCIMX7S5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.2.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S5_A7.svd", "processor": {"fpu": "SP_FPU"}}, "STM32F205VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U4E": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M453LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M052ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1100-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3U4C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F031E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG220F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54113J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J128BD64"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG220F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1857": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1850": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMD10C14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1853": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC18S50": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "CMSDK_CM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_CM0/Include/CMSDK_CM0.h", "define": "CMSDK_CM0"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TLE9861QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9861.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC18S57": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF416T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "GD32F450IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32PG1B100F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F450IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "SN32F108F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F450II": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG900F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG900F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF121J": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9B120J_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xJ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC20J18AU": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F0008_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF321K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKV31F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F128VLL10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV31F12810.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "NUC140RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMR21E19A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E19A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF416R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM4F130C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F130C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3N00B": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N00A": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70J19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC54606J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J256BD100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2G38H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2G38J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2HG4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HG4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NM1820LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG842F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG842F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5762": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5762.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F102R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F102R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F038F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70J21": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F102R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F767F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M481SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32ZG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F303VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4800-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "M2351ZIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_APNS_MKROM.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_APNS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "MB9BF366K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54113J128": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J128BD64"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F100C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1112FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG290F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG290F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK24FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN256VDC12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F25612.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F22366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKM33Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME54N20A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L051C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKL15Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL17Z4.h", "define": "MKL17Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "SKEAZ128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TMPM3H5FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1B132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF141N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E1A12B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG230F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG230F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3H6FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1403-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S57": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC43S50": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MB9AF141L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC140LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC100LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1968": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1968.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC4500-F144x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S8938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1202-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F413MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L485JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L485xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F413MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54606J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32L443CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F100ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F303C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAME51J19A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EZR32WG330F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F256VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG330F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F091RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4088FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMV71Q19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F102RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G890F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G890F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32H753XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32ZG108F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1233C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1233C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM475FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9844-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE9844_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}, "Flash/TLE9844_2.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4700-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "ADuCM320i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320i.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F52253_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0516ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70J20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F1653_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1517JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "SN32F267J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG232F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG232F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F072RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2CC9L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F150C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1343FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2GK8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A12FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2GK8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32JG1B200F256GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F150C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B820F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32LG895F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG895F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F071VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF565K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMD51N19A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NANO100NE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF344N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1120DC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW36Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F410T8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TLE9877QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF322L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF322M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9360": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "M4TKLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKL46Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2H44G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM361FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32HG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1114FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKL24Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL28Z7.h", "define": "MKL28Z512xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S3654": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U14FET48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S3651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52341_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1251B": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA0G14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF115R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3H2FSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAME70Q19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F103T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG1B232F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5U91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5u91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H46E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F103T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F723IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F101R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F50241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F101R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "XMC1302-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LM3S1651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM330FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM330_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F437VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A02UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F265J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P332F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM384FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM38x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M384.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F350R6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F122H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F350R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F170C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C2AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MK60FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "EFM32LG232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L073CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011G3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1114LVFHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4R5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3HNFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG995F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG995F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F410RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9792": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9792.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG880F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG880F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM366FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SP32A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4SP_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4SP/sam4sp.h", "define": "__SAM4SP32A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4SP/ATSAM4SP32A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG980F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG980F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK12DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DN512VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32GG11B120F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F415ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F1654_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF156R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1316FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK60FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1V132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11U14FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK27FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27F15.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "NM1827YB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L162RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L162RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L162RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32HG310F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG310F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMR21E16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF467R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F103ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C123GH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F103ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F101RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32L476ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF467N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F101RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM068FWXBG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M068.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Z32F06410AKS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG53N19": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "AC33M8128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32H753ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32WG360F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG360F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F768F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK80FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK80FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK80F25615.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "LPC802M001JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "NANO120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F745IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F745IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "IOTKit_ARMv8MBL": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.3.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MBL/Include/IOTKit_ARMv8MBL.h", "define": "IOTKit_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "NUC200SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK20DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC824M201JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC82x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LPC1112JHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LPC54005": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54005JBD100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54005.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F777ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM343FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S815": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s815.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L475VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMG51N18": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51N18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3N26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s3n26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "SN32F248BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM383FWEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF516S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TM4C129CNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC20E17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F103RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF405R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J256ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M4TKVE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L082KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12365_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F103RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2C28H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9AF156N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "SKEAZN32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "SN32F759F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF405N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L082KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1115FET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF156M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM362F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M362.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG842F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG842F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG280F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG280F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AFA41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4S16B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S16C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK40DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC472HG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "MB9BF429S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32LG330F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG330F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF429T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "M054ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M052LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F378RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L152R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M481SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC100LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV58F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "240000000"}}, "HT32F52220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NANO120ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "AC33GA256": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024]], "algorithm": {"AC33GA256/Flashloader/AC33GA256_CDFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33GA256\\Core\\include\\AC33GA256.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33GA256\\SVD\\AC33GA256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32JG12B500F1024IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1120DB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H4FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A11FHN33/001": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1435": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005C00"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1435.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TMPM341FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM341_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "S6E2C2AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG360F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG360F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL33Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VFT4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F217IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG350F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG350F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini54TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LM3S5791": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5791.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2C39H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM3H4FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1320LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1320_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1320_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1320_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NM1320AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO103SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1202-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4800-E196x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM364F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M364.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ARMCM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC812M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F413RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F038G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC120VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "K32W022S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W022S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MK20DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C3AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC54616J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J256ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L053R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1549JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "M0564RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F450ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F091CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450ZI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F405OE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32WG360F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG360F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMHA1G16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.0.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1a/svd/ATSAMHA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG222F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F450ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1302-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "nRF51801_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F439NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAML22N16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22N16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK70FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2533": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2533.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1512": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF321M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF321L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1547JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MK20DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32LG990F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG990F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32H753II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TM4C1236H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1236H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1112FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3HNFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1112FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1112FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F413RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMC20N17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20N/ATSAMC20N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC122ZC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "STM32F301R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L072RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAME51N19A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NM1120FC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L051T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3H5FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC54101J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32BG1B232F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32MG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F1024GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG332F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG332F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32L152RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "NUC240SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC54114J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32LG330F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF218S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF218T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H743BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MB9AF131N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L4S7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4TKRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32TG825F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG825F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKE02Z32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L152R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M0519LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG232F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG232F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F706BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F048G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG995F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1232C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1232C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MVF50NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMHA1E16AB": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.0.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1b/svd/ATSAMHA1E16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMC20J16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D55GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F767VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M0518LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1112LVFHN24/003": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F031K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32HG108F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG108F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ARMCM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "NANO112SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "AC30M1332": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.0.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4S2A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S2B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S2C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "NANO120KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NUC100RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM37AFSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M37A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF118S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF118T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC4078FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC220SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F058C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B420F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54607J256BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NUC200LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6633": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6633.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG380F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG380F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF121M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK64FN1M0VLL12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.2.3.0.pack", "compile": {"header": "platform/devices/fsl_device_registers.h", "define": "CPU_MK64FN1M0VLL12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "platform/devices/MK64F12/MK64F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C38L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG995F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG995F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F170R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM374FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M374.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF141M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3S1A": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1B": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKL26Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32F146KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F100V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TMPM3HMFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "N572F065": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\N572F065_v3.svd", "processor": {"clock": "48000000"}}, "HT32F50220_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG11B820F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H44F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMDA1E15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32L4A6ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2H44E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54113J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MT7687F": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[268435456, 4096]], "algorithm": {"tools/keil/mt7687/7687_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt7687/Include/mt7687.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IRAM2": {"start": "0x00100000", "size": "0x00010000"}, "IROM1": {"start": "0x10000000", "size": "0x00200000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "192000000"}}, "MKW35Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO103LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F746VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F779AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E36FHN33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMC21E15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L031F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NANO120KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAME53J18A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME53J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "BlueNRG-1": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG1.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x28000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.1.1.1.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x28000"}}, "debug": "SVD/BlueNRG1.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MCIMX7D3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.2.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D3_A7.svd", "processor": {"fpu": "SP_FPU"}}, "NANO120SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "BlueNRG-2": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.1.0.0.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x40000"}}, "debug": "SVD/BlueNRG2.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MB9BF564L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO100ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF564K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F50230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "R-IN32M3-EC": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_EC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "AC33M4064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123AH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1402-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F398VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4800-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKL14Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL17Z4.h", "define": "MKL17Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z16VLD4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC802M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32PG1B200F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC122LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "MKE02Z64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C1299KCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1299KCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF312K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54608J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54608J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54608.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52352_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO130SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAMHA1G15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "samha1a/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.0.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1a/svd/ATSAMHA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "Mini54XFHC": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW20Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW20Z4.h", "define": "MKW20Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW20Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1233E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG395F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG395F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4350": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "EFM32LG990F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG990F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4353": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO102LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC4357": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "EFM32LG940F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG940F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L081CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV42F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LPC54101J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4502-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2DH5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NM1100FAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM343F10XBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV42F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MKM14Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F401VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "Mini55TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKL34Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL34Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL34Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6G1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6G0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6G3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6G2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM462F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54018": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54018JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54018.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC54016": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54016JBD100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54016.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC505YLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "S6E2C58L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKS20FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VFT12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG980F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG980F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1138": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1138.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK28FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0CAU15R"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28F15.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MB9AFA42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK60FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK60FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "EZR32LG230F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK21DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1133": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1133.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "APOLLO512-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK50DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F030F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMCM23": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC11U68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "QN9083B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F769AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC845M301JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC84x.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC84x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAMC20G15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F038K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG842F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG842F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKV56F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F1M0VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "240000000"}}, "NANO120LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMV71J19B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F215ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "NANO100SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F215ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK51DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F745VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32PG1B200F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4LC2B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F128GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F217ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F217ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "M484SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG880F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG880F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM072FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M072.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL26Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4R5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F110E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F110E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L471VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1100-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "STM32L471VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAML21J16B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21J16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11U34FBD48/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HC32L110C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.0.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F246J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U34FHN33/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG322F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F50230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F52231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2HG6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32ZG210F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HC32L150F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC4402-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini51FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMC20E16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1F16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4402-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C4AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMG51G18": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51G18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L083VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G280F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G280F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F231H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F231H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM073FSDUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M073.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F405ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32ZG210F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32HG308F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG308F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32GG940F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG940F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "AU9110LF3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/AU9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}, "Flash/AU9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/AU9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4LS4A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC123SD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4LS4C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F469AE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L083VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG230F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG230F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL25Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL28Z7.h", "define": "MKL28Z512xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54607J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J256ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L152CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO103ZD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "TMPM332FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C5AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC54607J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "QN9083A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3H5FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123SC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S9G97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9g97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9D96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini58ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9877QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C1299NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1299NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M453VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4N8C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM4N8B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F427ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L162QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32PG12B500F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1313FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11A14FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG840F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG840F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C49J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L152C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2D55J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F048T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1765_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F207ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "PAC5220": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D31": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "NUC029FAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC029AE\\Include\\NUC029FAE.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NUC029AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "MKL43Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VLH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NM1120EC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV10Z16xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P16_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.7.1.pack", "compile": {"header": "Device/Include/MKV11Z7.h", "define": "MKV11Z128xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MKW21Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F427VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32G280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M453RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF131M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF131L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F427VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3U1E": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1313FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF131K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9BFD17S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "XMC1404-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BFD17T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAML21J17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF567R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4LC4C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD21\\ATSAMD21J15B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD21\\ATSAMD21J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG222F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32WG330F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F446MC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC4078FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL25Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL28Z7.h", "define": "MKL28Z512xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S70": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "MB9BF567N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF567M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC120VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B520F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MKM33Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "M058SZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ADuCM3027": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.0.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "M482LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F211E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F211E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M484SIDAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV10Z32xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P32_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.7.1.pack", "compile": {"header": "Device/Include/MKV11Z7.h", "define": "MKV11Z128xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LPC11U23FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG995F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG995F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U35FHI33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1111FDH20/002": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMDA0G16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1313FBD48/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L452CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF117S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "M453YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M0564LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F110H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F110H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1114FHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK21FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK22FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN1M0AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12365_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S9D90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF617S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF617T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F101T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "S6E2C4AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1301-Q040x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F2451BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM4050": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM4x50.FLM": {"default": "1", "ramsize": null, "size": "0x7F000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.3.1.0.pack", "compile": {"header": "Include/ADuCM4050.h", "define": "__ADUCM4050__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x7F000"}}, "debug": "SVD/ADuCM4050.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "52000000"}}, "TMPM381FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F745VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F101T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32WG895F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG895F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VE3DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L476JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F417VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L431VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG309F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG309F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F070F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M451VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S328": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s328.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MKM13Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM13Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L031E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32LG280F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG280F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4315": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "QN9080A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "QN9080C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9080B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54102J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1402-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U13FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL43Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VLH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF518T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC11U36FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1100-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF155M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F042C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L031K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK30DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L031K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MKM34Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F042C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKV58F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S6952": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6952.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4CP16C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CP16B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16B_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMG55G19": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL27Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VLH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMR21E18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B820F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6V7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32BG1B232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S2608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6V2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC804M101JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC80X.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9BF521K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG230F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF142N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "NM1520RD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC4367": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "ARMCM33_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EFM32LG395F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG395F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM372FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2CC8H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S1R26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG330F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG330F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B320F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C29L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M451MRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK22FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN1M0AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F042K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U35FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM367FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AFB44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E1A11C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1112FHN24/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F50231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F52241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L4R7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1656": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1114FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F12345_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "ARMCM33": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ADuCM361": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "MKL17Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VLH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG990F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG990F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F212E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F212E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM390FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM39x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG290F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG290F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG280F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG280F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "N571P032": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N571E000.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\N571P032_v3.svd", "processor": {"clock": "23000000"}}, "TMPM367FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M052LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M483SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F098VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5956": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5956.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F757F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MVF51NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NN151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S5951": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5951.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF315M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD51G19A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51G19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MB9AF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32G890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1404-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F12366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NUC125ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4E8E": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG230F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC4078FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG942F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG942F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F358RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F479VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L152VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK02FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VFM10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM4F112C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F112C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4A6AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMCA9": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCA9/Include/ARMCA9.h", "define": "ARMCA9"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EFM32TG842F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG842F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMCM23_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F102C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F111H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F111H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG900F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG900F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini55LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M481LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1201-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Z32F06423AKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF305N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F746ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F746ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TM4C1230H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1230H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F0008_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LPC822M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC82x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "NUC130VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV31F512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F512VLH12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MKV31F51212.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4S5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4N16B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1111FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1111FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C59L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKV44F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F128VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32LG230F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG230F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VLQ18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F417IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "ARMCA5": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCA5/Include/ARMCA5.h", "define": "ARMCA5"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EFR32FG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123ZC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F122C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F122C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MVF50NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "EFR32BG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MKE15Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32ZG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK22FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MVF60NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "S6E2C18J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1115JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1402-Q048x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9843QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9843_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9843.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "EFM32ZG222F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F413VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAML21J17B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F102CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL16Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL17Z4.h", "define": "MKL17Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F733IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EZR32LG230F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S9B92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "EFM32WG330F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG330F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF116M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC220LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO110RE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MK12DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DN512VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1B21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1b21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E14FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4E8C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM36BFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "PAC5210": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC126RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MKW24D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW24D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71Q21": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF616S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S1937": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1937.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK70FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9BF616T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "nRF52832_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32WG230F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG230F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DH5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF618T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC120RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L452RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1342FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L452RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF618S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAME51N20A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC11E68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32LG995F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG995F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32JG1B100F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC220VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F350C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "SN32F236J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54618J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54618J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54618.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM366FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4E16E": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4E16C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1547JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32G800F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G800F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G800F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S67": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1232H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1232H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F105RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF154M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF154N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4S4B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMV70J19B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MB9BF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC54608J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "TM4C129ENCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG110F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG110F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "AC30M1464": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.0.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1530VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMHA1G15AB": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.0.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1ab/svd/ATSAMHA1G15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "HT32F1654_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L062K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L062xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L062x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L081KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F031G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F0008_24QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32F031G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF154R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11C14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6ZXR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZXR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C32E": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32E_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4C32C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW40Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW40Z4.h", "define": "MKW40Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW40Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L073RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L021D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "version": "0.1.0", "STM32L073RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M453VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG980F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG980F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BFD18S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1114FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "K32W042S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W042S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG295F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG295F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BFD18T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL33Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VFT4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3HNFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F52241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD20J14": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H6FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F746IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BFD16T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S2D93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s2d93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F131C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F131C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1332": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini51XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BFD16S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32GG11B520F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C38H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MK11DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F746IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMD21J16B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD21\\ATSAMD21J16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NM1520RC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD21J16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD21\\ATSAMD21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334C4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK51DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF566R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L082CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF506N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F373CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF506R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E17B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21J18AU": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1519JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MB9BF566L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S6610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MKE04Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VLK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L476RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B110F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L476RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC220LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCM0P": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MB9BF329T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LM4F112H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C4C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF329S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK60DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF314M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F2755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B840F1024IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F318K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4504-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG390F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG390F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4337": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32L151CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF428S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "XMC1404-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11A13FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F232E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M452LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L475ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "Mini54XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F239F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4370": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "EFM32TG210F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F705BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF428T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32L041K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NANO130KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF105R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF568R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC1100-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1233H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F268F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112LVFHI33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF568N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MK40DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF568M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL13Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z32VFM4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMSC300": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMSC300/Include/ARMSC300.h", "define": "ARMSC300"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F765BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1653_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "M451RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM380FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F120H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AFA44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1404-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LS4B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1G16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G16B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C129EKCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129EKCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L486QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK10DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC442JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TMPM367FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L011K3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HPFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG980F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG980F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG210F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1439": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1439.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2DF5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MK20FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L011D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M451LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG940F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG940F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "nRF51822_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F412ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "S6E2DH5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL82Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL82Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL82Z7.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EZR32WG230F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S10": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32PG1B200F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F205RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1810": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "NUC505DS13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1812": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1813": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1815": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1817": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L162RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC802M001JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32L151C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMD10D14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2U93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s2u93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "NM1120TC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC126RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM036FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M036.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NM1520LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B110F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML22J18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051R4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4088FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F707F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F439NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F407VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L041E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L052R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC130LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F121B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F121B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F2755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1120XC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC220LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC029TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini54FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC1124JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x08000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK53DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1402-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F091VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK21DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX128AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1100-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L471JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L471JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L011K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MVF50NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S9C97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9c97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F098RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "M487KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F767NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B120F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM462F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MVF60NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "XMC4504-F144x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F038C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4R9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4R9I_EVAL.FLM": {"default": "0", "ramsize": null, "size": "0x04000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L052R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F722RC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC54605J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J256ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM074FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M074.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1302-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK20DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32LG230F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "Mini58TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD64/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32L053C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG230F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG360F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG360F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF368R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF368M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF368N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "Mini57XDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32M140J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S8738": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8738.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMV70Q19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMC21N17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21N/ATSAMC21N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1311FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG390F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG390F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1635": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1635.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM3029": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.0.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "STM32F100VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MKW21Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F130H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F130H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F100VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "SN32F7651BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L476ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL24Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL28Z7.h", "define": "MKL28Z512xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF304R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "Mini54TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "K32W032S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W032S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "LM4F110B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F110B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NANO102ZB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG11B840F1024IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123BH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D34": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D34.svd", "processor": {"fpu": "DP_FPU"}}, "EFM32ZG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NUC130RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO130KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C5AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F469NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F415VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "Mini51TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "XMC1201-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F373C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG330F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG330F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GM8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F072VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21E16B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF505R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "nRF52832_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "IOTKit_CM23": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.3.0.pack", "compile": {"header": "Device/IOTKit_CM23/Include/IOTKit_CM23.h", "define": "IOTKit_CM23"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC844M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC84x.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC84x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32L151RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMD21J17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD21\\ATSAMD21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J18": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L053C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9AF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF115M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMC20G18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J15": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J16": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J17": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini55ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F373CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX128VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MKL04Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AFA44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M058SSAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F413VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F429NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M487SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF168N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF168M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F405VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F439BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F765ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32G890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF168R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAME70N21": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70N20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFM32HG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2GM8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM475FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32WG230F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4N8A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32WG332F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG332F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM383FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F301K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1960": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1960.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L496ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F52253_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4CMS8C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F769BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF412R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "M452LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMA5D33": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D33.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F373VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4200-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG110F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF412N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HC32L157KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22N18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMV70Q20B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKL16Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL17Z4.h", "define": "MKL17Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F769BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9AFA32L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA32M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA32N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F423ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMC21G16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKW01Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW01Z4.h", "define": "MKW01Z128xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKW01Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F120B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F120B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F1755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HC32L157K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S817": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s817.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M453VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "A33G526": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "A33G527": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LPC812M101JTB16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "M054ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L151R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM366FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3HQFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKM14Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H1FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF122K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3S4C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S4B": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S4A": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3N1B": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L162VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L162VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMG54G19": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F334C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF144M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF144L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F107VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F107VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5K36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F479BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100KC3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32GG890F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG890F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L462CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO120KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO100NC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1N11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "R-IN32M4-CL2": {"core": "Cortex-M4", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [268435456, 131072]], "algorithm": {"Flash/R-IN32M4_MX25L6433F.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M4_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.1.0.1.pack", "compile": {"header": "Device/Include/RIN32M4.h", "define": "RIN32M4_CL2"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M4_CL2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG222F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HC32L110B4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.0.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC240LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F302K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M058LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF318S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S301": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s301.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S300": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s300.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F439AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2HE4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKV44F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F128VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "TM4C1236E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1236E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMD21G18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD21\\ATSAMD21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1316FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1114FBD48/323": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32JG12B500F1024GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1120ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMD51N20A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M452VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B820F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MK60DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKM38Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM38Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F767BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F0006_48LQFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKV30F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F128VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32LG395F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG395F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG232F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG232F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4312": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NUC505YO13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "MKM33Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11A14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1825": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1827": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC54628J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54628.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LPC1820": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1823": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1822": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MCIMX7S3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.2.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S3_A7.svd", "processor": {"fpu": "SP_FPU"}}, "MK51DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9781": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9781.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL16Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL17Z4.h", "define": "MKL17Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC220SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1112FHI33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG322F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM4F132C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F132C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L071K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4R9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF367M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF367N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F411CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1100FBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F767BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L041F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F042G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EZR32HG220F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NANO112SB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ARMCM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM0/Include/ARMCM0.h", "define": "ARMCM0"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM3/Include/ARMCM3.h", "define": "ARMCM3"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EZR32WG330F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32M140F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1N16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC21G17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "CMSDK_CM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC845M301JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC84x.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC84x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MKL36Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF505N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG380F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG380F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "LPC11C14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADSP-CM419F": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.1.3.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x11080000", "size": "0x00080000"}, "IRAM1": {"start": "0x200F0000", "size": "0x00008000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x11000000", "size": "0x00080000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L071KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F2755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "CMSDK_CM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_CM3/Include/CMSDK_CM3.h", "define": "CMSDK_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "ATSAMV71N20B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKL36Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EZR32LG230F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6537": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6537.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9997": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9997.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F746NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EZR32LG230F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746NE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG230F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC84x.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC84x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S2110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF114L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F1655": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC140VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B510F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N1A": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1E14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MKL26Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9869QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9869.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32LG840F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG840F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKV11Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "ATSAM3N1C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L083CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F230E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F230E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54101J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L083CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F769F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1402-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000B800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M058LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1201-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F373RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F101V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC54618J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32F318C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F048C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1125JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKL27Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z128VFT4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2C18L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F1755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG222F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54606J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J256BD100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1113FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF144N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC200LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2C19H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L072V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFR32FG12P231F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMG55J19": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S612": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s612.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG332F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG332F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15BU": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD21\\ATSAMD21E15BU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1231E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC131SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S617": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s617.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAML21E15B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2D35GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21E15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MVF50NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "M451MSC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F130C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F130C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "GD32F130C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG53G19": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E13FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG108F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B120F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F190R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32WG330F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3Z26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s3z26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F190R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD51G18A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51G18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32TG108F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3N0B": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N0C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N0A": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F330C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F330C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM4F130E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F130E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F50231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F50230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L4A6VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F330CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMV70J20B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F756NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32WG230F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG230F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L452CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF132L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32HG309F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG309F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF132K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL13Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z32VFM4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMA5D22": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D22.svd", "processor": {"fpu": "DP_FPU"}}, "XMC4300-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4300_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4300c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4300_series/Include/XMC4300.h", "define": "XMC4300_F100x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x0FFC0"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4300.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S3739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC4500-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC442RI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M0564RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKV11Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "STM32F429II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F405RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F768AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0564VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKV46F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F128VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NM1330LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F405RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2C38J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F405RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1402-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM330FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L451VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1301-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32HG310F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG310F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S5R36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F777II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMC20E18A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF316M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL05Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F111E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F111E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M052LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG395F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG395F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LPC845M301JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC84x.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC84x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F765VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL17Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VLH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L052K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG940F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG940F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M484SGAAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC120RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G222F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L433CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C1232E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1232E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B820F2048GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD51J20A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "HT32F52241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F120E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32PG12B500F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC802M011JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32L100C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F302ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC4074FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F235J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L021F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52331": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S310": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s310.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MK20DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S316": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s316.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S317": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s317.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LPC11E37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S315": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s315.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MK22DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX128VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF415R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMDA1G14B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1G14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TMPM3H6FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1G14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "XMC4108-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F301R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B840F1024GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q19B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1114FBD48/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Mini54ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M452SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKW41Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM341FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM341_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "NUC121LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9842-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285249536, 4096]], "algorithm": {"Flash/TLE9842_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11009000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9842_2.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0xA000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1226FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "EFM32TG822F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG822F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG210F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2HE4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMD21E16BU": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD21\\ATSAMD21E16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG842F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG842F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F030C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG110F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1833": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1830": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF316R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1837": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11D14FBD100/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11D14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LPC18S30": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F350K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "TMPM461F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S37": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F22366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F0008": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MKL02Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z32VFM4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK51DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK11DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX128AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L4R5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMV71N21B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71N21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F0006": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL14Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL17Z4.h", "define": "MKL17Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF117T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F437IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "nRF52840_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\nrf52840.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F745ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1200-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AMAPH1KK-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70J20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F446ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "SN32F248F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32LG940F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG940F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKW41Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F412VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "NANO110SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F410R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4700-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM370FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L041G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442RG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NANO102ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S818": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s818.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMG54N19": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F042F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MM32x031": {"core": "Cortex-M0", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x031_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.1.0.0.pack", "compile": {"header": "Device/Include/MM32x031.h", "define": "MM32x031"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/MM32x031.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F50231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFR32BG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S2671": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2671.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1315FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S2678": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2678.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F745ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1824FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0519LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKE02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "arm/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z16VLD4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK11DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX128AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F401CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32WG942F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG942F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F401CD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NUC120VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV71J20B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MK65FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Generic_Mini51_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "TMPM365FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M365.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1112FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKM32Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM32Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L083RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M451RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NANO112RB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "TMPM46BF10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM46B_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}, "IRAM2": {"start": "0x20080000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M46B.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F479BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC123ZC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L4S9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5Y36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s5y36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9790": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9790.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMS70Q20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "NUC120RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L052C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F411VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM470FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L021G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1302-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKV10Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z128VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MB9BF366R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAME53J19A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "XMC4800-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "XMC1403-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L471ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1317FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1225FBD48/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32L431KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1V132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "M483KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S828": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s828.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAME53N19A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "HT32F52352": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF366N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1958": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1958.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF366L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF366M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG330F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG330F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MVF60NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF306N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F107F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F766BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC832M101FDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F078VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF306R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "CMSDK_CM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4_FP.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "ADuCM320": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4700-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM383FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L051C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK20DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4TKLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4500-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9879QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMC20J17AU": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L476MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG12P431F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG330F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKE06Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z128VLK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "Mini57FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H0FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H1FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52243_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1302-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DF5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L053R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5D91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO130SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32LG360F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG360F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2C49H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M4LEDLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "AC30M1432": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.0.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C48H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD21E17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD21\\ATSAMD21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F733VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF324L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B100F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO110RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32WG890F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG890F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1230E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1230E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2DF5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO100SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM4CMS32C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMS32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMDA1E15B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F105V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini52ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "S6E2G28H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32LG390F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG390F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32PG12B500F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1202-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M487JIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32JG12B500F1024IL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG390F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG390F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC54113J128BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKW36A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114LVFHN24/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1100DBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1302-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M058SFAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1518JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LPC54605J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "Mini54LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32L431RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F1024GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32LG332F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG332F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F091CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32JG1B200F256IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF414R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MK53DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32WG380F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG380F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF414N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMS70Q19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L486RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9877QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "M452YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M451MLC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC120LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM333FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1301-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL43Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL46Z4.h", "define": "MKL46Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL43Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3H5FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG11B510F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM333FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG295F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG295F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NM1100XBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG942F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG942F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32L031E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2CC9H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKE15Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKE16F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F256VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9BF514R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAM4N16C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1764": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKL03Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z16VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0564LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV71Q21B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71Q21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKS22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VFT12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NM1200TAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NM1530VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32L110C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.0.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKE14F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F256VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG11B510F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC123LD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TM4C123BH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F328C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "Mini58FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F212H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F212H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM3HMFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG295F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG295F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "LPC1519JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MK30DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S1165": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1165.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F030R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1162": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1162.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2HE6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F417ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO112RC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "SN32F768BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S9U92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B510F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9U96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G222F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G222F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4400-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MKL17Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VLH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5662": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5662.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L011D3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MVF61NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NN151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "STM32L476QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L476QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1403-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1G15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F429IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32WG330F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC140LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F401CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "LPC811M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00002000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/LPC800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32L162ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L162ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG225F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG225F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3S8C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S8B": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F777NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7652BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC200LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32H753BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32PG1B200F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LPC4078FBD100": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3J26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3j26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1786": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B840F1024GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S8630": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8630.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Generic_Nano100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "NUC505DLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1226FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32L496VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS4C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F765IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M2351KIAAEES": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_APNS_MKROM.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_APNS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "SN32F7741J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV71J19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C39J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM3HMFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SKEAZN64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG11B510F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L041C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1765_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L063R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ISD9130": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "MB9BF365L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF365K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG880F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG880F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF155N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1656_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TLE9871QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9871.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MB9BF518S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "Mini52ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M451VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG840F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG840F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE06Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z128VLK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M058SLAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S102": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s102.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S101": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "S6E2D55G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL27Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VLH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0516ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC54114J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK40DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x0008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC120LD2DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC122SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "M453VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV70N20B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2CC8L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4CMP16C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "Mini51ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "HC32F150F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.1.0.1.pack", "compile": {"header": "Device/Include/hc32f15.h", "define": "__HC32F156FX__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1227FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "M451LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B520F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F401RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F207IC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207IF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F401RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F207IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32W108HB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG1B132F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1302-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F439ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC54605J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J256ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M485SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMD21E16B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD21\\ATSAMD21E16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD21\\ATSAMD21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TMPM369FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC20J17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF112K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC844M201JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC84x.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC84x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MB9AF155R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M451SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S812": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52342": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG980F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG980F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC140RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MVF60NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "XMC1302-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NANO120LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NUC120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H6FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M054LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NM1520LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70N19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F417ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9BF165K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMDA1E16B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF165L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3H6FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1E16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "NUC230LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F302VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG108F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG360F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG360F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G17B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAML21G17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG990F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0J15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG990F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG990F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "R-IN32M3-CL": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_CL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54101J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F031C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F12365": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M451MLD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CCAJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F52231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG11B820F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C1AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1110FD20": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x1000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0400"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1200LAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F413ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMV71J21B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71J21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32JG1B200F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC200VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG11B120F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC804M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC80X.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32BG1B132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3HQFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMCM33_DSP_FP_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M451MSD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F334R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4100-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4S8B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S8C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C59J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD51P20A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32G842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32JG12B500F1024GL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM330FDWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAME70N19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2939": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2939.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD51P19A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M0516ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF515N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF515R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG330F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00002000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z16VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q20B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "M482LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F429BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M451LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S5C51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG380F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG380F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5632": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F303ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L443VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z32VFM4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "AC33M6128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM411F20XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768], [0, 32768]], "algorithm": {"Flash/TMPM41xA_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM41xB_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM411_unitB.h", "define": "TMPM411F20XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20008000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54102J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK20DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMC21J15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG1B132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F723VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5D56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F12345_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F746BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5D51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC100LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F247BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4800-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L476VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HC32L110C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.0.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L476VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD20E18": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E17": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4076FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD20E15": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E14": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S3W26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s3w26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B840F1024GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF468M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF468N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG395F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG395F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKL36Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4C8C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM330FYWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF565L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F469ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1401-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "Mini52XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC140RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5T36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s5t36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1290NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C123FH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123FH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20010000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC122SC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM3N2A": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2B": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC4800-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L151QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1621": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1621.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1150": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1150.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1625": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1625.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF417S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1315FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S8530": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8530.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M453RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF417T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S8538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG842F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG842F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "SKEAZ64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S9U81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKV44F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F128VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L462RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F429IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L496AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD21\\ATSAMD21G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21G15B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD21\\ATSAMD21G15B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF322K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2CCAH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F765ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M0516ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC4072FET80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG822F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG822F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG332F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG332F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F756J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M0516LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F767ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32ZG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG380F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG380F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F774T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F105VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4700-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F52243_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F350G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ISD9361": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9300_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9300_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9300_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "S6E2D55JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1D21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M482SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1D26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "GD32F350G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F212H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMV71J21": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71J20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F446RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "APOLLO256-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F769IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L475RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32G840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV56F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F1M0VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "240000000"}}, "STM32F769II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L475RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "IOTKit_ARMv8MML": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.3.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MML/Include/IOTKit_ARMv8MML.h", "define": "IOTKit_ARMv8MML"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1J16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1J11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC122LC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "EFM32HG210F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG210F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S2616": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2616.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1656_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1823LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC812M101JD20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S1Z16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s1z16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG330F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4500-E144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC1402-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1346FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKL03Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z16VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL27Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z128VFT4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21G16B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.0.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F100RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1101LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L051K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC126LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW35A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1655_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK11DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2DH5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F52220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123LC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC1100-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LS2B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LS2A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S9BN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4LS8B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32H743ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAMDA0J16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.0.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L073VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG225F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG225F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini51XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L4R9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG110F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F769AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC472KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EZR32LG230F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG380F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG380F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S801": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s801.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG330F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32ZG110F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S808": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s808.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F303K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F22366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC11U14FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM360": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM360.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F303K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F072R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F230H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F230H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1237E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF364K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF364L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F215RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F215RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM369FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "nRF52810_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.15.2.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf52810.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "APOLLO256-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S6911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S6918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M483SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC120LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5P56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H14G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F150K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F469IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKL33Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F469IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S6753": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6753.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F746BE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "IOTKit_CM33": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.3.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "ATSAMA5D44": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D44.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L4A6QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D41": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D41.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D42": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D42.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D43": {"core": "Cortex-A5", "vendor": "Atmel:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.0.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D43.svd", "processor": {"fpu": "DP_FPU"}}, "EFM32GG290F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG290F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "M0516LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52243": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL16Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL17Z4.h", "define": "MKL17Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F407RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC11U24FHI33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L433RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LC2A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKL17Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VLH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC472KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C123BH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NANO130KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAMD21E15B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD21\\ATSAMD21E15B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1E14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LPC1114JHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32G290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130F4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG942F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG942F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M481ZIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM36BF10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040800"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S9971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG825F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG825F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9AF111K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF111N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F405RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L4S5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG230F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG230F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1120FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330F8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1201-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AC33M3064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330F4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2948": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2948.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9D81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F407ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO110RC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F429BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32WG330F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1202-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME54N19A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MB9BF164K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG232F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG232F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F407IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S1811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F103R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1816": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1816.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F437VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MVF61NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NS151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "TMPM343FEXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_768.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC240LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV70Q20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32LG295F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG295F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F52352_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1549JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "TMPM3HMFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HMFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M054LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C129XKCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129XKCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF416S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1112FD20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF468R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9AF342M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "SN32F249F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F410TB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG108F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32LG330F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E16": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF416N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EZR32LG330F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG390F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z32VFM4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ML630Q466": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q466.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/ML630Q466.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ML630Q464": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q464.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/ML630Q464.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32WG890F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG890F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2CC9J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F051K8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F051K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4074FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F051K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1330LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1330_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF217T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF217S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMV70N19B": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32L052T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F232H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MKW31Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32BG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F373R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F128GJ43"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "SN32F247F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1233H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F103RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F107RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F107RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1518JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LPC1548JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LM4F210H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F210H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-T038x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF418S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2C28L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M451VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF418T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S32K146": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K146_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000F000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "platform/devices/S32K146/S32K146.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "SN32F263X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S32K144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K144_P512_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "platform/devices/S32K144/S32K144.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L475QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L475QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM4F112H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54605J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LM3S1637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Z32F38412ALS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 256]], "algorithm": {"Flash/Z32F3841.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F3841.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F3841.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MK10DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S32K148": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"addon_cmsis/Flash/S32K148_P1536_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x00000000"}, "addon_cmsis/Flash/S32K148_D512_4KB_SEC.FLM": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x0001F000"}, "IRAM2": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "platform/devices/S32K148/S32K148.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "LPC54618J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32F429VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini52TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFR32MG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F1024GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B200F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F22366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG232F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG232F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108CZ": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_192.FLM": {"default": "1", "ramsize": null, "size": "0x30000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x08000000", "size": "0x30000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1202-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Generic_NUC100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKMP256_2KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34Z7.h", "define": "MKM34Z256xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKM34Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32WG280F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG280F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F779II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L011G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32PG1B200F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32HG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK21FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L073CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG990F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG990F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F415RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "GD32F350R4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "MKL15Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL17Z4.h", "define": "MKL17Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG395F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG395F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VLQ18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "RS14100_1MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_1MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0xEE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.0.pack", "compile": {"header": "Driver/common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0xEE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2HG6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9AFA41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2HG6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F413CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "S6E2C2AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG330F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG330F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL25Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL28Z7.h", "define": "MKL28Z512xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1W16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s1w16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M484KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F733ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L031G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5656": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5656.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F238F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L031G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U24FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2793": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2793.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1401-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "CMSDK_ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MBL/Include/CMSDK_ARMv8MBL.h", "define": "CMSDK_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F469VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C58H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "S6E2C3AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S628": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s628.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG895F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG895F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32JG1B200F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMS70N19": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "NUC120LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "APOLLO512-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "Mini51ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "NUC130RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1201-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1403-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G200F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G200F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1752": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1751": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1756": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S1R21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1754": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L152RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011F3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1759": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1758": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1342FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L011F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3H2FUQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B200F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3H2FWQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5737": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5737.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5732": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5732.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M0518LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCA7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCA7/Include/ARMCA7.h", "define": "ARMCA7"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC1104UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52331_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM4F132E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F132E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "SKEAZN8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/SKEAZN84.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S8962": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8962.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4LEDRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F413ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "NANO100KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F469AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F407VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "XMC1100-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2D35JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E37FBD48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5G51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA1J16B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J16A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LM3S2730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "RS14100_4MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_4MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x3EE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.0.pack", "compile": {"header": "Driver/common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0x3EE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM3S2A": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "HT32F12365_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S2739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK21DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX128AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MIMXRT1051xxxxx": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.2.3.0.pack", "compile": {"header": "Device/Include/fsl_device_registers.h", "define": "CPU_MIMXRT1051DVL6A"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.pdsc", "memory": {"EXTERNAL_FLASH": {"start": "0x60000000", "size": "0x4000000"}, "SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SDRAM": {"start": "0x80000000", "size": "0x02000000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/MIMXRT1051.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "600000000"}}, "LM3S1911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HC32F150J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.1.0.1.pack", "compile": {"header": "Device/Include/hc32f15.h", "define": "__HC32F156FX__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK11DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX128AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1227FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S6618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54102J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SN32F774S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M054ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M054ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "A8137M0": {"core": "Cortex-M0", "vendor": "Amiccom:147", "sectors": [[0, 4096]], "algorithm": {"Flash/AMC1_F7-F5.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.amiccom.com.tw/download/Amiccom_DeviceFamilyPack/Amiccom.SoC_DFP.0.1.4.pack", "compile": {"header": "Device/A8137M/Device/AMICCOM/A8137M0/Include/register_A8137M0.h"}, "pdsc_file": "http://www.amiccom.com.tw/download/Amiccom_DeviceFamilyPack/Amiccom.SoC_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/A8137M.svd", "processor": {"clock": "16000000"}}, "LM3S8970": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8970.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF167R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F373V8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U36FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F111C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F111C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM366FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2139": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2139.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MKW30Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW30Z4.h", "define": "MKW30Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW30Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF167N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF167M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S6100": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "S6E2GH6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2GH6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F412ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG108F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC834M101FHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAM3X8H": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8H.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "MKL15Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL17Z4.h", "define": "MKL17Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DF5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM3X8E": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAM3X8C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1292NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12345": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M0516LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F373VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG225F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG225F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Z32F12811ATS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1112FDH20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F231E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F231E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F407IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32HG321F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG321F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F407IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x04", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LPC1115FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2C39L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B310F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF318T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL05Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.14.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG332F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SD16C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD16B": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NANO120SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32JG1B100F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F130G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F130G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GH8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF216T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2GH8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK10DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK50DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S6432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "A8107M0": {"core": "Cortex-M0", "vendor": "Amiccom:147", "sectors": [[0, 4096]], "algorithm": {"Flash/AMC1_F8.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.amiccom.com.tw/download/Amiccom_DeviceFamilyPack/Amiccom.SoC_DFP.0.1.4.pack", "compile": {"header": "Device/A8107M/Device/AMICCOM/AMICCOM_CM0/include/AMICCOM_CM0.h"}, "pdsc_file": "http://www.amiccom.com.tw/download/Amiccom_DeviceFamilyPack/Amiccom.SoC_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/A8107M.svd", "processor": {"clock": "16000000"}}, "MB9BF129S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LM3S618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1821FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF129T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LM3S2950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S613": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s613.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF517S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF517T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9D92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S615": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s615.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L486ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M4LEDRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F479NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P333F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.1.1.0.pack", "compile": {"header": "Device/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1626": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1626.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1627": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1627.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3SD8B": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3SD8C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAMC21J17AU": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F301C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ARMCM0P_MPU": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM33_DSP_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.2.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "S6E2CCAL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9AF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32GG332F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG332F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF522L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2C1AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4A6RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF316S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKW21D256xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00010000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF316T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9L97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F103CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKL33Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1113FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3HPFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF500R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M481ZGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32JG1B200F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F722VC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B820F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F722VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM3H5FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F405VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMS70Q21": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "TMPM475FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF500N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF305R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F405VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMC21J17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.0.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F038E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M482SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F120C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F120C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG290F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG290F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E14FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1294NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5C56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F103ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG980F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG980F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.6.0.pack", "compile": {"header": "Device/Include/MK28F15.h", "define": "MK28FN2M0xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L451RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024GM48"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4CMP8C": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.0.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM361FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LPC11U12FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV31F256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKV31F25612.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L496QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G17AU": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD21\\ATSAMD21G17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z128VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF467M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC1302-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32GG11B840F1024GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N4B": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4C": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x06000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3N/ATSAM3N4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4A": {"core": "Cortex-M3", "vendor": "Atmel:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.0.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L433VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123GH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1607": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1607.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F439VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK50DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1114FN28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1237H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F302VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MWPR1516xxx": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKPR1516_P16KB.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MWPR1516.h", "define": "MWPR1516xxx"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MWPR1516.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F302VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "M451YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F769NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x200000", "ramstart": "0x20020000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1402-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3HNFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L442KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L442xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1548JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.0.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "M453RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF367R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1655_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD21G17A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.2.0.pack", "compile": {"header": "Device\\SAMD21\\Include\\samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD21\\ATSAMD21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33_FP": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.3.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "NUC120RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC810M021FN8": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x00001000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/LPC800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "HT32F52253_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC4400-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.9.1.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NANO100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG940F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG940F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G18": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FET48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK10DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK10DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.2.2.pack", "compile": {"header": "Device/Include/MK12D5.h", "define": "MK12DX256xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32HG320F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD20G15": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G14": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G17": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G16": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.0.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TM4C1237D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM375FSDMG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M375.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF522M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA1J15B": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J15A": {"core": "Cortex-M0+", "vendor": "Atmel:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.0.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LPC11E66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x20020000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF522K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1202-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1113FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32HG320F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1113FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L041C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKE04Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VLK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1311FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32HG320F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini52XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMS70N21": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70N20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.0.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100ND3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC824M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC82x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "NUC123LD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TLE9867QXW20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1345FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM363F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M363.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S5651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F732IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5652": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5652.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F429VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32WG330F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "CMSDK_ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.6.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "HC32M140KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32M140KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1111FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1111FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1111FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.1.0.0.pack", "compile": {"header": "Device/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F1024GL125"}, "pdsc_file": "http://www.keil.com/pack/Keil.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG110F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM369FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF51NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NS151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S8971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C1230D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1230D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HC32L150JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11E67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120ZC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1317FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F205ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MKW31Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x10", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.7.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "NM1100XAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32F150KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.1.0.1.pack", "compile": {"header": "Device/Include/hc32f15.h", "define": "__HC32F156FX__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32F150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129LNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129LNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32H743XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "LPC1113FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1401-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC822M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.7.0.pack", "compile": {"header": "Device/Include/LPC8xx.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC82x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F479NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x2000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x50000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32LG995F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG995F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52253": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.14.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1343FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG280F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F437AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x0210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x08", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.11.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ISD9341": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "EZR32LG230F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM470FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9340": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "Generic_M051_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123FE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123FE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F190RB": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.0.2.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F732RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x_512_TCM.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x80000", "ramstart": "0x20010000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S6938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32L150J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.7.1.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAME54P20A": {"core": "Cortex-M4", "vendor": "Atmel:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.0.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LM3S1H11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1H16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMV70N20": {"core": "Cortex-M7", "vendor": "Atmel:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.0.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1347FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.4.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2410": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2410.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.0.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}} \ No newline at end of file +{"S6E2H16E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H16G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1290NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG11B120F128IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC029LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG13P733F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P733F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P733F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMA5D26": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D26.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D27": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D27.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D24": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D24.svd", "processor": {"fpu": "DP_FPU"}}, "S6E2H16F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMA5D22": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D22.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D23": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D23.svd", "processor": {"fpu": "DP_FPU"}}, "HT32F12345_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "IOTKit_CM33_FP_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF317S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG390F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG390F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1302-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG290F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG290F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF317T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFR32BG14P632F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "AMAPH1KK-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NANO130SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F423RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1237H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "N572P072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "TMPM3HNFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF106R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F1655_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF415N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF106N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F722RC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HT32F1755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F429ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4400-F64x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM383FSEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "AC30M1364": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG230F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG230F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F109F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG890F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG890F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LM3S2601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P133F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P133F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P133F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6422": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6422.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S6420": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6420.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S2965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG13P733F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P733F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P733F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MQ5xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ5DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ5.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "LM3S600": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s600.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK22FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F105R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK22FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM066FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M066.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F412VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B140F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NM1120ZC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "IOTKit_CM33_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF328S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF328T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32BG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG942F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG942F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG13P632F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TLE9879QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MKV11Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "HT32F52344_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D21": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D21.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L451CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK02FN64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "XMC1301-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKS20FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B510F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF529T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "Z32F06410AES": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF166R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF529S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "HT32F50231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "GD32F150G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC2201LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG232F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG232F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK63FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC230VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM3H6FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F150G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F2755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMA5D28": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D28.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F071RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK24FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN1M0VLQ12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F2755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "SN32F707F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMv8MML_DSP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M2351SIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "TMPM3H4FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMHA1G14AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1ab/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1ab/svd/ATSAMHA1G14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG11B320F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M4TKRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG295F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG295F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9844QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9844.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE9844_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM3H4FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG225F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG225F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF128S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM395FWAXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM395_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFR32BG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF128T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK22DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S308": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s308.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51422_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51422_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51422_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F50241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HC32F146J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM061FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M061.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG900F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG900F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1202-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK52DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK52D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG220F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F767II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7661BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L496RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMSC000": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMSC000/Include/ARMSC000.h", "define": "ARMSC000"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC000.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM462F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK82FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK82FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK82F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "MKE04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": "0x400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z8VWJ4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKE04Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P532F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P532F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P532F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C129DNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG390F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG390F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F766J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MIMX8MQ7xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "M453YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CC8J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52253": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKV56F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "TM4C1230C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1230C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F121E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F121E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L031C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5G36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F410CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5G31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1292NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ISD9160": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "EZR32WG230F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F267J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1102LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M0519VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52344_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4327": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F446ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F302CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F446ZC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1301-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1654": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MKE14Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MKE16F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F303VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F777BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5R31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG320F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1236D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1236D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B420F2048IL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG230F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1102UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG330F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG330F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL05Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM376FDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4S16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MAX71617": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71616": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "EFR32MG1P232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG230F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG230F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1653": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFB42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Z32F06423EKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TLE9873QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 45056]], "algorithm": {"Flash/TLE9873.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100AFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0xAFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3HNFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM380FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TLE9845QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9845.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9845_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG942F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG942F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32HG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32FG13P231F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F407IE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32TG11B120F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9867QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B140F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11C12FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC200SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1778": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F122H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F411RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1774": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1777": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1776": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F411CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM3H3FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2C29H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52341_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG390F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5752": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5752.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F427II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M4TKVG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NM1120XB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini54ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMD21G16L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21G16L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MT2523x": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[134217728, 4096]], "algorithm": {"tools/keil/mt2523/2523_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x04008000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt2523/Include/mt2523.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x00400000"}, "IRAM2": {"start": "0x04008000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00400000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "208000000"}}, "STM32F410C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11A12FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD21G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F50241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F378VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA1J14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1J14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMDA1J14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1J14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "XMC1402-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "M058LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F446RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32LG330F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2412": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2412.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EZR32LG330F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MML_DSP_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM067FWQG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M067.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG822F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG822F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C129XNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129XNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMR21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F108F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H3FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C58J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M2S050": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "S6E2C3AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG395F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG395F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32G880F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G880F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F407VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX7D2": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D2_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "MCIMX7D5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "EFM32TG11B320F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX7D7": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D7_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NANO112LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG895F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG895F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG990F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG990F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG980F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG980F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC472HI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "ATSAME70J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "TLE9842QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285245440, 4096]], "algorithm": {"Flash/TLE9842_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11008000"}, "Flash/TLE9842.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0x9000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "EFM32GG11B840F1024GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H4FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52243_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F479AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F407VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HC32L156K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4088FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC130LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F100RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1120TB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ADSP-CM419F-BCZ_M0": {"core": "Cortex-M0", "vendor": "Analog Devices:1", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x200F0000", "size": "0x00008000"}}, "debug": "SVD/CM41x_M0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "M453LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC1100-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F479ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG11B320F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HC32L156KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1101LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D35": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D35.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D34": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D34.svd", "processor": {"fpu": "DP_FPU"}}, "TM4C1231H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D36": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "GD32F450VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S2911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F038C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG895F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG895F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B420F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B820F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F423CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11U12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG11B340F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC126LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM384FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM38x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M384.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F469ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F479II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32GG11B110F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F479IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F469ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC442KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFM32G290F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G290F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1232D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1232D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM4G8F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC844M201JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1200ZBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G222F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMD09C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD09_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD09\\ATSAMD09C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4CMS16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F038K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M052ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG900F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG900F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV71N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32LG990F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG990F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0519SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L432KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1302-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK11DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK11DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L081CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL28Z512xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512_KL28.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL28Z512VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fff8000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}}, "debug": "MKL28Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S2651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF112R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM368FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG13P732F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F1755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11C22FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M453SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKS22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32LG230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B520F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO102SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "HT32F52220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B100F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC472VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F330K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H2FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMV70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "XMC1302-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL36Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4104-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF314R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L152C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG942F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG942F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG295F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG295F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21E18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC802M011JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32L152V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4SD32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD32B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L443RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L100C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F217IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F706J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG14P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P632F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F112E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F112E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK26FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK26FN2M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK26F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2DH5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC811M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00002000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/LPC811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFM32LG840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF105N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451MRD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG1P131F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD09D14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD09_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD09\\ATSAMD09D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM367FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F150R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1313FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L476ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG13P632F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F150R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM4S4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5D56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F52220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF464K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4S4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F121H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F121H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF464L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG890F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG890F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG980F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG980F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G6FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG1P131F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F210E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F210E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F22366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "XMC1202-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C1AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B820F2048IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC8N04FHI24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8N04_30.FLM": {"default": "1", "ramsize": null, "size": "0x00007800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC8N04.h", "define": "LPC8N04FHI24"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00007800"}}, "debug": "SVD/LPC8N04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "8000000"}}, "LPC1114FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F232H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4317": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4310": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC1114FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4313": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "ATSAMD21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21J18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52341": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2B93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2b93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MIMX8MD6xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MB9BF528T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF528S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "NUC123ZD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32G880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1823EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1P132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L151UC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK22FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC140VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50230_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9AF341L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54113J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF341N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1251": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1224FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LPC11E11FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F1253": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG12P232F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF62NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF62NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF406R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC472KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "STM32F101CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF406N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M0518SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S5P36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H1FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C18H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF516R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32G842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S800": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827UB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC120RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK22FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S801": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s801.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C19L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32TG11B520F128IM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME54P19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MKL02Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "Generic_NUC400_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C1294KCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1294KCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1402-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F401RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32GG840F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG840F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M451MLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC804M111JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32BG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F12365_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SN32F707BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4700-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9BN2": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U14FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L431KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9BN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG14P732F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC100VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Generic_NUC200_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC123SD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F051T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NM1120EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMDA0E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MBL/Include/ARMv8MBL.h", "define": "ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32L152RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G200F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32G/EFM32G200F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "SN32F765J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG290F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG290F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKW21D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P133F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "Mini51XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S5P3B": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1768": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1769": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM366FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1763": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "Mini52FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F101C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1766": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKE16F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG380F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG380F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1765": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S5747": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5747.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L475JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG14P532F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P532F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P532F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L475JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NM1200LBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U35FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P231F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM3HPFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F378CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1785": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1786": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1787": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x000020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x000004000"}, "IRAM2": {"start": "0x20080000", "size": "0x000004000"}, "IROM1": {"start": "0x00080000", "size": "0x000020000"}}, "debug": "SVD/SAM3U/ATSAM3U2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAM4LS2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1788": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4200-Q48x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "N572F072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "MCIMX7U5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NUC121ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MCIMX7U3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "STM32L071RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG980F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG980F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG940F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG940F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F131H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F131H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4LS2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32H743VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32WG990F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG990F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H743VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L471RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B840F1024IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L471RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC240SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F450ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NUC2201SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F723ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U34FHN33/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC220LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F412CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1114FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L052K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B231F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B231F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BFD18S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAML21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG822F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG822F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM367FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11C24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG14P231F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG280F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TM4C123BE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG350F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG350F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F215VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F215VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H2FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F756IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S1F11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK65FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "NUC122ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM4LS8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKS20FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C49L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC812M101JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M452VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F479ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF315R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9AF312K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32HG321F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG321F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3H2FUDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11E14FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F413VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32PG12B500F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini54XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1233H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1302-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F778AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2CC9J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "Mini51LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC11A14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1G21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1g21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1115JET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC220LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P332F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L053C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMR21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108CZ": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_192.FLM": {"default": "1", "ramsize": null, "size": "0x30000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x08000000", "size": "0x30000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2D55GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L053C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC122ZC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "XMC1201-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S30": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1231H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32W108CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F437II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114LVFHN24/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F264S/X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK10FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54102J512": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F413CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32LG230F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1302-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1V131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F350K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ATSAMV71N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ARMCM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM372FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H0FMDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG890F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG890F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0519SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1332": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F231E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F231E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM3N1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9879QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L021K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM368FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TLE9867QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "NM1520LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK21DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E1A11B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM4LC8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3748": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3748.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4LC8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO102LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF321K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM037FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M037.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKL26Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL26Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GK6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NM1820EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2GK6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F437ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV42F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F437ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMC21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1517JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F12366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NUC120LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21E18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54606J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "ATSAMD21J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0518SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW31Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6X4": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC1112FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6X1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "S6E2D35GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32G232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG13P632F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1200TBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1401-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C5AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F103ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L4R5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B320F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20N/ATSAMC20N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF512R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L100RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3634": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123AE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2GM6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1112FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2GM6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini51LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F103V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "M054ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF512N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S1850": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1850.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG280F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG280F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52354": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20N/ATSAMC20N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4320": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4323": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4322": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4325": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F302CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG990F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG295F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG295F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32GG940F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG940F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3A8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3A8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H1FPUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 16384], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_48.FLM": {"default": "1", "ramsize": null, "size": "0x0000C000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x0000C000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK64FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5K31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG1V131F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKE18F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD51J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F777VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAM3U1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "Mini57TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG880F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG880F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG14P732F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P732F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P732F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L486JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ADSP-CM419F-BCZ_M4": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "0", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M4/CM41x_M4_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.pdsc", "memory": {"IROM2": {"start": "0x11001000", "size": "0x000FF000"}, "IRAM1": {"start": "0x10000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20010000", "size": "0x00018000"}, "IROM1": {"start": "0x11000000", "size": "0x00001000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S5G56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1404-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV10Z32xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P32_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.8.0.pack", "compile": {"header": "Device/Include/MKV10Z1287.h", "define": "MKV10Z64xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LM3S1911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B420F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F446VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F12366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F446VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F412RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F722IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM367FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F245J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM3A4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3A4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMD11C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD11_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L110C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC804M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32WG895F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG895F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "Z32F12811ARS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F469IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C28J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12345_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1114FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11E36FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3S2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S2B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "NUC120RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG232F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG232F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C59H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF465K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1252": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF465L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL81Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL81Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL81Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL81Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL81Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMV70Q19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [4194304, 8192], [4194304, 8192], [4194304, 8192], [536870896, 16], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "Mini51TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4CMP32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMP32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3H5FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F302C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF566K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG1P132F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F705J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4400-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F767IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "S6E2DF5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4R5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM370FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG395F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG395F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M485KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "XMC1301-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F131E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F131E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO112VC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMV71N19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TM4C123GE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C29J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L162ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LC2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG895F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG895F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1302-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG14P231F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG880F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG880F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK40DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SKEAZN16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO110KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF311K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM366FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG840F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG840F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG220F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451MRC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC120LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini58LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCM0P": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LM3S2776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M052LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B510F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC131SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG13P732F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD10D13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4088FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL04Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2G28J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "SN32F773T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G210F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G210F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G210F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MAX71637": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71636": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MK21DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG840F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG840F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "LM4F111B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F111B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F0008_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM3H5FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11D14AM": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE18F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD11D14AS": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMC21N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21N/ATSAMC21N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1294NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A04UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini52TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32GG11B840F1024IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME51J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "TM4C129CNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1403-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F122E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F122E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK64FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9L71": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l71.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG14V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14V/Include/em_device.h", "define": "EFR32FG14V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14V/EFR32FG14V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F415OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32LG380F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG380F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1302-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMS70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC11U35FET48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC240VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F1656_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33MA384A": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 256]], "algorithm": {"AC33MA384A/Flashloader/AC33Mx384A_384.flm": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33MA384A\\Core\\include\\AC33Mx384A.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33MA384A\\SVD\\AC33Mx384A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P431F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HC32L110B6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG1V131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32HG308F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG308F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1549JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG942F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG942F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF341M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM3X4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "LPC11E67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SKEAZ128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG890F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG890F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G6FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC123SC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M481LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "ATSAMD21G18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21G18AU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F773S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F732VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M2351ZIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "XMC1302-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F078CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3826": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s3826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC43S20": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG980F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG980F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F405ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S9B95": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b95.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1114LVFHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9B96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32G230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52331_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L051R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM3HQFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4108-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L051R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1520RD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F303RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK11DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F303RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG54J19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMDA0G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1V131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L152VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG12P232F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKM33Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF114R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F50220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "PAC5250": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H46F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC11U24FET48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D35J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG895F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG895F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG880F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG880F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B110F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L452VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG222F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54616J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "ATSAME70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L452VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9GN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9gn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1231C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1231C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG14P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG825F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG825F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B820F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P732F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F303R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M0516LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF312R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F303R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC230RC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F469NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32LG890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1224FBD64/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC4104-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LPC51U68": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC51U68_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC51U68_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC51U68JBD64"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC51U68_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC51U68.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B540F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMDA0J14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F2641J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD64/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "MK20DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330F6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F130K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F407ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F407ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B420F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM365FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M365.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM0plus": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM0plus/Include/CMSDK_CM0plus.h", "define": "CMSDK_CM0plus"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0plus.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "GD32F130K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3H3FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1510LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B520F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6Y7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F302R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C129DNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "R7S72100": {"core": "Cortex-A9", "vendor": "Renesas:117", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.RZ_DFP.1.1.0.pack", "compile": {"header": "Device/Include/RZ_A1H.h", "define": "RZ_A1H"}, "pdsc_file": "http://www.keil.com/pack/Keil.RZ_DFP.pdsc", "memory": {}, "processor": {"fpu": "DP_FPU"}}, "MCIMX6Y2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32L073VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SMM-SSE-200": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.1.0.3.pack", "compile": {"header": "Device/V2M-MPS2-SSE-200/SMM-SSE-200/Include/mps2_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS2_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "20000000"}}, "STM32F779NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV44F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFR32FG1V131F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F072CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF524K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF524L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF524M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF466N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F407ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMR21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5B91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5b91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DL13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "EFM32TG11B140F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1P132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF466R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG995F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG995F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC442VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EZR32WG330F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4C16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MK21FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG995F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG995F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54628J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54628J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54628.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF514N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG842F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG842F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME54N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32HG108F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG108F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C123GH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG220F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32MG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC121SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123ZD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG14P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P732F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F52342_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L073V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC123LC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG1P232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMC21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD10C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32WG840F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG840F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SA16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG290F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG290F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F030K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3HNFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DSA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC845M301JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MB9BF404R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C4AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF404N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4800-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "GD32F350C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32TG11B520F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2G36J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32MG13P832F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P832F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P832F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2G36H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKM14Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F758F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NANO110RD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MIMXRT1051": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1051.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F765II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MIMXRT1052": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1052.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M4LEDLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG842F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG842F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51802_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F52241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L475ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF428S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "DS_CM3": {"core": "Cortex-M3", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.1.1.0.pack", "compile": {"header": "Device/DS_CM3/Include/DS_CM3.h", "define": "DS_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.pdsc", "memory": {}, "debug": "SVD/DS_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC4333": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4330": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "SN32F774T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "Mini54XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F774S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ARMv8MML_DSP_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MKL04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F132H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F132H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051R4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMHA1E15AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1b/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1b/svd/ATSAMHA1E15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F051R6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV46F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F256VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F358VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MIMXRT1052xxxxB": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"arm/MIMXRT105x_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "arm/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1052DVL6B"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MIMXRT1052.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "600000000"}}, "EFM32G200F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G200F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG13P732F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U24FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1225FBD64/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "EFR32FG1P131F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F350CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "nRF51824_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32GG11B310F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MKV10Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "EFR32MG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P231F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S8730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8733": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8733.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AFA44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M451LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32HG320F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M452LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG840F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG840F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NANO100SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S8933": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8933.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NM1823ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S8930": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8930.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C19J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG232F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG232F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "A31G122": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536866816, 128]], "algorithm": {"A31G12x/Flashloader/A31G12x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G12x/Flashloader/A31G12x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G12x/Core/include/A31G12x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "A31G12x/SVD/A31G12x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "A31G123": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536866816, 128]], "algorithm": {"A31G12x/Flashloader/A31G12x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G12x/Flashloader/A31G12x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G12x/Core/include/A31G12x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "A31G12x/SVD/A31G12x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C129ENCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1345FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MCIMX7S5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "MKW41Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG232F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG232F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U4E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M451RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M052ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1100-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM4050": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM4x50.FLM": {"default": "1", "ramsize": null, "size": "0x7F000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM4050.h", "define": "__ADUCM4050__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x7F000"}}, "debug": "SVD/ADuCM4050.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "52000000"}}, "LPC54607J256BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EZR32HG220F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG320F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1857": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1850": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F101ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1853": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC18S50": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM0/Include/CMSDK_CM0.h", "define": "CMSDK_CM0"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TLE9861QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9861.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC18S57": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1549JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F450IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM4F211H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F211H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F450IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M058LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F450II": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC54618J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "MB9BF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1B131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF121J": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9B120J_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xJ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC20J18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P232F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F0008_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32MG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKV31F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F128VLL10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV31F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F52344_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21E19A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E19A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C129XKCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129XKCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F130C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F130C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3N00B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N00A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC54606J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM3H4FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2G38J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2HG4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HG4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NM1820LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC4108-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5762": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5762.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F102R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F102R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F038F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F102R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F767F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M481SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32ZG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4800-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F779II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32WG942F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG942F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1112FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52352": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK24FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN256VDC12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F25612.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F22366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKM33Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME54N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L051C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKL15Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6753": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6753.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG330F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3X4E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "NUC100RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M2S005": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "LPC11U34FBD48/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF141N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1B232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E1A12B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG230F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG230F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG330F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S57": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC43S50": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "EFR32BG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC140LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L021F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F144x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54016": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54016JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54016.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S8938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P233F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F413MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG14P733F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P733F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P733F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L485JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L485xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F413MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54606J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32L443CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F100ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F303C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAME51J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EZR32WG330F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG330F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F091RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F102RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G890F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G890F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S2276": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2276.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32ZG108F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1233C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1233C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM475FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9844-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE9844_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}, "Flash/TLE9844_2.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4700-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMC21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52253_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0516ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F1653_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1517JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG232F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG232F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F072RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2CC9L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F150C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33M6128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1343FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2GK8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A12FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4076FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F150C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3U4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG895F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG895F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F071VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF565K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG14V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14V/Include/em_device.h", "define": "EFR32FG14V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14V/EFR32FG14V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD51N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NANO100NE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF344N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1120DC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF322K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F410T8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TLE9877QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF322L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF322M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9360": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "M4TKLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKL46Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L062K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L062xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L062x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFR32FG1V132F32GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F32GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32HG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKL24Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S3654": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U14FET48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S3651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52341_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1251B": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA0G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF115R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3H2FSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F103T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG1B232F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5U91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5u91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451MSD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F103T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F723IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F101R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F50241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F101R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "XMC1302-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LM3S1651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM330FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM330_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F437VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A02UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F265J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1P332F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L073CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F350R4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F350R6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F122H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F350R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F170C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C2AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M453LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK53DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B520F128IQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1104UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F205RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L073CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F405ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4R5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW31Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG995F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F410RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9792": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9792.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG880F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG880F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM366FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SP32A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4SP_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4SP/sam4sp.h", "define": "__SAM4SP32A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4SP/ATSAM4SP32A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1P732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "Z32F12811ATS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK12DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32GG11B120F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F415ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F1654_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF156R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1316FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1V132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U14FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F247F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827YB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L162RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F051C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3HPFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG310F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG310F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMR21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF467R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F103ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C123GH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32L476ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF467N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F101RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM068FWXBG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M068.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Z32F06410AKS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG53N19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B540F64IQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "AC33M8128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3HNFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TMPM4G6F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG13P232F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P232F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P232F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F768F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123GH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC802M001JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32FG13P233F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P233F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P233F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C1297NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1297NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F745IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F745IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "IOTKit_ARMv8MBL": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MBL/Include/IOTKit_ARMv8MBL.h", "define": "IOTKit_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L152VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC200SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK20DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P132F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC824M201JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC824.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F105VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC54005": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54005JET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54005.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC802M001JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32F777ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM343FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S815": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s815.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD10D14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG51N18": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51N18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3N26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s3n26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG11B520F128GM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F248BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54616J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EFM32WG942F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG942F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129CNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC20E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F103RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF405R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "A31G111": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536867328, 128]], "algorithm": {"A31G11x/Flashloader/A31G11x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G11x/Flashloader/A31G11x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G11x/Core/include/A31G11x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "A31G11x/SVD/A31G11x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M4TKVE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L082KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12365_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F103RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2C28H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9AF156N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG14P232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SKEAZN32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "SN32F759F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J512UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF405N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L082KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1115FET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F358CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFA31N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TMPM362F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M362.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG842F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG842F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG280F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG280F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AFA41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4S16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B520F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472HG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "MB9BF429S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32LG330F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG330F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF429T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "M054ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M052LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F378RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG12P431F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L152R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M481SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC100LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV58F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "HT32F52220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32MG14P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B110F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "AC33GA256": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024]], "algorithm": {"AC33GA256/Flashloader/AC33GA256_CDFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33GA256\\Core\\include\\AC33GA256.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33GA256\\SVD\\AC33GA256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32JG12B500F1024IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120DB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H4FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A11FHN33/001": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1435": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005C00"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1435.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TMPM341FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM341_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "S6E2C2AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG360F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG360F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2H46E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG900F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG900F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG350F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG350F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini54TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LM3S5791": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5791.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H46G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2C39H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM3H4FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1320LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1320_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1320_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1320_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NM1320AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO103SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1202-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG13P732F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4800-E196x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM364F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M364.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ARMCM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC812M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F413RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F038G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MIMX8MD7xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "NUC120VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "K32W022S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W022S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MK20DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32L053R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L053R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1549JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M0564RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Musca": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [[2097152, 65536]], "algorithm": {"Flash/MT25QL512_DC.FLM": {"default": "1", "ramsize": "0x00020000", "size": "0x10040000", "ramstart": "0x20000000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.1.0.2.pack", "compile": {"header": "Device/Include/system_cmsdk_musca.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.pdsc", "memory": {}, "debug": "SVD/Musca.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F091CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450ZI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F405OE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32WG360F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG360F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMHA1G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1a/svd/ATSAMHA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG222F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F439NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F450ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MAX32652": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "M2S010": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "MAX32650": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MAX32651": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "nRF51801_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F439NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAML22N16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22N16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK70FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG295F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG295F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S32K142": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"addon_cmsis/Flash/S32K142_P256_2KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "platform/devices/S32K142/S32K142.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L072RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF321M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF321L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1547JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MK20DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO120LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MKE02Z64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C1236H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1236H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1112FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L051T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F413RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F301R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC824M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC824.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F301R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L072RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAME51N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NM1120FC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L051T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3H5FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC54101J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "S6E1A12C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L152RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1402-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG332F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32L152RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "NUC240SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC54114J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32LG330F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF218S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF218T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H743BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MB9AF131N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HC32F003C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F003.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.1.0.0.pack", "compile": {"header": "Device/Include/HC32F003.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32F003.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4TKRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32TG825F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG825F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128GQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKE02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "M0519LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F706BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F048G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG995F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1232C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1232C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MVF50NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMHA1E16AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1b/svd/ATSAMHA1E16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P432F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMC20J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D55GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F767VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M0518LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F031K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME53N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "ARMCM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "NANO112SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "AC30M1332": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4S2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32PG1B200F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NANO120KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM4G9F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM37AFSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M37A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF118S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF118T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC220SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMD21G15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F746VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B420F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F031E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC200LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6633": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6633.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG380F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG380F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF121M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG990F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG990F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C38L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG995F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG995F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F170R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM374FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M374.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF141L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF141M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3S1A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKL26Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32F146KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM3HMFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "N572F065": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\N572F065_v3.svd", "processor": {"clock": "48000000"}}, "LPC844M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "HT32F50220_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG11B820F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H44F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H44G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4A6ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2H44E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54113J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32LG940F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG940F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKW35Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO103LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F746VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L162VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E36FHN33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMC21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B540F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L031F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "BlueNRG-1": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG1.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x28000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.1.1.1.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x28000"}}, "debug": "SVD/BlueNRG1.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MCIMX7D3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NANO120SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "BlueNRG-2": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.1.0.0.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x40000"}}, "debug": "SVD/BlueNRG2.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MB9BF564L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO100ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF564K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F50230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF156M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "R-IN32M3-EC": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_EC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "AC33M4064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123AH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1402-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKL14Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "LPC802M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32PG1B200F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC122LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "HT32F5826": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F5826"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F5826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TM4C1299KCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1299KCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F756J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF312L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54608J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54608J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54608.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO130SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "HT32F1755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini54XFHC": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW20Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW20Z4.h", "define": "MKW20Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW20Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F058C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC4350": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MK64FN1M0VLL12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.2.3.0.pack", "compile": {"header": "platform/devices/fsl_device_registers.h", "define": "CPU_MK64FN1M0VLL12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "platform/devices/MK64F12/MK64F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC4353": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO102LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC4357": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MT7687F": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[268435456, 4096]], "algorithm": {"tools/keil/mt7687/7687_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt7687/Include/mt7687.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IRAM2": {"start": "0x00100000", "size": "0x00010000"}, "IROM1": {"start": "0x10000000", "size": "0x00200000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "192000000"}}, "TM4C1233E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKV42F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "LPC54101J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4502-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2DH5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F350K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NM1100FAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM343F10XBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV42F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "MKM14Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P131F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F401VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "Mini55TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKL34Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL34Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL34Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6G1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C3AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX6G3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6G2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM462F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54018": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54018JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54018.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32FG14P231F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC505YLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "S6E2C58L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1138": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1138.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AFA42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK60FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK60FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MCIMX6G0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32LG230F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK21DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1133": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1133.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "APOLLO512-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK50DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NANO130SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ARMCM23": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "QN9083A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F769AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC845M301JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAMC20G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG13P231F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG842F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG842F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKV56F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "NANO120LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM4F211E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F211E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U35FHI33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F745VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG225F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG225F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F767VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAM4LC2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F128GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F217ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F217ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2533": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2533.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32GG880F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG880F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG395F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG395F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F769BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL26Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4R5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F110E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F110E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L073VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "STM32L471VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAML21J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G9FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAML21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG942F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG942F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK28FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28F15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "LPC11U34FBD48/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HC32L110C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U34FHN33/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG322F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F50230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F52231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC230SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2HG6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1342FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HC32L150F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC4402-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini51FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMC20E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1F16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG330F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG330F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C4AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMDA1E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMG51G18": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51G18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L083VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1820ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G280F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G280F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F231H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F231H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM073FSDUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M073.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F405ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32ZG210F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32HG308F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG308F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1100-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AU9110LF3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/AU9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}, "Flash/AU9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/AU9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4LS4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC123SD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4LS4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F469AE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "APOLLO256-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L083VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG230F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG230F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NANO100KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO103ZD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "TMPM332FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C5AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M482LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFR32MG13P632F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M2S025": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "MKL24Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H5FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123SC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9D96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini58ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9877QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C1299NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1299NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M453VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4N8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM4N8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG13P932F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P932F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P932F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L162QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32PG12B500F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1313FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC200SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11A14FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG840F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG840F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF368M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1764": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG14P632F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P632F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P632F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G8F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2D55J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F048T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL25Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1765_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F207ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "PAC5220": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D31": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "NUC029FAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AE\\Include\\NUC029FAE.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NUC029AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "PAC5223": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NM1120EC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV10Z16xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P16_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.8.0.pack", "compile": {"header": "Device/Include/MKV10Z1287.h", "define": "MKV10Z64xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MKW21Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F427VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F450VI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M453RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF131M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF131L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F427VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3U1E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1313FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF131K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9BFD17S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "XMC1404-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BFD17T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKW22D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW22D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF567R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4LC4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG222F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32WG330F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF366K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL25Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S70": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "MB9BF567N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF567M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC120VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKM33Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "M058SZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32MG12P232F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F215ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "M484SIDAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LPC11U23FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG995F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG995F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F215ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FDH20/002": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMDA0G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1313FBD48/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L452CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF117S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "M453YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M452LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M0564LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F110H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F110H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L021G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4072FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK22FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12365_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S9D90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF617S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF617T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H753XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32GG11B820F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20J17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C4AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1301-Q040x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F2451BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U37FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32PG1B200F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32WG895F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG895F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VE3DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B520F128GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG14P732F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAME53J20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F417VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L431VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG309F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG309F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F070F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L486VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L031E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM13Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM13Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L031E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32LG280F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG280F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F733IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4315": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "QN9080A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "QN9080C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9080B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54102J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1402-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U13FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL43Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1512": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM3HMFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U36FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1100-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9BF518S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F042C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "RC10001": {"core": "Cortex-M0", "vendor": "RelChip:146", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.relchip.com/Keil/RelChip.RC10000.1.0.0.pack", "compile": {"header": "Device/Include/RC10001.h"}, "pdsc_file": "http://www.relchip.com/Keil/RelChip.RC10000.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD/RC10001.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "4000000"}}, "STM32L031K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK30DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L031K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MKM34Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32JG1B200F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKV58F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S6952": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6952.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4CP16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF155R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG13P732F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMG55G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL27Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMR21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B820F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6V7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32BG1B232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S2608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6V2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC804M101JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9BF521K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF142N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM072FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M072.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG230F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4367": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "ARMCM33_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EFM32LG395F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG395F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B540F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM372FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2CC8H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S1R26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG330F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG330F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B320F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C29L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M451MRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK22FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F042K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U35FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TC35678FXG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "TMPM367FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E1A11C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1112FHN24/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P832F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P832F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P832F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG13P632F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F50231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L471VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "APOLLO256-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1656": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1114FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG232F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG232F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1P133F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ARMCM33": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ADuCM361": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "ADuCM360": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM360.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32LG990F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG990F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P431F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P431F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P431F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F212E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F212E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG14P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM390FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM39x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG290F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG290F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MIMX8MQ6xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MKL04Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "N571P032": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N571E000.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\N571P032_v3.svd", "processor": {"clock": "23000000"}}, "TMPM367FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M483SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32L152QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5956": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5956.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TC35679IFTG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "SN32F757F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MVF51NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NN151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "NANO120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S5951": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5951.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF315M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32G890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1404-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1937": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1937.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4E8E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG230F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC4078FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F479VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L152VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK02FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "LM4F112C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F112C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4A6AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG842F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG842F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32PG1B200F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F102C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F111H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F111H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F190T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini55LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M481LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "XMC1201-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Z32F06423AKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF305N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F746ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F746ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG1P132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C1230H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1230H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MIMXRT1051xxxxB": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"arm/MIMXRT105x_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "arm/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1051DVL6B"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MIMXRT1051.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "600000000"}}, "HT32F0008_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32TG11B340F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "A31G112": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536867328, 128]], "algorithm": {"A31G11x/Flashloader/A31G11x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G11x/Flashloader/A31G11x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G11x/Core/include/A31G11x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "A31G11x/SVD/A31G11x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC822M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC822.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "NUC130VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B120F128GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V032F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V032F256GM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V032F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M052LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV31F512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F512VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MKV31F51212.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4S5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H5FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32LG230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F038E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C59L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4SA16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG230F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG230F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VMD18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "M0564LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F417IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LPC810M021FN8": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x00001000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/LPC810.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFR32FG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC123ZC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F122C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F122C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MVF50NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "EFR32BG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKE15Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMHA1G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1a/svd/ATSAMHA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MVF60NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "EFR32FG1V232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1B231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2C18J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1115JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1402-Q048x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129LNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129LNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG222F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32MG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MD7xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MB9BF505N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F102CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL16Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD48/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32F318C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM4G9F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54616J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S9B92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L432KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "CMSDK_CM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAML21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF116M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC220LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO110RE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32TG11B540F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK12DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1B21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1b21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E14FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F098CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM36BFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "PAC5210": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG11B540F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC126RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKW24D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW24D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF616S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F303VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK70FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF616T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32HG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32WG230F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG230F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2DH5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG11B420F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF618T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC120RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L452RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L452RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF618S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAME51N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC11E68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32LG995F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG995F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32JG1B100F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC220VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F350C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "SN32F236J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54618J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54618J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54618.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM366FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4E16E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4E16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1547JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32G800F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G800F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G800F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S67": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1232H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1232H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F105RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF154M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF154N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NANO102ZB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAM4S4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMV70J19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "GD32F330K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NANO120ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F401RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C129ENCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG110F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG110F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "AC30M1464": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1530VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B540F64IM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1654_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L081KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F031G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F0008_24QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32F031G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF154R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11C14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6ZXR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZXR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C32E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32E_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4C32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW40Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW40Z4.h", "define": "MKW40Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW40Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L073RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L021D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "version": "0.1.0", "STM32L073RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M453VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG980F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG980F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG980F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG980F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "K32W042S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W042S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG295F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG295F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BFD18T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL33Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD20J14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4402-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F746IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BFD16T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S2D93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s2d93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F131C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F131C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMHA1E14AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1b/svd/ATSAMHA1E14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "Mini51XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BFD16S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32GG11B520F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C38H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MK11DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F746IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG110F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1520RC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK51DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF566R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG14P231F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2HE6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF506N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG13P632F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF506R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC126VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F217VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC21J18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1519JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF566L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG230F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG230F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MKE04Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L476RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B110F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L476RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG14P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG332F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG332F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM4C4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1751": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1751.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK60DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF314M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F2755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B840F1024IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F318K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4504-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG390F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG390F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4337": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32L151CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV10Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "XMC1404-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11A13FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F232E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M452LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L475ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F239F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4370": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "EFM32TG210F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F705BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF428T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32L041K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK20FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO130KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF105R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF568R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG940F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG940F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L151C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F268F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112LVFHI33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMHA1G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "samha1a/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1a/svd/ATSAMHA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF568N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F358RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF568M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL13Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ARMSC300": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMSC300/Include/ARMSC300.h", "define": "ARMSC300"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F765BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1653_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32FG14P232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM380FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F120H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4076FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1404-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LS4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMDA1G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C129EKCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129EKCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32JG1B200F256GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L486QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK10DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC442JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "STM32L100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011K3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC100LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L011K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG210F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1439": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1439.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2DF5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ADuCM320i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320i.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF61NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NN151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "M451LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG940F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG940F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "nRF51822_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F412ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52354_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DH5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL82Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL82Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL82Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "96000000"}}, "EZR32WG230F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F205RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S10": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32PG1B200F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F205RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1810": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "NUC505DS13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1812": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1813": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1815": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1817": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L162RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2U93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s2u93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "NM1120TC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM036FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M036.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NM1520LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L162ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1231D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AFB44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC4088FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F407VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L041E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F429IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC130LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F121B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F121B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F2755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1120XC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC220LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC029TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1124JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x08000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F091VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L471JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L471JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM4G9FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MVF50NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S9C97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9c97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F098RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "M487KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F767NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B120F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM462F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MVF60NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "XMC4504-F144x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4R9I_EVAL.FLM": {"default": "0", "ramsize": null, "size": "0x04000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3S8B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EZR32WG230F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54605J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM074FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M074.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1302-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SSE-200-MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS3_SSE_200_BSP.1.0.0.pack", "compile": {"header": "Device/V2M-MPS3-SSE-200/SMM-SSE-200/Include/mps3_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS3_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS3_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V131F32GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F32GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EZR32LG230F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "Mini58TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746BE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EZR32WG230F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG360F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG360F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF368R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2C49J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF368N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4N16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "Mini57XDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32M140J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S8738": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8738.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ADuCM3027": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "ATSAMC21N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21N/ATSAMC21N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1311FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG390F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG390F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1635": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1635.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM3029": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "STM32F100VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MKW21Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F130H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F130H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F100VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "SN32F7651BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L476ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32TG11B320F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini54TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "K32W032S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W032S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F110B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F110B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9G97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9g97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F50231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C123BH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC130RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO130KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C5AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F469NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F415VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "Mini51TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32ZG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F373C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG330F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG330F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GM8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F072VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2G28H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM3HNFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF505R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "nRF52832_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "IOTKit_CM23": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM23/Include/IOTKit_CM23.h", "define": "IOTKit_CM23"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L433VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21J17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF115M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMC20G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini55ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F373CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M058SSAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F413VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M487SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "MB9BF168N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF168M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F405VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F439BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F765ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF168R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAME70N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFM32HG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2GM8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM475FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32WG230F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAM4N8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32WG332F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG332F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M485SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F101VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32H753VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32F101VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM383FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F301K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG14P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1960": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1960.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L496ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F52253_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F723VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F769BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF412R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMA5D33": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D33.svd", "processor": {"fpu": "DP_FPU"}}, "HC32F005C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F005.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.1.0.0.pack", "compile": {"header": "Device/Include/HC32F005.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32F005.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC123ZC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4200-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG110F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B540F64IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF412N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HC32L157KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMV70Q20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKL16Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SH32F205": {"core": "Cortex-M3", "vendor": "Sinowealth:149", "sectors": [[0, 2048]], "algorithm": {"Flash/SH32F2xx.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.sinowealth.com/ftp/tool/Arm32/Sinowealth.SH32Fxxx_DFP.1.0.0.pack", "compile": {"header": "Device/Include/sh32f2xx.h", "define": "SH32F2XX"}, "pdsc_file": "http://www.sinowealth.com/ftp/tool/Arm32/Sinowealth.SH32Fxxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\sh32f2xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AFA32L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA32M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG890F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG890F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F423ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKW01Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW01Z4.h", "define": "MKW01Z128xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKW01Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG12P431F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1100-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F120B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F120B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L157K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3N0B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S817": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s817.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M453VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "A33G526": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "A33G527": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LPC812M101JTB16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32L151VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P333F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L151R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM366FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF122K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3S4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG840F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG840F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3S4A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3N1B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L162VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG110F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F334C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF144M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF144L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F107VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F334C4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5K36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NANO120ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F479BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100KC3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32MG12P432F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32FG1P131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9AFA32N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO120KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO100NC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1N11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "R-IN32M4-CL2": {"core": "Cortex-M4", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [268435456, 131072]], "algorithm": {"Flash/R-IN32M4_MX25L6433F.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M4_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.1.0.1.pack", "compile": {"header": "Device/Include/RIN32M4.h", "define": "RIN32M4_CL2"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M4_CL2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG222F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HC32L110B4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F429NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1404-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F302K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M058LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF318S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFR32FG12P431F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S301": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s301.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S300": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s300.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F207VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F439AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B520F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1236E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1236E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMD21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21G18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1316FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1114FBD48/323": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32H743AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32JG12B500F1024GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "NM1120ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1N16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B820F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F205VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P433F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKM38Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM38Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_48LQFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1751": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F205VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG395F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG395F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC4312": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NUC505YO13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "MKM33Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_CM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC1825": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1827": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC54628J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54628.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LPC1820": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1823": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1822": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MCIMX7S3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "EFR32FG1P133F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG14P632F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK51DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9781": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9781.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL16Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1100-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1112FHI33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG322F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM4F132C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F132C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L071K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4R9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF367M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF367N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F411CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1100FBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG13P231F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L041F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F042G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L100R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM4G9FDXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO112SB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ARMCM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0/Include/ARMCM0.h", "define": "ARMCM0"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM3/Include/ARMCM3.h", "define": "ARMCM3"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EZR32WG330F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32M140F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S328": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s328.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S5T36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s5t36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL36Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M2351KIAAEES": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "EFM32LG380F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG380F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFR32FG13P232F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P232F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P232F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11C14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADSP-CM419F": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.1.3.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x11080000", "size": "0x00080000"}, "IRAM1": {"start": "0x200F0000", "size": "0x00008000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x11000000", "size": "0x00080000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L071KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L162RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC240LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "CMSDK_CM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM3/Include/CMSDK_CM3.h", "define": "CMSDK_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "ATSAMV71N20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MB9BF216S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NANO100KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EZR32LG230F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN512VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F51212.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6537": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6537.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9997": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9997.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG11B540F64GQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S2110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF114L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F1655": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32HG320F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32GG11B510F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N1A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1E14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MKL26Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL26Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9869QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9869.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAM3S4B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKV11Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32G890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L083CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F230E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F230E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54101J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L083CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F769F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SKEAZ64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "XMC1402-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F373R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F373RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S6918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMG54G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG900F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG900F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4E8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F048C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1125JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKL27Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F205ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C18L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKL43Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG222F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF129T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LPC1113FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF144N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK28FN2M0Axxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28FA15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0AVMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28FA15_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x34000000", "size": "0x080000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28FA15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "EFR32FG1V032F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V032F256GM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V032F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC200LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1P131F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2C19H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L072V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "TMPM4G8FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG12P231F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMG55J19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S612": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s612.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F732RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG332F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG332F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15BU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15BU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1231E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC131SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S617": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s617.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC804M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9AF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF50NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "M451MSC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F130C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "GD32F130C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG53G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E13FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG108F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B120F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F190R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32WG330F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3Z26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s3z26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F190R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD51G18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51G18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32TG108F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF522L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF522M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3N0A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MB9BF522K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F330C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "Mini51ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "MK27FN2M0Axxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27FA15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0AVMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27FA15_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x34000000", "size": "0x080000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27FA15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "TLE9867QXW20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F50231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F50230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L4A6VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F330CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMV70J20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F756NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M451SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG230F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG230F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L452CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF132L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32HG309F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG309F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF132K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL13Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG110F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4300-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4300_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4300c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4300_series/Include/XMC4300.h", "define": "XMC4300_F100x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x0FFC0"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4300.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S3739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC4500-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC442RI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M0564RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM470FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F429II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F405RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F768AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0564VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKV46F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F256VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "NM1330LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F405RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2C38J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F405RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1402-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK65FX1M0xxx18WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L451VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM330FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L451VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK63FN1M0xxx12WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1301-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32HG310F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG310F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32FG13P231F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5R36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F50231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F777II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMC20E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF316M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL05Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F111E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F111E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M052LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG395F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG395F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5P31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMCM33_DSP_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MIMXRT1021xxxxx": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096]], "algorithm": {"arm/MIMXRT1021_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1021_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1021DAG5A"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1021_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x020000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MIMXRT1021.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "500000000"}}, "MK65FN2M0xxx18WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "MKL17Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG940F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG940F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M484SGAAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC120RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL33Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L433CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C1232E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1232E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B820F2048GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112RB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD51J20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "HT32F52241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F120E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32PG12B500F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54113J128": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "nRF52832_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F302ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC4074FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F235J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52331": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S310": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s310.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MK20DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S316": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s316.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S317": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s317.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LPC11E37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S315": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s315.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F207IF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK22DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF415R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMDA1G14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1G14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TMPM3H6FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG842F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG842F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1114FBD48/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Mini54ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M452SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L011E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM341FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM341_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "NUC121LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9842-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285249536, 4096]], "algorithm": {"Flash/TLE9842_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11009000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9842_2.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0xA000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52354_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1226FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32F030C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG210F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MKV44F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD21E16BU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16BU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P332F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG842F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG842F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F030C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG110F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1833": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1830": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MKW21D256xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00010000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1837": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11D14FBD100/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11D14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LPC18S30": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MKW36Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S37": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F22366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F0008": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK51DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK11DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1402-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71N21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71N21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F0006": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL14Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF117T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F437IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "nRF52840_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\nrf52840.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F745ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1200-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMS70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F446ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M058LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG940F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG940F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H5FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F412VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "NANO110SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F410R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4700-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM370FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKE02Z16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD51N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L041G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442RG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NANO102ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S818": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s818.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD10C14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG54N19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F042F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MM32x031": {"core": "Cortex-M0", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x031_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.1.0.0.pack", "compile": {"header": "Device/Include/MM32x031.h", "define": "MM32x031"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/MM32x031.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B540F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S2671": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2671.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1315FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S2678": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2678.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F745ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1824FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0519LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L4S5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC11U67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F401CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401CD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NUC120VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMV71J20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MK65FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "Generic_Mini51_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F042T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32F003C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F003.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.1.0.0.pack", "compile": {"header": "Device/Include/HC32F003.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32F003.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM32Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM32Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG13P733F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P733F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P733F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L083RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M451RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52344": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM46BF10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM46B_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}, "IRAM2": {"start": "0x20080000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M46B.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F479BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5Y36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s5y36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9790": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9790.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F405VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC120RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L052C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F411VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM470FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1114FHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L052C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF366R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EZR32HG320F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4800-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKV30F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L471ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L471ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1317FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1225FBD48/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC1202-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1V132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M483KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LM3S828": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s828.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini57EDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MVF60NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "EFM32TG11B540F64GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF366N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1958": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1958.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF366L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF366M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG330F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG330F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG13P732F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF60NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF306N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F107F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F766BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC832M101FDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC83x.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F078VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF306R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "CMSDK_CM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4_FP.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "ADuCM320": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4700-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM383FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L051C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "M4TKLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4500-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9879QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F101T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MK60FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG360F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG360F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1112JHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9BN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKE06Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "Mini57FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52344_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H0FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H1FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B340F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1302-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DF5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S5D91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO130SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32LG360F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG360F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2C49H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M4LEDLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "AC30M1432": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C48H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21E17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F755J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF324L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG14P733F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P733F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P733F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32PG1B100F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO110RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32WG890F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG890F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1230E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1230E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2DF5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4CMS32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMS32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMDA1E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F105V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini52ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAME53J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME53J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32LG390F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG390F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32PG12B500F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1202-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG14P732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M487JIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32JG12B500F1024IL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG390F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG390F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MAX32660": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32660.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32660.flash": {"default": "0", "ramsize": "0x00018000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32660.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32660/Include/max32660.h", "define": "MAX32660"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32660.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MAX32660/max32660.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "NANO110KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC54113J128BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKW36A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD51J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFR32FG1V131F32GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F32GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1114LVFHN24/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U35FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1100DBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1302-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M058SFAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1518JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC54605J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "HT32F52354_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L431RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M2351KIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "EFM32LG332F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG332F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F091CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32JG1B200F256IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF414R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG380F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG380F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF414N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMS70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L486RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9877QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "M452YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M451MLC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG14P231F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NANO100LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32MG1B732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK50DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1301-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL43Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL43Z4.h", "define": "MKL43Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL43Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MQ6xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "EFM32GG11B510F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM333FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG295F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG295F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NM1100XBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F745VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32WG942F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG942F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFR32FG1P131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG13P632F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32FG1P131F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2CC9H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKE15Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1767": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF514R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAM4N16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SN32F767BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B340F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71Q21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKS22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1200TAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NM1530VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32L110C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MKE14F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG11B510F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC123LD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TM4C123BH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F328C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "Mini58FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F212H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F212H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM4G8FDXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3HMFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG295F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG295F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TMPM4G7FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1519JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S1165": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1165.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F030R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1162": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1162.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2HE6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L082CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F417ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F12365": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NANO112RC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F768BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S9U92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B510F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9U96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G222F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G222F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4400-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MKL17Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5662": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5662.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L011D3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L476QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMHA1G15AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1ab/svd/ATSAMHA1G15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F429IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L052R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F401CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "MK53DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK21DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71J19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32TG225F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG225F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3S8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "STM32L052R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F777NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7652BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC200LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32H753BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32PG1B200F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B120F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FBD100": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3J26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3j26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3U2E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U2E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32GG11B840F1024GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P133F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S8630": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8630.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Generic_Nano100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "NUC505DLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1226FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32L496VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F765IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7741J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK81FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK81F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK81FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK81F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK81F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "STM32F303C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV71J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C39J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF518T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "SKEAZN64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG11B510F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1765_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1B131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1B632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ISD9130": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "MB9BF365L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF365K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG880F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG880F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF155N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1656_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TLE9871QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9871.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF155M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "Mini52ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M451VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG840F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG840F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG13P932F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P932F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P932F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC4088FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058SLAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S102": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s102.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S101": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "S6E2D55G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL27Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0516ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC54114J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F733VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MK40DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x0008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC120LD2DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC122SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "M453VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG1V131F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG1B132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2CC8L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4CMP16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P233F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P233F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P233F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1227FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "M451LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B840F1024IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B520F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P732F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F207IC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LS8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F401RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32WG395F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG395F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108HB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG1B132F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1302-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG232F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG232F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54605J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKV30F64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMD21E16L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM369FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC20J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF112K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKE02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "arm/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4CP16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16B_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M2S090": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "LM3S812": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52342": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAME53J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LM4F121C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F121C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC140RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAME53N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M054LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO120LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NUC120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H6FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M054LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1114FN28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F427IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMV70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F417ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9BF165K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMDA1E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF165L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3H6FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C1237H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG108F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG360F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG360F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAML21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM376FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA0J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG990F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG990F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MWPR1516xxx": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKPR1516_P16KB.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MWPR1516.h", "define": "MWPR1516xxx"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MWPR1516.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54101J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG1B232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451MLD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CCAJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F52231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG11B820F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C1AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1110FD20": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x1000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0400"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1200LAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW41Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F413ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMV71J21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71J21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKE06Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "NUC200VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B120F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV70N20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM3HQFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ARMCM33_DSP_FP_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F334R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG14P532F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P532F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P532F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F031C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4S8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C59J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD51P20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F765NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32G842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B120F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG12B500F1024GL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F070CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2939": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2939.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD51P19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M0516ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF515N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF515R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG330F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00002000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G8FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMV71Q20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "M482LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F429BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M451LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S5P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5C51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG380F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG380F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5632": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG14P733F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P733F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P733F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC54606J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F303ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L443VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F150C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM411F20XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768], [0, 32768]], "algorithm": {"Flash/TMPM41xA_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM41xB_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM411_unitB.h", "define": "TMPM411F20XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20008000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54102J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG12P231F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P231F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P231F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK20DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMC21J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG14P233F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P233F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM330FDWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54616J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32WG330F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG330F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TC35679FSG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "HT32F12345_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F746BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5D51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC100LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F247BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2GK8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4800-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L476VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HC32L110C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF468R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMD20E17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S3W26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s3w26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1111FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B840F1024GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1B632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF468M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF468N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG395F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG395F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1R21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "RS14100_1MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_1MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0xEE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.2.pack", "compile": {"header": "Driver/Common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0xEE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF565L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F469ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1401-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B520F128IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini52XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC140RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1290NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C123FH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123FH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC122SC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM3N2A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F237F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1621": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1621.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1150": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1150.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1625": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1625.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF417S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1315FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S8530": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8530.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M453RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF417T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S8538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG842F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG842F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F248F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL33Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GD1": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GD1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L462RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG14P632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L011G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L496AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L011G3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD21G15L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21G15L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1E14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F765ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M0516ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC4072FET80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG822F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG822F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG332F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG332F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M0516LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F767ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32ZG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG380F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG380F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F32GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F32GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4800-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKV44F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "TMPM4G8FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F52243_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F350G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ISD9361": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9300_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9300_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9300_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "S6E2D55JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1D21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M482SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LM3S1D26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "GD32F350G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F212H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMV71J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F2755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F769IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L475RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32G840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM4G7F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L475RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "IOTKit_ARMv8MML": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MML/Include/IOTKit_ARMv8MML.h", "define": "IOTKit_ARMv8MML"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1J16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1J11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC122LC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "EFM32HG210F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG210F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S2616": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2616.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1656_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1823LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC812M101JD20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S1Z16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s1z16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG330F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4500-E144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1P132F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKL36Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM373FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M373.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAML21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL27Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1317FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M2S150": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "STM32L071VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TLE9843-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285261824, 4096]], "algorithm": {"Flash/TLE9843_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100C000"}, "Flash/TLE9843_2.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0D000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L071VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L051K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC126LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW35A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1655_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L051K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DH5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM4G9FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32MG1P132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L4R7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LS8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LS2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G9F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F098VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54113J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32H743ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAMDA0J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC1114FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L4R9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F746NE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG14P231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32ZG110F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F769AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F405OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG230F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P632F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG380F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG380F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32ZG110F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S808": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s808.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG230F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F22366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC11U14FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21J18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL17Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F072R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F230H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F230H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1237E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF364K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF364L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F215RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D42": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D42.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F215RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "nRF52810_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf52810.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "TM4C1237E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S6911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD51G19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51G19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L072VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F469II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M483SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC120LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5P56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H14G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F150K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S32K148": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"addon_cmsis/Flash/S32K148_P1536_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x00000000"}, "addon_cmsis/Flash/S32K148_D512_4KB_SEC.FLM": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x0001F000"}, "IRAM2": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "platform/devices/S32K148/S32K148.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32F469IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKL33Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1403-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "HC32L150FA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMA5D44": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D44.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L4A6QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D41": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D41.svd", "processor": {"fpu": "DP_FPU"}}, "TMPM3HQFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D43": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D43.svd", "processor": {"fpu": "DP_FPU"}}, "EFM32GG290F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG290F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFR32MG1P632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M0516LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52243": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL16Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F407RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC11U24FHI33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L433RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LC2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKL17Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC472KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C123BH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F130F8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM342FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM342_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00009000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1402-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114JHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD21E15L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130F4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG11B120F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F130F6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M481ZIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "TMPM36BF10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040800"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S9971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG825F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG825F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9AF111K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF111N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F405RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L4S5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK12DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330F8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1201-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AC33M3064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330F4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2948": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2948.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9D81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F407ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO110RC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F429BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32WG330F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1202-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG330F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MIMX8MQ5xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ5DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ5.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "EFM32GG232F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG232F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F103R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1816": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1816.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F437VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MVF61NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NS151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "STM32F107VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM343FEXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_768.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC240LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG295F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG295F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F52352_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM3H1FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF416T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3HMFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF416R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF416S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1112FD20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD20E18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF342M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "SN32F249F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F410TB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG108F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32LG330F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H6FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1968": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1968.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF416N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EZR32LG330F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG390F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ML630Q466": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q466.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/ML630Q466.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ML630Q464": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q464.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/ML630Q464.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F051K8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F051K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4074FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F051K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1330LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1330_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF217T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF217S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMV70N19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32FG1P132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK27FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27F15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "MB9BF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HNFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32BG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000B800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF516N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2G38H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TM4C1233H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG11B340F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F103RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F107RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F107RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1518JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1548JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM4F210H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F210H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-T038x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF418S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2C28L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF418T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S32K146": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K146_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000F000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "platform/devices/S32K146/S32K146.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "SN32F263X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S32K144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K144_P512_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "platform/devices/S32K144/S32K144.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L475QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L475QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM4F112H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54605J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LM3S1637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Z32F38412ALS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 256]], "algorithm": {"Flash/Z32F3841.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F3841.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F3841.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MK10DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F112H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54618J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32F429VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini52TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC1112LVFHN24/003": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F22366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKL03Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S37": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "XMC1202-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Generic_NUC100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MIMX8MQ7xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "LPC845M301JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFR32FG1V131F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F50241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKMP256_2KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34Z7.h", "define": "MKM34Z256xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKM34Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32WG280F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG280F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM383FWEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B200F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG330F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK21FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F030F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG990F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F415RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9AFA41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL15Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG330F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG330F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VMD18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM330FYWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B540F64GM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9AFA41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2HG6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F413CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "S6E2C2AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F170C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL25Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1W16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s1w16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M484KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F733ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L031G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5656": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5656.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F238F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L031G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U24FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2793": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2793.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1401-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MBL/Include/CMSDK_ARMv8MBL.h", "define": "CMSDK_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F469VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C58H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "S6E2C3AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S628": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s628.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG895F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG895F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F042C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F469AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMS70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "NUC120LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "APOLLO512-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "NUC130RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P332F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32G200F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G200F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL46Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1752": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM3H6FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1756": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1754": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L152RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011F3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1759": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1758": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1342FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L011F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ARMCA9": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA9/Include/ARMCA9.h", "define": "ARMCA9"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM23_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC1111FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5737": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5737.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5732": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5732.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMCA5": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA5/Include/ARMCA5.h", "define": "ARMCA5"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M0518LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCA7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA7/Include/ARMCA7.h", "define": "ARMCA7"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M452VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52331_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9843QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9843_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9843.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM4G8F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM4F132E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F132E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "SKEAZN8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/SKEAZN84.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S8962": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8962.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4LEDRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F413ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32GG11B510F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F1765_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1100-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2D35JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG11B340F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37FBD48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5G51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA1J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LM3S2730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "RS14100_4MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_4MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x3EE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.2.pack", "compile": {"header": "Driver/Common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0x3EE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM3S2A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "HT32F12365_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S2739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK21DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MAX32630": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32630.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.0.0.1.pack", "compile": {"header": "Libraries/Device/Maxim/MAX3263X/Include/max3263x.h", "define": "TARGET=MAX32631"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32630/max32630.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32631": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32630.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.0.0.1.pack", "compile": {"header": "Libraries/Device/Maxim/MAX3263X/Include/max3263x.h", "define": "TARGET=MAX32631"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32630/max32630.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MB9BF329T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF329S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK11DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1227FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S6618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54102J256": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG1P132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM367FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HPFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1201-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1P132F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G8F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC126RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF167R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F373V8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U36FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F111C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F111C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM366FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2139": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2139.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "EFR32FG12P231F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKW30Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW30Z4.h", "define": "MKW30Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW30Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P532F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P532F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P532F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF167N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF167M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S6100": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "S6E2GH6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2GH6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM4S2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG108F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC834M101FHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC83x.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAM3X8H": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8H.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "MKL15Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DF5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM3X8E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAM3X8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1292NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12345": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M0516LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F110C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F110C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F373VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG980F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG980F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FDH20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H2FUQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F407IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32HG321F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG321F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F407IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFR32MG1P231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1115FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK22FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN128VMP10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG320F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2C39L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B310F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF318T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL05Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B120F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG332F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SD16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "XMC4800-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "NANO120SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1302-T028x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-T028x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ND2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2GH8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF216T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2GH8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK50DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TC35678FSG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "LM3S6432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF129S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LM3S618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1821FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S613": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s613.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF517S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF517T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9D92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S615": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s615.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L486ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M4LEDRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F479NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P333F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1626": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1626.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG11B140F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1627": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1627.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J512UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM3SD8B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3SD8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAMC21J17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F301C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ARMCM0P_MPU": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MB9BF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2CCAL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAML21E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG332F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG332F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C1AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2CCAH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4A6RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF316S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF316R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF316T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9L97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F103CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AMAPH1KK-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1113FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L162RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF500R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M481ZGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32JG1B200F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F722VC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F722VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32BG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG11B520F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC845M301JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "TMPM475FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF500N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF305R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F405VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMC21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M482SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32TG11B120F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F120C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F120C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG290F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG290F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11E14FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1294NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1311FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG995F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG995F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5C56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F103ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG12P433F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG980F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG980F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L451RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32H753AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFR32MG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAM4CMP8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM361FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LPC11U12FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32H753AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MKV31F256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKV31F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L496QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21G17AU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF467M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC1302-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMHA1G16AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1ab/svd/ATSAMHA1G16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG11B320F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F101RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32GG11B840F1024GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N4B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x06000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3N/ATSAM3N4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC54114J256": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54114J256UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54114_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S2918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK80FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK80FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK80F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "LM3S1607": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1607.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F439VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK50DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM330FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MIMX8MD6xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "STM32F302VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HC32F005C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F005.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.1.0.0.pack", "compile": {"header": "Device/Include/HC32F005.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32F005.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F429AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "R-IN32M3-CL": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_CL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F302VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F205ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F769NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1402-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L442KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L442xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1548JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF367R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1655_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21G17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33_FP": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "NUC120RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG320F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC4400-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NANO100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG940F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG940F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F350G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "STM32F103T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM4G9F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MK10DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK10DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini51ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMD20G15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446MC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "CMSDK_ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TM4C1237D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM375FSDMG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M375.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM3N0C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1J15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LPC11E66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52354_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG11B320F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1202-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1113FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32HG320F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1113FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L041C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKE04Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L041C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini52XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM4G7FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMS70N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100ND3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F398VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F732ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM4F130E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F130E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1345FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM363F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M363.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S5651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F732IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5652": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5652.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F429VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF112L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HC32M140KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32M140KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4078FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H2FWQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F078RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM462F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG12P431F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM369FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF51NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NS151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S8971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8970": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8970.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1230D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1230D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HC32L150JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11E67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAME54P20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "XMC1100-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MM32x103": {"core": "Cortex-M3", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x103_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MM32x103.h", "define": "MM32x103_MD"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/MM32x103.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NM1100XAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG230F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H743XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "LPC1113FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1401-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC822M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC822.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F479NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MAX32621": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32620.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32620.flash": {"default": "0", "ramsize": "0x00020000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.1.0.2.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32620/Include/max32620.h"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32620/max32620.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32620": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32620.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32620.flash": {"default": "0", "ramsize": "0x00020000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.1.0.2.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32620/Include/max32620.h"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32620/max32620.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32626": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32625.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32625.flash": {"default": "0", "ramsize": "0x00028000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.1.0.0.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32625/Include/max32625.h", "define": "MAX32626"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MAX32625/max32625.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32625": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32625.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32625.flash": {"default": "0", "ramsize": "0x00028000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.1.0.0.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32625/Include/max32625.h", "define": "MAX32626"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MAX32625/max32625.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAML21J17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1343FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG280F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F437AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ISD9341": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "EZR32LG230F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM470FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9340": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "Generic_M051_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123FE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123FE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32L150J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1317FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1H11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1H16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMV70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1347FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2410": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2410.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}} \ No newline at end of file From afc0a28cc50223436b08f18a29b64f08b9154f8a Mon Sep 17 00:00:00 2001 From: ccli8 Date: Wed, 20 Jun 2018 10:35:47 +0800 Subject: [PATCH 46/95] Support thread-safety with ARMC6 1. Define RTX_NO_MULTITHREAD_CLIB to provide Mbed-specific multi-thread support for ARM/ARMC6 2. All overridden _mutex_xxx functions are declared with __USED to avoid excluded by linker NOTE: Microlib doesn't support multi-thread --- rtos/TARGET_CORTEX/mbed_boot.c | 81 ++++++++++++++++++- .../rtx5/RTX/Config/RTX_Config.h | 5 ++ 2 files changed, 83 insertions(+), 3 deletions(-) diff --git a/rtos/TARGET_CORTEX/mbed_boot.c b/rtos/TARGET_CORTEX/mbed_boot.c index cb4f1b4e35f..c0d750e9a18 100644 --- a/rtos/TARGET_CORTEX/mbed_boot.c +++ b/rtos/TARGET_CORTEX/mbed_boot.c @@ -423,6 +423,60 @@ void __rt_entry (void) { mbed_start_main(); } +#if defined(RTX_NO_MULTITHREAD_CLIB) + +#define LIBSPACE_SIZE 96 + +//lint -esym(714,__user_perthread_libspace,_mutex_*) "Referenced by C library" +//lint -esym(765,__user_perthread_libspace,_mutex_*) "Global scope" +//lint -esym(9003, os_libspace*) "variables 'os_libspace*' defined at module scope" + +// Memory for libspace +static uint32_t os_libspace[OS_THREAD_LIBSPACE_NUM+1][LIBSPACE_SIZE/4] \ +__attribute__((section(".bss.os.libspace"))); + +// Thread IDs for libspace +static osThreadId_t os_libspace_id[OS_THREAD_LIBSPACE_NUM] \ +__attribute__((section(".bss.os.libspace"))); + +// Check if Kernel has been started +static uint32_t os_kernel_is_active (void) { + static uint8_t os_kernel_active = 0U; + + if (os_kernel_active == 0U) { + if (osKernelGetState() > osKernelReady) { + os_kernel_active = 1U; + } + } + return (uint32_t)os_kernel_active; +} + +// Provide libspace for current thread +void *__user_perthread_libspace (void) { + osThreadId_t id; + uint32_t n; + + if (os_kernel_is_active() != 0U) { + id = osThreadGetId(); + for (n = 0U; n < (uint32_t)OS_THREAD_LIBSPACE_NUM; n++) { + if (os_libspace_id[n] == NULL) { + os_libspace_id[n] = id; + } + if (os_libspace_id[n] == id) { + break; + } + } + if (n == (uint32_t)OS_THREAD_LIBSPACE_NUM) { + (void)osRtxErrorNotify(osRtxErrorClibSpace, id); + } + } else { + n = OS_THREAD_LIBSPACE_NUM; + } + + //lint -e{9087} "cast between pointers to different object types" + return (void *)&os_libspace[n][0]; +} + /* ARM toolchain requires dynamically created mutexes to enforce thread safety. There's up to 8 static mutexes, protecting atexit, signalinit, stdin, stdout, stderr, stream_list, fp_trap_init and the heap. Additionally for each call to fopen one extra mutex will be @@ -438,8 +492,13 @@ typedef void *mutex; #define OS_MUTEX_STATIC_NUM 8 mutex _static_mutexes[OS_MUTEX_STATIC_NUM] = {NULL}; mbed_rtos_storage_mutex_t _static_mutexes_mem[OS_MUTEX_STATIC_NUM] = {NULL}; - -int _mutex_initialize(mutex *m) + +//lint -save "Function prototypes defined in C library" +//lint -e970 "Use of 'int' outside of a typedef" +//lint -e818 "Pointer 'm' could be declared as pointing to const" + +/* Initialize mutex */ +__USED int _mutex_initialize(mutex *m) { osMutexAttr_t attr; memset(&attr, 0, sizeof(attr)); @@ -485,7 +544,22 @@ int _mutex_initialize(mutex *m) return 1; } -void _mutex_free(mutex *m) { +/* Acquire mutex */ +__USED void _mutex_acquire(mutex *m) { + if (os_kernel_is_active() != 0U) { + (void)osMutexAcquire(*m, osWaitForever); + } +} + +/* Release mutex */ +__USED void _mutex_release(mutex *m) { + if (os_kernel_is_active() != 0U) { + (void)osMutexRelease(*m); + } +} + +/* Free mutex */ +__USED void _mutex_free(mutex *m) { mutex *slot = NULL; core_util_critical_section_enter(); for (int i = 0; i < OS_MUTEX_STATIC_NUM; i++) { @@ -507,6 +581,7 @@ void _mutex_free(mutex *m) { } +#endif /* RTX_NO_MULTITHREAD_CLIB */ #endif /* ARMC */ #elif defined (__GNUC__) /******************** GCC ********************/ diff --git a/rtos/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h b/rtos/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h index 4ba2de85ca3..2050b01ec2b 100644 --- a/rtos/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h +++ b/rtos/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h @@ -404,6 +404,11 @@ #define OS_THREAD_LIBSPACE_NUM OS_THREAD_NUM #endif + +// Don't adopt default multi-thread support for ARM/ARMC6 toolchains from RTX code base. +// Provide Mbed-specific instead. +#define RTX_NO_MULTITHREAD_CLIB + //------------- <<< end of configuration section >>> --------------------------- #endif // RTX_CONFIG_H_ From 7efa041fcbbb0ef6c43c1db2a58d9f09326c9dee Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Teppo=20J=C3=A4rvelin?= Date: Tue, 12 Jun 2018 12:45:53 +0300 Subject: [PATCH 47/95] Cellular: added greentea tests for CellularNetwork. --- .../TESTS/api/cellular_network/main.cpp | 418 ++++++++++++++++++ .../framework/AT/AT_CellularNetwork.cpp | 55 ++- .../framework/AT/AT_CellularNetwork.h | 2 +- 3 files changed, 445 insertions(+), 30 deletions(-) create mode 100644 features/cellular/TESTS/api/cellular_network/main.cpp diff --git a/features/cellular/TESTS/api/cellular_network/main.cpp b/features/cellular/TESTS/api/cellular_network/main.cpp new file mode 100644 index 00000000000..bad4f268810 --- /dev/null +++ b/features/cellular/TESTS/api/cellular_network/main.cpp @@ -0,0 +1,418 @@ +/* + * Copyright (c) 2018, Arm Limited and affiliates. + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); + * you may not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + + +#if !defined(MBED_CONF_NSAPI_PRESENT) +#error [NOT_SUPPORTED] A json configuration file is needed. Skipping this build. +#endif + +#include "CellularUtil.h" // for CELLULAR_ helper macros +#include "CellularTargets.h" + +#ifndef CELLULAR_DEVICE +#error [NOT_SUPPORTED] CELLULAR_DEVICE must be defined +#endif + +#ifndef MBED_CONF_APP_CELLULAR_SIM_PIN +#error [NOT_SUPPORTED] SIM pin code is needed. Skipping this build. +#endif + +#include "greentea-client/test_env.h" +#include "unity.h" +#include "utest.h" + +#include "mbed.h" + +#include "AT_CellularNetwork.h" +#include "CellularConnectionFSM.h" +#include "CellularDevice.h" +#include "../../cellular_tests_common.h" +#include CELLULAR_STRINGIFY(CELLULAR_DEVICE.h) + +#define NETWORK_TIMEOUT (180*1000) + +static UARTSerial cellular_serial(MDMTXD, MDMRXD, MBED_CONF_PLATFORM_DEFAULT_SERIAL_BAUD_RATE); +static EventQueue queue(8 * EVENTS_EVENT_SIZE); +static rtos::Semaphore network_semaphore(0); +static CellularConnectionFSM cellular; +static CellularConnectionFSM::CellularState cellular_target_state; +static CELLULAR_DEVICE *device; +static CellularNetwork* nw; + + +static bool fsm_callback(int state, int next_state) +{ + if (next_state == cellular_target_state) { + TEST_ASSERT(network_semaphore.release() == osOK); + return false; + } + return true; +} + +// test methods that are already run in state machine (CellularConnectionFSM) but as it might change +// we wan't to run these 'manually' also +static void test_network_interface_fsm() +{ +#if defined (MDMRTS) && defined (MDMCTS) + cellular_serial.set_flow_control(SerialBase::RTSCTS, MDMRTS, MDMCTS); +#endif + device = new CELLULAR_DEVICE(queue); + TEST_ASSERT(device != NULL); + + CellularNetwork* nw = device->open_network(&cellular_serial); + TEST_ASSERT(nw != NULL); + TEST_ASSERT(nw->init() == NSAPI_ERROR_OK); + + delete device; + device = NULL; +} + +static void init_network_interface() +{ + cellular.set_serial(&cellular_serial); + TEST_ASSERT(cellular.init() == NSAPI_ERROR_OK); + cellular.set_callback(&fsm_callback); + TEST_ASSERT(cellular.start_dispatch() == NSAPI_ERROR_OK); + cellular.set_sim_pin(MBED_CONF_APP_CELLULAR_SIM_PIN); +#ifdef MBED_CONF_APP_APN + CellularNetwork *network = cellular.get_network(); + TEST_ASSERT(network->set_credentials(MBED_CONF_APP_APN) == NSAPI_ERROR_OK); +#endif + cellular_target_state = CellularConnectionFSM::STATE_REGISTERING_NETWORK; + TEST_ASSERT(cellular.continue_to_state(cellular_target_state) == NSAPI_ERROR_OK); + TEST_ASSERT(network_semaphore.wait(NETWORK_TIMEOUT) == 1); +} + + +static bool get_network_registration(CellularNetwork::RegistrationType type, + CellularNetwork::RegistrationStatus &status, bool &is_registered) +{ + is_registered = false; + nsapi_error_t err = nw->get_registration_status(type, status); + TEST_ASSERT(err == NSAPI_ERROR_OK || err == NSAPI_ERROR_UNSUPPORTED); + + switch (status) { + case CellularNetwork::RegisteredRoaming: + case CellularNetwork::RegisteredHomeNetwork: + is_registered = true; + break; + case CellularNetwork::RegisteredSMSOnlyRoaming: + case CellularNetwork::RegisteredSMSOnlyHome: + case CellularNetwork::RegisteredCSFBNotPreferredRoaming: + case CellularNetwork::RegisteredCSFBNotPreferredHome: + case CellularNetwork::AttachedEmergencyOnly: + case CellularNetwork::RegistrationDenied: + case CellularNetwork::NotRegistered: + case CellularNetwork::Unknown: + case CellularNetwork::SearchingNetwork: + default: + break; + } + return true; +} + +static bool is_registered() +{ + CellularNetwork::RegistrationStatus status; + bool is_registered = false; + + for (int type = 0; type < CellularNetwork::C_MAX; type++) { + if (get_network_registration((CellularNetwork::RegistrationType) type, status, is_registered)) { + if (is_registered) { + break; + } + } + } + + return is_registered; +} + +static void nw_callback(nsapi_event_t ev, intptr_t intptr) +{ +} + +static void test_network_registration() +{ + cellular.get_device()->set_timeout(10*1000); + nw = cellular.get_network(); + TEST_ASSERT(nw != NULL); + + nw->attach(&nw_callback); + + bool success = false; + for (int type = 0; type < CellularNetwork::C_MAX; type++) { + if (!nw->set_registration_urc((CellularNetwork::RegistrationType)type, true)) { + success = true; + } + } + // each modem should support at least one registration type + TEST_ASSERT(success); + + int sanity_count = 0; + while (is_registered() == false) { + if (sanity_count == 0) { + TEST_ASSERT(nw->set_registration() == NSAPI_ERROR_OK); + } + sanity_count++; + wait(2); + TEST_ASSERT(sanity_count < 60); + } + + // device was registered right away, test set_registration call + if (sanity_count == 0) { + TEST_ASSERT(nw->set_registration() == NSAPI_ERROR_OK); + } + + CellularNetwork::NWRegisteringMode reg_mode = CellularNetwork::NWModeDeRegister; + TEST_ASSERT(nw->get_network_registering_mode(reg_mode) == NSAPI_ERROR_OK); + TEST_ASSERT(reg_mode == CellularNetwork::NWModeAutomatic); +} + +static void test_attach() +{ + TEST_ASSERT(nw->set_attach() == NSAPI_ERROR_OK); + + CellularNetwork::AttachStatus status; + TEST_ASSERT(nw->get_attach(status) == NSAPI_ERROR_OK); + TEST_ASSERT(status == CellularNetwork::Attached); +} + +static void test_activate_context() +{ + TEST_ASSERT(nw->activate_context() == NSAPI_ERROR_OK); +} + +static void test_connect() +{ + TEST_ASSERT(nw->connect() == NSAPI_ERROR_OK); + nsapi_connection_status_t st = nw->get_connection_status(); + TEST_ASSERT(st == NSAPI_STATUS_GLOBAL_UP); +} + +static void test_credentials() +{ + TEST_ASSERT(nw->set_credentials(NULL, "username", "pass") == NSAPI_ERROR_OK); + TEST_ASSERT(nw->set_credentials("internet", NULL, "pass") == NSAPI_ERROR_OK); + TEST_ASSERT(nw->set_credentials("internet", "user", NULL) == NSAPI_ERROR_OK); + TEST_ASSERT(nw->set_credentials("internet", CellularNetwork::NOAUTH, "user", "pass") == NSAPI_ERROR_OK); +} + +static void test_other() +{ + TEST_ASSERT(nw->get_3gpp_error() == 0); + + CellularNetwork::RateControlExceptionReports reports; + CellularNetwork::RateControlUplinkTimeUnit timeUnit; + int uplinkRate; + // can't test values as they are optional + nsapi_error_t err = nw->get_rate_control(reports, timeUnit, uplinkRate); + tr_error("get_rate_control: %d", err); + TEST_ASSERT(err == NSAPI_ERROR_OK || err == NSAPI_ERROR_DEVICE_ERROR); +#if CELLULAR_DEVICE != QUECTEL_BG96 // QUECTEL_BG96 does not give any specific reason for device error + if (err == NSAPI_ERROR_DEVICE_ERROR) { + TEST_ASSERT(((AT_CellularNetwork*)nw)->get_device_error().errCode == 100 && // 100 == unknown command for modem + ((AT_CellularNetwork*)nw)->get_device_error().errType == 3); // 3 == CME error from the modem + } +#endif + + uplinkRate = -1; + err = nw->get_apn_backoff_timer(uplinkRate); + TEST_ASSERT(err == NSAPI_ERROR_OK || err == NSAPI_ERROR_DEVICE_ERROR); + if (err == NSAPI_ERROR_DEVICE_ERROR) { +#if CELLULAR_DEVICE != QUECTEL_BG96 // QUECTEL_BG96 does not give any specific reason for device error + TEST_ASSERT(((AT_CellularNetwork*)nw)->get_device_error().errCode == 100 && // 100 == unknown command for modem + ((AT_CellularNetwork*)nw)->get_device_error().errType == 3); // 3 == CME error from the modem +#endif + } else { + TEST_ASSERT(uplinkRate >= 0); + } + + err = nw->set_access_technology(CellularNetwork::RAT_GSM); + TEST_ASSERT(err == NSAPI_ERROR_OK || err == NSAPI_ERROR_UNSUPPORTED); + + // scanning of operators might take a long time + cellular.get_device()->set_timeout(240*1000); + CellularNetwork::operList_t operators; + TEST_ASSERT(nw->scan_plmn(operators, uplinkRate) == NSAPI_ERROR_OK); + cellular.get_device()->set_timeout(10*1000); + + + // all current targets support IPV4 + nsapi_ip_stack_t stack_type = IPV4_STACK; + TEST_ASSERT(nw->set_stack_type(stack_type) == NSAPI_ERROR_OK); + TEST_ASSERT(nw->get_stack_type() == stack_type); + + CellularNetwork::pdpContextList_t params_list; + err = nw->get_pdpcontext_params(params_list); + + TEST_ASSERT(err == NSAPI_ERROR_OK || err == NSAPI_ERROR_DEVICE_ERROR); + if (err == NSAPI_ERROR_DEVICE_ERROR) { +#if CELLULAR_DEVICE != TELIT_HE910 // TELIT_HE910 just gives an error and no specific error number so we can't know is this real error or that modem/network does not support the command + TEST_ASSERT(((AT_CellularNetwork*)nw)->get_device_error().errCode == 100 && // 100 == unknown command for modem + ((AT_CellularNetwork*)nw)->get_device_error().errType == 3); // 3 == CME error from the modem +#endif + } else { + // should have some values, only not optional are apn and bearer id + CellularNetwork::pdpcontext_params_t* params = params_list.get_head(); + TEST_ASSERT(strlen(params->apn) > 0); + TEST_ASSERT(params->bearer_id >= 0) + } + + int rxlev = -1, ber = -1, rscp = -1, ecno = -1, rsrq = -1, rsrp = -1; + err = nw->get_extended_signal_quality(rxlev, ber, rscp, ecno, rsrq, rsrp); + TEST_ASSERT(err == NSAPI_ERROR_OK || err == NSAPI_ERROR_DEVICE_ERROR); + if (err == NSAPI_ERROR_DEVICE_ERROR) { +#if CELLULAR_DEVICE != QUECTEL_BG96 // QUECTEL_BG96 does not give any specific reason for device error + TEST_ASSERT(((AT_CellularNetwork*)nw)->get_device_error().errCode == 100 && // 100 == unknown command for modem + ((AT_CellularNetwork*)nw)->get_device_error().errType == 3); // 3 == CME error from the modem +#endif + } else { + // we should have some values which are not optional + TEST_ASSERT(rxlev >= 0 && ber >= 0 && rscp >= 0 && ecno >= 0 && rsrq >= 0 && rsrp >= 0); + } + + int rssi = -1; + ber = -1; + err = nw->get_signal_quality(rssi, ber); + TEST_ASSERT(err == NSAPI_ERROR_OK || err == NSAPI_ERROR_DEVICE_ERROR); + if (err == NSAPI_ERROR_DEVICE_ERROR) { + TEST_ASSERT(((AT_CellularNetwork*)nw)->get_device_error().errCode == 100 && // 100 == unknown command for modem + ((AT_CellularNetwork*)nw)->get_device_error().errType == 3); // 3 == CME error from the modem + } else { + // test for values + TEST_ASSERT(rssi >= 0); + TEST_ASSERT(ber >= 0); + } + + int cell_id = -5; + TEST_ASSERT(nw->get_cell_id(cell_id) == NSAPI_ERROR_OK); + TEST_ASSERT(cell_id != -5); + + int format = -1; + CellularNetwork::operator_t operator_params; + // all params are optional so can't test operator_params + TEST_ASSERT(nw->get_operator_params(format, operator_params) == NSAPI_ERROR_OK); + + nsapi_connection_status_t st = nw->get_connection_status(); + TEST_ASSERT(st == NSAPI_STATUS_DISCONNECTED); + + TEST_ASSERT(nw->set_blocking(true) == NSAPI_ERROR_OK); + +#if CELLULAR_DEVICE != QUECTEL_BG96 + // QUECTEL_BG96 timeouts with this one, tested with 3 minute timeout + CellularNetwork::operator_names_list op_names; + err = nw->get_operator_names(op_names); + TEST_ASSERT(err == NSAPI_ERROR_OK || err == NSAPI_ERROR_DEVICE_ERROR); + if (err == NSAPI_ERROR_DEVICE_ERROR) { + // if device error then we must check was that really device error or that modem/network does not support the commands + TEST_ASSERT(((AT_CellularNetwork*)nw)->get_device_error().errCode == 4// 4 == NOT SUPPORTED BY THE MODEM + && ((AT_CellularNetwork*)nw)->get_device_error().errType == 3); // 3 == CME error from the modem + } else { + CellularNetwork::operator_names_t* opn = op_names.get_head(); + TEST_ASSERT(strlen(opn->numeric) > 0); + TEST_ASSERT(strlen(opn->alpha > 0)); + } +#endif + +#if CELLULAR_DEVICE != TELIT_HE910 + // TELIT_HE910 just gives an error and no specific error number so we can't know is this real error or that modem/network does not support the command + CellularNetwork::Supported_UE_Opt supported_opt = SUPPORTED_UE_OPT_MAX; + CellularNetwork::Preferred_UE_Opt preferred_opt = PREFERRED_UE_OPT_MAX; + err = nw->get_ciot_optimization_config(supported_opt, preferred_opt); + TEST_ASSERT(err == NSAPI_ERROR_OK || err == NSAPI_ERROR_DEVICE_ERROR); + if (err == NSAPI_ERROR_DEVICE_ERROR) { + // if device error then we must check was that really device error or that modem/network does not support the commands + TEST_ASSERT(((AT_CellularNetwork*)nw)->get_device_error().errCode == 100 && // 100 == unknown command for modem + ((AT_CellularNetwork*)nw)->get_device_error().errType == 3); // 3 == CME error from the modem + } else { + TEST_ASSERT(supported_opt != SUPPORTED_UE_OPT_MAX); + TEST_ASSERT(preferred_opt != PREFERRED_UE_OPT_MAX); + } + + err = nw->set_ciot_optimization_config(supported_opt, preferred_opt); + TEST_ASSERT(err == NSAPI_ERROR_OK || err == NSAPI_ERROR_DEVICE_ERROR); + if (err == NSAPI_ERROR_DEVICE_ERROR) { + // if device error then we must check was that really device error or that modem/network does not support the commands + TEST_ASSERT(((AT_CellularNetwork*)nw)->get_device_error().errCode == 100 && // 100 == unknown command for modem + ((AT_CellularNetwork*)nw)->get_device_error().errType == 3); // 3 == CME error from the modem + } +#endif + +} + +static void test_disconnect() +{ + nsapi_connection_status_t st = nw->get_connection_status(); + TEST_ASSERT(st == NSAPI_STATUS_GLOBAL_UP); + TEST_ASSERT(nw->disconnect() == NSAPI_ERROR_OK); +} + +static void test_detach() +{ + // in PPP mode there is NO CARRIER waiting so flush it out + rtos::Thread::wait(6*1000); + ((AT_CellularNetwork*)nw)->get_at_handler().flush(); + + nsapi_connection_status_t st = nw->get_connection_status(); + TEST_ASSERT(st == NSAPI_STATUS_DISCONNECTED); + + TEST_ASSERT(nw->detach() == NSAPI_ERROR_OK); + st = nw->get_connection_status(); + TEST_ASSERT(st == NSAPI_STATUS_DISCONNECTED); +} + +using namespace utest::v1; + +static utest::v1::status_t greentea_failure_handler(const Case *const source, const failure_t reason) +{ + greentea_case_failure_abort_handler(source, reason); + return STATUS_ABORT; +} + +static Case cases[] = { + Case("CellularNetwork state machine methods", test_network_interface_fsm, greentea_failure_handler), + Case("CellularNetwork init", init_network_interface, greentea_failure_handler), + Case("CellularNetwork test registering", test_network_registration, greentea_failure_handler), + Case("CellularNetwork test attach", test_attach, greentea_failure_handler), + Case("CellularNetwork test activate pdp context", test_activate_context, greentea_failure_handler), + Case("CellularNetwork test other functions", test_other, greentea_failure_handler), + Case("CellularNetwork test connect", test_connect, greentea_failure_handler), + Case("CellularNetwork test credentials", test_credentials, greentea_failure_handler), + Case("CellularNetwork test disconnect", test_disconnect, greentea_failure_handler), + Case("CellularNetwork test detach", test_detach, greentea_failure_handler) + +}; + +static utest::v1::status_t test_setup(const size_t number_of_cases) +{ + GREENTEA_SETUP(10*60, "default_auto"); + return verbose_test_setup_handler(number_of_cases); +} + +static Specification specification(test_setup, cases); + +int main() +{ +#if MBED_CONF_MBED_TRACE_ENABLE + trace_open(); +#endif + int ret = Harness::run(specification); +#if MBED_CONF_MBED_TRACE_ENABLE + trace_close(); +#endif + return ret; +} diff --git a/features/cellular/framework/AT/AT_CellularNetwork.cpp b/features/cellular/framework/AT/AT_CellularNetwork.cpp index 6daa79b59a7..6639e89c33c 100644 --- a/features/cellular/framework/AT/AT_CellularNetwork.cpp +++ b/features/cellular/framework/AT/AT_CellularNetwork.cpp @@ -85,24 +85,24 @@ void AT_CellularNetwork::free_credentials() { if (_uname) { free(_uname); + _uname = NULL; } if (_pwd) { free(_pwd); + _pwd = NULL; } if (_apn) { free(_apn); + _apn = NULL; } } void AT_CellularNetwork::urc_no_carrier() { tr_error("Data call failed: no carrier"); - _connect_status = NSAPI_STATUS_DISCONNECTED; - if (_connection_status_cb) { - _connection_status_cb(NSAPI_EVENT_CONNECTION_STATUS_CHANGE, NSAPI_STATUS_DISCONNECTED); - } + call_network_cb(NSAPI_STATUS_DISCONNECTED, NSAPI_ERROR_OK); } void AT_CellularNetwork::read_reg_params_and_compare(RegistrationType type) @@ -166,6 +166,8 @@ void AT_CellularNetwork::urc_cgreg() nsapi_error_t AT_CellularNetwork::set_credentials(const char *apn, const char *username, const char *password) { + free_credentials(); + size_t len; if (apn && (len = strlen(apn)) > 0) { _apn = (char *)malloc(len * sizeof(char) + 1); @@ -256,11 +258,7 @@ nsapi_error_t AT_CellularNetwork::activate_context() if (err != NSAPI_ERROR_OK) { _at.unlock(); tr_error("Failed to activate network context! (%d)", err); - - _connect_status = NSAPI_STATUS_DISCONNECTED; - if (_connection_status_cb) { - _connection_status_cb(NSAPI_EVENT_CONNECTION_STATUS_CHANGE, NSAPI_STATUS_DISCONNECTED); - } + call_network_cb(NSAPI_STATUS_DISCONNECTED, NSAPI_ERROR_OK); return err; } @@ -310,21 +308,14 @@ nsapi_error_t AT_CellularNetwork::activate_context() nsapi_error_t AT_CellularNetwork::connect() { - _connect_status = NSAPI_STATUS_CONNECTING; - if (_connection_status_cb) { - _connection_status_cb(NSAPI_EVENT_CONNECTION_STATUS_CHANGE, NSAPI_STATUS_CONNECTING); - } + call_network_cb(NSAPI_STATUS_CONNECTING, NSAPI_ERROR_OK); nsapi_error_t err = NSAPI_ERROR_OK; if (!_is_context_active) { err = activate_context(); } if (err) { - _connect_status = NSAPI_STATUS_DISCONNECTED; - if (_connection_status_cb) { - _connection_status_cb(NSAPI_EVENT_CONNECTION_STATUS_CHANGE, NSAPI_STATUS_DISCONNECTED); - } - + call_network_cb(NSAPI_STATUS_DISCONNECTED, err); return err; } @@ -341,10 +332,7 @@ nsapi_error_t AT_CellularNetwork::connect() return err; } #else - _connect_status = NSAPI_STATUS_GLOBAL_UP; - if (_connection_status_cb) { - _connection_status_cb(NSAPI_EVENT_CONNECTION_STATUS_CHANGE, NSAPI_STATUS_GLOBAL_UP); - } + call_network_cb(NSAPI_STATUS_GLOBAL_UP, NSAPI_ERROR_OK); #endif return NSAPI_ERROR_OK; @@ -401,15 +389,24 @@ nsapi_error_t AT_CellularNetwork::disconnect() _at.resp_stop(); _at.restore_at_timeout(); - _connect_status = NSAPI_STATUS_DISCONNECTED; - if (_connection_status_cb) { - _connection_status_cb(NSAPI_EVENT_CONNECTION_STATUS_CHANGE, NSAPI_STATUS_DISCONNECTED); - } + call_network_cb(NSAPI_STATUS_DISCONNECTED, _at.get_last_error()); return _at.unlock_return_error(); #endif } +void AT_CellularNetwork::call_network_cb(nsapi_connection_status_t status, nsapi_error_t err) +{ + if (err == NSAPI_ERROR_OK) { + if (_connect_status != status) { + _connect_status = status; + if (_connection_status_cb) { + _connection_status_cb(NSAPI_EVENT_CONNECTION_STATUS_CHANGE, _connect_status); + } + } + } +} + void AT_CellularNetwork::attach(Callback status_cb) { _connection_status_cb = status_cb; @@ -829,6 +826,8 @@ nsapi_error_t AT_CellularNetwork::detach() _at.resp_start(); _at.resp_stop(); + call_network_cb(NSAPI_STATUS_DISCONNECTED, _at.get_last_error()); + return _at.unlock_return_error(); } @@ -1048,10 +1047,8 @@ nsapi_error_t AT_CellularNetwork::get_rate_control( } } _at.resp_stop(); - nsapi_error_t ret = _at.get_last_error(); - _at.unlock(); - return (ret == NSAPI_ERROR_OK) ? NSAPI_ERROR_OK : NSAPI_ERROR_PARAMETER; + return _at.unlock_return_error(); } nsapi_error_t AT_CellularNetwork::get_pdpcontext_params(pdpContextList_t ¶ms_list) diff --git a/features/cellular/framework/AT/AT_CellularNetwork.h b/features/cellular/framework/AT/AT_CellularNetwork.h index c97381acc5f..d49e5bce208 100644 --- a/features/cellular/framework/AT/AT_CellularNetwork.h +++ b/features/cellular/framework/AT/AT_CellularNetwork.h @@ -162,7 +162,7 @@ class AT_CellularNetwork : public CellularNetwork, public AT_CellularBase void read_reg_params_and_compare(RegistrationType type); void read_reg_params(RegistrationType type, RegistrationStatus ®_status, int &lac, int &cell_id, int &act); - + void call_network_cb(nsapi_connection_status_t status, nsapi_error_t err); #if NSAPI_PPP_AVAILABLE void ppp_status_cb(nsapi_event_t, intptr_t); #endif From 861867e3cc1c091272d369ad65528e579a4ed365 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Teppo=20J=C3=A4rvelin?= Date: Fri, 15 Jun 2018 09:01:08 +0300 Subject: [PATCH 48/95] Cellular: Added network unit tests. --- .../UNITTESTS/at/at_cellularnetwork/Makefile | 7 +- .../at_cellularnetworktest.cpp | 45 + .../test_at_cellularnetwork.cpp | 849 +++++++++++++++++- .../test_at_cellularnetwork.h | 16 + .../UNITTESTS/stubs/ATHandler_stub.cpp | 60 +- .../cellular/UNITTESTS/stubs/ATHandler_stub.h | 11 +- .../framework/AT/AT_CellularNetwork.cpp | 34 +- .../framework/AT/AT_CellularNetwork.h | 3 +- 8 files changed, 951 insertions(+), 74 deletions(-) diff --git a/features/cellular/UNITTESTS/at/at_cellularnetwork/Makefile b/features/cellular/UNITTESTS/at/at_cellularnetwork/Makefile index 197f1186e4f..55c6f75dddc 100644 --- a/features/cellular/UNITTESTS/at/at_cellularnetwork/Makefile +++ b/features/cellular/UNITTESTS/at/at_cellularnetwork/Makefile @@ -4,7 +4,9 @@ COMPONENT_NAME = AT_CellularNetwork_unit #This must be changed manually SRC_FILES = \ - ../../../framework/AT/AT_CellularNetwork.cpp + ../../../framework/AT/AT_CellularNetwork.cpp \ + ../../../framework/AT/AT_CellularStack.cpp \ + ../../../framework/common/CellularUtil.cpp \ TEST_SRC_FILES = \ main.cpp \ @@ -15,9 +17,10 @@ TEST_SRC_FILES = \ ../../stubs/EventQueue_stub.cpp \ ../../stubs/FileHandle_stub.cpp \ ../../stubs/NetworkInterface_stub.cpp \ - ../../stubs/CellularUtil_stub.cpp \ + ../../stubs/NetworkStack_stub.cpp \ ../../stubs/us_ticker_stub.cpp \ ../../stubs/mbed_assert_stub.cpp \ + ../../stubs/SocketAddress_stub.cpp \ include ../../MakefileWorker.mk diff --git a/features/cellular/UNITTESTS/at/at_cellularnetwork/at_cellularnetworktest.cpp b/features/cellular/UNITTESTS/at/at_cellularnetwork/at_cellularnetworktest.cpp index 67f37eebef8..9b5ebf136f6 100644 --- a/features/cellular/UNITTESTS/at/at_cellularnetwork/at_cellularnetworktest.cpp +++ b/features/cellular/UNITTESTS/at/at_cellularnetwork/at_cellularnetworktest.cpp @@ -16,6 +16,7 @@ */ #include "CppUTest/TestHarness.h" #include "test_at_cellularnetwork.h" +#include "ATHandler_stub.h" TEST_GROUP(AT_CellularNetwork) { @@ -24,6 +25,9 @@ TEST_GROUP(AT_CellularNetwork) void setup() { unit = new Test_AT_CellularNetwork(); + ATHandler_stub::int_count = kRead_int_table_size; + ATHandler_stub::read_string_index = kRead_string_table_size; + ATHandler_stub::resp_stop_success_count = kResp_stop_count_default; } void teardown() @@ -42,11 +46,21 @@ TEST(AT_CellularNetwork, test_AT_CellularNetwork_constructor) unit->test_AT_CellularNetwork_constructor(); } +TEST(AT_CellularNetwork, test_AT_CellularNetwork_init) +{ + unit->test_AT_CellularNetwork_init(); +} + TEST(AT_CellularNetwork, test_AT_CellularNetwork_set_credentials) { unit->test_AT_CellularNetwork_set_credentials(); } +TEST(AT_CellularNetwork, test_AT_CellularNetwork_activate_context) +{ + unit->test_AT_CellularNetwork_activate_context(); +} + TEST(AT_CellularNetwork, test_AT_CellularNetwork_connect) { unit->test_AT_CellularNetwork_connect(); @@ -72,6 +86,16 @@ TEST(AT_CellularNetwork, test_AT_CellularNetwork_get_registration_status) unit->test_AT_CellularNetwork_get_registration_status(); } +TEST(AT_CellularNetwork, test_AT_CellularNetwork_get_network_registering_mode) +{ + unit->test_AT_CellularNetwork_get_network_registering_mode(); +} + +TEST(AT_CellularNetwork, test_AT_CellularNetwork_set_registration_urc) +{ + unit->test_AT_CellularNetwork_set_registration_urc(); +} + TEST(AT_CellularNetwork, test_AT_CellularNetwork_set_attach) { unit->test_AT_CellularNetwork_set_attach(); @@ -107,6 +131,11 @@ TEST(AT_CellularNetwork, test_AT_CellularNetwork_set_access_technology) unit->test_AT_CellularNetwork_set_access_technology(); } +TEST(AT_CellularNetwork, test_AT_CellularNetwork_get_access_technology) +{ + unit->test_AT_CellularNetwork_get_access_technology(); +} + TEST(AT_CellularNetwork, test_AT_CellularNetwork_scan_plmn) { unit->test_AT_CellularNetwork_scan_plmn(); @@ -166,3 +195,19 @@ TEST(AT_CellularNetwork, test_AT_CellularNetwork_get_operator_names) { unit->test_AT_CellularNetwork_get_operator_names(); } + +TEST(AT_CellularNetwork, test_AT_CellularNetwork_attach) +{ + unit->test_AT_CellularNetwork_attach(); +} + +TEST(AT_CellularNetwork, test_get_connection_status) +{ + unit->test_get_connection_status(); +} + +TEST(AT_CellularNetwork, test_set_blocking) +{ + unit->test_set_blocking(); +} + diff --git a/features/cellular/UNITTESTS/at/at_cellularnetwork/test_at_cellularnetwork.cpp b/features/cellular/UNITTESTS/at/at_cellularnetwork/test_at_cellularnetwork.cpp index cdd6a060a06..a33b2c06d21 100644 --- a/features/cellular/UNITTESTS/at/at_cellularnetwork/test_at_cellularnetwork.cpp +++ b/features/cellular/UNITTESTS/at/at_cellularnetwork/test_at_cellularnetwork.cpp @@ -24,20 +24,79 @@ #include "FileHandle_stub.h" #include "CellularLog.h" #include "ATHandler_stub.h" +#include "AT_CellularStack.h" using namespace mbed; using namespace events; +class my_stack :public AT_CellularStack { +public: + my_stack(ATHandler &atHandler) : AT_CellularStack(atHandler, 1, IPV4_STACK) {} + virtual int get_max_socket_count() { return 1;} + virtual int get_max_packet_size() {return 200;} + virtual bool is_protocol_supported(nsapi_protocol_t protocol) {return true;} + virtual nsapi_error_t socket_close_impl(int sock_id) {return NSAPI_ERROR_OK;} + virtual nsapi_error_t create_socket_impl(CellularSocket *socket) {return NSAPI_ERROR_OK;} + virtual nsapi_size_or_error_t socket_sendto_impl(CellularSocket *socket, const SocketAddress &address, + const void *data, nsapi_size_t size) {return 100;} + virtual nsapi_size_or_error_t socket_recvfrom_impl(CellularSocket *socket, SocketAddress *address, + void *buffer, nsapi_size_t size) {return 100;} +}; + class my_AT_CN : public AT_CellularNetwork { public: my_AT_CN(ATHandler &atHandler) : AT_CellularNetwork(atHandler) {} virtual ~my_AT_CN() {} - NetworkStack *get_stack() {return AT_CellularNetwork::get_stack();} + NetworkStack *get_stack() { + if (!_stack) { + return new my_stack(get_at_handler()); + } else { + return _stack; + }} + virtual bool has_registration(RegistrationType reg_type) { + if (reg_type == C_GREG) { + return false; + } + return true; + } + virtual nsapi_error_t set_access_technology_impl(RadioAccessTechnology op_rat) { return NSAPI_ERROR_OK;} + virtual bool get_modem_stack_type(nsapi_ip_stack_t requested_stack) { + if (requested_stack == IPV4_STACK || requested_stack == DEFAULT_STACK) { + return true; + } + return false; + } }; -void conn_stat_cb(nsapi_error_t error) -{ +class my_AT_CNipv6 : public AT_CellularNetwork { +public: + my_AT_CNipv6(ATHandler &atHandler) : AT_CellularNetwork(atHandler) {} + virtual ~my_AT_CNipv6() {} + NetworkStack *get_stack() { + if (!_stack) { + return new my_stack(get_at_handler()); + } else { + return _stack; + }} + virtual bool has_registration(RegistrationType reg_type) { + if (reg_type == C_GREG) { + return false; + } + return true; + } + virtual nsapi_error_t set_access_technology_impl(RadioAccessTechnology op_rat) { return NSAPI_ERROR_OK;} + virtual bool get_modem_stack_type(nsapi_ip_stack_t requested_stack) { + if (requested_stack == IPV6_STACK || requested_stack == DEFAULT_STACK) { + return true; + } + return false; + } +}; +static int network_cb_count; +static void network_cb(nsapi_event_t ev, intptr_t intptr) +{ + network_cb_count++; } Test_AT_CellularNetwork::Test_AT_CellularNetwork() @@ -61,6 +120,18 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_constructor() delete cn; } +void Test_AT_CellularNetwork::test_AT_CellularNetwork_init() +{ + EventQueue que; + FileHandle_stub fh1; + ATHandler at(&fh1, que, 0, ","); + AT_CellularNetwork cn(at); + + CHECK(NSAPI_ERROR_OK == cn.init()); + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_NO_MEMORY; + CHECK(NSAPI_ERROR_NO_MEMORY == cn.init()); +} + void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_credentials() { EventQueue que; @@ -68,9 +139,181 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_credentials() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn")); CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", CellularNetwork::CHAP)); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", CellularNetwork::CHAP, NULL)); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", CellularNetwork::CHAP, NULL, NULL)); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", CellularNetwork::CHAP, NULL, "passwd")); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", CellularNetwork::CHAP, "user", NULL)); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", CellularNetwork::CHAP, "user")); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", CellularNetwork::CHAP, "user", "passwd")); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", NULL)); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", NULL, NULL)); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", NULL, "passwd")); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", "user", NULL)); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", "user")); + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", "user", "passwd")); +} + +void Test_AT_CellularNetwork::test_AT_CellularNetwork_activate_context() +{ + + EventQueue que; + FileHandle_stub fh1; + ATHandler at(&fh1, que, 0, ","); + + AT_CellularNetwork cn(at); + my_AT_CN my_cn(at); + my_AT_CNipv6 my_cnipv6(at); + + // get_context return true and new context created. But now stack and so error. + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + CHECK(NSAPI_ERROR_UNSUPPORTED == cn.activate_context()); + + // get_context return true and new context created, also do_user_authentication called with success. + // But now stack and so error. + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", CellularNetwork::CHAP, "user", "passwd")); + CHECK(NSAPI_ERROR_UNSUPPORTED == cn.activate_context()); + + // get_context return true and new context created, also do_user_authentication called with failure. + ATHandler_stub::resp_stop_success_count = 2; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn", CellularNetwork::CHAP, "user", "passwd")); + CHECK(NSAPI_ERROR_AUTH_FAILURE == cn.activate_context()); + + + // get_context return true and new context created, also do_user_authentication called with success. + // Now there is stack. + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::resp_stop_success_count = kResp_stop_count_default; + CHECK(NSAPI_ERROR_OK == my_cn.set_credentials("apn", CellularNetwork::CHAP, "user", "passwd")); + CHECK(NSAPI_ERROR_OK == my_cn.activate_context()); + + // get_context return true and new context created, test delete context + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::resp_stop_success_count = kResp_stop_count_default; + CHECK(NSAPI_ERROR_OK == my_cn.set_credentials("apn", CellularNetwork::CHAP, "user", "passwd")); + CHECK(NSAPI_ERROR_OK == my_cn.activate_context()); + + + + // get_context pdp type gives zero len, fails with no stack + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::read_string_index = 1; + ATHandler_stub::read_string_table[0] = ""; + ATHandler_stub::int_value = 1; + CHECK(NSAPI_ERROR_UNSUPPORTED == cn.activate_context()); + + // get_context pdp type gives proper type, apn reading fails + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::read_string_index = 1; + ATHandler_stub::read_string_table[0] = "IPV6"; + ATHandler_stub::int_value = 1; + CHECK(NSAPI_ERROR_NO_CONNECTION == cn.activate_context()); + + // get_context pdp type gives proper type, apn does not match, now other contexts so new one created + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::read_string_index = 2; + ATHandler_stub::read_string_table[0] = "internet"; + ATHandler_stub::read_string_table[1] = "IP"; + ATHandler_stub::int_value = 1; + CHECK(NSAPI_ERROR_OK == my_cn.set_credentials("apn", CellularNetwork::CHAP, "user", "passwd")); + CHECK(NSAPI_ERROR_OK == my_cn.activate_context()); + + // get_context pdp type gives proper type, apn match + ATHandler_stub::resp_info_true_counter = 2; // set to 2 so cgact will give that this context is active + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::read_string_index = 2; + ATHandler_stub::read_string_table[0] = "internet"; + ATHandler_stub::read_string_table[1] = "IPV4V6"; + ATHandler_stub::int_value = 1; + CHECK(NSAPI_ERROR_OK == my_cn.set_stack_type(IPV4_STACK)); + CHECK(NSAPI_ERROR_OK == my_cn.set_credentials("internet")); + CHECK(NSAPI_ERROR_OK == my_cn.activate_context()); + + // get_context pdp type gives proper type, apn match + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::read_string_index = 2; + ATHandler_stub::read_string_table[0] = "internet"; + ATHandler_stub::read_string_table[1] = "IPV6"; + ATHandler_stub::int_value = 1; + CHECK(NSAPI_ERROR_OK == my_cnipv6.set_stack_type(IPV6_STACK)); + CHECK(NSAPI_ERROR_OK == my_cnipv6.set_credentials("internet")); + CHECK(NSAPI_ERROR_OK == my_cnipv6.activate_context()); + + // get_context pdp type gives proper type, apn match + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::read_string_index = 2; + ATHandler_stub::read_string_table[0] = "internet"; + ATHandler_stub::read_string_table[1] = "IPV4V6"; + ATHandler_stub::int_value = 1; + CHECK(NSAPI_ERROR_OK ==my_cn.set_stack_type(DEFAULT_STACK)); + CHECK(NSAPI_ERROR_OK == my_cn.set_credentials("internet")); + CHECK(NSAPI_ERROR_OK == my_cn.activate_context()); + + // get_context pdp type gives proper type, apn match + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::read_string_index = 2; + ATHandler_stub::read_string_table[0] = "internet"; + ATHandler_stub::read_string_table[1] = "IPV4V6"; + ATHandler_stub::int_value = 1; + CHECK(NSAPI_ERROR_OK ==my_cnipv6.set_stack_type(DEFAULT_STACK)); + CHECK(NSAPI_ERROR_OK == my_cnipv6.set_credentials("internet")); + CHECK(NSAPI_ERROR_OK == my_cnipv6.activate_context()); + + // get_context pdp type gives proper type, apn match + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::read_string_index = 2; + ATHandler_stub::read_string_table[0] = "internet"; + ATHandler_stub::read_string_table[1] = "IPV6"; + ATHandler_stub::int_value = 1; + CHECK(NSAPI_ERROR_OK ==my_cnipv6.set_stack_type(DEFAULT_STACK)); + CHECK(NSAPI_ERROR_OK == my_cnipv6.set_credentials("internet")); + CHECK(NSAPI_ERROR_OK == my_cnipv6.activate_context()); + + // get_context pdp type gives proper type, apn match + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::read_string_index = 2; + ATHandler_stub::read_string_table[0] = "internet"; + ATHandler_stub::read_string_table[1] = "IP"; + ATHandler_stub::int_value = 1; + CHECK(NSAPI_ERROR_OK ==my_cn.set_stack_type(DEFAULT_STACK)); + CHECK(NSAPI_ERROR_OK == my_cn.set_credentials("internet")); + CHECK(NSAPI_ERROR_OK == my_cn.activate_context()); + + // get_context pdp type gives proper type, apn match. Test Delete the created context. + ATHandler_stub::resp_info_true_counter = 0; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::int_value = 1; + //ATHandler_stub::nsapi_error_ok_counter = 2; + ATHandler_stub::resp_stop_success_count = 2; + CHECK(NSAPI_ERROR_OK == my_cn.set_credentials(NULL, NULL, NULL)); + CHECK(NSAPI_ERROR_NO_CONNECTION == my_cn.activate_context()); - CHECK(NSAPI_ERROR_OK == cn.set_credentials("apn")); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_connect() @@ -80,11 +323,30 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_connect() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - cn.set_stack_type(IPV4V6_STACK); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + // no stack so will fail + cn.attach(&network_cb); + network_cb_count = 0; + CHECK(NSAPI_ERROR_UNSUPPORTED == cn.connect("APN", "a", "b")); + CHECK(NSAPI_STATUS_DISCONNECTED == cn.get_connection_status()); + CHECK(network_cb_count == 2); - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; + network_cb_count = 0; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; CHECK(NSAPI_ERROR_NO_CONNECTION == cn.connect("APN")); + CHECK(network_cb_count == 2); + CHECK(NSAPI_STATUS_DISCONNECTED == cn.get_connection_status()); + + my_AT_CN my_cn(at); + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + cn.set_stack_type(IPV4_STACK); + CHECK(NSAPI_ERROR_OK == my_cn.connect()); + CHECK(network_cb_count == 2); + CHECK(NSAPI_STATUS_GLOBAL_UP == my_cn.get_connection_status()); + } void Test_AT_CellularNetwork::test_AT_CellularNetwork_disconnect() @@ -103,8 +365,10 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_stack() FileHandle_stub fh1; ATHandler at(&fh1, que, 0, ","); - my_AT_CN cn(at); - CHECK(!cn.get_stack()); + my_AT_CN my_cn(at); + my_stack* mystack = (my_stack*)my_cn.get_stack(); + CHECK(mystack); + delete mystack; } void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_registration() @@ -114,8 +378,18 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_registration() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.set_registration()); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.set_registration()); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_OK == cn.set_registration()); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.set_registration("12345")); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_OK == cn.set_registration("12345")); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_registration_status() @@ -125,8 +399,122 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_registration_status() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - CellularNetwork::RegistrationStatus stat; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::int_value = 3; + CellularNetwork::RegistrationStatus stat = CellularNetwork::NotRegistered; CHECK(NSAPI_ERROR_OK == cn.get_registration_status(CellularNetwork::C_EREG, stat)); + CHECK(stat == CellularNetwork::RegistrationDenied); + stat = CellularNetwork::NotRegistered; + CHECK(NSAPI_ERROR_OK == cn.get_registration_status(CellularNetwork::C_GREG, stat)); + CHECK(stat == CellularNetwork::RegistrationDenied); + + my_AT_CN nw(at); + stat = CellularNetwork::NotRegistered; + CHECK(NSAPI_ERROR_UNSUPPORTED == nw.get_registration_status(CellularNetwork::C_GREG, stat)); + CHECK(stat == CellularNetwork::NotRegistered); + CHECK(NSAPI_ERROR_OK == nw.get_registration_status(CellularNetwork::C_EREG, stat)); + CHECK(stat == CellularNetwork::RegistrationDenied); + + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + stat = CellularNetwork::NotRegistered; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_registration_status(CellularNetwork::C_EREG, stat)); + CHECK(stat == -1); + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_registration_status(CellularNetwork::C_GREG, stat)); + CHECK(stat == -1); + + stat = CellularNetwork::NotRegistered; + CHECK(NSAPI_ERROR_UNSUPPORTED == nw.get_registration_status(CellularNetwork::C_GREG, stat)); + CHECK(stat == CellularNetwork::NotRegistered); + CHECK(NSAPI_ERROR_DEVICE_ERROR == nw.get_registration_status(CellularNetwork::C_EREG, stat)); + CHECK(stat == -1); +} + +void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_network_registering_mode() +{ + EventQueue que; + FileHandle_stub fh1; + ATHandler at(&fh1, que, 0, ","); + + AT_CellularNetwork cn(at); + + ATHandler_stub::int_value = 0; + CellularNetwork::NWRegisteringMode mode = CellularNetwork::NWModeManual; + CHECK(NSAPI_ERROR_OK == cn.get_network_registering_mode(mode)); + CHECK(mode == CellularNetwork::NWModeAutomatic); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + mode = CellularNetwork::NWModeManual; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_network_registering_mode(mode)); + CHECK(mode == -1); +} + +void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_registration_urc() +{ + EventQueue que; + FileHandle_stub fh1; + ATHandler at(&fh1, que, 0, ","); + + AT_CellularNetwork cn(at); + + CellularNetwork::RegistrationType type = CellularNetwork::C_EREG; + CHECK(NSAPI_ERROR_OK == cn.set_registration_urc(type, true)); + type = CellularNetwork::C_GREG; + CHECK(NSAPI_ERROR_OK == cn.set_registration_urc(type, true)); + type = CellularNetwork::C_REG; + CHECK(NSAPI_ERROR_OK == cn.set_registration_urc(type, true)); + + my_AT_CN nw(at); + type = CellularNetwork::C_EREG; + CHECK(NSAPI_ERROR_OK == nw.set_registration_urc(type, true)); + type = CellularNetwork::C_GREG; + CHECK(NSAPI_ERROR_UNSUPPORTED == nw.set_registration_urc(type, true)); + type = CellularNetwork::C_REG; + CHECK(NSAPI_ERROR_OK == nw.set_registration_urc(type, true)); + + type = CellularNetwork::C_EREG; + CHECK(NSAPI_ERROR_OK == cn.set_registration_urc(type, false)); + type = CellularNetwork::C_GREG; + CHECK(NSAPI_ERROR_OK == cn.set_registration_urc(type, false)); + type = CellularNetwork::C_REG; + CHECK(NSAPI_ERROR_OK == cn.set_registration_urc(type, false)); + + type = CellularNetwork::C_EREG; + CHECK(NSAPI_ERROR_OK == nw.set_registration_urc(type, false)); + type = CellularNetwork::C_GREG; + CHECK(NSAPI_ERROR_UNSUPPORTED == nw.set_registration_urc(type, false)); + type = CellularNetwork::C_REG; + CHECK(NSAPI_ERROR_OK == nw.set_registration_urc(type, false)); + + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + type = CellularNetwork::C_EREG; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.set_registration_urc(type, true)); + type = CellularNetwork::C_GREG; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.set_registration_urc(type, true)); + type = CellularNetwork::C_REG; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.set_registration_urc(type, true)); + + type = CellularNetwork::C_EREG; + CHECK(NSAPI_ERROR_DEVICE_ERROR == nw.set_registration_urc(type, true)); + type = CellularNetwork::C_GREG; + CHECK(NSAPI_ERROR_UNSUPPORTED == nw.set_registration_urc(type, true)); + type = CellularNetwork::C_REG; + CHECK(NSAPI_ERROR_DEVICE_ERROR == nw.set_registration_urc(type, true)); + + type = CellularNetwork::C_EREG; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.set_registration_urc(type, false)); + type = CellularNetwork::C_GREG; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.set_registration_urc(type, false)); + type = CellularNetwork::C_REG; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.set_registration_urc(type, false)); + + type = CellularNetwork::C_EREG; + CHECK(NSAPI_ERROR_DEVICE_ERROR == nw.set_registration_urc(type, false)); + type = CellularNetwork::C_GREG; + CHECK(NSAPI_ERROR_UNSUPPORTED == nw.set_registration_urc(type, false)); + type = CellularNetwork::C_REG; + CHECK(NSAPI_ERROR_DEVICE_ERROR == nw.set_registration_urc(type, false)); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_attach() @@ -136,8 +524,13 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_attach() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.set_attach()); + ATHandler_stub::int_value = 0; + CHECK(NSAPI_ERROR_OK == cn.set_attach()); + ATHandler_stub::int_value = 1; + CHECK(NSAPI_ERROR_OK == cn.set_attach()); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.set_attach()); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_attach() @@ -147,9 +540,31 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_attach() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - CellularNetwork::AttachStatus stat; - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.get_attach(stat)); + CellularNetwork::AttachStatus stat = CellularNetwork::Detached; + ATHandler_stub::int_value = 1; + ATHandler_stub::bool_value = true; + CHECK(NSAPI_ERROR_OK == cn.get_attach(stat)); + CHECK(stat == CellularNetwork::Attached); + + ATHandler_stub::int_value = 0; + CHECK(NSAPI_ERROR_OK == cn.get_attach(stat)); + CHECK(stat == CellularNetwork::Detached); + + stat = CellularNetwork::Attached; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_attach(stat)); + CHECK(stat == CellularNetwork::Detached); + + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + CHECK(NSAPI_ERROR_OK == cn.get_attach(stat)); + CHECK(stat == CellularNetwork::Detached); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + ATHandler_stub::bool_value = false; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_attach(stat)); + CHECK(stat == CellularNetwork::Detached); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_detach() @@ -158,9 +573,25 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_detach() FileHandle_stub fh1; ATHandler at(&fh1, que, 0, ","); - AT_CellularNetwork cn(at); - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.detach()); + my_AT_CN cn(at); + + CHECK(NSAPI_ERROR_OK == cn.detach()); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.detach()); + + // connect so we can test callback in detach + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + cn.set_stack_type(IPV4_STACK); + CHECK(NSAPI_ERROR_OK == cn.connect()); + CHECK(NSAPI_STATUS_GLOBAL_UP == cn.get_connection_status()); + // attach callback + cn.attach(&network_cb); + network_cb_count = 0; + CHECK(NSAPI_ERROR_OK == cn.detach()); + CHECK(network_cb_count == 1); + CHECK(NSAPI_STATUS_DISCONNECTED == cn.get_connection_status()); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_rate_control() @@ -170,10 +601,66 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_rate_control() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - int ur; - CellularNetwork::RateControlExceptionReports reports; - CellularNetwork::RateControlUplinkTimeUnit timeUnit; + int ur = -1; + CellularNetwork::RateControlExceptionReports reports = CellularNetwork::NotAllowedToBeSent; + CellularNetwork::RateControlUplinkTimeUnit timeUnit = CellularNetwork::Unrestricted; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_rate_control(reports, timeUnit, ur)); + CHECK(reports == CellularNetwork::NotAllowedToBeSent); + CHECK(timeUnit == CellularNetwork::Unrestricted); + CHECK(ur == -1); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::int_value = 1; CHECK(NSAPI_ERROR_OK == cn.get_rate_control(reports, timeUnit, ur)); + CHECK(reports == CellularNetwork::AllowedToBeSent); + CHECK(timeUnit == CellularNetwork::Minute); + CHECK(ur == 1); + + // test second if in get_rate_control + reports = CellularNetwork::NotAllowedToBeSent; + timeUnit = CellularNetwork::Unrestricted; + ur = -1; + + ATHandler_stub::int_count = 1; + ATHandler_stub::int_valid_count_table[0] = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_rate_control(reports, timeUnit, ur)); + CHECK(reports == CellularNetwork::NotAllowedToBeSent); + CHECK(timeUnit == CellularNetwork::Unrestricted); + CHECK(ur == -1); + + // test second if in get_rate_control + ATHandler_stub::int_count = 2; + ATHandler_stub::int_valid_count_table[0] = 1; + ATHandler_stub::int_valid_count_table[1] = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_rate_control(reports, timeUnit, ur)); + CHECK(reports == CellularNetwork::AllowedToBeSent); + CHECK(timeUnit == CellularNetwork::Unrestricted); + CHECK(ur == -1); + + // test third if in get_rate_control + ATHandler_stub::int_count = 3; + ATHandler_stub::int_valid_count_table[0] = 3; + ATHandler_stub::int_valid_count_table[1] = 1; + ATHandler_stub::int_valid_count_table[2] = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_rate_control(reports, timeUnit, ur)); + CHECK(reports == CellularNetwork::AllowedToBeSent); + CHECK(timeUnit == CellularNetwork::Day); + CHECK(ur == -1); + + ATHandler_stub::int_count = 4; + ATHandler_stub::int_valid_count_table[0] = 5; + ATHandler_stub::int_valid_count_table[1] = 3; + ATHandler_stub::int_valid_count_table[2] = 1; + ATHandler_stub::int_valid_count_table[3] = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_OK == cn.get_rate_control(reports, timeUnit, ur)); + CHECK(reports == CellularNetwork::AllowedToBeSent); + CHECK(timeUnit == CellularNetwork::Day); + CHECK(ur == 5); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_apn_backoff_timer() @@ -183,12 +670,29 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_apn_backoff_timer() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - int time; - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; + int time = -1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; CHECK(NSAPI_ERROR_PARAMETER == cn.get_apn_backoff_timer(time)); + CHECK(time == -1); + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_PARAMETER == cn.get_apn_backoff_timer(time)); + CHECK(time == -1); + + ATHandler_stub::resp_info_true_counter = 0; + ATHandler_stub::bool_value = false; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + cn.set_credentials("internet", NULL, NULL); + CHECK(NSAPI_ERROR_OK == cn.get_apn_backoff_timer(time)); + CHECK(time == -1); + + ATHandler_stub::resp_info_true_counter = 0; + ATHandler_stub::bool_value = true; + ATHandler_stub::int_value = 55; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; cn.set_credentials("internet", NULL, NULL); - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.get_apn_backoff_timer(time)); + CHECK(NSAPI_ERROR_OK == cn.get_apn_backoff_timer(time)); + CHECK(time == 55); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_ip_address() @@ -208,10 +712,28 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_access_technology() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; CHECK(NSAPI_ERROR_UNSUPPORTED == cn.set_access_technology(CellularNetwork::RAT_UNKNOWN)); CHECK(NSAPI_ERROR_UNSUPPORTED == cn.set_access_technology(CellularNetwork::RAT_GSM_COMPACT)); + + my_AT_CN my_cn(at); + CHECK(NSAPI_ERROR_OK == my_cn.set_access_technology(CellularNetwork::RAT_GSM_COMPACT)); } +void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_access_technology() +{ + EventQueue que; + FileHandle_stub fh1; + ATHandler at(&fh1, que, 0, ","); + + AT_CellularNetwork cn(at); + CellularNetwork::RadioAccessTechnology rat; + + CHECK(NSAPI_ERROR_OK == cn.get_access_technology(rat)); + CHECK(CellularNetwork::RAT_UNKNOWN == rat); +} + + void Test_AT_CellularNetwork::test_AT_CellularNetwork_scan_plmn() { EventQueue que; @@ -219,10 +741,44 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_scan_plmn() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - int c; + int c = -1; CellularNetwork::operList_t ops; - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.scan_plmn(ops, c)); + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.scan_plmn(ops, c)); + CHECK(c == 0); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_OK == cn.scan_plmn(ops, c)); + CHECK(c == 0); + + + ATHandler_stub::read_string_index = 3; + ATHandler_stub::read_string_table[0] = "44444"; + ATHandler_stub::read_string_table[1] = "33333"; + ATHandler_stub::read_string_table[2] = "12345"; + ATHandler_stub::int_value = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::info_elem_true_counter = 1; + ATHandler_stub::bool_value = false; + CHECK(NSAPI_ERROR_OK == cn.scan_plmn(ops, c)); + CHECK(c == 1); + CHECK(ops.get_head() != NULL); + CellularNetwork::operator_t* op = ops.get_head(); + CHECK(op->op_status == CellularNetwork::operator_t::Available); + CHECK(strcmp(op->op_long, "12345") == 0); + CHECK(strcmp(op->op_short, "33333") == 0); + CHECK(strcmp(op->op_num, "44444") == 0); + ops.delete_all(); + + ATHandler_stub::read_string_index = 3; + ATHandler_stub::int_value = 6; // RAT_HSDPA_HSUPA + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::info_elem_true_counter = 1; + ATHandler_stub::bool_value = false; + CHECK(NSAPI_ERROR_UNSUPPORTED == cn.set_access_technology(CellularNetwork::RAT_UTRAN)); + CHECK(NSAPI_ERROR_OK == cn.scan_plmn(ops, c)); + CHECK(c == 0); + CHECK(ops.get_head() == NULL); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_ciot_optimization_config() @@ -232,8 +788,11 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_ciot_optimization_conf ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.set_ciot_optimization_config(CellularNetwork::SUPPORTED_UE_OPT_NO_SUPPORT, CellularNetwork::PREFERRED_UE_OPT_NO_PREFERENCE)); + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_OK == cn.set_ciot_optimization_config(CellularNetwork::SUPPORTED_UE_OPT_NO_SUPPORT, CellularNetwork::PREFERRED_UE_OPT_NO_PREFERENCE)); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.set_ciot_optimization_config(CellularNetwork::SUPPORTED_UE_OPT_NO_SUPPORT, CellularNetwork::PREFERRED_UE_OPT_NO_PREFERENCE)); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_ciot_optimization_config() @@ -243,10 +802,21 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_ciot_optimization_conf ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - CellularNetwork::Supported_UE_Opt sup; - CellularNetwork::Preferred_UE_Opt pref; - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.get_ciot_optimization_config(sup, pref)); + CellularNetwork::Supported_UE_Opt sup = CellularNetwork::SUPPORTED_UE_OPT_NO_SUPPORT; + CellularNetwork::Preferred_UE_Opt pref = CellularNetwork::PREFERRED_UE_OPT_NO_PREFERENCE; + ATHandler_stub::int_value = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_OK == cn.get_ciot_optimization_config(sup, pref)); + CHECK(sup == CellularNetwork::SUPPORTED_UE_OPT_CONTROL_PLANE); + CHECK(pref == CellularNetwork::PREFERRED_UE_OPT_CONTROL_PLANE); + + sup = CellularNetwork::SUPPORTED_UE_OPT_NO_SUPPORT; + pref = CellularNetwork::PREFERRED_UE_OPT_NO_PREFERENCE; + ATHandler_stub::int_value = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_ciot_optimization_config(sup, pref)); + CHECK(sup == CellularNetwork::SUPPORTED_UE_OPT_NO_SUPPORT); + CHECK(pref == CellularNetwork::PREFERRED_UE_OPT_NO_PREFERENCE); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_set_stack_type() @@ -269,6 +839,11 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_stack_type() AT_CellularNetwork cn(at); CHECK(DEFAULT_STACK == cn.get_stack_type()); + + my_AT_CN my_cn(at); + CHECK(DEFAULT_STACK == my_cn.get_stack_type()); + CHECK(NSAPI_ERROR_OK == my_cn.set_stack_type(IPV4_STACK)); + CHECK(DEFAULT_STACK == my_cn.get_stack_type()); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_pdpcontext_params() @@ -279,8 +854,62 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_pdpcontext_params() AT_CellularNetwork cn(at); CellularNetwork::pdpContextList_t list; - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.get_pdpcontext_params(list)); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_pdpcontext_params(list)); + + // don't got to while loop + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + ATHandler_stub::resp_info_true_counter = 0; + CHECK(NSAPI_ERROR_OK == cn.get_pdpcontext_params(list)); + CHECK(NULL == list.get_head()); + + // go to while loop and check values + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::int_count = 9; + ATHandler_stub::int_valid_count_table[8] = 1; + ATHandler_stub::int_valid_count_table[7] = 2; + ATHandler_stub::int_valid_count_table[6] = 3; + ATHandler_stub::int_valid_count_table[5] = 4; + ATHandler_stub::int_valid_count_table[4] = 5; + ATHandler_stub::int_valid_count_table[3] = 6; + ATHandler_stub::int_valid_count_table[2] = 7; + ATHandler_stub::int_valid_count_table[1] = 8; + ATHandler_stub::int_valid_count_table[0] = 9; + + ATHandler_stub::read_string_index = 7; + ATHandler_stub::read_string_table[6] = "internet"; + ATHandler_stub::read_string_table[5] = "1.2.3.4.5.6.7.8.9.10.11.112.13.14.15.16.1.2.3.44.55.6.7.8.9.10.11.12.13.14.15.16"; + ATHandler_stub::read_string_table[4] = "23.33.44.1.2.3.55.123.225.34.11.1.0.0.123.234"; + ATHandler_stub::read_string_table[3] = "1.2.3.4"; + ATHandler_stub::read_string_table[2] = "0.255.0.255"; + ATHandler_stub::read_string_table[1] = "25.66.77.88"; + ATHandler_stub::read_string_table[0] = "004.003.002.001"; + + CHECK(NSAPI_ERROR_OK == cn.get_pdpcontext_params(list)); + CellularNetwork::pdpcontext_params_t *params = list.get_head(); + CHECK(params != NULL); + CHECK(params->next == NULL); + CHECK(params->cid == 1); + CHECK(params->bearer_id == 2); + CHECK(params->im_signalling_flag == 3); + CHECK(params->lipa_indication == 4); + CHECK(params->ipv4_mtu == 5); + CHECK(params->wlan_offload == 6); + CHECK(params->local_addr_ind == 7); + CHECK(params->non_ip_mtu == 8); + CHECK(params->serving_plmn_rate_control_value == 9); + CHECK(strcmp(params->apn, "internet") == 0); + CHECK(strcmp(params->local_addr, "102:304:506:708:90A:B70:D0E:F10") == 0); + CHECK(strcmp(params->local_subnet_mask, "102:32C:3706:708:90A:B0C:D0E:F10") == 0); + CHECK(strcmp(params->gateway_addr, "1721:2C01:203:377B:E122:B01:000:7BEA") == 0); + CHECK(strcmp(params->dns_primary_addr, "1.2.3.4") == 0); + CHECK(strcmp(params->dns_secondary_addr, "0.255.0.255") == 0); + CHECK(strcmp(params->p_cscf_prim_addr, "25.66.77.88") == 0); + CHECK(strcmp(params->p_cscf_sec_addr, "004.003.002.001") == 0); + } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_extended_signal_quality() @@ -290,11 +919,15 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_extended_signal_qualit ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - int rx,be,rs,ec,rsrq,rsrp; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + int rx = -1, be = -1, rs = -1, ec = -1, rsrq = -1, rsrp = -1; CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_extended_signal_quality(rx, be,rs,ec,rsrq, rsrp)); + CHECK(rx == -1 && be == -1 && rs == -1 && ec == -1 && rsrq == -1 && rsrp == -1); - ATHandler_stub::int_value = 1; + ATHandler_stub::int_value = 5; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; CHECK(NSAPI_ERROR_OK == cn.get_extended_signal_quality(rx, be,rs,ec,rsrq, rsrp)); + CHECK(rx == 5 && be == 5 && rs == 5 && ec == 5 && rsrq == 5 && rsrp == 5); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_signal_quality() @@ -304,11 +937,15 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_signal_quality() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - int rs,ber; + int rs = -1, ber = -1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_signal_quality(rs,ber)); + CHECK(rs == -1 && ber == -1); ATHandler_stub::int_value = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; CHECK(NSAPI_ERROR_OK == cn.get_signal_quality(rs,ber)); + CHECK(rs == 1 && ber == 1); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_cell_id() @@ -318,9 +955,25 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_cell_id() ATHandler at(&fh1, que, 0, ","); AT_CellularNetwork cn(at); - int id; + int id = 0; + CHECK(NSAPI_ERROR_OK == cn.get_cell_id(id)); + CHECK(id == -1); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; CHECK(NSAPI_ERROR_OK == cn.get_cell_id(id)); CHECK(id == -1); + + ATHandler_stub::read_string_index = 2; + ATHandler_stub::read_string_table[1] = "00C3"; + ATHandler_stub::read_string_table[0] = "1234FFC1"; //== cellid and in dec: 305463233 + ATHandler_stub::int_value = 1; + // Get registration status to modify cell_id + CellularNetwork::RegistrationType type; + CellularNetwork::RegistrationStatus status; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_OK == cn.get_registration_status(CellularNetwork::C_EREG, status)); + CHECK(NSAPI_ERROR_OK == cn.get_cell_id(id)); + CHECK(id == 305463233); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_3gpp_error() @@ -343,8 +996,41 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_operator_params() AT_CellularNetwork cn(at); int format; CellularNetwork::operator_t ops; - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.get_operator_params(format, ops)); + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_operator_params(format, ops)); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::int_value = 0; + ATHandler_stub::read_string_index = 1; + ATHandler_stub::read_string_table[0] = "12345"; + CHECK(NSAPI_ERROR_OK == cn.get_operator_params(format, ops)); + CHECK(format == 0); + CHECK(strcmp(ops.op_long, "12345") == 0); + CHECK(strlen(ops.op_short) == 0); + CHECK(strlen(ops.op_num) == 0); + CHECK(ops.op_rat == CellularNetwork::RAT_GSM); + + ops.op_long[0] = 0; + ATHandler_stub::int_value = 1; + ATHandler_stub::read_string_index = 1; + ATHandler_stub::read_string_table[0] = "12345"; + CHECK(NSAPI_ERROR_OK == cn.get_operator_params(format, ops)); + CHECK(format == 1); + CHECK(strlen(ops.op_long) == 0); + CHECK(strcmp(ops.op_short, "12345") == 0); + CHECK(strlen(ops.op_num) == 0); + CHECK(ops.op_rat == CellularNetwork::RAT_GSM_COMPACT); + + ops.op_short[0] = 0; + ATHandler_stub::int_value = 2; + ATHandler_stub::read_string_index = 1; + ATHandler_stub::read_string_table[0] = "12345"; + CHECK(NSAPI_ERROR_OK == cn.get_operator_params(format, ops)); + CHECK(format == 2); + CHECK(strlen(ops.op_long) == 0); + CHECK(strlen(ops.op_short) == 0); + CHECK(strcmp(ops.op_num, "12345") == 0); + CHECK(ops.op_rat == CellularNetwork::RAT_UTRAN); } void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_operator_names() @@ -356,9 +1042,84 @@ void Test_AT_CellularNetwork::test_AT_CellularNetwork_get_operator_names() AT_CellularNetwork cn(at); CellularNetwork::operator_names_list name_list; + ATHandler_stub::resp_info_true_counter = 0; + ATHandler_stub::bool_value = false; CHECK(NSAPI_ERROR_OK == cn.get_operator_names(name_list)); + CHECK(name_list.get_head() == NULL); + + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_DEVICE_ERROR == cn.get_operator_names(name_list)); + CHECK(name_list.get_head() != NULL); + CHECK(name_list.get_head()->next == NULL); + + ATHandler_stub::resp_info_true_counter = 1; + ATHandler_stub::bool_value = false; + ATHandler_stub::read_string_index = 2; + ATHandler_stub::read_string_table[1] = "12345"; + ATHandler_stub::read_string_table[0] = "56789"; + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + name_list.delete_all(); + CHECK(NSAPI_ERROR_OK == cn.get_operator_names(name_list)); + CellularNetwork::operator_names_t *op_names = name_list.get_head(); + CHECK(op_names != NULL); + CHECK(op_names->next == NULL); + CHECK(strcmp(op_names->numeric, "12345") == 0); + CHECK(strcmp(op_names->alpha, "56789") == 0); +} + +void Test_AT_CellularNetwork::test_AT_CellularNetwork_attach() +{ + EventQueue que; + FileHandle_stub fh1; + ATHandler at(&fh1, que, 0, ","); + + AT_CellularNetwork cn(at); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + network_cb_count = 0; + cn.attach(&network_cb); + CHECK(NSAPI_ERROR_UNSUPPORTED == cn.connect()); + CHECK(network_cb_count == 2); // check that attached callback was called twice +} + +void Test_AT_CellularNetwork::test_get_connection_status() +{ + EventQueue que; + FileHandle_stub fh1; + ATHandler at(&fh1, que, 0, ","); + + AT_CellularNetwork cn(at); + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + network_cb_count = 0; + cn.attach(&network_cb); + CHECK(NSAPI_ERROR_UNSUPPORTED == cn.connect()); + CHECK(network_cb_count == 2); // check that attached callback was called twice + CHECK(NSAPI_STATUS_DISCONNECTED == cn.get_connection_status()); + + my_AT_CN my_cn(at); + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + ATHandler_stub::bool_value = false; + cn.set_stack_type(IPV4_STACK); + CHECK(NSAPI_ERROR_OK == my_cn.connect()); + CHECK(network_cb_count == 2); + CHECK(NSAPI_STATUS_GLOBAL_UP == my_cn.get_connection_status()); +} + +void Test_AT_CellularNetwork::test_set_blocking() +{ + EventQueue que; + FileHandle_stub fh1; + ATHandler at(&fh1, que, 0, ","); + + AT_CellularNetwork cn(at); + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_OK; + CHECK(NSAPI_ERROR_OK == cn.set_blocking(false)); + CHECK(NSAPI_ERROR_OK == cn.set_blocking(true)); - ATHandler_stub::nsapi_error_value = NSAPI_ERROR_CONNECTION_LOST; - CHECK(NSAPI_ERROR_CONNECTION_LOST == cn.get_operator_names(name_list)); + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + CHECK(NSAPI_ERROR_OK == cn.set_blocking(false)); + CHECK(NSAPI_ERROR_OK == cn.set_blocking(true)); } diff --git a/features/cellular/UNITTESTS/at/at_cellularnetwork/test_at_cellularnetwork.h b/features/cellular/UNITTESTS/at/at_cellularnetwork/test_at_cellularnetwork.h index e7775ff8bed..02f0468a878 100644 --- a/features/cellular/UNITTESTS/at/at_cellularnetwork/test_at_cellularnetwork.h +++ b/features/cellular/UNITTESTS/at/at_cellularnetwork/test_at_cellularnetwork.h @@ -26,8 +26,12 @@ class Test_AT_CellularNetwork void test_AT_CellularNetwork_constructor(); + void test_AT_CellularNetwork_init(); + void test_AT_CellularNetwork_set_credentials(); + void test_AT_CellularNetwork_activate_context(); + void test_AT_CellularNetwork_connect(); void test_AT_CellularNetwork_disconnect(); @@ -38,6 +42,10 @@ class Test_AT_CellularNetwork void test_AT_CellularNetwork_get_registration_status(); + void test_AT_CellularNetwork_get_network_registering_mode(); + + void test_AT_CellularNetwork_set_registration_urc(); + void test_AT_CellularNetwork_set_attach(); void test_AT_CellularNetwork_get_attach(); @@ -52,6 +60,8 @@ class Test_AT_CellularNetwork void test_AT_CellularNetwork_set_access_technology(); + void test_AT_CellularNetwork_get_access_technology(); + void test_AT_CellularNetwork_scan_plmn(); void test_AT_CellularNetwork_set_ciot_optimization_config(); @@ -75,6 +85,12 @@ class Test_AT_CellularNetwork void test_AT_CellularNetwork_get_operator_params(); void test_AT_CellularNetwork_get_operator_names(); + + void test_AT_CellularNetwork_attach(); + + void test_get_connection_status(); + + void test_set_blocking(); }; #endif // TEST_AT_CELLULARNETWORK_H diff --git a/features/cellular/UNITTESTS/stubs/ATHandler_stub.cpp b/features/cellular/UNITTESTS/stubs/ATHandler_stub.cpp index a4661ecfe3b..3917c7a733f 100644 --- a/features/cellular/UNITTESTS/stubs/ATHandler_stub.cpp +++ b/features/cellular/UNITTESTS/stubs/ATHandler_stub.cpp @@ -45,6 +45,13 @@ FileHandle_stub *ATHandler_stub::fh_value = NULL; device_err_t ATHandler_stub::device_err_value; Callback ATHandler_stub::callback = NULL; uint8_t ATHandler_stub::resp_info_true_counter = false; +uint8_t ATHandler_stub::info_elem_true_counter = false; +int ATHandler_stub::int_valid_count_table[kRead_int_table_size]; +int ATHandler_stub::int_count = kRead_int_table_size; + +int ATHandler_stub::read_string_index = kRead_string_table_size; +char* ATHandler_stub::read_string_table[kRead_string_table_size]; +int ATHandler_stub::resp_stop_success_count = kResp_stop_count_default; ATHandler::ATHandler(FileHandle *fh, EventQueue &queue, int timeout, const char *output_delimiter, uint16_t send_delay) : _nextATHandler(0), @@ -91,7 +98,7 @@ void ATHandler::set_file_handle(FileHandle *fh) nsapi_error_t ATHandler::set_urc_handler(const char *urc, mbed::Callback cb) { ATHandler_stub::callback = cb; - return NSAPI_ERROR_OK; + return ATHandler_stub::nsapi_error_value; } void ATHandler::remove_urc_handler(const char *prefix, mbed::Callback callback) @@ -136,6 +143,7 @@ void ATHandler::process_oob() void ATHandler::clear_error() { + ATHandler_stub::nsapi_error_ok_counter++; } void ATHandler::skip_param(uint32_t count) { @@ -153,15 +161,44 @@ ssize_t ATHandler::read_bytes(uint8_t *buf, size_t len) ssize_t ATHandler::read_string(char *buf, size_t size, bool read_even_stop_tag) { - if (ATHandler_stub::read_string_value && ATHandler_stub::ssize_value >= 0) { - memcpy(buf, ATHandler_stub::read_string_value, ATHandler_stub::ssize_value); + + if (ATHandler_stub::read_string_index == kRead_string_table_size) { + if (ATHandler_stub::read_string_value && ATHandler_stub::ssize_value >= 0) { + memcpy(buf, ATHandler_stub::read_string_value, ATHandler_stub::ssize_value); + } + return ATHandler_stub::ssize_value; } - return ATHandler_stub::ssize_value; + + ATHandler_stub::read_string_index--; + if (ATHandler_stub::read_string_index >= 0) { + char* tmp = ATHandler_stub::read_string_table[ATHandler_stub::read_string_index]; + ssize_t len = strlen(tmp); + memcpy(buf, tmp, len+1); + return len; + } + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + return -1; } -int ATHandler::read_int() +int32_t ATHandler::read_int() { - return ATHandler_stub::int_value; + if (ATHandler_stub::nsapi_error_value != NSAPI_ERROR_OK) { + return -1; + } + + if (ATHandler_stub::int_count == kRead_int_table_size) { + return ATHandler_stub::int_value; + } + + //printf("ATHandler_stub::int_count: %d", ATHandler_stub::int_count); + ATHandler_stub::int_count--; + if (ATHandler_stub::int_count < kRead_int_table_size && ATHandler_stub::int_count >= 0) { + return ATHandler_stub::int_valid_count_table[ATHandler_stub::int_count]; + } + + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; + return -1; } void ATHandler::set_delimiter(char delimiter) @@ -196,6 +233,10 @@ bool ATHandler::info_resp() bool ATHandler::info_elem(char start_tag) { + if (ATHandler_stub::info_elem_true_counter) { + ATHandler_stub::info_elem_true_counter--; + return true; + } return ATHandler_stub::bool_value; } @@ -206,13 +247,18 @@ bool ATHandler::consume_to_stop_tag() void ATHandler::resp_stop() { + if (ATHandler_stub::resp_stop_success_count > 0) { + ATHandler_stub::resp_stop_success_count--; + return; + } + ATHandler_stub::nsapi_error_value = NSAPI_ERROR_DEVICE_ERROR; } void ATHandler::cmd_start(const char* cmd) { } -void ATHandler::write_int(int param) +void ATHandler::write_int(int32_t param) { } diff --git a/features/cellular/UNITTESTS/stubs/ATHandler_stub.h b/features/cellular/UNITTESTS/stubs/ATHandler_stub.h index 0aa4be14984..0d5b3e820b0 100644 --- a/features/cellular/UNITTESTS/stubs/ATHandler_stub.h +++ b/features/cellular/UNITTESTS/stubs/ATHandler_stub.h @@ -23,6 +23,9 @@ #include "FileHandle_stub.h" #include "Callback.h" +static const int kRead_string_table_size = 100; +static const int kRead_int_table_size = 100; +static const int kResp_stop_count_default = 100; namespace ATHandler_stub { extern nsapi_error_t nsapi_error_value; @@ -33,13 +36,19 @@ namespace ATHandler_stub { extern bool default_timeout; extern bool debug_on; extern ssize_t ssize_value; - extern char* read_string_value; + extern char *read_string_value; extern size_t size_value; extern size_t return_given_size; extern bool bool_value; extern uint8_t resp_info_true_counter; + extern uint8_t info_elem_true_counter; extern uint8_t uint8_value; extern mbed::FileHandle_stub *fh_value; extern mbed::device_err_t device_err_value; extern mbed::Callback callback; + extern char *read_string_table[kRead_string_table_size]; + extern int read_string_index; + extern int int_valid_count_table[kRead_int_table_size]; + extern int int_count; + extern int resp_stop_success_count; } diff --git a/features/cellular/framework/AT/AT_CellularNetwork.cpp b/features/cellular/framework/AT/AT_CellularNetwork.cpp index 6639e89c33c..c49bfe2e627 100644 --- a/features/cellular/framework/AT/AT_CellularNetwork.cpp +++ b/features/cellular/framework/AT/AT_CellularNetwork.cpp @@ -102,7 +102,7 @@ void AT_CellularNetwork::free_credentials() void AT_CellularNetwork::urc_no_carrier() { tr_error("Data call failed: no carrier"); - call_network_cb(NSAPI_STATUS_DISCONNECTED, NSAPI_ERROR_OK); + call_network_cb(NSAPI_STATUS_DISCONNECTED); } void AT_CellularNetwork::read_reg_params_and_compare(RegistrationType type) @@ -248,7 +248,7 @@ nsapi_error_t AT_CellularNetwork::activate_context() nsapi_error_t err = NSAPI_ERROR_OK; // try to find or create context with suitable stack - if(get_context()) { + if (get_context()) { // try to authenticate user before activating or modifying context err = do_user_authentication(); } else { @@ -258,7 +258,7 @@ nsapi_error_t AT_CellularNetwork::activate_context() if (err != NSAPI_ERROR_OK) { _at.unlock(); tr_error("Failed to activate network context! (%d)", err); - call_network_cb(NSAPI_STATUS_DISCONNECTED, NSAPI_ERROR_OK); + call_network_cb(NSAPI_STATUS_DISCONNECTED); return err; } @@ -308,14 +308,14 @@ nsapi_error_t AT_CellularNetwork::activate_context() nsapi_error_t AT_CellularNetwork::connect() { - call_network_cb(NSAPI_STATUS_CONNECTING, NSAPI_ERROR_OK); + call_network_cb(NSAPI_STATUS_CONNECTING); nsapi_error_t err = NSAPI_ERROR_OK; if (!_is_context_active) { err = activate_context(); } if (err) { - call_network_cb(NSAPI_STATUS_DISCONNECTED, err); + call_network_cb(NSAPI_STATUS_DISCONNECTED); return err; } @@ -325,14 +325,11 @@ nsapi_error_t AT_CellularNetwork::connect() _at.unlock(); if (err != NSAPI_ERROR_OK) { tr_error("Failed to open data channel!"); - _connect_status = NSAPI_STATUS_DISCONNECTED; - if (_connection_status_cb) { - _connection_status_cb(NSAPI_EVENT_CONNECTION_STATUS_CHANGE, NSAPI_STATUS_DISCONNECTED); - } + call_network_cb(NSAPI_STATUS_DISCONNECTED); return err; } #else - call_network_cb(NSAPI_STATUS_GLOBAL_UP, NSAPI_ERROR_OK); + call_network_cb(NSAPI_STATUS_GLOBAL_UP); #endif return NSAPI_ERROR_OK; @@ -389,20 +386,18 @@ nsapi_error_t AT_CellularNetwork::disconnect() _at.resp_stop(); _at.restore_at_timeout(); - call_network_cb(NSAPI_STATUS_DISCONNECTED, _at.get_last_error()); + call_network_cb(NSAPI_STATUS_DISCONNECTED); return _at.unlock_return_error(); #endif } -void AT_CellularNetwork::call_network_cb(nsapi_connection_status_t status, nsapi_error_t err) +void AT_CellularNetwork::call_network_cb(nsapi_connection_status_t status) { - if (err == NSAPI_ERROR_OK) { - if (_connect_status != status) { - _connect_status = status; - if (_connection_status_cb) { - _connection_status_cb(NSAPI_EVENT_CONNECTION_STATUS_CHANGE, _connect_status); - } + if (_connect_status != status) { + _connect_status = status; + if (_connection_status_cb) { + _connection_status_cb(NSAPI_EVENT_CONNECTION_STATUS_CHANGE, _connect_status); } } } @@ -572,6 +567,7 @@ bool AT_CellularNetwork::get_context() break; } } else { + // requested dual stack or stack is not specified // If dual PDP need to check for IPV4 or IPV6 modem support. Prefer IPv6. if (pdp_stack == IPV4V6_STACK) { if (modem_supports_ipv6) { @@ -826,7 +822,7 @@ nsapi_error_t AT_CellularNetwork::detach() _at.resp_start(); _at.resp_stop(); - call_network_cb(NSAPI_STATUS_DISCONNECTED, _at.get_last_error()); + call_network_cb(NSAPI_STATUS_DISCONNECTED); return _at.unlock_return_error(); } diff --git a/features/cellular/framework/AT/AT_CellularNetwork.h b/features/cellular/framework/AT/AT_CellularNetwork.h index d49e5bce208..058e167de91 100644 --- a/features/cellular/framework/AT/AT_CellularNetwork.h +++ b/features/cellular/framework/AT/AT_CellularNetwork.h @@ -162,7 +162,8 @@ class AT_CellularNetwork : public CellularNetwork, public AT_CellularBase void read_reg_params_and_compare(RegistrationType type); void read_reg_params(RegistrationType type, RegistrationStatus ®_status, int &lac, int &cell_id, int &act); - void call_network_cb(nsapi_connection_status_t status, nsapi_error_t err); + // calls network callback only if status was changed, updates local connection status + void call_network_cb(nsapi_connection_status_t status); #if NSAPI_PPP_AVAILABLE void ppp_status_cb(nsapi_event_t, intptr_t); #endif From 1fb4d2dfc9096201d1b060b586924f098696bbe0 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Teppo=20J=C3=A4rvelin?= Date: Wed, 20 Jun 2018 09:02:47 +0300 Subject: [PATCH 49/95] Cellular: fixed unit tests after rebasing with master. --- features/cellular/UNITTESTS/at/at_cellularnetwork/Makefile | 1 + .../UNITTESTS/at/at_cellularsms/test_at_cellularsms.cpp | 2 +- features/cellular/UNITTESTS/stubs/AT_CellularBase_stub.cpp | 4 ++++ .../cellular/UNITTESTS/stubs/AT_CellularInformation_stub.cpp | 5 +++++ features/cellular/UNITTESTS/stubs/AT_CellularSIM_stub.cpp | 5 +++++ features/cellular/framework/API/CellularPower.h | 2 +- features/cellular/framework/AT/AT_CellularPower.h | 2 +- 7 files changed, 18 insertions(+), 3 deletions(-) diff --git a/features/cellular/UNITTESTS/at/at_cellularnetwork/Makefile b/features/cellular/UNITTESTS/at/at_cellularnetwork/Makefile index 55c6f75dddc..f834d5787f2 100644 --- a/features/cellular/UNITTESTS/at/at_cellularnetwork/Makefile +++ b/features/cellular/UNITTESTS/at/at_cellularnetwork/Makefile @@ -21,6 +21,7 @@ TEST_SRC_FILES = \ ../../stubs/us_ticker_stub.cpp \ ../../stubs/mbed_assert_stub.cpp \ ../../stubs/SocketAddress_stub.cpp \ + ../../stubs/randLIB_stub.cpp \ include ../../MakefileWorker.mk diff --git a/features/cellular/UNITTESTS/at/at_cellularsms/test_at_cellularsms.cpp b/features/cellular/UNITTESTS/at/at_cellularsms/test_at_cellularsms.cpp index 9faac21d67a..94c5884a63e 100644 --- a/features/cellular/UNITTESTS/at/at_cellularsms/test_at_cellularsms.cpp +++ b/features/cellular/UNITTESTS/at/at_cellularsms/test_at_cellularsms.cpp @@ -57,7 +57,7 @@ void Test_AT_CellularSMS::test_AT_CellularSMS_initialize() AT_CellularSMS sms(at); ATHandler_stub::nsapi_error_value = NSAPI_ERROR_AUTH_FAILURE; - CHECK(NSAPI_ERROR_AUTH_FAILURE == sms.initialize(CellularSMS::CellularSMSMmodeText)); + CHECK(NSAPI_ERROR_NO_MEMORY == sms.initialize(CellularSMS::CellularSMSMmodeText)); } diff --git a/features/cellular/UNITTESTS/stubs/AT_CellularBase_stub.cpp b/features/cellular/UNITTESTS/stubs/AT_CellularBase_stub.cpp index 0a6daf2d008..e7e37ac15e8 100644 --- a/features/cellular/UNITTESTS/stubs/AT_CellularBase_stub.cpp +++ b/features/cellular/UNITTESTS/stubs/AT_CellularBase_stub.cpp @@ -41,3 +41,7 @@ device_err_t AT_CellularBase::get_device_error() const return AT_CellularBase_stub::device_err_value; } +bool AT_CellularBase::is_supported(SupportedFeature feature) +{ + return true; +} diff --git a/features/cellular/UNITTESTS/stubs/AT_CellularInformation_stub.cpp b/features/cellular/UNITTESTS/stubs/AT_CellularInformation_stub.cpp index a9cf1b5b0bd..e9cdd24b0a2 100644 --- a/features/cellular/UNITTESTS/stubs/AT_CellularInformation_stub.cpp +++ b/features/cellular/UNITTESTS/stubs/AT_CellularInformation_stub.cpp @@ -42,3 +42,8 @@ nsapi_error_t AT_CellularInformation::get_revision(char *buf, size_t buf_size) { return 0; } + +nsapi_error_t AT_CellularInformation::get_serial_number(char *buf, size_t buf_size, SerialNumberType type) +{ + return 0; +} diff --git a/features/cellular/UNITTESTS/stubs/AT_CellularSIM_stub.cpp b/features/cellular/UNITTESTS/stubs/AT_CellularSIM_stub.cpp index 85a7f04a645..ee06161aaad 100644 --- a/features/cellular/UNITTESTS/stubs/AT_CellularSIM_stub.cpp +++ b/features/cellular/UNITTESTS/stubs/AT_CellularSIM_stub.cpp @@ -52,3 +52,8 @@ nsapi_error_t AT_CellularSIM::get_imsi(char* imsi) { return NSAPI_ERROR_OK; } + +nsapi_error_t AT_CellularSIM::get_iccid(char *buf, size_t buf_size) +{ + return NSAPI_ERROR_OK; +} diff --git a/features/cellular/framework/API/CellularPower.h b/features/cellular/framework/API/CellularPower.h index b555bc23d12..b72470e3653 100644 --- a/features/cellular/framework/API/CellularPower.h +++ b/features/cellular/framework/API/CellularPower.h @@ -92,7 +92,7 @@ class CellularPower * * @return zero on success */ - virtual nsapi_error_t set_power_level(int func_level, int do_reset = 1) = 0; + virtual nsapi_error_t set_power_level(int func_level, int do_reset = 0) = 0; /** Reset and wake-up cellular device. * diff --git a/features/cellular/framework/AT/AT_CellularPower.h b/features/cellular/framework/AT/AT_CellularPower.h index 305a233a5e3..eb4b2e9ab99 100644 --- a/features/cellular/framework/AT/AT_CellularPower.h +++ b/features/cellular/framework/AT/AT_CellularPower.h @@ -41,7 +41,7 @@ class AT_CellularPower : public CellularPower, public AT_CellularBase virtual nsapi_error_t set_at_mode(); - virtual nsapi_error_t set_power_level(int func_level, int do_reset = 1); + virtual nsapi_error_t set_power_level(int func_level, int do_reset = 0); virtual nsapi_error_t reset(); From c64971c1009d61b31ff22db0c4ebc756eb85e4de Mon Sep 17 00:00:00 2001 From: canhkha Date: Wed, 20 Jun 2018 13:59:48 +0700 Subject: [PATCH 50/95] Fix lpc43xx serial pin map compiling error --- targets/TARGET_NXP/TARGET_LPC43XX/serial_api.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/targets/TARGET_NXP/TARGET_LPC43XX/serial_api.c b/targets/TARGET_NXP/TARGET_LPC43XX/serial_api.c index 06988176caf..3ca5ba93384 100644 --- a/targets/TARGET_NXP/TARGET_LPC43XX/serial_api.c +++ b/targets/TARGET_NXP/TARGET_LPC43XX/serial_api.c @@ -89,7 +89,7 @@ static const PinMap PinMap_UART_RTS[] = { static const PinMap PinMap_UART_CTS[] = { {P1_11, UART_1, (SCU_PINIO_FAST | 1)}, - {P5_4, UART_1, (SCU_PINIO_FAST | 4), + {P5_4, UART_1, (SCU_PINIO_FAST | 4)}, {PC_2, UART_1, (SCU_PINIO_FAST | 2)}, {PE_7, UART_1, (SCU_PINIO_FAST | 2)}, {NC, NC, 0} From 399191fc9c47a026ea2e8604eb4bbd1587cca027 Mon Sep 17 00:00:00 2001 From: paul-szczepanek-arm <33840200+paul-szczepanek-arm@users.noreply.github.com> Date: Wed, 20 Jun 2018 08:24:26 +0100 Subject: [PATCH 51/95] reuse existing call --- features/FEATURE_BLE/ble/Gap.h | 15 ++++++--------- 1 file changed, 6 insertions(+), 9 deletions(-) diff --git a/features/FEATURE_BLE/ble/Gap.h b/features/FEATURE_BLE/ble/Gap.h index 2aa845d6a74..e3b3518d635 100644 --- a/features/FEATURE_BLE/ble/Gap.h +++ b/features/FEATURE_BLE/ble/Gap.h @@ -2113,15 +2113,12 @@ class Gap { * @note All restrictions from setScanParams(uint16_t, uint16_t, uint16_t, bool) apply. */ ble_error_t setScanParams(const GapScanningParams& scanningParams) { - ble_error_t rc; - if (((rc = _scanningParams.setInterval(scanningParams.getInterval())) == BLE_ERROR_NONE) && - ((rc = _scanningParams.setWindow(scanningParams.getWindow())) == BLE_ERROR_NONE) && - ((rc = _scanningParams.setTimeout(scanningParams.getTimeout())) == BLE_ERROR_NONE)) { - _scanningParams.setActiveScanning(scanningParams.getActiveScanning()); - return BLE_ERROR_NONE; - } - - return rc; + return setScanParams( + scanningParams.getInterval(), + scanningParams.getWindow(), + scanningParams.getTimeout(), + scanningParams.getActiveScanning() + ); } /** From cdbe43c0d52c4f4f9e68687d23adffe824f3f1a4 Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Thu, 17 May 2018 21:36:15 +0100 Subject: [PATCH 52/95] Refactor Sockets by moving functions up into common base. * Move IP Socket stuff to InternetSocket class which is inherited by TCP/UDP * Implement sendto() and recvfrom() on TCP socket * Implement connect() call on UDP * Implement send() and recv() calls on UDP socket --- .../{Socket.cpp => InternetSocket.cpp} | 42 ++-- features/netsocket/InternetSocket.h | 232 ++++++++++++++++++ features/netsocket/NetworkInterface.h | 6 +- features/netsocket/NetworkStack.h | 2 +- features/netsocket/Socket.h | 222 ++++++++--------- features/netsocket/SocketAddress.cpp | 3 +- features/netsocket/TCPServer.cpp | 27 +- features/netsocket/TCPServer.h | 42 +++- features/netsocket/TCPSocket.cpp | 18 ++ features/netsocket/TCPSocket.h | 35 ++- features/netsocket/UDPSocket.cpp | 20 ++ features/netsocket/UDPSocket.h | 49 +++- 12 files changed, 539 insertions(+), 159 deletions(-) rename features/netsocket/{Socket.cpp => InternetSocket.cpp} (72%) create mode 100644 features/netsocket/InternetSocket.h diff --git a/features/netsocket/Socket.cpp b/features/netsocket/InternetSocket.cpp similarity index 72% rename from features/netsocket/Socket.cpp rename to features/netsocket/InternetSocket.cpp index 7317648b65c..5179f8a26fd 100644 --- a/features/netsocket/Socket.cpp +++ b/features/netsocket/InternetSocket.cpp @@ -1,4 +1,4 @@ -/* Socket +/* InternetSocket * Copyright (c) 2015 ARM Limited * * Licensed under the Apache License, Version 2.0 (the "License"); @@ -14,17 +14,19 @@ * limitations under the License. */ -#include "Socket.h" -#include "mbed.h" +#include "InternetSocket.h" +#include "platform/Callback.h" -Socket::Socket() +using namespace mbed; + +InternetSocket::InternetSocket() : _stack(0) , _socket(0) , _timeout(osWaitForever) { } -nsapi_error_t Socket::open(NetworkStack *stack) +nsapi_error_t InternetSocket::open(NetworkStack *stack) { _lock.lock(); @@ -42,14 +44,14 @@ nsapi_error_t Socket::open(NetworkStack *stack) } _socket = socket; - _event = callback(this, &Socket::event); + _event = callback(this, &InternetSocket::event); _stack->socket_attach(_socket, Callback::thunk, &_event); _lock.unlock(); return NSAPI_ERROR_OK; } -nsapi_error_t Socket::close() +nsapi_error_t InternetSocket::close() { _lock.lock(); @@ -70,7 +72,7 @@ nsapi_error_t Socket::close() return ret; } -int Socket::modify_multicast_group(const SocketAddress &address, nsapi_socket_option_t socketopt) +int InternetSocket::modify_multicast_group(const SocketAddress &address, nsapi_socket_option_t socketopt) { nsapi_ip_mreq_t mreq; @@ -81,32 +83,32 @@ int Socket::modify_multicast_group(const SocketAddress &address, nsapi_socket_op return this->setsockopt(NSAPI_SOCKET, socketopt, &mreq, sizeof(mreq)); } -int Socket::join_multicast_group(const SocketAddress &address) +int InternetSocket::join_multicast_group(const SocketAddress &address) { return modify_multicast_group(address, NSAPI_ADD_MEMBERSHIP); } -int Socket::leave_multicast_group(const SocketAddress &address) +int InternetSocket::leave_multicast_group(const SocketAddress &address) { return modify_multicast_group(address, NSAPI_DROP_MEMBERSHIP); } -nsapi_error_t Socket::bind(uint16_t port) +nsapi_error_t InternetSocket::bind(uint16_t port) { // Underlying bind is thread safe SocketAddress addr(0, port); return bind(addr); } -nsapi_error_t Socket::bind(const char *address, uint16_t port) +nsapi_error_t InternetSocket::bind(const char *address, uint16_t port) { // Underlying bind is thread safe SocketAddress addr(address, port); return bind(addr); } -nsapi_error_t Socket::bind(const SocketAddress &address) +nsapi_error_t InternetSocket::bind(const SocketAddress &address) { _lock.lock(); nsapi_error_t ret; @@ -121,13 +123,13 @@ nsapi_error_t Socket::bind(const SocketAddress &address) return ret; } -void Socket::set_blocking(bool blocking) +void InternetSocket::set_blocking(bool blocking) { - // Socket::set_timeout is thread safe + // InternetSocket::set_timeout is thread safe set_timeout(blocking ? -1 : 0); } -void Socket::set_timeout(int timeout) +void InternetSocket::set_timeout(int timeout) { _lock.lock(); @@ -140,7 +142,7 @@ void Socket::set_timeout(int timeout) _lock.unlock(); } -nsapi_error_t Socket::setsockopt(int level, int optname, const void *optval, unsigned optlen) +nsapi_error_t InternetSocket::setsockopt(int level, int optname, const void *optval, unsigned optlen) { _lock.lock(); nsapi_error_t ret; @@ -155,7 +157,7 @@ nsapi_error_t Socket::setsockopt(int level, int optname, const void *optval, uns return ret; } -nsapi_error_t Socket::getsockopt(int level, int optname, void *optval, unsigned *optlen) +nsapi_error_t InternetSocket::getsockopt(int level, int optname, void *optval, unsigned *optlen) { _lock.lock(); nsapi_error_t ret; @@ -171,14 +173,14 @@ nsapi_error_t Socket::getsockopt(int level, int optname, void *optval, unsigned } -void Socket::sigio(Callback callback) +void InternetSocket::sigio(Callback callback) { _lock.lock(); _callback = callback; _lock.unlock(); } -void Socket::attach(Callback callback) +void InternetSocket::attach(Callback callback) { sigio(callback); } diff --git a/features/netsocket/InternetSocket.h b/features/netsocket/InternetSocket.h new file mode 100644 index 00000000000..ec1a81cc56b --- /dev/null +++ b/features/netsocket/InternetSocket.h @@ -0,0 +1,232 @@ + +/** \addtogroup netsocket */ +/** @{*/ +/* Socket + * Copyright (c) 2015 ARM Limited + * + * Licensed under the Apache License, Version 2.0 (the "License"); + * you may not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef INTERNETSOCKET_H +#define INTERNETSOCKET_H + +#include "netsocket/Socket.h" +#include "netsocket/NetworkStack.h" +#include "rtos/Mutex.h" +#include "Callback.h" +#include "mbed_toolchain.h" + +/** Socket implementation that uses IP network stack. + * Not to be directly used by applications. Cannot be directly instantiated. + */ +class InternetSocket : public Socket { +public: + /** Destroy a socket + * + * Closes socket if the socket is still open + */ + virtual ~InternetSocket() {} + + /** Opens a socket + * + * Creates a network socket on the network stack of the given + * network interface. Not needed if stack is passed to the + * socket's constructor. + * + * @param stack Network stack as target for socket + * @return 0 on success, negative error code on failure + */ + nsapi_error_t open(NetworkStack *stack); + + template + nsapi_error_t open(S *stack) { + return open(nsapi_create_stack(stack)); + } + + /** Close the socket + * + * Closes any open connection and deallocates any memory associated + * with the socket. Called from destructor if socket is not closed. + * + * @return 0 on success, negative error code on failure + */ + virtual nsapi_error_t close(); + + /** Subscribes to an IP multicast group + * + * @param address Multicast group IP address + * @return Negative error code on failure + */ + int join_multicast_group(const SocketAddress &address); + + /** Leave an IP multicast group + * + * @param address Multicast group IP address + * @return Negative error code on failure + */ + int leave_multicast_group(const SocketAddress &address); + + + /** Bind a specific address to a socket + * + * Binding a socket specifies the address and port on which to receive + * data. + * + * @param port Local port to bind + * @return 0 on success, negative error code on failure. + */ + nsapi_error_t bind(uint16_t port); + + /** Bind a specific address to a socket + * + * Binding a socket specifies the address and port on which to receive + * data. If the IP address is zeroed, only the port is bound. + * + * @param address Null-terminated local address to bind + * @param port Local port to bind + * @return 0 on success, negative error code on failure. + */ + nsapi_error_t bind(const char *address, uint16_t port); + + /** Bind a specific address to a socket + * + * Binding a socket specifies the address and port on which to receive + * data. If the IP address is zeroed, only the port is bound. + * + * @param address Local address to bind + * @return 0 on success, negative error code on failure. + */ + virtual nsapi_error_t bind(const SocketAddress &address); + + /** Set blocking or non-blocking mode of the socket + * + * Initially all sockets are in blocking mode. In non-blocking mode + * blocking operations such as send/recv/accept return + * NSAPI_ERROR_WOULD_BLOCK if they can not continue. + * + * set_blocking(false) is equivalent to set_timeout(-1) + * set_blocking(true) is equivalent to set_timeout(0) + * + * @param blocking true for blocking mode, false for non-blocking mode. + */ + virtual void set_blocking(bool blocking); + + /** Set timeout on blocking socket operations + * + * Initially all sockets have unbounded timeouts. NSAPI_ERROR_WOULD_BLOCK + * is returned if a blocking operation takes longer than the specified + * timeout. A timeout of 0 removes the timeout from the socket. A negative + * value give the socket an unbounded timeout. + * + * set_timeout(0) is equivalent to set_blocking(false) + * set_timeout(-1) is equivalent to set_blocking(true) + * + * @param timeout Timeout in milliseconds + */ + virtual void set_timeout(int timeout); + + /* Set socket options + * + * setsockopt allows an application to pass stack-specific options + * to the underlying stack using stack-specific level and option names, + * or to request generic options using levels from nsapi_socket_level_t. + * + * For unsupported options, NSAPI_ERROR_UNSUPPORTED is returned + * and the socket is unmodified. + * + * @param level Stack-specific protocol level or nsapi_socket_level_t + * @param optname Level-specific option name + * @param optval Option value + * @param optlen Length of the option value + * @return 0 on success, negative error code on failure + */ + virtual nsapi_error_t setsockopt(int level, int optname, const void *optval, unsigned optlen); + + /* Get socket options + * + * getsockopt allows an application to retrieve stack-specific options + * from the underlying stack using stack-specific level and option names, + * or to request generic options using levels from nsapi_socket_level_t. + * + * For unsupported options, NSAPI_ERROR_UNSUPPORTED is returned + * and the socket is unmodified. + * + * @param level Stack-specific protocol level or nsapi_socket_level_t + * @param optname Level-specific option name + * @param optval Destination for option value + * @param optlen Length of the option value + * @return 0 on success, negative error code on failure + */ + virtual nsapi_error_t getsockopt(int level, int optname, void *optval, unsigned *optlen); + + /** Register a callback on state change of the socket + * + * The specified callback will be called on state changes such as when + * the socket can recv/send/accept successfully and on when an error + * occurs. The callback may also be called spuriously without reason. + * + * The callback may be called in an interrupt context and should not + * perform expensive operations such as recv/send calls. + * + * Note! This is not intended as a replacement for a poll or attach-like + * asynchronous api, but rather as a building block for constructing + * such functionality. The exact timing of when the registered function + * is called is not guaranteed and susceptible to change. + * + * @param func Function to call on state change + */ + virtual void sigio(mbed::Callback func); + + /** Register a callback on state change of the socket + * + * @see Socket::sigio + * @deprecated + * The behaviour of Socket::attach differs from other attach functions in + * mbed OS and has been known to cause confusion. Replaced by Socket::sigio. + */ + MBED_DEPRECATED_SINCE("mbed-os-5.4", + "The behaviour of Socket::attach differs from other attach functions in " + "mbed OS and has been known to cause confusion. Replaced by Socket::sigio.") + void attach(mbed::Callback func); + + /** Register a callback on state change of the socket + * + * @see Socket::sigio + * @deprecated + * The attach function does not support cv-qualifiers. Replaced by + * attach(callback(obj, method)). + */ + template + MBED_DEPRECATED_SINCE("mbed-os-5.1", + "The attach function does not support cv-qualifiers. Replaced by " + "attach(callback(obj, method)).") + void attach(T *obj, M method) { + attach(mbed::callback(obj, method)); + } + +protected: + InternetSocket(); + virtual nsapi_protocol_t get_proto() = 0; + virtual void event() = 0; + int modify_multicast_group(const SocketAddress &address, nsapi_socket_option_t socketopt); + + NetworkStack *_stack; + nsapi_socket_t _socket; + uint32_t _timeout; + mbed::Callback _event; + mbed::Callback _callback; + rtos::Mutex _lock; + SocketAddress _remote_peer; +}; + +#endif // INTERNETSOCKET_H diff --git a/features/netsocket/NetworkInterface.h b/features/netsocket/NetworkInterface.h index e164288bb00..5c9afd57da2 100644 --- a/features/netsocket/NetworkInterface.h +++ b/features/netsocket/NetworkInterface.h @@ -84,7 +84,7 @@ class NetworkInterface: public DNS { * Provided MAC address is intended for info or debug purposes and * may not be provided if the underlying network interface does not * provide a MAC address - * + * * @return Null-terminated representation of the local MAC address * or null if no MAC address is available */ @@ -99,7 +99,7 @@ class NetworkInterface: public DNS { /** Get the local network mask * - * @return Null-terminated representation of the local network mask + * @return Null-terminated representation of the local network mask * or null if no network mask has been received */ virtual const char *get_netmask(); @@ -270,7 +270,7 @@ class NetworkInterface: public DNS { } protected: - friend class Socket; + friend class InternetSocket; friend class UDPSocket; friend class TCPSocket; friend class TCPServer; diff --git a/features/netsocket/NetworkStack.h b/features/netsocket/NetworkStack.h index 6e8fcb7f0e0..96acf96626c 100644 --- a/features/netsocket/NetworkStack.h +++ b/features/netsocket/NetworkStack.h @@ -165,7 +165,7 @@ class NetworkStack: public DNS virtual OnboardNetworkStack *onboardNetworkStack() { return 0; } protected: - friend class Socket; + friend class InternetSocket; friend class UDPSocket; friend class TCPSocket; friend class TCPServer; diff --git a/features/netsocket/Socket.h b/features/netsocket/Socket.h index 8c74a9e60c2..05bbe3ffc64 100644 --- a/features/netsocket/Socket.h +++ b/features/netsocket/Socket.h @@ -21,93 +21,121 @@ #define SOCKET_H #include "netsocket/SocketAddress.h" -#include "netsocket/NetworkStack.h" -#include "rtos/Mutex.h" #include "Callback.h" -#include "mbed_toolchain.h" - /** Abstract socket class */ class Socket { public: - /** Destroy a socket + /** Destroy a socket. * * Closes socket if the socket is still open */ virtual ~Socket() {} - /** Opens a socket + /** Close the socket. * - * Creates a network socket on the network stack of the given - * network interface. Not needed if stack is passed to the - * socket's constructor. + * Closes any open connection and deallocates any memory associated + * with the socket. Called from destructor if socket is not closed. * - * @param stack Network stack as target for socket * @return 0 on success, negative error code on failure */ - nsapi_error_t open(NetworkStack *stack); + virtual nsapi_error_t close() = 0; - template - nsapi_error_t open(S *stack) { - return open(nsapi_create_stack(stack)); - } - - /** Close the socket + /** Connects socket to a remote host. * - * Closes any open connection and deallocates any memory associated - * with the socket. Called from destructor if socket is not closed. + * Initiates a connection to a remote server specified by the + * indicated address. In case of connectionless protocol, set + * the remote address for next send() call. * + * @param address The SocketAddress of the remote host * @return 0 on success, negative error code on failure */ - nsapi_error_t close(); - - /** Subscribes to an IP multicast group + virtual nsapi_error_t connect(const SocketAddress &address) = 0; + + /** Send data on a socket + * + * The socket must be connected to a remote host before send() call. + * Returns the number of bytes sent from the buffer. + * In case of connectionless socket, send data to pre-specified remote. * - * @param address Multicast group IP address - * @return Negative error code on failure + * By default, send blocks until all data is sent. If socket is set to + * non-blocking or times out, a partial amount can be written. + * NSAPI_ERROR_WOULD_BLOCK is returned if no data was written. + * + * @param data Buffer of data to send to the host + * @param size Size of the buffer in bytes + * @return Number of sent bytes on success, negative error + * code on failure. */ - int join_multicast_group(const SocketAddress &address); + virtual nsapi_size_or_error_t send(const void *data, nsapi_size_t size) = 0; - /** Leave an IP multicast group + /** Receive data from a socket. + * + * Receive data from connected socket or in case of connectionless socket + * this is equivalent of calling recvfrom(NULL, data, size). * - * @param address Multicast group IP address - * @return Negative error code on failure + * By default, recv blocks until some data is received. If socket is set to + * non-blocking or times out, NSAPI_ERROR_WOULD_BLOCK can be returned to + * indicate no data. + * + * @param data Destination buffer for data received from the host + * @param size Size of the buffer in bytes + * @return Number of received bytes on success, negative error + * code on failure. If no data is available to be received + * and the peer has performed an orderly shutdown, + * recv() returns 0. */ - int leave_multicast_group(const SocketAddress &address); + virtual nsapi_size_or_error_t recv(void *data, nsapi_size_t size) = 0; - /** Bind a specific address to a socket + /** Send a message on a socket. * - * Binding a socket specifies the address and port on which to receive - * data. + * The sendto() function shall send a message through a connection-mode or connectionless-mode socket. + * If the socket is connectionless-mode, the message shall be sent to the address specified. + * If the socket is connection-mode, address shall be ignored. * - * @param port Local port to bind - * @return 0 on success, negative error code on failure. + * By default, sendto blocks until data is sent. If socket is set to + * non-blocking or times out, NSAPI_ERROR_WOULD_BLOCK is returned + * immediately. + * + * @param address Remote address + * @param data Buffer of data to send to the host + * @param size Size of the buffer in bytes + * @return Number of sent bytes on success, negative error + * code on failure */ - nsapi_error_t bind(uint16_t port); + virtual nsapi_size_or_error_t sendto(const SocketAddress &address, + const void *data, nsapi_size_t size) = 0; - /** Bind a specific address to a socket + /** Receive a data from a socket * - * Binding a socket specifies the address and port on which to receive - * data. If the IP address is zeroed, only the port is bound. + * Receives a data and stores the source address in address if address + * is not NULL. Returns the number of bytes written into the buffer. If the + * datagram is larger than the buffer, the excess data is silently discarded. * - * @param address Null-terminated local address to bind - * @param port Local port to bind - * @return 0 on success, negative error code on failure. + * By default, recvfrom blocks until a datagram is received. If socket is set to + * non-blocking or times out with no datagram, NSAPI_ERROR_WOULD_BLOCK + * is returned. + * + * @param address Destination for the source address or NULL + * @param data Destination buffer for datagram received from the host + * @param size Size of the buffer in bytes + * @return Number of received bytes on success, negative error + * code on failure */ - nsapi_error_t bind(const char *address, uint16_t port); + virtual nsapi_size_or_error_t recvfrom(SocketAddress *address, + void *data, nsapi_size_t size) = 0; - /** Bind a specific address to a socket + /** Bind a specific address to a socket. * - * Binding a socket specifies the address and port on which to receive - * data. If the IP address is zeroed, only the port is bound. + * Binding assigns a local address to a socket. * * @param address Local address to bind * @return 0 on success, negative error code on failure. */ - nsapi_error_t bind(const SocketAddress &address); - - /** Set blocking or non-blocking mode of the socket + virtual nsapi_error_t bind(const SocketAddress &address) = 0; + + /** Set blocking or non-blocking mode of the socket. * * Initially all sockets are in blocking mode. In non-blocking mode * blocking operations such as send/recv/accept return @@ -118,9 +146,9 @@ class Socket { * * @param blocking true for blocking mode, false for non-blocking mode. */ - void set_blocking(bool blocking); - - /** Set timeout on blocking socket operations + virtual void set_blocking(bool blocking) = 0; + + /** Set timeout on blocking socket operations. * * Initially all sockets have unbounded timeouts. NSAPI_ERROR_WOULD_BLOCK * is returned if a blocking operation takes longer than the specified @@ -132,11 +160,29 @@ class Socket { * * @param timeout Timeout in milliseconds */ - void set_timeout(int timeout); + virtual void set_timeout(int timeout) = 0; + + /** Register a callback on state change of the socket. + * + * The specified callback will be called on state changes such as when + * the socket can recv/send/accept successfully and on when an error + * occurs. The callback may also be called spuriously without reason. + * + * The callback may be called in an interrupt context and should not + * perform expensive operations such as recv/send calls. + * + * Note! This is not intended as a replacement for a poll or attach-like + * asynchronous api, but rather as a building block for constructing + * such functionality. The exact timing of when the registered function + * is called is not guaranteed and susceptible to change. + * + * @param func Function to call on state change + */ + virtual void sigio(mbed::Callback func) = 0; - /* Set socket options + /* Set socket options. * - * setsockopt allows an application to pass stack-specific options + * setsockopt() allows an application to pass stack-specific options * to the underlying stack using stack-specific level and option names, * or to request generic options using levels from nsapi_socket_level_t. * @@ -148,12 +194,12 @@ class Socket { * @param optval Option value * @param optlen Length of the option value * @return 0 on success, negative error code on failure - */ - nsapi_error_t setsockopt(int level, int optname, const void *optval, unsigned optlen); + */ + virtual nsapi_error_t setsockopt(int level, int optname, const void *optval, unsigned optlen) = 0; - /* Get socket options + /* Get socket options. * - * getsockopt allows an application to retrieve stack-specific options + * getsockopt() allows an application to retrieve stack-specific options * from the underlying stack using stack-specific level and option names, * or to request generic options using levels from nsapi_socket_level_t. * @@ -165,66 +211,8 @@ class Socket { * @param optval Destination for option value * @param optlen Length of the option value * @return 0 on success, negative error code on failure - */ - nsapi_error_t getsockopt(int level, int optname, void *optval, unsigned *optlen); - - /** Register a callback on state change of the socket - * - * The specified callback will be called on state changes such as when - * the socket can recv/send/accept successfully and on when an error - * occurs. The callback may also be called spuriously without reason. - * - * The callback may be called in an interrupt context and should not - * perform expensive operations such as recv/send calls. - * - * Note! This is not intended as a replacement for a poll or attach-like - * asynchronous api, but rather as a building block for constructing - * such functionality. The exact timing of when the registered function - * is called is not guaranteed and susceptible to change. - * - * @param func Function to call on state change - */ - void sigio(mbed::Callback func); - - /** Register a callback on state change of the socket - * - * @see Socket::sigio - * @deprecated - * The behaviour of Socket::attach differs from other attach functions in - * mbed OS and has been known to cause confusion. Replaced by Socket::sigio. - */ - MBED_DEPRECATED_SINCE("mbed-os-5.4", - "The behaviour of Socket::attach differs from other attach functions in " - "mbed OS and has been known to cause confusion. Replaced by Socket::sigio.") - void attach(mbed::Callback func); - - /** Register a callback on state change of the socket - * - * @see Socket::sigio - * @deprecated - * The attach function does not support cv-qualifiers. Replaced by - * attach(callback(obj, method)). */ - template - MBED_DEPRECATED_SINCE("mbed-os-5.1", - "The attach function does not support cv-qualifiers. Replaced by " - "attach(callback(obj, method)).") - void attach(T *obj, M method) { - attach(mbed::callback(obj, method)); - } - -protected: - Socket(); - virtual nsapi_protocol_t get_proto() = 0; - virtual void event() = 0; - int modify_multicast_group(const SocketAddress &address, nsapi_socket_option_t socketopt); - - NetworkStack *_stack; - nsapi_socket_t _socket; - uint32_t _timeout; - mbed::Callback _event; - mbed::Callback _callback; - rtos::Mutex _lock; + virtual nsapi_error_t getsockopt(int level, int optname, void *optval, unsigned *optlen) = 0; }; diff --git a/features/netsocket/SocketAddress.cpp b/features/netsocket/SocketAddress.cpp index 953eb66194a..c30572beea9 100644 --- a/features/netsocket/SocketAddress.cpp +++ b/features/netsocket/SocketAddress.cpp @@ -18,8 +18,9 @@ #include "NetworkInterface.h" #include "NetworkStack.h" #include +#include #include "ip6string.h" -#include "mbed.h" + static bool ipv4_is_valid(const char *addr) diff --git a/features/netsocket/TCPServer.cpp b/features/netsocket/TCPServer.cpp index 85f3249341c..ee9e5cf7aa1 100644 --- a/features/netsocket/TCPServer.cpp +++ b/features/netsocket/TCPServer.cpp @@ -56,7 +56,7 @@ nsapi_error_t TCPServer::accept(TCPSocket *connection, SocketAddress *address) if (!_socket) { ret = NSAPI_ERROR_NO_SOCKET; break; - } + } _pending = 0; void *socket; @@ -111,3 +111,28 @@ void TCPServer::event() _callback(); } } + +nsapi_error_t TCPServer::connect(const SocketAddress) +{ + return NSAPI_ERROR_UNSUPPORTED; +} + +nsapi_size_or_error_t TCPServer::send(const void *, nsapi_size_t) +{ + return NSAPI_ERROR_UNSUPPORTED; +} + +nsapi_size_or_error_t TCPServer::recv(void *, nsapi_size_t) +{ + return NSAPI_ERROR_UNSUPPORTED; +} + +nsapi_size_or_error_t TCPServer::sendto(const SocketAddress&, const void *, nsapi_size_t) +{ + return NSAPI_ERROR_UNSUPPORTED; +} + +nsapi_size_or_error_t TCPServer::recvfrom(SocketAddress*, void *, nsapi_size_t) +{ + return NSAPI_ERROR_UNSUPPORTED; +} diff --git a/features/netsocket/TCPServer.h b/features/netsocket/TCPServer.h index af9a4e66e34..04962bb59cf 100644 --- a/features/netsocket/TCPServer.h +++ b/features/netsocket/TCPServer.h @@ -18,7 +18,7 @@ #ifndef TCPSERVER_H #define TCPSERVER_H -#include "netsocket/Socket.h" +#include "netsocket/InternetSocket.h" #include "netsocket/TCPSocket.h" #include "netsocket/NetworkStack.h" #include "netsocket/NetworkInterface.h" @@ -28,7 +28,7 @@ /** TCP socket server * @addtogroup netsocket */ -class TCPServer : public Socket { +class TCPServer : public InternetSocket { public: /** Create an uninitialized socket * @@ -66,7 +66,7 @@ class TCPServer : public Socket { * @return 0 on success, negative error code on failure */ nsapi_error_t listen(int backlog = 1); - + /** Accepts a connection on a TCP socket * * The server socket must be bound and set to listen for connections. @@ -83,6 +83,42 @@ class TCPServer : public Socket { */ nsapi_error_t accept(TCPSocket *connection, SocketAddress *address = NULL); + /** Not supported on TCPServer. + * @param address unused + * @return NSAPI_ERROR_UNSUPPORTED + */ + virtual nsapi_error_t connect(const SocketAddress &address); + + /** Not supported on TCPServer. + * @param data unused + * @param size unused + * @return NSAPI_ERROR_UNSUPPORTED + */ + virtual nsapi_size_or_error_t send(const void *data, nsapi_size_t size); + + /** Not supported on TCPServer. + * @param data unused + * @param size unused + * @return NSAPI_ERROR_UNSUPPORTED + */ + virtual nsapi_size_or_error_t recv(void *data, nsapi_size_t size); + + /** Not supported on TCPServer. + * @param address unused + * @param data unused + * @param size unused + * @return NSAPI_ERROR_UNSUPPORTED + */ + virtual nsapi_size_or_error_t sendto(const SocketAddress& address, const void *data, nsapi_size_t size); + + /** Not supported on TCPServer. + * @param address unused + * @param data unused + * @param size unused + * @return NSAPI_ERROR_UNSUPPORTED + */ + virtual nsapi_size_or_error_t recvfrom(SocketAddress* address, void *data, nsapi_size_t size); + protected: virtual nsapi_protocol_t get_proto(); virtual void event(); diff --git a/features/netsocket/TCPSocket.cpp b/features/netsocket/TCPSocket.cpp index 7897f8accaf..0328d4a8a9c 100644 --- a/features/netsocket/TCPSocket.cpp +++ b/features/netsocket/TCPSocket.cpp @@ -84,6 +84,10 @@ nsapi_error_t TCPSocket::connect(const SocketAddress &address) ret = NSAPI_ERROR_OK; } + if (ret == NSAPI_ERROR_OK || ret == NSAPI_ERROR_IN_PROGRESS) { + _remote_peer = address; + } + _lock.unlock(); return ret; } @@ -163,6 +167,12 @@ nsapi_size_or_error_t TCPSocket::send(const void *data, nsapi_size_t size) } } +nsapi_size_or_error_t TCPSocket::sendto(const SocketAddress &address, const void *data, nsapi_size_t size) +{ + (void)address; + return send(data, size); +} + nsapi_size_or_error_t TCPSocket::recv(void *data, nsapi_size_t size) { _lock.lock(); @@ -206,6 +216,14 @@ nsapi_size_or_error_t TCPSocket::recv(void *data, nsapi_size_t size) return ret; } +nsapi_size_or_error_t TCPSocket::recvfrom(SocketAddress *address, void *data, nsapi_size_t size) +{ + if (address) { + *address = _remote_peer; + } + return recv(data, size); +} + void TCPSocket::event() { _event_flag.set(READ_FLAG|WRITE_FLAG); diff --git a/features/netsocket/TCPSocket.h b/features/netsocket/TCPSocket.h index 39c547d7afa..e433b7fbc21 100644 --- a/features/netsocket/TCPSocket.h +++ b/features/netsocket/TCPSocket.h @@ -20,7 +20,7 @@ #ifndef TCPSOCKET_H #define TCPSOCKET_H -#include "netsocket/Socket.h" +#include "netsocket/InternetSocket.h" #include "netsocket/NetworkStack.h" #include "netsocket/NetworkInterface.h" #include "rtos/EventFlags.h" @@ -28,7 +28,7 @@ /** TCP socket connection */ -class TCPSocket : public Socket { +class TCPSocket : public InternetSocket { public: /** Create an uninitialized socket * @@ -60,7 +60,7 @@ class TCPSocket : public Socket { /** Override multicast functions to return error for TCP * */ - int join_multicast_group(const SocketAddress &address) { return NSAPI_ERROR_UNSUPPORTED; } + virtual int join_multicast_group(const SocketAddress &address) { return NSAPI_ERROR_UNSUPPORTED; } /** Connects TCP socket to a remote host * @@ -81,8 +81,8 @@ class TCPSocket : public Socket { * @param address The SocketAddress of the remote host * @return 0 on success, negative error code on failure */ - nsapi_error_t connect(const SocketAddress &address); - + virtual nsapi_error_t connect(const SocketAddress &address); + /** Send data over a TCP socket * * The socket must be connected to a remote host. Returns the number of @@ -97,8 +97,8 @@ class TCPSocket : public Socket { * @return Number of sent bytes on success, negative error * code on failure */ - nsapi_size_or_error_t send(const void *data, nsapi_size_t size); - + virtual nsapi_size_or_error_t send(const void *data, nsapi_size_t size); + /** Receive data over a TCP socket * * The socket must be connected to a remote host. Returns the number of @@ -115,7 +115,26 @@ class TCPSocket : public Socket { * and the peer has performed an orderly shutdown, * recv() returns 0. */ - nsapi_size_or_error_t recv(void *data, nsapi_size_t size); + virtual nsapi_size_or_error_t recv(void *data, nsapi_size_t size); + + /** Send data on a socket. + * + * TCP socket is connection oriented protocol, so address is ignored. + * + * By default, sendto blocks until data is sent. If socket is set to + * non-blocking or times out, NSAPI_ERROR_WOULD_BLOCK is returned + * immediately. + * + * @param address Remote address + * @param data Buffer of data to send to the host + * @param size Size of the buffer in bytes + * @return Number of sent bytes on success, negative error + * code on failure + */ + virtual nsapi_size_or_error_t sendto(const SocketAddress &address, + const void *data, nsapi_size_t size); + virtual nsapi_size_or_error_t recvfrom(SocketAddress *address, + void *data, nsapi_size_t size); protected: friend class TCPServer; diff --git a/features/netsocket/UDPSocket.cpp b/features/netsocket/UDPSocket.cpp index cb6fbd67ce1..1dab92b56cd 100644 --- a/features/netsocket/UDPSocket.cpp +++ b/features/netsocket/UDPSocket.cpp @@ -37,6 +37,13 @@ nsapi_protocol_t UDPSocket::get_proto() return NSAPI_UDP; } +nsapi_error_t UDPSocket::connect(const SocketAddress &address) +{ + if (!address) + return NSAPI_ERROR_PARAMETER; + _remote_peer = address; + return NSAPI_ERROR_OK; +} nsapi_size_or_error_t UDPSocket::sendto(const char *host, uint16_t port, const void *data, nsapi_size_t size) { @@ -89,6 +96,13 @@ nsapi_size_or_error_t UDPSocket::sendto(const SocketAddress &address, const void return ret; } +nsapi_size_or_error_t UDPSocket::send(const void *data, nsapi_size_t size) +{ + if (!_remote_peer) + return NSAPI_ERROR_NO_ADDRESS; + return sendto(_remote_peer, data, size); +} + nsapi_size_or_error_t UDPSocket::recvfrom(SocketAddress *address, void *buffer, nsapi_size_t size) { _lock.lock(); @@ -126,6 +140,12 @@ nsapi_size_or_error_t UDPSocket::recvfrom(SocketAddress *address, void *buffer, return ret; } +nsapi_size_or_error_t UDPSocket::recv(void *buffer, nsapi_size_t size) +{ + SocketAddress ignored; // Dangerous, I'm spending ~50 bytes from stack for address space that I'll ignore. + return recvfrom(&ignored, buffer, size); +} + void UDPSocket::event() { _event_flag.set(READ_FLAG|WRITE_FLAG); diff --git a/features/netsocket/UDPSocket.h b/features/netsocket/UDPSocket.h index a4570fa80e5..fe219412c44 100644 --- a/features/netsocket/UDPSocket.h +++ b/features/netsocket/UDPSocket.h @@ -20,7 +20,7 @@ #ifndef UDPSOCKET_H #define UDPSOCKET_H -#include "netsocket/Socket.h" +#include "netsocket/InternetSocket.h" #include "netsocket/NetworkStack.h" #include "netsocket/NetworkInterface.h" #include "rtos/EventFlags.h" @@ -28,7 +28,7 @@ /** UDP socket */ -class UDPSocket : public Socket { +class UDPSocket : public InternetSocket { public: /** Create an uninitialized socket * @@ -73,7 +73,7 @@ class UDPSocket : public Socket { * @return Number of sent bytes on success, negative error * code on failure */ - nsapi_size_or_error_t sendto(const char *host, uint16_t port, + virtual nsapi_size_or_error_t sendto(const char *host, uint16_t port, const void *data, nsapi_size_t size); /** Send a packet over a UDP socket @@ -91,7 +91,7 @@ class UDPSocket : public Socket { * @return Number of sent bytes on success, negative error * code on failure */ - nsapi_size_or_error_t sendto(const SocketAddress &address, + virtual nsapi_size_or_error_t sendto(const SocketAddress &address, const void *data, nsapi_size_t size); /** Receive a datagram over a UDP socket @@ -110,9 +110,48 @@ class UDPSocket : public Socket { * @return Number of received bytes on success, negative error * code on failure */ - nsapi_size_or_error_t recvfrom(SocketAddress *address, + virtual nsapi_size_or_error_t recvfrom(SocketAddress *address, void *data, nsapi_size_t size); + /** Set remote peer address + * + * Set the remote address for next send() call. + * + * @param address The SocketAddress of the remote host + * @return 0 on success, negative error code on failure + */ + virtual nsapi_error_t connect(const SocketAddress &address); + + /** Send a datagram to pre-specified remote. + * + * The socket must be connected to a remote host before send() call. + * Returns the number of bytes sent from the buffer. + * + * By default, send blocks until all data is sent. If socket is set to + * non-blocking or times out, a partial amount can be written. + * NSAPI_ERROR_WOULD_BLOCK is returned if no data was written. + * + * @param data Buffer of data to send to the host + * @param size Size of the buffer in bytes + * @return Number of sent bytes on success, negative error + * code on failure. + */ + virtual nsapi_size_or_error_t send(const void *data, nsapi_size_t size); + + /** Receive data from a socket. + * + * This is equivalent of calling recvfrom(NULL, data, size). + * + * By default, recv blocks until some data is received. If socket is set to + * non-blocking or times out, NSAPI_ERROR_WOULD_BLOCK can be returned to + * indicate no data. + * + * @param data Destination buffer for data received from the host + * @param size Size of the buffer in bytes + * @return Number of received bytes on success, negative error + * code on failure. + */ + virtual nsapi_size_or_error_t recv(void *data, nsapi_size_t size); protected: virtual nsapi_protocol_t get_proto(); virtual void event(); From 407b2f275d0b450a1787d3f6a3f75a96b826b64e Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Thu, 14 Jun 2018 16:58:15 +0300 Subject: [PATCH 53/95] Move accept() to abstract socket class and implement in TCPSocket Deprecate TCPServer in favor of just TCPSocket::accept() --- features/netsocket/InternetSocket.cpp | 27 ++++++- features/netsocket/InternetSocket.h | 13 +++- features/netsocket/Socket.h | 31 +++++++- features/netsocket/TCPServer.cpp | 70 ++--------------- features/netsocket/TCPServer.h | 64 ++-------------- features/netsocket/TCPSocket.cpp | 106 +++++++++++++++++++++----- features/netsocket/TCPSocket.h | 51 ++++++++++--- features/netsocket/UDPSocket.cpp | 41 ++++++---- features/netsocket/UDPSocket.h | 20 +++-- 9 files changed, 248 insertions(+), 175 deletions(-) diff --git a/features/netsocket/InternetSocket.cpp b/features/netsocket/InternetSocket.cpp index 5179f8a26fd..4e44ae574b1 100644 --- a/features/netsocket/InternetSocket.cpp +++ b/features/netsocket/InternetSocket.cpp @@ -20,9 +20,9 @@ using namespace mbed; InternetSocket::InternetSocket() - : _stack(0) - , _socket(0) - , _timeout(osWaitForever) + : _stack(0), _socket(0), _timeout(osWaitForever), + _readers(0), _writers(0), _factory_allocated(false), + _pending(0) { } @@ -68,7 +68,19 @@ nsapi_error_t InternetSocket::close() // on this socket event(); + // Wait until all readers and writers are gone + while (_readers || _writers) { + _lock.unlock(); + _event_flag.wait_any(FINISHED_FLAG, osWaitForever); + _lock.lock(); + } + _lock.unlock(); + + // When allocated by accept() call, will self desctruct on close(); + if (_factory_allocated) { + delete this; + } return ret; } @@ -172,6 +184,15 @@ nsapi_error_t InternetSocket::getsockopt(int level, int optname, void *optval, u return ret; } +void InternetSocket::event() +{ + _event_flag.set(READ_FLAG|WRITE_FLAG); + + _pending += 1; + if (_callback && _pending == 1) { + _callback(); + } +} void InternetSocket::sigio(Callback callback) { diff --git a/features/netsocket/InternetSocket.h b/features/netsocket/InternetSocket.h index ec1a81cc56b..66438f7a7a5 100644 --- a/features/netsocket/InternetSocket.h +++ b/features/netsocket/InternetSocket.h @@ -23,6 +23,7 @@ #include "netsocket/Socket.h" #include "netsocket/NetworkStack.h" #include "rtos/Mutex.h" +#include "rtos/EventFlags.h" #include "Callback.h" #include "mbed_toolchain.h" @@ -217,7 +218,7 @@ class InternetSocket : public Socket { protected: InternetSocket(); virtual nsapi_protocol_t get_proto() = 0; - virtual void event() = 0; + virtual void event(); int modify_multicast_group(const SocketAddress &address, nsapi_socket_option_t socketopt); NetworkStack *_stack; @@ -225,8 +226,18 @@ class InternetSocket : public Socket { uint32_t _timeout; mbed::Callback _event; mbed::Callback _callback; + rtos::EventFlags _event_flag; rtos::Mutex _lock; SocketAddress _remote_peer; + uint8_t _readers; + uint8_t _writers; + volatile unsigned _pending; + bool _factory_allocated; + + // Event flags + static const int READ_FLAG = 0x1u; + static const int WRITE_FLAG = 0x2u; + static const int FINISHED_FLAG = 0x3u; }; #endif // INTERNETSOCKET_H diff --git a/features/netsocket/Socket.h b/features/netsocket/Socket.h index 05bbe3ffc64..2fa6e678283 100644 --- a/features/netsocket/Socket.h +++ b/features/netsocket/Socket.h @@ -110,11 +110,10 @@ class Socket { /** Receive a data from a socket * * Receives a data and stores the source address in address if address - * is not NULL. Returns the number of bytes written into the buffer. If the - * datagram is larger than the buffer, the excess data is silently discarded. + * is not NULL. Returns the number of bytes written into the buffer. * * By default, recvfrom blocks until a datagram is received. If socket is set to - * non-blocking or times out with no datagram, NSAPI_ERROR_WOULD_BLOCK + * non-blocking or times out with no data, NSAPI_ERROR_WOULD_BLOCK * is returned. * * @param address Destination for the source address or NULL @@ -213,6 +212,32 @@ class Socket { * @return 0 on success, negative error code on failure */ virtual nsapi_error_t getsockopt(int level, int optname, void *optval, unsigned *optlen) = 0; + + /** Accepts a connection on a socket. + * + * The server socket must be bound and set to listen for connections. + * On a new connection, returns connected network socket which user is expected to call close() + * and that deallocates the resources. Referencing a returned pointer after a close() + * call is not allowed and leads to undefined behaviour. + * + * By default, accept blocks until incomming connection occurs. If socket is set to + * non-blocking or times out, error is set to NSAPI_ERROR_WOULD_BLOCK. + * + * @param error pointer to storage of the error value or NULL + * @return pointer to a socket + */ + virtual Socket *accept(nsapi_error_t *error = NULL) = 0; + + /** Listen for incoming connections. + * + * Marks the socket as a passive socket that can be used to accept + * incoming connections. + * + * @param backlog Number of pending connections that can be queued + * simultaneously, defaults to 1 + * @return 0 on success, negative error code on failure + */ + virtual nsapi_error_t listen(int backlog = 1) = 0; }; diff --git a/features/netsocket/TCPServer.cpp b/features/netsocket/TCPServer.cpp index ee9e5cf7aa1..4198511f678 100644 --- a/features/netsocket/TCPServer.cpp +++ b/features/netsocket/TCPServer.cpp @@ -18,7 +18,6 @@ #include "mbed.h" TCPServer::TCPServer() - : _pending(0), _accept_sem(0) { } @@ -27,29 +26,8 @@ TCPServer::~TCPServer() close(); } -nsapi_protocol_t TCPServer::get_proto() -{ - return NSAPI_TCP; -} - -nsapi_error_t TCPServer::listen(int backlog) -{ - _lock.lock(); - nsapi_error_t ret; - - if (!_socket) { - ret = NSAPI_ERROR_NO_SOCKET; - } else { - ret = _stack->socket_listen(_socket, backlog); - } - - _lock.unlock(); - return ret; -} - nsapi_error_t TCPServer::accept(TCPSocket *connection, SocketAddress *address) { - _lock.lock(); nsapi_error_t ret; while (true) { @@ -76,19 +54,19 @@ nsapi_error_t TCPServer::accept(TCPSocket *connection, SocketAddress *address) connection->_lock.unlock(); break; - } else if (NSAPI_ERROR_WOULD_BLOCK != ret) { + } else if ((_timeout == 0) || (ret != NSAPI_ERROR_WOULD_BLOCK)) { break; } else { - int32_t count; + uint32_t flag; // Release lock before blocking so other threads // accessing this object aren't blocked _lock.unlock(); - count = _accept_sem.wait(_timeout); + flag = _event_flag.wait_any(READ_FLAG, _timeout); _lock.lock(); - if (count < 1) { - // Semaphore wait timed out so break out and return + if (flag & osFlagsError) { + // Timeout break ret = NSAPI_ERROR_WOULD_BLOCK; break; } @@ -98,41 +76,3 @@ nsapi_error_t TCPServer::accept(TCPSocket *connection, SocketAddress *address) _lock.unlock(); return ret; } - -void TCPServer::event() -{ - int32_t acount = _accept_sem.wait(0); - if (acount <= 1) { - _accept_sem.release(); - } - - _pending += 1; - if (_callback && _pending == 1) { - _callback(); - } -} - -nsapi_error_t TCPServer::connect(const SocketAddress) -{ - return NSAPI_ERROR_UNSUPPORTED; -} - -nsapi_size_or_error_t TCPServer::send(const void *, nsapi_size_t) -{ - return NSAPI_ERROR_UNSUPPORTED; -} - -nsapi_size_or_error_t TCPServer::recv(void *, nsapi_size_t) -{ - return NSAPI_ERROR_UNSUPPORTED; -} - -nsapi_size_or_error_t TCPServer::sendto(const SocketAddress&, const void *, nsapi_size_t) -{ - return NSAPI_ERROR_UNSUPPORTED; -} - -nsapi_size_or_error_t TCPServer::recvfrom(SocketAddress*, void *, nsapi_size_t) -{ - return NSAPI_ERROR_UNSUPPORTED; -} diff --git a/features/netsocket/TCPServer.h b/features/netsocket/TCPServer.h index 04962bb59cf..d00c860af9c 100644 --- a/features/netsocket/TCPServer.h +++ b/features/netsocket/TCPServer.h @@ -28,12 +28,14 @@ /** TCP socket server * @addtogroup netsocket */ -class TCPServer : public InternetSocket { +class TCPServer : public TCPSocket { public: /** Create an uninitialized socket * * Must call open to initialize the socket on a network stack. */ + MBED_DEPRECATED_SINCE("mbed-os-5.10", + "TCPServer is deprecated, use TCPSocket") TCPServer(); /** Create a socket on a network interface @@ -44,8 +46,9 @@ class TCPServer : public InternetSocket { * @param stack Network stack as target for socket */ template + MBED_DEPRECATED_SINCE("mbed-os-5.10", + "TCPServer is deprecated, use TCPSocket") TCPServer(S *stack) - : _pending(0), _accept_sem(0) { open(stack); } @@ -56,17 +59,6 @@ class TCPServer : public InternetSocket { */ virtual ~TCPServer(); - /** Listen for connections on a TCP socket - * - * Marks the socket as a passive socket that can be used to accept - * incoming connections. - * - * @param backlog Number of pending connections that can be queued - * simultaneously, defaults to 1 - * @return 0 on success, negative error code on failure - */ - nsapi_error_t listen(int backlog = 1); - /** Accepts a connection on a TCP socket * * The server socket must be bound and set to listen for connections. @@ -81,51 +73,9 @@ class TCPServer : public InternetSocket { * @param address Destination for the remote address or NULL * @return 0 on success, negative error code on failure */ + MBED_DEPRECATED_SINCE("mbed-os-5.10", + "TCPServer::accept() is deprecated, use Socket *Socket::accept() instead") nsapi_error_t accept(TCPSocket *connection, SocketAddress *address = NULL); - - /** Not supported on TCPServer. - * @param address unused - * @return NSAPI_ERROR_UNSUPPORTED - */ - virtual nsapi_error_t connect(const SocketAddress &address); - - /** Not supported on TCPServer. - * @param data unused - * @param size unused - * @return NSAPI_ERROR_UNSUPPORTED - */ - virtual nsapi_size_or_error_t send(const void *data, nsapi_size_t size); - - /** Not supported on TCPServer. - * @param data unused - * @param size unused - * @return NSAPI_ERROR_UNSUPPORTED - */ - virtual nsapi_size_or_error_t recv(void *data, nsapi_size_t size); - - /** Not supported on TCPServer. - * @param address unused - * @param data unused - * @param size unused - * @return NSAPI_ERROR_UNSUPPORTED - */ - virtual nsapi_size_or_error_t sendto(const SocketAddress& address, const void *data, nsapi_size_t size); - - /** Not supported on TCPServer. - * @param address unused - * @param data unused - * @param size unused - * @return NSAPI_ERROR_UNSUPPORTED - */ - virtual nsapi_size_or_error_t recvfrom(SocketAddress* address, void *data, nsapi_size_t size); - -protected: - virtual nsapi_protocol_t get_proto(); - virtual void event(); - - volatile unsigned _pending; - rtos::Semaphore _accept_sem; }; - #endif diff --git a/features/netsocket/TCPSocket.cpp b/features/netsocket/TCPSocket.cpp index 0328d4a8a9c..0a30e1f1249 100644 --- a/features/netsocket/TCPSocket.cpp +++ b/features/netsocket/TCPSocket.cpp @@ -18,12 +18,7 @@ #include "Timer.h" #include "mbed_assert.h" -#define READ_FLAG 0x1u -#define WRITE_FLAG 0x2u - TCPSocket::TCPSocket() - : _pending(0), _event_flag(), - _read_in_progress(false), _write_in_progress(false) { } @@ -45,8 +40,8 @@ nsapi_error_t TCPSocket::connect(const SocketAddress &address) // If this assert is hit then there are two threads // performing a send at the same time which is undefined // behavior - MBED_ASSERT(!_write_in_progress); - _write_in_progress = true; + MBED_ASSERT(_writers == 0); + _writers++; bool blocking_connect_in_progress = false; @@ -77,7 +72,10 @@ nsapi_error_t TCPSocket::connect(const SocketAddress &address) } } - _write_in_progress = false; + _writers--; + if (!_socket) { + _event_flag.set(FINISHED_FLAG); + } /* Non-blocking connect gives "EISCONN" once done - convert to OK for blocking mode if we became connected during this call */ if (ret == NSAPI_ERROR_IS_CONNECTED && blocking_connect_in_progress) { @@ -116,8 +114,8 @@ nsapi_size_or_error_t TCPSocket::send(const void *data, nsapi_size_t size) // If this assert is hit then there are two threads // performing a send at the same time which is undefined // behavior - MBED_ASSERT(!_write_in_progress); - _write_in_progress = true; + MBED_ASSERT(_writers == 0); + _writers++; // Unlike recv, we should write the whole thing if blocking. POSIX only // allows partial as a side-effect of signal handling; it normally tries to @@ -156,7 +154,11 @@ nsapi_size_or_error_t TCPSocket::send(const void *data, nsapi_size_t size) } } - _write_in_progress = false; + _writers--; + if (!_socket) { + _event_flag.set(FINISHED_FLAG); + } + _lock.unlock(); if (ret <= 0 && ret != NSAPI_ERROR_WOULD_BLOCK) { return ret; @@ -181,8 +183,8 @@ nsapi_size_or_error_t TCPSocket::recv(void *data, nsapi_size_t size) // If this assert is hit then there are two threads // performing a recv at the same time which is undefined // behavior - MBED_ASSERT(!_read_in_progress); - _read_in_progress = true; + MBED_ASSERT(_readers == 0); + _readers++; while (true) { if (!_socket) { @@ -211,7 +213,11 @@ nsapi_size_or_error_t TCPSocket::recv(void *data, nsapi_size_t size) } } - _read_in_progress = false; + _readers--; + if (!_socket) { + _event_flag.set(FINISHED_FLAG); + } + _lock.unlock(); return ret; } @@ -224,12 +230,74 @@ nsapi_size_or_error_t TCPSocket::recvfrom(SocketAddress *address, void *data, ns return recv(data, size); } -void TCPSocket::event() +nsapi_error_t TCPSocket::listen(int backlog) +{ + _lock.lock(); + nsapi_error_t ret; + + if (!_socket) { + ret = NSAPI_ERROR_NO_SOCKET; + } else { + ret = _stack->socket_listen(_socket, backlog); + } + + _lock.unlock(); + return ret; +} + +TCPSocket *TCPSocket::accept(nsapi_error_t *error) { - _event_flag.set(READ_FLAG|WRITE_FLAG); + _lock.lock(); + TCPSocket *connection = NULL; + + _readers++; + + while (true) { + if (!_socket) { + *error = NSAPI_ERROR_NO_SOCKET; + break; + } + + _pending = 0; + void *socket; + SocketAddress address; + *error = _stack->socket_accept(_socket, &socket, &address); + + if (0 == *error) { + TCPSocket *connection = new TCPSocket(); + connection->_lock.lock(); + connection->_factory_allocated = true; // Destroy automatically on close() + connection->_remote_peer = address; + connection->_stack = _stack; + connection->_socket = socket; + connection->_event = mbed::Callback(connection, &TCPSocket::event); + _stack->socket_attach(socket, &mbed::Callback::thunk, &connection->_event); + + connection->_lock.unlock(); + break; + } else if ((_timeout == 0) || (*error != NSAPI_ERROR_WOULD_BLOCK)) { + break; + } else { + uint32_t flag; + + // Release lock before blocking so other threads + // accessing this object aren't blocked + _lock.unlock(); + flag = _event_flag.wait_any(READ_FLAG, _timeout); + _lock.lock(); - _pending += 1; - if (_callback && _pending == 1) { - _callback(); + if (flag & osFlagsError) { + // Timeout break + *error = NSAPI_ERROR_WOULD_BLOCK; + break; + } + } } + + _readers--; + if (!_socket) { + _event_flag.set(FINISHED_FLAG); + } + _lock.unlock(); + return connection; } diff --git a/features/netsocket/TCPSocket.h b/features/netsocket/TCPSocket.h index e433b7fbc21..49bef5b9047 100644 --- a/features/netsocket/TCPSocket.h +++ b/features/netsocket/TCPSocket.h @@ -45,8 +45,6 @@ class TCPSocket : public InternetSocket { */ template TCPSocket(S *stack) - : _pending(0), _event_flag(0), - _read_in_progress(false), _write_in_progress(false) { open(stack); } @@ -133,19 +131,54 @@ class TCPSocket : public InternetSocket { */ virtual nsapi_size_or_error_t sendto(const SocketAddress &address, const void *data, nsapi_size_t size); + + /** Receive a data from a socket + * + * Receives a data and stores the source address in address if address + * is not NULL. Returns the number of bytes written into the buffer. + * + * By default, recvfrom blocks until a data is received. If socket is set to + * non-blocking or times out with no datagram, NSAPI_ERROR_WOULD_BLOCK + * is returned. + * + * @param address Destination for the source address or NULL + * @param data Destination buffer for datagram received from the host + * @param size Size of the buffer in bytes + * @return Number of received bytes on success, negative error + * code on failure + */ virtual nsapi_size_or_error_t recvfrom(SocketAddress *address, void *data, nsapi_size_t size); + /** Accepts a connection on a socket. + * + * The server socket must be bound and set to listen for connections. + * On a new connection, returns connected network socket which user is expected to call close() + * and that deallocates the resources. Referencing a returned pointer after a close() + * call is not allowed and leads to undefined behaviour. + * + * By default, accept blocks until incomming connection occurs. If socket is set to + * non-blocking or times out, error is set to NSAPI_ERROR_WOULD_BLOCK. + * + * @param error pointer to storage of the error value or NULL + * @return pointer to a socket + */ + virtual TCPSocket *accept(nsapi_error_t *error = NULL); + + /** Listen for incoming connections. + * + * Marks the socket as a passive socket that can be used to accept + * incoming connections. + * + * @param backlog Number of pending connections that can be queued + * simultaneously, defaults to 1 + * @return 0 on success, negative error code on failure + */ + virtual nsapi_error_t listen(int backlog = 1); + protected: friend class TCPServer; - virtual nsapi_protocol_t get_proto(); - virtual void event(); - - volatile unsigned _pending; - rtos::EventFlags _event_flag; - bool _read_in_progress; - bool _write_in_progress; }; diff --git a/features/netsocket/UDPSocket.cpp b/features/netsocket/UDPSocket.cpp index 1dab92b56cd..895d1bc7449 100644 --- a/features/netsocket/UDPSocket.cpp +++ b/features/netsocket/UDPSocket.cpp @@ -18,12 +18,7 @@ #include "Timer.h" #include "mbed_assert.h" -#define TCP_EVENT "UDP_Events" -#define READ_FLAG 0x1u -#define WRITE_FLAG 0x2u - UDPSocket::UDPSocket() - : _pending(0), _event_flag() { } @@ -64,6 +59,8 @@ nsapi_size_or_error_t UDPSocket::sendto(const SocketAddress &address, const void _lock.lock(); nsapi_size_or_error_t ret; + _writers++; + while (true) { if (!_socket) { ret = NSAPI_ERROR_NO_SOCKET; @@ -92,6 +89,10 @@ nsapi_size_or_error_t UDPSocket::sendto(const SocketAddress &address, const void } } + _writers--; + if (!_socket || !_writers) { + _event_flag.set(FINISHED_FLAG); + } _lock.unlock(); return ret; } @@ -107,6 +108,13 @@ nsapi_size_or_error_t UDPSocket::recvfrom(SocketAddress *address, void *buffer, { _lock.lock(); nsapi_size_or_error_t ret; + SocketAddress ignored; + + if (!address) { + address = &ignored; + } + + _readers++; while (true) { if (!_socket) { @@ -136,22 +144,29 @@ nsapi_size_or_error_t UDPSocket::recvfrom(SocketAddress *address, void *buffer, } } + _readers--; + if (!_socket || !_readers) { + _event_flag.set(FINISHED_FLAG); + } + _lock.unlock(); return ret; } nsapi_size_or_error_t UDPSocket::recv(void *buffer, nsapi_size_t size) { - SocketAddress ignored; // Dangerous, I'm spending ~50 bytes from stack for address space that I'll ignore. - return recvfrom(&ignored, buffer, size); + return recvfrom(NULL, buffer, size); } -void UDPSocket::event() +Socket *UDPSocket::accept(nsapi_error_t *error) { - _event_flag.set(READ_FLAG|WRITE_FLAG); - - _pending += 1; - if (_callback && _pending == 1) { - _callback(); + if (error) { + *error = NSAPI_ERROR_UNSUPPORTED; } + return NULL; +} + +nsapi_error_t UDPSocket::listen(int) +{ + return NSAPI_ERROR_UNSUPPORTED; } diff --git a/features/netsocket/UDPSocket.h b/features/netsocket/UDPSocket.h index fe219412c44..40029b6cd34 100644 --- a/features/netsocket/UDPSocket.h +++ b/features/netsocket/UDPSocket.h @@ -45,7 +45,6 @@ class UDPSocket : public InternetSocket { */ template UDPSocket(S *stack) - : _pending(0), _event_flag(0) { open(stack); } @@ -152,12 +151,23 @@ class UDPSocket : public InternetSocket { * code on failure. */ virtual nsapi_size_or_error_t recv(void *data, nsapi_size_t size); + + /** Not implemented for UDP + * + * @param error unused + * @return NSAPI_ERROR_UNSUPPORTED + */ + virtual Socket *accept(nsapi_error_t *error = NULL); + + /** Not implemented for UDP + * + * @param backlog unused + * @return NSAPI_ERROR_UNSUPPORTED + */ + virtual nsapi_error_t listen(int backlog = 1); + protected: virtual nsapi_protocol_t get_proto(); - virtual void event(); - - volatile unsigned _pending; - rtos::EventFlags _event_flag; }; From 96ef8e345d1343eca0dc7ff0fdb592ba77bd9dd0 Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Tue, 12 Jun 2018 17:34:52 +0300 Subject: [PATCH 54/95] Move string allocation to a point where get_ip_address() is called This saves RAM/stack on typical socket usage where human readable format is not exchanged so often. --- features/netsocket/SocketAddress.cpp | 33 +++++++++++++++++++++------- features/netsocket/SocketAddress.h | 24 +++++++++++++++----- 2 files changed, 43 insertions(+), 14 deletions(-) diff --git a/features/netsocket/SocketAddress.cpp b/features/netsocket/SocketAddress.cpp index c30572beea9..4851eb16e59 100644 --- a/features/netsocket/SocketAddress.cpp +++ b/features/netsocket/SocketAddress.cpp @@ -106,35 +106,36 @@ static void ipv6_to_address(char *addr, const uint8_t *bytes) SocketAddress::SocketAddress(nsapi_addr_t addr, uint16_t port) { - _ip_address[0] = '\0'; + _ip_address = NULL; set_addr(addr); set_port(port); } SocketAddress::SocketAddress(const char *addr, uint16_t port) { - _ip_address[0] = '\0'; + _ip_address = NULL; set_ip_address(addr); set_port(port); } SocketAddress::SocketAddress(const void *bytes, nsapi_version_t version, uint16_t port) { - _ip_address[0] = '\0'; + _ip_address = NULL; set_ip_bytes(bytes, version); set_port(port); } SocketAddress::SocketAddress(const SocketAddress &addr) { - _ip_address[0] = '\0'; + _ip_address = NULL; set_addr(addr.get_addr()); set_port(addr.get_port()); } bool SocketAddress::set_ip_address(const char *addr) { - _ip_address[0] = '\0'; + delete[] _ip_address; + _ip_address = NULL; if (addr && ipv4_is_valid(addr)) { _addr.version = NSAPI_IPv4; @@ -166,7 +167,8 @@ void SocketAddress::set_ip_bytes(const void *bytes, nsapi_version_t version) void SocketAddress::set_addr(nsapi_addr_t addr) { - _ip_address[0] = '\0'; + delete[] _ip_address; + _ip_address = NULL; _addr = addr; } @@ -181,7 +183,8 @@ const char *SocketAddress::get_ip_address() const return NULL; } - if (!_ip_address[0]) { + if (!_ip_address) { + _ip_address = new char[NSAPI_IP_SIZE]; if (_addr.version == NSAPI_IPv4) { ipv4_to_address(_ip_address, _addr.bytes); } else if (_addr.version == NSAPI_IPv6) { @@ -235,6 +238,15 @@ SocketAddress::operator bool() const } } +SocketAddress &SocketAddress::operator=(const SocketAddress &addr) +{ + delete[] _ip_address; + _ip_address = NULL; + set_addr(addr.get_addr()); + set_port(addr.get_port()); + return *this; +} + bool operator==(const SocketAddress &a, const SocketAddress &b) { if (!a && !b) { @@ -257,7 +269,7 @@ bool operator!=(const SocketAddress &a, const SocketAddress &b) void SocketAddress::_SocketAddress(NetworkStack *iface, const char *host, uint16_t port) { - _ip_address[0] = '\0'; + _ip_address = NULL; // gethostbyname must check for literals, so can call it directly int err = iface->gethostbyname(host, this); @@ -267,3 +279,8 @@ void SocketAddress::_SocketAddress(NetworkStack *iface, const char *host, uint16 _port = 0; } } + +SocketAddress::~SocketAddress() +{ + delete[] _ip_address; +} diff --git a/features/netsocket/SocketAddress.h b/features/netsocket/SocketAddress.h index 42c5684e6f4..5e633d29379 100644 --- a/features/netsocket/SocketAddress.h +++ b/features/netsocket/SocketAddress.h @@ -28,7 +28,7 @@ class NetworkInterface; /** SocketAddress class * - * Representation of an IP address and port pair. + * Representation of an IP address and port pair. * @addtogroup netsocket */ class SocketAddress { @@ -83,7 +83,10 @@ class SocketAddress { * @param addr SocketAddress to copy */ SocketAddress(const SocketAddress &addr); - + + /** Destructor */ + ~SocketAddress(); + /** Set the IP address * * @param addr Null-terminated represention of the IP address @@ -110,8 +113,11 @@ class SocketAddress { * @param port 16-bit port */ void set_port(uint16_t port); - - /** Get the IP address + + /** Get the human readable IP address + * + * Allocates memory for a string and converts binary address to + * human readable format. String is freed in the destructor. * * @return Null-terminated representation of the IP Address */ @@ -134,7 +140,7 @@ class SocketAddress { * @return Raw IP address */ nsapi_addr_t get_addr() const; - + /** Get the port * * @return The 16-bit port @@ -147,6 +153,12 @@ class SocketAddress { */ operator bool() const; + /** Copy addres from another SocketAddress + * + * @param addr SocketAddress to copy + */ + SocketAddress &operator=(const SocketAddress &addr); + /** Compare two addresses for equality * * @return True if both addresses are equal @@ -162,7 +174,7 @@ class SocketAddress { private: void _SocketAddress(NetworkStack *iface, const char *host, uint16_t port); - mutable char _ip_address[NSAPI_IP_SIZE]; + mutable char *_ip_address; nsapi_addr_t _addr; uint16_t _port; }; From 2b60e42756b4c4f15021823c83cf977f176499e2 Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Tue, 19 Jun 2018 16:35:16 +0300 Subject: [PATCH 55/95] Close Doxygen group at the end of file --- features/netsocket/InternetSocket.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/features/netsocket/InternetSocket.h b/features/netsocket/InternetSocket.h index 66438f7a7a5..aea5d40c0d9 100644 --- a/features/netsocket/InternetSocket.h +++ b/features/netsocket/InternetSocket.h @@ -241,3 +241,5 @@ class InternetSocket : public Socket { }; #endif // INTERNETSOCKET_H + +/** @}*/ From e7cb4752fada79d6342958f3e5856e341f2b9b3e Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Tue, 19 Jun 2018 17:57:56 +0300 Subject: [PATCH 56/95] Fix small issues from the review --- features/netsocket/SocketAddress.h | 6 +++--- features/netsocket/TCPSocket.cpp | 14 +++++++++----- features/netsocket/UDPSocket.cpp | 2 -- 3 files changed, 12 insertions(+), 10 deletions(-) diff --git a/features/netsocket/SocketAddress.h b/features/netsocket/SocketAddress.h index 5e633d29379..c7cc0a097fd 100644 --- a/features/netsocket/SocketAddress.h +++ b/features/netsocket/SocketAddress.h @@ -114,10 +114,10 @@ class SocketAddress { */ void set_port(uint16_t port); - /** Get the human readable IP address + /** Get the human-readable IP address * * Allocates memory for a string and converts binary address to - * human readable format. String is freed in the destructor. + * human-readable format. String is freed in the destructor. * * @return Null-terminated representation of the IP Address */ @@ -153,7 +153,7 @@ class SocketAddress { */ operator bool() const; - /** Copy addres from another SocketAddress + /** Copy address from another SocketAddress * * @param addr SocketAddress to copy */ diff --git a/features/netsocket/TCPSocket.cpp b/features/netsocket/TCPSocket.cpp index 0a30e1f1249..00bac9a3f9d 100644 --- a/features/netsocket/TCPSocket.cpp +++ b/features/netsocket/TCPSocket.cpp @@ -249,21 +249,22 @@ TCPSocket *TCPSocket::accept(nsapi_error_t *error) { _lock.lock(); TCPSocket *connection = NULL; + nsapi_error_t ret; _readers++; while (true) { if (!_socket) { - *error = NSAPI_ERROR_NO_SOCKET; + ret = NSAPI_ERROR_NO_SOCKET; break; } _pending = 0; void *socket; SocketAddress address; - *error = _stack->socket_accept(_socket, &socket, &address); + ret = _stack->socket_accept(_socket, &socket, &address); - if (0 == *error) { + if (0 == ret) { TCPSocket *connection = new TCPSocket(); connection->_lock.lock(); connection->_factory_allocated = true; // Destroy automatically on close() @@ -275,7 +276,7 @@ TCPSocket *TCPSocket::accept(nsapi_error_t *error) connection->_lock.unlock(); break; - } else if ((_timeout == 0) || (*error != NSAPI_ERROR_WOULD_BLOCK)) { + } else if ((_timeout == 0) || (ret != NSAPI_ERROR_WOULD_BLOCK)) { break; } else { uint32_t flag; @@ -288,7 +289,7 @@ TCPSocket *TCPSocket::accept(nsapi_error_t *error) if (flag & osFlagsError) { // Timeout break - *error = NSAPI_ERROR_WOULD_BLOCK; + ret = NSAPI_ERROR_WOULD_BLOCK; break; } } @@ -299,5 +300,8 @@ TCPSocket *TCPSocket::accept(nsapi_error_t *error) _event_flag.set(FINISHED_FLAG); } _lock.unlock(); + if (error) { + *error = ret; + } return connection; } diff --git a/features/netsocket/UDPSocket.cpp b/features/netsocket/UDPSocket.cpp index 895d1bc7449..3d9e1376f5f 100644 --- a/features/netsocket/UDPSocket.cpp +++ b/features/netsocket/UDPSocket.cpp @@ -34,8 +34,6 @@ nsapi_protocol_t UDPSocket::get_proto() nsapi_error_t UDPSocket::connect(const SocketAddress &address) { - if (!address) - return NSAPI_ERROR_PARAMETER; _remote_peer = address; return NSAPI_ERROR_OK; } From 1ca9ccda7330894cb6cc388378214b254aefbdf3 Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Wed, 20 Jun 2018 11:42:17 +0300 Subject: [PATCH 57/95] Filter incoming UDP packets based on connected peer address. --- features/netsocket/Socket.h | 25 ++++++++++++++++++++----- features/netsocket/UDPSocket.cpp | 7 +++++++ features/netsocket/UDPSocket.h | 14 +++++++++++++- 3 files changed, 40 insertions(+), 6 deletions(-) diff --git a/features/netsocket/Socket.h b/features/netsocket/Socket.h index 2fa6e678283..f2a055e829f 100644 --- a/features/netsocket/Socket.h +++ b/features/netsocket/Socket.h @@ -42,13 +42,18 @@ class Socket { */ virtual nsapi_error_t close() = 0; - /** Connects socket to a remote host. + /** Connects socket to a remote address. * - * Initiates a connection to a remote server specified by the - * indicated address. In case of connectionless protocol, set - * the remote address for next send() call. + * Attempt to make connection on connection-mode protocol or set or reset + * the peer address on connectionless protocol. * - * @param address The SocketAddress of the remote host + * Also connectionless protocols use the connected address to filter + * incoming packets for recv() and recvfrom() calls. + * + * To reset the peer address, zero initialised(default constructor) SocketAddress + * object have to be in the address parameter. + * + * @param address The SocketAddress of the remote peer * @return 0 on success, negative error code on failure */ virtual nsapi_error_t connect(const SocketAddress &address) = 0; @@ -75,6 +80,11 @@ class Socket { * Receive data from connected socket or in case of connectionless socket * this is equivalent of calling recvfrom(NULL, data, size). * + * If socket is connected, only packets coming from connected peer address + * are accepted. + * + * @note recv() is allowed write to data buffer even if error occurs. + * * By default, recv blocks until some data is received. If socket is set to * non-blocking or times out, NSAPI_ERROR_WOULD_BLOCK can be returned to * indicate no data. @@ -112,6 +122,11 @@ class Socket { * Receives a data and stores the source address in address if address * is not NULL. Returns the number of bytes written into the buffer. * + * If socket is connected, only packets coming from connected peer address + * are accepted. + * + * @note recvfrom() is allowed write to address and data buffers even if error occurs. + * * By default, recvfrom blocks until a datagram is received. If socket is set to * non-blocking or times out with no data, NSAPI_ERROR_WOULD_BLOCK * is returned. diff --git a/features/netsocket/UDPSocket.cpp b/features/netsocket/UDPSocket.cpp index 3d9e1376f5f..c7c22e8af9f 100644 --- a/features/netsocket/UDPSocket.cpp +++ b/features/netsocket/UDPSocket.cpp @@ -122,6 +122,13 @@ nsapi_size_or_error_t UDPSocket::recvfrom(SocketAddress *address, void *buffer, _pending = 0; nsapi_size_or_error_t recv = _stack->socket_recvfrom(_socket, address, buffer, size); + + // Filter incomming packets using connected peer address + if (recv >= 0 && _remote_peer && _remote_peer == *address) { + continue; + } + + // Non-blocking sockets always return. Blocking only returns when success or errors other than WOULD_BLOCK if ((0 == _timeout) || (NSAPI_ERROR_WOULD_BLOCK != recv)) { ret = recv; break; diff --git a/features/netsocket/UDPSocket.h b/features/netsocket/UDPSocket.h index 40029b6cd34..60db9cf6378 100644 --- a/features/netsocket/UDPSocket.h +++ b/features/netsocket/UDPSocket.h @@ -99,6 +99,11 @@ class UDPSocket : public InternetSocket { * is not NULL. Returns the number of bytes written into the buffer. If the * datagram is larger than the buffer, the excess data is silently discarded. * + * If socket is connected, only packets coming from connected peer address + * are accepted. + * + * @note recvfrom() is allowed write to address and data buffers even if error occurs. + * * By default, recvfrom blocks until a datagram is received. If socket is set to * non-blocking or times out with no datagram, NSAPI_ERROR_WOULD_BLOCK * is returned. @@ -114,7 +119,9 @@ class UDPSocket : public InternetSocket { /** Set remote peer address * - * Set the remote address for next send() call. + * Set the remote address for next send() call and filtering + * for incomming packets. To reset the address, zero initialised + * SocketAddress must be in the address parameter. * * @param address The SocketAddress of the remote host * @return 0 on success, negative error code on failure @@ -141,6 +148,11 @@ class UDPSocket : public InternetSocket { * * This is equivalent of calling recvfrom(NULL, data, size). * + * If socket is connected, only packets coming from connected peer address + * are accepted. + * + * @note recv() is allowed write to data buffer even if error occurs. + * * By default, recv blocks until some data is received. If socket is set to * non-blocking or times out, NSAPI_ERROR_WOULD_BLOCK can be returned to * indicate no data. From ea2f53b03fc5decd1189f6140246c271144a22aa Mon Sep 17 00:00:00 2001 From: Kari Haapalehto Date: Wed, 20 Jun 2018 10:31:45 +0300 Subject: [PATCH 58/95] Add binary drivers for MTB_MXCHIP_EMW3166 --- .../LICENSE-permissive-binary-license-1.0.txt | 49 ++++++ targets/TARGET_WICED/README.md | 1 + .../libwiced_drivers.ar | Bin 0 -> 2125844 bytes .../libwiced_drivers.a | Bin 0 -> 930384 bytes .../libwiced_drivers.a | Bin 0 -> 2151576 bytes .../wiced_interface/WicedInterface.h | 112 ++++++++++++ .../TARGET_WICED/wiced_interface/wiced_emac.h | 160 ++++++++++++++++++ targets/targets.json | 5 +- 8 files changed, 325 insertions(+), 2 deletions(-) create mode 100644 targets/TARGET_WICED/LICENSE-permissive-binary-license-1.0.txt create mode 100644 targets/TARGET_WICED/README.md create mode 100644 targets/TARGET_WICED/TOOLCHAIN_ARM/TARGET_MTB_MXCHIP_EMW3166/libwiced_drivers.ar create mode 100644 targets/TARGET_WICED/TOOLCHAIN_GCC_ARM/TARGET_MTB_MXCHIP_EMW3166/libwiced_drivers.a create mode 100644 targets/TARGET_WICED/TOOLCHAIN_IAR/TARGET_MTB_MXCHIP_EMW3166/libwiced_drivers.a create mode 100644 targets/TARGET_WICED/wiced_interface/WicedInterface.h create mode 100644 targets/TARGET_WICED/wiced_interface/wiced_emac.h diff --git a/targets/TARGET_WICED/LICENSE-permissive-binary-license-1.0.txt b/targets/TARGET_WICED/LICENSE-permissive-binary-license-1.0.txt new file mode 100644 index 00000000000..2d906989d58 --- /dev/null +++ b/targets/TARGET_WICED/LICENSE-permissive-binary-license-1.0.txt @@ -0,0 +1,49 @@ +Permissive Binary License + +Version 1.0, September 2018 + +Redistribution. Redistribution and use in binary form, without +modification, are permitted provided that the following conditions are +met: + +1) Redistributions must reproduce the above copyright notice and the + following disclaimer in the documentation and/or other materials + provided with the distribution. + +2) Unless to the extent explicitly permitted by law, no reverse + engineering, decompilation, or disassembly of this software is + permitted. + +3) Redistribution as part of a software development kit must include the + accompanying file named “DEPENDENCIES” and any dependencies listed in + that file. + +4) Neither the name of the copyright holder nor the names of its + contributors may be used to endorse or promote products derived from + this software without specific prior written permission. + +Limited patent license. The copyright holders (and contributors) grant a +worldwide, non-exclusive, no-charge, royalty-free patent license to +make, have made, use, offer to sell, sell, import, and otherwise +transfer this software, where such license applies only to those patent +claims licensable by the copyright holders (and contributors) that are +necessarily infringed by this software. This patent license shall not +apply to any combinations that include this software. No hardware is +licensed hereunder. + +If you institute patent litigation against any entity (including a +cross-claim or counterclaim in a lawsuit) alleging that the software +itself infringes your patent(s), then your rights granted under this +license shall terminate as of the date such litigation is filed. + +DISCLAIMER. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND +CONTRIBUTORS "AS IS." ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT +NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS +FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +HOLDERS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED +TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR +PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF +LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING +NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS +SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. \ No newline at end of file diff --git a/targets/TARGET_WICED/README.md b/targets/TARGET_WICED/README.md new file mode 100644 index 00000000000..4ef2c0b16b7 --- /dev/null +++ b/targets/TARGET_WICED/README.md @@ -0,0 +1 @@ +This directory tree contains binaries build from Cypress WICED SDK modified for Mbed OS and released under Permissive Binary License. \ No newline at end of file diff --git a/targets/TARGET_WICED/TOOLCHAIN_ARM/TARGET_MTB_MXCHIP_EMW3166/libwiced_drivers.ar b/targets/TARGET_WICED/TOOLCHAIN_ARM/TARGET_MTB_MXCHIP_EMW3166/libwiced_drivers.ar new file mode 100644 index 0000000000000000000000000000000000000000..e937e50252dd3e966372723dd2ff1698b5d939c1 GIT binary patch literal 2125844 zcmeFa3wWE?c_#Q1q(oSjC0X(TbKuzTdh0|2h8!_(4!k+7LEGeCNBI?|kQe{qB87zF8>0^FTDBf5sG$|5pEv zM8;>v<5P_0(gDL5ddV<;?ZxijzyG*l`~ZCie&IFa2kjdgs~WrV{k4V>^7sx8J!trT z3lU>b{r=Ho#vr~!x9rmQBcC*ecKN&S-XUXGzn}i1u}^&W8*|1D`#%1nv0wfEZw+IA zfbZ~`gNE<-_Z~Bb_r7~J*ee5lmw}tUdz+zt4=jGcaD9LKapORj@687n4DGuHRKLp=HkBt~zzkl(PaVX&TaI$QC z-@pIvlg8m6@b8iGi1Cm8d+YsSWAFR=*x=|J?luB{-w)c|{(ko^<7kKPvGZl)hJ3%& zFphQk-ga`t==lBBi^gr;zTbP%xDDUiFO2N|_unrVxBGnWIQ1UG`u=>?xTBBnop-)y zxW2U^OtcT^!>YoUB7RvzGS$*FaELd#xCDCJ@6ev ze(!nl)5Z_O_bs2j+xSQNE!SIZb8TyVz0@@G#iH3PZPvF-X1;B%H|w>wq2deWQsJ^$ zE#)tliW*|0q!R)*3tP=*sn#|dl~SQ(7W3`A*{D})?NZap>L6`Z-dA#w)Jj){C=Jyt zL7SFN-a_O|28*ngubOHaNLAC!w>C}FjK$3>SCHg(y=4{}4KtpfnV6g`O#$^tY%Jfd zZ&nKCmF9G&Tn@$)7d%j5Jf3;<(cZWU)n*S|QzEWH`SN(&%vY;{<8yG8sQV zq-n6^O$tRBlUZ#Cj!j{VO%Y=|VAjb5B1U4YYzF3(Q5H)`pjmrguW1AyVgz46O=W!5 zO6{_VqM6BT_hwYa*w`Y*tQm;)q-n0E&c~*Lqg-$5sA~S2xml@JE3FbVDyoVW(J(<#w04`78dUaBbsZ75%I+jkMtB z-A89W*-CnMAU*Lqx{%JiGM%nYq%)grDm}ZAz^v|$q%*5Dl6P0qnOAD;)tLn5baf}e zI6XU*9$4L7N=IgoP9*@n)~$4;mmLeQb>)1scqQK~nU%VErQW=Zp{r={IlfkEQ*foW z;fdyzmW^dwZS+lsT9o+@o)*3gQLrReX&)E&F~k}-2ej2L2LV$6^oH`%BGf2rN? zEJk!9-NeY&9@7M~QO&oJtWC3E7UHGxwRn62Z9N}KX=9@fl-Y$~l&cpFE4nSRez95E zE;U<5ehcH4Lb=i~EAfI^EN!C`vPtvkej24_rBTKhtJ<;=8x2&HMx~|%5x*yGt5NYr zFhx`rUe<_yy_#>8kqYPT`)YcxwOUL+NDfnLuS(9vJR zbd-i0f|v@6O~#5n292dA&GEP~)D+Ti&eqpVuRgqxuNA9kEE>&9y;*5jN(y-uy*V4% zv@u#UXj;g$&%@LZqy=m>Y>-&;n~ma@*~mBZn;7#Un=EdoJ1g^OW+1RutY6`CQ=5cU zue>UfYL*DV&15}G!l8K@z9Si!NF+s%BfMe8*-#oDzt3bSNq*-4os zfr zB1$SRuV$&1UqcPEG*t6OYTaZrFpC5=e+zv>ejQZ`8cIRZ$gq0*t_ zK}jy>tGp(Y*3>znB0zd`tAUn+S{kf(No}s6fgsDHOCziGt3{*i z5=|Z1%B}-?$q$mLeyQad>XEi9d6ao{{=6w<0~B=RiPa_9h-{WNG5eY@Cs}e>_l8~# zwU)+#s9>A<8cNP4Er*f;m;})VaMN@mFwyRzAGpROiJ>jTz_z6}dU}Mg)m4UW6&r<3 z*1~M(o1}s0x_CHimaXzqXqJi<(N@~{O1;pos=213Ak-Vx;DwR;Cn%<Z70^k9=Ebp~5wc&o5?q~P7tR<&Uw9yAk*sf(?cDKgTwF$GfIP-m=|UJXV=*=l1Lq!d*` zQyav%Fqg>JHn5&5R%vzNtcT69zuSV~HSMHfonM6(+2Fjh5xn)$pR?2(#xb zDuRj-h5?lV4W=;-kOG<6HcK=mM2ifOyu)J<1!F)}1+fj2Akm1`kZv?`Sl!2;th*JP~WOJg*98P z3R_fbmFrcPIa{SBEj>`pW;VKp9Rv&#si$Xibjo){z9g?;ILNHzjEx#3YKmyI=fcr+ zSQwX$`aDvI(fQ^UUyicaF{R>rOROh%nBPKDS#`5uJx&btDHRqmruR)uu6g58z%Grv~Hl3EM4XEZzvCm$}; z95Y`<_n?Q1L7mcQF&5qwX-HOM)o#1Q7VOYTU?mZ2FBLSg$nj%?53$y2W6brGg=oxv4GHNI_ac+{{*Q(*b1r`rKV!>)2mLzE}Jm1K#RjPb_lByarl@}%Jo{)iPcCbQ9ysc~K05@%&s2j-_ z_{g0~rvrmIWFe1*9*kQGbo$5Y99Wc$8J!I;uhb(r*lBHaz3vEf6?CgjvV^Xckm^Fg zp$*I+I&O;)rqHE>iA}`SHo&Gvn^W9sUn^Wg-E{J4g`QI8ErPc#O2uTP>gdLb4y)c9 z4#F~8E>}dZ8MP&WW9&5)1>u-!J1`zBUX29lPS!6uh9#CX-)!H^U$vSnlq*LvYjvD> z&<$K)FK+r7U#piWYOTvAhISZ#w=q~#8Y)s(r=>2!5w}L*#BC}QQYNig!r~LwIn>11 z153*e%{*;Vp!D+vLuH!gT^UI>jhA&BG_fDkqFUIh^J9W1MP6ys_@c`7^$yf zTN!me60`LtENcJ8hUg?cF@B<56`IH6nC4SjTU(7rwE``$c9q9G3w`A^HY}*C4WOh% z_X>;C@ZBC@Sc=hN5Vgd*=@=TTXj{&5#Spaj1-sfTRy!?sKNuMnJ=nN`H~5OFB*HaF z(AK4;3|hND>gv2rX7fcmW^262sM$=%T2;1#YDv1lm=7?w%3nXq8hb2I~*!jA8nNh z!3IKl5bAAH=^2U28v1g9Vh8ShSl}1klP$r&Hi~ILv-I8|)S`vQ3=~V;0eSd5CLl4( zMWwL_$W|*=Hp&=;3X^gmNP;Xzv?QhkdScZ3Vt+$R;X%#DdW4|F)T%pZ<$i)vFFY2d ztOe0ctc##I!YINuXz{0E0|%?+P|U_pJZl|`g2k3U@^uSC7CTU%Jha#Z5q%mu+L|(` zVarL_$EGg9-b7*LpP>pZjks;bVi>`psYL^-#DyAJ@E+MvWi9ACuPjKJAc@$pMSx8( zU8rOHLY!hry;xe?+Hj0y2<;l)P@wnl#>P0tDhi^m4)=Jt*RaRNc#0yHZI`HOX(M02 z@d2%qCP}{IArB-UHRx9J95NB_CYHh6(fN&wh(jxJ9_DUf(%2|B>3q924Pbl$Mm0p| zU%kCYHH^n&prVI+j3z7s&w+}Cbq!RU7$4D|!xG|U2&yppyoI3xjaZ1%Js_b_?TiPm zE}%oK*Q#{R0c#HhjBo5L!OlCXAqJV4)mP};jg?vL`o;z}X0?1)u(UvnrGAqJfp)O6 z@6(}~>qO<((1}HBxlT=L(h?0uYV87!6=5$;*{o$4Hll+y==KKFPi?C3Y!x+ zzcG~`pDfIbjeDHmpo3ffl5WlIT`!ET#EKIOdK$&aMV7(V(hx?1 zI6>%PE49tk<*+RuJ&1{8YaR|seASRTG|QAR92!L_woF+tXY!@^)I@38ZN09viov?j zx@<(r;D-a8#;^_^jWJELbLkc2aeQ)SrZ9Cf=AmULI#ok|I%vnDu@Af%>h(3dU^}vhPGyLDWb4h6ydY*}4WT`Y5<`ehYOB(C z$QCMeBJn6qf~$-{wuxC88XQWaLp;@IEopRo(LuvZQ>x)e66@skGRu(iNQzZD<2Vpz zmrd(%6gwM*dOkHXesW@c#$5(_;#0~*4}2&itGT3k;q1ALn%7Ni^Iy4)ofM_4SUFh1 z*-3uT!V1#UB$krx6Ph}jXN518j&X<`Umy7_do3JqCums9m9lD@W_3CfTQDcb)@R0M z;w87OaTGwwBTs6@!dCQ7^(rYD1_+H`8Eg=3^xw$w-!1SZf_U9G|un}Oo3 z_U3qeed6j>egqdO&Bybx$+03`VRW8N4#c1)HUI0FZSHw%_@4Tj!glQxI`PK=t2Me6vt{FPaAc4bwQNkR2`+ZhH;Kxwl9&Lme?GVYL= z7PLC2lbpl8n?`V9RVM(fNLb9{)?L|V&~;}T#GI9*X0^gK!6=eoH8#^)Eo2An3+DQCX}UB%llQ2ELFm;w*qt6#@Jt4yin&snPW!Rn z_ODE(mY5gDV<-erhO0rVSny2Ou$M)ZmJ85=W~EpPUD;~8DD5zX6m=X>i_3!@6@XPR zTgM!mCfWE4w2;a9*iRB_861OWrP*s1sCl25DaB9DOpkfkI{>+A?ylt2aVC@I#Prg_ z`;s)=&9W^6VNOCN7G`4^b_;{ysdRb-FJ_joQRGIlMnwsZdy7(oU7`fiDQetXlp5?3 zC6KzPjCTU{V23CR=@g}=#7cK&RtLCp zBysagnRGlE^DZ}N{TZS)Ps_+eju55y5+UiF=)DA-eRme|@lwdR7WC*BvMEJDvX3Z` z={PYeIIANh$%`5rAXZ#?N6GP)pvBx=5|ZXB+lsKI=N{F(`$A>SbMdjv+}d4CZg%*~jxiQ8kxdLhR_O zT1wyroFt#GH<2mG#b)~)ofZ^tQRppwgMLYmG#(pnD}rQ1x< zwylcG0$A_IeqkDp;U9NbF-)yt%(!$ySmN=`d>q9O+124s5`FJTG?>eCKBv(s%SLrC|i8+kg zaEG+Mae-FCi}ejMo;x&)kwLYTDs}y7nmBIRNLjjKCg* z5S4on!a{{IREX;}R#I3n1C_$h1F;8D+p2H1z9~&5(c-Rd4hL2=WAG|X5vF`d zQpJsu5;3dNHE}G2kMf9HZ+JzBRYfJNWCK4}q6t`{tz|LT@roc@UvJZ8K-Pa#R*K=6 zkglP%L{ihoj=2-1RsR`4^EUoNln`ldItQ;|oEDccWGPQ^mbkgdPN^%VveJV>&@Ja3 z*=A=88VecI3cH)al+w~lrf`Q!E*oq2c9h~=X|sWbt5t8F$DAH(yRs0TpG~kX$ETT~ zh020C9h(@RoErC9?APnPC%Jz!;X#gOf)-2@DAk*!qXj4x&<@*L!=wQ(0*QPe#OyWN z&drwdSh17>*i?m2p1p#^P!-H}GeM%<%>)ar}4O*1K% zgF&#kCQ2%Y=GnCyC3kr+R)nlYJeC40xP?JIc6@OcVs1-}5^UL-t!fp<)MCie8a7H0 zO<`T}P_vJ7ifXvbI!lTSSgCO(=J22bUyGITND8;s45JlmG20R*Vrdgrrj;8-5fLil z;EPUT#X!kf7LJueMJ1o+3725dJQXG;r)OeQYh6b%p5*?`lLtAPC(Ji-C3zKD#;0ej z@1Vfhx!kHqs|1xYL_x`<%|+MDnXF{;DrF1DUtP9-TZ4awAxInfTcIn-7^(v2C#scX z+yRd};0X(s@$!MW=#8l_WYXKsYUaWcuahknBnCKyrJuaAFo-X{(9aaCK-o^xRNUleiDp1mmd(cfNVRBx{9>8JAqv1}zfeU@5 zm;;VG;Bf~$VZmaKLn+gTNg~8*i3N-jA?EWGkWR93C;#avJysjau({Q%auCOxLEDDR zco=6p!(qDld`q@oBn2T>eE7YbsiWV;5}aZs1p9=#Dga8JOMYCDANQ6Y_mm&EtBNd; zE6H(}{BcG8xVQXqPx<3s@+VyKClvV;o`NR41Ua$})hMml)XH-uY?WU6Q()dzB$KFT ztZWH*Wl4dsty1NqIwg?pFo-@t30^|ZW4>I)@n|-(pzP-|SCUs%p)0i#x}27aitR_Z zux@B6H0L&|z4fBd-!@Qy~nB9bx;?gLl zT1^5;I!T2{sa-6LGTs?Rd8mZt(!OYyd z1Y68Vma0|iumnnsVg;1SEtpGq`XcXa%q1Snfs2)zw2la+HrNq^n9m7z+nusk3%T*_B!LD9;{f&{N%!q3!_vaEpY1sRk%Kd1a$ z#OnZ6Q4UFhoia(phn5(vQh=;cw2Zxp#S`RqacsR1i%)tyCg)G2|%q?Xpw$JBF66cC#<(L5=KnOLARAnpv%&cqSRgp*>%oK%BY zij`<|Q`iXWDGXl%=OHPFWZa&kmxS=d0p+VMh2F?wk0-IGt#F9TQOTjB*@fwZFbZn}C7k4~PfdyqztQ3p|rozxot0=`ayuT`y zvMYgYH47;m3t%XSyEaIs2Z?SDi}Ny?CA+LphiBP?IADwM@ritKX3gt(cmQ(64tg`> zC0#8p9M5kHV2IhqOW}2TPtQ&oqo5;_xGsuQaBM{mQ#_l1a1L`Y9&BTFdh?Q>sJF#1 z9t_%WF`S>!7Vnf>hC&?t-YW)Gcnq+DMIYhL!A-&(D_G@k9Oty@8ElKLz&0gd^{KJx z`1<6u#~>yim`SmHP$uL6*GM^hX$O!c6ufe}(mPb1x#SX9OX=6hY9vZLjL8jC>uJ{r zt6NZ{@D^5~5v{q41g(eAp2elMzzVI>{PIvM%c%9C)`hh!4xFO6MNg$tob**1GzTLQ zafSV9s5x^)tXJz|fgS>(>mdgHWJQn1Lm=smA+=dXp+&okr5&-4$x5W8kX}fvdx930 z6?XQRL!sWlD^nJNbx0irUttH-tZGBY-BD4ovQIaJ#2p$7%k1liBrXxP`pPtJ>$)Db zW_Zzib7hqf^bOKMfrjHA3JT47i|t3?ZW2qT;B@&f(6Qvepo1n&d1;eM4&LFTSHM*H zlyFbAlv2eMA=sPJ;hR8FPj^nBAi8PQ!rnNJ-0)TN8a7JZic=GxAIhNw%@wEx^G2l4c?N6k% zp?*YYGubOg>=ieZUa63Hj+G}sT+pybFg#&CbzDg+yCP4|crZBvqN^C}p<)q?^v2QRSCOJ=@Y^PirfBpcr@+ZR(soiZ%szD8L?QdAVPYQZtvhldn^#B}`8gI(6ke z9?#MzyB6N|c;=gOv%6zaQs_DsCWWqBakA?JUBWJ?lUHrv$*%osXr;q~{>t#=BL@kAw~Q+rHH_@gkQ6H$G;(b>jZJoiUQn@q z#tkA=wVFB12FO@15YKfhKzomi|hlhe#DgPs?(N zBJKHBp@O$P>zFyoTFD*~H}Uu}ZuxT?W2;PFUQ|NVY^Im-?PvL|mxz@ohwXYpj}D`} z(1xkfLQ$wbzGF=a1-ly>3gy>BdD~6BB)!q8M?%?*H3QcVr8)3jTnP|HC|D@wIJ~*q5# zuiIT)cV6j@%-dyK&-@OzZQc20x?Qf@y0c1WXrAuddSb_pfWsGPcXnwwZ#Qn;`K9(= zuH1U!hVr_1(BRx`$cpNw`3UWi9qWz`PoZ4}c(`^8$fLP;>&hctyqS++-){UuWxirn zT{!eY*o0o6DKP6nnDrvec?F*L2wZlC#m3M@iLp+KIjD3|OtN0begG(yIa|oa%-94@ zBfvWrmfqO?L2^sxr1bI)_zXEoCKswM;*(MhZ~5?1+=0hab@*e&;0o_R zdZ#QIORY|%aG-8AHnUP&!)fB;GIy<)Wq$KK;!DQ6vE<6N3DcD}mzllEEE7<2a@%8O zZF0&j%uO{l=B9E*xf~m(#9GBJHjYKrf&~g2=`?fjQ^)M?2#(2Mtsuw7X@ujFsL|LG z^j?B<4fgf zMYphVdb=}#G`9u4i;76K50WRHl_2aRJ9A$0QUUWqySVkN;$=b+uA`mY&TMhAJMjuX z?z}^HO}tkbW2(%=UFq~F;qp4FbjL|mfDN6d){5h6cwDLD(5W+*96q4LIvkw`<8u$0 zI`he1-+Q>!6R%^a)R|YN(=|-$%q9mJo@1ap=Ua7IyuqZI6Ye*D~ z({nh~1FL%|)REa^7!-hB8v=Et*M>i17t+bpoJqYA^>b;~3Dd7^%z?^UsPhigBgikHg|(F1bv@ZF z)qzz^YQ0!t0XOF~X(nDi6eqe;tFe=m-~1Tq5%Qo?NlfP;k zfOeXt9tQ+c89tOzY&^{~2$8r@7#zC8;ymoEp39U^G9Otsdf+STHF%IoW$-c)vPdUj z8NJ!wVn+bHVwkjJ@S};35e?o3*DN0*0m4V6vnha7GwUiAsFSNZri!(Y^teNwrFyeA;Bd7#OY6%ZvYI~zs zG!Zy0DAA4zVhs|NQZXm8nYBIKuyPeusgBWTMEi^>5dW?I8;MMvoE8+94v?93*R}Fs zVCzIZ%Fy&~AU|%Th9Cpm^+LTW!^8mt9GIfbN*T)Q9Qk9EA$&7~eCuimZE! zZYN{1k3rG#7i+K7fy2op9^!bs%^66mXU;G@cjOGBheDiT^v;Ddj2?M#hIy!h136AA z9Pe-j@hbq%P#j<9L6(W^G+04a1XhSV^yA>As=|U;<+G@j%wPyQOF?IUs^nFSXRw_Q z@(_+Khm{AX4BA0p*=5u5m1xWBEFtve2S$og%8&a1LfMT?#-}GH$0x^8kYi(GG3DQ> zsfkD=J~4B0ik0z82i~7roF5n%Fyv>zIBwXGVO;%jhS@j4{v0>nW{em|o(q-#yH|~a z*{2Jsq5tLFef!e;Kl#1C{`>FUJePgkD2JYY_>BXP8<8W=6U*@jxMuf{zLUEXjJ)$y zWR$uO(KF;X=}MSkL>gxr&kfDrK2MT9^=vpoe@}nwTT{mIp%=#H8_!2B9cQ>p&)!>J zxD+Yxd;H$A5m|V=@%(-F4W)+`h@QSg%ak=T_>(A~emXqYIAc7GFXA}z+>mkLC8E3Z z?4>gOjm$rP{m5zjdf^=;ho$7yeFGv*B#EaWa__0g^0~!D!(dJ$;phhLl*q@We09b0 zhj9FU!ypSFMx*iE?ejxS?@x*}QF@TBv2H2a$21`gIWu3oP`6d|9Og~*Rj6vrpm$9}@#;OJ;! zW+pN^+QO|`I+Mh%!nPu#1%z$Xwj!hT*>mZ|x#&`E)?B)nTu5gyX1p*So0^Iu@+i)7 z7f0)@D9*E>^J_(OiPbZyoXG~4QND9R$6um6K=e3_D|+F=T$CDNS-cTpu|)5RoO+#N zEF#82W9w9syop>LU79$t-at^kQD~iFIZr3kBBLwg_|gG1;2KRFSt?YwiltL0qFvP# z8&W6AkUOs=fvQWwo7jiN|5Tbeo-+rsw>iqgvsTTow# zV!eciBG7hu21e)cAkVqgl(~2zo#{>ytzM}#Mw!K^2ke=F@$Zal6y3zmIivYzf#r?N zm#8$0W&ua~7#M9eQA0co8i+HBMcY2OsiEkTJz8mOPwaw>sXkl&D1)O=QwRWkwUZz@&WC8kk&k`n}ReA3m2# z=2DA0<%`ZHXC`;fd}hX{(ekjfHLOW3rh}VN1i(4Y4po|vlSFhnbUqH2pgIlh*Sb9x> zsH<|A6HGg}n(!OSJCn{xc}jZb3YZogQ>|kqv~YP8#ZmbB?wSrSCaqZB7+Jwfr>BB_ zSVU%YIf%4-+kFc?W9O^uW>6m0YS9TJwEn0ROJCU+;TZ=YeYO#JHlkizcuyypZ zx-KC~{iu63+`wdC;Fzx;_%I5b{kiE z^*wSOfJDh-X8olnijgTCPxmQgyV7iL;TTQRXEQ5ME-fvl`cWg}v+WQl?&S+-&Gd3E zwK|_j_M?R+Cz|Fb3i?RZYG0{>BLQ}Ms1F6Ch$wFqc0&?6;lysp$t`C464TtqAuw|h z%Z|GwCYnqx`LE0cDu>iWNv)(fHfLJdt+Ym$OL$;$t&Z1X$;Ik!B|W>4h~qjHthrkf z@ho%Ua&^}fT&rS{nO=F=E&WREtGgv?z1-ThGPqvb#&O)fhDKT;B!>XzS{{!&_^s0R zUa&WdwOvau$%?MyoWO2nh9!_m#q$R!H#br?j#)HssPZfVtR{)Wgr2*yJIh06A;nB0 zrUniddTssgQY09$P#d}XB}h$)j3jy^imGQsH>6T{#)NY{{S5fD=E1AB(3q0tQ2&F= z0CDYV{e+i#q5N(YVZ2s^!(vx`b_sf~5)Hhrv+I2sor~VJ`gElX7tHL!cON$7FTV7n zlaLTy!!6`K6v1)IslGb_Y?bmkXdj9|#&Rmxw*de1t#(=LxX*&FwuPrBeLGx=P4 zJ}SHDqVmBcJa&xdhWSb8Zp?JCYSin{w6)Ju+r}e|zN-)%*>TH+*zv%arU~{3oN!do z;h}F@9AwAsH5$*=PuI=@1;`C3enMOm;zsMlj^pIr$)mZImBr*jBE1X`Q2HvC2XnK1 zb)uU-pwSQUdCQsfoF4npuIBVJa~-97Q$)nV6jI_b;r@AN{(ulxj*DeebRS?!Gjmxy|1@LVc(SW!u@(2cGu z$;0nE($nHb*XTOz-Ba|QT|__${9XT@*o<>V=~67+YpCN2tUmDSNdsL@lzcn)p%h)B z?ME5LFI$AYAjh$M~Q!+JJyKM(sZ`TYXxbE6mv|E4ZZpkg{dYxnHs)c-OtvAa^uIOwkyVwV7 z^g^b`nySSd6))TFtg+HX(W@5yq=fi)GDy(1=qnFdZpibFW*wK0`$>>ED#+x>&VIM$ zNo98^Hv^mF9!mD%ot8mcK(8t6F{65J-z)|whKH8|j|QB4QRPk9pjNhJ&=Ogt-9xkN z!5Ymip6?@O)bYU0wpZ-*>>vNw;Jp|Nij;dYWN+;8!J6ps^Q&* zITNp)nDp07WV5N&oVk?6THl=dBFQPVcfc>r;{8IC0dpxhqD`6Ucrv?~IG+*(^O(uqYR=H1K51x{<-IN{eukO(#bN6M-G&8bi50A$Hzxog7vWeWa}molg1 zGf-nwC#K07Lhp0gTsnC+wW=mJnOJ5ZEfp*!;Fy}N7f246%tN=u^x2dtAD%%QEp?)m z2KoEk`E+&#?ueJO=Q3ok6z0ql=e4FPW6WmKYK%hj#f)2XxQ>@uATyZG-mRVkEl-nd zf+>0|{L3hiC~oQ1#Bw%~%%xYBO}sg9E@fuZkKmt7`V4HHj>$6C&V)4BWM&x z*~^n_*SNC>dJSoG4J#t+@c5D6p!>oVx;-&kBX=nDu9V3y*$IysguMC359<)6#iJq zFb<85({nG~6l9yF`5S z=Uw&} z-;c8P{fKin%lB=trTiSnkHj&SzrHpezCrbQzf?l|`!}fd@-t+-`n~TeFkU${z73eP z=AQvW$A=v7Afu;R%s+z;{E!3Q=YaP+;9(|@Y6brcJMdu#e3K*on~eWkq-Pld2GPE~ zsHATY>H8fG4jI3q!Gp%58a!mAGTlZ_*><%%|RnXZ33n|J{lS}{y#)U z@lk0#8VVc#r+~Tqn~WsF<%ev2p9Jui;5R$qI~*{{mY@4TPqp*FgFJnq!#v&tqlR&a z!lPV1{e7pPo29=e3}X?0iJsmd4WSDoeJwuVsaLxPe@Q=*kN??UN~c#m5yB&$cL=)E z^jC?e3^;VJVN~hwt%kv12xl-NWAGaVd{n@15-^Ow@aSq7{V@T6JABLcn?N}Ryx@I=0ip%Z+Hm0HFLjH254HT*5hUzoC=tRXlyoEOE%s38-xO!2z z45wpo5m!XPtE`QTtkP?qt@g+W)W^Cj`~p_-II%$LVrMC{yRJT`Li zp~YBiB#V$NLb3>I={%b8EvlvPG2ew|A!)lOXjtqkiZ&q}LS){&wyf|_cra&=iI z6-RZPOKa*g!v!O;j3$g#17lzgKa=qju`y!^mq@KwfQ@|?WbD6Xc3#UXIQt@H?k)P(Mqb zp8%0c_cX#Jj_~Np*yp|YSEc(XU@v)N4tZY#T^L{ak@9YK&|L?CSG@lT;cC3!^r5@p zpnC-{^*!<~oA@ik{}gnpeljj6-8&)daml2}aMJyofOPL% zF&tw*F5D^a^Pmf&-xLNuLFj%rAl*F=8^&V+()-Ur=N0eofLE3Y5_1Ft*&~C7@mBo) z5qv2>FpM!igzruG%1`7R52tY=RLX#AF!_rLhYz%l{4UQpeNX$T4;VB=u^uo8zk7ceK(VNS^F#FvvpJw`h3-ZRE`_MBh zuNVja;^qA*;}^g5^1yq@tHa&B0M;o131PhI+x zOLwIA=LasWymHq~Z<#mlJv~N}Ze#y`^3~jdADf?@PtRxOjbEnl%>2RhmtGE~zVz}? zKJ+^jvhP=i=0l${?!WtmkCdN2V?2291tW6$Tf?XKKlA+cS3Yd@@61mI(Nq2%dCvYd zP`-)y$hU_@GjROVkP@;eSHAPU_dfHtufB5Rc}l}u;L+m{JYXDuVCbvAcHgb(TbWmj z;a3kDzxnD!__Kfe%HP~SKgRrHOhjIMdGONyS0{`YU)~qK@69vw3oJZxi9BW;WPC=1 z^rTWO=7lu-io7$z_UHKS&C2=I>Ov|p2bxr~S#L(jfeW6csI+j_B+|w;b?)eZ@4+1) zSx25Tj^F))aj%_D_Urgv@Y6ATnk;Z^9)pnkcxd0xzl%ouABq-Iq+60*b+IQ)Jundj9QoI8OVTYy@w) z{9vtMp@9~Y^rmr$`k}D<@qGZ_6uvLLY}^~3KY|vF(-Zzdd`Iz}$Cq;W%b@ujzSPdq zhiK><#h3bI3RZEK0IRFq17b&IH&=fTA`bbXKJ*g4|JdWCar*0>P8y>~ThnhE6G(Uj zzwc1shw%GH75EZ<->1MI#BUm-Nd8~MZ!C>j@Mj$GOMtQTX5qi?fQL{BRs1~;cp5P6 z0$svaEgN!&Z#T>1al|1%)KJYHyZS`<$>FE=e|X>1LmwIZDeOEYjy1QAT?OtEzBgJQ zO1J!wjS|QH*%O0LGA-Wsu4Dh~2U>@JOgmFlXS(l9?cT00)ld1MdiMQ_`}>*h?`PaJ zF#3Mk{QDXA50lL!vV!67MSMNl`q!m>RqHzSyWg*J7bNa~=xw?jvryL4eD4yzH@Xj3 z#i-4D@QYb`YPr?2|K+jKkin@D#exaY*e4D+1G0^koY-=qmBKV`;uGq4%g zGTU`?s|JU)m0GFDk?hrqJdUbu<{J&V8iBpZHFkq`w20$sCLOrNakSPcEdAhkp_gOA zb@(d8j@0%9PB5C-o&ptSoVe?B(r#)C z18ef0vox0&TgN(WAGXf7HifCDn5hYdYe>yVv8l26gR!xbI87MPQp~F(t_I;2GhM#6 ze=*tH6+BsM*b8)hCBW0kCOKX6b+So1?7HhqpPZ!fxaalK>)|o=jJbA~!8#YOQaHRq z_RP?S)51Nkm(1sEkZj>T9m&Zf-KW^|dRej!A}(a|fIY95>rdQ=5BUFS(Ch+ryAz5$Ww>&+Db?9aUNdN5uEMUS4iR13IT9-fnS@s#6C=>u}l>m{4#?KB6X{W%Ymxv=N;QYrRqV@${z=Y&a#moIS6Xu0}2^TzTRN*=!#< zrTWv_B{9-X^Al*GsY2snpPXb(DFDbaypc5xgM| z{&uU@dHM0Xk+S!^Ua}%1dpuV`VU8QUyf@y^Ole8SjeA}%^YqRn#*e+{Q2&F=0HtBi z>*bD?Lp00odA;=Qxc0nWIv3ldyGoz-SE8*mP(kVTyk63xrrVvPWJE$Gtp4Urta@yT`dtNV-sX6f? zp5nYxYsDN^bo)wE7^B=jfqx0^%qS?)UFmw3)DWW0STEhOxDy+jV|dA;28db#KIa?k7K4};fB__N%u z=JATt?zz8YPBNSAc13+Ijs4yx#{<@9z|i5410Hn1Lk@VK1K#g|hm98Eqqk}KXV`%c zJK&of@Bs&WvjaZpfNycYhaB)>rVqWJ$Ulc2_#+PZRtJ2P@zdLb{BzWSKjy$6bKq|? zHZ=Rc)d9cFL4Uske$W9&9sCOpIBndm#78~>j|iCFuO^>)2NgVfVNb({9C-K$6b}UM zXZ-NOr|}OO-xT;99_t%~#|IrxvGNa1s;Ug8XdpinA7mX4*an3b`2kP;KRlt4S$mZ zf0OZ7^uVh43>pU<_yfkDYWSNS_?wMqH2gsa{-E*88vYgs9 ziiSVpz#lPAYWQ0n_*;#;HT+Qr{-_bs@W&kZW5#vG0m~p>64&$33E%F(-{FAobij8x z;5RtnH#*=qIpDh;@S7d*Jr4LS4mjd~?{&cUIp800z$3>0D(rI>Wo!^0c69r^)%d(( zzX4;?_#F+NGCrokCygx)o;H45gJ+C{20vuHO@n{TxJ85CVSL+ibV04tDdT_E;CC7? zXz)KVep7=_8$YeV3FEyQJZoIg;G}U%gXfI@YnWF)Y9E2fBPGJZAhc=;@tQdK;O1c0L7|{NB*Jy#!|flOH8| zL!aO~0RI?%|EPffd>?$N;WxdZPx#*k{2}@+;2Pjx!f$#*pYW4_|62wATQu=s22Ah2 z6aL=<{)PhoG~j(uP~ukszeR!X1Uv(n-jXN&mj`)z5Da+0_#+Jt86Oick^%gn@t>6Z zx;6AR;{o91=hjfl`0temW^WChF@8dW=Z*W3(THB?x6i1ceYWBK#=L;3{~{l!qXOpo zg^eQure^7A=qBS;{2+b~A27ZsU@A{XLpK|r5isXJXnaDzJpXPnKBU2ijH-ZX409CD zM<3SkM~oQ_zSX!#z&wAC8bca<%=kL$o2}n%#=8`IkPp_o9PoexCf{rFL-c>>fPdWq zKjnby4){F^d@JNFDKN=DNlA`0WcZ;QX5;r0H&f5UyT z9QZWe5hwgJ+~3`S|C+xo9$Mq+rFa?tZwmPLdA%oo(#xWI)*a6HL}DM90x>=hOo+d6 z@%Oa&`!4bKo#O9;_)E&+^FT)Y#hb+Rd09&+eye~V6!6@|H2nqqQ2~EK zz`rJ7G7;fFE#S`z_>Tqr1p$9iz+V;cp9}c9fWIl=*981`0uG~qk^F=77y8^K;JXEU zT)+`h+V@yhV=aQb}BV3Un@^9XX9pU zYJIC#Xjker6RdEO+D>QYw=>%*P^MDbt7mg&YP{ZnA87LWOunH@S1ZM4Sc>Ua6^xR;@!$!pxR$ybSFfDY?#V!>^Z1 z8$$R?M0Vt_nVS`46t=eOwIa8Ss#CGlMXLhxkFu2Iqj{y$E}Qx0hD#BR%nu6{)+-xI zsj%H*dwarepD?}4MQq$E3B`838KiV%Cru-Wyv_P{DWJT}+3i3gsj37KN%G(oyk@xw zS91za_*bZ4@(QJ5L>`KwQ`%fZ1-weG%$rx`uhKTL^3c+DY>NN>0dhy3%_Ne({;17I za_Qv>s=8A-mi&~%135gnVJqDcDBO}?$)nb7wu~(}L#PxkmzpMPk?JixP0`A4lpfwH zZIv=`n5TyA8wy)+yCpz6D8Y>=VvA+CreX6Ju+#UtE(50%>ignf;M$NyU^-^IyMzdc5E`= zu5VTfCLLEXao{JD+0L4QBGOsWgMqa-#$u^}Cam_pOuJ{k@i_4XOyiVDBhF4CzG`JN z)9x`w!P(vkBUG)nGmi$;HE!!V9`7}Qh4N*@makn49Gx_c;H*{yb4o?gNRpyGCJ#fm z9=OJYQLZ$nGv#uizPguI;UCO!;zo?IeVW9{G1N&6z0Hkg!&Ha-BNHcmF%!O+m>*_* z+7~nFi;4ST;xoRODPPREFUHpfF<%?Rd~Fc(wSlh*CjEzz`rJnyM(Xn(4WrL_RFpd3 zQNtax3KxnGR@Go@j^hlp=Qk>*({R{l5~{L$OpSDOhXiQjZIw%#1le;XUy>i7@pmr0 z@#M z@sZTU92|!cki|bsiIGfdB=OKxy zQ`z%VBR`qVolTyd z!^g=L`Ia6jLU6uHjWB*2BW)w`Q&@0e(*%eWHI|uF>c*DS(2JRlXZ(w8~bO?L{p}`^JF5{k|5Unuo+dmw>>A=kgZ#i`M z$gM|@-FEvOci#1eH@@laH{bJ?$i4Ud$jDpYcK-tpjz-6fWc);I46Dd*9JnX+CNQG8 zHU@_ApcJbvKqIWv=en|&L3FfSI;1ej-+%6)V@da*`-+1O%VXHVwm(wd7aVk0 zRx@b-UVbFq!&ua%U@7Ah0B9daerU~?KI0C$&-lAv8gJMTj`12$FOCD2j6%8!)yOAh_2KzQl*yN-Apprds| z`H}K|&O!IM58bwd?&F~QloW=)Qilr;x@qX^74MHZ=oWnFXzdvPTXwz(x|~P6e~&Pg z?$bVWUvtor;$Hbi`-+g)_#pn$=OF09_)AreJ~F*dy4wVuEVq7icMH0GT%51G5kV)* zf}gwx1>LP(9g79FD_T5LNo`jDvjUqhfQQ$ShqK7@ExdEW#bl>w6XuLK>* zqk7Hin~?W+2$X36+G;1Q`XT6sP~eFU+g|KLvgq@dz^m~d1f7f*TWMB0{v+trc<%Us1_E7m#iOjYbf8pYox5n^LyP9CxEp8d2;b>+h4$ zOO`Q0p9Y=85iEZ{=AfG+c}qmWKT<{;bRww?QU0ff@eIn$Q-I!&FUh0!a0x`RZv<%E z^(b#oseMM%!04!bjXLNe3LTA2NFLFJ9dyS*H->PMM`ImH_m@yqjTh_LjGyQzT++Sh zpu42d9Z=|g%RyIG=x8h<<^7C%ROFF;rM#04 zx=$%|$U=*b&N!%cc?NWM0Z;K#-!J9;zxb`veL_-<-=Zdppo&6uSF5&|OsMexw84C53K8p{wJ! zTAs_GljWY;P`~_mT#@%c2fC*fy3r1FA6Mw8-IDR5`PB6L1n8)KpT#%Uf$mcZ9gV&H zrv(ShzRh3-@by5kDnJ3G)#D|G*)1Kol`ce(@J zMTIWWfv&93&32%>s?a4n&^@it&2^yrghH3FHi zqdo#tOzZPi(0xY^cQpuiAiBl^;;59==fc2I`VO% z9*smIvB~)K#N_zo_zZrJjm4CIr=}(%k@1DXLeV zU=i-4c7R4FzhwNparzG%XFiAT%Gbw?1`HLN|H}21!=JyNe9PdofAg1(Goks_>&D^J zUmq}LuN#Ad&;B*Sjy%UhBVQjFLTHjgk326!4TOGlcJQSaz8(FT5jpa_P4!m_Rd{yr z%WjHSLBVAw?uO)JgU`OE#P@;O&{v7)$n$fAMZDh@62EfYJgj0re?7aRW9RPvjalQX z#t6s!XDgl~e?Sr&XA<}D_`bu^O!90Dcwh~VA!|s?Kw04_AGq|wx6O}bt{c&t%fB%D z-7lYJ`hN@ZMqhsA%v)EUcxL+Akyi!|AO7<6o4@zhfB(IU&l>mLc5h^Xen;LFNz-4B znZ9ZqAN}&17Y~1{ebdT!9xwgxuU&ooU%vXD{m18t=Ec{HfoGnrzjEt=`x*SDmyJh4 zzx=NG#C&A_&t5ZPM04p`{2HKNMug~3f9uze9!ekjB!vt_rW-@ggchE^{>q10LD2qr z4?xF4KW?|8F#(Vcs^3S>sgM86pzn0P_8-l-m;V4IL_!5 zUeYxpxXJFEpXgNH(5nZHi%H|viT$_Fk1_5@ap0aI*r)OQ+vnp*KT+>9hF*$PRZWoQ z#GB{um_IzvHG=KOUVPaYe(~i{$%w!zAK+9eGaV5z4}m=cz32XY&8Y zmqV$?=fn42Vd-i-`+@nH`Om#w3lanD2+7sqjB95zAwFO+#8-hLfsRy1L3J{ zrt#M@zSJJmhr%!6`#pRHaYV6Dc)Kz1*rB7hV1_(AFdP~l3=f6(h4+Vt!{P8v;RE5D zhYyAi4L=?l{y=E>gQ4LMg@&I94L=zgekwHl;ZXSLQ1~OE@K1%pKOG8xG!*`sQ21v< z;g4Y+eh_iU4~>T|;row0PFjn2z0*na0BLLbP4j9AkKi}WizQ5B*dJBkOZZLmDvAFf ze$zZ(!oP^$G%u9!XB_ZLfN5SU@n3hqLnv%2{vHQB4VdP!m+)1~M(75VN3wveGOvqGsNBjAt%W6y{p1s!;tmglLt$526-HYXemoTZKq&mdQ20Zk z@Dri%lcDfap>RKK)r}~Ry{30J+vXpXxDN!#=Npyo*E?>te$m|j^{!uP{M4qu-to&m z0#UQI_DlGCquYF1Gnb!#jvuqfu09cda`>tJAKv%$&_@P;3hm46v36+w*wxpkjitU$ zeyHD_J@&pQ_CLArsi6-KKHaIU+s!%a|j>{ZItQ4kH9ss#u|zJTW#E*=pdBWGONpIle{*N+aWA zWA{gL^?LQ82)oTyyBzuPiQ@QVVdf_c88AB9zzrwn9d#5hQss+9T=1&G12^5_+^Q8z zI4N8z;*}~Oh->v~3)o^M4{)o|z~V^j6qe)S2rM+VPFaUBaWoS_ z>j=WB)$Iv0n=x^O6+!i_HZH)Nnmw0ZoQp2yX3eFG$%S;rOf6j)k4;TQkxuqRA~}xf z^3bIFFsXAAT1SN2>!r;>JQ9pc!dL3e%l0oOd%IFBMGR%qjlH2hicF!v zQ?Ne9QUH+DqN~VY5n3XIeMMhU(;1ycS z138MQc+L6LiD=hSM^~kB>-I#M-Un6R2vvVa3!AM9tf2VRU?I};OLAp3m%3;!X%xj~ zWxLeWxk}qq1~oDs6fLneNDU+XdU^&%=TnK?xz&`pcp;tXP7$qMsWe8J#n$r$m`O>B zj7JmcU|`_RxJFyo^b`k+@0@}JqovN z6T2V-jqr|*;PozgPZ@v)tWe!5mij0_EH_j!(FUqk|A}HMK~}xJ3$oxgr?S3Va-t1t zg!|33DAS2#!98m=-)yz2eF*J0ftE7;>JT77g;KS;g%o>7C9%;`zIDx%P#4m#cA(-l$2EpiF+a(NIy&4)DA6>&BtP9C{-lq*!#DFH6Ea#WI3d6{=T`jHq3>p-Pk`PWI zI&#RW>nG8|M>m=!4A4sX(L%L?A3m!3()Z2Zs&8S=(luJ<4v4Eb+RWFAc->^h@1wyyZ+!yXiZW z_ax;h>6t5FT58hA_9%*@a6R7D%3e%bvAi*|f|pKD1^cjw%;fGJYT?#(ZDVHzk>_)? z)+%1B;o+ji^lX1}wl^0_Rd}=ODrF0Aq51UhN|rLJ&b_?dRdM2gf^kW`dugDn?CrqO zGh)W#o%(9MnZJ_vX_o~uN`LWWQ^98x?jnnB=6#j`+@y`NkHsZvr{NOy5%7lQoiu@r zRCCdTR+5Tl>H#Tz7gnT-T?sl)OQaNQjGkCMlggR! z)7)77B6#OO~da>^B3Z%Tju@oUe{DNo>V-l#UyB%jb^FQEZ*mwtZ$z7H8D@ z<)uKhCjnhnZLOH1EhLq-j-yssx1@TojItH!YQ63=s&T?95Gnxc@-|%223s1FJuxv z3kkhQh|bpQZ440ejU8p7XljKzim>RJQmxdi_;jZ|X*l1^Z_vhNp5FD{NuD{BOlKC7 z<{X~8#YUp%s!mVZEhUn>AqD-|o6TyRI}xvl9j zyt+MUPV}cpwA3z_n%E!dQw&C??3~ArvzU^#U1_$r@>R3xvzZkrvzHcA{iG%1v+WQl z?&S+-&Gd3EwK|U{ll#y@lM_wzUCch@t@f3wY^ktCPYU;;fD{qsjlyn7LMNQq4LP~R zY+quU+m%AeT*R{DE{TaIlS}?9bAiesHBnM4DUQvVR(30`(dANQqr6scnuUC!+)sC| z>6%?g#3!f7n!9Dp9EL)dtGlM)S``aGc(cEs_EJl6seN^~lDb}Q?OGXJuWg&y&t*odOO&k`x+TR#V85A_~HFMYdvaNQ- zZyTa_BVH+2+NHI6zUgxUB#=aYz_y<>8MsGu|RYqU7X&cJIla?4B$bnPrqfZTxMC&XR! zI$DPu$I0E&oaE8m%F1GLA(37t4+GueYPPRV1fbCm@p&i#Ig_5#V?Wx}oPK7m10ANS zbT~hVno)@DRgGxYecY;(Hk`a?Gfy(zyqIMU((CBv(uBEmGEh=I)b^_9?(I-bx*ILk z@!BozO6_2d#jl>}EjkYYGRS>vsDIJ?9OZ7w(F+B(s`a(#?$+zB4ttEIlfI0AUy%w( zwgY06Wyb=BBW;Qn;=0y_3muK&$>6zE93&>mxHCO1Zgh>V!`?kb@7YBJlz=t=nxj|h zi8HzeZ*Fw2!M*0+hn#43F1^xI!HOd1VNsr(XrWwjY_s*I4C9wALh{`gCdS97;=So3 zb?J?3XIUw^=zgP_T+;j6t|@nNN0Uq0barQYN0*Z4cFq|Uy}?y|jVyQy5W6iSdI4{D zsp}RymeXsaVp&wz2dD8W4Q#*U9kZsL>ZQn|qnXWovr^LMKD#QJ8mwKhr>EYo8Afp3 zwXtZo{?Oe8Sh?kO-lwY;xVP%wEeXsOolRx+9jM+|qZcwg)>Nr4i#f_~fLIPRd&^#3 zRJrb0CGRmM#J`h4g04khdB|-djs%)@+&%8cAgUbM+3&VI&%>F)4WEI{aStW?@J`F1 zEuhyF_LxyUw{I2$6vL(b!0n=wFS^mF)J^!(YCF!vbg;55gOp+63!S44sUJ8Q0exXDK>}kqvX;yt5c~I&{N}6Kt9uI7W*h z>b08GA#Ep~l}Pqn3sxpc7Ewq~`TX=`^h#yD!eXb_ZP;TZNPj;vti|xH8a>BD_eqLTx?98VINn(4(NYcXF3g#D z?Zl+NW+IzSt>(<7EY|ww)E7xkp}hlsX*Pv_88DYRkH>n%g89rjlN?c| zmUAjqW(5WP91l8|on2VT=FFAcLTVLKg&-nHFH0g((ba`iNw}IzGST*oq`vkj9=5SX zAr0xoA`UgVwQij7Ya>Vmn}8$bwE8tCqGR(GfGn9TcTMsXn$0DaGNIBx-F*9rcC+p4BBX^6RkAJ-{;P! zvn#9Sx#jG+4B0D%+9z>dYpOEFY$mP7C^TQpxHZpQSdv*FGnmfat)2rdPm^qdDS9mY z%P5d2Zt2y;ayF67rB{|syg6_#WoFZl;GazT6c%^L?u-$u<2El=SJNvd?3_)UNoCax zn@=pI7vD`cg~o|nD=I48YHBf+$fiId)Dw#weAQYBw1tR5GSAf(l5?xeXH>Z?Q>Zk6 zPn3SU+#pvKaf_)G%80Fj-A75a$p%D#3P33`7ZR8e%-O}5N()T3PYRPQ^VFP6EhgTL(wjV+JvDBtIlq|5iYlRRE=e27?6DJKneq`d3iPblb~TS5 zn|M>bvUaUqG7DwAMS_quERC$2^s-nDQ=ST4qabqrz7*abqsIx%aw(64(1gP13|Bd+ z-V#-_-LCK_)3krzM~|~wp8-RMLk@V*0S`Igea02YqqiCPXP*PV-vJLh;IIR}$pIg5 zz&AVKgAVu>2Yko@A9lb;9Pq6U_^1Ou#?njgF7nSY2mUq(e7gg_!vWuET-NgA?GE@s z2R!P4PdMPHLw?KwPdMmTjJuWihm2RhcSOMS=Jz088$YPv+3VvPKIFiMjPDA67xb3) zApX<&2aRtEJo(ujgr^l9PqFe(8-E53@+!kW947BEDm*Pg<~MNAm~o}&U5ft=BQ#*> zaL54E}O6FvF02?76Zjegic zKWw~H!-pOCuyL1$zsZ5W$@u%5Efc|>2ORhV#(&W8H#_h*8-J?d4?6G%jo;Vsw>a>( z7{8+74>|CMjQ4B!!w&pmV?)Cqao~>_X$^m?1AnU#)9^m=kObSbBN8M<(UcQ41W7<-#D5kjS#ka>K>!pHfg}Qel$81s z*^wP3aS~sz$y0l2&)1jhIc;96^y)jO7gfGCN!`1&C%3u2w3lA>>AROYX|E?I&Yk)$ zuYTX(?95_zu?s8+%1!%rC2;mP^PS)P-PzgM+3(LL@3zTrvB@EuyvHW*waNQza@Z!{ zW0UW-$@kghcAI>^O@4s=vZ&7)KEAxw7XDVYU4)ZulK^`wy8xNaiR+$Z8GnSw-*1b* z-xl6s3-4fOg#JnBY+{|Z@J{vt5l+{C6N}iwBkU(cIE@hjgl~aNqayuC{-I*9D8L?K z-?qqaW4~pQ-_D-1$cNddEb>pVl0|+8d(v53%o4!Nd_@!|YoY zImUj|BFEY1E%Fieaf>{{$cC#t0&J9>u*mOZZ@0)t*j#@M|=E*#f?a{r4uE;GpYeo3@`_v&bE+AY{U9)5h6t z7I}ibTig$!7W!J)fRJ-s4zjz1Og103Yv^o3rpsiz*2=zv@tN{#)Xzrt4Ivx#w~2j8 z$ekR&nf;8AX&SR#+rl0f^4qz*m1Tu&v_~5|DrBQQx3L43_}kfCLXPwJJD4V9BmLXh zpChA`KO?={*-Jt;@_z^WH6a`LJK5h#qGPU)vG3UAKeWj&+T_pMH8U*{85|ylQwz9CLg!SKVg&aw#iL4 z`LAW+;8K46!Y2QLP5#f~`ln%Muhz|eO2~)`xtDRnMk3B$cs{4ZCs|1zA+Nqp{h;-C zjQ-sE+r~K2`ZdP(lmAPMy_4K;GWICBUuSHQ-2ccJDDYY9?=$vsa{m)!pM$Hx_{g*5 zf&}^VRazV=nryYT-CxiF&mBDrUb>wfod8RHkFLo;kjXM$X$!_!4NVd2li;ZNml z{Y@i&D-6rW90r(W&XJStD-!p z9GQP=-_{rL2gd_HAzT_Xa6Awf?g`;OBwR`i#{=Ne=I%-14hZ+1!W|T@c)WR_SICq} z91k25?zC`+g*zc!Y7`s~JR{tH!q_}cwYM7fX|#Pp-Y?{Pgxn$I`-I#n+C^an0~T*zZW{)CXx zKX~}lLPkH~@+XCi{=(%?33)=upB6Iu4-bD%$mmC0{(_LvpI9eW(>jwStT5rVa;C^S zvDj2f&cdCSXISFzOlM}7PwAY4i*=F*Ma!Jcrq6OQ+iARlAS!au>6dgmv4qh6V({*R zf&a9=fRwE9cxY+9fJHBz)7R_Z#5(Pu0Xx+5TzR2VJHB%(7%4jhR!cYwqX1+NQ7yXMkSdb!Ef3*8SqqanQEhMvx@2?2t+&4PU-wHa@xdq;-h{PA99;_2) z8g$qz5X+pb)Tuu@(PvP?cX!2zE&k!<%yOptz})g8{|-S<;~R$2iA0xvD7A#Gm1j%c zU87U+m8q3j;(!iLg4haNFN#vhT&}jFPMDlXvQDIhS4^Brk9E!#i_Frz`1%;#nSWo& zIx`EiI^_#hQ8+8lGAqUT@_Bckan1(mWm?p{>cZjak#T)A5nbsG$HG(L;qcM$U^o$e zFg6~BRf+6@aO~tXtV)oOz@PDGcq$f-J~Y(;pbl}n}U z2}2xNsw95(D`0tjWC{z}MReG-6U0%YrP~@EJXtu!=0I}G40{859(j`IMpvc&W%J48 zlINtCQ50QI7nksHGN@-WOxIIqllrM;d?rS=MZl_U^-HEcu$(QBUow-N&FWxMOyvru zh$5ZMmY8$LAMTE=xC9M#$KF3R?-JOb&KC2@QffYybwTu{=sW0~Yj`i-NSrnj@1;iT zo8}F32)mh$c2L3&j?+jk^UC3d7xKunuXyztgMWp8FOAHx_oG_qz0RpZURQ56Vdv_p zdt6wpc5j1)aq|;z&1r8D?V-p0MD%GR7;k^lw5>(Q7A|WzI!JLr*Y)mRbk-C)I=@(O zx#_)`uAc7RbP9ow9@OIIE72dQ;nF3BIbb}is`wmeWI+`Cx|q2*@dZ6-KmPW zrPW16hI6H<_j}H9PdUd2dg?D|YW_4*OfH_QBS~3FB5p2MM_id*jE|Jvx{F!Nll)JS7IL89HRPac zNRL}ck82(DxYj|BYaR5s)*FQ=u(bk!Ebr=z_7tPcv7$2F%o4hcET zVvQ#aOMDB;nyC78lEnj->`S6SjOVr=pC=L8LFV=#qGn&Y6jpvbAEYeLP_>>5!z*3% z@Vp|Q4cFK*eK-x}$sB*04X0VS#G?Ng%Rc;xga!I>+N_!~Wa~_ct>4@-zCmkUzb$Z^ zc4uH`;7x(M1G@ry1K|K(uwaQ>YiedY+3sd73TfT?mf(igjhi-a+1j>k`;OagzvIrG zZ@TO5U2op~me8KP`@;9!dtdwg54?4MM`xtFr}rQm>gnw6!czQQf!*5Oh>x2Z3t*9* zZ4YRhr1mXX_49VTAMc+COzX#V&{8X{@ybJ1!y&Ymmts@sXQdE%Z4jK4oVPQi2UfbrTZ8Hqz(c|9KDNC(>)KF)<)$a zaeo1jiu)@B3`!7OiThm}t`qrab-?|y4c8CcZU@{aZMYM_(Ype9$aEKNxOw2POl%$! zcg%+SEO69WHr(fdqc)a@#NB1XT?cNj1i_U!TGs~D>?3&P%HLT?sKim5tGGLW zbIKoHRakIg;Kb_&u2Q!3|8B#T5a3jQSQ5ABd&(u7Zwc}n8INA3h^23gMQQ)v$iyv;dmjv$i8n|l$M( zaMuM+wuu|=6@k0MNY*vo8v-ZW#7*B#f!kU`AGWsf_Q30Hez@ri3Y;8Y-EeIJ2dApO zodVZZ0~Zpw9W`+60(V;tT$jMnErt%aa`X!v?fIa?4L2ZgcN#Dgw;$sK^<6mp7y)jE zE_`uFeNH&qb0Lp3$SA zHQj5#$+SqHJU7P;;qgt8F3l6@km=rsbJ8b|Zv$770$dqp$4%kF@PhlQM_fM!pkA3+ zm2`9HWOzMj9x{qOe>Z{qX%ppMj;Ap&pZ9>7#LT6d*bGfyiE1F#5~GILA=Kadh9- z5pJ^$Hvn7+{)D4&iTl5hQ8nEe;3z+YBY%nenhlp%(xo|v#QjSf?yRDZ<`NS3F&plp zf}?w|#J%5!y9C@$gj4=djV5lwhP$lfZ;OKKvEg1&^wFG1rhA7CcTLep^&@ew;asi1 zZviLkZ<~VqmJRocq7Pli)Q7E27JWB>qk9yUm*zS$-G64owJ(*^y-mUWqz%^(9JN2` zqdBkC_g))rK*7=6Q{skfxDh2?n(IhhuMKxn(MRp)hMQ4vZ>oZuS8#V#!Q~YkEho68 zdse~is)9SO;NDyXcTvI7^Q~LD&nURJRKZ3`^;D)N; zo>g$eRdAOTT&xQ2MFkhHg1e^Rj#R;2S8yX$a5og(XcZhQl>6U1tKixc+|eqykb)bl zg6mRnG!1mSjs_Imgo2}cT@!xtm;!D^@xXM1AKUO(@n&CNX6zqr5rJ?dj$Ghy)f&gp z1;+jlDZrJuGrHuX>0FA0LLvE)K3GaZ-CbSX%HKXPpM-iIJb0)FxKL=O^~15TcpxA( zktcCyjQsN~d`EmweB;RL|MPEOZyjNO z`L%WJaXLTw<#dSLbnlig{rX_@9~i!@{Rh`V@%$Cin16mBH^K?e;l~>vZaDMei z|BYS8B=0)qVb^F|=<%DZ`R>sWckdeQ;_jP9$@fj8GhEuqr8`IST)Klx#^2ld`R$|E zdC2H4idFe{3rB6{fAdG0uCwdi_`MCkE%+V5?;iYO_#MJ8j^9K0t;g?9{Mzwb7oyr0 zN3%Ad$#ZfcZxt@hy-B9IHMzWN1+@Wsw!o8&f#c`OAB49kB7>}oBujlk3V>dIPlHR( z4&D!uA6C|@Q2I!fDTzbZ$_~ekxVv3k0WK5 z!CQ(;c*325~^K#Yhf*c7OkZz z*c@CJTpw%+27?=dt-*~gn}SIg@pS0jz3Br7Q-|Kmq(?_b9@~Vti58+qNv8Q; zY}lsNOH26PB%Q(b@=V&`PT|%W=+lRVWIj*Zbn#ijEVmBXL2N8K5lew>rFa-qAkgS^ zr1Hy$&Fv7KbFd5CF$XVf!e8kHQ;&`v`S60RN^E~U%xRD!mFz;qgKRQkIntvUEUe=7j^&p6IJXTgRpDG>(3nq4x(;n#Z8P~m%g>_b@mbalIq*6u+=DK(Z zAR?QGz^m6$#Fq>u*va9amVji3LQX9%hbR{rP_3rlnC7H@>Cnk|C7E>;>X=0RPSUP2 zz|lbkTj}9WgIKLvpVRUE3Jghfax=3k1D$#v;TFOxeN5s?!9-<2I8jXUomr?&g*MXg ziWpyASVAPBo1^BvCYg)$wBN?Qaj)}4%@1bj`aj~Pi8QZ6Qd)f#Zh zZUslR=Ymqqh^yIqFX_S*n~k2czQidyXarZlZKm{<)#<%rhBKbUSrE8NX(nZ$bz^qoxHK4T7 z0v~#+YoU2BLM)-%l6^1{|OQ8}MiB64r)ftISdxp{nqBd^p zYPk^eDbMQV{0oeWL(?%U(YS|nA|hU7aOjZLKvZ3kj~sFtv>fVL<`}sh^8W1vX|^09~_&sTCDOMD>5}T<>04rv#f}1fYU^f^*&MYD4q#gxRRiG z$fvc{6sCI5Emyx$4@*gxn`K4mfsCYKrxTC49f-Ijc< zS`s}56*QQ&8O(6%22~0|=7`2zt)_d=$F!&ZSR*4`Nu-#9@ukK~mCg4V)D$%@_iDLX zET+#bf}3D$bg(f!D+?o;9PBC8)Uu3E@m%ijN^@|O*Rj$7dsIxc@wGEaD9_1rFcIju zD9*tE>zSm>xGVxAy4>XgHty1^ zi(2je>6To50GRFC|~Y?I7ZiT1`+jas)3<7FV#+@AODy#*CO}P8o>QrJ%;D zt(j7!h@$e*vBUJMl}(2z9ehPPx3uIkt2T8zrB{xu)Bso5aceZzn8|s~thXNNP+NGO zNY(66Zt-wOu$r(o$NH-IuKo;DJ*pYHik?w!(nf0C4A+ zdy2FpLPKP5X^FVYk~Z_R9-G0M9YtB>NM;e%LtSo?b>%P)v-I@dGFi&Ht@_oaZ**#8 zNFUCm@P2ePJ-}Av@#xT6XuET*b(9m z?C$(&wrd70&@mBz-<%#~EfpP9%^+^R28i`I!u_SF3B zQbA88!DO^nS`#DDo`ZcB#Eeb7>1Qz6%Cun@0h!MR#R zH+Cfy8o7zr%sfv3t4U%@=o$?pPSqq*$}iv2`YIY@Fi=(6Jksm4}nYCYK5Ie(0Q53FG>j^|xFGyI1+hyjCg~(>gYboppIjP=AHz zlZ*PA-^<8^{hD1*XXdk|%V}orYc@i2Tv)~VJAS2jL+1Kz*0Iy1oXV3;R z0v!{v>4p`!?{6*l#j5XFaH}nXTHN))QwB%mt}B-;SKuQ2I|5K&(>DAC-Pj3TD{=N=b@O_!%*D_}x(U4<|LtFA6m^yDdPAHw?qOU@ui1Wr%R(&8ZB0&l^{S7sK^iZ=`7 zAzwfZ@g3q7cx$j#(ya?omD=p^h{XVKt+WcIv(|MBhXjDJZsK#nI6fY`VUJB)_smtn z;Zc<~=X)s1!3fmWn~g|fX}MsV3s=jH0k6B7jl4NUmMy3nCs!T~-SXm)ZKvzJ@^z@C zA}fPscAVap)P<Wj6yrj)Vh>qdQO+q$k2FVG_ksTN5+SauRdl( z44P-HYh>O_fYi%6B9BDlYmt}w2NknMt@*)jylft?Uy`<`rqz~D(MQ`V3&}z@V}15n zQ_VDBtx0`4=DXqv!+YK>bJ1G&!^)AvY%TF!RDET{XRFHv`wq&Qd6%&wgRzA54OD$m zBackgd8JxXj->b(Af}P9)fJr=B0@IA8jZi2NrJUN4Yi?B5V0jtU&5!yjTA`LBX9O= ztMdcN4ORE}W=259@J+twanT+xaw-oKVKB#8vh9hf zQp;r>v_uBOFW!e`hp3V1u@heVjZ^fLZ3k_A8ONPv@ieTURlEeNQ%!*=9%h&4=4^W@ zs;H3zv*)%mBdm7n2EGaYnC>}6GeX2^HK|J3Dk4Ub%jxWr*LHS^9*G|9J=E7-zm~ad zVS&uytv+U?_rQT(>vxTwiZ4^9_~1HI-!s)4zZd*zjl@6Hb*O>()5gwm?@tScbwTGH zw~j?OB2>KitAX`;Pc3T~k7wSVz8$0S+fwbibdTFmrg`e#X6+R@@cc0D7IU>l7YVC* z$1^bu(-tFVilAp8mWB?VXooOw+QEY(-3JczCzJgLBWJR6SsuLuYr&iV2QAQu4s$Vl zd6CF?=zEfMgubdVzVN)Y+9R1o@GcDN$EIUCxq38_h#i~O#}h{&syqjWG2S73d@zQ; zTo{g>7#)h~qdh~3vFM4I0K}(`>tqZnHZiTDrm$Q-dED?io){dNOib&O(<8BC&?*!W zWOPD;#D%Udq)Oni=^?JV{6w-e`+o4+lvSY&qtP)G=3Ns*BL>#|;^aV290MQCvI1v14j+hoTc)q@{xK z==6xOULa$j${g}GHhMIs8?O~~T3wKNQqPZ{7)?wb(~nOij!#j2#jp@(;-&}n@smR% zqf>fp{E-9QefZ*DrkI!-RZ|o>ADgPo`P3uhvI%4Z)84yd$ALA0{A}M099+baFxmcfj$Oo)~=;f2KwcgJ6p4okui^D3VA_VqpsJLUXu~;+_14Lv`SsAu?mX(N35;w9fG*2I!IHKz1jY7Qv@kH-0 z_ZzgTqHZh}Lmw$8R=!8cY*QT&02ct2NFRyfiD0aLEG*|r+1YcT6idOpFXnI^vse+C(}_-O5l=c<`g($R$qZI05RMf~cx5;bJNFq5 z$E*s*#ZyFyS8@CkK_+Pg1ejIUY;u!LZf4IQK5@VqN3$(_oh^KwEqpx>C*C~cSZ@n& z;o;?sx7fmi?1Cl#8*Fl`P2OmeH`(OPHhGIp-fENEZ1Ognyxk_>&B*4DJet|7ukRN! zarZTW!INwZm5%`1WeL}8;Tqd6!ii(C3ID9|%VeHZhfSRI-_UNzx0y*9^6eG*%TvbW zp#_*#)@*VUn^f>kV7UB3ISZVv^t>WBfyvYwzK-dZ@b$Lv^^9!6$)gF}oYwd)>~>3d z&=wwKZ6cibSDU~xYK^~vtrOv0JiOHw-fD)oBNI(*qb+=+8Q#moH`&5Bnc>6(+61c; z*7P@<;g@*$7F+lhGklDPZ?%PQHN)F@c$+P}%@)4R7QW34r)#lpF9HW z4)%u@`A+s_i@cNlGmHEt_M}C=i@h5%@zzqe*^d6zZILy$LCDm_p@Z6Io3@etnvkhIw`r~HXM{}cvkgWd&kLFAbDOr6%?X+6e;Z6t zo)9wC=Qgd44O`@G?4XdTzP4%G*~2IZd6B#w?7UB)Kb7TmEGc9f^R{d2S(lLM`rEFx zuselp)JKr*7Wxs4aOkqhe@y}6pzuGE0$h?gxwR7hoD#lQ)NR@8)z^s+xAnaYEerR3 zhCRjB_rO++kf~f+55hd+_6i)254{wBx6atG&_ngAO)?f1E|r_)po=^u{HKLW?XJDs z;Ay9Lw+a89!ks4<#xQc^f*764AtA$v2bcE<`OQK`<~Sai=HW3RKOkffAM@}|As-R) zy+R%layt_3#J#>VS;7q%i*1=A>%_gdl$?b-FVFDc)0xi9E}zmlGXYs@&2?hOReGqg(FrVqIW?&O zfw+`sl<2bX`5fy69jXpuP%*QRR-4U?<*=MaDdGFsQU+Fn%>bU`^4k%8^w`5AM7aYq z(x9PR!fOVsBqCFVvw8^yqwK8|=ga5PYVD7wA>L!Lhx@}8YrJFG*>Lz6(NPvl;V>tW zon>Zi@P$`{&sEPYov{V*Rb4WFUE!ZCF?tuF)0P%AdoFoSU&!XLeu*y;7t=*{YzWUd zQ-j@8{B_(A8L%E&NHcnT){9t!)4@htG(5%moFvbTSd4_xb`Ztty58NRmw8UGxO1!%uwE5;ZFP#U zBV*yo>h`|PzDUKX907lPijkPYmw1NVa?42LJZ9Eu?b~>DEbF4Y-_n5^I>j7JedlqP zYtYm;*$IHDZ^P0z?#8UyYUHG)_5V*p^n)4Y-nnh(<4 zLmu*+>|?4pn!m^}!pidpY&e?VN!=>$XCSEhh9Q@qf6Mx4exc&dyWlYOu;9J|8PgB* zkoo%?_^A4tAv|ZI%IRLW;l2o*)Io4e8Ts*_@i&McrmOt83>>#Wk8q@d!tA zae27mt|J0XpXA|&3nBy5cJgq;y&bqs5(L)`Hv-%x54h{Vjd{TBM?y5mm4{opZ}*5B z1CHuc9#Y?Z@KCCiT|hudf|M{jj%+x4!R4^d;01TxBW@ZO$9WI=`zCN+(j95>rtc*e z+<#E&h_W?;&MoVfWO@EuI9Ka=47gq6gfI>n_8SmopQn)dE+c;Aja*;)Zap;=To32!5oG#v_UA#kq>R2^{5z za5SL0;evP;lsLMc+;BUA3n85Jk?j^YT)%=N+bAs}k=*B4XM{%0)lgGD!8gMN$ z4X{4E*(aa}8(=Rad4i@5uzT2E*7p44AHFRfxPRBxws_l>f%&%fomczXn_gynG;Ref z1Ye5P@!cDfE%7gmY>I#4^1qw^)0GfpWS@srzUT(joN3%VsE+n z`5&HVmtSpWhP$4%y!?x=2HBzZ_NxQmzhn6Pjki2baRTjkUo+f0uYKkhn)hsYj--L_ zZyCV_eB*D<2lfPJ*uIuu+8N*QGZey*v&kEQjm_7#Tp##;c$nSzUoW&=;vw_!4+Pp< zF12!vPw<=*zBxW{^ZNF9{yN*g`)XkS$oB*6!eHmM5k=R+ zwRJONu}xQ-_gvV+_C;sP8k*U|FAs|}o7uar^~6JO)_ASodp>hMVALG)Ir-XCACNh1 zW)GTWdFe~*kR$e)MY9~uY!~%|nae-?$^5>T-)gq+%$M%iL$!~#g`G56FU?H5)^>e3 zzU{iKofm}02}PrJZ4)nL%jiq<1G`^BoluR1;u|ktdF95Z*YU97_<#Qk>aQ9LF?zgH z56G#xQx6r3*))aG`58R@o9FqYP7l$n=ajxspfwmA{mNPU&UhcyF0)YE740&Wx$TO*{lPl2TDwN6 zx~W&o4&L>BN&4x_f5gIUY(&5|4q3h90vlv!e$Uu*8Bd373B$;xBi0#{khi@Zi z?2*waUKeG%SCw^zEq>WK-$oA60IL_E{NmrYkz>|`NxW`O8+;o%$)bVZPl%%bl8Z64@fa7eu$M`D7d6rrc70mVCk=6O7opc*p+=(B* zj#TO`fFy5r`by25Iofka{4LfmXsSbvlGGi`V_8gM9^XceVUep$DX!FrY-ry`&S{5Q z!RLh2)Tw*|y|M-e0OtB+5~_^_bNe zx@jP)w_;fmsIy#V37t&T)N1Fdk$oFEN&2=4bf!*5NPHVP<%M3e8#z@Jx2@yb$g!`@ zRj)H++>jP-YF)-2ETZ@}a`+&tu8!8z0+Gf{jYvyH=NUAFZm zZ~wlH9J=#X)(e@pX_&^`w~@nVHO3X_+sLUfxF|2egrJ~{_%?DXtx}dNNim%wOz!Xn zSR2Kxxv=Bu#%r-O;M>S?+89%RJ^D6s#JkS=tL~PV18HDlZ@E64EOFdQ-M)<+u`XcT zL2I@J%~<$H(zmoxWFo$e9Od$^w}l#?TzcpYzKxt!Er(cY*0+)4I&JlBB4oA5$+VBt`_vk*Pb-6ET260E zYocwDeH%Gdn1NBjw(9a=vPTedDv!LjHc>wAv0Py8Ft4n)ispznmR>c6ZzD&(WU18> z#35{clT}w6T4Gvl+pLuy-$qWAE85cE!38{A-d00YroN3Fkk-a~&z|*d6ke~g^__}MTQ!H6y0qK(ae3G7K;`S{&LwKX%%#&lrkc5sCR*wn z`eZEMMh-TgmTl~;W|Cm3O6sGz<+OFDy5~0ZZR8kF?cOWQw~-?!*Xmu_!BUOa;lUxQ zZzIQR<;jt}g1*kH0@L(N-4T2nIlhgYV@G1sdfEO!tvQHcWyQCVL&jIcRE!?@`NjpW z6M+g#HHro==5j0I`!;gQc6Q9|BEF3r-$stbfQ)#a^ljw$HgXh`O#fhPv-|IMLgxdsa_*CkxOnYq0_RX+m(h_LVTAG5*!F9p)!Ioe!xFOgY+}N@y zxTWR1*7CU4@`Tp%5v}Ed*7Bs*@|4!{Q7w2;3w}%seq0NFLJK~v1wW|;Kcxjf4Nf-V zzLZB8C(#`rx}be3z-DkxdAOBnt312JUHV3(xgY7s1&E8i!^JZ{p$9FN~wf7T#==*V*LtJU+Fnajdt6xA1VPcjIVbC6WID zcr<}sH!EZ+JJ~Xt5;Eb*7S&;ktTE!UmIv9I+GLTN*R2f{h>u(&tA01E$l8u zW~krwLLPvc0P^=YqV6bv0p#z`%(^6b3;UWy-pYR2BDb-BY>~IIGZuL}d!I$##9|hC zGdqUz(X|@JPs7Ny@}Q;or8&S8ejYw8?znQR1)I!rx<)-)WQYx5+BuKIP{J zGIMZA{x3H9cWv^&vC043Cae6yq;Jj^K4p{dwaLWSERSu7uVkN*?W0`?Y>kNa1xYpW zC%1MnHbL$o#!irnK`c!!2(v##E^g$P$i3g-&u@iIpkE=mld<0<7xGuheVbv6sTH=8 z{)*%d#{LJnZv_uGGSd2Xq)#sN_L19;dltFSKSAyRq)YBW#tP&DcS(f*0=dxho5KH3 zg#UNQMZDL@g}%QfcR%>IQC8A(7r6-EFXUlzq4!a8k#0_ee@KL1Bp2y?mfQy!`@E2; z|7(XCdx2ck+gHfl!`O@Dg2bEpJL%m{Znsgtq#sqw^$n7X`WO@P335?iGjKH!Qd51C zUedGsA%oL;H|mSqoZ2he3HrkbC;d>(^Uw7nztbc`KV6rU|9NtupRPO7Um_R!xjyK* zjl!V^s<|GzZ&CY>kc;-55bjBGfuAK8c+x}Vx=1e4dxl)3_Z+!s_kT?;()|WpO79xE zs2|FYX_Kl=$RS}f3Yp>I=!`kSA-`O{Tga$XE~E4EaFCaC`OQMUL&&>@yaP&BX@e@; zNzAN<0in`T9=zVda+KmtHi8`d$({;XAky)v6ErNQm(J+L><6Xksj>n9lMDIuvYt;C zk_#E|#7bLMCMKEJmn%|+Cz+K}GBnRkN+C1Y9j<3qxW%fn2`kf>mTAq3*mdnDt(c?f zCZ3aAa*qaXWX>qGM#UdIiojJ?3Wngi+kkQXjWzH@mgx5#etQ9vOmRU&V=V2CFF?Yo+h!q_I zCD3#Q5p+H5=XEUjcPKMd^{1RWmCF4<< zznU*m^Sv~mZWOzA^Op19w8i>Ma7RF$9 zYt|m3bORF>nuc*Y)YIAB#hQo6^7+}0@!rn4JX>cQgq{OTYykaFaINHQ>%FIGHZZBh++95b#Y0++6?> zP99|QSLz@?d44-UlpiF=j}UMJ;+!0b+ho&6xUU>717%tPfs^I`_LQ|=q`vzQRmLGL zuK@R0S)CbX$E6?kX1nKG!2PrbeYsc^rEIvJ3JzVz#8DSg^A`dRU4iGXnr)#xaCCi8x-Iz0bg7xHgQH{4AHx48-~`0lbkOut?A?No3yxVfddrT@vK@oXeziHme`LpDA{BAyf_c#lE@+R&kXD46#U@6ev42?Ih zNUI|^ue9ykF%j6?9WQIXdF3?HvikfSG^BU8-8jFs`P%T80-^RiY1xG{()69b82J9* zcHM-{6FMj_t?@uSKvq1EyB}R`f-RyaE;q*~_5_|I{P5mAMma)FarVsQYtO>+On}?S zAsZm1;~%m;4{pe{n9rnOem14gEia}@Sy(jgT>3jQ^5K>r-||PMXxZ^(zWMhpf2cL! zW(A>k-MPh#B=gw@Vw35P2BSytscP>U=;&)ehtsBA$1dnvjY0ztZ#*MhO~kkS;amR5 zB@4x3&bdcPix$;Geaj!Ro*b-N_?AC>%O5b=RmvLpnr3@Zs<+gnWe&MY4xNW!SN%h@&#v$Sho!i{snT~v8wTOE5=An zULnPzL(K|sie#*^i|&N4ZUlAHTIw>t%Uzw)25LkS1NxRfe9Ip;A|B;h;x;{M_D$dN zhph&E%OBiW9S!rPT(QO=XGc|hL~h=9Dvc}lEx!BHYL}QIX&a3Kb zGrFoexCM_@RFrS|!*NZadR_aLKb+QK>Z!BH=+wxNKAcG{*_b%IjSceY#kAQG9a>G_ zx3*)%xBQ_rp>O%a>82z*o^ScXxBTI3b4>OSi^Yxx1}BRiM{3jhhRkDAV-4g+8rxU{ z6`)h4&F^cW$+!IBTmEn!k1TBD(}is6bk1cvgmUZiSedgqe6^Cx7E29vVZ|%OA?Bs+(;SvO|(E?wS@-Ys-~YZ)C|(OVo(^c&|SGpeJ=kJ}gkD_o+2r zpH>FT?D&>HIA5rPeGb8{Cn|`nn+TH~5lg4g6Vt;^&7)MXa!Q=|zU2>YEU8wV}vTWomL*OamYM10F1s{M*bqVZMMqty;Z-R6YM_OR+v>}jk?z7&0B`y97U zbH%1D&%N1`T@m{}F7Mjwx*xhdrU8x zjnEQVwv@GfSY2OK-|~moHkbF^RZrb~%OC1axhmb%tfCh& z+TN&r)mGTuFys1`KTvzHs+rBDi;*)$&@&LpLkF+04#7*zU2?!^2d=_;xO5{5DT;M==kWEZ~4Qw{82Wb?7VImA#zYR z(kT$`&4B;Q$^Jwz5Y&PdHb8=~0TMi~1s~UfPiVo9Xu%6w@JTKBloqUJ14QMxBz``( zG}qGZh?*wxYrhd`?m{~9*pCxo>jZWt60juUo`+ji*F?cLgWnt3zSYuP%l1|4dJ$!e z?)cz^bx$@w)%4N78@ndd-h+m1n`1lJSAQR(<=EX+7RiRk-HJ@?n>!(s4&w+gYq-Y4 z>Dn<4%@*EdlbdbwIv$_u$vD>8!q@X~x=xH^y)C?jZ5R19I2>EqYYO2g+35JM7FlEe z!6G-YU$V%}>{Awb9b2}@>)A1j+`_(CrgTIWUw!?1BAmRzfXIGI2@kN%?5suJ!ro_* zx3Xc2+-Bpo+{U(9!Z$KdGMYyKtiAsO=@W$7Y`Yd<-w`sk5!vMUJt5QeKsGtZRsrD+ zxtTp9WNH(#$w4+jD4g1WY;sHs+0fs@z6*bOkPV7&NC7U%mu>RT*yP7;a@r=3+T>oF z3_5@Fp!6uO@*o=)cR?T<1?_Nm;}7Lq11T!;$&$O1!tXcy3HK8ugQ$0w+S=Xj8%@^BEFav8*> zTt?=(jKsKnw~)6Wku|Vcz**airKJUM>Mt*r3g_UaD@+h@+I-GPpIbVm*b{K(s_(>e zn8E5@=C3dNC386#Ixy+&OG|o@DAZY}G(Q1@pFf>PW% zYbY+IilAjNtQ{CBTLGMCyo%uhJRpM99;N|g8Ff6_CFe2T=Ja0kj-H;KE5bi zOcz0W|M#A2e~=#Vqoq(UsnCEIbt+4j&Biy@u}>A zaO~vtaCaXG3H%w4hNoiT=tE;YJ;%p-yN{3cbcatqG}hf6PQWJtp9FkHW3d?iJ`z5j zh$T++g+G*-K00)C*bpCtI5HNV^h%}gav>>%_m&PO`myr`O=UXUMLX9KY0V z6|cVa5-ii(rr3`O**@Ku=w2b`E_7c}?=5scq~mk=sW=*kH&K8%B<>D?R9p$+GK`?O z74hST_^aa1LUzJEX2X$8Sb4}eIy_W;uR+G`#5^RfA3iFs8Nz-ORnFi4EpRfZ3plBR z{N(w!ZMa_G{+9!X{vQdPoK{B0jeL+UIw((c*tzk$fTKE;ha2wm9&tM-7`q^q!FAL3 zIpDmc+Xf>CUT_zH^OA0Gim~$!`TKqN$-YCu7lFG0j}Xpb!icvAwf7hCQ@P^LCXBfa z%~PnX)NVoiF5#!*o&k>h2}kKj9Q8F7cL}(5fm1o}LA`Fly{PD;YfI|uwc%b;@>h-X z{yK0}KFZ%lMc+P~z8eaTu1}e+9Y@Bmq`u8naBT{Xrdw|MLJF=LH-49bqx9YM4JbI` zua`JG=lv9L5!s1>lcy9%UTZjIA3o05#}yBWBNyIz!qBk+{PXWKPWfMnqlpO2x6q7i zX|Z!DQj_z(=U|^flV6+jeg8zyOHllmEMT1&`eO-qIq&gyf?RB5TennqjCJ~0@)nm-cE z8;td+oafiaZ;x+^8~paH9idlPXYlI&I0JY6l~?iu0ZQ|#Jsm0(zVXd3En*V;Pzd|a zLL~A}#twFN^@W!6xcO#62SV-qZAIunSJ(Za>7}LILm_VRHuUb^^nrtOUGHUv*wK+X zbO^-o#XR1d!=97D6(8zI!SB=}J`r2uZ#E+1(}Vi>$)SQZd8P`CTpTK<;u(p%H=Ip=L#Bg}VBD&xB4O`;>hMhRYbga#Znm5$))a`T^Z_g&YLx1(w)kW6eB+8yw5rBbIz-~{mk2* zd9f5DrwTsje0J7C5?&zN!tj%OO`XSJr4ET- zOBLB7I(Q?4^`%m80VHEq)%lh^cXhMJ^ODpZ%VSwg5(l4iURV@xsu9`HKIgp8Id5Z3 zS1xa#b3Se1*RCLwcOLL7V3CC+7RD4x0rMta3C+*Du*pcMF&%PNCuq{E21c@22ZSAI z7qTd!f*!eRs98+$dy@ULCbMi(Q}tW09aTGFsn303Me1~2d659I{#d=Bwna*xbKY`I zn0FVSbKd8i=ahF2M1js1Sh?#sMDaQ2ZTID>wdHfp*K5;2%z#(XGv(Y_FrGKAAu_nM zR4U?uDDU!yqI%OC4@MD5z+P4sIg(k-fM|6Mau_cpPtgXrB-w;s1ARW{yfaCzY{ZEZ z<7-gM)AO{;s{uuWO9kw5Jhp^gZ!XhCPhAu5n(?k)pDHYsmQqW$&*07ZqDNJ3MwC5A zul_d4lNz6M-nsjZM~5OHSIye^bn0tjQnHdQl$Mh@y)f56?;RhDH4?iac6JL_d;__# z=T&G2GdieTH$626_Z$amF)fV>%{c z(+w+de+^T<(5t>@!FD=)PIfxuW+z1kN8~;+mn>J{BG_O->tFf;J|bPv(}nDc>oSHJ zIfHj~9R}2`v#j6?Ro7JrBe3e~B1KQ0vi2dLbKd8iS6&d;OB-*wB3Mndg{xM&pFSx zRn@F_bEA)ipS`}icGeN`IpSr`-)9lYpdP9kITDupL4#vFQR6xS$WJ;g>!k( z;jC`3vZ^9}nEEc;%J^QXX4QL%Rg2T6_B!iC>>JdV^0uw}4d{_mg+?k!&6m{YxH;2% zK7G!4&J(S6CoH-Yk_E8Dql$^E-shapE}qV$@k-JA(q=8aav8PQnreSk>qkZyR_b<$Mn&jp~P79M2s_q z>w0|ZxIT3(mWWMEbD!bZ3D|klrzWu^dff0jo){dNOib&O(<8BCpchvlqZ1M&77Epc zR0%vbJ!H_5Pfm^vjYLN$^rhMNgEyzFDiJ$28XeQ4iFZv5ji?mnrt!^TT^|}xj3#tS zpiFVj=O_@z2V=uJZ(W^u0u$5G@u|a-9;vIZvtJALUPd6T& z9zkNg;dV^e^FO^mpFl#-@zk zs1L`+qVGcQ9Xgsge4wl{J{C=gOTxT-h{Vcd`5(fS8at^gKBhs|M~{FgYGFB7%Fdnx z3uV& z7VC~yLaCHH-}qW`f2+KZ#PK$R-y6wsPJDZAX|82CLr6y+#0dx@`3ucYHa!J~^C@tQ zf9>laEu4YBQ`y%tA3J3x;1X}Mk`E=sIDK6b+Ce0q^B*ZPvFH5_WXT0evNc@e;gp7P zXtwYs9!_m;98I?HW*$y;WgN}y2O@oPnpg|_&q{uXxBS;Fvc^7Vk(*fFA~&;tFI96F zJmeyroB;G+R>Fyw{IeE$Bl|}dImpr$c?0`XC?Z`{N5m`suZ2u?LcHQXFJ!6%;uS9l znR7;J&1@L{@*tk>h!o(GT#Ls$2%HA;ZMw!$-}Y<{doOfsdD72h7t`RvCT2px zuBdQplhq>ZWGWH$Vz#J*C%Vj`T@E8ALp`4a`*jAxUeQI(DT^9!MB6p!vMFcTrIn;g zZq2im!x9B@OYDZ6KAU@@0Q6zZIUVbp`0Q%2n95*l2$-sA=5wl$*E`dh+2vC@{}evl z?-p>-Eug#CHKd#Uy(E*a+DjBxX-f~W`@8fG1!nCTYrqF>zw7>(a6SJjE?+rz;gs_{ z(1#{tG-vpFD2jM23-{ zJpWHPS8+dr{AmZy<^L#fO>pV>#F#an)M4jbej2!v5rzMC!!eJX%O&70deHYH;LbbX zeg}TUNi2`YCK$VhOwqmKcKoPbXuSVr{8X;uu_=SocoY1o41^2fcOE|#Hw_%kAqb~( zAE#}&9B`Bl;iyifzFr&dF$G5$iQ8wxJ+0sM3u=pLXXK=0iVtg+n;x!}EbYoOg9~D}Vd? zdPAX}u0scU2pFo(E&P>9p1R2`ycsis{E>n0|F^FE5eoT-!Otsd4^K?Slhol`!~<-k zaI$z}QYA~JFj%_MXIYUpH`RO6;q*#%~cBcL3<~#4)nQT6i z$42kQ3uTbv(!R4b(8VcZ*GiAi%bU%2@O>$u%FmR^i+x_+(;#6Yss-nsCcmGEm=tf4 zXSZIw&&w;hp4{s+a(r-X@?_mL%VR~RrlwqC@?BY!s&jZcvyx3^^wSv^7P)eG)lXFB zU>c$t(Ofw^GV4MxqCn=7E@P+_6B(LMPB<4!0m9%!DVLeUqP((`!My1>03$VG&}tRE zUv<-HhTC~|U2@=xZ#ce33RFHHNaeEN>ycEpHM8mvhrh12QR1$Z9-o)Dkg|RNR_?*& z{$n%>k^c&gr>gTUb5t)HEmt?gE>EuRSROm2`7xl+%j@&<+8o7K`a~iwl{BvC+ZC^sFq5WOCSFUsH?E%WHk! zmDIT8aux{Z8mxf%yu5Qug$3uzqMHGzea#y+Jz{%A+CSGYZ*5X%O@P>#T0K46?p2?c z*Rlp=j#xe~uY6W3SBZJnf$#1+jA_aJ zFc(5<<=cVqX%$g?US8W`Yq?P!D%j`cE$^2zZv)k9tlIO0mza_WcNKkG&NC$oYne)S zO_lk)y!EtWWIWRl`J8Ob32aeyS~03CFFr4?3(MM&J0nh#HrQf=S;T346bl;^UB1L= zpqYGLUZ0n@dPlSH={C^QEP8xiUZ0mYQrGk*V&Nh5d3jIgTvo$9-JLC!Ih(`1rs9+2 z23jXmI@`cNVaeOve6i-^WtF?6RhQ4pyHsrCs&iuhT&sq5(hY0D1()}r_4jhu1ZW39 z9&c}5R*}~}LHBxPq^_FX8I>yfNK zpIp?}{9Z<+8*6qwote*;GP6s`g3AsNPi6LbdCSko#$|`MoIWqFFnext14n#bUX!`T z{MK1n&T`;<6=VeR(`YLH( zJ!JuE>&-?a!LLWp>J50^)y#`5(y~UD4X)Bj)NT={Y&*SAt?~M_GFWEEq@z&sQWI^9 zOx(AYid~HYsnh4>jZN!<1jM~f6ehE3HLt){L%C-#lX%L7ps7|eNAcV0K4w$V@AZ?;H-6x%zODQ+`c|9ulyoI-rFjNKegS;weR!t8k?T6 zBv`ZWNm|(YdcBMl8H^>y8i*QsWGc}}bf1@(s01yo!J8hN6@6Y__hG}Vurjf4y|XB% zuMetRY$nyK*WPYMK*oq)ceU|+US6MK!5$!uf#vpb*O>(a)r#Z6%T`&)p^IQW6{f8uC=pS#(I75w#V@JRO=Xx z-$U!qBu|pZZ79=1!z0!`dNrz4EFgG(7_TU|h`HLLtI>U4-b^}@Sp@IGFxY8hI=P^W z1;^*KKAyl@->^z3!AU=LofFpTDg~|2%j@&<67w?p0q+*m$D$L7=+N}&2N{ZMZ3kHH(uqoIaTo+s)YzYQ~8-lIDjloU9Ey43z@Nq5pgckgW7QCPZpVWd+ zX~BO@diAae;1=IdERp@*Qc?J17qimCnWeOTUeUi#9HCV!B#dh0(<}Nm(Q!IwS>SZLFn>&FJJ~68 zE!i(|%6U7f&&ordABTsE>w~ObcoG*AI2r%#I3cb?dB}6}Cw=l5z{y7(csB2Yzl!^9 zV7%~WJ~-x#BR)x)SDdmh0{0?Z;%b!qk8L=&^GW8wpGp3>L~*sd^FKbO;HZ8iPo$my z@oC`BB3vG_jCTIVX7F*Ilz{-tQ*u@Q$M=AX@qJR6f{Ppg#iMeV{ErVR%#Q{OB+_xQ%dfuvj;+^1 zXOr{6p`BL)q5uAaw#WZ`{ugE@Z@k{~=QEH0pzUHPKQ|LP8))BnZD#(ZFTMUh|MqoY z@A~KS7YA?q);hM~Wo+ZsJ)OKZXxftTZUT6`NXvvjiHkX{uWr*IBO}_TwJW9d;=AYj+ z-W*^0!ItLs?1jPRtI%|1&mCX-%g|ErT43+KEw_)h#ktP*omcZ$nqT`cyFVLv?ZbhK zgFJlG7JK->{U1koRD`#-Si)Ioe=>iC@~{c5y%E1w`~ssR$Pf84*74mNlOMUPe~)dL z#BF7F{I>Ykc;J~$R|9+4p1{6=?|=JP;5o|AIyUuk;1Zpk=lNU5MqXz7cU=YI-Ru9d zxixz2J+Y@rI&p9OcYd&iJ^rRI{g6$zUw!e1EZ#3-L|*>#tAVW>ul=iE140Yz8HxYi zO?KYUzVlk>`Y-)ubD$?az|l^aP1h!Gyf{Vpz@-bj62X#)4B-wm8)_e|ahZ209ki(I_=XE#qid(R*L>`l~h`<`nduIrUApS}C? z56@4&banEz^8@F9t?kA;wl-a3H{KB#xND&6sbBjl>f%6Lt&Px^4-WSZUmm_P_{V?P zbor!_YtdFuUT*qAAjHda$*SqaAAYzLxToovKfC$s&ouvVsaKXkx>S~Rma-U9MOj*n zlH@Pn`^W6+KV4N>rp%VLl;zUW_nrxCXpVmG8Lb(u-}F;d4kH&ox{479hc+6_v(U(l z?4R5df9OJ@i6F@{;=Bn{kW}ieEb!Qt?VB;0uBEL4bs|dR?*AXsqzYYY|KD*dYEdtMGtV*+qOk(sd#8?!9!!qd9CGf zt>p==tt>r1LrP@QIT4tKhc`NhUrBCxfd3+uxgFDV#*zjcVsg{qfzqsyW z%^z?21T3u#?kJ75?l?2JF~^Sp=^g%Um-*(GebVor~@}@<1oS6aExv#8Uy{TjD z-^JMTMy1(~x|GNFapKrNqB}}j@r|!{dVZO~?^d_rE-hu+ID@8KRD9k3=-$|k{fO4hlO=`<|2z+z32Ot&mA zrZaQd#SA__p}y#J z9|rG0DRZ`Cyti{M53f0Rorq7Z^kRisAMOSUlw-e@GJFxb&u$0am21!>6&sn3iDI$a_rq!w9LyQsEX=-A0`~&Z7sOFQ!1yS*R zyy8i=S6O#oSI_?Lt_Kew#9O^3^Qq!tY~;W)D>q(go^jnP*>onv4f3dEZm1Zklu?Sg zE?x?V$m$`y9_}dS!2k>6MX6GDX%XFlLQX9%hbSl9+}j)8y3}JGs*%^3Qc;tr?#WVi z0pCVp~>PR5KgE7T(` zFvBa7`M`2!+4<9M3*7uXTYXDd8^O81%T(ZXM`(a{z612gt4oh!Mv?{JZUN_AQ@`O> z8{gKnWtMl}ZUJl@l>2k(PgEI~~`)yEQ=V z-)@0#w}3inZW&ABDu;kMK{BTx)lCmH6xp|1P^RIkBxoxeJy4o}FL8I|mX=&*(B)=x zp!BSvvBqeemL0A`hX$?sa96#q#Y2)Hs;_k!yQeKJA4Gh+1^kgv zeYH?e3q;1FLu=3qzTE<)(hX|E!KFevQ#giq>J9PJ(mU{_MSV)XJa3?}e7gn2mv6KV zx_x9c7K`X{x(G^D1$O*xNcXI&nMJ(jAhCL#nyCoZyEI*BKvj=PC6L?aIPtL(*qu= z**&ssaNll0PrO%FhTzF2!w1sKw_6bN?G|{Z#o;fAJu*C2lIj?-@w`YMV_B|l+jay? zR8X-E`*sU>B^XtqREXdYOU-BV)+arW6{^OUBf^kpCQ`MT_!nb~^o^vlMqV=)l1F}Z zv3$D)L&p{N{YRqlRo0`;{(%<;RJHA8D@Lq(@_1>I$Lp7*Z8MeUUg54UV$yW4Nr{!5 zmNi#w+FH|m(}z2&%=`4@v`er)C-P1#9Ko63?-Gy9IdB z#48~(4}5A3nlMP^KX{Zei6=F-EZ?{0+0M*(y&doaa?G`vyk~tVh$h2p+l(j88 zR~a50qDH32PIw&|oua3_53EkniSi+n)+>y6*I5WKbe;m2!rYu~lSvgd@;2&uCTB*F zjZ*K_&7{NkTHj`bh|?$dRmxTo(YIUR+bt+>Z*=TAWvcwz-Ls7KdQY{-@c2~g7>#c} zs6UfDNglVMObZQOX6+TZ_xv#K7IU>l7YVC*hfTn2E)5nMe20-IhJ_BEXa~r4@Hu&= zg9k^t4;<)ECi@RY&SdAZJUVUN=VT;kfkt$g+eMZaiKd5GdD4+mrU(-*G)KC%+I_nP zhBeG#vGUF*Uf_-A<{5bF>eHj()1QuxPaT$&xLtjn{oQ49`QyIb0^e={3^Re@Hi9tL-kLx2*?28DNvCWOPK}1Bu_z@l$Ef5tYq+}seivf zq>|ullcZE}lE4)XYA?zf;Ve1lDHwaFWK z{Bp53+QK*SaLFe}tj^Z*Z??%>Z1PrH`L^1^+jux}SQWC`DD3*XA#VhL}vg}1T4rH*Fif153Q8~dgu ze7h}tJNtbRPCcm!{o7jp9qh6QCyxC9!Y@HK&JFn|Arpjt6#gEZP#2c+L7dQdBIT_( zA=?2`{vYKojre!6Kefm^*>79qH?c2R^@3zQqW>Jg0o84!T-@-Oq zxB}soQSXn%H}A z{SltV{O!2jK8pa7sgAe97|Q3+KS(BC*6rG6789}&zLotE5~6S#)3$5d+24>Lj_pY6 zdp7w`Z1S(#tD(aKQ*S*?Cc2&p*eiQpiAshO)usuTl zJjbJ_3z_aYd$n!sIk@s5TQ^E^;r;6CApT^nuq81q+!=B|05(u^VI+g>WN2UnrS>J4 z(rwK$7A6;&92Ra`xRh@d&vB<=LWjb0hK-ZfWugBu#-1Sm0%Jc-?)w@0MIrwhxd{KN z@c#oLe}~)!BOklbNoBsakpB|nwt&d(BYBarM@77+$wfM!hfDcuB^kIL;qrQb%<+i# zA@WE1m&rvuo_>+B>yRlvwI{jrHBkna=nJ|Q0y@}Q6tLLLz^8Ut0u zG-QtJhXEKa?-%k3A)``x_#;9_A-H@}$iqT@myqK^Mj^Srw+s2*LhcvxdxZQGLVmB1 zyMzp5Cp>wkTY2ND&R_>E=={FE#iVPIg*Xbq>wq4#gk+~UrFYc zGq%8Thp~p1yEgC8l4;t|Pwzr?+8zl0?2=Ao!;E{GO=$M^V)lcsVZ1EqYylk0Ms(x# ziyQ(hev}SgWEarO^n5mxLLWwtL^t7`&<wba}-cq&~+VM zLKewjk+o=^~Z(!xVfhw>2 z{#0Sak-CIAV{rkt~mPO0?Zg;G5DO_e4KR(4!?!1n-~jV!p@pis}pRUDY5mN zTgEqNt?Rc1Zqx1z>sx{wS~qUmyk%?K zw(UFEP)}!f7oLFc3hdVI0suE97NE7c?EyTM8nL%nA12}Je*CO>_FOL@cy!>;k}^iK zIQf(f$4e+dN}LNe93EvXHZi5XpGO`kn=)NI5-~j1nTN!E(1v>vh)pJ{oYy5=y59f> zUgjasAF|F6Y zlN^~Y+49AIQ^(T~oa*Jj0i)tBLHIr?5{Jy+ci^w$K8^sH7C|NMU*TNEJ%a$JbU$Ik zeGa(iNRc?C?m5V+zG1Ap{Z|QsD{<7{R9rg(u&QDn5_cUS!pY^kegxcRqRRU4=+AL7 zXbiZL6qGPK?nRHdUaa?c(f6E3+%9w$FZ!PGh-=1}ao$6DF97Ey-J2fuoeeVfIS=XH z2E(&naF>DelD{w(mb~CD0r!lD{Iz4S^`h@{z^UUJ^-VhL{c0yJA}{)$cEMc}{oc@y zzqpm4tD1*A{~a5y8MxkY6J}l$SAmn)JcagSZK?}x7sq)LKhj6n-_HVvCNPirS!0}} zv63+KLo~Kx!#x8W`4bM8fQh4ZV^!ZJ1xI+P?~o1mEN~%&lRml+N?e-__oAYY#x05a zF3#0-UjptV{74_F$i)4s4Hrro^+33-3htveTo-UyrsMjk-ekH+#**#~a03EIc8?{l z*M@r*II0gyce{eyXTv=Q9HmFN+p6GRP;m72P^N3w_mYCUqYCa@3hvG-xK|Y1&MLT@ z3XbeXyX7yKE|-_)M{c;C3hwSIxON4%s|v1P!M(W(ZbZTDu7W$M;IMq{T8?=I7pj6g ztKjxj!Ch2vd#m6sDY$)AaL*~Ya24DO3J%NmW_j&4!e0XJ7c~IHfy+ZAB&4znVMI2{p%n8KOa7SW8D)!cXKDx+Q0E~;J)?0GI^sVcqrb*El4A7 zdQbdq@xh9?Eqf_WU|;A)6C1dpG3^=cIiQ;{;*tIZF`M;1orKTYoE2} zW%9L)h3etWRl^7VKla`QF0Sjk7v6JbU`Bu>1hOqV*d7p;ku4Zrk|ifj8DK^rfk1#B z&TAN85Mv`|G6NEFoEX`XEI*Psjnleq(mHM0>!xliIdMP7wSscd+oK?Ui)$O*=Mac*6Ha#Zl>=@ zq&hdTUcU0Ln7JwIU{nVO^7&dUN!DzJ>{{{Fj#J>~&x+6w3X>aBb3 zbH23djOHe<^923RmwxtRqAp5s&AKK1=uTS)n^u0(=bwE5IBUWX9-0?WtzOq#ItUE58TX3;+ z3q_^9uh}%moVVq(Z{64W_U-mL=b4r_94+(b?0;EObN!s7<_WZr?R)ITQ_mD$a?lclitul_NWbEq zQVNjr_K$1EcWm#TSTo6g(za2|V)joF4z-h0%yQ;A%(eQ` z`c+j{Xe|H>p`l6b@ z9KS_%QZv|kjH>Bpu=R-<>?J;fiL$I_Fp+9KgQ;|@8BC;G&tM`wIfG#xuxb@=dfG&9408~=CHyaF0|iY zjJZ#Z!WiSKpYaPkHH)$N;x7sP)RFYV&Umfw5n zkCSs3c}AZ|Vw$}~s1y67GyHy+S z+Uuvjuf}#IL2FI1Z7RUrq?_N~v)3@cy(ZhrvGywH$vyXJFBLvvt10JWVshLN^j)(Q zih2<4w_keY$4)tuSW_TR~FK6Pe?|Dy{fQPC%e|3Vt~9%Pk5 zd(*`z>LLe0MKunUKS9Ze#VV7$%97kBjOrgQe0rwkr%$Y6n1^je`~7zPYU4l?dd}X& z>aPTSb_T1z!V6tK$9GhZ`{y5b`Ko3$w=5yS%RJ`k(u7n*s=dlqSz?N_Rl1axISUi| zF7T<{sv*B-n)h)JIeJf>vCZ3^KX|po|6hMnT7WsS#CGeu=UQ&vGRvwQRcuqwYZYUM zep0w0=pXyZjls}Q?yOwB#y9UM2m!LyxMqFxGyL9h%kH_J*FL%73MD4uxqw$e#TC*LqBoa*e41;|91Hl`?IM zLp~$A{WLS*^CHoGoz|XxBZDCcwpT&M5_@?Ip z*v5`VCUD^9b~j!Nk`MVPe8(o1A zHhis{62s*DJLe2M|I%`;_;nvK_~X(yoT*uar*Rn5@z58;_;C1$h0BPXXlz?ryK!&a zsZ6qDqhQIJND6rfsacyxg7}=;Z1Cd=ae-ZqT!; zXucKX`SYw;f<}f4DPP>Fbws7E_;pW6BH?N{v545a&(}8Kvv9DIIiIJsZO7IO;T}M!ueGb^;L>t=dV6~kBDvHA*)8?6r} zBrp=%QXG-Q=2Go&B}Y z9kX+GF27oQGK5p#L+LfwoHaL(>nncUW5HnyA3KQ=Ss00_|_jA;WD28NU^Noi{+wOkVe zQifz~$^@geX=kGZDFdzn$fc09Q?Er?a!8kZ0GUc7(bXOf#m8!c(Qr=4VwPT7)^zh{ zvRVe-q$pPWx^t;y?T9&3lcsR?m~^C`SLPMJ?nzBfA!Y6l-V;7-u`J;fT=&}mbufsz{?gRwX!uuN)@Cw$9gd-vwnXRM3>a!n0LYT&R56ICInSqxX-V8*c}= zRml~?*2~WCTaFG;K@9< zc1x6Q@PWP@G(0PQ-E(R;k36|FJ?&ZX>#mNzWR#$Cah;pSs$ATYcph0j2YPetsfLn0 z!~6>n;Xz`;wC9p_)rC8Bay*bvO;-H6!v|%%TF3BvV_T6*;v6RTH?Pj7r97OOeZwW) zvM;gak^~e-*%C^1XfO@qI5r*&!b_uZzbTsxU@SUiI^LZ_KF^_OI0Ba*lamqSA*ifq ztoU`8e(gOge%%B5=MLp+BCZ_5ulRLe@#~&p(VlcAo_UZ>;))q1_Z-~G`VzD8X(^w) zc`?mPrziU*aDdOgk49p5FFof{t1b)H^PZ1S_7%VGzCdSVThjM*AmH!a7a&g~zC8na z&(pow((c(OqTtrLqo;o$&@<5C>q~l^CX~)S3Q2B->o-!Bx9h%vHj`uO$k1JItCb`r z{9FgT{dewZlTNI?eLJx&pZIK~JrLjz-~qAwrF?PAEx8rH?mEBqoqGm+eSQ1jFI@N% zH@u`s${cziTBXmsr{CK)(Al#m0Gk8*;PJfkJ^1PEyrU7=kh^@l(VWcNKY*R6K)0{I z-@DV-FUW`n^Lx8HyY3Y2mc$pTqQ~p=b@{ygKA=eUWJ@oFv@{-y3y$kZgu2V{JQ7n*WI0ABGxbD#6Ga)Cgx&8SFm_L z2&-OibVdvLrb81ez%i$_;6}p@*mur=)$W`ntajkLAXwKuB^M1|w zfaW}*IZtZNQ=0QZ&2?IHJ*2rF)?ANhu17W3M>W^SG}p&rNxhy-hsmqR##n3lJtqoJ z7MyZCXg{re%;qhh)OHq?-_u$=%71&x@3}I3k+pbrwc^GLzU(JCN7G>F!`|Zkij?VA1tRRjzqkC}6ONPiQ;T1W0xBNpV3Qjss*&h`85Geo973YIIY8d!vE1&MU zLVR#@e^MaiMFMX#rUCd zR$WzC7ntNT*}?fifBsNgag6^`Yqp6d^cKIDN41xKXb?nF&krumwP+3F!Wzakqq&Z2 zuKP9D1DflE<~pglPHC=mYZ$$5uR(cMWx8yar%X6qyW(YH*!@pbri)!J*^;xL|4i+< zoNMoIqi*Ut!ROH!kBk;e!RI9S_+b<|~g_XHoey=PmJz z6#(wVZ=3EO{39MU!tWveD^fAOAx8Xml}}sh;BwYY|197<$BT4PFIYl2Hn@H(EKW-)QCGo_cA;BphZ-UMI8>Cp;DTvwUW zuQtKgnBWaOKRtnpYXfsjeWEJb**oA0N~IBOV?T50VU4|FfbHxh1MFabWq=FVCk=2R zyUzeSS=a!(*e(OSifuK(MeG^_T+9j$a0&Z2r=H){>~9V58ukSPyq0~&0GG1+4e&Y^ zHo#@9#{ieJZ3cKfyUGAx#okJG7Rd8z_74X58uo$#-oUQb!3_QVSL9F=7qyQK?eilE zi?|!uw+!%&?2G|+v)?knmF!*vT*ZbA@J7~QfU8-Z0ltZ?H^7_N&l7!%_`8{1G{80N z8wPkYd)ffs!aiw$E7&mud@BnW;4RE&fNR;U2Dpx`Gr%79GdoF2TsG{F{lEY>u&)~6 zM)s!$xQRVxfUjr&j`pRtpfN*(Cy&3AFpUu!ym&n;VcLDu;L)oH{fY2tj4sn`>_4Ed z1k)2^nWnMVBur1(kEDOBwkPCjMzmE7R7oyCqCw zFVo7{UISdtwo90Ho65BH>>3Hv7*?iT#eRm05k1-!EYq%LFH4wqLdvvj*q0?tV^*2A zfgRViM;V0lK@;pZ!5dBRS`+*h30hu6Z_WfiZGt~(g6}cG?>E6-6I^YAOHA-Q2}8%v z1rz)Q6Z~5yIBtUXn&3tg{0SpP1lBP4E#Dyx#=B+XQbi!K63p zS_gh~?6NArP!D!PMEEx@nh}04@NzaNt z!dSJ8zeU1z6yD2NFNN=8@ark?rYVduc3Q@NQNmx7@W0EDe7zIhO%x*kyC_7yE(zZw zL-M&y>CemXf5`BcGAu$Ji%{qd6oOteg`m?;A@Y&_QTT*R{|lM^Wf}kPGAx1K6JDJR zyJYwt3Xd`N5ea`CH#zp&r^uRZ%Fvt68=7gcuaXkhCinelMm*SjImi!|%xO4H=e^UVslb zh0vo`2@lC|MuxvH!>1{P9(`NFKcW!jyeVONHX;4FnnLiw^$h9T2u3*r6heQ7C`3Eo zMd1uQB1-velVKNy(3esQA7QLYhFq^cD(0IabmCr$Kgrk_g{M$&3X%RWh4?u`A<92b zAkL}9)eN+2!(+8_=J2XB+T=t$al4*Q%K=)IWEq~@$lo4KU8Kr zrGq||bHjZ?PFfEm-=s|2CgD3Je20WvB@AXsu3DRfe?!9U5`L$IeG5*nI16yPSFSsfz6bw`hm1day7lY!AlEN~P?Is&01@GqrHrLS?0 z#_&aUAQn0VbIqYx;7D+MDwGms2 z5)6+AhsHyJ$w(@W!*PQk$3x~SrKr$Is#>DBWSc_ajveNTHxir-vN{+IIn0|F#~T7i zMni!y$OMfe6py!PG&CF@4G%*L?+#5xQ>DbmLm_eq|(sO{VJV zzR(A!VE4JY8fD|mIOD2L8csQ<;v9~TM28Otgy*!ta4a-}MkG8DKNgG!CZ_{JqPqA) z2KkC?f*xt~WI#H@Aa6=MS7;(W6%&mG?TiN?d(@Q5841UE8<}(HU_EwdJa{Zb8crHA z9ty@of%x!PXk-e_EGogN(l>8`xDsqUG8~6Nb~KW#oH02OO;klkKZ*tkOdR2v4hIj3 zN|=&WHwlCd7*u_ApgEA}Q)9t#Ay*msu)Mxp*4h(^#8(Ve+WlBg^Y z2!?_~;Q*}H50A$HVtNW3ibVtZ8K`=@Rl;q}mMINZDcdZmZQE*@r_m~9>kiA5ZI&rb zmMQg?DOL&1w^^oG3a8mpI8BzqX|fbflcjJPErru)DV#=2;WSzbr@>MN4VE%!Xh;kt z`gH>||@eyxgjZ|Gd(9s>}?DrmNuJ%>;R<~F0u5PXFufEOKUA^Dm8*Zxh9UN$H z*hWAFN=fv-U>V5sb{{7pk zKhi(2yKQ&70B-}>(N*0u(An*)_O*JqSNHk$Zm*`3$lI%Z-qy||jdDUuwIoZPy-F)8 zTxY|suy&1YgY8<|b+&idDr`4sRkmu|T9Ck0!fa05l;I&d%PWR`3Bso5TDs_wiJqy| z<&ZbDPpiixmMatzLL~ERmkDnWv9wpOE_M5J6CS-cQ8Wlw-ETJG)dR0Y5ksix;njeF zzjpzTo*~tx@LoeD^!0cOc&Y09BNM&nfTv_cG!=i}G|~Gq@bEaDxD?)BnDAU6Rzr-) zOY!%p39laQiO2H9rRW_s;T;6trxg)ktJ^zGcyAVqXJkcC;WeA^-UlIfAWmHhkM`{- zTFK&btFhmq!&ChI3OIVazgQ#o@Dx3T_d^rjo4{MIkPxbJ{}vha^juJQl}6}_-dPh~ zi3Q$&MIJr9QsB`ZkGd4S&mcmNR|CAq6%s`heKuQ>a$u{yXrpp?4&Z z9p0~iH=_zgXjSe<2E~aUg=&TOS3$<^RY+;*H4bGbzdr%qr?a5fI?UK(S>SyqOT3{G z#-7fC-kMN$^|(Jvyq{)?ch_ik<^E%qczuVmqxTKq(O9f5b!+Z#KgY)D_Z1RCE4+UQ zr|y^Zo&tY~D|#2+4Xwg^0>q$8@o@t~1e*X7q7&DXcsJw%MC$}9lg1ZUDUuPOvJsMTd7| z8oXW|o;wZRpboDx4PI1-SCs~DMu$f-v#Q5qI=t#Mcu(r^Zc2l9Mu)d44c>Vj9*wnD z{LSg`NdK+yF6!_$r@@=o;oXu3k6yGYy~1lT%W_L~cw5roxpjDWjb}-(UWZqg2Cqej z=ShRttHY!IWF@~r9UfjQTH-}@czFG3i8rIe!)wC?-nF==c}HE30Z)JC3Bx15XzbGC z{lSOv&RaJ?C_D;*7Zte}+x(z7`=(%pmw1&@7xB1pHEeC%-n_MGYtwDGudi>={chXV z>~=S8y{!=euEC=Fd|iH>;!oS+@^s}l5&fMVNd&3`fy#2FZz0GPWX6Pq?Kj?bQ&t|pP zTWtdimF&6JyD#9LIbNS(a|@31Px~CRa|^EX-}YTK*S=6WbAG`wQ|>>%;F>vn_U&6; zvn_AD)y(G0j@w^vqdc~+ylT6%eZd{=nP;nPf4AQ|g7BPH_q((EI(io{BDsAFj^gTz ziJZlo{i4L;*9(x7{SK8*Jhxms&hza=D{d-fl`RX7cN7S^3$_p0-31G_;(`V3_gL-0 zx!>3`Kh{z)KS+7MzQAU_j#l|P+T`mCB{P4#P&#vRp=<`n!Cr5*4=ijf-TZ}BQts|K zf}tg)J+J-Ky|&liH(l`hDn=yv}4J#aXFC>{t+Po|1ToE!gi&42Oj>K`tQoo5@_EOf8% zeG8j+SZE*B@|v?NwV@*TP0N{{r=%x3@q~YAgKjt@yoX3U2*xFa7ApqRiS?f3g#L?ON^k z`x)1SnTI-l`m!>oVu=DCfX+NO02H+UH{z9Q$>Er_xN^Bfn9PJR{HBj3tW4P-^=ePC*ee&eMeV; z|4G!&0d4q?`sg_-)yAQp0lGL{Ieog-G28RzN21YlB*W5#3|rp#DKMTKtKt2RjXgO? zRG9l>LP|B9gMXT~#X2f3Mxj&ZNDd??tz!mdZkV<4Q5tjpv$sgP^%q#>&HVo0UvJ`J z&Do7Sr1DD7Rq^``XK&=;r604(>-pW2U#j5Y!Lu89c(v|VI}4!#(44Rs8i9(r-eHQX_Ldbl_GSadFGbC;q9rKrKZ;Qs|# zk9Q$dSM95p+JsI&c)Gy9(02TpS5BX9ZJGbY%zwF5!dl+=fA^klotb}gX6&AOyV(3% zR&dE>v)7b-XV)?JbSboAFzT#%Vzw%3|K1-?Kh}DB_Q|O07_~-;hs}Qvxk{18Irqbb z=Z@QI+UB&H4RdV%@1A?=bVbei`M;SFC4c1}cD<|pv!@~5lGCjpL_fS3WR*j_-sfIf zc;Knir8T49d*zB$#Nq+P^Z*UO&zXuV)XpJpbfdF7Nn``!3k43NMx0+Mgtvtmf#2=p!F| zN6Yik2j;_tmo_-q^Yg*_yN+GQp06K@-qpT?Js%x9a~FI5%+Nf32ZN_uKk)KzE%@06 z%;irW9UQBxDW1Cq`gL)Py)_fPYOWaCQ&3Yhx9;Mui_l-hJvm5eEP8R!$zzy|X+cck zr4F0yU(jJUmj~C@n{Md2 zm2O~4Z=%nx;kc`Hza{*>qzkpem_t2`Bv=5x#N8hcvf4KiHE(A(`Z0^0`7B1AnK1RgnVr<9BfLZhbD&)}@)7;< ziz0jyqldV2_@9D|o!d9eKKIrG_ieo3!0i7x+Gexg{UtWLZUL`mYJM^I(bnR*j(2Rk zu2HTF3Q^MWX9R`)9WCMQXJ_gjpKbKdRBiSPt=rrEHO$nb!KY5MO)V8q&Fp%OwY0oe zT>oV7UxOlF%NyTE&(XdoppA00e?X4*f4krq{M!W=M*P2BC>eZYVbx%X`;moW_6Xws zY{60bV%wiBV21>?yp7k=jaf)&!qpcsixrFe^9$@u>hWHTOI(MmylIEtx{mK z%F>R14^qDWzOep$FGlCP{JZ@xVCLH}dvWLbc^h-g-o)3aH=ngtiV^+YgEyTy$X5~PoC#-rnOstb0r!jTCW{DhDC+Cvj?4;A57%{<)$t%2@?Z5^Gx0blolriN|X z$aM7*Uuo)|R#41HD2n&fcU;zT;NYfqI68Gl;teR?haxH%9gg3@Pu2(nbUjV(+Mdbq zVffCi#i2=QFZGT(Pe$hGoaAWuP~8|=vC~_!)8BiB568nsYpOg(`H5(gwy+F&Mq=b$ z#h8n)T~kGQ=qTP)YS+I8stM;#exG+>U!O0~b)d61GlpmUXgFHSB{muyPF;>iPtufu zgEYn-wQsmiNGPERm4%-bfRvRP;M#AE0UI*$lB<@5xj;XHEF(Z)Qpd&1Ep zu&%b`3J?oKV_P0HQdu6(O^lL49tuS5s4OOPG9H{IIg)>+6s?HS6!+4q2a}ZH(PiL? z)A2;380D7S@Ji$fTI7!|7>ma(e9~p=_q+k}tzd$gJSvu;k)cAvq4Du4)HrofD%FGI z!N&p$%7DvHJ1w$yn$Q(R#goAEczZjurRnhwWQ|G(#!c3>({Uj!Z)Z(jS?Y$($F>1q z*HZI&THAJPU3%u7J1hpR6mnJ^gWJyR#c0Uo>G17nsLz?*eXU(R2bY%1)7xt?YYQ&} zRL|6u<-zy6L&q|udxX#W)M%qvdSZH=3?0st?isT1GMFUc84X&Dp++1}+gNZ<#`3VB zog5F1S}YoL6cwUJ-B^&uG5rvAT`P)-bkCt!2CDrAj<56e)m&903a)<;iCdH%ByM<@sVQ__)@2J7rJv=KbA~|9k}$q2&8!Xd9qnY+#dBnyC3Wq`BeCGopvAZ>6Fn5->0)y zpf>HymLO%oH2}F3lD2bMlqHAbv>P|ctR(8%!=d;Xwp1;)yDX5!EWNa>>E=(X;&Q83 zf=VsEtgYp>`#=v8qncPE}qqvrYn>VD06hm|-QCEwkBaWD05Fd15%DLRsa*j9{@c zNy~ToXPER^6RAtkjAWDMBlRo?wNx^bW5Bkq$bnw3#YRG+f~nL~mhF)gJgt$)Bo>Il z=#rYy$c~PfXJ=?46boBSr#W%xj|C5rfrucz-&;zXnV9VC?Pv?M<179Vi`Nr5ao6o_ zTLzxGG5;(BnLS1yR*6+%PBq%I-(r!G6P1B6vQLsnomwL?SOMvaV8Lv$T+E6eyko{@ zaiBLAnT!latk#QJlCpZCm38*?yBk@NY42#G2j~7!4DVL+kZ*p9i`*Xij(vN5W1wMc zAk(@s-AF{FLX%^m7~XB_o16-c2Vxd4v$ATX?k-w`Z(BZG80dI9C%E_eJZjaKSFQR(us>qCCyVqxCFji|-c%;=tho}R9@4sYikvL>0Stk~pqa~3$pLwqTi0G+KVACIkY`v#0>=F;Hd zQI!toXTzokWOHT1(;u0NnbyMTxDn_%i+L;OEmdaKf_nGpy0x?wFDckg)z25d4mAjJ zak643;a*+GOGa!{X5q0rPXdbO;*VHztBInc^Cs>Q=O~wpj!`M#=-jv$omqOB*^y4| ztwpNyw4JV6Iy6r%GzBtr*|dRSs@o#+9(euEi66?4a;rF-l2pc}@tMetsd3R^@0^NH zIYnei0ek)vrdcVcoF208jHPOdJ^wuDc>3ErdzR9WqBo(4{8EbCN?P=@o@9fX5wh0>DZTps<(<2AXY2zMQ z_BBB1NgAF5UjK6NlKY^dmxhiXoW=`B@%klbdTLr~{dDx`NMtM+3!C;gmX$IMSj!^M zlzcCG!pNR?!&)@ce7JbdNVHa}b4(ezz~``w-7_iJnY{}2 zqRsFfO8?%a>R^&Ut~JcDp>iJI5*ff)bjozRJB@_Q`8sipC_1)yyMv#=2_yNqj8v4APWn% zywFr6?m~N@Z@?FzFyQU)_w@|~y8Cwm)SD5w1LGaiyIXzujPCuh)_EBC?wg@^&6=Qv2UP_ zlTJR7M27Byy__T|)S=Vch05Hyr>#TaCcYpMpN*gr`~e&_r`@l1S)ANHYvZ`(j;&z=Bm4(#&<`a9o)pWe`ugmA{_a&vF+Zi@Q zCW%NT@e8&k<$=CEJN0yVqmVWrpVa=O-k?==h-Nn7|vvo1rjZ%GbuLa(c5r)&!)Kd$ebwrbNryRXZ8C$zV1cmEwtNjCjm-hSC7 zj4zjz8mZ<vA_A9n zWKAj{KC+Wu5Ge_(Dty6-?z&VzJV~Qf!(@evUoe|%xKw2jJbg_kz8Ar)rp`K9g$ z0lkgO&aHRd%Cvjel&xk?=Crvqm)+%X6}SprPM6EI%2nhlc9po+xMnoham{tV=6XPL zozPq-HPN-?n(L#Q>tmYh<0!C16v=-}@jHnB)MYv~=b|#5 zDAPHkIge}3`!(kSn)8I_JgGTPY0h+IuIHtRpU)%kmVe}g_A%QPDVyxCtBdUWdCTuT z;W%kOb*0J|c9jJO|BQxiEsvjAb<%ap`C#Gcf`=Rr+aCcZ-ts=}nWFNeZN-Q2+giM{ z{OBOET*-DJd+}%&v`RXixIB7DJ_ZKyf4S>hk22J?hPTC$6RwlaQ-u!}oOV29e;6$> zSX4gUTCBD6;JxM3SA;KppCr5KgZRJPvT&mebyZ+oXf2;U;XGM*s^CG#Y5POeJJRuS zdGvsMKMdkOx4P#(29ga?bxq(VF(y1{3l^2LuYLU+-}DxD%DdL$CGeE{7+IkhLij%X zx0c^?qVQzFDaV8M(^qP&+OFf_Nv;z|7mroG^2rW9NZFfgYOq4SLHy^|Zn?`yKaY?< zg-r8^>oU!o)L*Yeef4u!l-D<#x$E-u&GdD?JY{AY4=%@=h~^?1`^e7)jm50eHfZ}` zbmt&$FSmZ{=K-p_`5M&ukZ`a|Z@*s$6URo_#@>T;s*kvArgV*`Q$H7%W=gm7bQ&MU zWjCce1bq?~zZ|CY0-jE5OmP*M(hGTdvd)F3bf*b+nc!7CKlKZ7tumz-ndldp(u;XI ztw+UGY)UWT=`=TrtHhMPny1s6Qe3M|>1%j;vK`l$(%15IS`&(Ettq|K1h3=xTqk*k zb*A((o}O&)GE;iFiJx+|PwLORz=Itgl6FbB1@!Ig8rCjhniuTwWOS>9sdzi|?HU7Y zV{axai*$|sjRCf^rwp)zearwCuyF%i$a)O0lQkM(7b`cwtJr@yi8FE8SrL2102i}w z8Q>E3B?G*gebNB0VfPx~wJc@MbudH!eW!#;his6) z8!+9sNVo{_y*l_!I5T@e2Y(OnFLm(Wkh8M{d=2}&gh|D0Xurn+i+ced0Zi(x(z^iL zb+898`P>mW8`xEVN#qnq^nQUG>c0y9K5nSLEBKqZp*dT@U%(B`X$t;b+*Ih`Nx*Kv zM3d<60lY;AH&aG=+1NYSbp{xe4Dj{rU#T(){2SP}4e*WZ83XKQPZ;1z_7MYI#YPP9 zMz+fUSF?Hpd=tCc0B>TyOpGN|znj^=7~pH!-x%N;_Ll~DGy9YQzJ-0r0N=`n4DfZV zSqHDv>R2uME44MXVVPFTu9Yy28D*M{{S*n5{v`61X&U=m3DX=TWrrk8&$?w=DeIOnjj3hYI#wZJ zA&)XfChv(KL9d*VpFwq%;r?n9Txf#HkD$5;|F2Cj`7%@&rJpdt5fj{Hf*VZmwI-M| zFAE_0uc*Qh68zsx@QWt+D<=3)Oz=ldFx)dHE}|bwK%%^U6TDLguLJ%j9ZdPj7oWN) zT~|FgBobo{tn~9Srsx62{uRhYr{T*Hh()L1&5A<6yCgh7A^cqpQg{qLpDBb7FM8Oe z_}`WBed<&t>qLYlpD4b+$hC&G8aT!njMnfe&C&TYj2>xEC@G;@& zi_%HIs65>Au$jVp8GAQ{_X(fSl>WF(|1^ak5o15q^IH<{qD=oc8IpjAKL>^2s}!Mj zGvq@d_#l7GRDK18A7jidVHOtUzFiy&wNF zr1m11`Ui!`!uhPH5Om*#km$6?uw8~7GVG!d<+^0J1tIZA>paTeLLu~R7lo+*422&O zzL<*u{2{?;Z(eWUeTQJg{|^d*|IZX6o?OclUD7wA%ljkJ$!9I$bx;U-(6~nWdXPfk zkI48Kg~0nQ3L)nwDFhwzr%L(0E8!m@r24!uraI=K>N_d-u`y>n@a(oPS<3wkNgrP(nzD2_OBwQ=u{Sv-i z!UrV0Rl)})e4B*tlrS2Pmj`9%^x*)J!|#+sg8E;xx-GB|z}inBVrotX>{Askb8cokkZ5*nI16yUZh zSsfz6b@UpB-iG6=%*g;uJqDuq8XLDbr;aax3?9-GRq+nosb~pLd-8B zKq$Pf@`#rO0&1KNA$TMh9uE%Tb6O!&GO^M1ir{43s+n*gmb?!vS|%@k4J`sk>OOMW5}&NDMkMN4VE%! zXb}B0F|T1TH%)uNSS%=p15<)wK1^bXK{*_uaUF*z;BqV;LXQu^^6*GN82b;5PE8E6 zQFO)lm?<)GS|arvolNHQC3jjCn8XahtD&1oMameg;OSCgV#uTumYlt?K2gnPaA*)e z%*P1OfT^0m#1u~L$8==i+2s&MUO6G*D9PxkE>%oZ=GbxAjpm~!@8fcLFcKe*(z4>{ z;lqIsM#PZ4s1Ap*&Y9NH7p%v}Lm@Hv>g8?571J3V(+*fCu~s@#=uNDts;dV&x&xj4 z-XqP`zUtoU_Uhf$t=0Y2xB0rO_xpRpP1U}G1MLml2V}z@b`1Cg z&203L+}2pvP|qBCKZ2|v0kOi>&hAxOQQ_3@H!CxeZ;9t;q5lzRolg0iy3c| z36J)_tMRO?E=A8}!g~P;>lG40g-82jlwH+h4hi&ZtuBT46%*b?B-AJ*gsMvPysxL{ zDiCKQ6sp4eunBJjc+(0Ap(;0E!uvk(Qt?Ooh5B;;4R~KmL67z`^mu1bas8gVD!1H( z_am3sGgBlL-m8ev(`&~5e2GFrsPO*Ygx3PR1hTotp2(uy z7VJr7L+^{gJDml+cfBt=dS`(5coy{9u_tyS3%nPB_hc4$W7tE?M$SJ1UN&+$h&{TQ zEXsWuc-heF8q5ywyanDY`o}sQKg~hW&#`65-~CYkp#O8SAF20aEx@DxtS%(;E1}Oa z0$#XN*5g^Et2~tP1>m_c2BMp=5&Tn`G_HRJNQh2c-@i+gOZ?gJPk6+~5fk2zfcF&Q z36IKAcsosakKUc6M`MJ-qjyvKavulYW0D@>C_IM=uNoV;#1EB=DJOyVk6>0$Z;K9( z=2}JXoC&WPcq9j+=hWeS+Jx5*yc&r|+t>;?)CI4CX#Yqqr>}_39lM> zuON=-t<~ZEr3tSjlB7rSR&x1-32!~{RC`drQFs`h4E$B==+Qehh1YDt+oHoO*Wqn6 z;Wg{Zy*3SAyAJQVGnLFY2SZXm%`) zcl)}5MBz~gJWvtW^&e&oQ+nc3c%E%L-1{MWS2?QW>AZ_xd2!xz==#)hW)?L5O^ z(S5!yKfXrN(X277IbZ1INd+`U&}d$Y5zyXQG{$Zzn=Np=2AMm$lTsXrd#tqraexso zVkrfWzpxn`nZRcF?QT5Ax(S2>*qD23UHvw<*m!X_xoh~>tL~=y`pxcvNM!tWH~(D8 z{odx0rmds(?`Hz6tsUNhud-|7QP@$yHa|Czh;OxEiKh0@1WX1;__vUr#h)0GF{C^m z?)kfjggc}J{!B^$`m+)0$~&Rj>Nt}-6)(S)dr)(@jEzM!e&@cle@NOGJF_@ zCTpWHyz$_^1Ma939{{Hl3%$I7!NWRk^IQL|w*KD3Jy|V|Nf=m=UrZV>Qkg>FyOU@) zok=+n<)MArDWjcC_2IDrT}68I-~MLC;GWlO6AhVjhCH0f*Wv@irIklHJ;B(pg*|q? z1Wff4j^-_W;$@T5W9gnPtK9UV`qFC6eZNz7eC~e4XbK`_<6Bi7R?7tq3&-ABRU?&s zn%uaM6!K6YE)YE#Pc#`)Pms|wx;dDIFsD&%IrO|>F zd%VGk$H()iXucI(j*2B{WT;Sj>&YtB6AH$U1r(H8G%D4TZ~~hxp2yqUnLX}6)~Mnr zMb_wYKR;J|4=e+;4fu=(u@b#(u~aHqKG-RAp=AAn%2CXzDgWJyR#i;n@ zxjY@d9SugSJ=w6kueGbkXjwVyT%O+EUW+z~9gD(@XvoUVfG}GdxI1KF6+fAt)-d-d z7NhCh>n77ZLs*2R8Xt8iqd|)?)QID08w*-E5!4}Ki90zS8nsw7q(FpmuCzH4E}1Rr zkx2Kz3LIAKpX_CMh>p2bnG9-qd1z&?ohcd2Ln5l7JISfy=skbz@fvg&en_rO}g5_2X#ki9Cm**QklY$O^f+m*Bl%x+p$t0XGxgMn`LH_u(B?m zBhvwP3&P`Y0CF^FG&P%OD4FP?FpblqMQ9#)I7wZP#i-FS3yCY#bju~0BPLA-trOhK zMEIWO*5fRiKY?YkFTI$|#4sNsGnS_efu@##Do<4y<;IGlnGqrFV~L`YSfeLw z!=>kMF}~WMlNPd4XHRt549VC~2}Wzv&TI)%23!M>OCf1Hmql6GEF_XyNz}E6;SCyF zs^Ltm8IZ*+y|k?9=1&XW)V!H?Ln@g!aaRj(L$#c7zK2^&8`_!bnKrX$I3B=2o*#{z z2xQo`O>mpa>2W4DQ}}$Z@H|2G z^in+^r!AZ3!;E0DGRc&8`WPI3Ev485;k+{EBlRo?wN$c}W81c_$N@M)UP=v&6g;hw z$RrksL6e)5#FU$mR;s?Gh9t?3j+kes@W!?b9QxrtjlPQtPKHgE*O$g*XKzPapglAU zH*w3rU4Bm8mEgKD|11MDdtd`J_kL*7h&}s_e%zKOp!!V_eGd}ih)nEVtMxjpoC$M*WhK*QER za~=&%q|_$@d6L1(G;DHWm0J@NFGs?$$*CZ|W3qUel~pTsclq+EORvRihpfupb6|I% zlPn_py>0n$VW5-J&tY!D?aQlH{i*!xy^0T+)nDCE&V2}+oRy~{yopsPPGGD*+! z%S6W0*4AykGnbVf(h!yKcQ48DXC{*~zg!zpM|Dpqd}wS4-#HHlhsW|6oDID8cX%7O zZVPl-y;I1&_5-jcefRjXF}Um=oI{gFPiuKJ$>>;oNlycE6=G zJQ5rU3kC+<2=?w6A`P9?-Fb~l$MSu^vz0PH5oql8Oe z?HcqVm6&8nQ5-E?@{&4pA#pKAE?bXDSrb)=2ikB&YU8;qokFL>o6&XjJ7daKnV*(<7 zY0IYON5{gGp`l1HW^n=}t2&DVw)yZRDR_p0@q88$I8M2ZOvU7-WO!97oW{hHFzD znod^hNE}vutW-cGrrlkn?67@g-~{gn%&`FL!F+c#i5GnWPrkE(Py zKZ~kt^?+=yYOds+yFwCo? z8#6q=>NZK=ZMifMf0LfGgYTs^rOHJg;0f=7xo~RE?cq-Ca+7|7Mt9r3rRVg>5o+4F zN0zbe^ra_hcn)~|%fU-_eogg5iv>S8jTerNg<`>6J4$AHbgVKKgzr7$v(Hi`r{gq9 zdC{S*<)v;u$CW+x6iySDr2nbT`()$-AIMI{%qJ+b&gE(K^&8(n<(AcRptnCa9asGF zl0C!x3lL$3H|N31NQ&$i=EDl*U&(jb8M)b$G1cVFczIM9q&#fA#*;@p=cPUsi!67{~ZOaW`ywF4{QEkqn)TmzJort&E!XvYyit z8J4S1P07*x{o= z(|%W0?5muf=BB1*<9CfY=ZEc#C3BAQo13=hm48S5jy&=!SJ-zRfF!oTL3O4!5dQ2_ zpSVpaI+0<~i@yxG+0Lm+>hf7SyQkWe+4!`Stpun-x*~bryqK00ve^n)#C_He<5oGB zT6I~lo_9PG!*p=mb2JX~3}j)UmKO@A+2i<}JXFh*Jq=Aw+k?UFTRr4|foHG9UNASA zf)>b!Mq)F33byH^{CkoS4}Dc5z6!m()IFgI*j;E3z_EOQLb$AlllFl?cR%*}+V!>x zxT|yNk3GNv=?NWP=#w7P0|9^Uz5v-g_U#$aW0C)O<>emE*gJaq2Le3<9lkykBMAu? z^9o6Jbm|^(Tp#GZEs5ASApPDa+^I)~?t%rKB!+Y}@9n>HPn&eTp7`RVsnL%C5LHcj zl?Nz`$^U$Sw=Vp-cl-JWyxs6LzqN6D^VX)V_1o&UlT&%g_r88|`R?n}SGUc( zhl8|L(Cr=Q5c>rx2Sf%zn|b4o@5O5c)HunL{(j&7&i&XwnSJ?Fg#x>XaX2Bx!jefxR`Iz^q-5KP5m<6jklN^v>^ecnC&-nN0x zo;?BB4%p`l^mo1oKfRrIV7Ml^^Nga3vWWfx>_i11=YH=_U%wzD8qDwQ?(Dh~+ppbC zlw0BpRng=1`MP}GeqT}=a+5>sS}PGDGD$=#iC?fSDG&7R*{P??8-=uiv(D8bsW)g< z9l0)_4?2?MAi1NZ*d`ee0y+TIDA3`>6G3~52Wwr1WZ#k;;)GsT&raDEN`Ah+PHz{d zt=cru?(6d23GHp$-G4_@l1+b?w_kRNME4ml%!u9 z7^@c7AOb5tw3ovlZYj#U(q)p(L-VyKY5ELy<}SUxTL+UhPx2*2yo$@ljOiLrPtw&` ztISU}>+G<$xlu>Y4tkma*0@h@MV)+iwj}{z7joZdD#`|Ho62_`(O(DOh&O>Akt80; z*P=th#1r{i)D@TXZ3p9?>yZvuio)j-jA_DTCevWdbBsb5&Ezl{?Od|YCGIeSYunUB z!YV!)CW{5aqr*%%@<}44LXoa>5*~7-TO1gI%j^*+NjX_&&Yn&FKjR%CS=*Gt4%a0S zQVE*-9m?PS{i3nuKZhZFm{sQefNa{*MYaq{|J6l(i7v81OZ`RRb>Myj{?(=MK8Xl@ zzZwLr(g;`GKa6`l-U#5|-%S|eQfVgu(miZF^2^bcq(Kpi9@)%Pc_`imyh*x|mr66^ z-D`nIHl$%HIC0Gbj|w2$wI%qca%o(FS#N_K+4*i^mzIVHDwFW&p5&@CW62hDcvOzU z+i1cg2a8k=(IDAd;g#y}FjOV*%yu{3!22Vlt4qnnYq{y|=P!tUk=*n8RbXUjY9 z^6y=6x7aEjZyg_e`)9v;o7HTX-G1&f3&5Vo{8Cdf+w#WG>$jh~%TGAWgi{LFg&TnJ z3t))a)jzx1U)}k@nIv76r()KArv9Am^LjcW?lTJx21;vhm}PE`Q(H3Yu3}Yst^}sw zLUAf7x`}UF)jGf8&%yL5_A_pOJ?F0W)rGdT{;tl){6(9n)-7*ry~=*Ei03c5gVX-0 zgAq0Nmq-GxvqiQ4=R11J0yn#SJ706LmU+9Dtc7*H=wDNL2fsk&)nw#INJhxjnx?)E z`qpdVbz^ARzq({Ar2OByuyfv~8OY8{>3&w1f;_l*D z%MBL?U9%Khs;nM20uGy9w8V9JXZ(rDOm!MQbedFVzZ_sZw{rSCyK%W?G-!8 z`rZA+KB<0J(y;rT62oLnH|Gp_n7LiClRQG3U}m-338QSuutA~WH>?DWMetD=9SmLAE6+6ix`o<=%vlNJlFCnW`)@UKhv{E z8g0{CU|c3LD|V7s>?DVD8@TBPJH7gOR_r8)f|FDDwkf&!owe)|##5K86DJ7jY|LIx z+T6JCWiMdGPBN|F)l$sR`%*P{(x~u?o#Y^WnYc9J;q}#uo#Yie$;Lw)x)q)E!@!E2 zWOKK}Th0|b$!eL9Fvh%MCplqBNSX#PEG1GH%{7=H2*C8J@l$r)%d8ZcSL`GoT(Ogk z&Zm?P<_&bW!aRshgG`2h7Gs+-uh>b}AIQrry%jsjZN7GCnMr5v*f0c|q^P%oy2!w? zCp(K$1{yjm%hE#9(u-H-;g&*S#ZIz85v1|w6+6ksP120LL8+i;#ZEGY7QHldcAIt9 zhjZ(yndv318DBoiD|V6x0){cXlco`6rZ+dat6VE~lId6}8H@Iip_y#WBkG&MAj({= z^$J2p5_Aa}Fk|(l8(0he-3D`@+;*mSAM60`CyQO_?HN1mE{ChYRp@fMT&`8F zB3H4q#I?pbqdAXj&iggz1Df-M<~*r6Pif8vHP>m)^^oRzSaUt1xgOPAAJtqR(_9~i z5zP&vDE)UT~IbT_QBRhTSx`pf8krS&AepBEzd`H4kEnVG9sIr>T=+Qc&Nbt^%VJQ0+B-o{jFDxnUiw`r7B}7c@`b^V&>jsSB}emf+4C`kr?$Xt!#oDdnvTSDx=} z;8e8XO$ayP-xXy=9nmY#iL!fL10FVWKD44;QLW_RC|mR5uYn)3olWg|EB?3OUn?q# z{yODS2Od1c$C@HY1(GRxIQr|9O9Oam#6LTI<#k1kJ2YQx#s62P*;w!=Hx6ETPT=GL z7wO4u_}@;z>0if4oE(2{2Mh1SzisUN^s478=ij!u+OE7@){rC?U7dnW9#4Kj{5qIs zG9z4Nf-6k$jVAae6I^40Z#BVnCb+=_H=E$wOz`a{*v8sWA9{Wem(7%}@pM{Oi%T=5 z+j%;z|HWlDr8{^!t#`%cFr^ppbXqHjtH6|A$kVCMh^x?)?lh%4P3bP4PU}T+xlHM+ zcsi|T#kGpPTefdIBJ8Y~HA$G(5O%hj)k>Jw4|aG+sFX0}w?iM+8Q>~bV1O&wTLpwE zE<3xC{fhy^42*4XU^ z*v_g9u!Fe_Z~=p{?!;w>7l&62u#>%LfL-jY0ba$5bujtCaRIIdMK}I!Xpf)T1$k-@ z8`|Sl2~##3+T#a+>0ZGfgZycpR`6FPKB9oXj{T_tE@K}zz~yYp0Iz57HNaOfuK~WA z-E4rbVQUQVTK1OC(S{A)F8;TKtHIAYINbRGV5%F<;)bEI_*04+Xi?eJ7R#Z zXL}8>o84l7H!-^b-pszA=o?ht7WS+G_OQnda3hNw;H|9B0B>gv2Kb%q5cGqhXpAAh zMBNgmF@^jRy-UJ0hLmY`RxM!~Gs-jvE0Qpc5oPdm^m8;M(W5b;433LlGr&&vEeTVf zFVkG?3lgS2UZ$;Lg_K!dWst=i3P4Eke>cH@Z-UR7;KxjG%mg1a!FQNoT05$X%2$4! zD30Kb&|hL1)qvloYgxI3X%$?hRWYX_y@LHr$_vp*zmfef2~!`a(r#ieNtpDjN~>XC zF{Izh{?d?M$NosdqWlK-+Y+W#M3vUe9+9vp?>2UyglRUd(r)LxGnC`A0nBusil`8P;-6NSkCZVG|dF5{^j%Krfh zkxtK|lzv*q|CWsZyo8^V@EnD}`@W2SO~#Y|E}~OSA=0-{IEeKW!c_I?l5~K=^G#3) z;2sKfeEhzIpP>-+zaio8QaH#MFCX~7lIbO~+zql^F5i%NzAl3BxI7PG>yq$Md0J}~ z1sL;FI40#^1zjT;`Dk9FatZ$iq*FhGni2-9%@XGA2D;k`5BYad2zWn*gTfCP!5@+756k$+5t6*YD${(@Ul|@cIE+e;Q#=;_ z9DcWi!7PV=L&A*`Zjmq+#ys6CVRSYQw@Mg7;c%OTv7qO0yM&u0+$rIW5{Azw&d*H} zhLAXn%JclFG>5At48KVnh9f7QzDL3}67G@kW(oI7_!bH8l`tL%d46;%PH&5Z`z2f} z;Q0&vep-e3cx%FvM9gT(IC36U$ zo#M#sL@011I6f8P`6zWV7MzHW!i``OfxK$Q69}BSWTMD@I5<8Y8D>d8cq5_l;IY8r z@Hkw@hw#PWNL(aBqC{MJF*d|eRfeZxvCzb1AQ}!0LuG=K!9X;^UluV7_ku|!NrNCX z!~!9yPH7O*QZOr?1s$_CTB8|MG!2?wZ!OS_%9{zvO3KDAk)8_r0;w9;K78FgITdG6 zfOus5|FZWs;B6h(nebcyBteRjD2cXdnUXIlN`_=nAoXX;b`tRKij*ml7HL~)+yEd5 z3W!Jo=8sHelNBk`HkCMyk~*oJW*bFuv&vsXD%JPIY57oYovqt1>4Hi3somO7+3dEG zt+q?4a*9p5>+d}?cP=hK00c=X+kOwO1l~J$&YYP!^LOUwp4Xp>drc~jJ*hl)?n~*j zH>J<6ls;9de5xNv>9aefPc`M&-2*eG;gFGcx3{aSA0B9zoxtzrPCxpEfxy2T7)+y7 z&0|n-2Y;P%{4x3SvB&JDamVCN7;}Wr{PD*8o{u%+MY3^5_wgSOqBr5P7hU21^|2-W zSQ0<(Bpq95NLfClsA(Ji-v*c{R3y^9@!!A+g<8mWsWn(Y*z_3z7);RCHq~pvxK1HJ~z&WI*>C=w8Txt_^2oGNF4bL%IMa zhsosf6J&giDLr$bqjGx~zaV~89`uWVj%1Xp7x2G=j^4{lmb+0N^2HO$@pk`9LcD{Z zlkpw{QyK4T3Gt4AE|Yl2QpEfJB*Ysv#oJ?w_xBUxwH=A|U6f~;y~O+$fNqco^b2hG z_4R~!M?fd@`!P_+{JxwJ?+c*Al-jst-V@{fqZIMdnxwgWYXD3v zgS=AZw*_>`@_Q;F-pi(VX+1~gcO)U+AAzn&Mv8l?c;8A9Z#W^|wqJ|oH)M*pFCpG1 zL6=E>yFiyLzaLGA_YG6LVN<+MCdB(cK$l5=Z>ETs)|AcV8~8{pzfYOsZA*xE5OlIG zfh?t*he4Mtzgj}P|6q!@-xO~{LcCGX6;Oowm8yI#PbQD|!Gw5+K_~0;0C>uJMPn%b z8~xQ7=rD8{SE_hFl_K693GuRDkHt&!k@3=+ojKk@(5*6JO)cm3pi3ra(raW|iOm_% zdGZ)TGTDCoC|;^RcF^VHF0Z*RvCjK2UQl|7j_UWj_?hYKSjTkX9nn!dl8)B)&2&wm zJEPOl*e&T^NuYZJbi+Cw(MY=APM~Y+7Wxpy3suITdp?0~9CRw)5gnDEH*BI?n}%-OM7J&t-B}Y|aT>Y{Cb~P)(0$)TcV`;9*G+VHrJ;MnM7KT--BlCa zhBS0h6P=od&K`)BFO_|&@+dLUZAnAtFwt#ILsw&>+n$E5$wcQ&LwCePw=)f0z(ltv z4c)Mbt|krLxQXr|6W!f-mU93+va_IDVe06p&!UUkfSK-VP?pY6N1$Jlj_#lf%lEr5 z_+bmjxFnr(Up0`>V^{T_oi)4n?Ao*I0adN8s)DEScQ3xlQ+Mv#x3h|qdkRiAwrGkX zIZ?mr;C-u%Yv2l9hy^|-2_g)j-k%+Q6Cyvt0weozSjtS2k_2Agx8S`8m|NO;Mp2_jk7ZuM_ zf&9W+k8Qej?)~c8I4;bwYMO1K*fySDr}HTKp5XAB$98IL(44yCr6rTr9q;^9=3FAt zH%(I7*o%E-$j6r`Wkg|_aNStt3Ug@!cYbK#!NK99Js~K--Y^z3A!A=?sBf_U1oI!K zh3ejcqZnWa^M0k~(WP86Eu>DRC7zVZHIbN<=`BO4328_grV84BxQuK zsK0L!A%x@>7t3NZAYmAiSq?K){=^!9GhaS`W*On6qP!O!D#N@OM(j;^)C(pqS)jOT zi7E-m1Ud+ED|uyJJCi1G84{5Noy9HB;+6|@Sjn1q7PmZp&O8rgJb7m@kIdQY^<_$$ z#Vya`mYWRq8_m)f0kXK|WWY}%m5WhYx{^1tnCRjm&(n>c>BA(o#G0h23@*uF!xu_y z+Q3fVfO}D};{ibW2om4PO0h{sZ9nDw@_A-z(K~)yq6U?23#i? zR`!HKDfINTIfx}EDaQpgxlCDSRwI*03-bwIiWT~_ar1D_VDHf-2s!;6CVjMq?^5D5 z0xw7Ex(2+I_(ds6jOpcbaMp!Fg9Dflg_l%>@yRhUbME)|0p~4+>JgJ-vig+3RO|O1 zrENFwU@(+o(z+;qS={n0Znrb5=^6PRVRI0~NW;GHHF4NdiJ$M?Dkt>nKR_PG1I zmy?>7#^r==OR?>cQAc;^iAUVchdLS$Yqj;uNktqVXLFygXQ*pA4IqnKZYsXeP`}Ub zY|rABV~1qvK+lK#!J~oBP`}&f^#ztwH>o?NPwiT;*y?O=s@=I~Zx*+FN!Z(2-14PY zX9IP58DmFWO*R;2amyDCSRD@a4?2C}q1#y&2Bi3}Bob#9w>%L*dBN6Vln^~+am%x~ z1cFL_$9cm-}Gcu$TmT zJd0Z{#0CiVJ%Cp_l601yL~aIsJD-OxB<2M2MZ?33w28Rl1Iq#@jAi%1-R^@AWR#X9 z$<{Ho;({mOYyoO~0dJWcP-bzKe^LlY_c7ijNa*T%o|GkW$&W@JHmlNEVdB>V0;pn0Jj`_RXFwz@; zXdq3`n2b$-u34$c{NeBl-pqs?@do){v-*>}=lJRgfsB#)AZT~?xX4w)miq#b#rj1SjJcm=6Ky>%`LPPvK$`9aS`AI425Zz*5BoXo%ccURp{;I?)3M; z?m~kbi`8zryKCFq8xME554P`z(`-gShb2E)*9a=^Xb=$H%{%McTWYho<%i8e$>Nr0 zam!`|*^p#nZ3+-;TRM~4L$xif`nVpVRu7gOYMi<b}$yp)bwuBONKs^lAe_n>;`uc1?@ z>>cVE3=$HB+ZXVXDpuJEMZVkJ74#mZLn%S}dZMx~1e}rEh+A&5DCJ`wSn0amD7z(O z3QWHa;ZBI;I{NRgB!05+C@-?cTD$H)ju9rb2hX=V?@!8zaX$cKdZxSs`M9xQ-6v{S zH1WUU893f}159%KeT@I@;D5dR?-TrQ8~+PV;OW8dcIUw?KNsSY^21}o^@cU}f-o`v zo5@WU1b+gz%OFu$yuXF}la$0|N$|IFf2u*^vL^W3*!NBGSrOk?;@lSYAL86rb~w&$ zW8XH}WF(Bi&zsx|ET#^}xeJ&(&JB#oIJces0Q@OCF8m1N?yI_+@<Ht%2K= zd|=cGTgC-2)JisI3t+&M=nFP7rqUgbZFGl$*4=c!N0hS#226{|y-CMfD;4n;zz8VW zA}xTSR!Ucas$;GJ?E3(@9Xh5Nx=RnaH#62x_xp4#I=H{AyU)=bkzb@c-v3O0|8w14 zgp5!)mG1Y$Iw##L5FgzkgcjT>opz!}`gs13K0NaDft05YNn!;^A5SkFE^;G%O>{5Q zG2*}nqGAQ*I#w7A{`SBP$V!1N2BW6jU8uWZAey^T$pb_OL&DrmhKHAhEfyQt+)oph zi(GAS2m6A9ZhU$=Xu|nQOPq!-WQHtDWD@G`Hn6{9&{-LyW|`rJ3`81&Dg&fgoZH(Q z?izB3y=2S>+miy=O2^!KYA86!sdYDHp1ac^aOtpIzQG<7Wl~r!!9;k0TwgHbp}3R@ zEGdSwMQN8SQ0}hK(|tW5z`OC1p#0F*EWC$$0VULpd_eEx~u z&z&5#E55+FG{d2%As_E?s9XT|Iwrun;^-1y34Q|kDShCiG0P+;aHZG&K8_*B_g(vk z!h=ajB>qoY8j;}?_*ILCp{h;?0#!E@?CGi<9PAHbf!RM$QPI(K(B0f#dwh3AV?|p< zL&YN%brtOu4>TUEcwB1>?y6`!($P@8mmKZ*bFj9et+Ar^!IqsnA8XlN{aDM+>WU)| zwp3SFwBt=X-n8QleLaT1PgFeC-q`;5-irU&-tkENBMrj&0Gv%N6|Ei32OBFI>uPH% z4mUnpQ_*&~vAw3Ev9_-H_)Z;vDX}rem9nUG0!t|^VG3qw_Q?ZNlV3iFQ7lP2eC*!_ zjL|pI9b=d}N zv4$?P*>8%5wZTL3Ab7#&60m+1md)el(QI%hoQi2QVD-JP@57Khmwt zbPt2>0^SiF#Utsw33UGhbTs}G9n@8Wj_QY*-*yx(#Y1$&OY(zS6i2rkbd+wQ%S%H? zm_w3|_@?65VWOk-q@wFG(NX=9bWnqMzHsB$An5*1I&hcuAkkL)haY3CjF{+`q@z3J z6qfHl{^1n1+N-Pf#VobMGW$Zd+V?(?v90zhDnyg5_8shgR&&XwSu|F*`kb`kT?32W z?93+3Rvy$=G{xSQYxXAgQp~+c%W1Zi+c(ggnyI0lFvt3GAp)uwN)sCn@5cjOmx>NN zGqG-%-EW^>^|cid1@|>y%ZpfWFaDY}V!gk3`mV3t{k4lx%jLtv%C^Gkd(Lk-|KoSq z_KoL>yLEzbE9UJTwOD0sXm>YY?5S&MYyfNHUE?9VYCc3!#=qlaY^d*8A2g4cpWwj* zXw8QYK2dwPk&@cf+K!TDZ1cblwFS6`>gECUY40(=N*YQJoLwrj9BA_}^>ZGXzwo89 zmK=?3A)EKBW+=r9?4>J}IowjZ;;>IETP!o=t3=2)x)m1FJ%OT0Z{S>De1A8$p1!6j z@{Y3B8mQ7Jd=4v^kxw}@W@`V)>nc&~nIvoZF)j{GT6!lN?khE$#x@m}-_d-BQLgZZ zrTaUY?=;FZJXNl3)z+CP$~C2It;wyZtDEiNCZu&d(2TTF>Pb3`p}Ya+8Vvac`$=s# zE_(m87rG`csuOe-U1}P)I`U?0%@#GDTM_3*bud=v3XJ$`kUsml_&R4R&;4pHr>L2F zI`lM;o9=GHr|bcqEIo(4gLGVv;;wvWZvP$H+wbH*H;Q^*s+FFze}&{n7VW35&OP5a zc>prF+lZ6ibxnH4%T7O{*&9w>EYphP{GOP+_ZQ+Qj2ESr~R?(gjnyGfl53K`aidc&bUSiN{q#pxlHoUr=YukP7VwO1Vq z17Fs!?ou6{q^YU9s;aiC9idRqgDL@B`qYo??%K7dyXx1Oa8_3O_U*$O<3JdOMS;fa zBTE`sbi~P~%Af8s9)HgM^xf>5Yv8#ITUOIfow~i`P?f#h$Da4(e zj7?ogv;P&?%;&Q|K8@IswV9u_nePk4?Uow5hUPuGRL19*9@6Oz2bU3=kY1M=+!+iX zk3VX=sI0@p8<{ByAK$x-bR;{nxVTj49F_sPkj&0~)@FWlTdF!QP188B0&nOle3BWJ3FC- znZ8Uhx(yQv?BQoZleL+T$*9w)5(9}g_S2V`VftU_@$vTWQ;0upnA^!`0jr8886-32 zFHXs3n5V^Av(MVhU#zA53=6|BppdnhFAzFn1{6#Zk#-ZZHuJMK^RqVdO(x@Xd-uuv z{CURkGbGE}%jl1~V%NVF>+L$3_;-{2`N+@|QNT7dzkUqYIj}&kibFuXD zJ01NTXY%02z_oyP)@D8#+m%-Gh4Ls}3yF>^d6GD-nroCsd<1gbOuHZz3u`=OZRW>5 z`Z1cRA)REFonl7n7b?^wwvA(fP1+BKDbCu=_xg@i#w1U+_OmwgsYk(vRAx0(_5pia zLQk~SrU2iINjORMOyFQLbH9YTo|;+KX8xi|;h=vY#TL(^*c^&C&9kIBO)52LEyFfh^g}BZNtJWfx!l)5MgunQ!QPam_rb$OZ)R2#i_3dIwURsm!Rh(@{t_K5+EKTi;pS zG#IAG1a8|h@&g`OoB3Ir`B|I!yf;Z_)V`kg9dS)99eHySWV>|qNsP}gOdf9@J>#^A zxZ(rL?a8do{GHlvDGbBr&hUQuYX0XeablmpPb>rKyb_$%JHc9&d*8^K6c zLXt8_4*xzUU3yI)@MK7qsTDjE=M1g(nL`L;bFpp6gyM=LZLTNd&QCPRGwh4Xh&kZW z(kY{*qw|@W>5EH!EZxSbilt#d@`}VX>Ob;(i6tKHVnvO?_$9v7UmbTJ%3AbY)Wa2 z^Snb_ODtPwa_))exH9J+XJT)m@z7jO;@OaHvhzL*rb5~^U!2@!sI1NWtj&Bm&djfw zakYe>QOnxQ&$OMz?6wQr_e%|zwV9u_neXj~6*B{L(A-X?#j=5{&HUZFcI~dpw3Wr= z)*bBcecFq!#}R&S{3qyX#@?jickilMR{Z;5RmZ$?ytw$KVc!owK{?sEFehQJozD}x zy}tO>=A==_47_K`obTcB`nvcK8O~~BiPC|RXn~23RZEPLhs|`gAa(4z-T4KU0_KI! zcru=iYztNqwncps~l$(v1XKm(ZZRW>Tw4}ZItj&Bfrw^?H z=1YBp>H?#NSp!UGzRCyNVxPy4tge%tF?o6LaJwzBt1>d&$MCCLH#}y4Ht)II=X1tw zr>&n#XVu=W*e!Oe-Dc0R=i2k^c6+|Pz`nv>XkTR?vDil~_EQ%7GZy=p#r~|t{+z}B zyv06lv7ffsKV`9h+G2mfV*iZA{u>tiXJH(&(3Fl`JbUoF-Fb)EY2zaMf3@pQ{)SSw z?h_wfcQS4KwtQ1knXl~_evIu^Iye|=x$;`xDp?Vb6eQPIJcF(XC+E;Sz%fB zuj1S}?1ypgTy`POoyX3^x$W#koI9WW)NBYC<^8(urt~XpCA*}%sjVt(75f_8;#s&q z4>ys}kNi*KfwDk9a{oHq#7nyCiBP{3wuWtubFXEqLU(EhG&V2`aHO_q} z`_FOiyBP0ejPR@3P@I1e3+iqvzcm0F_%$SyUNzxII2*OPo9Z;-Y^b`sfxE5jUm#DS zr#eeG8*l0EaqiAxf1l} z!!B)tyFS6aE5W@r!M!2D%@a?|aS{LP;?Z#bB*8tI;C?B=J(}P?n&5^hY~!N%b{j4c zKcFy-i~LQ=UtN_QCQt8 z`@{PELyXa5!Gpq1IfbM8L3cn-umV{51ylzsK%_3ZqcXrGH!Emn>FKYJr5~g`Uml%qknRt_{yE)Yn45TXyJp8NlV>Zl~@p(cSmyZWyxW{$Sce;gEUm-m1Gd=!po^bbe-Hl9ecctzI-pTUtI=GouZt_+@BbZP(VqQ8VLZTo4B-~9lhXdZeF4)7J zN6?3De|OhFb)pAe!A|ipzaB7|H^EjAkOjx->N|>?x2LBQ=RT7W6BY&$1L1)t8huC8 z5&4sO8d)4T(L3nvWIJHf*UNw((l;<^`5IPy)8K*xyaVpRVOU}I9rK$(M<@-5L!fzZ zPBFj(SRo#Ci{g|;DX~F#F&S7GI6UnKP>JA69Q#esA9U;vSRgYkz%53qp!5MS2- zLm)8drlN^G8&BA@_7O)(1yV5a8SXCTcJCbM6Fj)(Yrs7qz2M8C+>gRk^Nucm=g?6% zH%L~oc=(N-`%>}Rxi_WHu9QAiseGy*Na>Rf00b4LF9a)~CyX}W9>P)n81@XCPr-U% zK3%jilo)KMn_hJHhkD)JPseH#HAmjoxOjOz7-0XNU`JwImEMa9oRHXS*}P5f=l5P_ zPow8Dy-e)261-CPSP6vld#e-#ejV?G=YwLG*_huuQKz(g2o%vBaSP%9Rv=K=15jk} zKMn(hbOm|Y^oR8cbTsZ4N+R4P-FtX8^E(T7BnjQ?33LGjBHck=lHWJ*!px6wSI$Tx z+$9~oGt=3jqa~vYCD5G(or-tzlKcPx636fRpd(#HUXrc`FU;{4LvMaf65%fCNWUjK zc@d7F^rLt3ISe8@-0Fvqnd^CX{(Ivxtc~YlC^7$18_6qTrmyGvuoleF(47z0T zLiLKv#~A3wB{P#>B3)ryJhmO8<5wcx286CK4P>8|71%x@NSH98&D4N3P}0$m9(UnD=Gk#xVCK&OJvg?AKh4t|pE1w5PM z^_b{rjw|VoCD5HS#hYiML$!?KcL8)1C;cd$lHcwGy33$*=ya4GNw+D1?kebtbh_1P z=%OY%qEE%o{%bLQYtqn_nCRA~p>vq%)}^7VG11W+EmiuOOmu|Dl#1?%i4N1jlym_T z9j0Lh-Q9SWeGnemFzBA8imYGqkz{11``;e{_9i7tza$;qK^KT)itVJTY=J9b7^CXqI$yW zFx#v+wgNkckXz0TD?rrw-EjU)fMex2USVem&4v8lyAsgY7wF0J3jI|lSs6P^PqtZc zXO4f2n_&6#4%b%yN7MUeu3_A8pf+yvdsdf`baGJ7TLcY%kip2B@Y9UwK zG*R<65DbCa{QJkcku3$Aj{?a11GfoOM~^6rag)Wk@ue_;mc_Vnw>*&s>LiPC^K>v= zX`EN&kTA*cazZKa88WF~=8xin-Ek)fjc?}{&xdenZY8e;AYn2}Ajha#MxuE5WoFFa zu|S3-E=ls_O5ZHTjUfpGaw3aylW27{jf}DwH~xVW1B3ovXBOk8Cy33KM9iAx{g2Vu zvKTl0$6yhPT3kF}k8VqJLGg*8S&SPYL$j@DQyt?%8YEyFLB=056Ril9#ke86Nb_-O z7L=i3d1-!FXBOioiA3q!?G9d32YmSSd@zM!EK}u9Ct@%QhWCnt3(G32zJab2eZBtP zmgc(U@j2exlH>m7JwBL&k$RSiW%dM3r&$oERp%Q!&nB++Z9e z%$WtDWE);D zx~-$+!Hqs-0q-ov4QXlyPz~2Bq-!D3#Sy3NGmO#@+KP-o4;tkGH%pco<{eG-?gpG7 z?TY_^KeN6ep#+=&`&dfd7c)wyUXIQz#*L}k3q*`8#toly&y$O=FYIoIIq_7}C{vi! z7zfL%xLJ%F!uv@h-7Ln9sTO82Zn$A_6TY9`|F>r`Zn79RriPNbL!tgY=<~ZLNgb?$Lxaa-U#mZ4J4OPsSChX(i``V?nb@CFO= z<`6WuGx1rB8&l&J!|K9?G9aO6er3orx1~{->af$uQWoO|OA&YS%YdUr|0g^*!85fdj+I<#`i~}M1oH+#->FtzfpfaU% z9`*OZcDT>oi)E%>cUONf^=#dU#NX@nRSMEn3#!Kl21EU+)~$r6E~4ZqrQqJ9@eBe9 zXaaCMbvn1V6T8P=-(WD*7spU;gvGt2&$Q>gkQ-3-t%o}rk1XIFPwbB0?Mec^A}x4w z-fqBVw6?a?H`O*Dq7S$iimQKccy|UgdorPME)rZOBc6vljyUVH7&mc+>_n;UaSFJc zI3Xr$=L>9~&i9t}FWGMCg479t2}dSb3Qc6D$6Z;B8$V5O(@88tv$%^P%hYPE*?u6I z%Uv*;x@lcK++yJrL|!!Jcii085_oFa}mB+om#Lt%gXRBXW-8J`sWfFkFU^eove;3pHi zM8UVA%#QZ^+aGONHiO0HaFGRtWr%)ne=y+-dSXz7{Ijjy3 zyR1a(95Pu7n3sC2Q)dP^n=0f|v#v*MPJ0&Prn13}wQRSFySui%z435|`(QiP`Wnn; z1UQ0=+kLRE5maV4mn_Cj7UKqMJA`$_t3}7*+C%NN^;wLY*cg??xaoBV{N65qKlamZ z4aSXbP0B|G$~^epZh#Ros3)(TcmTM`uMAwo95?Kq|4QSA9d+X(rU3L(D>g&{BHx`b$&JV!7P_Ho~DnF;k#*?Bcfq_M5stUg32i8;4sw3-@ujiA4H8sng>X-mPYJaqc4K zh;y%DtK!^i*-c`kUkY2t{wmI0oPhVTl3j@NU&Zlr=oQr=3#AzHB{$U>!f%N}9^|Gv zvesf{Z|ZKU6NKOL$GV%kjkT5>HmSR*4iJ9J=X5u9^@QItsJm&{A^esXP3a;0l20VK zy$S9QCb+jGxK}2){{`{Li}?SIbl^_zA0@cIpWyzT1ovoyyFbDGc!GO>g4>zkjn^ z-GSpWjQhr2dU+QyHUhT=hJwfRJ2kHY;Jom7VHmcG-1tNFf#`_81;(*EboUXugAd`f zY~0Hj4e#VG(fx@Jz2|Pcr=f=U*m0-y;}uW;db%V16?Cr=I5(7EikI?B-E)D?r(lne z$Htw)CNjlG!z%Hu((gPU2v72*@G?G1C&`P_L-BFBBEA5H+pOcOz>~XCiF@e%UAp^T z-3=qZ++Wq*$Ru}{>24Sz=58?O;gJaL-lV%BB<@CLxjz{~-ho3=JG_IyG3g{T6l@31 zc5z6Ofq;DK_xG3~FHC?YLV?7IQXB$>6;}xZvI8Lm$be4J@Avs}*exy1Q$s<(og{{& zqr7flvCQ|;K`NRLKiV`84@QqxkjxJngdLIjZ@Y*3e8_$RBFoZXSc2U_LZXR-o#AjQ z-r%6SJJj!fy2slmFi;S=gTP>MV~>o= zgR}Mb4Gi`BMP!7Z5*%<3g}D#8c(IwVUIfC5w@Vy@7>le@dedz6 z^})C#-FCdkf8!$kTgF8%<@0?YvcnB^mS5XJ=Q0J9bQ=@+5#4i-=z(yPK}fFjEcsmo z@Sl7pYDt%fOL7TxpCAJLN<~+FC^Ne6fNo4O!#yRxR>oe;fbNH&%Y}}oqXfDh(2)*GbX3lg?i&eoV5Znej_bB+&iHL`Qvu zB ztxiMtq=}B=PsOjtL2z8m_Qpb;f>VbxvHw#^mp&x-Q-_Y zT?Ic?T^MiV%dhcR47`ye*2k<&1*GlUuF}!Ee|?Lo;r;k`sZcA>ax_*Za4L$YUH7P3 zcnXQXq-Y~2S;ZY1b8MWpIEwK0Kw$s2hQG30S1eWATtE4ntCqRZCq_p-6=uWj~I zfp;f!w=v{n{3JnqGm?A5iTtSW-BBU!(N7V3CjvlAQ`lTxh zM}7I(6;VN`-O!~pv0-4Q=+BqOjc1K*YQ4FyUpa?(ry28whDawK;9=nBy7BvU(k~o1 z(NEKauAyFD7Zr__C;Ih-j=BeeANN!E%6I1K+2&^^Y?^E92d8sX>%`R6xo6g#M|@8y z7bu_iYai2?s=P$cIjm?#$DDbuG(2(j&)2<--C-x-1jnsf%1v@2g|c3N{wqjNcag?!(W4-&R&Nta^41KUJ!3pcL53 zM5f}YQp!sv ze`>XkoC@1ExNay#ou1A8>PUIGGtAW1xtzkWsO9o(SedX=O>tQ?3)KtM?Kad&kroTm zvMy;_$Y*tePtB!uzw6*R6Dir2CMD%5Q&MH51Yer7qD>afbt8Wb$7q^%aaW%15@}SB z5^F+Aq)+S3Qwj2tGH$*3d{Q49WIUGA=b5BF7K9m3>O7tx-$G z8`q7zYFTeZ+DecDOZEH|pggJt=NMg1Qo3B7u9&BwpgJyfwZb*V{S@704XoX8cR0V` z!{IdrUkbm8noNCyP0K&eHrwX)3HNI@Ppmhnq48Dko6-L=ph%SmH4F9V@1rd;0stO# z`}zRDi$3{ZTK{(|+j45+4+1Y}?EcosgIaCiCxOvlyvR|Q^+ma&QPm(kZc zKJzl~X)Di6oEVGlWUCx6qSZ5XEV_%m7Ts~~FW<3Lv2xo>XZNq1W#t}?o@{4xXpH!* zQV#HWxc?+-KO^5+Oz&=9`NL=ddn;O4gw*7)ZJ&(vZnaM)!J?6^ zfBVyKg+_LLy6)|tej(~9Dh{lfv#sups9~A%^5LB8>-3ag;3>awno@o#dWcclUyE)% z6F64nU^iYF9seGi&bj`8QiSn5Ke8sOI9qT2V!$$Y(z5oK)*GNyFaPs?%ZEy0z*V^r$5oDA<~)k(+3tMfic8z4^_NqLajZ3zLnWhkRs3D+oU-Ebr1kWf zsB+m}zV%a&+1brBzfL$p68gUbH~Uq2`AoHr)G~ABfb<5{DmXZ*v~G ztT+-LwmEWsYAZkb)d^lZj!cG!Crj-OqxXFCnz!IlgYw;(t)F5$J`uTiIy_vs$$IUS z z-!}ah(H+q4EY{qJ&2ZVQ$_zqOHE*vfTn2jy^+=SX}mqRKLSqIMwRMl!D<>$ zPnUi$QV>}CgP&Yfw&f75S~th~L8-bnD%Wkw+{_M&pG}<3y*7eStMpK-76>(Qnz-j) zU!#C>*tRW?^JcSaXY1x{7Bhd6WhIxS!Wtt@!|NS(;%WN*svf>w(8>R1BRFgZFle%IH*LM|F^;p$&Bcz2%jgivsAMio*;CgxMFAqKo zUGc*3sxRNGeO?>a0y$@C|0NL<{c#Ap6oOmkxr>2mXQhXISjF#yFRZxHP zx}E(^^xSV+erum&?N7h{9xEEzSTcR6@#)Cd-y31<-g~F%K5^Z`#66dNEYdP**`7D; zIKdpQ8)dGXiIQpR`&rpvHnq+@x8h$ex}p_DwleDliVeDOBNln)9vRIe&HTj=BWG5w zna5Hrbm~0q_49UJ2d5A_5#r99mz9!f=(3w?JtPyM2metV-NsS$lhv2sVNVIU37YAq z>h;gng(92YLY~%q75%`W#%+-`Zz(&vBVBKYZZcPOi8m6u`L9K<)@_VjntlID&P40Y z{}85}Shki~{`~um4<~_O=agCa#aTYa{I5iR-oQ56rlJ z{@Pt452M=42kgeE|H%ka^;_oBWR82M&%HP6oxFZU5%O=)<&?*|BMrP39M)>J8a}W2 z&rxYqMn?Q^SpDD4bA=Qf1~cB zk&3tK4}ATaMfqagha>CW`ua7yMQd!1;e?$BPmf?BZV(UOvB%hu|d z!Py56oGw|9XWQ11vT$Vb`rOHVkbw42&FyF%?}_iW?rj@hbNG<&{=M}0kA*h2AjAAN9ODC~YZ>`ip< zbo;$w7*?V2Ld8jv+4uj?`+u{t3gHkQCqrn=n0-H&xo*JyGf2$CX7NM${jRC}PTpMc z-A!6fb54_mw^ZvDW!6&m?iE+rRlYhwYpA5-veRqNuc#Wmm^kxQ%G9Xko)!FW+3@I7 z-heA=yQl258nxb2e)?|%qCUs>alOa<{xCMXu~V+|E-q89xiEiRcV6(%F?vfi;P5at z;89Op@XU^1^{A&E-tyBq*Nd6pEuM=S%7XJ_3LnG9AfI--yTdVl<`&HrnId6Hsm+Pp6hV6)y%-)H=8{tQq zzlu9FFHd-X;q1hFpFVjz zoC)uD-MA0$T{r#-aky^$PyB_T^=nacidY_f*aa3-em;ko+yC_mwq;z))0A)Q)Y_Vq zFLDV%56DrKGs;;8iKA9rbLDK+_-yBWxhk`T^!w+Pv#MvL%))#2?_3lV=;52G&2RDK zMK*8P^bO&=^140$vDvL!1*dht%L>*+wsPG<4g48;Bn5c6<=^@WW_%U;Xizdes^vyR zKe}b2iPiv~FXuhag*xj`#8ZwY?uxce6O>Asc=PI&-12O7cJZ3deyRppkoegSWe9|#Y>pTJc{mYpP{P`;W&dktQ zhxhpV|IWx1GL=$Ti1MNJo0VFwR;(2oR7q<>{Dn>kDx6*l32TebIjLDYJiuVe}1!;kVccvqkDE19+bIOnDdUxEWQ0>qy=P9- z3QY;K&pmF)mHY5`icmf_BgHbLWul0Oq!n8rP=}F=7h|EhFG5orthrQhUa81zKHsa$ zv*f(8nQf6JK=M>m%2U}wyoEf+Q_3@juq`E;OrFXjDMm#msnZsY4X)HAwnTnVGDvF=W+=6J(s z>n~~wR&1=At=y{>ak|%mRZeu#DO*LZw&J{BE0e30jvJA3P4u1d?eXttm`ZIPd_x%Y zyU@j>uD+nH87|V)t?Q@R)<48}Q!}-q#d|`*%)bUb$+zDd>Cb!6`_y_Zh~DrVh9reEIRXS@sM>}8bRD89*QQxaR z^QtxJ`MfppzFY~Ed1?b*&uHMQp38w*4|IF}-ZH^dlF`$>ez(_0i`3MwmK@|Q*P%>1 zyij1U9$tLN5ge<#H?r{7mU5@VOpk0>Uh5qdHUsK}LgMjxbBO@%Lwp|0m@ zZ1b3|?Mu!!;qq6D5tyisSA` z(OmB8tr7BnIl+GfT%v!XT7Ux@mS1Zu@mI78ITrF!yaRZq^WI*D0U zmFq@vqw29?F9&-c7_r7CR_S^I$$+U2k0oN`a;?^c9w79GRW3?pH6Q;SBp)t88vSDu z6#1ZBP1Nn3R?dn%+cY6bMJw0D*e+%JXICoUdB3%@`Cjb5OkV9>_n#)9a}<0EPm@!g)Ztc0~e z18lR`yKYu_Jg3;^*P=G;0hN5yqTZwL0r_W?vJzglU0m+F4m_%ra<0trM1*ZB`DTe$ zs?)a42+BVW)&|&hyTx{Y-OTz~HvQG>CDtEa`=LTBVV{fUU;abP$ZXRu1plyZ=ggha z&6i*J_{)uzGoOp9MfuU3qDO-tUf)~Fw!S`nq496uYHU=E6#OUB#ap?qnUEb~yt_rmB+je<6WAHUOB z&E=Duq%~ph5cU18GEw?DtYAhjW%LdsdOJ$J{gHRA*7}=OK38e`spgG;KQjp3=wrsZ#kp4$y|?R9J@u4_t%y~$ld4J4 zXIglbLczkN+ns0Mtw?q_d(tu7BWKyao$N|dK`(;6DR>F>n=_Z0Ra=#HIZuCHN- zA~v#Nb?U4dW@^n;*U;bz-w8}N+&G ze;TB*LCyoQcBok}ZYPs}Z?HGy?tGf-7o=OQLR%@-?$Flg^(&UHxhcrt#eJyPqV-`{ zS++jRs^mx`+aGD}a{RgjI&^$VaoM4ystsMTed=9qe~7n?1a zM{r7+lvgZe;*AA!ittnwxKSOl%+v0vwxpK7NS9geVZNSmYGOsza~Dg`SL-RuVX>5n z(Mui1+Jk9Np7P6QaJ;|737XUDXdvM62;SwVSJa%Tv%Mi)=dQ1?P8CnJHXVBnR`F*a?EfP#z=HokpmM zNt&Ui3^VRAbSRXd&Nicb488sf=SJ?GU5j%RGS5Qt>C2I{NiklS%aY>o4fVVIg8_d(R(Y@-#>{74 zdcDIuNkm6&C0Da;e*QjIvGo?TmCX9cPkHnnvfy~#Zj6@Ks?aNN{^EQIMuF$cgSKmR7R&WwTk)KAwKZa! zvs%utFWx}s$6k9QT>4)wDm%XRCeh#JB6{fUvGpe^bgoxZKVN*lC`swEGMY=|U^cNL zL3^jN*Yl~*8b$)=JTl#)_L<_MgDo@#!Z`naE0t>QS*(rQ@6s+~y~l+en`fYbk7^Hd z30p2GU!Ybfw1iczM=f1=o1)kFBJSw%%uE2cm^2KLxZs+uydHT3MzdT5v8pBLyM7v9C(0lZl zo(?{vY>TV%;c3s^xlf%!t(Xbhi2LX^>`d6M+Zf4h^GNpyjis$Ozw(qENkrdIlw$O- zjJvkkBT|>Mp@yuZ8ZxSE5E@#{hif3Cn2BhAP8u=R2WSqRlVlFv-`@*A3re$)>&~R5 z7fq>w3GA!W8m#J}d88NtZCdAj<`Ize!Bq{#k;RUGqCd7LjD1u)EvUO}Gx&X>rp%$m z<}&0bWMCcv=?q*I#w?-rB;&`n7f)jqg1B-GxklHJWxp+XI?xK_2u)f8N$x=|xlGc! z_qL>UZ-!~5vY{ULNXK zKvPZghT3)X7WHueTd;01kYPyk3-?f;>5Wbk#w+^Vk5lRI0wJtwh!>nsAHHtu#P^1{ zXbni7#nd--+=IO#)bTOs0EwEhjn*uA&3M5iZF(zeL*yN{mioxoaF;bi#T*X%XR2t& z2yf`|IYy32j~}rMO`fr*28Y9;r)d|7pS#11OQaBZ=R^3U4C^v0F&Bfj44)O8M=mr+ zRwndWYLPkjD3y6{dhRZYDy0Qm(Jspvo~od+(dJamB`OUYR=Hw(rE=w0DZ|=tt$FQN ztf0}ZK7Br9ZDJ>JqJg1@HS}Wf&JyY=;|NwiJk&Bm)9`!v0C-MH5!D34A)r0qmsdPHL{l27ZqESE;A z-@%!zd;F*h$O;BU?HsnSGF zs074SqTh>fFS@j<vAKr;aQwuuuY%CUnRm<4ROjLkMr}yowK&^cmK#&G>He5 zYmOF)?r@!LI<5WI#H#`IcbZG@MftwUOHIsuj!d3udNt6z@zr_d_63~0Qn0GfFvmJV zD8o9f8Cn73duS-b{8z9Bvo^x!{`>dmm!g?=RD0)&*gI1v1<#6zW0qCWDpO%u@dc9I z$RzDjDc_{w*_R&{z7zT(O2tML;pE)8=UExfS{F5KobB}Z&ULE3zkOa&)h_U2w2t+1v;k*{ zb{4JL%GWxMV6Eeb>s>pe_hL$=PWY@+_G%~3%ck0!Ro>cn?TYdo`(muVj%pu%H;-+f$-yrE zU3?CL{`#}#`YXy4dyn~dqXzFn4c@?O#FuRYJ`tuWY_7-TrumN*Bh@n#Yc%nNfE?d&||Im@VJ(9y@cJRjb7ZSm16H4vx{?-8+qDj>T2|}M|dl2 zh}u?sA9c2H`p$EAo@3+cNa1vs+M}KeGZp8s)z{up^50g~0mlZxvf~?Pe8=E2zGFZ;tjFAMPElxWh}M6UEmt*m z-)Zd*{RF(!M#Yy0%{;a0hRq)IT*s91TG5B_xW#E7g;}O+G(k>oOA-Z$g9N ze(%$~{UhF79;=;Jq*!5D(Pk0zx&xv=vtdUHT4L?`h>Ud$#rhFTl2~c(uusdu=yK($ zaS`KFc0Cnglrz5FI3d?=tjz@{PSw%r0z0imL8B1q`7!kHJdIU+=)hNvH4NI@I*0FV z?9)|RUc}~kgzs^QoT`&lR}RuB^vuJ<>UPJpTJhuP+{llkH}Q+&_pkV|(H}=`_}TF* z#IFdyV*E<*E5%P8E!R$ze&E87qZOl6Hy(bGRm_#&+Z^DMZG9JCi(Rv=$;Vd(_8C0k z6zTrYjRu-NcRA2}#yaaQ{n5qM+yC*WtG8QlZa}1^@oY_nYp#ejo>_hV;qS7|Xi>Z$ zqjje$P0*C%oFv62zK9UBEa4-*mpy~E<8U|BEYum=!(Ma1yob%p#YOTke^F5cd6Zyh zEAKq3kUM7PJwa$T{99b`whKIib13+$60pQyw1TWn$M?=}V{cv46PYyx7SVQgmS_*PK$K z$mcuZlt-NGro2)8s zj1;W$^?zn}+2>a0e-SR+3uYSfua%U%2AB11=EUyISMKw)L~Zx84IkNvS)48Bx{{N7 z-In_|GX>abTsiBTY>RHX%)b0`W6odwB+4!qURMhL2zTZF!U*{&^L#A2k7b^Z_5K1L z#yZbu?S_w(+U|e-ukC@$*RlKSY2x=L&p5x2dtT@F*F8B@!}G%XX&(4+@_8UFH1P%M zDD=@)TWneZ*6oB8J(D~29aD2%pcWOK61%LJN4kB1o)9cP@HKAYQM?2m-ThwZ_M8Rw zb+HD$1Rg#5I(wAPm40m%H0$+9z08TMaj9~G^?Br_ud|=p4c(WV4&s5nn)4vJTlu&l z^l#e1mhtdK9n{4d>;T$_3!xj2q0asc8oERD%({+UGgWxLY+k)CANKMS=H|8` zAc-!uT>C=70dtuwrCez-NiSBWG>>~_KW;w1uo^oK)#qJC4v$10(v)vPPcV7~IxnDW zZ8$H?@Nq@aoA@5#S|hXJq?NKESKrxXj$M&J>9ZHrz=gX1`Gz`PP(~-Q#QC?ojq`7g z2%UUW17#b?w~jgZDN(5nIs(-JdY^;eLz*~ife_EruRau=x~LGw;{-axID7hgh1? z@`mZ8YJTJg*Ok@x;IC!%L-=c5T_5R~UA1NV0oi_;V{c?9c3onlg_P;`$kthPSapn3 zjXS>Y4O!#pySh`|)ib3BVl~b_eMoaelGV4S$=uod(XW(gYk2zXlbW_}_Ji7*+1&fs z=9LHb>8-D6^1&pjsKUws={hv0*o|KYex&2kGp#+2PJA8`SkwRZJF9|C6>mpfBhO&v z@$t#MQGBtDwm~HwooT}UV316qxn zn~Gjqg_Y@5SQ8%eiux|~Hm5C_rd5H74^!c_x1w>i}&)7Gi zF^(i>2li?L!=7*eJ1OS#JkcrNfERr#t(0f>y+j{jDI&fu-v6$3E#}L!#Qj?8%SUk5 zF>jhqJmz3WSG26P=L_|IK;{A(m8yC?o^u{L$>G3i6R!&>huDc;p_7$;yz}GAHA|WG zz@zx$RsTl0{{$7Man=Uk3Pr5jEq~QDscc^#q29=Xy`+1gIV-ekRiRX@j>vKh;{+Y8 zHf$`z7qNU!T=YF!X)QK(jjm39<079ej;yNWGu6YGsUBWaUps;|)vyxA?CPlkZ4=c4 zQy-1>Qiquf2*ot zekYb#!>~28!0TQyU*{_q{5`Eu@frKHLamd}4KVgGn+EAmEB8@N7IhPKUi<#M6Ky5X zYGO5}2K#qrU4iOxbPD$CLp{5zSmHi0?K+iecVccV_nhRu+uYPnU0)}e$MQyPCv2Q} zm1Sd=g(#(1Yan?KPxU&PQr=kanitQKuqfBpees<%dRJYsGkM?5Os;`6aOa2fN8`4p=T#7>)1 zO3Xcr4XaeVuS&5$OJ{3o%+K_jRk7$D+s|Ex+OP&~P)c6ZAX=5Syrg)hqJ^%pk@(($ z&IlAu*_)K$npZ&6IW|V81F$ALZ{L<02+h|fvA;t-eo2JBNUNP2u_@bVC2pkQ;q%x{ zFycOp`Jp-QIa>4Vp0C<8ar(=u>^_Gz@}eKVlZ!8uM2)}vJ)FIJ@iSOwi=AJlxtcg@ zmxt9h@noFs=JYS5pa*wNhM*M)It@$QS|=6fy%CFZMTA`MU&-gAkFw*Ah-HVEJ?4H> zrieNIX9P8?8fQODYaA5L`ptj9YNo7HUQwlty0yGVQkuu`5Ef?o{4%BG3v+qB+P38giqv)@9qECduV6?}AuTa@iU&kDe^WF7!zGf2Z*GP-rM)diy_FGGoBabAZ+)R}C zVodfj+i^CcJ_((AKGqXP5_&??ODNWROkd}_FrJ!wcJik)gVE34u06l-rNPaoCUC}f z8tX;)<|EebMQfqjoXa(xSPh|fG;)zlNk5#wb9VV1OhimN7~d~5eJjSd717V*i{a^$ z6=N*3-rl?y7}JL=*iWPs!FuZ=v?1&$KpSHEscYItTzimJsG4QFJ+ktxCTM^KGn7BY zkvp?ub}M$~)NJ5>?`xx)S3A^V!zdF%ry#|tF%>oCdRgxPM^h0?OdHTg1$ke)Ci92FdEQ` zZfs3o&I2+jXH!4y@AG!{kiM~)e!M^A?RAH`yGe#}eFL(rJvBjRWor(^RyZD>x5B|s z3+d-Q@I_#t)6_8bLn%6&EyhdM`l&c?eZ!rB_s$AEg z8Uxvk8YhxQDSRC(+fc>VKX6X{9@j>(BBFCva*+nMp`e;1tYQRrZLIQ$br`eeB+|}U z1lgwie&DOmO$a@~qCAXT+jxEX{v=wcr@=GkdCg<WTJiK~$5_V? z@$L@1E1Vwd8148kaNTLR{sgYO3>Pc^Pf?2tC$}#bKVtdLH=fjnb>>)a{DZCRxoE94Uc+k8*=dV_UVfcvMO!M zh%)!Sz4hHS_uUiOrhORuP~tmgRojgelw;*o3EK-i;Zu7F zvY{e&(;x+Y2GlyyMr|4ELu4Q+wWqu4*O_ouR{Hks0|?4MxQCk>_6-I@ zeLzL=;oZ@`A+<78_gHgFgY#fVo%`UC`ljYKcjLh)c2)1)>qO)nx2iHU;7kLpr~|}4 z(EvzBn5P2Xs554v4zYCkfwL2tES03EGqdSaO-mq`r13Xaz z{Ht}BTG>kHYTy^{hnZww&rp~D13R1xrp@gO^>qi2?g$Y2nHd4i{Ot7g4g?`u6G9w+ zBT?$>TY-9Y#CilyKe!Hz02T{4E1$!V$?Y-qXKbxn%OwRXj;q96i*U(h2mk5mzF)i z0S3EoL7F%pXE=;r&eU%#BTdB13A5hb{(*s>WiVZC25&{i3?2()$mj3r8A6VeXIJ_< zVHf{|Te=pY<=eaSkS2|CkzAYxowK&BIa8j_+K!A#eWBjoP(03cx>V@Hd&cagI`HUY zjrARk@i5aF#N*V%IqT~8?OAH1&bs~kQgm8L#<)<^uepgqL*5jFrO_7;=s5+Yvnw=w;;27G2bwg5klf;8SyVw%vP1w(wD`;=v(f~d zNy_G(AS6yIq_F5v8Ri9(TwvvRea9+M9S8jV)J-jzk7R-3s^#tBm3i$6>& z+wr~bZeKUPhFrMqrbz_)zRtQ}!kp3=s7>{G0Uj;*K5uEIrPo}fqa&mGxIjWU6X$@h zKNwzqu7csc!0!t79bHz|`UbjA^x>PAmgc(U@j2exCXF@v^-*D&R#E;!;&d4 z^Ef(TfH^&BI(3Q0h{2u|3Wo0K3}W>U%UCIj-=OMCkz^AA?;;nBFZ~cK*-0uIdy)%a z9winy(o-%-kak)k<1=*h+Qa)BJKXIZ@e6E5FPEBLF3=(9uASQMSZhwsED1D-%T`7L-I+N#=I3q?%&6D+RF_rI!{o-T0X*y2a(o;8Gdz z_Ehp*@)g@kg7RCa2+{_2`Uc#6$5W`aMo6delq>S-Mj761NM*w)NDVEJLVpJFE@ACH_4nbi~p)O{`20P4HEOxhHk0ay@ zrP5C`WR+?|E92nlS2r?Z)6i5;6X$j;FDy$i%d5Bu?QCvrY^8{@6UP!M@*Ao#d zZk`Bx8_TG^#0Hva(3@h_I3wW_ljFhu!69#tyFbNdR%VP^8kduowiMeA8O43*iAUVc zhdLTzJ->cAsfgp_Y)-c>mr=S7FDqB=e%P@}xh9ZN0wfEk=oFSwKn5oa!nL=8Pe)7p zve@voMt2LA9d8jEXMO#_)GKotiaVAn$&SyNT5nZeornCvqk&G~sQbLWz;cFj>P~4> zi6rQ3Z>rt7XD>b9Dq(g&6*|^)%M#exgGFZg=-^hR&p$YPt5|gh25wm$?Cv}64tSTP z8pRbX|Hiq~+vDv^wJ^W5nwe*KQ?%)<(`-oCr;koR(U~Vp?>Gq*C2CFWF*epQB{*hbXyul(wK0r zXE_Srf~|#gN?tz1}p7$DXYf2*o+UzZz)#fDSt5-h&I3&W7yEg#E<27}9* z=EW7$(}Ccizcb|RU(Qrk9I#zZ8`n8FJG}$TQ6g}ha__PS0c>-MIp{KK6?hzK>{vE~ z)aP4cbusNe3x-lO38i z_Idh_4-BR}R;zoaU0tN$-lOq#2>SzZDTCXo)49E!v^dBQ*2mGvEwi|n^L7^Kh1`G= zC&cH`$9u=S5{{G4=axwB>}YLmsc))nKIEpa3(VRw?-~$AR;P8jEabm4G4%f2???Uh$JB5aylT15gs}y_nKNwIzNBfx=*z|p45Mx_$qzgI^nEK2MR2`U z93&?v;&&@&BsNZsF)w@XQ}(W>h=3{BYpnt{wQ3gIXKIyJd0PujRbB4+?^6keY3U3r z&Yv*#dlagorq+1Owr_=z@tqN2>=~zLWoC}Z*thaH%h>iU)^}@4Cl)QX3y+YTu#`JH2Qhk5s3;GUs6xas^2EyA4))QZ;xZd*8Z8Z2a#s zNzhaIUTtXmM7`n{Zp4b??^7Y3j&rjAq0@7HIWu?{DngrK9ZK$VFABN><_K~Q=N(yHL?Kf`G zD~va2_pRVKvoxGrRVjZ->HCy|-i(JEtE-K7DSS%f49xodydV+2>(mV^;N@j{;2a|n zhPmBM@+oRe#9?J^m9>pQJ?s&ESni~(Q6tj#J(cR(=K6VM##=Xmitof6hBQZ#@6*+{YczRU`gUJ>$NgS~mbnL;wa1ho@Wr@S%l$oB`jPE_hS6`ttcVlAMh34))1;1^8cz z{DK*{GZmhYF}AoccSeB%#uZHu7fmZDE|^lnsiLX4%{1NKHN7}*{M6!-@YIs=1=EnK zN{EmNQyfSg==?^i15PU$E0d01ku;Xisj9%d*db7d3Au%+%o$V0jIUCrl~`J6}A5G1@5;-Dz+>PoFWNc<-o2YP9jsj^X9%Y3apT{~0+q5o zJuP=iaqifX2~($p@!bK_3&O<{X5qi02`A&`4*6Y1#NF{|T-;rqFf|N67w4W@P|O=_ zT<+uvg=f%8p-hUcbrsG{D<~|;EiM3}il=UJ*mtej&S)a4lZ>;Atx_(THsw^Fu51+Q z4Tz_Df3)AARatU{1qJ9M(Go<@QBJYR2L#{%pc;k8=i-VWKiZ9{x5yjKEJF0yQYFM2 zdWBO@Rc)d6*;SEgJ8c@yFDT4C1HE_bq~en^qs1Iom|Lt43H{-c<0Geeq7{j_aux=K z6YJaRT5HP}wBqN0Yw#5$*i()>BGuu_+OpZSUbvQ4Pn_7$h~FEaFOv$}i|oQRczs%a zc@hRzTEU6Kb!cQ9bv?Oi_YhpavZ_K9;5)d!!FH4iuTUWZ`5o?Y2)p917ygFguLys{ z=Zf*-5^=p)iXVpTZ4I%W7QYkMSx;H<_-eYtLo-9mtp}~aam(ToLV2O=_>J)sLMua0 z#*gc=GW2R_T$eYyIPtvrUU3z1C0!G`CB`p{Z%QcbeocIzE{nTg-lI>KJGxxnV@ppb zKPMk2eJ7s7_v`v>*A2ZAd;h-c+HNQJe)Yh$-R32{df@7V;;j@}&V*2oEMKp%ibM- zJ@D5Pf3&6IZxH_I`-Ic*cOCw2z~3$SyA6ML;?LPAZD*s;j+UR>?R?2jIwW#rp4ctR z6VEi2DU|LVvJFv~AA`QN3~^_NXR%SC$@e_=WIDd2F2$BF<)| zJw!fgmn{A>HsV}1D-;*srE9lRn5g%~$?tnRL4+3dPC5YjC0Gfegt&zGgf0o_GYM$3 zgdPb!6M7}|PG}D$To_7N8cMh*l&~z6aB(PMc_`tMP{N8(!lj{vm7#>oLJ60L60Qg( zTp3EZ3NE0Y?rcK2n{H{{u^J=E>OP`9O_ZWo2REemzKIMi)*;yva|10JH zQR-oV3C5vaCeeU_~FPFl$zkSmOc{tk`e8^2+yo^S^QhavH zdw-qtdm}%uJb%b@K0hu-AWv1_necgs_?ze7jB%BX5gk&0ek>Hq`fKN!`4};Au9<ri?W0dRovW(+p$xmK*svL1k zI;6U{c{^gZb-~!4Go%Mg z<^Or|e=r?VHa>=E=hH|ZqY~!!oY+C-q4Sor&B3)~Ub0Kuj!Q0u$8dS0j@t(z@_UAI zJ7J!hhr+UPKQd1}t%K&N{CdMa2Snznxyf_}z?>N^NdKcm9n;@=8@_J(N0rGg8IDJk zY^wYpEsD>b;kTuF8S|3olgILCCW#W^S`Gh~g4y5WeJ|wUY;@+cPvJd49*2EzN73pOoAhLUZBxKM((p z?OBjKuOs|M^BZSdCClb=O+7AoM(81@RDM3&Klk1+e0E45I^1yt!fgCu5RBgQ=%6z2 z^H`}YgSsxn`~-8h$aP_12c5@wdF=D*BDxlXYtUI2=k~-M1pI$$^5PEi5AUy)(m#>& z1TI-|p9f={x~m~SPxd{3?VtYIQTK}TQGaLKiVwy;IvV|P-2|WD|1;$Or^)|uKER#= z{GZozQU~3;C$5st+rxjhS$m!N#5_;c%v`|JLe-*MO( zdH#_19C%+J0Kd|;O-J^1o_}ZDL*n@l?u7dDxzs|Lf5*?I_%*?1Sq3$i!t4e2Q81U9 zCI82{k?suO|Gb_Zb-#kQ50!IVC-%?I&Y${9XC9xOk^dOf+1b|MgYmp2H+e4ZEG(4Q z?)V?Q760R2>B4+GIi%yM6n}2#iXU+x z+&?pAdqvNO_H!6qA9mn9@*yaLv)Sd*pZnp-7Wz-ezGK3DG#Z67$2_}F7k1dQNM4?t z*z(M^z0*168Rt?SoT<=eol~9?Sst@b9Auw~@G1=Ma?8t-4w;AZvQ-BtTkf}%?f>uh;rRGbDE$#V zKjR7)XTs?n_Pz}-%m2l(jP64^+eCbzdoIy;f$e8!IHK_c4Ko$|Ki2oz*$=no!M|L1 zPKB~`M!9%@Sq^{waPJH6`&tz4qrI{$3zl`exa;yRm&C7#yEL>C&k|Zg&B+U*uljY& zeHeZX_qi;W_TDg-byUdvAR$b9aZ|)+4BkJ_Vms>H0qzI;92q&bBJVHRZ{VEKVec>T zYY}s9YhQ)n=@UlaDIN4KK_B!FXB&tQ-}YYj4|(s7`(jo!@5p-$_7mZf4x7UiIgUWs z8}Hp1_Zgb!%Q?*H@_)R~fccDkj&Hxni%El=*3ct-ylN)@M>?hW+u!$u`EwnrLubrK zJ9|$4-<1DZvJE=#*(M!Vo%!sB#@+wr-?8n_$5OlhnR9xKSRHs?>Fnc?&&_Bo_gI(M z6vCj6m%UHzsQ2}=acnpny}yhXf@9x_or|a6cqg_&{*Tkj{QRCJcrmsV{Qf?d@OHEB zm3C}D=5w}o)R$ckjdj*(+V2vc(_wQqetxy@uXp@=6a2d8DflHXS-aMt_m-+dXC^Nw zg>8TL5$=!whWQ4Sr!&ttosmE956*EKy>DQzfSBGv_X>D_u zk$&jdxg_rk_BpcS$3}iE1UWD5uV+ggb$qI=VLk{f9`Yo zT#CQ_eGQO;Je2e^1-f}T-| z*65hAi^fQ2>!@=S&y)HiEMwpWpZIZS3s6pN;xETMu~;I_93; z{Y&sQBk26}^*{*lG#dX;>Y#Cn`)48w`rYrLegE(Bq%pD-fBXBG;MWA5buTvs^>jA- z{;9eyD#iEp(9`6XJH{9MSe=FfY0r(zlFyfAdG2|i?>pN+?}sF!ET#C{-+h7ie|ud) z2Xzul#!o9`u{Ia@k8D>{=ewk z&Y1gjM!)Thdj7whC%=YD!Z?I`${ltM^?&g=?TlmQe|dKM-}&Wxen0>J%VQuPhdQI4 zlz%Dy_V>KJv+LOzzU_=WJ7c`JAeK>kKQw7&lB+~k^Qa3__q2*V|(Izb+867zk}W} z~3$}3_iiICm8nb(oQoHd+To4dq_Jy`M0+ohP|hudl~uw8J~`Ddpp3e_m*}Vf$Xif zVL#B&iH1JN&`E|)mg&>eF?&lk?0pPXSJvVCc$Xm6Q@Jxki7$5)nNA1>`*#yRnaOMAcgsHWqcevQ%IY`dd`7-8f;!bpFl zw9`!5-bNbsY$JZQVIO7a(UPZC9`-icu%9IDA4lqQlC&2^%5U507nJPHwmV9QF*5#? z$c`~a`X@_!bUZoPu%9CB_8FNHImNL5NZO5(QzgIENlr{P>_yT}Z(iG5kzqeg z+N1sLG{Zhk+Vh;~VwzzumiD<3d$D0Jk@m`ny~MCjH}nicpKj=xGClfL5PO?x*v~NZ zEXn6PxR_Uw5iNr58>}As4 zBVsQz?Bz!J$_;ykp(_ntW$0={&z9-8NAjO-*lVPHbHrX_*lVS|G-9tc>~o|&TE97l z{ai!WNj};hb%woO+Fy_4S8v!Gq&+%*HW>CsX{Qy__SR_Fn+$!Pp_^s==<(KU*jo(U zYUnmY&o%TsL(ez#0z)q}^!c)U(fQ)}hJBH=N84kOVZXr8izPq6ahF(Z*q2Cq^lEX5 zVQ-iAF_HM~hW$cmkB)~I8uq2q9-Ut-HS8A|_KOVrGHD+X$$yz)zgXJom+nO7P1RnksxgWB6F!+y22Pjt-UYQuhww6{m>*BJI| zrG0S3eyw3&ZRqPHA3a{LGwjz(d-QyLy^Dn$^!#$OVZX&l{}#i(*08TN?6*pLw7=bI*w-2QHp%adl=n8nzFyj+ z-{!I2u-`82dm`~~H|%#vJN**3z1?Bh?=KX)7U4bmR%ZyOBz zJ<=ZSKld2+d!;=(9^Y%&@00eMBjvl#u-`B3(c|TQ!~PR#r#FV|?I(u)0cnpOuMZgZ zpGtd?6J7k&ux~Wp{n+^LT(!MZKzDErE7HN;R&lbb}sI*7@ z_o!jtD(%tvz*fWlb7_yZ@6QeUV@Cdu8TQ8w{e+>Pl<}k2H%}V&ZHE4Zp`SAJ(}sS= z(9g>Jc18U8tYLr7(9cUgEy6!<*tZ+@?S}mYX^;B<1;f5W+6yD;?=b8yO8Zk0`-_JC zC25adkG*8re<|(J{_#u0{<5KeCHXy({C;KFcS`%`5&KTV{)(YrmHgKc{#CI@btXFI z;>2s>ZKc~Whlmrei{B|dRN8+lwnaN1>7L>|P4^OEO&=g8Yr3}>sp$j7 zA(~DUUqlZkl=mR<2Tdo5XEdEGZq{@kah|3R7H4R>uQ)~1hlqii?kBow`cUyfI`?0H z@q(rg6Ax+naIsp`M~Dhd4-h$;K2i+Sbc*;gda$DYM~SyJJy2}Z^wDC2rc=dLnm$G} zX!=+&QPanX3{4LbeKmc&_-q)j|6uV)O`jlM(DV?oNz*5a>oq-8v}<~pDAjbD$kBAV zNYiwN7@+A)@iiT2YKs$D;!m0$E?(612=S1nM~Z7Toh>fZ^eAzzrbmmZnm$Pk*Yp_C zPtzxhFHUqyN8`gO;&n~`NZh089C59tb48n`^Tc>fj}?P7oiDm+xNDPpyzr-~X)7l|}YpCI()1Z3Thp_|p_)EZe0e;t?^)t6nm$|X z)bu%Gi>AY3ou*60WtuJ%t(q#Rt*JJN!3W{8H03Vw0w8 z#Wk9qBQDVNxgxCTI+3pFdOU09{%H_Kr@7E!3_R*|9U zHgTY)=Zb$G%k!Tney!>G;sH%B5I1Uip;)5n^F^_y7l|}YUm*Hvda?NG7@q$U@s6h3 z#S5CgP&}aNrQ$+OUnIhsUM8k$`eHF!)62zCn!ZFNYI=qEPbx3prQ#2oUMaR}`Z95w zrY{$lX!;7#sOc+3v8JyQ*_vJ@j@IXw&rdVw|Rb zEDq508u98tp8gHu$C|!TRBHMrk)i3EMVzK@5x+T#r?*zzujyOGa!s!j(=>gX$k6n9 zahRrW7drXLm0YkI4=N7FwSmuUJiQLpL8#aK;0Ar8>=lj2`TMBIV=w~3va{)O16>8HeM zO+PIfHT{ez(e$%oq^6$}JvIHj_}Ae)|Lx)(O}`+vX?lmaL(?ycWtx6ToU7?yim{r0 zSsbA0Ux|Mm#`E7PeyizM#FLtSRUFE+!22-Wlukr47OuxW!E596IY;TgLerLjKMU7q zZ$Z;%NB>&!j@|+-?3-Hdn*M{hQqzZ8Et>9c&D8W^*2$Va+#0CqBdl(k9$0#F2lX&^ktXDOiZat#u4C`i1XId9(I?Jlo z^l)pErbk%mn%*t?YI>yg#X-D0+174NkFuWC^l0l|O`l|4rRgzNtENx3&d~HJ)+w6) zk#)4DbFA)~enx0rt_>VnjUN2qUn5Vsiq68*_s|_6>9oaD_zs$t-hL` zV103*QyS`D6RmeN{jPXU)03?GG+k(|()47jP194XS(=_|{YcYAR;s2?v$|_~n)Q#~ zynMyhuQgp_J*w$HinW@aZe6758CH#^Pq!v(dZv}3=`*ZDG(F4u@&I0*Gp%ZKADy`QvU1dG0>1u1O zre|9hX}ZR$)%2gm6iwG!nVOzs_0#mZ)>l29(op}Zv)KI&nC3DUn!emROw(6ba$+4R z&z07nyE&z!{&tnML({9QjhgngmE={ko9@q2@)_P6fXsyun9#OC9o2+S?zS$b7>07MBHNDodG<~b}9$g$n%D2vX zQPa0s8#TS&x=z!#TMIRPhgGWSzlj1(-)Rlj^j+40n!elmm@XtD<=J5UPSf{TPip!D zai^yLE-usbKg4;O{--!y(|g4!n*NE)KBd-4k27cy*Jd>^p0~#3>T*DVjA?Z_)Lcp=~PypgF-*GKBWsowH*}NWNp{<{nk^e zyc9nv^ni7b(lo6|3O#83SksocNNGwYDHIY5l%_H!h2q4?N>jH?3Uv{EHQiP0$+YW7 zr{SbfH}RUL6U3uR)3BKo>MpKT`Yfq?h>MhdO6s1XMQOV{y+oPP+0uT1n5uNS)V;+h zrD>X(6gp5GsThmG6Ii;sbd$L%o+53nVO&=`IRJus=eMOGa zc7BJ5R8992-L?3Kihrc@^7I!kYWgs-S<{D$>ot9ZsM7QRk*Db+MXJ(vc~ZpJX*|E9 z#5v(c)gE?f9wUYNct~kQ6#bG->u@MWLpT6Iq%bB>E|xB;y}1J|AY6$JT?z zpOv=T=LGSh(suqs#6z0>M6pJ*4;4!_Jxr8qI!)whI$dNa-A9%uL!>A@SZZ`0jn5Ll z9BP->wvP~-m7Xa1k>Wbdo-Hm?dbG5U67@=>8^C{~#Ym;6NIgdMSK2-vP8Pe=_+jVw zBXOV7^p1a0C`VkUbe@c#E9NOZPU<`{QHwuT3|6{Y+Ve$srH4peAU?nc8sF^ljT6r* zZ69x^iaV9IkH_(1fzo#QCWu)|*U0oHiqT3VKzS#L0ZL=ofG!lDsqxTGf3kQ#j@YWSUH-6GuXKsDmx?Qt?jd!Vn5(p%ez};Xbdj`Ih#x6!m$yrpC^8!v>kuG*r>G4FAz5?ZP$09xKQbGng97>y3%%fi$sRf zv!wk3(O+r0?Vl7{EWSC$&cBz`OT-_Q9wT+Tcu{Hlc)3t)RJymcFBKPQ`XW)L^ayER zCQehD-ib~MT`a~ZZKuCn9IZ6H^PCjAL?kIaPR3s$zDTvpNAr`U(52#SrI$;+Qaq+~ zSE(-(w=3Nw_2uGHrR$`=LY$}ZSBmLMCrbNOVzkoq&T&#`l{iM}iPCTAT8 zN89BaEcLbG4@&QqdbRk8(sqBjPRvu<9*?dU<2C(baiFHxh}Y1uP!z0Oqw?G!Zcy5e zf1{{Yx{tKqB(jvY`^(Lui^ks~etVRio*jR!ctB~}f47PinqDVLl-?=RzfEK*jl&4# zSuc)IdXLn%ivyI-vB-Xh_*aUZpFRHFDPC9l6v^Kuo>JQGUw4bUmA3u4L9A5TF7G{} zP3dw$>EA2PQTk@7?-LW1w%hA|F7kO}BvxtmpNTf5?eae)&Q$tv$v-S|l(zHRERIrop|n3DzQln^<+0;$ z5$`B%*XL33g3|VQwN>1wwC$gti%YfmkBLU5?eX|=QJ}P4pC`nDntoDzg6DCRe~v8A zHu0*`62)A(n^45fF;_|J+_O55%IoH#(~G--ccd;&*N{A?{N8DH;Dov0UjPQokhXmA3u)OHrV--QQmp2P(Zs^1l+F;Q1Zp z|GCsV#qX51>;H=Qh0W#75I(3a37_vV^o@pIY3Pd#z1YyjhE6l|;fA&h{U@pn zE8k0o{+Xd~GW2Rg&|u%%JUVw{u>y&&tk)Zb=~I@2j&I8U6bha4ARRhS(0<8(sOp0-5&H)qB!5$A>I8}x7ccFU z56zzjpuQytLv2B0klh;!D5oLpjWJzpr-k-`8}Uc;pxIm!r+l@v{?} z`8d4Se#dTxGCkJbvVG7Wsa<+}6o-|y2+`gN)X$;&Pza5iR-#82w1Wy~s<4j2P`p^G zG~G8Nj=l?kj)OVzw%&*^bfzU9q7eJdayUAl@<;nRI#p>|PV`3^qWt}6KaPtb$}aWS zae~hObiC4ejE>(tr8iQD<7NkiIBsZs>XCr^b`&DLc&aDzrSmsw8t+K2r4Zb`YX1{z z|1JuV-n$gSPajYSKYd0aDxX09Kt6*g1eZY}$~%QZa0@BK@wA>oaIaGc?tP`>$&b)| zDTIBX(y}SwKe$4UKlB0zjYHWK9vc$n2#If{uzS3a_aFPki4|mr|9h+Yj-e2Vji(Ux zOfvRQRQ4Ilz78R^+Z_}lKeK)0@rizvM*OF7LdHjZr;)~ZT0>!5oV*^VdMzalzpbGV z<-LnSj86|y_@6lOgbJUd5S86YACf|16bW4uz;c`5}aptXVIIAE-FluaKUsANiT$vHpCl;;3JSP6*lk75re@51#TR zz6WXSm;SmLG}V{NwTwcP ze-njBm)eEOFON^0=Mrf@LRoK=e*|f?Umk^spF!b8Dj)Qld}v<(af&OU5ba+_A=+K~ z0qM#1RP9FgnaWP(q;#miQAqJZ+f}=wyySl>uPg`RO(BhRrJrGU{3O$doytY!E>xU6 z9#HPNq!HesLg{Dpb6GwoAM|hPSCpTOhkjj78sQuYk-qdN(qBXx<&fvy!{Wqz(x~TB z3UM4sKcl|#xB&MI?Z-Itvf|#N5cc;eM7nbR0`43&9xbI1n(klGI6(8q&{j*VQDIk# zcXZSbgGi&?vYn8g^cUhM(SEe6?B_TyOMATPpD3^NAIdB1gYqmV9`UZE5anG%A-KCJ zgnbKzNM9bm;0CI4N`InXq`)3ZQs)EsRpyIw$#$fAQhda7+HW9fc+{_)^2vB8*I-JIl}olG+I1Z5XXSJJs-+LR znZM(AXPlP(&`Ag7lzu=tO+U!?fjyP-b^HKMwjb&;FIQUD?;Ho4{qCHcILn!+{!tqL?*oU}8dmI~pahLo^cImHf@wPt? zinouO1LN)UQ2#i5Lk8kuzIi=`(CaBgd;Ez)^n;HmM7ia>67x{HZ%Ol@{uE+fCg+#n zvq^)?rx4ebMHGUUj|~)}{97qR`JbW? z{qH3T(LQfbxFb&NrV!))2TFfRA&w`ynM31KFACu=SzokI6KSNogF>V$=hdjkN2HN& zd}e`LQw zJ}FdQSgOll=wtqy9?iJDl`4<_UQe z58Mqyu{nY1k=0vezLD{VjUGp%*meuk~vuKKSJ-{%Q(wKHE(p>>sQBvOU02 zdxSp3@j)T#N9htLk3-nyI0Kze`=O~k#LIeMe-7`Gw{c z((mB=kw!WWx3Bxj50tMQ50K8Wq>;Z@IyCN3{&GCPI50@XA59_R%W=mizE`?VdxwzD zfNjzG$@WKjRDU{dCQ=xR7Y!7m+)jI4NgBt~CJMnnp|l+TzztOUlPE-g&7%B2ioaXgKR`(RVK0TBShC-QzMz!>&>zzq{Rsc9 z#!ZxC8Z?!onnE1svK~%;uy3aQ55|e-C``rpg#JeLqj_uSP@Kn9|D*Ac@|D+f&T)z3 zQT7WQkFq~POaDRlR{2W*;`o#PMSqtZ((k40vR@n>XZKsS-|26C6*rVZ*k!-KeAhW{ zWq#OS2Rn@?@_0u%r2kP4r~XS-{F{kG`Q>;EZUpTISE%C4_Qdf^`4HC?;ecLtc`1~~ z_2Fv%4Zj{s@sYnw2YQ^+vfn%Yfxk0ozvCC|AFQ77F9Ld*V%_@zoWsr*(W3>^}Rw3CyrldqG`S;WClviwNTXA@n<{zpN*;(+_$nyHhUN-;iDk z?Z-Ghm_qn3i$a|D@+oxu3r^Y{jdW8K@6=1?=Ws|z)(gDTZ)88ie(6Ui9fybB*ZBP? zf0RR}i~7ob1TFmtE!zd!>BrYA{w@k(->UQurK$h&^JP3~9EXXDll4cuBt!RC@uc5S zk3wiVu4H$((Z@>d## zC>Pa({62?5jQfizME_f^Lg`<$^K+yTzNYr?rV#0TfG~uAvi?YCoZ3H=LZmO#MSAh* z$9Nr3-p{4uMV1renDjT|$@tK++|bn&ANj3N>D{YB+0ICJkFtM6A=0lw7}^!G$HBj= z`!0$0yfO5?(i4>ZA4-=fjhhfMepu<`kgf63K^>)w2T9W2rZnaWQe(0v?QzO}nbMdP zO8fOnAEWebO5dR3->-D4vOl8qv&#OI(r+mJOQrv;^zW2@N9jK){YRz$sdTy0pDT@r zg0g&Flz(u)R_dNg->CRrO5?$mv>%}KUzEMK(tlF=K&5*q{vf3vSN0^O-%~nS>2*r? zQTl164_5kNrEwEl`g^m|hbWEvtFnCKRQ+yM`c$R2DvimwjQ@zz6O}$!=}Ag=Rpl>K z8u#sF`jeIJr|h_iF4Mz9QfZ&6^w&yb(l6}~D1DmJKT&#`()TNkhq;o+7vIbDrYrrR z(leAkK;?hB(swEQOr`Hs`V6Hjl%Az@rP60A{RgGbQu;WR{@F_7JSfY9ix*kGzDk!W z{k)1_rgVR0FIPH2=?bM^RD7k0c>btu)3Lng491zftxYrH3ket7$iyQ5p|vWcsa2|5oX_ zN*}5Cc}k}!jf+EB-rp#Gfzq!jjfXeVew5;I4^j3Dl6evWtMp4s->URYO0QG; zIi=SteVfv^D?M11?+&GVD}ATZzfk;LO5_2xa{fx42Px=yC|6Q#dY`T?asRr;q&f2H(Br5{!LL8U)edXv)sQTk^}f2Q<9O5^%b=KrwL zUnsp<>5WQnQ5ruABKb#^E>(J~(!W>w=Sr6;{g~2kEB(0AZz=tR(!W;vNu@U^y-n%$ zO8-LX&r3>wr0g#%{ZFNTrSx8zov9p>E9^5M(Nj; zPFLyuR_XJU{SBq(EB$+=7byLv(ibZI2c;J&{g%@6lzv<3^OfGM^jxLiQMys-ca>hE z^dFUOQ2NhGH!1y|(hHUTi_)!1zpwNKO8-^qcBS_yy;$kLDcz#<2TCth`tM3#tn@#W zUas_Br7u$YL#3A~{gKj_DE%*`S1J9m(pM?{iP9^T{#5D9l>WEUE0q3B>C2V=kJ5Na zP4>?(l)hByFO|Mh>93UTrTWL$N^ev4Z8?uGE8R`$$COS`y1Oc0ccphLdk>{=Q5r9A$o#96PEq=7rH@kj99*mo&7C%R zXjyA(b8UHBYgLOF+S1zGT2_v*#`)A-RX4PxVpKlzDf+mj@qH~=2eF0x7N)K z&#r0>x8Sd`thLOvm6x?v)PyVQE5qe&)zwwa%s#KSx;EU_gjiMK*2b1_eOXhCwV}Cc zc5O>*Rdcw$t**7UqO7GgTvl1xT-DMNu5N4&*EYabT~@)%WT)#B)6Au{t+^rGSX~`% zZY-;hF*eSgT~`%uDyujbRjjV9LxwR-6^d2STvb`s&{|to2OmZpBn#8hS{ANt2{$&> zEeKaMHZ)XKv{qHdKuEqV#slQn*7@P4#(A;XlC7n!si_WrX=n{sl{Gcih0m>85N@rl zuWD>-b<3dzsEkA|^aPs9(9W)Aa#0w4W%g{eNfZ9c%Nks(!a=uuq+ONuOtTsoNV(2H!R{SE0wE zS;J*5EsYhmWv#W14W1Ql0@PH~T-FlP7pa}J{u8cmtaPOst1Iinm2IsHDi&1Kxf1mi zE#YPyF>d9pFRO444mWch9Y_uKAv3qE&aPAd&=skgT~@Kcvm~{RbIY2;a~o@2n^jrM z>e^hZVVm8D3vy*`V?}G7PvX+*oj94j6R&CYY@F(OavZY%M@PXPMqpGmKtU`8ibCg#=9mcIN zMw+UIhS=yBSIjyzH`n91JFg9+V~nY)zH#oijH=&t==Y8nTMBh@sjF=`*Etncl-1Rh zW3-QfJ;xCY@2ynP;4vB+Yg?-JF-leK?3!|%^7btwCl($2`%pe78b;M{gA(5%I!@K! zA-Zf0HcszTjb-26Hz%n>FkIJIR=IC6%d5(8K6i`L)X*4iX>E)-pWFM(VvkEQV9YOz znOu;;_G9b3#^#uA*_6>FCttH0X^Ig$fgn2!Fvr>&Tbsi3nrkutLdr2ib<|p38`F2{ z8yjj{(Hm(Tr1YyA%F63vCpC5}hAZ0Oi~4YF%y`cZJhOYj7jt9yIgPa#*_x^Oan9r0ov{Y2p#^wjAzN)1rTrX#y%~j=?wp7Z`9u;;X zc$uB~s!MCoG+K_dbE}$LFw-zg9I@9|)wjjYGRW*TQGmng<;XjYmG1rW$=GIcPU;}D8&pu0hM%p%-|q*^DCE_sYwihQLC&q09IetaxNwVm1z4`ToSqVR{!ZN zWi3yHZqBSPo6l$6t_AX$?^4>veAg|PbE~SF!ewGf$10-KUba-E$@yHG4<* zn2AzU*GVQBDjM5pfN}MfI?MUl++0-QHVKt^`AtG?piEw)d(3bp5_`!{yUQ_X#GH<# zL0)KA#LPa)=3Jv;fUBshrRzJdA+8K(M2}+_CKcIh;G!;HQC3kySCXEWTe3VA_NYh) zl<8P?DN!}Qwl!SS*cfx%R?~eBc)>n1;Q|%I4(7|v;Yv*7gVI1HR~mRXB$i}|g5;FP^m;zOGU!zU_UNNq!H zeOtZl0=hxd(pKL@J~w%IpJqACSDrP9K|Ry*tAmq@UnL^UzShEf@T;sUYeOG!>A1>* zOC*=$4SdY#BB!**-4E9@42~!aDE9mgXP~y2lxPmD-9<4yN`QBr=+YLQTV?=H#mo`Q zaBYR#Y5HYsTLa}N?{c!-=q7~wtk4aL9sVNm;pIk5ezZG#aw=0b7von;7`Fy0>ohBF zVbRN&dg@zX`uUl3mPiq&B2zsM!I5cscP1yylxDp;o4kN zGL`ngRIj;FSz6l4TPiR{p#b_dr)f6}hvsc7N1Pguh{_rp4Q*C|>(ofbo`ib}RdioN zj;H$d8kILSJWLLQNOi60eg-wq=9e~FPR7NGW~*t$dBGlbjRM#i zhUb+v*S9svHg*T-nl!8~Tjga>Y#XYisH0KerK>HEw9tKOaZ9xpmlX0s*dN0{RY51Q z1@=<}x>%tb)$Wn#^h+lpTzoaw@wou`LzS?xjbB zY8Ucq8fGI4vrceSrG2?h@tUjTLnI96Ep>EFfs4(u1x^Y&Dj(&@i59X{bhKjmo+d$9j)X9i$dd$OZaGYPn zQ2VhRj;WSb=VLuR9}z<_0~JFtqJ-yGSA}bEw*==R`?;UIPtkXDB@Ni|nhZnjbD-K+h;eVQqP8>NNY_ za%w7ySXWyvsDktA=sag1mQvG0MjFb>>l$$;r?a^_N@VLt5NbraE|9m-XfKUDxE_4}RHCX5)4qJ>IQG zT48+17Ss#zMVJ#LOr36JQiVtlvnvjWqVqNds;HQEZL(xEh9WFnVyz3Pm7mf@J$*DH-P1`U z(!ITu=Iy35Z$G7ZmT>qePd^PG<>{y4_*!2NXAB?Z>8Ih|S!H|rX?V7$pN409`f2z` zPd^PG>FKB8Bfb4J!n^Pzy!|x7+fO6B{p6kAaBn{i_x96pZ$D*u`zg!YPg&l6%JlYA zrgyzEz5SHw?I-U@8Qy-%@b*)Nx1Z9z{gm$Qr*v;WrFr`)&D&3D-c?TX_LH~8>nP3| z<>|nzQJxOW8s+K0tZYvQW@URiFe}^BfmtIx9hf!J(}7v|J!6l7D{G{uo3gx}F~Y~> z?WYmmej4uWr{Ugy8t(0E3=y_x4k|x1YSLmFDfIG;cqpc_x_YJ?YFG<>{x)QJ#Lv^qzNSW_$W6GuzWo znc1Fx%JgjGOz+8O=15OJWqMCPGri}Zncfr7Oz){*ruS?obGWykhI{*IxVN9Y8`68| z%FOciQY3gX^-S-HdZzb8-KP}Z6ZK5*iF&5@L_O1cqMqqJ zQP1?AsAqUj)HA#%>KWb>^$hQcx_6Ugcu&+byeH}z-V^lVb_e4Fzd!nAKWb>b?=cY-FrTs?mZt* z_nwcZd(X$yz31cU-t+Nv@A-JT_k29vdp@4-JscE844bnp3iy7zqC`!t^JJs(f^o{y(vK0Z%ANszBZ(esH4`OrZ=Pq3fi$psPo?ThFw zelse2)rjsv%U2=nXF%a5dh9^2nkpT+9c`x}^K*X)S2e$?qOG;IVYdCIRpjP2y%-&N zXZg%Rl zg4427i>4J6XQvkA=1rKJp&kOpt{r4+3S-s{vImRCnn7;yS@mbE7YrCnl~wjHeVrgn zpw(@SAh(22)yT@ProbUaZ698)c32D0bHKGda$ zdhYLT8;NtsOk3LQ4D7XkZgGwGwLOuT#Dl$VZKUV(s-gL)a+#g0Nxj${W0UVhyCxWYTiP{} zdxFke(ngfnwR$EXPfNy5xkk^}=e)jW?v}4b$L!?m@(d$ilc$;Jg<`D7Gxuq0@ie2h z4v$;t<2GXtMzs~InQI5&U2UpoTnx0Nk`Y& z1xnmm>9!9UI1A&o2?n_6;<$Z_s;#RF6xD4_U7(23^>l%7=e32%TDm~7*g87K zf6Mzt_EI`5vExzXvO8K{XY90>))_nbvN~=um(&?HoUZNVbZmcgv7B5==W3y4bj+a5 z9g(K}MxZv*#w?#>(b+M?Q?-}PG0vVII!oqEgIq3W?BvOzTyD$cSPT$yqVK&#&INX< zYxJc}eYQjI>&WSsvn-A!7qO`&afZolk|bX;a#;#zL=8HRlF89LDt4+wCb^2lNSe=# zqD$X=Al@D_QCbq`F@1{Iy{At)5|g;L%*`wny%-v^FVOcZ7_oxQx2UL1Sk`7n=4&Rj znX8Pzt@2&KZ$V;~vKiTV&)O(EdkLEnC1&|rj6J$`$S@gGIaY!OOU9TncDa~gbT2!<=|{Kw zxR2QqF*_~3Jj~uhw@2J(Ln@&NppS8p-O(jsDnXiC*f#?s?|Iu6+_XVvbUkD)1+(qW znh073ruLw3*lXErO=~jTmxOuS?f0pfoh=2^_C{7?*{iwSZK`0hAja}9ErPRfOWO(0 z=*zy`tg$g8tFYwPb424r_Qx#s@@DLXNURnt5nAHq5|gImZu|Mtu4pv1(uptYiZQw_ z>58T31nMm3axBlVj>tzxMJ+Id@E*WWaNu1-HJh?%eGui_L{306HOr0 zO>$S8M>P9H6I;%x7tAGEF{wMKv+zVM&vN7BlYm$QUzQbPWlOSLZ1_SMdledeD?p50 zE&#Ik%27*mkp1|^{=z$(;mdUBIf}frBuu4DK6Zv3?}3R^k!4tR28M|xYfK@X+YD?S z6H?F@TDd|!ihgOyq-Qn4IsSbcd_<%x|g z!&=KQxU{wmE6JU9YC%c(^a*1N@`q{vpPoNV9!U*lb;Fz|UPCKHF8vCIT(Bane0&_6 zF%%CAD*;E}hw5xjdUqQfzOGn2@Wj<;%rX7;|;C}oSR<; z8QfwIuDiiq?oqxyI0$(^y~~4p+TgZ%aQ7PA8y?(pgZtQnJI&yFV*qjM2ZIf6kO!Aw zaCzX|{QTA-x?hSs(tF(C=6G;78r(7uZn43w^(bGN!QBt8m(!^bI>*NtgWKYfULS*d z&V&05KMuqD%WEFoE`xg)oZEP?+2B6*;BGOvt~j5$^@Ak_mjceMeJc%as7HGF1~=X# zy}<@I!-MN;aFrh1y9eujZua0Bjq$!6TpyQy@RE_pin9k=9(VpBdmEhd! z`?A5U2Ip4adkwBvKlk)j8r&FgZuKoSxK?m(^-VLljo>guM>eOvpB|*wcMG^TBUH5A zo-?@Bn5U$;a4QY&A#i88aB~bU5hsQ5F5EsH^tubT)!-JQpDlIa)*9TG;P4YSkoF}Tsq}zFt|T~bMxOM zgBx-r#$A_u2OC^nijcqa=oHW?-$4eq23)EGA#}J;aRJNy{1~{2jC1PohQW0`O32?Y zcTk6W!r&HxD|H}*PQG^<+?(J~|r? z-U@>obc}vqz~LGVE(e^O|0WyUDsV%bOc6Ti9cFNkfqUPD`xxhW?w31`bsrC2HMl;< z36Vk()#l{;bA!u5XIbMw2%Ua#g~7c9u7?X(Y;e24VMvHwC4qC4!scl3tC$odeD--y(zC1kSBr zr5jxQ2|_%^@^$=d8QeB-I2A@VhkK)^?!R5&W<{u|U!E|ytRe3G`BsA~1&1kIWOMRe zVsNeCaw1gp_^2?rhro?-;qnb`uSdSg1{Z&#d-?v}L-$KRaBlhj&frSGt#&!ywi(>} zL*3`aw;SA$VM5?1@FJVzzbg&yp>(~!I9!Xt#b-o)ONly37aLpxxOI_Sqj829+y-#H zT(|=b?jdmVUAPas>wX@R={~Og#^7!S=a%oo2Dbs6TmQS>;2r~axJ$cTU~s##+~BuIH^ngWCo!&BZTi7(DrSzZcwI7p|X?-tH0Z^Ov_0^z`CKy7#~P3~sy!*I;m$ zgUfL#-!OxF3EX%WZZEFed42n2yO-}#gPRF1)g`@)3~mv)QWvhs;NJAecYwjAjB+pE zhnTqVdQ^gQ>!;5fToX8F&O^m?j?1eIZa%m-UFvbJ!Ig}5AFt^CAur!5aB_!A(-}9$ znA}P3*XIKa?tKiBGgqqY6bB@8?53Zj}dWRX@GvM6DHDPeO zz*V}Ww;K-P^&OMreqZVr1~(TRhVsbfwD0W(w*eeZagoj8E;6{+!MUYZX>bX-LjFFz zlc1B{ID^XohoLjFIoxpuR|Kv!LPh&Qyuob*x5kD0eVp#U@pn2BiMp--g9tJJ}8i$?S z?f~c3Zb?RZ#I>U?&gSIRO>vH&Qf~m~2*6Ihmf|A$-lUJ?4tE^lIB8Q}uYx0=I-6rN zxp6lK@SQUVK0$h;vCf+W@q5$bV2QEmz8huBw`fd%#jlMHjeRqIs z4^WSZcL}jG0N4NSVE(%+AeXU0h>ZdAeHUDi<7n|c!Ti$uUVUEd)t@(k3({Xsxi8r9 z_9{3uab)w#ckcbc((Cb)VEu0~xFG)P|3ENqGdMo)^s2{{p9U-6Q{a|Gyy87hjzeb& za-6>&kgI+$SUtW57vwl^-XsK?F0y&~Wx&sZrFRXu6_M1u{nG!TVBC6e?E%so_;9fD zT@Nlu`37tb#@z)jh@bmE5{$bNT#)+q-V%(vG9cIc(O~`g8gN05%b{C?mG6Oo+|Zu~ zOfMie^s!*$+N*7c9Nk!3CKgls_M=|Gf?_$apnl zd$9544RAsF!JHR@9YdU?+4@F4ak-MHQ0Fi zIk+I>!SX%9+BfvKVD(rEF37ms_k&>Vu`(d{bwIB9@4@`?HMk({yZ9f$&RYZi87#fE z;DYqiq`kq8-|NAx2yh$?_%N7X?gba5d;>lTSYL2=1SntLzk=nvIUqOq<6!Bn4ag;Z z5-h#t0lCiuat)sb%lF-Y+>Cz*OK%6bAoGK9p9M>AYd~)3e}bjAJ|Nfk^I++%49I;Q zkZb-TSibKCPZt&N^(pwvlOZp~QddmZHpMwk1pXcJrGsyV2 zCm?r@Wd+Lj4RAs7oe~O`-VSg<(mN$C7`F*rkn?2*UMdK}Z3@U`bg=?mU+w@GB;Sc$ ztw8gax4;GIFSEJ@%lD0d+^hum_Skcn5C^gI=uU9Gpnrx7>Ew9({Rjl&eQf0X~L-QqYX;)L3<$0OfYjC@PGNAo>8E}HMJjC||BCCD7@|Ge^T1?SdJw;1`p z&+<)W`EEAy{TN(gfPCY7xaa!-(sRm6$;<~w@8Zoso=2#BDgAZey0d(?PqOPv?Ey?s zTTuPm4Q?m69PB5K7>7H{;1Ua?>2+aTy215hTvx{RH@FnWbz__`xIv7g@;l{wr@vm` zG{%u19PSZ=%LbPMJJq)b<8C*&nc!wBt|#NJFu0B2$p4hy0gRhxaNEG8DUSNTQ@*ne zZZ9~hC#82F<3<_WXN;r#o%9YhI59a|K000JKaHWhJ%(xp2t_GYlUY)?W z^9^o3OK%9{N)4`^rFSCZatv-2OK&LSjy1S7j2p(dkio5E9F41vpWnhD!u`B~ap{bs z?>pe!MsSW_G8uP=!EIydWif8K!EFcE1UrqB!x>j=aM@F%`Ho=R6oVVjxRH!I-r#03 zE}L=523G^lIX*@)?mrl;xnG*V;n0`$7|pof8QcnRgHTth?@5gNxxsBLil#S)aW@*= zc5o@MQ+g*eZh^tQ56)?~Qy5odaGx>mM~pkt;1W)==l7Iv4&%BQ+&XYhzPXJ1BTkCk ze;dK2z)tDqF>aH=?PTeVW!#kpw;LRd7nEK;<7y2qVOrGB1&kYSa4C!%$G9U5E}Lhp$5h5WWpIhb(e#QKx7^_RflE>8oyNFogUbfz9GBA=H_qUS zSbD{bJHp_az&Z6OVcZvJOkUp&EWPQB+ih^$!R5gIGx%i&<2D;yLWw2UHxhR`<8Cy# zB5?CndNUb!p}}nj=k%*H7&ph@_JVW#H;Zwn8eGD3TyLp-&t%-O1~(I&(_hYF+yMqx z%DA%`_Yo%h+|M=OQeY>)oWr=+4Q>Uv9L0qhx7FabgLC{+%DCGMZZ9ie8RM24+-Hm{ zXI!QkLGijGJI^D_DAUj61~OR)I@{ zo$6c9xV^Y|<$l=)E=6$-jC zZluADXIu;8`WjpjIOq6iW!z`Dsm1*=A6yFT%55x5VIff=f}{&5SEFxV zw#Qn={k^MRj}&lD`EF(0(*`$)aqAd&nZc!j8xK46zuOo$+u-JdbNcgo#uXae3UDh_ zdbcw!+u#zz(RtGyjO%Z3P2f^gdUrDJKV5XctYX|!%xD^KXJ}ck7jH@@egwp8odmrPb8(bPVryln+Zj8Z=2j|q|CyYD9;AXP) z9$?&;IAQbSya`+i?9^X=%D6WTZWT*!BjX-7xDBj)4>ImngWJNmO^jP&aNAkFKVw{} z!R==0J;b;?gWJovhZ%RY!HKe{Up6z2COq7KDd4hUC;vUdxZlR<+)QvzyKQ0I7K5t+ z=k$X|8F#b6wSy~#o$}qvxP=C{o8|j+#+4Y{UdBDfxDf^?%A@`HamFPW+#qmHeV<_5 z%OTw_+2EY|KFPR^23N$mZH&9r;A$B63&vF$Tste@Q;aJxxK%8@rx|y+!EIpNGmQHR z?Zf-aHgH9-Q@cIOxHkO(>{Q&DN)`7j#x)sSJGeB(?PMIaB~Nc7E8i=O%QCoa;Bv5!%J(Ycjy5<^6|L_sA1;w` zzw_Zz825$`m&Ul?`*1mod(($2V%#5mxKhTw<-;{G?rk5gopHN;xK)gM$A??TxOaWH zjg0%F54VkRfAZmWGVael+-}Cb=fmw~++Tb+Q624n@B46xjQgt(m%_L`K3p2({^rBw zFzy2%u847e_u)zz_YWVgiE;n*;o2Fu*N0ohxDS1}b&UJShug@wfBA6R7)N6*rZ;lj zG{>QxjQhlg+s(L7eYm}h`?n7#W=H$qXFgmawan$cNj=xHunf8{^`AxSfpa;=}D`Tvs1% zFXOuTaH1yK|M04!r~eWehgShTxfI6X6+cfdjd4AFxE#jy^5KdYcYqI9%DCP>TodCC z^x@hWm*~T-VjRs4z53}o#wGc18yT1E!);?+A0KWf;|})Wb~CQ854V?bhxl-!HroH_ z{;ii^5*c@>50}EY{ytn9;|}xTau|2G4_CyvBYe10#trb{nizMa57*AP6d!IC8=6XS;YaP5ps^Wj!8F5QP)$G8k1ZX@F|eYkCm%ktrN zGLEkCy~d&4j2q#@?Pc6ZA5NSb?SI)mTq5H}`EV(W8|}lTG43QEE{Abre7GXUo$SMv zGVT-~u8DC!^5NPUm*c~&VqC5dw~ldnKHNsejrHNSF)rVS+sU{BA8t3}#`$o28F#7= zC+ed8Z@dqe$hZkUTnghR`fzECo8-ggFs{&tD`Fg8>GnK+OBsh(TRpiZ#^IGvPp+MD zcs0|LTg5oM`sm56V;o+|^W-)%uGoj$#yGqx=9%73#?ie{&+(6Oc$LVL+sin-TI0!y z`e^^dD<7U*BIEGtfG3y2IJ^?z$)zz4uLO8*P<2nPlyUgz$u%*q z(T8hiT$2yCigD-paO)V??89wjT#FC4jd86$+)l=|`Ea`#H`j;T%eZ+yoPcu^aewP) zVCMU9iHuv|!=*5eo_%?Z<7tdL--pX#+#(;Yh;bMAaHWh}?87xNZix@q&bW3TZWZG$ z^x@VqZmAEqk#QIKaN8KS%!k{_xQl(b-HcoA!|i3$++u$xZRAq-iO=ExF7p)0w)8f|E=-i5*c@c50}EY8-2Jm#@*z@wLIXjJwT;TgSNdKHNse-R{F}W857++)l>b>BH@2++9B0 zUdG++!wF0>oc_1Lhf8GKJw99tw2(irzsA1;S+n;3T}<_vN8bG9OI4E=9$*~%OASfaNMVbI5IX@kOz>q)$0tf(7QtHHtBRfuFC(d2(UUzTWdiVA|*PGjI z)NY;T_Ngnko7?SQTBXU;^|t9JOpRH z`M&d=-#K&U%$fH^FX6&kv5;5um4^bMh1md#*_>Jm93C7R53Co{$%+~n4IElt&*svB z(V?OH0*OK)_fQ~NT1%w@?;lH#9$p#xAkoBufz;8Xfq{W?F_*0reD9e>(X;rP1<(h7}dZo!UP3TK5 z7IMi_xtwdkX{#AD64PoLTx2Mv=5p(hWBaI>R#ubc3ks9!*she4YpQm$v8xy6MK0ZAA z15&s#SJX9oH>O@*hC!HJo99eck`8^S)kY3yk|*mrgJEtZr>-~*8aR*4P-X`XuGyvQ z0tIW@c))Trp@N>2R|&`r@*lQ?QiNh4U9y)x68{!Vp@?H5N-l6^W5(0pJ0Q zKDoF{U8UqWlozv3O|_gf9Li;0^2vOmTuG+R4nT7(t0nBF>gK~Pkfm8}jW74D(>8%E zlnATn=={dGvXWX+++4dg5&?bR@?=(crZgUrxMontM=V>e-`&;mk#N->-8hlUsZzGs zdakm?@p7e<&964s5cP{PUrt}huc>RX=wxetHr8g;ToERM?C+;$$F`o&Rvhl{T$NHQ zw|%8%?9y>XbIzAe5P-oWGjI#_`)ka{(xq7Y5CddGtq|Oxz4x?(r zw_GzYR|3@Gz}9%IGm>+gSa&VbCd2SNk*eFEoWj8!!C_=lGu^eHVQL38v`w@Ovr1bj zb(fu*U76{9z<8{1dOqYZkzi!du6gQl%en`7vQVhN05Mr?stT>i;hf3G)x28DI^0eh zO5t=Vxw-~Z5lMXO*G!!WiHy$Agq0~ZRY*HLoHdlX*-*F*X_|%mPaE8voN9-YQx1cS zhRP+8DXB?^X){-jCJUvsT3RT;fZ1WV=*kVed4?Ca%6zE+Q;G$r@u^E!PA{}v2d_Q5 z;mXa_Oc)=W<1oF@Qo*#=a3QoDjYJ|xhDMa(!%DqzWv!kFU8$7}ymeO{p1)m{3%Y@k zX*TIFYwX&|Mz&O0Pv(@8!^Z^;dvYgA$|?bs$aayUHe zJTvFAxXn~Ccl4QQu3dSRPpa9~%yOZmq>`yjE4Op(PVuD@mY^J;35^^c$K!StW&(yn zXLD^!;BpQonRAZwm5tYqS~=gYtgd9rZEJ%o`3)tLY-wm@sn}d0nO2sQxn$mHV!rXB zTTA0oG`qKh&H0j7TDuQgGK`6%4(UIo#>8O@iRFC5GK*3xH}SfOrxCzxlD?d<-Q_N3 zMTV7kZLeHDlCswCw7&(}MIvuSQ?-p~OD+oAm|$H`D+9jz4UW}N>w`-dapB9uwzapM z3TtI+yo7B0lFz4=VhP?Jw=0RoWL|0ey==XbZRs)3QcdSF*^0VcNS0c8l+_m4wsMW@ z9^~a@xs^c#E`@CQCIGKnwP(;4S^@Yt8A-J4zR_~6OZGFx@! zkmM>m85UUJ{Fkx@(@blMwi3EtU=`lg4cIN3Hs15(H_8>qWwpAp=IkN{Pp(?q5WF9- zqzq(Pw^NeKI5|ic+*@qeD>KW%7kE(`q$Kj@{eRy4FJA;gR#lEtzS? z0rOe?X-n&_wRM#3@?&ijN<3kmi>{yf`pKc+>eNav_c4!4Gwu7IhK%7l6DBZ(ym6^u zpBJ63Ss1nfY^RFd#KZzNmrf%z+#0JEdp8ul?JdHk2kjfI#;WBs|Mk}LdKrhRHgogX*xfT+IUy@lzfsG}GhG#uO_|em2qod;^jirZu-qu*C=Bko~!jJHj@T~P- zTQ}!oXgNF^kH(uzw>%qOY(Au{-wn=N=g8dW0Ae?N$frZo?MRCZ?Y%92U^QO02(Mp~ z!c$YT`Q!ZI(#%q_loh_l>)Xg371o8@y6kdTGqE_63O2TxVr7q=t3Ou19i4fM$no@C7`5Om`il5kR(^O{$T%s(^BGJ)H&A z1MdA+Q3{Q1#-kj;-5!s_9*SmUj2_Z5xcxXftkj-XYkC;z8JQD+GOIbcw251FDX&9i94wTd!d`_+oP_;ZfI(j6T zJaSk@3>6w2Ay_CF3DiI9#G9&#$=ONh zATy7i49{q`#uq2rXCsga`T!0&$Jwtb9z+L3noU}}N+LQNi6=s{^T!xS(a`wd5iAWo z-HY)=G<+hmz-KocI!Q&GDwqu=X0-VN76OXQCT+3kiHO30XP}Q}X~LNXcD#5h8lPKG z7Ei_(=drvZ@XX9~c5|vM#`t`ck5Nx~Y`!|>^QUK76|f4%wRa1PV5{Ycb-@@tO#HJb zAX8dNFN99UL*Ybp?xX^k1B($Q9(^DDn~xrY$sH_r8W3j3&9E@L8l6+1oa3S6kvLyr z)1ldD>`{2!gwK6Ud#$PPb_6Rl z;osSFQR?}))boVY^9iZvlGO90)bo_o^GV77wB-Mk%iF2V6u=a-Kg@$KHKxc6{z!=YvSItTvNNnU^B zPdORU;jFSG$Q^>*Nq&_J-vQwf$C7OwL?VcD%eD?cyF;9AwsnwB%5TbK0_j2iW48H# z1@RM1fW43Ok`Gzr9`cAq_7lXt#3-;X_DB*zTwIi~KK4i*1aZAl#xmL?b&@gIvuzKw z*;|+Zdz3Hh_Sk+8N<9*3gK2eneN~}fMUz1|ksYMi zb+F1&DMOC~qj~spyHL8I;1?O9MM+(SM`*RAoP)*Hs-sp5TE4JG<3|J@_#%f4LeHUW ztf+ctMYx#p#R)Fc%c;=urOV2>4FflW$MB|~2 zv0x-PADjxF2u=p$!3QI=!Bf-o+0kI+Ok!$y9ECXin+*l$Bf-!^v5}F**x2x5Y-Bii z=Aqc|a4-&M;&3JoXYgwZ_~qHjR!v#Pn-y!n9{@tL7a&N=WuKlj7)}(1Q#NY z90}sM@klTdnv8CY@P%(v?OfFeRc@!D)y*kvYcmK9z!=%vKJHm&wfWa`w&02>5;_U3 zKB*>`v&1(AhvAXI;UUt=Lm!eZLn7Tb^~`RQdb@Y~_DK7rTYdX|xA|`O-QhdnyGuIg z3;K3}3uqt22NxUJgO|Lk?bpEyjqy6h4f_Xnj51vEbUP3KdAo-|=KFtU_ddZ6Gl_i> z+nC)EIKlh-S&*@hVjHvjAK?U_83Yf-zK3n>_~+pSZ&v~NmrpP&Q+Kamw?9S*+Om!L z5bd4;yT_Oj?49iVv+nFJIoN$3e6zgM=%4_XATlg#tYXYBmM5l}=geK2)B0xUVrh7^ zgKn0b66`XZT?gox-I!okB8$`0_ z+JD6tz;m77CD)cf#g7MlTRi^7di&Q9C-#+MKH0N{-{+V7RnHcFc((9gl>8r;{7*>! zPe}etlK)A`|CHo!$Fs#&#R)?>y200E&0-znTMP~DICYew9n%wl;F~N}=$DN6T$oI! zVd$2Fuk4jdL0QkI)s<{sO=}O0be$=nDJyHqVi8|vz!+_re&;%X510y0k--CG`53@L z!-Rkxl<*3m3&T)lV+`gT6d1RF6?}CIZ>QRXam?O-uyr6Z-!VXBFo48Wvc~``Ev5F7 zD83j&#AqC1mf@y~cz0*!R@4~WNLwiDWO+?5>Tz1sCRNS)Ez(1(=H8SUGu8aOu;u-O zt%ZQ(+;D&vfQAP=q-uOk;ig(>DSJrOCZf7oAo?N-?SzL^jrjDmENYb%ylBg=xBzzM zyAnsI)LC==25r$sV%p)O4)k{IFKd|AL#j4P!hkbLC)r-JfvzJ z>{|AaswuLyhg4l*$k}zU%#03)fk@NxGXiUC)9mjQRY4oWkoJ(OUEv8+a7PMiUGv*d zt}=|zV?Cs5N@-Cxf&I7=VOV({QZ&!F(Axv;&*2SI;#Adq~xc zk;D#w(}cO^Mn4`>bv1-IMY#5ms&yJwo1V!-szx+!dD=s&MgTLrzJ}cr80@%*RBhb2 zSkd4cZx5;Z>_An)cu3Xug(7=M)!N`x_K>QpXir$L64!wsWDlv@W?-kc9}DE84tz~l zHVZ&cjSYP)UOl90yM-}aU+=PZJfv#xfLz9UR)kh^%)PT z8m?T{=-?G8cUZ;iTm3FpuogrQsk#QfS9Mv-9#VBUGNr?DX{gJo+`7P~DYQY$m*9Yc z1i|U|;54A@4%5rxg9{D!G!LoTL#n2&ihZAExue!?i!2oTLb0{b9#S>pZS#oN9#S=8 zU{@{La^EhkTPsuh{pL#noxhuvDV28&c*g6JVtvthPn;6iUxMwxp^ z)pmsh6E_-dfNa1`yS*jb1oe=r-4-4j2N@5VCL|*_yHTS%Fz}<@#%Kiakg7eT>V@Nx zgyO!*X;{Y;dc#Ai*6uO*AWau8cu3XI1GR!O?IBfrNY#pmRLu~}HJoM-saiutH}6p# z@U(|iZ6HFsW65n>x&&h~+ ze6ubiCLdxJ@8=kfWSEVk-YP46G5O0gU6boZJEBW7T(&1x}Bc%SSD8FWCh$p2G6l1L^r& z*qgFMUeRSN55!o0H>3ykn%qg&^zc|md!#P%671QA7|LjCZm+*Vv5)~olVTwQm?f0~ zppwcvbQ!==sSHl3{tjKfRhJLwG6G;WgQZ*_?wA5xvZp2`TL#_~jXI^YUIgUJ0>HwZ zuK+Ty)oxV<-GvmadPx=55k|RGIS*o|00=lcR@IM~6m1r7SF*0RUzfc9B!@8Ml_h<4&N?H2|W;%5tjIpA=B& z+D-56lMAk0SzxX0FOJ~G5Mq^YunVLCAZm8GvX?zP9A%0G)8IClOD8KyI3|E`9ZEs> zp@UK*M6(MxY6eD)P}B%SjVSQM2i@X+a#yFc51n-B;MRMj+X1cmb~wc$RZ9pRjP^UN z{UV&LvHdTgV|^}~jlmE5YqqiD{|F~|JDMqG1bb$OIQ+cb!yudYVAJlSg54Cz&_x>? z^S20Rcz*ydY{AQBcK7Ob%t0Cs@IJ{l^nsgb_ZpmYV;2JlZtPxlX*UMujcE194`v41@ZA>=?CqQLvuL6$q1lq!xJK=}^;Fd}5h98fEO#q)6 z&toIR`a?TE{6xDx&JIT?PIdv#4*fXU4RLn0aH}UcyIQ!_^I&%c;$s^t7ZJC5R~+!h z%^{dkwrCHhi!A(S00{hJOn^P}Cl4PUrZCj{KLfY=2w+$b4S~-151_h%z{ueTfnpA~ z`nc5<1a*f2D%K?-hoB7yiHKX>_i}Gc>hFBrPu}?Fe|dxL@l2n7M%$A>9}c@n-^<<9 z-d>CPCoXqRcL&IGbJrg!cOE4DzL(H5IdtHPbh+;p-wVD>|I)>$U%UvK7f>TzM&B$Q zR=?FLW9gu{+EL#jAEexO75rSmAEuCyCHQ$*+dsLSI(&b=$EH3RzIQvhgRoy?8@)lk zMLa$aKqB5M9v?SxZxy~d-fNcN$6vQwQO^O0gKan#(aSot_p#aDy&ns0fA3zcmu><3 z`(GE%I<6K$h7~r_Rmv&=%2SZ|)cPQ>xw?W}KN6Zcm&vz;SN;}4t~+PHr5wGD5ZG(i zvIoYl0<9kR*4p@Xmq$>pZy{hTHynV5Z!VMv#%}#~g|9fFTBzuOvDX3^&z;K_We<$q z17ptt328ZJ-z71S@!DDsjGdK}4bZp;#_oZ!YZSinG7Q4(Mj%LNq?>qP>>e0<%8IAX zp4uGRPAR#jLsnDFO(AeCv`!9lhnFl( zI+Ks9d9{>v;5KQSBAB}{0?#$Gvp7|@i@$l*eMCA(U$*Z@~vGmqx05uB@Q0cuLOkJD?~ zwR_FHVa$6iZFYfKg(KdTGCQWsKIkefHp#YopIYbjX|D{3h(jJ1UZR1L+d;m~U#tsv@_E~N!Oa(pT}*MhTDCM&#VYb-G|JnLml z=qm2rNL_yvWU=9*wOz?tH!c>6;d3-ra$;x?jNJochbQo2MlB_CW!Z!W2B7OETb2jL zZnA$^(X1yU@mOPpY5-wlP}u`xx0Z(o#$J}|-Y<+IGqKd0Y=fo)T+-PHrA>q8Mla+x zp+*2mSaH2#eO#_lLSi_1wU{j^%j=a&A>Vl19vFKzm#rX^M=6_Mg<@P;5nd+Ls0ubP zab0&tfM$no2DZA}nl=J>VC)_ky9dUO&(#K?di`rigQG7NN)??N%?Rs(u|w&3VC(}^ z%0eQd1Yoa(;_=8rLYa*p2ayN1peWLcGCLUoD=JJy7zlSf7CIHt4W{Q86~xJmoJ{am z^K;PZ7PV80@yVIFctV*=%tRI-8r>0^L{BoKgobF%Poy%#g+!RTPRz~4!ZV@hNu{v- zAvFc7N0>{cZl`=Sx%4nf5M`d1ieJg>w3gaMXYygcoS%}LiLDX zs%@H#P`UTThMot zuUPawg1(3Rf<^Ba^nUV$MZZnZZzEYw?*mlYd5gT0j9cVg5TcMbJ zWDofg$ao5?4YBGsEV4x2qstmLeFynnC_l8vHoXVR?;pWG%GibxtNzb)8L;D79VG-Y z|L=l$(GU8gSpB!?*!%!YOl83A&!HY7r}BPXhCo!lPnQAonacO;@;h|-UAla?E<>iM zzdLn#K$q{)WylQG_d}%3a08UooQM<;kIw+?e=fU{MQHLWbvBeQ1Z{P~PsFVAlud(2nQp z09p%+-T%$S+XFfl@0eh>11FUG^{V5n^I7X&*NFOKn@?8Z1de7beAo8s(t)UZo% zcF0lU60cE8No;WHGoL;5keB#iAhz|P9A zrl~|8lkc7ZAJ|azjkRIigTEp>|M~|Bd4dVBXLkIcaeZ+0fw6j#o`u1|HEBa>d@d1vuqBFvw+Cs%V4jBtlGwH|Z`zU!fF{#X+3C~35mB{Sr(c$rNT##x2 zhSpf=q1Ce6n)QepJfenF#)hHKeQPV?r%|#34vN8-z3yzkcZZvj*EX@+W(EyAX z1dC~>FZZp}Hi0da2*Ux4&Tot>@a9^93^tcDEfM(5-egwz=EbhhsF4x$5px7STQFBG%s~Ee= z@`xI&7(4^%ZTZ}#-UyaBX(Gi_f;)2v!{c*WCDVopxAAuT6Q zIj})Bl$1mU7fH8}oXJ87K2%zO#nVp1MOW$Zh#EYihIQ-UrbZv(5j6k;JnP~-q6Uws z!C_|3Ro81lJobnhJfenL{C2FIOWSzEMmm8O zhB=n>8Po)AcPOvq;VZ%#6Nk-ZoVw+F%Q(Ham5HYjcti~vbDIX7Zr_6VN-1lvkIM2^ zG*#P(w&bF)jj343Z83QQD?BJgkElT@mI~(`-V!w4g%sgy<+hU!AqrjFdSs8NfvZ)I zsKFy@(5EYHU#xjV4b~aO8Vm`RF;WdXkEp@;I3^6ZWRWu($3(n(m6-m)g{5GHk1#}@ z`)W0V(lqeNoI%jRM6eb_kEnrPJ6N}@Wsj)ABWm!78U*Nc3;Tpe)DW-Lz1RMFviXp* zem6LOz8yZ~)1m41_&IHT+b8s}wM)aylMJiz82v$8(#82R=@hokbJe1)Hk5;zZv679 z$+VlWsPJ8=5>GT+TXyT1>gJJw-Zz$Z7E1Pr8Y&lPA;=k^uXT&h%wKYrqGX={won^v zy`xe9G|zVVX?MDqKbF`g(`oW7wCsST$gQIWFE&^;|An%E|R~w&1pPI|P?Q zC&rGB15~&3)3kjeRUpt&@Dl;%^%n=VatcxL=nMBM-R}-pT0^ zS@3p?UJ~>Y>C^RyJ%?Ng*6^k?#Qj8W0=8)~L#EYmK|25gP)uK*2j~QBf2%ABatE2> z?2#+s7a1@eMhsa0Pja#kP&*$58BbyUkvo84=4!G;I&?jzbdS_QrolhjV;LiNz;)QO z4YB-N#qLL3%3i>*M=pZi0~*G@beE1{4kZ&Yc_V+p@8}iMZ#+TM&E>u%b`e z0-rBKFVarn^S$7&v)!2IKMzi^e`a@LtbaeEeiyxkFynGW^r_!ENN!yq%? zyd8$;{Y`;<2o3a&`4cg~vA@Q9A=}UgZlc{aIOoPL0S?^Q{Q=n7VSAS$9+n0;r1w*n zc9hxihv1mEn}K`ZkPXH*HX2YF+xa=boQ4yKmy8(I=nwCCSWi4A_S27OdWJWRc5vGx zcMEnef*poOJ04?Ow7bmNVf{JzdzG`}F}6j2S2;UO7xO1#KVJj8{{VWnu`=5YCpy?k z*gpx_J2YMd3@r|2iKsWsAjf=a<4_+-^`TpGJu6)1nxlp%ni5;Wu z&~)(?Oy|RTx;w9tYa{@%!>{=A)0fdEsHN}Ffh+#YP$E#C{Zao?zwV#x4t2kJgY5PN z@0{K7PD}&&?|c^)Z;TP&-Q*yKUpnyBU+;O~^>6t4pYB50*Z&6+?(ug%@azp3Y6c*! zAC{i`+IKp9UC(ttC%uHa4w_FN_aD#tFGJdBnz4*&da=M>{v@1#_QpN}o|5D_ANZ1d zozG#23@tz2TSxR&D9auQL7>cO-XXu6FO%RWFW)omduP{|x}Jyd)4scX&v!oGd64w) zpC-?vFM1Zv`R?vK*wqi==~>_N64-Yf$Fm*A*|h^N|KLXj=^H(lrNHJZ`+rT#$)EpS z*9%ZG&taGj>b(cNqi;;lCZuQJJ8#T={PNr;+4k4p+5O&~zj){L)6+fEe?0wLuajN- zul&&sLTlyO87TG3GuNM9`q~XbK0O2V@-Uov^;7TN_PUQi=0Wv~N?!0UJwEgJiHYz1%)#3-6Lt z^J^E$=AV7#=V&=~ywG_l`1QUQF8|=-AVNS4Tet_|N1+-`hM>_zP>|K6L&rL z;~#8h!hK1fy#LBl^y^DY(cgt!Y`fFHbl>#Efd9%;|Jc?2-}2w*zcSP>U+w*t@4k0k zl|bt2KXkPd^nw21)q~gi;LJq-JFW)c%zXbHS8u!aYd;{5`>#CLfAiIC-?|9eVt?P& zmmvrKD;N8>U)=`!iv|Cc7yG;5EP4!!64yS{YKj4!i$bH^^<72J>RdH_QF%)!U6-}NQwTJ)~> zT)+KG9htq8k6*t9_tz(s>tFwm|9Ric)$d6C6B%qJH(lEe+MX|wE4!ihdi?r5U-}Bv zuk`g^=>L36*hV_8?w=tUXeYE4V3@AUXQp5I_U7k+w*vYf+Bd-^{K2mD@q%18Sx z)&~UjzTg4aV}F%{-$giHf<5*XzXbN!ul2o*zF+xv-vsQhSnsuXNs8MNocL+S!S94T zzS;T2F@+fCR$%Yrn2Bx3i2>OAm!!}7ruLGr{^=6PeBEwE{QFqsu*W$HJ$}c$`+a`N z-{J4{clo>hJ$}D`o4?n;-M_=X(|=L&e_ZlEA^ATc`7cTSCnf(=lK+#E|7pqpDarq7 z$^RM2|BU2+R`P#V@_!D-j4-WXY<6|L75NPsF%t3xI1cT7>{92G9Zx}-hxS%xdiOpS z+AhJ#CD3hk*+0Og<$X{dlY7gTwms>8s^^p4Pj`K)^V1!lp{Xi$-0RzW4s73yG#%p7 z^b{P2_Wsi8t2WpZ!jL%n-{ZgTs=-k*Du(!*aL8JZrWzTTAb;Nu4hOel}X zv89}UbnoMi@xK+<$WK$8_Q^(E40OD zRNOp%l$Q8Wv`1W^?$}sS*8uS6*h-<4QhP}h7heSs8wS9O%W&bXWOM3AqC;yl$(G9e zt>s41a@$e{-uApGG>?EQG>|H;9}6Rx6I5qddp4P|2$Z%GsS0xXSM6e6xN+G+;dkuk$ZoeVLq5BoA?T3Jn&FDOi^V{0IT zyS0-;^HKM<3D>467|Il^-vt=0gXKjwQY-6gXkEK!Yi>PG6ps_d<3zFTgN=);EOMZT zvi((8BfPdIziu!(9@rW#lV;+kOOAC~n1NC5j}t|!0DgeTwK3XQ zGUQ0)?t6PQ!pbp0p!_e z=K$(ui8eBi6U7P}Zj`LYiQ;jh@MJl5c=8@6O7+u+aRJG8CFZVEa}FtcoG2bA3ddf+ z2wFT&6z;my5L`V@6ps_d<3wqSc+2BN@i4 z{D6;>5r-9D4LGPmEH>7GnNDgh|AOUoahONP|IvxnZuRD+!%K9s+tF^>6C&i z@z)e>C3L;O>RK{2V7F-6%+^M^QV=jAMPCxeF zYwuh4y)SECI_=`01K!57$BE)`qIjGr9w&;%Kwzw%m61^*JUb?b zXXDYh<-RHOdOWVScFaa8@@#mq`H&`mNIQIZoG9#z40bQ6U2kUT^Xx4gYYD9LX-mD> za=BDJVYqK|4c!lGl!4tkrn;$MlpKwf3=8FPqGUZz6nzb0b<4E061EPLaY9ye?i84AmKIXQao8``NvW$%$X({~Cp`$H?*L(5sqo;u#W_+Z+ zCyf?^B1_;m<8A}sd$~qz-SUi8v2-jX=3G1l*aoAwrN$E}W0W*(ONrJ!xM4D^NfM46q80DIDu zLJwf_1}1J4>_p+vh=yX+DhAv&;S-SsWhxR2J*uD(KQ?M6b2=7^&uGb- z7&o&iJeMyhX%*-$(~5>Upk&l!8c69t1*3`zyh`Mu%Qe6>`2QWiJ2f|-AWMSWA;_KN z|AFwIHXL*c`Yx)!-OzUl`ffq)q4tO^sBJxh-Y>}81i6=nM=VKg>lO6dsU9HA^liJK z-yz613Gz-F9`PZyZKt5$MgG!Ko_&J6Tafn%@DYj2to&$Uf!|^e7{~rM5wP!;I(~a^6_Ocai^M(RT~_Zt_KozDLmakV_W5U(oxB zV$p9C^xMd^Mc*svd&xU2`t5>#JNcnW;{)ZtL(uOae`(R*BqyU5S$_7l*KIsj?WTHbx+Q_LUeeW1^v4963&L-~Wc9-CnY*)4?M zO^$PVALv86j98x?z+_;JZx4Au*JB!es0Ud)*5n?L@mj$j>TkdS#?9n!!vSL5GWjpy z0P!Q4{QGc#t)9vMGal%hkK96@x5&4Wk67gWWXU4mMy4(D?c@QAdakfO2UD-E2a$3x{RsLx z)FaL&ax(p2AhYWcG?}e-VHKG=|J@_ar%Rx=iGtj^*0b_`7QuZo`!ud>{n2Jk`SyfJpUZ* zrS}r@0`9|FyX=L=hnyz8=LrEW1tMJ{B!K%#tzGv5u?o<1k>1C&Yq$4to#X2X@QLRy zYJ4%hz_l@k@&!VcaQ{)A%M0Quf{cE#9iboUZv!}5P=*Gdz&#j!0QcZ$3HKK@o|oQ_ z69Q3@UikMk?mt1uXK@ed_&2zRc)kF8%nz0i#)JJEhNtO+@IjOz{QbCxZ~@#G2pQM+ zF@3*`d$<`x5~=hA-(Jfh1V)a5~4{#ji$5uDVLlF{}Ah}d%3!3+%674}M5q4uygE?-_zOU@Q*etk_XB`d0} ziJDI?!!q4Wb~U4viz<+Oqgz|k<@K_Hgk6rxG=RQZ)w*}g6rIm2trxZ6gGebim@R#n z4Ay0)OD8KyG6+jp%N6Z#xm+e7`<@FUP zdS#^qFz5k?Q6*D?XF?@k0G!PWTr<_^^=Ny9QZJKpl&YPAjE*$U~s>$W7vZk)3iWex` zVQ7AGWFFQH7c)kgBMD+?W^!0KO{+V-mgL*P)NE)(iC3VNtc~*LsjXQ61e*n~H;5I7 zD6t|{r<9SyM~|k)9~`bCRdlwp5-QfRb0$+9Jpx3JxaMcIR8$7j>hk(3T;j!lJPXai{X+8W%Q2sQzB7gEaE zkErwv_SA}oGC|hiBM?P9foelETp7XB*^;U;Z_*ZHoL@--Vmx%QwExFW+%Qz&qJchV zmA^p#bi=D#=y2;Rl1z2+}_xq^0Iq#Umx19UYk-JAd9F zCB>e4(3X%CpNHB>ND7Y>q_eBL$G@$2`;MD-?&{mUr``0VWEVWlz+;fXAqtNJ^mz_; zbi-#m+&Tn1c#N>M`yn{v{lVji;T!!hfA19Rra*TY4fKuKbqjXaK_6sBuxEC!33mHI z#^*G)vE#pk6QDBEbO40&%n0_(->(b)o(Gxf(46^uRYIB;(bK7WB$GgcKew# z*fW3k!ZG?|+dqI^g$b}{I?-;a+nwDvUE0m`5OUE)yng_8SVwGgO5YR|ikp0V1?-+- z&S3B856EqwcVYJ$*gfaME(4Px7hTwW+ofFw2z1@#_ggOQ=6AUB_f@d_Wt)72pdeXU zqB?Vv+2&AY?eB`|kw1 z{b@5^#+8ie!#f^(QYC?dljOmkW6mcVWT&Y>OlGoA25e`E0D{k;fwSYBwi z3x3S*Zo%#{XNPa@oa|oZ?Do~LyUN+!T*K}fXLm~tyG_pS)*5z1HS>%8U?=>rT*UnL zadyZB?PM3=>~61NH^kY&RHviA3C`|74ZC^H4yH;S{Vj2Jch#^fa&|D)>gewxXBVhp z_Z--vJ_x^l&Q9djz6^GEa2GUOj&$1%|2y(CYCqAq>eKNHH3`?|l?6Yb3$-0YNkmq>qTDS9BZwESht7)>4a zeV1I*Y@>IDme9T%>?aL-(H4F8z5EnqG$z5v1Hi95@kXFiXMpzg`+JaM*2i%`hv+dm z^rNeg!lJ3gBaInbPq`inq$Sj8{Lf5>`)6--PLSvP!DnxDP56L2x|?WB(Q}*E0>Gpk zBK_AWPxUrn>Y zk2}Bj#N@7Td@&<&a?dyZKGVU;yZ(G==Aote8~s>AZ|uINiM|T^Mus%3909j)bpg&^OV%n3g_!jW1KMLtt#8C;I_s41l#@q z4sRApseT9>Pj}RBDW4NYKzw?vF8?JW3EQrv=fA&VFO%>~ zVuvqM&zbLrEw9H03y>H$oUD=M{M;FM_G+On-a<}R$K1D+p;St1S}Q}eX@LmUe-u85 z87LQX^z9sdVF67AHLLmc0PM7dv~Po&_qbbCs2T2?6$7h?CtR#=A#hJN9Ds&zE|kaJ zY6U#wD^92uDpD%X6ud`Aurce0bGDUV*M}A8rZFFOpUyYsp@jxy;Wo{k%K{Z?DZ9~J zW3=<-akoZ7iN%G85<4B8cWh1Y9a~G}v^0E+q_l<)kGs|Op1?5nJnmL&m+M?Eav~Co zCghpO(cvNc9;HUu#mU&*ndU;t^Yil#AxjsEl>)|Uuh&4nl(XuEdit6$hAZ%JqJ1Z2 z@5a>2%PCjY9og;$&+=R!Kk#7Q&$|uJ)B2o2v9aPL*Uvc{P@?& zqoHq^dvz67QsygaQYSKX$f{#}wQI}_Mj5v}?pFFu^#Bs1)h%eP#K2Nc7tUXR$K?h> z7-1U-Q;VNSrtLn%b7N~@wi*Ly7RbO&)RkQYA2c(W;Q}sY9*tV;N3`yjE4OnCMO}O*G;(+xOS4_M_qbavkC!z@ww8)m$!`FDN=ri{i@#g}urHRA zxn$nyt%1v{pKF51FxswWVz8CA-62PRx|P0RRe}KF+``3elm?f08iB{%>T$Pv+^uKp z5kY(0t?)_$S7x`+2c64gE9!C~S#nqb;_80kakrYR?b=g03@knF)?{U!&bk}KuO4?R zds`JY@UXe3U>hn_0Y2NxA88rr*aR+B&Rgd#>}?La@N?Mq@z}v1a6wqt%+;{-xLZB$ zR*$=trxCMUjl%nJ?rSTTW^UP7IL~nT3KJO4snB^SPrD&(;iG^6j0dfuj8If3{l#~4 z>15H$FdOTRF2*6<_AkiX6cr=^mWbp9M)8J10>4aIDV7SbjF^4{$lXO+@FOEuRx|aX zWk*hBvPJ7$L1T%b;f-6QYc?jnf|@H@w(O;`yt7b@eYLgFvd7(O{cg13PQ|DXs~?WD zw8;{C9jeY^eHF3xnHUyr-h<8I{# zEgpBPwp_^d*b%0c=sa6l_PAR|N5`z+HP+~d%yQ$nS3T}l?QT$OkG?nx=4Xl;O z)~QgKBw)Xsjl>h7S>WY7JaT00@aW;8@xdd*CL88rTw}}R2{yx_lT<{~hS^YJ23S5} zZk|zcMn{0ZBL3*fuuh_>k!DhwQ1+$(t@UX_8d5)AJQa=4Ehvj8Djr(1b-%aG7(u=SOiW`El+xM zT1w3*AX79{Vj*-g9ttO-b0?KY79)!hB_4er`~%)n0IC84R6dK0do+Rc8&J;i(D6uI zbE6f?bZ9mjdlZ>Y0VmVQ4rbk&nuSO#5{knjMOJDC;pllF9OX`$PU4jCRGHS2t*6A} zZe`VDDK!MyA0F9y?$&KR44Do0K4O(6LGBRbPC@Pxj5%%VB|k#2Mq}G9$U6l2R`Pky9=TJW)MdoVL+;d%b9yYVb&FmS z^b$F%>v4zNsn+lvM#>P|yMrP>Yo|2XM3UF!T~+D(!!E-G1--V)60yo1^xFjeHgd|M z?-lgDsObteIj?Ks>>jP+({nMWy}-G{|t^ye_aH*PftKoY~z zaS!qQHtr#wui_r!`4ilqA>_|-59#>}+ylqsw{`h@xQFong!>QBu9frx2W2mmfA7x{ zg6)--kG{urO8|nN!#x1$Q~7pX1|WPY13*001CTwHkLdEdbor<*-=oV9>GHk0{BB*o zPnV&PslR|O16cx<@7Cp?(d7Y1)F6zE2a^>babI4qsAV8stduIrW!Puf5n!Y8TxUdM zoMdl1G_E}*T{xFlGKIofQEkB+k^J+c~9CnkCCoJ@H5QJw(q{Ve& zah^ZN7!yav6(`tVC8dmyA02&gY~`rPpx8ht3!`E~;hY&3N8Zl-hUHWeuK$%}ssdjI zZ6tH+&|fAufPjz^!k$|P240xyMWa%glq+kaBP%0XGgtD!0}DihDZQa$UE(DLIM529 zu9Wl(Ok*(w{ORO+uA(p_p1_dnjOew;^}C$P+FRm92RwwvHEq@M1gXwO8bzw3o^{Ba zf!SAj)P9j*=%Lui$YN}4cri9I96a+-YNno2W>;5u$$49t$vC-e7vaLmVxV`M)X=$oYP?-t^PVXWZ;O_<#;z%lO+hT-G^G|)E|?*))~ zyT?Gbv-=mp?j?{}TySU{!()KO->-oDO*GIq7B7|;AMZsFknf9a%fnx;L`44NYEu0@xBUnZsHw- zIT|;1FS)ck0FBg*zvo=qbwZ^*ZIj=>=E@w^&ww4PE0o#sH{qDoHJ*PC?9%Y;#x|z= z6F9-z3hJ&W2nj$M?}y{}zz_ZP!4IDqd2Y0Q@VtlD8$7O28?;0D=i$fO9pLQnI%an3 zf?bfagQOaE@R(`w_W;vNioZT&)KP-3X0*vh+!0vslal%=4C~}@n!~DSxY$*E1>~IhMitPM?O30H;fIYL5 zM}~mi%-q;(vQa0_v%@2Y-EyA&GR%R%W^kSb$ejY`Sx*4@$TnYo_VTXjF3Ma*fE{dL zq665$9ss^DdBXS3XKxHH9m@JHbpOcrdhh2+ruTnBrYm3nOOz)|V-O?HBexjxigi5S z3CH`EveSpCzWXJ#?tb3?e9!aUFKv5X3#;i4UFeL4ZUiW&*-gMGw)qN8FDbr!({v|I z&AyrEZ*;y&?%w_0c}P#kwMP&9@vr;e)$!*eH}>{@eDa^a;X9a|4$yeC|5CrUCx?D` zRXaL#5n}|tHr+Rk0dm~|Oo|7{5tzFw0te_d-x4TzE~KAEt}DD|-|T#1Un|DR^Gvmi ze<=X*u6+b z3pMbzV11%_ZYdk7pD?Z`%(2Jt7X=OE8zMwFv zj;#T|@77KZ%}3qaCS04QYT)y+ym$;xR%{#Ra`70R*6dpzN2KI2JXu?l(G`?MMkrBs zC|Z+!M_`1i34YB*OL6%;Sh49apJ>Ku108OEr>Pml@hqcK0J3F3T#s+PdU&?HdJegOi4|)0*gIaD5cfX0<5if zdRlOm9*xXJnYTrIY^;@s9bagdrYL|sh9|qJZ?2g+6YE*1kJQTf7RHhmS1Xya z!&GeJ$?_PU940Mno^#n)+)^2KBuVY6Xgl8?!xMZ5ngV7`*1ZcQI*cKETNOqy#xsg_BFcsc$pW6Jz{{?=xmb866g{Z`AdaPd z+649(p3cZ|dQH11slzhxQt9Rm7qfFA=#X$|mj+hVt#h4Qp?KkKKSH?pzuB-@aDQdW3w^8c^x0?X$ zVJ_StIj2E9Dkzv9-mk(;DK^_!<@>-NE03<1+nZupgL zgEdQYgi-1oN6|2H#MGOCaE=|HQkw{`6D>6#ve~Tb5$n09Y4;eOJccKO0*H>>fZN7n zcruxgJccK14NxA6LYoDp<_0u&nBfn@OBsViD;9|W3mBYWZ*h!akzoQXS7@*ppG3|o zWhMkqrBjxdJlaGv7a$%Bor=& zW20s=r(>bGPAq19xnv~Ucvr>F=x-0Up5e*D*8>QWR#_6{4nY?9fq?(#7QmE6tUPTK z_<#UO8TE)Kr)>fs5TN-YzmU241$mnw?h_2+h+eB*-1)Yn(mu zG2P3_$j7volaYVPs_!BUmZt|MNe-HT*2G%#^(|J*lKO@K@ zzt6Iue^ihs1o?hJzC)0A3-XUx;$V;I`zt}_AxlyJ5~sK0`$62}UI0rT!u>G<=%%m- z-Wd2Jy$=&|2KPq^0mxd?JFfA`^d8pmqI&_j_#&R404!(NOLuEn>V`kyuYn+>_uaZb za6W_bgM@;_GJpkB8TfFh{!U%K zUzhLDW#HGL`giE^1G?M~k+jZ>0}y;l1&B?Qa&oPhQ$=1JR8wY#`m{BvLcUx{Co4%Z zxLhvtR1QKMz$F3S&a8M|js}6NWNLUEg*g114F%`h&vmd6c|;&Qh-H_9!3FihK)_K629u>V zm?knwW(0lM;$x=9z%;(jd&J%+QBb=2m232qd!vk#ye5iH`iAAU@ z?F%F!R_&zW45?!n;|nl7Sb;u)=jHIw%F&^tBdW;rQrFhP?&8AQnbT!>3{r>$tgEG> z!ZS$)hliasN1POg3ATB9N#O)s>Ou-HE%OS|E;j8vuvs;Az3^8p$7o_)v2UNN1UYdv zLXhfb3A}yM{x)SZfm$B4Y^*Q=_Dm<*z3S3#3?g#l?^J#a1QP8nqhW#!!d97BG_R(XopXLPIi|$JA5*9vU`=Y+fl>r zDrZ-V&*K_rSBuYMle4SE=Rx2?W%l4Mm zQXq3EjQ=M#I|_FLJ$3!{>@Hb{}S>~^tI;uI+>{QeVv5b;@d^KyP-@T`8D5t zMtR(4mIvlkE0bMSWfIuDLCa)%Q}X$>QnHke1f_$ebc2=>mQlxhebXecC(}E*|B4T| zIbx{V&Xdg@gxUFK$kTXy3xr|Ex5IHqlmxb&|KfdG?g_aW&OzABtKUD~ zS2yg8?|cYK+J~$vSG4qK>4qx_(v9ge`Bk(!>v%62=zDtKl|cB#aNot^E0~6QHkjs) zXzzJx^Kpsg{Z=^F2iK0)8al7|W;%;~(C#t)U6B61P2Vp672sZpcFy>gI-@K-@4o*w zzaMNK&wnsheEDXb`$bFJ8v(e2i^W%JrTfKjpl-UE4W`?y?~7317mfPHJa_A<$Lo6= z*Os-b+XpTAFy*Vk7VG1#>w)iVhHjp|Yr4k>|H`*FKhF0M6M9cEv58)eEq%=BAJ7k4 zYyE>Y4ZU0%px>f>jppGnWwsI1A?Cpv9@;nUrD#4Z@w5JkmNv9W><6_vBXeS%VLI>j ztwuUw|DQhfk6&8?bDm?wUl!y`GnMSN$Po0>Um1)`K083 zTJnEN@_$|T4U7g3E#umv!06D>eSt)wkb5XV*X`ub2HroG9zC2o`a!}@3=9-uMGb|_8ps!v zWIC;sR9KQzRw@N$J)c%rvUxQf7(nGJqD4at%388m#1$ds3v0`T9DHImkj^GSTrU>k zqo(pPcqKFfCsW1sV*tlnQO^&|jt#C9;nWJ8f(1+)V@iBpfz?cK3b2FWTe)MCi_zGW zT#cY1Lq6$;4G6Ml`)LdRjUromB+rHyWqpNjt*?fGt+!lR8y#7JZ;O?cT(X>TP1yV4 z3+cmWKGaf`yp@E#RoQMSC#jzV&R+8a$8srUQ}fu&ZQ5+Im?|HmpIV(Ol+FeQ=3w3V zTqU~(pezH>-u17Bj}6Loo3H|Fr&hA7gOn(i|4fKKmQ%>#P<_VuF40)Y&VAsNE@g2^ zn_v%UpoLmjaHIL+3j5P*seN256@U$Exbb$kO5 zQcjjq9*M7r$H!N`T}{b&H6f2M5&=Vx&NWNdrB8j>eShDShZY(TpAhOsF2beNdZw7K zLZuD9TIIOa3tDam*KL)rI-IwzT2reTY)8fnA9XUsNL%gem1#W^U!x=p!a!p<_sC)- zoQPPlOpFV^emHqDeDrXg;&+Txo;-fkq0_1nGo&`^o(tI+wqhuGCUSImsNv);PR8cW zG#5&qpPzRKS-McH6fmFmdJXMOIjdf%r`N%h?afS*-g!uBY3Mi0W3p$#K(?UrkDAZtMjNqCI48{t$%0+w>RaQ*^3H8&8VnOHO&^9CZ( zfzNA>x5WHVW?px3P*bg*8V=<$F9zN*M|WE{adv?$%?X;9j>6tfU+!C{Z30^;5r%N@ zk@%kF+6gNasO3?$5;bZq01_mRG)`)VW`BZK_ZLME>{$ie3*R}h&)&*E#^jiwdDx5<6dnCRg%HCy=0GvP0%BT7h zBulXyYdH-EETHa75RqV5uFslV{r=e5k4NIm%7*{+OFwqQ++zu5lHt~>XG;*|7t)z* zX&>N{?#SZ9j24&SYhM;|>k5TtW(isqz3nZ+r3a71S0lNyG83mV*7QclKwJ;clI085Rt0p?COdK~g6 zKJ6ZfuSeo*5U=VZV~@laxn^~SSdYZlBk>&_nI7A665r<$2-4Vm#41aI+#$%FDdIkM< zsz)q7ZQCyBcToKVQv+Lqwft_Pdc+UZwwna~PO3M{XQ!awMfGO+>=N{Sg1%4C?-t_U zE$H_M`aObvFV&k(WUrv#NA+g??-TSl3;LS{{Vi0FIFj0Si=e+%i2qhWzhCgbU(nws z=x-DBw+r##F6i%|db9lR5cCJAKERSs4hZ@?1^u0Z{w^W@y9E6^sNQTp?-29>syDIF z1A@L^(Dw`agH&&(|Dd41ThQMv=z~;mw%?$jzlZ7(pIqDS5%lk*dc=^|ws#8pd#N7r z)wS(jL4Qcl9}@KUQN7td?-TU*Q@vS!_md~h#tu;~lAAdhIl{N;GV+)qM|c;fM@Fz8 z>SS-4UJ~>Y`A1!kX+n;0YxoW=oAAFv^*}DHZ<_o76LtMSRr+RmvN__OQ%gd2bi=+sR*9^g9Io4)RA9{Y`@YCi1Hm{Z2u@lRRh9?-KO8$p6pY+rYPV zTz8@akP;z^`l4i8vSpc)U|Y5YUV>jDWvdYgf+Q@Egb7fR9VeF{2nvY#0fQhVrQSq# zY{yC5)Xiqod^L63Z0qf&eNN&eZl3cj=d0eXH&H&i&)t{yW&6vvj*@NVwVUWUY5dNa zJ99BJxcB0MAQNxPYg4#q&VSC#oS8c_ckawN?~?di75-K-C-Ju_{B7i<#BWyk&1690 zZ&&!+NxQ_~q40N*YbE{_3jYeSQQ}{z@UJA7OAjCD|0;!l75O`fzflmG-_(t-N&|jl`e5YylZX|!r=%bWwA}=r+=bX*n zP2@>N8~NExKEP-rKU>H{61|n=rTE*(T@u|)h8T_0re^PU(#dE;A3Ml(5`6{P#Atj+ zX!c%7UIQTJ--v$|d5O_R{GH@4C3+Y63ZsqqSCh{&+Q|Pk&lUI>de}(dbVZ@nh^4>uC?rJRbkW=L2z^w);IG$U%Ik5)Ws@q8v_Rd-vW&$PE4_ z38D0x84V8)rSE3+Nk;!4jQ)>|ev;9@$LLQpdXdqeVRV|&pJnuEMnA>q45L5C=s#if z=NWyL(O+QnETf-hG&rxO`Ta9SpJMbE8J%PF|Hy-Wj zMuUG=N`HjW=NbK*jDC*Mzsu+^Gx~QJ{S`+4J4Sz%(f^jwUt{!dG5YI_{%uD8Iio+u z=;s;zZy5cb82#&v{tHI`2BZHoquM*kN^zmL)1VD$Zr{wAZ}#pnx+eu&ZE zV)Q#1{cT1sF#0=;o@exT8J%MEUo!e$Xq2sB{=YR z(LVjeSlrk{ZovpzbH?GQlQn0o-$qzGJT~gYvPmhHTAWK~rJO|ysf7%ji-rRT<>8^3 z8G{8n7Zgh40Ix4KcTamIK+pt$rwCeW>G|1N@LoY$!T*H5G@a42nbcIKKzMzP&w=lW zdrUHsDaOFz#9aEU85A#MrZdHKwr_EI8gw^1Wpbbfl;{vbwUx-sKq=v11yeOo4fruJ zIiLqKMX1K0DAWj2La^eLAgD1VgeI=aqJavqZ*)uy>6@P~mS+_}N}!ba=o~x{i$*b1 z>1<{!vyds8QdO>~xM)(53nfkz;h64%8683fW>Tk=(Ee006)sQ93>Fg!&ty^slmX4D za7G8GAkYd5nWcqn=|0$P+><`^UlKB(dcQw8G^|Gxp`}iL#2@$f`;Yni{0aY|$gm&0 ziR3!`k&{XACW1r){uvJW;}L)8aIC$3Jk}W;kF^K=ClAMhL4N{55)hJr5HzX*|DN!V zCnAaC-TrqZlE=cw`VI0BkV7&5Xd)g8NBoh#P>+8saz~FpJ{C#z_#>gd=u$h0)`Q2*Y#kpUgmd1PwT1nRIsaU zsv8jc*x1Rc;F05rp(-N;yCDK}ullJ%UKe{%e=yi<&vJ;>VIQl_meqF1p4Dm33fi%H zdu%yfww!i5PLHi7dTbTZW2=WATQwZA)xsfLB^Y&S3 z2VJ&0=(N>Ar>zb;ZFSILtAh?(9dy|0pxssn?Y25-x79(rtqy{=Itbe8AZV)tTNQMf zJ-aewT8_A-ITRl`*}Te}KPlnD+)3fkc~dFOVJt7rrZ^miXB?ZA!3si!S(JcPN(Q*n zoJxRInjuhrd78%9ULG!u$&eKRbZ$r1nG{*SsbP47w{iV8&kpZZo}Hdu zo@+e2J^MU<4=feJ;t?!p?j(Eay}c-8-TDUKhQ^Ien>KIRx~+Npjw`ObYUi%2ui1U= zp6gon?%VIb{)QV5+;lSux3>n{V6EzE&mQm95DzA9#M1yb%^p~vG=y&Uz>TZxVx6&u zh3iRp;d&9SHSvqz|BZs9#pWRR<+$%ExZ8loWh0#9zO3N-f!Blpc5&RFD7ZNAcXAN? za@>a$9IpT1nk~OL?vFt;s2rZBGjI>fTIR)Z?@@5DG+~LGRd8)UTge+&aE}6wYe)Rz z>7G-{aT#zsI0$|@Zcf29!CGX$1@0{hE)F;={e=`<)&{p{gr~d0JK&9zNX;5542VLds4yu*ar6r1$P-}t9pB%f@^~ETjlSp zg4+!^tNcwXxC1u0H!1C}6L41fJFdtZvdQ0mMczrk`7PR?Pr==1gX>n(ecUF0{|IS_ z?cgcES+!@sBJTyj9k9qBEHO&*UIpB43mhyJOSrA@AX=68_Z3{H4X#ni-$}q(mE*mN zygcBrPvsYo^uoSG)XS%UF~oTI!*Ov1_bM=sB7j{S*8{XDuXCL>?x#xq76E6~PG3@R z=KyC_A2+ged48S%T#*w3PsQzq4&4pzF_*Y{7*XBGJL3}fW0$xIpSyIw>k>D#!JWKk zT;kf`1C<-Sd=hZyT-2K%rYvr7pLB`yL*sKL4{#5<$ln2&r@4{$giG83_^|3q9^l;Q zdG{7~xW@qJCf%(t7`eec1~@nQtKa5M-h(c2_3$D2K2o}{kHSms56%JZ9OW4Q*x|@_ zcjYL$#J%JaclQo=>0WS&>%YRCyr*5_4qoX_-s3KDJFapk?-7@{pS#56VNi9`PJdv7 zdy$P>yeXaBRT@h%te!Exso?GgTy~hpGR9J*{v2>H^qbdLrwM6;XXyhF@?YT(fm9{%FK8&Td40f*rncZY)W3pnV~P28;t zt`l&W&I$O#w^Ag0uH$E3Ak1V+>ZsE=79UTfNOKWHJvHdN6-PcTfntD z;0_A74hP(A0uJkn*PB`&F#*@*fV*43bvxi@1l%D9+VRuHTWWtH2i$G} z*XMvcDB!{lxZ4C=zXL8N;35vVy9L~U18zpZ4LacN6L3QgxJLzC)B*Q#0e8Ct?o$Hp zm;>$^0f&9EZTk~&IQ-k;z9-;D9B@AtaH9^mp9{FS1Fq@qrS^A+18%o~8*{)N6mSU# z+-(9bDd2X&eI5MqD+aiq2mvrHpclLzNVvXt5c1nNAz>HC;V(qb^YFiVgpfbr1pIQG z*4}xjMYw`p?LD1c9bFv|8f&_w=^I4_p(C?~KF-JRU9yWgal)Vp3l{ zMH5_y{XDL6+)8@L(J$r)&%@v7#Ws>3-1@o4Up^Q5^gof{kqgG1C)mgCyum?sR~L-2 zyZYcA>~3A~IJ;XPd^5Xi2u`p&UogY&HU#fsca6cF&u;yaXYV84*MItp*T3}A)}v(a z=&R=@fO^)m*EfKnWG{w$T8uC+{<1K754d_EjNW5hA&lNb*j6Eo-a}Z65JvAI?5Ge% z?;-4*5JvAI%qQnMZ{%=D3MDj@kiZXNxB5QM_4=i{_20To&aZpT`%2Trx~7juI=uYM!4aghFom;F1yhtIvzrZkr)56YytO{*_8|2c*HTtKlZJ{hh~P3F()TwpdPa;}bUt@_>7erBB0Y*>}&6sLd_@Mry;{wj34I_2~^meX$RuB{Km^)I}_^RxN+ zIoPd#xCJ(wv>=(A$rM_;THCr?7W1$%CezZwcXT`oS&aL+(P$3&)w7V z=FX{(u5|BP2oDGZ@~J|RdUgrS&FiVDDIHE0fJ(A?EgXSqdOHNB^NUB!4LGgSc?g<@AlMMT)Tt-p zI_wUIp!vmOezAC@Z#)|7*UAmOYf#Q#(k`P@`P_W#JY)$DL7?M`Bh&MRbf%F+=OBZq zYdj{gaF~#3(D`(-qrY#yrW%2b=d41yX@wxIsxsK!)_yS9cBlh5?(~_;rx%WZDN-;Z zjuy;IcU1OL4%{OUai_ac>Y56YP8;QzZlmP@5;EJ{3;!=9)4XZndb{^Qs$;tAWu||me0emTx+GFw~X90%0h>9slvj7>{6+^ zdaSj8W@c(Am?@(|fw;pf>!dhW%cK_0>YS>8r3Yql1ZmHludBa5i6@$8uUrHXJ1B_himi;ye0W!^tuXuf+^ZZml|+5?`By zNmvEQbjqd=6~q8W3ujX!6@|gvvDD)}Fyf*G{6z*G?5OFhR?t z0_m9?+}LE*7GHCG!~1;2WYO&c%VMCAnwtV!^vj83OsR~buCyGDy9!xW#;Vf8e9C69 zG<(4XR#HG}Q}bue!Yi}OY+(#T+tsB~Z2`D*UdQ>CS{`(QX#L7i8UR?)Dby%Q)v;Wb z#q`M;faVBi{+DttGG`S@YL=@b%YEy#%wP=~;T0W?FLmqF>1o}~v+Ixv^k&qTQ{E}f z34zdJD#(cC7Akjl6=Wn`wMREXw1spbm#@84xqLU6dVoc-ijTWfuI3h|&d$wdW@FL5 z+T<+F4rOM*#z93Xi*vc6&G;@k7wDM7QS0dD zqhEmyYdWcXz;R?VMM+qRs3sA|hs!1{V{GD1uPUX6st(L%7P0}`<*rgX64)4}mlxG( z{IpB1x^kIP0^m40Kr>EPYy)NPpv|YojG~!$R*^OM2s5{2^VVd>tRSN*0TotlOKC1Z zQEBfOFvBX$btr_z`*KAtT2;vn^|`)(xSldK9RP0uXIeC z#)A>TW@b_;uERTwb5xVNjFwTV(pt3cvQx9tHR}VqWAi8CA)AE+vw&93lclXO2^yLY zg9&0PzpN^hvm*%81~YS+Le6G5tty8Dh14nhz)8(wEvL?uOh)5FVZA?-h7YMLAZ<7l zUI{5M{;YtQk^Yqsa(s9Nq$IOo5W{BK%vJUGff>e3VGO>)+f5f;iNUYq^K)q15tbC` zo&c+bJeQ&hwX_)6agcF4DRFr8`-j5#;+%lxg_;yoTf>Fe8rsC`X=~SmU3zB?Ee1tp zirGv7zHQVf24<#o$H=m)81u4}D-;(~GkU@1W0tG7G8~K4QkJ;QX9rhlkDNHBQ)gEL zV2-ecTu5@XsD-awinmF%)X=>PBs@ zl*A-Vh3=VIu?$Ymq(GeQdS&&slPR8AsiID27gnqdPR}jr*;GwaBOE7T8J<2Guqu|C z(kD|hsX4oa`RY|SJ2kgrs}CbTLKg=I>xug7MazzQ`3 zQ+aSx+vGAKc16~$p$Pr@inX_y3~X?v&1-}c3mvo*f!$|lQYIE|i3$fb4MuRp6BJE1E@&cL_2fYqky(tFm@0yto> zYXSz-adi=+r%uTN;QN4-GoUqw(^HeUI7l4@NErShObRUfvVZ~n1C+5tybLe1WlGsj zUM@|AYst~kSa>KD9YI_5mC`B{&&cZ*76|}G-o$5vv3xzY!;U58J#!8?cvZ#C`7Vmm zrGeOLv!NyC7vU(0Yw-rWYBd{qvx>}Xa4b2R(1$zq;X|(SVv%jD=e+!Ls3g6d&9h_m zwX`Byi5zS{Ggw`676N!s`T3*TMH~AlS4xiDDD*^9UW=}*y~^2PUhRd|Jw+-7Xw|@$ z0fy&HS-`N*g&|%$al%mPC69$CCH3&IJl0k$xf)vw4=19D>Plb;gER6Pnfnqz>LnT4 ziO|4GjT7SNWv!{L+*);{=Glyv|A% zm7Q1iaaLIpjK7>of}D$*>d?>$+Y+eH!|CMe+Pj<;Q4SyMS6ZIs=1ljBkAu$P97^Jj z<+j0+fND!vWkprpznKvrV{mw1UK4WAkQz_J)A2gExhyIt;athUC9+(xif*}-yctzX z#*VvfH&)Tp1=roSRrHzM+&!5o_(JLa@wO6!JL5r(=pNE-VR*;vy6(&f%bmJ`?F#yu z?m9&?f@Zav>PLhws0CgM@<<+@3eZj%2IVkgt8BR6|io{ z)RJ`e2IKDS+cFv*mMZJgK5k8!rm4G|wU_0<^~<gm!>=caQsI(p-x#z>$BYLQ_shA+;cVIMqCGNs|! z8snhf>Ppu#b6|I&Uk7U^I{xaRL?SYl)Q1zW*4HoEOE?1k9q@ z4<}-w;}HfJh>z>&;Vd$e6j5<7s4_Zk1dS*9hDH-feKa`~83U}dABCrt0c~)zxJjFyjDyGPC9*dXfJbq%B zR{^i!kz{0SY#gvgnRpkB$-}}wPXY>MXnHI(k_d&9(a{kdYz~Y^^hES7_$MAc0*gDS zcN!5^$4hZxbu~JwgPs$i!AL@^uz}EUG!m`H}IgC|n zA+RKbHIe}%+e~tDY-CWBODhFi1H@ykztnD^Rt0gfNCetQDF>x7if0>jfB<*^utfS$ z2;K<#OU)Qt3teayB9xvjmP6Q~7aJX9b-}`nqEOkqPWApsEOaNd-te)+k&aR}sf%VK zoASpct|MMOrGl8MybC&o!0h5oF*gY=;PrGCOprjxB&>)`>u8#64&HQfczOcOm>Gtr zz<3$jBw)_Ykp;6VIKi1N8kW}Nf1g?>(jFqyUWKkx=z4`-r_k#ax z(Jo~j{3pk+Gn2;3sv~G2)VK^9t#*p^j&QBVzm9xD;;&cu>&bg0euKhqAVrDqQ}{k|x5VF|@HdbFiQlO38%aRoZ&dgj z3HrR_R~=XtmdoEnHc9+V3V##%8Q3D`R~^}`@HdkmO8hMfe+&7Z#NVp$w~`km{x*fb zjeJ(%d&m{!qY`~3IVaIq5%lH9FAsQwi%Ik@(k{_glbsTM4f#dMBssM9-Q))neJ%M5 ziQYq=l<4coha|d%+$Yg{$)rT@Bke$A5H{0hXwUG!Kzqq|AsqSmJT-%>(+mKSM!Ut$ z(0)G)^@lXt{cZNHBabtBAEnom_c0pn;x>C5$P%Lsc|P)1Mx*W8X72`qz6wj}H4;tY zZzOvdZREF!Y?0_qR=6&%@V*tJB6Qs0}>gqg(1^9_-OoOR0KVpYF-@WIB3N0MN(APF91C98U~YhYxlG9_Qbu3VB^@zW&Zm zTTal9)6rwg>9Xat+i}`^Z8^5NZtt*-(`LsB9L6&V16vhz@rU7G&*R;POH3iN z*Yx|7L&JJB5nAf>NBnVrzyFxO&!6xgiVXX~YICl`A32!>tIbFx;Gf};KOXUi4#(Qt z$77wr@mPD%fAVlF81yF~Bmp4_2*LA<@b3x#cp{QG-tB)!B6%!)tluCH0XY=&kK$^E zKhhWK@s~fkawq-9$+OVkNL@{Jk{)jG>1T=7da|FWUUI~;7kq-$!g z)tV;$Dd@pdGhiV+Mf^n)0@Kwbl}SzJh^Gf`>qSG|WSvQo^_v=oH+UP@Z}aT%Ugg>8 z+2y&$v)i-J$GZ`JFz#lU(73$j0E%dwbK=zre>nf+7r)23v52F^;~@CuxRVO*HsEpD z21^0)5^FbKDc)F({KrHW{+N6uFq(t0j04KP;GRpzeWs2kJ zJOj8QCj_2~YlC+nH@Hu_#O(y-U2u`^OMrXS1rGg*yUE{6fVoe zz*+gz9RL7-rVxAbBq5ieEx_v=;r{%#!hI+FK@rVs=&gi22^7A@VVd}d&*^^n6LFUT zhw%}I&$}JYrIaawz~ zwco@Z!DC{O-c!Gcorl`nfCX1&zlj$USKB5$ZWF%MCcM)oJZTfY!zR4PCj6vL_)eSf zqc-6aHsLKc;r%w@Q#Rp#2(ODaX7^pX?CraFo}lgtgn6R$jvU=Q*ykPcWJ8zEfiJ@R zVA0^^u`V{#`{$?do{+&lD(6+ww>50Uebkgq`apIbLouw0$^&nk6B}o0!%;CAo;x%aiEpP#?%JKvnGzc|+Z(YwEO^tp+)XYzwh z*{{BGZoDZ=0`-^PRKMfdXMXnTE1!iw^ijDX`@$=a?5_J+(<{%t;t54}N6BY@_VUY~ ziLd{?+gRRvOR@gr-($In|5Z|tzj*BnZSdSw|Ew>%AzOdJdsEZ14bcX;Czq}xp8a*N zkxRZl@GiM;>wuxRJjBC#tGnHUz9+NX_ay4kI|NIhmzoIHA*N%rg-c$pPYm-$$-c(C zkJh;tXx=uk&Kqtg2e!hq+j8kVJiF)PTPKk6g^ymmpFXj)p71$7V?M`J&L)tvj>>J! zdk)lHs6Wv3?7EixAf|%(E%gaL(sId1+a-qcw9i4iG}_zIcAi&EtM2ygSzmbnr5~qv zhOx(>Wny7x!a^8rJKrDUam}*7I)QDKriWpW-ZXFDp^Fb}yUVxrsfJ^J{XqSDxr2W?az6);oObZ~tp(AKo8%LcVZ4#H(ZR zFxKm@KWLyyeolI6klVJQ;1GPHGdL z=yR995B^Ze*1^8}pCm0CqwtE_(wJ?2mAnZ(o05-??Is`i%s)Lo>bXD;ynMlz-TEqN zLk{(XO0bUsMd7P^J^tbQ{shpX&$l%{rYqyG72n}i-In|YTKSo)-Pb10&7IO*4L^{L z71AvCgArpmvi<0AhB%xx&dzbx4-j2&j`5Xh5HHk`yBclCxty!>tl)Q=Uv_=sx1Y5%SLaz-(`^G;tv+E*w`;mx&U?T34!qWeepPK~ zb;eIzAG9CK{zBo6Pna<5+ri{a*)ZQ$lpwFiAc{FMQM@A;8zncIa zG}ZB_JRBrlI09QP;9zh744WS@H`BIGgQv5=Gz7s0>ZMLNd#uB5Y6t@FJ7A^e2tC-X zm7kYJ%Wl7<-NJ=*x)tn@1mMsMn$$fqJr8zE8wou{f~v-2F$;$YLFd?Qp~3p67;HNPhlO3LGnG#-90AKeU=I*&E0*r4?4=xdq$1)LXRJntG$uIyP{N)=G70 zsSuMx{%;JP!r8fR7Pksr*ruL)mWKf7fX>!1WHz&j3ETh zv@buVmMWxeyrYR4u*z1ZsT))(%TZRb}Nd9c@})3Pt22Dy#8 zS0gVcjin7mdV{i|I5*iH?~9Gf#{6B!(&F*BO`R0Z=D~7x#?G^iVJTg|Cu8G?rNnpi z1%Xp#Cy(wWzBUPyFsr^+fJ~=s`cN68g|jIezqJAorl!T2%(Ts(U0$R zdfML2W+g4L76S@Gs~r`e0EdF0rS_O=OV_H^RgjT%)gIjl(H7ERm%jE=SuQb3e1*1jH%9%uz z>*OgIt>D-Qo&n!fr&F?ZbF-ot6MT3UQVxDB%U~Kf)v_)}IW(WO(Kv@XO_!Kqb?dYk zQ_H~;F&HehseTisxHK@8AOL6=SyX&BlmWSg2IpLH6plSEk+3}CjI0Q7d@bPxHRtH2 zIa23T%kg}Hju~aNj&62H71*$*lgbAiM>bQGgq4VD5^;REY|?Twktjt)RR?A>3)z6} za+eL*7^RmN)oJ{+ORldYRB|Sku?)%gauYdVuhKUnF%Z92$^-)A}zE9?-S{Y4azPa zj0iR}6UTfzzr#33HMz@Z8Ko+%Me8m*H7lL5KA<}`eOZ?hRBs}ec@9y{^#W~!L8TlK3-UNk-w2FrqJ_>8)o79iJv zHXI7CgcKNmRzS=Mn4Pv-r>aUnBgbXeq04Iu$t;+)vRO8Bm7Tu%!c?X(2A|;Vri-q` z;J5MlIX!Oa46nMP!G3{SS`0>aUfpn2AjA2vj^4CuQcP_P7h-E@K(42)T@QBYoi(&O z6qPB02R8V&QKJ}`nbzi`9P_f2D-;(~GkU@1W0tF08jeM3DNEeuvxBR&M@}5mqiBSG zAQY}87m^%H*Sgg`KVvnODq-c)t-1_w5#UwW{tJ>T6`PV^5DwK)(WabaEK!pf>gQgM z!Ls8DiP6I0Vf&Rimr5$-ii@M~Op5>5YAaEYI+Dqq%1+J~^mHnnt)+9u?i4)#Pz`E{ zp-_8QH{P$5GLtYBx@Ts^GB`Pt0&%wMmDSfyrYJl2tf5M#vkNQM2B+ti^lYl8sgYE% zGxMn_eKIwZnzQ?AP`&DAr{-3yyeLbXu5BEY3Tz6bQgw%g!{rs6iWOwTu7pA@gLuWv z(*$5OiR~?2{%qH6O8Lc=>I1CmLR&EUot1AvVx{mzwAE;;mI9Dp^BIl;itN0n4uLRXAJfE7=S9~l(7o98i zJe|&hOM%JxRH2qvS!083EqP)Rv`O$VS3_mOcFOLW2Lbq0YP^HikP(nE5=qu9z*kKnFmMe-%c!)=v?6u5hp-+h*=IZMgd->hD~%ib{D=UtkM zRvHh*dNS_K+G6LTsw?Ay)z^}WdFQdTzDPp;0##j9?L<7Wy!_IXwKP2eqA#zrk_w?^ z!NqVbS;6?rnIy=$sHqMOovkrneLlV9CQxnP!e}6w+)sA zR9nI-E2`@L&5QsU1JeSo`$aXLb}FBn*TJV|QP~sYpyiSbTq4UAtLT<3qH4+5akuTp zDtcPkL0etMVPu)RCo=_KDBVBaR=L2P@u0@(X=N{kLvDD-?7HsE2+N(if#C}Jn(jJ9 zGlFKdn&eQnvWQx0aViIfC)~~4Y@%zSW1YR-;K{yPDbu;a?CF%U>&8{~c}%UdqoY$k z*I0G@Zh4ic+W4IvJT1fO!VA z(h#7D2EaBC94F5NC|e75bo8WBJzd)A+;omc55QV5wWI?zP>T$6F??|jt@_}3k|_;O z)ffl;R#&=~nFG5E{rXrkqT{a~N+cpvM;KrrKCYvi(#S|sM8(0N%ILTeG@j@i8cihi(d1BM45Tta2#Jnx5PQ(^@z94m z_2EM$;8-$DMVH=4<|p3L>O8qQ3 z`mO>bEhep99bLvIlA+=FkziMQPiI$0S6g>$4{C$udpwbhhL1(Y#NviSBb3CYg5gkd z$XGAnF+gP&d5cAlMRen{0+hIvC-Hv#cr-COrjL&##^b232rR_$yj!iQ@)Q&CsF)(l zc`RO@^Z1EjUIn~@aqr#OIAD!3@h%vXhlPKh1Qg29^jK&l5eg@xqa!-l4j7N~hvOMxXJtdR^D*=CZHV_|WNmvn? z*3mB69K7k|@bm;4I5X@{f#tG=B78E;!uIJ5g~O~0PH?7+hM6_#-%q2jU-R-1nf5Al zokG`>KZW=uUnunoe;wtcZA;@?r|{P+{PhaILE$$je4oPiDf|rze}lqrRQQbwf1|?R zsPLN{LKn~v%=q^@V6-ZtqOmu!r!Lww<-K)h2O03w=4YZ3V#RXqs>6$ z+M)2TpnPuMkB}=A{*{zpvV(f1!oNz1f0e@Dsql9y{9Tlf_Op#^m%_iA@=N)@TH#+q z`JFsExklmdrunOjJzv~o!3+1Cv2;*u|_C%?ke(g@22}Kd8t*sPF?y{D8u5rTkL8Q{n-%_M@(zi= zMd5EDV3O6m>cA_utpBYfCh@l^{B0y4@tYNXGua{Ww=4YZ`k>n-*0fm2n+$r&IQusHK zA&Gyp!oQgulK8hM{9DNN691sWKS;Jq{D8s_ko6M3RpGaipEQ_{H`K4D@HO&x62DF1 zw~_Bi{Gh@QlCMboc7@+gJ}dD%6n+PJT;g{s{7&+q#P3r0T_h{3^xMdBiN1&2D$z5f zMWScPI*Fbm7d>MB=E*lDI!~UG=zGaWB)UM}A<+vYEzw0XB+-jx7tk1l)z%F2)r;_3 zqP^rxjK;^J*;_~MfcYx&@g1QV=BFQk`5)5w&e`l;M;0V{J-JJw8wj}D6YxH=Pog)F z4HDf*F2Ve%B!46MmP9v^rzLt5`CWWfI?jZl2(T0AmAm3s%PV1Y!SCT)I_*apSOY~0i5To&(s@c1X%rn}Me>It8bSLFs zL&A(U^u3#CjJ`nm*OF@(eUQ?7$Oc9m@~$JVz<7!Ihhjl`E#z+*ZKS`Kd|Tr0BVS{* zQNI1;GmLJb@%`iv7;WU|dh%}>jcW|e-W$j}8Ev$e8%crDhP(sh&5SnEzlq$=Xd}Nj zlU|9wh1@9N50Wb+et`HGZOCsWmtp+D^4>u6qmh>wZSdR3UoyId@`L1S62F~%PNF-= z?=$*liti*3Gup^+7kL|_@g2L_+f7CoZIu5Ixs}mId3%VT(U5Jx_mU3aF~?*ZYxL`W8Yf1QvS{9R=9eT+WM=zqiLvy6U)(N8k^RYw0`jQ%G^ zf1c4lVe~&R`lpQkeMVnq^m#`Ae~kV*qhDk6UoiS-jDC^PKWFrRW%NHY8VX6v_X|e< zH%7nC=)Yk!Xor^nj~VS@^fwrd@8hVS3yiK~^hHM3Gy02+UdQNX7`>j+-)3|Jqrb~& zAETdQ^ae)%Eu$M5{e4DnWb`K)-NfiGGkO!Ff57O?jQ%@DZ(;NcjNZ!VKV|ebMt_RY z&5Zsrqqj5qK}PRj^m`e71*0Eh^p%YM5TmbR^v4;!lhKbb8U`1t@AotMYDRyM(bq8g zqm16o=*Jm-Eu$Z1^d3e(%INDD{Q*X|F#5xc-plAuFnS-OpJ()bMnAx4Kcin_^!1GX z45M#g^j8^uBcuP2(FYj)G^1}~^b^qNTHzB^YpMv}gGvIFq5=GK(2Kx9M%Uj#W48Mxo2UZkhvG4oSmgn(XKk!St70AfJX;MGwc%- zX$99kDPlxDk;)YZ<_klKNCGx^6vy){96tJnW5?p~smeI8#DWudCLmZ2f-jdeb>j?= z%nL>1u~;G$4bR-upIfrvMcWe=Jovz^Cc}ber&vyyT#-gu^mJ7TfD(zpj{pJXQE)*mBsHLNc0Z})zpp9kQ!`A zWE-0k^ebseOJUf2Qivww;JF93^npEKmI4jOJTkfuPFOGI$1)4>445??ntI#fLJ?Jz zqMHQK(%A9T%wmQ`3dQ@{<8b^tpH(B844S!EoYquHuFMt^jQ0iY1Tu!5K#?s79O~<^ z7HBf81x>s`6GRy9{*V6jvha51nTieLVeMtb`r}?`u$_*7HOgA_fxNE zlSJ3S7niQobd;{ z581Oi?O8!vR#%TbtIM9%Zp-TIwP)FvtFyyCR+}xW!(JO5_S)#M*G9X&HrnmA(QdDe zpuIL6YB^}Hji9|Y+U&K_X0MGlTW$2(Dx=p{7rnNs=&{vAk8QK)vDHJ5tr`y5YT=Nr z5)Rqwpxagl-L^XDw$(wGtq!_ubMIgEeJ%$qNj3g7apw&ZNltO%1~vyp8L(d3JcO^6d2N@?7KD z?b+w?d%U<;%L5;sc9K2y-rG^gy7djd4UHR{Hf`RrbzAfH9amg=)y`d4U$gt#J=eAD z-M8O={S7xBxasCw4hCAawqSclXIJ;3p5DW^l5l$~%yFB&S9|t&uLeQz9z;B_)J~c` zUijifQ-Rf0_g4_U!y43~{?F7Fp`Bc|IAyqySO z7sve%1$Q^_t#Dsga77#3pC~w3g0+(Y z94z@;;x;NcSemxP{V({wEY?S-4emP%E@p%KqJo>U!Tp|syUzyqfP(v=4KAnPK4pW$ z@9n@c+vZn+*a0-ZKyCEuRB$f>u8D)-m*e~j?gxO|YJqD~aIf0P`$w;wKLWH>x-TlY zCZMg#f%^d{LZ@Uy6HY7hUEd28FHYzxL z?ydCv8Yo%R^KF3JZ6WXP6x>N0d4Hwg@_@4{$Cnk{eSov7k54PO$82zqE4WYE;NGv` zp0>eZe**uT?fwND+`NMOKH#j%t1Gx41Fp?N&!Y-%H;ju`@@`Xb2LN}#Lf%0I7q^jz z{X6_`miKNO9DLH1a9O~0TBQ3wAxxC_all#C@3$1(lYp~of1guuF96P}J^#Lf`+-fm z?^AG>0cWM>1qD|RlM<``WtQRKv8C5-fD`)-)CFEQ!XLj!ItI8R-mr`FRNQ%&xK5bV zxsmsTOWbasJ9&?}#MQ%oocnlT;n%Lb=K$xX9Jqhn4KCa04);BmxH!z3&$%ea1;Dw< zUq3WHH@K%=;ts;QgBy8|yTt9->`vYzE^$A1iOX+sm+lW-;!eUt=|(RvxWpaZM#zIM z+QC-==O*2rW_P$xxx}?>cPHAvU^7rWA(yz?$`omaV& z_k>H_ZW!F$w3o+R;_7#~lXu1??#C{16R_IgrX1gOi5t4coxEpU;@V)c;U<5dbcx$} ztvh*-y2Oz^?&K9+;$CuzyZbtK>0WS&>u<4^_ZH|o`5XYd(We0iQ)Bbu_els5anH06 zGBs?%OkNCv;MK>xTIL9ufM*!zk2iw=l!x=OPWXeVgL$2UP8_B%95}bw^P7H9B>B&+<*hFN5Bm_;D!X;kOS_dfQvfdvI35--~!gFy_^wn#~kE6 zBH*yC*W1YZuzjX>2)KJ3aE}PM83){l1>CFy?g;@0 zQw7_0`m}(XcfdU_;PMW*7X{qC4!D;DT)_c%S-|0%mEH5^d!*Fq<1AqrvO0gvtlf91pIP&T6<4-i*RvEZ5@YN zT7qqDLE+zSFn`(7-r3s;KX6SnzB3XV@OZc+lzG6Ei%GR$M@GmxoDOOKEIr_!? z;Cc8Pz1T+bgD|Iz#(wg`QQrjK!@}*+y4yViq~+V$#=f1;dRib9!o1PjfAYsIC5$IJ zWa2&1M}+$lW&*^$4p$xQmQAN`A)fm-H*X>hq`}kRZK(6r`_}o^`x<;c-v(c!Z(~D~ zZ*#*rZ^QlGh6lV2@A5W0=xun&+wicr;oV-}BVONoyuSB(eed)79`*Wu!|Qv$*Y}$+ z8HObz^TPU`fWLp~X|A^@r`Oc2&+9AGtq*kTJLmP?@AW<4^}WmMd(i89$m@I9>vOBy zwKTEau8wYDS+=a*u6BJor`fP7Z3y2j@dAgx`T03G+;q4FZTBIWn*o#0U9D~1EsJ^B zXp(8^XgM&62LoC<+S+bvNzTvD9B!eT?&t1ld2{DfM_0P{ErbUI0(m(8MEwDx>Auv| zln%$M=Fc7pz~CF?o2-n`8CuC9DraI(oHJ_ z>42ijV0T;l!C>1VFy!b`pQ(I$;Rsk|2VX7d_oj45WiRExsTL7;DjB7&sUYdJQI6?0 zS`Hu~v%O&LIk1oi`|RMokvd)j^N`3nHMiJ;dC7nSfT=f3y<;1FzHo!YOSrf2k8vuL;(|9Gnw@3r*oLJss);u;~Q#dXt0r+~1s zjhtpri=;&a(1W6xfdf ztzQ{R!xhsng&HNPI+n|_m_E@1&>R;sg(dLxQ&G!Sk)&q1I4VpdNb4#;BnHe~#R#D0#*s!q~--S+%qTKeC2H2%w^mkM_ zlZbMiJO!gMDI38v^M%yuluf_Pm>T{r6v4)hb>_-o+H6Yp-fC8TIW(WO(Kv@XO_!M4 zOY3Ygrj~#|D(Rdnj>56WB@z}moRJj)j;|#= z|K=RsbQa~DYB`=S&@q=e*3r!lsRA3;bW-_%95{qB@PAcF9#&E>lV%o0R2))=WuTfTGggF<^#O%BDq>09}!unV+|rRhzP{(kn$4v`7U8R!3rmnVj3q zx@(aZ+Jg59bg*Uhe(abwjRzxw&CH}yT!(iU=cp!kIe9iC*P?Zootl-dSs&0Hn?Df` z*(@ZK@>p4d);B+2gb89QzpN^hvm*%81~YSD&(CI%tSW~Ch14nhz?nj$fy=2gC6m$k zP+0HJq~SyA3P>9cg;zofj6W+NW&}L-RsS3+`WZP6zV~XDlFWjE37cgzSJmG)UjX-f zWAGK;Zo24741OJ-pVQ-o`Qm(6yivy3DbfN|j)CX=^AD7oi!Q!b(Vj zK{&J$a+0w`O=9R;qaK50#}yKzg~P-4D|4>eA$C!)0!nkm#nE>r^l!ZEM^utJlF6OQ zPR0H0fp zchDMI0mvAMBx@F6zrVFq(~jR+V5nUHKP|Q|o}8`mT~{_)F2iZ`OhPWL<9_{F-Pj3T zDRKtB)dj3JO`9LU=9U(U_Nx#E({XhXqo+>EZ3w;(NI3&qV>mrEiHn1Dm%N1GpUkAd zvM&o5z&}8R=??KSyv&v3Q$CC1%IR_lPs?JU4w$*c9{y9{VUe4y(vHDtC5v@cHwx1cSE;$PUJgEHqQSG9QeUd9BM{X2) zA}Oy$SJqzT>`)`fPWctAB)f!Z)yOo!@E|A)7)sfMT(B4?PB<#VGJ@q&v73~5#O3AF zj15C$*=FymlD8ZpTuOj7|2bt;sw$>7xwwE+Rf{$M8sumRaIIEV!_uJUL8C@-v~)J7 zd}gaIGc-Q$5yE$#=OL;_?N*wLRvHh> zhXAv-pnPQ?UMl7SPPQ%<)E$(rV`+Vng!~1nx~STTc$H5o&o50`OVbk|`tmv}SyXmj z*=|{7NihC$CJAybYN|s+Cu~cgJ`bmpt84FaRzx{`uwQ9;mYXx(D?Sc7hjS>2JC@r9 zO9HAbVU-mH>llSpA(xTYb{tA-Mu3dL;r(UD(@y1c^E$YuEh>9rT&0amWVzz9vTa7y zlCk4%+fAv|rRZs82W@p3hfV);_hhEv3#I$V+bS2hGal49J+17eaL5hsm|fSM8DY6o zH?UnnU(;QuXhzViR+AjcRu)l9El%aY^n|-PrcHD$bgZ+tJ6OGx>0Dvgm!>=caQs^#H5|Q)4<%{#s<1i{XoNXxInO zlT2xNs>V3zx4P1`%pBNV=-0=R5gmW^P$Cf-OX|Z3SnKN-Es`98{to!VeG&MV68(|m z(Qrfu-`$B==y-$y2IAv7`U{JUBt=vlmdi)SjiB*F-_U3xsgEXyB4Z$x2|`G8goD_F zE-s{UAh>F$qDyZi^OJ7_(>EniP=;tI28FqEBs^qb%@Zdb?E}yOLLul2IFuY$zxr8n zZ27F87L(Slj;`Di$IFuYR)(dzH zP?<&EV$ov}-T15kOUI==iTC5jqlwWmeS9P_9!Gse;OXOew^~!>DJJ4kF-4a1SiC&v z@e{+m3U~$M-n+4Jz#3)ZT`(pO3;#R`D3qb;vCv2&6i!A*M|7|qFdoqp(YxTEc=QM? z?x5ajM5Bl-30Pf?j_RQ2L})OQ5G!mTG#riH39p;O9T=P8jiw^v#v-vuC=n@XgDrU* ztJYja5Lgnz8p(i>Z6-N6HZmy6rImuMfo7dHi&DFRS{1~_A`xgKr5u#TD4uQ90RrFw zz!K?0A$TL`FEwLqEp(w-h){aASPo%_UTk!b)dkldZSPbzuT#B05)0i4tv7ruaipV^ z&4E}b!5#_u;}X{qubxstOjX_mokC!Cai*A?JPYQ@(pfM;0wI&|#xSj;X|g$Z)5+oK z3AAx$7@h*-WeY|4WSE8R(-{hfSrwe%Or!bBva25rB$}6p$h23X>lC`4gdjfJjWe!# zg};vSxs5k4IjQj1EAiJW{07QLJA=m6pzwVP->2|5DEtkiODgYn@^!(uXFYlOb@a!E z7sBemYUbw!K3dZJV~Ouo_+Iij<71xd;6FKjNf=f}ouD~`2Ind4GU%qV{QW{S_U`o% znf5Al9l0dn>!4J(3pDZ8lP-a-gZh#A>j?Tk<5wMcOOpBP3HnjvR~^{#l=%(hXC*VF zP+p(H_mTf0@i!>^4dexZ?;)GWXC-$4eLQ~oa~FY>X?H-r8TF&f)=vv(cYC-K*l&5SnUH;{j3=^3<-{JlhP zAWwiCesNixCeS{!KzP9i2HFDlf=?7mgOOTF?_f0emY_8F0igU_7=06?4>J0CMh6&u zBcodxy`Rw5us1{(k>4f1f|$KNK1EgC)pZhd**M36>y{NWeeC zA%8sL4;_xRw~xm{_#X4alG6AjzscU_*lO| z9s+VG<{uS2#g0Yp={Uzkdvk;Vl&XergVLlIS|vVAORz*rTf^67@73z&O;~ zGuajdfIc>MvKn;ccw(qJe9+!O`>);&`!A*Cy>S|nv)5$$xUuKsjgx1g@k{OgjpZhp z8XvXvlY9y~&6V_%41)pllf2SikN*ZF<5-7d6<(e2Cr+RE{kI`p#P!(Vo>y?_Pln5e zTT}KI6~OmU z+-3*dK>@eL0e72#!}RUajR`pPr(lP>Tfo5-*u<&68fE}@5%~P#^``o2I1UbK1~D;q zaUA|ab>?~a?|`G22RH%09H(`FjdJ1Q%T~6&8oGKrdnmrLuZG>|{6+B9aDZH2=BvRI zHT)~=xXp7^yk8$B;GJQ^wWYuMsCS6@VgT&xufLOE9B;HSyESZtZw1=$_0VkkdO(a- z*t^c|je4`>md*Z4y^WAoW412)(QxC0=d9=Db0N<^eIke^blLT9($u8D0~lJ$kRqDP6d%MLhK~uzpAY`XUeAQ*-llzh_uhYResBWR_AlM*12)=Ub~$mxR?}Q<&jj#7>yW0M z=aAaGTRdDL&DHRzfxWH0Zdb@;x{uupS!JZd<%+ttzSud1A&Ubx_t`kGG- z^Zbaz4msQXjA$Ct*q=i!sEbP{uvC-hWA!N;`25zWuQ!P|q zrb~`BpBkBxLfCdsBVf&^M(jj1ZaiJ)GhMDL*b4_`P5KPgj#h1Yd$rUnLYP@fxpy(-kMJha6mk3-F36$rRG45V~XTgn&j zNv)2@n$=W_N@oPibBs|#RCmRa5~#9VW(lp_VpOVU$H;3wHBxvM0?gX3`P4uqtohV1 z&kS1hFZO;dDm{euF|{?H8q#{E*Z!A`+`pQ#*L-TQ zbpd0Dii3jnaat z@z}vv&NZJJY=*v`Sy@fw)&o0{yEet3eN+4A{A~8Q*uIH%7rOtgGZ%j3*e@Nmm^`#r-sxJM4ueI zmnm5wtfq#SXQqC6Rmo$m`P2xHm;7?9`P48^4~TYId3y(|v;CzFS#D0ts++cyk*2(p zGTWsa>FPc%_tGs)e^&FPnz^*v$5b&F+>b(aoiC5I=2HVUpBk<#)_iKvCsKThq*g*d z=oDubsIL#cd7lR^v-Oo+V$>{v=g6&~DjzoU%)VRsW(3ICnokXf7X-1vm6TR;$+6~B z!(j|4^KId_d6q?7^Qi%T>(+c~umi-FO|Im|p>iuLVQX?vQGG)6Wta|2wZyF{(=_!p zpBgdrDYE8MW6h_=noo^2pBigEHEQ&!@d?3}C|U`XX|F=pDRe#g7{o8xMXp!)>lFSv zg}bjH^N6`zRkR*BO^j;crm*8x(#c<)igP<7!m+8_91<`nig< z2sHZO*uiN0K_47j1wQJtUgCQdzL&gKXQYfeL?0Y-e8vPG+6b-_EHWE3TE;algWg=0 zzmp{qU;x-dWZJ9Hb!1S$qYsYX6O9Ig4~a(v8hvoc{B`8*5`VqIUr%(2-=OeipB(6e zLzeHOJ}h{d>%da6%-=w6k>ocj{6?}%;%`*=V7XY}d&m~*^Ma=bwM+gBH>3-J9(9Ho4p&|`2e|w`QQK}($pu%Zbo0l=xZ4b zMv*DMozXWix`WZ+>x1&anDq>#?`>mr7o!g_x|`8AGx`vt_c0obzSH;z8QsfhKL}kN zA0gmgBdRBgg~fC+I+rVgLk}7v-h;=FXfnb5eNeXQ1cU|7WeTZcCUGK)4nqoyc~e|} zMidwZ7j=bbGM<^60>__yrBo>cy^DbVkbjMyM9?fEcoJ#vne3SCZp&2gBw~ej@+4x7 zckm=)?_;C`yp^EauTzD*E_$W$x4#j*kGwJ3^c%<7hqHqcs;$zK_r}Tg{~kU{s3}uR zA0;{Hv{%wc367NY>()2;HZ*QrX)h%p83t!QK0`vbeo8I_PsG{zDftHlhyEaNF2FB7 z9sO$v5asm)js6$-#c^MS01+1l+6wo11$Q^lF#MVqm-jIU5#>DybZNeB_(Q-*IKL2a z9|U>_GT6oCEdVXzo&eekhn{Oh+%rHw27mnG^1vO1go{BWoZIjVraSaf{h8baxFQF^ zFQ$c;iu;C3TpuLlM&9RL;%=t@q2u3cpYN+-GFoBN9C&taJm6PZh$z4;Sc3u``!z&ZInDGE5uzn#1X1)P)LlMf0w(eH^`-cJg+?GEWaCE#{A z;Jzy0;B~{c9N!giR|+`QFUt=QCo~LxtNLYm^-e;550%C)j>BJg#PU4+-@TQP2RQ-1 z9H(`(Tl-}J=PSXswxIBDH+)ZO>FDa}X>;k9rT^_T!F8SV=K#3}-lC3vF+X@7{zfmh z5%5$(JbU+Egg2__bC;j;AWhC)-^cy4^c*btYBBDgyZkuD0u1^w2~FHT@!W(bMdg5m zCsBeB|Ivr8?`yo>lifDad~FE+-3FdlF8t7YTlivA-Gv|4pN~Px`!4;|yEANfcJV`c zqnBR)|Ji#Rz&4KSTy%B;iV#IfBt=Qok0p?TWXTq}{1@d|F+mU{VSzs;pdZ_DKoA54 zSR?_1ASJa_Iz_@=FIHO?Ck8E25AUYYr5T_z3dsO`djj~ zU;g^qbFY?x2bKOSXb8|nsRzX_Jq>c4PWX+}QP2GDf#0G}m}Y}>GK5ESHewTmIleRJ z9i7m1#H90BZzY_w--`B>$0{#6JlJN$(+j#8&ad&6T>uX<@4I}}ap{E^$=y}^rJA{G zvVYcIs$z5r#qqD2D{pqF`7L`E>$O98E$uV-H`wuO)Q&5u?Z6YwPbF$K8?jpAjS{KK zL%q!)2MzaS!TvZOT3LP>%0m17CFb`N%UlsHxumpaxI&&b7R$jHDu_or@Nf6J_n(zNBz3JrFZ}foV76>?$DhCF z8a961XLhVReO9^yVu#^X+DkWbN=;-y@v2O z?5(yf9)B6dxm31&tLhLQYiS40CtRzYc$_u_pQUam*mB)#8t2l~Uz~TNd@fbFz8%-8 zS)9d7)HayK`F7a$?a1eHoQ1XZW_4((Z2MNVyKLL{cEoAcr~Oy5t$7_<8c%z8KE$YB zDVCNd&bMQn`*zs&?aC(>bry+O->y++%+)W910ACIvZMnm6%GyTLuR@4*C3@N^h_u)O*y^;~NNhdyh0V zw6@|m^T@JPyql)(;$C(ce&&rNi|w+@! zpWKHbvB0tq!>GXyPprd1Ze@CAQ#_U-_&dux013aaP_@fG47n|bO^PM!hAxswMVEaT zF8eSP{qI?-JoHsWW!Z-z`LA$G%fou9G+B$$G{8mSbQ>Fzz~x2ueR*NP;)3`c5A1NzB$t^`!G~SVVOmU zv~bHl3{^8wPtWrz3NaOHFK~=E9gi5TaAUgA`4bI>wb3w=Wgmu&L6?0PGRCl2yCz1K zeHbqLFpLj(_IL)SVU4`rnixy9YT1V&GwNOTVdxEpRIh~@2TlEhLGRH}FIUBM+z>AN zFeHXjh-1IO;8DdlG2ii-j@>f+0O2tHA`H_WnKHS4@1M=e}2Ek`^Af-P9@kicuvTZ@*n zCh;ohl0f1su#gO~dbG}dvGtMlFtGk|fqIvH7!G#BEirqQWE&*a_n~qu8Bc_Ur_yQR zO*oTUmDQ1P1!%Q^bb=~D|KUP{M^gM++x!v^E%e0k=tyYZL$Ey6r0{kT!&9T9(UjH9 zXx)e9+MNlY-8|*%emdh>&}tGh0hEzcd^(!4oYZ*%mwgy6`!LMWjc5H5=B}PuuGKzO z3}NxERyP>wmhw*|iIRjZDA82I5z~1QwauTGddoNCMj;oPbs907_Cov*lFf9W1PalS zSuQd)fj9O^q|(t5B^{kiPimQ5LhVX)V%k~T8G`BQ5dIFi0|D<~Fw`692FUJBaG-(6 zdpo?qBB0ZI82mwpe2t!f-@WX^aM_39vJb;$ABF|`F#I{*ATe`Dh{v*kZ34EVe}V9L zzeDw~3-Tf&$9vhSN0A_3A;?z<@?s*-Cb3wMI|RH^;I9~9f_xQ`VQ>xdlhEv+8w1bHQqXUnrv zkgq3lya%IttQX`Ph#c=rt{xi%`9>no)`yLPyo$)P}cBf$j z4;dqj9DB?-%E@IxE~7pw$7O_lYVzT28Ox`Myhgw~1nioZzAqPND8#2Gk7dMT8~Oyp z$38WGo~=9(-j06AVC++qmlvTII61U03`XG7@o5Iz5VS80M&RS|Qw+vFHF>!My^oVa zd&6KPuSDYvwjpS57>vLtBL*XRHCoSL8?@BC zd=2^!@cpA5Ht^ZW%fW{yCx`Zk(TC(RbeWSwd&J4h(Vua0XpcB~1$vT`Lwm%@*P#z{ za%hh@c_n%uCx`Zkldne!P7du6C*OeX;^fdCaq^9*o0CI(#L25rBPWOUh?8$Z8#p<% zN1S{!y2kjuu_0)WIQbUzzc@LxN1S{s`W7dL_K1^ThrYtep*`Z{+t9~2IkZQdd^CNs z!{L2sl*4Vr$81*re$>dxZ$ecZei!<+<`fA6N$6(uV-6ocFLLOHe+J9wWs(lf$F2>1654aj$72labN5G3pD@PNszNS8f5G7u z=mN#KTf#nff0tr4yaS!)F&=YO$m`HYC|1*7iB40D$5a*adUOxP zcnnn`Z$Kf6Az6SoA|J(S`l?Vf#k+`n6RP6mn~}tY--3Pu1(nUuR`eo=uS0*t;ce*S z9Nv!3P^{+Hi6%ICHF^%xp&b=aH@~C-_^ttr#HDev;yTNYp}nO2bCq@wyYCK&P)iMEyF~!Is|X@Gz>wn?J(-3aAb?3J*<> zMnkb^cqEzvuhKNYkyJb#?F^^G*;AbJX-W&E6GRP7lbVS~U4$ZB{(Jn3}@-5eF? zfX^@WgiZ6~3wjb0qw!-|<=|U;Fglq`OiVJVfs=ZP#@J_mWKUJ zBW=0-jpGf^MYfs0aecnAzw!NzMqb6+_8UqJeU!Hu`Y3NR^ijTVpHV#fnhhllMv~Sx zLrIIF#LxyUhBjz1v_XrZ4O$Fs&}?XfW5uh$EIkGKv6yn(~5uJ;Fm2R#QnRk#mekKffF^!0jO-VS%0YtVaJn`>au8)$QR z-5tK^#_W)V>CN9cDGv;|Jv8ZDs`bYkuIYLhiA1LxT0`mRNfn# zu@O8Dca0!d8oA-_28E;H;W(1o;HMq7(}9%L_BPjzCQ(rap%tr(dsoUOE6Sxxd81S% zZIZS~TcsMwCBgkY+=0RrP8Hf_m+P^Tq7}uCl_jf6SFc%HR$j5La{Y#lRhu?%*?Qf! z?apfCX{>9ghx_i$(l&WB(7|O7lJJalg#>d6s;)KsEiIfiI#$Bm5hmk%UVJpe2X3D; zhxYqF=zX%rBe~76vSHp3c-RlS76#KbeLoaVaBJVoHW z0(h@Zyz2yBDU`Qfyl+BSpk}UFJeRA-`zL|tGT?nv;ME)O{y^Z}Y`}X=;Pn{r@b${( zBM3aU9snc$Vc_s}_0hS!qq* zWsAH{nB=#TzOPy2?S&zR6@5=wUl4m!6R(UgG&(YfDg-ijN#Ro z@Sb3JScj3m^9;{r!n?%qcAD@mGrV0UyjK_=ZljFSH^=aHoAB_%7i?E-zda_rGKP19 z3D3#!ZZzT5GrYYfymp3HYr-2~cy%VcA%>@z@RAI#-h?;9@ES~bk1@PP6W$XHugQdW zp5ftZ!l)ixVt6ekyvq!))r9v7!`o-Vn`3zR-oz+#B6yr z{ziMwVELRRRm0~DK7$;-?_Ra=~)rAz%CDudhA#YFRs~ z?!PjV1az?@=G#_tWvHWL*4^MH+SQyO$O$4jp=qai!`klydn9YhJ=*W~3ibD;v6-in z-EtRlR>Vp=sxC^-WOvyGRCD>N{nDxu$z}hQ^g4=_&Pq~M$JUEzk5p6ERrYMM`^Y^fu?8rkp37GqH2)Ildni^uH`A|br1;9rT8ekru-+Rwz{2I88qiMifyyp) z#6AKs*Ib!N)y%c0R>eAIOKUcJI)?6xl^*n;+T8x#pW42G?f%`X4zPP?DgM3LbKlU{ z?_T*n$f4}p_U)%TW~JMnAI7Qtk6&K9RDYq^wQ|qu?|(D)xz|fdOJDPs+J9AgW#_Ej zZu?c~8#_GT7%F+CC@#I`7S7wk_aFbp8`66||5~a1(XH}p_sRWp+e=G-CBL}?;`~Va zCeN8jJ;afzN4G&q-iGsW-*H?%?G-p3XCl}(MLx6}YL2b)V*3>|;Dk@Mt}Hx#+jkV- zQ2M>gSDP;lZo}#OSo_{t8%dd)q--^j)?fPGc3vtG>E)|?FRi|bmpng=bA-zlJthxH z=iztEJvZaVwFZ7&nNjO5)NJVCkA;s@p856F&lvg0Ay@v!W8M0PwXJ3c5oJ|sIn41>;6+)U5|_bWs2`L7-)o~sq} zDKCL-**P@)+r94nXXOt`UF*;bf1Q8)jv3i;Mt0mMJMNbqXJy9&vg1M7VOF+m`~xKZ z(`Thoh#h_#$M29G^XirZ>Q?^ovvsS|G)|-XTv(hg(>RwVpE%ENwQcblM&me(m!v$) z-iA1HUAIe7Z{Lpc#MiBHc`i-8HIH-gu1|bFt{t!(Q*9F;kdBu?v-C~(sy_Pd$8ZSb zY+saZqnE}8Fg^H|+ui&+TAF;Cw-;|moNq@P_15RpAuUauX6@oq#ffi!-|Fl0omX#{ zraa%OwwN6s;<6;;(+8vp^S1ZxxKAlNCx-Dc*yF9GuD;bdm4tPP zQD>8L_b^_U>TIg7-{TA>5@R5 z?6fv{0H);|;bbH^bs)3;5mrOOsZlrui(jXkLxF)1tb~PAiK%pQDt&-#p`^^;4_twK zzC~+1!y}Qp1f&RFzZ!>Epbm^CQjus0@=ZYcu&MD2T9fdEX%tM}(|Y#_cNDfdSa^ZJ zizT!?T1k0eELyUmwZ3t0L;b!ckXSQkI2oBd02^S!-pY8N>+CP0dpbT6bt3jn7Lw_L z@)3!s*%+-S*#HP>-M=6HPA13V;6W)G!LKVpHNlc&6H`u{lqh~T?445TxPt4Lm)J66 zN@s096hnVHJ{|=+)O5Q0>47>WXXOn=$h&HFF}zJ1yHy+eTZxQM#=%U?_VVORW`D(g z9q$o(J0TKR&AcM@loGvXDmn$pXQI&d9n(Fjuv>rSW+-DP;>lWKvC(iuKORn{5P-nE zqfwPip5k+?6-ckNNjmiQ5zfzyR6_w3h)oDlqa+lWoiV5JHi&sW~rdt6I)iV zZD)MjA+IOs^)ED>(&5?Pvhcv&`wbc`9Xo3&hSd73n~@8p^mz9-)aRYtLmmG9qYDeA z3=9kygd|(h<9zDNRj)OnKxFbu+SP)5TBZ78D# zIEp70?#rnRhNkJU=%~S*iB8&9UC$~2Se9=bwi%xiAe{Hh%iVS~p%Ycn5sq*up9zy(lLpM@~(QN5}oXj>7azkM~5!V7s22 zTBauAX@mZqDGtK2+E%J$i;D5?=D8DzS(c+GWc)6^f#R`5Dtsbr&@NMiII*I|oReUBTcT;njM3f1Jq@~MoVoB zT#b`lk{R1t?3*@M5ts&6;0escw833dCZv-2rI!FDF9kVfZ8I?`lk>f*=gO*1kXkY$ zJ(frqjH*rJ%LZmFKor(4jm8`!Ijf1aRwH$+1@{w?oE6F_9P|hVBNNkfo8QBj2hB(q zP&2YcT8PyxHfnk{qisN|KXGKhZ7`9L$)MilK;u@Z2BjmBNW%azoLo>5^2uS8Dc$&i zY}}wb%`1gnsqiuUc$4h#xR5dv66qW0@xUIJ5qONc2-;vL#Kq78{m&w(>Ej(8Wrjm} z*}Lzs!5||qEx{OUMr1H;W=T;;A_bd_4#FdNqv4_@HTc5jC`e6eIv$CJ z{4njfNNN<1r`LF9&Z4=qsnXPud#3)y%B#{BjUS5*CsLtEI1($QJIBqbWmHC%WG<|ZhvN{@@T(mkkIx!uJg$o)QaRob;2#rzGw>j(7}60ISViNl3uoTz1V!!nChA)R>6#FGeM zHi@n+U2MCHSy5o+-J%yR8_A^F?ks){(u+h{imIv`(UM#gx-r4J9)o29i&Uev5>ntt zVS~%um3wio&#@@1ZzbK@VpZXZkq|5vJ6YHmjOl2T;fc_q_hs1A`l4M=Ct~2*VmJ{_ z6>=-9F0d^mO;m$29G)y>5P_FM7TgKI<5u+^w18R#I{Li9f)(IpdAXFBK4*chb`rc$ z7~XhlVnthZWf0puo)sUZv-4W;JbkfwdAG4E6^?z0INCeU{RqlWe`~eE#E5PWybZmK?pO zr8(I`;D*MN;GmqjF<6KKP3QcVj|x|d<%qj$ zG18KMqmr>GpB`9^7f-_Dm#}cxw9x!9`tZ`sR5%rn^7lTAsu?#}i(*gRbkDoPu%32q zESjr7oZoU}N=t7+bk0=3i>>pYmRJs@ba(^&6R7-xDn|zLyi&FFl9-hUc>^T0u*Qm4 z6-x-qE%VF?4!@8=0-uV4%22flT@n~dz{|<`)ptHAtRAhiUu=E4i!-eoegJF^@1X>4 zTWB53D#$m7c@|XO?OP@QBn)2Nx7;p@;gn-Z@Y@KUz0$&)a3)sH>cCTE@pK-|vQAJX z=s#?=-slC72vaxtB^-K|iQ~}`ctUCY^43cQUKtN&932(bQkbMhYnUyUT_(UnhigoRZ%mXfc9RA7t@ zJ8+xahO<3yHvMdP*vPw(@Xbwa1%=;VzrTR+L3QQ0^}B@=@ECkV?Rw|!lb~yQHNdu2T`_!y6UWa(l~5Ei6*gI8@10%f#sWVqmT>DI*pi3JKS5t4nC90 ziAmU60dMk9OCqg>y?Nku@@Op)D-BIeZQ*cRi*h198YjWABSf+p36ww~Ix>^tQxkYs zAN)Sah=Sj$QD3B7TJ1`70`^_#48d+EA^aV32Lj%~V5m0$bA6rc-UJ7ry#sk~hZp`5 z(CIx46IdZ%qbJ~ZANEp0*TA6=b}s4d3$m;Mm@e->q@Fqy=;-MW1VjD79`7J%rHU}c z*Qb%_h0ac-YQ({yhp5ipktBxihMjM+svr+Ow;wWdd!MIAC2M&2d z0pA_)XTWy=CU>yiNkBD=Gzyqq_4S9q&H;C~H^3HHm%G>Jza4Hjdz)}*%2%rj%Nz9i zz3zZFYYjTdq0U-sCW4b$CA5-ssmZ3AgM)qDtX@(mxHgcalWLKzH&CjKI=|NobtIdD zY#*g18`}UA-~zxo3iY_*j-WGJjd5)u6U|J3?6pNx2rKmb{oS-IH2abIPIPN!8tU}= z-M2&S^&AWwXv!wD%kK`*OM-v6q}fO-o@_=kro00hh1&6{v2=X+6zokFiNO{maAp{0 zL`Fk+U$P0f(~0A^C-4Sm>b_I3a~a-~AQXe;(@{c)Q3<@k8A-!FZ{kt0iajGC9?Jr@ z3D_>+A_1=uaIt_L0$wTL5&^G5YazXOzdH3;CCEz!yjs9(1iV(jWdbf2aD{-^3Aj?g z>jk_)z#9czCE!g0-c0hZ?U#qpWAo$u|h{4QMwf-zdm8 zq79t9N|0BfU*HRc9yYW|kZ(eN%gLer98cTaQ%Vym5aXyeVdc-5ac`1Q=Hr- z$X)1nIQdRNz7w6|r-G|u67qX36*LHjw}j<$2yjfyzjfnH;rk4ngczRTfG z^v4|bqTl6k7rLLr-6+oC9@NiaA8O(7t!N8}4Tz34j}?nCD}+>bua z;Q@sGn`?)JZbKms52AX&_!KU-3g}Ov|W=mm;Z{tEO56yyE6E97GINlxxS_fZUAAYX}2a{Ll>jA9p&uR;S9tMQeh zHjcj<-N@lJXa$GYqJM+-7^fGH(JJIJ^!F62`6)+#L9v?N3iL$|uR}8wtMON&BOG3j z-c7NZ{|)E{it%3B74k+@MX{QnD)dVrX6?BN{T;=SY~XK37dZJAbdJMY(J6}Y{@@kz zb!dWOJf^LXx1m9bhX~$|+9+1@=R}nhtNE`+{~OwutbJ@LdBKr!9NDehre3 zO8x;MtbZGP$KYFTLud?tH&P4^MhR}F7`AyP7#yAw{v#A0q4-gXCn^3Q#Sc*YA&Pq` z{xHS;6hB7sL5e>@F*yDt@qsZ({2q!wMzNdX$0_~*#UH2mA&P&C;`dSf+Z3On_!AU^ zPfrrx?@)Xf#h;}3Hi|z*@$D3Un&LYt{#}YA6n}=|;}n0E;sC`@P<)8u&r$rF6n~!L zDT=>9G58E6>3x#o(-eP^;t<8ZM{$_q|3>ls6n}~01jWBkv6tdMp!fvEe@Jnh;xAKt z55-@hI7;#VMR7O9e?;*yiqBK*gGyKjQ!I7iG|WH1v&QHos)MPBba)uPW7;p6_pKX= z4o@8mk&T&99h`{QxjXSo_CDCf3Am@mNf^9wC%njy>R^ZW5bR`5=QxncKHT9Bdd5d6 z3P#71f#}3!B6T>0H+oNJMS*l`Dv~Cu)sTV2Xc|8z3cxc5IFF|`qa(0zcADzq!pLqy)Ve=>yD2<`4v$Smvntpa^a(*xY1dfzn0QWKzxSlNcn;p6JjO=k z9XS?-5U@6yCd7!yllndV6JB^%R4C$1wVPiGnKN2#n1Z^_@*0?KR)bo(M#UtB0egH(Vzz&Obm214v;l; zgHdQhaIQlkaF`GZg&OvS1b+shNGRIS5N?cy8$li#96Xu_*?Tz9lNY_A73g@9{8%a( zVjF2!gPEwwI8?o%sD7WZsM%Q5U?ke#W+-Vflr$Pi+V&et3~khAXoogKGwd_8!ahSI z>@&1MtDy~A4Q&|qkT216SdnxKWY@5^JS<+0QJp_kE+=p8h6QtuGx?Shpd^?&t& z)H`Q1gx7Hx4TjVLn?Kxp=cJw)%W=av{Q;?Kx}FSBwLxiJX2p{3GB$S2ptiabzhlC@ zmtZC0)yl57`mFqWb ztlG4B%hv0*ZFg4J>~QVeb^Y!=$kSNYP!F?Ro26|qg9pCl278fI3_mI)c@@>UMuHy} z4?G8t>3FUSA25wY=4%OHejgNgB*_|y;kgCg%^=fsV>*b*u}9!_z*#&`s2wmJM-EBg z4Z_({D#KqI?*}$MAMXVj8?VOuy1*L&UIkV}4~_S`EsNv&(?My9_+Ncs&B|pA2~01l|<`9`#kXU?Ds1;5C1dqUI4)6SF2aw7kHNd z>*@Q7z`Ja~`;5SQ1u%Y|pdDI1J|^(40uE{<_}0>QLg4v9!4SjK^xY-!z6=7r`m$f( z{W#q@E$kd!Q%uj-p>H9l4w%@X!_Cu?*j1j@;fTnTELhQy@)F^czF7I{5zky}aMvle;v(3e}$_oPK$6?8^c^gU{khgMqC zm$t}z)gtdbQ0X7DP;Ng1o|XI#!C=V>?`4a;9=Ld|=zG>8uO0@7R`fk-kyizsj1_&4 zTI8X%*7T(<@?Hg=mFqGFjkA?}`~Y}(ET$bs*ZI+MYx-WY$ZLmA#!C7wSmf;nhu~K9 zecB?gtkRlY9tED2c+q-mytGB$tH7Jl3Jt!E$}I+i2)*cplr5T=L!aK|G>P>i$GrR^9-jfWk z(S&z_;We4?USN35CcKv!UW*Cu#|*F4gm;DE?K9!oC$sem-(wlot4f9kOH>SbE`|q7 zR}6X04DVegyiSI9vk5QA@D7;pMi}0^O?YXB2TNfL^Kq8pwVUuBXLxQC-jfWk!-RK% z;dxAWFEG4L6W+@V54TZ9_29=0ugipYh2eFZ@a)j&;`R);Ydt2sN`~h%;lXrTM&GR_ zyk>@X(1h2?@cbscAj8AWzLEV#7+#+VFU|1!O?YP+-hc`3afWxB3GYdUH^}fd!Ed<5 z${ZJf7r~jNht|Kru!iGpgmqHuVa%%?8V`SizNB`3?^%RCuL1bhcuG@ii<3FDw+!Jm zYiC1!eFO8i6<*zTHt%n0tS9`TlG9#)mxLFI(nCVKGkWoZ0VlRt*};r1My>Yd30lz^4>GsQUS& zlyoQ0B&C`&L-M41DA~R8VE^2UrQf)UF7?j^$alHt{4ZusmtM5@*n6a*YtAZQsd_p= zM-O})x4u|iJ`{jYu@CKb#40bg&p8pA`yp}wzbwPY@uHfQyUV`s?)a-6<^OJb{W}$3 zcubrUN_tS86f3=0JvSq{;Uf*L=#gR=NkfwB8t|N5$>+4Vv7XwW&bdqdplRoe z&b3`m(B&k$dY*Flx@L&fi5SK^E!53>b z4+Y?}^49M`>FvETv-j)pjek2l{#j_9xU$1#arGJG+S&J_6Ft7Os~%EOPf~$)-*maU z$39f;>-f1;<``OaT~!Rt6{D)5s_Uc}`lK{xmj<_@k3Ox|v^`fYOR@4f``R6sH^sIN zRo>eFuh;G=AF9~C&R0IP&R06L@;dcX4!^YzK4%|V3$b7uqTNtSciJvrgB0xUy80a2 z`ENhLd4oY`vI#Hrc&%qXR29!pjchD{4GiM7By6Qs`xAAJ4TFBkQo*rhkt zpk%i#^9%YOkmI~;y0z>=MGWn(nY(0n&7JP-pRM%2@P>WInX9%-_PJZ+gUN@JFTByw zT$C+M_y%kkg#7Ym!b9Q-4OrE`bv#s4TTWW*$rDL#5a=`To+h2yfp(`_>5w1{*Whe=ZcLT=pZ@RS}^1A6@`%Zb*W`E(0BFO0q$SH!H zo+ddhnyu`7DT&LYUMH`PoO#8epmBw`PMJOG(*b@8U)k{$FrM4elefH81Ag*t` zQPf$Q{07tvf6_L0+Wu&=-DRI$=lM<&?bthasq}A?FM<67$tv4EJmUB;Dria~ZVHWft1!wgDroveO4L@;}m+fzOp%1L7BL9TVWqMiNCvM(XJ=RuOFSP z_W-}k`J4Fs=VBlka(KcqhbPQ6D&thNnBau>l?QNxQ}!7m3GMpr_Fh?F}9~mo@4C^hXR_mTc*K1a5!&d7o>wnSN2EA1q={shgTHUkS=WKTj zt^wvvy4sfTZdoazbBLy=MrwLJp7JhwH86 z`~~ULaD2G`Le1y}TwdymZPM1Bi!H;&lSW^S(sDWM-_uE_N9BWrzMi;f;TQ9=s zE_CPCfBkL+)G)_d`*&B}ihto!Lomv#9x8jz;VH&72A2%(Rh@7AL>;T)c=7eU7e00} ziqzTwb$o`eDfL>rG$>wc^crl`KYyuX{&{s22&1(2cKBd>X7#@^JdaP(10$%}cI1W+ zP7&sp9NZj3durw!a?KSq+yU)X)kV-Z^kPksPc5%1T3Xq1wP!}4Gsp>}JU(tTFAv!< zaIzc5+|IQJ(PJ;d7&ibPwMIPwErvSoanf-Q!Xs=L_mC?G(u7CYn})LEYiw&_EIL?%@?0~v%*GU5| zYn%?-t!K{5q@9FZ&~_5rsQltJ=ZjF&1MtCZDz5KC&}CkO!v^b)Bas`Cbnlvq)uj{9WC{j%e% z?07(SJSaQNY+DKOXh#S9aIZTZS_j`l@L|i;P37N?IU%pw zF$zCA*1i9%{D5?*WF30po99cBStA+hm+Z|tP*6hAC?F;V5^Urhsc6UKM+VL>_aIbscS=$5hgK%e$ zFR{OHuNo%bLm<RF!f9zfO z_{f06YzHk&gu34OVysNfcT8!#Mky)-8U^&oVo6umm;6bapL*Rr5VSWjc?wb zI2Z3)VaGRk-BicA(_ZuO&EnZO|F{<~-)wuleC?P$3&_9UVaxRns8en{&tp1oYBZ+G zKW=eM1@-x?bSHFnIr^UYV~xVcH|Fie($wV*dFK<4pYyjfd;K)#h;u3WJ6z5~@X;H; zEarUzo6mZP4kq^Tvc|1PARsI5)H-ebf+Jl@JZJTel3ZO{^t$xu2Gnwl8F zTbM;h)P3HGYiNieG#*YSvHv01A8j~+z3Okg= z@4C?>oEn8wu>a9?Gq?!|!DdKsDlwG?hf)WK4+dqvYXj_r@hy6(J(Z5sfyHh;3i=u_$Zis!hPHRR98U-0$VN7@@OUHfw5@GhSvJVy$$vI zU|)ZW<_sqzlLx>_7wkTU-JoWF5#7`Ak*E`~Z}O8&7nF}kM9s!%J;??@Nb7#^{Zl)c z1aDm-aO0MS&DWrsV9BwGDJM=!6x_j$yi-aYS8$!$N^F@irL(plilILp9|ynFwNTTk z&$R<}s(To-${UK1o!9DO*ozPA$%p-|M8+rMU?#@(GC7lRzeW9Na11?1SWG%7SJReNDDun<9<{gcy1l&(7Jfsp%MM&9X zni|W=o#$yYuaHVO8DChkal8t4V^m;paE3I^I||D$12_p-2ejo(#m!HLp7+89X(*rq z5qr{v5H(6N6$hV5g=R|Al>oOz1?vL0R`Jor(xW7k&?hfWny@Y4q7pqF=-Y9StlhEqB``&$+osnXHC-=NXbv9p$9NUhJh z8M#nOk9U6q@6*vrUJrHn`@#K|-gRn{P7+EP7#J`JNjw$f@cQzR=rs6K3>}Z2$|YA+ zAD{X(JXBWwLgkVx!!QWb%VSoBG8#5$LwSw@TfFw=R0c!S^jLJ%V9>y5)QI4^)igvZ zJRZfDu93!!Tmc`!FhGljYa?TE_+gM#Lw>>GO-n2rE%vxflUNH|M2~p)BTQB8+{{g(Jsnp*l`RQ@EMRX=S}YT(w*pUDj)-ZUPIi zh*r?Pf$7%JXk--pP3OLLO%efZ-!Sabox5qvp~Ek_z1FLBIds5w^$RU>)uK2vM2RvP zNyU?e=PI6T1*ZZqBet-LNK-X2IdW=ZJUZ_8brhy&db}q(2KzYX)G`HL4h;Ht=E^24 z^IksNXQ*V0im~(C+=;|2%h3}u_V{3+cr1|$p9mYY%T%b~Z_>u-CvF~184ttMmfqlH zJ~bILu((Dw8!q8KB8?|p_2QyJB@R=>;9J1~OYvdkDg<2l$o*77I#;s5dN=G7*h5=$Yxu7EClfx)ex}y`|zr~=F z%qxXmsqiuUcr%Qj)GegUghcuVdaxU<2s}nz1a07hXfd=v|FZ~c`oKfHd83@WPAPqd z!J&M?TCmrnu)(yMrQ+{Mq`+7EAUuLM8ZKH=gP)BjCPD+LL^=^63j!9LHCQiDNR7e4 z&1W|(WvH{qgKwMzFuhQaVG66b5L&_hpW5mhLk%sV<^pOARuxUhqA7T`QJ@+anUduq z3oc@umg#sZJry1cr3@ZsSt_MozqgRQ3>Z9iuoQRSk%J*$U(h?)1+KRWNCl@y@l8a= zrV45@2MfwoAR3uU8O{ktv z&&*jgcQ#d;I&#m{zgT%y`l9h;vEf826bVOSg*48%ImHi^umzPskGrv@75`o=V}hr} z$nmj7OW^PrOfrud&R6DNI??pW#meevY;w`+;ONA3C>AbgXv7ulSRyrzGw>j(7}60ISViNpNsOeV36ZdjF&Dx?$7nRpTb%qG#brHgHM zF)IqJyj%3bWh0qX+nvR)L3)uWOHoyIBU+M+LN_K@*JH3uV3BIHRzeE=C~R<3h{Y-Ud*EqKM^%wn@CrJ{r!GV zkK5OWJv8TvE0sRU&s*q3033c1p8-er_SlF!806Q?negCN75ihikd+n%)aIKEC6Jhc z7fCFuSLu11SxuW>V66lPgZ+U}Z*!=3pQW_uBwOz~pZ_?N(>`CUB}eaRX->8fxS{c6 zcYe|7D9}#LfBC3z)#^IR#nQu9iclcP&qe39Uhd=&7ole9WqgQQq$&C6RLO9i2@@DX z-k4O-5J!%f8bddL?o_drn6!WkOJ^oDbdB>Cd*>CsZWm!u1I+nP2)$BXA(i2&Njy~5 zne#6|j}qwg_2*Tw6exMHsG1!m5{nCu+44&a39q#Xp4*Q!H#N1w%Z$w2Lr#5KTJj6E zu%gsL;nyTXo?gDM&6!d$wBqRv_yP+{H})gE@Q_&##EYRrIpXeG96k9qDjAC!dR1PO zbm@9&UOLUV!CFG?;yNzt^_Clp=IRgUcLABw(p$%rGZpY+>-?uBmP08W-T?muD!-u0 zk%2s~R4u(EW+g)200}LuvEo(5U`2L*)nk76g$xpSEd`aKY7@F7FqD9olMBfZt4HhX z7h9k1;!NvRXaLF#-a`r8w$M75RgiBE^DHQs$4G@!@hCsHW0KQM07w|Ty1(FX%CTfT z5gMLKr-d~!mg2@!WbyQZlAQ^v1pSAt)|+guv%w?63flY<4(sG6jz>q}38nSRTQ3!O zWjvU1bW~VNVUilHVYXa$nE(qNy1~X3c&#?wU7#ok(>GV8uJbh4$tz=KNEj5I8iGk{Qmm=1%wZ( zE61(hEu4VI;3I0+J8z!^UDK%n<~{h!!L{0_X0_*a_pKX@bW6EyX&knoM3dO@4dDV( zVEJZzUfOBMg=U=%PSXze*06)mq;g^swpPG9EYy-nYhiC5c%3|2OTyle?6oi#Om@7lGZ{WLfp_)6?~{xu_^lfC9ml2Bu0$tb--XW5V9*=F-ywG( z;2jKxdIK=m*U9ckasb*pkoR_Y;V%K5-orkRH{@&d1pMy9UP|a1I20Nf^ai|rL6$WD z)8+k#)KiB79XkS0my#og{FOv1G zb#2%hG~I^+L7(TKcaY7l$K6LDo+{{d2Yb}{0xblXOebxA-$8FkeXIae$JsQozYiVu z1^Nd=hx!7C2C%)naP?_v*PBz-VhjxU*cfTb{R8t;K5(R0D*~;6@!Gq=L%>z@q&2}f zdYJgvqJT`PmL7EX1>ByXufHz@dj}lyh627j;Lm{X08H*+yOV%w7HJePyXxx?ft>^H zZf}4sur7D6&wo4IZuU0e(3G!M6_z*X^?Tg`Z`K-g%3Gba)=UH^vr1?s=~9zTH3tX# zx>>!XP;hM^Nhj4JTW_FL8FhZI7wSkh1=&7IOE$IvCcp)Na}?@v!yQ3qwi@HwLMED- z0NHDcrVv)>`TM(RS!nhn^_}R}$~4sJ^}BC}+Uq$OIM9?$W|!X`pqB*ya7nX~Ry^5^ zWK4MnGzzujQ)B7)@G01vEE0n)NZ`yc+%b%X@V;dDec?EMdjfB8rtUihJC{wS;gMks zmQP0s9Y$5~24^I#ZnMVyJp(??vxkIuEDP8sU^{w0gva~OtA|~X7YTR;;p08y)nkPq zFD7#AFGM|x1-V1OD+T^aL0&@SPE8#u5#+0g9PjO?9;*a-DUoOQJ}edFtBD-@S5c4E zf_x2;w`pRuMv$)+a2es_eT>zkOpuoo`KL88Di`DxM4sJSuR@ToBl3qc;nxZBN+QSm z>#IklAYV`9qna447vvj=JiAZj20^}&$nn00>akIfR}p!MCPr0)e3KyGB*-@tc{Y8U z1^E^t$9p!b#}+}pmB?3UVzgC|Uq|G4k9_sGPLOXS@@#$BCdjuFxnBzo&II}E%}M0h z@^=dIY9hz`s;Wn|Ag>{Eyx**P)Clq&M4nCG4ngiB^54>eBbOlGN#xkiihAr6zFv?w2;mz9c_Wc$>r0~`ZxX^c3G!wk{$@emBH&iS@6gPRS_Sz& zB6nuw`viF#kq>6%ZGwD1k!S1genEZ{k!Q>ECY0j(uPJ0_upPaA?J8{yvF|(^con~r zZ5-i@gkI(3vLKhy|D2B2MlS|h1TXQv?FiGIq-cM0-c=zE;}dO?0Y`cqE6TafQYzt73{2=YDXF;0GiAin|4aPk`k z`HkopC*Lc`_o6;dUMt9J(OynoC&=s222QRBas~aen63Zyg1jF6BPVYVy!TLEeIfIC-leZ$&+ve4ilShuS!Kn;>sP+c^1tLB1aq zaq^o4`Az6&*}*vUEAK{s%i&wlpK!PxeU`&+^ZtOARmX1B89`ZqxBrV1O0n;$OPqiC;AbG--G^= z!*`)CbNIdJBODH)X$}veJ2@N%ht8Tc@VI0c?c{I-m2h|j{fo@!9lgLZZ6&QbD{dkV10tSmepcv1|RLG_1FDb?&?FxA{`Xh?* zoJ)ng27QuZ?3=SfUW-msd;`H{C`Iw72`)z=it#YJLasmq6hBPxI@Crno+GJ{E71)U zj}p8dZJ=1q{|02IxRJ;=qMt#3jq?MiA$%43K8H7TcA#R4 z@f<;g>_Yzr5##*eIe`j!Cwh%yRlW(R3mtLfQ|{*Yp|eD}{BC40Pn4eKenQ$jdD_#5lN-)HgnVF_t+?fX`I{y~Irdhqvq==a_9doTWm@Iw^G z=y!^K&){#+i|Ypt-$}pw==TWzX5uI3fsggbQwWXW?*vluG{yH&e1hUhieIDnM-=~z z;@_tD|E2hMDE|K_{wl@)Lh)ZxJV)_QDSn;eKco2P6yHbj8x%iJ@fC`HNbxTy{(Xx7 zmE!+K@h>U9NbyyQKSuGtQT$noe?>7=0%EU!r}+I8ze(|@DE<$M@1^+H6wgq6jpE;> z7-|o(|36bKQTz>xq5UWFKcd)1@&BUOPVvVnE~5C06tAH88H$T3{s_emia$*8N{T-~ zaS6o_QM`)cZ&F-J@%JfSP4OR6yoTbhP`sAn|3PsX#owX0oZ`QtxPs!pqj(*~-=(;c z;{S)@^%Vat#TzL83B?;J{u7F;DE=FYH&OhL6mO>Zk15_l@wX}7O7T+^Uq|uhDBec# zBNT6^_zM&}DgGeE)fD5#q7EL7)rHgW+z8f)MJG`mJVHu`hv7S>{etK9btBQ?sbe9s zp(d(>6Y)BDRvZePnux?wi9jqqnpWRGVujIk5ZsLLXF9?44u8fCo6nCkrv{^=9`N0B z+%rDHob|yjpA77b3MV}9=H+D66NaT*^Af_!uu|~&Lvo0>hllN=P#q*71pad9lQg8} z?Fj5462-d#sh(eOau`7e?5i-99E=`=Wo6NnCJ7&p9!fGy6_ebMx3e<5c)BZ*qSm7) zv8@8>)Knx*vZltRo(zvC2jUX}ST;f4uj2xMtbZa1f1|0+=)AOM!edsLst%GjIgpCt=a$E!ol_~Y1(%jiqE;^hM9>u< z0}JZJluhzHvjoOrGqM<4+G-90(ex43=7}l%E(J}&AUq+}EwFy#wkdcj8RgF7z)%uG+lvcDTz)!(QCuV->++Dexz*wY*G1>DokF0X6A z)#*Cu>Tm^I`@Fp_@DCPma(Ryi!9N%V0r=DFb`5x4?wkCLjfecr4Tt=V4X&d%`5PKs z0XP$YGXXe*H_L**M_h*j-oW8j*ZTv(gPwz(D%=OK$M5P748V>}E^mjs%{Az~t<8nk z1+}@n?hfB{Bl5?GU9LgwC22D4auFwK!w5ImUVKg9)`b*qC*G4+nbkqBpbx9WT&0mP&@$j>gr{y3bhDY%FRp6t%P&i&~6D zjfSG;{l+5Wd^I;2hpIOeH5pr@$=DiA#@1*wwnn3|H5!er(O_&1lTvOlwnl@oHR_G6 zQEzOGdP8gMH#Ek6LtE@OG)0@CCE5(DMVp}=+6>LG&(I3{42`hQ&<3rBHfS}pL93w+ zS`2N_VrYXFLmRXh+MwCc2F->xXg0J#lc5co3~kV4XoE&W8#Ef)pwZ9#_jK%Q8-?}ZZrs2O`5s8c;_UVxpm;~ z8uagfT+{V<+GSe12dc}wp`rWQ4*Pbp_BI=Sr#|~;yrTQoH}P93+=bLdkZT0u4v&q5 z(_#3HTxsO~1k725qv7E=lJK)1J8YH=H*K}O&ET6E6=e`wvAVc-rChS2T&k2eN>$P( zX^XT~s*zk0JUxQ>ba|W2)8;K(uiLiW zSzWWkwR6|?yZ791fc^f+$l4e-EHXN8i^4o)a?I zsl(eZ#5)2!{CrJ2G`nmQcxe#ml?O~ObLsmM@LtfA!8fQO$0|YJm<^HVO;nuWy$R>p z{N4-rag7Aun!X!u>qFz65P0~yPio5GTjPxgyvKldS%=pn@P^DE($_Y&~*?EG1Q=PJ=} z4{(3M+PN8cde_m11$|EdPp>?t1>V;Tcy|fB%Lcr63A|Sgcsm6iEF0EM-wJ_OWx)Fx z7=^Vhf?Y<|S=0CTz_XIyqm|b5y#zcf`5jnqE#Aw(vtpOd4G2AI!7i79XQe*- zH(HDLl0{xKT;x{r@g>e`a8}YcW07~oA}_YZT7CH$@T}C+F&IQx z$;T@edBN+frSI>7XC+?$Hf#DW1J8=S&h6HCU$e;D>$Ilt35&eSYHRw=S>(NGk(aEo zR_}jikr&%xEgwIy$Qy83)As`KtX#kCJFQ(Gmw;!bUN!Hs#`}^*-c}f>Sc&&B10F2H z9}E>Tyw3={F-9L; z${F4{ftO}@P!%&g$R3xzdx7VKb2wfXe6;jM;5VC(PXli^N~4PKGyN!V5Ayd~Iv(fp}exFuXw% zUYg+rOn7G*UeJX1IKw++!h4e89X8=zV0cGNcrP%#qb9tU8Q$$CydN{XJ4|?27~Y*G zJo|^T_3u3hwJ#!PsX z3~$_o=VEvhCcI{bmoVXVGQ6Y-FUaujG2x9cyp#zq&G05ocxM?N9v^G<6mHw$UH0tp zIPmrsWibp<$$`g=Ebr3eaDTa)3gJuR;cwt!6Og0x^9X%a1Msc!l%}?3Cv#}K)4}$f z&W8H>2Ig-oZ29SIZD_8qC;Xw3(_VjasI0F(j)DAXKgmyS=*!X zucX&Ed8D(+Zo8r6+aBq@WViZPexzn@MlSbA_b0pMNBaNu+T_>YSR>nJrE2xueN=u1 zyjbq3nT0$+u5f;P zAirhLJn{OB`>9{dG~9am{OdFQcV4DA?5Dp_SUcAq9@3<@Md`06Zo8ZQy00Ojooh(b zU!QOI4f^ZJhWF85mu@>nf4y?s6#a#6tGZbBoK)?Qul@4Z*PeT|tQ}SNUzte)x(H{x z@L5!i&r44AoQ%KeIr7_pXJ>fiH|8M}EUO-FWRdEtyo;t10Xu zXK_AIz5GhiD{Eh=dIfV-={Y_OjtR84Gcl6iaBhYJkpsbfGwY`hp@P=lbV^S>or$i>EP=+mS^jF zR*uh|fvcwdc(Qv2K9}Hw#sJ?9db^Ob;^C5xs*92{*=>6m)yzD!ssqhRXzN9^TdFDR z0`3Qs-N_59&-vl1w_jTI5TrA8=&SbH&dZM4qDPNi-g#x_P|?{3A1Qit*OkdGdA4+~ ze|ANwJZo#ht%E#kZ{B&u>G#jtOZ``7-gE!`Prz0G(5d?$*>R;ka{vAJKO(~wy9uWp z@>vA7k&24Wt^jSIp<>tE8!I|yOXWt-&bboX4v%L}vdQ<`&VKtGwn(Wg-!DG`SK})< zTp10groz_LpnTCG;r#*%i~UCDA968SH25+{V8Qc9t9xs*~0 z)TMz-DY*_Qm*(>E^*WTx<)dkvw%j%ieEkF%@a0R%eczdLX3sf0Gdru5k^no2yz|Wa zocH|BnKNf*&Qo!+f~LWxr2+CYtLF#8d8Jfb^28t&mliT7v{YapQ>&afc>+@L(SOx@ zJ=eAqTE7P+C-oM}qqG*a_Ein-3wpsvw=U{?n4?PCpVd9BoZYtQQWWSHPn^M4Q+sCT zVy3p|mD<{~kKVYbKw0#kxzP{3OwZFlS!mmGLEk&kw)TZ@fZYxDvuAExtc2g%$F^PS zN^kS`Keo+(VgcLKqm#Z^#VKr)7>gU@gkBf-6}As)(T;QNZDB0e-kP-Z)oJNF53NFZ zeC?TSm;R*(+lKN=)lED7Pe3X>Q1Vq*+~yxRqyIu01E2rNLc5k)*gMgF)eHYO@D?cV z2}p4l-Cz3{oEuZhE2pahkmrHNU{8UTPc4nM~I5T)9fYfbZInj@K z_+#1?VB00a`5r`Ex8h}gisGWp|yL=o0cBTk+x@^r=6Dw zq+Mq`ac1YG1p}>p4BCB2FAvOBRsBZ)$%Rvpqp!s9%;55rORH8pTAnVEG_3_VhUv#z z!u0D`xNVnMEpd4oQBGAtD>?~vbmOIe=|?{mENzc^FOe{y_MK2m`fq-Ys$N(NZD^sp z;+4}IuhH7j7HC7R@k+i1E|C#PS+iaPEH$jOF*R&VaD4Rm@vj_ro$x`Q)bMYMuE8_p zM%Om@g#LnZ;}d6G4e+~d{h8WFiCT?y`#|@_TNdl8t53mMuuy$=`=v}@E%Yfpued8~ zAs0LSwXdwY@|MMORqg%&^Z}J8t4^IgR`vKzm%8FrC#xO@u6L)u@?`C!eBS~`xAecF zDA>P1&r;js?}t%{dGF#n`OM3UuGHRJ7G02v>c?T!vH;;X?eyQW_~Yt3{M#36w76Yb z+}}6@aWB?ZVcc50_p`pK>hV=)Z@QETVCpf|%C>FrZ^g!&7td8<&sL}PY>ys;e&ABq z81`(nbS$IC?>c<~O6=U_VH{u4(UcoTQ*LcE#g0_MkxJo+K61kmSFZoj_ZJl9xbi5} z81zGRPY*4+YAer@A8xLw{kiK^uXe6^o+UdrUvTf(aM69kvp*grn|oZ7eb9cc?sAQ~ zCiRx2Yy%IY*qc;*|1N?@-$U)}IF75_in5@bfg_NP6WTcI#KH-{EM3)HTD~#{>4W~H zE1e7Di@{Y4{=Nc#uJP1fA9A4mvul70T3D{+^px=DBaLISDb|2BCk)!GuXRWmkZqrbzP4& zf1BS6S0TK5=pO1c4}bTsaKHAna%RiEf4H1|_Cs(j9t~{JMv<&nUl?DFBRuHo$v8XK zHD2*TzgCXh*i|6RZ0Eui7i%BYdwpf$&dKM-YR)L9Kh#|ho*%v6^{{K}@e^2IIOcbC zkxEzB(Bf;&zEM0wVZ6R@JdG_(ANMQJo)m4|&yMIV4C`?e!oLPv1$@*Oi`_O`p!?58Oqk#mB!XIC!h4boOP~68A_X)*) zQgNSB+@}@y!;0Ik9l=9}0$S3Cc^)6epJ|fqiR;E7f;&i)yJ>slhp?un(D=SmBZ@xHJrcc19wASb6 z8xiLlQJ+?0mE!w&{u+Z%2DEETy3jRd`QqOKakA|(*wL=%r(KF4lJH*vkHVk%b#7(S zaF$C$&+C{5z8>(24=smxVG^v%U}f6gCWzlU&Xp;5eCnvRy-^%^`PS@%f34H7GWoW< zCa%=Aq8z7w@AdkR<;>b~>Eq-==T14F#oYt(_aOFT^KyL_dwgS&nn*o%!o0e5mxg+%uIHXX))0?^CVs z%if6jmz5d!{c_}UY3&xj#9-Ua+B1}QpQ<>mJnTy2z4w3pns1HbV|$}Ow3>feiT=OP z{N8e%yG^VB;CCmKLHEYrI8}AJ^5Kd{lrt_Rq-X!Hp7*VJNGp=RdLDSA@Ml&Qzb^CT zzb^T-eimHXHNtDthE{5R>5X_U03SzNo-4mf`Lr+FH{x3OM$C(@Og`7W0d1(z^XB|( zPwC^SH{x6=l+Ts8uDfmPb7k6){a9jU&K3JUVP)d1c>~I}&|J?-w4vAQzK(w;IS*w^ zpT)(rL7{Jr&9%+!USw%wbpCmuM@s{|`!fh*(E@dy-$#`mKi)5B&*nzn{PC|uyR+{{ z-iW^Ijfrz5+SVOf+k$uaPP^WYcUq%>&F-;&mBx*D{na;raypfq0R^4gJ+Shr2Vr6= zp7yjiHg$MrQ?P1l+|%mWK8C6pp4O(O9iDJ9Id!{7Q>2(V;<>kNytO^H`yGTGXlO`9 z)7eCH%G1y=lZ-^i$0Hy$l#FE}*<@sPW;{NTn2C?;#>4R$)I^C#rlYA8$c#il)n_a@ zl>zH`A_{Oel}g7mnLY4{UJD$IrDpdStHZ)tv2bVt4uLesTw5eG908pUIF!@`VfJ+I z5BB${1L5w-z#)HMa5xeeIM~|U(V;>Z zi$#sfMVZ?PnSdgnOGLx1!-SMjAs_`p>!U-f55#gwHg`0&>}+n@)e078#TiY-GJDhn z%8ndOrjO+IG~aWH@wkWZtNv=4E-4?en4XP^CM_EPA+5W2!@n6&HOfXZx`Yxm6SN$j zne|{&;wjLod9&0yHgJ>T)ymQ+N>9TORKpMySRClk(i1bWsaa?zjcUQh8v#|KiNxW? zNl!zt5&u||=J(aubS44Cl(Xtb)Ua=4Zy+4;4~>Kahav+4V?3Rhi>Jj<@i}a%0!=@p zqC(9qB%h07A`Y5HaN3$4RC@!y@cxlNr2k-WxG+PVI+{o|XeBlgjhV+IxRe5Du;^%X zCz)dovS1cp1B6tg>6lhGtX@=BECrK`>u4`6$=V9s(Nv;@&@oV|Dlxd4NX@k^gAeG- zO!9j*%@u{g<$gz1;%&NwtnPU-#3UD>GN4#!3<*B~m zpmT26F*OFmo#c#TI#nhpmapEmKj04s`j;9`?e_0(UwYuZyDd5`R$Ho3AF83f5ar_b$Hm~svS!oOJ$RoPjk=XFv5++BS+%L3fa|6au&wP z<}@5C!{s#_hoP-mpOCYwV=xFSK$(bI^r4&^;Hdt|=wLx-Ff`3h#V0HV4V*_tRN0P& z>vVKFj;F4bN5ifjPRC(@7LPW>rV_AI$e+xYana#zYb=+{>9P1YO=3ejIx`N^kp-hN z38N3G^sFwoAC)PdEGc0{l|wRWaj`V|hz!jsFxBzo{4uy+c9<*-p_g27u@svDdal}! zx8(d})0RVdQ>vbmqC+{%%S?18naP3_a04{QOgxRAv_BXg(G6G7EBV7T0&~%+^@;SNYsELnk|Q z4C3d7TLVg@XB|hck+mS^xt~g=qer6_{W3MG_^b6Xwmxz+bvkM>1(4@aO-)*qIHTGP zm+%^q#R*rlff6;U378@Vfi8>cH&`rsJ8(2FvL#3$lKdURqGQ>!($8#pTQJ(l8mFYS412&EYnrvq_7y z)Ci&)duD-EcmgvsXK~kLge>5rCY*1F=;EG@|GOkZTx)&eFCM+(eMWwJe z9X*VXH>25v)vRAp{({4O{zy+e29Hsf(gLI`5BU7c;RUWg%iw0PXE~f4uoz?%Rm$N> zkZQGGR`_a|osvN-CJr8ZLxZgMmPxv#BN0+#V@3uC(ik&{aG;8BfFWkrJ9Ox`C0Y_PWTD zs~DZkCDPg1=u{+a@i5C#Ee-SsO3BNx#bXCYaStBc7YPoA10%gYe<`UD{HQ^@=b(<# zHBwTpLh;ya+Hy|7Q399?Rqqr^s35}=T!ekg;V0Z5D#?vD*BI%CX~$)9qx$^=)-!Vs zi#wMp=1#k38d|Qrs)O;w;mNUNIueVBV*C2=#16GeDOs$ zJwCH+`9)vqL}}MSA;X44&1=MF;&5ph*W7Zx;WdkNDHrjAiPs{4*(CaIsp(|nGG;}E zH}96~#4xK19I;@(v-~ZHuM`%Ex)M#*G@=zbDNJL6_j)W|6IiBZU=$wgls32w@z)sh z)_@NWm#w``#o_%{t$8h%%bD>Ayeu|v@syzW0#8L}BFla)o6RPy9zztL!lRRkYjtG{4d$~jIwsAJJgDT4@jowB3kivT?4)bBw{XjR~2Fc2=;f%W^Xxtg|p&H|U( zOfq)F^2U>yRrc1EMUwM)s`f!bA{N27^`|5Ho6v;<$KhFBgV{^d#&e#TxlGpbwOVSl zon6G>(ZgaJg69K5$^fgB7m1GHWw`J69VQvS-=DA0hIoRcphIgi%5E%Jl~s4 zSHnX?{r)~*a4>?Opzxyulfdchyf|-R&JkbYv*4KC9$Rro!s0t~Haxgh#h3FPWTjmN zx5Xwy4duTeXO|kCUUV_*X)_DVYH%bx6p9SAMFw^`%Bo4S&Cc@zk5BW>EIDRROAE54 zz|Af5dxgv_#R2n~|M5}juJ!jQm&=dXC?cV-I2TV3snFf42M;<;b}oSFRI!toSiq&F(+CZh#=Muki;CX#65-GT%=ynqSEZsts$;Vm z9IBek`Iq2F4fOu@n zaiNx0l`Ir~CK>S$h}YVJDV0O3{((?1w6t`q1OEL>52@0t!Mr#}<~#=wd(MY?(AT>h zX(_%_F-lZS54??+NWtTmsC3t~)ckS&@Ri7PG@X#B=40Q(Ip@i;QY8%Ws zC^m;hR#egbn-KsK2A}SWb3!&HB!^QErxMA?*lac{y%Xce2TqYCvPE>ux#*3cYPkP^ z({^JPJSKgbTwKE8$})2#J`PVPouA%jslYemp%^D7q<1N7Qo}lC$8~1}SnALXzJS+m z(;dfX1W?UplWg*q7f_APjwfK@31?$Wi{PqnU)%1E=Hk6fB+}DIqtaV9j*`zpsxU@w z6TfRLIy{Ja7oC4D{x%Q_FD3l$rrjlkXX`UKzFRm7kE6!*OK;vf38qD-2grNySAgsE znws-YZ;hSZeVYc;E=z^W(mHHOiPmCwHfqmHf#aKTtB_00I*pi5JKS5t3O*V2Xa<&N zz(pP!v`8CZZ65fXJl>$0)#ldL&S>Vw~t zjH~!SVd1iVs5NC^%y z5BajL01{`vZvtK?vLCp5o>&)*(Zj?)ivlvGm-L8lFy!-xgF}N6SaV>1 zAQB4R1OE&M_rT;1mb(@ZX2)}3VRkh*6oGOM`Su1ve1-M;27>)}!|f(~?vvx|O@-%; z1o{KMPyi@2d32IPpS9)==A6(*(yJ$%W;Q%BxR>{KSP@|vAOTJQ%u%Gz2X_QLxn_*5MVn~m0_4sunnHL(uYYJStqXcg&x+=o)oG+B z(C@n&TCaa!XisY{nZ5nK5IrTthfA!CSoP#GVie^)&?z)b&rW3%W5-}^ve+anK>|m{ zU`Avjg6opu_reMMdIA?X)7PDXmCJBVg2*JiKCLaD1RX1W!5Pc4h1R&=M>leSxQK`q z30FwCQo>adUM1mb3A-h{TEaCFUL)aJ39ps#Itj0raGiuVNVs0Y8zsC+!dFQ6N(o;j z;ms1hTEf>z_*w~Xk??gAzFxvNNZ2FctrFfQ;Tt9FmGDgxzFESzNO-%1cS!hF3Ew8+ zof2-4aHE7(2{%c&S;8$6Zk2GGgxe+DA>myT?v(Iu3EwW^w@CO73Gb2cTP6H933o}@ zC*f`h`z72X;edpDCA?R{eG(2z_)ZD$lW@O;2P8Zw;UNhROZYAck4QKq;jo1FOZb3< z4@&qDc^LX%RI}E%Lz4Y&3Ev~(d&&Jm|NWmyEr%<~4__k`qq1TJ^zX0YlFY{DB8wF3 zc15x)cjl$9hfj~6LiWWS1BBiJ`f z_RZu!*0b8d^WkdAel_`5!G4WozlOXZ*sqoB*OI>w>{}%J7V-yz{W{5h9eJ-{zh1Im zPaYENH%Rsy$h2VhNOljoSFmrD>|04tuy2#>+eoKizfrQ^NW6mGE7`rIUa;RJ*>57R zp_BsMD#*=}{buqb!G4QmzlHpRVBap;x08#4eTQV?+a&vK5Gz#`6$=*b+5$w&9y_wVs_7=(BLVmoK)efFN zt&+W!{H_Fa-4#&3eXQ?hrGcM100l6^P1N3h>6 z*>5Mkg8eO${Vk+Zu-_rs?;sw*zDKg}A*%)ZTP6Ej$xk^+wF>e!$^JI-zXW@iWbY#X zU9kHkyN^60*t;crH~C}1?w9O-@;idPN3!>jQ-VDp*#qQ=VDFXey<|wR@0IL($y)_` zpJeYNHwpHjWDk-xg8fd(ekb|K8ovGSlkEG*KMMAK$=*-CF4zYo`vCc(U>}t1gX9x} zeMqtokq-#=VaYyBP6+n9B>P?DU4nf?vX78^1$#)che$xMhb4QMsDgdJWZzG&7VHNk z`vLMQ%7@Ucf*h3W2g$z)_Cu2W5VR{ll6+mjDRN%G?;;-*aGE?I;0zfPaF+B5c$PE@c#dom z@KN&fYL+@IuX*y4fRB-{3HW~UX#xKRd7pqEAoBu#H+iRkA0&POKSZ_*c!8`H@Nx2^ zoV)_0?*#du0zOH;EZ|e*_XT{KJS^ac$q@lRLWTu=hO`U#QF4udA0w|-@#Xb6`JRB! zlK&>)C&*_7{3Ln5fZs#r1^g6whk)Npx&{0`a*Kf9Pih7H0rEq<5vH4q{3iLffImq7 zLcqU8&I$NKhE{SKMVNx$nyd|M?NFq z-zV=A@W;qe0sklRb^(8!_yqh1c@>GxBKxKTX~%;Lnpe z0e^w)1&oKVn(AS`VzYo1@_jgtc5L?bN(E72z5+2$Thzn+#5~;JBlc>zio__^?W;(? zfUC*dC`Luydc{qe1-zPUrC5)zhO8Fw8uBx^U&Z)v*io<4lK(~VCJnD8e+&L|g*@W^xILm_JmatygX# z|41ubHf)_%Y323;7A$Uts!mdn@@n0k@H_3Amknj$%E19pvK_pVj>BB99CFPLdJu zZt`{^{OzPqu)l@ePVt21?+&s}uXFL!n{;#C?dWvtQxCJr9^H#+0+e>kn;)S{v^fMQM}2ehlfmP;UQC+zZ)q27s~fg z{4m8^DRxu-Hi}=R_8Tew6vbYO&r^I8#c(m!;)Bjpi~kymZ=o0tYWD3ELuF`q2gSdj z7z$qte~RMUDE==LLua7bpQpHi;%`#iNb!pls}w_H(Bf;N_!7m<6hrIN>`>{Ne`q8c zZl$=A;x>v`QQS`Php4{}ia$*8E{Z=waVN#ls5Sq)DgG+Ow^Iy_S+l=|;_py=2gNT@ zyocg1Qw)t&OFx_xTKKn7e39ZVis2;D>^_Pgptzgj2PyVbyg+de#V05ZQ2ZRlaFS^8 zKT9zT+BEzPiu)-3I>kYXzfJL-6hr5srEed_e@}5g#aW66D27f-;}23?N9$*Z;&l`c zQ(Q~&T@*uSpoJfy7&;jZhbVrUVmSG={Ctn%{S<$U;sX?aoZ^ENe}dve6n~Q9yD6Tb z_#TQ=6yHnn8H%CP(c=FB#qXdvP4PP^{sP4jiqBCzO7W*Dj#3PrzLwuHia$$njN{!nl}Ft2~v=m%BC zBZ8w)JR9`44a2KTu_%Z@(ulRAt)@p?Opi939Q7w>@q@~oOIXbfgd*c@c}H6Fjnmg>9#U&ST=_upa6udkcnu^ZF2Vivv;pmX27zxXL9X`w@5&1(i z@!{F2j7bpx{D9zN02X+Ur_KFqf{$kI`=V1*q4-QDnJXBK)juTq_WOGVd^ENZSZ^XF z)S6M+;?aWxLE*rVKd*fZX_bwIBr)5DQFsg1?URplEeQhmLY^fCwi6SFtriYj2dxZ3 zOsys{VcRo_sl~!!i&ac5LQE|tF=2Z)iK*Elre>>{nuVB}^I{6pPmc3X%wTxL=Clol zg-QtKS9H+NMZGtkHJS`rwL5s() zA8E}y(vo+iSvnF74}(%Fd_o2KE4(+XZ-)KzgIw(Xc^>4>hHN@HMMHG=gh%rF7d$BB z$Tu>Q3k@rzz-2N$AIZk&;c}Rc&t)ca`^_EtKIz5}7ktLW*Xs@U4Mc(=-&~tF;2rk% zc=vg`y&>(KLbARaKP)ky}zYpe}7x^{{EI`@1fiKo148M zI1+**Avl7o;=;cNz57Ff(18x`gQ4&~|Gpj_?gH4??;Q#a!_utYK)0{cI}*67(~BPf zbb156?%-St=}(M#z4W^6^=fL!V`Rh+ufPv?w+w4vYmdY;aKb=apog2K!;uIm_C_L+ z=3Nmx52M&b#ilR4n03F}bKAcWP_)(3wrNhS5Y8|S{ z($v1o+SF!kYPK}Bby}O+txYYKrq(XekE{zuJ(rB?Rjb`i8Xtpkm zX6w>uvM!A#>(XelE{!J3(rDgoSsKl|ElZ<$w`FNGcUqQ4bEjo#GRnpy&fJZPuZ|3HsS6FZVby)HgHp@PhJlB%TqS&{v4)E%2PHgIAxKHeY?swOg*c{szz1Z8v&vy7`vvJ8r#gXG5df z)ZEhA*50wJbNB6Uxns{;-`3^p_V)yO_x1(v+}A%aI5d3MNGQDjz`;Xz-*YeVw=}{n zQ@wJH>w4uHhzMr1hznoUt#>K#28@;pcslHSdlv*o{wf-z4Sp-R;A}rG@wB2c;oU3o z?f?$+jdbR(N8)vZtsV(uUg{4qh3?q&mqx#xxgzA z1Ph#PEZ!eTJa|-X%6n1b!7B_xxiEiUm3ZH_;C)Wwy$HNo_+uOMcTVErqu))81iy^; zq{Mp_Y-au*ka+N_jj6x1#DiCTOw0KmiPs1`vv>m%4_+-HSDNIbQ{urZ652a#jLP!6 zUE;y31jNlq@XL7E&cS5V6+H4MPvZf)G2S}K-xhekc{?M)FXLT;_r!UBJr+ECpPlDT z0ncON@2@1@S>WM0$2J!4pGrJ@-`lL5e@Ehd3wUPj<+Q|m*}`8^;$5=vcdx{ALr1~- z3d{@3M^NI`TJUyBygCcsO%iXD1#hFo+iby8B;FPa-oL|fzJ5J`*Re|D^82F1YXof8 z?*E&_>j4b^8yhRXFH5{W!0?)zu`%8sNxT`zSDnGi)yIb=-h&pr2PEE;z%y%CV-oLU zz^gHdcTnPe8hB>yxl7`G5qOg({%(RGJ1uyZp`G*fi~W+Bzwb%B9^jdk z%eN)oA>iS)i*2mlo{@O}WZ~}*B;HRgcuz{a8n}L%rSE=;hu34X{9-@Gm&>idJIgWw zzbqdiiT4GIc;6!NzHY(uO1!_fNMD`Ad&R;ZjP`_l`~r9rCi!>;GQ{V194<0u<@Yxd zZ{C9Uti(HO!TS@5cMf>)x~Z{&S=)YF;(Y_Yn}eocY>fAa#QUZNZ&u=c2Y6=Vu(-r~ z#e#?5?eOLIss*oI;;n;D!>s*XE%B}ao>{-fp|_rNo&-}Msj-+{N;D7{?${%<%2RO6gj1$S9y{{C6w zT?srhe_xY$jljcu6}GW@`!hJe$BW-nEHD!MvaD#NU^I_X9mD?O&^SKLLZQ1qVF*&dN!=A9l!F z2aUyvzY`95KXu5v55C`X67SzTf=F&ydOE_O3Q$h&@vGk@=M$Xj)tGk^CxpI@>)F3 z{C&b9@0zX7{5|QAr)+cPZ_Xj_6^Fcc-smjeZ#v}ldY$?El0#nOP0sv%%pvc}o1OW4 z%pva=zX3Ket_=*-`P4tYOv$eU1|#rs`{yul`C{+@HlgLge0wfj#w zcFowAb2wC_;e{jo0ptuN39U0rg z?-TM8Abk1@LwJn`Q)C1#djfCtV|sYx;rtK!GvlQ=-aBk~3mosAHoT`e9(+!38Sgoc zH)_K>&+(!*yk|Mym<{hD$BWtUUgCJ;HoQfS7q{V&|CFl_oU5>^k2;Qb*oNofc#}4~ zCXSb|;dODm`)qi_9Pfw?ZvZ`y{p!0~2mcu#S>qz&&J$4lAp&U3tX+3=p_ zcxfBnMUI!T;l0H1aQtM|UKTmttPPKRJlFo_YAcugGdm<_LslId5#A|U(0fNmgB*Y%#wGJ)dtEN(3DdY;xaWR5-gpvH zh4;?*HscP^Iq3RQYVWh~H}pyqN$rJu?_kYjo!>o*`&&9)U9OzRtz ze)fyko_V>hi)B$ByPto5 z*UnceD!y{r-3h4ksjkg_*mq+b6+z-zJ-Ol1!b6)cxIC%79zITee++r>mFkC;>PHm!8O8mm;(knVKd!jXD()u~_mhhIJ&O2_30`Y{9pYSNl22s?$`&3W z8XNBWHa>VtdD7Lpk$m;9M*;J7n~UGAxby1P4Rz~YP~68A_X)*)QgNSB+@}@y!;0H! z-P-5*jfm5#4VRWrm^RL9!z*33INtkps876ZSm(2PMcQo*#EBbz!GBP_e9-m0e#K(2x;rL8E4QnAqV41HJ>YT&6abw9T zRGUQY$q1_F!q=mjJ#dKvtfP~l zy7SJG>I4?mp;gkMRS9CbFq=D?T6Q)!?E(o=hb02Q8u zjZJ3~P*TC%S9RJERZ#wofc7oN7*8kWG<{d@SR7X^6CLS?R9wYz7Lw1AnGUw;L6w)H zF3eD;jwVtKT8ZU}zO#4)mr?)?79EZ51e){GL#okqOsgBC&vBewHIs&>ZBn2GGm0VA zXev=cXw*$FF*vBN&w(WLk~4rwKp)VlFWCn@lS=ncLIcujgC<0Cqo&~0TBam{uVi)^ ze9gqOiHYU%qoz`DaW1veR4q;DOHJV#otX>_DwgcD)C?MlDK!laG8BtXP0d1%&7)#g zH6G0zi!fAxt1Z=wS8u00)i)e;&J8=J#$eEsoN-L2Uw;?NS3#)W9}a*TyIF%_Wu_XX zqOz~dX*jjpzq@_uf%opV=(KENhSUa~7b8or7E0|4>~3xv_r{WV9g9gqcBdTo2!gV@29miAG%A;Xd52xcWK#NBkVp9p&DdbP)%ed(9 zwl$VZ=JZ&6oF=g$9i17UN{khZ$|Q_Fq|&px+G5KR#Z78qZSuSqj$>CoB~rF zPtG5M8)t{f!Vr4N6&Fjf8KCDX+!|_kF3wVyO~azZMNsve6dlT8US^^*$xJpHJJJBn zF%wT?H&rlkW`TrexiY?-w@%XpmQW(BqJzV89g&IHM8wItYm*4*`^I2#=E7ZD0U!N| zOyTaXfRC`F_UOcknu(s zx;h2D%z_Mr#r2)*)HIg;RX%sk(8&%RgK|aT)`0pJS;x_9WG#q!?x&LJ=+US}zf6rP z{%U=Ut&bc{osL>e0pxj9Qytapu)*phS&o0_KWg5hRQ1H&`-3VF0M^O$6 z%-ZJS%s^K45twnTP%=$|G-xx@Q^};osM_$Y+6LxIKy%ozG9C+ztuzFT)m( z9UR3ycyM1NI2aC$^nwCY38@hLs6o4VIY;RlDJfT>cx)C$_DaYQbD`>;!g6?mi?DAw z{Dk{MCArb&8YBHM?YK;CRKI_~dS=d1ePb7e4{9(~%$;`6G_+iKRR`mV!;@plbR-sy zO_tI*3uz7Y`C8gLFx|^lm>_2vJ2JIw2^^b(N#-fb`O4yJC!U>OuB=W>W|plDPRz_j zCZi<{jf9FtUCPKdAID9%SV#Y`^e>QL1vMtE74R?yzyjamA!Rkk>os{s(qP|h(++7{ppDQCUl{|AXXl0Fnej* zc+N93mqDd=3rD)qc6JeiM-Ph*;Q4^y5U@&lk?0ss4r=eo3mo&lem-Mc%x$iQd(8c3zyfFo^&-;!AuM9MjulEAB|R zU^!sCD)8V|6<^MGkQJS7c9(9G3^kPhf?Q#G(Z#H%O^-_q%&KH0JQRuyv_%GXIm)U@ zvdzx(0*_Dg%`7=)PfH83rNGTC^LvHNEX4uyng111>8|znD3{BRSg-J?TAYh6ocY4Z z(IlJf(#vT&Ii#t@_|(a8T1pcbQr@^!&=3a?+7^as0Mn^rCo!>rOG~E_8ZM1_FMAgi zz3C;wp$C}rpOLOgMTJzyW-~ZcHJS4-!H*j12@Vz2uvDmdC{aB-YHTtgJ!UH|FDeEj?sT z5pFqrs0V$$%j2imPQ@ruOO?B2NtdZ=-pYB#4r>Ly%kObHZ@0o&w9xf1{}N!-mf3qu z1ycdvw&p)AaU4qR4ur%fP{jpR4-OZ3rn2;EF{?4{3y{dtIxErDB)pMbT=U2ezm!3O z=%u7O)XRjv;ulH6_sOMXi1))T_RHJQU-^g!C?jO=?)j?6}U2081UZ!3q}IZMx$a zjR30IY?4jh@&c;S+3^G{KjCbQX%SrY?Q7fJ(OkTji9~w(XjGc-a+G`)QiU;coA_O0 z(cxirtD^JI#oq=iW|b0tchl|?!n5@m9N#S*g-7<|`lUB-odnaO(*xu^_$$D5dQHuF zFY4~wG?;c-DqNPwIvUcDT2OrF=5#(F`oDfGaFC zXpuI+B0caqdAvb0tIe&gozZA#yLvP+k$9I_XS44D|LjF;26P=$( zWyF!NUvr(iBT0_k2aDh2TtOa!zJAEe-Glx>C)~!S*l5(xBksY=MD)iBFm;?u6TiRzKrl2k64^f(+CPlt6@askrQK{!mBknu4)QV5l=lzkr+oO} z0ILF4!T9do$bR7Jd175KMh_GJEDFe!UeY7J!H~}%4h{`QVC{hYfk-HL5BxJ6+yj$4 zSngUtJ&QC7m|YDHMWCERzP*7EUtztzfnfjL_@z)QhNgVIsqnm!K!3m&3gk+IPI>FI z)~tx&V9p6`B)xjFsps&>;9lOZRw>vTw4`gzBG+!9RylY5fdI6TTnchCS}fUE21tMt z0CN=S^T8cKPp%nbYtbf}xd6Fyi>46X(CZ)COY4G_pVrgm}J%N7T-Ozgd`$BtK zbII)O_l4*wAwFDUWyGo{ml2~V?}1LCVS08dn;1I=i$u@cwqp1y&5r96>RXj$UnSvcjgM>Y>07mAcT0G+#>chm^li0duaV-fk?dQyi{<)wM;tn@kIKsBaDvWi=V$a0RqP(OyG31Uu9>hl#R=T*qM- zSx+hjTt{BXEkO&lyMbI3a6S2gfH#tl2zV1g?OL|EK+R=Rz*mwEz<3CoMLpD4rGOP} zU0t+ed#MLu=ih_+LX78JJ=D*OklviVihP4&T$8k3Sw%iYF`iTPP~PvO7}wIQSKK5? zF`h&9P@Z9m_4sN?r-0XxXMo4Hda%J#!p63Za*YFUzM!9)9$i=Zdib3Ltbo2D>V+tq zCC>-pEl`rL>0T?U|#NlER#K%l{%O*2q z&;IH0oZD{rOy>v<(U?xpN3!vG$X_}>mzm7%H+Sg!q#MWnKBGXr-f-VQBpC9|wRr>H zVQ-IjpSRl^^6m-@cwte^M5`B)4U1|b2*E!CKJReA>$|(9v$ui*w^nJ3Jt^84cnmX-J>FbdHF_fp{5k#RNji7J3g@bM zuj8F-(t07*^W@eYHJw=EpP#Y$R($H4dv>duK9|&1R?I)`8)L*f4xM0hYCM{a!anh4 zi4WzuqVechg1F!!Ln`5mKIknQ2HIdHVNzuvvTAMhz-pyt)dtrll z3l6scaM{=bgTQ4~8>g_~bSO)9OFS)SjKqaeCEgui!|?&zn7?Zz9t;}-=J zFATVrIfGxu!}RdHQNWwwk8Ln)(YC*Ze|g?KU^9PzDe+DL#_<%}n7?yyfcN(_;7yDK zzbt*HCEoLZ&Emzz!~6S|1rLTf8V`Q7?Irj(tM6+6q7U3;UKk8cc+WfJ-2nx$pv9#B zV-@e0f#)RNCK&rV;eFg8Z!=VY6MttN^5FK!k-w}3?`|k2Rz_H2F9VOY5yWhN81{MI z4}do{fDC#RG!Ft~ff9Ma#{cZ5K8vfY!{6YOV>W1L?i99#_!EjmN zeTU;=d$r=d%<-`Ivf^FlcON(%d$CecMqN8eP@jC@qw>FOn(k;$5FU1J8*q6EoyL}xS>=1<4ZQ(OW0-FB&~n`z--7$}=@U5f_G zrjOfqN7->L+~P|LAFdL7yC*kY=(^P9@xUJ|!-_k}_Sy^2T|QU$+~tqdp@((dqfkY> z4oX?$W_h%HuuqoDHm8GPrM*(Te$Zx!hi$n3=GC}a8GRDG293fW--dJL{Kn|&tb~3L zUK?NUeByY*I?i90`g|kW(8|P#;}`4tT$wm=%=zmOXYu`g>6&6YZOhi|8ne=Iu1p)k z>zZ{NTA6;xzQ0|WIN5vx&P|rJw%BWw{G6Y@U((E9>S)@r(AJ^-ciuTYUy?f2n?q3@+>`MD;Bk$EwCjm-ONNOlcY~lNr zj!Rj4?tw3FmL<00x}p{ep3$#A$`V_?@cxlNr2k-WSURWk%L?8QPE0sZq~g00OQ)K% zqC1*gqKw2WhmQi9VfIUcFl$+2%P0v$w?UT5GOw({;mQ(Qy2zV}2$?3#RhHO-rTzJ< zqKR^rdD}A~mL;~Vmcum8YbG+KDTgsRE&bb%vcy(yY?fDEWr?l0?V?p&ff?(1l_j=x zLBE_L0aqeyk^i#97B9udN(H_H)^xhc5?hwbX>(^>Sz=2XL@+TdLy4;_u{DuQPn!>< z=xP&&S_nSMiT`Ty4XXULf2m#H)V+}^V%s(Y_W@jAdOW*OB4KE#kC?nuVsm? zF+Gncg@ctpzW>MP4~ z&9C6IRVi>;VvD~yEnIqKi7kJihpr>8D>KEWX2-=DXQ>qPKQiM2s!NgrV>8q$U0hq} zM2m`^eebpu4`qohp&{@RU96YMEl6zLN9DJVrK#2|ttwflvc#6K)LU6%t6(=`v>Ydk zEw6X^Juc_oO;!Rg=1eup!0bJyf~jB%PsMes%c-&k-`xsD z$u6oT)Q0xpBs-NUOKh7O^7X3JF(|PeJ&ci%Q8} zrP*;kO?|79?4SVzf!X?R=t+#fTEcFPpIiIYE!kIVc3dA&-&RZZ8p&QG+1F_HTz=L_ z_FB!3Yvk!$tz=)T*>m|>E7{jc_H~kdy=KR?UG;6fWUtfgx%AaZ_6?GKgJiFl?Ddj; zqZI!}$-YUm<9eFX2+Gs^-afDF-Yy3^U^m7>(?6_Xkdw0k#GeW;rOUo_Gxa7 zasrxI@8>XTmWlQ%a#FCblI*Ll|XH+mF#QDvx0q{WM4-k0Y)TC1dTtlv+SdVWFsh}A9#CoNc{4>-q#;?b>mOLlmbp-W6 z(2m!DdSyL%FU7jQI`V*kH;|-&>&ZPr_>H8OV(hc)LDa65Vm&=qEKM`-IMvL9-%0SR zfVSNf{xVIwCP}l7Y2-0YynCn}M0T|B_fibncN%^>#bJuyLGcL1py{B+cZlK$#hnz7 zQru5*l;S~($0#1AI7aaSipMFwlj1nVeH2en+(YqUin}O=OlaxrrWnL=H2hYI@1wYv zV$h4w?6*T9E?LuW_~1wpf_}(87(Ei-pBhfg=#qJOX#WhTvi77CbMf4<;R8MW@cHqS zA-sn~IGAG$&Cx)igC+-ahX$gFnUVP6*{NtYnI1@v=d}FLrC{w(9zBqp%0>@!34voq zXfr#=4E9b%4;#{g=oAiQCWn(pA%V%GTt)*ZCz#7^C_FTb2?8-U45eAkkNF0By6@(w zevk!EW3)7AH@tv5n=;aw%e-#z#bWVH29KHxgP}Ab69xNKkRxoikRxo~CCCxNI<=rh z*c5Atc8=|8m$e8BlLa9{Cvx zfx^}nD@)66ON(V0v{;rwi)9(Sj!KMp@|L?bqZ2pp!pyolxmz=IBe6ss^l@(vdEiHnMxDoAEv{IZ-1l3wt~6eMfcu3KNXp?>40E0$eL5{2k+%#CAg z+}hv|hV912_Add6=fQB(l!v<9JkLr?@>>!QhLhY}SkCufNIV#}n)3cw;=wT5RGSjh z&8H8?o}1y1ZR{5B1CqZ}K=3dU{IYUcka!;l8Zaa zS&nzT4euiy?*<#*r#YU-hWBNTx7CLC4UV_XhW8@JyU~XC1CHml;l0Z7ZnELkj^*0l z%{II(91pKSR_$dc$J=hhyMyEHu;KM{yjwY*tbO}-;MFQXpqq>S%G$S+vnOI{|_2^q6?c0{N_T3#Cb+qQ8K!2|bC*A4hBHInW zc<2t8%Z1I*zP*8L$Iblo@XzU4Rv2m?R72Q zKx%(Z7K5uFCFtubmls@k9Lf{4a4Ujci~o`8T3i^_6k)YvTNfX4ZCxDox&5Fv3mUj? z;8os9c5DFsShs)cE6}1)8JD1z?$F{(TPwG_6SWt*7AuJd{!oW@6tc;yZHCLT{I0c_JsqA6`B6D*S@o9L5vIo}7j>T(8 za3(dI^+177$7iw`c(#SIBk_CUdt2H|lH_|Mr3Lj1XGzKbrBoEu@?91ZjEk#N80*gQ z>R-a^;ie2pAFSvATKJ`fDhmmU>#pz>Csj*McC9QVm`1_NT!GLJO7#ONcw1m;jZsr+ zlzb(#%iyb2ojsPO<tSI zoLL|}nN;5rKH`TpOy?2~GFpT$Lp^J02`r&RSVfnG1j|B#l86r1FK7~h1>0s>NKh)l zvXG#*hC5!cVAY)hot(@n3kjN^aK>e&EF_5cMoe{3ze+PysOYpY6eH7X;8MbvE=pzG zMC7W<*eeSOHtIFySgtLn1z4zpOaz~Dfpba{`mu(oWHPn<9t(7GMmsQ*v)~eIH=?uk zp$P&mAzNi3L4KiKlQY<)aj~&;SxB%fB*dS4f;wb;!s&gFryYX^bvG^2IGmtlVeHvj5!*cw3rCC zAH33wpWrpr=WA*2i1b@MQz+hJIGuyUbi#w$)P8%a|d^#Fy(5Y4pcrF8r zI9ZJ&b))UG1q=?$I|(V7j84f|rMyUVEQ4=LWD`m8eG&G>f)KDQBq$cFiSi+c7q-K~ zym`yUuLW10PIb|V1?WFA>&E!GcPQ zD3++|3V@=BXCxFB=b|MI0u#?=A;GecAP6ZQ?13lTWg)?`kRYsA3EwnMGZ{kFKM)Fr zgbSh6r`Ug2x%7}K?d;~~m&1oz77{F~-g2d{reH*!f(J!Wc(V)cLekN6BA&^6X={1C zmxTniTb+W1YKXXX2SWYo!Qmp$R55rgeJqttMwWIR5M7}VU~#8yet4()L3{@!dNF&c zy~rY^FDsUX1lbUjFKvC_DD$$Apjjd1x=frROJt$*bb4l(1T6~*IxRdlS5g)dHTsth!ctQ^wFp^-&IsdwJao9781n!>XGnJNP7*q@L6juLg;iLVCSJMBnUN777{EA z36_Nf%R+)>A;FS_1phZIJek{EM8t}OD?SSD{CeMyCT^Y5}|fnwi9*g z#PB(1xL$Duw+gS0YxHEpzdBx%m%eAXbwdg0Vu@IhaD|`~hB|d?gz%MQF}K7gq^C-< zSCQ`u_EnO76~VQ?*;WCo2aEoz$)^OnTe7>!dpWxcR!zsX&e`Sy-MDuOcpd2x@OpBq zfa^#VU_6BNhq_@e!EX*j`B04YQ?FEzKZEi>JGM#G4f_!dk8Kcj!(OBq+Z^hKeT`yl zW2hVUX^L^>!Ft6_J_)~U+eUpe3`?25HVHtvg6cr6r@BxO7}sZ3U;$Xo4vQvhcq7HI z*sX?P(O}Jf3&pU^q=vUs?4cMIsnz(~D87|qFGR8w-Kos6>1=e2G{*Eb{zzjqJsp8n z03(y}DCkImB2wsBCJgVJM*RKzLfShUhKSVQfuKJE=4^bre^@#i&mM@!;PrrTbZiPG znKbTjI+4T|o%g1bvneq^a3+!cRo7FBL}1-R5Ju_*-6UL%59E@@n&PP!|O*ABGMIuFH?tEw-`!Z@>Yb*9n-}kjwU;lX!Ok#_Js081D;kfcMt}*jP*) z_8ISYB;M12H^Cp<81FP3;Qc)h*o>EycrOCRb^qDM{OyMWyuV9;b1VDiG!Ec0sPS0% z8VHnSfV0WG2OaWoEa1f71YGBx@V*PYQx4MiP8cRS@%K%Kyk00+Gk>THf#uA$F9VO& z0Ul%f*p7JKvtZ~m(Vu7o9%Rwj+@Rw*3~5A7gxlZ`{oy$3M)>3PCk{b{<8c`7XvdM~ zhCi7%$?44xq5r$1-GYSYtzN` zFRp@pmxpY<^n=ZOxuhOGz^;}Htt%3bIPvzEYE?xzD9#7TQnv2_EZ|Ks( zXwBAIV04k-mYN+k-`qG^(Ovz*&;Av0-3~>=moL_hy8B$;_qoXTkGuLN$#(aJ)ZR0b z!AbXCs1wi)*mQ@h3lrb)Z;N}YddV@+J6OFMR0>Xc3gF#$}_ZB=T^=$ ze>1Cu-%J!hct0{C$87mCKdq3`Cy2?0!o3uIHWQ zweIuJZmsM?i)-td3j8IWI=s1rt=f~?Tle`B=PR{3RJ1zOa{+lEPh74ho@1`9E=Uh~ zD$(oF^2_3=d**o6qie5!VWIxqPZsJHpq+32=0Chl7OSdPuUWf(!^SHJ0q-vOQ{b-x z{wm?G3jS8XAI9v4zt`Z8kfzU{JYU;erKLhI)$4*alh^GFLCdT2yGNB9$yOJpu8Hj2 zbiuU~%DHas#fqJk7jO^Ly73~Gy|U8{M^@F<0)p`baI1h@O;%lWX_o3H7g(yH49|37 zj`X-NM-|Xwnx1LuRJyQS>OQZRh-Z={wjOhBQ$XRv-3>8&i5JD@_>CIUgKC_jQz3){<`3A0scnek5_gmtA+gXs)h8K z)Mrkq!%8irdO@i^u2i2;s!uA_rfs_ZxsIcer_e|WGBSIwx7a| zN!s>qoKq$tS^hQtjq{_xF;COVsLkLtz&g(5>mT^GiTA^6^Wd^&{7FS>{K28`W49hS%m0UfwcgNP03w2hhSVEmT?NNBk<9 zuQ;h%bP*d=GAqmclx2Rn*Mgm#)49e|mieK}4VZUW#$p8VXy#aip#ofE4R)tI)i)e; z&J8=J;`P9lK|*k>9mH;135Z*4wj=N2TG^ZvXD~rADfD?*)xt z(`8_7VusWPofjj^rxr@>3+!%gDmuop%uhU{y)>gvM8&Vkj26j>@&HHmPeupLi^}U=`YLtfP5sou`bwfjCGzk@gm!$gt+Eu6ILzD{FG&WB#|1f z<&E%-d-Y{bmm!6{urBE|+_OjX z)*3Y~x6vuU;h-qS^D*0*_Dg z&8+>IJuNNBmI9*$j#&yh8n=t0ITF+~bg1CYK)5?HaLC^m9F7DA4z@OTh;N53C2drm zr}QM2WqzV*`_H>TyT-1V^B1g#0QfS()U5Q3LaJxmfZEE&OO93r>AIuI^pT}IU~g3{ z#Y0)&lenw_(lc_$=>Dn^E%lxoWa{eh}6j)j2$E=V{w0fML<0e7NGCxiWkM-oaJK4Jrg8EEHi&F=N z?oH7FR5Q_Nn@gAx6AP$DXU7w;)CBjKvH0MsZ(rN)j^^UMlx2QErf7H5?xmL;>j(Uf zo189DWB$giY1QX6Z3-td$1O=Qr}&7Q_ z1HRdr%xp^go@89j#xq&{3(pc$Sirj)pPBPC^h97PGJ?MmUnmq92}cG(FxS_^FKn>~ z`a7@>bO+#H4fF(Hk^Mj<*y0cM`^qvuWtpF{%uiY7rzDvl(q7G0TEkzLgcS)_NVt-; zKzO!B8?Kfr`m56HxTc@JRY~?$njP08)VEcVy;`&5T6p?aE!o`?UM=AoDSVA)_b_)v z#|9*8G(N7)sc&l}f3*@`E8%q#Ua$EZW$ws&a4B6+`W> zm+b4wKT`X%P=*z-TEAF+b>thI-39iqQ0&q88zlY)@+r>lA{)qiDF!;!>lI{Pz*iE~ zL|~hXTt#{WyqVl8;HycUfUhAx<%9`bsVfDnkbeUs+VT8C-Kp|-^ZD~k2}xyf%*jB5qgE33&Y#kgj2y;4I)DaJmtURgs> zg980~HC#(>r5M-wtyk8P^#Wc;UWWQZ{-|bOPeu^Xtscs@Pr|z-?2#~PgRl+5|C|B% zMf|rCrc1eNN74RC&Tgjb^%1Zu-Ma2c4JawVx|pN}M8)o*zc1qNy9jxi{=N#o$nQi9 zd@Q$`aT;!h5ZKki-;ci#?mP4s!(%vXM>Qa*f;tm5)4Gm|aUA^N+PO7HU=4Wuh460t zh2t6@oNIo;j%z!k{Ve<{0lobq59fvV`nU-ls zj!lAZQLfbre2KJ4ktQii&Z9#R07*n70Rtcx1Eu|ng5*c z{LgdFoOyj8anQQibS9vDUoCJ$w1(daS}!s-O>6j}@{s=pTJI5hWJrYDHws(on>7o& zNrVpzyGPg~!baus_;(7sOW1b_`wn4`3j3#p4eb(SjfHO)HX4iDt->A`_HDvOVR(3l zu%A0$fl-0!4+~oG&Efg*a=S&F3LL=d5p(-=I4H z#_|fDkC4QjGd!6}W%G;pW1NT|PpxDPE4R6m24#b4Z#BPQZ@2fD+w3i=@HIJjcW?8= zG2Hd^bBe93b}0RguJQjml%u$^~F5NV9KFG>u-klc;YdB>%)pN zc6$Wzaa#|w$L!(|jMw_k@`D>6pY>>7W1fz)4?yR5Ujipa&k_iG5GlmxF}gQ5ujEt7 zx6oi(O5o8xF})=Rf5*7rnsYmYHLteuGnzb$wVDKncop0A(T(~DT@HQPTSoSQm5*xU zW2>vOBWAnns_fVVf3>9SxUpf=<}F*dHEv&LiO0IIea(lo7^bIuK26)S(A=7qAK}`B zE>CDqPYYcW$S|_y_5}@x>8%w<#Vu*L0R%op0I^7aLmKXz6iyiti^S2j6z!Jz`zDO< zND$T%_Xf6A+LBP>k5{NMPi`n!MtOxdkP;-1m`(Y*j%GFXem zy@)-kzXEViS|~dYzp3GBk-26CC;dI7;piTWT3(4uXgIo;+-719!$p{_em%RX?~FfxF+2KUBIO-19zhT^kwul#g`J1NU(sxFkd|{nX!Af%8+2 z=}qQ+0hzQ{KX?^5w{#yz1Q~~XOmDXPCfVp_d{OUR(T-!lx#^3ZfHT>b3HQ{!j2%SV z;j*6JXCQx#_@#kEm08QHGq#>6VdzK4PoIYS7I3(v=enclvKH<-4R>|i9HVaphQ>tc z?*g{fbSHqL`yzxxHZ9zL({Kw4j^ayyU(|4?f!m9H;(C^+g5Uj9xhxNAz_9#?SJmcV^N!M&{n z?imGlT?yRt3XU{=y~^>jg4HJ$v#=RujBKFs^ z^pNQ_^zY2IspQEs#TxgrgH!_27nR`>fAjFKK|A!p?61LJ41enyL->ny?)x>Q8N=V2 z#s~42HU44N&iA#$thtuwmr7yg*$&+~TszbEz0h{EL^fjU*xr+m|DKK81RRyUNgz!> zp{BiAGxxmKk@s5ss3cSl=!VAF%@3X3HgtNZYbZU`#x+1?sebKZeG_}<{`1cc?YI!C z*>Zkj_a9!xUi;X6H(aO*J=nJy3c~-PaPWIeyP){H`ICJ&eVv{A&DS=w!QJ1wYQt+! zW}7b5uxCtE7O2MBfz7YuS=Y5AyT||j8~2A^`_%onU8vdo#31)`9}wF&5B%zN>~-?> zmtR8-q61uaF1DN9vh(YAjPzf~-jK>?!JVY=-(AByv$&)#w_hH~#TI?E1GW26Z$nGx(|6gn=&X zrPqaxgf5NlBhC5r_PiAOmo!(9%bnPW?R5rx>yCIn?Bz#L^#=7z+X7QA`iWYcFNMiCbS5=HeqUqgT$KY1}UtVd#Dw)crmXingyWG)YVuC0hRb8sv&QxN& z#@>?1t{eazE1uxCjCHlnLH(vBo=xNr@Xr>^&(_B~n_9*T=_T;xv}AL5?9IQXKhPR2 zn{NY8j=F_^f0jgwjhx3SZaxhqN!bywW! zejGWmURhUPKQE8alou*1qJfg~}Pdr~qq8VF(v;m~3MO(|?y zrUoqyC+m@OAc(nw?`oq~A1kgQE~6Qpn3(XW+uW%v*z3_U?%^f@lW{!dA>U+&m)31d zFA6nF_hb}-%30^Pgw|N3KmtKbt`HfW&!sTIOT}9f-1ewiTU}Damu@jT8qq_DB&4`y z*`!?Jm=kw1tLyE@zvQ4>#sWc1x0Am$mI!&%ilr@iRaYF#XJc6GsETxC*U4qiM2o?xp&Si2Q z;(c^7fTpH36c%x-Sxr-f)Opg1kYxel4OREnmg#A)v4W?yQoOuD=SJ~rW!f6z-Mw4E zfgmPLJC~qdhWoE+^DHf`a#hD?9uiz~nrm0LTO3z%wc?hvb(`GuD9dHm%7R#h2BQ;sa-(Hg$WHL8nRsN%ZRjILz%xUl6K(hdYMRhluE zBiNDgQ8)%uFe8M%+kk<)(T^RAf`R0n(}#lnOriJo5Z(g zUi#_2YB&(YCvewdYdZiwN7rL zLcwyK-SKOtKoGM9pQu(gN~%p9on3^C*7zknpf|w<)Y2{^yqtAHiRj${N z;h8`nh#3fC27;K!i|6#t<8v{E7h1XM@p>JRfgmQ`|E>7kZN6aZeCf5av%l~V2x7`J z5gv*k9-JLtrK2B}zy*Ss zwu}h>#2^sF3D*{I+r?ndx<=hJ;2|w9(=pY7yn94hVekvKy z#!V?rh<4;jyB)6)XBM3kuPXdRrv^sGE9)z!vZ=^aVj-QaCNn&~e4)d?#EshBWd&7M z3i)l~+G5ccaz_7{^BF$VT=qz{vsy`B?AMk|rQZ~-2vXN_%@G4ZOemN7p1IofE~PvnXxY`-TY2>> z@dH83Bo{ppm&X3CzIEkIe$mcfJ}BQ7-f{g-1WI}EGixu3kNean%}2QlVy~EMExJgU zM-K!sQ^`OO(>(qLrel+b2B!^vf`alV*Zt&FGX_!4Pff?hAa>Z@(c9JC+1=LD+Dr1F zLJ{=H)bvRIU4wxjW*~?e2x3+xhR@x|E};1lb)nAypH{6M|iy!UeEr$BRryoN7%1B!Z&K+ z8`&?3aN>WifnKRI{RZ}k2&bA0A^ZcdXjjYjOZ)ZQS`Yz#ju&+7no$QYs_Ad5u*tCnf4e2S)IqWdIUD(v0 zNKf%Up}h!C#~A4wVi&jRm?C|{Z;JfWF+}=?uLzrXElJ<-d10IWBJ3$)6YnPJ8}23N zVj+&{t2BF)X1^)HSQGw#Y4+b~_E$8!QvE^VQEwP#jQGkMVkS>~Lm%Yl#Qp_Zqp(D7 z-7skK|A!HH1~#p!A2bY@yzCAA;FlyD{-}P)-vq6(bDGwNgsvgNXUN7nNo(M8v<7aK z*1+8_!XFpwCuj}ar)Uk_Z;JiYPLz)?iZw3}@-7M^GVK)i8N7x`s=l=Eydk->Ey?!954Y_W46-#D5}7g7^=wrY}Pk_;Z-9ZwgAGP$W!%ZY_thVPn6 z6{e|qDHz)W@q)R1NZF5VYyTkHl@#;FGD#CSNX=;Nv83yIROvdZdi?8d?~HeL^cE@C zmBTuP>&m0Ob?Z8Q^4f4Ddzdt+M);wVSjpvZB$yI$20lSS{kQU7yqtj)XDXhBHry$P zcAVCyNg$59()R00Y>p#V!)iyX9;zLwZyhPJQqpN!A@s52ty2i)5PvJ_siD8P%c-St za^ZTMEJP>4T9x&dZLlm>x21k;W4NJiduUhqs?gP;YeH`eT^HIDY7RlR8Ivr`w612m zYr}M=mU3$AETjg{Z8(49zokKjQ!1YuV#SwQv2NCIyl5hfRuXruhPwk{buPH)uun}F zQwR3A3+@*++$*qOa>3F3OZE38jI*>uEHZyI&r)#*Ys|Tr#D&F19Y8AXQQ*{aNF3FJ zihBY$n%l}n;{E|U2q*2o0FGK#E)+(~_wl1`1oH(_7kmyWOddwt@4!#SAsbQ*u3Aw# zZV?qxpa^1-K6KoxK5^5y{`KSUW#CTBM6vctcNmp?#s}^dpSX#7fBwD#+!HS8{tqRu z6g(5L`#RaECcbG+gbv5Ucr^p(0WzDQMtX+y`bPo2gwV^ z-ecDvT^o7f8WmhAO|B*dw@dM-Yc{n3cZckBz{yQrvuW|YjJ=&YidZC$))-Q)4thAD zkA3)J1C*VbOpT)(#Cp$mZO{0HS8sT=_75+zP)J~E&ys2mYpQ(}2Q$wb30TM4m5HiwUG^xx=4K_64`j^HFD}h_2K%O z^-1$Ow4Yo)jtxsM=KbLz5{#L_KDB)>g=UVLhr^CMB+6*kTpFz)nmc)y`_iOI=PO#O zP$5}NFCRArJQDl4fCt|Jy^DCRzJm<#_`)eP;O^;w{N^9OgpHV+P-B6c$r+&aXDC z5zqyQ@9#>+u=G^i+sbO#eATipn#@b3>6PTmRDq|INO)?{kR&^4DX zOl9?uiF?pZ7bOBD=$KEQ!u7Gwa#9Sl#FeE|ie}n1TY@Rq?F%})>suY!%u~ezFT5lb z$MRVgiwHB2g-Ov@40(kZ-4?fz%szoEOdt!Rp91Z}dj+otdC0ygqX$R%9V<<+PsfFn z_BpZJ7zD~{d^GHHbTGmEulvv&$ifJj7MudyYluc~(s2QRkN?;%4U}JG`a=b>Fz)qa zo!0_cm_QZ=Y;Sntvb^dcwPg1dYs*zyrXmNNA7U<^a2E}?XBlpyD&@Mgi};2umQqz@ zJ71>5Ko$mM)(V$t5|8ep>81HKRC4KS7^~;G^#{9E){?I6y7Z~V#<}#bk~0QBF{P-> zT1p@;vjSNdynDV5^#>t|_3#qN!UVD~_Q>QqZixeTV7Px`wFjSBKW5+_Air$aSXHe%D@u>?KC&Ft_lHyI`2~F6XC&f@g=$Xc z4zE+gv5xK@V>CTm#i`xlaXOcVj?21bFp!18yLB4$ig@zidOT5OfFUO?jj-L z^UjIrf~KSjJ1THSd^S&SOBB)>=ldeAcRxwq#L=e3dM9OqC7W$OmjE%wDuhR;$Hzze zB^7tM$hpEvC*fytcDV?N4?o?}k>z3$2M>Rss0?IbVk3tQ$OXs-C$d3ftjieN=c~4- z_#FiYRM369?URX2O*=c3#t@ER1=-m#rrckD)D9vq4{MPFa44_@vM?5D zt5g~q=^v!VSxeQrp6$yvrHmzoT`D`u^w@zcOw=jog8sh78g=?nWL(zUUmy!3=c2~c z^jcd>jHi{gja0~3TP!X_QbpA0(TS;Qq6e}tG*-(t3}j)<*M!TSaI6XoWMSNDc-@wCd{@o2)cpVQXu03<9)57a{IPu__OFjD$5qnz8 zHulSkO*$_h6gI6$=SAwam{CIP{f=;3*ToDEv#bawu2#}{amKGPVfb6%;l%iAE~afW zznXSKQU3nib^(Ig5OdmL&8}fDDR|O(*{#^5^Rf-LmULg7_zmpKj_^7y zypHRL$THP{iPjmvp8bXrpLA3nb=aHPqQl<8CLQ)xc0Fv$FI6+?qI?I2ZHL)^6gJgA z>7x9$uqjWZi}FjtranjZcZ5IcW2BSvUxiJ5igZ$bU)a=#NGIhnN=z)IYf{kcSy_&sUv;RRRhP9iH%HL|?|4p+i)ls1y+0expar8Do*MsY+fW(jLr=guONOZ7< zHt>T>$-W&rB(&ZqbXN8=c9QI$V(f#o?ls$u{9G;UJ7|q~1HxXwI=oBh ze;^awzCzd_`sFqVve*iFK|N!WXYeY3Eoz6eO1dHlD*N%i_7k|@tOj#q4T zi4ZH$)a)py{GqV@TQTuoapJhK7|$2LHVK&o)>=rNEVQO`_aU)=)*2wtMKF$JAtRBR zOx?GFDR6&gc`iNAXg|q)^u_Zj((K?nMy8cek_sVIKcpveBhwS9$LVkWMmT5pK$?!If2GW#1~UJ zGm;tFpIM>jUFNRA<@oGkiX~^~4XbfSChs1OFDEG)^4n!7wiF@hXjer@te6R-x4kD3 zpG)=VN+kXwIOItDM)B4pY42hNy-#7x=dwm?GBvw0Z*ZQ3=Js~4kY2BVZsv9%@Z-xZ zK-UPd>qtLz45JXA$3fWKypm5P-$DX8Xnaq79Q$|=)IP@Ot(cQ1qslYG=m|sK5w(sh zcgc?w#{2b@{GgK~Nq(%e+{ahomZkwThoJ?hV?N*EhO+%KwpAQXudcX1&~S9lmAuIB*5npOPS~C64l~`fG%7%mqi<3xt!) z0u1sg7a6AGNNdjzZi41>(izrX{$2v^j1Sx}=GK02uK?#K-GitwH{1hCUMXA80*C+B zBDYtuN0x~KpGUy7i}uAb!catO**wYEtH>j9i|@sc{87KS8$bJsg|Y9T!Dq0Kv7nx2Xi~ zvkH!`C%pW9QNfkc$aqD;(fnKb(={W$2HdL%my2vuswXs)wS4g?uC0~pbBUuha9Ig_ z`8|xCmIl@m7wv9?5`?{!)r{zA@A0b{u`t6Ev@|1bVtX{r2q-L^gI2_Iq_n`AF6@bY zf!*@_xzL4eq0sBE-tgIT4_;)=4_@5Wa`3trzc91+|NXDyZyd}LR{y>5t;U0_;1@3RFFS z(EVF?Y{3z+o|**IFXcl0X$HT4?rGB4qnA_FT8I?sJw!G~wnk2eBM*in4}~KSha+dg zkw?OjN5hfF!jZ?rkq?9;9}Gu66plO*j(j*A`A9hOQ4El3-O}}OsWdNz#spo%#&$mN zkx*>s{h6H)^zUSUep&LMmYdEKm!sTtzd$ae+a zUFtOD`M3%(g@4JK7Rn_8T`c<6usF0dzLe~#O84O{pjCbNkilYdF5{r1r@jz>|@5spLK(zRK2YQQ`KY}&P z&*@qh=yA6CNL$^GCYJJP=NmeFkM#+5%dcsWuN(Ib{kY6)D`4 zlA+N+uOiT^2=pr44-!QdV%GVppEUzfAaik#G1Q5P_AkT_mrbvX`b2s$l|Pj)q?Rn1 z3Twl|wZ#KoE7YTygt6%Rb<&j%>a|U9s{+ zpjVMMnSR_qCw8l7i;_iA;qcqKCE`W{y^27u!h0a`DJwy$7JfTppjXkN(%T4mj3})+ zkzF*q;GqyAq2{c^eGVbCBuWN?oty~mv~R<#K}WbKFB^e#1Rwtcy^45Y1utsJ%FsV3 zD#O5HRlGG!ySJVd9OzX9dKH0QMQNf`TkOKd1$q^3stti&#hMuqh1x{9;o7a%#bs8Y zR}tt{WXx%w)*}wz<79O!o+Xr$Q;_{?dLfsJd)zj&=MyD5XkR9mOywps5O~W~(a-UQ z!BS?~n8;-cnMB4*-^^Ez@C4TV@uWS_m#P_xF3G&AC{UnRL1fK}?2+icq@aO&8)=Pv zv$EbxPFB;o!b*J6$ay@>^3_+y0=){Qo&vp!K(8Xus|fTemgS7YryR-L@~W{A&+|8v z%p3md4J>7V@#!zns|fTe#B{;IN^j|eD6$@0dLxQA@2Z%ql}|)Gjd8vZSJ|A!e9)ufmNV(=qnB0sJyyDq0CXeG2A( zld(^EcH^B3sTEKuwY;MHP+8uTh-=f;kawt~cw624vZ%s>S`H+O#aarm7Ey&jufl^+ zR_W+yoV8T#+L}_v3iK-ak3_|o4z8D@v7yQi39BBRIun6jMVyn5<7KdQsZW)I$EJ4A z=ho`oF&7Q=D&}#SBPTfOh-7YCQUiU1Q=`#9uOiT^$fc(49@BHqn!a@Xk6^1$(<6UBY zLm)4OE~4?3WIE%wojsyQV|R7!?*XH?ze@?*i&TwRd(3E{S20P-b^aw%Oi2lToiGoI&@)w)LGkB}?RBu|pZtt!*PgP&UgMY;EVG42&}twk3J zt9g&kuA~=}`RIv!G@VW0rM4EHXiF{ycG`TZg$GC5J3D*h@!sy}iS%5WN2iZZI2j3A zpc)_6&G41w{7RO8PogSHTw3peUPYi+5$IJY;vCbHhYzW$9HS$54H{#8g98xeF!+Yi zKQ=WoW$-)v{dl!_U|{ebXr~%eql1HiUPX0!6|E}qEtoEyc387(G`m)_H)wX9X4h+W zM6)-tTah2)4m6jI?0QH3cCtTJ_&Z6T;+(LFgO2nm{-Y93%$>jE2!|emBRtIhjj$;h z(x-5S*NA+WJhL^7SW?Y}cxP*%*B}?u-dvQw8Z|xWGdS(AX4kO4rh)2m8!t1s0diJ6tJfek1*l#<+H)`P<*)J;LA-08`a@bp$ z;jp){L5JPQZgtq(*>;D$gZ+09{}CT6RRif={I0`>{)n)tJxTB48vxq)TJ}TuBbzuA zNzdYQ!lpjABfOCzQ(np{;Ak|peORGsBhD*XMZGY;_loN zj<9DGe|rE@l1IqvZ&L8?gC-wy!w}>uV3R%vq&ZkaA7kJqWDPOKAfdq;1{nKkTK6*s zDBC?~@-UO`1|7)_2qZpb(&xC6)`$d24Auahj%Hdz=i{BUhI8)c4x!5d{SN9sr1vpR z>jNe~cLNe%fW7-?gwDoJp{oIsW7==&cx)54)bRjOF%Q34;E_1DLEKIC65b>1y~1u1 z_ASCjra2y&<#=>vZr>_wBC4)l*Mm3{4f6wTBSC@?d0pItBbE{?MtT_p9r;3TB|%>o zyTZU3xSUE9(yRFX-dM^cSD*yZT7eu0C4=jH$bTpb2xbOSOPSoMqTSF4N#&ODSw=Fo znud18KX2@o#ES5qa!lIc8`?y#KkinpJCD6$;} zh~_dmey`9@dp?`asFtQO$y!3B{iPu0sui-LBYhtXfX5hf)PIB{N&x zA@&U|#^;fn!b+YU##9v_kMTMDpL2PeV?j(!fQNXKuk5B+&|l?Yo3$`JM>Qcz`eCjI@-L1OWOB&hFmgz6z`G2 zIe7UTH(bUuJ!a9+^48HMDW#*L7bD>^B)@e^GBpwF7m_d&lY>*e&4aPNk<|{5VZ3>@ zjZQnO?L7vmL$Oxt4wCCFNc9%B9Mq!Dr{y}WZh|!@kwSbCdQ5R_v*rSe&ErhFo{B0& z^G%8>k&WxDsd5V@Ry4P&!;cnBq4=Dd8_M?EH5{f+uDG2V4pSw|H~GXgkS`D7ubM8V zY*rWnFy-UR_wZN6(fmz@5kPLgOT!Jrrn#A1B<}yg4%Oc;!j@r#mD^N4758!2G^dh_ z#QiaLs5mlc&L|gIUQFRQPVR38t{@F1Ovin~CvGz`pSU-GJL4mNCoymLlkRtb zJMF{YA}Y*}zgInQ|6Zv}N^Tn0-GEw)-2NQ)P`kn)lcKCVxRE?HlXpBU#4^w-NAspHF;HTmyfTO-fI64L;u1mu`4jj$p2}gb; zj`E@Uy8s;Jhj0xga3mxoaiz3e8Wr5;68@SL94>P_^Vg=}R4o_190wH~E|Wa{O(-}j zk5|3SC^*uC@xo;l+zth&Yt5Vnu3PCqa#PoudG21u+U4L1e-cM)91>Zq`0}>~V-HCK zYl%B?B1xAw=Cjn+Oth@lOh;#1FPEm7X?S38bSM;(p2+83%P%GM^fXV<(wb?+eHym6 z?p%2I^g?(zGQ*m(hd6@%V1Lc*1qJfh6s|dr~qqAmz7e!s3axCI)vO8SDpPeVH2cj2G?e-`~CV z$cOg#R2-Sp>#r?Vba-%odt1eEkMxa>A6r|j=)}Z?N6g%*EEu#Pm*5_5-j+9xr#vWR z?eNlcy%x8$XSL+T7~%xfE2IQt_6=Vj3HzTg;ATlE3pP zEjf|_Pp=!9e%UO$q;1|aG>ahfsB$n`JR~ZAzS_HRmNYy*yv`fGX8i%lYJ~<)zfp=ty66epZ);Q;T@~ zTh>cJ%I`eoN?v@6Lf^dxi(pX@efWh2r2N|Vo!0S2V<;2=tU;5m=iF;mBFh5A{m0T? zw40RpvbR#a{5nf~6zm?|I`qo~2c-M~DStr9Uz&qCAmvy1rsAb&I0I6CyF`mV<43XNco+NeUeT;Am#U9&<;rX6UXIU8e*>>85|t!ZR;@F zyN#}L6UP$j3*;(QSimdSDd+d~l?{mjDZgx+!$s9*c96m}2 zNcl@$4TxKoj)n+G`7591Ix5hOW_-Q+w3~0vWPiyMz-_3dES}za+(q_zF0hA8&LPh! z-&NjsqI(EP`Jv(<=M`mp7KtM9FXjSLemB`DAN3cI@>kEJPmE*hHVZnjkS?TVGx1zC z`f~VOYA!urO`e2@=qy-osu*4aQhrSZ9G9FXA-+eY%HXJcPs}eaiWe*(;*p>amQzcH z$+TZCazM&2pH}scPfiaWGn`MmT-f5LVZdd80+)o9h{1#O#9+Ara=k~O;_*txm)=c8mceLAD97vyI(|yL+ zvHsza31e{VXlHwm^XPm0#uKT%Rz%G<%9? zpR|B#jEecQ6>j~C3KCT!t}UPP{kwpapC~{;9+(F&g%I?OP7REVucbXqK9Oi*A)R&3 z0=47T(PuzhHXzzljW0(8|1_Jb*MO9tzgAVY-rYa#udMCeeFUWZ))y9H_NMkvbK9fl zY}%MSy(gIqNclZ$Q1X*k)?;O?C{g2A5jA>r!g-6o?D6JEIUwcdW52Ub#EXSS2A>^Q z(=@6dd9q(`fBY#A-j`gXUz=0EY6q2;P<%M(H(hHKsyG5NmR-?a?=EqaSP6-EQBI6C zyHY4*eD?<1M?lIiLBPh!!a7%mqh`H;?RNwIU)U+`^Jv=yRvzilRi90BQcD+lD~bVqu(WOoc~=uDIm1S6OSpjkK8jdH9lz^IXrb_g6fNt#Y>#aJyn_F z)WnFIqG*)SiQ=43937KQAW;0>yU8QKnq?BnnK^Y7%B<)9SCW+jY4WEYtWPVq>)@HoJyQBQp*S0S>Yr%jl`+MV#=Uw9%x6&ox2l><8m({ zKtT#$Z3o)hy9tO;Z4U>DRN4-7ad(8$cGKIW!}>fUpwW>NKtRD!2AA z^!9v)w%KwfoyTzlF7DJa@kkrm-fYHokH||)2g{#G6mpA8@hr!op8yRFFH+(#!JMm0Wx^lTM0~!ecv2B{R!~h2(*jeQmTo zH)k4Pk7sNKzc;bea8|rqS@`~~JGQWTRv(IlBQ=rQ$c9K=q&^afY>YHSHbpi^wnk2e zBM*in4}~KSha+dgkw?OjN5hfF!jZ?rkq?9;9}Gu66plO*j(j*A`A9hOQIJ{^pQBue z>u?6Y%b6zeHR{W}O;-qx#@F9WDmF0~#$ns>Ld+Q+=HXNpa|yG1MEoy-Y>{*_+7*AK z6GD8oa;X8+=aMw|`t>*8BW#KvLi~OuJOsv0Q0-ew2<_7ef8>(#NV*hP2%GY>BOK=X z0y4sOw1JX5bPvpUVGv&K0tm7c=343mfT(kk_JaVFxIn{bKyKH=STnD`lV)9BqZ;}2 z`z2w&2LhbO7!uPtOf^-;{^fjuGap;Ze1}__cG*lxshH154;y;c&}GLx9Meh6-+Y1#aoBBx-@k?MjYF6(KLm!x47o_$JFr7; zQ`i^B{qY^QO}OJ8fDf4_`Fk3;MkGMox{`;N#v+|}_}RP7v4*&WDL+(R+SYl8UjmNy z(~r`TxEryp@(#bE_)~d|b==n!9Q6R{Pv_VD4sgGXaJk4j+m0PdwX$ECWbAijAj0G( zt%1wR_(R~j{aI-!xM+7rC#TC5f8<3i?&>vRKG&}N?ZKVGrp}HITzSz_o?lm_Zt?5h zi&i-J``JS;;y3>Hn3^6!9!J<~r&$QUH-Gr!b7lr>?xcO;^84;0T#W-4zBByVi;A!C zNXTiI3IFShkry{BF^b~r{xq9P(fAzxz8M~7H-xg0p++tRMElhrn?YIC$wtVU;M9lf zizYbrnBdf(4%a^zu74<8|8TheOt}7$aQ&mS+HG(xih=FQ+|uT)(=d35r~3 zfQjw=g)`xggf2_knD{ouujWpasB0~?_?ftpaabTcFmX-Q%pzH|KEfmj+B)A-aCH(-|ww>ROU zm{8`IuidR}JxwcF+(=0^bvEstC86}D&bGE&nx-?E#oL>3(5;fk#Yn*JouG)Lr zI&N!k+t-N@e-#$bCh`aH782e`K9R{Cx3{=&JTOQ#;U2NJ# zAl4CxbtD!XFWFc;6n-=Y)*dq&&!(%0oyg=oJ}mWP7ukr7kf0>Y-NRaA`TD^pkpU)5?^$ULowrbUsjGTIitdStZ) zT#tfTKFSoR^vA_AG!W~sYQmzwwmu~Z#5$lMjM=aCp}I{AZ`DyC){!!GeWP=6k1I;6jfM<>K@77&Bf-Ys3WB z>E7;(Zv9NqKua--K&*o(VU^=otDiuuBM|H0HBf2*3dA~y#5%s%;?Y;eM)4i&nuqtX zs$?x3A{$lY!r{l2jkK}>I1uYl&QqKuH992}NTPvQ2Ocyj)#H6+IVjHqv5qy5F^+mn z6;4($P&i!8E#%j9H6UgoPG8Hb#zH*r@%BsQ-DNR@uLo!2i}7Wz`~Q{uB+ZKTsyj>n zV%;4oDioK}cOcdwW=?W=FQ*8S7xEUDv{7Ut(M!=)m7W!db(EYFI)*muP3jzFv8_AbHPl-+yYmB%(Pc8HKv^ZFHR=206WzkyX zK&(R@RLa+0Al6~C#wwZ{jsaDx#bTO!C1R9#8`mBiZ<^D`SZjCSdW!H_08^b}Eolo~ z3x~+Ydie>&I!YYT#eGqBfG9C=a`H{(++VgM=&_@mE3~qvw0w;9A6a|Ms5l#(blxNL zUjn3V`v}B3tgi>eWUoZean@WQ)*;`BE8F*^&_iXtUd9TacqgM6+0Xo9X}+5Q^Y<~cZBIRi9oB3x(L3<9 zEDW2dOwFZM3*VrHZ_vW)wD3ADyj}~h*TN$_oMkm4@!&-QlofhFl2V8@H&iFM}P6|ByD$TYT z)6MW}it_hYMBXhI=o~ohux8h=KUMHGVEw*Hv01p5?NV&gX>f*bVE-ry-H~Pu*xjAs zb?obo@Omx0o;~jfk7(f$_Ov5>qZYoA{h}khK?`qSi;nP3TKFb*$PvC-3*XGz9N}BE z@Ga~rNBCAPd@Fl%gKP|{pKV(BHueoic%v5H$o|w3zFiC7&YpIJ@6f_`uwQV5@6^I~ zvKdGCE-ic)yVDVVg%*AV8xY|pulto+_?4_n2@gSK<86w+5WALz9roMUw-nyX5W9~3 zxx;=td)8s^W}kG}*R#_OyNS&?>>Jpq!`{O>9QKXuYKPs-erz9-IJ$3Q-*nhFv;XX{ z-@(p0?7i%l9ri8keuw=|HtVo&Wi7C&E-4$NQ*sgH{99Aj9|LHI*Rj8L*!Ar9g-z#}9S|`2jKki@KJKs^*s{ak#72Zo=ZGB;KIw3T zZ(-Ls?5!;1u(z?lLHpa~Yh-^WY#QTtgtxQLIKp?Z(++zln|0W`*r>z4f_+{QVc3D~ z-_Yzw6`OQlmK2-tW14-NW^dN)zoo*6h2no%v;RP|Kcm@CXm(z+XB3}) z=27?~ras8-4`}uWHTzN9rqk)}$84MX`;cZoq1hj{ZA53gKW1uZH2jjt*HPMw{T~(U zC&ijXN3iVvxX}5zP3ZjGEbJCx?-h2du-_?ch@~tdet1mS?-q8qupw&1!#jojUSaPO zHiR;G__K5Ch21agl(2tF*mJ^;3431H&;(ha za^Vlp-?*^T!iMGw4}YJqr-Xf6*hdg~%{ocuZLAaVLSiAAnKzE76USLA=#0~?;s)1Z zya3AIB?G!>My`-BNGr@8v6NVmif7r(3CIA(S4$w1={y%lD+495GWX=>y)wjA#!ZT3 zV=;5W5nBygNY5`62lA&T;B9uM%Hx?qBa?Rz$Cs0fshlXSmk$Lf3hRc{ipLX5rizL! z_NTJ>#Z)S5oQNM!tz_LY5Kp3w5NhP(OIe7|;qA&)e94ir1}O?FN}M9dJb}Qv5T9k9 zI#{iyOja&;5-NZvc`dHy7wql!9&?+$bu_G|CSv`A&4Ych-sZ`{yL+2S*|xWNFxEG+ z+TkwiC13kMJE#Xv@$SSz3POjA@jMQm6b>O~LFibbV~QV7j=j{eoqOrXvW^qk=vEwO zsO)N1Fz-3w9?#op^Iggj;>3yoet0-T>|;aUk6!HDCAy2g)4l&XQOa>+3Mgu>mGGj% zYF%6Qek%bj-1bZX%G)2#0DeF?e2C&12KdPh!|3QVwBgcZPB#)pPg`%tTz79bP{!os zF^IfX7G?0Bso^z5YVYxslk*Pg^o-Ny71FiOGo;Hiq}?l|(^CYmv)eOHhgV3)e$Nok zI_U7MgAUI+X!opxcF#I!_pAfYD(GhEjs)aPA=epSgpOg7nPaUyRXfKbx!3BpjuUuM zsO!nw6;*uVE`ssnrD(6?ge^n$p~!7NABh|R_CVyaTNxk3_)!`p2N4a0AkOrNwT-4jt8$jI zX1PgMrG*4*PQrV9kH`llKdozPlmT3UI@1{u4cPy!#9zW z4R!UAjSZVNZ`r!7ar=&)yRNuWC|vFcUkk~~Yk^VZD#M$EgRRaBRP6O${;jy4rE5l7 zy6{tO|5)3Obx74H^Zs#c+xOh%K94ly_+|FsZ^T6GP zdyjIF{r-Kx;lH)~Bkq4@kw>}>O6L;tN8{WSK-g_9i*a*5ZgX-B;ZRlVr#0OD3JzV2 zV+lw1lU09DC^$OzNPll4qblxG3JzVu!u^GY`>cYa^rSz!2e113qJpFS68DUTdqu&a zDlObEXt=K_IGUG8e@8UjcNE-a1$VoK`$q*w6D8^I?HX?Ltlb{;JV@d~8tys;w@tzQ zHMZ4yxeYj~H)>yMf9dZ_8m>$6M>^0F_el*mp!nON;IbNSRKe|3aECSAw1V5E;JP&2 zdlcLi3hqV?mjsT=N#(t&1g@aqt}cN)qu@wKTh@!7?#C4z&1=1IPb;{$mB2l#;I1oy zdr85)y#($n3T}4^+&2~6^(Am`D7dB)xY~r>9ygT0?NV@iO5mCm9JPU0J$EU%<`TF8 z1$R>k+_Zwbxdbk$;AjrymA`_5+gk#6M#0@u0{3wR_s$Zyrxo0-3QpIEe-^mk4Fez+ z3_pC)HR9*zFuo`Qj>OTrM$w4RWEc~V;7Tq`SykWzd3vC)5o479d*3x_2pxqJ|eb%{(N{3yMgwzy?cl1&eK-n?D!9U zoPFV27ak_-@aWm^pZ=MrX5wFC?>PJY9~oW$W&DjF9m7fRhP^{(ysOV;E`(}hUpDOr zhhF^tkM0gNQCJ;|AS_(ldHzqn|D(xUheA9hY~TH0U)xYEPc3tyruN2H2^|}nS&$xI zx)?dV^L(i3(|pg&OylpeJ==%O6h85Jb4~gD0neuyFLR-`R)#$F15cmCnR$NH`~Z>Br`#vkPxM?%j~u0l7G75aCq ziTw)MSARZn*7TA%%ec4Pt+Q;Pf4X%xz06Kvo0h&wd>xB5+Q4{l=*giE4NVVI?5WYF z1-3Ur8uo8SUfam1j<5LY_@~EtyVSF7=bu{G_*$gy(Y~IqQ(gCJbzS#rANMnU;mtOb z%Q{?_yF9Qr9y^N;jRD7C(u*Lu5B>z|p~cK*&GCQ^I;^QPB# z@RZQTj8d}e+6-;tp-n>+_ESTBNa+~Q>%qZ|=S{>_B7QB8Pwi;#9~S<%iSP|PoZ3w0 z_tOiH_tl-R7vXh0+>9IM`*^+o2Cr!RQR_dlxA|OcQ}z(*J+^s>z4juTxgqr0=?%>{ zo2hN#@wbfkTCK2=@7XwVa-m~rBpn%uUDL$NQDdj{piIeJXP>Jbity0L*j~#|E#Ff+ zvaoRX#pcGyKvsP3u}i&NpIVH zjy2Ub^*Zu>@wxh;>yYcMLuP)rYW_A2|K=A$H@028neA6Rnsvd1$BPb+W*t@`SX;To zYfGl@$jInGbZolM7(3QKJThSnjvei6@9ClM*!f2sE#SZ}@tv9ZF`~S)AEj@Y%{#Ek zL;;Vy6Y)iZB)qt8@1<6g)shUvWCJnTga@6b9}P^$$5R&jub-HKm@E`wT)#%HtQy4! z%7K`yF?w`lf>%QeR}PsLKXH{g%%FKHBC{rLQ zlIot63=PC&t(vfO%&cibASN4#$qJ>|Sxmx|Z>p`~Uy*eU#AFxKP<*LcjMn57_o!}L z^Om#fBzTg6m~0{tleI4L>|;~wET$|h?>BtYUl$9+WNnEDMIyHvd0i1V5R(nWWOe3n zYZ4ZS$?8?J2y*8W@#QG3xnP0&_*DdpF2y|rQj4M4g;S-yn$sb7j37HJ85m73WivVO zeU?F$({#n<9Ut%mF>s)Cu_Pe)>6k24b>-n5;b` za+8y5Nv+~KXfcz?+BkDx3+*g-gt-XRmGKyrk1eWmUFyQi9spdj7Y)Q@i?2RP*Vx+Y z+Kd?$!l-L#aXI^z(yD!#Oo8+wvQ8O@;!}fLU-xzvJ(OBb<R?o(A%-+`E{hd^k5Cg-FBuIwP8=%t?~`D&(t;r@x$9)pyryynrq{6G%2 zip~;<$(BAM12NfRwdz1jRyi=G+F)WON5tiUm~0>>Tk;g|P$HaN#Dt)TN4v7qk;7pi zCM#~FC`YJIJ>x)3R+Yn~+j~_^D;%BDRd16Lz-_3dEMCX+xQ)2BHsqzyixN#_S1xIB z@`0G_@#2|6`EDTVjb4LsN+DJ;3c7YUD5;$|O@uMlzT7zFM~uN#R*tiwX6*8@Ea- zuU>Z{%)pY*=7mVCqZomhtQd4$#BE8s)KOU;nCOU$T$C4fa{8DrpTGrTvVoZFp}}dR z_|q0g57ItuDSqy&Jq9MB+h}?9)=KeD6dh<5b%5fbQ< z&!qz~*+5LTvQf>D`$+wyskSJp+ufuR z2VzmgXnZA^&iL)!9?_$*ySn!Gv{&v$O1iE+CW*mzwN)3tr>m;?U7fvE#oynyzl!+c zO>kSN&-X%3H1 zO&jCW!-JDZMkrzuWaO{}i31(6ri`&JV{D%doSg3GuI)Q?nc4TH5_sq#U76yVD9pWw z`-O65Y?AIfTAz)e5dC9QBU32(_!J_FF621J2B)TDV-p7?0a{y6YcEEB znb?sjQtTWI#AHRQOvVmR#rgv=S^FF%d&<&WT^2< zCD=ibV$!b(+=ypFjI|NjCzks`zIg^eed#3|CZQ~OBGqm+Xg*q1tewGJkbULWe9?vV|T);?DA_)j7a_aF~L zKY=``?LhS~h<2!X#Owz!9SiaO%Z0R_cPKWg1Z;y%$D_G~m@_=g!>R9^OIQns`Y+;B zJ(x?47GBH4sjrwztrot4hf^8MWrG%8r-j#P;ow3=`gA;)OFgR<<$E4^u7Psrk1_Vp zLR{oEY!mxm!lr$sb^TWkJIsFHVb`!vI_z5ZfWzLv-tDmK*oecfXTN3D9i{mCn;#W6 z@xF$TKRRd9LcGW!%NBU*1Ek&iDPdEalXmZe!lpLf0b%6# zI_x@jm$0b~cZBQN=dhLwX}OY4h+N42h%~S!`!UTvt=aF_?1E;4hS^%kU)r)v{|U{0 zk7iG6_JCrOmM!tF%Z2=3DGjX2R+A`;{C9;-{ivY>8qBmt z_-?VL{?~xa^wAoHo1}F!V<)kOv@ttP>qhfsYvlh4S|dNdEY{QyDF0_^jrh;g8u{YofgfHT;QvDG{~E2apO**zE{gp> z7W*41-|$2FG*FMKPtj`IbrkTq8H~|?5Fb5If=^2+X-uGZz?Zb^Z3-S z8(Pfy5BWO=JB;|$k0|~Otx;cfSd$;p5TN*1(;9d>jtGw`=XeyEnE z;vFO#>GJepPrxQW)3ipq$7qdoc{=bT;{(duvyav#;%%mI#N+XiU&H?Iq>Dcs6S+q~b}a&Jw|IA)Q%v=(Z9L%3?|AP!<-9L?(Nx zD46v3@cmW}-}@W!WDp;o}V!D8j#*dG**^T;N!;93gl$f{Y85z6DEoz z))36*%=(-wq!t(1Tt1aL&gOEd6#a=O*<2=@T4r;J#Y{fM5@rmjbEe|6X=5q1l*pbU z^+wfpn2R|^DdwTX$TturlRM?5I9Wo~5qIS#$Bg-0)@V(pW>@A7&MVY>8I>qy^FdM) z%<<@N3F==)W)5{$$iIb@di|&nQen(?mokgInLLgm6{8(LYLMHpqldd4H|bWFVAmxH~mm7dk!lampXfE2Td=w$ySgD!6(DNA;xQo(7KUi~MaafqPcL zZ7G3!Nx{)PR_0Gn_bUpHMmI0qHx(S^(+l^8g2R;56Ic6QySzIT+%?#yc9hF5;Pxp8 zpxh+iD(Yin2j_TW8( zrjGV~?L9s@Q_FZEy@W5qTC%y6czf+YYqYE&3a)6D z=hE}7Tvl+AKWKA! zwVunX&)CZ&G_`?>BUB;U&;qv1wWUWfqw!oKQ2o%q238wiYg$`KBEgB4va3C7tNo}V zMp3f<58=ZVdQJ;TEn!vcPlth{h$$RDV1Nq{nxZP`I1(-s^c?O z2`)Ki*wyV8$Mrkr;+C{|&sxCh)nd+<=^kziz4=itvsM<|B1aQ>V|mr%n6hG)&Oo#x z2kze>x)j<)l%iZwU82}B8&ySCYJlJ34pcwDRjg2al3ECKpyt<5$xs?Oc?!gOYl&+0 z(5fO^oHlFmQfl^WWzUDq!`jofG&KU%4?Z+P%gEnwB1Uej{;CsCklHI_IHjyZV+N`p z%F$!;>f(p?pqr1nz+w)bNEgT-F@zwV6#dXVIp!$IqvewYB ziy3^yF&kfuFDKTmEdtdKT`FU}4jNYxhCuZrzAR+`rE*kmHJwP&a0T9*PMjZA)Z5fsB}0+PY+C>`hf>yxQXgjJtSZr6cmF>|IpgRWIU?`=9hd_@f~-aQK&Yo*giU7<-qADQ2kKf1}@tm)@wDy!O%bEn>*QT20eC^la5x_l$H;u zN31<&RGbY?o?H(f(W9}U_3=}wl#p5*cA27Cs99zgQn~n|^X7p6_VuC7u`VT6avBAb zNiLpC1>o4&kSW8NL}9MI=hDEwr#miR8JvRp_7g|)>BR6hdM4>=hvK0(U9 z6{vpLqmbX@OdYlY)eoQ33A@q))erkimlEeWNmqb7{#_ldnIVxaob*%_#Ql)QSg z1vbhLf;QIgg|{BV=he4sG^q+v<{0vhTUDlc>OwiA(j4GEwLb~YqP&ZkYc0AOJy88f zB?HxuK=s3^S2A&QObV|EHI|XX(}RNm-#f)eje1sRWw=N!O(&``<-OU}7P1yx7iPII}jA|H$cZX8kaO6xl@<=%HXgE?ztfE;aj5QG=$96t&CN$gt8H(7ZL31?<>75Lf+ueL+Z=Y-!8Kn4<~ri#w3pZ41ihZMgutBGZ&{Rj z9p?a-yF$L3K%i%1P15M01I z+#tB2L3qgRO~M9IBDX<&$hoA6U~$dd(eh%5lRpbKW@{gj9rJ+9^5Q9Dc4clZm17n~ za{^x-xG^%PTP+7fdrPdiYJ7LXX3ncz#Fp$zY+N}Na(nwf84hBr>Nv%8nW|KRU7M;I zblK(yoOo(o;!;|B7(utXPq+@JZxtfoQFM7a-iR}l7UBz~V^c1YQ}x5xq2h>Ro{m|$ zNSw~Idl~>bmgORGKaU;cPcCP%K^&fPk=q6AP;t+~{ZaI#Yb;xGw|u zgb&<%$K3rbBCaeGx%nD!O~^2YAd5GZwukXk`BncB#KjS@kIE zyHUe!29DC9xGMjvj=N65mEwQBO~FwGTl9 z9=`uj_RSyu_|2NL?1jeXYFXrb;|-xE+S4>c%&Ej=TFco?FFdz(=;5>14_z@-J2d{r z)AtePr-mYXwtl)+_+Wc?pQ~-EIeX!SEqDFdx7qZT-)tWee5iYC&(VH~tT|iTbO8*h zbUmNSHF45QSyy6TVS$fusKn>CkD6X;Z)*BI=^^s@+lDs0x=DnzeZIDN<1ky``5wwz z>9D<#bFBHomoNOC^lq+!J4e6lbG4iqcEeDzX`sLMJjFlwwljS{`YLP6zCZ}n2}iV9 zDU(mLPADwWMscX7cr7(G&CJX^HS_9BQ+y`=R2+P>sMA^=*2HtifB-k_9`eoDh39S= zefaE#cZ|QmRvT`jS~W|0E9&*e5n0ySo2X{@4p9wWPc@s|edm5rvnaXMf_sN9yl~BE z&CTBrZ-Ynai`uBs^2PREeXh2-@ypacoA26ur`xk}z9;&^KS^$0y73S-?{Cp-VW6$0FFV(tk=G-gfQL8be2idyFRfCsI&J~GA~dqr ziX&7(qZ;t=@^>`-G>geHOZ>NzL)ZEG&f0tgJiNKNcp_z2uH?L3Jdw@@JiPg+I+SPw zggX-)A1IQ6gS}EEwtp~%SpUCREDWZsY8<_Z843Cv?7oU? ztXyN58LTXoN(&$vUffPwZ*_Rv$@We>JHpG8~FCr>Ry4Rds)ud334eQ`Loi1+Es zdhtn@OKiQOL-}(V@bJoMT@kZyG`ryOg}sED(;@eYrgKC=`;@~Pw?!aW7l}v1tNATd zIXYaNBlr+mHa+<#Lt)V;9Yy(<{)#@&C_?JrZxjK2Duagx_ zG7C@hcL}QKpnaKKGL@UmK)Ax=YQZ{5l_FRSczF4cqtKs=X+(7$H{jt7cz9iB;w6U6 zfQMHZu_SR`z{BfyJy)U^O_|h!ChcUv!|V1WS?OlQ*C%oc>8Qt4!O1b=a*6G?N#+*v z9=BpE&(_@Xs<9BSN}|9~%z%d%S07c($sCpGO8H8+_bzz?xZSgqO)pk8FZ5TGXd=6E zNsE&g6uFlrk${I+8G_^q*f)tWnkubvgHiTFbsm-G_jzJGv5+pL zW;5{|Uc+7UsWy>Wo=eYHb5;}{qO0 zsvUSghOw)oaj?uzz{5Lv2*kIj2CYUklT!sJQ>5|`t%!Hf#k1+gtxaX3{F~Ua0Ka58 z3c;LDpMomZWFk?H7_A>Ejzx^4l~QIR0=)dc#kN&w*e1t z*-^~uIX)PEi(cAVU+?;RT>iaRbUt(pq9gr-1CE!{DnAcMuGGqoa~Uh(;SG3r<$0#K zXF7U`d=JyeWK+x5)I+?ivk|rD46}a+Wa1!cD>D|b4w@UxfI0@czES2a<0dyP5oNF znr*D#t8_hv&#PM3X#8ANc_w+1JZ@E)79RZE3Mk6G?~8G-m}@P%NLbA~v}w|d$$az# zBrvkX($K;a1zqG~3XdmRcyP46v$HoI@9hS2%3PX9r&ss;j*N_w9z``itcPwZ%lVZo z|DGfnEr6>MDx|oPduhD~JiO-JuK}SC#%G5hP95tT958t68q*_VgHzM7v55oi-5tGM z-JRWSJ*~a%HoNMPsp*mayPRyc{V|iXmTnb{#ioZ%-JSu-Y}?Uq#HQ{&+&`=m+m4Rh zHE5XZwzzc+|5CF|**~A#J_|S9XN(=|A0C-72FH$ew)fzP zmP`>0uxg4TAEV&b)pH*3@E$5^6zUDAOT*yZf(s}a{0@Krm{P@~gM;WJc6-=&w3Jrh zfFo0VbT8T%j^T=6z~#bPi7+)9yJwKc5{(u+92*@!Bsh`9zNx{0x21jG} zqWAXSHFcoV&gRf)Y)W*y@$u3A;n>Jw1HDwqHg&6GhO$RIJ!tQE7lim)mR1%E>Dg0- zl#y77=kOG`WfuBDb4D^9pC?J>bb|IRXN+VDmrzN={K(E&07qwv!!awVn1`2Y+l90$ zAz8%S*E86Csi}E4D@hX<;N?hjmy+ggY}aoE5$b<{@j@jkJLU|^B4$; z`*xn3Y}om8u}ydJzk@q}?y}T}nx|)6@^pmf<}m*DZAxFJJgIGT9naHRDVyt0hwC2< z*FO}le>hx!CS3nWxc<>_eJRT3tCcn)KGN9E`_I%qQuFBAD5EP+|0i)w1Zn1$5{X+` z`2MXswt!E%K2#sBuZh$~Hbm+o^^r(qW27OnseW^0>pzY5{7D`^YT8#`=41C?NEx zH)-}}&ECTE_l(RQ+oFYU)$DDW-Kg2yHG79<@8szXTj}l8!gp!*6`FmeW?!Y*S8Mh) z?2koz(lJrPu489~O<5o` zWUCH)7kjtEzJlHEu&-p-I_#@h$YEd2zC-#UR(`HwLyFCC{M{yOYOfI5YljjZV%M{a zbm9<8h&8dla@aSpmmKyU_J26+8`+Z%yP2&z?3>to9QMtu&tboV?RD6D*;a>r3wxtR z=8p3JPWG1$`&Rac4*Tuw-#YBu*oPf<3(Gs~R(7w$j&a@bw$1&7_uo_5%~*%#2iNsoZeYhi5tYhhD+h4Jr3VN?pnp)fX*aSv9QKv$I){A~`!4!}o&GiKgh-FZVA8@#2>btM?_B`nDz3Zn z*_CX`vW(>iV8EEQy%-t1x_Vib0fSf4t|fc*upYK~B&*eGWi6Jp%W5Ud2@M9!GbC}S zaY;fFC!r}xNNNbCkcPjVhNS5u`Rs)LKbn#+ZcCa#9<`~HsA<0PKWFaD-I>{Y@7~qQ zPXBE#$g}63-<&yf<~{e`GeJrhlYpSlV)q>|R8UOY~y$aYnaN{1P(7XdJf| zyO)x8F&f9y#qNtqkraO!IV6-1p8fLyg?>n(?@;I#g>bFLhONWUu3i2tfWKc&#`SLg|a4l8uCLa$S3 ztoQuF^aXXvDxi^HHU)nej_K!6hKb;_cVtx#1w05ZrgakB}}5-wXf1wIapBd-V2K1}BW*`6w9TwPKvz2e}sk zjp;-6BV~Zcd39L=+ce|G>3^71D|WjJ}_RdsztfrFI5>72GO=#HoIe545Yh zm*pF9#mK)?r&qj(#Ybh~TJazYCz(B%e0Lw~zjo>8(712a?c=^pm*c)gw~u=VA8Zt%Yt!DJijD}3p_?sEMp3#0r zH!!-1(N{AXDmRsx}Ry7z&N7zYb`dKq! z{j8brXe2(y8SoLoV3;1U!I*a>%$VcpL^7O?kH%8ry{SkNoJnR2fN$JV>6{=q32i(! z8c7brLu?Zn_%J3izHcl#oJx!(CdR|DNqV*#Jm`*B=?~hewyD@|a2*Qjpi+ZYsN}@> za5$X^>j&?^d2F(fBxGtRl^C_+$H!TAQWIli;Lg)J?{V;nnJeoQW0QB}XIli1jESI@- zM79o5I8P~eZXzQiiKt#;OoUL8!2bbwlXh~(pZOtvLOsni93tH{nu>T^t#1;~s9{-m z_1Z0nX9dcRmXa75+lykDwX*~Ejd<5z2aVk)FyOr}99LhaX0`NH%^;pZ|$*0jeYzHAKB>5ddj zoa)4@Os6??so)(X`5lyN`M%SCmE&>AP?5f`F&CCmc){|G?hjG|{&BM(Z3+&SU$DcQ zxj1gMg2U|ySehFbuF>(ry-gQ{Jl&tbZ&=D37stH`f<@eoKyV&{dAeU$aGNb~pHy%y zfLmdtnvwTj1vg+JuTQ}Z0nW@WJ_UC#;9x0iT)?Im?t1~tu*+wG!2J(?aopQ*U&P_r zv)q=5<+#@s+$%tz;KCr}w#4}GzairQ2;e+~b9qlFINYN&!{NE@qP#~fa2*Qnpao7- zaJYABmhLw;AaBOwOZ*Z7wPg*z|e@ z_H)E~&*j1Pk(BOfz@=Fn47g4zt{3)$?s9-T3AjTJaD%X)huCdpdU7mM{tA>47C;C0*5Vs8WXPuPC6M%D)ZaM7p zI+6D%;GD=KyPV~VYmhN595%9hclluwa4we$K z2Y$Z`{)*wR0{#X7C!YU471j6MVH=zF1&D)aB%t8-3ph-NktP z7;<^r72GmG9_r0;_$*M&N2MSSpI33*0tHts;N}asUqDAK%4-yGxRU~Ik$}5S!M!Hn77MsJ z3hp%EJiy2NE)j6A!*4MkB$g@Pr2_6{1y>3WrDm*1RVBFV!9pycd3Ab zZcM^e3bgWdg2V!8HP|5$>T~mJ7Jm3N8sap5H5NaQg)u&UbkEs`3sB zIDF)2g*zhPJT|za0&b-Z?u39_WrI5@;81rf{Z0!wuMO^ufV>2?V?c+_Z#>lbkAY;Z{d2ah%_t?EZim^zXR64LWjd~7y>S-$0Fp*F}%@HajYanJS(Tj z+GWQpUY^tX&aeOT9eDBVxNGIgWCeEa?DD;N#=kr`_mh_d=LB7AOHNh<5$S2E>?fX= ze{$xYMoI$(af|7l8-lBXHT3S!e_V0QwYKy)mF>}`!hs^m#27pXzTShM0U}9VQLnG6 zZtzSbVf!lPsq<9Qub@43)zxb~y@|xg^_~cRZsNJEez0!+Q1!crPWpV&jT_gwHHHaT5@D$rLNW z6rf4My@Z7 zrL_h&*2un{oaD8yDb%?u?@ZEIT31(>MagAnxEQfh94$AOBb!4Xz}TA!BNB*zbdF zEQ{hdP-7M<3jo?h=1h;jSZ!_rE{>zn!LdW6>dM@h5^|Y20k+E$F2$Im`}r9n_WEVx z`34>Hqh=o6=#X--VN)iO^x2MVhA0Uu5&0xy+qf*!V%@RrL?ROvP3;?vjSs_?s>ODf z1y~=YXBO3N{Ip6gzkC@|d~ha}kLHr@*!u80t6W838(E8vhsP#I3zLzT0J_gTWI5F{ zv^6`tJeQg#XR-R|j`T<(VKJ+=O)nE!GjRGn-}#Z4V2 zFhPtYXHK^U^SwitHYRt%wLd&znh^DN43=wKj)a;8RECJSbxb z&r7>@fAcKp)DGj%EQsjyGXOOqeaE zi;l#=GiBH;4tJ#zu%(!=nx8rpW%WSIadezvW*tD2U&YhU3k~Sac#~xhLSrFkFPDcM1g*kRb^MVgGE% z=?(Q1Bqnq6_AH6fnw#6Lcjg?LJEIjBN7qc9vz1q^BNpF1Jdj9*qmk&a#YS-cy7sjC zYu7h~Lsrie@|V~PQ=vU0v!>v{NCd=L?pNloUo1T}TlHpWc)XCQB#vv~yabIut__V% zg3pG6rbd#ykwj!LJP;X)j9EQ3$lr8$`21|y&N#?^)&+to@l)e8)SL4u8(yTX-e>3 zkHu>OGi%B;5z~~wit)&KPHR@%CwLKIB|lqL7@RmIQ}Fb7w&W!vW8qmJ%kW&gS!+*w zhvVtkKmwfK6p&~A1=~V&ViL3gI25V?Mc{SHhJptHc+9DWOM|23l?Dgeru-j z+dgN3L2*10-DA1%c0iuBNrlgJ?6M`m zoSs4{M!~w8mw0WblY=V7Bp`z6ROW?`jfN0QUUHlu;?Km~bZMI8Ief_WTQwqxH13b>?02U=Te!T68$BJZ8&J85*DW2$>W9 z@+ly$OMbbSSyA#>_<5av24y~)sxqrsHCN0zhfj2uAf85!D6 ze{eQ*$-h&v&Lvn|i`tcY46n_4 z&X$SMPNVx^FPM5rff6W0hOrqwF*ZJtq~DVaYWP)+ z{#EGtm9E9c!0$p!7>=nAV;J`L^aQ$l!|gq=*ViKYCfEf19q`+m0`M;-S^_&@k0#t! z+uRfK?+7qJu&XcJ)g9;wbo7d-E^w&Q*{9#?>uGB3?CA}6_O=GPK`Il3khTsEVhtUe zN0@D-a$t9FGZmd#kt7E00RK1{QILl=e+V*jOGk67jy1kGsjCe_2MC#<3vkFe?kcsg z5MubAm#D(3}w$3ovxyQdH&?6RD(BIw`x&@Y-?R6MiswyI`I}i%^djbGq z>ak4@eb-vJnGwP&Nl>p$Omc5`#}-j8EflN`5RcXVOud0p6~u)C0jMJx4KiaCR~v1B z0B8W1qj0MqRs=1XYK*moZZr!KGHr`#2yf_xI=8U0VE6Q_P}#gp!!3c3{}!md&D(l5 z)n(KShWtIONpyCGnp^#C9eD7Dpf)R>%pJp&w?e1j8=V+Q#|QSo*)>r(LzJXLc zHWVI=M|O|FN+*tAPx!_XVcm;VSpUc_JPfZ-Q|C$0vEmn;&|EVf2uuf8aSws-^D!q? zQ9}B`hu8T&2X`rV6b2#sH@uK%@S=Z4exbj|-}M>9=ns_VpX~@h)GaAcnvD-}^ zVKmwh&)5Wadd7uk8bWn8E~Enng?Rl;LVgQr^exISq%m!N;hBi&yR!@&hI$|b^{9_~ z_gs*L_aX8s48f5p`T{Kj2c*CvWl-6NA#{U-*bxlDQ7ffEX-b3tKT4M~8Xefq@XR-U z?!#adPFjL~Av`e#C#>ut;>l+Q&y<4)RFJCieWU5f0AWYSp&uRiu7*?%jKi5<;6yJx zITU044)~vs4|u)Z=#*_d?ezi|R^j5=QuN4+QTRGzirqC7*c(p|gHyTWK7m0GHkwGK zAiZ#8a1gq*aWbl(YedgD(&w!xf{KK#KX~tEP!OP}l<%2GmZ$B&xiw8VjrFIYYlUr; z*tpl*+u9y(>+w(4djsAsZ;N-Ex5?Y%-4JN^?g)0p>%4(oy)88jNc6xz?S5}p!0W$0 zR9o8@s;}t_)z)}-T_38c@%F%-9=Ov3ckmkt_;;tbuP4y6qrv;Wp5ATE+gfyT1CXsD zZzs-}yn!ZvqqjS-z0r%a!A5Vu-_$l)Ya9w8ughx#B6@m9FI1RSPg zg?m)MVK>ils{hz00rv&q^NZVA^&h(h46u|}IskJVhLEo$kAEBZa(y=^1RQuKg;jUP zfh=E$S^1CMP+RZVf9!AHpa~lOV{dWoaBcoda?1($>wK%4B)60XUDqx@?!Gp;1$@08 z2cNOcWc42&y*zkXaEtC))`LD^e>lDL!(>g-H4jg_`a93;D-E9^bH4G@Z;%r|{YFLe z^5RuwrTgh`Pm}%BUu@;_<4cZ$huQnwPkN?E<@%G2t5yb!o<`oG>6Osf*B-UAmkT&$^!=hh2vcPB&Jc zoUW=MXE(Z0e*d$e$rJc%bom_L7r%G+iqD-|a&!fHx4rKp)2<5QdFffQYDwD?nm3TK z`tl&eCw~P8$1iM~ujiOaSaOv5$-R%}Y1O>8xs>bjfDOn${#dVzLU9^DD~{{^ON%@Cd#Z%}Dn0(Aoo!ER{7HyKfk(FM(bANvt)Hs za3e?{hfzl9mk&+*$g5DJ(3bu)WIH+B9K1g03A!jB^HUPM=p?UY+Ot^C9{=7~&brDz zd}{g8#vtlHuhq4ZtoA2Sj=%r%;9ORBHUxRRHwC+6pLXWh$BvS#7d^iC@gA9tR0xkK9 zqi0@rt(@D6ErsW(xUHDhqAQ?{M5wd@( z;*4wI;K{Dg_O1QHM}F#d9cE>4bH(&s9^z50t>rTc`KYRAwi7QVodi~j7lB=#eIp=jZXuYxZ zYfZPG@}BS3Y&{*BBA&I-|7dL* zwcpLB(K2L}ukAWYyF6E%c6p8@uccJ==@sDTJ2K^3d)=wx(^s(HSD(T-S5X96Y~sQ=o89MT|zOKx*t+s*jB;f97$G!)pZ@p z+sf!&7f3owYiBX>z_Q8%L|AM#@PjU;# zG+AKgLmxYD_@OOjp(Dds(wJ(0oc|)8BmMmmy&f|iSpSTDAogLmc9aB(_e}h;;6p(I zy#coDC#FlureRm*%_qt6&NE~lwEKn2j(_E>dtv*@qmWASRPq`KU@_@etP;&*V?C#KMv#HyZ>SJ)O}4mPerF5pI&t$8t6Xt8Thptezl+aXZYoX zU#+KB?|XduYWUTBDhj{Wz^|K5H4cLgTW(khIXRw$oaj2ar`AqA(zJ}~=U+a&T(|Dr z<45D)fRPQg{@jn>j<0Q7+j{Tx4M%jY9&=6GnK)VqHP`KfQuSZooGv~1&FQ5FF-2O( zj(0DA>dFr{9r^y5;law1@BiKO%8Hf!$EL5Y_|*Q*%g^+`HccuPwZ0uk`JQJRhcW!i zX>zay$BcK*L^eO$f_lGmCcc0AhJ&w77gu~OdM4i3kNW8)|Ao(g{#v6BKp9{;Odl%= zF2~+5sC%#f`g7NUhx*1KIfSyNvF;ux$L>4&>~z_Q`44X${`Q+>^|z->PyEeP8TLbj z&@_vV5{g7Ljj^^Iyya6KrRhD?lTsDO7KTnkyD2_-5gk*PoLX?YTyHU8n~In9b^^1L z+qgR4W76yx{-Z%oyff1;r)eYm%gAw9!9dsWoI#_&gE!2T(ia|a~ z5a%WHY}!1XkG+#AE39X(wuhi6(lv3lwHm*R+FYy2s?q_sF^ki6rTdpQ_0A>LJLpaP zj~(3~)N|&3dfAg`j|FE-%b}cJxh{xf@@ATsN|;9@PyctZJ_Ef+%$W=3vK5=D^*r=n zuo#rdWA4X_9xHy#y_!6R@#jE|_r3W}=YvP*27mD8rC+%;_%M{>52m~JBNuDJjkHD= zles51(qHqT^r0<&XhZ1IGo=fmZ<|wb>PP*Vp0o4ZC3H44r}<6L?l1mW*+(!wt`X+rT=7Hw@rq~hPAqbo z_B}s}92rLXkNfp_`g3{->$5Jb)5WO!Jp&J~e7GO`ESLMSf1X+evqKlPP6k17eoO)DD2}eYj>24u z|Ard6DCojcJdXKV(h4*9DbGu21?9bhlFQR3w-({;EiXf}!ZQcB<7i;)B z0ZtR~oKF7eq(0iRIuCZk3;Q*`{#bq-TFuM)8l;@{m+Be>5nS%SN$ZcFo%)e559a-) zZbR1^)PGZ`B#7&rJ5TDl;g;(>*OMfx$-&}Pm$CVI(N_o=4xfFKl|{67 z_0SqKhs>eUi;q@f3%Cbb)8{-#Fg?#pWKHo(*VFiWMJuec9w$?sXI!Nf)V4=nIz4sp zrOT*AlP_IL!>*Ue>Wir*FJ_i5J$_)iXun>rb7<+7(SHxXYWeDc*uWZEdrw?}X%w^e zPR&fvQ?mXmQ+LruIQKyYJ|Dt;5!_cRhrcRzZw|YM`z3fE=i0c>fp`dv5P$de;J@-c z{SG1h?0ykFvE@4Ay6d9F3*h-giL1n2QdC-8I;V7QX-R2m>Acdi()lIjr5Ba#cbDAb zF1goTa-X~8fV<>=cgX|pk_X+T54lSpc9%ZlE`7hd^ig-|2i&C}beDbz@`C#Ds~CRt z!yoGT-#JYzFEyX;^I%(eL}FY|z-E+x$z2DE?=O15{Xy3SNgp1$7#Hm37|+-G;kQ`E z=Ogd9*T}DHA@5B~_8lm>f9?Zw9xQ&S=wYxx(~_Y`*^+%t^W7~FG|#_<{(C{}B9;q2 z>tfFx153y&-{}YXeA`AWmkvm;Y03KzT&Oy6Bc#VKH!YX<9GH9moCk^@EP4oZ@GqHc zFI)1SruiZI?>72x7yR2i|9wl|0}=b-??T$g1L^VS!d7XQx=P)pS^Z%t^oOPU-KF=q zOYe1;-sdho;4Z!2UHX8#w2=Ogx0T;TnzPyOi**p6@#M1cY^E)?zpXUw3)?ULuG8mp zU&uP~(EPvWz?}PwA1Hbddw~nn#&V7Oyq?cyxr=q~ddTO6?Dxd{;+(A?{?2zlCZ>tM zt>!nU(FKNs5!_8S+n&4_8^#^8kkI?nN?YEaLnSxc?yC7(ue?iJdoSzBn zv)2F4Z9!a@jhUAPRuA&ZH@^9o-}+*_91bz$@n`}Ibuht#i6w$X0A z6T9^bVi$2-g=dU>E^)!rzR>ekFXWY9o8gD@O@n{Q@U0hY4-4x7zix#eS-MPi)4jD$ z`Y&`;O{{PKj&&V5Uwcj$YK|-R5%@f$AO6nwnDsv~%?mZ36>al=bw@HzWrJ$Rc5!?*2l3(i{vzl58p zD<3V}>p1%IHM}|H<%NWPkO~Qaj{!UrVbf3o9M6}LHgtoCmP1zr`cc;!DpWjsvq;Gxv5Hb{bg69z-0s;bx=hQLKVHViN7^^hIRHG!?mK} zj7RV_Xyycw9`Ow36JYu+4P9PL$Sw!D%P|SgZ)&2~uiOZ2WN$p_qZYG1(OML#M4)8e z$>>7Bwb0CCYLQgb;*i>0>SlRSHnp8uMlq&lc`&<^bm6ct#ermgiDPtdbT+0&VC==?19`k9=*AJ`- z?}=HQhnL~o9?69hUft)Pc`_NkHUN__v%Xe<3`H#ZP#L2&4@Ww33WJ$udL%YvF=-Ga zav&VbU>k!sT`P$OUjzT|upo#GQ_+WC*MXC?nZ(hT zRC-otTaL#4kIzW4yzG#OSPYg%pRN1o^+f@x4Z=y1u!wc27RJ!6onI>XW`MO-(}M$y zPDRZRo{?w1WXKFxEbA1i=Oph~4)bChe&~bhXnO>xkPov+QnfrkvYgjWQw0mK2ruZi zE;tl(C^}?)+IcQ3=}O>{G)-~kNC&eTW0Mh-5wbkj+qoXSj_P9$MW_&MJPOAH6`rej zvH`u=j>$(E=4+m@@xgs#qp{IYTT{+%!!CDYlcTM%5jgQDr<4hBL}@X;3&lZE_M?1e zsM5g>1*2p0+)5(Kaq<+5E-x(vkH8V3dm|S8GGl5O+8igI1=HYcQ}cXeLzBZ67UxjA z=@L8N#yl;?)Z(yj3p=3}#c!aLlckK>DgbB~nO2U@$^zOC!CV|i;n-uZzk!795qo4# zfbFt`Yi7*R4X^O_sb=H(1|9Q_Z64idvN_nWrxQu~Y)3Xjl!TRtd=jy3To!4uVS()@ z5)XjVpeU)HcKxPSu=3@J>U6}m}4eq zD3L>1XEoBqTCko#Px@x-W81W8JQxuyW+u7f+N@#hqZ-_q=xjtT#Oe+^H8WeYKA<6# z*xBW`*ht9em|KF@lt`rUsBz_hRAVHap)hTWeh&LgY%J$d3&O$a_>eM^j$7^e<)vg> zS8H>)B^HH;p|hY}yT5rhq`>$y3t~Fp^pE`8p!}0l)l3;qcu0TTkp&{s)yJ`ajm#Gx@N+I%x2s~C8-^;`0n9> zL@FGOM28FMoF%C}t^V5e4QS2T(z6%Nk=ipdYYGmGL_nP7er5ip6HCiytmoUVgn}L# z9-p;3I5ajH9*z_=HIfQ;Bmrmm3`9mEV^&WM@;BY+;MlC?7iDQfg^hz!h7EyKYS?Du zaAp~&Vg=doRzj+fK|H7OGy&L6VlRBoQa55|CYDliVz&AK(?rJgK63VJkXR@@5$$|b zRnvqpuNTB__!^AGYXY-WqYdN1kHRLGJ>qz1UK`TTug{v@Mq==~D(#tPOXS#K7+w~e zvUp06zrmA{vGA;qWq8#2tX00f!*CwjKq8VVWGSn^U|WbzOoBE52mKaMnD9DfL&1Xp zJSx@Kpam!bGCBgi1q-l#zco`AZJ)EiP&*C>`dKbKIa}jzU0JA{h12L)0`X`V-?<+R z>u*BmiX4Mybw0C~rZdyA$?>%HE`-js-Ce}!k==3~g69L0Ws?5b8D%>Nz8WH5@1?BGIcPtGi3uqDcCIW+RmNw#=MgVrd!4NM4XwPJXsBf#;ljU z^Ge=yh;S$Y_WZ|`Q7NyO+Q7s(PF2&1DE%_eQI%oE3xx$n&^3_dXgzTHdtMa_OFknk zIviIXv*nj58lSi1%&G19WR7Pnzg*0$D0wXWb`egXm&e+iIagzA^f>#O>8-Ul_su+} z#yZU@d5_F_4j}c63~i@BI2*d;->DcDmGyzQ@#0B%{1Q=CO*74(AP--wOhr=hn7sCx zRms?4&5Auu_0C#hIM-d8i{=^+v&Rghw9MXP%Bcl>r#g{R-=K6HOKS@B$WNg1i>mGH z>dCK6xV|)HElR%tfy2mWG7iY1h7-!`mU-p`BQHx9r#uHA<*&@2;-&Vh|p(cMR zL-Ew;-iY$njU)AWOs&4Iu3rAGG4J>dj%Ti!{0r&V*EP;O=b-<_>Wu}&@73QNcfMNK z3ydTlQ_prO%yuoq0- z+dv5vBE#4WpBO_|JNP}xpoU-7=pXu>U+G$G4E!#%gu8nKVGP6mo}NH=Z@9f@3y`93 zf=$rh0l&Q|0RK{=C9tEdIS_8EZSD#AcLW$9*wq*A>JIb-I(kJ^7dTYu?9*@c^)$71 z_Vk83ds_qDAe9M1NLvR7v4$>gq;g<)Z!;C0S&<|L?f^$N8BvgjHh%~*b4y2atBy6k zIH{`*LI(($pbK!wIqrV7u;keGSqsf3E!}W$TYI3V*Wcc?sb+m`WBvNN_0+X7+zu|gPk7r0L1@4g*vJ)Pa* zzK)*0F0@wwHsTCiZ&SE^S95DyS2)nVv#zEAzPRTp_H?z0DKgDNUD=vH_ILF7n|s?jJHp^Qpf3>aX}cBv>1x{q?xWD|G@_nG zmPAi4>_mmZ&OQDufgZ8Ig8ufl&@HgsY_G%E46j!e5!W3E1^hh$fH3uhonh%_MhL4U zL0xSoxwpGxizt^C3f2aQ$7+A3-ax4e;zEG{)R9bLnK6p1jW$34Gyu#|xYZ9Uf|g7* z#@Yg=5M*|>W!e_g5Z=%Wb#7s0!R<%uJC)7LG~5yh`EP;R+q|u3Q(Z=6Fy!xHO`@|i z)ZFTC>j*=-s0SNbS@C4<7^b`xItAb8#7H_mun!!DMTfx!3EUZg9g(3hItv?vl};SL zor0F3SCa+;dwLqRj%+C zP(GfIqhAXY{zZCx&L$Tr{DqW{XAkJtLdp+ulIVOqk5%Mz3QjSn@$n1`{i;ypFQR-r z4@;Fl`=izy#{>FL+S3jY$y$1`K}>k@^3sX{MP=*txPa)rJ^ zp_eQ4l?uH=p|4VCk3z3h=v6d7cqXNOty1`_722!NS1a@yg}z3iD`|Roeu#cmD*Uwy zeXT-Yr_k#Z+NaP}G(9~3K)`eDry*UpFfJO$vXL!oP{~(HE|M-K6kuR_M(N z?N{g~g>F{p7KIMb^znQo{R$}jAmwMuKdA7xDEuu7zg3~z6nd*dZ&T=yLboe)heCH! zeKO_IsqniLewV`EPWc(Xz1tOjH|2M5bCGU^-$VJC@ux@O_fkHdWvpMl3crsWk;dB{ z3cXXIcPaFjNK}YlOwPWulhNqQx`?<)kH9BDZ;|+Jh3_Vt7$4hI5&S2|FJk#11g8!~ zi%2o~KUa$Ji^&7PNAu#C=m!4R1%45k zqu}R|ZvY?hI45xf|4$_RTm?Uue2(F9j^ZYB$w3KUqTox&V+@aT7B?v&_el6s1z$>b zOZ<5Xe;(U+C2L4G2U!mYD$O{sGk-}d@J}&VWEBwXe4-<;xXH!jS_yxNg1>~UV|bhcxydEuG6{dFg1?l^llaRN{xb55DwTG#J@t}UqK#~_{$aka`Q@`%L0PT^li?v(iJ6#hE0Q{wv+zK?8@ z_*DwOig+cyrtmdVD)Floel_{AaF}8dsZsbfrZ3crp_Nc?(*Ur+iZ z{(6PKo@|i#4GO=3R7m^{3V#DRcd1zZjS9b!{6OMwRQMaoHzoe{3jca?RN~*D@NXaw zN&FiX{*9zx;%`#;o5*^Jf0M$$iCil2Z&vs>lV4^w1E76xR`{FA>k{9u@cra3Bz}{^ zZz7+Q_{|ExnS4;u0lpk)ToWQ)0rYa9H#2$;lh+7z5!tE8+ev=21Q>AP8ps9wUjU82F&ff8 z02-$h_=oiWX83hL7m;0xyj|o3@qq17SNa%P9KK(sYjqEp?~oT^e2F> z6zEeBpIg8IogjZL(MfVt zqVFV!B|1g!lIU?VAkk^kD$x_9N}?ypQiLZLog5pZudlKT5tS(H|gRkmwJRgA)BAG9l3i$*mIo zVRExXKSsO~{fA_pL?0r*$ZWoVevgyyN%UdzqD21@`M5+sLGG34kC5FG{ZSH<=#P;a ziGGq?BGDfw|1n>**C)tniT)({hD0ABpO@%Qkq=4qr%76(KSOSj=%>g{68*I1h9vrn#1Ay~<=DS2hW(l46744c zK2PW4{?KA~5&0?5^nyWQk$VTZ5Bg(_zZL!#yGu!&(b$X^yXTQEi7q3}jP_9ed{W0~ zdX%R=dUSD@nV= zUqP;w=&Q(lM(g(Wkbi>pBc`vXx00M>^i5RWD)J?XznUCmv>x9}h9&;heqwQ~8zT+l&ZrmZXk;#dIR|t%pWj4U4A3^ zA*1#DZzSJhbR*UOdh#5jYbkvLd4$n={%<4$61|CRV6?99P2@60uc7g8CclRDKqkMi z9%A%n%J-937!3i~uZett(Yn6PMm{9bAu=q{?WCE}w^IE&$YqSy?bS*C6()n2o=$g>zhJc9 zezue67~MhRcask@TJL{)NQ%+82fx_eOExoF&rctDo%dffJ|Tar&@U_WiwgZwg?><> z_bc>1g-$7Sze0B@^ah2Vr_jGdL$PZy^vOR|=)YFzKU3%@6#BgieY-#}0{I&R8q-^% z(7!I>+MxYGABFy=LO-L>hZTBUp>I{_W`*`C^g@OH1vV6Rp?-g>&|g&OM-@7)(C<>{ zph8zG^m2tRR_Hh9aP4&ay{6EArO=;M=tmTKk3t6(x>BKw75XGL9Co3-o>%BkD)f65 zdPt$W6#52*UZv1w3jOoUBPm+HURCI)75YJi-lNdl6}n2HFIMOhg+2#1;TPKH2MYZi zg??V4Kc>(RDfAr*-KWr76uL^Gac_ZNs9%Xf{{lN(b|L?iLVro2Kd8`?3cX9AZ&K(h z6q2_ z9N)`shV(F8>L#l&e8)xiKFa>xMQ}b+28E6Ivbk;&f)L|%Vc6~_y%>W0T`Z*OdmukR zmleC|o=@2vH{H8g0fvMeld|8qC|&kT7u~}tgUW+?VtO=QotxAn4R*W(L$G6-g)d?V z_IwRPu;))O1iM`V`A0i?Fa)|1?E!jH`+b+cvxS{&VrpV zg#6KRzZB{h>J9O#F@#2ncE@}+VhHh;LRbd%oYo%`8t0#7|HkSOglia{$^*Gn9>k;a zfc^yVSDbO_?cvuh@_ocZ{?0Ku|H;A%$OpDBYA4_~0gdT|F#Hwlcwz|oNkWKvqTSqI zCgd&*!7lqTg!Isk7~;IIY?|r04QnCD53zdR$mq*hcsUEN)a&tzn;5-H!=>5iuYZzUL zZ!7@rT1KyB;dLxr$Mo|tz1U!}LSy`D7S^z^R<|SCfu_G+?+?m0GCTb+Q{ON~+4ZbH zh4QBT5`@>{eW(v=eJX|fD3^y=&MTmPW4*-tSbyD*>wCdiuc9;jK==Z{er#@UEyct z3L#!AHnXsah0QE%Vc`}QwzB;4dUpl1N7MuCxC746z)rJkaiVzicaOZ(wh3 zr84x*D(yZ z$vh)zSLqV(O2 zzMs+eFuK#F^PggL7o$JT=Y3=$(wN zWB6T+hRGPs&n=AB82?sAA7=d982x9AzMau8G5TGM{zFE;o6&QayfCA$V{|{Gix?eY z^jby_FxtiFD5I}o^dO_Zz|xB``g4pPV)UOddN-p_F&YMaYM+lXI?m|7V)Px1hE9Uo zXAh(QgV7_5KEmixMt_3QV~k$F^i42&A)}LwexBj)Wb_ioPceECqsJNj=M0}_bP3~6 zF!~Y3pJepkGkPzh|1YDb82t{T_c8iU8T}qc&u8-A%jl~aeHWwuo#Fq0(U&s*`xyNr z#=o1<7c)Lg5~%%GGWs4yuV(bUjQ%Bye;=cN&1jfh(D?tz==&M{b4EYF=znJPgN%m7 z3oXxw7=0z9A7=DV8U7JQe~;1cXY}7O`cX#zZ$^KB(SO5em^@Pbu43{(#OULUe~{7h z82`hJ{$Gs$7^DA^(SOM3vy48(=&v#QaYp|eqYpFsUm5*JjE2P)&HodOev{E3Ve~f` z{ZU5$kkKDw^gl5ANk;#G(I02@Wh_6RVDyg}|C5aVI-`#;`dR2itKdtTsz@3>Z-GzQ zW8zH~`P1|S^fzu>dNs=?U6#O^RX_ls1)jd+#*o#S5cvKKe$(@mRJJsI~qiGzx9-1JdV0QM6>v%Xel>=eHj*UeIMy#X{#>dUMSU*yD=>51-W3l3;Vxx)4 zSXeTAcIpgeQx)>8z6RVu0sWNN31N9j`BaQxU%!Pw%&~RjM5WWSp z5UR92b18dbv1B+h5}!1wt(XPN28T@R28Y~eVglXuSZD{IK0+@&Vy+eKCgKtJjytR$ z#Y^3KSYVUTy$mHRnM?p2^&Zd048_6B5tCY|x8QIxu@`a>frdxB*z|BJF|m6X{Iq2J zA!G~971u!w<9xH+SZjpXM`xo36MIc+7VDgZjN7P^1vW`V@9gB}Vhyvajy$!Rnz1nZ z&OcjF6kHC#@Fr&6s^LN7k%8IL5Mrki^3D5N?Az3e#fNJtopBs+pb^72!KRZ4%7w^Y5JuqcsS4>5iO;C`jJCY8Yj93EKY{;TrEuH*~o2Co}0nJ8fTeJs<3Cnmg z7KL6?o(eFgWS*>Dy#DJ$wY7br`kKB_ zZH;%=^`V*?Zx7t*fjd2L2hWOve|LKOdICK=8ocl8>D|`6twkp{0NEPycJ_3^fkoax zlfTj19oXLJMYkA@-hjWUZL*ex;sai9w?1F;dcmCF&WY^ZI~b;m032;6#&sIUW8NSs zK)<0+o&^XDS}^C&Ab_TA2YVYj&Ppuv3AH6emP;d3;pk;BF=)aajEz8zkmSkz8l84a zd}YXI(``G5EI*!@gx(V->Ju@U!KVR|C^~{jcf_ta!+;(xBTby-8W7XTt--|^A??>Q zQt%dbzHFwRVT?w`U|uhD%7zr$A7y~FvoX3M1C^O#O1CocV4{f!ys{2cC^ww)kd8B{5&&fraBQYgvblR@dG z#UxP1u*si#Q=Ie}Jay=>nbTRv$xMf`Fyf>mW4o*|NtiksA`Fnd46`z@p79vcVZasp zH6ZD*n&D^7gd~<(su4J2OYa?NPKCJwn@OMq;Vz#+;BCE);wT6u09|uJ?;f&l4-HY- z!hPJwkoQ~Iwoe?EU$7A3>px?_He;vYAkw|I2<+Gt0Q#K|!}K3~u!M&a;2}Q@C$sN? zUXnUTqg*<|;EW+9-^F1j`!?ic9FBKL4uiie2_M51$@sppD6BQc65zF(W>|z^;blvt zcTGiNyEA3z8(-O?*nKq)cUu@9jZU!sFSAZy3Q8EGR`XR91F>EkJuRX~ahSm9mX+Dz zu|zsPw2zmm4O1V8Xh|^9tb$9o*fyVDVuMlWt+6mC#zx@04<_8WE8JtQXOk(=7KfaX z#9kO7;pCqIbeXvi43SPHlKYqhhDM;mfN~bKLO*FRZ=($nb~Z<1V`MZo8XZlN(Z~oS zPteb7m{u$-KdeCdEyKdJJKYD(U++}OP%0K9;cz4dn!y+~8U>|9awJu+&;%Q(-k!kY zB{IiH!{Kmac(2|tqv85kZC&j^eH8A7ySsPggamf-YI##tMt9FAm3yp7{<=PrcR*khaYOJkMV{MIUYim?nTcg_A z8r7E8sM%;~jhc;?)~MNNX^omjOKa3LT3Vx~(b5_<8!W9+v%%6DH5)9gQM19?8V%Og zXt1_MgS9o*TU%qjwKdjTTch6E8uixJsJFI8y|p#!tgTUJZH+o>Yt&j>qt@CQwbs_C zv9^YF_f=D4ZH*dhYgAiXquSaU)t1)SXlaa%mbTbvX^KWmOEg+mi$+U3G+LTrgQXQV zSQ=r2r41S^ZO~w8g9b|*thcnmdP^Iux3s}}OB>W%+MwRj2KAOUsI#;|ouv)xENxJ0 zX@goz8`N6bpw`j`HI_E0v9v*rr41}iu%6KU7q<7BO!H|wU6atKQ0&MAHnq##ACC_b zx{yungSi(x`-GzvU{#S0!BgwS_Cr03>YcyZ@5i>b7WY?Xz5u&l_YjREsv-WZT$Y=veCGpq=^;aYrp-kP9CbJ_dzQ_k8PBo#4fdEi^9);I z7-pe+dz`6OaRbGRJ@d?(M=|C%7Q=`<{}P{5$Ez|tb}&q%ypUT3fFSi zDwo&gUI6i2;1OgQSyAlXjY8(kEh(K>HottqMGGqyEnc$p;!7@FcG=}uEWdKaRi2fr zR(r2rb4}&iYp+}9tJ11#YU}FPH*9F!c>N7GZo28_&Hkq5mOyYzYunasq4ti>uI=4D zy?r}&?jp^#Rj?1T*nPQc1^TKWup>%bCGcah%ZWM_>6+}21XObngk0Wd6x<15e9I)=0}AdTs08>8 z8^5@`AqDp&;IPi{i{si9+-rdIa1ewX*QC_HX~1zF!g+aItH}GUg}gEaw;Y<9nSO7T z%H^>OaPV1#ad92~PQjf9+GC(H`h88o5zvFnKse9Grxjc=;MSPPyH~+s{>|it6)rxe^)z;W4_0JmRS!J)qqGrPQ7 z!SwCRd8Pg z+><=B5b`)TE4W?Ie{r5DZgIgxd_$ zaWnhDC;t-eb_*Q1w2*L9fa7Ul(!i$ITcC@m-(42C;|gxS1r9zfl;j<-z`-Y~67C@j z+*Sqms09u_9hKyv-^*KB9x>qgg-;?S+|K}KR`0)|;HE8bhZI~fECR&-iraj@f?Eo> zLAb{+j=K$RKvs-8HwC!cIS4|I!}W`ZLqDY+yumJxtAP3|;?6D1$UrE!%Y4A$_yf(3 zUekcPoipJMmq(a9&O#jO!Y_{d4fIc#E|*sgMp?%}5OUl#@LN!u+zz<3fa5$BchVuQ z1^nYWk@q6t_B%+oaWVKdae#Xsa8EkGbuDq0?n%HoNjC(Gl&2h|dj@b$zeOjwlYl$mKwj@MXZigW;GE>61^iz+vEPdhaqD2u#EHBk z4slDba3=2|hq&JY&WT;7mOI0pbBIe`=`0^_0M1E$83YF>PVD>|;GE>Q_bO-dz6H30 z4(jPH51h&40Cxs(`yJqtE1l{02H>7@An&17&iX&^YG?XAvhc~3aR zm0#yf-hPL;a}IICFd1@E|6X^9>+(61_liSYW0f;`&p5<+G-vV-ImDG#JCk>pL);mM zxWO7{>AvO=7piq8?}S4fyo~FpUOnv)x4hn2fAs|5oYd#?_0Dkn9pcV8#0@t%OZRn$ zxULP(ZXMtb!hOWefj^GB zTfu!5a4^(R9PYz#9PXEj>AoSPTO#1LE4ZHlu8YY-y|}zO1$W~!dj3#9Oo!txQE(vv z2P^|ON5S0=I1lhq-h2Uf7KDrWxC?Oo3|B7TUR7|f18y_J!PbP4?r{aT{EL}%VT-`P zeNw^Q2)KusJXq2jxcv(56~I+69ERL30}Ad{z(G}|`GuvmfeR?O@-JoN!IIg)tx<5x z1>8~rH&?-}16(yr7nY=kynlhh2B>k}4!9|xusmR?Y2Z#NxL1XAVF_vAURH2#01j?Z zdCLUcCluVz1RN~+40-QUaOVUZJ|^dOzD>dXR=~m1%fMADxZ*#}=m$$G12gQ<~$8&_~G0uH7;2Ch}Xg#;W-Wei-U zg6kD<*zSN$%V&XtyIsJ+)Wg8NT_oFO5OCO!LO^{hb9t{RxVr#Q&2Tpe@}5y}&j60s zmm3A#eg*fufZHVC@LU10+`bAp5AY!%HwidR!M!fXyIH`^Q*dtxxXl9YXD|s9)BTx{ zu3x}?N5Pdpn;BP|1l+RRQ1>C>5WZcgLT$_OVa|L%!z-<+9;CfR^_qPIWn}7os zt`e^Jxs07d0xqcF$^~4zfCJa0lDwsW^8g?1+#%rp6@H8LrCyNNDd4`Q;BFLfT>|c) zf@=X>1>D1Qw+lF2lZff|0uIXoaoqxLr-FM@!1V|??BhgvZvgHD+(UW2@W=au)$m)y zJ@w^`ez(}*o)>WVoX|?%D+2B|8{De`?sgm88v^cKHn?*F?%g)H;^#B@4cp+B3b=k7 zoL9g_Y;g4gZomfDBH*GnxLyG_XoDLRa4{QPTEGq2;0_45-8Q&G0&ds__mqH(+u)uT zaCg|?UJ-D6Y;dm%xDgxN8v<_B26s-tjoILek7ep#!Unfgz$I;PUIBNf4X$3mrEG95 z0&d&}*DK)CHn>3nH(`TI3%E%e+yMc%*9Lb;z)jiUo)U2TY;eyDxcAuLUJ-EbwZXkA z;BYLk>QCPgaDQNfJ15}YXM-z#AyfbEw!tkGaQkg=UIBNH4X$3m-D`tu5peg};Ccnz z0UO+)fV*=-1}{CuL`(FZE$Z0 zxDVLi&Iz~=+Te=+EK~nJWP@8O;11g0yaMjSHn@5L_m~Z?MZo=`4X#(f9kRg<3b@B@ zaA^T|*amk%!2OX8?vQ|c!Up%0fcuCI?s)6xEoL9ho$_7_2;681GYY}jtvBC8UxTkDzg97f4ZE$G;_gNd< z0Ri_XHn>9q?r9s`Qv&XDHn`^n+~;j@uL!s=*x+6jaL?G_-VktK6mXZp?;`l)*Ezr) zn9r%qbD>3WOTIsj0565&msxsP}kk>l-%IdhqHmyE_mHx?Efm%B(cxqU%8n z%<~72l2uoRUG#uU>q{wQ%Y2``_wzcbAI4Z(DKp zRQXv~`J;h1|KYpM!D+8&aCybLAAE0KTj~YkA;-5*dptX)Js`smzcw$gsQl&kDvl1k zaOSJYEuQ;c{5h&n{rr`o)C*U%EpPV>ld}toiq0%7!g$-KS6AQrR#Ew*Z@HW9ee3JB z2+lPTkhhK%?IAv55Ml+ zy#KADq#y29e|6x6ByO0n%j;|Te$m#7V~-7Y4_tBA#iM_MOL8blh{)_4IQf8MP{2>3SN| zay`*`?mc%N{g1P6yZ&SG9QX{*H~$CE4ZEI}QG?6>xar?s=W*cW*MsvzM~9Cz6(4sW zO}<>bayW>xp6@4>%juor-~gm^a0_zvyq9B8S$f>vTGaMXKk=Zw=smdIcx+zisk7yC zo(75YPI76_^e=m90BnGAh^GT}?xS28qw)(^Bd~hPOgUWiXZm zHq|b0#kaq+ce`c|K z4NkfCU7WMl$zY@QV7YB6x29OhIGEImX_A8gFZg-g*4oaXOp zb1GBw_d15+$qxhlS`=WHg3N z*Gi(n*LH(*Y;f!p@#*fba>-NiDxG(H+Y-yDIXVy9*Pcu zKi1rB*G38G`v#ig>D*mg4jCahf^%l2r5gkF=yg;db0|WEXyegTJXv_I;>iX$H33eL zC@5=VYMv&0QPt z~0ap3x!YU~5sB1Ndx5Hbazzm56*2v29!yX|e9ucH<@!6;0>E zlgeOA)ndEL0<4eHGmC0Bep)4$U%m_}J~#;2M{`N{aD8}GPOc)bjjTn-!()>ct0p6+ zX8bZ!K+8)&j$K47i&?cH+bq3IWWfSdpzr)h%rTR5 zs;sjbX<{u{PegN8D64odB3R5!Z1uKZ!`MePxHG63nIbL3>JB?KGn=tKpdpml+2yy` zNH8*JRy|qT8k3;?f9$;td>qwzH+pvTwfgV}mI(%gBZB}LkXDjqBh$F`O4_v)>kF-n zaS}RONh@oEq}}YUWSf#y1{>@I67n{A3k_+ZC4EB!x3&{*lf3wfwj@p3klJZ_3vIYD zZPSD}w00X>r)gg9|2Z>f_RMH@cXn5zX@4`)?3w4B=RD`@IcLtCIrD!yW3dz_h~aoa zO=!-JB+R!9#^Vyv47by~au`g6_md60FumO?q|Gdu>>cXqQoAE$k7605_4~V)LkjLc z%OGZ;dpU&MkztaNSF4S16M#izr!$tAh$M!A)|_d&=qNvU!;HmZbqMb`V&kz)^HYbS zGQH4p96kH$h9fcEJzezR9K!NKQ5931;v%+>EE9LMw5hFI)m-z+Y$Fkgiln9@3A`UE zLSIM>W~Q*>QlyaiXd*Qio>mhXUS>IJrT)G^G1(Z(@Y=yq+5>xctGxpwf#D#GLKl$> zlN?{Kwxgg3dBa7ODx@13Dk1|ygijk3mO~P5!v5uuGtw6-N(^6XRQs^(xJ+VvU0wZ| zSLPh)Aq`RVqK0xM#PMgQ!R0EeZy*xgKLrcB>Uem3s+ilkDX*a(f7{k=l<(!L%n?k5 z?w($@4314>k(tb}ELZ*_se{WUYH}*MY&tkOI}c+~MNN%N4Lco!A=|MqEPiELn9pCa zXC`RNncdsL!esd-i@Oh+3QU>f0{IVF2O7s-v1QJzBpcf-63eEPcA4i1U^PkKHn`G7 z@nPrPiq=C_Eo=XT z!D~J9%ca6FOoz>42Q$1S$bYLn#lndUJ3t(jSu?X# zOdr=J_{PG?VkQyTPPwhS=x?QrqXThyD39I%QA3Q~{ zPwcwNkmV(OK5Vd{^)GH(az@p5Lg$JM)1l){cAKV+_dK)nurZc#6+#Qly1Gcw!~4xT zg!cocoPqY~d}?@%76hbpukOlc%X(dtz+a2(jH}TnI0&=$6J|1V{9Ud|7naje5N7dQMsCkJz8@t_8dN%&h z(hYLC+4HXEtv(dlr=?|%ELw1QWH6-mx2yfPI%yGIl!?`@pXYdex-?j1$L?)uPHs!& z*0zJY>~bivNtg6;)|0I(O~m&JH*CmMy=MJvfJK zzIs#wDA*^Ge?K7U56=*8E}0 zFRwQAp^}k#Ev9d5E=f~Wn>GKua$uI@3w8Gn7Llp(si@^OTYj10@x_SHwQq0xmMz=b z^2?8?p!{ML)|4U^eQc+8^_%atIZJMh?d$3f^@a+|x39lzPvJ3r`rY85d5z3@36OeP zhHtMwxEy&QeP0$i*o_yBL;%Co1MqibJ)XcngP zz7Lp1O<_lNF(sk+g-jC6xhSd)wJO!O_^B~`aa>G+WI5tyzufX{H)lH6z9G~(zC#J! zUZ@VH1>{@8JR2(S@y&>UjK$|H+q<*WkTsrfe>@sf$L3Ng%bplVGH8h`n#yBXPA6|f z^^Nr1;Z$$zqK{iXP0lal7@=qHj!fVUrStA>mkZh%k7}HpwCttGk{dBFo7eN4L@0FX zhA-gxW4hxMjR-!w)ub$0T@uk3o|}lqoVIg@=sy4M_U+qR^OrIiP0Sn!Th_ZAWnaYf zVUFBx{;o0a_`p+<-!tVKzkN$bQSrC8Y%e0dz-Ms$w4fo)*zdTtExHzA$&0@nyiV__ zY3X@AecMLkx24>5nK^DzndYfGo3$^=f#ZkqOfd^Bx}LC{cRUjVoF(ZykOVvffjl(v zM4J+kX?#u|Y2v}Y)-78)!r_jsz5~(8D39KRwO|fLf)*%7hOrnvH=CS`^Y2L}eDrON z_KoApO7}%(fxFPH0_{X4SM`TNf#DIgKZLcuZW)ne2gW;u_jd;H%Zcv59lc!vwYRM+ z)aSn=pfd!A_NYU{fly#zMCKX-pvvGL&1+Anvu7|gq7IJq1co717ep+*1AqLl;-b?}B(bsg11%>l3T5c^_n|QR2D*AQUgL`s?XwXSfLqolCih9obhL+}h zXm7u00@1*<_ilI(c(pQ#A()cK!oNrYh0b z?ohq+h*%v@$HnSu@1Tl$4*7QlLUMxz{r$at`|!Al&wbMTnyScr!-2klKNJ9qo;`h$ zLtC|$JkvsSB?)TT)(bl_Jg`fa%NvEX0r7P0PwNd@RT9@12tY^DIY_T)i7KKxAO>^* zDv{db#}h$!T8&9t_(HQ3A>Ft19AbxF-{3C2Ep$JvC|tH^Q?)zL=idkI?b;pMu_c|& zV4pvvcM0>$B~eGBdC~5J_QI8_>5siWKx}ohWFF=!cqEq zqG>j!YG6{T_K}@B6$xYiGX-H*g)cbKT@7R=pY6?6UPBP;d>DSmF-_JXtHw1zuTsqs zzoWQ#3r7h@)w-D}_pV;IidC=*PlZxZ;w|--dCR>OUaz;(Tji~;sPV3@SWqesD;4)C z756I@N0f@AO2q?8#e<6XnBqOIct5OoKcaXaQoIi<-j6EYj{$>zgGdZ6;Sl?4KXgPn z>Y1-)FMeed^h&4SfHcHGxW)e3dykYJEqOqB(BrS2o~ymLlXCLaKN&^XO6R3cWCZR! zPJit^N6L#;yt2xk1E~=6mK?N6j*dfno-$DajtZkZ$TR3ARK9b?XPJ1 z_fb!0?LF_Ws=e1=-NSzawS)_8J;-i_I7->YxBg6`3DNOuph>T_!^6zs3J<4#ryYtV zyo85SU1&#%CA^e}ldft9ZBtPQ+CR}lNpp{<`1Y8eW!w7p<93EJf zSP%qU54(&_n&@?`-$d82b`!mdJ%#d8mPuz6Tzy!lNkymlQEt@JMdqi-ABj(s zTdUL8>okP$aNxS~@XK|&UZ;^558tHI82C7StxjK|)7R0bx zGw%JV@EF`FafJu1=84GI+z0pLAtZEaJR zL^g$*A}0^c@Tws|Fi2$0V@XsPW-;pgWJI4pG1eCyYiJlIbjf6@p#h;-2V}IYuZopC zp62+Wacr0zkIg|49_ui(+@FZ6az!_EWD3}tDWGjj#*mgwA+5J&3~A38(#qs&VtDzJ z(3;z5KVH7^*_5bzm8PUgQ#8DAnTQ-Tdtu9XD#AMHk>77C=eQj-f`r2Ff^tH7%+<9AH zYimOYJ|Xyo;6vY&;dgJto=_lk$F_zKg+_LF?e5mdTS4~pH4M_zWkaCT-_bA}xV@u+ zo}4=x0{+h4`8JkI^)2Cs+FSgMD$Atu7Jf-%Eg`bDMw{gplGWT2B1dWlATGK!>2<>d zYk-OyODP3E0{90o%!DK8$IR1>%dWQO))rPOy-7%6`l>A zD?L|vuJ+Vi+)%m*fh*6S!W$ zDGtH+ZFtChEg)#T7l+{czu_VCb%U@=_dW~X3*b8$T*23A;d>wW zkZ((}~ z^@rP|DS!3gTY#T9ggh(X6X1JDFu~2lcMA+~9dW>S0(^42Wt2DMEPu~{FXbTJ`r8@% zgbm*<$N;L=IKBYB3-D-wPa{rh51NOp0$(LuaXdAmwIik%yiSOZ+V!7s%6!j&kKz*_ zr6c&xSoofo>L2-$N1~rl=YD9+&uN9xLQoZ4*2LzG2ZRz$Y$Aw&>%yWdG+5#x9dQ1RuHZjuQ_Z zYu>}yFKd_lSMd3^wQl342J|1X?3>XxK}+jaEkbVF1W#!XGKOt}3SL^=wEi35$kX&9 z9y<_8G~)&9ibBb!Q<^|ZE}FdE2axi+8`C>N<9(CNVL@BZJ3k2Q!qmvH6*Ru>1X`x(LVdDlj2Vi7o zIb`I3$It%tn+SE$+&Ca>A9 zNP}-mH6rjVT{L;w>VT*fyy|k%7vP-p27u0yn#>ebJ652A0`?r z7WyYx#w~rxM}|u{T{L+adEP~n*WLmP==rQemNAX6jbr^e>n@qbkXEtmrhb6tzKL-d2X+7Nxise@?r_WgaTj0sBV&D z3zugz?aXq^anasEC%50Z^AojDUY%W^w$H#sbEcpBBkwbV}-g3HV@?y$iK+(Hs@&?|T4xnPXE!x1Gn}Ax> zelwzVuE;K$yg+z&P*a%!;fsna8e9fJlJ@%BG&#ra4=n}3*S92^awE1WrU7$u1dHtG zcrf{KTOzw?^76y!(x$Lfm(N9$?+SG5ka-$1`uOym#p11{7G?Y({hC9n^N2nT_e<(c zdBxUoSL5Ik9(d5mGq&f9jsGy4`PeY4b8xp#`g#MmiSIsRi zjmo}ql4(E83QD)`<8rQZHlTO;jKxOn<_U1E4ax${JinR|v0OBH+Ez-C`aTy;9tfz$ zw1i)qw1mIVNlhm?%Dvc|COiw&zBCwo(E>z{oC?abvtb=0KWiCA1Z2!blh5*iAkQt+ zm6pb`chTgt+=-T;x;s_>B@taTd01=$jIXmhce?r{G^yhHT4OkT zsX|c@~FLHkllX*j8I z2@cG-`~%~Pu*ojIMXdJ9V1g_7$dz&L0>GfN!@bjHg?OB7 zj`;}sE+_6?NBga993w9`?%fjvDvF{~9TIxvtw8W@di}!SLa^zL(vKWH@s8k{;M#v& zTlLnz{hzn|KiW|J#ftz5zwk#3<<0D$7Z+}a4~3Kk={NMF4L56iYpdgR(?NFOt;*ke zWAszE|7dM>=to!TVOosROCBCmj`Q?IAdVx>Kb*bhQaOtTOB*kHrG>3NQ@x?~lIND; zx^JB-fm?Y~=_@-of{*?4S$2+nX{L_VH-Elo<2x>R)(l=~si{2k=}WA>>Za9;4_{(0 zw6x*3erH|6yY5Wa!K#~AFD_j2ywI|xD}KLDDWL9;FVqchTzBCup3yo*0H#aU;Z>k9@pZo5mV=t^aH@fk~Q;orAe#*Z0hW9HM+3MBj zKf0QoA7Cvl8}_g!$iL-{v&XJ_qVtQ3rNMKjYOcC+!?nRXdCgW|Dt)9BHB))MioI~^ z@Ri5wzSLRv3ac+War#H4A36Pl3mWYRIYvJlf=gwOBX#iJX_buW3g-h_!Q;lyO$>HPt}8j$TQ^a6xbw|dHw4$723X`55Tj-y7ztLK zD?j-8&JBydbaT_$oprq%hwCn$tUY+s&Hr+ie!XXY>E^mc;;7a`SDjmT$@5Epaq{xu zlNUWT-F0Q>>Vx6nO~Hw}XF#*fe|L86!J8UO&$31Et+}c3r)QvRYm_tb=UIJxSNwSo zei`+VE_TEHCs}vrk<0D0HJF`0}ZSt32J;2DSF`?fL$xFJ4)4;)PStgZo7rBY!0T#YfA+ zw|j$<-QqLBo103`_HOjtaQxKHI@a)1kTrIl`R=917jQoEN9ZqW&NZL8V(Jer zvRKDr&H0MDmT$2|@-Ic*)LeM0bZ6Z|oj06$1U}DPY^kX9J-S$N;jNlAuRL?nUr`3? znTxm9l!FTE)ZUskFC$(JyZKvZpTAhO#`~=+rgjB>b8#?GasI)In)ADA{`{5oC!3l| z&y=5|oKhXHo!Z&CcC_V6qF*=_-vyPeAw7wIf$K@lXzIshOyIDDciR^`xg|l}(Q>{y@{yvNBxjddjc&cGSH5!YOw1 zD`%@3E4~G3osTb;oj+Q}&Ij0Ey%K+ZG#KAS>7!2l*95N!)&$FgPj^=R#Z4F;T6mx7 zI61oU$f^0dXF7lUEmn_wA8rZKZ~ieZJa_+z8n))2<24vhF4x8rcKJ&fSCmCoUvlEY zX-#_`hxS}PP;>5gf6C_G@WwjdyOHYiZ%(oEySUagqGd^I{_*TH=M^UO=9%+M@pNAv ztk-&a{pg;O6F)e00sX1PIK&un#Z#+-(A~NtC!U&u-qtCfsD$2DUiWx#R+n9MX5Yp? zJH;-n!6@+1;;pSMtrtgF<%RECQY>x7IHr#+^^JQxhP#P;F7^XP@aT zd->r@9wz9u*Lt3w;-&RoDrcTY=j&MGxw9oF&^q^%jQ^)|{bEayYL1_yF4nC1 zb9%YqEX|Te_H?mk6O)8_9;H5&m$Y9!p`V$JGRV8F$S-GUi(ClQ{}5ji=k zsaAhRWEX4Jw!>K}jYGjYt6vQ@HVq(~Pb`OxVSK1AA*<$0#x4@y*dWviOXK>-!pkYk z*m+!-&?0I?e2DF0&AM2#7MwK+x7o#-H9s>iL58*Ow@cW3Ghy>qd}H#ml-0$WwS2Z< z)Rl`ht6^x!__6j1Xxz?B@UkW%uZY=hG#S#;qS)>-HySh@mCpzS25hdZnV7Y^bYW4Q z70aAle&sSs=wi*L_lMZDzYREA8ZI`MK4gt7A@)Y*$&SQyEEZpWi8*F+h92Yq#&xEV zHU;((W^4h);_+Op*@DnZw)MsK4*3TPsdar6(IvQ8v)U+LDB7BWhzTRMh{4Gu$Hkf@wG*Atz=*|7*k42y8**H%*$ANQ(vV~h zfj$Q!(fw0nv4lDv9-oR7)ewpK=y*i!!(yv1)Z=g4x{a=vOX5f(I)3-`vSn~=8oD?g zO{SJBe=gRn0Dj9`1zoIJ89Ox|ODvmG+5zQqFk7r9&BXEQHL+akpCzUE+=?b5U|`>t zM0_sRY`S}EPZ=)OET7dlyxqE3vjwfzxLC8+Zijc;F4nA=a=2Ktz@q5l=&}NTQlr#< z({0fPc+|z3)vApHunv#hY5SCJQ*Q=;XenrGZuYz(eKP~qiUxPFX4``8qB3-(TLP;U zUi~ATYX6;GJ-tI}pnva{)@|ENUBiMq1OXzVF3Uo4(Ye80^O0j#3N)5V${PQx>5x_|`}4b)c0sP*lSM`P;PTq+ftby~}583tr)5m8|t z^NwPok0;FglC!9tO~x@o&)yxGP?x*}%Tr7uI=dg$I5}x~nUF<{xQ#m2ZX-gWQ#S*` z)M&O=)@+X3cpBCel~7ep+* z1A<9k3YQmB1>^8Y7Z;s=B8iQ?KQfMavEV=%di{MU%)WuH9*tMS|I{Bhc~SWTI7&{Y zqPz9v`0NBEFD6G4R!4gK1ECRr|IiKr<=3*UxuZ3mn2R+l^gyd=7i-qVnr)hmsS}Zv z! z4SGJvIfm0;d+(9bqa_b0AN9N~b+MBY){k$%?X11$NcqvS2TC6-Ii?)<1hg9YldpZ< zU#*N7L}zu7*AV;>XB6j3*Ha_X5XU?&{I$Pwr0i(v10@flru?-B2dZj+#a}&D`zr_= z#ktb?k#*=%q}N${=t#xU@(0QuEIn3o9C_-jomT?2hu)67)FXXyjN(Glp+N1ysan!; z@?YsXS&uZt(S{3u?T3!MU3x6H$A@^@dY?X|DQ#!9zra47|M=1&DgkaBXJ=Yhk9h*M z^Shy|oqGTASF5$Z(xnsN9mToQ?No;}#6j(3>hlGSJNb`$KM#4hMN|UZ5A%Ak^kIMP z{DG?4L!H&TY7ZfN6z58}%}%5tj&A}*wX^oXk;@ zD33>E@#y<(BXY9!`Upc2roxy%xICLRazlbkop|Doc1Z z4<8l5tlAP@!^25Iw4=rnzKVxaN7s&3>|;{>mY{wUCR$~ki%mVMkruV)8L^yTa>6a5a>WumWOn@#ivw#GzX$=*y?4{G-+_BST_YW9aFx{iI; zM6YEZGtrl^kE4Dm3F-su6c0=3H0k_0MPU)0ronQZQo?rXG~H;{DW&XsohBV$rNM%_I;DdB6Y7`J)8u*C_e^vp` zJ*d;9gX@%4>^`{SSckAVLBJ(?zlDCUg&wrfJ1z8f3r*z^2g$!d5O9g!XrX005fn~! zAr7(=K@*9pE|`lTcP9fPK3o9(zl+>X#_lB7uMNl)KBb3K`6(RtFjf^{>_u{ejJ*t3 z*~C~4h4(UO3|wG{SLyBpv5f5+D>3W?;<#PUa>ag+^~hm#S>$B=CsJ(^S}qWhyM5~|DCADNBd11LQi%9Y5W&M-M03#Z5* zad=L187dKlkEEs|33WCV3$rNI8@(-Y(2#Dp40 zJ79kdV|~%FhKAwD2j)=lh6X$@;~f-30;$;CG`X|mGjYvD-RRfTky-K@j~`;H$_U4wUY?MifVxyuN-rp{&bqx2xNM6`o07Hu|-6w&4^qeQgXIzlu|u!a=N z@n%YUb*}x2y(B)Z0@0nZAm$&y_^X@z!7VUflRq0gW}`oAAc7nHslY`ZCVv>FMf^Tp zj(Bv?J^38`#NpL1UV}^Cf^WUT*du}oZmE9#O}H}OQ{a>55g_>y2b0YAG6HDcB@Q9) z_u(P)-HAEZ6M_k@;G?;x%y$WV-?riFvG9EZ0v2reJ`F!vUSFAgIX-6L`%nfx4D2R( zC%|{iCf(aDd>yE8x}S?fl(z#Oa{itIpIv)wwUoCV3bG)C!4>kZ*ZD-y7r-aN$WL6? zS@^yPz5_P4pKe4P%AYuVA;umO1Y8kj<@?{@TX4Yl3nR=j|JNc}<^3J_6r3>k9GFSoA7RneQR+QGDW~ zbOhg@TKFCZAH^p=3=Ia~=PZ0rN%GJ|4Zg=Ld|!~{kzA4PM=X5LOMH}X!S{X(--{Ao zmBa_rWv23eL*lEJ_}VRe-v(bj{HVM&I7Pa63^2+2G5AFNk(-IHbTrLJcGxoUt(W-L zW#Ma(_-eE8wM%^Kv+#9Ge3xh88x_sGJAW^_-ysNZrc?C-U-v`W9*U}?L)t+lM7$ey}MVA5ZS!)8PZL#NG8xgIjQ>qBB4zX^JNz`c~x~%|5=J!?*Oy zGy0x`ZwOMg51X5(Xit^AuS&l5jn5>b<_(D4$Jh)xh`ls-T0Zr(+qTFt6wQJ(FCRUo z&)I{km~vvEKg#=ba&uTr)Z`t3$1g0FYdOe_f-EA z@pH;Be`cAV47*ML1xYAEfn3W$zQU>;8y};SzIZ$i#F=b{b{uIW7gpE^z#GuW%yP)c zQ6OOv$37_$>RJvmYQg}m_lb`NT+2bO3DV~mjR7ZV8#x=0_mZfwa0WzjJ5C^WA3TI*diz_0Z48cJPgVo+h?8#t1Sn_L`Ia?z zuH~R)+UA`Ey(yV4GHDmoQpc)uuAK&+r!3TA>t>1Tb1etCmV;c&LFm5`eV(P8^06Od zm)QAn$mUuOnv5l8>?=$E=-n6!=|g&loLHgA&Y6=zf6T}(MLdh>-)Z4Hu6+5$0-f;* zn1nN9Xr3`l+eupLfx74M8CCL)R97rC zb;uS)(An)k+<5T@wiu0}=(bQz`Q^g39OPOKaxDiHgy0^EjL#*asY5<(P$*(>G9o%Ttf8geB-ESJevzhkkogJT^vn*_8 z;}5x(gN&-jD^k%4c5h3UzKgYRTS&6bV`{fT1PGZ+zuzccbZ%2UOKU{rN3S5s0+DMu zNYst|!Mc9!1TNSVja$K4+LbLTWQro0&*2e$8pf-%K#*5#9Wywanq^O30Hzlrp%C*n znzbb@CeV#t%RwXR(gqR$3i&lkVNEGwxt4=W7HanTgN4<;#nO#yIVhZn!rr`f(^k$= z&d^KOa!{aK1H;#UO}1+CQ&Lk@-`*kf5`WG%F-LbT2X&!k%ypt~R&*@~Wu9gk6_z$V zWc$KBi#FPQeUOD6>lm6rAE%wgh=7d6=Thbmp`9e8$8#+Qxt4>%iTzkQvg-~@3;;P* z&m|FE%R#Q?p!D`e+W{(VtR}aXrFn}o!jpeO{9%}X3RO(pqB6}>cV_R?T1`I35966) z7Fu*YVL9)v!Ht~dxkzC#dj?eOPw;mxl`yea_LQF?&u zXPgGeA>k5M;fLeF139-r51%3zpo)aIssPlH(*RH8bOk(%#7ifIhGpp}(1Rrub?!R> z@H6rk=;IUNRG2l7<2!)JEWCjNuFg+J0JI*)_XQa+!nJ7>y*Skpk!W4KKGB*Er|A1q znQLM^rIGpLeQQFEvSGVXG#Q!rF9vjNWFL6bQh`LX@a8BM_?go9xj}v&fI3rOM7Q8a zJAMftQXGUkNeA^onQsVmBL(P(;5!7G_{4D#7b1-O#5Dm#%6x>8d(Up-&<+ts_^5O( zpeFwnJR*!Z#r2KSHTnM=_?+PGCNbF9@r^+Sh92X%0KT0_jK+>tIH?>MLfE@;$~d$w zs8I69u)*_2d~{9qD)a3GU%ehi=?K2-EPSJqJZhs%d~u17hA6>j#rIqQ-*JSCL)4!Y z-?MU%vC|?D%;J(Xfu_JKF{f&o%Epa^inns(Rtqjz53Vv!-To%|Ex)&^dCC=a!m9?^Bge zu}{48y62DA-Q&5bX0h~l%6_Npw+Z93^n}3o+y~Pa12M+5EpL&D9oHx8r|^ZC8kr4` z5ixndxSS5dU#IJ_@-#P{+Hw6v6>EC^g1@ehUGKS}{vJ=GXK@t2PvBI}Qd*CkWH;^z z(iLlbC&CyHt2@K4?Fep~BL6bB`po)s6rd@&!;L`-qne0(EV-0WTS)W7TG zbq77T8lAfC9&-P7YWELWb#L9ff2dSF6nOPJ>;{te!B?lIes8M$`~#kayOi^XOIuEQ z8oSOYjp~__#)&iUIk)Qx%E{kOg{LlWxvZO=_f&onu?Eh1HuZ2#P=Cn0fipWe7d!8* zcz5u&CwB&awT{=>ud~NI_1@9Zsa=;!*VIoP#MSziFOHs@x->dAb<@cwr*8i|dvtw^ zmO|UfP0`Cf|G%f$qZ_(;>>C@-l|1^jFV!Ef;T$E896RaR#IA3?7^VoNO z>r0+TS>uMq($8LVhMl|m+)J0(0{Yb><&O>rNyGL9OFl)ZR|Kh?b&ETBDNA@9^6v;% zo`80JjMabl`!IblF~QiiO0PnCxJcTj9cAxc``jPB&ODa|OSy*f6eT3ywa=Auxe9W! z_Vgy?-V1kh>hurR?)2```ofVDWxGik#M^4lQ zFAr7(U%k|^KA zLu~rct!5mEPDWv-HWF8p)A((UAvw)z?T)u4Jr~h9Vt(&ud`2L{keb%1Z8 z0+7~4G+Kw^U<>>shO zSsPYboQh=t=NyaS~iE;X^inX`%-9TlF=7UrtBvPlGf#r zF_H+6XF$EmQ;07)o`}YaFI6%cqWW8sgCCG zR`O8Jv^ba3p+;kNC>U0$b87?Hu1+~lo-^|(_T_RBje!@CnqK;iiqV<%UHx>A;Ct-A zY+sdvQGC4OjEm$tT(f{f!DTF?|=#Ji=?I^3A|q^;ASnRdnBf4&^Zz^A5Em@!qaMEvY6cT1&WD1)K^68 zfxWxcUizvc=0`jqO3fO^}N^1aVQ- zotTe~N7O!;QS-To#&=I=SQ&J5Up2MO*fd5`>~=3^yfg`P5sd}BVEV4@A{tAI=@g+i z9!o5nQrd#PQUX}+(Kiy>zMYh^oktsTTxKgcvu`|(jfL6Qp0eEWOnuC@ILQbfBQq>x zE>lTFA}*q_RH05a+NeBSxQNDTJOO*S%he^~;aPRr?`3nTXr|W!Qu8|;84gTEQ<1S) zI8lso9v9I#eOGl6jhBF8yNJdvqOk!?z1P6S?F@wad<4hf6v$AP zWtL*M7cHlrnnmba0$oI7F-MncTe~(Y%tbV|tEBXhNlRqW6yV^U4$C%CeItE$6cc?s z;dt1#OMTi!Gft{#8yfC^A4_)}8p2%$dz9RVIo_wx_<`v!OE=+c5OFx>0!<6M0} zp6=Qm7*@Ljeg1ta5uqJh(jtR>{!ovWO*vi4hYrNdZBVLIvh-(KTiSx{t!?jtNyDZY zAoWGZ4y7XM_*6K7DR06VdSgSv*}v$H{Lt29T+E1U7>;%mE#7m4a|rPbH$` zsrnqI1>~8KSm(SO_wCsV> z2TP8jM&6e417_Gb2(@h#=Su5?TyDU5{-=~%&cpD}K^}e)dC+waYVh9L4}l)VxzcUX zf;7Z2hKtVHd07YjwTb?!+IzaH2l(&q+Izq=igTs&C65_#o-b41@Yl{$jykIY{5PGu zwn)CrxX|0Jzm~oD%~8-RT{rTWMS1D0{m_xOYrK%lPJPH<`>P-I_-p&#UHhw` z%*Vm9G)=hia}rG`y9v;w_uAoM=5U3F)3~S|iY2^+htv3>9VM3VQXWoYx^|RW!pnF# z^?mIqvxJxPaJpY%?){hdz_Oph>5<6-DaY%X7whz zj#ZfG%h*2}x<}<%$F4y8kQem{1%JPb`XQQhQ~{#;4xOekNdfxzFX{Z$$H?x%TY5P4 znRQAD`v;xAmeZx|n>tN>Vx3aP?$c?~@pVcCd#_HDPOpQZf*W+2batIm#VU1rjMLTZ zUr^taKhnu{N)7vaBJ_joD!go=ziy!yE%fhO=-;x?pR~}&E%bdB`hyml>{y6{@;7Ut z_gm;5iM|Z{*Gn|TueQ+tDulzO@b6maFIwo|w9p^1&>yhS@3zo4Tj*SND>yr_jQJ7J z-5%Wy>TWLs`Z?@abTPIQt^&aKtBBsG*|Q+`T}0o?7@*%-6_ja`+&gr=1%HF?&*j|7 z80jO)86kIvZZ8Azh)UKif zbvq&TI=xk=F$he7Pq|5_kx5QNDW=JPlTP2F)7R*9lTN==r<-;9YMu7!^z}O3qSI(B zF27Z$uhVHX8c*+9o!+9;Hy{&5+BM1EN7RXAtI4(r4*?ikBtb!Vv>uz=pM_y* z5XCxhU_u=aPfw5GYb$$>WF)21$0*Ygdc4odIvYzxCl9Ig-ij6iX7@+zMH2M?bVNN6 zJ1`B=vlDnv2bk+@y!K%e(Ig4757c&~+k_c7*IGvB;wrK_0nF~Kys)gPCR6x?DhVeM zokdk=uqQK?L{Xd>l|kie?MpSG)e55);hsoMjV9ID?DQe3rCFeXM<&w2iO7C@9f!u} z)vY0or`yMnLiy(6<|BzDsyQvdP#xKeH%vTs0LD_Vl&Xz*f^U^L?Vnd7uWc>1M5bU)Q0J6;|jZP#wi)W1y=N{bgT)c zs^Lg@EUE%1j8ah5w&biPlCF&_TD9Ash^x)KSE?NJtDyrdwgFo+1#HO}WlQEbZJDIC zZO<68En~=*j3F(VLRxRl7}B0Gq*ZTQt{9|7VyIEMeITxXqm_V9L-i7#48wE=zNHxzJ$^|9eP}lOXC9U_@ri*( z8j>~BUNiz1Yfwt7ZX;7aH@2ltVBUs*JPBzBrbg_TeoaoPetpEk_dNXX)x*dUd{Y*_ z4$zpc8i(N9ZQ*+abfdwQmglqZeKCW)5)0p2g|Tz+6NgCmZ{R`RqP#HU!RMY_5QwxL}gPtbC8+SwPl5A;ZeI9u<1Ti9GPh?U6}d4W3n;$a};g z-}(_}@*V}>qYlc^f@eA>_4f_%EjWjP~o!eHSb;8vmPF?xPFwvCH-8m@a+U&3;cs9);g_{%W8$lj_@1%wwMcwa zA41-TEqp!Tqi~W(`4N0Doo3445culhM|@Q{1s|bUbE3)u4 zN_-o#@O4OhSROIj&05br5+AKOiT1Vf-6`>5*&-v~l*Csj@lhVAUy0)&_{zo251!~g z{Ghg$`92h8>_zH8`XTtp1z%kFckZ{hVR%4IP0u&Sd}Kz84#S2a3>CJvw6sdU+psIK zzOAjj-Kh=33mC(37&Z(yu*=y8PL>?|wSWJ$|L8jQ-Y;K$&8JR%q_gbhPXxS+@m(9b zzkbyP*aM933ZG<)T?Ze5HM>vMnZy5uhsU3L_4U%ozn?q_j>rG~@gJYOq>%d`H5W^3 z-udqj{l_N)m%V(Xv-<1@PAW~S&y+N+J<}H45Ujk0Y?VR&>2UX{^EJwM&w6lu?AXpP zZ&>)3@ApixFK-zAr|;3YR3zxpX0dhu1fBbzac-Ma|TV!^7p0VTFr>h9Ig)Ea1 zvg`=~_MizEC_4aNmx>&0>ThqJjKeD&A5ZS!drWAJp}uJl8)gPm(HS5dHN_J!DLg(s zHxb#b*a{=^S<(ii$YioF8lN|B z{kCoVoHDi**4nZmtKuaTp+Is*v>L)v-uyCU$p=8042V&V8cH8(d|393W&mu=Uyd&x z$0#R_CHXbHDNiKJwLS*Jn?@ZPHo78M#8w4mU*96sXPAa?%IEVB^*ZMram%rvd_95ft>&+EmTHTk0Y-{@I{OCiblh+vMIOsHG&GbUX5vsh z6(hZ~51)u|P|Ld`8Bnm&;aOq6Ct(Oz+v#hcOgh{*hDn&+SR}DbhBJ(zW*%SHRCpk# zFnk)AnvP7Gr%6V8ND>7jKE}=(BN3j7&^$4dL?hg1u_l%ws~P!=j-TZ4R5_F7HY3c| zz6y!MKgwxZ896?IzEDuc@~Q_I?{b(3nfaOke%$^@2J?+ZA5ZFaLou}4&M%dG3m{OW z?LO2_tA1MXc%EGAW3Kfv*ZLSfVIf?1tRv`9nW8Vj$F)8tZhb!2`k2WCux{+kM=n<& zUwkUVj7qR(n=a|-820xeJxXtt<1F~d%O1}7Hi z?C|uA+p2-eYTtTBu*u3-KD>oT%r=d%&zBhdvQ8w@QK{;hT_ zMqiEMmg}=Y9#5MtlWLK#dN)nSVj1S?X?4tBVvgqwr=p#8G@I<#{^T1-rV|TFJFOW`3cNPo25e$F!#fsm?S+aM$`+ zh7ny%D9C(RA!CN#XI<-K_BM}P>tjp0Vt-L~x=dEXicnaS9M}4oHsKRSOUCCCFpusV z0=7vJRUFbyssYL`RFs&sov&pQBg};@vpD|PKDb+vs|^N;fgTS}Q3V+bmq`W3(GX@5`D7~dDufo8b#;-VhxeOx zXv$*e1+-7+Q^RBU6g@mn2neR!+wN_lZ{tl|ON~e62o`UvY`2pym1br4nSd#CrIkn> zY*waD4X}pW#NONY}%afC<_pqZ#H}(ej9WwUSrR@nt74+w9Ju3 z3vz7I{&uzhR!4cU$+lfTU-~-KBzXNt-1$OU9vPnbt{t&c?}e34n;E_B0|Qa~kF z^@l=%;SsezgtfkI8Rvi-EYj^SshrR)AN96%r7a|>YH(rIP78DNbGh1oaI zrJGvP#tma36h%#2kwQd0Ilck~lI%^X9BKykoB9Kx5r01{OKolIXy3YJYse@oFO{yaE4F~!H{!k!YYkEs-tJb0_;h7eqD@jmOCS9^?eM~fuO;!G9SRb>Q z<&&Xc9kyzmjRJ`)KkGQ&1;u+<@!qF+?^nD>6z@^R`+(woQ1Kp9yvG&qhZXNf6z@Zd z_hH5RQN{Z)ptKQEpE&AqF^co;OtYb&G%FUAio;69eM-gsO2rYS;;2&bfKrjIoP?++ zj`!ihUwiM7(xW90{AXAKx-F0Ny(QjKZ<)8;TjBM3E4@|TYHy8qb#d*yT2zF|{fq$M zgD=@1`fZ6O6hAYqSm+W9U237r*vBP#WIyMyiB?$LM3=C;OmrzD++cB(url@;L2&ot zTOW~V4-hRsV4|xT;75(a1HJ!6gQC)T+4Uy6lKmReqa;Z~$sWx8I$h6c*jv(R(k8MG zqv|x(?mDHE_3JdXHra~$O6h;gP^M|1C zt(FU-&1pGPhzBzXn%86$o0SmOVWC^MG1eCyYiJlIyt!nmp#ioKFlGYz-2$C&i-n&N z@jfHqeSvWEopaIY34aQ<9I(g}Nj5Z$^z^H}A^&`PL!e=(p}S#sLuW&%;nqNZ!yUn) z=$3}Sog>|?+lUC^r{CW&6ln0@*4Ngyr?0(rPhVSW!=1PFwYD~d;1hyR2tK`mKmfmc z8}@_(p*yxUd?+-syK8s1M&1gtr>|j<=5q~!PJc(kaNzci2AZpOGz9#ez4L8)-OA0F zu|cF(&DlZ?XlVY(L3^#TELY^Z*ZB!{mNzT&bmOwCt+};@mC8_xtjwTT`KpTkN~Nm& zGS50?y>f+TgXc=mRi3Lob)JpNwVnnK^qxU0n1>K`*U4QCbmrrC5Jb!ZBb+d9ssD>Z zz?%LVJY+t?`K=dBa7*=TDwNE35HyV!;t=u{;34yU8#Ik0;t+f^M#y}B3!26kaR@#F zPbEHa)PWFrB0q5rXjKzmJ@_85!Sue-!uPv<&M>pDf*qk0C8!@FPgZ#!1>b^Tf}4qN zH7e8z-$%h`moA`bIaahts&tSs!k?$HSzrtkHu1Z0%Gk!A7}7A6G2C(tTdF@VPSOvV z?{SGw#)iJm!uJ&TC>@eVa)dl9-xnl4N+%QFixQuVfUVf}7v zZE=eA`(rIZ1M9bm-Nbf&Ilk)!oP$4XVewsT3i!K=`Y-bzYCU-d_`M~;vUiULDa3P# zZC<~qZ1QaS=kM!T=P^8oJn;8yVw*(V_;WS=rNPE2*0_F=-4Z`tPke7}0-thb!%5F3 zo$!=i#laUsvvJ@>9&w+blY6`l&E zV#&<00yD?_XU^3A;voGS#rfYoO&b5Lz!~~u}V2&%Pref;c>_h|)6A{AUMj+qUO-9CM!tpr0Jj4^q7~f;o zMCRnx@D~TB(0ZoqGeb0OL&K3pU9!}2ab-s<) zIne-5H`P|_wwAVAT3c@2;<(B<06N~HW5XZqQ%qlR+4IqfNIkO@xu{Z%k86dPY~h6f ziN@W&9lyyq&^Pg^4c{e?x55;%e|D~(G7^cyRNULyuB4_eT)ea;()e~lemP@$6K2a{ z!4%IsLJ?@+E?m4B-9>IVOS5QT==cf<0Ans(e0V&Pt`L1Eljh;V#rN&)9m=RYqOLfE zy$cslhccQ1ZFyupRh1Ufp($1kAf;jXR4`g9f~^v8<`b^L2J@H-BlC zSL9vW%^w6giHzL3aPdi>3m0$g?}n0^w>TO)l@2c&?!8#Jc@1d6es(5hlY@M&49t5W zX>0E`%=xkZUdpb{Z3>h1o8Kk%kROn{3m1WEaV# zPIxDl74<>VhCF0B*G^lZ4!dcVxPWa0cERNMB6GA$D>T)YbxKZo_MoITBj zi#I(42n=`^E?#`kLEjeHYmxp^FVJ{>LEu}_3(W8m%&NR+-Eu7A(~|XdR1%6WE4ZaKpQB@o7Ub z+Q5jJpbHnToBG8b#bj*!?nuh#!o`cXRcQzgsngk@s+*8lRJ`mO9PI1r@%Ij>_^j8| zV{Ib4aPfD#aPjDTLg{k6EnWI9R*FdPRxP9p7cbv2bJv~=7tev>UATDd%dc6B5fh67 zWkSk#;o_wcZD}PHhQKT~$e8Y^IU7X8a^d1#xcCA!r{7d_aXf*?ry_~)bdolGYCz3P zHf=fAODEE;`?#D-H_b(JnNL~TQ;ptZw~r}jF7WXxw`ZGQy^B~bTs)ZqCd_;eH(!WN z8Bz8hFV7SEq)x9y@*!jFJMyBNfW&La?2Bm6eu^1_FlArd}}_>&Ss24PBUsm zK*n6S_$&_y@_?AGGy~@z$F^DbPx3l|>(P(E$n z5qRSK<^j@$i%-L<_quTLFdl&V(2XUe%?!W@K)RYjeSrW>3czE@JxZY56J$Oyz+M6Y z;Hy1;z%g{&JXlK+(xw=6Kzsjyzi)7t4&AT&X~_3nwlD#pb_e?W`(W&#Yj@kw*yAU4njFFk ze^v@7^w1|w;ff_(VZW}26AoPo{><@#II16n5nCc*;A=FYvTBD$uU?YBH`5{jDC=Qn zTCvb2?3~130uF>Vb$!tk~|Mv!#Yj$ zTGnWyFJr4s^g8xq0The;c~~v`YZJYmy)6}QdDdp@Z$X}Yjg8hR|Q=eD|F!#qybQRl7%=$st@K;*sH$@;^ z3jdacK5d~tE7624FNs6Q#kb(aHty80kT-T}SkoK37^{cBa+B`gtyzcI=tr9HuL9jp z;Y}KLF}WOL9+>qUa~`0-oZg_*wK@&ZU><(CPPgdv4LaSb)2KWiA4G&0ZQ12&$AHz2bGW8O;uj6j&&kHv^cLd6z9z)6lzg=hD}2~SUtVYe=8 z1_EWYS&qQp#U$q9DHW^}(?GhnEr_EZ=MLJ!pKhIpqh#t<(nmEWuuFAZjkLFKYuPfk4Wa7r z@SSAfz!7WUj!;h?%rK|`D_Ahwv_BD7n{UC1XfSrjP=yC1l7!7HbWf z>C8->k1MXZ`{n4bX6B`R)f$f0G<&7{sM%jv7qh2Oke{E9lif;$X& zx3C|$8s=MQgq;_ISNenREGup4wd9<@yyL840`kMtTn8H_7>r@~qqytnb}YzRg98f| z!hQu=uOQnM3e7(~n00Jm8%vd|NJv?Eg}1V*TDOX^PPqzZE+{}UaiI{NKgC*YzS+Y! z^AP|qvD3VU4!Xb797r7Edb@>>mrO9h6?{Gm-@6bdWD~pK`xjix>0%0E;-mQq9k1Y& z`FcRh@&w-t7QP|S4LHRi(tQdZvOJpK+sS*_!gmko^z)21KY|yd#+Kzh1e)qb93oxv zllfi*yd;*hTt&#`v$XudA;Kp8p+KG9Z0i|e%(zI(yf z*iRhVA!K-QA#|HUo*IUc3<$xLnB9t#lp11HdfREB4dDKq?-xIi&<+V%lDkQ$+7QS~$e3UOCFJj^AmeQqk1Yf&_Z$y%p z&F;zjBzZNGyz4CTrX@Zag+;nnzI!FU)miu+lK99ZQ6_nhOMFz{nfRWO_{hdeCcft- zK6-Y`#PuBZ&`>dxku#-I)IX-|a%#!6z=MOz7Ii(Z7$eO{Adu zA^6AzUtIXl{xV}n1OZp@(L262e;X{u)bk^!-Iy&~x3{zq>uA-l2Ks^?kB~$%8x6UX z)Qi8)b86U)spdWHZ3eDyiWO^!z~;@QW!09yDdn}ed@%WWr0T-tM>2eIC!?*K-T)eS z5i*AbQakSmJbq!ZT$p?_N_UoK(Lmr`n0)?NKIy{bF9o1-q&)g=H=hfWFK@6h#zh0< z-G#|_Ve&b+zON^+y|u;u_GV~{0b6XC1lZHrH+W}Zv3x^ALm6Tw4#iV3O4U9*4TGO6 zJS!d@*^Eja!ix>qc#?LZ8J#2@?i2f6$f8( z9N&bcau3+qsu;qe@oh<%W}n@kQ{S@*noUj|nw^Qv^!0WYCue@9Co+xC-EvCdnD)-N zoGPOWlWzjua$)l6W`Hlo(%|=aY_wOoC7jl;CyiO7;LOROzk|)5p5;X?_Fv}9Z^3S` zk8X7R9KkM3zKp4_%`0Xi$*HDrJesTO_{>8vXC1PP)-Wd^?wfXB@)_!vj%!@mA>HT7 zY}Uv=m>Zs*&+yb_#FXX@Q-IRs#UGzZMw3k(u_iA8#%frueA~ba7Z9Z>G7nhp=~ygY zRAi|JxWJ~Bk!TEG#bq|z14p`1Z7SG>$xm;rvFV3)HCA|C>z1Lm^~DH6zJL}NqlhlS z*BOhYFhLB*Gt4xzH@!JKk}%({$Sgn>ct{66(U_>(HB-0f|Lp4&dVyyQQqW>U-dh z43mt!q>M~qXIO@1Ge?3tV~L4KVi@-3Gd(Rh5~Cqvt3!zxmK0;t#b~(;lMkCHdXINu z@~JK|_sIUfKoMQhg~@ke@&$-y8eufEw#o3gMW~%D#;4=jFS9uQNaMofn-*dm-N#IA zSqHK`v#a4YCsl$)6xNg?mJ5?_0(;-<59X)XMm?Hg-O<;UMUDhMzufZDVD>8~nTER+ zly2R}m2&_yTFVB_FQ0pcA;)gNPtIHjl=l2;M#OSq@?DsGF+E#)4>4&8f1zWA-4~t( zYM%>}KfDW%#B$AJ(Z#R|Lh$-N38%BvfMnDMD&H{CZaK??VKUH&%e8U`!?X+I=la+r3kS3!ebJ6 zL%aFAMn}aLDZ4QFIU7xb`isXB<_{okt2xc9J?Q3cSZfT2Pqntu_-(1cBzfGTGObH+ zGHYLwd&dvsnPL`NbUk4?@4m6Q==4O=cOdDD#>ZocNE1)A33#3OoIKLRgMF=AwseHU z9b0_|qLWb`o%TF%v=+2LF*1xjwsW(|xj5+^(Cbr?ByNhd$$Vv{`y#XRz{3Vud_W~v z^@jktJ)-u9c7c?!2{;C~4iv6(LWk(?ZR<)yd8=x0Xpc%@eu04znQI73+Jk#EFQA0? z42DM3!I7T8Fp|*)5lioYVA5{`wCJPux2yfPrWuDvy13}{6G?3B{gH9>S0PG+4M$=2 z4Rq<4;C?;_(U<+esRH9X)a%0JckK=gn;L3wzi0x{z%ER_3zNSBF!}Wv*Xix&e#RU| zyd~338yDDf*DkQr4GXOIoeS(I zn-=d-39uCa6gT6)#L(u zI=sNbIOj$e*e7wmN@3vHjIf`<|4X>O2JS_;pN8KI+>cK$u$S&$V6AW;hPwyuv+rME ze~9xharVOR8n{2h`Ro+@qsSlJt?)mI>(gf#I}2H_?MHl^FX8+&!ry><8t0QZ-#~aJ z+%V35l<69rM;}H0{^tU_{S%P$sRgzjZW;Wp#My-NEATt}8w>3Cr{VtE0(<4-kOSJY znXy%hHzhl`&uXX;Xenu3Fp(Ge}eNRgncOhUifW?TglMY zID0)PdnwYy`SB9S#`!&*TX9BkZdMQ%=j}L;;(Qb5C(9uN=ixHc0o z2hKn(T%6bAti-t$=PKypPp*MHoY&MLKF(I~?n78)HDtp568w^ljJ*S8}fD=@~{=3iURC(?#{crVJc4|NLvXZN6farVQ%3GN4W;~YWT<9rk8T>}|EfnO!u%aGpXkn!g= z9@aF3y2kY$$oL@QmLbip2!91KZioM;k;XpcDGV7Wdyq%u<1q5pOZlq6I0pKA??ahX z=)x~U2F`~;dvHDpzvFj7CdR1kaL*#F7v~$(XwMncFV0msH{(2x^C$3s1?P@gq!)vp zz%9f1bPD;KLtVoy!+G{z)W-)A4)?MTAui6>aef?rJK)~_tH{e?q;UlGkMrUCagB59 zQREf$r*Uq=^&H&O@V^V!r*U5XG01or=^RJA@cF}kb&#heuVb;JLCs`+u=TjbMto>*kAoC zV@Gk;;@tHnW0&DPeI9kx%vdXAwZi{{@H-FpwbzjU*U{dP7smMp(tCv+W}p67j0^vU z`hE-f@*HM=sT{^Qd6<0K-l26PAW5a)Kp zKZv8Nxtk5yiOAG>n)KIZwo!|bln``Bl0 zy^p;SJYlD54TaDPa1!#yPOBn|vtg4(RU{lXE6fG%la*wL9_`nokN1II4!);U5hqgTB7DCK zU5!;Fe>LozSVh_rs>qICLuUZf3EqFGBx~P;ti@Ht^Co-;a0q&~9jPRX0ha)UrLaj_ zB{|+&MGgRV0em*t$Wlqd{|bH=s>sVm*b059{#_-BYX{y6S0dM2k zDl$2QAqPC@m)U58zDt14w~;^o7xV}0y$yYqdAgEJcu2^VZwSexZT|o}%%~zqV7Dvi zqs4Qf1902X|GqBZAFU+8fE{mFkyH4-U;;h#(Q^2KeFNz3ggtwq3w)vwcCFOGrT`Co zK>-=sjzjm)Dv1ky)^o0k1fw5cM%|US(H?LGI)?);yi-M7O_ijwrIPfxp~Ii4kH9yP zZh=k}fK@2p0{9a2gV8sWS7FQoMq%3q$iDVBRU{KOKhzG{_ksWZDpJvdu~|s@p{@b4 zXTXOJR*@V)T^;Op0X7GCz^m&J#sGX>p#}aJ;seTd9fv=*0Fb{8zuX1zK?f&b2kgJt z4qrlA2YUUWa}xa>S5ieT!$%Sp!xyPP!e{QjQ%Q;nVMF+k1bxzley@NoEr1=*z=z2uIwI>rz{Hv@f;23w)8(~MQbUVw1}y<#CttQG*-PhxEN(5J(w&qSY`Q!ym17_uN= zvtUy@upQ*RZN!*?pUg#l3&w8RGw{cAurJ0^((}N_cicYM2Vj04Jpp{!Jqa;Pjd-S8f|&9rw1vI$5rGM$fN(55UfjgAWed9h(Brr zc;UMTHd%#nkqNsjMtr(}@&jAZUq}zZwl4T&+bqNo^otK^62?ycZ!td5hdC=?|5n64 z2}3H95m(`p+cv{K==YZAz~fW!`XTgRO-T4A=z;!U9EURDkKj}H4s7}c#t-Z?cP=40 zppm}_bb=YImEn6ipa)Q6%qn1~IN1Km74#=;s9S}x;ly}|g?}Lqc%FiehlSo9`4s43tS*E< z-`Wme2K4U)jVIvy&|wrlG5jI?^gZ;I9rB@1(hytv;R~k_dj`-Cw-HA!0B`gF#>4Nx z8*{+Iqlhi=$!(3W1?0+yOn0XN5GO|A!$$y_C9pGO+Q?Or<0wA@I+uZ80Y1)pv}=Hk z;2-ug;D@n)0RECc4SlC#NDszMO9^~q0c6FPl6-`=#h{PAuLRvR*mo2(c0hI?z85|T zo99-Mg};Q|Gz z@4|k22|4v8e6JV$FG27B!uq8S>&$uYSIqa0q8>g^0;bp2yhGEnSf8=^IL-Py{MY#;(-gONB}RSTR<~&G1}of zCl)*ttI0-FHCeS3@&Xb7!{8STeigH-Nke2cX-Nfd5{vv@ zO*K)2<^?Ldwwm15K_|#FLg_0Q(tHT<5I7ftAkP%g1GqrHZ6?alZge7a0q!t(gZ$S>SnO)jBb zx4aPc_)#@U0^NS#%tiZ_wXg$d9S7cp zji>{^#lSfZ8U6}iivsO!>#GqTfr~Z@v{Ao+_Gpu^8!|r!9nOH)udB(+HIT;!9%s=W z>1}`nF=qG;f^kpC4&ZP6G5P~-u9QN*9iRhR2i`&13Gi@2{s#CF=#0Uxg-B2R1T-tF zNq80Xw8B1ZkmnWHx1yS)9fqGjUrl!X9JGFlzEU#eRx|b?;BjGZHR(b5@Vk%$G>&Y8 zOptMI2tzKv4SW28kk6$I`Enm*DF)ta=pUpm$Py0uRzasD(4*&fD2H4P;NNu`vHfa7kvO&4qm&^E(-M{ zm*F3OLEAq-E~Fbj0DYv%F0}s;vVi7Bv`x4G8G!#K+Qs#uJ@T=TX(Mn7A!8T5CCD?N z*Y+vw3s_6(_P`fBkgE%I$X9}Q9pt$M+!oNe3psay_U+%JuRcNlA|H#kZD_Ltd~Z>{ zfGFhWLYC#9qaARIkRAZ9%dpw56WHH^*O$Oqj_+95PS+3L1izQBLBFdQ>(KiO+V{YA zhhU$(fK|{X3G(EegT8<(!0CccIiEpq$Xf~AF4%h^`1C^_7i=2`8FStyWFzdQy9N6} zmmRRx0p#PrF9$gN(CZ}1YGKP&7#H~iu>V((;cvhJY#YWHMOp1V*x~{D80krrox;Cf zatjbO3fun=;=v%~{S6^?55fBz@Ed_0k@g4x%jG(`Z(m`GAyBL!`XS6k zIlP8Aqo51Yo}e0XMOQ;|CPAOcs0*nfcjYz22N{!4ch^uuhEeyW7C3-YsP{$JkR8Ci z3>v2*Yslh&8qxqzPpKgXfUicGPKta)4M`T&kRnA583nJ~Yz_Xcv>I{}-v`2KNG0gr zLc3iPK}QMtkZlKeFp#Gf-wCmxEvq4ORmg+aTHx1#-j^uX#Q{GQ<&b3r`rU-&1$of+q(jf8(8~lmpl=6%59+po?kMPP1a2^B zwdF!r;9UYZAwx30dva<>K5!YxGMCbU%xl4?XCYG1S+xMN&IPa8Navt0kltDXy#QCx zW*D->aj?le$dCG*EZ79Pw`73sRJ22WF>o$#gdM^da{MWj0ivEpe;}10P5V&|iQNSG zkl(TyeU7{iX*<%WC!ymS$cy%Et7=FWa7WexuK@H>{w3fxWVVC$E!1s8x)9K|0lI*G z3+P+{ZUd#e5tq@ePomyyZFA>&MU&sd@`|A@2gejYum1BPiFQT!;K6*B?^e)% z9`*-}lwu6LivCAg(hHzh407G3xp)Rf^-|~SpwT2efeeZ zM7|5{Dgi~9&zx5HGVrc|ZcZi20C(#k`#$&v(gT1afZMg;Uj?0!u0q`|q=#xi2lzXx zYsdxQYy@-xwgFxSsDY<=4LZJ#Z{*ec!Q&ukHiF&((8c#C>MH6{hjcOE_OD>CQ?TP3 zutgL4;R0x!ME`w+`ro5(@a=gYH0-dU1M<8J+jhWz{!l}XqfML>@-@T8XuJF{{08tc zXnN2#sTH~&g3p{rzfvBcdjX(3igv$*5B&z;zl9EOK|kPUqU_d((B}mD^9b|>-;HR$ z3%pjjFrJXV1bOlyM<#eLMEw!qehFxS48!2N5cI-PKLUB~g4Z_4H_C(GO~75?x?y`C zbi4;Y2do8L0XVOrJs_zQG67n|wPZw6OSS>*$R7YypnUPyz`X?7Krb1v>mShB3wbZY z_dvge)RKmW;E#O6KOrCTm3LtCzk&BhguHr@kmCce5854JYste)I1~5+dQv>l4ex^O z{{q>*g1te1@etBa;E%{BF}36t@^K!>_(z;|^~2_auo-w~LWZQzKoc^40v0KoZu4+T{Z%eA>(2x^8XE*7f}vcJ%0opeET3v{%!Q#r#0j!@OLNZ z<-k4+c-^`Re*o=%=n)M06yVW=wndtwa$Hqzxt zg8^}X9r!*3Xb0@Vw-ay#a1!4hz$joYz6${xkq=kEPJlEe+8|XU{pu4!f*|*Dg7`iY>EfHKr216roQ4^Zz! zeLLFahXE(FmK>j0OBUn%BxpK8GdUXiBA*Zo`G9juS4-MVz)1!#(Dfj_g!1+z@C3bl zKpno9bG2m466ie}x*%PM?*j{v&xQPeT_}qMtVR7s)OF2=Z{#4I2f5}#FTj`SwL~!o zywV^W+V0AOZi`{BrH}<}bih4nhK*8c$uM9PxOGp$&MScf*!VQsuLWJ22Y6Nk5AY>$ zE~9+QQ%F&+SW!#%pJ&Jsl&RN%<}&a>+ZKR&73i*qTu4s>oM?XpICFt}gwg@dHozgY zQ6N14S{FfUG#_#;ha5vysn_ZQl12_q} zbUy*0Z5{Y}4nlwM-U5C-kar8@Yq)?l^Df|k=i2R{3m#vhKA{Fa1bKbX_oxwjvlxaL z;~6psuy88&`dWr0=@`<5^ax-Fpac*;19u#WfXUdyp-op3gZq1iWa4|mLf~4EZFEA!||hW3<@}SPqy2`a!@^0NT-3H=7|pMR^^ne~L|yr;h}Pxp2od0hFoNSc9E3J=1F#TA(G} z>5k%=Ahlb|C3CWY0QT{q5|Yk!rQycon(r_OZ3divBA|3m?lyAbfdh3F)_15 z<-~Z;L%d>6%S~)gZ#ykynIzm7Pb^{L1G*0iVIi5W z0C17#ig@!4#!w@KrIfZ86dx2Mg(sGnB5MRGQ`+wR73S|IyuWZZ2=WxhsB||7yOQTS z^NOO2MR}p-P^X+z^G}{DT|zp@BZhGc)?iJWn6o=s!+A@mPy@S7>yzchSk|~YQAbO> zmRvJyX#ZMcmh(}~n)b+WmI#n{LW-DUj4!wugB5u)Ez5h%lFSjlrLR-qO)-|HEJ;s1 zhvyI|OYY0`YPqoo`^VCXh@o}IL1>%I8FwBOq{%gcEV*Q7r|>AbpqNSh7-?}uTwWD# zWv?nW6gMq74M_xTNyTnwq)hEDDmRvg6lLFG3_+b6v~li? zQQjl=#Y?CJgfHurawPsY9s;{fNCBQ{rgL+VSik;REhpm(ZvOp1r|_xHmL=}d7PWsZ zm>K@Rj&urN(2}d)mHhdL;J0t^(4H04d&HcYd+N#O+`&UuOQ3sjn;EjEmdGX+6i0S2 z)0&oOd_*4Ev4Ush#Jhw`l&HD}w-xwtNIb=$d77gb1LFU`+7n`NSErDkOs$iiTqIWD zYe6zIjeajkrg>VMDAu6djQo&>)|iu%o$!3UnD=%Q!^gsqiE^6kdf!KaL>{G=recgU zqLcCM{S%zj60)8FhV9bAM;3e&K2)C(;yJsW%311?a7pMv887ec6uOg{v?E!PYlhZG=x+)aD_XO9n}pV8ksN0!_Tuhlh2_nl#l zENUrVP-SYfW_4hUYU$`B9n_bU$86Q&z`!^RwZzGA~UMAzdC!M4CQU|wa zHhacreU;-0C-NkgXYtmZzl)r-1?^^!w<|}xm~F%;>NA#(b77vi=P~))yM=?vnl^iu zm=krY`Sua-0Zlv60t_FOV6@KrXfu=AcSd8<81H*ZmxwGh+A)b?=)FYw3O+?H;R3mJ zh#?J}m|xc|jXoE8E6`00hO!z#Z58_hi7toMO!CPM zhFwy_=3OE$a%ISso$yVRFItq0mazPw+D8m;?O+Xm-$7}KeR483DDp{tk&GB$f%tmF zQ@*q=1Yg5EBt$+E`G4|V!ZXS77AEx)(z#rhV9~|#-}F%HJ^nfAnEs1e5_YwgXxc>3 zlPry~*o0P7iF541<}tbVxFx~KXbErqMvjv8V^b_-`jCfORcMo1BwP?zYFRP#;SLf1 zV}n28Upx@c{pz)^Uej^udYvJFuj*gv9I)spWxa?u+@yUfv~TC5iO`OJ z47*LuiL6mvz3^vK{pm1n!jq^^A%|Xav5lfeaigSBrDtqXo6IJ+DQwC&0_s(bYFnT! z#Jk}PiTe&mX2ZspRT-E=(nk3q#UVeQO?@cvkT}=CoyXiZa8q--w4HR&w{FztliRAd z(dZlDIW4S9?vsUdUWDaKQ_5WIJED_JtBSwykaf(%m=@WY=CKE@V{#X3cx%h#b~)y# zb-E&F7SFK9kgM9pCWd$}T2#7gf`wVdhx7$_Ju*d?{`>l9C!??0GWOuo7}3hxOP6Tc zR9vQWzs2A>zg=M&dk{5ttl*eM(|&$C?bp|f0ytgK{w$HZzc}1E)50J&%;Yv(g1K(= zmFvb^7AZ%)bx|1NH zoOQAM>m!(}U0ry`r{t?f#hik_IaUJSeN&U^3@A@^it~s*(lR#q*)Z{vDOxVQy$SQ3 zrY+kd=3-u1+v8JO5|j9|zA*Rd^@8wBe=fJJP93?{5_iM*lF28xTqV;u^Q< z=dkJ6gQ;UDoC(lWdQ%+FxS4n{teOC;68$poF`qqpFu4zdDC}Q5t7V+96<2dua{jNHK^6K1Td0Wu)92911=JPjhO1T1Ob%nuIxc9=Km6^&PzInDH#(4t1s^Z@j_Ovtc zs*b%DqAgwWY(nt$%?Xowa}y@IrPpN%6Z_-|6Z#h7Zb$S zKT1&co|wxfNWISCnpeecY2WeTx*bdc+r6ESAXvkJ-luytyqrXKjF%w#q-xrZ2@9|` zBg28EQWMds^p6L(-#1t`lo(vJ{%ygW65tIoye&MD!sD+wWyMhG=C_5cloj`g=xt$9 zil!a&?uwtDMkKXe6*ShOyw#R|!F(*#T#YqPU=cCWc~7NS!7CLX_*W5*kwBAu(d2LH zMq2k>9*~Oj7PVI8a?=ax>f-UB>3&GF!WXD`OCa@4g4Fa7;~R5R?Bl_XVX;q1BmM>sKvnfVNalTa2 z)s7sEbF_rcs%l>Z!-99_FvnY^RO2A`Zi|Ml&RwV%F%9xiM|&R9qY<)6<_dun}ZWne7^rH z9#PRPnA1wzp81)C6Azg;pB*-D*Lg%3`<%%k3vi2vN;8iSTi4`gWe$k2%Xo&#;(vU@ z>Z0qBnEU1-Q^9LzXg>UYVEpSH=#iDM^h)jy5u;_6vE-M-)@Klv*bSDf0Tt`WlDM%B zVHjN&Z|M4%XJ2sy`ctc_r*E3jY$6IJ@ zOXaQz#5$S3*I$VhiJ8A{{rw0=r7@=0wRc_}U4tv!5zRS7WFv1d2iZ5`imO}gUlxBB$q5BtH>I%mOM@J$p*5KH2eRznQS31 zl5(<#yh3oNO!lGl5P6+s=ds?b+|AxB>C%c0D6k?9Ir#{}nNA>sy!`TCfoF zW^}<;?}EJl{wl^fKR3ie5)0hvsF|Bf4D|0f(DhMz-tDha^SZxE$qlyP3H0@4-dTB` zuTpbUys3FtP&&gqJ@4{Y#@s}2m#{VEn$VrnZ29P`q`Z!=rh^JG&UG6>)0h)lK&dGU z5_15kNz4uQCg!~hnGF5$xdGnzykC8_ev%?_Vs{**jmtZVnuvY_FeAN&yr!?j_I(xm zTqISOitoWeiS)?vP01Xu=`0+kAHKno~E*~&&3&4c$iGcJr5+~-Y!q=;&@}b>- zFHYc^imm9=pATw_r2Otj*xxZm{+k;g3wxhR$NH157n-;=#etk%LeE`}jA-j86e+qw zOMZ=$h#1wc5wqs+%^o6a=3Dial9EPYk=Eh-TQNJpv1djmYKvW)ozX>Cg-(5=a6~Ig zlwcqBER)P7a!>FNu8U{HdJLA|3(HDvLb_=lchMQoh4L?TiwCU4Ei6ONtc!a~__UNs zxrp2~p&+fNXkXUej^4uPV(fP|t++q7lX|$!{r6(2PsNA^GDY^iIg9L8)RZ}}M${Ia z(9Po$dkjShoM_-RQMW~%m&MUtKZy_N4Opt;XFOEqMO#3vfKrl!l4`bSfRmoxdwD>l z_!ZVgbbUbgiXT4p8ukZ9XfA zj~x*TOe^l>Dg&HKAER8jG?SB|kJb*7_~jna4EFkVUM6W*(E;Qb1F_L|^49tM((Xzw z(uF;TNNH1G7oNk-=i~d8^^sUL(fpq4%4TAm;fY!Lcu+YgP7^;tsaqF`-4TvfpEy9A z64BTr$m^-j2fi*KH=|^Zh-Pski}<2CeMJbXA1y8~mfBZy+1!aGw5_sUhLeG*e8r7U z;UE5Uhkqn1o78^)$GCtT55C%-{~Fz&uL$JCTrhlS4|DYNUj)tRP@AkiprL^~ClGCc zh2>SEW;tsNvZ*>g8ay9L41H&kx#>syh4-w1jbXO2!GJ-rNm>6>=ltCPM!Dypz|UFZ zJSh0)%y*uvkQv3@%BI63L8kMOO31%AnHZybZvvM!Mg#ZQl&h`)`~GdAyj&FF`Jf^p zF}z!p7}^t%7~GxUU=jm8%4T`0(kAy}byqL<$`9kLLMLw!;WSU)NW5|z&ZBg#lf!Li z_qF(5Brm3(tt!=<3Pb824|e&=iZ@7@uG9m1Z;v3>9>ffN&KYQD_(!6>#t=`lAU1W& z0y`6$?(NH*#PTvWzUi41#XuIjH|yG7xhH?3$13p#*_i~n2kUC3#vA0IDU(P~UsmuM zB{9S|#W2lh2p@zMLo3z?iFR><%tQM<#1Y89(0@wUNus>*P45X@8pTRz%DN*8$($75 z)OcoZ7VBZKn&Z+E?W>t3_q}DIIJc7d*B(1fcHySU;0koGkk)EsJh{A9xg}42MPgu7$rSr#l*<=h4LDa%xxEznne7oq8MAWjTq9s+LEVpsOrulTruZhTR76;(81z_q6i6EdPFpW1&xi0L zHrh`3l*(Y9Y-jjaS+QG|DDTlG8a)#4P2pqjq!Ct25~uX$;#WN+LEEPrGKc7g3RWwa z=*Eby%5o+lv`1IcFtS|3Bq-eIN$(`yxcNT!vj5q7f7y9VN82i8T zl7d&NN92uITJ;o3oY5QYSV=i0Cj1+xn8wLCdn<_8Th7Es_h?J%N0t*N{$JcQZpIYo zQM|Mi`={@?!6*G|wpR&}n`2%hly^+ydqVtFcF4Tx3|3T09({?XNMZ}*e=S5i$dI}8 z^e}lftb^5xv>~vDq?v_1)NXBJg8SgeXH!;9WZcqvjo(|P^&ui%=M?WRa-{Y9AoqJ6 z2S+YXIXLnuu%g`cXC`=~;Tx~A+C(wd@?;aV{`TANt(#&R#fX9ut;j3JsX42a*7plr z(T1@4A@8P1;BLOdvhogT(~Kc+VOR%~oq31os8lfx(TxX%>%n3-b}F8%A;PlWV3!^# z6rR z09)Q6)@r;lO*&|!9r6~Khe&DW5ZMt^&uXI^FdsB38tXwt?Wdw{*zXK*MBA}DN=;~D z2QIQ731OiZ&U_?9hBB!EcAP+oE}%~4Ac+~!LFK(Fh-b;{Hw3Fru{z*Pko&NLLr>>mm83xWJ( zR#^~jmoS9I7zcw^E2_MK_1?Jt2Ln z(%z6Iy1uhGgtu-|yAc_*EY6Lp08%gY>5p+XSQGggA$m=tzGU^wn{Y0$E<#bB>HGs` zbBX8RQYuB}QzSvvr?WH&oTg4T!%gdq-}ij-S?ClWf|bd-*)in-&IkkXnhY_vGR#=G z_1RpuDW;j;2hfP6@$RM^riPTS_j8bY_E0@V*PcqhW01$gUl@5b9o?J5Jv5d?V4iqk zX}vkHE40b%WD^w_N6$?cndc)s)Vm@QL%M&AHbMWfjk=NX zUJ+(_gPQ2P!N$uwE(-<0Aw$-bWSo5eNw@RtLBXS2f0jzxID#>jIL)2sqVllFi4)`8 z0f`28M52yb)E{f3Jb_Jwf5h%hoZu-d&K)|Ii<5Um&2vH|PCX2Kfha~CqoO;|R+PvZ zC0=4+G3UwZiC2bogwhe-9L1OSM6_zT7`xID#qaEq>RaH65hq6n9}UMeM>48TYN-gL zyxWxPFiX0W_5h_sSTIo{%wJGeoG;OIMLR+mb=L&vyxrnNg$HpPw%1@pUz|mZ)Lxp# zXnO#o?3|nnU0`!!6!(S;(gh+u2)kOE3v5!^-j4Ts3g%8lr_7P-QaFswS}utHysuSY zNvK!WoaaBkOz=|M^vIY_nLWoz3=)({ zgt-d>{C-DRO?-@9{VnBR^r3~Stk@xub)}T#4w3b7!mQ~bsyHEKdb~sF%H`!s>bq`P zP-l-=-FZ-O>y*y*QhDb(iMTVYNrUx>prd$0~t~ZoK7ODBqM&))y?t;^Z=kgAe?^ZY=L2jJz;=BI@-D9&v=K`9l zwuSI=c7o?$YoPt8^UW#quYuIv=PDA6s_w&r>X?$3DRb|LqGjF>IEmMRh}6jWqo1;@ zSZ#NZMIBU|$=~ezCT~*T8OHb~c#`$>yT!MY@M0u`~g( zlwlsSsRujyEX@{$cf3T@P0KdmJUlnMc^x~S?l`f|9eHLpZYtgIi(J}Aj4l9c(*PSz z&Gi9|QX026Nj*V1bYxyel$_c-*DGyOhiMG{&vI=3 zRt}|m`<>j}?RVDaGCC?vAY=*j%M#d_CcLF+}s$r5h)9-te zAn&!oOilyYBay!{NOhofRF5T`M96wwB4oaPMTo>|S_?=AOt+R5uahVdD}xysy^m#b zIAwDp|75>J$VS9@;a!zIPIz`=4DH)O7NhEXn2gS>h`em~ZbV+viPsB`x-(d%6pLy7 z+bizuQ>x*0RBnp316WKa<}xL%p*M=iYw_&AwNOUW7KW0{J4z*u zP!$i)pUJ&L661tT@AeCp(=p)dm+Nh%H{e^2Klr{qZL6@4#}-+)!IF!8487rW6fr4| z!hHBZIRBS!^BpCL6P{Pm@5wxSJx>wAA^uSq;FkMKeJHi4r2hN> z^3SR0Od{`6G>eTAkJ9fSg`koSDsq&oo5b9tnqn? zj^<~AY~q1z(OKcK^Bg>e@F&qf8rufRE1mI8B>p829sLT2vRTy-$-mN9#T|Ca?E&By z$S=MjwTrkw{2A2LQR9^IxP`o^udEpHnPl@dqOwhs{bvN} zZ62K3iMiOX_A|gB12y7fNzb~lf@+g1*e6oJm2WM<#5D@`~lT)|sz;Bc8gR$2B^FV=KYpPB^tG>F8bgJ*eq z=54E7)Ql4Lz}I_8Kr4&&XePIYlQ-)4wq9CaU3o;9Woj3GsHJCKa=Y4>2482oC7j7g zbr88P?(LJ9ecLPTx$VMJrVvZi8Bf-tj%$&p@b#th&faz*#Z-NVW%h!9+eo6eedHz(Kb zWr{r-`0AUTxKS7DV4uF=Tg+6P>YSALRID|Xyb;L1+au#Xb!{`eC)}S_0?$dTRHYgV zp0A{BR`3mdas#y%dsuYHh<*^mE{pZ^xe2_`4^B8&dp#uqJo;|XFOo?3TUN@K;jiB4 zgI1ApC9mj<$6hE>9&l30FMQ)%Bj`W;R_qj^>-bC28Oz>O;0Xb}EwYm1A%7*gMm_`jR1 z<9z6i%Kw|*rT(JlGhv}N!J=jOJvWG<S{{QZNodmS=)*CpZEV=Fmo z>qmp99sr}1#vUF2+iv{7WpI~-W5mow@P8U(P#Vdf>0P;qmQmYfztktwb*fFHgOx)P z&I_HXJ$=1Qe1wPQ6X36}^lQ8YmQ{F1!0_{M!Wo}tf~Si+WX*32>1lFZs+XSe(-${s z*oE$4m*_J2H~LOHXP=^;i~R~D8R{iCp=E5WEpiS$gO(}&Q^kiRhbHjz`g?FU z*(46@>Omyj?`*cbgqeko4XOUo;Isz}m+qqDH@#nk8yyn#JI@DS&G*Mn`i5Z&U(iEu z#5Lw{{wI#~Hn&hPyLb1SyBnQH>gcKZp)9rA{!*sPQO@8VE9xcOH!+m}jAPy9Gione zvM)>HalDl1I#SLgiSY_>nFjko9q|TpuVa3&?<7TY_=C9fPRFZ7H3#|;V(#OrI= zah~T#*|E7D?C&4md%(<$#Jk6>ajfgt@Gr^(^XYZ*@VlE-DWXQ~&JE&5`oeQ1T}z@L zCh*1AqrJe3J7#%X_!<<~#nHRaES_a+{Q0f=kA;7{NN+o?9$24E4E~!_vy%UnU3Qvp zH)jPAsd4dE@@21|@LU!EGX5vLu2Yshz!b_>2o{o7%OsTIX#!R=U$R^y;W;y$w zH{TPRuL;`ZNb~7oYk|lc`MjL3{$~80OFZ84QF%?~(FgDUfm$mRqx&DT={|8?TC+@z zhz0G?TjQ2G-$%<0h<4CDt+k@W^)Jg&yCwXa-Tu@kJ8i<-2NB-5YhhppSC?%(+3n)3~f+$XJc9icU)y0k@N{@pPHUh2^IFa}G^_5pv{XJZOe zq{m>1-rgV!>!f`V{o^=J?9)oSgk>RkM^usO%BwIq_wNbCZN^-T8*y4&7LOLO+hb7@ z%5J7=1b?RzEuvxKNIz>!6(h+$8=Fea9?H-q=GWiGJ~* za3r}5RFwRCqgaclq2!eO$mTV@! z0Q_u1vgsw~zobrv)CNdRB~IfxEq@hfnuO#dzDs_{0k0 zYq8=jP`W+K%pbF^%8M>{a3s;pJFJXhpFm8fg$1iCy}`V*mnrhl_#;x|HRn7ow0Rz6 zBk^T!gGFTThHV(Wt8c6KrQ-EC6QR45WKQ%>DE29&FWb9LChKAh=nXFXoiN*EKKHuB zit}yU&tfNf%Ppd!v%)gd z_1(s*H^?0LDz!2MV{h1|SaZ|jn|-lf zjVZ>nlnb?s9HWDp;e)V6nUnIxG7K-&-oq;wMjvYqZ4UWHG#GbBBoSluFGx9(72uBL zmOGcirlIeQ4o(}AaiV$>|LRcLZ)v;;Q z2%(2p@}=EspG8g#O9jnBDL2730es`^QytkHIXscKT{j^neD^(x-+w*AS!U^zP3=_K z1DaAWJNyN+gVt#-XOp%3o7YQSw46ctXDDBZvlVl>mao4)9v4_IGfjP%;9UACr~2p| zSD7UncQa*(9%LHv*9A1G>>{*oePFQ2IJq;c{2iA~$RMRoL}uy5GkJ^U?$N=O!_SIK%OVZ2T=V zgT2E7#DyPyvsb`-koqWIq%dF~yE7%vzvq+UEk|d{SwV^#tzxn}z^=mHL(AK*2iU8* z@%)c4>SXn{k!5&EMsLGZj#$3Br;-zUKgZ5$B2G2!96bTp>Sn(!p?<+(eIinBb<7%Tz~J zfQRt959z!f=T@E-eS4o{<|owXEses=W3=q``iBoQZe zIkVR|C*V$4)*sOvQ@&0n!WdsSTda>Rq;+{tb#tC8#9k*=caE3$7RbG7N6Npo>HSxm zO*BSD_xUYsYL+c=2Z8dU{|D!Ve$Ml#_Oo&CfEPh;4Vw$Hv$6+>DA)zct_ZKpzONkn z2o|plunt%^Rjg|$lsQ&Azbj`G#U2`UX^m$S?Y$uMWHIg?iDq?q9c~_3Ud&!Sqj&nT zpiQq|vRD0*%{29)?W0*S<>#Eg$N0+UX7GQyu@~Mm7rD=GYVr3EH>rG7I{IEot$R{kPk?r)Js3B+hw#7p7*hq^nJsl}69uTaePTfn-EGyyB^c|8~WDPvyJutC<8YNT27I`U>7xT*1o$tZM<9`Uw90n_mOyz1bs&^_NH|ETrSJFOz zy)qK_)>9qvh{$T+k4549UF_uwv|YkKs#*kX+(BWWf!gZF9=z^wH(`#YFAw6e;(uS5 zdRoa3jlCzB(rbj2rU2&&VX7$}YmnX7(K-cRr#I{;#$0zir{QPc|f&?ms;xSrteCOETo^rhh1+H zL|Em}-^UnuTThdq`2MS=Z#>4NyF-p@xlabIx+#23Zv^7aOgD`x)3GmDH`_MCXqaS$ zC!{K>SJvz&{d$NoR~;PT zriQq(d72-OGEK5nx9ljHX~O=Ca*}FSO^ow=P;MKMm}m?c=M?~6j(*uuit|BvUj>cA z<27p39QeMbdG|+yB*d1bfP5O%So_6ZCQ;QP(i8pq9W?GEE<~95)!p@oA>&^en3w4d zj*7o6(5O+JCH4>kvuhT@dWOHM*vS6D>VGGJxn}{h&J|M<_Mi# zq=?Vk(qa&;R^imZ)gK2dEn_sz2{_RthnMo}ZqkU=BsTlLwi2vzXf3VNG&6^D_@g(j zW7yQ0bb zU;Q5R&_AC9!W*K?SB=jni0#3JG3Ac$XP5PxC=c3$i06f|-{lIl*aLfSemCb3{*YC6 zbcyp^xdLz!VzIWBA!PJE7}B zX)d+=t?utEAKf?nUorl5ZN*3Q_XPZk2}Ku9|5fO&5_9{xMy^|!PPzq?hUkNAj|Pw5 z(>g0Bn#(l}>Us%oROO}spMurkH!4IIuh*Y=h~GQX+;rrYKcMXxJ*Dtyu;w29l5i>C ze($*_RTuCDxAk} zS_xSS+OR8yEcHKhw+)l+8{8(u=FvejufY4b%yKeS-k|i-G81|*0a9wP0`|ZCs<$R7 z-J)(ylFV&R5_>`CRhH6tb&lr)dS)F;-=NQS-}sKR+(GZui6OEhQjcE`;T3}Hkon&KtYK^! zI6)1<%7VVa*XoFFJ?6=eaPmY>PvqxxE9>d*LTUfKpfaTJ7y7pUEdwhEX86NRfhouF zx;&sk)i@WcjbPj32h$(neWCSzL2t^l1~~#^Gi>{ua^DoZbbU1Vw|g2_MpF(}o*7Lt z%&AiS!@;kIGn%ET8McgOq6@S|;zmQ$9LIOvV03zip*5pEj{oxwxxJFhsHZnDHP+Xh zGDkFKHv9_r!Q@B%!lU|RZYiSC&w4WI%gXBn#uVlKPko^F)aOv#@}9Y%7vOt|#XSw~ zg+uuMn@@88sa1|gMqfg@%gSYr!AM7`ePXCGue7XO?OUW`Q_D&-n$-;~G{A^b%;#ou zTVQ*&9e2+I3Jq&oD~KmcZ4U=u7~WZ~@G%Na%FfaZhqPIflF=x0G%UXDS%_01y1$u- z)zbLOl#Hfi?&09{;j;1!2b+2= zGQ(C@&Zgdvoa!7Yo?r4={i?<=;Qc1eU!?E660Aq;y1{2T_XL$6BBbD4qh5!^sM24 zFrvjuNOwSZU?TVuOexOhkzy@g1@|5llymU*hC3j9W6Egi*U9t?A?tC-O2@i?jBb~C z{whpIq&B)Un*J)phl{=PX5(1}-hyN_P2e{|he>!}_XXY`)glg>lP0*WN#SlyQYc2a z^;M03oU7d#zu1{$f|o7s9`~{mco}{R2`_u+M#-dRyq^&Dh?5w%JW1*46P_g`KGl6r zuxL~!)!avef%hZ+qyJ9!<9nUoVVf|1?mRe#`Q~4KqxNK%YmCYsHkIhvdJ*E=(>k1o zz=yEL?>V<^os8)c8&qC9Qq~~%_9A5rVsGe>wG4Yv{QXQYo5uUf>5H(}>?{;_bbd&wm(b&!{&?6N9KhTtAmv3)J!RSK8NLeNoY)bP&9&B6?+`vMJL)-~A1J zO;2y>DJIS=OqVR7&eOuw=UDHf2PYn5ucp@)CF9q*7e}7bX^UnfZqfI|W`h62Bta~Z z_G*jH=w|bu-7u4n1-ayxew>T`um6_Ov%OlJs9s5?C!NcH_q!YC6*a;Y{90Gb-@xhD zGDgB*AH}OBtl`PDzeimYmQ~Rmhs15h8osWV{@v3po}-;f&o-%iHoRK;TjW(?8H+QW ziY)xHursCaK#cejq|);zuCrcos@8ZHYdZQXvimqOd_nh~usbe}UwxgvAIrL@DI-|L z{x8bj1T3oS?jOI)Yzzp)qG55FMUX{s22gQ{83(+wn24IbA!?gJjJYE&Xwnwb)C^#Z zYl`5)qNxc<>k?B2HI*6**;=zSol!{#5FItCM$-2^I4DrTf z5WJO5ggmPrd-I>}(3QH#bzIss3G+NHVvF-T`vV zv+}QqA4%s;6u*1GvOzjzp|xb0<67f|1c4bB?i<3JUASNEhT8*I2Uic*0M`h&H|yK0 z>YLUzv|Zb}-;?y|F=~~^1dg)+SM_g@LQ^9N38U!*=>$B|->3JNtwuT|;F$ihCI3v1 z4c2(#l=}Yl_PAksGKPt!B{*&}H%T+$PZ&YH0PK`5l)Tpi-1hoG7sVN0aRINb23~u~ zD%a6cg=2nv^A(csa57> zSq)y6=l*tuwxhIlIPN4X(ivY0c9n1R$rw%Annp2XLNkmQkvV&)}OxWexog$V&EgtvDn_>DcrxXrW+sEEJUW zk%z-cU$+@Ehvw-*JG!2$y#jm_QW}>BFJUK4_h6LFsF7*v(hLpl#s$hf2y)fc?g*4XtI8mwJwFJt8HV8(YF^E!ZE> z2W)7=6XYM~Bdfu|25vE3ZDga;ZE_t2Ctz6p7F&Y*BiAV@QQw64EMHKcU#;lbKeqSdFx| z&Pwkas3g++hQZ5iz=&R(Ok2V~sGZH&KvRtLUp5fD9j7(5-0}DEcfzp_uT4gK%y*oc z`lkW2=DQBBn+AN^*XeODQVfZzUPscq(33hkl7ON)^sYXnf$xhBLSI*>yZFA5K_jQo zFdflh^{R#sAnP(ufih*oI@A+Xz-QAoE?mW?FI;x$@`=7?^zUygGca!pfo0s{9FCc- zN2sh)gAm0$mg4--A=l2z*~n!M%fYBv5#LrhAMxg}2sh2?lyQ_N`u5|^%a!?;PV}`S zWpBlaJ~vW+R=M=Da)Q;r0xHHCvKqLr8dvf<$}ixkWcIMNC-FUW2jU?=!__7U%7y}g zBg#8ZU&hGC*WAvOc?%X)GPQ}Ao%!JYNhjgne7R1WT<5GxiVL)onU#@^z$MiNas`oJ z+?jltuHaqfNQ}kW^ir1^{ifUpI04kh@dk_yC&LN5Mv@|&MmRs^`sqD}-JMIeTzKSi zFj^i~N#EsxhLuOA;+z#Nftegsso6)rNm)tPW4fShM9FG)&%J?X?+;$0C2v$H>obJy z*EkNC#QKE-x99#q@SQ*n+43s>VX6H4aw|`^N?LQ5Ith>y{m&8P{qE?KnDM<@GTFJLJMnC#3tIz+Gaz6Ee~0=Um|D&PRB`Euh@-uyzG*BY(Z2XjD}1mv?tf>Nih>x}}@V4rFVk<54v^m&SDLu{5+Z008o4;0%wGxQmgEvFj->bTH16B)XT-o2`?rp;%~sPZ0U;zFOw*3wqF|NUTo_ zd8I2+;0?!ok@dlj!=Q~0Iw?HRF4tYJ)^$Xn?tfgMu+RTi=ZE)y=hGp_`3pTh+R_eZ zD!9_=D*4J;4Z6z#&|R3|FNA}_j|ByEQUPX*C1oOUy-u-p$gZ>$~`|H{%Ov=WC ze>wOhR`WGaitxB_2{(0yxSWxV`0i%FkKgZ*i@PGL>E2G;y8Hr_jE}5iQl12+d77KH zc&FU{E;V;9TWn-39W2teTsYh}4BR?FDU|y%u0FRI^qjK>0nZx0!_o4z7Raj zTr%s?q|EgO`ueXJb7mI({%}7BU1_FtYv$ z(%U)S$4?mB^Z3!^byJTXT91Bx3@TFP5V2A zjZ{L7lx)_C!-Pg?YuT|?S^X8bnkG0RT{WNtGQK*TG2_jRty*Pxhq5;p9R2Sw$E5Z8 zYFm&eF8H#BYK`<>Y(CHNPLp^D+J2Z0vNgpG6Wk?b-}$LOZG4d{ugHskJ>ESM-A$2pgL z)m7G7QfdNyYX#&vKfyCY-ks^(G;IJ~F(~j>l;4UL+7H>Sn!YD_e7{a9bC%YlhZtjq z$khh4gV2Ar62%6Zm!1Jh70BDJ>5B~-3HaNJQ%%{sIS8D&x^=Etp%B_6hWrhFzERn` z2{KLF%$mMA+^4ve&H@H1z@4k9xFXW>irNwfElb}D<1oX_*!C&k8f-B>SQRnGB2Qep{}l9+ov!kAtF%mec# zz7%pA$&l0FxI2t_XIne813^whPT{>Y%?de^bNCpP$ zC3qObVGLrlaXaXIgZ_nn=z=jf0j?cq9@b}JAtmv=$~dfVGIInegZ_N~SJH|Iyphk0 zLBGu}w^y%ijRZz9)u=jL?8sZ5tBULh0#ym-ermpwrh_756p~0?XU%2EijLmMya`-Z zE_^D_L1o7kmWTs`{*itf)>@(v9)a+P13H{bgMJ;_l!W^yT6rK^PEq@twgP+fGLP0N zJQ0VMJZEx^IIQ%IKq$C1>M-MrK5Tjpc$VtGdSoh0;+19fpsXB9F?;HPu|1SB9zJL0 zQxf6x=9H85SW}UBD$NU8TXBY&g&6J3>%3uei(%(^Kb_YA}@hkjUm6QC|Mm>?ge+#!@b-spPX((Q)vduao^9Xe|Squ z;{dlN>tkCDzNS(-9|N=4AVPv^lM&hpBNP!KT4%AS^nDf^A+h6GxHZBO2irF^L+2=) zl?JSV3BdU1F;4s@r$A>%qNJS$=@QJ1={M-yunH8K81zrPu?Oe) zR#)z=*ZBHb!#oCYNojpvX2P=<%3O+u z1E7F%kb^jho7LyIm7MP7G>4@q=app%zLP8KRS_Mz!j?R`r*7`Ex0X0GkO7W$;4+zW zx)(B?#ZAb2d6~{v;yBP3s;S=+>-gat)8@;|?R_o(b0d!%QfnNZYe#B&De-1ojcvGORKhSj@8oLbw++%ORX)!6TBr5e^YF1 z37J}JOY|-&mBhfT3e2gnPSQ%})7Br9PLoS(JWEQ;9f7=bR=qr!i?xxY$2nU|*J8=) z(d6=Zt1m-bSbE4+>@ekiw&ko;4NAS5t6Z$lePwZ>5HgYP{X|(Rz6)J~rS?01-3@2V z0Xsco7^>f7z~IXOJ=Cd-+iVt8wM~xhE!~>!(nvF)FuqoL$1KZ`W^9+@&2i*d554V; zV(Q1B1QSI*lUVk#o7yAE-vlV1OxwVfSD4o}4GkTGqcX@;&W6H&zin<1f@&MLFbRef zN)LTRh~FKtd%KiwABN{N`*tY{t_oHBwBL>II1^pT3^yZ>tIMI58UG1>#v7K1VMWdJF_>0{bL^&rfK_1bF1Zul;%4k znf2SHDZ1^_RQvCti2xEkp)?103tE^&w(AVEuQ5h<3)%uj$Wd*e!5URAE}d~H(u3-p zTdHlUGe5*6{QSzH7pcVcc4@jE+^~c}pIM!eV8rG+l)%I(ef7#YZA#!ll+Ze*7bcTq zo%~2Dd*}pp#cJLsO$U^xsMiY$%VhFdr;5HyKpVh4{XGs2+`Uxy=M-?hGp1oANv6s_ zhLa05=!KJ~&;w_b%5$hoAK}`EG~3C2(iAy7U9UX}ES`*UGFIW892!+c?>ZD>jILr6 z!hN(Aajj5JM08b*?+Mf~#h%vsFt-Y6OhN#cu;?hojU>8h3EY;e7qwDt!3^oIRMctu zK4cYUmGQQ}d?3oFs8e8PTivgB#ekEKAy+Dg`C^D7OzVju9OB)T_~!ayBn`4FR&uT~ z2scMnMsV@gEvji-D;14^YdB>M{SK{bbcPZXi0#s&=&z~fs-wz=$nrvPIWhX~Aevg` zqODSZlP3lgDJwaGz4NcoRKk!0l?BjvVdV>!T$B!c!$5b~Xo-i`iv6G9TbYqksE-Nf z(lP(cR9+mjk5SfO{^5TfMUQOVqCi`ez9M1JPx`A6tEz+?R(b~NyidTiJsdCZYByVV@o;$uE1D0pNR)-9@Pe28|l!qk-pH* z`8Lzqb+pa@e_Bhw|$G8uq5YsO*5e5*_F1+zhMW z>S$e`VJ$3bO(|bq9-Dm_T!l(-g4tQF{>3f%o$)aN!=BgV`n9A1Z(*S&)#yLn0Xy= zZx7%2blEhFr8Qv>jB(#tLZjc$xcG{Tf`vf9luZBB*{1TlSVfTcBNH zsyoCR3>^>(FPA(5+8`ErVtgUc2N99{U!DY?Ie9wXL?@@Z$0k4FG5hSvR`-hJ9CvQ= zY|ljBS*grOaY1E9E5a|x;TMck5iXa*<;F~eUy{Qw8PgDU%3-H55#bGTc!SZ1@FqFD z$v6_>ZE|>^kj_2*A<%20{sq#A$lb8GNC?T~dp}l`h;IYZD6tRvyKh=!_S=huAnN?ei%D21V_Fr40`d&-VWY|XE~<|)fl9-u zf$Nd!#ZTcBQOTH``M~I!Nwl{PH>=cW%10_w9U+S{6YZJqrn)b?)ma^Cl6BW4rbbho z4CM<4wJJi7yTs$f=&cmWkIutBH=0a6-vGQ*y*d_n)8g`j4`jFdo87Ko#|sa z%DchUP#j*c@%@a4T)$D|6zG#HWLT5vRlZ5&x$e|xNVnMU`M(@cO!}kk*PdTpg?6#A zH8GK;k*-4MZ%d8NoJ94hy$;D3XpXQHKz@nJ#Hh&Ri}b50^|Q~S7X}C3hQtkHi20eR zlyVfziivgvkvHy8$)D+<(3dY!gLBF<$_|+o1{lH+|0Iz~yNT6EDXvwn?|Uy|3Z!yU zT*1)0N;QhVdnYxTwyY1>_m?=GOGU=sPmQJ{w*MYuvc^z(B07eEE%Yin171}?&zupu zj-Apz6V+u{1|9i}F&`x8gdHWEflm7~<;SG|vh%$*{;2dv{jKcXF_V;&h8+WjJxo{= zQ*RsIQ(Rted(!(xIg>Qc!%mG*Mhtu1_7BQ2?|V{;kk!&j4!?lAGR-0N{o z!B*Alw-eA?vci`7bQJ345;~yD*%0% z+gCKtW*Va(RontDa(9^zQR3X_U=te+#M8Ri=^F8d!ItylYPMsyLeP$syn3e^aemr4a->U zIEFqtS1D(N!X4D#?r6Q)zWNbgv|&v)dsDxrG`ee3(WYwXa&v$r#6o_(%SmORSYXmE z!WhWV7|7C#?pa#5$-x-{Iuaub8cSte`$?b3>wwm+1Xrp>*mZln-azJDyaOrPpmTIq zvyZa+f3)2558fQ!O5?%tSAa_`gU;~24jO-`XWu{D4LmV)iXZe!jB*ay--U0|P60-9 zAwQ`Ddae_GB=OaA!MP}z3ywCF$AF3$kcWwJVYRI3DjV&)?&>OM)6cYYm6eJV%M{gC z{Ms9@%_U2D*B!qfQZZ+-p3|+uS?Obao#ji5&@?g5`Gptm@1 z(5XD};8Y5{i6?8$8wEC#HPQIjEhcjGJpO6?Wly@uK;ocKq&FlMxP=~aA3DSXa*)4h z)#PdD_}`{n)zV!>o(i$QBSz(N?+!e7Qg><<=7a_AF*tg^q<#2mGx!-E^y0lv#>m%v zLh@-z7l7RtxRfMdDXQE};{>sqNdwJ~OywK-D{wivv&4f-;p9ZXN*#%7BT6 z=ao}E30%^=GIi&IvIKk=XkNg8#S`UuNEch7*pR?k&C7gE z-*!*&9eSzvC8lPVl%|JGf*KC;;qm0;1zK~!!a^cSUPnn5C9ms)I{)=Q>HqP*z<F#=^#m&ZU55lW#FTEHo)-!hj(UdbvO0cS_98m`+ZXD2)6a z-w;#~;i4K!86V#eYmXDL7JICiG2QohStl;EaLEvcT|P_bzVU&p0JC9uN4Cg}{jw+n zykcJ6)2_*|+4413G6&9}3WPvS2Os6eE=8t({CC)?F~71Sx4qJ=0p?;ec!DU!N+q(u za_W8A;$Mq2eKYuQ@hR-lU9E>5jhiT^JoIjQ!XBpI>WHpO1$4Mzu&K;5a(NR_$?iUI1k9-1G?j&RcX{z9`@{}prCr2$-|mHjSf;q zt_d3Eadt|H)}X#v&>Fb|lD}f$;g{dI4f+3rMnFZi;NEA*ubjEFC|qyGebR;*cHjGo zk0oJ2pT-6$7nBDLtB3aZpgxYDFPU^PtvS%n&a4i>N-q-~j(h&3TY>&*m;1L}|D5k5 z@K}8w-PrQ5zU5vzRv0N*%5XSP6PFF_D{KjPu_dt96 zv|Qt9{Z6SVgGrf&Z^N#b(TrVjsZm9;yV8BMwum4b+J)N8Ho!Qw37jSpbN4GI!BUh+|Lec2>D7qomRNUlfu$jt3 z&lI#?7J-?DB^lOaDl3uU^|Dh};9s#r`-$d>AEEtqX%>M5K#C<~5xs0YOfaxuw=u{6S)@$8n-Z^*eKpOI)*+6j#t4 z)JiNBKLa%H1;h;=){0#?8~1@XW$yL*82)Hb-+sPGGTASkGUwA9HT@ zt^5P3z9=@`!J8$&^_Inve}K0H9UAf{_7ycIj*1yW!}I&py_@+(tC^GxcdVnR4tU25 zp7?w0M~{Otb6iq2x1tTBJSU+EJl1pgMP14xfQY=Hqld89U*u5pz)htf;$EF6?75w* zpF^&CH%J$%X*?OT+~*C!{fjlwcLk*MLRh@Q7ZyL4@WD8TgHV%B-I!nQ6}j|#{zLs# zuYlLw>YK6h&Wc~Ie9xtYW@9b*>VOHamHZ#xR80hjyo=4;YrE0Srg5IVw#07U$EC3d znYvCuPfpH_QJ`t2y0zY%8zT@(bm!cNg+CU4Wcn~)&W&WmM!7k>H>4{OPept<-p+>~ z4qB)V7(gBxQF5X8;}HY?oy!oo-TZDgK9)@B&J>(J)`(Pv0l1twq`4E8Gh8%uv@?+M z`!3w!u(G!~rwAD1izQGaujx>O55^468!M@FnxIdy#BRk&Gm5;`L-9JioA&b0JQ2R% z-(GB{eMS2$vULuzdRboq`D;(Y`VoXxEpsyo6NNN78(>4^pFKD1LC;Y+6()7QM_qqf ztTf#7_xY(Us>j_r6JO>uWtV|l!+ca)nDBfIJJFfiP=VTs$ zYHpWe_h|52M)<6B{Mb1p0=o36TzuoZ8lMWX)l34FLKzm{d6kX-+ts=9sbxOC54i7r zQj}G(OSzNkpBNfg{71Lcj@8sIwMUi#ZhR*rPV9C>JGjIH&`nEs0qA;)cS`OeXv-*8 z2+_r&8Cz6=gqjEv4&(oQDxRx^5x#LQ{=cp+zP0PG5lQ|L!R%UTEE*x^`t_d`U#cOE$Zrz1O7PPMr?SuZu#8|8z)(}h9pQo(}z6h8t`%mD^ z4g+6!COP8OJFGW`ESY4t*Hjt@84!g>4;otbh)i+^9L~|;Bd5>W^V)-qX{MC;s9tbD z+r%hvLysYAF9bv12+s4FYVfLWY|eVX<2wp^A#|=R%)n>6L%?&-$)l;LHQ+X$0VFEei?FKE+ zo4{t^)Uv-PrGulbEW7C@lt@5Io8?0@o|H^wng?=nW954Vm3j^bK4CGtPMk&#LsVIN zZV%w4X|8Gb;t1?HcQYHy>!5qYD%|!@xCy%sC5R_C-)%~Fxzbgjs1kYg;3L269_*#$`c)gFeu z9lkaa7>{F;8mB3hX+S%$tH2Hvk^YNTH>)u7pK`$X4)6 z0)J;lU-KjycLS!DGmiJAz@k|ia6?pPw8WL*d}i#ZYU zCE&$S+&olF|Kr0O6l;6X$)O(D{&ViWo#~|1kZ{b7#q65brjzHpi(E<*SDDYYu6+$-1^p3d z729&t`3y8ngKCmWesgWXpnex^q z2?D9@QrBN!w*z0f5Ve2U%ZIWCDl?WSP^qyrj3M}A477)#iw~UNwEi^m=J{PR$06^z z1`OU@@+Iz>KgAu7N(OI0D2+UJKA>ZT-i?*wW>8<5o0-qoUeoY=ZOQ{Vovp$MnM1Oy z;v*UAT2WE;lJWqcF)GO~>*AFBhx-`QD^mVM3hU*7ZqxxihFL_>)$~#d!gFK{kD5Fp zrN}4216@k9p}EL1#`^o4&gZBuC7$%$Q&alpxIcsA4x>R@pzC00p#5&sOMrFpZSt2v z@>O|AV}cy@J(^1^WRevZ$6jgzMy7qC#3W;dP2Q@`&C;8ZqbWbr0AxTf=)Ad)E~y$J4M&BAH=`&CIa4n zMRI4g2+z)Ce3J!@NqLaP&0PU$QLU`qVKkZ8$>aV%*EIz^z4L`w=rWR}s-QV$vOr-V zvpZJ^1ynp2Fg5LY%0IXi+}M}fu1w5V4ub?=(kT$h3$f&5zMz8*+XRk|{ z%DTB!wWsCfjF%zPc_s_H&x$U!FAFQ~%{#pBd67>!?D1X=^hMe6aKJ%I>;whm&)xJZ z#=5Ji1q<}AL12w)(kbcj?y=4*B9+K6K<}vOB4FJg?43w;D6w}&kYyMhgFxY=GHU^G zHL9rXM25*NoBckv6zZS<8w;C$syu~YT_yPs^e493SMhliuP6E6IHo%_?9fI=3s(kP zhf2o?Sme_h8N&eZVN~UU6l)E2p_fse~>r4SRdipl|Mae^^q#p|G3 zfMx-GVX!C6d#YCdWVy=qI$+ap3rAs&CSl(@)}vp=kl$Y{cTq`2uc&jy7c`1>vlWx0 zC*1PT9)7SUdw}!P+gwe6T%iBU&{a%r#jw$OvM)5PW(|nx;#@_`H7+$V z;ae=^?F&~{>7hN&XMlV-(SsW9Gu-iibt|ykMoIB?z%#C4_d%K4{nDHvbBq@ z3~4}pUx_m#12}#3Hgw(4@Z-3pWnqn%9oHmLdTpq{`1_qz;xF^!#3F~}-+DunHqv8S z)!?XMxQ;HzSI{wfd4&g0GXNoLH3ik(t*;j^yGtIkOJc}l`6h1NKcNm&YL zz(S%g+I>vgkKL!F5dG7l4R*h|q$3C~S;>2-sO2bv#;bE?G%W_L67m*B7rGZ4b=0dqe02Kxo4;gD}53xdd8<&L*9a*_}?JpuaX0 zaTd0Iooi`IFj90#u|STQnNL$V>?@7{+nrjV2ETW7)_{LqzrsXw@PL{QX6+aCunC|CJo8R@8^ca+YdI&Kz$n)*&eE=n z-rT}Yxz{r5Ivda6zuA808cp`<>$c+6*XParjbt4TS>Yf3MjEfA;rhjF`peO(|MtP7fy_8P#sWy}EmEs$g3y0~?(KSO2DRDOyu;D4{*zRCgEXi}fubIfR$|&|*lCMuqY~;P zmeA8RgJd=o>NU*sXggiSp@0TDhniMfa0Y6~Qt2V)mi}YO`KHy-w6i50`o?Lf6QPSZ zFLp{Bbr$klueOHaMBV-~iIZJtX)9Z2XI)Njv_}+%OV`DQtfAaHH`08&~r9;;|ozH+J zVL|z=drd1-Ts-g^$0iNod1BI)72WEw9aeB8Xiu_+7`thue$^O29K3-er|-i8E&1fW zX=MWwaV{|Wt1p0Aq2(FZm$DAZblBRoVsD_MTho$3UIdIjWcfr&42R@pemb#sr_7}m z(eL>G=T?W52wE_Ej#^ST!?I=~&d7t1_3t;Qv|_)+DDGU)V2kwN|MRO#8=~1{b!Yyq zzsq{I@^5_uU+K}980ZKBMuQZ0F$S$b_it<0&_MnjIxj3FK^~3C_p#z-&1Nc7oq<1O zAqyc9MWy{sM?u3PrY<&djE5Pg+;c)00o@%61*2FBni;3y6mM)~nNd#-4bAOu$B5GJ zQXW#6Ea0P|xQ(%sGk|}LTTXEsdcld&&LB*uURZ3f%b7ck9u4Gynql!BB&-w98kHEaw@)OsWlPu`Fbljon{GeevKbCv{S%V3? zKy==K|HiG2E&mNWz2FBj(ea$#MQ=BO@b%8)((9QuhQ^kR?6(o3HKz50K2T#pL^XI++1!&?!j& z;@$yqCNzFL0r}!{u)(X~KZehmK9=0(G{6lqq?v6YBH{BmgWJv%gk^_7)Vq95kh7Ynrz$)PG&kpz%edv#L z{Ch%`lxbhMv1#2&;Jk09TT(*3DX^2Cf*Tg};75ezk0!a@v@ROUA+L4OTpOf*&}?X` z;^w1k0{dwW$!Sl&|ajXi|RGh)-uv1TUSl|xBdZalvdb=Bg8?N4Y4!E6I2KNBt zfZqtrPRY;0S|^B4Os3yA^?}9Q3{ui%g&sqEF{MMy%p|{Sr1xhzM)h3GRAPLZ&Zh}Z zXiAj%=WHunP0+fLGb_kl0vaAIn@J*|ACdakyC^qUuZQl+Xw_`(>rQ#zjS_mK@wjuJ zu$p`&V(fK3Y_z)@I*}EikQiSqc@g*f9Ts7jZvyB^dBB}$xD&H;(S9u_zpJqbJw^k0 zwv$30sj)wcQ3_*4W_+h75%i6_uTs312Yvl&^HC|idFwhQ{?iToC#&XJ#VMkff_G_2~Iin#Sc z7NouvxYHXzWe8zd!rxW(;leNHw&1REE?rT7VY`)mkNeUF9Ov0)oAxZ@(?M$WG zov*Voy(;e3S-d;M9ah$<$Q!t?$C8q6?jUsL0a6}AN-xqD{akZ?JAYuB@D|4%WQ=3T zix=4hlfe4eNpUeJZFkP{2LkD(zcla&I{b6!OaJH&mT0$Rb=~MdyD3j23QXj z>H7o4!ANuIxCp>u>cIQ{?RLT< zD|U@vbpVfjuLZl+Z0N3_R;bl=62r{y4OOd1%k9v~|0RtpQ-KSe1DD>1w|7h7?L6o} zY{(wi^yA!f2P^I>e0eR=NvGSOS0ZG0{%)Jf9eD0SSn1(>^YukW-dCh&d@t)cVG3-g z{L}-T{+-&?ZEYOx*1*XaE=toY*F+1mcHCC!I8ShDgl8V448~Uqvv^Nvs-|s{p%8IB zjk_;OBjGENYo?pNvl?u87xI1HWW!X%895J^YH@3k=ShPZX{3VIN8^Ry#JwnejW}AE zYLN5f8b%}SoScW&n`jt;_-Q#FjQ9*gDB|xUuJwc}FRy4p@6a~Y{Ysik zFwRE&I~qr?UHd-WYMh4jyARR>`G+BYnsLH|{3?`Zh{s7&t;VrP-HF_=k>b24z4d)P zGmMYmO&#K+P(RHPXbmT~W{y#VxBI_Oz3rrJ%r)LaFILk!P-ffrZ@-h@78?H>Z|5L& ziu_$yo!8@WFs>+d?S-NY$LN6&WZ3{_|_n#;Y@x%WFzB-D?{2#NUMh1 zdzNK3AnwNdkN?6l&2V2MPYBYA@a_xbc?<3Y9OlRd0Xi^fpB}`2Gvqf;9?v(NL2`fo z8m&8r9D!M6GwwnBG~!BFgbPuzX?1PWjoXoSLe3MMx(U7a3gYj`c|uaxyJ?SR8GnJa zy>c3t`hq-#u=lAh+V=>|{Ag;#P@NPN-^NmmWvW!1Mx?Qd-Bz2Bl z|5RfE(hB9YxBGCap*YeEHz1$N2kljVfOu za^xU~fE-ri7tq0GyncCYCDsTha7nz!P`(9WtzcZUWX+pvF0V1JU9$GgwU^hvh25Od zGYPD@0;jz8`3h;eowaBZZ+fC%#_nU#(VMHgutnjU-x8gCx()K%%v4#|!>Z9?|Jl+6 zJ|Vy%K=C15Lc>$9$Lzixs@wC#QS4H0_bpX%=%pE0)3r$9Jxk?r()f1#+k4Kp9Vwx1 z`V4k&!&4(amF}$wbMo^M)F-OOrbT);QUHggrfj&A6V{ zCYREuDLc2N>OEn;9Na`$>@GRRa=Z- z%~01i-#FU00;zFwss^cM!`pqURCR5c#u11Kh;76d)BnPnG+>9t=*&RsE>#%b=NNy2 z(no~|lwYM9kw$YP6*W&a{%a`~rKTDeAUF0kJQXOhK}G*@ys?m`dJ^yt;|&q9npisS z`s=e{oKf{ZE~l zvj2%QL-s##rpx{*r$zQ#oo3lT?wla|E@ztTA91G2{z2z>*?-%aBKvPRli^#Td8HA1 z)^W{7=J#h<<_!Gv%8g7KTmhU2_X=EwY9n(S{z~{;;NC>I4Q{-8Bh#-yJ`c;R*KTAQ z;ZDHafIAhuk*N#a$mC)_JMmYR`8E6<*wZXuvP=|QN!Ugv3j5@7pIS z9p+9Rqeu?v48krsVgq(T*dW`9v9}r-{V3mbocdP%9?W)X6X0KSbN`k*+&4*o^NJNP z!Z!3ERuZ0S&-KxoWDZy|D^?19_bO6HV~&kwLz2Qe-|ov~HA$iHm$I<13}0mRNg?vA zPRAZ()@K>jz8sWO_-5!cQAfT$$B6ltfVuY53MuEoT%(#97!BqkZsQfwSbK%^B=(vU z;F|51=Vb+?*eayOa_#}oN!tc#DWi5ji?%%CUW%uc9CF6{*wjMMjPl%k>W|z>V-!i# z(JM2syIY}kH#jvEFxvAT8*)90Tu&g^3^~_h$Yn#WS>NZfdvcH~2f2Ra{&uu7Db&j& zhXN^@)R49;!&E~^+oXi7gpjuMahc<$`+`!Zqx@svm$!OmU{y{}$Ql=gT_Q8V3@aGW zc#HqH8q*(yvW%&|EW@OP^l_YTsv#>ObKD%`*ax}ujbk3bT!`qB*J z6B1D-P&SA5u^}xXd7RCte2{B8c9LY{8*-1H=u^PTb&K!^f%Yuz&&|?E{bp&-eySJk ze>^q9e(VMOgl%n`1((21)=b!h+sr0uaW&0fypnr1=wuBkz-*kgHA;gzy zNJno6p+{-YD$z@s3Ae6JLTcK$|9g)FdZW+tpM4SNhknlve0!RQt{*zDl$bFZxs{s) zjXct@!=>TnahyvsHE*C#73k9z;X}DkANF_u|KlH0ee3Wa)KV@H z>l-Hnr-QX%25U*{%aqqurhY2UcB_6m)>SUd&i?1RQu^o`nJ=%ApUTg*?h>S|mY*x! zOAvO*&t>jngiGY7-EBws$MSQb`x%6vlAlkye}eEl`T2zV#|Rh5&s_InglEZ5n|l$$ zkIB#J?u7_Xk)M;?Pa~WmKh5qUgj3~bvim87q3zH)%16Illl(NkH4T=mOXNP#BtHp% z2I33gFU9-$@Kj763)58+IsfG3Z5I^aGl_PiN@#isk7z za0jv9Ct|Pv8hgJM@n_**!~69Je}(+T@P{MKjkAWHZIuXTp^nukw+*fVY5%~xC*Vrq zMyNJ2)Bl&bQ6)n~^r>-I;;EFMoVxvBx}9v5#!yN#znJO@C8gYVx|Wdp||M> z1$h_E0?h|!4Wz7*j=3M4k9V0ErRnG$I%+C8Po{A^N=^-)hPQMK)!rGXk(SCqsj0ye zkWR-m)(c1nr8HhU{+IHDEt(aA5y&;}_iam!@+?H^T$0O$yJ`AdG99IJf^{fOXF?Eo z=xbs1CI@?AF6IDz&jA*mON3yo4LyZqqndH*=qVgK;K@a8O80C$Ikyqi($T1AEFY3W zS6wFjU^>ElVv4$R*Q2`Boo&{5YV9&B9%pL230Mg>ebi5@q?|%FLz66ddahoI-XTqA zqFW)c#sFGora{XEmBU9IvVxBSbI4|}>FSj0owPLgVZi-g3(I<_16n+3E&U$a4q8v9 zTu%<_$&~AvDA$vNdM5s$9>%m+8VemWd$Fr;LufCs$}~0yu_yJYF(ssr4fzgOE9qA` z=!cx(7q3nS#5y$4{D&-@=|Nv-%1`?K-{B$(3;h;zrx1=Y1s4}o1g{N#UITuV7~!UW z+3!=o9mw7%C046|>7*KFDGqh2=dU6&VX}LggGtGBQ~Td0&z*IUxP!!4kf+xbRbML6mBFtr!DxRk3`D|}-F*mr{-K4x4N zuxj_KAhU?|(gr6TSM61Sg2N;~?q*U7+|2kqH926|$4=-wk7tvq4fp3JK0PuFl0VN4PlI0Gk0tR(8>D9^ZjhG6BW$%V0x; zg(TFnc%2V=5-0Y?2Aw;Ke^8x8`S^Jw!;)!v1QF;SrM zI|Fk=_l50+E?<+$t_C)=M>6m4kusZmBx`kw{ae@8^85#ObhMCo|BTwvDKXi%uFHR5 zM@I`gI-jkhsVVl{7lU7101Xrxst4RI+X1#GiAFJ;#CX#M7TSTcWFD`fft5ol+ysHg z1aHh}*t;u)_C^}!DPDE%Xwtfm99N5@F$-R8jzOv6;BV@?kPd0x{jj0RodHd5T8f>< zP|6703Nuh2xs7*zP>=U88fgqG@A0qHL~?O@LUR<~u^IIJT4>~2qd2VG!S3KtqR^lMU)yl<-bICQz@-G=Elo=o6padUOj0(6 z7@{+pDqA4$$L#>WCEgl@Ghz&RvYXP22T&_`fxw6It|1Yv0{x8Hzcfk?7hgz7cndp% z1uagtb!hlCJNe>wbD%n8as`?s!P<9t`+B;j*Ft~Xhn!j10m{QjqJ+eT0XuGggc+8d zM#A3im0xh+LrxK=fkvQ!M9o-8_?B63`gb2I1Aod^SV^X~0c0D9ig6vfa-9p3TPg9K z9*N9PdASM@1CwZUJ6>J@iS1GD#Gi|s7L-Ga93whm`Hd<4c@(}Z3GLqq-c0H*lX-ls z8_H&+Oo@EyusD(JFq5NaWv%J1TKCHbB!=Nh@m z*{yV5QfbDiprlzzL=W)gjoGcL?^A~%Ro%l^&uUeFpQc0Fz4J=pn~lM;I$}% z6nJSX9r?$|eT;i_8>lu6pzZ(QQKV;t_SeC$g9{G)iS^Js%kH+p))3VJYXAj25YGp_ zjRk~aBdJ}-VB^fIQgzVx@~X|YlErm$sESf;<~T+;OyaIBux=u-UDu+`=az_7(T8p0 zy<0`DPousXV~#Fu4f1^xy-U)xf3o=g;*je~<-4|#9>}rT{N3R`@GN?cfYK5c$m9HE z@gox7u0gJMW+~)ckVDcdeXP0J#zJc3)>TFy{EJ|h6Qf0`KfG85j;|uIY56eh!KT(~ z!=QiMjr~iUuKmj)A8J3m#c51(d}yz-3-(%D7PuF5=D^$%k5WEDQK)jvbm+~&$Mspf zVP)?-qqkv!j}sQ#(Ip z7;T;gaLbbSKF!uxA!&?ou^d+AX{<~l?^fn%MJ`(l$^}DzPB`n(5T2J{olefb_6KFx z{GhBtF58~XSs#@CzN`~vxx65;+PJBR*1I3=pz*!NO@$BRJ%2cI694l5{Bil=qRy@v zNz2f0`C+^caXwFDfB4OtX5YWM4QVvJBzI{ZEtwl;eax2bVN7*GgJ4HW zwBa-BGkMuX&&(NVedh6ZfDLmBKY4ss%t0a4_hZC^J(a>j#19K$V@HiNS)ZO0Z%x&v zWbeg}TsMn#H(&<*sGvQXoqFD*^c4yWdew?&lIQ-_yM~!XS~1KNX$?#1bF(R|TVc6% zRb$C7h_vR#lMh4QYD^8r7FRD z)tYB8+6vS1AIsZZG-Qf_*3Nn2qXjXLTniVc7sOc4F4y^*fWK@PLU4oGToeOHJ&XF* zdfT8Ur6Al9W4r6l6CT5N)|oyp(&0Z?C_VhVXyjNEY!9(+aGXn4Ar-xuD~!jpP=4Bl z6ogaq!t5!JkIx%sS3G(|VD^2Ntuyt^e8} z!!V(6i1~mTQ=mMor%?pv)>|0!190!a?S*67d1iVD$G{p7V}*+bf5&UU zgK5Mtqr$>jmC3g~Y`)GqARsRp8v0?n)2OrEazA*BceM4opZNtNMRHH2`P6b>@9#3WZXYOv+9vB+< zY)IP}{Oe(Rhhjq-!y3Mhedh7d#u+iNh@wdmf1G2)Hm0!oqN5`q)z8*m8K~|jh3&SmurH)xc1wHbLJI{6Jx|g@$)$T=K7ziCmzvm zzqX%28HD+2=H~h`7Uhp<)n=y_HS7`|uhA;1X8~@0I; zo-DkbG)FI%9c`9W&YQ6FWr7~xp{&K5IYDzraWf|q&wgc~eZa8xHSDn zW-VMb!tcOefw3)^`Q(B>AzX&=xA5P`yJd!rObwjo_!>chn(s)~TT^g4XdvDA2Ij|W zs25{Dn-^behHRe@?fI{K#teZR9X*zR%6FR=DAg)#QMqGIe` zyUsor^+7_!7m^b0$$LCm+@ToO0j*r~!JWB8v?tqhb1$vn$%o)|i&g%z;}<^Nw6GM; zd)xoqji31*eZrR8=isrwG_5cK#w}U#ST0)&-so{$?G>>V-1Y|X3Q9LgQwyG55hp63 zx8jrk!`PdEM^UAFQtJpkdXd^GS_y!{VC_5ll_#hI7!)KfZyjiTQ%%Ulos+$^DZV zQqxnGjk_72lu79oVz1qVTKm6^AuRu#*z2Gu7zBCgc!MpX9HV~m@I-{46w`dqt-1t^ z_E6TSPDLX)4i|MLsnMy52CL>08*oAMNYRltAJzc;Ln7r&%4bmDAe0Bmba;w=z|OYx zv1Y0*zZ>5^6#RaO_=dlUp)xA-nkr)J{_)ISHM@tRg3ElTy(v-f?qXs_h;Z* zfomvjH#z)-i)=yI*^;toZ<8JRKH?qywl7+hb*jTtQk0%7u3r#>N?1=12w(AW6pO)0 z?aZ|$$@Y)kk=xF=V@s0k0pUtulrQ>$oNe$1Qm6T$=AVOVspcmHL1!Pu`sEP#xy0PU>|Quse^SpMGa;LNqjur%XPTg4x#>E zaeY1!ODm|6JAxS0;s3NC)r!0$wA>;FC1<&n#lSz0u#smB?^t#^Qml*@$Vu>(LeB!j z!qa>P=alS7smAji_>HD@52CK(hq_Dn9S#*&ivcM{ zDdox_rF4HMCb?dOoLao3a7C$)rpLiqWubX|p_ z50zIHv^T?hWv9%Dn3iwUt(&bRrl6NhdvWRNnCm`i|i0XgYU^(~L^sCMIGD0|C zi+&8vOTeiJ)|l0@4WEj-=}}oqAZ=V0GbSm!fge48@y*JWSjktylILbz#-qUIVJ40S z!aGT)ND`Q@2Sq^*%X`KUcUvWx&>D(BLvuu7sDI*3qF`o>pZYy$b!f%BBMNB&StCh@ z=kkczKqfhDiN6^UOHqqyjo#)^@cqyp(4Q)fnKpjPKfP+djI<}qr8%>;MFCBfanMa# z-2aF5)b=ivcSm?LfK$HS(zkX!_)`b&2n~T3fTBHt4`usq(Xyf7w{3JxCN5HN>Gr7~+z}E2 z@F9a!${pdxEsvP68`pFdS67_WMq}`uui!HPw$9*+I2n z1islPw{-UKcoZ?$#g_5V7#@wg{umwC!@BkDTUoZBP2`ZeqG7Lt%HL1NLH1;$2 zYO@fd-&ho$>ZfP23~&+QUl^m~mHuJ$aq&hu_c&Vqxj8>?iD=YacnZ{kmux&a5BB)d zO0({%P;h4G_(mnS+B1Uny&r&seO=5>o#U`R14Kf?OX6}`(c3>UL`_7&B)5} z%1_d!v{7_`|9{VH8~*=#W_acN3veaxh4%HCfNYb-W4R@VPO{4T-}WeQe91%x9A5?; zUjpy7_e19sYu>sn%<0eRw+)zEo#)}#jA#RvB`Lsh@QCIdBlJYu@mmC+R`fSjL$TA~ za~2!{0{n)Vx2Tm;4pu3r<&MzY;yhpEpyy&XsmkX99oLWHsZ~s za>$?V4FSe}asSs_=tv<4?+Duk19Yru+CQbVJHoR<#z@NFMpB*qBEW9?I)t#gnkt?@u)q?9bs+14hYR};0#yg{*#*+O)fG? z>EFRvKnd9UE;OI9WK}ZLfhC%4a`kyJHlVFKRxty$XW~w?`)NE`K{Yq|3RMd@g{SnQ zY&HXK`)@<%MJ0)WJ>QeLK>zVpmfy833-9QxowjK__*fsow@4L`F7!Ye{N%dyEj_cK zQ#;G8cbI{`!oa4BFJxe+N1sCVW5;t8Z;aVTs?~=t!Af4^j?SFZy$-%w2%dZ~bOYFH zPuOzYM!VrOz)9u5Ji3O$fUP-QwJ1iSQ7`$VjyUyHt{WITwF)G{5tjOVX1*?2=_K^03({9wytuzv9y4 zIr5YJ!XNr%2K`tCLci@>A!;LM!sa5uB|nnG4_zzdNL4Pz-tn;}Xh7+?Xn2I_7n=L@ zW5addLtW^C`qfOo@SlC>;e(7Z*}TV}+hDJ;KH4=Ct6P#L!>$=*SKYnm#cLYBRzs=^ zx%tppm-{1G*dl~n-2J|o#trBnNW^NaUBL7N+L-dxd$?nyQ7_78A4|){NO`6&8h*Xd z3I-Zmh(Fc0N{kwtl+NU+2AQSwezX_Y_b~>l4;+E;+CH{kZlJlku?ac-!h?NmBa`=N z(aklz$ufT=v$r_r5?Vo4+4}{qF9Q9VsHQzV0dpTcjk&*xkB0wmNn?Ibu!Xg&xUu&A zKyf9&d6m7)Iqm_MQz`j_C)Fu@U6;XE|FYe_G-&|()3Y#ol3E*pK-OSO^fkWx=3e3$ zu(v0{d&Z7?Ue>L{_wVa@wHY2tEG*ptdR~&aall?lY-GW;F90n;CPey@bYxJzL~Aaz z!*>Vl66u(z8D{d!?1!v8c+3Uo#TL59D7lG{n$NQ5Y^bv{{E}{p=E>wIO@AKcgsXIK zqv!IyWyGlQeV$YWIht}2^`N192*_VoB`%(qz_yjaWl7ylWSLJ5VXeIp*qyXjW!e9Gd6d(P@}X7~@M|;+dZRQdUkBcT zTHOb`bglG!W!zR@+}|n7t`*6#|NTzO=gP4D#~3JjcI>tP*E1XD0tWL|)`$zDU1Jwj4BoTU55se=UvIMO|oyjHBPO1*jO?W!{D~ z*({~68J@He9w*Bqz7(#cn7OpPnC)CxY`wIs*wXPKcDY1PNpS*F<2q2+*@U_ZudY0l z5#eFXy3HzI6Ye1Q+K|E^#kTqLN|!S7%EDp|?x5RJlXrac7#|SDOtBpn ztcC5v8Sb8KAyYJRdYlo!BMbo@45gfMUn#=4TVAOXcuA2RV$!q}drk5FOUw*aestqe ztGtV8h_@fLhHk0<57Ri_hP?;l0i1w-%QiW1U^|*m2FTV+exjZaI`J63((W|6$}^rk zj`5YkyEjRn;fvXJ%&*WqP;9PdF?!IuKmJ~GjOj}%Ib04ZWBJ&ka9v{hhsXB~ z-nK|#?{3O0Q*!g3*Sx&ChQRKho)k#b>P8#n^HF|Pl&m*Oog}J$dCsqhWjh#i9p*kt zaq3Lc_nwP6wgkAPq)p``#B_s@J70x=-x!J0G#hH|N~V14DF%vA4D@L6CM)nJD>8~U z`LgfU{rNBnrv5qkfXGxG5M{0dkP>Km)ygO4?zVo|*3|6%88hv$^_#0Xt+io4kaK%T zTI#5u#biqNTY~#7VTuazgkqm;suf)7H8pD_x#CQmeC|079D_So#3WV0nJc31n~(5a z44yUh1n4xx5FMy}!7RqRa^XkmQ)qQZ2hNpidJEMVV&#`ijx5)b^$$oYwif^Ws?Hca ze|628eGK0kx(9b((}?e7T=))py&8Bjr&hm%(<0DFTJFf+k?HUKhUk7qPk@ktKmB*g z`%rKnHp%TVoW`vNT7=GcSxicwRbwmzGRDiK`m(4?XHPNJv)%~>YwwgnW)?PWDw(zF?qQ243oXCxcd^# zBc^#Cn_a6Hg(*0xlZ+yu_hV$MciIla7Z#XgNXnuUnL+ z4P*2uYH`pvHX;RZHykc&aFTFVGqdHq)wAb_dF$?ORr2zV%4yt8MfhL1*bi>21aH=LJF> z{{TuVSJ1LlyuL<`*_eT|P&cgKH3R&YcUVYVlkBVP zi5&Y|b>0WoTrTKMvZt1tZF!r4Uw2AtNZ>!{NW(8ZS-sz(J1GdAfem)ugimrwHBfFi zrds|hJ?^CNzo<$&2~5V?0pY`biacCE=S{!De+1rq4G4eHKM~X>Y1@r;tDuGWUsT9B z9W*Qgg1L{j@(80te>e2&a2}(r4F#bIi0{a^WS4w}ksiaXLVLARdq;EZXSBUpQhPIO zXP)X*ahDrZ%F8TH?=m1T(RsmOC54rmQSsgh@dY#VLx3ws?I1r=3c`+lx&K8xkqNGHKv>wHiMjKF zPVQe#1Yr&CHcSXCj|HJsy4!yaKZ>`l!Mkp6DYDDoZM4r7)l*0fbd~JC)*FDvBnE-m z4!j~tlhb-L`^}&ru+Es}Kdhm|KdguWHfb~H&`h9|Jg<|ZrGF0TVBHvg+KzsuKTf6g zuOtOY-Np->Yw@PUuhJ;<*e$F@S^Ss9KH)X`6#myR zQt7xkBSiWSAxzQm1>s#mfp!{jniGV#g#wJ4T=4W?zh%Mcjy_{RXuUNby+~8f-pT~3 z+zaMdle!}#`BQiqUTr3NLHMVjoe=9wfLE3%Pew9L`vkU}g7CGl_?EcUXu(X7pJ>+V z=yMIQC|%7`1S!9;tpD>?b^eLwsKzuGGa(5Sj*>IkVTEkhVV81Lq+V_C~s% zRBRF9+v*3t#p`mEE|hXy$YJ{=`fBk}U>(J9N_xIHHeNzM`>bLoY;V@s2UlLg-qUDT z)fB+@2PCo;6rc1=g$jNkmv9dIX5)PRlWVkx34gkRV#<6}B=^Tf8h0q`A2qB*50wiX zU&*FKeEqcXnR7sUR>L=SO2qMJ7I5pIS%MKB&tJSwPp;z$oo~Z^kwCm6=58^mYR`>x zqAUm6ZJ^r=`?owB;d24kvatWiLmaPGvOc*<-B#HD*Jn2XElb{1{nUHnvrRHyCV3#G zX9u}vF=CPa&5G`U0 z?%lq@Glltl-bnAHp?4lN(!L@3M-9duv~PO*@*;Yko^-cg7}_uEpSjx?+xqZcn9-XF zbZ4}J-~_kfS##KL+6i%!nf8v$l8w#3+X(_q?KJsJ9Kb zF~_P>F;mSfJS!@>e%rI}Hxpx%>cKXRf3rs8FV|52iTEDoyM0l@&F6o0H9SrZx_<15 zQ~o$vxGx?b=?nS|6#kF?tuOlgcq0vFWYjwBCG(+6n9wc=-}u!Ag@2flV|Bp3=|?ZH zk|vseGYbtE*sX_x!ky#K10BrNjT(3RU}_)hqxTVn-}-;(Qv>=`_pk38D~(0)Lp6ms zwcvgXP{(DO)BQp|`YOj0>A#<7up0@&oBq3FmGwTqp$G^M&#&*oIHo9cC2nP7q+4cE zAjjBm$twb?!}IIQFl!s^OQ7A?(4}hZ64iw6#E|}MAx6TVxW>RLgQOFm3Om<$N^iYh z!Li1kt@Jr7IhQG+ZPa2y7ser+(u)cat6X{V3H0U(5BtS~!RB zztRhvr7{g8WoWyhTRl>W(hjCopBn0M|DbR&7^WPY=RXE+mYmZAc`OwCKOti5v1!5Y z{|wwBpb>j^+Sk~7SFS-D7J0_)O|i?tLt!S#CPihXd1AA&Jds%zZw;&jm!`?GcEVO! z-T5*2LKb^UPOM=e@4pHhTOaFROVs*)VaYAZ4<`nL@253lJMQLNqg)GO@V;%xbuV)m+#dTeD+6AV$0pCy znf%^o?4`*??scnjKruxbR-!jbfah1b)OmgeWMHGA73*}Dxp&x?*&A0zyi#Xh=Dtw5 zyfq~U(z5*v`2}4HY4?@Et{v-&ZjPkYCj)Aw0#Yz#HMHMMz~aI>y~e%@8gy$x$*GS~ zEBveqdY&gh$}#ShW1Il()u^gDE3Fm^kF=h8LYh-dQIm z*!qPxgq^Ssj;b))xtppzTl=?G}E}CHLQ}(iznL@eJK3 z$Me9mXO%#Do{xF>8+hN6`+pflH8h|#u-9Q{Yd*P2NuDrW%@2 zbcU@5M=QNQyb{%6M%G~^T8@=S?fJSAJQm0uHqpV=-__#VCCV9- zy$fRz^e?~Y>Pn7|g@uqos_JFX=M4q-4!!A9_IIG|F0}oy3#l*FldQy|iDUHFP?oK#Y z?@jRa0Z-zm@9h+tAf5QvcYe2vz7yRcjl(Km5~sxaCx-?b)+E>fG9#Fg6uBbu2-U@G zfMl9v7J5i_A?7l{m=sp7wI78~o`w92T^ihrdTq_Hn@wd%I|H2EgU(A@ZLwhJc0x~e^tQ8bqfYfR}PG@xW>l3EHx5)gQUC&0VDCi0u!`Uko{CWs}bnQ+D9W`{+vtBBDfY%J) zmKT+Hf(d0Fx)Y5zL9a;Cq2J;(se)gwJZWDMRvrQd$`p^>|DR53sIy4IHmMAYajd5+`O2>8eVO$yyLwS`h^xzH0W<`;g& zo-F2PfDc15zV+S<4%RQtL7|POnjuvL=)AUF;x6;{^UitNmJ9GXqShsIX}~nP*11bO zL9|q2@(Vflmb>T|ue7$?-*BKk9gqhqfFC@OF_u2l^LMOBj z1h1UKo@_tcwA9UP{sPhj=47AnM!;CcoC112-xbOS*TYigoF`)Ej)A9`D)FJE!$O>3 zbI1C&Zn&ycUal1%hGbgC?!qtYE4Z&<`i!Z5cz1YcsR;SZPiw7_Y6+EHKh$DIYN_v2 zPgng=i;mGZG3zSvv=!^{#LZRWgG(z7cCJtO9%tD?Xd2CgJUiD*8u6UXhhe?@;L=PF z^^g6qev6wTh{Hb^!gP*8?;5_B!ZBGa;~mDX|59rt>~UpYX%72jQ&@y#u?nxsHx2h# zp>Kwj3H3JgkREr=F;Lp8g3>O-;3v{`^5L8l;>w&)#kDyolY^NB{sEQ$4h#MO`QZ3d z-R|Dj%i@Fj7-;f7@2qI^7) z=iQ84oqSr2HE?y5Bv~5`ZINMNdeCGCJ!(Auc)|IYOscyR>50wMdPi~0NjX-kd$HFr z^+GUbNbPIFn-U$1b5FdD@eK=WgD*(mHJ01GF(lj(6m*TlTu%V{(yyF-!nl5LMS)xP z+?M41aZHatLG7NzBI>aSK2G{?;mkw7kBehWV>>2sWMZQ4KO7&F%S>7?ea2Nq z6s$%TVBQPC(Sznzx$%R|wP+Ld?S}u;ERoG8G*`%;jJg0F~ zhrzgti>RsQ5)VxU&g+;))alT;GjC+rb^ME-G7`$xY`sN}dfm zTp8R{e$jPn8Uqa}FJhVos)sd|w|7=xr6K$mNL#=S27f<5`8Nwt`e^q@Km{fIN6488 zZ(wTOZ2pvlIY#)iQt7GutKFk~V;U_SQ9#C+!4{AzZM=^*TQ0n&5l9sOtgPR7h{A)pSD1< z$Ew7sb}*>8y%2gTUz!W3mwWazglI`i*XieO<|o*xPxrk9y<+;z!JugXnvp;|`_fE#WyX>bKNaRT|4;uxo&4mFKAFbv za;L+2G)8?4g$k*~40h-x5zvi@jfI_`E5T#wn=yK}C_iZp1T}IvmV=K3i{eN^|I^!5^d1TMmNYk3NJ}KYyS{*R+yo*6@ zBzs6TIZjTIUrQ;!A+Is}kn=7hl4#}tlfgysO&zcLFcaz{_$!duM8VQ1O-0iG^TvsC zGTFjcR&^QRrg_SfFoOQx)tw5f00ahjK zoBsQ69G5%>lvT_JKZ{Z*eZq5o71!SS=2K@uyS(~s0-;D~&>F0!`1a7a3+1LT+%YM4 z8MO3A5lV5FgdV*?=VLMdvNV&q3V2eHyy_Jq^qsk(xV>*)#rkd3a!Z!mCp_ja-A2-H zB?X;DH_i?`0;J5d18dDB53|Pjv`=Q-;?p!r{2${9cq(Cx3ST&n#t70LG4q%q`Kp27 znjy38rWDp38VIf)+GQm|1U#PPt2Ffk!No(@z{~uoV4;Mr5Bp0~fv0kT(x3v>VDRT) zMTl9H{qp{l4;w)@2SR3rHhC7ralmuvPUAsn!BZ zU(ZD~FbBo}fA&Q@fl7@C|0k?EdQSBY`~$LM_?Npj``D?LzRz9oo|`F$c1PqpQ(+4y z=Mvn;@;uuweUXjh@+|!Ou6)}W-*5b?Sc}l?ia5e%D?D%eWy}Lsu9s1Q0-8kYPZ_Dt zp?<*!wB{slL?ba7yEE-d!vi_=z24`6#A=59Cup2k5!#K}O2-fE;SOZ;7p}{3hNmr@ z3V(nq_$~;C2XS@>4hDEPk{nGHfmQz*51G2vOH7lysXV{{f0a*qv+Qx3s#T@lH_NLj ze+b%h^iF3XJb1)+7c(%M7vU>|rhB@U!{+x(9eg@3TjVW$5qk^#USKByFE*3^S@&Gj zA*MpXqNr(!xoR0Ci9t+^lWkeOq_?_;+00D zi=@kqrLGyaaX5n{s#5V^sY=5C6xC?_SE#6raI7j8|I<`a_|K{|zI2Xi4@Ik}$z^H$DeMzEN#X#TN?2*aJ67N0%lyJ1 z@b1FlTY~#mK2{*-d2@?m(M$HXU@JnsKJ^KU&k&s%@*7zG=w2xYeYPmlP4(%sc^{DY zp;wQ*Ct*LMD3Ljmw`IC7iXL4YMM-x$=cVwE)YCkwYt$E9FwA5yoT^*Ch%v&yg7db} z>8E!nIR6;RXj@c^jPT&8@hIW-hI%%oPq{736v9v0hBD!Da`5|YNZlol0V-uut`;Y= zDlsuv&aH8)p_N|*y;j#KkGM+@4PE;}%Wa_*8uAo}ctGfPQ=6aIv*wmj3*QT{zc^4l z+M``~pg7L6=d>NY!svH5RMhkdYCoAM$4Pvws35n5k^nR9EvpDk2dbACje4|iAg_T= z|JC(7$l!xJB)gGcHYFU5fld8PERs}TSdE={52yf-cz4e?hFRBKq1}_~lUhDAE&mY`yVmcB1Dqgta@&zV`!1w-f#| zS1NSe%gv+t&%esB{r8Rkt=6iMT30I64VO^sHx>Ju;fo_G z75MePzXAP4X&w5wf@+pn`r7du9UIvR#9ypzCn2+u@qO3B&plhAfiF7wNhSKO0TisV zM*bc&nAG*6()NC97f|VQAWLt6pO#w!7x=wcW!o#(x@?fg+!C^BoFu_BpOy0q&qIEc z3I7=SuTaZLrox*A^mumOz!nF2J}sj;Ed;+B2tRjQg{FbcB7A9uu`JoX7kd6{?05ag zNPe`;m*6eh@o%-;M{2Lad&_`J@pE`<2z)W zvFw64q`M&Uy4nABxB8L0<&Lyv?Ej-J{bu98)qZZIc6^1p@iDYx*hSwc+>X6yhpNI* z_6hKkKLHLj!8cJKrv6x{7xeF3KtW)3f|ir(=K@=qOsj>573v*fm$>BNUE-=0w3ORL z{XmisSkN; zp@&f_#T&6(Jm58yVYEYE273wBdw}1kJHek1NBJ;n(Zhw_dU*V$(t}Phiez$;eB`i- zn}heG^J1E0m2QQP6TX9_=b>#yvDuyD7E%9_I*j8nf!=MIV|$$NA28o9Xafp=5;NA2 zgm47H)0h}TBEs^3@0(40f+}9xRkZjoQ$^!{s*38S#;WM1nTb{Rgkv?MdfyR7WFGdP)RCVOQk6Bn?Cbh}?T(=Ri=Dn^2KdR2@z?-y_9 z%$xhF7*&<$J}|HWy~B3x7b6Z5_%!p(Jy$F{ozeEYUNvmjz=6>ha4KWB;Z-rFDwVJA zHrh3LMriSc_WXw=v*rt{unKp;x@s9TwV5my9y6|4m7X{J@|f#DZ>7ksSl!c8?CUmM zbi~2Rp`dO3`uo9OpsUGBd#$vZj2FNuT0*@^TcKlD*%1qVZs~f;w+QzDWCifUSZY_< zjnKL+wZW4ax29|___oB934I-S;8IPzTr-xfIptTf@FIuP3%((+bL05*uL@e(I$3=; zRy8l|!AJ%VJ|NML=D+UznY(OTl1c4RnUtPVJI+4w;rlDWe_e{Ul)&;MgO_#D_ob4P zXm}f3(}6V-T1;Ya(jB_5gL~N&aR^`K5K|jt|B(IGmm-Cck^_6=bFm$pLlXHyCG*tC@aK^KHBR6%b_YSO1- zT0vNYV>JKs2FhKML*r=4^{}7BdGM2H;yXcS-{Ya4(X2X>H5+)vlujj?1&}$>btWGv zPv)K#GnCLoGAw(o%4!1NK}@&y#W+V-Qt$OISyMVLZqspDZg`lz3kMn4Wd z$53)cYI%(t_b^-(eTF#4GHZi1LZZDCk~ZWxeljrWY3Z121V|acUS9Sd&Xm7&9&9~b zzSDjBsRnQm_k#<#+#L{_fs$XP&EW0bNp7IVJ6{raIpsj__}UwOr>CTM+Jtwq(>KYX z^Ssnc-;Tb^BX{3r65a*Am>R4r@I9;XJ@ciiSoWvgzuopnd?=F zo(^%P4(HwYc*{=re$g?5dOt0-Uu88{j89S?BY}pK9+qvSI*z~6(F$n?%MYi_v z4Jg^nkF&#sl+%8>Y)zRQIT6fh>Ob~O2WDZN%5Yh}Pf@KzTj5vr9R=p!&$|m+<#h^a z{*Agtcl^8a&(QIx`}zNI{zbxD;CwSQHDS%X5a()0R+^Yv1AnPIj6hvV*GgO!xT3P0 z68AEZd$1$7q{g!JiU)olN-&N)a`W74;6Hr6hc$5?nQ1Oo`$Ycd@S1iXzP&wX4J0)8 zc#7Sp%k!iW%3iqwF9XCh1G!1+VXXHVZj@s*`Xb=*kD+@Gqt4!0&Um7LH1oVW!$(XL zFd8$af#2W(ru&Sm@Y798kLjkGbL#9AjLb}6%oF28eig>Eq;+qmc{Dv2w6oKa#gls2 z$w0?039HE_K8b4Ep#&`b5KW^`A>w;c6Zq;JGM=dl~iEmStn+M^t)_E+~(nf@&IANI14UJ+AN+c+aU zaQdQ*tUpq=-#X^f*GWBVAKaEIOHFQUhP+}^jJIZ6szz>#@LqZjexbcZ8<@PJ^%vk* z`hty~VJOXR;h(D0wyblL2^Hew#TDWcxPD&zv1l)*=Yu)?YxUamdUuL@`Nl~196q|< zIj;cHDwA6e#IMNo2=`7ga!eAxw4q6SuprW%%-?JTmo>QkH-o_izoDlbd{eU0&2B4k z`-5F~u>RsK4v*=2zi==JdESH!NL^R<d z2`9?Z6nD5AxXy~2ba$(Ll$+7@1+UzulCo*&C8cDKlVo2C`y%Rp?ZYn0Z_M(J%9eTJ zvqyO~7~Oth06cu1R~|SAU2ACW`Q(B35u)dgAwIz;hfHWxjiPZWmr%nt=3)fnnb2BY z z7f2_3=w4FEPvMZDexLH*=$iCA_H#Ou#)3or1@u5I?ozC{r{Ocsw<(kJ2mcsqvQf*# z0;+$<(VS@b_^!13gI|T{Xr_HWEL65onW_rXmTKIIm{xh1%!j>;``foNHMfN+e)#O# z?7|9{7^J-tIGH}dkUU(=t&OF1bGZ;3*XKLg6%^t&>n`MT@H;Xi1 zZ(e9zZ!kIyTOy6845iNXTS7*8uSRy<+2fRnvU_DBb1%Ghv-QO>-C5YdsXdWj$RD}) z;+qau%a`4OMKP$b7zOoCO`jeRzPc6b`!UvW%LJX39B{aJ;a;AWMjuVP>wzFt=mKB- zXxV5-F@GAq^*(Q%^_&cR{L|&f-S5NC;VVD*UoFKtyUSbxuZ#0_Ih$Vnwt~p2Mj0*K zT>j_K_LWl#utLOFZvw{DyIXbqNAPzx)vV+O-DKkPbPu(D2oDUW!5M0FAAgD>Le=7a zW!OPS36y@y;D6T%ZCyy&D$P{pMx|`>X}T#sSVW7Ey}r~Gfm1U%7np#(9vo$1<1yxKTm%N-?hP+R~-INNod&X(4g2 zQv)xAc^@nVdXMpHVo9VW)qM{3V$>pZfimSv+yWiBb?>C zeCQv!%QWw&`QcbNTzJVEbUo$cV0~9la2&_&p?NodS^+*%m@Zchp3%oE>1XUd@5)uNMJ0% z;A0=CTSoDtuNJtAHYBt1%QAbMy9j#gMeEhj-C?DfXEn!w2Vw-JXki#bF!%!W&U3I< z(cNSMpAL_OTU%s-;-^XPTsbfg65pzP+oe204zT?5U2nNwzVYr7&^CNAH7*H$-!|9vCnmG5a9 z$7vxGVX($VVaJYZtbsfwp%LrrF?r4CMn%o?@u@fyx4Y~M8!Q(8hb|UYydS!jU=4j3 z8Y=~!urJXlNX64wdGAhkwcXIF3{-DfAsTe6Z8JEa{*=c9$M7LF@ijr)FHJ4)tyFi2 za>)Wn?!igV2^|Z~6TUZJkn5@MMyU2EN`>aK`5XbIcQRX+xQ|Nwe$jM?m8_LNxKa?M_YP^w-Mp(bFbqP7Eu{OO+ zcOcA;3{G1kYt&=EVH;O-aW!&iqAWU=fZb;_BwFF!W;#EkZWBKS+|EtBN~OgAu`0=f z>I?!bNSyKL?0;QLs$42?31_+S-(F{BFDgrxi@@e;&F5<*S^|EgVr4LYmXW{WqBG@x zE}zHmJR07kXnBI`L*R}~E}^>>^#w#NbIGJgU*=-y1;Hk1Cf+CambP_p+aYU_hndb5 z`@O~z0veyVVtx9blo}6@;j|R%9b3YH8>)q`6R!9l-lz{!fXPG4!}jtgE(r60r?Dzo95o~(r<^dg?W6*k%;-UmJNHX4|L{Gj7&P8)Aw}K*6=-)%u zzDv{&l)**X=ribj(L?i$C9gG&wHr%RI31v^RbcCp0ZYCbONCOPL(%QfdblrSGh-f^+Z7>*IWxrL@M6V4z_HWA?>go^OH9KU%d znvaRP#Kz`N1a?&6P1%;YH(8zaCNY~~Y2IWehU4N;JW5PDBM!4J$nj|^%2~k`#1jZ? zVtULZ;93UX=z+aUc8K?wU04UHrF=Uym7MdM#4h+ocNRed?@^7H%^K7FrvGtZ8N_$K z>HmU_HN|$uXGLFo6KJ`Q;q>>W{}ekOXt~~dRKTDI-tNe5^OHMSVb%Gl(tEYJJ&6Pw zmP|F1a&Sv@7PKvLn->0TCr>Zg<`Sn&e+B=ur~d)}r%tC@n+fHgBvCxu9ikaF8`|>* zH`=|N+PE}Skid>5jEz2x%4$JJw~#>9LkGk;W;yo?^l8U%EWSadnRUZQZJ_$Wbk}Zi z&Jt?>LN#>YL(E*;L^Z`-2!Tq|n+?oK9(D{=|2i5W9wE6Q9-&@g6nu87F@F9gz#}eB zHWUkC7eWct-bkZaJF2tr#_|NuBu`<74#7X1eK8F?sYUe>PYP6UPsDPUe(Mi ztKm6x`sEJT;~#)NK#qszHVXuURBCFHG<#Tq z@v)6H&k~&)C%8nSmLw-B)1x?(Tb5(sH2k>G@olA$>Ch*P`#=jc1UdILzTkHKY4zN7uB|I0p@{R%Z8VX(ug--(1KNwx_68Xnlsm>vgg1|TUd)oy^l4B0I{ zbA(F3DAfR6xnVs=ZYrUzPkS*Gocz&`d9lM5bD}=U8%! z=sHWwh`2)}%8cifjX=tEsUYbG{?HwDquG__%B!4eG2T=F-9n|%G>&zN(mbZK7&ACN z!g5?3#t6WSo_=?=2HQ`zBrc9PnM5V{WQhln+9SKdP zDZVuBp>g@JMc*fv^;@hjM>Pjri{m`ZwR_xSsSWnxQ65-#E*|5JL&?>Z8C*UrDMP_O zg_t?fST9#shJu&xP`nu$I*Ii-9BK+3Punt%Wc}AQC-jg0^=;k%>)U3!Eq${JVNtUs z6x`7!TOh}mJlzK0L*N&$bT^6D32eGIDLhTEH;rm@>F5l$;G))jH?VHG#0iPcc~t`w zl$4s)x-U3b_p1N68%jo~3M(Gf4I`#Uy^k4=iH9)jc660U_PIX?qw)69+2*`1fgXabQPmk zka!QwQxZ6^ynaI=-jt5t^zOU3BGf~fn(9t1ru-D`F?xb&7FoU2LRxrKr+nK=&su3YbVkRI8x?DQe_u;iJ7kOw_?25lSpTt&Sn! z@Xjc;AF=u_-Nik?no@)3xnl67m+hcZBYyfcv(t-u9}XEHdC??>UQZ1%^*cFE zj388-;?1Fwo5Vt6ktn5&m7_%6&?GULus$G43@Jqop%@0#lU=F3zPJ<59)5j$i>yZ7 z$nI0rXn?yQuVGF_G}g^i0W0-?&!M(~_m#ZTMCXbMXPpfk>;q$dv}fE}9JXhiQDU|! zsO{kYkY~05$?z$#%H`qQH!7?gPoD4>fJ@~*GyBi=c(uBiz*t9yg~x6Eni!9!I83|abttE zvJFU<3}hNw?fDB1ZOck<{^#A=zJ-p-FRu1DRztQ%<8$~=5Oe+z`v9>mBe5{wthtf$ zg_^JrQ{UYe9MN3LQy!J-N(XFT9t$S9d$3E^lbFjr*hMd@Mq?M%D&wSGRN$Q>x$tw% zjcuix&ohS-d}qZjZ77%z#K33VO6+kF3qrw)JD0_iu=Sa2X29jsaZ0Q-GHK6@kt|(9 zLGXRBSKjh7MAiqM>vs$}CSKP%=N-e{B)SN6hUM0U_&RGuXJOyxMRis+e&?3ffv?W$ zWLT5v+C*s*gg`4py1cNS!h1ntz$tNQOo`^XORJOJwI-(XEz_t@88l;Kpr0279oYzk)SaDb z1{$C$Rts!7+gi4$^g(%UL6*G;gWjjd8s}fD%Kv#)b)2l?0ThpB2USlodT}6?$ zIHU%r$2;j;(kHuC>=$P(VGq4WVlqcNl^taA$u^Q)C63dlIL+s`<9zdm-yqAsIYFM$ zCZ8}ai|vplSBpE5`-bERB^>`2@%=NknQRBGdp~NKvDSs=QGA(7c!O==LK7$9tQzf) zl|}nwSm+nlhJtM&RiJKpWBFnDFkjWY*ZNyJYT2u>gk$p0STowjai<}z8_Ok3hV;+; zmG@sITnf5r$zH3RQ|)J= zZ}-a5y|95f9&jx!u@?0*ET~;0o~VD^5OGpn^F8q4Fg}+k`Yo_>v22&`|7UZgWbwm# zyR#J?GT^_-vYAfV9Mqcxo>hG)xN4A6P7mKE6Pq|q)o~z%gIgDIikrlJ+pMgT*F&a- ze8X*$@u=s3*u14yeAgW9&xlfpQO;8Ey@0&epu~w;-5v_Qc)J_F1xd&ww6|VIZ@tDs zTDU(H%m^J8Uo#&NCr@fX-=uJIsqbjNeNOvL7IFITYrkx}*i0ZReNDF)Wg_79)u+Ar z;A5Hcj)g^!>8c0$zMBt5oc?z0VexhC0de1?N|a(aP2FB=ZCiV`Sw!Pef;z~S=tzJ-^0iQ%b2AZBQrP}+rK^}P1M)cncS-053#84}yD50@)V3(Nr z_AW6CmpEycnEa5Di#WA(?N0HT(Q3E)@M!nPy&8t`{T_ZHncSVCb~KZh0OSl}T+OKt zR}W}Mw+#G^W%3G>t~T$Wxw&#vpSNd2BzmcC-b9H*usxINicbO#IHg`G?b;kSfIEEc z*oASe-OhurB5Ge&je!^4Cg^SGa;Wb0PM%T3yR}&TUV!FFDEQam`&)aY9op7Ob@>%I z0Vm;?o`#*66_cNhhKyBiXiEEDSP{q^t2Q)^{a#oSkO#7z;P1j(P-*^Nn2&e?;`t+S z3*z@6e(y-U0C6+o2_tbc;<<>Yjl?q$&qsX1NL+{bbi^l*#FG%e7xB3xaV_F=5MMMB zS0ipg{K1hpLEP$8niY~ggL$w8^)Ied3r zkAs;=cZcsfzW>H~-i2}FoOi)dzmC#ySG0xCV%4aD7vzQ|_^f)G9m(pTyUypFDm^mrQF-afC zV6R6!7kOvJp-FT2<&sYNq=mB6TKiHvdx1Vpc6!y%=J4ZC?!Z98L>1RMHpx-lJcpm% zLE}9RS?|Ry%e2d^Ne-1ihN*65rp*EVJ~LfCr3-Cm4W!y-NOCa1X`Ib}|5d7w#W<-M zNKkw>c77Z2$0#Q9Dg_N5 zj^WI_Jhgn5+a;zXy2R8(oS2um#Cy>nj1g;GQRLQ0`#xwgfOoo)HSbadzs1IT{$l%WW#{#Akxt4rzTj94o8z5gg%;_Vq?%&RFfzOe157l>FWchbS7J7w{}m{h?IbG)vd<>n zMNy}x2zEQ5SsLd~a?IxUekC(7Qz$m%j&;$U@o4{j18@0dF^mBkAy`dmdQoo-tHRn3 z9pZs-3IjXUP%vv?y0kJ-ztm34Y<|g68SKaku&;hic@ZXumod1+uXUh_bd>g>Psg`g z7H^}}8AYt95|3r4v=;F?iAtNe0aT~t$vhNXIY4Qjv*L9#({EW<4^2!u9%u8vy3Xk3 zI5+GRr)cS{;IN~d1UG0G&QLVI4YNcCj(7#=rl-K$uMu53CJXn1KXE6xvd!Q~Fy4ku z8ei8YCaV&*RdRY#d^D;pWz*_ST~Bmw#13K@4o-p9@GiVZkE0qhWH$fyb;^CQ5Sxpl z=~BK6F=ctKs*% z#ckprf$jNO;EU4JVJH|gDARuey}~eeqO(oS-_u5nA3IVwVA2ijAe0v+n=5)r*10y! zHT4p3uo%6P-}r%ZUOeug=6^r@wId#qT& zqMWD_Hz;EGPx{V$DMev|$42x#xLKIx4fZVLC2vUGxHqN28g+@@0~UXmVSf~i9@e?P zcF0d;za7sT`W9># zKf{R&R0Qg3Th^9^c>&38IuB;^`fliyIgf(}r*6q>rR#eYq$^3>D4Y6xCTvq#k1Uh% zu&_}@9@c_%%=WHOn4^~lj-KnLZ|m`1-&XK(eT=!idHHS9N3sU4(HR1)L@o(yrK>Qx zFe<6my7=Z2a;WW7P=)FunPf{}1xlL1nel>SC)!B=@57AVDOOA28fhh_F}f4gEw34v zPHG0G0R`@C8!Up6O9;j6j=V1Ic${!JRP6nq4=R7rsd|C$I-&Mx?E>u!~rNmA$ z2E5YQ3~%Dc`6*04d>2xTaIkwEH=E(RyWh1%$sLncr01_4-yjdXwlvYL42;#-U~v){=Bc zt65W|r^j(otkNapY)t1Idx>ItNf@h=-hk6G9Q^J>UnX5?;;#WAuC%c^CX@1RT}!FO zSaMM)cnn(8I&K$sEj1sFuc8H?HI7iO9iYUwK} z%)-o$Kp1)&{35Z(5!jvj6jn-hsVDb!N|{l_^5f#63C*t`7mrL3gsA>vUymad68CXe z=nhBshGy|lLNjt-Zmw>wFYPLQUp$mg>p{-DmD*FkjrjZGk^IJHNNcygjgTOGD^LkL z#r@nDQg9uuv~9v`Yg%dhhJ)`9(zfxtA?w&e5Z_pE zQ|S&!DU48XJa|y|wkr9Hz|CHbKfsMSh74P_p|9T(o# zfwm6wVMD>;LCSm0Z&d^itWfe#h?BT?cf$)1>d%2^GaF5R_=DG|95O;b94s9?x0{w% z@=GCU5aHQNeT0sq@!Tvoo2BTqbIG8;{weGTGT6;Y%}My(RaA_*widswF3q)j@%xTz zA^sn7rB1Q%{jPN1Bk(QR-gn0J=#*KWJxIIhO7dNp@~lUB?VTx{=f$g^AkF8x;k%4l zzjm?LE+O9GI^laO(C`d9o0&rTysjST9fpD*4Hej~<6Dj0PEh8ui}qvM;Gdxvo#*Uv ztl3U2a6Xn&590fu7YTNa+qVmBvHwz{Nh+~>h&1T9ea&%E!$AQ(HXN)NYQnuKr9=25 zE;`P~UZv@qhlp_&b_XiOiuckz0JaN$CG#pYj$aj37@_HdhX<6p!viXFbu&f;&>v>m zXw8*F;T`0^yLQqMhW0(}nN`V}@?pmnrGO=!V%tc1!bl3M*ff&z7_=k7rG*X~sjr)t zI+D5yy9}v+&i;Wt6f7Usj-);yrP6bjY9yt2BxPt=!Es2F2V4(!ZM?_!mV=&2W_zr> zOLmW~z(*Q^0@3lc!@IHGn&TP0{n8TzUrUR3KiWkajaUaH3)kT9Zes^DP|9XF_%Xup zdgY+jXfg$vIGcZ_D*+PbM8zolk5a_oe}p0u|5=3^r!%$eqRW?DASrgMJhwWuF7kgyXQF*88WT7bx-PID%!LmbN z(ScfjmTDzeq@mV+gdgA{iup!lsqhz{Mu#ddmkZ#rzMb%y9~Q7Bd=S^ z>yw_{C512JDKn7&PuEpEd-nfj?91b#toHw(XLj}h)DTc-0Yq^bSro-|7-R&kaA`5^ zCYY7jy@lGQbz@vIwGA0@f$UmYiR2ANEzK0m>e_Pe1+{X?+kC6r0=F85171jbKcJp3bGM^ zCKNx$S8}TF6WqP{z3Byb8TsDy0ig49H&)o*<^M0(PVoQ#vAu;|5esXA9Ox#KOen~{ z1TLP;*Z&FIf8qM-Fs{Fi)AKsOtRVZh7f^pr@tU=(-(4+VBh)>+37Ev|Jfx=`bc93peY;l^&kz1bEsSc&yQyM4WF z(_q0R7v%7689PYjic^W>9zGwJ5OTcQ6$yToGHb>8j~(!~aY3H-M`+~L+!#APvo&^P zMBJ+@zFv{B^3IieR(`c|gQVA%IyH@=k+h4{oDWK){y3l^eWMr?bUm^$6Sf;SNCjGW zLqTYpRAAz{*P5(GC*gyqx`o7?a`@5Yz7J&lANJYoQ(p?gBF^RI9wD9A`GbkC&fcCh zQSnr};db=JOycaU|nJ-|G{tjwszjrH)M4c!)AuacbA0w>Lt+;#B3%dpZB( zF2b&&H_Lb7zQ3)CU65z&QfyW2Qf?J0Lv&}er%=ep%2K{ATjFo}kR8^c%JIzYA4OzF~ZuDJfS#kcU ztm$oaS!M0hoi9LJ`DOT3-JMl}+*+wGw-`^BYr#{>osOp`cPgIV+{t+Qawp>H&&|Oz zkZZy-m^&8FQ0{0vg}jk?ig{^x%JTGh%JYWfsmM#gQ<;~9rz&qSp6a{=JT-Z7ct+$! z;~AL;Nw*Z0r@}KjPmX5{-IilKBYiUnyzPuF$!C)mfX*ZQv(!FB3=7iX{A??vR$*MHBfW{Mq zo+|U6USa+Mi@8%SuU zb8X9>tTITIo`%NPu-2#Hr*YtX4*zRR6P)1^gTWtoT1wJBEe+KM5lTg9m^Oq^GU}w@ zHypnaNHv(QamsjEKb}L8I#7b@7)(LE0v0yI5FU;n)i9Z2o9dGiJh{$GB>r(N}b~{9f$jl5cMb+K&==-tKe6Q zpB=w#(3HV9KWujIEex>vLHHUslWt-(aP7&3Dr*4ts6tP9)ya4#PPoH`CZw2yX15P| zUlg7a>~x%TjEywf?zHW(K}#Mj`Owlh)C!t~NG_!K^Xr1F#xZxK?1~@k1LkDP8gP3#4q0NE>KUWz2bDL<0 zalX{0Rov`V^n9b1ox8f!2>3e>mx)3do#K|?DKq|8WlV~a-zhU4(x)<4T(n@Eo(A6R z=#Dn_U5Ph(U|dtbxoTX4+M>HcQ-#q#VPvt+Q(YsXXL_UksqnLcH@K?gh%7C}Mx~-r zYP|YpubRP6*MF57|Ep5dRdc+mz9GLUH9bq@ZH=jdL`O@WKl1SnjD@r!m6+qoz)8nm zX{o%dXMY9m9bpv#o6;5oDXiS=&Ml;r1t?LSxmUVN{$A^zURxD~%yf;Xh zv%Mm~4h6x{#Vl{H0HtdQu-6bLeGjwYCHQQ@Z8+>Dss~O>i2X6RWRr1|%1X2Zl{yTq z5NbcbwgxB4UfT2qPSKnq+DS8!9$*`J`AlBk?Dk(Ny(ah)bXKSgl@4HbSD@Gbfv(C< z@QFozSZik=xCH~_HOl%&h*lQ`MOX=$-PaWw@y<5}jo>x+=gteT>w0zVXGs+b_6EM3$WJB?iRdvIp+GAz#9&d=IcuX zte%gP=DEs}gBh{~$~sEGJqech^0m3X9`G zGluJ&oL7K$ZVUVEQ>2v>4|g;~hmmBt=%1E^}4RDzYv6 zVZj*<{I2whx!*Y6w)}in0zV}T?aoP$=B;X>+rut}Ix5de59ie^8)R5mg!I8=(cBJ9{4F z7DluCL+tote$ulzD7~9@29^*%vdr$y6=J*50H1$YM{juhOXSM3VqrI9n@6+# zVMQY5|2aQdTT*!=O1=QfPGJ~{*?bYa4Z&b`uSO5sk*YBmkh+8SrGu}+chkyxE+B6c z@>GUYtU-cmd)=@pjp~et;z+ zOsQd;hyaUv%Z7XVV6TMKc3>3&*5`|95yz6;pseR&MI6TNfgFmyID9H|UC9A@YJeUX z)cUf1vwj5Vs{m{8kOV?-#o-dAFtrfQrPJqW54Z!uzD{k@YqgI+kU4u1r{0I*jB~9Ou#ahfk;T^!IeW6??eWkJ3b1A1FO>B>vqC^P3o{o}nuO3F za5wGF`Ik0FwU96AXuy>a)@5!*fKBr$u`(k1S4QbEq4lqRQMlhD3QnvE;09XIZcKu0^~oW7((??Ra<7pY>s#Ad-$kZton8l7l6kHB%o49qa&e zdu)b8jJK?3GkWR7DpKmz1{rexjWBGLE5PBl2wYn`z=pjgv@Z3D!b*P5c9jjR%E%hK z6usy2ntwf7+9Rw^{&Q)Ea;RMz(j4dA(rcHlu_2yk?GYY4;IMYch8RmD46}QLM;8Bi zc84a#j@wxSOolfhyx>ydOpYgfkKQT%MStAsffwP4;k3y9w9h=K54-$>fQ(W7X`i4T z@W^hnJGwvRlt+hoTnAkR+Vdj9k0LDMG<1~(*vg|ez(we_VQm$c5>z_w5i*Kq>#VyL z`B`OX-+bA`q;Y-iYRt0E>Sqsyw1yDs(>}k^0}XtH%M`_0Xx1JvvE);>uIPk_xV>6+>u?CJJFLRr!U`tZ|tBiSIn{2a)n4Tq(>a)=@cusF|QX(>)qf;L9P z)#&@Mw9H5pjGsm0gjR5<72_GCBN*S+o&4q-fIWn-ovI{EAmvYSm`h`!yvMdc3B9cu zFZtQOL0{(Le9FY!e;LfjzABcG1MfYs$bx_V2<%RkW}8%!b4XgcilhWj*+R*Ej_FCQ zDP`U#JY=~w{9Ld zI~=g`AuQWi7{VT1FF_ZCzd7!=(RFqIrBBEJO$@!+yNuP2c*kkTTB|KjSdKZ~Zaod% zzXnH=BVxiPXtc??BILl&b*Eb!90S~&=+CT4K!f+qm?@lC@pG7h+L9$?9Et7>7D-1(;?>oTI)%CHOlY;kKow0sEeCsjV9FK{ir{B>pF z(4@*zP+9rr0@rQ3>DxqGN9vWZ6oJlrNDIB5VXb9-t_M|SJRgQekS0@4{9#DPJ2XPG z1^3HMy(3k~l3k`X_NQK9%uink+{?DQWokLi2iX7(^f|;@0KaVmy@q`t6u74CrV_NX zW38JHn%x&GEN+d=&jw-dn%%F=RbqBCIj!;H+*1e}c=+YHYJ^jHcs*prC3wTZJhox3 zfSfoUew?Jp$kFiFMxG->cqFj?heN|#;1gc;hC_z?(t>!$I%!*u((q$aom2;ival#a zuNb|vRSEg%b0O`-Hyl(iJZfm)gHEP%2v&aj^^!G_G-Vn>gCQk@okl>;;hni}jp%15 zV52+mR^by3`}_nn2lQ0u3%n)a%t1B-l&fff59>aqNVDO`osl}L+MomlF&^Kw9x;<% z0%QvX^*Sl@3JGQ_Qetwq}{+x_g5z}L_?v&~JajKr!4 zUQ%NHT;G#}9R{2LCxZkv$FiK!uG-)>x;d1NQ>Hmg`A9DQ17r8LcpnR`?V`H*UIv{#M&x#JQ5vj$j6ClC zaUIFhdeFAasy#}+yUM?!XMro{k_bg2ECfdTgDhSUKu0JTpP;hP{zH)H}~fg{tN8P7spFXLkVM(xo?Jy=H;1zdFjhXnHhd9FJnQOG(N+% z;Ti6m98WcH(>dOFf`0-p^#Mv1_mB0-{=TMQEc<=gJpUu)Tbnd|EKm366aC}I9S%9X z#6M7CW`Bui`%5U%!e(DC&p(6wlK!{ZdQ}greR(|pGvt@{kHG$`9+vsyc?l~@r1Lk~ z9)1(|=b$@2mRa1h@g|@6Ch}4jQEFC`j*qmiznyg$N3n0pBgfWw)+ESDW61*kB=I0E z9qZ)@@Mjy-HA^PeX6%A3zW7@ zLurv>K2Mu>;j7AsPNf`o+=|-D(xD4C6}U=}ra@Zdl{7_Of$Q1}xns}a7IEmN)W>uk ziD*npstmVlqIP>XJdAc5sMQ~m3S1c%6b)Zh?nfk%$uR^S5vaDuC`- zgtIze@UzvR7ZrLlLhBGJ>#13xMfg#KAJ*FtdI%x2dsMs(;S~tq0{YF*{)o^bJ*D04 zEp%^!XTp~y`>#Jhu<0)RDYP>sIEUuZ~E+2quY$px!~XTOX-su z`gX93hY#HF_-aC@AW=LDTTJ(r5pL`sp|aiW7^?TNx=;jYl(L>p82!UEJ{8VQ1C7WJ zDjwql1*-(Kn(47v%Q~z{B^?_xOFC5G0o{Vy4+2lL05{CR+r1E?5|3x zr0qaHJlX-4TNnA*s8H2>S)OTZUwe{4XT2LZ;=P_JdLP1mCP_r;hvA*znb^;t@JU*{$@=TlMu ztLqhmkL?Zq(&kED@0-4X{+9Fj7i8mR!tKEQdbqfMsZ?VSomx&q9>YxBs{aHnRRfE@ zO+OByH3&Vd{~VzQ5Q48m&Li=$dx47+&rtlWt*#zNc4-Q=_cM3x8dukk{)B1)vi~ zN(W;0#;k?!o0)COCj0lA=qTL0E{>jlAql>IAVc&htP4Ps|H-o#cu#`kEsMNCb!m!M z)-|o|rqt11Wv|LP*OKfNyC$}MS`>+Rn&Z8$;fj~cd%B|3(;dS2Q=Lks3^mkVnX?)t z)m~$p;5gYeLWuGTzB*r5Z-dY4Rr&_+31Dv=P;OAthy>?RjByk=wn4xvlU2iKFj?9s z9htXJddnh%{7rDS-s$Iw7scCgwKsgH_6IKaw{4)qJ#zq*Ec<_S>$1nG@LT~2L?b3C*#;Wbo^|_?k zYplwusyeO)FXQGS!46u?0y?S)FjI?)$n0y;&F2l>s{{gUsE1clU8mn)bLS!?X)_-^V=$;nrk#cWe(NujL0M zgP?I9_vnNVk)}Xe2GVo_rJ$si(sG~)BVJZa6P+L6mYRuiRCGNjS3#d}(6z)N zxjSTbuc*kxZfgbIx~gKY^c-a1K6V7L`w@Gd$66430I?T&Y(HYF5!=IKFCq3IVtaY) zIm9j^_6m>HA(lROue6WHp7C#!?uPCBe%S`;HSiLj<^8S)MO>0 z(jm8}8gVa#aCMJ+(W7yxy5Wwc5qP6&vevL`F{T*MWdc^DXs@*1gmH%0v$%V7h(KNv z07c;)XkU%Ox=XU=%|04pUx&=y>WpH?0mmDT@z!Rm+Idu(_4rZgx(AL*H{5wtnsd|D zP@Sy5j!Jjc9F>;Uz-lI2)Cbrezo?J%Zg#H&<`H1K{DOXj*XE&Iif{FQ*cll~wD3or z8V%{AeAKB{6Zf;#@nNSBVeXrUv&hGG0V0I}mCb$g0W)fOtO&825qmN~_m&Ri--48N zfe$-X;IxA?-d7Ue;PA24NKtYupfo;YXo7}{YbH(-{>HV|X|rnSTZ6wIWxdxb>(a$) zVYxZUD*u}%du8!7_!>&s6!F(7w!B%tp9h(ct)WFgZ-jxB`RV{uBVOMF&Ucwh3x0XL zW>BkAFV|AeIknAK6>z^Wk`pCrjrCQ7pLK9=Yc^NNdm!C!$)#iwn-`?DdyhA{gc z=$3?zc7>)B2R{TG$OJkWz?VLBN)$fB?=|S3E*&Hj$`fQll9v19DoTe}jIGcofro4O zz0m#Uj_;IBIna+L4ZR=MAL-h|r33MJTdn5KqvNdOt=Blkrd^BZ>mBoolSWA@K{gRk zHDi)>W^vc0NS-?xenhCmVU&Hg>N~_k0+p@5x(*wt)K_;UOE8CQ1qdooKP~68>1!C#@b4&is%>#T3 zc#Gm3Sy}sG>Af6I^D)Ul&HoYg1He(2Sz}h;^DZ zs#6`=rLLFcHS$mEJa^%&o6}BvWT1V)wb7O$scjl3t@gvxv|Pw9@MV%(cUkKt(Nr(V zbSa=pWkq7W&YD@0;y4$aA*e=b`Q{SZ>vU%aYDPPP( z`5nrMkky6`<9>)Xc$GRVnK#5ieh9BnJrBMP4MNTR--YoOlBQx;>IP;`-hKv}F!;8x zCd79u6w)^0R#oLTlqnCeAG~U;105ioXtcrq%y!I7N{dsScz z0kE?Oy6@^$SfoNAY?U3GG0&msnSx!~gNkF4YtWfyN@hPv09SW-O z)duoD@+q&1y@EXLmAto+_e*SNP|W+$fgZA(EdM+cjT_&7Sz$8B^Fyo_ICF^I6H?<0 z$3Fk740p&!$W%?RoCNQX-j4RoEjR&a*U+B1H`sp$kWQp&OY?duSG!(%C&7;SAUmx2 zE%D%YC$(z8hkv%B%oQ#3vA=tlYSgf>)M@0Hr#-78|B4f)QzN%ZY1fJ)GeHC6ZZVr| z$H`pWzvzo-q7+~`+bA`}=J_Jv$MK@$fRv<5j!cQZgixwU({RR-5=XvERE-CuWZeO1 zA_rKnPqPbm_{4k&|0wm4I86qW`=>9Ge+9DLpNspe?gg}p`)Aw-JHC$-HsYtVUI#hg zacRLEAKT*H4L`NuCg2QxsX_+q@IIv6W;)gq+XP980V`sx2J;eOPclYg9Yte)qU`1j zXcjewm@^R70AB*rqU?R`px!!*l>wYPBKDry{X)fY>5n=eo8Qj^coFd`#Ai#Rapu9Y z2C%*u^v!6D#mB5(F>jDzd677UsJ+vWefpqbAb_GWyB|VHlcd2I21D1IMiJW>jrml{ z3#FuM0SU3!8gTZ(G6#K>qmQASpYSMROA$-x@A1!QC%Rw5LV*(?hW8xdjpp11_;+(r z8xK}^*-xO}#ZQU55XaYv1lT$cG}TGy8=S`Pg^irHg0J3vHBUB^UlnJs;RO=}!oCvO0O4qAtLg?-Ev4SSeEn%KA<|U=x*Qv-=oNc|NpWOmQ^CFDe@AI1sP&Df3ACL%g^* zMGm_lTbbh0-l5{OK1XQWq4tO|=UUS`zPUdl?L#Tw+<$JY=bCcmYTTas=uOaJ!CfyT z)0X^V?x4KSp!xQkr5BoUF31P*j^-zT&)f7nm${(NK({6cuBV~Rl$t9TAj^JC4xS-S zVE+i{Fv?-Sp;ZeyVD>Ii#IB0^XUp4o8+qF~DRt00-8S50sfmM6b%nf5=&2TjXtguJ zr9(bq(D)XdCmpC2eFAmFHetL4_gTWrCT`KV1}#J@X13%=vPUCYgjk&P{q-qjXv;74 z^NXm3bZ3o9`{_tt{+y&$$emQ~oHR%g(IUnsQf)CJI?nlfC3tIv5g5%oj>*(os+esa zy|q2gsA?pfUttGU{|BuRT0gi6F2rv0cUQtDc9{*7SZf!-mVuL)AWBj{1g3i{u&0cG z&i1uwVn6!UL9$qBr5rip|Msbns|&}mUN8G- zWCtN-1og(@>(~5wgr}?tso=FiXk8}CgpzeJvW)61F7aCx=}>iARiyRM z=cpcix)s{(D;{#3Zr$u?b$pcaWlF6hFEJga^Y~c`EF1p~VJo1=lCS4~AibRFAir3B8Hua$0bY zss*8<9O}hbcu1O)f>=F9rX%A$|?Y2x($=BK}Q? z$KhXwcohC~5r+o9M}fE;|M`e(+Qf7%Y)0<7i6DAC=wdZ+^IzgxXp4D)@zAL$M_7m0 z1VCkYUc%}Lun)1Sg6uIsa^kIo*moz04%-3`(=lBm<#Y?cKJzAEDG`mt2e<~Q=`!dn zVJ0<5F~}g#$9?4?7UNN4zv^&<6=8-V--B~jt;HTJg9pAmXJQLUXveoNg6#p_Yee`W zv;cuI2EjK`HyoD?ds1S`I<_oKQI>VoFPzmOkAyZieMx0Q%&d;}qh*bMms0n@`;>PZ zZ~|z~_qXE&-ie$Vf)KO43YKfyvNqP}@A3K_=WYM!7*YG(=M4 zU$D3F$;7EqHi1(xm`VtkAvOG%oE%Et`AS;xgvBqtVN}Zx>eO>Iqji{3*c$;yliP{I zaLBX#@g~bCaO$Xqe7ajm6NGK@=}tjV)>I-r#14B1i?fZrfbk6AoV2gZXBl*%K+A7z4pZ~tU8n$r8l)BNvDP`*gM$fP=?K?+98|HNee8euAkOX#(I}k7H8C)@t{}s=ldnNxOkKcHu{uv&>=}P`b0fKz4!=pek;^yN6 zvDUbc9|!(LK1EVigGQW_f?ENcxdN>JbXFbszFzijU|_x#I61_T^d^r>%d5(I=3K#f z(>=IB*&fj(?jY{$+y^+G3^+U#^JaG6p0nH13v4W=Gy(0^2Ofl;eh_ud?nW*J&oO)1 zpJ}AP_q347df9^k;%FtkCkkfhay$q8W`Mh;L6RAe~yRN&7MPfKYfo>qwc545}v zNzZ{Zz5+PYV(h#_(({O|LTmw#y@=TTh|T4(J%~Mk*eo8~i`Z(!ig@f5#0c{uNO(xv zhuB5L@_1}NV(D|eY#fjM6?}qckvEdZnh~ojdPd@ToWv41*$#citWB6X!D|4=apnA@0- zeX=Yd;4Z*fYpNq)m35TLa~mVN(j)R}Ct?1d z1fOSC+~M|E__xd2cNt@y2)nsr`NK;c~okcP+$AHi!M^Ul+QWhVJfUov< z=^SPt$YzGZ8n$M4EY{~yUs=y%mV0E0z{|ra%{cWSv7B4YPshgo7)s6S6jPkxQsAy& z^)>LkSm?7o2EAx}|0^{q_S981DZarspj{;xCcDZm&)v(v19`L!Oxczd8h~R^g@??CU}=tMCv^KB+tzBjzk95<1(e%vurn);lt@gZ%Y< z&@3K68|AQb(G!MZTiMb5uU@sW2&<~tzFk^wDy%CyI^1ZXZv>cD*f;~T@^;Y7Q*6+7 zqWGbpm2gJDA+-@aDAZMQIf2OGP>A96*cfEHg9>2K&?dr@_{h~+?h9o-rd0~S zEVYwLJoR5Cpu>(b5r&1OfDt|s(z*cqvy_J2bPG}h%$=V#`OM(;f19cLf?|7pMVg^G zWXTW$en#KnWz5C}$h|{sL+G&dt?{t*O%CLEofhQ*5%k)sEHgo-nSCc$dfEFZ7hxzw z+h@GLaE3GWB(WrmizH(zzEPEz;0bAId)abm(GO^1dm)L_S=05=fai~Jd8Z6?S5?sz zJ=NC06PwPO1j{WiE9ZlCq=yRucCiEw1%%4N!PnZw*k37izf%_}L`6m4# z5x74%3IcdVRu#DO3cDQs8C*Cg;tYe)#)GJlrw{R!mx}O2J+%1I;}C?2&Ls)0m&JMU z#g|Y|d!bzv9s{g-CE~RY!r3wrGRblH--7?`VfiHNBM8#^*%uyot}ZJ9Omsq@Y_eNZc=1!ymupUYR&MkbQey}y@g^<4e%AxC(~KUUekqd z{M}LFXbtErKHeP1#~Xsoo%{t|<<$~8GAWSB(b(h8tFfj$z#l{U51{klVVfZR84(}W zvhc9Ah!qqf228}m-b8F_AxQ!}tOeoE3)k~-6L8~(3Rw-MzZ{A)$ZMuUZs%pq(9&09 zl~DL*&ww3(m(AgJ0AU$6=H3&j`>FdiMpg%5{M*ac^0XJ3I9_K>ZO4gQ=z-<|I4p&K zgA~BSR)%P2hhjpRFH83-H?_jvzA7~SW$BL(Y=W-`;UU<QsnOrf)Hb!Cpxjib3GhqF0X^yd$w$OL;u=XHI z%%mP?87E@2$AkYBt{SrjWTd-mZT8$X6mKybJkjo2M^(k9rDQDAzAVvkE(@QSb`RAwJIBQ z;IVQ)z99wfAJUw}{pEIQ;a2MspeXVP)(8!IGwbAX-vi1kHA4xNo z?(33i76Zmm&U3AFU)V=dNiLVQJnP~Xqk<8hKlz=D+oT1#;EQFgZVTb2d6iYuQk}V~ zUAA8i&aT)9P9`h~rd4F(%e;foE7)xmJ{B0*Z5y%EY*jV~^t78<0jTXaQ=?pjtV0*q>0XlH5-rU1)HekxB-gL7v@ms1^QE ztZOaeg%Yr!yc$%G))dw%8 z%T4zjRU5CtSw7T0$T-A4cx#xZ8QhqJ6aSbOkXQ%ru@nFAehH$4`%MYeVHI?@kjGh^ zzc_o(Ca1{CpruaOe>?VKB={+#GU}xCygKRI#D?Uv$%~Q~0UA?o$k5>MFb_BlK6qeF zxw4mI5Z@6TWu;x|V><(rAijCLyw5}u-WiZN~dVPYt0ve z-t{=W!F!<)G(&R1>nBQ(C?&xN=pV#QKYBxaokkx$*T=5n-#d>J-Ys3rE}rx(TH7q znBpF`&L>V(8CDj(Q~G4m=7r?xVXNg!%=ao-VS3mq;HugBqxY~%NYMXd zOh(@nTjG0He;;x@u*j|9x^5m&=UUXJwE4aUuH)umH~5C>Wjw9aH(XEt18_Q{b+fwz zTIZXVP!CsAuV&YEpk{;9A=O`>>==-ADRBMtX^oc0OsI%^Yl(O47F^Bka{+om8Kfb(B`(OIVk%W%hhsxrRfBdvMqH ze~e_eF}fuKxGU*J=er(5>W{{73h6%Q!-rp;bS(E0bmR!@G`oiZ#tcRKf6-4j)JbpW zV(t-pp2vjG<^Z&|2b`k^h9xaSiJYm{!p}6ZaAW+G_@C{ z(q*Hgu+ooU6^AhL!_fJRaV~&9#t_Kjwo+k_em$l$LOxR(b1hlKk!?04xi!E)Z1AH2n~0Ng z+<*+q3OqYI??8Gk|xB9uEd2Uoro9sVu<^&UK9jdKKElwzHO$$r)l`kUfi-kz88Q^Dr@2Ye=9WV zxQ~c1Jv7X7vfHMGG!E2}k9`2Tb4}Gx-FaQ%{|Q~Rlanh2<4$Wk{NL-eLtBXdPH+dD zf~=nQK_i8XHhA&-6$KX&rr+{i<1Y}tek@3>q*M}BUo7AC6zuqLa)`TNlMZeYWSXE= zX?MWG6V9(N%}aCi53bYyQ}<6U((Q+TzyAMkT{J_lV1=HL$~sQoTGnylR%jo^ZES7q zwXG&?tqA->Qz)tok_jq1tpdASis}j#5T;1>QR`+LL(i`EvX10r(hqwJ^`C0p-)mbF zi68Fr&=XbjbN9dc!ebZoi(mn-6G$RLa+06B+xrG|C8_=|`jS6)Kgggj*?hIWuI zL|O*Ye$khtv^a3et~d8?23>}s^$;7sw0#Q5uNpsi0u(!Q7Ps%fpZq>$$nj&bmw?^n-8*dA-(52e1ly+ zoMqrn0H0oie;MxkNcWk-dQi`X>GLPTeA_DEGajO+gRqJueeW=(EwT4QYCX}`5<3Zf zd#t>g5TK33jv}TNY!0y|Og&4i87T^+$dJ+mC@!&YfSLVjwaB31#OeKf*EQz_v;#>f zI1XO+7vT5>yv|1WzdC;qXYG1w}utg2udsQ|KgHqjg7o z4G*jK>;T>zbr76R_&@Nl&7Of4R99NK_eu+up;I`o>hU&I`%;XDEyf5kc+Ec|G|(>L zjPoFu05kw@NH)g6{*XTbW4r;F7D1`?m>mVaUIYH=jw}Vz=i=XjIDMss7;zMKm>O_i zXz;M_0o_PjUPSmSN!CE^j)0Achh387{oH{`uHrAl_m$oczLE{UTKouZD6Dm)fi%bL z{tkEK{@6W|5l=>9r-Gq=YZr+f2L;Z#G8n1E-Uuow2cyCF51w=gHR-&@euTxEu-$;f zUP4R;Jx(EN6L9uPQj}H#1)zooQIr77rl@0Gsc~KKitzhuWs*z$k{|{3@mLTRzkpvM z_73iJcxPTUdLzBDhvAJW%-_NHhvh-o&x41RO9SUG;rO>o6Y=Gjl@f%Y^)=t~3%}CG zuJinsUkSbwEGWo3gv4$M5`R&N9z85qiZI;5SJ!&p(m0RSm;kKy0JL~D>2Wx>V!CdC zzjswsY@@a=7AM$@<^cQ3Cys+QNqcE2@p0~wh|jc+V;<3x0(LDkc=|#qGDDp%8pt~Y zt#IP+SUZ%10so~YAsi>45FQ5Y488}bgolm6NGJqc%>w8;-vfyU@lq(Y9{H(~*pIp~Mn{a)s<%r0&P=34OGREO^ha!Ep%bXCd@2F7p}@KM&#a2rKnMy~NHU1X~h> z{(%sEV;RDy1JELETD@rDBEXqEiFE~1Vf#Wngm2kbrg99N z=y!<~gs#TDi7#6x-I!Y^-2`9i=EAIvA?SaFIb{;d;G7chApwgX;(KRU;8Q6#mrh0E zRHpFJ``K%r;r-uY%H>C)bMhJHzX!i)%sbb3G81K3VWJx#PI9dhWxwT(uvi8@$vamx zTenH?!m^q?;8IEQPM3MbMu+rNI-zOOkt1Z_CW)Loo)ky!l}=Ybo>uH%Md3(T|oiQpQ8F3fmS5 z(9}Zw!_D9wN$kboQmpM$u!$$hN>~mlfm=Z_Gdwgu9|FFS^Yun(k31k9cY{~z#gAYi z;k<)!gI}&p)oGDAB!x`{JpzXmS#wZ&xN0*_%~{qhfYCvA8&(hT*q)LGv?j_rHZ9;< z6CFDjkOl?fnFRgDLvtb-niHeA=EPh5niHhYsj>J>)1TMtRrDj12~#di;6m; zq9_->a-yK!00{Dqhp=$0yPR-s(w9)$)jQw~(Gv;T;{M|8&?Wfz!oim6v4h&7E%5+v zy)In)MGv%X!Bye@YnWswvaUn z+`jWDsX!?zEwT214ZD#f*@@tWQoYm131)|L-{raFP3S?CJ%;@_3O#>LdkHd>u&0~n zT1oDuMPKnpwWW!MBxiylt`uieAPnz(tTYr2s*iTuYn*BxupOfvq$*XH4hI#aMbEpj z{-1*#(!2P5i=P|6anJ|CdH^3H4*C$p!zyvxWF&1)vPo=rfSk& z1*L~F$Ib5P6(XRC4pPhd9Hn0lbDf>6JG}n2KYv)j5C*?FSjBz!J4w) z&&sjVC%`+QAMlUpr)%0N9%4(bVAdDa+E2f(JObW?#jRaA$u;>RQCO2)cVGNFZex{W zjw0=XGjcn9GcV5G@V8rrvy9@OV1ylfJh7k@I|~!}ST#I6h=*nH@T!)F*XSi7ALEpK z4bnT=I_uQNC_A+0e042ZYjoB-S}NDz#v|#THBt5mr_h=Y-IxK+1AOXS*>@8KJ-+%bbO=E#$jf13W zy#0Ze20+5)Yr_0q(v~vuZ!orT0$}MZzqx_#{kA2c?XiYJD|9&B5280(p;zmJd)d$aXtYng6!Kn1^InuYe%(vBj}%E5*VbOR zUyhX;)4Lv$_Epf*SL>&bzUlmK$SZ}cxtFGAm3=V}8a~&3K~OTYJ;`V}Fy21BsaU%4 zTJkDrs`Z0jrqUFf{=CUv3@K%*FBa?j9M<($_*ojKHx;5hO4m(?PaYR^`EhfJ{vNdJ z`XUJ{bsAbV^|wmrmY?~&(*fb2(TA0KJ|JER|Li5m7f$~KJJrwb1dOH~ng|TL1m`X7 z!$AmJ5dIurn!emm{l4iw*Gues(37+tw(<4wKYVRG2``h3N!UlU0|%ov=mLZ%R186Q z7!Q9|aSg)PNJ+bOR`MH49!qHz#3GmAL?{rCoKAtD7p=5DPXgjufD5D_;j~EXNA%@` z4u+6^vvpF_!as!fm6*rau@LPktgach2r3qDgxyaP zlO-4>e2+-1wZHUtyfneZa|mfTtUTq3+&zqAuoGPuzJ$KlEKZ0!fG|cZco^X+a$Isb||;foz+Q3 zjeR5>xFC96+eP|SuxLRXT;l8&)l zH{;h|davV??^J(LH;`PWtYeu*EFh`3+Wr)5Uw}_>iT=~j!Qz%6Hu4Lx6SuJ0Dy{)f zWpY>88srHZNqYWOLHjEN?%YmTpcl0O$^cW9*aGZ30e%r?Nw2_utYFs0j&E1I(E06( zg+&fu7k^*Thg-{Ywptn-Ker$4wN=Y5-0TGJKBCN(78T`F`AYlDMGd}gc(`=1w^sr~7sQU9W))dLlh3~0TIOkotu`aTKxZ;l>?^2?evq-COF0zC} zi!7wW4PV=Fhc^>>L|YiLFzzptaNR`Qn6y@{`jpDeC!Es4*ml%P21kyu zmk=UIbQEVH$!AUY2JlDWA-Qajy$CMTOwd~mT$VI|mos=0IV{}(+#TmCw+v>u+48V7 z2PFy14*@5xGBb7uC=(TMpalG?a0A(<=4kBd%dkAig++7?XjwgG0-kSh1DOaO-7xrp zIE|abXhp2>#>_Tn$YH-l>r!i!H>&N5?W%2l)(Yx3JdZ{z-9z2%ft(MzCK_%tqJsS` z`LBr+IV^$P1X_83((q(~H)1R~u*;L4XR|IyjcpUMj_ z<8rJ=TDwz~oi8cHYpciZYpqUC@A&rvbh;@f2H75;W}NH-`Fi;Vm`qr{O#NHXGr{%% zo8tq`upV$H;#$mI3t$TQqu=e(mWypq4vlsij^YOGAtCT$L?>=U#8)S;4eLVdhw5;r z8qI%@{plDex1z1E?Zg^_PqqwSD()AVY!dOzHxY*dyh{lZO5CnuTdZln=rE5K&!-p! z=UCiAJz1B{?;#xztJ~3oqoA3uXd~K77^MN9=8)9K?Rb@xwo=F%2+Q$y?-@P5>aLC&F$*{Ld|MDNEw@bAXA)i~$lOUc@hpQdn9N))Vt)VY(d z)U85YjUwJT!7(dU(_goi*CpL{co*_+h7EC2D`MNWd4A5J)4 z^3oxOIBViQK_74bu6sDUbM^>O{Tfx$vRjvd5BR<&=b&XY{5K>mYuJ=o-emj3Y~%l# zfAjSv?z_dzWd|gewsKjCyVx+X>44Oulb;&7pFApR^Qh$^R`~~-oF+>)Z+X`B4Vz5m zmCG`h9kk^)$xmhNf4M7GuDbTOC8^v&+swWlIS1hB=78ik!82yY&SfV3l^_4b&qM zCEkO$Uz6u7Y?9{`?icKZjbb*auvK)%x}c+|(C?O%69he3{vVJQg1fw1Qt1!CiW)T9 zgacB!Hk@<2NrBeS^Km#eF`&C{17Be|em4AW2Cr7gaDd+w)Aby*Xw0!%j~m>1Lv@xK^b$|dgVnk3)}Q-EFk{MohLw zVlE12iLjazNXG(m0$mv6WKhw#JH$9;)-UPL;`Ajv2{W^ju~>KpKfTJ__sSh~hK+z0 zs4`1zueP*0!q`C;VL&X)N7#Y3Yr2D|5Yf20XaV{Uu}AoNqw|qw=zHnc(u*iaFX{%@ zN!!zvTa}=+Z-KVmN!Y!l*;=fTHRG%rvNqJ*WZi?+2RTlBo+NujS+DM?x_f%$=z|JK zx;40Mb9nnuXJmu2epk|mj@gb09Y!&;wOX%rra^u&4!=2|0jq#Z?gtLG4gWIG>?4+l zLgX&`RtG{Jhh}R;gQXF&w5$lb*f|q6E7wg;X*uJ-T{DJShkSY~xU6RPJbce5ByoJy zj=|^enXMgJ<|>XP&Hw+$-h04DRpou-=T4v02?PjzGD9E~aZ-R##7SXD03{RwYbFgQ zCXgWs63Z?F1jH40Ly?Xf5gY6760o7N#K+*ef@`wkN)t!H2Ix*QBy*EM?*IEc_f817 z?)$vY`@H|>|M~p)CTD)-{7x_Tl;1sv#fCR^sxYGX&Z7wg&ZB;@So=Oshat^;UOOul zaUT`H_pDq;qMgM*+TcV@bvg~v(34YOHv``$vx0 zbi(bV>9Ez0fqT;Ty4{Om8y&XFmFwD zVok06Bbi+b>N7VKx)PMBV7;o#gw*{Io zf}}QN+R@5yfzfS8FJ`&yf32DLXHp}r$J^z^7bnc!;#bW7-#PU_jh zAuDTTp2-aZ{zpk(2e|t_xy-4rCw+&u!0l}su5(U3CHe!jSd9I#{s^slwBgpk z_X2gSb__*)ar$-VDjMJUq!6mbGkqfr*T0Tl+{w<`{ehqm1$6pp zI-aH$%X}L>6vsxW2hN{>J}d1LFtpRrSTEIEWcORR`;lGl?}YnoE$utJ2ES;Z z0=+*{Oy^b406hnEghG@3JkYd~7_^@cx)U{*=sRJb3A$C3{mTZO1^P$vY4`>Idzo=( zmJs^{Zk*9Tr&69f1?NqqkB9d^WHZNfk3Z=Q1_H-Llb7<2cGKkiQ@1}@iMp7Wg>Q8P z3u)cQBW+@!Tp}&ej==GD^zzt|qVo9_VthAvwWxn8)T<{@Cp4%dbhajys~Yv;Mbx!H zwWMFMr%mOZ1$f^zSrbCu7ue?DGj`{Ts3VblZn}DDFUMtnPSYxWg2Q(!-)vGv_HK;u zPIUCG+zfqG;Wpjv8`44=5%#(r>)PHB(`u!QcYTp_VfxnSTtM;uJxsqF2wQmhvz6Q;m zzEt1!4Y&p4WihZx+9JN2r{5xY>FaE)k)pNkxk{@Aw`H|LCyd%supQBw_BMPY)f(7? zG8~)L7uX5R&d1YVkSbPV>aSWbt?p|LO%b0MrtVV-pF~XU(|b=fK&aVUX}LzsD4EN z*KoXz_spGqw9w9bZ;^1+uPDegb9{VM58#)%%tWkVw+6o9_#~`hw_;vEexAfxE z9aaq7()ktc`Cd7v$Ak2i=;x%m$}DTJk4$J-(;Log0)#TQi68(8uFV$eG&MXx}2xLrjoseg;XP0;iWX)($T z_qretXf1H~HPSi>>TOt13KGVvEOv!81bZR~0rx2Hx+YoIV3xE7Gg2z&6-fPf_)A}y zkq(QaZ7g3aS5unpV|?~qYJ7>(fW25@IMzsPLL*Kfe&?WA5_eEsGDaG?4rdgya%sf6 zBYRpH&aU2gU`Ia_Zl0A-T=_(7$p1t)c9;r!}oFLlUY>9q#db&!^fg!^1+ zm7I0-a^?>f;(8%fnn`sr=2SaUW#Tti96x}xYg7>{Mr2%Mxb0<6i>K^8aNx7%SN(d# zyeFO ziZ}x~C!cfloD+??%NF+~|J{B%)0p<|XsxR?a7o$QevO};fHPEScKVZ(_F`N%=k|3w zAFlNrT#8!lX4ZXo_7gVT{c@VRK}d=i8EBk;9$L|{ug5U-x##c>O~JUL6<_U!pwC{1 zn4f5eJ7_Mfilb2&agMc*Kw1(XX@yR)4gEL1vjG0w)eRg!2z>Wd|05~TZKo7%1)oN9 z7@f6~--PXJPkPjbebSv6y|&^TkO#PI`J=4?&((vEJ`meqAdRioz{6Kd5K=Sv8~BY` zDF}Ui`v&mnt?_t!$iBP!njH_s_7bB;wc|aXeFn4RNbHXYcUZfu%}0B-tpW8_jU@oxKuY(u zjwa+K?d!DSOswWu(NfLvrj9*Ue=Lo}Q2sZ3X`+EPC6!Xl7@czNpiK82BaCFe2Ud|^ zyK!DL-mBOz%0LdPHUWpGx*B7Skx}I12cR_7WJfjNl@2;bn(SHwFLbDOP#?Ja!H`-P zV>p$m-}K#S+EaaJ9>(1nnqjJ8Sdkuv{?Ze?jZNEF?wWbgZp1ChA-E|9ryYFgFj*p? zFY<0%c$QH8aJtDt`dV+b(M@mK>ZrzShl=lS*S6^#IJfG^I-2uGshH=j^#WVgS54<` zWG~I^LdnPX>-r3kbJM2WDYzgkBT*a!;Ffhs_Zs(0+SSn=o!_ zI@|eZy5__eJ%w>AOv3GYZ|OyY!O)=(NZ^!ST%?~EG6!||3}%k4fk7Q}W7|14wk^b} z?g(k$GjmGpp^iY?TODnpu_I>R%!~J^dT2v@bT-7@YSpFfs+kud~23zI=2AV*D4i-Zuc}Om0-AA;gUc@jpa8 z&ZtiZmF6?6S_5xkmuxzAC?79Jn*5Xl`O}c*5qZ-ObhI~r5;OBkkJN*>gB~}$3J>7@ zez2q6|6I!qE8ac%{lZc&s(N5Q8ZBvyxM12$U)&to-jM{?&{}vimEKYNT9!;8KlZh- zN9d;5w>p}dv4+$mRf$ujsB5agmq}X|savYmI8)g_95-IgymDW;y2F6c^~gC$J-#Nm zkQ>@z@P#E%S(l6YmXm$hrA7E!IuMW!OuBV5zQ`ueX{ZvnIYTK-6_nMOiXc?gwZ_{{5i)B7~Ewz^*X`JBQ+a~Oo7JHy2c`*9v z&sFG4)?)T`4X^_D?)7v~57QcWvQ02w^#6$40HnZ!=#?{K)jL`OyCqp~cw`j+ig;#A zVDk}KqkA{%!_qdvTJyF1eQ~f~FuX>(IW_o>^js5T_Dd0rZdb>dDDF_Vd>aqxoMGJ+ zw`Bb;wI#4oGF@Sqhp8HfHh3}n$!($ezee6MB+4V%4e@S@S%YN2*Rv+=$jZ7Ho7>%W z4=$a%c5f|>Gbdtoxi8)*ZCD319ir9qDM=}^TsHLUA-5VkSKr%C>obm6eS+EpoapWP zTR*k>RGdyZjG1$i^-yD%rkj9K-PEKe>;Nlh)e;KORas98kW(#`@AG`K&m)k?14OX7Ux-2OiS2rV;Hay}jvO z@TcU{DLgfv1gx^Q1*+RjyZQ zgHAwHHL#6rM=$Kiti3w*z&lgUoN4`*d=iq#uQLb8rzc{BvG*L%0bDw!ihSB>+oBRy$CU|T8hCgtr!T$ip6GeQO|e) z=gQk3LCs6=iBhxT4&{rfno-V}qV=)KKFc|bJ?-(%l*7ji;f(_7)VqGWpqzl$(|Raa z{#hu0+8HK|#y+$o>ZJE@An+w-A#}cWO2-|JaD3TJqoEybDUOT&VfZEhr()y$#KAas zk?B*i7c(lkR>C^#5;+ z&0Uz0CB{;Wq(CxSa9!e=Lr>!rUaVT7W&a0GJa5NIwNY667OZEm8$HCP-bmj=>i2~@ zo)Y7nvX+u|gM4RoDq@;~Trxt>wdTZ&f zg}e1S)cF=$|3jpKNc|*n`{~0QF;1Mlv2Bz&?NEQ6?nF>V1(`o_nV!A~oF75uyAe4m z+UUlH$&L6@VaT+D=ZiiSQ=(%YOzpQJE%_6=GcDQoyR)h6i37F#E3#zY-m~it$zMFQ z1b%;&W^LEMct8zMI7_sY9;^YhMWKJElSEoDbG}*nsczC(QSGF&bwaU@)e#8kFxN8c ziug4+KLULcdfEBOxYeBNh3B-d6y^M|L(iu*kkFREPeN!7L}A?tV_;KT;Awu+z`a>5 zI3pkxwMPn!z^O79{mZY=Uab7J0>x=MRt2DQ*IvoAXoZ15($(?M{qS@s^x<@_jZ-1C5}mDLNn z4TCJti+0RqSZt32?Sbb+Gu{_0HX1toyG3%7Vu`>F9x+&3qxNtKElK)`*8FSYLNjiN zH4CvppH=X6avb^ih!}%WfElT6!5T#%kVP{SGroCF{M!LfZNx~`sfZEUQ-U{Qgz6;q zJOaiFjNb|AOU13RM>b)6Av6lOE8Bot^1DufZd^laq#ekPz){r6&cLT=J)|Ww2j6ki zN(t>lsktsYb|4PZJbx(mePXcR<8k@@^AFOwSXJvZKDAmHX=qT541?~=$VNk@*1EsL z@3S2at&E;V=R`N$XFD8Td92d#u-3OiHC&gDS$&$1<*PnT$Ev&5`>ZbG2+`?R?B#+k z^GNy?rcUF~qh>xEgS_2#7-iwML1!+cne=|vx-{tD#i;#=3GbbeW)clw!Z=@AJCa<$lcsUrCa+Y8*ASBV9$f`{bg(tp)nK&iF%g zin)YU)nsT#;XF$5u>|6z_>P@3JKTrIL0d_{IW$b0;`{0gBW8H9IMeU8)A=R+@#Z7^ zjx)kbDZaB`;M|({e>6@$Oy3G^OOJG%U)NC^x=ufGz^Og!cBBnxj2LKhXqpVdH~uhR zc5Re5zpu>^l7+AJ&0qVE1cWhTV`vrb{JPy~O=s-Zi5_Ma4Le@2ini_;x-XLzyXCpEjYO#OHhV+F#;Z@H&o*@nP5j`6<2`SJrWSejE zJ$JGuE#=JX*o*4nv#Sys*e&B4PK#k|k}u_Cl6Mbw<98kyH*(lXeUpJ{62A7o-TEf> zZ(hVVKSR9c5ra-@67)@(>}&rYTj574*$LKYpIrlq>K8?w=Y8?GEwW*8t?XyS$r%oV zHyZhhbR?_2r9MH!yrWQi4}W*{anozzzJGLR9KOIsw07!SFZx&R-?vZA`Yym%EHR8l zzQR~^8DrVa7{6{Ih!J{rvkJp>`~t6@!GiL{07qTG*s#3}2R%K&auaVQK@I&}_e}WX zO30D-K`wdCA7X}u_K1uL84_VLW`;WrC1GJbVusiwy4Cm zI5$7HprGtFn{7fu!i2=c2}wy4l9MNl8N>2QbIS@U9(EVrW~*F?M`n~2J_I_!CQ}Pb zau=1~mcnv#ZMP+{^0Ly!WS=NU6j4(Wc3hz3o={@Q5Ov0uRE7S87mO#8W*lT3Y#d^Y zGY&PHjj_gI#(3j!qs3@7+KdUtL}L$Qq>&i~qt2)|8jLEV+GsR}7(WfHzp@$=(v zZ(p~3;awR?mMF&VzQelLcVEu*uqS|DgKS*3hkYC-upbcS8qhDp z?i6q%@L4lFtPrOA^DgY;;CCDR{Bu0Rw1Bblf}E1VhYCw_D$0r$Eh;Qyqs~sPFt4 z2V4uxz-%lPIF%PYg-0>w0VH}Ua3dhO?f$qIF3BlhR_-obQot72Hnd^vht$RC4}OX#SF78;g-0{5SCGxZ#E~J6Kx6OSVGc-r12Ay$Fut?<7|lw z;5H!s zqhMKCZUw?;75Ti#N(u>c7nT*377*qt%2~dckdjgbDX++_SXRz*%gamibBHKp1rIN& zsALtDoXp906?eyT+-30Tx?K(r@CMG3Ws6x^C0P`*qVk;i*>ez=veJ^0LQXGtmtUv< z{66+Ekg=5CKLDq4BD@ng)fK``e-?N-5#A3tl@sAZfDNEN6Mql7iCZ;DxZb@(JeL#qNS-w@hA~TbTm{wPI9|m6w}?;#po^^hn`NY?Mim zEqk)O#0)=|#CB23+`y?ma_@7>3iBVz!J7kKmK82V$rt9hb1U*)H;ACllvS`7j;-Z+ zLU}cNr`+}^f9?maVrE`8rNGt9jg;#G!{IBH>x;l6 z6n|a?u2=X+fKyo;K>rO4nZRRsx^!#~@V>Ao`CQ=r z04WY7!23gn@b1s2*{fOX{MB8oW#vUn7Mb0NZu8=z{Ib&g(t<)NDe8E#Gw+_ez+6~X zR$3MxS1_E|6_tzJMWt*mJzZX8)6+#+<@hqg4E{t%NAn03bbq>pWrWAE;07kfKguI? z4+=w;Zb30-l>&am$Zx+GN)aCGQmp@K4gDq_eXZn^=r5>DwNo6IXhu;3cES1pi}C9 z*w5zSq+n#zCIuZ_hso2F7)?vL&J1E>k!<-HJIx+sD$p=GXqPeCG2v#*Nt1&Qu$wKD zyIdkqZ?;Uy$dsRqpGL@VU-yUC2daK@tw2TMbxA;il4qn08bmEDSbk|4X|@bou>6Ac zU@{_iBM&hfJ0s;r-sH))u@goGd0m-F2>c)2y?C#eJg}QBkt4)Yp7{89dk_b7WMp)+ z>}CNpB&A!1Wq>g%g&tdSvLeUR!{nF+<0B~R`uf0>7Tos>2ySf9G;80txocVjYc$^e8Xmjyn# z%AA(jr%xY>2Fndu%YF&76DBfrEz5#g2$LU)cTB`umI@PXTFZ)I5@2@0G{9)0)-oqd zEzD}j*T96qO#tw(;3b5?4a{cXr@?yw{@e+AIAq>LSf9c)!#qlS_;(mG+ko$e{cC{h zAp1AKXvNK2;E#e#2HbdnJ7E3+`CRnEBvG!`}Hffvp3q0G$CDUY&Wa&<}4=T@)d5{>fD+SY8wGIBt--P8g`c{9JPy zL2}pY6;ao#4%Ui{Ygt|RTJ{}`8Riw32BhIK;yL6KfxUxxp9KCA;5*=Jkgj^9gEb(n zFeia8fZTq-6O>Ni(coVu8Mr9{y$fbtqrj3W5%M!?6ylLMi5`j(o_|^WCue4+{aorp zke`!(_EjP0CGrQ2Bv=;{6BE02wp1E&6!`B9{F0F$dLvzbD79AY#anA-n-2XgrzOnJL%XAq_H%3m?Wjq_lXM zn~!8h%d@Bn=JNbJGwjSo1sLvPgj!f`UQ$|NUQ9zzJ^+SqlP;{quZQ;!RbL0^dPCS# zz*VrJFt-4wxRQAWxCW5MiZ24EahL&;wZL^8H?X&X(>Tun&QahbOZai%)EANb3EqLtFp|qDTDZ(zzz8cSTv$}dKKO>x zM1F*^&w!H~J!1Vma7q)+Sv!DJdWawTZ7@v(SbyMhn!?y9;FKnkNe52xBYf_s^1O)f z0^pP;!YhHxX{rY2`r|IH$XQraQc+lzQC)dA#-P^W`i9cS2=uw*_{t`l(_`+T7Ysl2kvs2tdx-uW;U1ExJ_At z3=(CKB!grbjFG`u0PbX*OsB|TybKb89w|O0kXMMJ*^JOf!qS#fdD9Ph20L>3&n#gT zCp!sY1%(H7j#sQBsXsQGms*I`D(^LeNxxL~9iLXoc1* zG#x-m_Hhagl}S!-(aQdfMB^ZPqRBsqar!eswx@WI{aMgtpRCYdDfTvn{#LQ4K9b~r zQ0#*=jxOfz;}v^Ru@BPMy4g$6ZlH(!(K10@0LU=M#lXER=T+n~ere;6Ew~u3g0?>tqMs##n zcni2ZyzdH+?63QyHWGaV9L|Rz`9s}!cY0lyzaAxiF)G=<%e|V@f{H^8GKgrETBGgm z&w`u$4TckGW_np}b1>X$qAQj?v^?luhFWef;o<2;)gbr_3IjzGk3}yf^&1`aF~@LXoy}__2d?U zYC+Huq-Mh7rT817iRbxr_ANQzPz<~rDE=gma`>n5YWU;z{O59L0gC_swRj;xJYEQr z{Q3V{H-gz>l$T@rpvfqrevcKZEG& zfD+vQfgs%L0FezGl0RXfsofEuo=k#xX{rEg@RCw#Wj-TlmuVi;ZZy4|+umCPT6jw?uWxLW29 zPf+-vIloHgC*FRY=KM7>-=3=QLH9s^Px&?)@FVJH0C_qAHHhaHK+1<5fENJQ0n)Pz zkT6c8q1`~6Z=%s*cef8kx}Sl28Y`HP4>YdHM!5)gVm%M=UPR~uU^Vy}z*hn1LQX<@ zsDDNaR{CcwZ-6Fyf>ZHFkQO}%+KhHCAFjw#jEOIx00^R=R^(+Gt~ebL^albIUazk3 z(hTJ8T&SMQ1>b}Hg7$RmwAXz?4lES{F1xq<65#`pwQGG zl7G}65~Ti+U{;2l4^BmHypnI(3akSpf82`wKJ`9cK0gO9tN+gJ>lC?w`b$n9Q@{2v z-39&oU%5vc*HFBJFrtg@cLP6YAB01@x+N)J}MOlziIOmH#)&Q9C3# zf|Q>%|4F%*{*!WVDstbl%SwHEl*3;t;Q}c9nX@P!Xl@G4aIA&~<3PFHjT@92@m+z&>f1%KYOqL%l$o7og%H^XlG9`EP{vvonp_3H(s|w99 z65-*qU+pH?p_JFrJKJS`$m(R`cPjavH>^$O_ekqU{A)^n)%Fx+e!rDb#J|c^0|>qw zd6n1WN7ZsW)GPIiR=TNvuU7aVeI);$&9sqVc7n$u)3V&UE;*Bi+^tt=kK)g-6`J0g zWFM+g!b3eJx~D=T`#IgKiw@)T9IY%*<1z|&+k|Zs2)+;@*LTLQ@N%QQPvXCn`%*4J z+pZizEX_vcEO8u^hBz{>JU-pM)iR3=mzXkm%P||f)YadMR9#-7Zt~ANhdxH3n zDSV=d&zOA|!C-pcM1>={m0jVQ@08`VT>h-~b`F;+{fBLtEdPWeUvHG-y}m1)20i)r zYlSx7X}*)_&0YTgiHEnpi~dec_LsY8+5eU~#uF z<3e(;S7^!sqG?TxyO(6zsL-(H_8~XXp*PWCH__oY(GfS%kvGvMg$|}C>L&XhH_<(B zqI=y$_wGj19D<(wyk+^tIpxb2ViTNb?`S~~XrP7XgG6X^Wij@|?vu=(f>~)A=1cqb zVS!R3;8aXJ9+r8#RuC{iYj_}y)uie;p0#lZW7GA5kVrC&Ex5xV2sSMF41NrC%E)oz z*WDi?2=RnrB$^v42tyeoJ+11(FhPJ9^>)Y)3faB$XQbYF ze}3t*B^Bn|_`+<~lA;Q8Ixz~%*wnJpWp2KZTUhDNT|#Ox*Zm%;~R;ZHoo*NN?fAAgWcND<9ZYrY4Ew- z@8Oo-6=VwFmh25|06PdiwQ(x*?s^o5!KXPD*>!(prKS9e5?Lc;G1QCTw#2AnOO0yw zkWs@PHENm1sAFr4diE=$f&IpagCmV0Y`Za(J!1@G&l$tnOU4NHs&P`io=t>-77u%| zx*wYgu3*-)CpW2C%7+3Q@ilb$%CNP8HuS;(#^yvYHXPzlBQs#lV9m;5Xbwbr8+TMm zt7p`+!EaPap4uwui~aQmLwgl2SE@I#(a8JJC`u0F3KSKJIr+Iu%tcGg$o54jjB+eV z7ZnQUM*N5GIqk1rI`1CO^M8Z+W6Eagn<;h%YPQR7v5Y(uDXO_1-*#?kbP=H@7tLJl` zY=?p=Do9+EYlH5Yj3qF%HaBM}NCMh?;-cj?2q}odNeFThaurTukdp{bQAGv!MurJg zw!BoSNI8N;6SPt42|>^@k{Cpif=F@@852at29a@c)RC#dR1hjBLuOJsWS%=0P)Ui5 zQN#(8(;{O*o}3!uQF18Sz>#@~B}aI~ImTnoF&=e}@wju0N1kIm_8jBU=U7+#uSdTt z_F&182Z!R>6?GsACm3<0K;ZEq=hG*$uKQFke-BP*<|aOW<{Em{KH zT~H{i8Uly9Xn83hcZj~5Sh6EH?{WmZ%Mp1?jsSy>NVH@LniU5mP>7~3tE{?R59jAX zcNiS5!ia3(%`Ztt5^|9^UZcB^5@1U8kP)im3X84eL<9(=SbAUf0Fb%!Aa)I9t&*^ascJO9p8+0^w=l)wkHCimLX5owe1+l`WY>dSM#oXKq`bntyo`a$S-h;G5If1h zmeVGA0meH-EGnVeQQ;~pcX4`2X;FD$4z}CLQYH$PFX0qagi&%FEvqbAT3B8|xGX~| z{|rjK&mo$vvWKP+qvCypU6+`6cD~ z1*As~rDTdgStV7eLOIa z&#;LaHS%l{ei=LMkfby3t68It)}r6guobMNmX?3mc$$*16#7-|$JYS{>~rA906qpv z-~)fep=RX{cb^JJhGv=LcII}h)U9`9vD5F{8TtBG2V=)zj>CKev)du*_X0i-GnVxe zCSYGR9%HH=f`qRI=qmy}Rsyc!>w!AChiV zEzlqxR2R0f-u!!nP-ul-{}!Q#kjb}x4LXVSVH%yJzo?#8?_txbR$!OChCP_k7h^-g zuClA`8oSo6v+M2pd-a~vIy17s#6w(3Q$1Dpu>Rs;I*&tQD;>8BP_!_TwnYe=LW-p3 zMTHd=H2i^Pxw&Ym8TH|28&}aHSC`cd>5)^2QbW$7)XcQAgu)bF&yb`yG?AG3Ppi*h z(=t5lA)SYz>~vJhB?d}=iNVf)ks&PM{a)lex^aNO8I_9Zp|qe2WwCR=@+3OZl7rghb;(`E2)RFo%nr%?ZWS`@QW&K-mS%g=cwJ_tiLG^!5m<0 zoDS9ALosCR6wjGcJm;yjJ-oCrQ$T5Jcxl`53sf_~NVZnwXBJDw?^UTce)r-RMe*Aq z^gF^zzqiDJkL=URzu-ig!NEQpICRWnx0EB5C-QbJ)xvp%z*g@rVVC4ObTQP-U+klsJg4xA%L5nU_a0;x6CG<>n2`%8u;%gC|$-rp|WQU z8WZpajfVeH`TULB{!Ou^)S5IN{JxYC!Y*m*PzfK@NK#)GW1x40T1%-pqmk4vsLt>f zL*IA}Mi1Uk(6Uu*EgLQL6n=r;{JHl9_T1V|=`*C_dTYC}Rq-;V)`kG({^MWv9J+2j zhwcX?oAwD&-5PU$mw zxn1uygMBA)sO|-O#OwVcF{0RA zZ?R}wAml!s+)-;I*E4uL?%=;O(07~RpBc7oJfwF1+r}l^`S0}+h0x6{`4)6*?&g;K zp-{*z;nWi3(TIms<}~<4f`auo2!AfOgZ6W(q!n}O(Kn)QCA`mKa>foH+}(sgCr^iQ z#QzkOzl}u7)JUTa#T?2^f=Ojkn=~e^NoUfV^nLVZ{VjSsGUex=|5Nur@AE&ivHvsX zKjVq1xGyc1u?{k+jGgHe*rULcU@pOz=Ri+KBe)!bmIM#T&_jL79m44ieU||I5$++I=u;KL@FW z(L<2(T7c2Q7-8sJygOi?x(WXX^h}uFzTd6@Se5 z9e};(p@3NCpOs^pG6GJ7WhxuxXLMGp=E*N_NUayjPLl8bI1JrN_*F|Mky*wO-AJw;N&p2J?5A z-pJ(MsN=m+zvq!b#?3=ww~(0yvjL`&=wNBU(M`|)?YPWCJmw)D^AL}Dh{wEHFdJYR ze?Cq(Me%=|><5kHJDH2^Vh!vf(+J55o`U*&LNKWAgv~{k0^F_olPXN@f*jeoRd)4D zc)i7Nml}a&)(Q>qK_jFHCHSiWT#LUGf<HOdtmd8uugScZPFgl&efe{`$0KD)#nX7Bn{cmUT zf4c)}b^kX1&V&D%IzVp^6MAm}=T4aLcCp}dDU0A_Xu-^)_Ara4npw0p%%a=REc!ZT zF*GoX(Z?(yCT0mWGfS9_S;Fni5|Pa;kxo8l>DEMouO+j>vnkN7z-$FN73fx=M}gJ+ zoy1s;0{1JhPJs;y^eWJ&Kt67QA11sW=rLn$kRF=??F!6Rpi_Zv1$q=%t-u-u?pI)) z0vik6lhmqwo0~lD$uP!j{>U|SfjxG3aq1X1)c^4dKKtX zU~tS~QpO%;1=M0P6Btw4_gs})$I!2JrWQ(%Jvy$bXx5WDI8F)7fjK$`;X z3d~lZQ-N*;dK6eq&;x}-Ct&xnOZOQg;Y&*M%knYX&YH>6Gtx1Z>g{1q^~BjOQ8;HN z+QS9{e-^x7L|_&R{1zB`27-5V81^W-4{*Tu#c}I@`h%ed*P)_uQxJznfsXK?iJ(Vi z3=c7c3;*OdBE%S>3xOUrWG2uFMe;A_Xl1_q8(mk|D@yxwzp|_Dw%vW}Zu?Wd@xTCt z+oQH`R8+9hD5)(kaOW>BD11mE*|spH)&&{e;9oZ3Y@e4s>@duyz+Zz|2Gh8~!=-A$ z-#%Bxmciu0+_g{U#{#Z_Nq||b@Va^X|2wq%_r*CmOh{*Tw%~3SnZZ&Cnx?QchGo%z zKizVm`?txoLxN_H_gGtu5PpGOIoG7S8ab?88t5~{7(<#(-agTqsOYBl<}-n-Uv+%> zW6yAD!1w+7#HiWn@6_M)x$wPT>d{mCrRJ-+fUfy+)77Z&qkZ1i=I@LqlQ8g9yCyPH z7j|v{lfv~e{aPa~^p0%PUXJM>GDu=WzmmQViH^~0FGeHI^d zDEy(5mf^5pCOD;I(iWIq>M5OZ>|H62)v9}UUg&&YxB!`GCW%j=}rTEOTuMhgow@^G8;^;Tr^*j-W{_h+zF zEDV+&R{yf|O6UFT3jFB?i zr=H`@jVbCFsRv+$s68ZEbWClUz zZK1F99^&(!RE)3|N||h-^cdnZPnyZ*L1q+WC=b1CX{VQ`>q)5|t|<=>bk?y0hz}KP z2?iXYAxs~#ZXJJzFYQKC9et=9O=b6JH=5oZo^CWvPS$jzu>}V$vg`g+xBZ)LG*D=l zUAL#P!1iu5z4M>xMu&lZt{aVMG_=vKyN>|SQcLJzBvi z4+OSR7^hbY6Y+iGZ&fON26l%tm{T=Xe?NPX-H*AB>L>oxF^>Q(`fmQvs`zLjLBA5( z@hjOz)tkDH*bd<%=+b+2``BDzAN-+u?Go-oy?!6{+NXLG_4*h~k|dS4Q!QmlYLpw* zYm#}I&4!U>_9`+=`Uh%*f!Ax2$-^p1o+9&DmrM~ag+U%7 ze-^?Z4^gjQfiYl@=jJ^8h>ejxVw8uHPzF5%1H%?73O1+-%rKM3Lz~0$!(pYW25pWZ zesVi_NO)NCAs2koV0A_3UxEEq`cXBqbCi_GMnQ)9w&mzw&PcDqkc?Nl45`biX81FR zw_R#4KPOWnSy>7Ep*EBx{6XpeLeVoGlS0@r=^78~LmrkK&42&?I|u%q1OLu}|Mzmh zjZ?|L@Lyse=si+6Wtv{>EOxzD`-;=-_};(M{~d=pew`x* zr;!V>-}|@vi(RF=r&x5d_puf)#u6{zaO z{ebv{dSsng7mGV7%EFH5tqjuj;2U6HlTasq0NkXW>FWi0FX%U6-hnv|e;N|h4H47( zyD)t4s;vVob>fKx4cwoE{aM(5mk?&rf%XEwjN4Ag?+d_v3GS(vv0-u|4vQk9sYeR( zzNpsY`qH22I{{kj_|8(}`r7}sk6G(QQzG+*)49=y2SZM0^|-!^Rd4#*|Gp1)Di?0V z_|D?>FK@=D(3@&pnl4<*=JhpTr@aXL?k2Jcrc zJ#L{)wABW)u9}(k)o#a+ zfk&@7^CeOv3R?0 zrANT&=*|bf^6$a@DJ=FY*GPxjmvPmc%i_x#=#EUYW6HD({`>t@X4SYG;^Bm}%&-0L z222ONexF~kuD0KvSuc8U_VpV9Q?1wkjo*NC{XIgxSS3uzVrH*Dp;aBWS6r8{SNxSQ z5#@?|8K;FhF8GuD_2PPgnG>_TIEP$_H#Sy@y;U~urVnV%kO`#CB$d`7+BTD%)`L#Y*|+u$KAHI%=CH6nJ74a^*fe7NA>+d3fgVnE+%@Yc9usg9Ig@NWySAU+^csvEnry()G?#yX%6#e?a4?L*9c%%|Gr7 zoj%mbHib^7n=frHD{g-XnWlPL{j|y#auPQk<=2bOgetLM7VebTPyJkIxWL}Mg)tA( zvSuRASVfz4<4k#rBgUo6Qu&6Rv?3Q5xX6Dxnf!vk`E|6j(c1|9MwKlc0ST6i%y;`@#Pl`qXeoZYdl3LgDb*^R7Lm3lQsu)`g4AjvoT|cbw-T z>9Yi1^B3opkoKd*jJWTuzo5Ifr9h3uhL|1N{kFpi zw?gaaOApgPYlgz2{;ff*V&M)$t;%=q8frZ=)M|ZOuX;-jwNhZQl@yt z|D8~+-890n%0YLpm>sFj7gCexwp)HH_eWxwN3)svR$kM>_56k!r`k9C^N~eP=XvKX z(@n9@72Gl{$uSIv=%%0#F!@FnB{=#o8J@YLc=+@m0$wT6k?H8Meb{u|MJ=d&f9=%4 zm*mELmoRL#Sn2*k-0T^PJIy{7A5#tS%{o&rPQpDtQXo@uE;1aypsEwSi+Va$QnM}PU-W8q|!E?ItoEbSi3;xaH zd2QskYO*7D1w7D?K^xkoVs7O5@D8kF!pFz{wuT)|!=UfHHJGSqG3EZb?XpP>n%+fFKgg8m@%g*H{!LQAIWWUC7&gOBr?=wc`jOLvE zDJI+liIR5dd`ra>Vy0k5%?Z0o@y$f+79{kEklM%*xO)SoL9`Ituks$k=EbAF zUG}}ixu?6NPAgKUEBh^ll*2o~>p$glF2&s_M{dJ6hO=SlCW`xuG>+&j@*~1;KVZfU z5=;bM{c`^li;~d$vfJyC11$c&1~YotCnYm_8o~E4>T$B3#m{L-#0_&) zCR$$;Bq!l>iRrlIMewD8vV(Gf()*&?(0hVPg)gy=J+8RvTHo*C$73oMKOPb)Uo#{M zAd%cKcsd&@#MPrr_KG%FmADS(S1?a3Ah{lJH3M>%1}jFPtHlY~T3-Zsnc(#U&j#Le z*;dzT@n!y7lkGk{9O)YYlK_(lGX`cn%p{oGVbWpP5wx9iyBDwIZODiFH|%$@*jFr% z@7G{N_J#kQmICXgHEP^e0snk?!n^M?l z-wU5xU7JLQZ5ysnxwJ0bXI5YG=y9toba&A>r+3yA7jE-kmfrYYFzP3-~9r3 z_28w0H$>s>0&UUZ{HJL&{OP=?G{};aaJTKaI zv?8?(Qj@gXz=={gCE#qjmgAGv|#*1cNclWJix4BocOSAD^=!TVS z&2Lt+xFsvu6L+s<YTueuG!GepaheBMn8JMocqndzRr{6!i%__wz{5HB zL12*zx8Rf}R)w2()V`ckD3h^jOO=?pa0j)TvG&#xQKy&g6-V^mD~^I04P%2zgh_@O z+uPncGHS1w(mU3*SA68ImEzOcd&S8^RhGS?eW=EwkKHRy8X5^|0;C^Xuvh$LWtDhw zR+V@OX3*>^@khYRFzvZjV(9!TF>F|sSTom(+mNe=yeE1rPcIe5Xp%Iyv^H8@7@rKS z60_%1%2$hbIPb}~x->1v7p)f4oK{z;Wwn@&nqMV;JZrT$9$3o2)#5(bREb|81aEG= zcmeRsS;HNlFZ{xvedTkE8wF~(5Z2(EdDC++m0`b&5o}E zJ3EGBju7zgZ+Z?i>Sgx%;sg$<1);8vIafy5?v(-mGfjl;tUQ<&cIvrestqKKU-PTt zvE+20N4*yieKPt58u>Bb4v*mbxPw*#)V?21vO@yK9lqXKwNA`}uMEB5pMp7Py?AA8 zz33Zj#tbi}SGzylN7%{U?S6yrglO)Cd**N_>IrdFuUNRlh(7Ove>h_Dn2N?3)gt-u zSYjORS2F8$-cQ9DJ)$rM8{m8UtY*yNwAMxev$RCtG~DPU_y%_lD?U_2_KChvPqMhf zx%55|d|KQ&g?R_&FH>ei2%X7kB5?i=!4`_BvPR9qw@AW~qN*B!0aF3-Nw(w`#k-2Y)AjD-w?8iZPYtb9lC8X zJNoY2EiTyqxmZ$T^nEVs9H!bq){srZ&r7(y&hE%^gzRI!#;bB!3|@_~&sYg-AR3Pr z@7V#dtBW6Zs`Jx}vmEc`{bBl1+~af<_g?nfc@!h?Igg&{x~LM#)>VwqcBH zb_u@8r?zx)pU!$(;U=A;^r$xW+o9g1*@)4{cHNHYG%MKu5n?R(Vo{Gmswu2Lud)`! zEV&p6;6C#|8E|i^e|*4jDB8N}s{}{rKHMJXKkQFHojWX!G7Doxf1O`9x~WkZwnp6H z*0lVo%v_{xiWd6%*tz9duA(n6PkAUy=O8S#by?P4G0#Bw#MW2EJoJ7AhP`6tIJ_V9 zrCj>f)+Lac%VmbQqMtPsbG{Y$0z(nU2Livxu!!S*fX_D+ay$z7-G+RQhXTLXkjrr` z@cRro9G6({L}x{lM=x+|BVHfae(IbNpN2xyS`6@N3MYontM zQL+|)B3?DWCyFpW^Cu#UeNVh%?&ngC&|^G)&oV3eD0S>Tzfk#HpEu*KSY{dR?eon& z+K11qWR)k@FlsX|k7ex5KVuIT^Q^zS*0Qf)T43}=YuNypkuVcrvS99kDTa9r=2tM= zU|xWE9p-%)!GfD+%~(T;RrzlHJQkr3NND%3Ygu89EoPhWPPfpQPiPvz)VNhIJ3-jg z(=pn24mbL>`m-s_PkhN7DlQX?N(s6PsQ~%ou!{==9Tef z_jo=Pt8MibVVI_cEyW$(o_jpH1cUFvb2RG<_gy(>sKwZ3DUDC+k_X}USh5Mf$CIta z_dcP*-LnHY4;yi@RpN)qRpMV@K1il_lg^Kv#_au7w;bma3Dnm#`+Hzbx=K8|R0^!W znxxM>Lby+-{*+e#n*C~jtv=$@J;ltrO1#7NRWbe2d&-LURDVr>tm7R^F4N1>t^VxR zB%S_K+1}J;Pht?hNDz~S%Bf-)6E?!>r$F#1%Q^qaR`AgVcNRU9cWH6DPout6IB5C@Vwn8{(O~-_@KyU;@*Tt04@HJC z9?gfp@PF_3V67l`IveFU)IctJt5>E*D^Z!x(F}8Z4&Qgj~~*mAOK!+L`W5 z%f%{x`MbHAyjA)3A3Q$vY4X$ag~GJL z)rIdCsut1=U+V}%*~B+wEsmmj4& zylUH*MZ>{yfzy74SD3h6?bsW%7P})x-^V944ioNN{XS_VZiO5V zS4Q8_lipn7Y0_i8QlMHQejWISPC5&Te<`UKm!+5(eSbhpThB~~W?p%;oNksJkGL3d zMB1^HN#h#5gNN!cM)%B8Nt zWmWH@TC3~c+A~GdYj+lfS%jo}(&HWH{SR=7Dva^oiS7$mufo;bE6D5USWq*s{2}kW ze+K9Uy~)oM*iPXt7QltGx1648q-O%>I>8nDkfaHcHqH~V`gBr}q?E^T?ny{`xt~KI z*`M>g;9cfCD$yv;y9{0i_wh1#dd|xj_iV8oJ01MH=FcyFw01kz#XJ^DQ446?PMR0* z$SocPH$PzSAU{9WMJ}WOw12Etr?u!H?j;pXG2F#jzqN>2PLZ_Dx>R%( z*hg@0U5l z&h%SZJzeAM??U|&ciFBYTm#m4{~y}kJg%uL{~ta#Hye8tm#|br0*K%eK@qF15%fyH zR@5$PZ5zNPs8tlLXl;#xOIzDPa6xP>N^McQfXh@yDORnuGwlp$?H3m`iVKSEBwS)H z1jzF~H^_A6`Tm~y{qw-<AFjnqvRboN;7Ao zC!4aZnRFzFAnp4%ESxFR(`qKk7qcZv^6VxS#IC(@L5LD}6E-Oh+^507q3fNL2S7PO zlo#aTXN;@`rQIGSzbvHn4#UcB)y_0Gf?p{ebv&`PZr`G;%I!i~TnJ){&CPt6Q)k|{ zh(g1hL|2xH`-_;XNz65;Mc2(qA+`z!DVga`?P>o z4{9W_K{ObA)*Jj;UZcqu_OnW)U6XxlMc7KyCVAKe4WlEVlnhdpZgPjoA|;wZ=Cb9P zIb}JGIr+kNeD{6_+)lV%aK&)D;Y#54#Feec7ot?!6&WkEIk%VR3xiGhLNw}#A>+-v zgnilhX#XdPzBL0m7WAJ_0`cYJ^n77R_N~l(VW@uo%F>lOP8KH7FtJxw)~{mXl=P-I zh>4`9mtn{~+~j3@4`;@W!r8grwgWiBMRCz7(c&3SX4~gJk!UiFxi(1T?F>pCWMql} zr?5pjPO^*Gc3o9)X(!7?%Hde9nP2y~G*fj{o0>1I&G^>|Q45Tbhbe3+SLnBw_r=A4 z3X8Li$_MAc3)t(e_~yEg?Mt*`1lH)`u6&^^$InXVHmDLKjlFBBJ&ZHs{=E?UWR~5- zNdkSdW(U5%_!Qive{3M%Z-sJ&bt74QWdot}y#9UoaTdrv?wz`+!jD_bv39jwZJq@j zVb3VzjwbfuoOMxL7WS$e{Du}eICKX=TgnC<_lrzQt*@A&$Iaj^@D*wUD}Zyi9TlJ* z)CM;5|HOM+i=Cu44jdXIv87&Z0*xB$wj0;_SCX2;yXhU;Jz<>gJ0X0u48KvM=?;4u z{di{?_IHt!{tP%&G#|K8${TzcFzO5J78Nt{1;(P`?mB1UK6{!?Ks%np9Xp{ijBBF# zF%EZa6S)D{!K98%dJ1))F#CfZ5QkYfVPZH60OsZks$@=Eo>+ah&=LfuRL-%0D6=^GK9800pp;5S<1apsi1UQGqKfQF@d`}wbeVL zk^fAjBj`sbR8QZ#NnA7D=^H`!HemH`vB@}1)j2`0z?oV9iP;X1mOm)m4#Lo-VsePjxkJe7Bh#x4xQ6v`KhatBE~05 zl2FEw3We@+3d%^yogqjciREssf1-3vSswrB*W5@{S5-<=Z7`?vLef4IBR8?6>p zleh5>)4#0eWZ)Vw_)g`%m-0ydAlS9SdiogOuB3BZ3*(IX<6GZNYO#u}m*hKp6cJ_as1l!h%e! z`I2DKUy-UW2bv{g15NtsrM46rr&S^qg#xrR{SH7owZVUgr!eJf$Rn&~O{EkPHpP>1 zW;Wr2BF{ML5~{7AZ6ryH2gb!nv+-=4Y3lcxz(cy8Vs~ z>54JTV77jIOfk}_s_|v`3GXE;Y7H%6cuMQiy2EMQ*(FnLhHU-uvy`W$3AOeT*eSgP z>6~!s#D}uEy#!{CLO&#_mmrw~Kj`;!C-f5JNTHY$E80E&Rr2I!=W@3U^q*j}%m^xV7nK`&O|Po9Voy*SS@Nh_Lh{T$DYG+( z&LV8mv$|5;bS3!xP_Mx67QGa|@9Dv@iz~&w0qe15Zu$LhaR$u7yJCs5@`3Z?HoEKg z?)q$L_Cj@~)HWK_^_&dTQr0%JOS4pFBkk!+23Km#`2!FD z+;yhm-s^Vebb$u}J^)r+t0h)NS6tX7!PM&#*3J_+$cUBHtJ}vQhS`#+t9ud~_`k$r zFCl%OqyS}*mbDc*H6xDNrNb4qisX>snTdvGd|0ZQu6G8G)Es*8#X~P1I`krhyYuOq zlV+Q6Ruh$zM_hyI|9LMZW!3oqXxyKuvR*dUC{zFhN78jW2f*xN$ z=jEkNnxlBVX2}C*1ZIka^|uvY*FcKKJ>stOA6+yJjL#v>mh}eiRkYwri#tjQe(tA2 z3ZbzEv4pqQzbv--uPrYb!7U}U{pVU-H>sK1NY@ z47;`=hP~3bILRhq8|OAI-Yu72W`#XQuSDHne?WmM($~I5_o70 z9l4@>WT~ZWY5E&87yj-H5XzRacCCaIvi4AhwGWWYT&Rg-ZJRqjUz)p+wH0-2#vQP1 z>F`A};oI7gu+kI$UPsx|6X{pqXQSV$8;m$*dhz=y>y_(+x6a)9-uescMJm0%WJCRi z5x6-pTDS9a(2^I_?q3>XPFq+c>{k8e{KZWrAl0^K>y>!kb$Ww~7Gzs`jqK1Y8DSie zLUi}|oeqkpK{oChO%VY6n_MfkUzdT4%^z|`0pAwbNz{1U0dDZi?Ns7xOr3`7Z(DJt z%p8LA$w&Ao-AEjyNzCxt0XPHS;B#8aApH=68w8EL!5?TTHM^bTI<01Mv^$T=$``i; zTYVzbR^NzzR=lrPBIi=EpA-1yO(V#nqKyHxez89uQEJCtA z8j?nZ!f+K%{o9_84a2CMZ=ke;Fwp&%-k>LP7E*ZB&!R59A=u{q$!L*hI;pl+(DWKn z$>Og4kbfIDY|vXq=*+=pl&6V43Z96JIjFalT<>j7GS8L=Tn4Xl+N24&;WaZvW_%V@=?pV`GcUe zdt@I!U4EN?v*lUrpWFVjiL65pr?!3y`ODkGB5Nr!_h?0uq>man@z< z8)asTqKt#ZTaKGg=3^F7{*A2emA6TZZ%sd)UPr8Y-Tt77@qcz~Sr@qC_quZP0Anu+r>`Y$U;XM!;rVV^GSB&Mne1cj69!Q>77sR z!X1Fa%wqH_wDst#qcVH4^SInB<0`^z@Hf~!l!(osHB@LDAU`kFMw;fCNZ9wnoC!>M z1LQDcz%y8@nVH2z%db3*Jvhn6a9b*waxZHFd@7q)6w7(l#~Yb)ra6ycQHmCn$PWaC zp4Bo3rFJDw3qc5JTpnW{3Tk`<|JWIq<=K&~rfrG7*pc6l@v4(VfhSfTX_TUbTfDN0 z#rgY5x^0PmNL3W$jT8gK6t%pjs?jWsVd~^ahZTKLV~f8j=hCYBqb0NzH$kOj4x$|< zjcxEvnd8s`<{+yjkqWyvT2#yX8#fBC&QsX^2~B;0-zcQd1CQunnC&C1?XK#h=Qfcl zxW7v_kyCh{gZ?7<^)*y_1rGdZL5+$x95?O$?W)Tt~=`vQoT`=f1VM#V6n-2(UEUs+s zz!a%njn;Rzn9?;|lx!0-lEi%rF)C( z>WMV30xK%YtiagqwMRofXM?a)uUqDk=au;Ym+x&N=YGNWq{V$Cs+NWHmm0gIoB!6H znI*G61*(gNivfKxh9fb~I^7?_c6EpCTS)1D1)${J=2zJ~d%=+IIa*qgP)+L?`anpM zaa*{1ycxPEQFyjvM~LEY5rFz2jLue>DZnZj7I1~8Uf=PH@Tp$L>1=M6j_*16aJsfKI>xGc4!ef=qC)Wt zBtRv~Xy2OSF5WS<^;Tbnja86HAFI@1$T z2tEI-%tLE01~0`AZHFvIm;(F5J$_dU(FSt8j7+n{|Arv7ev6X)>U^~`lK!gxds@=M z7fl0_yi?BzO3MHfm%-qj!NmE-%3|);kqF9+ug-gon6T>t}Yy+#a zCkLhm9uG7Ha*Vatlu(m2?o0bxX<4FhiPdXtEb&YA3ig{4WTG4e-zmy5I+M>7OOrRz znY^cH;UtdI=~|OlN}$Orb*3p4`*P}p7iL^Q9b4c&h5HF^G5BiPa0P%*!wo#%q#s%30naXsY8>6-|JH&Nz|r2%>!DlI>Gay8 z;B-}b>=P*%-Q#vWYFc8WdK%3pC8SiOmcu4xsvhsgFfg9@kFMrjoEw zNarv`4g4=N%MM0s79NGE(>!?uZ(kXl`}6odc1N z&h-kk>B}2m-WUhl8NRsd(RrbLs~@n5B?i+x!kB3hA%uI&G)%Et$ zn#$Ho9O;QzDRG5ZF{P$-6Qwy>paYbJ)7c2_;gMVXTtG}%bnjdI>kd{t)!*W0J3Qz6 zTl|ZNm4+#iBMp!wi~*F2wYMgl()DlgJC0^oe}pzA9RF0rxBK=$;2Swg!amhr=i8mQ z1>zkU0sX0~_HvWPywNK6aBJ;FpWBB2`b8D~tB(&>J3oxknWnlUSyU=w1*_%BfQ zFX(Uf@sQ`FT#PxcD){+0vrm;9ck?)Nj48_8KXqoh{wUG0Cdv~_GU*okk7aOQ(O^Zp zod-I5rIwg`S4Nx9AeMwHtQT>1R96<6gI>MG+gh2C(dNLcj}rMy%48+x!qv*8s?FKe zv`$(#9sla75<>e}9kz)aFk5gIG(cZWZj|C)b-7c9m7w8DO!Q3Xb{>Wd|G_Man4a!8 zI5pTV3(?8Hd6|KQ4wWc?_vu1~O+D?YsP8=TsY`T+eN+RJO|#Gztn_|3IfR!1q7&bgzdBt~_yf$Vr+iJ)>3W;)3tEwEE%4im)li|PBU4|y24qA-g z<4Lr%hqU~0&ba3cEe$V4p>=op&5jY!A&bFomuRzKjOkN?F(=xy&|j2Ty*0P^I(rQ6 zOx6*5SQyfK)=}rtdc&TV;dV~NZH?-{f!-jY`Yum=gW;Qin;R2$-&qE_jT-H*Zm|KA z?($?mv8xA(L)SQ_S zp7GFm5ty#3mL0NSZurR&&+W!8AmBYOw0Lg3&R08P zAlcogARl@`k z85C?QG z+ekFA^@a~j($-wbMc=6p_l#8(_HOo(1l1W@7L0fwlH-!~zK5A2zr&Iu|HEuiz+oxm z&}e<6@G5`iF{J?6Exvos2`|Jw0w?mPG->lj$r<67j59(XR%Rb5nFt9hdhTO-+Ueya zHhkX>GNM;3;<*oe)~7k&ul(#Im45aFFF*S@Z(7G#Dn+;RXPo7rZ3e9~Rq0j!-NzE{ zbd^B|oi5hX4o~>ok4;s6dni5rYfHcG)`zPn}ixwJPbnLS_Z6%$XQ8tRzHAZrq6 z5;&!4Nulo{rqJ(@q|pBmTNrSNO33;gj0HcHQC{U^Fj^1l=x#r!mWfxE>`c5_n;a1E4QjT&D z_6*$UW4Yy_J_l)eO^&9@fIZi$JpJllcaomP|D#03?hh0Hr*2Rc<`dX`4!=Hoyh@4^ z-L2n#MQI&B>3fOP7o64I0c3+|f{DSq!v7e5d_8WD%-~5^l!pywMF~@MotHY2LggG= zTL$h`aiXMwXi81-R+IUeuBLecGY>E;g-uU;xMXNQIa zmzgrnA?i#M=sJy4$(Z zO`l%H1igF?@C+*sRxY}WtPTDO9nP!<|Z4R29+x%*8$t5**<%UzCLxS=^ zQ__{Yof^DduJfDu_R!wybw*wJA+^8tQBa1M`l9+Rgt(pl?#A5xxvPyK5?y(T8uEm0 z#uj;^`BiW9NPEJR?KR17jega!? z`DRm~Z4dbi(KF4=Vaa{w3+5YU98)8?B)KDbAbF%nlU!#W;p+k+>?b6F9ml4y&qI8$ zn0=(kWWHgu5J&%O*jn}y8!na0sP9)<5qY2FkplTH`Cj<}`6ETEsT-iLV>x#D(C5nAWv7)=|e^2}Wm#cf}3 zUT=T5&Eqfn5C58KUAZr0FhXh?bG55Oq)87YnHjlW#=xZgxw>-rw0-X{{#ZhO{RFz? zc>Y`}As?1Whz$OHcu(%n&CKmBxv2g`#06!Sc6B5Cy7G^V7l8|;OFqodGH~<$)tQ(( zU3sw>>gZG=w9jVUn%k=>))W~j-aPE|MyS_jP_2{-yO$KWposxiUR3MKx8f#nwUc5; z^s6C~Y-?F=MsA3tM6DIxwhI%9wPlw?TvJ^jT!fJ<+D)o%RME(Y<&41-X^-oM|_Kj?QJn!S3cc1 z`L;2&Mfs$!(PCdYv40E1zD^YToo@f*d=5PLulaO4M|C!?)~@NEYpf;2t@ezH+c`+= zx3at6wdl9uTU~j)F(cRQ4C<7iCkdN$<#9&t7Qql^dYPYkcgV8E6f2wZ>qI5bR4?1+^PZ=3)SuU~t9e5dn z@%Tse(E&=V@Xn2Ng?kZ~%=15mJd5vU#}Tw1sZLe@zE48F-Y+2n@G~BG`rKX#ao`-a z9p}|g;5NX&4Dnwf?nB`2b9hD}>`UPAJ%pb`*fQXCBw$_nPGiOzw{u@dbC9llyD=E> zo(_dwp)52~tfXx%LRqV%=!_0hPUuZgW#ZM?eH z?VQNoz7#s_VR7uys@+Z0|R_-jf8 zKm9zU@j_oOs(nVfoe>>jL%i)0?|-7z6RK}vtzkyCg#lBTZRx8e+xD$yx7}JT-4?b+ zw(VtLxL*gc4XrN4$()2&;2zjdV8**+q_w*8X_PnN>~t|Br9=2S4rkM#YC6~6m1Vgh zRVm2(PnX1M#IxB&$2!?~HMijoU0b?x&Un%KM;xYjnrPggd+e^Re1eFNbuNmJw)|(Y z_w3L8?#|lK=vT+V4n%;2&d?cG^s7%BdwZPzl-*;Vu&^}sQzDrjgVZ5EY3TeWT zX7MRqxeibBsr$fFiep!RrvbphIlw!DXAp34CEQbh$01EH!sC$cJ-D;L(P_ZV`EdDg zyAY?x(}p+|;O&TCh38E?*CXt2aQje>4ryF~$Kkmj@i$OzKAsl3Mo^amJKU2u@HWV$ z7;Gu|bdSBFAofZ5o;UE%cF!C5nS7iQR`0?7g;N6dqfw_QzW>SCTdpfle8_4gcRuJI z1-a|}?onV|y4AO_PwUFJV214{b>*9l_Zqhg5=&<8)Q8Hb;)w&>w+MO0sSoS1D`5S% z<2Ihr+nb&=+|X}O+62i(<=dj~8hmoebmbb+_e;C3e6>+&V{ilhd%F}^@LQg4^&Qj| z8uaOr9OG?oTEchjQk1vM*jx1drCo~hmWcD`b{>UKE?I1xj@fiOzd(5ljZ(3^y(i7x zJ=rI|L+5w*rlcJjZ5Ge_?UEXHI)6FKbz(CWgxH0(6A1&i9J8uyFP{PyRJw?!zueTq^07LA?bso|~6w`e&`QKC_% z_0&DpQ^VTE?wGNN0kso(5%^b zH|yL^M;k5OYV8GlJPllY53Uk!9&j}fxLO0;{R!@4z_q|>3)1}s@NaP61AnD>(zUY- zdH#Yta}oav@Oc29D-b>wX^Ok&um6ycMh>>8Hh&W5rXskF(|C+~iq*&~ke=+aB&*ALuSkD}epeg=i4yX0x z*Y=eD$2l}2p3Y%lPwCoqjomX$W9Z(D`R^&YY+c5>5Xm031epJHcV36k_cq-<=-Dn_ z9Q{XvIPy3T;k1YMObB8cbM@kB@rKYFqujZE|C-D-y*(+`#Nf7p6i7)=nLi8r>8N_* zuwKNtH99eOjj*4N9^x*kwZQc~>f3Lfw0dg4q$XI!bfklf^t9)8mJ5=R7bg9);rm@1XBJL$KECnt6?QqKm{>vI{YSZB+&rpZYtiQZ*eqpV z5$|raG&=r!yGu(HOKWZz#k~g0WD_f1x%K4Cx)U=LUG>Db9X?%;ZyS7}J-$D|*SAXC z^Tg3D%Y9!Q`Aod!=*X)CdcyFGd|CIrWvM_wXm-)ax_8anbB*wx-fiH}Zr zMnG5o7E*ROe{<6v+;{zxx5b-CbM?d@YxT@&X6`aE{be^jQMX#2)Q$2{H?3izF#{*d zQzvc;$F|XRUopwjV)d-|?)DowiXEQzEA3Kcm-8#P6lb)c057}R>t5Xj>rG*8Pu?^C zC2xV4*AICEk@pbtPVCA1>3_+)yeDrT{WsXRUxxn)?tg*s9}s>Ot{vejtP2Cy%Oj+F0q{MnBOB5b zAglrFiP zu*%CxSRZW(=dUBzor%ihB(;*Lz&aV|U?aF|khd}rAHeO-U%RBxX1K=t z+Rw_^%NoRW+I$Lpc9X%=YW1*FG+)$?SPQBT6VL!TIu?*5Ah^!kO2Q-sA2dlAb{ljr zO5%_+-tKGlJv{Z{Oe&W@6p|!iT7(waeD=ITe2QRQs7||O>f_EF=IO#CC5f^tdh{d_ zbxgE{TBRkymD1+P3i+-OYhzHx7I{(Gmd_oQmle&uwIOmzb6`>DKmxtC1ix}x27=x(1N=P1 z%#CNC#77=AOKj^Bb>K~Ua_SZ`F|r1=ZAFP#_W$eB^iM@}X-U836Wu$5@9ZgQ{B zjQ8jT$x!Z(V!3p+?6k)$RG|JP3z>$;{xA)0v%U1DKMD8LK@5p~7Jq&t5!xgm@=C zBnFf)ANl2!<8rf(?mnZQ_p-ak$eX?T@!--E9i_oTL*!`NeI{(TA=cb0v41VCcW0Ya zqpf73rL|0~f1TWV#Owu5Pk6s0X73~^g(54>+J}tf93Up{BucLWPvIYR&tvv!J43~G z`ggbU!&W-`v^5k1CiBQ8w&_8gk(P zzbIe6FJ!R?Q+_h6M=q+M5?PJ>j-HemHo8irb>Jh%>sm>U)GBMBa1!9tczW_u%a_kp zcY6~L8V}wzZ38W5 za0RK!72C}&lyP1$(GAeWM0?~SZUozE1tqxbeOfIm)U_xh>9nvoo=SJz-?`xME{>Nv5+^EBrH=9y$6S2tT-}@``d(>-eMjtY;jq2}d6m*l_%0}V?T7aD z!#=!&?`Pb6gtoPSH?&-zMuw|v#&GA4(6L$snPA^*KOCWbQ)tH`WWG3hN)a}7Q5&y= zAqBwb?m4|6_3jy0xAQ*gS&BZ*X`(W3bQVuuL@A&IXg&p#gzClEEJtpzC8J0%H{8LTPLe9pAd6jG%!snLQ!=xmT^SDo6V zg3nVEsiAc}DdVhI##jHfZPcn0G%F@29H-W|q_ErL2m6pp*gU<)H@1{!7^+}N7jOe$ z=ukuFpbWa}QiS}{qRC9CegQJ+ufT1B(;weh!4!~iX}Lj=J_pHDjM;Y%=Hs6$V<1_* zMbo>IN)~L*tZ_ zqH|EpDL-it!V4PthmYwBY2+gv-cc87nirbVFVtkt)kZBcU#Ph(e4#0W|91K{BE5WB zkj7_bTsxx6nA&R1EThsvagC;4I$e4sMHV5k5}5cWDgx_lIC9kxC(m@0iKH9~a^#GqPZd*ml~|ft>$dW~dU@ zTd(q;I%sXsG0%oRcma6NrSnW=sKIs=yd-KRITiRhPSmmZ$}-hLw2 zempG(b@Ix1^Vq3W(!%X*?|LSe z3>{vVnH3o0(?F%$AgPM+8St3hy>Z_6kkD=9qcLLX$bAxao9Oe`PCYCVUgQ62mq16< z6V}oRSd87)o$3lCm1yb^Xc~>p&ddq`S8t$EkDc`^`vA!N5NMXDIa06%+;?%F_#v%& zE=Vjlp|Zc2ayR4xAxGj|;m(94Wd8;dF_=?oV-QAmKzF-!FlT^85+zC?MU9Z%kYfjt zT0^1f2PqEg5Tp}zV>izXl91a8n@BUu%+U@k^##AGj@-jkY{XF)l{G4 zdAOY8ME9j2*XO~8=x#Faa-R99L$cJX*6>&=DN0n-eQ)+1x*hn-K#PHiz&;%D+mYum zvlJhqVa@D?Ls}AaRx-1+G1%?d`kK?QQFdCG3uhWZL)q(3rJfch zj*vm}_B5=xy74~hBKJlI)K zRV~Pgr7|-M7K&o7)J$!);Cv=G8nlpb=ZEqVQ6>~E)=;@nd_}s(Kwf-NJPShVK0B=5 ze6w5sA1w~c#vXNvm+CT2$8-^pYb@mkaU{~us@6(e^2BlJ<>nA0tg-9v^Bs>9GSs7O zl}vo5d2izH*ZQUQgPo%%veZ%LJ~+*F@NF$>YrUX>Ef{Ls;6DF7v@C;58>%|Z}RtTtIZT%1NfGWiI)z0 zR7b7Whav2kpaQP^3af>outr!8%qoU1pGLH$AVtiNHjjRb4z>ye%+q%`pB+Q}REk87 zJ?OM~NLXLIL1BLhckt7gks;{&OD%UzuvrAn+|Nys=}K_LD5h_A$hgvUeU&bY&ioLR zUSgv=CzUgKW0eBC{H2g4*qq!$40EIf>b}_BEnY;X2S`CKlV>Dcwp^S z{!ftQE~pB|xKj(SSNT=;sH#lJ-$?41QKq2mYMm%u6DmsA^r_TA!|OpEm1Cng@BAhk zcNu;Hag@wF0U1pyeI9pIiBjgaD7gN~S9w#*cy(izYIMz!Vn~1AgkFsd5_B}JDuon{ z!8!aYFKMA?$_LK1U5!~5U}~}XX{7YA(UXIsj16uO92(%@*C2u01c&Nn9;eHkpQ|gI4-KgK z1U=b~6Intv!>KDR=3>|t>HQ7eIV*%y2472sa9Y(1zvnf)0>9~nJaB4dOo?`=KhM_*NNT*M1nak2IGJKr)sc=3GcIt?tHnC+s z`!V#&aSj?q#P=^wG+_^&Ndo;U2;OTpcL4Bd@_PuyU8{gnd`?4yqL{l4xnfpOCgSZ)5c`v!wo8L{ zJ%e^t=#L8496qb&NWJ;4b7+U$Q8GiFXUkI90@(AyY5j(jyoHL^?DP_RIFX4yFPu^- zuB1G^hjR-Ho4U90l-HeID1o%Tq~1$Mb9fC_)JXxILOrMTD)joap7!M&{HOHeeIzmG zh1zVz6>ms%{Df2Znv4>I!Ty6q?y$@lr=6V+i(TnxX~t*54GqNg2ww4Qqn7{0b+OXVD#Q=M54oPX+=WlUJ$f#2=mvvLU@mJbZ=N< zXLXmBfsQw5lhCA*JGM>lpN$%4dTF;{d|I+L2@h6o5`Kr{;RLwOm3nT2P^5P|$9Bmb zJ7-LN{P*Q0`CEiB*_(vc>^N?nmKmKV42jGWw!s~N9kqGGTR}f@$9*QWLuO}_@P(dY z1Y_IRMxtHOk*Z;t&!>AX(d}3KNMS0X z4~}O@9Uso1R*j#*`TC*LyYqHdpt&rO+Rs0x4>ZZFm(aHTutafIIF{D9#0M0F;>nG8 zKNgEEqVJd+yyAE^zSl!-^8D*us7PVWF8+51i4xbco@nS>j@0}d&yYSX40!~{7$r#4 z=g$--I@|G3PGS97J=}a={X^Q&)y&9I%Vcre6CHInyh9~}JvIrwYuUlQYMH_P>f~A< zj4tFYU%Vvbt|Z|hIHC7ZDqT_mQXXt@ z)+^>01!XDglC<$zQy*UODmEMOj!J8tBq)iYavF5CF#ir_Vvn!d139!^Fr>Z0`sh-8?f&ur6Dra(No+Bu8*}jOWN$K2zi5YR0CTr zulK3JnJ$%W_Vxd^DS!n0a0B;lUwa?lv8G>9M)9P3ml&K1-Ojyk&*_Aoen?He61axG z9XlfSZ9)LIsbV#5U}#C&1LuzRRmQ00bcZi!f756dq4(QYz`Ab-?&A-f8{3xy2J;8- zy7p|ql)Co7X=+aZMlHt7t!P)_`#l?lrnnt&fkzh@X?#}ue593#X*1jB0+x#KtL+(p z4tmu2HJq^C+y5ssm4rHV7e0N+xdn$ZWyW^DY$?&Ch$1&|3 zeABw)+S^#PXSy^|YzyBu0dX_H!+PLsZyOJIrj%OUf8e~=HV(e;#F$^&)EJipj7w8n z(~8kz&cC)rA#5bVZnQlf1(@{87lPN@L4$2emOPTn9VGrw;iLLpwkc~1Pi)B;@O8`4X z_>iy|upq*p3JU>)$$*yb70iI!MYvd)57;Hbg~D9G9U{C{$N=0a!kYxTLc2uRBD@CJ zEy8PrIe_tX8I-v~m<^Z_;U&UMz!DKQ3oij?ML0uv0kBkr=LmGA%0&1jfv!`z2&W0p z16GJ|iZBJRQiLZ8DS*91_*sFjR&Nnb5a?R<5#d;2B4A$;9wHoQ^#If@c#$s<#iE+J!F~}1x&Wo=w8n8};<-#by8WAQ!94y5|%3&wY+J*J- zcdVnYfcq!lmcot3I;%o>2-d_H#I*uG1K4^9M|=ktPbyr{Sg{|K~_k1(%35oD26F!Z*WZBJLvm!%)8l zZOg&)Erjoen~C&l)bR_-YI5#y*Pw^rLEERv`6qWZ;4>opt{avZ+3iAPzh2n8Aj#4} z*EG&$u}#h;pxhl0G6<0-)6>45p4O6UXvhI!KI~(gargMr*yMcPomP1mxtg3A$iYbG zAkBQFF=ISGL;SOD1IjJ~G#&90=}a+R!<8aLFUEZgXd>cRG0sd%jI;%`#36199T3j3 zJH;Bp-8(ST=f$?ixQhT^V5heJ1A9)Bv!A;FGyM}g`Ef}G_4~U&fWMaY#_rwZRJh-V z?-!8*+vFtfE%4Q|6Izx?XspoX4T~bz*?h4UdsiM}tzs=g*Lu`)M}%9t=)3QLaF30t zBu7XT)x)8_H0^3J-{r1cjO;@(?e(rV0Y4JqU%OTS{!N5yyOsm~9sDa#4^MV2h2PfW zKicKSTlSxE8wER?)iVy|T?>$^r6*Ns7hTD-WKT*d?n;M$c8|ZHi>_k6C;gVLSKxo8 zC*IOUSMZ!3e=ay~8--T(1+gE?x@I8OOZuertgbYyiK{)S)4QI-m^|(&eO6Zr{6dd^ zTGwRw+k5=Ru8Ht>^!O)qO@P0v$3Ld)S@=m$eIvTY!Y}FZ<6F?$1AQmOstdDSPuu`o`Rc#HL@CO#DX>RBi7Cw zJclCuN2L24{_XG&M4C}pV~Y{K3SmWn*JC|}As^jQP?|y3!0i{soG_hhc|iu275d6d3xB}$+nSNKP*8-*S0GTa3{{yXsRV&5=Iy8YMT z-;H&|cKd&Ue!;K^(2mp%=1INM%QfF-09C5i>!IDd~s>Jf&xyZR{8hzp=;vcE=F-Q+oU> zahJxf(BprjBNF~s#j;+3O)RdKi44QoZxl|>rFgKuV*uh$Noil2oNGFQ;j0!;%T3Ol zj*Y^%(&5&mL3fWc(h@O- zg>NJ5e(w@}9WIK6!Lr7zYvxxLvo-}QgCzwOG>H*9>QCq^E#ZOdLzEWUy{p`Yy#7Yv zsh-{Ns%s1U1G-}`xi-PKqbK%nt~{(Gjf`sUHaX9^=*e(UPwXkz+lY(;Hnc z!}o%W-iw-?@3`pO;zb#~lQlV4x#(H%C7D$8WurAO%NQ%}SF+Tex7h@j5ou=j^kj^S zp7H+mHXGqef`4{*zoT6S__DiwIv2gIS;W&_lQYyc7IEvvR_k2!bhkl-pK^^xZ}LUB zziSlWO(NXO6$f~W2>ZB30Dez|Wv=1aeYSSjVQ(LblD7A>??L-%oP^HHqA*%Zp%K&M zw2C1YWQ;~m>FT(D(>qu#@Ye_UIt+L^1bEsBJk19l&je2U!yQMQ5^?2#hr)%!|1;c1 zr27nc-$UFj_~#+-pAh!soiY~i3y5n)oDOjclsOx2Bg&A%?~nM;QNJ9|dX#fEi&B^T zKm#(g{4}kBcS1g>9MGk|)jz)Y7vfLE>#zj{43!{}fHcZ34E7E&ez4?xF zra*7$#Ti7$XKG-FQj$LjG6$q)!Zp(8TsVAv zqYRFIg@XQW(La^iIR7a?9|6L5f%T#I{Z!xO{M>B<_BJ~Mz=!X0O2EOU&)MDdjqGZ# z4;WH62Hz6>mLX@~!Sii~WIoN1>U@SAfP3*HhWwV!kOxZ`^3>}LnUDm#XOqC=s%A(! z(oLJdkbxNtnKg$YcTZ7y9V&rJ%)Vj$VVloPtqkDy<*TjdgB|&>Kk%7}%Jz7yqxovp z<_3QLQA#VPw&AvbPuIXdk31ymX^iI<MuzrKYfJ{d>Lv zWit0Q_5(k*ogdL!UNu0QkuKHV&XH)fE4-nFlCfgy7SeKn()n?g1yW7=sp#c zu~GPy#}37>G`1bT-m&!iIKHv;i+#_=<_mrq25unud~vX;QRKuI2N-fx3VXbeRg1;< zzGJ11X8?x-*2K!R{eU^4+HqRQ;%VuZX#+9BY*B)_x3RZ4x*K36PGjy3833VIuSx^T ze9jpL9wvH&F{5RRYCl5-(hr_Bvd zCD*Waf7x%U-;Vr~C>(|ODpdnN2%}zF`7}5t_52lH$0Z5jiyG5e*d}1{y(p=paJddt zel`b~k#^gZneM?(LuG-W(Xi%=q~0t+ng%`)lD71_pk&g4tbn1t>hEU_V@`nTeIOlD zV0->DEzcz1bJk?aIvYAm9cE*h^mLnOb%@e$DGzY$b01Vhna3Kh@Ub=~D!n!awv>Ih zNs4X?%Jo$GhlI05^?1fjl@{sDanH+&#v+BSR9+N^=c5Wm(N)CW6q-&ei>?8RN%ks= zNgZMgHjguT7hZ?mlTedS;oy{?1Y(Fac?DBUVTvGSa(amA0>XZT`x_i&k_}fNFFi1Y z*;A0%fcU67NlCPcEkO#6v;=8281s}~CRvHrBrkc|q$r6sDNB$~<5hwZG~Ok_CZ9d1 z2RzbVsdeuJt?IRI)~adicCRX2cXgFV&bjM8m2d0tmXOjP3E2uq|H|=H8ClZsmoHB? zYEIrLfS=l-qIQv}EF85<^%258h5G`I?hAD6wpF;Due#rWJe`zUW2#>St4eOzCvri~ znMz*Wg6%`fDZ9nj^HG)TLK1Tdw`!8aX80deYD*W@^9vnRE(za|s_-dnbnfij0AHiC zuyeim{IHWs1UEY8by6Eajn4E=O4Dj|zKU;0)8`@=l|S;`*65t?$_MnbF!FSx)8z6g z@!bs>u+x%4r6VzUa*E86IEgqC4c?B#6fZ}jQRyhpRX7qS%N>cF%mEstBXNSSBXJ6G zlxLrCwFt*uEe>Bt`PvFsi_P0nzQ)T@zFOfZUnO^xzsWetmsPr2?3i)uUtBHi5|?`S zH?9_^#MO7c#HBg|T`Fi=)LNrckGQ&8s$5-de|B{}R&Mhu9Aq4n5|vCa_r4X>_Q=n$ zTqED5*m=*nvR#*KckIpfF8+RJ;{L#o^Y*p`x^n$Eo6+mQ%U5Res;K_VXks;Prj)`@4U{>QPDuW{CS{HUktw96l!hOb!T zKE#UaaDRIyzO%v*H)iq3U(Nl<{myql?K<90h7URxe_8(y`xE`$fWQA7OLQUP_?y5FTNN{VZ%gVSeRKBgpiZq}r;v$KQwm5WQOO6%)`GiqxZ7S~o)l`amB zsrS;D`j{M7&CHu|`OM&qnKObViz{y`UF@a$lDgvRlH!u$F(tIPzP_@)x@=PUMF=cy zD5@%3TzVt_E-FG?*3vOcX<_4(th!qLyQ;KgVa1pd9cVz_y4rd>ofK7clP;>Nw7j;g zq_5z>Y|#mi^kMTCFhh^*|l(;9L(0a7)1na z1T`^=&kC(@;hX_d>VVZmls#Co zv}tkaO#?JzlqZ2~IwA(+!AJ|?!H9uW=ag4}N6whofwsn^t6yAO%@}|I8tdx8Py9;= zurO=zXZGOFN%|*xcT92Pn3AHw9v1c)Xl9n3KWm|tJ8PljwR%0J<8Zq%PM8qAGdMt4{oPL0qG4W`VUF%8d2i`CzX(}vUT3mr9=mvmY28W>z zSVS$VX{c|kY$&eK2^(T_akFjit1HSH9J?TANo9FiWmSWWP9|_gWu4XKnyfae=>3vn zE<0<=Qfs7E3>~Qz_DBVX*!`Pr_iwiD--V4aGDZ*Zp@rCGNOOuCKtkOfu%~cUjMT6P z@c_*Rn4Kv<5Iexw12IIxJHk3>9$FnMv|@THW*o)DE~y%b2Qdc+ESgJjF#NB~U9EfD$>TcuX;Va$~`egV+_L|1~i{sK&~glG?`lTR7FgxVBLd;;|IQ zOVnP^LRbbo$~#ePT2V2*NCOJO&PEi5-FF;+@%WQ}juXPT7>M5|TCcH_niM(66lh?V zHugVIA^p*bGZpR>YG6&euy|2z8BHoLC@wD&ZC+fvcyUeb;%Z`2S5;Oo0X?Xpw7Rao zpyKBGhSJ5Q(D(x>iy9hAYv>%Eol`YbAVCFH)*xjW64w-$vL0g!W=oN^Wo7lH4b?0F zt4@qSrCd>IO?_!WeN}B8vX&Or*VQ(bE*`WrsIIE2q;|VOoC zkMgX^lM6u4*i@x8_~HSlLy0w2bu4`=OO_U8PsyUiOF7iAu&S|YAqX(gi|25m&;$il zwI}5|50tCC5$F|_qs)e-MOAfW3vY%kLN&FOz`VGqs$g+xS;0vWTqwq-G_nBvc4Em> z&q1Zg4dfs!DzkN{sG(v~c{Y_46_*#I$U2Ztzo=VMRbSdzS<+BpQ#cFQSnaXOW_ogu z3Z+qZOzqv*?A8ann zS#*;?ChAh|l*Oo1S`2f6xy9y@SQ`d0fB{g9F0v31$dPrHw-&9-GAU$s9IS2U%*gQKcD~3QdWd*PU>tTr& zHxw{+#e!a1Qd(7Xvn}@+<~1(x|wCgCD}1J7M0w<3~KR_P>kCv5%mq(_>C$~=t(qES}$CO z))zGnbi_$Xrwl3DdX0?C%_k*3*QTU3tYA%@kY@7Kn5wOJ5C$kv$4djUF=PkKO2mT> zB50rpi)xChYQ_A4l8BWkb+tUOtd1P0zA9$ifl68eo_j9U*DYCGbQ5~0U_kf{4ipr% zu(GJ0$vTv95QwO}v_|CWiSMQi$k!9!oEy_!6_w=`1uTQ?)UhwQFVP6;8xd=R0vFK( z(qYmG6=Y{mrG<6SKH#y^6G(u3Jk=C~JH~F*TquIcHZKOMh2p6l=nM&*NYx69>8})B zg&~dZgRU=K8pA8+V1f!ZY*<>*P+L=4AWEu0C&Gw{MP+axLZ)-iiya+9GfNC}D~2ej zb5110Ia5zak)1tB8yCncqWC+s%A~9lGfkRuBDqegI{Tc-(BYL3W+I|08Vf3K1ogp9 zCl+>24v509>Kp3{N?;mPFIg%KP|(0yH&(?Lv06JZVu%sIDJ&xZ`alM4b=lAyF+CSU zLYt-0kU?@oih|rjX*!j4MR4=7=(hPJ*mFz z$tQMVHbew_N?3AAK@FAFr7>7Ts}32eCsxNajEf&OYSbwGghA-8y~P!ubn9)(>G357 zEc1_WE-WrSY1lwe!h<2Y^Ve(*64@z&`27m@oWg}PU_<)xyYO+`y9AhkKmHfQpAUOD zX9C)lc{m<^C{E9R{Ey?@lt#1paVbA$y6IG!;iez*uT%JuN|(54G{5};KSt3kH>Gfn z6b_E$;0O+m;NS?(F@mP^BbOf+yJ^7Ajh{`DjNbs;~_ zcT*Bw#E%QyXfA#w@{2@%k-)za_(eP+M?44P`Gt>zJ`Vc$t&h%g!>mSLF9*FGjN>G6 zoFtBO#BrR5<2)Sa;W&?u%W;#N^Sb$kn_sx;Tz=q%i*va6g^ORfIEPEWn99GVxXHb^lhfbHxzq0soHf~ep946;5 zIfuzPOwM6)4wG}3gd8U4Fm;Zz_}2t}Wb)%oH>MiE54U#l1Et{X2|rK@cB}9Mr5H4c zA1DPoQuu+&u_nn6l!BW{`5{G(<6mR>F@_&!@FSfcr}N`9egxf^?SLZ`*Q>Z*MdvXe z=Hf4mzkT?_u5FNp=RpK2lFW%N16+>3mpF_Bm*HIQ)U}mxIxl&&A&w{JqLy zg)sisC|bt(U&ZeLm-_$y#Zq9(!zas_=I@X(`<^^m#*BvC`QMQ-CXau9; z|NOu&jDLQ}uOIQR3;A)r$>X0N7nnT$`GFT0|M>O`|HAk;dHnMOL5zQs$3H(1#Q5jO zc_xp4ejtePZ}Rx(2a;g?^8;}h|NKB4#y>wKF2}@JM_!D7e&7YhKR@sSji}BA7yv6wE2i{`*^JB7!(Tq|s{`rAYF#h?0QZWAcfl@I3`H{_! zEPkAA62?D2kOSkNAIO36&ky9l_~!?5VEpq#a-7A#Ch#MZA7`2vV!#jMpC2d%>I|C>I|Qq(y9HI^S^_;Ch5()n>ZKThLE(8TDzm>;MY z7iTp1fqE6!tGHgp_2SYXexP0)FXRX6Ra~#)da-=Z57eu;Ud8p|SS3GDui|*lcgmSd5Z{Ks=kVu*Ou=$LwecThOB-ZM8)VBez-0^}W0pb2EQ5?$1{t#q zGN$cvq`3oszvXw3HIO&|@83`gur`N+@w0;Qvx4!nn)0)P@w1xpvx4!ng7Fj7l%Exh zpB0Rs6^x(8^8*UT&kDxR3dYY0#?K1I&kDxR3dT=CXps~DH&HX;tI+6UhjOZ+Z->5f zDYyE8>QJ3(nOd$^uw(8!{wqh=(d=k(w0`fqHb=X|>BN=fPLDIr>2>~(n1e#pT#K~- z!_aS+H(Qq!9qKnr_&c&u+D;E3wBv>lLdP$xX*&U7K~W1-wt1^%cY-c z=(k|df>{>KwP2nF3oR&PowMfZ{Qsx$|2DeRLHzK)um!s;_`ge+O%{E6Y&z-U2A>}5 z=l@UWxAF%qm}S9S3+CBjzpgLOf`t~WvtZZ`kJ9PF7VNU%CJXjhaGwQxEf}$2zXdUi zk$-**1}&In!CVXGS+LN8bruX;5GI2D_uqv7Q*`MH=<4gNcKzQ%mrWLZdTcsbWD-y? z^~|)`KkvM&FA0txQ-9W&dj5YVHa7%oYl6H7qCSWPuV8L)Ov%|}N+!lUFQ0u2FOy)e z%<*Y%>`nAs`p?rw;#BzIqdRe4z7Tg_{PXlTk1qI&cjLJye2bcI#F}yGKaOqtXRxgI zVf_v1caEmxi;Uh&BV}Xo9qD(D=JsPx)UiK(9jy5WzIDaByZ(u@_bZO!3w4oGgB0-v zt$R#JJyi%J^$PRpKBGVWDkHpq9Bd2;B|Kv83>p12!rURiXbxS4uW%b}p@#s>tva&h znKX`U-NO1@gDS%;9H2ATuXuaVGVI3-s7R@Zp&rMUUg~qXCPfLruyCr4P zTZYkxBxi7vYa(Z;<_IT|_Bo%Rip+ANGmS7OSMF~mH7`kw1py>Uq$n`QuWLmqJ`Pilldiizfv8N5;Ytmd}rX}nWdpUTj|KN zl?6Fla4EtHj;!vxBed^aq;vr#!_7!sL`P^tjM1pvLY{)_R(yeZ=VJhU0%_l=Rp_r!yFuloc@C1rawx052FwrloqJ`Mp1aL5g47;w3PQ_k<+Op%O7RQ?vK;Up#8V}CpJD~)x( z2D^3pkRjvWqB)zX3)w-|nvBPyxfQ^357%DF*>BJ(J9SgSMrYG5qT39USrOdB4XefZ zF<^b05e`2Mpy|0pH**P^GJ{g~QcdRQV}&U70cxy3{WjOP7rqG!3|AA_cNXjPeMtn_qA2R%QXa?>vBkVH5eJJ{{I*bpEri2Yo2%%5--Ki)# z5;CG$r5rlN4wXnxk5AED*RT8`lac5IE*LqHP(Fx=Jg>n)y!*!~{tr0`!7}T~ zok6fOdU9ux|0A8`S*uJsk~^8YH{+d;QXtDgkRlg#g;rC}R^8!lgg~sVC@gKbAipY# zQ2(@UMv&!MQL53gznfH&Iu~t7*{m*PutjGN=+I`oL)#%7QA5*6dJFxI4tRIkhGmw91nOhqSagcC;n+624Z-(U#gSp23eHmL=6&E#d_DQ8 z!Wjw~c1}Aznx%OcgQQ|3G|-cVXIdJmplT{~7QKv*=OKeH1LI*A`P->S6_bCtL?#?& z3OZ8O;@t%l_@V03<7hKibiQhe@Td|ZcTE=%ILo}3-(AEi`LEsUsppauN?8p~27o}C ziE7VPxPp`OH5FpcJ4^NVC82$^Y35_m>`UzIPZi}1>j`V7#lGa3k7i_F0!cJ(SlvKm zFw%@htN6aFnB>gRC`>why5jaBa%EpTkg!Y91CN4{+mKHW^al(vV+_LxA0;(U#3Azi zOQ=0Pe=7`^Y5hy-Qj$9zTxVHXJ!F?oY$TXO3NpY?5_okXoKOv0trQl_e~GT13u+W5DFAjtuLq2yDw6q(lI>MexGW0sN( zYLOAnJ3#7Ym?I9;zX?5!?theeroYZZrgK^gWj)4Z_4$7-?|L3JQ@D$7GP@ZxLU*{@ zhi472Vq{o&+Pa~IarQ(jd;g;d;Sj_Q5EH)bLEDis0*{?v}_+R^$|L&u@6Bb#cdy5G|vAFGi`lPjt9?fhr~zlY-4R zv-DOVSRHD+<=q#gOy65nan?FgFNl5s2*U;gXnQW5L3?fv0FNp*Lwn9*`GR~C{W)7C zJH!)nR`Nc)+i1N@IpG~!dC8+uEvJMy@5wE9K zxBTK`Tv77yL#TEkB-mDr+vU;5f$W1Q#Y;*_auQ0(jYH9W1uZhrB58xKMCwa?T+{3g zF=1=m&%_I*L9MbkX)s=5LGl?bv!ac*Y`C>e=)3^Vh zhJpZ$|JstY82xwpp22mMq5Ejz4~;vguZBR;`F?1n6oF)Tj8S+O|Fy8269+-QS%GA>8|aY~*2awg;`f1x@P;(~RRx|RH;R6(DTF_t

xCEJ&i1CMXnF)74%zg+pPX z1ohfQ_smb{hQWH;)QzG;trRsi7%67V@MHk29D_Uyd^CIndc{rCe?&*98{f82Plek1 zho?fzbWrpZ>IoL0KB*z0&#J*fLM*`Hr|M=-gJG6J!&3oLX*lv-olL_|rJg)YmfNYC z?x*His!Jhc|uPq%))LOK8fGa9v=NEX@{(LC3v@vhEJx7 zx01=IzcaVb@=4HZqQY&FS zfr7KyI@Gq*^a?22VRm7bhE=!Nbm_@UVQZ#h;?rc*8*6$~$hZ*zNH9p#ARR!ry&i=b zgN2E>Fg9sQtk!f{g`!_(24l%L>`TMU1G@i$MyInKxiim*P9a^`I>Ui!r*Ru3(WU#s z80ZU<2YBf)`Y%cP4~&9d(eG5pf{`%mwV7?zP#}EPU>Y4T-Hki6?Y$L|D+uBV9l#PA z;)#tYw&(MfS+%3u%UZ)Dlq-*GFjg{=*NP=ztW(W>?d?;tSs(#Wu-9}LccEcdQUFGN z-c=Mh3Xo5MC^HJJ=@(N4lyK#tlwTMfn5ZDsgpku?7~Es`86NZzBHK`rGmS?Tiq;hT zB??QTz(}2PJ3`lSsF_jvrO`C&02w=Ahg?a%cyaSDDR}S?^o*9R#xKq7pfys4 z4}ve=H9DE(2d(k0d*w;pM^73p{O(EAzrlS<^!X0;0AFQ-Z4au6v~ z!6BMv2Z0i@?^oyMjpKYC3@*q5gTZFiEcuY(cJf<9K8TdHIwknCNx6EN)`KazXk=(X z2H_XT5N4Z%SCugxev~GpbQ;G7Mn6U)gq3<5+X2NJe}$CCQ@Rh)V7Qfnv8sAW*^@Dk<}72W~8JUb3>{D2~PhbX05Kj=Ah`lIgaK& zWZ26Y*cE8}4I?0Na0DR4BUQM-|0o+L+^L+>`Gh(pZ#7zr>0^keo$(81afk&(HyBfe zAQ_DCg4@Z68chuP4f8OEsA53}16HkI+TaiV9z8uObn#`NzEe>jDKrcoK|$#~%S^MT zhY*1&)SUH&14%ds`6-ABRcI{UYRd~iCX=`8Yxg^;F;dYmiBkKMhO zq`6@wT(LcnT@K8-(zAGCv=BTW z!90f@Sz_>*X;P61QHb^>Kgl6idK%oBkC2&$41k}SWUl#{ z;a0oIJVk{gMqKX|+^|t|mtvOnJ`^Q{sxdJehP;?tFcy52e!5I)XohOmb2Z=sy@_G( z8oy?y<+~7Ek`Adh@i`iuU`#UuA)fAtOV*r#ir6Kqxu8vh$Eh=~k-DCcVQ)^xK&WTd z|ChWP#+v72ct^9gl9?kJ0-sRV^p9xGr__VUSC8Nw8hxJXiLAP4&1dShh~e*QH6H+7 z9B1hoTG5RMa0j*-1iP7cfRHYDu!L#1&NWQ95X~95G9DfYJ#{u`B44`dEu~GN+rRaH z2BB(_|8oF0`M&`0k^f78B*KR?;CVi^zf~&AvRcGb6I1o>VBpC6H5caSeUu``LloR4 z9d7=fYj>vSOFoPTxHm@V44A}N8Fb1b>FF6YM%#haWG;Yc9!ELL)L{Vs7upBG#ySv` zYDt&ElOMZU^*RL`z~1nXYdrmJm{w!USwx(FjxU969AC0A1p5U_Bb~VbWxDpP;*koj z6Dt9OQVSO8mAV!|5c!aji#B-%4P`nE{a#N!00?zqQ08wD7pb{K@XSFHxXsN*E2P>( z%TK9$pKds?j?5-HGNX%nKQLIVnYTmeq_RE=A~fSRm^crKoS3mTn)LxyN(L##|A8*E zg(5T7T-X1Bj?@J4OFtO?0fImdy0)$WPrOXQ#gfvKWA{o#{f>h5R>%y3iOfHO1ng%( zhC>uwBHj`6DanWSu@BJvIixTo*cR0mTFw?=IO6hWHDOM26`8-lgt1Yu4z)TghR$a~ zb|mC)))n2ug&_n}a~zpZ36YQSlr3H5m161)pN>qOc|P5R@sKAiQo2QCO{C53G8Z*> zP_VCqW`NZI(s!%JL#OwS46ATxdGFLFT^}f+BU@u5b%sYI!_+3pFuyrA10p%Y{ASfz z2>;+tJuG_kuy`1gPz=$>FB!=DIe5ne!8ii%@*Ex0c4GjVHhVSL=a5(6y~M&aKmVr2a5;;p=Wxs;cqqKU__b6I7C^kkc#JT%8KZG z-yk#(Ax)5P#C|cqLG}XjM*!frftMq%oc!;_mf7Em3sDb}!>yJ_649GL(Dsdby8etl zLOvOB7-}5SUBzNXcgHGCiN9bR9i-rmu^Hfo(HV4-R@EjxGG#&+qkWHu#B{4g_C@*p?bbwozokWSY8COlij`gvQZSZD64TgeU$@7}Ix#Hs~fTe9Z+(aRrEk9h@5Gc!ZI?&|2V&+{_PBG zM;-eB!5aOxD-goNV}emI9_*R7qgB&$0UB1Td9YsdU?X@?6Y{6AgzRTgav$Z~uLoYS zRGV`D$pgqnqW@8=THS`52PWXG*gw=-^f@ia{;WgKYYAp~`43XXrebnbSrQB`J%s8s zYuFsZovQq;wq~|O9wJXcB+~_yu*6yq=I^ocj0cIv>`%%QVwRHW)fu1*Mu4NmxHs=U za)f1m>j+y&sB2*Y3_nX9&fCM5fUZxMqU*yu$9|qhKqaS)^bwtkHCkTLbTHRpN2ONR4)LiXWOM>S$2y)(xLVg~$|K2I)bMlFB93wfu)U3@ zXD|XbLcg!zanufz!+*dUTpG`NEZvWHE-<_C_^kWM@wTyP)*f>FLG$4DAp|*WoXV8g zF5{?SGjouiM8lL?vthHp?v)ORb zQF1(w3>;ExpBWv^*aJZ3};?){y~Z^c}>8!*D!!4 zQh-JJWB@A(*v7aha73!z_IqX`gmlrinT={wY0nne1NT;ctx`wYUZ6RWG z453qBrksCMUH}Z4NZw04>Fq6aeU-n3f(u4RFVS;K$KM5)q(k;<^_xJ#+i2ziICT=| zIKv4G!s%wr#@;wt>VxC7tI&%nu;Ajv;+}RCu-3+G-Yu?{!RddRp8m7zL$W(lFinEH zFRZ*)h7-0I&2qPf_PyE$rQMHKq~E#V&A;VM03htd$y!?Ld&{ z=$dqKI(r;sxyTT0a%f!QI3Lzit$b+hadJ-Op~e$G_8vH=8U#*uo(0ckI?bJq4Bqi` zr;GE!Imw`ojET;Xcmo`qm#@wuVGv+;`uFBnn1x8?ps^!9-b7*a73q8rOmrrI59Psw|d>7u$G*R?MYwL9h--!Z~=Q`jAkCUzu-2A>;YqXP6vWe&|3@-rlihw2rXh+UIDr5yoVY+9)jL{+ZMq#)NhpvUmZzoxXBxesKS)r43Aqkc}?f^)m;o8I* z=|GDhd)}6bgYzv#Fft%p!y#kMqjzAkY^)t_nLm2smwW*VGimrr%`Z@&&&(pHOdJM9 zf?zgWPZ8k*?BOysSyi3JWt_4`anJM?_PA)<8@O~(=^x=NKFCc8huD_lITyP#d-9&9 z;bV2RJSAlz0FvKFpl&;iJ(sC9UX*&~O@?&{ki(_iE2UUSDCW-`mVA5351O$7$*U0? z$$tk%D&{~dVR#-S7qFf;Lz2w9Sdz@UfRl{YW!~A>0fz?cg7!5%E13(p?M-?I752vo_~dS-;Js3xcfas_ z;5A(z){7xLT-dK6BL~CxBN~66p|CT~H4zg(UOA`g;Gd&owTShchr({B;C*7$xXyxN z7;Uq@@t#a7j_K})sALlkMaLvTnGs_V1@BgH9&wAf(XJd*F*pYU?@HI$a|F+no#r;q zo@4IkcmJwdMJ9_o+9h*53XHG^SEP)0a!JDy`nivoJnS2F<)h3C96Na5ObX?+(WcPI z{_Zx8bd8;5C>U+7OO1~3(*Wod_GB1gn7zo?6M|00=MEG-HCncCplH-yw#4Ey^HruG zmUv-*w%2MZ!A(C6Sl=m9%2h2g3xJn{T-7LSj&nz~U^eUt%LI@Rbk%>g>ZJmIla8C) zZ>MD03iB1L&)p%+aEs9bJvQtKD~ZPJR&zTLbm~ZKeda|oR||9ws0-$6@~^%`0)qF3Mb^IqMFo-44Nz0+iHxA%R*SJD8!Tg-YElE||-? z4Oqz0f_i9E(EZ)G*57KaROEqgM%@aQLnzsQ2u)G9M1yQkB**231PPp(W^}QC>0FQi zqo4PKA@az~pAg0o*2=NKg^d%f%C%EMfetA;(5bdZPR|O!T7wJ;Bx^8SR4X#{%oKIa z+9KcpT`*g6nvbJs*MnBIoWZdNn*({n8q^DKEXQPv!GCCg*%^o6b!YH94SFFeQ^=3G z6Gy&)P%8O9)*(E$?bSKu6{ci{`}I5{YDe(m_+8RHSU~= zbM9~!U&??ZvGMbSjT5{J0~~n+=+gd;bVt?)Qi_{61AKYHkqE&WJ*Dddp2uMnvnA)? zl~7dsK(D>)STvWR;Hu_TJ(%FUa~e7hz;H|}CbyrZx6gmA*n@7kfMtp(Le-rlDXo(P zNvWDY4WngW4!KA1cCsq>4}enY=tiwqV9-H#m@w0r$n+vY2G(Az5H@XSR`PHP$NIWXv$3{HWH`f^zhk0!ZJ!h*05Nr?rhMLrJ^3N_v!(A4?r!Y zU@2uLJggfbg>Ok82i;-db2FW4L@qd_8&YuwGs=s7tl#5i(D$djl+k_LVa0%9d# zaaJ~+-=$f9iU7CHhiXfU>Uf zQ!!UNfEF2Hj4Jm})dn71GPmf;x!W)~G6eN`1BcwNN$5yu5g~LhfX}CywnELrJJ6-= zH7t_fZAV@xg{i0JaU`Z!6~0}-44Yfr6~?N0xG%zII56EVD$orzM|1 zgDP@&QN~?rZ)iSsIj~tTpWH37?(0S$Ej;x?YaId0zddMQ;8S&H;i+&)$?~roN|7VK zR6UVbunH{W&)qQ;UG4zK!4~sDNKE%u5gs431GCg0bg@s)WEUGtls{Kv-rvqU5jgY} z`+_>i8e{QC4cga8?z_~PxmeZXb2cj+2fLwxRyf{d0g;;2&tAV(`>^*sem*>3?cml9 zRgP&OlnpEhOn215Um(dk$|}*_vC`~e4%xy+FlbE`sgsX?1O&OTQlwn}c2_AjJfVxX zA_;c~1#>5Q?$`4_2e$zmO%2roq2=gl-5p=(l!uLu z*OJMNHTHSQ6ljMk_p&O7oIsnsTl7(UEM|F{(})bt`T&PdrQ;v6{8i6cE4pf zUITd5e3+3qgnXC^>D}}gFONv1LD1T6?57Q_IR4RFuu4MMMsKJEvpBNn2YV>xF4Qg~ zKvI5TW^=wTSfn#%;fTV{cU?-KVeCS_kAYbMgPu%`2apbjizKv5_~pTWi_YRCyJ*&j zs#W_SD*CQ8IzAR|O@7jFu}uCLr^4Q$jAObm>_z1apP@e4Y0nGjKmy_(V%u<|wVp~N zJZmd?$^ae#kZ$bEpd-QisZ$FwIJKFfj|tnDufB_g&8x`$pUgduH3(s~+Wk+8%<7=I z??R%0bUL)=U16yguy6$B)^S{LnO!M8hCN$M7u4~6Dt@r%_z|Zj-FA$eZtC8S z4Bf|%cp%6mrJJ5c22_h<5L>7V^<|ZU%jEzAYKJkQ)u;cY;hXL7!~+)qUTO0EFrOI{ zMF&;V0ym{>m$i8hrgdCV(42s-@>BxrawGvR<>B&OmhQSQFnG;!+AI-T-S2R(Le2X(^B(|w|4l!o9>_3ysG*a#o#`H{4 z2{G>~`JH3%onNX&zK!(46xDK0i%qX&a(TR?0 zWHY-x+Ea{3cOr0sSi|ui**=O8Zy%Lm*xoxEMDAPOi~FG1@`zdJSa>BTkx0GJF}sXq zxxLWw!cSutIy~2)B3bBQd4{D8OQiGCMz&tl0AKSeO~rN6=$&QI0lZ-GUCjOok`&PF zB3oOm?F;eJM#tcK$IeogSsZz1;YbEdrP+o>R^4MYKvyl;c4PhRKE60VOJo_iP;?kVjG(4 zvf0Sq;kZoiM2J6o$oaSvO%;=eOoukJ*9{$ih8re;=Z^2l9>1Mxaby6^^Jc_*Y^Mln@GVGy8p1%lV!nfM9!k1-kRw7B|_IxaDx=~z%Hp_ z0zO}YigpWdK6r(^J5$~{C;V_g%Y-`I6V8*O<9bm_G6h?8=naIDDA;201b}$fSsOyu zLC*6`pQi&5m9%dij9_tOd7d#3FqQVpJD>YRlEc9AJg+JLjB+C+B0;u8U`E82K+nwE z$>U(t0X10mr`1P83llTc^Rk^py6Vqn7T1o+U14fk9!uf%@4)UkD_3U8oj9wIvqhbo zn~B{9MrZCg@*GyshS*O8_o)$`A2ytrt9ky!(-z)jgi;a?*^>jA6^vy5Oieg8G_si@ zsUK0<*HoGMk?Q2yO>%v0gn1kt5nhVhVKy}#rx>p*QF1!lWj>2#llsPhPlrHQa!Ztr11zQ95#C;n4MsOLQsI!kUI-nxs#>fzj zb4#SFhet7+BYNU@LiT$@FhxIAE{NZluIg)tOHXD}Sz*j6&p&!>3oUx>{G%UxA!2V^ za|mh>CRI1=Pu_P}LW_{(;}L2UhHuIiEJ6a{=m?)6*@8Y=8?7tB`WQNZaE$ElYhJY4 z@EZ$j-S68Vi7ue=i57w;Z+?s$W4O6RdgG_Xk#S={i2{l{UFP9&L2CkTO}X`K9>RZm zMl@?VD9MRA`6VT2A!`&bbs8B z#6FArk*@YfC+3S7k`FTS$1{M^#S~nvv-7Y=gvLx!cy|k(3*G@`evtJhP~s}g zFd-l&bA6so=wiLLREdM{x!KNq7(9>#akq&wZ6PDfcN8^`WAUzBcAvEelQ%j&00?9SR2q*%ELcY~c*eAO%G0(FiVN3M{=Wu8hl2n)mi{|)cB0L6`Rna+Ob@k+qV^g{ZV$_Xoc95;^Zvkq_ zecVpM7E(Oya+v3b^a5T2*3vj~nc6AFf;45=YTB8bO!(}!tPUihZ#yWcU1f3iBjlrC zvy4rj4@I-iiB&z|U18c6z#3P&9(V{DE})>^ViDJaP!0w4HVP=WioPrU@?!7z@Y!RU z&-O4&xz2oE+U_||Ji&2K$>K@ezbn1MA>NVh-IyypO>xf|Cbp-??SpsAm3iZJvPu*8 zoL!N%O2cgrysk$;ui?b{H2igNCD~dOPP`7dI^%w;n*xA&V;nrQY>`>4{LQgkn_)-tjr;xWnRrjz1fYiK_^}(KLhN`V=YV zNG&5VWU#LG<2Q5-5iJ05(2ym{d*)>B&9k*Y+G`0i!@Tx(@;ZTa+6bAIo2h%YNxv%v z_FgT!lKR%AK1hape>cVbMIZj=gW+yg3{NfaLL(sL<3*RJ79>U+^Xk{Djb)L#pjB?RR{?sycgl@I2##qt{k&7eXd-eRfiOY zu4-i0$MWclAL)bdumD3F=(3A2SazXBm}^f2T~KDL7sR>{%ZJ{Pih+)FEWd!eY9y9; z(e{!4QZP{mWnk9_V+~o*w|t-X0;oDZ&JMu75@^Z}oO*+27Ae_{) z`P!qGU7*{LVzlkYWvFMzP}ey?T_X(c@iG!vf7pTUxSjTFM~gN@UrOW1I3`GFz3-)q z;a9wsw}SLQ@}UNnd>~}SwDrDE;Irym)qB}kq+H&cq0#NZmjE!8eJNc^$*Sm_aCH3cnxdBb9FN#dPp z@vg3v~ zwXJdD@uf~m=iLU8P$wN@&>o$OW7`oIJT6jZT(2zu(iZUL_hy^atE%Mq2 z(Is;32T)7vtWymJPrd9}U6RT^A_qz2!~@&xoIz#d&F2R-B|t85twdxGU4Uz6eun|z$e3kpgGy=zAcK)oBASIgMR?Cnr()3JYWh$Wt) zbqXQZ$s!m!^dJ?+U6lyD72@LeO0?xEnq<#E#H5yc$6Lz!9Axx>%6 zFuEvGvpsqniO-NySg6_0Q)}Qh&Zwlw1UQx;8NVJFbk=Go+OAijWIKy5F(xHsmZXG08W=z(#fUX6&%&^U zVVg28Sa)KZ)(2w!FJxUl`}suM^UfpRDNKo&`Vcxv9GYkJVaYs6Vda1)2V5V9473c6 zJ%O`2geM9Ogrvui63e4lDJ;@gD2N%I64`MTN-039kypZnu?IQ$OnY<%blkLV zS1*J=t}f{>LB4Lv*$%JmI?CBb!O+_1qB>pCWl+~^qjTm%G`G;A`Ql*k&8Oi0^pQTT zQz5~s`_=`0RWdAmg$Q-iibAPxq(_4|4ZIroG|*#ZWP%Q1ZDPRz@+~qhTyP(Nu5Xdq zCUg-Ff#lOv5@m`I-^T(u$Y=5Wh0s;rm~Bj0xqEYD54w0A`8P8w^13#YAZvzh*c_~3 zwou_c67s%m-HT)KgmtqQXK?tZ+gm!m=ggMHSyC95lwn;sm;GM+1wL5!>?V8@W2~Hl z+QII7Q%C+Dkp&d&R&8Jgthj@TSXeQh-n~+-Z-aRnn(5nsl(iJxXtOYuby)49nGCR1 zmjUt_n7r~4GvCkAl~o7M(K11w&foeBhN*3LbJ?d$YRy;;`x27Ns5M@J8BrjK8n zess?kfJ={dPg0ii8Zl2%>XA5*y?&Bn;RnV-6?rROsW-`okD%NBZtOoU=pS(zhXc zh^_Puy^G#}1l!Qt$UXs_jB3Hb@MQA60vl{(^vyPeQptyD;DS@5Z+1xgMqUoEf<|5e zu$o3*39ybv<_U-R`o)z5A~S=nOhshc$Q~Z=CUp%0#pa8&R4RQonk+EPBdBdVs7#iTEMZ-7|!`yHka%@qF_7f?(RRi(7QM_DAZ- zc#Nv=@`EvJtg#(nR(34p@N8FHdhwYE&0#!Q!>&AgXtjvE(umKNxmtWSYtg~UmYkc2 z&ymI1_#8NdTkKMH=YS)9#@y-lTul}iwEud*1EPuiBXw8A6%6R(DDl(P55QTB3-mO+ zDtGm@^E+PGhTCUT=mP5A0$p`Q^vAudiy;7|MVNDm^N2k|S2`xl5v~)rIe73>qY13& zVjt2j3O*>IxE}EZ#q$aKM<{+SGzo8rwS7Sz&S1|)WpMe+HMms4xQxsCF>bfQt^nd*XE?2%C1{inLr)3d1$*uwoN}PJp!G{vv?nlwPghJ>$W`5G8H4Ch3@V zh~oc6^7+0L;Qv<*II@`hx9ZR>YIh+V3`m$(gibYj+B+88sH#r9yLH5_ zFQrqx595BKpB?Y`C$gud<%zYex;$8*bn(`Vb_{f^nm7UC?S(%v9pbTT9NYs!vdekG zI@_mOvu}9qgbgT+CwJl$b=TOJZk)!$392r*FghL!7Qtdl(TjBP+i?HOL5kmu!_oI4 z5;_3e_E)H1gwD1tkN9nh5B?3lyI0;>MJsnMR-wkBXk55C&WaRm2w{9n-}3Z)9C}m} zY0nN|mKvzjvYZ7qmZo~ygiB4$!;UP>*yBH^MWOcID$IJ=v9uLRBQg4Ws3m}#u-A6M zM4GySDi2Sj_&o@@IaGBxF*@PjPzome+~L?>IYUBY-^NifpC?`q%CY*)UHk!#93FoF z#)(`*(McQW)v>tgV56El9-RX@@uX*|J^L-1r3X|?^c&$0i-NAd5WeW^4Rv(^RUG$l@r-qeA7 zsj0mSVc{;1<}JiKafd~&Hlj?%b`y4$0JGJURSXMh1+B!z zF5q1v=}mtc02ng}fKpC_q($h5Mi@J};*Z(9)DhwNgLVzTq4EB=an|H6o@D{Jhih2p zN`bTSt%;PNjHb8vLRm5SQF}F3=YDeB=y-M=N6IysaL~bLoRA1#a~dUhu$Kd&;nJeO zTn*+yGN9kDlF-~dwQO(=6I2a9Hv@&K{^w>0=Ll_ z*v^p5wJqL-N8U&njiQkq$isq%y$jPeJs*ZH9PE2wN+bJ@H?cyzPL&;k(@92L#l`|k z_!-q~ToA1;GIv0>a`wBb(;Ae5#a3;4I4OL zK%(ABlDJBT?gbaHpGeHY1g+I92T>OsM1@y5{OlmY+`d4g6h;UG_Gc0)NoEWtk;rfm zmiW_@@GKS{x+yRh>IGMi&7+#s4H=^Dij_BUP@R2D7JA!aX=+JB}}+mfpk(`$7Ze zoo>-1!UYNFe)gYXO3K~H)HTWVwsa0IzOI^C)}O#B%PB!m^%90-pExM^yu}*28}*qH zf3B_wS2TqWP{O~X%#yf#U>#~d4aoBqp=Vj6>Ulb%GEN)&q15NWkqqf72?Zbkr5`lO zpV4J%yUw30JRgXoiU;4J1e`g5Di6T*@xSmZCf=>_+^RvhZl>NM>h0ru8F8RM8E}I_ zn(E^PoP<5B+O;Y-SS4T^Xu_xLXyrXv35RuIorZ5ZMAsiRo_|s+g7>1Z0c9iCvVdmD z0F5_o1(tlcXdKXx?86EmLt5dO*V#WY9GIFUd}1&z0AT_8>Z2`mD^550_!_$>?F7z9p47SX=DCGAS&8QIXj^ZH#uK{8l3P5_dEORFmbiE?N{_| zJ^ncsrbEk0_h3xZ{dC7ase03WbosX$!EZ2t?xTcn;s2B*lKn+)5v5?YS}>!x7MSpn zsmB+%c#{g7DxM1gu)2B?fR8*s0>J(rEU3*-CQmL!<`0X`o(6f1l;^8+Lo3LGW0j|& zJG7d>2;eIp{iUdOZ7&3FB;<<1OzUT9x>Z0UM~d!8k|>9uee+6Dv=RL|x>4IpHGM1S zSBYH8zC&B=OR*!tzeZ;R!QfHWEBx+Q%)76mv#|skJVrTi{ssRYo&6(({-HzPMrU7) z&~XW!W<+P_(p#rNcOd0yE@=_BVGGJ!z7L>F5X3o~W$ua#EMoB-@4_`7@b<$CU;VS% zS!gg=Aprfb8W)!f@_~;4+$6xK0R-nq>Vd-PoP8i4mx6rYvtsEL?4NL;?THt12x~T= zi?wqTM#f2H4(8i~d~YJ(rB*(fyjr2|?=3|$17^FB6NwPNQl`$HN1NtftSn~7yG`>a zBZMR!+!SUapky&o1r*pT*mH@MiopBO(;MlEB07RS!GU*m%J=@;fO?9iN9RWLeFEk$Zp=Ti8F}@6W<&1VU{X?+0bYNQ)9l(uwxL2+mem zT}8@)exUnRvi9L7ZqXudjRtlNa3mv1nN0#1@|dx6B(2(@Q$AuB#^NIJ5uOKd5{qV? zkwgylz`EcY^(mA5SVIxagvfpaPA&tJY#ka%X)_9HPuzxcZeX_uktEsOXp1$414M&| zpa#oKc7uhrn6&-gfD;pSCp!{lbry6w1t(4@3!d&@&Bb!v6@2__ATC34y(s$-#KWEX!5wD<>T}5*1k@eK0ca&`FUz4`3Hm`-F)OgMM)5O z{zi^Wa-368XC``=WDmP&ChIxdW8_WrGl^ zatJ7GB()F#A0H{wJq>LEO_|aHfHBspyLhGU%{vB*#*CJEf+kGt(u5qQ!3ZhSUxKS> z(<$i|o6n9o*Y@Xx(SKBUd z8RYnx6W@hO+G))OWxV5hTaBl|doGh66UiqZGkb)Reueu~`DT3K0{EBsBAukij8^PV zPTCECB)g5~J_$8v&Z4A8oQ20#n&q@{a^T z_VE3D*wDqNzWJ+ZNgrb6+=W}1b+0@QdhVs9BXs1FW!Hg;YVd`#+HVa0NLbR>*ctv1 zWoZAW_j7%wa0}jn$X}xNW!JC%QnkwIZP?z36jJ*U(0~?9)l|9#e7UckMkwR6}#Yn!4a$sY`5AM)5QZxyoL*Xn#>ukrj8m?hzh5IQ^7+@LAFUvs3&g3tlweF3}Ugz~5Be1D?qOFGi>a7*eX*f;to z7+9s(!KHU3^u>gXJz#ch)A~Ygjq*nXiDQE2{5o_T-1LWjCB#BEvVK5zDQwJl7RI|G zc((yFpL{3H-h#keB_NPEQh_zlE4b0r(#*Uap4+ag4RuXqD$TE(3`*Qe8GY!7U6jIp z8%!}EI4^l$tmaET!bUKO%pMx4*8>J_^hO4x{14PlF3K|8yRcrIi;x2$5IGZjsZ<8s znR=t!DfxSiQxOScfdO2W;l8_%HSUEXf|c+HzGauB`sYw*q4Qcq2Kzq0-unEbe=Z%# zOfpjT;+=~#1Vf)+pEVa1F(u&TI6!`caD;V{PnU8{Oexpp>C4UVh1-)#xvuV~C`Ix~ z_ZJ&(X47IdA#*aTNPG#gupd57nK~QcU09MVLO*Z@-Ek22nMd(iMa?hYV9V^MQyMf*a&!aU}X-p=Q&CdDU>4%;Av}2`yXL$Wj9zM!*;Uc3*&$khFs})TwZUg|U?B zuh%2zkiw2L9y0uKMl8$Wgdw-RA~T7yZf2nR1(<#S@O9U1kn@~DXMfs`9Gy9lywB^% zS0F?75^nfy=T^aCe3&WzH7kF#^N%!>Q)4q|j4vlM^A zG6E#>wbIDj2j$JBfEB@Y&xr;C;N7+U=VU*a|2fDINy1;2gm~hwGBU^n?;bXqc7w|g z8(|HaCP=7R1J>wx*Uax;M;qi_3%`5aXwv{@JSS=8B!`U_3otXh4PpEcgC^#)w^_Z2 zRRZN5c*mB5P-pgM1pI#jLH^6n2*ilBYoHjK6fpa_*^vaL7Xx2x0WQe0A3e=r4e_Uqk^nJMqv4PI>YN z6*>zOGv_Xl`Y?{z7#bFUW%W7*;=z%24di`P-r*AiM`l(QcEccmS)UDmx&AP$wBc{U zSph_X%e_wvk-hs2W|Y8a>A1jY@)-z(T5uO)0CPiY`u|*eH2XB*nRqguD>5(T4?k#A z#p-uWK8Ki8f%Ac2tVt#PcNsT@#V=n68JK}33Xo^U_qAQ4H0yg&(uS^dBL=$Fjg}G2 zol^%>1+?yePJ@@>cf$z(Py=nrby-Qke4O$>^t(T6@R=0dVV|pIoX2$t(!Lxi?f(I9WVWJ`vp4m=?b7y?{Gm@Cy&C-8?9-Z%5+)|ayx3%l9 zNa%NSgl25|anaaRh*C24>uNWNTnez~Bt76+X9p~ltQz1OMTcW;iN(b{0fUDI*s|hVJ&Pt&UDy^~(hs||5ZGmR zhxEg1Dy$V>_?gudc->GC@PXH*eJNXXeHFTy`!v{Zv~k};kKwlOY+P}dd8MeqU9M<0 zk^o)I=6f>X8)YjUk$a6MXs5tldDj@0qTvW(L%sh<6ck;ep}1rq>R#yqXY!6OvLC;DyamT^A}3Cx5K;Ibny(LoNe z=@-DnC}S%d8N7ab1A2vLJ#j4SAZg{xK7qe}uS(W6Xuv$z;L| zOfutS5}?)!Ed}~s6>Zh3RI66)K2qDR))k>zce}gQrL}IWt1dq4K4RBZXsKmC>n{KA z@7!}|&OMo#%p?K#v(Nv+EDbqU!W6qJ$x|%$(kb)zu z)Qa*lLQhnXN1IA<8%Vo?<0XgduAmn~PF}bC%vWDBvhf7ay)R*#^efp{{|5f>8B%gy zqhQqytn^Zi-i#}yNvDAR5?m20;V;20DH+vei?C_QgY%A$;mx?C$%~hWAZhy?MXdBP zcrTlUBFszO_bvPTq*c_6Sq?rKr_b=vof~#Q!AOpKpeLdDU@++&*_e8`z)on-FdOC| z6c5)}lOAXy+45E`FCiE}CUs(#(Lf@&e7n%nwu1fC7PJ*SjASis<3q;M_wqOGOWW|M z_8C@+2~(5_D^_)B3C?(grWE#nsI-Zf>(X{?3%!Pcsqf;c&1~d|p48Vga_ji?fEQs( z7d)I@#Zj@o0*m-Qhc5C=Q4@<&01MmMbv8_kga=A*GIZX} zhiSsQWzL>vst9DreJ`3BWXC2r`*jECR?EXpD<7}YWi=cf!Z%cW=jhK{9=i431>E0# z#QeyKd4%+k=@dK@#uMpBzKG|rpMZnDqkxqTqIV((4d)-My>x#|uaa99VVs3pMK9>= zpcnP`Yp-L>{>z7OQDlxb53{zVG%w7%NYdH+MecnKeJlITbMJl$Z_Hz3L%fj;ojbk& zv~TV=lUi=WbkPpl)M_6+)8|F%^V)t2%Wd3jul`Cv>3%Fcfs1?43V(Xe>ttcy8ED}a zzK9?poch*SNe{w1_wcUafxlID@fYFmFVB24>5tw$cparx&p%qc21|?Hi9WUTA&lKL ztW$$$-d}y&N{dH*>22$^yx7c2;M=4{Vud`*@v91E+={~YxUrhZJ}4{JU$~h6x}MW@ z1-Ia0=||Wbji2Vvppl+y9%WDB8~z=SVyyw{G-!B^sX5C5e3_5$mWB^~>FrYV{kH~S z0rqIk9B!Rybhkt+?}!hiX#N^Amn*2Ce3Q?RqYa@K0AmCCav6AWg5CuP=xb;|XI~RN zH93Gc1L_%GYI^X@N1p+Ozbc4Hbo#y+V-&6QYwTfAdcS}P;hAT~EP9ps8a#aT%t!IY zCuj2PU!=cIUHXjCK!{R@icZ@Y>+4t>Ys`m!`JS0IM^O}Mdm1*3rRHsztlEORYs@TI z-etBA!FlyeV}f_P@4`A?|C%#vaNoaW4HZoNA&73Bo(5hv>-E31(4L7X477e$RS+8$ z{5?BP&yow+#n0-F(Fvo?;!DOqjIRYAp~Tv6`Q~$o^sA?O{v895pZ)P+EIRRqcBK70&n`7BznHR$Glx!+p)8+i)7?$tAKjKO~S>Z#I`@W3Ac(L<1$lNNm)Ydx(`8q5>7{+O+K7EitK z>fRphQJ~USc@~Rh^MJ^^v1t4E_)ZF?nD|^tV-(A`R^E7~elOp0anapam;WwGrNizo z^R8!0&6!$8a|u|27`s4T$4aq212PBx^p&!yAEV`o^-P67bXm}eeSV;mHfLOfX9e!B zkuq!waqN-Z2-zd-_2(?b^q@*lkTuWorwW**T7-nepoX?CElV!VOpl++X0rp9_gEI~ z=5a48LGtWpBlFlH%X?0wE@FL+S+Rb0z*_(&-eoMP;%n{TaTgj0}W!%cTg* zgU67Y!!JB|toBkA+6RwS1@No~NlpcYUIjtH`~p2D3vDhdczZR~hhv`AZ0KjjXP#ND z2bVu6K2^KgvY7%;G1@=(bxd#E`Z_D=$E=@rsB9H3?mNB)DF^e}4C9(HKUd^UC$3d3wxkLP%N^&sReF9j!%X7z;#8P!JZQJ}IK=zN{6 zc}|bRWk^WOqXhK$5#os)`q>&**1+rEB1~QVa^EY@tTT|Pjl3dIcTGi~Qfb!1$Q6dS zh^Th-V*hZSbmHRSXYq{h$GD;5Ta%YH^H1T*T2Q1mU_)8UgD2+D&gMhE)Lwb!M#Q21 z)FS<(-I}IHAl959>}XdJusx;_110-YGov9DZZonc7WM z$BrS9Pi~%froI5qd{$q8ri-UMR&>+KZZ%r4hq3uc{XTpkwUh=R55uX)11?{7wd0ShOZ7+joNA*T6iAVj=Zf1IFe2Z37G|V1eqU+0Yfe zNo5$pLz%V@&nC+57XEmDg!OP?_KK8QU8j&4sYG#qB&qBPIquXqn$4O5sKV5mvSgNRYwsfk6tCkKgAaB-`ENPmUqU*JJ63}3V06(HTa zS45E{Q>=8p|sY+h7AhGZY^Nf%2 z8#o$jiWW0;-M_FhOk=M?A4iSH-F-VA$6{6cuB_#&h|(0d(YDe|DIUP0E2lmVhDw4c z(7fn}(BGE5q{sIAn5Nju7Fp0ve2lr_VGHV!krKH02y^3sHk6@3!Xinm?E4d2KoXFJ zf8-X#_wR~@J-Q5U50AI-im<>RvRXdJrKGz{m$^QbafYllp{uiKVEE1UfFVJQ% z$vj(*N7Ytb*NX6`($Ujd=}#o$;r`J?aD-KkB;pBwKirUU77s=$1JU7;#DG8HhhWzb zCj_EHL&4z$tMtc*d}D(_UnuAw2*w%f2=|wl_XIyM8XQTKmqQu}_p=@0!LV;I93R@@ zj|Y9>A^+B(kM#K>!QqU;bOP2i8jcJ&k|8cH_qKQXTpq_*UAeQ|UEWf@p}eWwQ@+O8 zS-z>&9j+~RZuYiR*AwvIPp6~Y?JRe!>!_*O*il!#v7@HCeDk`F>gsY2u6S_8gDWnl z(}};mU5Snn;Z@0?jEP7q1@?ca*fq6IkD_R z{lS5X=!iYxk8ceoM(kckPn*;0>vc6dTkQJZcyJ^-8V>|V>_+++tmd10>uPK3YwY~5 zqoy*z9F+6^pua!NEKN9VuBoi9Vuj7ocp|v7qO-1YFveyi5t});sB@N9Jad7iR9mQB zY`Mg8spT@u63bF;xux8KH^mw9pIK(%WS*r|E+x2<t;xyawRE z*kG_yvTFnnMUx*V!J)Ek9ELuXcb0fkeKTySJnP4)R;3Q(yatyHnvSNCm!KT1ct+pXTkFr0Im@}N_p~U97UffV7D4VTr^I}1utgs zf{%b_0EuU>udlL6NA>EOhPu_Yt83TVY}Hj&)zaVk`Z}AfzNSWa=qvuPv!m5wG(cSE zilluq_414Km(8F&#`lx>bn#qkcO?Vp6s6gy_3yX6g>SOzlpVJ ztvx5%{Khvetmz~xD0uo^T*H2^{HpCuOChc{)76qA##M%^_cs+BKl-*E3l)_dNwNMQ zv8+u6uZ(A$21D2FSOU#u1y7%q?CojN-XK3EM_NbFG90Tb4ZD z#NJ@#y5yatos#ECW30`wRJV7A$C>n{B=CdO&?S@_hQtz*{Dg}8j=t@C$bFL8XNNx4 z^v72kdHCOgzSwhxtv}fQ@Y(mU&mL}kdPVEGcmMmGjsIPG82eiv`N?l*TJ|&*y`o;f zdZ(?j;i&EEnpXc3>ysq4eg!M%Z+z|SGWNr>4)*NXtJq(hb+XsaRT&Q>fwdd~L1**13Y>^1Cxv+Zze;JVn-<)PL&)ujCw zzqOW@Jz4x|I=8f*3~vh``?q6^{aYi`@LRc@uAdAyE;;F!Lr-PA5Bp*kwjSGl@a%g^ zs-GsF&Y=8%A?#Z6g785&l^TmhTFgCR+xgY-olUb|@h=I5x$oyGPAC1crq~g@QFd)1 z;zcEpT~0EJRml-%)6cCqKlD!H2Y$b{=y)lZ1??qA8m?V(w6Uq=hy~}3XU?5lk6*=a zPdS#fE^3|8I-gy1+{$y}z|%9Izy0|te(ru+cW+oR=cfg$mK@bq6|O3Jg`HUVbV>V> zlc)CR(q+qLoZijI^0MV?TaEKZTz#BhZCqZBtNQufXMfemY~ekZ`H!17qu^H4|6S# z3Jr6i!FqI6Yr*k`YZo7FX_|37#O1RN+geW@scU`rH{GYsRqNL*E1o=B^w{rzW-tod zPaR>5(ug+?_|qoRs<4%X=C@wndi-qPu|=&jKWS?{(MBmx@v()jYpsFgmSbyM&DSm4 zZLMH9tZhi|X6Oii{4l#J_WWzV)k+Fa;|-+Ht7k*UEXzsP(xX@TFFFkNT@=Unb-lZ^ zQN-vD#OOna&27g&bYdaW`-_%7jDT{T+ii%hN`6N44v|?ptCA;XblXCGcd^5#U6nfZ#he_)Xe_J|Z&R1?|r}N{& z{zBN-Q?s>c-tjrS7G89?ieh%x3$2%)sB>9PP@3M;y70t%TYt~fS7%vP%>0?bUnMO5 z;%o=ER4B^D_rJkDj&se`TJWUh<7D@+use@(^0?(h@rfBH8m=ume$nB^CbDVRzUXiR z55vK;eQ3%TA1yrHhc>~w`-i_}GY+10~3bH*o=0`jQq8=#$byM>R4mX&1Kpvi#r#) zEPdgSgQSo6f&_ZMrd)-LK$B_XlX-_+f-sz@%ebC)YUSYx21v|DWK> zl3&EnMe7z62I&4yB|Ng_n?EW)2{-*O8g$cPj3U4 z=xyRTYB5v1Dx6p2_aI$EOGzwM7tN{AJrCBpgf6SAu+@ql#}(3hoX4Yurz2QLX35ce zLI>Jxt-5|tlVQQr5Vi)thw&?Uu6P3fM^2VB>TNgZ{4nCQ7KrYnKZ2jtRr1{5g$i36 z&lcLLSDY2zSyZrA${e82- z6rMfqUztLqYBS>01Rc%z9W?2(X4RES;Zzzs;lCBXkK>1XB3>E{8|}E{!tWDlWSBN! zG?Vg38d(>vb>sJF8re;_)`QLZ->31T^5#xc-nKyYKKvfT z&nO8-T;7jsbl?9O{8Zh2xaP<2v-pwjThizbKt^@ybNESl*KP?d>uZFcfhB!zwM1vi zyFuvKir*oVE^Ag@>GCcN|J(3;96xsL!lRaUJqKIGc+!YFY8k#$XYBL%&En-(6Q!;2 z3bpiS3Ud^GX{`4J{Pa4MSx36C#>pRkbZFvdoO2hQ0fje#pTVQ+bd8RJ$IhLj^D+FY zYkR}3Vb^dX7$5Wpf}FFHuGjU31Hplmpbr-@J~&r^In+SlI%c_jUg=y`#EL9MT2X+AJD81YSxDklR2|JGmnxV#-X-wUho4+FwDV9N7sG~eP&zou zZr@vYcfmgGL7FZ)|Mn?gjDrRmjDs&VQFmpVbl!*G`Hm;GoyO6ElcuuU z_RhR}#=gS+1qYBjzB2aW5B~aZUiwiVWam39a@)}ed#x9+?T~FZ!S;o0w`AKi=)RD) zsb4YK~dUyw2=$6xQW?m%yKVak7l5qY?u!p~9m!M!u?F5FkJAEn<>7DwCkLC5SC z{N)tIhXsmT1%cC6M;y*)tsXe@q@s;~$X}p9DeP6ub zZ7#*V=>oR7YTSkGn=Vw`W&2gBeBXGX?925`%KHo6t`uINdM4NH|7-KY&O@B<@#=-@ zo8&Tdq522e=AWb7{%=m(|Jw$m@x^hW%Cel^D_~djx$ZwlpSL_^pOQd6X!uVDcT08~ zP`@btQnjE%2&rZ!54vW$0Bpz4@IypHDYKh#%2o8pa zg9Ey7Yj8LihXvn|KNbrQZ}s8T@cw9I1k!=9A8<4l!^_Ph>+#BI4K4;^qwABeCgVkA zTpGkByqG;!=kvIIcuO0XqN9n}XkvZSMps9Rz0=#|>)hPj?sEH_oxQcy_4RhdGy7ZB zJLoBjFKj$tv74W&R7PO~ud5G52ZHMdqj>MSn7M{wkrIzyXdl5X{2&ssE4(eS9n*hP zNMirUkVxTrp2CFHw5hJIs##TCwWb!5+!Dwi3yiF{^Z4zE#0rb#cJILWlJ zRdgd=yA$D|Am}KJ;o(4J6d7M>pRj!S@XfnV>~Z=! zdR^{`8TQDIaI7L(Tk`h6{ZGzU#mKH4qM!s&hwy3l#{)cXjC`>h$zn=@bl&YFag@|F z37V5nyFV75g6}{yo<28oGfv*^;n-N+6oWuI(A-Ws5kyUzx`rtfAj(HHf4oX_HTD>) z)-(kPx}u3`&@~)Pga@Zfk3B~1?o>0)&cj5y?6GLXA0HV(cRy*RQ;lFUFjEaf4iO3j zBau~(fb)}OtpdF|@Sdv05sq0usO%bv`S)Hip|4p;8UnEXu7^|jh6H;<}KL%kF zPzL=O+E7UiIQHg{ziUEe7;GjY!NClJ21%nqv>PWGR2x+{lg6anzBL}i04?aR2t>j- znMj|?S8?9{v*uVTnEZ27J%|-?|L_1ly`9ih8bA7w>ip=j$0Gg&ZoD!TudI>DUUF5h zQGbTcGTBCqh?s(DABgVUgyfTuE=pKw=PHv$~#PMQb9#lOhdHc#S zF2nxe=t#mJ*j|C+I1-FgGc{r0(s?o!%k!fv_tKd*fKx~jBcomJv3lQNV9=LK-OUmR zw0-?eVdb7Od5a{~fC+STghwWB?k3RT&8a-*qQpKDh=*fSk5xEUkM#{OX*IcmC@SUf z$iS}Qq2N%5t7&R_#)jI1kr*cK()XvShHZ2>oXF6>OIgZUxwe%$IY-4sk)*4q+8OLB~^ zucqPgnkU$jtz2flF+m5fwKc7E>7$oykR}k@1L&wLvi59ARVJl zJR}(&%P_1>`kX*VUJ53dwN2R^K~(h-Sn}FLr7ew@3O*wpiAFPws*}3ySv^ZBz!g@U zAB_`?lbvrUlBqSr4u6PRDcA>%E6pbb@K=j8Zm4)WuNXqPO^vpDzp*zhhgspM^R(f9P zr)O`I$ulL8E_ZvguO%43bJ1zg*6C=T4lU?^ra?_t%XBE&lwpvOSFU+OaV(QIh2S(r z<5*>_2T#c}4Ht6?4?XOT4*T4A#t{whXZGpFr#Y(1^gt_T@7ZTJa#GXM-b^>n9!xJx zDPg8oaN*ldYsWQI)%dDc`z9J!W^0K^RWK0>#_@b)3gv~=U}VbQ=$LdClajG;JTdBz z_~IEJX62MiogL1p#KoQAu|rO_yLvbHTwPvgPphMODxomxvAgugk5hv z8RrCYN*F_hU2hbo5S64Rbi$75(Btj!Oi2x&YxH$s+HsoH*qfU>GtbQBnB1vQ8S3~w zQ}=Ym)!r2hZw>WF`TUb^Xn?0EBT+A~)+ zGNQLT(_ezp8L^*_qMFvwd8rg>E#bYM46g}HQ;9ZmXzGK@i3|7i*3U=~Z>(l{2$_EZ z4G;M6ve?cHPYLqZ7xNGMroAs4O@uQ&hR8pJJ3`?^us`aLPvurtf5CPtbzEq$_xnet zGKip8A*b94;Bl*d4?2a05jwh@-YF}{{C;aHr?Wn1L03Bx4Q$VN<7tTP##>hzf;^6A z=idy313r5Fe#oc42|bbLAfDA#qaJ(s?#=u*ci&@pabuI@jbBmNdamSI;MSd^%oi1Sj3o(h1p$=jxiBZKlXfMuDMo z{P#gqSFOKCIbC|pg~I3Yn&+Y?j{L;I;oC@L3$L`>M2<9lYl^(csAtLqh7va^6k_L# z-rlTD#;WzhX-%tg=2X9 z;#cmPCL2FVAHA9x_s7G^7ktyInHsEVNzb(59(RY4d)Q55(TV!Q@m)YNx5Rf}`Na{R zs*ZnJGGW*aU-l-a$NU5;Kd<&)cb+xXWZABN0iu7}oOeH9Ru#e<*^^5;o(OjGKbb*- zITTaMLp>nk6+d4TpBqmlLb4vCv!8B#XD}_#v>UA2bFgzvZyf{=A82`>0z=%x8%loxu$p0gFW4BQkJ-l z^Jw>v4ur9ig!FtXfA4n3hPt)&)%j~N_6eN4Pufwi&iq|tPT@B!^BoCu9=WEHPx4<^ z+c2f@udP};1^;3n#@z1~lvPD0Hm!RY_uwyWGN-t?_Nl6m9Pet=dgI+vJ`obP?{ve@ z{Z1*+LPIW70pmiS^UZiBpOcNcFf4~1_tscsXT-i^1WPN>Dh(CfXa$zf!RO?`3NE%+ z*VZ=p{SB+_v>__@PP>Eh#Ym6?Q_+!}3?Ch)g?H$Ck^wt?TcdyDcz(6pgTq*Np~Z*Q zPJHD093GFe$Ls6#V6Lx4UXf%y+B?WQo1FN|L5p(}c0={KYMMPAj!jNMXmxM&(YC72 zF0agTccav8)GuxHG_`koyuNO4yR!#cg(9N3x(t%2=<-CWLG1B1bJeLkl4$=ntYwo@ zg*dnz9f-`$UCr$}H~Gbh{@Dm3!EeA3bDI5Xk@t56!aObJzhtrd%dwaXH|V= z1Eq!t_ePJ`)x5#kBS*K{(ZwN66?8hh?fQIy;R8vQCTtz94Njl_SOHVVsW8ds8#lQ; z-95gIU7n3@N-rlS;*7ATn^QF`dfYDAq6m41dwj^FT%{x10FfCuK`7Dl)If+2M3}oT=0hlN|c2wUI=)m{KANNvj@g5fX1tSDUPt zX9|@D9&}zTQsoA@Dyi#mI#EVaAxQO6MiNmP5CIi{V&rRg;EtdrRg9^$@QG&0L#l3x z5aJEJj_x**7e@N=^3HV|dFpF%b~tWE>22QNSznt9W^0GTBdUb?;gXR?M)ss4l1$1i zXcTC5v9X9BCqtu=M7Vz!))5PYuoelf^kZsd&_`>C(TBrf`iz3;`jS#uWsDXl5Zg_Y z2*V3}%1QN>Sn))Hc9t<8RhP@y!pvAxaDjpg6+DAgKp$<*D|mx~yA*trg1rjvRqz%CzhA+93Jxgo3n=nIC4Pg7 zJj~^^gsFan6?ufqX}MATh$!+XmoGQOEUJ{BxPlW39#im61wWzSFDm#;3jVT!v1P5P zK72*NUuFL+?W0i0PM`a+z_bQw0amd52T4vVT7KUo*A%(No)>c3dZYmV%>E15*M;1R zHivd*H_KBipC-8fUCETy@oftJU=r7HeYcN`&s;hDnuVFMrr-hv7qWl6ENKGaMSCw{ zrp;h)08{fxeS!x0+n36G^am#XO!f}s#HTv1VS|=uOnmegCVmlnPVm=pei3`f#7F;O z;#=8GCOP^KlYACiZjz(_Fv*MA@1zAz3mEznlYBON*(67QVv^5cUo*+kUzp@`*_cU= z{=y`m#~da(`U{hMK3i;(qrWi8OW51eBDVz${f9}ufc?Emj{d|XFJ+%I$;%YEiWe&K zixj*_!51rdv4SsA@TCgAOu;D53?_t z@NRaW3GZPaFyT8{uLENcBKj5&1RYKKK2LN&n+3g{p=?ue1QFx3E#sWH{pBP zeiOcrZ58++Z{My_(&w6_oSL};>}+c;&nsA$q^|(2j#;ka>sW<}kMWJEeyF&T%`x#Y z{xR`YT+QCT$VeRuFUCVAzKZME&rE!bk4$_OuVKebe2kY&d=;-_Uo!DAelqb@yq@hf z@iCq<@m1W&`b~U{uS|RuH?wsnKE_`rzKUDf0uvwOGZSCME_PDdyQ6?%{AS{-xPu)t z@iD$L@m1W-9x?GT{xk7a+`~R#;$wVh;;VQgYc}yQel+n_yqT>u@iD$M@m2gjR%qg5 z{AuE=_*V9hWpa7O_|(K#v7bF>;$ysO;;VRo9W?PVel_t`yp=^we2iyJd=+nFSU*2` z6flf$O?(v(v1$`Ps_<1DV+#b|1}g`P4Z3T;q_MZBq1==<2^FmIX1=?p=!h|1YttR{sn{C3MV!xP6KJ{aP_89xR z3E$5~P55!vYQi677n|@$*w3UrPZns8vd@_C$C=NBKgpJv@FVPBW*ecQ_#huBY3Ha3E@1UTOe!cuHU_TU?lDSkXWseI?b2g<~8GBHQPpQUOM8P*I*rwqB zvOQ1I;v z_9*xd(q{Y?Z)NES76qm>d05O5aNM0rYo-saajFh1ruP{nxYane?w^-!tj! zV%H0~uHVT%X_DW>-ZbG2tjxr3XV?#s+h4)$M_8@E%Q=p+Zwg$+ae#e7U_JhW%r4?X z{qu6Ig3S|Hk53ibC+z9|Z(sug>;9XVQ-n|F_p&#HejWF*nUpxVa>1kii1g5KhwyUY((r_?+sKVu*eY_NzlL1! zxcog9K3*%n&BDi(#UmCzJ|dUODY;F;?I3r^!Zwqeu&{n|BNjF+u$A0V3u_>ElZEeD zR6Hi+y%u&SUH4kp!{h=Vf~##szd-IbriTyyyGRbZTtDn^{lL`klU|-4z&t&m|7E%k zeQ%Kq{eKd89ul0cFCrKG73A)+u&3Z^LwY@>@KX6I-f7|E-r`mZqwxa8lgAhF8vxcW zvak@j7>q0@Ie70CJU6-EaXEMq;=Ny_C(@V3o0Ps9+@-Y^JSo#%8h#c-&h{n`xv=Bq8!|;=c~5C!t0TCH}Z+(cj)=7?YFRJ3GcPAZ;`vt!oEW;^c@rKi^6?L zxGxL$xN!T(-I8NGKP2LLyNIVl#IsSvbG?Y?^&+0{74d8l@oX0HME>%4Hi>v{7V*46 ziRXa~@%*5Or_;i25#i_YKt2r+Mm|wd(U4EP+##QMe%&wf>pl?=pNL1Fh=*UqqhG`$ zAmT9~;t>?_7!>i?D&i3m@d%4}AfKKj`v^bJFXYo-i?h2av@5KkIEXvilN5uQ&dIy|3HM0kB_ zC-+{oGvwZ5VaQ6Rp`4)!V;aaPDojH;yMU<4@Q=a|{^?rofXP(YzzvxKH z%Y^)Wq8&gZ5h1yk>FvV%1>Pj^tpaZr*eCE7rnl?ByuJbR`UTAE7x1H`7x*!9fqDG_ zeoEkP2|2GXkiR4_B|Y)q5cuZ;pA`6a0-qK5PXb#JRkAmST=-us@DhPn2)s(*5c&J8 zh!6Tvjz1?b0LO;}M!(AO;{x9<@aF}-P2evGjQ*DMpAdMrz+V&?{V$h)N#KOQUlths zF_%9nF#2VVzasEnfxjwnOyI8xyi;H#c7)=Iew+J8VsMOl$MLlSquz16Qef0SjxQ1T z+X5p|xqs9Y1}?Yoc`v%|7T4kM_L}?qgyIi4tv_7n{vOlsBS`;Zu1DB| zoQDtbYZ2GIxom&pbH4S`PzmsR53 zze;}s@5A9EnBWMj#H(=$e?Q!iafTO?E3w_D51U~6#vqGeSH!`nZ;N+RbzLv*o#`^R z&SaGtxxVIVUv+J7xHX()=k42xWhE!&y9u`IyYvsSQwk8Cd^8695qvB&7!6nYwsfgs zUxSrphVd$}b4*Et+deIW$ z>PdQR*cwduu(M%UD%j(+r-|n{PTferKkRf@ucj<^1OnL5*c}ZIC$?n{boJ^H7!SmQ z16ZFMEANgt(>DlNG^Eejnl<`|EEJ?R^iKMNXI!Q+$ zIy#)lQ$cluq##Gz*cqDlLbOLA(u5^Dpb%EW4#t_eqIlHic%0natS~Cc<1((gn&$#S zI2?>PL!89hoV7LMnzrg%T4XBOm!Qn(D$SKYJ&WsXpz3K3Rdp?WT(aRcyPsoE3~XP z{`Qt{^f*16>dWu&csDd}Xwl&s!1j*vZjT#lOP4#F91Z0?&YK#_=?kWYa;KxoHCDr@ zckfEu{;f?V8fVqEbb0tmS~lwl_m`LV(8kasiSlx6#f=Y%m5Y2o_kOlx$AFJA&xdc& z#)2uh4J}v-8BJyCiXV#yV`FbLGfc1STnTS>#HVi~LJ-D=R18DQ;XrH`xsl*7!;V;i zp%@#)o{7xo3+(j!V%VRo z=32UzqQjSrMA;X#HEF7R4K)w_*xPS0 z)3D1NjCzd1vHG&JtB#fyXlTZ8vmafZt97ipS|1nk-A}?OR!P&m5it*9%^iV=4)5H} z=A^F7AdQc614Vft6o{pwTQ`23r#GA;pGDV&;j9tLy76(X=IOK5p9t>o?@FagU7GlC zCUg(^N4BS!wd1p~x{lI39P{}H2GEH~iCsHBV%4jOj3(U7-qclHMFnstirZLqO|{QA zHWc;+BL0yPUt(7*h@~_JqdfUHjlZFw_| zHTB3$T41Dq*D&^0_F*&T;Q*F0$LiD(Ju>4%RZX>C^+RQMeDw>vt7|=cbxVgRS!md6 z^(u+IBSuia)5ko0Axjg1v_&^94`thj)ra|lw86Nu2Mv!YXc+=hYlN2O~H(vqnn%Jn-VNp3E>#tpAgZjCtbzQ-TqX<@Eo6Wvx&0XF+kItNv(7H+d= zQyZ&#&9~T_Rc9(&3M*Zks0O4uU9Kv6vSg{s9G{=*80O4W7)l>Ti;()Z#$&!pX)2^# z^jbL$&hdSD78N;-#j~s6vmfe&15FxC!W&H|>mHA&OW24%OE zc_u1ztkV0*YA0RmGVZ=Bqs6qo)w`nne5?17dHGiFpYrpp-1cShoL9*ncVo?G@p9L$ z-iK%LnNJ-+vuD0-oS>YT+2e1!vjr=U>Y}#B6D5|?RF1pJ=YvoszvvceWXR|9RX6y0 zO*8gB+zk3w_t)3e)(6*uuw}K+*VD5ZL%E!Ntbq^bCQtiF-hQg<^RZLC+MkFHVJUE0 zvI;kd3AcO9gPV+;18P=)ZVCz}<9#3)z)ZsMZSKS*edB%vzVnJZ1`9mySXT|UBjF); zVp7(H|HS0IBk+-gds|+iuStczwq|k>4}`YEvVVA2o~Dh26aFKSJpCI%4@BY=^hre< zH_>_ftrAJLBi`T+;XzPx(x0CB4F!`x)P%=&W%Q0GUEHp7=j? z9#`p&Qe`HYohl<^u}S9i_(6tINYZww>9RXbILv+i#Dr8h)A%%3y73S5G7KQ<)}UKS zd%IFcbDQZU)tMx<4H+e?GfFV^oZe2&+KiI=jFQ@nlB!IS>WpbnoiPonGp0etBtQym z@%kqDb^v+hFEyA3d*j;9B+Xp=l@c#C@TrzAhex={c4&gfx15*uc1fC}$V^fm+v>GR ziNZv4E9pH=@VGXuC;3rrT7nX%acxCXp8heb{^)OHSsb%Eu$z-;!*SeoXAPf0!@zrD<^ogSw2=p59`N_$D5VO zWg@ez9U3;?*|M8&2rF?z$jS$x&mW;zjBw7%6U^~EUKry~;h2TqZ7Xc1^&)pxbk^p_ zRXlsn+HrZ+YMQZ|(C31_rl=w?&4cv3O!^Cu^>$tgga$g_l~EYV=_` z`b=gi!bzzG->QmG&?hT7AHTK27uYj}4|-3pQ1We@|3cyMv`WMKvBJ9^978wJ4Sj#B z@LC|Fch-%=;Pt_?96r1<$bM~*;2OLu6drwtxKiQ)^5dUonDu=Lf^}(l&nUbT;I&IU z!|n$Z-iiXocBkRJSK&Pg-cxCK_@uxTUoQ-`NIWAR_%y-9dlbBHQ9_9WkRR{hgf1I- z;Kqrp&)|JW;T;5z-pMo$gGb-L$@&;dU&0{4HF%p8UIM(1G`tFhcMLoutVB2BYf*TA z4IY(v<1l!yAYJ9~y#^k=+iDy}_`av}Vs{EbIm#pcQ*`)|iMLAdj4)>6)d?Q5J*&R! z1rN&>WaYI89{uHeD0q~UqtZW@FNqC zzDp+#y$4N4Cf@CWhtD|qk%_lg@McZGyI=5(WfU^$J1BU?ioRz=`7_GnW8l3eIOG`m zR9*}LJC*~l3I^%jXX7yRQ5$CDCCPpV9;Mw=_~Er|ZkM`xJPF-QAMi!{G6HDeQg+JR^-rt#O{Lm*T=P@ZdGsmK$~>h=*+V zCCTmslHF}0zB7fsHw2Gt(vivTNny7_rzPY25hcE-B)bnvb{|sWi={*PH%&raM!R#s zqxe=ScDt4ME(Fg=XMARu%->EWzUAPpFpR=A(oaq24q>-ev0J0q^-6Ycm+V$4b_c*S z;y@}h**z%i)+=@wDs~@}?BcV&WPD2%yHA0aOMG7wcGoI)|A+!1m#d#kcJUcu((W1X z0GUy)eg|GI@m+!jobs2(MRXYHa$K=n4xW*}4@q`^q}Z(kkH&1qVdzuyHze%dAczL< ztBT#2WS73>BOd*pRP62sFPHcp7IvEyyI~}PoX+2p?BX-Sq}{FH$?5zOct+SsC4$8d zHNGzkyG|iD{4^?dUz6<8w~R)7->caDb&hsV3cKx!-HR2wrzE@hj52BWBE>Glz`zJQ zsmv7LLh#@fE12nr;pYz+(8%dL2Rx%((Knn%eE%IhIh~i}XxAp}b}4pgd?wpnA=$-e z*GaoCDs~%kw0pgN-}}G=Otx1C!86K8HoK1syIT~y z9ZGx;Np|rWaMCWV?<3ni44#p;+3Y?m?Bdf?ei&h0s@VOGWEY=VC+#j#?7j?MF6sP+ zu-m8D4Jqk-Lb7|GWOqMwnBZRD>*v3os8RYDgz zM*6AcIRYNp9TZ%H_aC^yk;_#AJpAY5Nqn}RwEHf2fXQ;TSMY?ojCKzSyEI!uhhf*I z#P>1DE8ecn)cC$3>_!CFu=`)oEywqSWEY>;C++?x&hbAP-&5eN z$iePnD5rFeDt7;0#jZ{8o&pb_KPK(IF6?TEHyta$v+*^`yRUDf$k8hyTgL z(DwzL80RGXBuI%QDlLBI#s&=nk$k^^2!uJ*MZqI>t71lR8 zm;>*5@N%)cc2RD;=fV3{4t8lh;at-BUvuQ$j6!;U4tD<)yj;@HkM;U;;r${<-p!XX zzP5-F#7yPj7vSY$_hwA<9x{}{9j8yU2mb+H)^rxUp(PX86};bqmy5plU!I%3pMtkL zhj`q)G&g-e0WTMQ8?VTX_Y?54=7&g^n{2tI%MWtotzDLzzQ4$kw`_TC`aYf`Z`PH$ z>HAQQywf@Ig5|l{{V904l!KeE$}N9?0$wiV-gR|ucK;Tjz|F1t+O{RupDA$+_GQIhvMJjwbNB0+6}S0wSiuJG!>qwtVj zvS-*GQg|)kH3}ZtF?j0~-d>4E_caD@k-~csyqM58N8+7^2RR;fA5Dc1Q&~xU-%@xj z;3127JTQfkfs(u)g?CW0OX&kKPoHZQ-V@+ax>5Qqka+)9V2;OA60cO^ z{ZQdOE7_%I2Zr76D!dmZeG9YjUY2+mYGu^-n#98pDkJab5)VV8jJ#h)HnByL2k#{0RGzQQ!Ye@!u6CcN1 zF4{-ZM{T!}Zz`|j5xt)w9@Te)r`C_X;2HJuI*B)^*u7ukRY*Kl-$992nT7Y5#H*Hg zF2(K>60cU`sdk@|cy$tQm7?!i@Qil6UgD|xUX=8$k$CeIeJ@MAwGvO&_nO38C-F|9 z6O`NWpMz(F?|O-+>ieCfZ@t9(J4N3aNgq8s$W#srA5E2mMv3=?qHm7GYm#_s_!dgM z<}AD=60bE2uUz7}vhY?(ypAlqI*Hevg?GKg>&e1vk$4-k@H!;kW{J07NoTLb+amGQ zbiPI6y)O%IK;qq+g%^={eu>wwgf9V}QBDIAPYvH*N#B6PTd(N5U*Zi)JXPO8iMKTi z?=gwDP2ydu*nI*#BOVcnr`mm1(l;dW-bGt1*Wd3*Jen)aRNr2dcrl6hV@2P~;MpLj zc04Ze4lBIhfwx%j5)$uo3a{{!src^7!docuZp*?emv|q{!m9)CIOG%$x}P%AWnB0^ zl?va7vhWs4ygRb+$|c^1v+(L9-tH{C7Kyhf3(qU@?##j)ka%}x;Uy&A-YmSm67TLT zyn_;NUl!gI5^sMN-m?<#Ko;JM67QZYyw@b&y;*p_mU#DN;hm9q_h;c1emYhD9>~I5 zDDfW5!Yh|}4`t!iNxX-%@LD7uZVfZmBd^56P(LGYK;mIYn~|50co?c?td1oZvV_A5G5E}i_ zXR`1XO1#fz;gw6g&t>7&NxVZ@cr6m|@hm*A#QS^}-hjmWg2eME{Z>NaJt6V1RI91~ z-3y-44}MYN{XNd*e)=)+s&I|^qc2H3s`E1MW$+pV@5>U8#*8wr5SeB0o|Jf3D!l8# zqxwyDzasH2!Fd6G#_=+E@6e5zI1o*K(A4(cC76fe%)_Yu~-}C09#)@***VzC!4P*c=|tn6Km62 zdrq?Xjc;PdiIc3L;OTd9t>iiVs_jinA+9#l)siE|RfengHx(Q|`nLTcW-B?8V*Np4 zS(^%88P7NkhOXPO1e(hVo<1wt+tZ}IL4Hb(w2%~b-xeBQJ?Wb-OTTy0(`}ZvEP1>M zi`tg!l6R7JN}eZ;u{Ot2-QF1EYCr%SQt3NN4A`c#wkXzYls z^;aQw?UJMSgbuW^RdnTKXz|lcp=(=htq-@I44vqU9f>{1PA@FX$A_bztQWQyhmM`q zZ1)^^VfXGOsqk6a^>Yl(+1cj`TN}5{Yi+#75-JW?!{*)Jm~pz1-T4g*Ha`!wf_cvN z^nJ_cJ-(FUac*s^evLg!$kN)kt+rJQy?S=Zv6ZbS+SoGvdfzrn=rmZ|ik6J6n97jm^zYkB8E+1YxI86t!EHSz?Zzl#a`{v6ThKOGAaH z7c#P5a)g+u6fR32TjuE7)AvH3#qaR%@xS1=AeDHP7kO3k+?|K#i1^u_9#}r(@r!tz z*`v0;BWDZQq21bH(s;h&V{NrOj`$qi5y71HTR(Tl+Gg62kMv_j?N*od#&mHgbdev5 zqttw{ir=1c6tymU`tjwLKfa2`qPD%Z6U)u7C_K6%%vM};yn(0P?pEEM$(9}uZ9{1d z%|^aG+E&OG0b4@%Zd-<2tZ8*{_KI-D4Z|x3TL`huSQs7iyN)%R(is zi;;H8!$?ix#@gtgE;U-!|E;c(1{A-Y_&JOVQ*=pRGk(5kY=l%1rtC@Oe=Oop3`XNa zc4HyK%8=ku(#!r_Ir^h_HaqYe#joT!tBYDk)QoKphzFUd?)+X1!mtKA>42)T|God7c9s#zA-Refa%vw>k6A5YH0WG}4;R7fQGs=k(;s zkgvn})e`Q*`Em*0iStqk)7=|Ac`^KdL&3*^FO}qPD!35EQI=zK2or7qUIIUT_{n8M zI}hcN(!w}s7O1K0w!Jg&p0TfRf58FmLCbAr?8P7a_20boqdv&acUX+{r0`Js^x>Dz zrqyEAtmEpV74^}&TeI%btaobGyEN-w&3dpzwkD#?0nfoGn651|NmmM z=)9$Ex;FjKSBCyP@w|}zrIEH|^L(@kG!t^6+o5#*r4i5b)h1*sx92NAX~cG+)AmBe zllpJtSb-Bq*&Tb)pE}BJcb8E=+lODezOCpy^=+Bk{OKLv%JClH@xE>EjJpf>73@ds zv&MV+#@IC0GY%TpiL}p>=F?|e9>dUEX?^&m&*$m0No|yIRN(}LY;WP+1^Xz)`+zT` z{hB|6eL2l(oPHtVEZfZ1UjI4T&hyoVT&T8FPFvdr%1^n?D2Gj>&A_R2Pzy!}xsUR* z@qc6vt=SAMq^mb zCupm+t>~xCPi(bSRoB|Q(P(6yjc@%iyxsP`x`Eo&fwk{v#)XQCm_JVY5!os#hNHAo z0(J+&{ukH_A?h0)9taMGhl2yUaBFZl7>5PysSt}{e+(aX@ad06Mj#ys`vFH|G1`@3 zJsxk=;9?*)x<0vT5Y`aFr9oW64l84IK9Adn?N)FpI-0;juj`vOx;k3yo!%y2=jP^i zm)qy;?5(Y?ueT$f`7L%NO)^KJA6wcDMF)cGF;Nu=7Bkl{tWmlmt>>vrSWTDe`l^~$)m3Y1A;~Rq{IS5udOM#n-4Ts%Pn~hyW8s0I zP3*Z6r1}-R*U{7F!~%icJznQ#U#E#N5D(M75vFT=ZF{psar!!XUG9k)_Q;NKtRgk{Y<0-5(F|yfN~{ zZX}B-1=4x9kHk?*(Kdj{fG8i) z?C~ni)!1XGTGJFH=!zz$K^OKm2@g(}9(#=1+^J@oorj5Z*<;a&AG;o+i=VX8sYWmv zn5l*#hX@&49;7#ANbNyvA>=dA1YEu`D|NuR^6U<`D|fCpXKDcBmgsQKbg?*OzI^*l z8=cKwXUAmy*_)czuAaQ-wzU}=EhD$=$^5VH4g;Gu(yM6dvMo8a{EYh6a(J$G#c}wdrbr}Morfyq~!K~ z48kU$4Ei&)p^_SK?9Cy6*M!P2&`d;vgBb=5l177QH%>CBj$^wps=AppCgt|6*qabb zrur)akuXjs(x>uOoVWk1IhG10Z5=3rSP`dfUc>zpno8qGA5!U2oo+pL@0#KcY81UfpxBNI1w6X@{fR339tVjl^_!?CHyDjciF=Chcnnp{ED^VvQ; zGO%kH+tPNpnx>{_Y^XgLiD9xXeSey&v!mEPH$(p}HENudy_Z*1+H+K#z!t(22a;Gh zo9E=w%!(t?xPON~L%S@5c5-if z`m`s{(gnbtmx2jqZIhPlBZ#U#0!v<-D5`0^RPagaNHm&ZRGrkF&R)v1lmc8~#re@V z!ALIGz~)vW)1(&eCjt`|s7(IQBV-tvWDR%rdzkEAlhR3)j8v9RCDn6m)Y7GyXanjy zqP=cMhKYn^1k)8yVcRY=*qfr!1O|xy*rc-192`lRy^WrehBI`hd4;ew?%zt!DgE@^ zZ8CYL1k&YhZ}znW19%=f4chST{B&qR|1%A0x>}|~$)*g0jJ$Hq8^X>y8K%v0Qq&ZU z4+P^qcru=8xR{d~ddM9e_POzlBO2h(>C=r*b5xb-fmY7mv(Ikiq^704nQojtm|mDt z!c48;!nfV!bUGWVYJAnJeG`o6ec}(m;U&13i^7c6e~|KFdEM|Cy-OZ z7%J>~qcDZ2BsHNEc1(vJZ--|}YWQ5EuLIML)1=1U+}xRYW-iC%PKC-)$M2cCrz@`Z zu3&g;s6QI_1^j`~RJwC&PU)c%rJ&u@?x?{&lQ^HQ#Pnh)v^_Fy0ql=pk~xxbzB2#Z z2_|+Bhyv}2ZzV7@8gt)My8C7MEwK4et*P2oM~b{|D+olpqIfW-Q$?TN4o5T zQ|kxQE96>zStbrA7jdpu(v8ayBZZc-n^Uk%$1Fd=zo&#b%_uPCj0nO1FEvyE~fO9j-1PeHkK;4$^pz zCw7|WEz)z$FY#sIq`f`P#O?8#-ua4oS#EfR@s*slRMP}IT|J-R@#%Q65u9{SODAM2o~vtiwwWR`83l&U@!teZ zUA6um<#g#W7YeLrWS)zjIPwz*hc8!?Exepy&xbY%GU}N!fuY1r3WcuT-rJisG17WS zJ5`*ECBx(7!kP4qu5sMU-g%i%+ePH40dxMtO0SfcPkaC92n|)!%=u42kKNPa>dvwJ zrE(rAsz=8j2!)l$Z21L-`!`yI=9_!#YHRE9jiEI6FrhvpEcyAGTvi&s=<7vabEmnl zoiL=TZ+mm6$K{z^xb2vV)A|3)R5qUP}6ZM<*{ zk6--CUDIUaC+VYCGvoevSowl)S~XLHH7)6xHr(UxFmeyOX)HQXe>lDiNaj|$_n0OO z1wK<9|Fk4$U-l-a$NU5;Kd<&)cb+xX2rsv6*S`SqO|G#rs|w+b?EH$yc>j|bB$%~K zDG&8D5wG}RK|$r!{XDZq)?;+`Q%Rt7`qI9fnR__h$TNJ0;<;(EWiX{6-x%hZQF*s- zNe>7ZzQH%o31vwk)t`N9EFAUqk0uhzJ25%wpeeF&B9CS{Wj^WE?(Nu=Yq?41J)nG= zoL|7vvkY$!4&Vu8?$tY8DCo_2B;(+q@-9V|&=?JK&Uu&gFxjCSzJTYq={Z|Wda$RP zP0A9taUSjd(Sa~lkjQO}nZdi=v7v5leRcj?2E*~89e(Alo1B7g__Sk;Txb5SF>n7^ zr#$cYOZMw(8>ZxcZPnT-_&3&P$oXzTUpXZG8@FkbPWLeG!QTYjT>I3Nc5z3Q+ue6s zZ@gQYI4v{#ol>B=_1s47<3f=0&3GoCla0DCEQcNU)>v3)#J*z$%QMg-4;9>K1(wXg z=j6c(F1AP%y#jN=d@&N_z*KZ3C&NdFX|Wypo@BsIU)AW}IG$ha z_TVtqU1;%PwG$t?K8MHS?D6_KJ(%ljkyj*HkM<7o&L%AC?&F}vxd}_W`&>26o({(* zry#VtH~QQ?PLH$8E3@2KP^EjLercnpslD6d^>usOojuSh6cNSMWspQgmnTvUVvo0( zt4`gKMEkd49h;OY#KGn0KxA(2YHruL$uCay&qfdleglq})9hD^Fem2PT6i>h?)tp0 zPA66~?{u#>Hh-w9uWX>y5aHhF@w%EfID6#iHaogFq^W{VhqqmyFED%{$b)8}z*!5_D4JtlW3-ML51 zj;H)$cGcDGLppmLZBCDzVXcl%SI5n`-NffUDZXA*WL}T6!|CuiK@q_dlN|c2wRAD1 zL==)%J=h|$-kz>DSuf8NDh==_N`I={AXg=I9Zo08NGb%W87(7;C=G~!3P3UPwL5S} z(2^>~R9g5%v*aOFw?qi>hF(W^o5%}sO^*uKZRDx1#o6Jw8Kt**gJ*qhDwwSu4v(l3 z=7&p08X4J>ibygkx1dp=6~)FPew^?PGWvI6?XW-yYmwkeKc+?oeY9>EeK;JZ&nSql zFDHeS#b|K?UkL9}^Hr44!qTUlRBwqDPb9*|QfW!|Ra)LVd03bkYYHwc?C~ zK99=>3^ALh$mer8t(vJH^A&jsm#0>oEK%eOxIC2}3lw=Nm(z-<`cbOL%eXw1US*1W zp@J_`@FE3Y%=Os}bL?V8zL?8tMOOV-tjI6na$1dCKQ2+^mn!%&1us$X9{wE>$twnaQo z3PpYevzX*IMXusyihQ|(uT*fkg0E8W)e62w!7CJet%6r7_&NozQgDTWD-~>4aFv3q z6S_RiBc(sD-6}(2l4GLbX;B^XqkAkmfe-eX18nYCz^@@BwdsmWMAU`cIjbRGd zdlmkB+5acxREI2({}Zr&uH%=1X9LKyX2RRqw@o<04w>)}+h@YVEMme@)?>mk)?mUPU`tIn z&I(O7fQf8b!B5%L*a-mJ)**)}1k9f=CCQR)e70wz_ji*t?*6w_ejXAa85fw5&j17dvJcW zz+=FEoG%yn2H?BsT;M`r+LxEooBaPRD&{j1egOCtV7g}@xd-^)Bzy_*3Pr?@FFkuZ_Zt8MMk5a9G{VSc|p!8p$b+O|DQ+hAZ-0WF_ zDSa1cJ?wJ=le0kcvY(3b(895UJt>u+1zIy3mCDNk&B@wK@-}v{N$z4NrA5vcXrt`o z7@tyns97n+c=U%D4-zI?sWy{+O<+B~MQpFY6#i1p%Gw03;&>LDEimmoP^uNP_!ttsT7#*NlUfG>~)MU$evzaE@8(6*8N|~zGlLg zv3pH;3EOVMm$P<(_4HoK%1!tRR$#(5_WzjjkFmQIJSO2%oNra|76~uF`8o*`f2D%Y z8Hvl|&)Clu{E~v7QSg@({AmU6RlIwC;QvOrjDx~|78y&Fa{QKS8`zt04KIWX zMERloTCOcH?IFAz{*U3haS%4@FI`&({G=fi*r?Bj+^DYxHf-zOPM@Q4w{*FMw+Gr+ z^>#%2vhFUu#)26j$gj5W_L1Z;$(F9L@ck4C+klI)N%SgmmswaHxl1f;9l6-Lu7}*K zEWCXxzLIt@h7S0n`l9_YWsmAZF%py7VbVkCvGh_4Z|9a?V&QfuT$GOFkL$Tix2s*N zhm-t~ob2-OpyA~9p=Utoy^ZwREbIha3dgU>h2E3oo@MNJf+1q`*%J{4IgMBk)TCzbx<@0{>j#lLG%v;Ijh%Nnoo*w~wUe;XxAc@StjOj4H_S zDuF}f?`aVqlv9qsAu!4-#~6r2h=+2^@v{P>{Br!9z$nKY|E0hv&m4bKV3cc)5oxXu z<(uQ@1>Pg@w*^Ld=kmW280DU0Bo_A%z%ll2<{0&WUe3`Tuhyqior;Z~Y>0qkr}v~VT8 zN$3;L!|C1f0Csut84H*Augw_~^MlUcW*_@YSmROlx>+a6piAOe_Q!-orkhueuHz19+p08^De$zWV-w z+WufoeJWlXQgkKIJWFaOoj_-W758{v*d@Y1Cx%v!oDd};x4}9dXFL&p|P!ypy zt)c`)RYleOL94bx6{@KELy`JJsESmiq7sHKrB_4{^b_TJ9j z%&q%Jm2{-Lo89@$o0+#WZ+_hDE_6Ryt8^Pw zCZ9Vx0UMdcw#uyApqx79L&IHE$=sHiF6B;9v#UcnRq=Rv%7^f35{^;5#>0sxizo3` zt_j@UT8s~dd+4?11J2n2_oOS`7u9JJ+=z|D_tmRqabsL(D{p$VURg|C4=I~lk8wkINy{fTIJe(?+J49q-$@rxLNK z=c;!Z61frE9;DYjmCCjaQ;&_gmj9&lX0{PX@b#Ph5mXVc@0pq?W{+a~FYIpB29lXa z8+oIcXsdra?}qs?=^b0i#hai9g2(}i3XPbZ>Q(g1PB424N25f$|vQ{N$a zoJ<)*k4aeUbb72bDJ%&NGTF>Xj#}1e;iPwnzJ3}_pN37iIO+80^fahSI0AnummbZd znCbG#LKX!*G8wN0!##*pOZl$!F1pg#T!;NVM~j7YI~yO_YNen~8F?)oH;y6@c(5y- z9vmD#7LZ0Z2jd4)yGwK8!`(sUhr2T6$>VrLfMb7fGe9y~Nu>iO=8ue;g2;1?I+h)U zNtrm6qzfNJe_o=9*%_gjfy>%0%8L6dkY+x2JXxM|sv>Urzl(|t=gY}sfpZ+G=D0I5 z_kxa&KaUhM6DQ}8q*RiKo6pZ7uFURezDU`fb1`8j=M=9)sOLm6mK;a_X)Z$n>IwNgD$NOy0kioYIP9R>L9AsL8n#+omw4qYIP9N>Hu?Njou%8ix78#$+g{fO!zH(46-tLXLZaT zv+T0fcM&W8&VuSyA}>CZd$V7?$FAnRiV|PHKBE(me9tK9crRK zZ$nM!*de>v2!W{;8rjEQDNR+30 z16;lG{#McR3^-gO&mlR-eNW*&1SfStfaGX@8c+8h8t&&x{$|1P`XXg#Ae+l;L%;`4 zj@&PgQ{=TEA9fust>o`197`F5%W^!eaQzx?i^A>Ja7z>}q2d09%<%Fi!O1-F{QXAZ z1~uIG6>dnw4Z8X(d|Bvh7#!6<*_Nb^RPM0g)`)mIZd`C{8*l}|kyR(BlQ%86^)9C6 z&Is;-2HeYn+t7gfy5R0_z`ZUw+17RC_^#ln^CG9?E((tJijvcDKM|bl8+6<+1Sf5| zj(byZ_qoYx)4eLVdm3i!hIWp zDGiu;$Hl<43P1hGbiV};*+0(7yb(uX+ObiN-P>F!JT zVEc;05sNK|j_f8OFbS?7=cSYKUVw+oqy65LKa%%Pe2AmZ5qwczrM&atWL?2&uN*rR zc^8Xe@bX?~@;+kn-UY|YdrOl) zY~l0CYlh(?TSfZAHcGF&wEv9cEfCjZCAfO^#p{m*NB0xZ^}tp;$C3WX(Uv`4j()*W zy0l%1IQqPY52Y)wTLPSHYdGyN^!sOgxV&K|58I$TdA|q88w!(R`DeyILWsj4%G2=`V%ZU+XiLFE0c5hwbY%^2X+)AK9P zm9#aawhQ2FroU$4e+IvtyQ<+HmYhg;1{|$9Nhjr<6Lwslw=r>(VRTOVUsbqPa7zbd ztZJUV0!}391V*!%pQA4P0Y^85JnFa8;N;krKjr8$z6NB1Lfz05LsxO^T*_a$+z8GE~Bc~QkY z?iGb=1D8ZN>18$Jo>REf;HaF$tzq0gg*yvQ>g7QLcaCuz4cvLgJ!If6FwQn`ml(In zz`en^%?9o=!#}E3ghUy=(uZ)+hX9}Vca7I?mFWhHE_2W*Jj{m7`N5H-DX_7 zftzLAV+OAIRJC4p7`Ua33mdqVjEfk!7RGfNIGb@%1J}m5E&~^3T(^PiWn7Pe>t|fd zz$F;B&A<&YZo7dy#JI-|+!*6}8Mi~RFL}m2$vE7i=d*uhaAy!s_NtF@xJAsz-DdJ= zj;U*xvy4kH?iTz$yNd+Lj#9e&823AcYXKnbDcN6{?ynTCjdA-8TrcAe7`O!Eo;7fX zz`c!d{8+;Vt__1GS&q*exL(E`G;j&VeZjyTV%#AEmuK8_2JSTDzG&diGA?c4&NJ?? zfxE=GjDfq%xDf+)jd7y}?mFYf4BQOkFl5x$(^p(9ub`|iM-5yH3@MB8j sxn6KHY=I5ki{ogl&$-sGTGqQ%@r9Ed{eq)QwsIrD>rggPS5bevc6dGZd&d4(T$(WLXTpNBk+{er|fgarxZ*?U(=j-mQ-NNjh?SMPVDE;&(q-NW#DC%fu`Sm&IvsKy~kU)D2k#Zu>_ zPv3pcJo`y~(wXUBA)s4`kj+LD<_@#{}s=cf;0bT z@p<#D&iwxupKspf%>ViGe=H3a{K99QlRh{7hqK_7c-~cZ7KESQzQI}WNxz7IL+bblg~NL zKYva;4HlM9ICan6>z#!!_4(vo&O$z)fAG}L51(=thMtz@jZWnA>ax?KpCv`d`I&zH zw(KnV*?DG4)mr+%+|*RAlFrWLvNxs+xy+5ZNhe>dv#3f9>`6uAIcO82Qt|kM^gt6j*KMxrsj&-TE0|FQ_1MA@!oWDokz<; z9|9g7OC20LI0E^Rk%QxF(_`BYI;U1RSu0geQ{ic7%fjx{(MH=OyDGI(HJz>GGPPW~ zHUl`BK9sM`q%)Oi1Q(qg>!)+YTm?Q(C!{^wC(nM>1g7%E ze08Rt{(2Oddg>&~9HW)1%;t+QH$oxwA?tIqnet4jqRW#c3CeRMU5ZMC{ABK=s%rUJ zTRSYv97)gS3x#|&hv-h)sUwPRn#;}EKFV{9cPU**FO^xKXX_Z+ASI7txGr}P^{krg z86muy>aAj}OJPrXgD%X;9$lQr`_igF_oZ3>POe55zf-6=l+PkB8kM|i4fW1xBx5s7 z{z|d68M+`(l`3dcGKbJ=*<96_)deHTK0Ak+Yzr4kX!z==bH!-7PV_o?D@(121+vJZ zi!@72#kK?nS8C}9GD<)lRjaO}=c`IKU70Hu^TlZ$0Oisw@_f;>Vy$u?muJvi6w;%6uHKp{P8Oi5T*;Rz`C2|# zb%Nq(N7ct=GItQg#9|jvW~BDjP?ddOwEDnYt%kO_T**~c{DSPMOcsso5qtvZUkmG) zPUX|pNkpNXFIEvVpsWCuQo&GIRIBBDda97A&iHys@}p*%ImcX@tmF^oDq*TEpP54= zo1Mv*)A`fa6}|iPS2H{Lk6wZP*5^90f~{BElP^HRtZ(}fa> zo@W_?%Fe;QStR}(QvV3xB+4NKB#El!Toy6P`oRUs)l#;K82Id5u{wvMd5A#;?ZEdD z@$eXEQLBYqE}SZeSkQ8oGDbH@mEshYMzDW&wp0v8F`U-6kW>}a@S4g2R1frte4KF* zn;D{fJWwi0ESC-;*D~nX1U@EAIa^HkzS32+eUo#A9C8I+EtSHe##GtaEJ_1)rbX!_ zl13#^I#?P*>qp_hks6w#K>UIk6q#xG_8=_~N@cE$t|^-!bUuxiiu4*hRJGb3s^Z{Va4=Iq zpTPKKwe&Q5RHC_043#YB2Q&EsGn@Sl>hqK7a6J0t-M2}c&5sQ7N6*=uB^sFn~1)&=o;D1-hRJ~pa$NEgRb$r3ch+OAu4kAYfj z)9q62wKPmB-E>K5G%b+dT6m@W)TO}6=IUfQJ1aHhV5Xv~iP)v+UQ88w)0}Qy^|u(6 z0x6fP;d2U#jFv3Vs!p>rKdHSbE#*oHAJS^Nau^LgbJ+6ZrT7$*X%@NcZUsz-N zRhG_V@cEC3C4#rC|r8>Kw?>*nOdoU*SQQnl`?z--q#zziy?l| z<`-(E8R0v86OL2#Xna#NrmXt>;tM^e3Wrr%Rm99E)T_fMmGD1yVKLops3T8J`RS(W z*Ic1&>X^?uR6119A8VgDSxrj!o=p|Mtu^#7tPU92thQw5(B;Y$rvda7NVFC!6H)2; z5v?X28dRE^f-0*5i9x!^1$9Ldt2 zg+dxpvz2@8tkzI0)$&tEtnrF1teAdG%DvJroGt~rx}-8mLH6sR6qL+?5=IEstoeem z6C?8%UiU}DCUY`GK$iGHvASfl8TsHbmx?(R4OTz@+b7;7eX`Y%=h;j)jma=nbSr~s zW+a2bp_hk}fNo>7h}Sd~^2HlX<5ypDEUq6LhO0k2leq(P)0kV+oqmad>Tp^;T(3Fx zRfJ`Hj%nlk4swL|Iw3u_mGBvR-?y?&CN4Z~C0CoPVBSfOAyi-3H-QQ;zf;QYe9^Vcrd#tJUFvs(XZ+BjG8HA*oW;0~XTTP*v)_4Pk7CJaTDBU&Sge$rLK0P;? zor1Xj2y$vfj}W}@?Yb^RR-HN`b3_xZ+AUO$ssp2YQmb?2GMXZeBw5Q@RDGj3Wv;tS zQ~3fs`z$?^-hf*xO;2O!(12?ytQu*AHGB0jnoXkvdgX%^ifcgNWISX-^+svm%9$D> zXmxBD`5QSX%oOk;@ncQ{qUgr%C?5S}s+gh3%M7%xFTuoSc9tPjo~dw+M7kUNEYPoX zyzQ>8S1Ri3T(N}dWZyg0Mtdj6uAo6bHYcL~d7kU)pH|wa;wpPWy?(DetMS0Wl3mk$ zAO2X=^T1Cil1+M!UXqyt=FN-9Y6iaRrMc;u@*EO`HG!RSKhCG}<4e*W4lt-aNDVdg zD$7qQ5@eR9CTG)=bG0McBU!um%n-8}=|`~SNd8F+|yMbEW`9ElhIQpD=w-7jjq0DDy-J+FAA!a>yly_E(0Ki)uf~~{K{s^nFINP zTCMOJ8i~tG^iydle;}8^z!|~cfwEoItVg<9Nr|Cz&4W}zC-KWzPW~C3xGHsA* zrxTT8EDthO}5AtQN)l5*l=Ob8d+4G86rGa40@J87&9gd8c=pz3g0if6DMDJc^6L`ES$Yv#Uv1F_CCJEvB=!+zKqmIdnSOsSwU+zLuegbjM` z&f=8j)VS3mc{vphL-lw9nP_=q60kCH2_fv$t5%kLwtyv1G!(kOYjM0Ts+j=@t3#G# z*~lD8>+gp6F!KwRrfROjRdhB++JkD@(VJ51-zcoMIG2dEN@>p`^1!IfqfE(1tC4YL z&A5;&PS<8UDeTEnLv)!US8YN)6RXh`toN#d*^n*8inXm?f-`FMRBWlxYlMuoX9}0b zJ>lw+VpdY8S}5_m#t8dmH_TPL+F0qSv5GQGYlKn`C)%uGtaq7>p>9>7r&)XRg|OfXwdibOiYcEdSOy~J zIa^aI7Pwac6QNnmWB49Vqx%r}idV2(1%x?-=PNNWo|VbCO6~xOE6Jt&5#Jr60aLENjPb%yv-6`c4mVlzd_Msj=DK0 zYl7CF_!oO*URkHS*-nAo4Q1I{H;HWtvb)MGka%;F%zTxU^yHD{Q|;5M*hPd+IXV$) ze-8Xev*7J_k@#^$tiKdNE^-L_{v>v?ypEEch{p2{F`0hX@8kwP(bGq3XR= zvLNJ75NEj$Bou%wT10t{kW&jxk@|GUsZ=`P$2FvZ76;34n>M_2b8mXQhB7~Hi6DwfrE zy}nezvgn~3(c7`&vS(r_y?6UHV>ZnTD36VGYU$o1sRGWKhY*9?$bzvTMVA84J83m; z8L49H5+JuKQwHdV4$6*?q1j1IA1%V)oOA|; zxWeRfhS8G@k;1}z*qhgiJaL5<6Hom3bqaVjai#0!#Q7Wpkl0m?_?vRGeyv z6-}jw-XLqNQkuqu%zMReWbAG!BVMKN87z8Oxlsb&iWbO^ewp> zwFL->P8d%H2okq?N>B)P2Sf&U@6q_^M8GPTkV1E8TzzU){ta=mlT_^mGMc|-4DHKs zZj>7#<=uZni-O|q<74?EvrY#l!h7(U94%sAnq_#|HzCV5z94MfoYI!=85%M%la2YDp;?D5T>mLYzBQ5okD!z1G|-(m!J z4(&Fjn1%rDwUmzU8z0)S-6Ak=g*GlzfnxmDpvV|dTP1N@Csc?%)fBs#3=~awP=zMw zxC~-UK3A6Z%UI2r2JAv)kvJq5ZXC`Zv@BK}CPtXEV`7-$2E~U{MLrC?(W{{M<*ld|9RZ#!Y_El=vl%-_*O{4ZTI-#3J;=&!B7{i`BY&l}f zGrD(pOIli<%~|eCWTFZU?G}p~c8{R_Hd5NGmY;Z<>DZR5{@wZsA;*H7dJz&z7)QfKzt9Sr399$ORH{T}w}G*fUoMgjE?I9Am~W%0-IA|HND3I!jlNm#d`77pNk^k?iL1TWngA^p2pWZrY065IW2hHYiiYkCuY zUV0_VCs}37_82H#n}@w`Ghd}#@x{s=qKr|g=y4SqmO+##yBTLYOVfKfbv#*`W;E)l z6F74vGp**!P%ko$`d-KlscmYyZKBjfZnlghtClL)Vqk!AoeAOE!OfDa6xx%Uo-1T3 z^}feTQ#Ee)mjVK<2gNuPp*n_cgs5#~_t5U*2*wy8wK{50Q_C0UN^@1y$kWp>=1c`Q zF+i!dqT#W%5~)!|y-=b$K-2>APHyPZZFe1C7ZeF_=jJ_X4r()xCG5b;(u6*SV3NpF z1#hR49WB0IX2t5$&~U~X8m1sCJ7kL1iX56^BeYxgb4n_Y=(AZ9*wtm&%mT|}BaxBG z>6|4N$Shk`WNz95NC_)rH)DD##O7LiGYMZ?vqmY-Q(J=Hm9RX|ew&w=K9b=Kns z>L!QlRvnYkJNw@l4A#^nIP;a{5p26><&LjtSg52;z`B^wT-X!jiSoUelDMX<;;nl_kVW{Kq5B6~K|N7ZbkYxJj_klh zRc$*iZ@QIC3)hX+YHhiHPxLO{ zEUygD>CY@}@(kKtRO*Lu%ur4F=rmB|vAIG4d8%n@l&XhB>adZ-kevZDQnJWeMZV}w zZ-}%PHp~lhR4z;$DVsKlrs^s-K9ip^?L5g|o1l}}Y7g!PvN3%Cxcs0XHptWh?SIG)FDG$|-Iwg6C1x$v)% zqk(8Sc}BzvPSN#O$D(iEvj+;O-Xf~>-d)TgW2-r7){Jo+r(--SI|L*^<~o_Xhmu}0 z>>ld1-utZge(ODyNIKA=!#hQvq{J*X2raov3jbj0ZR)feazWc8(tH=EJ7jO~^=*3$_)BF!v@~iKVQ@GC@HN zn#8s}yn#duajr78#e7sWwo_JABg7PA9H;EcoR7f@hNHc3`eH}EXu>wsiLL3KI8d4i z+ot&(BV#Zp1M8t&p}@+eS*#u*uI{>Pfx!wc6wD4xf5M@Hz?@Na6!%$U8Inq8bK*Xni}WV>d5QKd&O`YjjZf^B`A3PU@S-T2cMT8j zlcLJFAoZ=T3MqcY-F5Bg5V{m{1;>#s*cxxjk}#x|kvFtL*P^_aDiiDrIEp4y>pRRE z5N6sZ^4L#?d15tPu5-s*E0l{V!YhkHEXi_4n#;ug(xT15+3gS`&!rOC@DtSUuaR=A zlNcKm;1Pd0x-I(^u&Nqfh?Q_HHEO>nc4u*2C#Y*0YwbKZlg9G*0Zdf}xe*>LwUNPA zp%7Oe@ZJ;bKs47%IU$o|N;0`No$Rrfe_3lcq}PT?{b532U7MbI!xG6bArOuiNv=x= z<46jlP~#{wAjg!dr{dFsZEvzR&E@o<7j-(a0aMn;BY21OTvf<0k9;Fas2_|+Ru=)G z0;+9ZHD~ew?z%C${9I#`8%R(ul3c#WHySI^9*JqA_xobAIlckbEil4Un_WU4s0h1d zu{JGhhUkKX1hQ(A6Z*|HTpU&6B_1IOYGy%5hU#8UE={3Onb z9OCqoP9x$}Yi{7fo??^(?DUd+Cs#^?oS({;%DBG4W6&Eq5a}5d7gS}Gay_x`Nl23x zAwjiL0QsV8LZI|H9wt#n0J6tVZ(sJ9-0LIu*<59y+$*LJa;sg2VwI3_W*~g;n&ruG zvz1a+-^yljRmJwMezQ1?tbd1`#b6X78LDJQ^MW_MS=!3joNHb6W^wfWec0+=cTJZ> z+p1V58F(>XL-|0(6CV|G=L-uUt_hLxfn@=T!6_uFSYp9J95s(w#9Vto35$berIZd{ z#U@1V?DR^OeYYCLq>!?mwPb{*?r76g*>TI$6qwBC1!S6x@)UgykOU_?`~nT{Ddc%( zlRGRM__iWwy~?Idbvmqpzd&{bkg9j#mU!hpX1U@^DWW-Ewp6ijf-_Q*bD>la3#?P$ zrxNvaa@*|bC_Jg0r%kqGvtXUVyhd`QBe$%R48A1V533|-sbHfmsUTZk)kO@FhJqv6 zutF#|kZC2FtT8$57fN@G+lyXbR2K;5htPE|Fih6B{Geu-D+t9V@nU$Ua8Vaef#`eF zcnICjbh+y^l7|&H)I+b3Qjc{A#n<5`gdGXCs?*uL9MiVxY*eG@(!eN2zHp#)n7gv8awV8$5d7Mwn{B=F z8MSUCuueYv3gn|?3E2w5yoL%ePp+=+2+WAvEeyHKL30bFa#0g%4;PX8z8woI11EI5u@m#jABg_4arxL2u6Hrmdjkr+350EKh zUytB(s3)3ZA{x!5zeX1;1hu364qQ`G$5rPPeKIrHI|c5O8Da$4m>D=lFTS#sBW0Zb zpg%0+PnK{3)TT2{@VTq_oonp@Cn~WSdn$vC12_@w-O{SLQvB+ul#?$4MnO1PU&*U8 z%SXHrFtWsqpWIfHpDuEzyhp&*U5X?ZJLB9{1k1=!!6ZJ0v$)Vzi8;!11jF{jgGX8( zZT@6_n#1H;#hH~OiaJ1P1`g#5IA&8}4bt~=NTSKLcWGS8m7(R_J1!6ha&T(Lbm%hG zY#!$TOBk9Qc5ulbP9_6U+D+nPF-*FZHXi6zskQ)jV(ELJJkwqt8Pbt>fJmkg@o1Ax}M7qN==zCK)ET&R^hR1qPfs3YYysQQ=QyrZVMga)_z{w z#gn4aEx^nA0EQda$dvvxju+zgNun}})VDYIxEc(qSu1_VuJm$c;I0WenQfBS{bS_o zFCVi-bz<8jlhQVg)lC^I85z7FR9!KTGl@tEbbTV2Q4HREom{s|-H7bXgeQAZCOvFK zZhMcA>SIW!A;tq)$5r! z*pn`9=uPiRo?3QSvVSj2v9B=6)=PJQMrI^k!y;=%#6R^nGPXTCo=hkEvCM#5moYS# zJ>F4%uh65l2414W>p>wh{+NdoGsS+yE^Jm0VL~^yY7b>@V%7+AtTWI$jET7O88R?CUp)43$XDY zD%Zmeq;ZkHN%-FNO!z>}89oKuC=Eqh2NqofJxju#bXbw)RvS{6z&f^)0b+kxsj{#! zUk5rA&bj_{C@Gjqby7W$3Y1hzO@wukcx?o6*Y;%3-qE3v;WQIH*~^+YTbq-qMU}S! zf!-bp;C#xoToR89Y`E=F7Xn*RkM#Twp<`A-6C%w;Kv8ln70rl%6mmAeyWHolt;#JD2nyYwr&GEjQ%x#(_FYSX4-w5i!O49QAF}4#c-7>BV%=Tub2K4=IBSp)F;x46PliSnyDL> zoXTQsGpq5;yz(PWmdaYwS+)dZ^+V5^pcAdGKn`7R>ri=h45qGpnmcdSU_$Q=;KPX*?t-C_~esm(Szl8w>f6TzF z|5m$7-NNQcX>{bVf8VB{NY_f)Qo+#lM8BSFF;vw6@m_92k#4Ung$F2NLogI?6|0)# zEqmykV>wGar9BoGxV#0~5D&|Qic+o3_VrHnA3m&pL?cXO-#tvLWb6Fq4^2*o#jxg? z57T(SJ4}l(1uJG@DXeXTNw~NvJ5?8K`A|g(dgqhVtzFMtU#a zdwP=A-*x=m^mSMCs~=5A3IFAh9Vyp!9phZ5!|^f4S+PPm_~BBz4*a{=aT4V%>mQnz zT9Nw6zx}VDbUdXoo-HF2Y3X@&tJab$0^N$Bzfj_JIX6GvAIi{SuX4 zNy304e4St|{%9TZ-bsms8#{;aT%R%j7~kP`;Bk*R?lN~x>zRw?8~bM`WK>Dl;2 z^e*SM=fqpDT=ben%iQJj2Ufmk@Epg9hpE3#YEzi%IP-i`Vi989IWC@i%nETf5FnUf9+aTVP47b6 z6TLmjD|&j9YZD#1xw|Csy3KobcIVjgOrr5w*NH0yaP%or(RT_adi&R|P4@mmqH{J| zp4)_G47&t6XZwNIX0RU*a0>LP^1=SjYPoYVxsDW01b1RWd=r13jFcQw&j ztxay4F3!QA&MCcK*r_fo+tdS6vDBG6oXyGggpekFU=9al@W_#W#O>(DBO0jgZ`#`Rze`;Ot2DI1a0wkUJ9Qf6h2=m!#_>FS53=LhG=wLoh zluCtaVyaY0AkPvbI?oa~-o|s?rAjriu9G?3c~i1eU4DMaPo3}haG=`%1kQD0H@7Zc zA~>4@I<{mhz5PzZQ>+z%(dT)G*JBvc{_*Pmjj@$^^Z|4sEFA4FNSiZ?` z4e?vWo(@kcs6Fm14aqO{B>57DZ&M!d-A8UPwR{(MmOHC7N;wy}?c&avj!BDz@Xxf_ z&~LOWa@;v9#D7%?M^D9aafepKF=uw8pm*c)gXYxe=~%CD1`3^?(1LR{JzEq0GB%p9d_`^ zXWd?o^7UPfD|;3@OThH~FL63F&bqxExxZE8tkcVBQJ}lKy5_9LRDtZ~PN%!B=YbXX77cMjA7nTe>k`Bk5r;B7~={8s9~TW?-Mj(}Ym|dX1L}&v2Yy z()gPQVZ_@s{w~56$9ccTKd2$=MGVdN9}%LN7W*-1UaIN*o|2v*gnvXq^h$gYo}?4( z7$64}dojhaHkW2>*A8Biv6ABD}vLL^%IU2>t(y5PHvW0io|w zLg*2DFV*%!pV$Xn?1SC``U5WELcgR3@CnipPC@g_gb43ujUOdMxNp<=U4#h#n8xoT zgdGoR{9!`a<8)Pz%+@jo0BaQmXUv=2irK}^sndna%AGC}y6h?+=vj85QBWccTOVJ< z)`F_;L~~3tQy+5uFokwvno7csFty%;G&#|lt%fJsu&5@eUX|BZ?y8h%URSVXkD#K3 zkD#KZH&i>_B8*@zCcBc6;yN+IB8@W3mqWIypW2cgPx?J`-~dKfD&G_rv%T2sf?~pQ zph)!;%#7z8&4sN_7bhDr(QNyYk&M%Y;XxPn^2l}gP<#6BJcy#YNt;AptmC$eX`~I1 za;8@smLreuVmxerP9=9aWWwP#fo7ZucQ**O+RyUk=>vIRh1Ub4czo;46$WKqL3Aklbs5CnDtT*K+7?h)V%jRPG|tFfgoyIpxCOvJXAnTcTLrqE&d(unKMg+9 znIjETUO2yN{DAEIIdGP7;|y;&BzF}m=zb#vXygV$;T}h1`CVnW9Ko1y_lETS2J}(R zIHPYoq>r7EyC6h;?0*=2`H;TvL*E9Y1ajsz7t(hZ^ljDpID#_z=Cr;Z(C99n=Q#I+ zW*qhLIU17tGAj2`Bcx?0_jWC3SYxQHpEd{}!=<|ua(2EwWyN|BAkK3A$6SM>VTV@z$d@p(n|3k)#5de#FtG6UcfQ zPc3~Q{`p&;jXUKnO{s?;IA{C7iKf>qUFFCMk<-@ng8{Bd z{iNv!69TbF_3oB?`%)|0)S4D0WA{^H@%!TMPNZ74&wF?5_hP?B%DneArOtfdeKWE9 z@7dy9KJfg4f#%1Y#QfvsN1exLBi)4$IjduLFF5AjjTMZ$C8Xm^A6@$3FPv!F4h-^K zzarh~FdCX4<%-sMGti1vtLBH6KA^1?Ov!%ju~3@Oza*Hu7yd7&6dl0Elwt16IUg+?jD~= zUwzHUH6!WW*N*JjI4fyU zm@|J0h`TLz8wl}u>{ATqmtt3=HpLd)3)XE2zM0k{^evQWz7Z6J`93OdeiQy8q%v%c zFMJ=Z`ISz*#}=@=@ntZZzf6tWVqd4_u}?#wzs}3M~f;|4uyXEdLSUMm%(};q$E5al*}W;W9-4JI1{g*rS!OjZITmbjcdGcZ#E~rz*kD=w8pG2p7u3G7q ztxet2*=#2+k?btu$J;x(MurvO;1XhYfZd%h;&-$rbKTj?F6)*xWo*>ZXI;8x*gx~S ziu~{*!Fh9SW)eKacNcE<#o;U77o&u+Wm6Sfy|3V#O{h1rEg;rpt=fO9$&I-d{#Q+I ze2p8!s+-#sGkXv&b2qMTipTr9z$|UV+p=xH+Jr^Rrl$D6#NSM~55h$M?w24VZ@=A? z(6n!QwBPb*fA>oXE%z0-OUr%qjXo{W))b3>?2Q}SVv7QnT;Q&{MfMo@#=X{U?+lT? z2tTX3+b}h1$KorFyXvZtQhU776D5aU#wL2w2%~uD^=j*PRBVR>+I?Nro?I7>;^rZRL7HqYiX0pt!o{c z(31Ry0cHl+QE3oUzqX!6qaZc;Wp5;t4+A&>m18RNR8Yfk#Qk+JC!B>PO*Azr-6Mv%#(MkvX!BxrA zAofH3b+yY+-OycE4OCbaMXH^tC@|1h#YWq|gv+PP9X`55{#S2mA+F^0>Aj&qI9!{hGoIReHqp@5(u!4!{E?Eio1>%^uGZQI_ zij22h9IG@zKIRWC7ss?qkk4H3UDO^;uIJP|5lkXk?$moS&j^KQuWT}Y%R+pH<~#1O z4BBg^m6QzkPzL#Su2cV6AwD+UST2s0&Y*wHj#-X-EQ5TR;PfQo&Uqm|cRTnlj(O*x zf6hbuF78|y;$P@9@fLU5Li{$_i^hp5<=V`Pz&IA6g5kA`e8Q7z_ulvt$0})1eoaVz zO-TOYko?6Veuwz?iL7D1i^~o_8^6p)@D`UHVLmDDboq$zyF+*~g!hH;wPFw36y>fk zF9PF%6;X!2F2vsu!Z90VxzpK`%@RppY+qKP{^m5!Z@?+bMX0xYn&~`a_mglsd0Ws zmLqk!UQT(|%;osUlUl~nzISOp^)E+#glwFSc_??h{WQxeE@Xv8p z0ymC+)&}_JIb$LIwB{@QuXf%L;@=tYf1&fC5dWi^&+p7~q|l#)_)mrK?}qT_w13uw z<*1*{OgQam6BqQD9*V!l=?n2kG@s<<-2D`o4b^*;qvr&yzLgA^PQPz>>dx9LFlAwx z_fke&e)q4z&;u7YV1~?_?b$GHrpktrBL$DVb|)_<1xbw^t(m=K5}ki+hr zSEi5UV=Yd!S85R_?J*qTarTL81L7n_=h#ag_>J_H%2lhU97vLSdU#ahr)6-a%%|I3 z>`<)x$qNjqPGh*(aHtvVeO#gUScXgtSx_I6++N_P zfHz}=GyFB&LXO*#x%^-m5;1{HW7D&C&RBy@ju6epezW1zDOGo>%Pz0x27z6e9KdD( z{J^zuNN`RqC_jd60+wX(n&F`67Ss)2G%(C#o8L0xI0?d(YLi;FsQuV2TODUm^Ct*L zRlhK{P3=R7ZC7o2%dlD;ykLhK=d_F|och?bx4^T&Yc)h?MsTdO3B+of*zt?n4%h>g zSkuR158-~b?u<2Ob+Q%^B(6crs&>l(H5O{o{z+d=ey`?FHs(Xji4Cb`&)8-q9~)Hm z$NJSboXhUZCKowuT?k@Bs}U*6>preon(LYWNimpVIJ~8a}JxKWq4+ zhX1Z1`znmr0u5U=T&dx!HEh?A>;9DQ)o{IrLmKit4*6pmUQ2i>j@oH_nh>ABipCEU zB6Dxi_??8S9OrJ0-%FTq9NC)zy}wWV0>}A7&Hp6f`Hu5v8vhHza~&7gj@2J({F55~sfJ(F@JS8-h7g66ea{#QDf=TlSAi%?`AiU^ z+_7&$`+EqXU!o4-0pf^1ng&UiF+zC0ju7d%pAhLQIT6i1PTLh7S|2bevCW_-R7q!)G;ooDli(=Ndjihfx4OMW1JPiy?!govl4C+w5-M0_RvfUjV>Al^LBNc%4*MEnOdK1`TEJ=FLOgh-FF z#%qMDbvp_F_Yg<=d_?n)6C#~HtMSJPSs!2W`6TwPWXajgFps7}Yo9N1WTMXXoLcQm z8K0c4&X+Pu37u4uWtKqa++Qj=rKmcNqlBnAW5GCYw+M}2e{q-m@tH&P24tB>QC4$}X`os-~U=F6evZKSm zX*DSnez^X*GIb`-9~cCp=Zkr#$^J`^pLNN_iD-~c&)wOi`s_xU?RqmFG=0uyJYdTc zmfHxrksCaT+^{7#bP~B8mfUtrE__CA0zBK{vn8$#f6){>_oC&uDFLt=ct#COOHsK~i`ud>{-678zeVrkF4_o@U5@Yo7 zjF)X6`!`Yf!Eu#s-={5o9HSe3=IoX!o4Xq5yD6maaZ4ZTtkK7_RCq?E6GW-&2-8t|S?K-wf$v|8Ej}<0wb>*CBmRLm&ITtZ!|2jK2Rr zr0*%{>j2+4qmTVDEKvyVR@vrA>VP zIwbc6$kBe|jNCjZ=DTtK0=e(tG0yN@$l2*qhJ8;%j_J%c-q^P+r0*{==6S180y*>A z9+Km6n)^+lmfVGqv%?+3hvy#f87^1qOt|Yp`W7IuIF>Qay!M9lJqvwLfJuFr#`E-T z4e2`@Msy-gjWha&L;4=RM9nc!ALr!2mVBGg`g*j2VHAQV7%}ark54)zw*nuTqgsZ* z$Q87lVciWm#=|(U#m(TwPQR@fbM-)u_Hm_>ax7Oz@Pg=-@hWZ-g^zsWjA}xwcsR!( zw;zq%Ye3(Ohx*tqF-$ADod3Ys@dh%rGx|8sY0DkH4Cxmkr|ywt*D`dsXydb-YjN!; z+^NrUKGh{gd1pCCFbb!AY`Y0jG;v}xF6T9OKlhU)&JI4-`A^Sn`P&n#kN)k6j=SdJ zyyD{2AkHW@-*bVSK#a9de*EqqzwqMu=S_b6FCek-?!P#ZIQo|-oaB|MWU2$Vhd#GO zY5B?KmiObv(NwFPdE}|Y&z^AH;}0x)U+mp)f40pTO3{Zp?>R5k^T5}@rIgbSxnxJG z={R(~sd>$ho)yHiIk#!)lj_9e{s&g2RG%VmKH=Q;=@U&yH%QpcqbdhirRI;SGpbHU$Nt3P4POx(GaYda1{b@Et^X7bgf2-6xZi?nl8y0Fj zPpU4~AHQa3Xk>ic@jrh}u5_#Tz0RN>qj~UL>~kQv7ccxZfOz}|_%gUH3n$Ta&cfYiAhF=>up;&e@rULRnijo=7QNGT7hlF;e??eS zk6=FxB(_Z`=PJrZ8heRQ*nC5VI~!sPg`$jIvYIj{z!g()oRc5(*mp=^cN>H+QQ|8k zu%5cdTDjdK_8Z1T@5i=Iq_6>g zrH?(1@TXH{{a+t^lw0Gy_8k%9p#ij0s9TaH@pmi_9%H<7xf{PAe2np}aom&~JkR&E z<8~d|(0=(17srouT|5^)NSMS;&lhgm9$%EWuY3DIytoY`B>OnvJL2vtoWXPF*YG#C zZT=UBK04Qn6$@JiJ&DAs?!HaEo4R{L-rwuG?R7^CA2cWP{8NWtft&=Bm>)hs_#K=H z+!0cH0<^H)ow0h_?}4_p{nhQ;JFf5E)EmF4E2QTOF@x$)b0*nK3YnkwpY=AR#4df8VsTgj>p7Nl`GayFOF@Tc~;d2F3(I+FP9BvV;8 zU=fC^Gszx(v=Jxy3rTldeyKKAbY-k;T4H0`TT+bBf4Iw}>>deddCRx?L) zFXh=>EB$0`MP;Q9cH_&{8eQ7F*z6i_obHSsQbV2ERr#%p^K2&1A5O$C`pNZ6=|BRi zMM;(UFXu>Ew8iy>1NB4BVp(U9ER%FC2_~Xc9G!l#FW{os(jp z#&mVr$>9*w#@T(ooDA*QjUH@G+}eEGg4^f6W!@c4cgEj}vp?xCec|(u|Jk2@P7Xh< zHo|~AM84zJ`M1rxz3DCSJ0QEirFG>X*OJ)nHIChJo~@D_=Wl9VZ1dPfx9_7jU1|Dd zx80mGvh8L!-j*ZJ$k}vu@1yAKwx5b_+sNU7b$%=mHx3bO`>~D0a~w7x-nY!Zb>3}F zx5wYYb5seBtA-Ou?~|Uj;!p#&@?2UV&W+;0_(#Rf*7Kip7EAioUTk@vzU_E_zU_Ec z%M8;Lou$=xJi8U-bEeXFJj)g2H{-^5jKT4+oX6y^E#DH7H-kAP!~64t`s@;jkv;~G zL4K>lIRS=u7oHgSLx3}Qlrw`(h4H@pp#LDovsyul8FU)|D?)s`<2+R=`WYCgZK%Q0E>l@R~0LOADUN#b{P zIoh8yWl{nN9QE;DLF0&D7{dEP_*e+%^s{mFUk%}R*f`#Q&Bh^r960UcH=C`~=R^Fz z58-laB4imB&$6wG<3&5t%(^nmKhLsV13vY$rR7<+8$bpOvkXvJLS}uM4j^q_}1EN`*F2l9742%!TFMwRXq9Ysu5yh7s{OAW^(qbD1To@7|G z9zWb(&eXCqBY7*c8V^eK**<@pV#M&3*N^xaAJi524V82{dpMJxp2Lr&r!(1`=J4ac z$d#xW9vl;VJ%1J1@?d@q0YA~gOYYLR9p!Mo=0u+DN~b5QCH+gm4MLDZXO`7w=WY19 zmEe9}KOKyG-Ayf)&gcm(`yk^6@1_?VnzMY`lR_5R8mc1QM3Hr@(h{`hZi0gSjuaZw^Q(T<8eF`JVHg+J4c zpYYL$s^PL7IYh$AQ$s12s92AeIll<}+r(Emj+|cv{zKyIw4%V$KJNeK`K4tVKU>2# zLUg>OJPfOH+3XUnG&h zt%Qj84h_c$kslKpUPlNcZqRT)A@Xxl!x=&tSJ1Fbi1JX=@GxOQw^x8iiLcV_72qAj z5t+AXco!kk?`{q6Aw(pPX?PzY((?lv-cN{h{fLIg36Z`JYWOfA()p7bK1+zc_X$Fz z;}Vvyg^rWZ1-Jg1JJ#9pWn9A3rlevPjug#E)B z-%7Yxr$783CXV<>`T@U>IO6p%A#h0-1okzJKShXmeoy1i5w6td`XJ9i4dX56`hZJ& zgZN)gI&kg@W&U&DJ8@}W5-2|!-%q#-c4_=(LPYLvjo(9vbb3(Z4-+ENPig!cgqJza za~gk<5b4*aZbdRI73@j#hyA+J zFKxO(`#HTihf@egOgx<2$4O=%#N(;@{+3X~@q;hvA$`?sCXT zxH9GzGp$O^(}@zeA*>HIF2&<&V@2t-@V|`M&pdWS3$_ucRuvt(=YlK0~&ps zLi%XOT}GLfBg)?_v-R~u-%-#9@t{lM>0@6D|Gl(j-=G7yamK#ah4ejW*~fSr``#SV zcOP)_jWhZF!!X^9Gje|dx*hJ< ztZ+GQHSyqHZ(HA|fiT^SGy1+2()SHZA6FiYKJHkz^?eBl%ZYJDUmP#Cec!h9aXfAG z@vazKANy!g`qqT>eb3UzHo)lH9@6&@(08RV4iIc{TSEF?gg#SFxe{vh-5An$K5%qh zJqJ|WG+ylZE^hbh(S?vO`raPWw+=YEx}G!o?hNTWANowWYP0nHK}g>O@asHnDqNz! z7t*&H`qqO!hzGBpedc~b(?)#+{#cHU11gSZ`0V)JV8wS0Busq24>>!3KLtE0f4>{j zSFqyCHreP~8V~Aw9R4u$@ElNaiy>#*SF`N91QJHyx{$taKtWV|dqetewe(>q;pyXj zjLathanC^?!!pji-x?*ygwoE)JrE&xgAoEWay)ku4%bpAc|dRH!$Vk(<16EgzRjm8 zmxCO=_i6=>5pGBp(A41f}m3FWtUH(q%>j6%;ei7_9l^Hno z@%e5@u7pn6QP7Pua{s2~4E;IC^;`CVE$#)p*!foIKz|NOXdmZ8DTk;zO~@x?eHpLf zR-^JVeT`$dbc9wg&JC>OP%s2AhKKr=;$fK3=eZj&kMKc+VVu#&KBq1BNi+iIMaUgW zn_r9yo$c(6{+-S%)+WKBJN4Pl$1x`Y=bi1m6l=aKwl7_E%ZYe<0)Lb3J^1^Y_FGQ0 zw(rN=7QC%#FXL?lZyWHW@LbvcG$`}&wg68vo`rZ?@SKgOqaD8i`S;G#t=qmjGxXfi z>e7e4x_|NZB|Dt9ef!Uy8GO!-ox7jE<=OPZqcu6Fmx{>=%LLAWE*${nG3T-8{@HmN ziTkt|i}R1=hgx>>H!sy$MrXA;!?^yD$pke__B&laeB!~u7rx4KjPw&rxor-4oREfN z+Dkqp+yN;sK!|tn4``ANn$}F3aZRxSy9_wM&ma#_`b2RQg|F%W!I zSKk5m5xfC6`kKjrewHsn`(--1#Ai^G~wxZIrIPx}<{^RV*MoKkf9ic!~qrmH?)0$j;K&vz5wI+N}q`0$<1*XG!O&;X@8 zE!O1?xQGKvya6Tun^gM0-9?cQk4^5^02lAVA9JaU(D5hs2l(T1Di|ri*JBb(_d=mC zsqsss`;Z^*xvo3!O1}InWw#1vKKqRB)A%E)>K@~GW&!`u(Kz>8g7TGR$o;mU%oaia zQBXFTwAB5Mpv+|9J|igmox*)q&{c-}Pl9$B?so;f+@SwcP)0!feoxSTth(4fx=nlk7Q1l?xP=LKcjO8ULvG~bK&*pdbDg`;?(lQ2&8TbkxbWZXN` z=pVC$3ZI%lCG!t)>JySkG4FV$e`u1&GZ$FLKj9NUr|F-^#7}9eU$PunseWXV^B2ft zZL_?1^@UkZ$Jo#@ZRw=UsaN@H>euPWbG#l?D@cux1xEfZl^mw-HebPN_r&HsTSg|* zL;Lpj_w}vowNC70XRCRizkAQb$aU$RSmyITp;-rJWbw0Y>FjJj4*5w6=(BuJ^O#ut z_+mG9x#PO#gx|lqZhWyDuWgGjPOQRdy+qIM-b;J8^V}YmD15nlWA2I=Pw5$tzZr8c zioapwMVDT*bEpk%oIAg3e!Qg%jh!#^SPUlv`D=kDcCxB}V6Ijx71L#$Cs(@z9FHw? zs`v$?e0c^xCss(0?zwtvrZ`!^a(`LF;X;pO;Zo`J3v0w3mK|iy<-1Tyf`~-^zPQm3WMHGz5+(Dc% zs``0Vz=0#V+^>e6QqF(*F%+3YYIF{T?Fv5)#<6`FQD+*i{Sr=<$hT25*+$v2Y^&_E z7q%?hum7C04EnpMZH()dR-;ZF|7^#z4!ZxM$xYHno$!QAORNYy3lWr`C-Q95mD9Z| zjqxl*P(IM>gf;cQYr{S=Ke5U+n-_tn{vDgefjM>bNJ9RXg!sWeQXIWJhVMJ+WqT;k zLIn9sJsw|p79z;EXHdvr5#qC7;=4F*uM7HD10^HD->nJqIV0)2I7(!YZb_=KkF#>z9)#lt;e$r z>B&0_=_tDl>AyLEzsk8<<2!`E+<854+QKp2GUxf99M$}Lgug=e_TW`Y<}&>KnC7$N zxD25@uJI1Rm&l$7%J+!AGaRnb8%LXhy$tMhUOnkIzNh!uKHa8#x|}b`PGdg+A(iH8 z<+)nAP&(u@g3Z1c0>9iR>1OBUd|V* z*iZ?SM|&%!f}!wCY_*(EPZcuN89xdn`CT6ClZK7Mwe(~qe=t`GQ*HUoTx}+uoynKe z`QEJlF#6g_v!%W0WF{LhByl7XdxnP6o5u!|W6~iT; zFKRfe;SoaEe>)*YOp+d}b$UYYN`?db6NKO+2_&A#I*C7kgfHm~d5DU<kVKlqb; z0Tg{mCrk;7o&+I;5TwBO6GG1?2;u*42;uL0gz&eNc0ykCU8eOxUiKNTG1c7bzsIpxuHQQ`F`Uzd`ls;ifmh@!Mz#ZZdaZ zZW>>ksgl#B-ZKXdRC0QUl%`ZN#c7T^aVSFz)l&-jV$P_*uRA$i+0yJRuJEvZO;s`& zICgE`v$HExt5x#&L_zIoJNBYbMWi0nQ$PP$PR)0y_Kb3-7ao=)j}A?r)ag^nT@JZ$ zxYtpEc5EN$a(HaHw*lWuhIU3S1AHN#0Zl)QhB<+E+JovY?K-Nt^Hw~zzOQK>fH)K1 z-v?&PJq5f+iO63Q?(YJ#!@b7}m*G*4km1<+I7i+BnsFxFCqS_EJq&&H&v;PY=);7F z=rjIS0ACEgamGHj@A&VHrV>Cpj1Zuay8v`M+)pE1HggOY&7T+UP)Ofa;OyTSXY?Hi z$sLBFc9}79{Jz-XK4FE+@F~amza^xPYuYmkt1Z0>lEASY7+(Uu?UOL}}3PAgfGy1+0lDn^g92MF6jzey}Q3h!Aou}mt z>siSCDm`jvUb#QsPUi&T!EYnu!9I(L$HgIiM^Jfw$0!3d`Zk2*&PPXJAVO|!DBPYi zRXt+3{HB|5cZBra0DV0X`nHDj?T5ZG$Wfn}3uk%x#gM+YK_APwapv{VocGd_f#<(py=Sl~)%2vSzy8Eo{p>SN$9JA|?;&^I zjN7^33HKgXulSPo)H9c)6qoT);mn6EUwA^T^0udLe|DL(3i^%xPRFO7RF*H&maF(U zmw)`pt&glqwWTgg`Ek1c$uBEN~>89kyYD<7DXw}+qE@_^VcJgG_q^LgO8FCLxU)}d`$`N*_LJ@CxcDO$DcgnQZG{^lOq+n!pLid!lFr6)~H zoQ`ij@%|I*d*b`!_d4%sPhHUF=gWP8eaPyF89FW!EW@AH>m%zn&|*K1!q z^f9+x;`Q!g8-7$y*P8_Hfc_pz_bEL!dF2DTZ`heCQ zp4MG$?UvoIeev%rm6tUw=ALaZ5+e6N~W2<|1YWm7*H9zU-_e0fO)_X5!(i{yrz0>L0 z3YQEZBpZuVW8UO`28yJU#)W2vZd`0H-sDbS)!V^c#IgzU@1&Wf7c4!?`tp53`I=B- zoKSP$BNTp1u^9aZf`eF$et<7C!g?5ixyLwAp3gt3u>`5)It%Wj*gM<>cM=|Qn?DFh z$4?6`CY}|GqnDk{n8U=3y{v^?wfeYs?{K&I?bU8h&iU)MW?ff)X&IkcS+m6#QQ{c?H^*Ib z$(l8rdUpp_QvWsPuHNUZvR)TIv~g401#NAIz7SZXy)W)|?2C7Ai|^UE>B6>suW4)F zlOUA-@UNg}>)>SIy_r%>q_wEfzS&u%&9lJU^#F>hMX^wDW~Vkg3icdH9Ai?{G)EbbWAA#QB7(y z2+?c^TXtQO82b4_a;~#DS15Fr@vF~R;MHEq*)h)Z5?zG%nhcd&K!tqX5!zJ0-4=HD^z z&Zf7A_ln)l!$SWh}X;&SDQ<1&nSL!}DN zDR%DccjhlyuybLoW&ZM}74BK?+3}U`IoQi}o_j$PCr(1nrZhP}_=(Mqy2~oaw?|VP zGc^U~fA|UGJPX5Mykfu!6L^$sGA{yom!Ca<#2Gxw@AsrI;I$mrtAp~*BLBE2!<6zJ z*Q*a0nqh)bRA2lZX*QasmNS0~|s; z#smakEh06ENgybYm;?#bN(8jn+7=aCs?j{+Rvve*=Nm~S+i!%WA8mPduEMD?+*3abypv%B>8>X zFOR)05BPnW`SW177^9O;;O%?@Xbem&;fnJV-|a;RU{VP|B&t#rD&JYdG3NE3gKJe?k+$q;+SH z-lYGH4h5v2)dVo48I=XWMO^q`!#JzXkfUu z?Z%c#TWvjo@IR{fd{zucd&_a#mehAbfUXG8mjvjb?Y55v!Z!tIbDo3xJ{Ab)nbjH? z{t{?rfzK*odD86};M+IdXK=U z#frJ*tv5EbBP^^#M}?-Wp{bP9(Y&guP6#q2 zkl7#I?enmA(xLk`(zg@)mGPPs=8B{;Lc7M*?d|x`fzRB{uw>rUfUb{viThZ!MJuYb zvSC%jvSxlB5sS9u)^u5-?M4}c*?|(D9leTy zS+d498Ov-Gjh!oWqo7K@dPbO0&%y?je_ewpB5IF5ROf1}Sa6F>nEOXPi>GE}qGd&K z4}|at<-Hv#=KTOXnKmDRF%el#TnhVz%6}elLaw!ml*wmZ2n(#6;BU&|y~X%QLc~9x z82r`5Q(=FD7{Zq*|D}qCYC?~jh!Ot|Vx)gRG1C2KV(9lcG1eVC1I+ZFB}P6D660eU z^E3WjIUpT>o;=eta)HWEh06qc`q^a->K+_h_QI! zTf|Ba>UD@T^yD)-GQ+aoB8J>Q6C->$9z2nxoC9Y%w9^rpgYVtMmC%P6{5KOLoOXOj ze?!sF5YLhJHzqF+(x=PT@L@VelvB+nku+ zIzk2VdnWCTOi=zPA}a)D6rJEh5nG|5YJCRcT}nDfwj0W6B#kb?D#gD>;hTvuk8!8M z_Yfn!`&BsG5##S6&akX+6JxSHlQ=5hTl7a!NP9HINVkX>`k;zEJ&{h5wCb8L-7slj zmJ2bW3M}M7F7FS@j}jwY6oJ4(KA4M11B-N!9-5#?SCk9N2TfR{pCpESRH4At#L#1& z!fek>N0bB7Vc&vsUnhp#cZnfStj~a)`)$yO&wAwg8Lh9-2ei-!a)f-)3zfV!#otK` zx!sE1L=5>`6up%g=^Rk>)5I*dzr-F4ztu|vCwQ=>d0C5(`7VPVkYgO5CO{7m(*>n@ z3#AnSzVy=wX@u$*O`0Hg#4BxExDRcwyP;P*__`h1(|yXTBs}vL@_=qLe07@_>Mnfv z`&cP~y@qHmXr|&`1@e8*CXGjufEa$s=SZ?2AHxV}#^OFb6(8GvFx^55P!Lv__X=(i z@l2rCvuN*mz~m(lFFqG8#bwG{1iA&61}$$sJWP2nLLTpP%H#7&%exM4Q{Dm4&*Rdd zGWDX$PW`)2r29`(}lZiU;Fw-p2)9WLl{z6Cy}yoVr2`G!0+OILkdH6{d`wr%C!bl)n(qR|H$}ukogtu1xrr!) z7wvKoYrcKp(=y=g@_kJ4(T~7=*3U|(_@xX2*BYAnEk=GHhkqe1KDsHJ`Q*4!#{p^G zj`z+MIuz)z`vQEU(1;gmCSc9SFDhobFC(!e!kMnQRzinWFP?0DL+QWqcd*b{QVpNgIl$evd)k4DeGPXBo7-XTirf30#C5P*}@#WrJoI zub&0@evX@`8~z$JANzcCYgmFgxR*5n%ybEd!DQ<98uV*}e<7|IF7mP7j)4ztltBWL zXnf~t0$8U-Y^ZH@fv+Ay&VoPt`IMK3i)rdM52tkqp2v-dS{}LuKE5USNGlCrX@V;i zJUG>wg=y0hD#oezk#C{G#+rq=6|?Nx{4VVL-p_zY%1+t*ri{JZf7*}PBAnxTiTXAh zOI5}BtrA8*?&f#c9r`;gzE@h<>&>fU?-@9Y7h3`*eyT6aiXS9@-#$B@S1|nIJnYMUtG9be(`?o$hh6 pjfNWSss z#5+f*V=iiF(8ZB1dt&xpevKZ~Gq^1eC(_FAs87C z410U#jY!A7j2?W%;jGh(=mt=mQ=KB}?j!Z~pDHi$A=2A_D!x-1`%m$rbU%=KJ5RCi z)ccev_m);c3)uu^=}s_aOmJGD#lwtZ=1E+XS;Z^DaAI1C* zh;MS2@k5-+%V$`Sj=C}BW8V0Nc)k9HX!eWw+^fpX-U#`%k>|d{4}KrmZ+)2JG9WDG zIZ-4E^b=i@{I=)k&lLP#d7)!y0Ke_|`8~;G>rIQsE`-~P@~Bzpoj=(raQmwp3EPe;t^c?|s4XF~sPc^oZx z(Er=rXpx?mirLDTpCHX%y9eBB%DyOdXGw4`=u|~hCcnki0BfLM3oi1rO!)2Wc3=$* z->C^;(hmmc1E3k7Er;LEe&(YGi}_!MGaY_A;NrJ7 z&JSxKzj#Rv{7{pdJN=I~Qeuv*|J$y=cirk$9Suv31v31^GSJI+fDan|K6$9`SNyI) zW&G;9?|Q%YU+^mDQ{3(3@GxGrqKE!#+Lz-{+4kmT%R8_Vr0&Ls6{}_D7$^!P5axZz z8Q{aqKs^Lq=&mNRq1R}cKX=X@{85HOPLbk6RzwPl5JTQ>V#xU} zG2;J>81dgBMm&)Y3QweictS2{As6w>$p>2K4>_XTKwm-sA(mCI!kdU8zfIAd#7JkW zqPG!`#LxSlGxz#6X{Mq5kAXA{1Ksl8oV@>56?gDJfxi3LpIG|Nxu0jCyG=}?2eSE( z{ea$lOF5d43AQ45kI~J0l0ZJ*Pa1fy5qOVqo+pWmuoFyZ;-bGn9$uuYahdXxpm|?v z(DJI_Vaj{RkVjp#yybA4@^}vw;nE<-?v~XI4^!S_kjMKHk2#^2mbV48DX$B()(K8` zzAHF)ebWGZKZU<3uN!m=E)81tkKkeI_bl{dKBym@ZhrY}G3C7insuZ>%XE_@$#^)3Bfk&2`uAaMwmw?@f z$M=8+EpI*?+Rd;8DzsWN0qd}f;V{$PiF9Wmoayq>sPkJNkkh-_RRMVws07v<<>edl%>Ep_t*22j=K3be?bIOx{!4ET0w0+{(A+yy4H{8m7}HuzINz8`gdzYIR8#2^7(S?_Ibco+DRh!{nz zLR^%Whl^?Iwg;!xiy;u(f(Gqm+cEiGgnm5hMT2&-SB3ALa%~W{wVi5ixP02Q>2fCd z)N{kUCjst$wkS%+sU6jIOJ(R_ejDdhF~V^`2`$`aDsN_ZyDy<)5`d)m^?sN> zLDrenm~@gq3cdjxvaaFpUupk`9B+9I(7)lM+#WG6h90EtZpWAzm`Q!g!o=yAsZONg z`g5lGwq?A4kkZMq*)56LlgiNhv~72s#{SnSSI7BQpZTJuU8>M;L7YfLuM_;oHii%K z?56)2*!VZ!&A?l5pt(xkrur6zQ@Htl(7@Z@&zj=gqn|%h@U!nG0WWp~IQQu1&ldbeE{_+JUYv{c^G5_fAHfpv zVm5$tj|&vd_l6BxKXRqFS*w(f4wM0$i!_0D@=WMImpI%EhCF|2>GlDT!z)irC>Y?l z`z@ts|9t{uVVRBjlCK=j9ZojlQ!d|x3};R`m$*pLY_ps@+yJbB{9n=pFzIjNV*Dg7 z&K1fJN^a++(eh^JN zhO@uU`Hl*OS>EL59l-f5#^bye+cUA4&jJ?nS@=QH;*7irDxC3o2H&}g7V}x?P*p4X z5@Osg>9QSb&~HE9o94K*9t7_fG-q)?k&o#u#AV8> z2F?3RgO)cB9;UoD5R6ZG)J4l{gWHsM1!(G`LCaeK4^v(j2tEfWk8-uVop77-x$@;(}nw+Ql*V4^&>S1phF=s55eYv{g3hXNh; zsers~kQW6H<(czJUjQHDur@)7{$0`+Y2=e&;)W9?e#D>~d9&R$)XW}=gC@#v&!^Jdp zTZYr>Mk0slP@v`Uoo@2=LBAjAK!j;0yGLSvUzs*K)jZIYbI*Ox^FYZgp_DrhbOvg! z?V{ux|1Z&YQ5Aw@S%&RKxO3Rp@6lR`cqov|;jm|u;xh;HCUn}OJ=6If=S}1!Ng*Q0 z5|-&wl%&0LJb-+Oa+;%8r{$tMK|65eu@ZS5N&JFlS%if(0mGS(`2#luj z@HK#Q1txGVzywD;Z9N~ZGcuw7SbeB?M)Nr>!9P>bf2{6tlAr5VMkRzVZpxM6=^8S+V^zODb zqbR&@=VpP3VbVXoX?y*Ha+J3T`Yp`*r(548Ob zrb}Qy-qbH?9WS=rR-P~5_J2-=i-C_d-hQOTS{P4 z@!e_T>Ng$F+iVpKYjf&HblH=J_M9=#Dj3mL&@y#5ceWI^46lt=<=5}rXBFlhwqw6K zk~@D=i#6$OvBxH-wzy?XOX2A4mDZuL;3%%=iHeK|8=iv0D*8>&i6cTUl%8^sZl!(=(|Bt`qBr<{h--1vzaNobPg4z!nEA^@q7DV7#gJ_ZAQ{E z>Q`UQ3_tc}_k!p5@7%NCM0eGfGso{Q?42D>mhaqS$NmErCJR#EJDwZL7HL^UFZ4{P zI=gB|)sK&4ob_XEPc}JHs8bn^MN{@&^rcNl?x$LCVm->37E5p6mHkloZmXcGFFbSCJKb-uALQKiiPSBy z3K~r%-+1w|^Mp3xRQ0|rVO_La(b@Z)`MPE(04IT=9GR`(TN`CzHK7joK$`lW!^aEYgLaPX}c(Uue5b* zMX~#efO|mZSk7m zN}dpAF3bNdd8On zavYoUN_|U7HrV!vQhcbg-DN1Z+xF=*ro>_5Gn83@-^|SU{GI9laaw5v6vwCHC+3_U zO^#0_oDoZl3Z3SPd5P=e&ae_^b;%_dYI%~ML0Z1Of}iC%k>=*Xy^dWtJ~2Kq<Wm|r+{)w~HGIp-{AjQ{M)7aZ(g>#({G(JuM`=! zE1gNv+Qe)mzoc}*_*tcAE#A24?7OEpS8wped@$^v;@TCq?Sff8RUQu`HFF>2x5D=6 z?kpJVQJF9i8wzlclxaQEDSL>QpD_XHFv87>!+yf~ahd1%1TZj0L z3#(#v*TT9f4tH7ATzBnS9!jDa+MC77Y)#6o5aJWw(&gY0x2G#v%qn;dLfX82 z-zHW?HLYmqT-w^cvTkJ~Y^t`dL4)gPxDgGNM)JfS7Z_Aye@0r+V-%yMt-4X{#}&;? z>xfpidS!E6!&2_Z@x-|8R&2=SO`&fXp$1bH3Hy$C(=vtWI^Gd9v!^}9XI}T_P-US5 zxlsrkg`q?H>NZ%w<0-K?@<#_7(=#9BIZ(a`^~;biNWKtFnlIRV1}NA8Tm}2B%4V#O zHzBMp} z<1yV2>Rhsa^uhq|gh8GAI_t5&o%{zzTqXXfi z1M$ZM!p8`Gy!tm+4^ZB?06)KEd%!)oetr1m*8|$y_2=+RVLOH#yvJ;@1Ht5v2Kb|5 z4%Oq2ddzS+R!kW9rzh*o2JKHT#vm7X{_H0eCHdn4{ zLC5ht7>tKFqjcel<9;vVLtO#mUl^bp0<^i`hWz&_d3>_PaX*V`2e^}hKFxYD5dR&; z&nIOZ_v>g*Ilz4g*KpjQ7l774`LzN1#sJMT%QTRGXMlbXH04u`IPULnDVn@-toHd) zfd2&*F3W$M)u(8wFYZs>r*Zq&@`GIeZhx@jh@IckKJc{-9q6z%HKCK#VVT`BJuqm( z>QZrxV!A**YG|_b0K*&RG+YZK@o7bNE??P3jKFq4zMJJbBMJ-JW@&o10a) z9>w;f0m8&aH8y%{cI|peuuLuRL=z%HWS7C>yVc&%P1kiT)DeZ6|$! zoYoDMDm+8>+as8MX5WW+k;3eokq@8xt;mP@43(H~$_SX|5nrj&$0BW!9^~=)HXhv- zKGzrzPc|z8x}124Tn`YblheeJdU>XGq(S8i@)nZsT4e(o^k+#oDx1?thf~TCV9rs~ zpXo)Gs&bkm(+$m4^hIiY0`O_z3jvQJzR*IC1Q>-mLHY9y9l{T?Aow6k;A&#L?k`vL zVq!#UR`d#D6v`S!vpzy`d?8Tu7UI+KK2!9Uh@r$@h4&FdpQlv#4;B6qF}kh4RP=9& zF@gWOqE8T`+xM=bGi=a!`3T!($mbcPf!QzMI*f$E70REst{KiXqg-c!4+Ua)vDM=Bg8hMo{DFhmM{ixn1nLT|Q1>M!(#5Vm`k zTap<0s8YC^82Mp4CtgU5bgxiYdx=9PLrObq?lucJPF#L$QRI_g1N=1hMi*Gf0XjeZ8PoT2`tzNnzmuNX>n5l66ma)l-KOG_=|I( z?n!@f19nvW0*%Sb{xZytgg@E<{Rlsk>P<)kEN*v69j>PPL%#8XU`^M^+(E;D9Nx%5 zu(;h$x0>Yep@h@FINrVg2MceMfCJu7&EyUx%xy-Z#d|A{|86%2p{r!!Q6t{JK;nHx ztO1W<0WtiN&yi$5K86v_#+8lhRD22W1k=rdpN6n<6ax>!l~nWz^)BXfpFF&n-YQ(C zyd>z6xHM>a*TKV-7sk{WUJD{WnZQ~e-vg$+D^wVe09`IGfHL_Of!-lFvXYp-Y1Xmm2~CuXB96AOt=E_SPqnj*PttJVn80>PwC{*9=WOC5aR3o#I#L_ws|jlJhmaq z<7}*!cQ5$x@3!YCDvITzLDw5?rkMGC%*Zdg1+KjB2IO&`DXE1iK9bxkW6FC1^77$N z{WuoT`n?*E*8+Ju?_jgEey70!RyS-F=tE>sp!tTuVW#^$(p?B1rpxqox)lL=Dcqo1 z21RQ3RRO+g@bUi8pzGsG@R{ir;z6SCBR*4fx*Y*|iy%+SpiG@E&!RE&y99jc%H`|e zGoLR_0eM>Xq4&tgdAy)J>Y+iq$042f!goIS7zaqeK>F1M_*y_~-5F84?@)XgQVUoC z8jnC1m=>=`6`u~c6*Sk*YS7L{;BVGjIVy{NQMQ)}xR@^UiDi01E}R1T5HLaufsc0f z1o#G{(zd8LM4InE0_ol~*0Q=0&UDYgrPF;mAn!iN+ktQmTHfJ+ygxx+6oHh7ZnP`! zt$@4>vS7C!b*@3ndm|ukEG81Vz(jfMhHL$>%0uKSp#(IeFu#Ym8Yqv~kN{sX9-`fv zN%4?xwBpl24}q^sD+Nyk3pgDPv);CHq62)?kF)vYW4)aX2h?eUQ$Qgew&!XBSc@h$ ziosd}zAY&0Y4D$ii}H9sGfg9V)@yi}Wie2Jmd9tX$+s0_qjS^nm6o3uHQ|)&lh2)A zCO7S!dVO-@e4$hZ%Y-AuDr>IQyZ828_N0-iajD$EqunzvR`7+^VDY$SGZ)>Khwfb^LoHGr#t!zB7~IyRz=J?s7gC z`kei_aJ)Rm)t0d?Xm{N`31-i-7~j0+hIypLHKUxZpN1Jesd&yFLkrUneUeGH~Y!N-dlHt zQ$tdYSdF`7UwE?f;L}+1yP(&$v-ek?z^b~tvs07An%8`Hb#2D3#FJ<%sc=l6i4cwA z)l$&0cSIYdoi6ydK^kQ#IiH<`m9jGZgpkCO-K8b05Y90`8`^6X*mqOc{M}a6+4YgW z@E`53g<}z635%<1?fb@L9{WjmJRHkVen)%AA=lR0(U*@<4^Pg*eGDBecxUXUbbFiC zi;9u5?;YOT8+!9#IOZs6|F7qDtZSwWobT`uS0Il_SzE=~52D<{Jki0ji}GNxYfR73 zf>3IRI9*}aJ|`7V4Zc{e%I?}1Du|~BDJr=ynhF(!kE_mzR8$MZiWlzq;5j~S? z$6#gsupZ|@>+X0eyC5W5TR3GE{i;Vwj;6BEs>2iQ7sBV?vnS(NcE~EY3#-HvN{`LE z5jSq#9g1Za$dfCqq60nDLdH+Nkx}*Hkwgo9!twJ`d17_+J-ek(cEZ{+2_>jCPYAss zUGU$3M7G^0jwIg*SM58(I~j8JpSw3hrCua(!I@#m3B~T)W5rc#kA+h*Y~()a6HPg2 zyKnD3BQ-Xak;+Zwr!0|IYwHE6DX_98+oyxP;#sxV!s>RM*O5o9ZIs4UJyHtYmmBW+ zBB%7N7OqHD?0i0h=H`|R?^-h5}h(-SJl7wLbYFDnt6^s64pnI%fyL5cmoham;Mjx)D6 z1Q}k)Z+aG-cxQDI_eGv7*DCs%l91<0c#aa1$>OS>0_f)XKPBh|CpO<8^|y-lDW9Um!eo@^qQj;l@YKI;DYtTUfyUT;6BYwDbd#IV{fioKl{W-AE6e!tfGN##B{74RwZ`AmHz6M2>Qx=d^0Bh399ZtmBg zh`Cxzj!}Y^?h%h<_{wViiO3_t5@HVCeOQ4=`w&A~mU4&Gz5eHid9Ul!pX43&=EJ#Z?)4c=6?Z!C4VKqS?w#>FCF{_` zKl^X_eCNF}1)X@=%?{gNvN5+a6)()m=!qwQHH4-i#QurspKnD3Y!`YLgv~`Ha+nRD z&yeTegbxP>*d=r?d3HK>#t5Wf-|yI&I~nkK$2mbETLmvClMwsA$@_8PGgA2A;R2sq zgioIE3H^fTqr#_9_=Fo6tHrUipCJ7@)3pxMxjlR*(U-8F>3OF0X*l3v**Aymtp8-J z)q-4L=f#Kxw}Lw0B)cw};kJ4i9RRpN-(d zuQT=|!lxR(IH_tMdA=rmR4%&7vt9UL%n9e9Bh>I^ig|*r?StN?znHDzhy=Tu1~bmX zfm%gPq(lxmTVs%+5Ol9ej63khz)3*zsiSgTlrq zxy6Zlhcdi~B)v1Y@U;#{ZK<72N+`-+$359rC$W*L-)<+&Y?jz%BixAG*ObG3O_$kM zp0Q}~RY-7%w~eD?_~7 zp>21M(ssv=mCc$p+qaeI$6>oDXtDIcrSO{Fc=T=YUn>RB?Bj zo!Oar4RI-d&YZn^jx(jgxx6AVedCmkQ>V;K-WvaUymZM-XKobB5Is%0(C&_#*y@d@R1^Gcl@?uoNApUJFs za=HC&rV}Y~x@w$}C2Q8K31Qo|TVXHT_8DW&N+f0iX4P$s&$=@<%lWJwbzZx<;*vXG z6=Jqz-s$AkY`pW%Tb*GWu2WvMvu8S2l+1E^tqNyIO{w$n`c7wfiLO^{<=+VRtt{IaVf%{tCs|1Qtc~&6cgAKrUqwOu z++PsGWkC$zuv}*d1#uY);(%4*<<=RrNCa;{4GgZpmc5x}&S@3PmpePw*Ic&4h!M` z769n9-1y)Hkc)R`Dum}W8VO_fhv@z^s5V_zYoz~WCy&ZRMju1VK zueZ|0w@{d3%q+W7%vCL}#`@$_c@&rS7Pr$<>`QF6{?=RjL|4zWrCwjcQ=`J1p+5Mc8nf9VNP0B~nd3CTbccdA9ScI#%p=Ok@KTquHvrNT~$<9b_4l2*og>_)& zL6xhngKJE?_hvlSze&?=(&1Ck96^};nV_S%G;oMvoC|u5J{RpX;e<;j)p9?-VFpWovo7j5VJ!*hka zDpy3V>yrF=0scI}pLDs{syuM8!rm{REABm@?R|gvNU?UA<#z?H5JH(hPai)wZT0(o zPPaHk!T7vqLkMSlubu0;4|oE&$I%}@U+{DNk_7W^CI9FEKc6Zd@ElRUJoAoa{PBVC z@m^%O94i_KkBYObsLo+rA%rtO2XRS=YKOqwbLdY$F8Fu3!}fT9zc9dGDEPfr;*}gD zI@W{$|Ac_NqCj|&kmt1u)`|xXc4+$bohbOdRzJ~WhReZ@Y(IZ-AbfHloU1B4aIBI* zc!?JXmt&O%!b=0;i9mQl=zE7-zKH<;6zhKF!#c!Fs^IsS^okql!#$8DIAW!Q=i`V8 z7nA1XiwBN7@gw~l+)ZpRUitG)>w)7=G)X_lXEB@Qk+lBRV;6F`hl6=x%jO=;mjdDc z6QHGOCh18%Xl_aa=?2jB;=7P%UC^Gk28MGIlwNf6Y>PdLW=?qS?SCq|TF|-H>tt5I zIQXtC;`13Y98zfenk>9?hvP4$XuiX_r;=;aG%$XBfaW=G8W_GgKtCFwzY(CH3(&s; zO?|?+hC{126)nqStThO8!y1@gG3Sbbd1nsC^Mq^XGzfhIbZ`$SO?YV_znqMhKBRvd z2&e5q4GbRyMVUVP7sK(q;hG^03@;DR^8@sC0s1om`kw>z4+8YdpqW0?8jezUOVP6a zCs?_dpw&R0$pQMp0Nos*KL(oe`J5S!x5#G|&1d3pJg;^unraQl^XU6Nda`v`(X8g- zc-|aWG~e{Y@qEdGgYwzW8O{$VdT?M2dUe zTlVA|HJOk%W(`XfaohL<#BJHU3LB8yd8U&;P?}DvYgxXm zg=d(<+!onIbMY69(8nK_)#IB|scT!lO3GJaeWC8%?4Jfa*@WQ$TeVoMvN5+bbkucr z)yccXXyjDQn-G$1y+f)d3ZCH|%_|$)T6E*!#~0rH<|EG4_$2dO15T-?pZhVUC3V|L zH*=)7Oj{qqJ0fz0CHh~)e4lVHGyBHegUpc`_bl^0#l6EE`9(1JDI(62_I*k7y)%BX z93zrukDcMu>94}McbWa6$VadhkQn?Gie`L*+A9tJhZWyrD*OQPQrPk!UWPL~6#W}w z@V`O~xxK^?-bak`;utTq90XuI`1n4LtWf0yc^sKVu2cFUp3o2RM1G++`@fVg^0!KU zRgVD2>EEjMptq^L;5W!IY^2??E>Yp4emmq|+Q>@F`UL%v>7B$V|2+ynMU3*xCcaUn zkNO`;dX1_##EX)Kzo=i(6G?ZedPMwc((o7QBE6eQ18*Zn_`?bxQ2vJ$eN^E;DV$?V z{;>*kPfuhm(jkUCp1Z?zu2GnKOe5=1pTwwl_UD=2zY>H0ATjt~R{n1(%ziuhMk`F? zmywUkb@kkPKb`bV$d?Mgh8Xg$BgU|BgQCAg4EY=bb8k4?Gw%mc-|JO`w6g|AcL-3p6#jPS21`U!=fQ}|a3zpk)o zrzqE4mIvY$6C<7J3eO{MP~{9P${Bcr@`sr*QC>WcndNmqG0JO~3g@09%H^3iEH5q( zA)TqpYa}u1ElP}fD<(!cRS`EJU1IQaJVd=%uAy34o*{g{9!46N`;v%95zn`*81W^_ zMgjaMlde*G*Fn!FU5P#X#Go%FPO3fWpz$aW{;L$mEg@)Bl@&S<<1s~lhIqPV-K*#? z5|>%lLyCTs7?t)dMSo9W)<}GeIF-ITGjyzxKi!4M|&es|FFW@3Zuxqd?9?SqN55! zH4&ar7)c9y1~G(GD4Zllc`zyBYGMeVr|?2zl+P6kFCs=cEm63h80FQZa0@ZYZH2;Z z#3;W`g}aDRj=04I?j}ZgZc=zNF_gbU;Vr}{->nL7BQ8?534nKyMtSd4_yJ;+`$G!v zB1ZW?rtss$<(L;x_y95L<7tJTAx6DCtMEZ$)X(z@A0kd#){6=sCPsa|tne$uRhIRd z!nY8keuTViOUy&DoZqE?4%(*;jPjjKjB>3Z9*Na%#3)B`KcW2YA&qk5bCKmG+JB*C z4P|>r`J7E$WLXywqdY!FjB>CsFT(r}Cq}-f5hK4B6Cr-_jd zsA7dKRre3_QK4wCigt8`q8AY(U!98XB1Zl;DS9(8@+s;A@*X3N{EBh`Ey@{*iSh&e z8pDx)(fc`vr3LSoQG#3+v{MOPEYl+6f)^F70Mbdw72CPq1JQ#9Z2EU(8E{RA<} z?U15hBu4r5Df&;uWzd7=3i&z2<>+rIx||s0np8C3KP=ycioSvvg;%fWCSsI(o1#03 zlX!k8nl{-&m3V$AdMh#N<9}xZ!#4wBOt4J1`kO&e^CJBN($7%z=krfT^bb!vG0~rG zfGLXpi~~+d^k+>wIpMLbUbSNR_022RVo8%U?<~rVqc8t}(Tm|@9AFNsKesUr(myaT z7tx;q=6KzeE&W5&O+I*B>2uhBV$F-8b125y{k^?0vp+1|=-JPac3|6|CCw1mZ+9a& z&>bLDE_Lt+8iQVcfI0N-uaar$Ll=)ZJm(Cgi1l}LNEN!^79Mq?pA00%(Zm|?7!nY} zFZuAA5P(Oa4;V%`8&@{2Q}HFh6HK=kej0ST#qcoq{%*!II}d(yaD~;y^p@Z<hacrpj+XZYxJ`LC zfnYu~kdN?rT&BE(kViR`7r~|FJqfod?+y@ny||$D+Xo+0-XTLjyslk&FT-uhdlp2s zD^2o|JdDef*9&=3_|3tUi%aXraR>h0b~O?TRe{z(KEfa{ney@`dF99Q(eh>lDX$3fbomVjvzAvEkjMA&6@SlSV-4|EhodJ2zKwc5T zHR${X&&OQ|dAdEH4rZ<2{(!t*$YY;KgO><^jpdX4g9d24z96Oi{O$V+#B{2?H(5As+pb8zwg)bhqa0kFFIO-Dc>XboDw zGvF}wi{b&H%WpiGwY)h2c}oy*SPN5pBxeTXB_OW_{?spuOUnz|@~A-HSZ`YZo8TjE z4anODdF-oFUR?39Jz`UfFTZ_R>7NI;1>_yZ#02A09?M7T_s;=&*1Y0wI)#?y@V7?H6jh^|280*xofTUBc4=dHLu=YyFB4uJwC0Ag>8beEw+A^0=SK z)Gunt!=uKPmxK0Z>emK&S_Wl8jDU#&zRm&oE(-8 zZo2;!karHol6`69y%do53gjJtB9u47koR^#UJMTnt{Kpvbw3`E_W%mx0GKF`&o^Bz z4jhcbIwDNO%`r0|kKwrizGZkQcQb+l^6(m?__Y5k;M--?n-+Zr9A>ayX&(m+P4 z2xsg?v4grV3Eut6>O|XxZMU}lds}3FQA^%#$_UqI*A~~0ZVBxhTW={_8#<28KXJH* z=Q@UKaMf}Twmx%F^W^P~DGLYryOVFcRUS>{JvmnRSVeF3j1jK<-T4B)enetBmA`wW z@Ok6N2*rE2N9u2Z1JILC5OEhN-e#Ipq-bMu`eTAy@y z#@?LjoO$Gvwi&c!`b1l-eKX|Qld+7JXbb($sz07q-rIX~Q}z~eY`lG3KU?*3wSq;|=YoA(W>9rKa7or7vG@0*a=*l87fr!%Bv9Xe8xdi_XMXRlA! zxoe%?p-yO0)}id0IqODr{c!Xz_GC?R4h?Iw)9V^kj~~hyCvAA_JC-x_wS!C7 zW%druv`gk39P{H)$;&-o-kdk-r5Ap?Zd_IN)Zca44>+&hVzVr)qMwRA|8~)tJ*#WS z;6%{p4zg^vT{QCWmp6}@^t~5k$$V#Be$}elr&`8re)QGh3!dm%QET73qIxu1Dy29) zJ96WLUG_Ga*U#=>T4Tj7>njj8L4JSa<#okXzwNT8hF{$n{?hFuB6E+13a+Ucv*+&0 z&-FO*@Uap0647$3qR;eP`$-wzxbe5kN9B$V%{l5cgifpvjfo7K>zr6Wchua1>t1RY zotq!R8JX8wC)Qh`xnm;r*D-AL+yzIm4=#7^QL8cc#QIzdDdjrgNjh_PTo=D~!O^@` z;3&T2sI@BR#QGd7a>>!0T!zEPdcLpt@DA|g7B4tDzCL+0x1Kz3mxPa1XD5&5Sde+i z1FvReAk6yes~Ll;FAN{c&uYB(@U^qwn)=ArzSP2^>XLI7_MK&I>YHwz*%NxRyFGrb z^QP6&cx4dB+nu_+FTUeL)k9O3 z(493N7Wa^BanV#voE<8u9mk@BrR!hb+}L4H3a4U+tYgtZ7pEd!)nl!R7ahF#!XXF0 z`0Ak0gRh1LFIFdo4n7vOZ{H*1&8!*Ta{lhcsqTqI`@7>8r&`1lcSgb8xJZ23IADnpKb*b}G$<(2XM)%r7XP>y?k&@lE zve07{Osy|YEjwbzbV|P%png~}S$i?#e0TnSD>@<-N#*QMzL7O-!HJDG$oq{}pF~~F z89U!9e79ghZ%%eeD*KP&KmE&|C4Cu(Z@X}0Pjl7vEuXB+=y|Z^?#fV)6~#SzOHRR( zxzk2LlS{9!f3V&<=lH=3QaOj;o#ga<3;Jj8zaV9oXB7Xu$2te+{!Yp~m{Zs|_e6g0 z!iM@U)&CNfh2Bh13iX@(yS};Iu*owdb%uO19*c%jV-LV^m=m5-6|X`opL*9GE0z?Y zx1_f1JEY1Ntsx_hGh$`EOhI`Sjbg46ql&8V#@k3u`!?b%-#N5BbcT4BTJbBYw+Tsn z>s;S6H+6ohOi92Qv-?7+%+&nqjMUkS&PC0Ba?gkR3KEYVdw2G*o}BWE;^RG5$(22+ znloa~15BxHU-FGN%B|RJ(E_Rtub~_LQfNe=jTR*dTjM zjno+yREoZQP--?3nr)?Kuww?@F35;Sm4zm|VCoG{LB|dMc0;)QUydxQw0g6wyZ`v- zx1HWBXVLz-m4`o)^Nw@enfu!-9~_|Vah}6QUFPl8H7I*N(S7n=98JK=7Ho6j%<2{^ zfwQP#1BUIPZ|~SkrnY3IE_jrsV;4<0IBNc=+KF9by6&wkI4GYSr;8E@r+W7#T4sn+ zbXuk&=fi5*=NT$OXS6W>q%No3o;s;5n(BKp`Nkj0-$C1ZyZr4V3r^hJc>?aY%8w18 zKWx)!hqn8Sw%?#ZBIDRuP!_O2t=vAA6Z)9XUOR#Yq0J9(u zP=S2mBcyK6`VM{m6h^RBFL*L&4aI&;_;9Av-p=ow+5Dk!p}`Ns=Ybs51o|diGZ=A0 zSkPRYzmW8nur=sBRM{aAE%f+Z*mAxAvG&zChxA|RbCyhm&g~gbA)>O)vYF29+wq(E zFn%_Gfpu?x$H_bZdI~Pix7mMmWSdaNSvV(wVsB#_H#)ZSYtpOWa1g;>3WG4$(q}nk ziH~{q_FjZ!a%}Z2Tq6F_kQMncCCn9U7@|?RU$IPNVmpNobC#Kea|JF@;3c8VCb-w( zVobXNTeW5}+V5;TgG(uF=1|V;*xRYZAXZqMegON&kpDHZ?GbEI`fbm8nyT=_vixk0 zgQc&g8*m3M9A!;CE{1a+E{xkPdtZj2>){r9J&|GMP+I~Mv$qeSo&=10LB1!eD*7C0 z&wh$=inKJRV*5>|r~{lcjRTy~?)q6)5#~;^$H6{|wuVCUD1-dwQ9P3>u00mRq>8Yo z;u%a45)FeYLUs8OTjUxgs(?jEh>BlX!gN*#Xf^@@KL8VQB(m5}2`p9u?*&4=_>~{D z=`2(QYUfx2wMbsH|7 zPloaS9FHrCtH|KzZTbqX*Koa#%LE-isyufp{6Q+GD^RT=YcVtn{grH}$bA%YqN5Ra zKOjRi0Oy{;b~G`|iByzbRWLpl9~Xa{#)(ywI*rjYV~P0u$syCG z#U32zJgYP`*z#;|{2^q=o%kXruLK4pu5ltY&X6eVmMp&Hn#D6`mR(<3Fs@);0_!on z7*9EfkrQ<~qh+&a&n|aPWJR6ZyGk5b;Bq#1MQ36$hsWF*gD=u7wgROlT`3_Es zUc5Nr430W$D`tgYBh)n}@;exMfq&VQGfSPdC1*P?!D5N?&o@V%L7nreoJkw1%F3La z&Uy2kC)d|FgDPgmki+>?$DHMS-L7yx0l%%874gJ)=jhrJC#NDYZ@!aLYHcA zHl8{2`{U#PH95AUcwTYB>8zL@k58XHZhm|wGE#`leFK>YozKd+dQoDQ$aG0&f`^6M z&aj%rSGQonj;AS%sf2lbQEBBe z=4^2rtiqHnc76n-wy~00=bf9Qi=8_|6$xj<%_YvC?I>^sGF&ok`N|YEn01FUw8Xh> zU5)c@#s=q>btS-TL3U4gyjyeZ5i^B#8h5f2b|985@8B`dOJSs9 zB@RUE!bXag*4FD!xmSQP#98HHtAIQkU7Xguw4qUMCy_f4unnsbhZ5Gc`*tCSm|W1( z-mpgPPQVGzg0oeg4=rPhH74>{M4{2jhE+HaeI<;hh|LJHn=5xgwAZa@ZNv_$wT9}e zT0567U0c_apn5sv$5iuSSA5tX76!WJz$D%8d=}@@zqaO_Y$x zne`7lF7L;Vi*9J0bpuu->j}ds)NNC9SO2m{wY={W+)vh^jg+W?Y`%smA*s0xf)1vY zp;gVDYg*f{7j3GpxwECY9X@qDU`Gg5d)&l!CHJOfBXx6Gho+0&O3SSGYm3Rf!C;Zi zb=Rf4*|>~MKZn#UXOs%}L^jrW<5@G8vH--2FfR%J{=L7o0ht{1uuS_g33j;@unP(s z9vd?~>m`km=f3yde}DQrxmM-iMcPRj8lrIME;apj;!-wOd|hmIV`1aPJqtbxT7!&Z z*i31VMp(>rI6NrS5r8>NsLU*e0MZ;+6=!y{rUJgvrU$>XamhjZO7N7!}IL3=L#_?d#=t9K6SJ)nITKYzC1XL(D=)((Mb@5Rp_ z5&Ue!5+d3mFzvng`EvySHkZq+73!ZG;LjEO#V$W5DLimcI)3?if`6VEX^~G4nq?f? zfARAV7yMo>hkL@|qCFTt|46~##tISOl`KixfARBkrpW`^ckzek3wd2G3tOfKwD02Q zAMFLgMf)!P@UcQ(ldGS37mz*1~^!S+@om8UmoE1o-|~mJ(^x0|Fi%<7NHnGdo}*_r;D>&$s+U1l}H{qSUKb8 zKi9Pv!$*wmTUkSWW(4?WSRYdNqLe?w6AqUHYdC)S=ZXC+WJ=<)1J-$HPsh)HzV%6; ze6CdTz_Bg}@LynkMe*~Vwh?Xu?eqBMS6Dyv@w1hBK>Iw$RCp5Jc0YSPvpi0y z^Kz^?9wEXj19Vk@P6g;{p|AJ+s0oAzX-;-~;9%n0W<@HX9PTUCKzc!d{!oDC8Fd=S zzac>18=xNo%_589qP-%nqa?jk(An0H1N^TA=q&LuK~6K%{?O@)mhp4MzAuOpKz*)6 zxCYVjgd9dNL6I=>Yvp9bf1(*7|cG zTz>C@FaY%{!gmPfrw|wI9nDoV!-iW?>uN=B7IfU|01i+MQANx0nPB}y z(d=2!-p>&qKi)^~01V?jWtc~gtTDb*Q#dfjqo-E%q|DOQtIPqS9O$jUq?9L7jsECa zw{mr-ZwM|2#p!)v&!i2OfXvw_H3hVyxw*}dzoMaiSu=!7I~a9M%a<uP62OvW{-k^XXXHb_kKh>4}T z7H!^Z2W!(*}%65pH zoT%fJgg$AwZFw`wLKIzFtC(vzg$*5H!bVx;5o)9{NFw}IV%nyT$IE#|zwwgJ7O@>o z&OR7bJJ6(>m{RZr%KcfcITSBI?okXRCacArzB|cOjG2vwCeDJaY`w9$t^rn7+F>zR zC`vOpn2Rx#_D^uIA*S8JX0*_Or(jpM!g3CbQLk)mYNquaX_rPBuF{(8DO~?N63rW} zlzOdbT_*2QLrXoQbF!IbW9|~tn0H^>5cRlxU9+VuDS0_k5jpWjPh+}>aZWWW+;7IL zqqBWQ^D0ZU&Q%R7>*ex_NVl@{g7A90SIEaPT4aM|A;=0f zsr}o_ls$t6*}oWni~KA-exsbX31Q6v-&>(YQhw-4*>8^ArtHl?UKHV^Ins)JT&|NR z&7LXgN@DQMQ+yv%{!0{Is=|>4i~57rifmGPq5F0RXxf+9LJYmP5~q~i1?atr8Lv=bj(j4Y zkZbWNN8}IT@Dg@;wgHFQlzyL7`mL1dvK$i(NBNEg9{(v%eiSt2QJ)AhFUki(Ij)O* z2K)Dkk_;Xyva%oYRb21^6C++&MzPgB$av25l*G(Gv z+C+?eiuy<6=|VcpPY!V8K4oVIjff*brpx+fJG_J#dXFUTmdh$4*tEHb^u4NHpckTA zk^7Z>D8v)_g8$3(M|y7%<9^D49*oEJNR-bx8ZK?^${2p4vCK+jU)l`6cJ82PzEVeU5#6`&m{dL{9A)oy{eDEbR3 zd?)c3%i_UZl=Ha4-&Xhs3ilA_%ln_0<8|`)5u;L^kfbBT!;ue#Co6ou3g?P8#;YM7 zYFQsqxPch?yH17QKs*TTNzogL(HQO`##rVn3h!0;yTmce`U&xQs{M4Rb_IT@EaXLr zAqPb&(nl2veP<9OA4y^`R}-UL780Y}77;^!Ju%9+g&6hOMhszH#HjCXVzh(J#1OuP z80}{p@pSdPhJFu_Mmr_29Ks4`D=gYQ{Gp1FKUU$W!i5SWX%Swm@C=11ntCM_u2NX! z2mV(mdXd87et>_AqE{%a^M_ke$m=FXd2Uj8GcoGv4uwU2q5M|Tz#`ws$9B@dJBZOf zb}IY;G0OcRg?AAn(~l|qI5Fzs355?3qduNi_!(l<%d-j}Bu4!_ukaya)YFR!A0{qR z_IH3^A&q)_P2pZ*)ZYn(`-l^k^(TcnXlH$f70xC`z4AFsoJWlM9jS0WaRuJT3NND^ zl;4+#QEq#QQBFsQQ9dFb%IA9Wqg-wyMtLOIu2Bw^#K=GAf0*y5h>>6JXJtOQUzPd$ z1~Kx*eU;1)&xU6{hJ}Hle*rP{okk3OFD8bbBdNza)$X8YwW8+{L*GS;UP27L+Z5eN z4E^s=^cG^|W0#^IBSwA>DEet)7H=u$kk87FKVi3PP$>bkH zrsLqqE-;!Lh^_zN(a(AEVWgkeKcMu7{RKnIlJ-`yoTUVV(~`84iXy}t1RFDp1BR&S z#Xz_@$Cx(AooGxOsx1CcPfwe4Q;vbyD;mKP%&8_g)F6 zh003G{_adDS$OTSTOr0gKz~ykN_>B7K$k#3F@Evtw~~TFUk2~ZdbsD~A`h=@TnllT z`8WVNic5o*HxC}Byqh2oT>&946Ijb@huf5Q81znD8nir)-As8~A#Vr#s2}yx@;(W- zDUW@HYWQi;@;K%*<&~Gneh=kwT&(5ogxi$&EC~8((DHV`!<2UiMVI5 zX?a>d_EpXDTLO7SV4{Ab4S6pF-Up@yiJg|8BCNn7MIqKeO*T9JxC~o z5{1$!ezkrqNK?NYEbqtz2j!v5?#k0=(r9_rh(taOTEDXb^2S1*u8$~~wSKh${T4wU z^Pxe@yC@*95b_p+iTcHHX?g7dd50m7^`$|}TNRMkY2>#M%v#>|fV@7)OLu>43&`7K zrQBa-^Gx_qMz;kTw1?Bf)8!9O~;>ymnm3XV44JC zBN=NG_`1<%E`dKjp$K^>Dv_pc^B}G8+31hxmnUc~Zy4Mr-;x=YH8>4l>GboWCX`K^ zGNXLj)M?Yp4C`3ZEo@{>osvjM{!`n?qP;wTYa?qkPC{^MMzoCBmsg*kYP%>y*@SRv zN4IRK%!Cb-{Ce$Ig^04O!}g_c=WNtDqeumzgYdNHkm5TJCJ4~#EE`Qldz^gF_~2po z@XTbs+<0AxNU{cGx>|^d=_W8Wg2r^;i7R9^^7pU0u~#gWamUP9i6sg`?eLv$kC+pi zROs89`EAP{F?Yt%th9 zcuxrOa4!tUgdSuD_>BiIn79{)@;s0aN=-ZBDX%H=5B3PSxYxx5?qxB7dsR%}UKGFn z=5vekg7gS8I>JvEV?dTMIftV>&I9)7O!3W!kytXr*kj>LT)*avMWk3R>NVmtP1p-e z+rqtI@0rBh!cu|AH8D#YyQ@Vh@%s|rg~a%@BrwY&gh(-B1Wr)?Y=0rB&i6C+yJnD1rS!)7GHF?tzDy?lvU05Pr-D{dKxu zfm_FcQ_O!(q(gxY`!~?q&7kLS715zUhduiLvG*?UQC4UE_ z!X!Zqf;zeQ8WI$|v<0n8LK2)PkdXw9UAF{5MXkHEUdpXqe%1Des4GF!HKlB5b-VVu z8FgFS+AXbZV@tOti0xE&*Z=o>E;H{8L2bLg|L%T1dp?;w@AI7JJm)#*J@<3o=Ky!d z`v&4=on*YMdph24;aP{lqw!n($fuq5`vwSZc?Q|*r!UYhv*pt(zB)uJkx`Gx!7xy!mz5nFQZauIsG zsRL7J4K6ZqEXy(rJ#TLjw(0f_elC#}Fh_0EEDglz=Xu)@J~i|SPlbiY$jNuB3x*0D z>tFzO>fQ;zGeYT0n`yz767O}UIkV6A{MO@>vctlLVNish&~ILPQQRzo)aYc`jHKPW z9AOi1_W9#;pC7*r7CE6`d)=?Hp{cY#ID3wpJ0N5~Gnk{OQtq+C)cE;l%!?Ne&ptnJ zT*mY4h=l(zVqW}^80B9dHZMJ@r2Xs2(or+1 zsmC!z`ht$M7|Xo+-N0<-{R;2f#@b2F#4#VZWiEM~mcwo>JWf!g;)hwmS73YY?JXU- zL%|~IBP~gKoPC2byvADwWqfAQWJk*kC>nJbJz@+|huO`vBn&NLdo~JiICq@kBg;>1?)g1zDEb$`z+p|GfF<^l zD=xkA(&qA(>gaao)6Nrv<^hke?@ODTk@!W+&0UL~V3EutqvXQ);^+?#ndO!7Kkuw= zDUVi0{nddYf2ASbF)YL$u86+X`R)GF=-lObo%eMvj!szfNZpKM&(zHr{&wfRQO&n= zur&Jkn3a9EGvTJs*VPOgp_1dH(SxnR4rFw+^@p8C`D^jW$#{=0H{a@vCkl>E`?wj- znRoEre><7`?i9nnCMRx`|7iHSa|;rdF|ouyG}ZAZ?BlPD;QtD#*GU zddoS3+Ddog2*ds{VKxs;TlUkaSv3(>On)k3nbPDbwDyY}aC|NH0c)4ct(HMsShU7W z$(e|25y)W{N}AM1+7UH(dJe{fKGZ4ll|I_S{7UTd<-ZC?VwV?=!d_*=_BtaTyWH9? z?JWlr*5bEE{4pb^5jMr`9Dl4iX2az1{jnDXJ|QOPc@sc|PmZM5^%}jAUs+u5i9%Ly zL}B&4R_{3;*m-XIdT(FvR9NbzrA_uFwI9K{;76$yTo`39f?v=mSku#n11=j|*LRC+ z8rij=!!rLC|8u{KfS2Lt?(-}z)S5>`_ry6G)`%VfV)9I=+^GeHow)gwpim$v?5@l& zx_RD1uVczDEQKdGazOdC031~z6fev(d7Fmp??AbV9)IED!8-zlH+aZ>I&&{a6|n3j zhZ^V+4Re!aSQnD*M!_a%d#!z>tPvEcr1vQ@-(cB3Zupsw@M_`X-YlHnHq2~6Ss*Ff z8C-VLlHzNn$3{eqQ6&?%*Y_NGY6Yc_o_qb92{;arr#a2N_u)DF_ktihcyp3z6G` z`U?{Vw8*Gp_=D_2X4rtl3LuR$deUt`dMgZVDw38XeJNC~8wvxCrx}XG7`q}vyfQJF zooOsmv#E7R#WumE1)|M$g#rqLk;1m+1geymvL-1PF~5r3V4llCoOlo!$tUJI-8Ko5 zuutJE1avGObQ-n@EHw?0buNXo^wF^r(6M^ZW#U-P7EXuPIIE@G=`y4JwcnZOEGTsU z6Vk^|qAlYFX#1bLNSqu7r!NoRWt#TwL3`4YP3Nt`Zf zS~-9I?7~ZISQ588n+oR@7S3LEe)wYAb+llqQGgEShv^IY!nNm>6~o44eh{amQ<1_D zCIZf$f5~;^Yv#XsX?oxLK@8vUnCID_ShC=f>(4EUe)Jxr@}|eUw0f3(Q_!BiB+cXBg)lek-Ci?)b|I3V9>=G>=G6IVk?baA zemd=og3B%LDTqr8HgFot5m2@Yt)e|$8!8vB-qZ@afL$9qjCDO-QGts^$)tfp*HB^u zII61Xd%D)S1#;pk#E37D#iyYBTz1oj?$)*P%X9>TkoJyS zJMp13WeFuxQHapI-_lsqw!Zte)>!4j|J_>ogSS@r9$b0M4`w&T__j8PoK~-2aCLUK zu33j~)?IIeZ`IAG-b8iPn%nU<{+OLJ#w6doc;(4r66@%=*gDs)w=A9O zS~sk2-MC(qzm1zV{7JU@T)o17_0AC2<=p#1GudM+#||9!;kLp48?4s(Yca4%J5$Dv zz5X;ib$^vd8E!co*wp5^Y~cMxUVf&3-TV0WiSPy6?7N`JtvPwQ(4-hN?KnU>-Co|+ z!d_m9W&-5EDZ_@`wJsZgX=|Dv#Ov0-MaT_q^W0_M4GnL~!$^zysvQT~Zkz)xH=gOw zft%Z(12#9#ft(xvAb$?n-29pGXZmyCSGy4Z{u}Q9G3_bmF)%wYmL&;HS;}$$FP+~f z_*3U(nDZ&e{l9d6zu@mnvgo0+B+wRKI)6?EfBI0F`-AEHxq`npDc}8;xYnAN!JjAi z_4Gx)AB|UcTKc-WrWbk9N&E>csna-at_*W)*@{><|;QnMffBKZd z#>#uTKUd;Yj<)jB{kd|TayE8P)BVp*dE$w-^V0qGlt{AK*pW*2=MGiM(Y9W?zq{5` z{;UlDS*gHyqOHC3@H}Cga<(x$!+&epgR+b1KiKQ&c#5vw<&-2y|f*6cZUCC8Ti)}|29CZvKp_Z;W^@) zcE;By{By;(vBcS@(l(g;NC)Gur>Annn}Cy4jNfGA+e{@LQ&V8$o? zgT|MYKkMNXqtG}CoR0BL<_QT7W?kb+d6J{8Yr|@O(iVfUC_Hy}VTjF1lhGXojv3UN z*6!3aN({tP18_B5CzW5Uin-L9*0!5t7y@^|F8VrUa6My0P2SsJbe+P}nN!CXa7L^3 z_SNe<*TKG62NY}X7W%i3GYeq!r_a_%74tgxP+Sl@*LF%($D8(1w;q1Cw-(3cQtGX_ zy{DtwSTD?8>wJ=f`s16y9gWq_6==M%&^EY10tvN3~!N0Z{aNzpl$BHv#s_!uGho>cHT1&=ED z9YXN`ln`=974AbNWH`2iq|*ifagH6S59=etp#};FlHmKO!dnQzul4Ftcpo6cvwr8S zQnqs-pW7jnS4Rk(>1OzkD}0^uzg5xu04XP*IQZHAGQ5xjduERWRV2|^4^o?Sy!5 zI|%VUcM>A9eS~=b`w3Al4icig&{02+f_M~ou7U-G$iJBi1{H(~sdONn5Gm4ILkJ;D z6pRoepBofxB!oQHSHcy9$cJkcTuF%h5akrGg*fu1UBM_J@@JibF+${1kAl5~LHVsD zVIOhi+cpKa6Ba95A%HuGBOf19a3^7jvKa%okGL-PfcuFff1gxPk}t5rz$E zGY0S|ape083cg6VK-r7|943zU@QQ*r5h6eDBlM%4VfjM-iSmv7+D;t#b$~D*XGd7> zST6{XFRg^gkGlwihVfa#BIr$s^bQgty)O|Wef%zu>3f$D>6&N*A|3p0j_If-g#HbL z(D$Q+&=*k~+=VVs`oc@#HH6Sxyg&H25QqMEDE~e}q+_qb_YopJUsd=~LJ0qv!rvf7 z`b0YodF;=a&LxDvMSFnseq7-#gh7-Kg~tesl(nGjS@!n6V9#o7{Z!?!Q-?Uc0OE7&uZkGI-JV^nQNGv?lIn|HJ#)1@oT#OX(QPT z?=y~R$KeyB)$!=u%ovBBF)FQKCRHTIfJPc#U6qN8rT8=+3Aa~?rQ}MDEhU~BVWx07_7vx++r;~?aL|SD>nE=TQ%6PSVcJ@PX`|<3Sw*YP1 zc=9;5bjy1K@)|*-yd3@+cFU_l zU&j7KJ1y@UAh_j4A&>8k^3Zi9<(jo8Q{}#kwNpdWbmDP26;Uhe8u3y5FqKaJdTarjKW3zx?~XIb;~2xucQ^Q^ z>qr50yg@uLzfdiN+nW)u)`7KNRx}8AHSW!_X7kzityTLzJJJwmzx*|!Nhpkx9E8PB}3k4q3m(^ zYp3P?bB4TwkhcS#l!u{iQr>8WyxUNiJM_x|pO*LQ40(}aIgg^euuI;*DS4#Py*3f; zbA~+1)c1#IzR`eT^f7>P010K4=Rf|Aus8|*uEQf1=RAOcCyTqx#m3B zr!N|$HhM>b!=AM?2Q{>pYtRVS4PN4tb+nYC!#;cOtM#;#q8M0f9(2OLX z2fa_|Xv&cQV8-p_{$icqrs- zDAcLgfo~(2H*{>1nEhP)s~O0rVVL zxx8i=5kBs`U9IvjN>N-g+*QP{#GF5zJ%yhc{4XWft1U2>V!|*LYSj$+AK>xXiZ&L;bGpsYb zVwkuxylDP{`4`L&SBFaQRB1;m=BJ(Je84md!qq;IVlcP&r=#xoL3%NSlx~}JcPgefHCoBJ$ z(~tkvM+`;#=RRY|xw&?1A9%)4ot+cwqS}vb3+~(9iZgXaP!j>!*6=)`3WJMr1LAC= zTW$n=kej@dx0Y*!{|(QxalV;y9j>3|{ z!Jm`CpCkB}Bw2LpE(xdGx4;0?| zG){S@B-V9X$Hwkf+zQr)d(dwdsxT0i@i(o$*yHg1Z^TgJ2=I0oO^BM-o6l01CEqvrJ6Bt1VwM@mg7gC93Q+pbL;@p(gg*KHft zb+xw3zIMC}RDC>^cPaCS98RHBapZ+Dx2})1Z<1eub|9-T5bjtHx=a-JGRTAv0T{>~ ziOafr%FAUreq7Zt%1D2YOuyce5eK4@8Lr+@@|HNk*>Q$fCa;;xko`Wy@r#a_@8-;u zbvg(8Yizl4uudB!oUQH{0#Zf1P@QimQg=s%47uN1Ea$;Fn6GjUkyC>DNQikZSdAPk zimZ=r0k1{xiaP>h2{hR#>R~Ir9-e zAou+Ogs8ar3Kl3hQ^6dDuaxV&IY`_T;yC6wgAj`WLhlPy`q3v-f68S~M%zA2r-j8e z&esUVxeY*ZZUc!gBppO#iSUQ2hJ|jZM&XwbLJ7{L7#>Fs49jmA*C~80A=aNne29c? z&}ruk5FS}A1b?H#m#J_<9{gj(5&n-fxP{oQ6A-Ld4Gdvx4iv8BA{tUKDq<=x#jsWY^?!}@|Yei?>l&=JTzm% zy#b_HJrmH6zuzhdARNyo+@cXc^3a{c&mC_B@vURGrtFWX!l24sVF3b;C=o%UlJ zte@%k8u*wF?X(};YKJBzTo-K3BI|g|XFi{@cdo6EK zhP)+^SEGf1Pe1Z(np<80lnTP1^4LCVd6$8YVOXx|df>sm6z%B8---;rJt%a2no04H z?*_%Ey=G#Kd7DN68802jW8K{sozcDLlR>k3AYdOKFs>|G4RC@kbMSa zGG0U>;siPA8nHOXy$bD^20HeYZoXawcAvA?eDf>AX+~u~XnlLp!kQ0lQ?>5(o-*euXR5H1W0Z^zdz`mM zs_)&neNy9$hR+--cPd3_qvU79V2j4oy zVc&J zp|i(1I%p$*@|NZ)yl=1!Y0OnvBQUd2rVp$6gQi&5=dOW>)b)?)qYhICtjBSwm{XhZ zTWRmV*`jLXY4G4)VPOBFxRe z5ynw7Fl$*+uT|!CtYM>=YwFA)v!s03oL4H=;>{ATGZqhFZT>fLTj)Hwd6wAu2rMme zCPeRxE{!q_EGi9ZJ4|v%B)j>=;LJYy8FS;qvNU~n#F%r;wFe+ImH*jB72}6tsBz7; zwbx#@y5XAD4NI@7ty^|kLyB_Ql^`s=^70Idn?(j9&u1WuYh0T)+`IwvF2h-R^%Wnh zz4|hvarrgZ8gsfUg3ItdMsQAd@V3^QJA#~2t^?X0G&Zfne6pSQ9&KDFklR|ZvI?rv zwhmV=cio1&#PM%6KIIVbW=ud^*LC9lW`V|9dob6+Vl8=EH^#(WKAkZ!V3!S;$7D&$ zy%qm>+L0}mb{3D_nwMf-`v#EAplB(!^KtJ-@ZU2B|JVaGk#rH(qXA*X*ff2gV8Azt zwv)6s>oF33OhQl)e9T?*oA@XC1lX*3fE+KF+1C&rrUx5$b8imIhq({`#A#h~??2*c z0td|6nU5N|D}b1fkP_t6-mEbwYu-%4PC=NcL*xoHj|re_!0(KEB*J8im%ASJ8H~ex zSlcu14V9Gb8AZi7C4G-2JB7MzUFRfqNJ*pp8)13oYV#v!t(>q5s^)4_GcqU|r__#( zFgN2eKO?q%#5+Q+!^tASry&2qu{O{#7wJ|?AYKk1nVoce&veXBx}f-qo|qNO0kNsVgj6!dl*s8$2L{krql~0 zS};qM+#7n+G>d0et%4ntdv3eE7Dt0qUJqI(43>nW(I{q|De{l8u{FDJ+4)6t!)eAs z_E~0eO|gAeu+Y9)nnG#vRol~7+SyAksSMw`@Zt-qpiWiT9^Bj{av-_*BibId_L5rd zY45IF%~PgwDGOj@=Y|_o-g3i~tzWctL;JdpjYc~bu(0ga!F8e(AH}fERBV5e;f1vK zdij+f3Dz%K6kJ$QT~QgV3RhkjuByBsSfW0eDh*y=d-WCbJJzr1Xm9UmpSN({8hk<4 z7Dd~AYiD<7*M?x#f(tIFthymMZ+%;A)5SOuN(0&J7Xa^xZd$(va4qO-W4A7t*BzVJ zUb&DItjP7ugIVp1ySvu*tc?XxNP_d0cL(Qn_q1PpL89UE@! ziC!EAX+zh%j^4J8SPxAZ0R64DlJ z-6#e8p(fMQU$|V{On*`GazOFE{%A`b;wAB|bGc9!2&lZ_Ml8$XOFe$Qmx{AvgIJU8 zu1t~K#ZDT1Nea|O^uK&ZOtz}-Ju%(NvXNv<$*xg5wwQV!Y_28(vc;y|4F6qOcl++~ zZui`4--o@jPk!%P-+b{OzVY`jV49rP+p}fAEKk|d_-J0PJ5I*u#`(-vTsyY@?tMD9 zAA1D)A?}rVX#U+Te^B`O>DQF=J*ZSSAx$m^8~;=H>CpLzcV(ehEy8o^oq2$z+#j=V zM|s`d6XQR}ohYuRN z6$8tNDQZP3gl!b25Ior#p=o!*?PyoR?Pxc`?d%V<>rm!qM|^WL@Cu7O#6AjhIf4|TnCQjU8V!<}6@dhXs3!zj8(*(Bqh>W3UCxy89g zMdOU0IAoW)x>Ry)$1p82{d(Na9KxwDc(}6Y%yR-g3QJ3>dxTGq@h;XToqM-}H@U^T zI)=B1bcnYogOLfDt+x9`JlsxAYQBb63 zv0P6lJ%@bYpGkknV^4kVHEi=hM`j9nA5-}Py(ouv4jjT&Y9IVMsTcKLL;Cgjo|O=I zFCf!>2VtpU^bsOm;=NEw;#j)!C@As?c&@^IgxF*jc%9m(2AoDZAbWl*Vu&8ks#W{c zpd(7*kE}ARpxU1XM3Mx3wSpalIMx(X_^pKKj<+cM9>Q#8R{(N%EBZb{EHXc#@P0zP z+!qvlkuajZmqxhn6Zhi&Jwo6kgjiepEg=fI7mYu^6Bg;cSd|;_7tkN^2Niz_A>s)W zB7VLPhK~>;9gT#LgCZusqnpoh=0GrpCp7HFDU#)LZtV&!hc2xz1aCvo=55T$DK1s z>%h|w0Gy#89fwKuBx(Z3 z25)z#C_YO*eY7LLXg-~uISLZNPag_pkkxodP(`VsfT(%x4a)HdnG00=SP(SLa_2U^4x4hSYG{9dwt>5endEx1@@1{JK2Q9BY zLtYRCB&dZcKBAXq$csXrE`Q8#EpJVRya?oNrvT-&et(uBuMhHAhNvGNlkzzKX8E!4 zqk9qZv<%|b_^iV*9el6a>2&bR zBzHM@1DO#76Z3_`2l6pL&QbEJ@Jx3Mc%yt2{}~s5Wr`0#xF9l;;kDE8UYsGX1bkXH zd9}QoGx)9pABH(er}@ODG^koe5BPLkWY&C#GUWAw57Vlo(|r8)m(SYugOBI0w9}8@ z2cJ9t{1}ssf{FPz2S1&EzsQjHHF*5H76z#0B{KN_4r9~kIDDrv;!Pl4U4Khl@lJr= zS~kU;hsHKGjy!%#>`uoDRJNnwV>-(4)9IL%A@32$lOI2V2~Nj#c80tFCR8inPkHQH zw7gO!FAN%8J_-xJ3)hbF_*;;{_gyr~eVR$}kgqmFzZDo`7igv6&v@xB&d{#~`t1Xq z`cW6H-<9CQUoy+0Xq+#Ezjj(Qp-XLJANY>q-7Nr}eI(@t@M9iBUedLoag_HUNs^X_ zp??}53;mzD0%|@EuH?CR-q43T#XsPF@e8XL$Se9j#2tMJ^a*guvtZ>Y30dMBoxagX_HRdm&Z&{C0dqe?lnk0X{r!A0gP8OL zbxaA|;Wh1w=~qr)ZWa~A%6rZ7+_({%+8BzJi!(?J5x@ztggDbAZ}X}Kmls^sg2O0z zSA4NeSR-`#;Tg^!1w>wW1W&L&a)_s?`~&`Gf1`8pc29 z5+XcMI4@_*vRF{pfrihLw-T^}m(z1l#6458x)ci@57%kT_sGIpVea+53x4w?2`ITF z@X`E7{ujJ^z5KMu`~nFz_<^H>U;_z_f^ddQKKUo`Pz5q@3R#b|P+R`yI=$ITjrjw2tKsQr@ZX zaj3)OYhc#?kskv~1H!5$Xp_yb`s(;Mc*$WLZMnGQDSWwnDZVy9WXkUgI74#9)$>Em z{J^=l!rr(f?ZTgbG|kXe7liHZ3Og^DcF5!~t^&#tpF-OOLEOv}w$ERJJ8^=cP`IkN z%wADZFD^D(XyA68`TQsDJ_=V_lU%W%G|i%mFG)La^B#`D;8e@(!f@!4qPbX+N$I-N zGN)d8UD^?tM=djdnV_WFL3}vX)`4SntGi(3IEGUO>JUoi*Fy>ypAY?!nLa-iD>gb( zh}zxw-|wRTfB7!jmG7~xbvQh^4ks;>-J;%UT6*Dt>sV)1kLKM{Id4-8Ybzb4fAWze zITv)FFLBQ`*%IN*#b25q%k#KfDYi_wA4T4?a+SPi#T||1Q_zQ=WL@*$e8EdMk4>{4;T#`;v`k zF+PDurk(8yzq!9pdWrv(yDI}fl!1Q>IK#93;aQ5GXZUl?Nju8px0Bit=U$3-#2bK< z#P*8c&~vRvJNj?Rz-h}`JNiGFfgjGmU(UdPoq>BekcAwUT%O&a%`D}Sl=3p^71@aEMh!FTyDXqzOELV=|pj!Q->2@ZVQh# zTrYv$csZzY%NwtUO?@;j$7id1x*&9eOu+cJG>mr_g3b#Oh3k-m8rhv;9LU@gcVVo> zEyptHQlFUY$yaae)x*YA^5lo(u9T;8NPLc-;#4PRT^W%)w(8ynVt9TavKj*l`RTbh zi{Z|>@dh&)k%?`vao)yFU7Z{ByGW@fj|s2FVVd=w8}PRD%7HslbuMT8(USB;Uxzhu zG{)?KaoKIt40SP(|sLZia=n~*&jA(o`14RS&pJUCC$=MmzgFSfJfLsl6Ugf}Vt zDnbYm>4*Os;!tM2^6w@LVBJpP+X%5v_E!q$8Upvi_bL2KgkGg@x$I+zi}ZjmNPmPE z`2)QWrI0W5L%b2<&<9BtdIAV}9tHh`kR$Q|5UL4z905?ShzD{-{sIO`2a|X&fFfSR zgRB(k6!9ZIQ62$>9uTsG{(wAWJXynHAIlXmyA2zwA&cvm6n8{sn z)oUhk)n;elt5f}F%7=FlWp<+O-Emh&|L-0(s*P}H`a~ORE1dPy?KB_j5uf#piF}PN zMz$MttaqqxqJ1H*zvnK&GkN&)>JnEw5b>Z19 z?^)pN3$)YnZU(_EZzts8PspQQTHa^z?3VWm@OAiUM?Sg-@pH@D4`D5!Q9t&nT3$b% z-SQ$p(5xh#*6%4$-17YBfV6(O@YC|Rxa*d8Es$_hn&cz;ZT#Hw3LuYs)Q@vRE$^3j zcFWraq!={q$Vc~c{M_;yAuk9TPG10yzogU8+@t<5e9On-a|_h^tsaL@$HmC?^X=pCMUvX3-p6Ob$1v!Mgkw5% zTqMwszpvmQp>{6<>DLIL_T!yE?)>XR{vCur^N+Jxoqyi|pAG}E!Ff+BAC%L6$1?c1 z=ekle0ct+lI&;Sx#>;AiKjY;rS;q_GwaG9b8&!CLe8_AH@3weEDqP*GoX?g#i zA@38A$9tBv(~rN;ke7hG2$(3Z5I-$X@5$@B^Bs76OjkzmQ67KVR-5JvWl8K?9WIq=_p2Ne9u9@OUB_7b0(Z*lRKTRz0PVphr^Yw{|gslm$R~R z(W07~AlwJrb#B-qax%HsIo+COecLzhmv7acGgLS_+Y?;y9ske#{soU6@;Q^7X-=V& z-z0Y;`<&7KB4wTVomnsWOP%d+95wu7euI0Bw0>+Vo6I%+k&`3ck(2R_JL__X3Y>sr z9fYllEwJGn`Mug>ocGJ$E&s-q)zOL0Sx&!Wl-CZ|MGMR7;$OeADth3V{OC+rb6Dh* zI17&NbH06tKVdEoVy`hG_8`4uxjDbO!#kF5O59g;mE##J6nZ@ImyadR4;!IviFx5C z?%0;73g?x7Y6#bhfl?i&UFU6yitx6?eEh=rRfb$YW#KmRV-L>Y1Arw?H?7J1;jv-$cltkND@l9)Gy$o6#vzqwI^r>q}pY z-+ZrG{%ZX3&B4;|9~(&Y8JkO9di9?Y+roX-JL|rC?BT?^aDH@UmhY8^5(~riqo%zL z@M|OIIr|)6!aRrR42yIYBnr#DW3x?(`HE60E?YN{xGv0;2FjL?8g|K0plDm76zM6$ zuN=R*;mOYOQ}4w78N02u$DX+V)vRT&OdYi*<jNnJj7ri2K>Uu@g9x-Xm*}e z8X0}L4?Y2_y1KzAd?sNW-+m}|*-=n^C+@Tk)vX@xzQa>)4ZVU=P(SLiUjXzhJUQaK zx4!q#%+DAP*6n%O2rVCtP(JceloQGi*9!TQ;*@TLb{+c5y8L65^32qn3&I17`IP5b9k;^O&bH_TjCnKm$tf_T6}w z*B+afdw9OEPm9-W|N2{zsShMP;jh2d2j~sY4jCt2Hto?Y-_qMFYrmJ(@rt?l zhlk!Pe=E+?_i9$%kSu$aD0>elZU_$~u5B^OuN;0j(T-GCg|m{ev>+C5dG@PYd+pK9 z;9n4aUOin9_MM8=Kl-+D^)+>&#%pR>!;B)1qayB9Ai>)@JaADp{5$G#f=TTBgC`izr!z z^4x;2>E)=o_~n*!29LZ^BhD|tin_~5oAqW%{?PJMceY5|KW@7>HcmEdsk4R)cp5^T zYnVDPv1wVMY&|_rZ~rpXY{qGZLM?Xa(LQ&ZNgFk6AKy{$-ajy@c}DM@b!R~$Pen|P z=Ze!2lj24ZQzGr_883DSC)mLgE(K z??JmCyX3g;DViPXYvmoNyYPqKOn6opA^U*tC$_+%{z%*`w8iO{_F%N0@y}~2bS!c9 z#V9#8-0au~tX+*tU!&w78dqQLe;lS&uh%^6oMKh<|tmrsa$0-|kP?krz76>g;n~7}0v)Ey@~(BnD5j zbPr5wqWvRtzfav`u)W`>^0>S=6uY^%Eq3$vwmze%I@w=ZxYfY@?x#1O6TQFg!U3<7 z>tw}!MN^kDUkq3w;#r}|O}@gY$dCQ~A;&y`?TR4%c|XCw#^p&OUy+HvlT@=%QjU-C z28AC9U3J+A58QR|fj3|U84~3^3kRWVrwHf1&A{u_3}!*6&>($feJOFg&;>FtLyzuq zo|3?T$FbvH*oiWNfg`3PEiCy5&E}ac(hd{ZQFmxTN|aORIb@dP4w;Q2C4x2^QuOT) z(SF|MkUQvWni|80DE^``Gsi+4H$_zbmhiq0JsR8UF6CJ$v&c zM~z)(_2L$zDCEdCFw1#vB>P>n)mP-Hl=aF#X8Mhiuc7sl^=rTGvsvp=2GLe7zvtk6 zj|}{C<~5G@fJfC`pGcKgw1Z~U>wK->Tx6c8HJ6H%%xRM0nUWt3 z_cP7@a-{j*Q;*j9kHLnS3|A<_e{aP9uIDX#%rgNa#uF1vYp4An-%|FNnQiW{_ZTI| z<1?JnSv8`yFN;n&$N#Q%((|r=yMN4M`YtMM$T~4WjHSz?-ks*+#VxW`y~Z(jd(;Tu z=j=&K@8$uYC_lNX&GSD~>L9N~i81FG!C9F_vMYzB-#$4ayXe~lk$WufcaDfI{GL0RcC+yt|lhS3rP`Yjl zB_)VAAlfcS7ik;%L*uCVBjRA+5Kw)?@>APdWzE^qFH_!-@JxuDoLN_jRzRf2HJ{4t zAJ`U6PS%y-{>Zp3&`O*frKEr>{gNX45t+MeHr;Jrc)%#U>mW*w(85@6j=2*a*5Pg2kYonYl{&Za;&em{r;NF8q=z)Yk{6Jzt*z=SXGK(Kb zM$VvfE3>4u48!Q3YsW+rBS=c~dV<&2nF@p6tBIGVQh%bLEg-*||nVpgFZgG5wM zU`NZ*Zk%2stdiLSxz4Qk3^AIW9X~rc_89G-G*^t#uErSc>V{L{wyE{?eP*aWX2+10 zTl9@jxyNz0Qprz;BPXqh@3jyK*qCam#;K`dT*Nnk)=<^UHtEWR~qNK zYQ5C1EQ)v8ZItH*Q7x`F>JsMVa#+IqJ=B@~e4M zBlx{74XzLzbMakcrUWP3Z}A3)x(D)`*bhaWfXad!7Bra;E+E+u+w+GmJ;yj7YfQ#r z)LAQTUSQ38KE4ufjw@8Zxa{1Q3Znj&ol(^Ih!HLrGK2nGjzwSWE9mrZ$qCyhBKFR# zf}zl;ZRc+KS|WGf*Ajt!1w)?dyfHJcpz<(E=!wN&9q~BG%jU1*p0clq{N%daj}r%x z*6q%xo!yQx=Q^w-9d4Cn*C=sBDpNV>b9xWUe1qZ1Xr;5I&MP#1JsvrEmQ#4VDEgJU zqRzs2-DSCZN`~sNPM7bU(NgNjRzG)7Vdso!X~POpGxS)B)B=>&6II*mYKEp`Y#>+V za;iKh>O7BT%^WHowLP8%X5~Myo;kl!?`bN^aiD2Jr6*a6_jBgZHz8Et7wX-*u`OD3 zZ+(lkW~K`Lz#Y`v;CPewFVmMt!{CT`F+ld zswQXMTOU1tOIwREHoco2O) z+UdVm^+LC6S*l&TtImE^wh~^fx|XTYm@c7m43C^6%;lDWD-Ssv6dYyV`dJInFGbNz*m@mXrF`Gnrk#=OAlie6h;2|cA{=yI&7=rt5q zdyD%Sz0S7|PD_~0!MPM_#Dey|3qmvjFn^m1m^q_UsHy}<

%p+u*-~by18HWr&yP9X&E?j;lM=9=<|^#efwgh-;28(Q(W$rJuxuJnT~gC6a^Z6 zd*$lV(LoDuY9hZJdT$4wE1e1AxdqRq%0hM+&xQCpOMm&4I3n9{?$Z?E$36CX{KC+N z0|&-@hX%*0`HbhBw<^iVt6S8F-=Z`O$1_c-~-FKphu{i#GjaA8wH^s4Bd z+r2vi(FYPU!dXw)&+B~CYbLoUJ;uYFsXdS!XK_xiXR*Ghe9A4<<-{oY$uRB(6=C!^ z$0&JKgmR5Ri1JyW>~+4JIvRlaS=3S~cNRul|RdD*IXE1q>g>tmFBd6=vA zHd^u2J)xf+$=PF;o5NQ58zbHWZ-_RSXCknrXP{*Ddm5P!d`nz~wHoypLHdvX{t(p2 z%-0%}zy5c&jCoKWmS*d>$Xd!T=#neYqAXzB5#z{-Xt6wnmgQfGnS^E3yY`ox?FH5IqALPxs5K-RJl*7SY+(ot|03+&wO7jIC1uayoK_M*9h8Ivv8dV6&SR|SDpCM zQ|K%bSL8>2$nso6UPto!2XS*iEcHz&<$qVm*RwK@T6^5bKK~JSpFjSbQl$-L`@(^M zgBsjBb@a!RCOT7w``_NWdD8F%k;fA-Pt2OS3u!m)P|SSXE5CU~PO@%9&*i((>jTv3 zBB2wXz9*h|Pe5)kSCpoL!BEt!_74T|mSO{Ui?Nrzf14On870>aZ$rPpbrQC1+tohspbx;x$Ts4HF=iuN0!NMhT?lSE4W{oauIAZ}AAURLi}fH8=Og|{Ww44ZrGmOhN| zJh{>Uox^PXV6zP;C=+ z;>ri#kNLiOa3lgv(%$KXSRJB-Y^;=i*fjvo&;J&y?Yo`Dy@Ahrocl3zy?*dnkvlB2 zSH{hd=^Sia9HV5pfBK~GeX{vL5m4ql!( zPs}yF&dNc#()&ua6dHy3$$I=k z99;g#PWbIrbyd!)+UZH3zm0p6F+Dwev&eyG`;51~*w-nZ{|e7L`pmh;=uh!i)&Fh;yBlwzzw+A;+Ix0hw)dsSlui>)_`O>Y_R>>po_1tyKn_ME6VV=;YBYsiB-I<>ww+han$X8{$~`#E6}mR8?gz>d+^KQ5?W|!* z9^!~a&!0quMUx#jo;6?{Fh@<(N|>|c{+6E6;~Y&OI|rv|0_K50p~0~}ZbqVg56t$9 z%*W*jR@vbY;~tI{+_En%Dm z7}v=jB}-Z}5ozPNn(gad2k&(9{`yCWC4Ki}98TQTF@zCZiE6 zWnUSyCQaQlWp~}u{CJ%xE4C9Ej5G&!&uED>PsV?dn@)jR#k|C6ob$7hixj8W+1*j< zT-apqCm-wFbr^3fD>_@~XokvLp6I(PQN8c3MAgA17$@SanlU+HmLCvuy<>9?U(q0H z@_EBcMF`gF;^AXBk#uw0F`SQj0{{Kt6ZoGSE^lAhKfm8Q)@T@^XX?)S;fD63%fwxg5=YZ%(NjII~pzXG!0SHnwIJoxi?~Cp9i(A-o~EF)|e+8Y%%7Z95#aJxFN&e$oZv+XF+u| z*wA-qR%~Z%UXGD-EOtZ82x87I;@do6oEK<*AYmJ*Kabn{?ME2K`kYx@rcL-3Mo(w0j=B)43OG@rBLQLhg=xu>NX&-aP-dmMv;$d5X_{l3iz5JzY{kJfj^(HBx<%%>mT)51W##ULY~N(e zK4>#BLmQvH{M0?kxFnwizDXH;7WlT0!#6pD&jY@D$Kjjm;?p^dl2yo`%rVRHAT3s* zP8l&f>6e4|VX9PPlnp;|E^Ekge0a`EhS~j`{njZLvHX{a=5ksQDV~A_vPC4^KYkFRvQ*9^3kiue=iTWHaJFGQE86@VVu4 zhV#mQiyfTz!u})AU^bnPQPkb#`NNNtPZ@T~e+i#C;6+|yA3PT!rvv(jpLzTK%|C?S z`NHo!{6~pvftEq?{syulC*Q<>^!KES_Jno%yk%R^eoc3FI+MP$^I+~%lm33vcP9P) zLvKtn0t@cK|4HAmk~G`63n$h@zQ1SS%-HhLb90uDdUM$7dxr?p5=ebXw95F)^$Fi(iHMTHHevW>>9ktsr~KBN-0^!j`d_U z)5Lv}qQ?z7`67>uhZj4~qYwLO&)Xw8#rm`sk|%sX z_nI;HieVdbfqVLl;+u{KF!QLGn?0O6_jmEjo32j4&e5o4*8#pca#yszc>tx#7r!P^ zi1D`Hst0_1WB|MCx$&de`I}UO*#()(8JTPLHzZ4G&?dnH^Lc58_>$guGH9a#>OA3S5 za2@7(PmdJgKXvqrmfwF^*1-Shmvc#Z&t)L(EUw&{FwUEJoZk{;sW>eAJ0rd&*sH}3 zfid@A;^E|cUgs^xT3ySB6BUt%5AJl{jh_2?vl_edxMB2NQEud%D$@Th%FVl}a?^al z@rQpuFKm|khZ;tWYdP)-t5USpsX1&sB1@56S>eufWb{jYEGfoe`*Ab)-9+v|Vh<;( z0`{I=b>3l_!glr#?=5R;RAmk)hI!7Sd8IRr<>ar7N9wVLgqVY7*$JF2uL{W7-OooF z)!d9@8C^2HV}&`CC%@OIG5E|8m2v*-Yuef#T@z~KR~p5!Q2WR|kQKCdsqxh+v>2-} zzG|!gRkrsXJA`#xPm}`&8nzPm6-g_X<{G1rCbJZaE9=4(e$){RXgKlw+ z`C(mfxxh2`?YN1x;-G`|Vyul%=w+*v>&!kzJ}E)OtqrmURz4-G@@OI{SLFcJ6q)08tglM&WF)sx#QU_>w;Zz z_OTzo;TyI5dHIDnC3EDBSOl_%&it%e^yD~`eb~{rBFR2X?jEAWN}eRy*WY$-PI=C; zhEsjldRp9jqFmX1Y^>P+i*he~S2VoI(RhTdSUfhW-VfKAu+HK5lk(ngHh8Hse^Kk?=0rvcOHJ{<5z-TX*g9|_%8Hbl^nryN7|a> z*k>7_Jj#waD^3J;`g7yb(X7YRVzh4aQK@qI>vgU_{Egl#57TdYQ*QFhjKDLwMRI4|gS5%Kn|j|)CoKtUFCE(B?uA1rd=h)_Ngrf}tN zVSpvVQZD?Hxb%;}bfN*NN%={f{#=A2l+VOd@iQF!u|SpPZ)yGL565INYN|n2o-d#m z**I6`_m=z)ocr5!#rT!r$M59B_&to@F8n@+-~Ykyi}=w|mSI}9$Lpggu^7cTD4XAb zSKzk-KiZ+I#TT{rU@7cQSh2`6=bFzOuNn`VUpGA{ursZd*4<{mS!Qpu{Z^e-<2mSA zYTaiIc^vP3)=QS-ea)-Goryo!ZnLlT`LhC^ZJwCFCHpg;eD5c-Kb4d3ea!o*oaZL! z_;fs4z7D7P3w(d?+n*cA`=RgiSr_NMH0kqMxA|Y1^w4CF85DZ@t%%Ss*KSXXufX?$ z2p9DGvyTUkPASeV$@#Y_1=C7$8YdJ?i=9=d^5FpmFH;?g6%X zUFUjSc)fNFbZ(6ib|IE_TqU)>V|8mAMHuwhxE=v+kpOpNcWvU;pWViqwhfT58bCj` z_jIl|T47qT4IbS+9UF|cO&eEt^h7&0B72~JYp?KiD=+nQsn3vx%81oH>${L;>v6G| z!3;n)8MKt7Gw9Y0?HgBjb{Ne3_KtN%S5ItX>ur1=A``@m!7Cv&HX<2RStJF|ZBbkZ z+nz*)ZK))-P9+(98`f-O4igF)#1U5-E_7xD^wbe-=<4k5NMcNQjeqpiEu*s#8|#|4Ko|NTG#V7Gvl?%s)fTHIIrM1O72{k)Oi~F z0xzQKYG?iKY&3z_^F)zo!OgwaKj(u|At*hdf^sWCk)W_S1?3Smx28u>R!Yj>qY*aW zoDM|G$w%{QJ|!sMkUU?YaNbp;S zna0-D(W*TD5BWz^%qm0mjz{+2$gk$p}ynd$zIQT^woSb>ug9j`-PWy zKYMc~BE!rBf+8!_rKqXif9J>tPLQ6=H+&Z`KktTwyC~`o!7sCVLJ_O>T0!YU5OePq z5OVpi1n3HqV);h)Jmx?RBy_Oonu7mY!Joxzb<8*U@r|@5yEp6qvdI0)O}U1#{9I6^ zo>nU>>5GD*65h$Ic;3zP1=i>zf+Ampbsyyn2#U-B>rTFir(8V#iidJ;Q>r)fFo1Qw(*7ph$h}LWU|A z6a-@d`&;HlzMupp=@SE-*xy*xox)P#-BjJB z5~9kynzpwxEOQE@pB$FCg32tGkRmVBD^WlvFC1$R>oqVOG7*IHHEUutckW#3yb})j zH=FyJaLBu?;Ekb>o}Z((&ZQEdCyt#x0YO zSzgFXEa6lMDe*$?qrxYI(>a0q87m>&EDO2+j*uxK<3h`sDJ->tdue!wO2|eLj{T4|8Z04R zSB)LQ1mEM(Y#tJs-t9=(xjEfQxf}zVbEU9864q}}q`ueT57Lz-oU<+6^jt{YZW1xC zNU;pI(U}rbE)io*)Jdy^cpB)rncZZ$gm~j;&kAa(ArunJX8}$L#fqh(=+03RvPe?y z`5r?`B*e?T=l?L)Bng3KKt(;g{mqc48%Scx6aKKu`vxW}Gd3Ov+@6 zog-p#hHWiGKr}}bJ~k8*&MFb}a_oIM&2niUr{|IER!c%D#D2^{evX7_2gznb&yo-% zPciHIRI8;JZ zV=WBn6_&Y=qTgUlQTJ_Y?=NUPFZXtOPGc|rwXih$t00{160+XQq7SQlO-Ls7ckDG+ z^>*B~>FvZErhKxnMoT)ex0%k-5;9*xQm>-$FbJ1$(n%NAOkwqT zpV2=-KE^DfsTO8Esp?!;)W*=p?_TI)i-r_pF*HL?$Tqm|a`$&h#%oUlQUn0I!FCmM) z5W0p=MJS}t2@Lra^1@qw$llpn0Hf&f6w=y`K(;&TDl|7H6#DvDkKcpO4Gf_bw@wF-+OHPC`%u=E_ma87Cp! z4Aa?~_7S@;*Vdl<;B38^h2=V%8A)bi9Fuw`)jr&D(mlt++n>y+DoAZKejQ{^RXvbFytrjCmp-Pt-|E^ChKTzs6ZbR?w_87dJ@>}Lk-kEZ42 z^{vAo)0c_TFWZ8T)6v89`$lF%zk~ze3(2($x^lKIWt2<=oq)jG8RZwQ>Cb7E7t4o| za6QGV3?FCf)hr2DSK~m6LVhvG^!HTe*CoT(!)S>@x3ULyfd=rZx3;(GcZ66!x{Jtk zbC{H#3f03qDC)}T=#rgIl==xnQ}UfovJNb-$1qbkkg?1ARG?a^!9i0!;%NMyNzy-x zs#m@VpI{|f_V&XVC(X`@+4RYGtXK@~%gj%3et4jl`F_dVpxk^dSP90zen~6i>$pFPV?lY4c>|NrIlp_2ci;aG$0H@uJVb z%MZ6{zy5PQv7o%iDZN>7t>P|4Pp`&ISNaUaRz*KOb|PMWc@iEe9zSpWa`{-U{ErkL zQY=&4s5n%SLjfr)OhdEw>%+(|&$FZI{Om_vsW%AHJS_^!2q} z<$U|zr!*Z`Ui2GzE%hMiw~LgXujr>cSLuX>Pb*!bSZ?v#Ej~%kO{_m0{>bLv-Gx(* znwU#uhhEp3bCJ`o?5V+B5I@$oO(6zf6$L-;&`k3VkVR(z^BFb5xB zZ@3l5X*X~WKHIf_;Z`ocesp_z&GJC%$XnkISYKX69{k_=SM{(<(I3y)j=awBz_cp* z_IHBPixh2p^v4e$eS7>!<=O7M{BdWaM+SCyuF^i=$G#fw<0Pg1ejD$G9;e}J6*Coc z6&EY6SM?^y4z~kPhOWdx$d_M-5MKPdj&J z#rU~LB<3_^Pg>^IM9(h%mFu_%*}XWnbNr3eIZuo z-h1ZkL}^xbX<_M<5$=BZLvv6Vc@^0wyN|^4XBLii*W{n%-mp0T*ooH` z6i<{Rl_hV7c_)~$a*Q}=VosQ zJZ8>y7Zthb`LRLxYTG|n`sSX_h+%~lQ?qBzSr9$M`I8KXM@=74gaf#e^4H=VXZ%_+ z8L%B^J(szk_m4-!Zgibd6@_yO3L9}EbwvJ)R442B5mJ+))H(IVQ;)}iUdiPCp5{y& zGIGqwf`ZbDtW{7Ye!7|DUfkDl`{lc*&UX97-BaW4pdz=a$Q=|faNj~>?Krz=K^E1L zH$G8cGWYn3@%1xjxTi_$yM2n>gY(Cij&ygPT~v_u6vSM2T+zfa<8!7n%ANe)z9a+3Tn`;rT2NY0P|(2gge!k_hBNTUctN(?zua9_)Nt9lA4DQQo#Et9s>mum zuXvH$Q50dlmEr6^EIuN;ps+N1Tts!72RZ{InOwzySV#-sAi#>WaS%2rE5$1+g&pq7 z{78DgX7sQUuZQf2u4T6lvSjZbWHtBwcEA_RxxyV>1m%@pwyvzAAo(}eD^%(y_IL6z z5af?4D4aNF;qa{N%cc~Ujz7G#)UAn6ixlufNKSGOI@fKOefgB(IcOQ|A=0<}+9^{y zO4nr#FK}DhZ!3+Zgwo!0fK~1*4sePlx|!#?)l4EQ``S57B^T{9r_@~$@3sHJ*O1VZ zi0M6IC-Un9ocM&&#KO!4>(`aJD~lq9yy!qD-%ZOebx(@BhsNC#<8E$IW}+AxuqA(f zpjEiX{HWKR9e3ZsFV43C|I2g}{UJO0z5}Jp7A&Z*9}_W@FAj9#IWV{N>*lztquutJ z!B#u|e6TZe2>vB1E?ajTrNb8T(O@Tk25fzzyQb)nf`Yji!pCLjOiN6`&8VzGSeTm@ zKR!3Rte)MkBR`fFYKxy7gmI(D?Gtxb#S=B-7E>FyC>c@7#KZnY2n3$89y%J`I zQ7v5LD~CCS!{T#t+`;)Bg_+swrwtu9a*R7{wtMvK+~Ebq!!r|83fOG>D=!P!-MyHw>95QFRw?cE2qfZmx_52)|Z=)zh$L) zS*0DN#qNIP?wZ+C-DTzQ1tKNelIe`d8a^ziG@DI0JSz*fi-9s+_??-~_?)3*+}?4F z_KEdVC?ySe4cm^MLP}~W$C234?y9_kE70t{1$b+GP83SWVbZkRu@AbV9}%ECErYt($6;Gh+*#U4B0 z(zug9?$B`s*<~GLB1wOFfRlqf>mz~Z9O$@93#6}I009_?gjW-lBvvUGuaT--gdz0A$dcTb7KHii|sOX6;3eCh(XTzr+D zq278^oc3H+A5q}l$R%eehP|x%v5{QfN_FA|M;1(}udgr8O~m?!652k{DH%6z`sGVG z3l?C?tjZr(f`ypfh9|k#AcJWg!(;WR1zCA;e&}$89jKq| z?+hHCHL^4kczsua?{VM{C;nshXZQ?-*;9uVx(kZjWAjUgV;UP?Fy4LJw7Wk)yXaa> zc2hg9MbA7q-<_22-g$OBtN8dVcVN6UQQ}s&7w1J%ykV&0j2JO3GJM@T)HyIx$=w_S z!sXaB%nEpZxHIywk&RQw7DggIN&~20Ur`1hEYdU|cHcCQ45DpROpU1Lmi-yHpfEBl z?CL7;!%VAae;Dpyc#OjtjYNJPMT0X^G^!xGv8!&imz}0GyCZ5+@1~)3M~oe@(Cvc_ zK6=I7*H*=W`R-fjwc$?qtHDmzyoK4A0pTJD=_X&g3o=~ zx;ZNog)7~qMQ#FfJ;nq&98=d9mnG)FAE}7CIT!YEiVndHfc{r7qOi1VM!|wo^aM-@ zv-7fKq$3{Bt*qaO7w7Of} zS?9W=&UH^Na`$g{zc{PN{mYp}5ygHo(ixZ)>1h8L>7XtZ!?TK|!DwPmYH>-V%WoWI z>FUN&=p5mN&E2-d{dT}Dhd3iDrbKM^9tKrJf*wA^$*zc$?}6Gvn( zm{ROMY4US0kOy!_h1pqoQ|4wC&n(8%poy{^OpS9i7@YKM=5vzV6?vFuk+dH9l;saF*N6It0uWS16~HAZrHehhRN z_KiNZ11`*!32ef+#27sK@TZjUxc}x@rzq!8EP3k3XBCXgEUu_1Q!=?|Tg zey4NLe;>-pE>iCQ=^XS$=b&#o2dx|1DXj|`l!)l_(y^8fuCxPwW(RCzK-hWsg)Onu z4!F$@xVv-V9<*h4kL^N_Pj!y?Ydhl0T}Ax8Ewv-paR)k)-tkDTlkNVYuE^baP;{Dp zCf6Ah_3&QIbp}p|XyK7jPPRTfO&#rycz}cN&^kOi-VV3TO}}~a%&FsMxYb2iIz)QZ zbA22x{NZ`^o-Kdl^}`FUoZjdjROc>7#5flEcvg(rZ808Fg?2lsfmhljU%w=t1nn7 zqkevB_R=W{w|~(b_oUfa-A;3dM4hBh`mv7}jpDkvd6PRJ-+ju|xsRTG?m~CMZ1)6t zfSFp9y2#C#O=hJxnIM1CaA0Of8;Tj9M)mkylW#pcqfo zD^SGQGP4dWDs3uj$SY{b%fgl8u8vR295K=T@vyl2=OuOH%T7LQWOnJ4(u$==6wWC- zPYYaJ4~3)`l|`ET(@gjRBZm}b&&fXS+L5cKs`ARFPL1gOGgwBpH><`|>D0y00vP_r z=0rTmCq_6U$BZA9m{5^bv2-bC{`R67kv86lnE+K;u*@Br@77?My?;JDfQjD2hKchc zvafeC(D!mVIgG5xo{~5O5BA;W{L;hR-qGhF=j5pj9!AyCH4ghyKlwK1EqQ2^BCjzP zmBOcul5y2v!S{vSWe7|w8i!LPBtD(;4x2bA`#)-nvWgfR>wz6>%>zh6fT&6 z#x1VTUP{NQPkv;$eIwr)LEkUC0PDA%Bm&Jt?iZa8vQDW)Kp3+lf-N89jz-W@e;oG z+B;sdu3D3fNRjGlzFHj=MBd-WyZS5eGIwnrm?M>Z}dYUD{7ioRW{YGsBdqO1gP1zn#z`rC3q3t3lgoh zv^F-kHnw92gvzSwma5jO<=71XEy293Ee(Rou&nK?E4|mcgV5Hhn#N|dKwEQ1E81;& z)rzY6+U2YT_dD(pKHt zxTID&O&ygeI^Ml+Z(8XUU+Tv9^YLzeM=kaj2$J{OsEf9hoM1VtnyMw&WE7UDwRUA= zTVwNz%ElFS%}G}Gl}>Iiz^tX7pkT7i0h$8}lh^X0No?XE z{FW-T`f5~8C{;pr)rx8;wNs0FyFoAtime+)czZ4cS*hBwPed0s2U+M4DutP1YYOhR z5JXHGco!W*Ugt-TYp=o<80Z3MxoAvoflx~gVmArI_wp7I)?Lg^sFoGYvH=4&9f0O) z+gCNWE(@pBR9lVCf>c(lsFH9tP^S$&fKkg3>A_dTM^IHHAyDs6Nz;p&E3 zG`%p`h8tx#~vcG6+@7D_g1;0wz0ke!)LNf1!HGbi$ChLLh(`)<^wa8 zeJRj9?X8WnM+kI<>ID*7l4yH>k0Nl}jG)NgfCzOb$H^qKwRSm%weDIFqh8e#G;r5( z*$`;4#!%C?jBBBB*Ed&ov?Md3V8lj3t%NWR|h#5vJ{r)6row)HR#6vLQ2JJlQ}bStxEd z0;P&=HA3r2&i80L*$+i+DH*Y;am6y|w1%6Ju=1e-=$0RWN~9tf+N-Nz;+QO|+2b+f zg_JI3uCA)AgSqMylFUl&MdqNkNaJ|NZbv+yN&N$1jsNW;fKXu3WOFonwIbB%;^am6-q9Dlz}nG=<%P?ltWB zI-IsNGx|4ewb)jtv3(648`*k@ljbUf+FEXCMknTWJ<*b)Ye%Oo>S8%6Ci}%iD-}^0 zhH`Y2<`qqAINq$lNKotbqwsD?L43PS;D(@_?G3HX9rX<@9q^4f^4C>WTU|pY4w>^X zZ!|WCdMZsI(kIcRZObtB!;`6MM`E5=$W5F?)zNBuE?ie#sJfFEB^9!USolkUry(gz z=VY0vKUleEF2M+j-Hw9!6f=WmE-lMLlbAndh4yy})X2m|B^Yn(>%(S)wrH)bsu4So z8K}CJJ3|FATUu)|Bzb*087lqAbHPGIO3r&r!hN5@UG_%L-A1SOT&r%UwqS;lEtJAT zL})aqfj0#ok@^l5pLvHX-i;ga9U}frf-!A*$8yh0rS-O9+b>SoNySjno&8vr0*ZwD z-iog0`{bPIgBdPVlj^1pI5pUl%Cg$7mjO)MGxVgV&BW|U)|*n3B@HywWiOF65B51tK`_kC_F4Nu5e;}v^uzB;tQvpFsGn)`I6e2n%bJYNqI})J5@KteUCam zZop>6lVYzkhY!@(G~Z8#>kPMCcavDh3g(+!Qv_p}++YdGwT>yE zYHHdFR<#v0wxD5Z^JH$z)20>8)f6nLO-!hpH16;M#X@3X|rf_R|P#f0u zjXJE+<$f}1G-+xe*tISg9YrtU0<|H>72)x<`)Qea3{A>-2;r@7E347{o0t2Gq{zU) zP5C;Pf(=;LR8{W{#on^Drn$Ya&|18*w6dXGQls4$FS+v^Ypa@*8G`%$1sY)9vdrbq zglMd4%K;$YTBJ#2CKwD+4b5mYMWcWc;=6|MfTDf=tRrjDK5R+dvA9{G;A zbSj2---2DQA{ob?FElaw&e$oCZ7UMpxtd)qS>+iKv;+rZNrx%;t{J_(@62WA~qJ%7eqChZywu@Dm1oa$LK*5tiND?D<*Lj2N50 zoD3R`xk);@A8NpexbC45lJ106Jc&=6Vm9`m?LTMh;t`uagmtxe3j5zl#eScmvHRgq z+|bY?V}Jb{>TA+W$!B0e(?y$gWu0gf`t6s zY-4Ti2>D5!ie{~vla-Km#9$DzNI$FP-@4ifX_2*{rODpJfkjcbT}}L=m+o7(i}68X zh)s9(NGBLe{9!=Ey?S9PHpk4EaYTGHR}}M`o15C=c=Qv;>LGrVt{&oZTbrxl)Hk=b z#V6%)t&w+XVV?KIXUzZW6^QX(+vOhGj)|R--gm#?wMMXH%Z(Z7@%5?a_1KVdzPmAY z3AS2FA3PoVh6JyBQI4+!Pft&*?|ojc4L#3K-Pq%TlndR9ARQ}BOV63!$A49lva|4+ zmfn9|%6j)aNGwQu;i)H|NH>z^APVTkSEQ$<_gV*;;MHQX__~|_${T6M@n2yiU4#$P zUypbvrlt3q#dZs>7-%0~AB$R3rRh#jAnJ`}YGmyK_R#r=ptFOR|NQ_gcYAl8Dk^!`%5aQPc3 zmp<6j&g``GzK{r~F(3SC>3u!^wDkBXo=BvQEbsL6UerOPJhtvqAQvt#U+oK*WrE~2 znCbk$*JW6qukik-^5OV)c}R!TdsFilOMxj-7vVNrEBsKKO-moWLfb4X_dMj#oY6Kb z>)c+fPcADpy&L`Z4$JU$|4@65h7hY6 zX%{=)|4p1(l22fJi~O>L_3iZywY@5@AZ!!=;(gpFfXCqzlzn=7e6f~2tozN7>7@J9 zJl)5^^RKnInU)@EOGG*&eNd#mciA%2(kI7`_8L4~PP^Ytmw3rOgMKYK4%ht*$V^AS zgRR4aym2FrF#qD~`JuKv^*i;a%82_30QpLPpf4m=t>p;Ics3KXQ(ag2BqSXfW%Tu)b{jDwp(wGSv8G$VIq+eT17X`^I#%$xN?va2)clhj7#N9DzX& zJtD6knd#}fVy(WM|H?Yk<2Df5mUGg3MaTDC;YIBQn~=R$`gR!i1%QW&OmYr@ zyC!o$IFAXCnV$4bBR&;%41ZL7s&JnRhsPn~U%9vm%@-JjJzvkRW4KM?5=ZhV>&o8J zzz^r`<>C3V;c&Ji?6#Bd%=mG9{L7mc1OKE;pTO5`*iOQAV45}^E(`VR>n-kQ4BR8( zL0`Z~w@OsRvisLg+;C0~tv{xvZ*v;_u|AwH`$ah4IB0+U@c&hKxNVE1JcGkyS){yP zKk3|--PPkil~-HoWWV9`!}_ET6{e}*aD66#4#p3x4%nHPhktQT@EO)paZGDBt$R+70XjmWid`&u>cD9$cUysN- zeJgly1J?ICujhu;^LuPexxl>;zCAPq&mca%PdFc@`Jd2TwOcqoZ8=Qa@;1LKI&24F z|Lxn-we$HuP1}0vs@&o7*?jW8jc?1_v|S(a|2KO2zVYn*Q>^@`4}Xpc*Xz5+AKIoL zFBkXzwH-HI*z7UsYq=(c(Sje&hjV2({=Tl`&q#0Ki0j1<_djmYgfToaCxz4F)`?w? zGc(gy^LZBsnmF?Gucf#N_4R4#i(A>HBW)BH8PAX6y?-sjO~{AC(+AIAn(PYz=Zj3> zGn|n20+s^w%4c?Q2idT$SdMVr=So^SR^v$_$LcUY5$5X}`n&kyG4^SRA6h%&c?QO2 zSv!W)DGBFO-nks*%GWhRJrzp3^DnQQ;$Q!O{&n1E0Ne2i=@d59`FUfB$VmJOf2}=@ z3(=}t{Mf`ew1*xuyq~DdnP5`)>p7=)EG;!71+V|(y`jO*LC(R>5GOMw8^&T?;gA&b z*}ubVyj~P04K_Kq=;;2Fu1SfsC%1;??%zy>^^Ac&1lWR)cd@r7FBcmYhwXtI7#|8Y zW3oMYGJ*@~sC-{ZKbdNj>tdtaXh^!q!<_WuXqUXObGjwpU*wbhF&UGw zT$D1Jeul`G1WB?M$;-v45S0&)j3{o&_%C^rWfudOz$9ze~?u^ z?7JSiTr9TG1EQsaX=-neF>B|p*P zA7=3nll1lkQilb1ym8Ipmi*xs|455}q@=eukUBEBPq0Wa7>> z(=7fpi$BBS&#?GMS^T3c{xKH+7>j?b#XnZ+J2Q|vHn`)BYf3HoQjsqUq)LN3PkxRi zKS$(~{cnyXf4n7syv3hq@#jf;8w06%!5wd0^8-u%2Nr+6#h)+f-5p5H5AJy5Vsq$Z zUuVdP{1aTRImzOm6!3WCVq48<{0hmBbFp`E+s)+VnuV79!Xy)St~uG_pDgJm+v8+Q zzS5GfwD?sPze>`hKjmFj{*9n(sxA3ykt@8ielK+Jz{|k{90};tzSn@Yo@;8cn(o4V5lK-V8|4Wfi&bPm`s9aAGYKlwd5bQ z_>Woq$1MI67XJy!FE@~SBDmv?Yo4;?pAz|aAoWym#~ar?W63{b$vHx~alQr?_E>Nmk1Z(Q?=CI5<5zgH~zS1tKhE&lH<{_idR z>lXiY$uH@@zi!FDVadN?@!zueZ(005TKqp+{C6$>yB7aFi~pX*f8XN2FZD_GkM}M4 z4=ni)L_XQSKd|KgWXb=@lK+z>|Dh%Sp(X#JCI7J{|FI?iu_gbBCI5*f|A{64nI-?3 zCI6Wv|G6dqxyVlrq&^Ssc;lKcEcq`)J~{q!F zp3hqHDI%ZrXHqQrR7*b9;RsJ5es_%Lu@Zl8@L1TB9}S*&dHfwAnj-|`^Lve$x!B6D zmz7^Hi{IPg_qNL4+mi2N$@j7J)5ntE&ywHI;`g)o{jBu*S@Huc`2m(Zj|5L%t{G^_ z548CETm1bk{(%<%K*=xZe;#PbA7sfNWR>qAOMZwYKSbn{>&YRO{4h&?n3eu8OMbW| zKV0OK{`_!DKFgBNvgETY`4N`<2$4_DUn4B}k(T^OkuM6QMh16mMb{i+$sZ!}$^LkV zB|pZJ$5F4L3(s3E{#Z#bIX;fH3YFm#GlddA z+5UxA{P9-&@fLrg#peOj$;&l|S^UE+{^1t?a4FB0Ac?~*`6Dg)BQ5?Ei$BHUPqp|{ zE&eo%Kh5ILu=q19{!teHD2soL#XrX4A8YZCwfLnLztrN-vG{W={_z(7c#A*J;?J}A zKd|^eu=qc;_&>DxCt3WHEPjQ>udw(FE&f7_f3n3t+2U7P{7Q>oW$~*leznD~w)nLc zzt-Z{Tl{*9-)Qk0E&ei#zs%w9_^T}b z8jHWi;-7BuPq+AITKqFD{#h3PEE#W-^Xplb{8~$Xt;i?mgSD3Yxt9F7mi)Pv{CZ1% zJ$JvB@p&u8z?fNYjfd;4_#3SF8$^CvFn(^Z0fBc zUu?-=Eb?;$DcfJX#FD>6ApISd{7y@Lr&a!)mi*1a50W!CTl`xr{wW<%q}bbE=&G?i+{hxf575D;N)xiUj7eQ z@(()GBl$mQ#edL}f5_rL>lM$z&(FW{JPTg$1?DH($6FOv1TwB)R)K4 zGvk%^@-Hy+B6Oiysq~wY-gtAl(rbmDXtpc;ywHc4-zg11{)d~tE4@$XBTatKaQ;)w ze5Dr&f2wIwn)^3om}%zni2Mw5ON4)vc_G3-#{9R^vn2kp#_5F{y{NB&pjrR9_+;Ss zjd@CY^`B#oQ~EgJA8)FZ-YoPybGp)Nh5murqVz7I=bPJ=_Uz+C^McaTg@2NHPw6v+ zt}tII-754#linLQda=BPpp)f2*&L(v3E*XzO4FdUr@tz*PU(d3tIc&0y4F0ZwAViM z=B)_bXueUJYw8TM%nZZJtIYo+p_iM(m3~O*W>c$lnb4=2GnL*bbep+C>7hb*m^+j{ zSLjvd)kyp`=Hm!`y6M@+%in9CGtEH}`fQV{G+)QaFz1+~mF5~h!>lulm5vL2o>>>+ zpKpE^;a^}LQhJ=oUu1r#G@lV<;P+bpqjav&mztg^81=JQ=*vx9>GeWiVdg9C>H8<< zETz5i?kclcX|{ES`I)&->B&N0ZGNltV4<%ypGN5GOrQO{{Jr=;H`z+}MWHgxFU(}6 z;}ZWyGtcJ>{Y$en68|Q1VT8WL+@iE+Pq&%Jl`fI^cbGSnUM%!o=C4Y}g}%q6;gt#M z$7}!l%%})`Ki<6wm;XUi8R0){+LfLq={;&LQTkA!A2T;7?Tvp=n0r9`7j^PG<>%l& z1HWI{7ondqUn!j{{AbO8e&O;wXL6N}3;)+xsTN9aG9!2`VfJ^qKLEJA;5)alaf+4p z^bvC!l=kc?#kmZ$e^KTp<y`HEzrV9J!avY?AQJx|=T}OXNq$3||B3L2IX(CH@<%Z0Gu#;x zp|hM^rM>tgoT*CBN1@@5ICGTt%72JcskAr#j&W8i?Ui?|bCJ?BCBHo97fO5WRp8vE zv^QRkcb<*V6PkXJLe{cFv5@wa(>A_Z5BDJ3Ax% zMrU_~Ugo?Vp_e<~DDBm^+39zXR~|3_Q=LPU_Vm-{OjFvE?{H3x$ggr*BJyjTizEEg zooz~c{`8s7?MkBeiPGCeeuL8k1*87F@qME+Qt5rdzt9=a zg6qXJ=U8-$%JWH2hPlK!U+JZg&A|5~*C`zr`Z8y?(u;)N?0l;9e4(#&dJOT(w>!5h?WKQ% z^Mumv!r$TiE)svI^ATuX9RCKGhn=sKX8Q~<_d5r0puiQ!XMn-;Mt?g>>|C1@+T+sN z?li~S-St~HJ?^}HaeiZ4YgK+C$b(zac5#+MJ~rfT&p#|F*5#h9{>G_YA5av|+}k<% zTMq z@UU?cCmPv|n@0{|4`(@S0?|dY*hm+rPlb*IkUGd|Ej2tKB7Dk;e{4o_b9Q@U_9UnK z6WYSrwzPX^r?u6zR44kx!8wu&Cw`;}*)aD#u@2OZ~=H80~? zN<2--u#LSvwGGb^)7y~MNo#opa7-Jw zeV;6n%Ug`>t=`I`Yh<_EpzV_3-e%m`&ew0&Buh4^4Z_)(xF2#A_JeP3Z>-Z}@S3>q zau>Vk@`#vVb7pT>)-F#;>b#k=XcyU5SNi=ITgl>33FcBOd(GDCp)rzd`0zgeG?Bmx zlRdyX87{16p4}GOmpGzX@RDgzht<{rLZU7&Hu}GJ1Y1&t*!jI`P37{&CTxaVi@k(v z+Po&w2$En2&IQ3X(JhU&IKf1WN6&najJr6BMjGAUt6g-!bh=@YI`cIW8&K zrdPDDryxa+^pLzm+@z*xI$fV@=xH}dyUXEF((Sa3aj@5KG8UqJDp_G)t>ashzIOpWW*d7j3`okJ)e>z zOOg{l^^HTAXJgiBJk|klU7p<`s_5=GOi$BtvRUVo#cIFvIJi!GyR*Y}3S=cU@VmyH zHXPWQ)PY3gv0t6eDC36ZT^*z;_4$_LXTJT!y>CBJ(eLG5AHfiG;;z}O%C{Z^(n%n+ z0e&YQM%gZo3kxdW)n@rjqpNVg++Fb)$3H0Q+YWE->U0Fg?f#&$U~_vZGi9waVQ5HQ zM<*xTtCQwpbGqoXfk>xL`yFSbc;)Hp2;3xRWv6pdx;;8Z{4MX8#bo(?1M|1n|32r; zeOH`h>MUpHQ^6Q&%?_dSOQm(X5Q(PR#pyLc#Lg$u39IwbUO|k`=l4kgx;o*I4Ey}a zAf0G$iyox(JdtvPi*c3QL+IY35B*XcCepw!a)J#Aa( zDr#>C&z(tA^+&p{xh&*&96%N_fiBKjX5(~UGIGCf@|{nw>~zrOcb{}j54pM8)V0=z zCRA3k`@>4QKC4OU)$Or}UB~G@k51=+;>fY?rPXWb;)Lz)<3!I4lQ!#KIC`4(cL;Ok z7dVmRWi9S=A)(1LkIfhzRh)Y@)6rx3ge$7$QEbI zM;v;Qun#wqZq)T*>;99tEUyf7pmJ`;!|ezGFL;W~lp{im0mj(sA-J9~_>-Je7qJvuV^ z{4#vNR47y%LyBadJK6P#y5Y$7NwFbb^t5A(kvx_y#IR3G53#y9KrFBW7;n40C_3aITRB-y7j85K| z(3z>H)qCaYmdz%O9%dh;9-M8*q6eYNYyE@TBf-Hzk_`R!W9@9N_Xv_5PU7M~*p4Nb z>yq`wIlj>|P?MtQ=+&6zx`+`y@>f$10%au=D5blDf;CofjA*BG&QTBWTy$Z74{s*oBk=nL1av?L$=rQ)bvlDG@`Q`E>vVcx z5Lng01LJG;h}$5zQ<9RaJcMUjX1V7Q(!^)DVWJY zN!L95ngicrB&!^HG@bn7Ns6W4z8J&b0;D||Gx@})Vy1-nbWGlnPJ1RM``yO2#>`~p z&r&|WL#13C-^DUsJ`wa0ihNrrZBNYbEeRsOvn3viACIIxi+K1gYV6pU$syv!3huiQ zn~eN{l)FKZ`{9ybLu`uSSFYgyDki^)O2ZF$b4WiQlYMVvM|kCrmBi#Xt+5wkW)k?B zzmCa|o6}z8F1bjjIwrpvA@a9KnfT!^!>I>;SI+v3CZhhVcWhnE(-ZO)Jt04)%X~}7 zKU(vf67%-rMLGDJj~L3q?}5{Pr{zVuqew$f694xxIlqSa@;hMW%XrLp0TDkyUPAms z%rp@pcZTve65oiK?L^3BP`|*zz}SzGpCW&2z}JGcILae>gxomN z;1?5-{w(FsB_e%(mmaH&nZ?91vWRNq zq@E5XqWscM&_fAntq1jR0%^$ex3-k$ZxATIk_h>=M96O>LjE!$bQ z@dYCIe;^{?y}%%!Pqdv-f3au8W4p8dM-Wl}nM8!s&X^AEhW#%`!^OTKFM5N#=neA6 zsXQ$%^DqC)cz;dmS<3fivYkZVs1M5*yD4dJgP1SuAx;Ee^oMeZJjx~IL_Jua*pJj+ z7ixUO%V4}vKgcDG_+qz+UrZYD4<@1=L=PyJ&o5^<`y1jc^m*#U8r(xUIL zV&-nrjY&NXWjyG06cPE0o{{eXq>-d{FH#=JiJkcR+?2E@$q)I6evnT-(}BF?3;F(< zuG9&s2E{-=+Phr?)$OCQ#~+_+me(zmy;8i{4Q# zDL?X^&U8>N)<3pc?FaFse2^DCL4JYC?W5ckNjng|LeAIgQpzD+wgYi35$W#&GM=wj zi3k2<@)4i)kDaG>i2S8~D7WYje33&rj-x!<>l7m5i@hOzwm-wyhtt`QyWJxkzfT-Q zguTRxNOuAe?c~?*Xwry3S5fQ$>DQ1(`ciJhm-a<`X*oWyyMD-W zWoCHgBl__qeWW{@`TFVY&t2w014S-GOS$}ZMm#AO^fj3BD5uP82v3j(N_`G?y?z2e z=?sL&&Pt9Wk`Lnh=}J3*mVAf0UVi{e`GBHFU>Vc7N9SYUe5K13sZa7}0y7~W2c`kV z4uE1m&>Q2i-tEBHh1#EiQcldXYZ?ASwf9U?W5;Xy;Kw1y^?~FUqWyHmPBh)j!?m73>Xo$EDUj{Q{y@7+15JI$F7U>I z*h2L~L;Se%MGkyF9Y0^cK7PIZc{HEtLtjNiERtq2of#S*w4?)+@&NtxWE?>~av2YH zApI43EG7*-&eHTwQM^zwgIK8cakS=(af$h+^>@AT{215kKQmn;@!-#0N&c(a&Ub71 zFm6e?#;ctmJVIZqG~`(S*fxv4(W0-j=pAa;nts|`E%!XvTfbf6l_L#&v9n)T@wY1< z`3wK&7XNyk-@q4rBAwAJ=fx`L*Xts!_mx_2gr`s+UuyZ#FC{+gn*A|$ua5T%U2nd5 zUfbtas%OyK7$0`EQ`5PZh;-f|BAq`g&GCkGE)nuaEAm|f_LH9y7r2JIT%-+f4d1qA zINuuPd@~3`7ss{HMA*e*BJ5@_Fot#QJ|fn&9}%&x{gilg%)k{C|Bdg$vVR$@+hgl7 zo+*|CWqc)~f8NaS2FKh^M8A~&r|ptpxq=)wy z#eRWeXXrOFFPyFEo|%j<<014Z{SNwz^gHO|26Q+ zX@BsG(4H~8XIDaOh8+=)MLxuGtRsjWnD2?}v_8mR#t)Q>n6}*0SLP#-QCj-N)t((^ z;>Bj_f&EP88I+Ip_4{4y4DBy1uBT6wQ|6abT~k6ily?@8a!fySyAz=33*(fei}<2{ z#HYT}5Pz=5U!wF1rOzU^>o^2?nYYnyTM*8C*#4OvTCWhYy%_GJv|AUnAMPXN(?W87 z{O^l?dHnQjq#jrl1J*L$ zYZym}@SC>*`MfTNSgm#ef1Uj(6Y`^hY1g=(pM9;)A9xNY_KopQ=9?PFdv1bpXeH%g zzZ-~Xzs*F9KQ|CD9^Opc>UwrR(KRqljAKT|L5@RvL32Kr{s1}Y52&X+7eo9^*gK!s zjZzf*NBuZHa$GAXmgqQua%VGrlsiF0xsM~F+>41QcM}oyJ&pM9m^c4n@Y_Th`Vl>$ zUp!74;m;FMzjuhJ-$#lvUZX!0vs};v`zPg2BtmY9;)O)$16@V*A#Pe0L2jtV2G}`rGBI-4Y zi1LYlg7TMxj@_W+ImWG{$^W6(Ut_JFd}gUD@|iz(#sA2ht>ZWBPsVMeD|UnQ%9!3c z$#5w*!gCqEwwv&CbsXBMejxNXo#j9|XA_~{IwJJgLWKWvmWIoCf$(ig?;s+cjI#)r z`lEaYXt>x1%2Nb7cADl3{$TPE&VIppL+l6RSqW*RCwfNse9*De)qg-a`86@U+w^%o;>RfWWl~R(@?Pb&YwSVo|BuG-z7XOAVIqQf zb<4yaj+rdtBVPNFpGSJ4mp|#Lq{n&sB|VRHfj%b&T}?XId)`BS2k9{}8Ba)`Px=sV zye54W=^SsKBYhL;EUz6%a~J9Ml2quQDnc$L(JWSHWu$9vTNm3~|4_lZw9 zo_~q_VZtW%82khJi=cZ8I%bg4a7AFJjv1wN9`QlPOjdd-@qWi(sFC&%kR}pV>%yy-3B3_H#(Ug9ec(r5pDE%UFhhzSr^t;6C zVV_EWPP_s3sdUd2(5PoR5k_;6(sAMyj_k=oEYa{|73UJSIA)>JONb8{)1k<{S=gV? zRsKbamk|$$nX8rFPQ2JLw<&!u@dC#@rt}`-2FJXj^dE@p9P_@?9}(9&=1ZmjMMS6Q zjlEP@ul~f-9WzAfY~mWn2rv1>MvHBd&|U*a?CYK z|AIIj>nx@3BTjY9<4QkE#A4yMO20uo+%f;H^vA?Wj`>RIe-p<$CJk#U)^h+c;h3RH zk053_vPTX16G;z%ohttrVk*W_r7MUj7)O;}M*P&6l}evUeB79gO8=O++nAp!eI4-u zV{TUZF5>ORJfied#GN=VQR&|kF{%HT(tjd47)O=<2k~ROGHHsW>0oTc=6#B1=5u+l#v{>+%`mA*;wPU040o>F|4 zh<^OC@?R(Z*_gdbe@MK-n7=9gPvRw52V-v<)~g@!a$^owI*WKI&UsdPJnaj9jHpC%$XU2Bm*QeA}39ira}O|1HYDo4CQq-a0Jb9u0qy zcqqnArQap4Gv*_uKPR4J%)gZGfrU-%EbLvNIFg9;a*1acbC}X4ipLOF8FPZt6+}2E zHA*idw!$8j=H5K9bj<5Y|CrbZ^SaX45l3TQSNbmEaLnsUKShMo`I6GVCoYFQD*Y$o zP}rl={~#WOc^zwcu}9)k)KBT*#Cl^6Rl1P)2G0LgdIoV6=5?iiNIVepy3+N;YOG%r z&my8-&R6~=#9CvnQhFP4moaxK?$+>Uh;Wi$R{C{f73@*z4~dm%C&d^XTjtY;i1x`K z-fhfC#c>*bIPp&GO{Vl5MeYd{+ut#jO4kujHs(~NR}*hFW}VU(5^px<3Z=Ia7aDV; z(zg=Jjk#ax-NX~IH=NQh6MtaLTT1UG!pZ$a>Aw;Gfye&XyNC7ZMf?hTWhs3y@io*> z>0IKgut%kfiN_gptkQFdaB3GSy@dF(G0T;1Cq8e?*-CF9eqqd|N^c>S8uN3dcM@k| zuQR0|BF-@88Kqw!9&OC)O20!aHs(X6|3W;%n13priiMikBXJt+QR(5tXJC&?7ZQI3 zdsO-;#WLbVV@^_fv0^=OoH4CRuOSu~vtH>RDQ+f?G3HvOZy@%Lnfn!=*6ejO3c_^C>trnpY= zLgH}PqtaW6e}O$JeJk-v*rU?Bi5TNvQG8GFb49nm#~-LTLNP%^eGVfIHDx3iI+L1PU+=DEdJIi{z$`rN<^N&Bw`<)T|_KSpCRUAuPEYVW8Np8X3SrSHyG0s z3riyRLW=cr%vi+&BF2Ft;t0o-5|=pU6vZXVZzeW6<}4x>QX9I#9w@rhyMzdRq02}+%_YJf%89U}#YEU&0}=IZ zAr=_#ds*1;TGFuZjYK56iHQEQg@}H&jfj4;gNS~3I}!bF7ZI86CZhlDAs*+Q_ssF; zHPRS|-XUUq+D9xm=2IfZv#*F42aN;7cnej_INYCzabDKD7|-LRF>he1lKBKKoXkU$ ziKt8ou@&_vc3|EoVxBA~qFomgF`qUNG2gZj&q4i(>rj8<2GpOp5%nitg!&UNLH&uB zqW;9oQGenUs6TNF>QDR`>QB4|^(S73`V+UK{zTZ*KH?74pSTnCC*DjY;Qy_tKM~69 zPrMWLCt{w76YoX+iM!DL#0Sv+#D`FS;%?NR_&DlMd=m91VtiXn#JJW##5mkSd=d30 zzKr@4Uq$_iuc7|LH&B1#+o(VBUDThr7xgE8fcg{vjQSHlM*WFs+?R-dLH&tep#DTO z_C6x!ollAXLj8&GXN?PlU)_rcf4e`i7yMWv{FOKnevJIy68?FDG{ys2FJoRUAq_ua z77_jj9zls;!tZhD&nzZpVO>H*zilDH&sa?yt?Op^Z5v6$f8IpI__~FdaLhI$))701 zSYO;u#JXb_5$loNM66Tx5V3xFiHLR0Ys6WOd54H~&_3dEcuqjXy6Gz-ALgb2vEJ%M z#5$}$5$iMVZOV09oQQE|G!f%Ug18LzC$7+S^{J>o={D4#i1lSTaSiHE#QL>?h;?lX zaV_dk#5#B_aRcg4#JYJC5$owKM2uhCh!}5o5V4NGorun{i-`69ZX%x_5U)l3iPxk4 z#2Zk5;ttfGi04$F5^qNRiFhtyxE{R&^(Wqi`V;R#{fYOX{>1xHeNf8y^^f8y(? zKk*IJpZFH)Py8e5Pka~kC%%XJ6W>Sui65Z;#6O|_#1Bz_BA&l}Mf?QyPX&I4`V&7# z{fU1={fS?r{={!kecJWi06`PiCOsl91+hkHxcoCa|;pAJ+~3@Jah*U&q;45;`!+=BA%=A;`oi`^u}?; zzKVm1)!z3k#JJKqiV5Ntl!`ylSFt}a2ftHO z9883NfTf&ZoS17&jv|Ig@fR>O3SvkUzjuP-Wa32l&59+&$yf&|Vh9v}qD*lvu^8>A zSWcW~yfX@ci%HKg-t%f;1L>oUX;N$<&cga#aWxVC#~F%iiSR?#D{dshAGug@6A^yN zX2mT;_$ONxw-L*Yd~ZeEK^p$b&5E}Z;kVqaxQht;e@JmRu}Z(!0`4IVyMJEsC1New zU-2~}{F^rw-ytqV`z!7vE=T(-eoAaX`zwA$g#Yu6B8CX@gHjZG5#bMEXb|jAgkQwp zPY?$a&p`Vt#))U4{S`+O&%yH+#RPF3`m5q(;s&(8VhItQXr|&UBK)Z`#koZIRr3|g ziSVx$DJ~|$&#F;uAj02jQfwh^LHjGNCc^(ZLvbzf8nnOSM&fm7f5lBibl%O1TZlKH z{S~(nccA?hcM##P-K=;!@n*EY;w~cmw}%vW6EP?}skny-f9`q3mxvfFeyjKz5&qqq zitiA2q5T#25#jHBr1&ZEA+*2ZSH#_De?{YhejNQ@u@~`4w7+71BK$)6J_0zHH2lM% zig6+as~pAAMEHyN>4;#02)_|OK@*%zg#TEiSVDXa?XNhC2!FCnaV`<#?|j8_;=5>n z#l^(EXn(~9BK*xJ#TFv`&UVGsMEIX)D6S=9kX*00kqCeEV#Q5F_@$c_w-CQV`zvlE z!cX0Q zae!m?D()i=)bC$_pOS{(`&Y%Ui12^EQRGBSKR89P7jdX#`YQG(4#)RVii3$+crLCO zC&Ew8Q5;Pi<(OQ>1aY)uCMZrO!hbGOEFtDPW~SmSBK+wx#ks@;*7J(x#PRrkOK~v~ zes+yw1MzVDenGK?Smc;?#nr^AjyXedEfIeBdc}=I_~REVZX(Wd%x1+c#8Ss>Roq5| zpT1pj2XP*rlPca$oR9Wb+(m@{{*dBsBK-I#755Mqq5TzKB37dP6<;I5zkgHl9U}bv zy^8yY%h3LcpAzBs|5foT;;CqVMMJ-`4ehVki-`3=U&a2!HE4gu!9=VNhAPI1SSREt zjwWJK%~ebgv2Kv>y?~QRZ$SGimJqRyn5j66crn^vaV`<-iusD=M653sDJ~{rol&FM zK*S{7q}W2lx}#ljH4*C%`5q0pmh`n~f5nYNtVb?Z+(f(q?XS3nxC8C4xQ&Q)%67#a z#GBFninkN7Zn;}=7x50Xzv6DzQ{h;_|x6<;IXkM>u5hlq8~Ud4UH zhtd9upAsKM`zwA$d<^ZcXy}(ef%aGIMZ|hYzUKq>CyjN{AjQE%tdE8&#);3N{S`+O zv0lnmOc1ednxHtD_#3ppVhQmTw7=pkBGyx7igSrrSIt)}C%%sMS6ocQI;%#pf%q2M zU$KSwN3_4)`#-FC@@YM>%<(z(L}5l za}^UrtQ#jNP9|dgSfp4&%)##;6=xB#o-9+GOT@a8XMqsQiMjawjpAY=)|oYm4MeOr zn-p7!Sa-H7)^Ys<+rOBIbyY9=L0C^^6S0n(OvL)>SR&R^Jc{+u(L}6+YKaBL`+dbYe4k4i>mB(W#bo$>q>nI0em7BU%%4e5Gv*(}8F((w zartOt4k2RQGMR|=iu?`&>y%c~Sf9xJgLTOZq_H0PBe5Lc%dlT#{gFe&x?>s<>y2f^ zD)>FbYGZa1YmIr3SP%b_h;_s#M64eS?E~wEVZ>Hr77#n&*ATHj_!|-HfmG@h>wzrd zS@>Ruc#bg_5ZB>*8sY~1-Wq=XUefUI|4D>je?TuF{P{zO@Z%>FuQ29B;uh$Q2!H)k z;x(ur+Km4Bam4M$)DdsM^GMC{xR{-*dv?>f3=1PKlM!FUtovCFO0c` z_?0n_6XA#cp7<|g_7NS&{F?}WbNGJ1RL4vt!oNI)*ay$Gi0~&bBM!jtMu-D3J`v$J zzCwh*xR-bko;wZ<+_gnD$E+h?qZyOPQ9?#sMe<$BJ z!LK_UeUJX!@kID>)x^WGwKoxd+eO5wj=7cyKkY8!QFv}fgkQFoSn8O+5#fjR>JOZU z-*FP*cggod@VDf9A^2Gp42OTUlvs)9ctrS9#}5F)kE$XrbIf@}_)S+5Pj$?V#5O#~ zBf>v=mbeDvFcJRHC&V)y<75Eg|6~y1?~EgEaLf!M{G9nj_&2pg_%-W@@Mk_C!jJho z5&lbmj79WYMiSwt98J8|F-wT>PtGUafai`x_#?k0!Vh_l2>;`+MED&&2LbPZK8SbW zcSuC|7bX7>d*1?|RdJ?&&i8!@AwUceH6rSl3m64*BOoeZxELehreFo7O+pe#G?18! zf>KEv^#7(5=KddF)g?&Y&-*TO=lA@om zi}VH8d6^Xbg8v{zf8aRj4_#-#si0{8&n88?UqZSM?K|mDT<2<1wC|0iXxCSg{v73m z6z%u}q-eh%CH*z_Es?(JIxmr;oqm-R?eZI>XqWq;u4a2YjPws!eMw z4Jq2e7}^T9gT*Zc-jlmS$U%KxLJh~rb5N7bg_GFk#sof z4b2}TMSJJCpa>sTh-&xnN-G|(vTFbEiYa~p>A9$o<{+n76tzi zJ#PX&oBRSj&jG%YJlg5`q~I5jqPN42VbWSXuK;;9uTY2eGwrVC2O1o2 z{Rr-AK42;IiFx>Gq}QQep!ovQWk@g0tA0i+=EpU^h_ns;7|pLC?ZiBX=C_cdAE3sm z2v3buZ$^4(_d}$sP=45-fP0MeR>xbP0k8TepFnzO_e#>+kUyGlBt^ert>)EuY%Sui zc{Q%O6X9!Kjgvl$c`wbYanI*5&!u_QpScI~TB)8snWSI9`l#m1NH;p(`Umu@Cy#!| zI_r zek$Zw(Ec%$NA13rbSuKw{8rK@FmI^&J*3-_{+d5T`Xt^T%^xSl%Rev;6!@8>&mjJq zFC#^zut4*RNOwaY&95N+Hr@x#ZzO%*advC|dD8FU{nh+YQuK>@G=H2Fl}wENFod5* z`eUSz=Ces(MtRiy1k#_Pd}zLs^Z?!$%`YHDKdN5yjikTQ{XpQaBmXM;N!ooA>0#YJ zg!`l9kDxx(?$42;zoq((aDS2fYv^}s_a4%2thc9w!aa-h4dkch)xNtwA^kMJi1awp zPxC8C(LYofQ4kJ(_=!^a|v!=2ib1jj8HiL%(-v zkA7<=`^(_7NYQ_dYd)V8{n%p7myuQ@zcoLfbTRbPyxM1m{_T3rt9@qIqo1Yut)%Gh zKBxKJq&FbHHNTg%9sOO+A0kCR_?YIqNmrtLvL6n8(@4=T9<`0pge|=2z-K6Me zXJvvy-)vI!x63p?ffW7j1)5((`cKeD^D9XI8R2VwBPsghn>D|MbPL`e%|Ato{`p?b z?Vf&JS3 z04c@=hc$nc^oOV)G=H2F6XV6yu2Lny)0q zctVY@fVY7B&rzPVdm|~v7af{kL5gw48qKdI{WbDa^BYNDMSg023n|7Q+cp0bDaIks zYkm(Y#v=zce~1+0l4F|hCjA5QTk{UbXBekskwV{WQjAyfHD5sbI^wJO38Zf#e>Fds z6yumhny(@K3-VX!%w}GTggH^@IEGZ!ev)DRWXS>4}SD-!wQixu4D>vRf_Y9 zurT=g2Anb3sBUBl@#-B6S*vcusl&;(%Nv@VL<%RaN(%AnUz!x+Mp*Ouq!1Bx)+Mf_ zs;#fbvCVeQ`KMNfU#S#==U?6vdPZf42SY9_-Kbyh3ztH0^qJR*n~nTqG{azR=`b06 z9CP(aLiQ3jF@qN@B@opu5=Lx-a^V*-8RBxVEHm1=bi)kY6yxPgAqalHo#>jT_vJS% zq`t0UvaW;*39B#PVWBZ)aM?j!a})0(Q@6x~pi;`b0w!_M%Si|)3swQDYhg|f&bvV- zBtZ3wvvzD*UcIEPc3DHR5NpkgpF)7liz>`3ph85MBHm?CA&$MSg-X;_s>TSr94Z7x zU%e*B+gc!@mqmr3P*cCo?AqLS~u;5KNJmolP+66>UPOA4^R3Z8@F^wChLL{hY z-x3n%zNLth^6sMiHyNwhwxce8gu2c)|+6 zzfUYQguu;Wp%S|K^D@@EV=P2YR|jS{Ei4_R-8zvRBiP3kVIc}IyUmN$LPUC9Y#Sm& zm|i!RC6Rmo3aZ=8lAy`GW+Bdc1db~kLYi~*VM42SCSmehDgrl6g#@Y6;pA>Q3-O&i zT;tBO_vKIbgA=!(y)WO1d(hsOH#K5Wx17B%Z|qej^Tl*U+K0Ux$rDX(D)a7id0)Et zUeSF?+<5lEAlPvgy!RJ@u^sW>lXSr-k_8EBAi=m{W(mfz6malQM7Iz7`TF6;=I4xrePU8GRF55|OsR zoopdOQp+d3axKJSuEhr~ab@gih7<=0$W#r4m=t^(o?APM1`~ zyrwRxkab~QQaM#wp_t<8x}-9^#4f2L0aO7@E@EA5mlTSXAZspl#a&V5WY9Ke*CA@l_0SsO`ntDxR8exTAk9Wdg5*Otq z6%|e7elvY#UT=B-B0KZ)ygtN&*XW&CkoBQ=p6Kz!%04xWk)u446q@kPUt z{EPg&8EN}Ezo2sdY}1nF+NE~Qp&VH)Bz2VA>%2}u=&-l0u>q4RYITvNrdRdk2eMf1 z1`N?Ke7)3)ze2JLom!Gop`UmO*Hf~!p{{93Q(YK%ud4z>R7E7YIMK4ac_rJqo6Otc(ocBRGN9#Cj@#+P+su%LDg^tP^MPhDj#7McRi?G3o@ zu(72LbrPK#Ry5RM)UteObz@7*^@SxDl#Uzcxv2Eul6y5qHcOW_w6UPji<)Rb54ICd zbr|w5#@8I3qpz4O)OMVzr3Xxtph0U!26eVpV*`nr{q?-D6Kwh73usxX zB(m(dzr-3BaDPfkVF_Lg4?ILfT@M{5XS^m!oxOJ@%-QdchdMT{)CsUO)EP;@k-xcY z5hj;(&=n@^S37>a(x;Rj3HK?}s{#s>R^>6V7bdxgv7v|WdUCS%0h>0H{_+KIVWc?pw3oM?9DeR)haEtC|5@1nWM zpiePU9+zNlX81rU*D-bB0>KgR- zA>X%XUo&ETMnI*GH)C~TIX(N8RM0P<*hH69$ZJJ)Corj$y@w>JU}BPrTMLtl`7^p5_bgM8%`LU{oYMXP5dI|k2k;v*Z~OsJWX@VOW5WDBIObgX z--E-q{_pYs!7{{O4EX>-vy0JpIcQjlNMY*c1e@`ahuyFYb$f81PEz4s+spcvtZT3B zL!hI&qy!TOovp1ceY|LDddu7?&?llAgY+q(m!A8Skv#={3I&(V`xFgU_S`+tr+6RL zLv3sA;-==Nj;4m>)f-dHTRm1=QThz(1GN3M4KYS|Y(=41Fr`5j4wXp z_wn$FTOj>b@jG9*i;-u1dKQrDf}9x-2^XKR1;UNt8`Lneh`m!ilhrZl?v!L8ijd20kjeQ@X1v`zh>Y`zMTbG!NaFY0lY5Y6$qG? zBg=CH%yP9Ec-gS0emwp_@Gi9Qwg4~eJ>n-sCf;+vgQ&vGG4QUl@U}xp;s`N650_YY z&l`Ao2HvMFyr+Q2_d<+d-)`Z(2t0W&M?hHO`-FwJ2Y6)yrsc>!X5k$)(vNk#;2pB? z-UXhtCB%WVGCbGPOurr@zUM(g@M36SP!xO&epeo*9~&4G?_EQ`Q3f8aG7aGI`|~jU ziY&aWltliHG4ObvgQ;IR@WRRq&wnuW8*bng8F*b5-pnL;JU7C`%Qx^!47|rJJbq7q z5bk26yztyA6K^!|wm^vQ$5>FwkDpn1WoU%D1PoO2_hk!jKk(%J9cSRZZsBbQ-irpF z==Yk1H!v07>_U$EU0~pifd?}`y6}B^SpJ>|IWxZXz(Y}0co!OYyob!h zyV}BQ23`$>sNcn)lq3Fq79PKQ57X}p7T$}7ev=Hm?^}2`0&fxA#YldFA2@R|+%E;I1%vha95KqcJ8Fr8^WZQ*qQuK@PU zkIO+NKX|X3sUOb|26j^*|?3s0RZVBkr(U$f*s2C%6ia{p?DTaR$# zkYjwW29yQ3pAb){3*T56~QXpsMZ;zoLj!*LAd!B`N2zXZ-c%t733opNa;(f#MOFrIw3$F}= z1hYOB{diubsozWkuhzg@Y2mF09@ANj;B{Jf9l*-T?_SEkNP{I3-g;$C557xq6jOe$^ z!fOUzC4`8_*(1UG4-0QE@P-Q*D8!X{)xz5jJXk5bPEf%cfJ`&<_ZaX#=|QN!g4Yjn zX8t~B=!fIUe7p-SyyX}~o9QQb<1D<`fJFYTH1Mvq@SaJ6$NMDl-zmqBX0(BK3wVj| zY6~y*^kDld`tklr6K_87B>g^a;5}gB4M~D`uZ6eBz*}wL@tiC(Kh6f;c({uZ{kB_p z^}v(*>Jt!__#U+I<^vB$9{NV`4p?}r4E=61@HpvZ>bD$taUU&F{@%6l));uV8+cxu>($C*@2HvL(yg3%$mL&RBS$G=^yiXf=H(PjnfL984F_M0~-_z7@6YwNI z?u4-9$3qt0yTI!bFfB)x_ko&t+kq$jgS)gG%j35!yj2MFYyxN_`t7vv4g)U}GOS-d z2P*pg*223Vc%uajRPcUn;q@4JpEvMQF7q~y0Fz~F2%wGNjj-_M1Fsx1#QOrM;PL)aQ@=-n7uNpPS$G?OC-uR-2Hpb}-ge-j z3Gt2Scdv!F33!qp_ZfK4T6lYaM>#Qq_e~4$Q3LM*2uplvG8Jp68Z5Z1Me0KZ!Yix z194^MS$I7L-Zn@G-pv+XHacrH9)$WU`EjF#m&G$BAwm7V0V;S8T6imf7gtE$AHloN z!m9@!^Nn~rKm~87g|`uSW`9!fp0@Bh47_g|c)zvqwkN^+wS~9FzsG;A#8+g1A!7ML5z%%OuiSKEU zGx1&op0wvbH}ED~coWYF&)|y> z|C99N`K@Mrdknl^8+bg&)x>KA-X6G%5xlJy-n+mnhY-u(tDsU|eq!Mj$8jeM+{Fmq zk1f23nF+k#LRj$91_$*!7!TG5lD{#?nekl(JOrWi`ws)J!ooWSJpA{K;7zsg)){z5 zAT9c>vG4}wgyZoXT2sGG2Hx)syyq;u(Mj-lPOXXesDbwf1Mh7MZ)Os_KU;Xu8F;T5 zcqN#RbivD*tvLza7|5CWy=dV5(ZJ*RwI<%WBzQdU*2Ft#;Jt3(J!IiM3cQJM7bE$5 zzlC=UcyS1^JiiGl`TMkmcNBQ&a`;B@c35}=2PewkpA5Vn3on)%US2paZN_)Ff%ley zcfrtL`sD*JOuw;^Gx0_ncz-eQZnp5sljwJ&g*VZ_d&j_g*21d+URe9~O$%=(@T7kJ ztAY29g|{w=es5WL^@e`$8F-^GS>S?~^86_9BH+cy^JSLYR>-k_5hLYb8syA$?l8i| z);Pah-D2VG240zffeIe)tugV|051-AmQ!r`@bMnE@OpsvR5Sr7cwe*dHUp0dKs+pw z`*=UL@E#rMIOxLp2I9)_oMU+N)9*RRm1#E;3HO*CE;hbN{$i=Y4>#-7AYM1{!qS=N zDVyo?9Pp&R$JCgQcY%e+4VvsHijjDXweVg99_5%WgABYy7G4_g!t`5U;q5o{L(}Q& zx8B0bPJ*}2!aHo>F$rh&J@!rPlfzYYs;zMyhnkzLgS4v z@cN$~EPq?h3x9u8AZM1p{H#RzJJ-M)Vc|UmJWNsgM&6Gc3$M(;JI}zYwD9%=&wSq` zzSAwd>A;ivbd-VDVBvKGZ@RBtqOGg7@D>^RjWO^(ZQ+$+vLviMzum%XHt>oJyhkj& z8sLS!Zx32{tAHovrNqE{#=?6Pc+$2r+L9knT6mj*mj-vfzhe!&S1i0IlHmQ!!h6)f z8)x9XW8pmoyxfrdc+0}uZs1*D;GK$02kXc2An-OBcv4;lL(VME&jD|)j_-vA-Z%?y z#i;Q1qr}1+h)Q14?_vY*S_^M|61=M|yetE6l7V-tg|{UM-pv-?a0BlW1Md+FZ#VGF z`c%rxgBD)Cfj7m#`>utzKMCHqExgeN-ZTU6zbw3?zzge#{ocYWGw?1o@P=Uh39MgU z{+vX=49J<~Wuk$1nSobi;iaQ82-9zrg*V;6yWGIL(!$G5f;Zd3n`z)x8F)8acq5bG z-Du&>H}GZ|c)aHjte<{mzzeJIH(7X#47@o8-oIIRvw;^@{+_Y$>J7Xr3_RYyXzI5( z3ErSCc%5j!rNfrebm5(XW_j8ys-Co1mw*8-E8318hBS)c+Qw`yxA7sqXu4`fp@EgmyrbT zW(#k-f!AQ*J!Ihx2i`zG^%DJq`z^fZ47{ZV-YyHTAc=m@T6oVJcufZ0uPwasN$`GQ z;k{_!U2ov^L+25!UtXps!HYu9%-{V6-ZBHP$ill4cwzO`C=2hPf!AW-&9v~AB+;+Z z!aHo>-C*D?x9~cEhgZQj@_t-r;T<#Z+6}zBExgYriSK7EydDFu)4_T zWu{1e6j^cyA!pWW;%5}(%yOEAaAjWLRwLY*7G4kVC?`hnDlNQxBOYA_UXz6vD-6eL zu<%A3c%L-z)>(L2z}qCsfr@@>Exa-#zH1D;Z5G~E;B5}U`?`fU9e8obaolrZj`$-BuO4{JH{z`|@ZPcTRsrv5h<kFDu8s7K zq~9r!Gs{a4@X8@Y{nido|u?4ZH;w-ny}lbDghUqTF-6 z*VHeTozQQ+fw#)S`!n$3A$Th+yy?J`_xx@H?_Vsu?6UBE|BqOBGl5s2Sd! z_@ekLv(duq0p0?*@cnq$z}s%&%^mNk_ejI|_0?7jZzd*J;~MXu4ZN2uy!F6ixMHNd z{J_F%2Hpe+QNPUw-cbwhDDYUW#0cJD3vV;KIA8FIu!Fv`3Lyt%Z{M(`@)-nxJ+ z1r5J2Jlv0l$Qf`dEJCjek(03KF3Q2 zzYNaloqmGBaOJr;L{9RCa`OC<5V^2;w1mh>SZ28Qgvf>AJ$aIHKMs)#3-|YsqrF+K z!onSp8XBbEw$w4CXu_@ zl3S2O?z391RO?;?xk37wgz@EXn;ccV&`r@3rKbAQx5+_F8f`KrTH* zzf+N@jFXhpTOb!!UM5>|cR(&Iz8|yXJ_9*(o=ej2GnU*&$c3fLgj`sDoQgq&8Q-iVau->0*^o;K3Ae_QI}37Q@5iStxiZLw#bc`_cQNF`%E8N) z+;qr=rC*OFH#dn~$$7zaSp>PT`k=#-yB>03<$0?mw-Rz;@6n$vxiydrD=(9=zG&v# zh9q)#SaO>o7uF7b*OJ=?xv=z085In7C*;E7JH?XwVUloHS#k#;7nUwNExF%94qNkl zBk$4gExA7>k;@t#j7Pso;qS*dOKt$nbIqo%l zWG(1!ilibD-I=uDYYhuNx=3N~{6cqAl-&+jl_QihNI33bcSOd}0nv;zGp;&)u$u{i zNTGAd8PSZ323$N~usbBRJo}4N&p<-kw)fIj?Wa}2XnkSjw*^w9q>iDMrlATneaSrq z_lVQLzwSF3gB;`qlL0@suxQ!hhWarr?L|0P8)vY$7tNn?7X_rnf3jDo# zdXYLme0goNOb~3one1FC1G~5-%+-xuCeTWL&%e7uh$|wl|y? zzZM7A7Bw)H>ygmo$1KJvxOI(jxn(e3S~hN6N$E%9W0uvmc226psml#3#w;rX-_h8) zY%%B(*e_|lv209x>zMkI@wCB7kS4#l6L-otEeErtb2%=2Xjwj{9XIx9 z0p1K^@}0}uo0cv|L~tg0n+Je%z>)T2mUlKck7>n)S2*_?uDJ4u0kkY@>KLO=@D(?w zh#}Uu7v0oe)YOXjHjGi1w~Wy#rWC3#THH`vwq$(ig+(l6i465i!A)&V9VpS4O`CR6 zynvZ7zon(QJ-(!+Esg|_U#b&4KDVu<4(ZU+)*c@}hS@XbhLSOzt%w)$=I_lkl=6Z2 zy$9nukyRN32L<}Jd^gSamG9`3jI=coEF_use79kLn{7`Sk)JXiOl<@5+;P$6a#E&w zC1qBblRBv1tp1Vo)FH7f_f+@vXtsNXJIp=PJv)|b)pqb_+QgjK--DHJ@Ur^Pe24~G z8uDgKK|U5(!{kRn>~8+Xjlys4fK@h z&XzG@qJf?p-Lur$t_dlrRXsmZzm^r=>=Dy{wmK_>smQ#~MfzZvpi-4cLy#WxK*cbe zR{SW>GB5<`u@+Pe-M@?<-B}ifuvJe|59N0_`6pd1`frh6m$DiqQ_YK(T2Zk!RNtsB z)$U#YdT$=>=}B?PeT7uOUVkwi4If+Q^fSG*BF{97WO(mX1PQ{v2`N*Vlx<}MiIPJK z$C28e?*q>}xj^&iLOT&8Ri)-#s;?W;oMc)YC4X`osvJE^G zVIS{aJezon!DrzoM)2-|g^3q8@MzC>k^1e#k9cBk#KU#MfQsAGcsB70;JFocj4xjy z!TUa*#Sb2xL->{BCq~?U0SkGiTO7;;5i;EV9nWUC8xd{+>=-VpIzQb1!n29D01V~C zh}-XBVdCuuUODWD$9hQOK``+HYo`m$b9~T7+};Im;*p8Nj(E&x!Q+`c^izx<%|v9> z*^*h{>Bb+n%LL@E0YDe*#fV(KmJ|DfkZTkMl;P6EA!q6r2U8Av>c=*fa!3M)--zHH zVwNg19fg?fff$BMLu#n)tb*KLSaK@hbo_|NbYz(FPU6v-i9-BsK4>F&Y@_TJ?Me)4*O{7wB_AWOL+t-{!)8WBO{w9mQbyr;u<* z(2X8Wa_sAka`WNAOL;F`0U)q2 zejVYSS`>*HgVoXQsa26wSiFxhq#a&SAUIVfM1+^7HZAw=kZbE~CRd`VNN`LJjDu+wSB@wm8;1oG^1@4 zD-FyG)~d{(A*gXnHBWnv2ZPm*H;U`KBnDlR)fwy?Mi3~&<(P?@ld7>4DBDktwQ@+Y zU^7y?k0wQiuV&pBJ3k#Ng8K;!vnfWh9+k zxUIr7-{5lmXvzT0Fo?-8h=(HQtiwI;nH5h-G*oJgGY6j6y?N-+t*=X;%x$69CpMr$0FYWFMjZ-&hNOB588;^F7PJa zbHL+!N<7YpiGDxEGyN3fNAr0wZwd%_KJxd9rXsfn9o#P1i4nOYurRzkF$5%jD9dnZ zev6-}--||kSucrxJ$Ob?tsu&j!Qo{3@Xe5Gg(9rm_#<8>ehd?MzB!0`Y=O@ubf*rc z+%f1EGa@FBMJ3~~&Xq8JA09pRur;u8CF3V}(kJf27o!e_@%!*`+~VXGL@V8WSk>Ca zpTi@~oz}}%??@eyTH$|w%d~v+ADTS`E{(_&2 zjRvV_IVD4BvtYnNi1jPfY)XGZk8;7a4Gj++}Dydb(_ zVu|t)>=LLez14!I6LesI!nkYNa`mozS4&huZ@e!3ALF($|MTOv`UaKsA7q4%;;UA9 zla=0J4toJrt6B8Kh46LFEp^xbuMZaSLbG;EHeO^EWA@irWk~gcM^zr;W#xYKS0SR@(eADVYm(&lpkct+v}uW=R+WRk83eNGYr>B zP1Ac_G}}r)&aNg*H1NeX`(Er0Buo?~EDx-UA4B4}d1As@_3hBo_=fq^;&Wc#?-StZ zpJjUp@{4_V^6YMKo%JbDG4%hUFregrV)4HNPybAFuEP!`qYdRpf~Qp+zahx43j;jT zn+vANYL>8JztOb#-j=pDwN$rscC>bOR5!QWKN@cvAB$kefsvk*L(} zvq=&7Le1A|x|9@3+^p#x+I}4=UgLk#^l?&|w}CP&qvTb*fg2}}@DLTHM=>eblA%z#EkBTQ4g$Mt9KZ&Do;i%FDG){Zqpf`~Mm+O3t=a)!<^DHU+ zzeEcE9Ai>mg#&OE4*V%x@Cq0H%P0q4=?|RwnqNQ)yk^a}k^*;)=GT%kzVBxZ9b1*c z=9P?BHq6<0=Mu}~!4hxxHj~Nq)%i%~$Lkj*QC+%CbpAiJApgHL2gdis#gFel4a*

`q_;#Go=;3r0&+hAeJ%>Z92LZBkI9M5LB zjYhcajYzonKY)daw-I=8*fCx3 z=;QqX&nDhe;N$p-5j@rtCf-v9o;e4GYt|H=_&l2P$>sI%gEHP9QxJ3o%*4f_4VUf zGEj-lfih`$DNbgtu^e){5f2S?#wkoxol9G$)>G+{g;Rm}}&IfuTFnDxG}yirfmP$(u!-)8k}% z^N5kHm@$MIi=UU)F}DEE1F8HqqBSL8R6e`2_(+-eGuh^KAn4Q2QV&E~=|2P&vjz_l z=X(DA|FJEAlK}JP&l+1=QMO`5(bZQ^5BA)xNvt0^Ztgvc(2sH5U_;KvHhga2AB*|_ z6O%$8bp9uh^?}(SpCn<+w z;4H?^>=`TqAJ)hE80<~F3BW6d9r37(;Bic2;&JZaeEh_STNfU^7ovkBDVk?)-KqI5xMWf!tm}KfE@E&4AX_? z1^i6?9ya33xIer)XpCNLrlIKmoe2%v>*VvnzWL>|cbe!Itd*Z(Kg!5E@{ymqU(EP7R;?3_-J)?NZ~P@+P|<&DH}(-I6-T?}ioWU`YTa>0`KGm zUv$Na*6m8mkL8b?c0<)E_uqEhdAPM|SWRoyGq1a+oKw?MHE`D{_btEtjGBwia4(`h zcfZr~M)~O2JCQf8U;Nd@PWPQ%tq0OZJKeW+EjbVYy|XJe`sTe(-r~#aDz7+xe&&=O zr*=wre|NyNKP-+su;;i_{4vC5RqcH>=jQD>o>hEp)t=*N#aC5D?>VD!&+&nocc<++ z9*dX1(K+?8n$n!#*SNV%*XRQgl&UfNDrO8>;hujyt-%KGf1`6eHYC*qj5sjkjCsrq7HfB%x%S0 zL+-z}X=n{Tio2V3&i$DcDO-0Q?fzWm=wW-~qwm`{H*e#S?SFDspRqUfK-cK3z1xwt zpWWA$cNc8CS~9^qEqCnOns@t=c;0PCit|2kq&#o+k(#`ZA8F0I<;eQHl}8@VyXi<~ zUgwdjp0#z4)%>C6oGR#<<6eB-^_TPvdfeTZ`E)vTO?!MuO3(ghUr#wDvTHzJ;dEBv+T@l+5y*IMK-Qa9sTF^EnCt>HP_pIO7V)sNhcv6&z z=6Lq*O6sRa`aR&>1NZgO^^x`N`dDs1;1kt*J0m0BK9afP4(Nb*)J5;P z>v&eVgODQ|Vk+!LC2PLl(W>3K@rqaKQaR$^rQ*zQ2JpjQ2ldU2GaDN#;@$n+lu>t8 zlp*xs4oQ|8=Pe^kCP>6>bTK(L0Qs?pEUm(AS z54=0baW*i#O=`}P^7XJ{MBGcBnf z=xH`A2;`pTDi0qK0qx-$;o-r_7z|wZ0IXC4?`|5vFx>}e;U)FIL*SG=;BrDPjgDIt zJ5tzfPNwQNegPI>ioh_kU`uRK05}@39md2fDSGrf7j-6-dAoVvkqJd36%QamG_#lb%DhM)= zVtV^p3M~ei7Dygnt%N^hh!GZa&$NY91PAL#3}Ezz2;-#-&PPdXl=D6x>OjgOcXaxy z2mj*$<{}MKo`yw(M&4V#9yDt_;*@JD^4eMXqhGVL%Xeope&rDQhzNqG+*k2?48K3) z$G4^wW#UQvcrcC_zFRNj_X>VJ_}T7!w@dLW!*4u(rpeGuzNVt@-y6UEW*{ukDu(|} z^QVcaxVmNSP5uER)8V~ZzEjYXnI1}uoV(Z@SJiQR{InbqH} zvW3?a<&7#kvnU6qXwsy~C79+&gzy%2Ax1Oe(YE;H=$)$zqknNGPMTCquZ#Gn60lz% zP#B9wcdlFz?JNZQQmV(!AnQiA-BMVB54IDC4@TUHS43CFm*rkkl6Tgkb0*z!Mb4O_ z=<~N0M!)42Mjvz+G){(@68-tDGot znI)w;(U+YWP^B=MzCLT1g=2EYU6iZ*F|{IvspTa_(aozD zM8D=voLpR79DViH!U#4k`x$b;bxY>%eEhkybMuwAc zR23an7+pAH^30rbilV0%mX=hNL~G*3Gsj0yPn)Z1yn}}2wTtmlm^$W!AL)gNsD*X~+1keauK>d-D%Bl0_@#YGL!0G; z!M3z4P9So-j#FJd`y-c6tDfG}&fqS;@(RlrRjKzJ6Fw~&rGg)-;_8>xRs*cEc6ohs zFHIDtw|z3Wn4!EjEbm;_z`eZCZTh^a|JdC6zBjifD#8<h{=Mt2#>LqOr4fT%BHdS8fXk`2cIfEw{ntl(s*{r&~6~R?AIA=-I^7`r)oG-Mj zw%L1|s`)y3x=4Ywl&P-19OX&DYt+E|An(GZ>doV;pdx0(M)CBMu&Zv=Mf}6OX2a%P zpZhcYrSD{@c|B>F+2qR}+ks*U$}T|M;Moy!%jDV27vLv`@tod&kaKB9=3TKh(c7WnRp~Fi z@cix!2O1{ArX0I(Qy@D%BkeB8&3FkyAJ+9SGtSIi?kzzNQgv-3euowoFkBA{%BMP` zV4p~Lj?NN>-@gXsnF|TSeaJ!g{t9oSFT$DDgyBBqp!@(O-{^}lClZGHkc0Arlzd_z z2xqYqCW_bx<(V1@!}YnK`(TB~F`;KTLV-C7!8Lmw4Q!RJSL?;aQ zJqP`tru13si+JuVlb-S1UldlYCi)D*%U1pqHrZ)e~$CCcJ}1YNeJU9ikdYj zA9wa>38)AC;+peF)XA~rKjb7A^5Mroh54s>YrH_uf9{z{Y&gk=&Ngm^XBS0+u9nI^Q4kx%h2KS zc^P$JjMC;ECh2hKp~gY&EuC$3x<}~CEvap4mM&|;5+kYhMs_V5mesa4Vq(DQXjs-- zO(?IY>vXoGyGz)_lh@%?gBb}NU+}eJRJAnm!34fXtWJEj)vyA)wU)PZG%dkb4Ok59 zXjC6Ncs53_vX4%x^w_J_HyUaP7_>6_rd}`C+nAveIOGG3@L^%F56(CSLkdPq_qRQ* z+d5i2X(Kg*8uqcBWJ=}KlDQ3SO|6a7I6|JbtX}OhnKE~3sbzhWT1l;*-f%g;fYhA% zJg=c+Zp%##ZSy)fmec~UWSP4XpO{=-+te|urQUb)1N4;*Mp7qc@08J7+LeQfyxugQ zC`>-0$}>~mcTw3R1=2`JW={f0e-IPYL3vG#noT{LYgbk;Yie$8!bz(w%j@lrbMz?4 z9$N+BnfY3MM~!VmQ9ncmcW`fP7+L;4)APaB!*IC08izbdP>^m(3q`g}+Ad(y9R9C&rov4+59 zg!HSi6_s>>t+BUt$aXv;0yhc#sHIo7_pZ36+j7mCvG1?8%I@H&skgrEVM2g^# z6y1Yn((|xcf^-7zBqO~T?Gq^iT}3+1ak@w+V@jJ8;l&wFtv7{CilkILqUxkK==6ZS ziVyTx@j?11{SYtiqhY$J_*}2k6ZAUTBaxYI)Neg0^xZ&;a5s`d-+u#5hx}e`&vcAT z_0lm?q4$!3vIk9`J=4f^NA;j0m+HM_updMF9Q_>+_)9cDL;Jge6x}w)i#UjyqRTX8 zzSDlSrgxAc()VflASuHAvUX?xk@8QHVtDX>;LHIG?WCC4-NDbKU#x%ci&&F5=6M$_?{P9r_baZ(x2DPA9q{#cHPA16h) z1*FiYm=y7uK#KG%Cq+CeN#SWODexAMA|Go=bM$)yN<)7!O%a6R2WqOqh5K;L$2HB@ zROtbCyei6{(g!@twXY9&WU1nnUf@y06|eLIKVS1TqzJTL(?(63HC;i9^jM{77b%op zqv={wq|Z7{*OMZh)cXUvk$k3iMh)r1xNYCdq-A#&g zeO}W&q)68nHQlS}eoeQLLVqO>z5ks&^gT)n{rFug^;$s+y{=+;fIcfpp~shX`QVB- z!~Gs9!poxnN?lHXU#$5uQiKC12!N(H`M%)b5)|p~oK0t9U`5 zZq4_QLa$8f3;$W97^bTC5j?-IVS1_e5_}nX=v}Vm)q9$QdRX(Vq~Jf;_kpTWOfoZR zeW$0}^5E2G*k^>{Jwpr4@4)zd#J&W~um3{M%L;aak^x!$on&H3IyYf44ejD26YSm5 zNhTTS?j+P~YP&%lkz8mGY6=&(xBHgT7c@pT%H1B`D9b>?RqHWMmFw?BU6ibK1Hx&+mggD#S4!(yOm_LPeI z;@QM&)NUZkh<=;FnR3nGw|FAzuY~(BI5XTvgiB0@OM40T1w5O0tY25aPK@Av3l=8c zUf|7z9q~}z`*=t3Y~rm0Bil9Lq~u5s<7eW<;|cxHT=;ky@NeS9q0kz*i;;BUcc3QT z+PK$;p?;^}$9SaSH_pP_42N>qi=iA1&mT7Nw#FR?|5bcBD=m067T#ev2nNLba`kCT z?r0LZZ&-52ASZD&@eW#Y-H_W)0c}JF_9xAF?2UVEHPZ#ntRIj6gdEdH-lONy#tR0l z{pWW=>Tf0Yvvms{d`k9+yo4C7y_LmAmHWk zs1m-$Ax?^t-R0`Cyq#R%S87T(-EjD_LIc#Oo4>B4jxgn}o2 zz&hW;L_$moBY1J^4?8nmc0;KJa3@{?eu8&~#$&xt^8zZBUs!m=%(vto#>?GB586<}-pfl--zwm%hVHJp-0AD>koNvg zQM;v`g17f#cX4aNl~3NjYS=podvG=6yq(eF1{%c>;-0h-Zl1g4uH)&&cO6eFzw3B^ z72cq#oQkt*AX84C1F8m84r`p+?M8;x3~S8oj)11k7}_+gI~E;UONn?zzpcgGV~uYY zkhA3~mN=We?a8#NVU5oDsR#RAp5Bz(9gAQ_CzmL0>9Cr`PjWA|Av1U`MQ?Zup#TIdil>;w@ukXUwTsVk{aOTCm z)^(#_=fhMFl#iR1KqiLwNP%Fi>bNu9l+S3snEYbMrK&?SCnbPyRILN0>zsKJJ{IdZ+ z8utk&avdnQJ7YI{*d2F?UC2>?195N{axA#dI3>6#85=M4shQ^1XB?6lv{lD&rpXpz z?icRwi|BpFYLjrfuS8-uGB+&`FhXVLb0%YjpJXGSmvOe#7y57{5dKnda}&haV9{oUa4!zhO^rt6B%b zR>0q+P2!jkdPwk6T5i6znF z&L?xCTUW<%GP~>gb2x#Nt2P%a+i~|Ej%K?F=fPpGX?tBQc6CezyvZYV8eyDewUh40#`^O;_@Ar@jKeN13zUo_UT8<*B!QZw6s<)!y>4+ zMqQmi^MkRRJq&hrW0=8zvsQ*XEwY3hqfX{j*6h<=F|Dl9BC& zADNw=F>uO&DdQpZAw1I~pf?&wO!XM&X)?h&fBh@G_OV?+iXyGfWv* zjm8qL+~dgfOPImVg_`l?IU-9K-eDP(AEM?ODZ##~3wP6SPh_XI=%?J#KQavWLi$7xV?^t|)f@?$nXIlJdi@(U?XIcEU7T;#^T^4Vi7sl{6 zTkelp{IeFn4?L|{hj9;JcYsfGGEjNZopsm{yiX;XXC1~pavbi^UHFBXXZhrwIPPJf zJO2#9`@*?1G1S-IgU7W)F?9cl#d9u74BfG7D7>{nGvuA8!`6nq9-Nh1-Hxv{k~M{@t99jkeAVM^j^d-*8N~y8u$9W*VKw*aE32pCI@ZqC zDRp(Y!&r7*&760sKH7&KFKg(iXs%t#?NpuZYF8F;r_HP~M6?ArZ6Qc*u&QWjo3|3z zP`9;ctLq!CY9;=q3+7*5Jq=e^w_QGeZo~3=Y?_;jeOy#U*)k~QCCFWkTektA_J(<< z4k;inc8unHt&X2>Oh#@f>Z@-m``3I=eRp~+S7T3KSm#3}Mb%Yv%?^nlP@@0jTiN|O z`p3349dq6hhBD+!Gem5RL~q>RWtebeL8xwD*^cEsuP7qlfQFpx3ytwffbm^RFZSl- z(@PvDPQKKeBTXOcz1!(nw1SnBj{QQ|D&(Z2|1g~t6Nid8;k`+p{RpODjiJ?#PZ5a}h3vzxTsTT6(ec1u5dg zazolhityKH`V1+;nR zRMH-J^R>H*4{(+Ka98>RU+DvWE#(l-1}(pll!1MqGt&I}C|EbDmMF3FA&Hb!zb6#* zwsh#LrIUb}vlaSb^M;ZR` z`t{mxkqL166(e|8!h*Bs<=Wvz;L$(vsEgpO#H3HA* z=K9ZjExGF;hi26`;^#%!nBg8Y!bSDthx-bi&3LQsEzn}6TBJj zVT8LLc1%B1bAGryC!6t);zzR<0SN|qdFBxsCnLvwv{Xm*B_66#-w56<2b@)-ZGhNunpni-emyN^^SZ6a5=tq3e zM%=hBL!Rk$0|4fV5U9BA$AcN}A_P_rcZQpdpM?7d3-4QSV7`eFydxIgCg2@{5b;RYMl#I$dOA;>=KZXfB-xR|#Y(Im&9-oiC?PMbW3Ad=Uc!IGUpEy4}$$EU*gt2g; zIq`b@0>0SBdi+_)x$Ye)6?fs3F?ZxC>O`^go9;TEQXb8_>v#-nWoF~R zucW>meRIn3;z?YgEveX|PKZlYcNnIArJyl&15O}>^jYQoH>Bfvv|0&{DEG(~o>~^& zkfKg5E2$_@e$QVSt(tZ`SFP#CD+cjILYRJ7BR`Jy>_JMKoRx#ChRm6FJO>|eTyT6y z%^g#J@RD@Rz;bQ$ZJXbmGT%x}|C7|7PFNivKu5Y-NDY@0EvR zL^B^HWW969T>=N@C;qyR;_pBX3b--fG%By$Z_!fNa)$6SiPwUI4_51_l#lTa>F}Gbo2`8N z-BxH;-GM2R>h{`Ytyr09SD!>BCIl?^po47AE?Ty@p?*wDd(j6yJtWCOj+bozSn+$m zD}Ep343$8MP@}L9+ZtG0UUU7X2hJ9mno${puCJ+#J!*8-cRAp_wmeLDBJ%2mOOg|3Bz?Q_8Su> zUG?Y4&&1DFUs5Jqxy}`oAE5S6QiA;r7w)Es26Bn|c#XWsu&pyq@3ZpJ@iz?Dg&01= z@(emEhUvXdgpQVBc(#RV2Vut+hwC_1hC6Yuv-l2+S52t4qx}7r`KDU1J}#sApi zUjxt9oh5_oC};u{&v$@#3=X5CHVl8P#b0jmVe3E?@$gX|jCBvM*7jCAbgNRgvaY$I z-C<**Y%q6Ut?YvBiK=$|iYPcSBvU?@&E?0v{DNDrP1v7#PnnL{?~b<4x(+2p)_<6W z!vI>ATdtmELI!IMNp#S&Nxm!NquaoMozb8=4FAf8rP%e-HVr2~EpKSn>kUfJmL(lG z;TSe7k+gNd{zfGpTsNT{Z0Oq1*51^z{3Er^oyMjaDq#dDEx0#-oF3Qn>^Y8e5%McN z*Bf)C=jrc}^Bt##_9MJ`VBSl3Bl&ancgY3%`#`*6tVM_iFHZU>{ax;8jX%blH%%|Z znN4(uKh`I_OJM;iDkS=k;8kKB&G~nZ7fAUolAb||fgn`veIMZSiA}F3so!~-i41x7|L;vf;?yCp9%b30Df5W`7o#C% zScYBvq8{5zj&3w~%>r{uHlD~8Lypg8xa+}-VcDe_jh{J3FnWMD7lYSE)zy?^`DU3j z@t)W2Aj(KQmVh(m_JCjHiKxF4?qYCexT_FuIqVoNdlM4w?RYlv_|2ar-$0%y>M9c(lTf@fe7o#N&5( z7C(4&{uxX;AG8s-cfiXtoqhv`@4pyvdkYq3xT6tR0qhtqdp8m;*Mh_ktQ{U(O*t{* zW`9FAA9&>uA|C5q!HZjXQ-PN%Adr*C;dn6h+W@>c+=<8DmEduI3H`9V(o`Y?`Tf2a zy79-m|4g}N)Qeprq-E&NZ=OlT9D`hkFrW;VrW``1e%p=svUex?T>&|$#4J^&1~1eF z!hlLxq=woK?>C`GzW?XoM?97@hACwfkIqI|+$|vB<w$i?;%LYfm6nc=8|Fmc zs+5c`9q&!1op^3+|5$41qn9Jgxs6WOi!W@BQcJcchjvbRm`>1xC650~YF zzJ0{BceK4@*>~X^3?;wVlaJu5k7+p3e<*C}-{ZUH36F4^obz|>iq5#ECi41P+zaB# z<+)2Qg)F`jai$He_3T=Aq*g5ahI`(qy^-?qkn>emYY8QS+y%eQ0rE>v@#;uklaoWO6F=~vBJCigpdUw=dEgvNzx{xs+>R&`C& z%l)RH4Bd}1G`;kGU4||`|BSTAjCm@q^K==S;Lo-8FG$^&GGpl45!)VkBJcOHSXS4B zox`VXe&X#Try(9EBR33k(HTQmM7viGXyWJzw`M9h5( zb?(3osIe!RwKi(S$PKV?-$nD{HI$g^-hfA!m%e&UKWw^a^OCa3;^U@BEy-ibhTVJE zj6qQD=amf`2-sXfveK}Leu6U1DQ+|lb=;4oxUnZGGdCsnMOsWv!PG721%{s#Hd$`I zve9ARM%kgtMu$C(Hh)ub^=wj?5$C6-&F_&K?he!DH$?utvSC*OS4tcwX*O&kJQK*} zfqdRD2r_>q&Y6ZxD$f^kUsvhs;Y6;c%`3`Ar^Ohi@(-2Ga4)RQB#p{uf@d>=gddf9 zLnMUtW#VL+Hs3(N?(d+2klp#X}(<3i58upc^gMM z!$SG4&y@jQG}pE_T5EP+h`6T*KGEA8anC(Fw>0o|-ZK$*q;2=(5WBc$K5OGjQ?T(WRd)xudNRkNcXjhA8?%k>xi zUW>W$5hW11hBC8C=0s~Dq2`2B)N35wn&O^FR6&npsjZJA#jH{~vqr0$Io1yp=okTf=!){O$#b^aHN*` ziuHf5I0w{qH?6r1UdWmQW<+Mep05$PBET9JOWFMW)U zD~*Rz{=R~&?0+wCM>d9{`-&Ev5lYK@`ic86`vBMzDoaCNz0eO|Z)26wfw7Q=H~P6F zt`7;`+u!Ew?eAWEV<>4s(>YD1JYZq5nS4W4&)CSY}jkU`cVm=+8i7~;B z$>>D$np6vy=X*AdID%Ckn>Kc=-`ITf!sfPh*L7^v0`oRDced2FwJpcy(2k9rBD=JX zQ{2nyn}qfk<$GFT-PpVdn*zi-JVEZs1gri%TD-5j4M(~9THx@yWldGW&|#@-Zog?p zMu3_U%a%6jn~Hr6iYqhtJ`*}^7JO2o;uV(TH)7js`)q@!$D|{#L)C`&oigX(uzwP>5$&h-EFY|sR zN$~163aiMOwXP~$>-=ch=?7mz>Fw$CYN)7{H1-0g{P1-9p;N6Pnu2ah=HRg9^j>ScV* z@Vym1W?E5)PSY&>&A2NjlwXuL!(r3ZVcOgIPdn58t0_;J>7(R>JXP~Gz6-9^3G2_dCC`!^817*Y>lNsMzTB4@=Rfg*d+NjTF-tyX$(LI4rAj`?)ly5o%#ts&^p{!k<1P8| zmON)K0~5s;{&4swD)}HiCkDcJiaL`l`AL@iBuoBMOa4+z{!&YRiX}hAlAmJ9PqpNy zD)}Hir&{vUE&1t6J}3{tGP`3xdEZ1m-kZSp#mBb@q!*=1yi@4qhPwnn##qTk#Q!Bms|GKZ7|z~)(dNiw|VOoiEIOjIOank zz!`@I*yi*7ML8@-R>)Bl>B$$MCs_8{osHT*RDGqFqnvTjPr1kkyt*IxpsaBQ@|{U~ zB=L4xdE6EA&4R`#28oisWJxb;r$GDTlXt{R!Ih-AQ+dg3^bm zDt{`8@V|zLaK(uXFA?!*A|ie$8Y=!tBGM&Agc1}AsbS{Mb%JKJ6qT z|Mn1(ulEz<-acoRgNI3@d>kU8+&n=k0cztUoa#>J`@sv%b+Veewhgi1Mn|EI;>B56X{< ze}R-^lou6#l#gSyNBMY_I2=E^LwQi`Bl3R&Y2^Q6Vhs64M1FsqSb_UciOAQ(MC9v# z5>dZ?ORSdm2>GY(N<+TQU^{^PT11RH&W%Lm&qgBh<)cL8$KMl?{`-kYf8No+bZ1|e z>CIJQOyAdu&1l!7K%{Goi1e%`A|2-wk#08-kzVaYq|+Tlqz|I(M0${JM5I%>(1@C< zXNZEbuOTAc>V;lNMEb1|8bML%h#)BW6cNh1gzhFHUAG9mm5B7+A@oin(s`fI`-w4W zXL=;R%A}nE{Uh2VA9{(P&kzx4RUSaA@_>BddUx7a5|KX(g>EDwpSU=T_9^id+p)p4Ou5>dX+2z{1_a>jEgRD6kS&)>>fRO)o6j3Jk|O-hd=?17hQ zYmcZn)-vt=QI&0BJM>0fS)FED$$-U_R%4dnOe!zz<}fX*9adp*kmY}a%_XGAXSwV{ zBQ;wnbIg`QLVc6XVdszIa@eay9%h1I5RxUCz|ERc;0NP8+Y8T9f9|(DQ6nLHfkqY$ zN=^oGxvYIJ{LOe?J|Y0Ys4$CTV|-|Z&KM=yHvZC)EDB}RXgSdz`!m@bL1yJvWnp`x z$xLw>Q)XIlWSPn3_|oM1qfC<-9&4I5!HCo32IEeZDt}3bqm4$>hgX1;j~@+QH6erM zQkfF`r5u_|Wo$Xx(M-gz0KW^#O@WN=zW_r;Yaa5im@D*u~54sIM zZM44MgV7JaxL7=2?&(_yn(0kB=GSO=YWf=ou?l=`w7wDGoBEC$`q1t2_0helZ#M|7 zgF1D&nq%oZ1APn+!^e2j4e6w%Zx85f;ag?td))}%P(z=dyVm9Yb-0VeUK<_OJ1u>M z=-V+|4Bv44bojmiIsEtQ(Hul@4rpz(KF*1o={LsEcQJ&uKK9#9ecd_qJ!0^JYMh8yhNdA|lZ;qi4-C|$g?=5|=Kwq}GSS(e-s$Ysm7D#)4Xce@e3 zsYdu3EPZk4%T}IOTXId1%l3Zjw&Ygjko&kLm&zgc1xv0ghuk4ct_O12;_-b;ZhH>7 zS1h?bkjs`IF8F4?Jq$WqesF`BDfcw!Z0T2J$sGk9M}BDoQke#k)BNH-j`J+anl|){ zW&z~Pa`_B`Tg;ylJ zqS$jMCI~MkyjbizCrX7E7hXK}=!tQ{>k(d0?7)dp;1wV&*c-2Qb*mc|)BkkhBA@U0 zd?)?)CyIQ&cWa}PPu_Ea`<{`raZGr{G1(P&3h^t#Z#aI%_>I9YhF>{;6_NPVpZ6vP zrkqlDLbN>pwaDvpPW6di`OJ0Bk+aURyx01k{$XO!spz0Xpzb-FcMRO^gI?=x?FGTj(u`TQ=Wv_?Gm7yY?Y{ zX1e#f_YFw!@8RZuZRX#@t?s@2MfTx@&(@K_p6OQZ(@q$ixZ=2*(+g_x>;IsBs>R;x zMCI%IcU2% zvCKTx{zHCUV*php!fJz6HYNCq!SSjJ_vKnIdw$J-1$%qbd+@&=E%%IQ^85 z?vwnxn@_v*S_$g)5Tg$lIPBECH!|w)tTm574ff*-7y7s0hoHeQnLI<^Xc!C{hL45; zr(v{d^eD)twI+>>DUGI?MKoHUM>*=vz~}!>e|bVq#Q6|>{nKs!T%T_3u=akQbKLT) z8lpARE{!gkc2&bw8UN>Ab$#Pi*I#|r^^q}->u-*H5|^wFo;Id*Li7W%8IAX(rc_R; zoN)aI8a}+zEb*>)#b!^NIjt%-qq6F<${AI&VilN&ZNX;6NwFJimo1sz z!ZU7hDbv*1Q?Y3ndl6$BTi)Nw^Y~&js%Oorn(?04)SK6&H(iOFL-Ao@>dn=lyHcBO zUJYCa{<`%0tEYCRr>?DDbiuRk5i{J7ZHjyVhR0zI_t{ zGvvqwtBC;mcywOweR`OfrgPghnPE1<@ z*^1W<8ndPEhw?w%=OcMrqaWq2qTua8QNCHsaU90Z(hM)(z4%buP5wY_Zd7H?&AsD_wAS_+g+0^4?!q73mO>in=uXd-Iykdnyz}rV6q+Hy7mc%0QGYIf%Tp30M7(o zAT(pfGl8!YnsuJ*+BXQzoEwS}a*xm~iCouyuh5?T0OyM#`$FeiLbGJ^?!~7<^dRR& zp;@wqB0o=t?2DY!LbK!!MSevQc!u8#A3|-eqn7sBTSl#3Ecz-#-e9;;-(aXdr}J~X z5>aRVswcYxg8sytdliLVP`Ybkc3%9KR<=G3R(h+qm5`LX5WW- z(H|3?%zGl|x`a1;N60s7ThoRwBT_;mfmsD!@Q4_d2MrKqO5NPUPL}nt#8F# zTM20dg5e+^PMt_h))|84+*Jfcda>AFL&VE$mC$R5DA4UfbBxEcfqR7h2oY866GDHA zhzh$`=r0jbM7}2UK_V)_6GDHFh$e+)kl}lYh{StE=wA_0F#jMl%U%QpaS##mYW+_i zNsm&m-e#<`g!>B7TShb;3NZ;=e3vgB(5%Czz^hZ9a^~4DG6{Hbf-doG? zHWLv}?r~xG)cPufhkIHWp8JUi$JdGQpLZGFSSk$v?`}D*uRx^QT_rH)x1bM>MfK|9MxQw-n8j6KX*$ylY{&~eax|EJV{7wFWk$nmh?&jrJL^VJ)KFcVD1J269{7JzJe8@$ zUq17FLPNQjw#0KDnJ`oE>xW+)Kbkp3UfWoLXUgzL|LX8F^{oK08$4|y@~{kO%5jPk z)zLRvj`iD=!z4#&c1+9NX~}Uf8=3>(Xt}?)Lb zw-|CdZDHm6%gCDXy*h^+CrnMbWspO2=o^sAOtR!w<^DzjO;D^_SukS06 z({8|act|Msx@e;xzlaA@Umg-84WSbJ@Y?b9>AMD5k7)a0?*S{bO7<6Ug7@oeF?}Oct z+XsiGaK*NV{ubd!Kf(4*1%{h^w`!vw?eBvthC9wLwIzi0AD$ruX-+i7-_a5bxmqnYHj4P(_4qSy>s2hM~5~HZ}{r(Up>7% zF?jJZ$hvjzjAhPOfB&n~M^1RsYYgeW4Fw_{Rnn1-Cr;!we3NH2BfQSg4|qks96e8* zEB@7A$L}auT=2|2saS71QF7+&5T3_AAaQSUSjVB$100-@y z@Z8yLv4vkR?LD*_I+$rzISDi=REat%9c&{@B@Vj#n1@ zX#SbA%M+)ZGT2mV|2;Pd-%Q_yij(kh>O68L9q7{XP9iL?!+vbYf;ybLeUm!VdW~_W zHR6i%$rXQP27j00@66zjYEydFX6RA;l^Og|nP+Kx{wn@T^Nel9-=+9FGx(!6D1TRH z_^bFUGx(!!R`M+w@`}GQgTG7hcV_TMwJSaAGW00^$_)Of4!5H4(YoG(NGX1!SgH`O zJ}5goVxEn&y0q6p3EC0MwCh<`+S`MYr0w#RJDleqA&)wWP~vv56nSL==c%jkq21DF zl@Ek}b^YAQeH;2dGa4J<@i4(^s7d|?=_jNmn&^V6{LO56n z-AFW#zx=)h{m$X#*F+`)J#wZFU@TTIo z^P_|hDh^+K;7rGR-MvO}Dm>0qD0g|ajMvG4Of6-OtDa!YlWC$~ZHlADr@JGQX%RO$ z&(rrae7CC33iLccJwGxz?3KA+HaQ!pr_1DU_p-k4?^f4D+`Xhh03l`aXRhuQ-o*9CcFstEzNL8T${qde-DTKv5p* z?oGu&&mo3~%h0?I7&xcN`D;^V6ZISb+jljPGFwf~268$SN79gcxZU@doS#zWM_~Ig z{S-OhQJivc;rmmJ*GyA})-DT?H+=?~bCh{lam24r)A4r2iSco_cd|c+6~14!NGx}` z;&|y3JweUYiX*A2#z|uo$E%fjf1s zLh?HTG@RFJaYE)!4aZtc@XPkH}pzf7rTv+!P3 zyl{GbzCTue-L^Q|FZNKhCWdsHP;_1;_eDb~6 zWgle4w+6VysR@@>%`K1gGuS^KU?uS{aT2&P@%~V0dEjDqqJ77}GZ%B&U&&R`!r1g^|7p>i=3wQZ*$C{%l146p ztmdC9^&dBXaeigA-<(kB-niJh|KSrOQ24D24EB$3iAL_zp>>Oefx8j zm-?aTHZEVJ-N5X4zBi+S1A>b z?n3ohbV)_@|zo&t0l2qOYB`cF4?nah1^G>q{EG% zE&!-_l1FVf1x<)Jkb0}iPq@rmjg{7hR#UaDL3Oa2N-b!t`|?7-2EYu#pW7N9dM-KJ-T7!cyceP`6yI#_&G^Vd<KvEKhAXtfyqD0$|yX9Aa`c@IT6zWpryY9?RYQog?> z-(Sh=smAas70M5=+lFwW(AJ)&4$Ac;2@G2{&&oE2>FeM+P zVptpR)d+KjTl&q~PyH8J@)ue1{I(Jp-op{rf3YRc*aRku-5X)~5lTK-OXkrJ_)fUG zKQK|Oln%QesoYQTMYxhWFx)Q?mLH|$gIdGYIf02fqb>Q-mOM|43JmZ42TXwB#pR@)eeRg(Y8M$xpK6Ct327EcwZn{A5d>UzY6Uz@ zC0}XD2Q`@vqfV72UuDTxS^8&K@-r;?8J7G^OMa%359<3&OTOBYueRjbBM%JkQ3@QdPg7@9!mi!f# z{1r+*cuQYl$;!E0r$VP z2^~{(fy0$dZJ2+fva zC`!j)3GIb%l%v-;d-P~WuTid6@?)GYi#+T2Q1lOYv ztxtK+eTj1kS3!XG{3}&w7YFubPJ`Hc^5xFz5Ix?xEksXHXXpp+Cp!8}HqU*9^R1Bl zBG-pMKp6=WdqAQ)h4bfE&*O~|VXE+Ci zW*diFf1INsy4v}b&@p8{%i%h(!2N7zjL=^Bz08>=w3pvCPQB1xdAi(LCbUdeY9oeQ@4h0T`^f6_A8=I1k??Ry#e z7!!DDv&G9W+xOCDXZxsR#nPJNKHpb9E5?>fKM>ic&du0|U1m<8pXcLe?k_&){WKQ( zmYDfjE&B(n@K;T^3VmG2{6e%J?OWuF-aeuJryPgv9g#CskuQ7ii^zkrHyOy0K54Z# z8877$()(m@GWhJNN4_9?b3xA~y;t@ogT99JXJqdu=ryEw%id(rn@D2=at{&oM~MHQ z>|q71_9ovedy_$biT2xNZ!&213nCwry~&`zNBVBrn+*CT(op&e5%g)|7RPx*=sqs! zJJAmy!k%aQ@@|?^q1i8p{1x`t39a_bcH`~_q1E15M1uVRx_=*Wqoeu*q;DbJfjdLQ zelxMnad6azl2?0cTd~Jg=r0i0InF~utG%{Jw8w?!O3Fymakx^H`qiBl?~%I zCFOrW8p9)=u}b=7;&jLPjnG^l8<~RgjQ2O~2NN;;Wq*Qn2@%8dDMHUAmO0Kxh_s;n}5h-%7;vP?ykuMMU@d!$N_|F{s`TlC5`E3RX-o_`m3bb@1h)nuJo~ALVwsFq5nuy6|OiD z;YF6Icr+0azm>$8<0Oe?vL_qqlqQYz>n0*ydx%KytwiJls-DW9okV!Dhlu>VpNM?k zN34^(Tu?3!k%s3_5K)ef5K+F460h<0pRqiiB#m;~OGNoSOGLSLSdNp(U*a06r|S@Z z(x^8vBI;8G5%sK+i27GUM7@j?yAgjP>Tweh^;^}~I}v}Do~FV$5&2#(xR4lgyfX)YO{7r{kQEA7 z5>Xyj2_}gs7i$GmM0k#*SC}TEoOB5y$yIr|U9g9Udc8$(D-nU*Cb*r5a zu~sleMEz(JOcRlbU4q?2)ED*M1NM+cz1bqTm5BPYO>jFAnY}}BClU2&x8NS)XORDb z_Y+YV9uV9|L_OOtcn{MZ^-YzJ0!N*v!}|3s`KV7nA)-G0fjHdp&L%V=9Q>VpdZ6ln)g{+0hTa3>VyP~Kl8);P{Dh$!FO3(s<`-m56j zNzy3CyoZ(L_bwvJ?Wc$+uj)OCa>}#FSw6Y@gXL1a2T>l+kw!V>dBBk*!cSa-{3oKE zH4;(Il0=j*^&Ufc;x-SKBOcVra>RYREI*GEQEoUsW_jV6)+{G%xL7`T#yHDG1rg<8 z4iV*mXL~dM*AbcTMCAA15|PiJB_e+h6OpgKAbtknC+C+meq(y4q!5-Im9iOAozLZ^sO-X%1ms@ltKLL=xZ-w{OReh(4(zhCHw zi7{zE5WXi!mq~j8`Y36Xi{nJlCy6K@XM{dWL^;W0Ie>iu5#?pL(8WZQ8&&>bUqO17 z)MwB&q-&)9f?h}(G^hzSim8y@RReh|J`UhIoKa?|7UO}t+hD1~K3$&_VD0iwp zfmZbiXoYBu9=DPx>IqMbX`ab$+4>9?}vtWUX z&|FvsJCrWgyjUO{njH(++2_b?dnUEHq%g40TrwS$IJGK0Si~AQ%9uL~tTI-u2UgY$ z6X&`@mgZDYhNV5HX1EN`Fj+4B71XM5S(cfzY=&BY%FCZU3t8GTZib~FplmMv0A;iE z17uB>8Or@&olnF}tzcHo(BcO%w-!I3IYq)VbbCeWrn_C*V|5Kzl~*pg#k zHHM!yT5cB@roKl&XVdp3OOAco3jDOu`W^+t)Yl6-o4zBK-0Psr@zX}@I{}8NF9sr; zzTaDNQ*y}hTtibI`^wq$Ra$cOptI!%$9(wjmjm{#v&r3H$+hK>;~X&l`}%r76oJ-8 zr_0}1a@#>?^LLLWw>O8}*DSe*bI7qTkN)A<5AMXyT)NVwMq}uTh)b)*LU}eiU&RLt`dpw8S6ibeM^lEw}M#qDfZJ7G<&@dEh zA)uC9W680vJ|>IYW=oD^?`--$ZOO3@pG}VGV1_T1L+&|Ct_O12((f0R+_oJ027qt+ zyElhig(de$4mr-PoBE#5A!pwc_DT*p-ivMO%R@$GOTXQg9KYRXll!_QSDi!7zW=K+ zhnzZN1LZ@P=e0THioiGH!MT!b;hSm6?Z_ebZcFZg9CEi=a*yYb+il7HD2E*Hkuu|P zCWqXASaOA!*U46o&RTL6Iplb6ndxsm=vbC|d4(mn7Ie0BzS@$z9dx$$;08->FKDw} zLp4)o9r$KDS%7wu?LFJc8vGDV)gMvk$lzI*7oO;o?Y*$e^7lCCZ107AmfTs;+1i7r zMGnPZnLGr*^p|N%b3)`i3VuQ^%D{`!azBBb8Q)^WcMp^^zL=8o<9piDH=;l0Rkbpp z*4GFA=x18r3^~4|w9$_)ID3sGiKQex%zV6wWN0WFY z41JR=eSa8;?~I6>Hd@~VOW(i8~#unymikc0EIcAvz&=w+G!>i80M9ia72 z$n|2beF>f)#*g|~&giER9B1nk%vb3^!A|QNV#yWFb)1_J7HzcL^cgj?V}`lVeR0)Q zv#UMvWdA$nHO}`=0r9lDsQFqiIfW=IF#dUvqn%NXKEn=`U!Aq6&OKAlJCpi3(y;h9 zU&N`90p0kUr|SYb-U6XWolM`5NPflqYBeW~H__fz55t-9AUF!iJ3 zXBgg#WE$=hH4XQ5nuhljnTGo&8NR^3i%e^T&!)qn<-SEM4N(09hJ^bhriJJ}PCP{C zJ4=P8pWG+0Iz$(!J6hP^pijIfD6}qI+F5U5_?xTQx~}JLla++oT7=&r2nS0A@6BKw zc|QhIk;v2`qC2U+m6s4l%UV$Ir;tWOE)zM=!Hb+TOssHBJ{2mIz^=Nw{lO3`m&a-OnF}zbU6y%8DYMZFM}C=^BWdY z)(lR##J%%<0$GRb_s2vm2d2^E5tchX>sFg`EX&&D$-{i0DHjKwP42yxTw@NoPD_sE zk99{I?e8`)On+G}v&nthlIsS|;;W6;_f0T#+-XPs{Ar`@{sjz9K?1!7vsk_ z2=y_2{|!Iw29IhD>0~~L(RM!ot)FRC2V$Yf5VYM3csBjr3!(-*`pY+y_V*P$Yd3gw z?gl|QZM5A`Wt5 z?rDT?uJ#Oe`f>Wq%IxzGRk2uAWu^IdHfJ8HYi7-Ov-1!2X!l|K`G;}NSSOG7N+fSc z?n=Ixj4ZwZr_$rx^*L_*+_^iPyKZw+(c3By)O~g2;)_yGC&tGwN?x0azS@(B{`%81 zr^Htz$D~RUBa_k8j?@nlh4CH9=Tjx|XOgwI6-~;=O#~xxqr)?)0g305l?UBdd+H*; z{`8C?pof9hT5#jVDc2ndj_0paR#+NMMsKOZ4eSVu6Ind06?Yf-;lh0s{&Te9#@48L zHao-p+czFHW!OG=WhBr244w;-?#?Nl+IXgkJO_pw!xho$_;jwP^I8#HHGUf&-PiJ_ zA@ALv^w~;^?_`zv?(RO^``~_!3??oZd~`p^zg>LV-G?{xxb0-HFW~OZAJ1o)Li{dx zTyzZY?x;UmV%}tKoD+>a^+nA2l>BK<)vzJ%(ENC@cZhU7yhLzdyfonxLq)^j(s+d= zXl-?C%HW#j?YJ9;l>JlBue5Y`wOaElzi`}PSC*8NpyL%xn7rY*(E)CB)12slSlRWZ z3unx|e(u~Wmo_e45)%6w=2c3^(Xn|S_qQ>*5)#{rvv&1ti$0Nek3MU6-pUn=-si1? zo6g&5f*W4DRi2S#uMw{_eQBwQK6Sjmom*X zu%{TZ)Avt4LBp0K*Zd4y5x%3fVJlQWsBla4Lz#DCvt=?{A-;c2n$IT9mdm8s=9x5~ z|B~i%bW3cu-iQMF71`%<{7w$+P4jl{w8oIxNV_*TcZ05wnBa+ww=;JW#GM-W5)Vwa zJFXetz*jTZ>Hmf1dRVdo!#k)=!!xiqF zDY}p9Pm^XH;F%e5AZhx^xggGikY-GIXLL$vhLm$bsvCo6)&ZWGu}$nfdHglc5RkWn zH&WdMfuUt_11HDs71N9u!7f3_jcZtw7Cc=F`7YKRfPpO0-;Zb@)E4^?Zr#$F- zBJ?x~y@CjRNuk#g5%{#wT}1fPBlH&H#j+n1`gV|Jdc5U1C{=Po_v9*$vB5ymM!EH7 zk`y;v$H%Y^%CNyi!S&y{!NOcoXTG5gH(3_jZft3rwzg&UruFY@ZC}^n$aC}R)f-#h z?-+Ah%^REB*SB<e zrY@*`3kJnowKpv5G}RvXe zv23#3X`|(?2E&wl95mZlZFD@=f?>)%4;n?M16ewYkifLzRyA*&w0>BKXQGs8NL`2 zxe`Lu$9&fM=7>Jp(QqB%d!bVs>f>*LB{u>UphpXd4CT0okEqQ~$nDkykp9v%LC6eW z6T;U6KEubRSBI||atKlyEM=Wq8QJH{Fe{dAzO1V1T{V?z!tBE9b+$}UzWMWIv(U;F9B@mP zo^g_xXFBJor-LU8)T|Tg*`m#<#i^nL^|;0L4|S!zcSOn(!xE3Bh9x5Wwc_{J!x9bN zeX3L3xKkG06ip_Qo0Er=QOs)TwLp7%#{2hjVpDcJ(ol?B4x`?kh@kr|io%z_Nj{lM zq_)7XbGUD@Z{QdFdCK&|@B!)DP~3XxA`N~gPW_9i zfBEV}>fY7QY}lN7JXO;BTemDRAmO$SNYvu@+-h|vEM%AVo|_p>I%PT*2`?Tusd+@$ zySU%6hap$bhmGf*ZGnt;Z|$BB1@Yc%Jl}6TKVUxJ8OZO$^PvQGJNLQ{we2_T9yXr0 z!F^uCi|X#rqvqY8Dtx>R6!VaH#@ymfp}9ryyt&0drV{0wDlIaiyUAt2lOF%XsMM4qs)IyiU}+e68WtoPjha8jWBVN< zZO_D~(e}FIqV4~uP=~|Tr~SA6^+M$(J)i$yj^~$5dw#|5s4D-{+ zOSZ(F`Iax=%y%p7tH%DNFFtYL%CNph9DmqX9Nwz#E>auGF&b@dUyEJB>5lf!7EC;G z*X;ZJeXoJ!{6+JZs@0!bW;t#rO3bTWQOlKxBBwU-8uYT3=C$?MyQ=N6rnIT!)|QQ2 z*6Mq9Ki7Jv8fpwQe6yB+me?ml97 zMt5cKsGiS9Q(kv*C_e?iL>9g5=h}KqcMLbex{z`vKbJnr*!upQ>9?A$Opo)$$BsY8 zc((js%6CHq-8b33`|(TE6kh_9MTX(sLS}h!K$|Alnr+TAdM0=xo$I?_AjR3C!0;}i zu>bwlceWreFnMGc-X#>4AE4wbd>KsY87A9zL&F;39cbwrsPqNl4R+(c%(IKR(tPhIa{t&SfhXR5V;bI7!x9#RpI@W{ z!@Fio!@Fus!@FYiIsqcr2?TAMr*|&+oPMfQ_W4eO(Dak*1l}Vw%M8~E+#I6&sc+hJ z@5%R9-?T~d9WfN`>la0yEgA3DcvNUl-$3UFLbGNJMSJ*)(4PCj>a1+)W4;b$dj^8E z=YEJYIYbY2E)UVeoQ4oRT%C~}xW7o9r5Vr{tFs9MdW7?(ko#iiaEKnM&cF`jM>)R} zdoMjkI|Df7=ZANUbvMRXXR6qH@gL`08Ir%m;Y=yrd-0Ds%|f$}F%;$Z{ULdjM{`|< zbm_fy8G2;l9iOKT$@5RP@{iyWA#=!**(bM$&{>DfIYtZU@rOqhS$q9(EMoTX8a6h| z7%S;GW*vFJsVC~~4;5K^{GT!4fV0er1+2DI!+bsN(PN%m69qCWpvBE$QqBp3+ykX- z15}BQn(hbWt7Vl57k zW?YY~dAZT6$C3BRnj9eC*re5(95g;9q~9xRa=>ScM|-s<2XpSVLN5}$MsOvu(Q(!Y zy@3d!O+w#JoG)koL*L($PRN=6p!blD%bEY6A0mxSWe16%A17WeXa0l!K52aDd`aw2 z607CRf7ri9x(ZYAsLXUIf{y1qg!oL)I-U$>z_u55!MEwOsbpO?v|DZ>a?t}Oduao@0!Fz9z z&-Rby+nU&hzL)dh;S|>!ch|u@mfhle3QhOoGFj=Ns~spbrYeqhlq6E zN<{i^Cn8^V5|Lkfh{(tLiI?LnS|alOVPYKV;s6tJ1~1Cb5z;7EM~NtJ$A~DGCy9tB z4dci5npi+YJP|d8MMR_<+jn9y5ti&}5o1Kezg)0_h;*1DSV=^BAm|Efh)^;|Fiu4J z)C(>oBAprqn}{*l-v?Yt8tJx5FiAxEtrbiW5r{UyG!g09CD=_wx~lpG>>-Wx-6FV^ zh`??W+)hM#?-1NcM7r-5+(ShA?-jhC7?-oPf%_cL$dCPk4-=6uj|d(jB7Ytie1eF` zKP`BKi2Qn9@F)@a_9MYh5Rq^HNJPHTxm7pdpR) z=lThz`&wd5>Lt?oQ>2l;>}N1t4-%1{-z6gbjuDZ5uM&}N_-dfiOVul+Q#om*&n#jb zcY_d-9@i0(4k;qy&#$tK_s58c?`MdJ=Wqwu9IV-^6dGQs_%0M0PF1{D3cZSm_@{(! zBO)ETg}$AL^w=u&HX_nxkI*VVkv=N_;QxN|kxqxiUga0k>!{EwKVou61LV(;kMwhx zE}*&2iRoA*H2aB6&zR8VM5L=~SDR5^NF#mYVqZ^0I;(twy=q^P2uZP5`G#_u7P^aw z^zRXR3laISUFaReIN~exULx{kpV0e>$e%+(KTbqG9TEC@A`<Yj#dq>~!r`Ct7)Tzjc) z&`0&Vt-)g3z|!czW~vJW{)H^K<;)J62qzyu8n)-ALGz$Y3I0+p>X8|8w4<4b zUjcp>lH>cs_7}~%Z?wNt!0CryTx_Zl;37QFz%NgJ^sgR2Q(qHk`k@VFY2J;WDc1v< z`n1vhwu52HZ3kVbg@9V$7E5k-4!M7@*RF50zY{IFV$j*b$34jS@0Y835W{_KLHKU89yo3LKeED9_7LVUsa(i;fjX?&Q`X0z3$JKA9 z9M8|q=I;%b+~YaqZnxyv&&XCzcUW@Aa_IYtCHG1WxyLNIvyjVH{*GF5?8jt_?=LMm zrl(o{ba^gBLj|w=eB;_dZO7sYQkeqCne9+L+99?(Y==tlqZ`r_Eq&EckS%<6U*y4RsvEi|L=Uq{~Mw zeP=H5#?;h@?z^w=Q=+eu%3#`%i9EAb8~Vi`&k-hSxqrYXxE|2jXgS`M$7gL~XmnY& zw9%@+Y=!UnnAb;V_@?8hVI2VZ@jbYOiyRxRHUpwR=+2(T73Xkrr(W~<--zNQU!}k ztM%o7`0cqvSR;?qAQHEDYvf(5m`^X* zezMTXUqn5PsXj{2UGRbH>}73znHxV=`T9A!_12}Q7i>_`5~;E? z@o3o@r*mYY7Tns^cdbq@0Jry&sK?1`xFJ>iVBHxfas%v3fv=swiut(a_Xxj7`28lO z4~+i7XI|}}_w7{P%k_DEC;Vf4{Hgpt(bw|MOi4VR%%5C*)V(}$Q{?5lBA1l!h?kwp zi@L8xel;plw7n!>uSIjGXhzC<90weoX3jE6%Vl0#GR?-E zC(SnB6q#}Ow7X*H=w~0Y<9TP!RQt(^%{MV7C}OAF<(sjp-`nfpZg=k+S?}KC-Zv`A z-42^k2GV6C6L%the2x#(&xtcVDqU3SHR+V-k(6NSd1=$L+)JCD<*%Ix{HU1e`BI$f zd5HeFW#4%y`kMP{A~p0uuWXg!)RWgvL{lUE^Gm*ya1n~Sl#?ntH6+&eh;}ms62iIVQc*~%`d6X9aq&P!88P%`+xXGco zyHRl@JQL_wi{fAgj+$4~uO`J2-#<#uG?SxF;x14eeuRLlJnH$Wia(oHaHcR`|EM@C zJF(&6f=;{}${gv=+1>yccaU{h)4F~RHiX(cSAm_7+ zBjNci_0XyBSDc&ch$Gt{zBz-QXo`m8^`V3?UpF(uK30K5)0y*myN8)vYu9ldb zA5&(a;z%sisprSR_BvG1GoP;hO>rd5MMz@VHX-r)AjI9rUQ*C`ao^Zbf(d`%_G$|OFlC9XtW-UTA!wEy_&C4>tE@q z^TWeZPou-5k!6G?m;ZX$uJvknIvi{hXtaBe@^XpKjly^*-MoZ2U%LGPg+AhaByoQ~ zXrO~*!C5EpbN`6zf1S{3f#$Vqtj!rOxNhl<*5-_tvAt}tTQT~ks_43v(XrFYq66lP zt&aAOMQ@8u95Zt+K9(TpeN<(Nehu3-s>*0WI~iWU29M!t@5QaL=-jmjjt<# z!{2!hLwh8!V`JplvhaS8e*>>&$uIh1V@qfc%kF~AWZj>I_q~G51pCK+ z?x<*YtYZ9>(#Fcl(&(^Q`MAndWoc=2-897sh4814&ItC_{%%Qi$=vB7$*=U!%&;T< z-Qv>9(vaLw`(wL^S>S#JA?&*erR&EBWJd6xvhcn=fFW5jJ>+;Fw(|6IFDaSH-7BU~ zFBG~XqlME#NqM%=Ee^T<*g)ql>4J~WBTCifK{r&1YM|0PvPKT123oXcFs$8u{D;V{>QM z3LGWTxvpiS)~|zG-`cr`PBb6>`fBKB%f?P@s(5#E+ol#TG9B$*t?ipSHg%e=tT=dA zZZb&kuB%o1C;04t4j@sxsjEYWL6S`Am+uG^nb(c5w>P(~*x0(>6rHzreG8m$yT$p$ z43RgH9{eWK(XN(Kso=rij`i0ycdbdS?O4COwS9eCi_W3IYaOcPOzieGNa>dL^<62$ z=TIJMamH6?vhi8tojpKrbq^483I&$wX_r&)RG9yz1NXd_F+&r|Z$F>?jF&ndl%U#B zIn$Le_(b-0b}}&>cD1%z3i(zXlGI_tf;*!CuV}eBjjw*49UI@hv1J{O#?xU$y8GYj zs7Ld|FZx&)_+C1Yn+6qZ;c0ieLrypBWb2MLX%14d?J1%g(;Wv7Ce1;INwd>x(tI{)hTEpixNL)c z-Jqf^c^`^?*bXxXAf{UmBuv^4n@!tcwe2qyc3a-284oiqE6)=bhQ&;O4!V$si}>x% zj1!;FN57pkG5wXY(_s6{c%08)JFPglGv%2#wX^Z3xutn^tK&|=W1mFFMl2VZx}@64 zAJ}(EzexZ5p?SmIi?FS?*d6JPa!0%4@=7_52^*7>=e&B(w8e&Jlf+!MH!Ro8XlQnu zbKQB^Wnvo478r(mn8Nn?YAxzQUq%nhJO=kLh2{JDl6;6_xEr=FQ2JuN6jLfN+`|-> z=hvpdaL-cMUJuJX8SYUE+YbmF7h=rGeodqp*FL;+~=~Cx{ufa1T+~{-Qv+ zvcK4}*V8GU821Q;-H))`7hCqlD!qbIVzw|0&qzz2E1?6!JwRdq^fZkp!#zJ?`_WeZ z@Izx@xaTJRISW6=~)4Rrzlo(vqZC%XUXNBBs0aS_X@FZ zRQCD)8X(qO?nzoM_Dm`6Nm?y5TRxs$daKZEDR_429YRw#_ayzD&}{j+C+T6KJ@*5h z9}CTz$vsJGHXhF&J=lpN@C^SpWnbis5t=RcP_$?23kaTB$A{wIHDd3DXP8<;O7|W; z-1)HBd*Qpt`Fu$JV&{O+UU)}1PYdmZx7gv@3;Y*-Bc0!dXq**`S19eh@Q+q&gh{Vd zZpJuCvG@ER>)a(YTe_jB-#dl&{JX^YW{8eC|3_#q{w2(0<)0V-QfIQzUVO`(x)5FN z+#s}99>zQB046`Y6Pyo=z32Z#XQ$9!dQ>?7C^TEHp;&eBHK9HKQ6J1bQQpAH+Y+S) zE9c!0MG1cdZ;g1Y@x4ddGBWoP9>TnZflb(9u33YeLn?E!B{ zmPs9d44Hjo=vxOfR`$4!8FHZsC1b+pO-$4Hb5n0Z)*nsk@cUCn+U7j-Hd%+Lxn`t{ zv2899Ytkx|i#j+=K0Or9DS+Z=%me0{M$;;@WRkYZmRX@GI^>)&JEg|>{$4Z5+3*Yi zZ9^+@S*QE2mi=TvwgC||WNaHEt7IP;ki9t4eAh&7aL|hY-YEOXz@JL`TG>|wdM;_a zSQZmOUqi$nJSut(5$o^Uh2BJ5;y67*e}vc|XC}kZr${f7eJh~9M0x?vF%|iP#Cfuh z2=?D2op78N#r`E?t)uqCGCZeABam;1z1l~H{RTxY_^=;A#EX-|Ez)ZL$-88q18B96 z46o|>Vz2g*RpT8XwAx2D1Iq%0zJ-VdOM-$BICE*L_6f_rpY#gF{4= zk0*#IH%EvlPe+L;XUB*reN3k)G^J5-W&E*C~RPM5HgG zs<4KLbeuu3pVERlV3z!YiZOPgSti2Ugi>?Tf> zeR9Aa(#WqZf?J8mw{3#kiO9blf;)-G$K8T^h{(^qg7*^<*#`vo5s|<91s^6NpC1uC zL_~f+F8Bly`Tn%v5hC*cdBLN^TG=NDJVqMj;ke*QBFe=pg1y8AvTqA`mNd%A>w>EM zpuFU{-~&}TLb)j<4OHa`EV5sLC12)fCded*~0!*XN0S z9p_mh%F)k>g|crC<>nH~quk6SqP#31qMTe$MESUxh;nf!ag6MzMLBqpbcy4^f3G4UUwO+D^K&f``N)0z%s-yM+9j z!~6psCnDb(g>E7u|5gc|BqAT%giaHYpX$8{_dTSMuiM0aJF!~!U&DS6Y2@<*V!w}w z{C+~{r-^Kbh5iu{`QIzF+6Rbo;ILdkAJ?`;Y7tMNhZ7Ty6BD|ei1MM{n~>+)be5C2 z*w+(LUYdkf?@yE)wT~3?ZRDf;sP`u5+exDwZ58=#M3g6v85th+{zSRDU+4#jC|_@H zUn2X6p-qWoc;DsJzD1J82+Z5nMW!)UvzgiDF#-t$!-Fu6-g4Pxe4NT9m~A8%$YveS z1=f007jUwU?E>pi*I$hZ0=x5!^8%ssjP?Q{D7MCYft^2U&?Bedn_w29Pzob}_P`== za=x)(ASENh5aWEy83MsKJ30(p_=6!GQ|}Z?6fMPv$4hz%JL25b30jjPyOr zC1{Kt1FfM_qJw#X(qf7QG< zGvH>fulY;c0Xo`y^{Md)9y9iJq8V1E1b^`=aq!w#2Ct@&p&bogiE2LcLUNUmqZ^LP zX{e9$dfI4zr-0E9zqnZ3Uh4Jn@#<4!fIMIUezo|S`kFwq&!G+FXvjC^c7q;H3o+W? z7SN{LKF}3f2&naaz>;Hs7u_1)XnlVNj;W9RkD|1$GU=Lg3Hrd%9!Hh(u+avWD=ljC^8)JOf<%E1v!j{Q6K?X>}^ zOs^&PJm_rcSBwV3^!GUAF4oF`T3@v#_ZlqBbkTC}vE=eWXOp|zk{b#-TlxEnB{v3i zw(|F5ORgMrwsd~olAE1FZWJ=wOqYd_%hpcLwd7Vq&dfKRF3T*r4?r$kx^UZ%=`X*n zWGkm1wB&dN28LO_(f;nR>FYrxFwF3c*7vL>_Z;NdW@)1zziatB24lh+Skm8V_`zDmi`#~@8|oO1z)(&b z{rHllZ^Z;heP^S-O8m6G-&*>XBl0dS#b|w}Eq(hdys;|v&A?CVi}vxtM?Yv*48&L* zJZ-3tzd@GV<0#BMT1aFlH(KPhRXxV)`;C0lK^*}(GvAI+3gV05tslM$$RX>~THjfW z^)J%|P{)^Oc;i%}(da>1Uk-jVe)N~^4gG{Z-|QQQIV*#q^j#JjJ;>Cxeue#Cb(fFxI5${^+ zUvuc8(Iqdr*U2|Y?GJosJi+SsmGjo1dWLvICbO9L{+6@4T?kmx`}Dv60H3 z=)TH>b-!|ljZdyYsG_}n5xTPZ|HshY1MPXD{l(O>zAwG7E4B1D=WcOIcO|cH?zd=U z^RDI>n@6pFarKL9Zdki(?Tg7#Yt>%k%Hl`e*i$DMhI7sxPR)Sw~qhgj}PdTAf&{jbPbB~#kazx%#a`oNOzZQc96J`CyW zJo8k#NTqoG{0fDA=EoF1)g3<-jmJ;r4R{1D$_}Ta=|p-ncJdZAV9#s{ z?q`5caplwO?Pmj3tj%CA?d@D)h77pA@NZcV3E9=Z)X zH{8fwywIOM(9r#4_s6;myPb-e&m7Hdnh`#@bKxp z@<{L8$l=p)8ou0Jf2x08{i$f;3ha*VhhITi z;*^stI<_k{v=_a(XHKOd;nW~5gW@kE#|vUoDw08Yd+^sici_gfNa3SLn~PW9u=?Q1 z-j8_o95u33=kVraq%(o~e)hnK2D&JG^oOmZHyl3Qw>E#i+dJ2Bd*d$hdwdl69qsK| z@J#yf=|0VPnpu>-HoYS~r1O)><;nMdo%vOi_R^+F(q?`c0`K`NhE-%C$9s3A`OaQlE741S+yev&GdJ2}e`24C z^YXk^s|z1xO=eB=+K{{k+7&*!vTbMEq0?*yy|f6@YZr39FZ|w>DoUIy-I-+j=*i^y zAwE~SvN_UvgI}j@|q{t9K!Gg%UgN>nEo;)b^RJ(;@DkcYY@A zaVTtOdP*6#Aqf|u`;-?t_#0{1nR3qb#B^B0ZjPz=*lyAX{x5s)0-sfJ<^j)n&zlgE z03m>c`aQjO80^iTSXsw%Afxmawzf-t^wTyC%)u88Aj=uVetJ8Zvao)I| zzs#SNJr*NDv}aELXiq%)LL0{fQS{w6(#Js}eH(iAvbNjN8=}R>+Au1nVU(!29)11O zZG+pMe9G(L8EszAUeM$fF;u8_2pMzu@$t<-^wvZ}ogl{_(Zp{6ke?eAuGs>52?z z3_!#n(=)s^?=jRNLcn?e(Bpe;Kdpu*JG%ebC8Xs8Y4boFtVOsmfA0iH&)-XTS9w@E z5L++&t^!-0BTLQ!KG9sZ_NUFcebQg7eBFt>(p=OBE#~~Uk7nWdW)RvzzoU0GpGeO> z<|K~F`=gNe`Kaur7%gxY%$xTIRi^!tJvxSG2+Qk^GR6<5#h;=&eNH=lrO3H&K^r>!uhh~@HG?P+5Z#) zojWCmFLvOJ#6z%imE`ad6`b{m!C7g_aNmbhDmg`-%nzyO9X^N4#dLhI&r9b<$*JSz z9=Cz%X^RD=X3K-XHlOx}?&XJs$7wR19aZJun=47}H3Xr4(u&zhWH zFs_G9&Uxf~#^i9l*6B1ke4BJunw@Eb@%vYfxiP%lZ2imQP# z512A8Wj=1o$i1X7$>FpTa&a!<6q4y}ov#hDqDcrU$nfd7DZQs)RB$%Y&af1&Zx2JseulDwGqy6VYP?|r^bD1r`C=i`G4XV4Vsxw$I*m*w9fuV<78>0y z50W!g3oKfPV};UbefvBzIm5qB(QHz5TE9-0P3v^CxzlNXoqkPE^1M^ht^KQ&f3ZTH zUaeop|9&y1^l9uZyiWftC9l(^XXxx-IP$b6V7LK?qz(_9WeO7=MTO^1o`OAEPSSkHPjFUh;Gog(;cV5uvDxl5 zB`}_mSiEG)>e9kFfw+Dbb@HdqE)y{FbOrz9^UrMlIiG(@@yAJzrI)&yvBHUk5%VzD zKSZ2!$4|{KyU?8$o8vAmnVet1An&Rskw1A#zC4gNKfkcBz`dj-klx*C&bZm`7M?MS zlTKmWqp-B7%)XW~`uJ5ddt}#;z zM!EeU4;45dBxtS#>#`2>4KrAoxbq0?^hM1N7pv9F_ zeVys0ZAn2vVSau=!G((#2lBlaMo3WBv!{+OD0PRS_FGCS zS@$?4n}6*_RN%JL1GYUD1=91EOg7JW!T9Q_MFEcovYevQ@_3+vUdlqXmn|t9RTvO` zgKQX+2{5~}ZL2MJWjp!P*=lCHc}VY7GNDVET05~!sBG~au|SXeC5)9I{yB)s>;-?$ zwogjFw_m8>%l(|<*(g#NK}nRNSqHRS-~T-{{73tTH~b^yrE)JB-9N?^dbkG%>*RE)4+_ce?2RFz_ zG_6KL7hA-dfujXl|miOB@I_Mt!&dr{!&h+%-D%Yo|lH&&8@AFRcZ8i zG+(nG$@6x5`Qdf)3=eaE69v`oNnig8L4zC6Pp^^JDOyHrRr|o)OfYQRprpK zv7@%Vsj<1CeSK5)W_7r>pO1Mht+4H51e510R5dhSy}1p$BU?J)E2Eyfr3JP^S~_WL zNT)QlLa_VJZ!KP()@^OmMuLp&$lOaks^+aq(KW|*h}MWUDTS9eU70)|LuNu2Wc%hu znKmgRGf>;UsnaV}D*7O{Tl^wQsUud0O#iZtULjXE8Ids{iovh5HBK*Wc|7 zyo)>CaX8-KU ztUy@K7MOa?G;n6YjE6Hf)xFsDVK`HE0qCmtDC?y$++Gl8flR%2ImFBvps!B+Ro?=m`p|4n*OV#e-6vGHnV>QN-wy_ zlw|~)KPk4Em}a{yP1^Ri%a5}>(0fs4e<9;E!!k~jW?M07`kQ4oN$T>;*YrDE{lA;u zYUr)%pRHPCFb&1lS%#*b3eaITz9?78O;>*dwwkyXlrz~JBO}I4Gf3>$N)y;_ zX1Fvl78K<-r>Ass zx^zL3cC+=KZ$N9ND36}B$lh1qJN{vAmXu9EuhgV`vSB)THi))M6hC#4FLSG>Sh46FW%Wc|gGQXBz&=c4xq>wBz}_w{ph@SQ7CZ8I@F ze*56sqwjb=dr<#4slPTUGA?<=3l|$Ig7U>y`im|3R9j9=kKb#@Tk@&4ohTnmN=-;! z@q)IVg6Wwk)8nUtJE(of^W}r`lcl^rKH$Sv!|}ZNp!^gozxeRga4vQ_2jxpGc|Rrw z<9YQ#`7$Zb`=aN{^o2y)rV7fJOL@Q5lw0ysE%~WZ-tYfYE%|Ad{4^==x1VX2{B%ox zx|H|ZCvVEWbFuR|nEvxD`SW~XT+wz`P=1CbKf{urY01yD`D5+6bv&J`D0@)uh27aG#kKgW`vW2I+~ zB_FrsR`)t3BROMb4Dk0qt%Ca-wm zig}j&JSorTZ_mxs7ZP1D-;$p%<^5jH9T~oJVeKT?9u`>o7x==sa>YW6uCeIF7QNJ> z{gR}IE0)Xna*|SY$t%y_rdL@07t3!K9B?^?=i*BmmI!H<5pC67p=icITXh>1&6?4+ z>ToF?Wp2Wc;XVH>Y2Sl%H-5BL_ki-}eSo&0Cv7=^LK3b+=FYj}&v1KgT@Uj$5JVb&?(< z&r=3Vep8k!@})fu(q8%tlD6=?@+*|*)cgKL(!LOB&ws4=E(p?I`p*@#k3gC=my7%P zDMfqwi-jBU{Jr`ZFNP`F^PeClD0-3%KM|XAJ$bLZCyNyU`6<$#5aaX0mr8pGq^o84 zGVv)TUo7czK|4b9_v&-1{Fa8am;PzuN6O#J-*oYt0DYb~9iV53EbdK0cu#(&C=Sr) z3w~GT`(Gfg3edB}#}yrej$Dklp9#NQ5mv&I($~J;r={ky_sg zPPK+iuTxFR@<4Jfb?!ziAp}+qLRNQ-^%Z-Hzn3+qfsBsL9}7 zSD{!KsngymD=^{9OeR-FWX_X^u#Bnml(}aXe{#-Vmm1QSM{;~SCVB9Y@C!*N_BN;x2(C#dIQBJ|V~p-0ApaHXVyGZgCh zB_H7>9~h^@7@q4T?3$z7&!t-`Amwk!OILYYsbHyw23 z%ieu1@`w3fA|rxEmK(tEu*GWy?0`W|Jc5%lLse_q*51N{}!pH+4mK|e$KE@c-F^golnLwI%? zLI0BU?aIy>=r>5;qU z^i(1m?S+b-OPm1vB#M@H*~SU6R?#g)Oj~s-n&&P@3WT(I%=mb2GVPhs<}qoWj!1iF zUsg2FEsmTc#M6p?j)+eDBSpVR>?g!=MV};Q;p-Mf|B;B7uqd9hs6UH{&M5oqL*Dqu z{+7pfjeZy-B789sdXaS*ABs%si4&2Y1w`nnB_h3O0x}=mi~&o*}NnANCKl-wYz!wd}WO?|G!r4`M|0k76SF4eg|`KhXw2qz&UN5&e%g1|sN} zwM6t+*?-ZG>q(=3HxsW%{)s!0eNq8>i1v3_;qydf{so0ch-i<;6uv}6yL?6AaU$C135Bl`SE>6Au!l6->uH5& zh-kNeRw&pW8c_cVGl=U@{|a-6XwQQc<`L1Z`7IbRMnwCTb~S;;q}x#c3QLJ-@ACcy zoIx7xewM;G5$(TP;R51ysDFjEMD&L`g{z3@7ndunC!&9>Q`k&ICAKPTBci`_D%?Uu zzmfMtU>9lhpB)OjiKy&b749OUKi#EpHxd16kHWn~^sjviA0+No_8NhYl16`fT;Y>M z^t-1OB5K+1?jvTXaSHwId!*6NeooB6eU*rQHIU)Zk7W6vAAN!JNOgZkzj=i;`U~w4 zv7hjpBKD7EMD&ZbMDzz~f3XzlB#rj}JtEruUx+hc7uyA*ozEwtecw)u!;UjCA;hFFDeca%eXb*-J${sk_PCpfcF4nf+5TQ6u0y*eqP_8p zH@2?|BHC3m5$)vk^OuRJ--E=xxL*+O#r>anzZw@G#rTgXIF1$(K^GHIpB0Km zk;-wjTG0!LsNXt8qiAG3qX=a9W+LjlOVK-ssP{dJ-b+ONKdtCPM6`pK6#WVj?cr5L z|CU&w`Z>~{awWBHHcKiata{`+Z5# zuMith-irP$5tVsH(SIhQT@PkIVSb2c-?S4&n)7mO=hcelyd2wmouXF}(eBqNx|xXf zFP{q$ehX>zgB{Ahn|K}ap=kMhh<>q8(GL=@N54_@lSK5B!-{^M*p2#8^l>8k&1prS zA)^1t=R(Av5e1EYG?)lFkBI(Mr08NI`qeB&$BF1)ixpi`Q>!1soHF#e_QYXOk=~-~%X@Px$%(|ExSE+#7HrkLh(9A06xLIWzHV!xF(?k* za>_BtO-?@gTI?yvU;wD`CL^r?oC~v9$%LzkN#9#5NlF+&Qzt3?a4A!jz86#mCoFw0 zf7;ULg-%}j-q2=EVfuc7iOgW(n3I>@v}Eu8f$~ZOzfSNYGd+~XWQ$JSYU_tfPT|RV z3AAJ6E$M5NyU7l#7jLdG_;rI3A2yqN-(=Xlz_h6C88SI)i-b>+8dC2%QEJG^6#8Fm z_&#BiroL~;)T!?oGJ$G%>XZehQGNfE$<$zD37J;)!zL$JeHJRvm}2$${zR+KgKToT z)#s*8y2=!-Yg)T`{hF4IS8fs|-gU#;we3yU2*bAl=S{C~>M&WU9DK@xjqIL^j?Q*b z(uh--n>Kcup{{Iiz-K5WmCKiuG<0^hx2)aV3AOLtjesZ~WBAA^9iIVBherYF^6{5) zxRpw0%h8Vxk7aUC(%IxDLC%hMI299&|Q-+G)9~!7%l; zg3i-IK-{XO!{bCiZU^Wb&rAN*a=6V03a$KionxO>*KS$884rycWEJ@mKzMdnUB+mw-o*?zky1Q9n?#AuO-K4?`kas)am0px*2b)kze*tonOwi<9{;0d(s#_zhpB|5zPP3Dg+J7U62bKU-(XKmfs2FSC21Kl|Ggq*I>;0$N)2}UH#gU8w|Oy zcJCmeroKtN$PKaNs(XEoQAnZ8?lk-OKD+t-U6=L}7KPeU$- za@7vr(*4Ymd!-k-GnU++dx>`l`n4JFU{rQkey3S-lX{V>v*fBF7dCFxLe6YggJ*jE zko~d>Kjs%n79Y0s?M9$k;A^MLWrrnq401(U2&m;aE}Hp013BJbw9|5rT5^Lk!^Z>8 z&6@faKrT$*ZJ#v<*szOk0R!Du9hRQhTSebbaaj!|@-m`_dzPdn=4FK)?w1ULIGEu>^9 zw?xTluRlX>mr-x}av|i*@;jFB^UHeC<#!q6Pz-Ha->pUO%@+7!$n8bltwO-BD}5+> z87K55-8u})p3yju#XQjQ+1He-n=iywNQ-t_Zpzddo@wux=gwved}{f7w*}taDq~CY z?yJSvAGBGN9*Evr)Z;{pqD9%!9no9TK*4-*wCa>Qs3?16Vr);QJ0dzFyRye|_U+F~ zM7O&;N}usU<)~0;w?uEvjUdF-BG~92dpf>3H##{jH+yows#DIuQHjc)9OvQvH|J@aZt9JYWDKKfeMvT&bDgh@x3NK9Iw2EKN3w&Fz< zFB&^}a;D;CC|*YF-%d_byd1^LiT%sTGR2E2UM%*#lam$Ck7NJI@!(}3-esq|O1+qQ zb^pntBwr-?qV)48$0Ye(N;BkRx1SuYbjKAp9=qe@If|zxyJ9z<%=N>!CF5)R=*bL} zoD)Ywj$;6d?h>u+4cJHdXdw=ec$eUejcUAR2 z!V=Cp@})Ps%6C=uQCwH!(M8>bJ#Frw#DGP+sxlOJ%)!Fb@s7-!?%qEr;da$DKeslk z+ufOtbh<~}H@g~lS2;&-`G|XiQ@H(lX-}BxMA~3ocWRDRrqyQrr_ z_JB#S&>C@XyJ|L6~IT6!~6GBI%*@*V~D zySd1N2uqT#` zF>xww&_KkwZ@(GqAQfwuOaEnW9o#%BeoOaU^y_{%7oCo;o0h0PwKID6{(bv*bVat` z+;^J>qh1M`qaFi7AuU{r)H+)J?$v-*j0@j4rczYNB$z~boq)xw+rpDYkU3nZO?6U zuTP*&azt~+?%RJ`yy#R~RJ@kwMt9`*WQf|Q7G^xZD%OJ=MpR@!U;F&3NaFjorO!lX zKKsT}CpQAW)5qB>;rFTi&#(IZ$;!sI`P=Y&7C#5}j@?_>qnIPKzU`7eeLO)ramvZR zX+L?}4Vi5o9grc9dc3ym>k*BqdbEtzW6EefUcd46bcN{AGFp!*qxE?GOzU~>js9qB zW}dXar^EM`;nB*yevR-ukU!8m?V66sa)Zu+C?_T3=?w7D8jW)B`}EJmnrkOetDfakUei<_m{dKhlTLMo5c9+gOPLb>B|J*IA`2H zz9t6rKg#>TFT44-Y+m6_=SvIhzwCbI)iZJM4!*lD+nAT0?c2A@^yr%P(&KTx^w8(b zf&SfDH{IOb52>0i?ezagGNx!rx=f4D$td}KciOEZkB&XvwRv)Ma(3E|8}Kagjs55L zypdj>cz8dbC&r$Rt*tuU)sClv0`~pw+h@*;?9i!4$d!J`5ok$~!gEi@ubKPSJM9zV z)6=H+L)hh0F>*NNsi7BjXLS!s+>GD%@yonvP+}2&H{*Br{=H|aOHn7P*R!?~+qR>| z9tD5qW1CJT5}Qt~NXoI5{_*5?bq9*N+vVLr-)S`8QG9)u*v9+X&BN3w18wua$2KH+ z*WWbolq)`kyTQN|-^|3`GYewq|G2m2J~k||4XG+TK^r4$F6DQaL3P&dP?T>ED zc_!xoW22U9Wj+!>*We=$r@Ip5v>iylNj{aHj&~OIxY4ma1!?E@^hqy@PL58;GwWpB z4c$T0v#U>cb&g7uC93f(`|y5eTXcIG?xwl~yHp8!sXKFW@0r@1w)sE8^EclM@Ygwj z_ql9N%4`Q`hGcqwBHQscK3WOAcS~!I5)|f5`%Yk4PnlJI0*Dk~7%jTt&|Pl5>v7X(W8ovNvMPE5%x=V_2g4x+qr^P^dVxP?v(W_B@&PSz~47w*;hWBNs&WJH8lXAY~c&Un> z%PfqM9KKyUd(v)aI^XW=M4RY!l<#)(5I1K}<~x))&^J1p3BN`9uvk%|Z!yqSlEaFH z>_T#?`$py2XIauml|GHwJFhb~IpKoPUuBS&C5KZ8;KZ4k??{eH=xy}y?7A0tGF%C9 zwn!PTT%se`8tNrS)maT1mb1W=*~fHEF=g&!dU&*#*C-MDr^)GOa(0sQ4uU3SHj~q1 zaI${EG(RCZ^^k*}N~mxcp*QvF?8%n1WIY#<3 zeMEE(Rp-fIqsiM7{US5=wtSCOoE#?TXOg3u@OsJ|GC4nCk=|kDjC+&hsQWPcUDHP0o{y{eH<&x%ebQ zb(=CXndYlZ8LD(@Oc`$ZcS=l|V&;9IDf0))oJJD74u^bwgq(ks9F@~6$@!)!^AFT> zk16vD#=gyz!QM3CtTSZ}lEeLz$p*BHdJ-mQ4`nJ$j$Fj#uB&9I^I1M`p#Z$EVvy$l zg15t+o5@_fflKF3$yvwCJ<%1ENl4Ch9!Gu(`Z_WvM3=|;6w|}1_Szmotw8{%R&rF= z-N@KyNsj7Z{m9{WA9|38W-}B|*i3fs?=tq+pgzgrhZN2+lQV@fhb4!N2(dp070x## z2Y%#mYTbFzzC37uBKOs4)2EWe~HcO7uJe+zshG3>i zufI=;6SVCQt}_UU8zssHQEpY%rN}^ETMRK!EYnwtk3f9FivjmzI~)V`qweL-%Aua_ z{>fljI@o{`6?;5SW+gBNeUdL!*vIKCeMW$AdmAokrbGbT~fq(CK(9JTlpS zv>qFE`Di^_?}aM7=IeGwHt*HcKOMhy_+5!#Gk)5&;o?j9?ZfYW%~Z%RbboLEUODLU z*X{0Xw3a&?YCUH|-R?DNy}BLthPoZ;_Ezs@C)r*#|NoEee?1=O|JtWfbhd0LX~g>> zT$;ScxI2eAMeFkmXHU*AteH?$m>-DA!DyZ+;iSj#H?k<5 z$5J@yi_&YBj+s&@uV=}>bNE+!j^Pyy(wBMXR?JFYG8G@4_-SX{_D99!USC~*hIR3WFknTy=) znA;vJ9XqOQ+{p4d=Z-229(M40K-IWncXMn>S?Oq~Ds@{+aLzz+s;<&Gm7~kut+U1z zqFy5A(FxC`ha^mC>m^~nvXr#l*~irOZfUC>T{_23%a8lW132>G0=4`Wv<`@kDjZcf zermymg*YG~h7%B~MzsVC?C;C48pq={<2jr0W1Ddz!^yK7-L}5u%?YIFp1!G#^P3@Z z{~989TJnPW?#N8l_lV>L<$jRq47byFO7eno-C3z}_e)+-?r>IWyuTu^EGYL*h}@p+ zRJo_fs|j}6V>q+J=KWsE1>?B6AHxQD_l58dh46kB!h5@)<7PSN9mQo!0)2fq&g2O7 z*f+o#TrfJN`SlF2$CP(cIJe=%jNrI)cM9igIriA`yyTeU&=UikSTRnVD0Vl^I(N>w z7tSfW@G_h$fwNnt;;LX$pcNiZQFtar;cxpp#qO3_(+kVpSj??2DJ?I@2{kx-rPO^9 z=hJ)z$5yG!Yd-?AtbMZXAjA@+bcv2bi)pg)FVKJ4`T ziD!YB^|uSBd>nQh^ilWej|b1L`PvXC#)E&5+(`xQ9;bvtCq5o)2#jJcoRivf|8S0j zV@u7O&L@Z3P3is=&bNmm7cmUcO9CbK6Qr>xfEF8B~ z9%JNgi4_&)<5-ok<-9D%tt6mee_m?&{Cghii{~lTEnKo@S)y!SLx(=?gq-RnmHZBe zm!74ag&T1WiTaiX?5S(iCsLG3{trG|{BWkqYlHBIuU3>j|I z=8Z6dMcR<8s;*mZkobZsv1vnFLwi%XRG#Q;Z>_y#iT5c=hf1Lqsj%p>KzhmzwaXF} z^831E`uQb_l&)L2W$qRvYhy#JcczB-6%z%KM;sc`x~XBEp(*$k3&s2-Pld*Ev#7jc zSc1ZCY7Z91+(52Tc**4H;+$$k>gid~(Av79X=BHxcA0Wj4;8u|nA}Y`q^6~FYal2} zOBTEggv2gPR3KX&jSa0h)PxyWm`Fx0y_sv%yKZ@}MKpI~BdQaI&5*$>8yd}u)%mC} z5`%oEmMGF~HAjdoP031`S+J-DGgqkIRK2Qv%Kh>wPZg?MzC4w=vTYrXw5V?BXjt27 zW@%ZX+)Ak|FRC@lOZOz?D>WBvRprUz#&wuTBC$n&7B^+X+NO1rH+4+u)hPl;oq##GeZI^;lviNx|1I{GCGdvv|Pyh zTkuxcDf!hc*R*u-fUCNN73NTu`cWgb$$^D~r7^Ieom#_B(%;CCnGW+7IKOEl27=C} zx!3TEMiocpW*S1|ElzTD*RXnwm+eFXT|$a2Oc(-x{o`}w_Yvm#IeLzjlR2Cptu)RS zG5t7aYWfv1fO1@>!8sn=alS}R=8vB1FRHRM2ENDOJine>W>C)enl$HmO`7w8Ce8W4 z_e0zIm>)Cz*=Wu)n({Wy@Mamcfu3)izhnA!y^9~qrMGbFEI%_noL@EL;ChK!N2cui zEjwG@t_#L(>i=8wx6}LombS~|gU}449p}WW)Y&z?@!zfd?fQGawB6P@r(UWP2du}> zI>YHhnLqmOcfNgC_WvdN(oAER&IN`}&evNyF^(j4&Nr^t7}r;55i>5Xd6~35){M0L z*^f+lo3_i3vZg%O#!TAItL<;ocKYo2?DTNW&5V!rV~zzCpnE%G%x>#;TEl3w4f0x_ zzh&|ne;A*6(|j|HT<1d?cSLu(H`r%W+4<#IUO63q{)Wz4VshWhSxfnl<7x`;vG3)q zrAd&RA(vlpkzB3kHNUsXux$Nj$Zu3TJ#YMF%ky2>SxUYy^<`T6e))BfGY-A;Rl%B2%ls5v-SHf>})09m+8;7!m~B|?t`4Q5KD!*^k4Ir+X!&nPQA_ksHEgPiT;ho=6Rr9WnR z!$05hXK(gh*x63LFZHLMi&r%Bdr=Fb@^iMr2 zDd=BerN6@TM*36FPBH~tywwH!AMZ-Ob3@KX@_ku;sb?Vt{Zr3A3i_v>brkeZJ=-Yg zpL&*2&_DI;qM(23Sw%tr)U%0#{;6jX1^rXc5(@e!tnyEo-YDPHvxQ87u(N@J{;6jH z1^rXc{t5aow9>cG^hWv?S^j!go+svt8q2@N3cuL$Uu^j=vHX`<{!1$VK@?UQG*IE8`mj6o2AI32a=ZcFh|BDS@rtcEVpI^uO z&J~wh{+IfmxN^m1mj7jz|7y!0#yJh=!a{Vgd@eV9ss9Sg{|d|hLze%CEdP4Tzuxj+ zYx%FW{2ML*M$3Pl<-gAIZ?fq17Ts*oS6Q_GBt{PxCnE3;2W+se~7K>SJh^GPw6&)Y~0)8o+t#l!%ei_f+_e?GbL>H3lYJ=oj! zoeV!j+MK4oHYtCOv^7n-OVUH7ja<@R{_~^_chanBo~1>5VWj!4nv3UA+I=F;kt`R_ zpWORS+ROh)!QJsbJxZJi(4)oa06j)Tu?ddyUU|l(ja|}SeEDKhz`r1Q)|Ka9C~fQd z;fq9zlK1?_ijN1vpDXSR_>U702Kh}Vn?fH2Av&7hd|78}_3;)?n>AC)WC3VxGC+LLb- zUr;mv{_BEgqj@XBI2)~Qp|R|q+}eOM(YSu3Ry&s`5^E}JtIBKTV)OE*4y<%yGl^oC zS!@Q>%S_1?Sj{k&l_(dsyrq`?tz9HoE;IK7fV5V&xV&m?g8-RSF7wjcl7DZD%%S@R zdRa?k;ycjoNQxZv6;u4VaoN9xVJB*H$4}Ym%}gNGh5AGl__SgmX4Wultb1#*( zWritO_%7S9-enV;r{3Dnr?>g_wx1=qSItv#_FZh|&I5D!F!|;X@-CalyeO>=Z|2qw zdEd``!8_|M^M^vjaUUbrDdhVDX+A#_cPZRQL^!@55Pz)jltSJlDL+^t?c0*(eRDMA z%ZZ?iD34D;ClI5K{C94D^@<1b~h&%=xctp_uO#GSWmY_{{ZQa!d|xWe~O5g z^23V$0r6U#{io=EBW_n`o*?}1Nu!axt^6Gq^iAkz3iF6)mqm&$R&*H=;b#y#gy2`_ zq!$rCEW}DhUryYFdQ|jA;s(^CqPvJ!qaGFgDPjxiQPKN|>xKB5qQ60G65?4!)82BV zQHXz0^iPQmLj1d;e@k2=#2*y>7b2#O`bL3BZw_%a&Ms1P0r65HCM%lX=|?aPHb>F( zh$}HKqUcq`73g=0zKV!WxmnTI5treNN=4sJT!Mb5=)J@m^gBiGCoWWHEFpb|NzX^W zQ~tDC5Sc5)FBSbNF@ZBG75z4`5+BQ@0TDi%I0x-i(W8m8aYm)0ONkfY>?cK65of|K zq@ro>G;*F0YZQGY5id`)TT1=3*BmK>SrC(8%kduZ#z`YR3y4T(EfMKoMMS>piO6p= z5#`WEMEPtXqTITOV?Eo)EN9+tS^m3;sF%G&)YpSV)Z?Q>)bEo-)cYYK+Qaiiw38!5 zw4axVXjjLHl^9QmXoo$-x$5jiv|HhTMtkP1lI=W)i1tr=_v{xj;zh_m5&fu?i2lVr z2kduo;-%{Tup0R%eFgGQT!Z`*8<2luBl1sdLjH;Ck$++f@=v@P`6puh*-gZ_w3ql{ zb@pP1I{R(2x?fzY?iX7<8?YQ_k5K+&o{d?K%g0G?L;i`|k$>V&$UpHR zEy@=tsW`6qrI`6nJg{)tZ@|HP+|f8w{0f8sO9Kk*>)!z>{`7-qbD zDa=-wqmc60%DeDqnB7q8vTUNlf+fTf$I4O zSWkM8Hy=xECOyR4!$52!JydvSO9Ho$9_Brd61zx`5MqbIZsI6)wj^*D=`reTN#JhM z`Ra@};9k;&>Uj$IAnCCU^9M|v)7LMx0B=i_-nVKH%`I$IK0O1cKmM+#>UF&@lP7$;&}s8+aucoFJfVJ&e5 z>R;h1;!1VK9k8DCC8&Re&BRMR^De|T(yLMb3bzoiK>aK1BCbLGE9@pVsI&2ayGS>x zvn7GMNjIVX749XjNBt{&kl3Qm)B`?B`fAj_!Y7FskDgX|h=_6Nu)^nwA4dHvJVNY1 z{VRNlxLKXa2Ru&tTJ;c3eONfrq1vK3ik6)p#BwR5VxWJ73L7P zqy81<5qF~g6~>4+qW%>Y6K_KOD=a16qMna|Ge~1Rq_rVpoQQF;THylX9jJeWwZuD7 z{|Z+TKaKiVSWo;c>R(|q@ov<=!ZzYPsDFi9h+k08+rTc;Uqt;Y>?Yoa`d7G%_<%ZV z5V)K4L#Tg+dx>8`{VRNs_%P~U;iE*1!;dR`lK2?vU*RF**VXeo@Ojb)Q2z>#5T8K( zD}0Ig6zX5$apJd7{|a9vK7;yK*h4&s`d5gemE-Rt#0)%V60`6=%65VARh~sYP>35y z4^r)Yh-%M6@tjKjFxXuuj!^Ay6zsQ?9)sr|#*?qkHZ4?Vn~oJ;J&(g#qx2uI&IX?- z1kc;xc=rym49}r15aXJBKR6H1S)^wQ@jc=Ncn>Ac7UDmNbI^{7l`vxz1t##mNt`R> zx(df7uBUK3;yMb)p$`+62(gp6Og)!hB*ep{SKvK^xKf>UdWjJKLHbf5{+qZO@9}BC zEAYHYTqERq2FDBe{M;x+1NlvOA0Vz5;wEAX-fxIkBfrEALVTOJNr;z;ANK6uv!7@2 z`EfJeFNxQp-w?OreUkW5-2aFl^K6~7-(E+08{QX*+i~VAaib?#7Nzy~reHt|W%YJZ-2;wE;2z4I@{VM5E>b?v54CyiIJ_|a-0iCbztDy5p7pnUx z=wi}i)qNB64ASG&eG>En(&N>A5%en36V?3=w7lP;U)@SRXn7wiQ_sDize+v|P2P7v zKTrBRb)NzK5^3~1dH(<{?;jU16Zj80N}R2pZ$S?xJx6%Yx1ftiSE}b*&=sW7KjTEu z)x^2#`4)5?>G`;yEB|%Gh3feh{+*<2)OZbg2Wj+UIX;8Fi!}Q4ULxpy#EaDPE$GKd zuTamopbwK?iRXJIe~fqu#xq5qAfn&P@e}f=Nv}r!T_ETv@e1T$(Q^J|4f3yOIe*fC z{42VG*eFC?(bdEzJ6*{kS%#1Et0 zD*9<+2lA`vW5mtKucA*7uSI?peVT}IM{wL@eu*DNeic2K_%Y;H(M7~hAis*1^C;Vp zUqx3Fx1$~vy@j|F^{8lhR_u+aM@8=@-h}ii`ULS7q)*YOi5SO38j$HDVmza{Owxmi zcOZR=E+XEE^eMW6_-Uk1(bdGyqCONY=RrOvM7^Td5${HQD7uq)j}Tpo-a-5V>O;|Y z5x*$JUPbRC-i!9A=*Nlop*<@4F!2G@kD`weA42{WeS-KE-0u`EIId${%_bthIYf-F zwAD#EMtlsDaoVvtcc;v)#jHeZ><=ajs)SXM-qN+krzMb16?PatD~nsFOKgvLIl3c29z`|G7~ljALrn;dVM+~kB-g-Rqp z18dq zn_iZU3)9P5dN;ky1$dKhF2kFAb1~lJn@jROUoEtkabZ4%D-AlNaOEO>3Rf=G`&^b$ z@Js)IpKXi5^t3+*5BR-XK-(yX88F2_gz0H7>id4$K18y==mmaXB=Cv0&o&qP!?f$tUk(B9;mn+klsZ0vGtfzLxJCpQ@Q+|+FbzMsF@AjrcuBde6^ zQf@#hgYx@+KXjPw4#T&X?FhlhdfAxZtMQ@^Y)`N~gPRm=Uw^BD?PG6P@cp?VK^<0( z5i`iQO*jPe6SkGX2p?_@#~1K&Yiw)qz0A!GGS0uDQ>{nf@yo#vk7CmCo!E4Eg^?~F ze<_DYeCcdC`q7QUF9W}`$#HJqj(0kE+Ua;_gJH^D1$vei0%|$#)iC8A1l_6=g=;+e zOScq%`{Eau6y7=ceu!(l=EyRj9Mj*3pQ&#!BI14&?XLxxpL?D5vFq2-=L7bA&og6xDLSvgA027$*0&C3mP7xdDjOjF<1k zVfi@MlKVd7@|ZB?KuT9_$^EJqxwV!Y_acPp`KX1u#&qA1--kY!U zcp>D%;(gB2w+eD?I#Qr6^A{~S?oH?lkvnP0Er5cs_V-6i?l9!mh3Lyd#vz)lt75zp z4mRX;xp0q)DK`sp+()FHmOIaqy8&{DI_b0=_p+G!xb`0=*J#Pz-izE;OYT#>$jPH3 zkQ!ZYpMhLhKYGa0cR%F9%0(VQVCeg1FZ#H5#?0^cd(kHkoG|qLycd0Jzox$b>P6pV zOAb~DL-V`9lFNl$SbiHVxpRBb_fbo3dN2BT28EfAMZM_ziY3RhLc`McoF%uh7kw{V zav$$S?)R1)=f=a@i~d#v-qQU;FLK-~WajsgUgXZRZ2xjIYkN019Emo`i8SG~yH zX34$Pi`+w&9QQ4T#rqvgZgekl`r8mhCtW$@_}z?l=swbMuaa4QwY|u350fd!V@bm5 zZKNglamXQxq|@=1TXNU;BDcVjyP+4k4_R_I_aeu+K{FpbdMWIF#BtG-wclezHk z`(L%>xHeNCBKIKV%;%wfcpi#Fj?Y6xmJy$ap0)Ii1~V*uKeOa2AQzUtKU#8J19}AU zXs7GrO)GsTkiJp~F@4qe>GWlyL7C;kv%U+oGN9Hs#*!P2%!fU%&9LN3AvZEa-$j<( zV#tL(A2eBV>w1yvvgEFVTv$8ZZOL^(E;}TBoNG19Vt2gw0#L{;R`uJUdcDfzhZOP?kh3DfNmfQr$ zq01zl)^|k7X^&FK{n!v>9nif1IkQ}5Aso3>C6AJ+g6^8@^-kK+U5G>TtzR%8FXkv^?&pe0w)i1j}PR!+-JsVJQqGhErU@);G= zrcRq)9*dQgmX;ZRr%$hl#io^&P4~p>Ge0qR@jS=TnwXd3WPTXU;sG+UG;f?N#`EGR zoL?_bgXfvM?+Bg?AJ?bXBYaI>JqqWvHb^Sx&24_{Yddbw1vRHX(*?FbqWz%BCnCNeU(eLrG)s@Sa zOlhKJ^>r|=K7BH*qHk<$j6_Y#KCa=Q?1P+#6J0~}+ZJFJ%>B`P4+hUW~m&GP8>xfP6=v+5@{l?8m z(BvyOG<9?|tZ$m!+O%>05FD{0o-O-?aUo*vMXEf;F z*V1P^!`GChd%xj&?&$ z=LX)wsP7yZpC8J6`=Y;1<5|IQw5!Sa5#C|hFLLovpl{X`lkF5pf98aCr0^(i(0$}H zD*YLbcB5_%`1h6HQ~TjF#kZ9|b<=LtZvr%83B41;GzyHMs6pr5?Vu>34{#&2?rdip zbKhkMR9lmlCP=DFTG{%9b3Qv?;nvX8{DCtV?5!$`C5MKBSYPaLDZEeC%R zX;eMmH7LjR*yOi{pt+vPcgRbLpw|%56t7Zr8xc(v+d!rNHe#mwRw|~xF-OqT zo0%>KpShLMCkt& z5&GXCLSNJYLXX_rjqoyE1u9+8BjW=t~Mc;yFTzOJE|5v@bo8SehhGMMXOm<5 zwd3XeLOUHV`xo!Paph5m+hq=}nQr!F{um$Iy{V7wKN~;oC`Z?bpDA}a=rFnMmK^)f z1pKtq>BF||fWEsxhw1yaCAYU1x!+iFUj@zlYNzwj51BCY@iYX&GaXo2*Z@(NB1#wfO~W!0Zl*tc35(>LC^)hc3SQZC8zm&Ah%BwK*mdV8|2LV zjznd3fzR}D*rpu&$3H+0NovETbaC7>crVwE@zN2EWQ#43I}XN3@WD1 zUQx~)_H@;%c|%;K&Kt%=|0;LUpytA!<8EFe$D2!RgP8#}510f0oTuEHVepB_zvAFt z@b=)RW%g+ur{jq*9dSdp8rRX9;mvuERh^C(42RYN;M*rrYjL+G=P^g}ygAKD)NApI z4P8aJ&SKh6#~TYV-;A3J#FB<3*@kNBN9 zjxsrzhOmjAh&!l0x@b^Kq9^JOYA8L3*-a(m)~s%Js|Fu*VrmW){0PIG>JqY~KwpZ= z_1bCF`2#8-y8;dA$7bsSGtz)R&KcR3*sw5P$??Q_MRM51z`2dES8`$=2Y-dLNpfaL zj{A>CM33OooaId`C*wg%@Gg0_ zDciJxPHuWU&ziEuV`J2wzm+0sHWyLs!A};4szQ*-g-oWJj)|qyG)s<7)3(3nYdP(& zQTww->0GT7G4rlAp@$}}e`C3kg*Qov9OM3np^%)U6ki5U%EOXnn?ba0Y zgHGxcGbW0I^TH<`C$Frm5U(dra@x5oVhKG7M!_PNXjdH zoIE#kRzU0w4oJ^&veR)av$@YnoQnEvu#7Qb9j#`0r@0-E=Md zHeI`s^OWSOmmOZ>4Z^TNNRF>bi~FAr(0}o!YnL~z-;AR`H?`yX;!Ulcm~PgxGBGRa zDwkGQU7AeAl7^Oz$uNdZRjN|~j5Jp@G+w>At+KHZ6WLnrvTJniE+Omh)9>$h`kh5x zdvP@j?|*C7-0SL$I9YqTIs*+N*oZ#JI)TdE;-+hwTGhf3S(h|i-L$f;wk6r_y_S`1 ziA>F3f7)K&ivGWtx92TE-wt>S;!{;!Qj#;#= zkGI;&>G<=1a6N(R*}h}We8=^Kpue}iz;__eaYoU1Tu%tfd+Q7SqXu4p3>S8e8P^Yd z{r(k$g`HzYd0#)@q8l$H3z;8F(q6tDl#Nkn-}0mf98qnMeog?j;`RN%b z&R7035GEJ@E><*0E}k>etmv4ehY0=clBfS1@k!;+vd9&vPjfxXdl2vzvv^+)u4LJ! z`zaCj2#BW_`v$KbXx{6+o^pXF59?7h5tA6agVVkc`vYnAOUlKF2#+jEy(khHANw8C5ho&j z3y4T}EfM)yMMOU9iO7F55#`cGgt9F}lxG(aO1p_D|6N4X3mwzJ{!GjuB0U_hh&e>0 zi~X4>(~H|CqL%555g}Bh5K+qXPEv>{Wx6XA%KRYxvq%HuL?~lZBQ78!KZ_OC5|OVu zg)+a$-{qu%^+ZIvPGK_<`E6C$Mnoby70U8J{;wkq>>{EZb|}1qh;q1(i2Q$phmlNDo9r1hgziqzjiKflH1_1?g>5v@8dtyGzkB-$?&1 zMc+k4KK3el9})R^RMC$Uk*`CFK1@XZjwt#V5&1l>=o3Wbw@1;ZiO4r^I*~Zq9kB%M zOwoghrRWcemgR|Zk^Kwu738CQKG>Qr$KAk!E*bVc#akhzk9B7Wc*qxKxh6}=z#FA6 z7xG@|dj{?g#vR9(NZw|GktNyQ-N%;?-h+I8Ag17*$QSDUe&oxf-j#g6-tJAl1p^jT z@GfPAHm8Stuizca=ll1qzrCev`J{@bEbj+^lr`xHnQ-~|QO+d+SK&eOFa7Ao;g^Bm z+2qi*q(1#7Nqy#1w2qhKx4AaA3$G42;PJj5RX@g8i67IT_0{4!8$azROSc+7Q;y^J zV0tL0dWAp?P@RD726Tp6>dv14C(J!`szT(z}HUe{-q_?2|BD?Y#Rg27u&OT zS|2}kfLGG(262VK(3f0pGxPBv^1-raK3IR$$9#;k^t}nX9(?VzzA2U*&z0D#g@9Ua zq7`os3T+qs8Se=Ebi7rTKAzV{IqkH*3oU(JC_LVasgG~ZT3?-|k9K7LMJs`vzO1$M z?ZOK}H~gs&j}1wE^-5nUcyzSGSE&at(A3A@)t21nQ0QIYYp3P5Sm_&yXQEj;Q4nT6 z=sKA>U205m$5I>#YosdIv+8BmzRn~jkbFd3?^=aOCoIp70%fXLr#mJuM0rMUs zefpB`Ri@kwyfX7F6z#O!wQDxCbTpQ1niBI|a?e4T@s*NyEx%Q&D1GnWD(yuc;F5a| zhU4un-gB@%QWHNdN?-E!5@4-8=fHDYB3u6S*pQl+n-g2QwtO$~>>H8%XJ3m(Pwc-p zKA@=jZRa&7{mINfP5rVw1L=_3yDOL08Er@k`3=M#=o<0L-E*ulqMgO-7ha+HAtFCDgU(afto^5N9`Vu|C>*;c!=jMZ-MrHHDM&D9^wsGUv^ZcHGZMvwCS z-;4Zf2o&+Qwf--ET_hWCqwL}OV6l%BvMyJ35;-EUwkx z4Q=hHYiYcCO=5A)icOo_8})ZRQnt3eWm9`g=hpe{n>M$p0DoU`e7`G>A7mlVtE#5X zi}5MaruMpqwXIG6!^@Sbh5ogd0r^a3t^u0QXdDXkaKP@*E{|_{c0_J>0?%@kF~f1l zu<8G+>t!5(eHWGcIe9D)lAQNO(&<(CY@aXkoALB?~gpHk1?ruhW! zJFe$YBkz)wVMYFBtqP#IRWB8|w`HE&6@NXNwX{{7b7BkF%eZ+N@U`QkYnp6LR8Aj^n;Lk5RP@i z@KPVbW13Fti4mcvNMSb-dOk-)_=7}*J3>Ub6GX^MeRzqG`XDdEgDzI#W)VThi3q<~ z(X~YAxm?lpMCRjt+r;j*HF&c=ew#38Sa=QG737>;So`q8;C>%^ga7*+(tDmmV!z;+ zphw3FT(j+H$979sgP$q40CY1wl+$v0jL`ZXg@2g7&ET8*4ufV})lTc<+K?&t3g|Go z$CR87e;OAb)r8^qFs?Z=$MK`%nH^m~yqZZq;{{8eA3L_8Qb|$UVDZDc-iYm`!%)aeRG=AHebo}~A%O#YI z&2t|ueJ1BXREEpnTF~qi-V(oi|Df&i8wI@0r~0i(@hfc3--=!S2swzm^NU20r<=A+ zCjZA9mF3Iatqv@mc&WRf`Aho;RjoWSaqHxz%X+diGXCVg@!G11&7Z5PIVuW~!cwHP zw0T|zuG31zr>LuW9y~+;iVJ^zl6os&|47@>lbD=}%aX_ZMxR*Q{EP#K3PgU|0!kQG zVPYAa2Z0+=v%6~IkwGur`)0gxcU8fWG+cGzYTS``5PArFhaYhz=dGhII0L~Ml9c-G z(KPV-f!9w-{rYGII1YXh{G#}!v<(v-Pj7WU)fBYdadLHXPGCpnI(0S3f z-P7qu-0>AhobgMKF6+tY>l{Zb=u1sSH6xk_pK>#1A1!VsJ$@_yI)$u#wu-b};x434 zwS#j4?ckh+#m#IB-_Lu#_LBO~$d-V^ZP*gFFYC$a`yWm3*SiA_3@Kwv7ZO(n{Bxt@-TXy*I&A1Y344-t#Phiai+L* zSi)(Hd}$H}?iwt0OgItPl5WW3a8;(#NgUP_-h>&P>&I`N(J+U5_PSahU#;*=wq6W=_V zQxGk5jzQ1-LuuMH z4Yz5N+FFX1mr0tWO(bnXlF}3ziL^jbP+n@4ih$@KgW4h;so0^T=rE3A3OJ&I;$v(b zQ43SCiVpwp+mCbh*}0*B&R_ifSjo9-ueH}+d+o>BXTQ!q8HI_4-@_+Q`20Zm{O4hu zaNYzwxvFB6CroPyh@SF7{WB(RN@wH2L_pjl~ zZiLu+I40t9u^Ka`no?-_NW|DaouLl$sGm3=EY`u`tw_Aj(h- z8h6Xp4&}#6 z@Ge}p;4=9v)eX3~Rq6A%O!)s{*GVjD=ZlE;|Mu-3V?wTNQ-4=~+1e#*mYut{dFiS( zYtLQRypm)8Uc4Q$p{H+C^Tyt;9{IixjyURQZrfB<+6gNi5wdw>Tbm?NZNNlTyU}(1 z8FLG~EBvA<6(xlwWo6~b@)#;>FkSp9NE9YJ%Ogip?McTxKwZgOqLRB~F3y*lGXKn^ z6GQW|BJ(pf$?0boC8w8_m&dVKkysdaz1>?%H|7^4XL_v*YdgHLK0JPvD2;pGfo*qq zTS_7E!}riW{{i-D17wVecD6IDJo4JrbnPvRFP;xVquytzrqG>q9 z&g)%QP=TFIVZ`5Z-O`y!ZxE_3UgG7JCNH@(e|kw-K7^6Jo5wQYuMCuKLBgqSrnh`y znK#8>Lf`9!?~4O>coRyK-l~O>S@)wcx3p?%4c)Fv&df28deG zwYh7+X>Jy?7xi8Jv|#y~w}Z1hjln`V8op=CK<}1;=I)-YR`Q^wp>=b6cSm1yyVU#E zt5S1b@4`hiue&xgt2cHGIB#S@gY92)SSnU=^>++3w|3+0z0Iuy9nJb6HcLnqc4ybd zPRl3MtE+L;bQs;-i<9M=H{(RPj=s@DZ))9)SNQsx&3bvRxG`8Q-)w6m>^f=SgLO&n z#2wx>SPi)_H^-b$;=^CBle`u_I|*98NJjw7PD5R;za#USjBDf9c{>r)wnXm4I(9;G z3^{fx%y@jz>ddu>+z|Nm(=Y@F(-6PLyB50p61jOxsN1xGox-}@;vHGnWL}$bU3{l^ zJtW_o$ejW!eE4Z#hsCn>(p+SiuLXeFX<0hvB&Q)a`$lM4o_PFVt^+-9*0mvY4-H^0 zhmh`Fs?Zl53e4C=!)Ke`@K0F&qNg0la4jYpUcQSo97vcofbr#8@|r!3HJ+c(z(JeG|mHG6w@0vqsaN(=7SZgnUaNkBv44 z@GQ2d{)s~VoqX6Ied4>gpuzG%@FbD1wv;AE;>9h+a9t!vFc>fXF2DBbaAmQq72MyGBI%u+Zr;S5> zu2Hlv=#$0x98Lk0f43F>eM)`^e&etT_sIx7&Urx5Y}3Y}{ykxZKcf8EmW@O1$|Em8 z02tpi3>6q;53X^jUz}q$>7^F^4vXGs(Rxpr)_1+-|8a{>Grp0FoYup>S$qmsFnc@t zx_Uc1`dYi2+xY3Xe(PD>-VyEPZED+sCpX^O?{B@lBkanpUcO3hX$hY5Q9;$24SYr1 zqxT<1?M8-uo~SCL!=byEJmk!>NyIu@M|)I-kv_<#j!ozrIct_KZCU>TeA*qi$*g_Uu_x71h1GcNvVxORum4Emd|Z2Pnz98GS6kxBNC6ehZA$<`cwk%Q?PAJV9|s3Hu-GbUyYum{P`54d>!#Zxh71! zS^0lMVYW4~BFyKIUd;OwxK_4J=c@eL+7y92ue#&vyDEW5EBcA(-5sr58eHDg}m8rc0z^5vj z&!E^GM?4Mq9?ML{2g`}&%eI^0kYsT-;R@xC-m}_r*%J2vx^!mhVy^wY!Nh2LBSEjp` z82QmajLcq5jKJ%Nk**fvX>uZt`AlH=xWd^Ai*f^B#EWoK$OrZnMiC2I#1H$bNCOKy zkbYDtVQ(!l?5$T=*af?rNCOM|5YJlDz`{NvV%Yg7Me_kqd&PTV&|gd%b~g~y9^!lmzn;A)!5N^@ zmR>!K!xx&O-sbc41TvhU8BHX7#*QYD=4mVUwnXh2?MeF@)JC4U>2%xA*3oo|r|f8+ zMmqFt+bB6d$}=`p+|_rPQ@Xytztnol%C1&vUk|%n(sN{&OQ?D4d$$;qNZ>tf0&XDz zyyxj=n@*rywQ$KFG!+77;}=bUQ!6O68Mt5ZFZRO3fq7-)T7}Eh*A03KE)7~=BN(Q> zB$T1a5c+6~*4GcWsgG@BI(Y1Fi2N zxJ~=m#<4xqKsf^2KvQ1}^fB-87!~~xt?$R6O?~%(&^qA7FP9HcPGn1`TN;U@g}SIWyjS5os~}nO-~! zgdF1?vh?vAO?*CR(E6^l^bJE_HH4^d0xrr?AKyj8e~^yba07IL)}Zx$#?qIKPMAj0(_0OFw1@UFzqP)fL5_TVU)~RogP=8N`~Ixr)#Xh& zUkd?iIUfQL4d7ew*k~}ca|+~4`)XldEj(!-?BO~3zv z+@KZ$)_x1Dc!w~^V0kd!>9};fZ@2VaivGtg_-oMm_}yMJ9Y;85fhYCl`VI2gY_MM4K+sEAxFsBzR0rh#WZNJ-%t&_Uyj``yzwQ`4z+-py5`_Ne?@sGLuX3 zi(P6(+r|Ek5@}=?q_A}ek!&n@4$HMwChSazVwm!6VUsq-cLYp8-8QS zLi}bX3orWw^tRzQEBPt>#*;sT{nUXrao_lc@hjynJE?>EW{cfLLbK2x?l7u*(H-C2 za;fF-DyeF*R|O4sZT3E?EhcueIl&$_?%~Qx<-+bRk;m?5wdGk!r)25yq?9wG_Qg$k z?t*bgy_2zPF16~|mo7W0-kJ5gLr8@`Yp>tnH@OQuoC)0bFjI$g4k5)iA?>woUv$qY zsXt@oB}>mx@rpE*6?}hT;rN%wY+rS(b$#sRc-8Fstl!+U;`nbiUh$>h#IM-+o9nLl z({B!6@r_?QSLl6SQ&azTc=G;JE;*^*UGUArr(FEU!&6gF9d-*VTYi05)E@i{y^ z2fG>a?D^dpxDy@s4l)|(+MW47l-NoJ8f!4JFsCA*U67+}5(;PLM zjpd&2mw97+uemfiue_qBsXVf29;?0-GU{H zG2!6``+tsL8;f_pTiUqN+p^9(+21|4Y{u+@*+|0dOAEZ=_pVq{>)i>Fu>;-{@Aa?q z#;)*=IV-$Lr3;c?d#U&St4c9X;<~{Y8X1JubF9IK6Yk*zGd(#d9q8KB@zzd?H@=gC z`N+8hk&pcYn<^_dR5X)`@5yc6h<#z4+BY_q4Yc+_JlI$b+BeJ6Qn@YzK+2zQ}LU54+h)BCAoQe z|AJ^&b(_idS+~LDHQ=Hw_8qLx&5ru9?N)v*wjUpI@Y^1jJ3Yks4lDuGulHFLDIO8q z{1JO5Vynfbi6vMQcr%_G%W-fBak2h@$A+9wMn7W#+!qG|@xVm~_d-O&>!+g><9n@9 ze+;M$;5o2Se~zj`;Crf3|FOcJ)qx0}^ak);)~NhRLViLZg9%~-xHlpyf3lE&G?3x! zL7``4C&pG{HU=8$7&{F|vu1Ar@`<>s(tF-)6 z%AYyMx1ROf6YuqL+&eR()yLBOXb+rHG}rwDy?s5srRDt4UfY(wK6C}-)2O*0UxV#% zxB%ZST50j@+T4R}mmRIWm~h_K@2pw7wE3MlDWYR_U(bO2dMeka$rcBoEk}FL6W=5U zEqcI+JVl~w)O;cYeGaNRuVY{>`ya|(PqQN7gC{E`mKoA;kCe7MI}G&B)~)s#v{W?V3?Il3_ZMK84v3N_3)12x^RK=FIE_$Lav$^a>5SC)hU10 z=L8ys)xcb5V#`W8L7Y_UV&LbHhCL#Eu;<;%zgNk#t%~_-U2B?p_Zs1N|KMFG5uWSL zY?+8TO+hTymoezeCp}ZGFN0sE{AoAkmMFZ87=bTT_+7*Zzd`wT6C-oBD*7LYaeLgP z@NLA9->v-bCPpLoIYobw7|r>=C|aZokAo*kXQ=cblk*hK{O3BPPmFNPcj`mdiFk$m zu&0(Z6HN?zn9sy4S7PQbvCs!OmM7(Xg^Lsx`oU+p(qHI@T`X7HS4#|g>J?`B(yk_j zR};g&wF<8zM!Xj*+(Ha{+ZFC4Mm!>4fv+Zwc)mc4c)m&u{XZv$Ua{T|eWfmF=vhLH zaI816vsC&JUgQtxDy64Z`3t+DPuK(h7V@EYQ2Ad;4E>@U;lGPC;<;b>?;%EfZ)`pE zH8q&ldLf&w(Ut)tOO|ay`p_+LIQn1g4@)$1H?q|G-!Q40K?SR zg2Yme`p^Ug`nZ?K)We~iq+91Z_0fI}T5f|S_Yb4U4JkPt{{4_+o@&tg>~+aKNbfL&m|ix?x_oc2 z^mQWPJG3%jt&iVD)NXn|54qK8#pR@EG zgua6iqP|JEw7#!d`W}P_zxk*^J0G$14dHpE>%kO5-*=S0q*Aa1H}4ma*BYpg*AFZ? zeO`wxcUZ}3KF`-+d1zod2waCX^Y0*LbtJq9@x0lfs&qLVmZ6Tt8mKx~-p z3_|Ws1S|rdZ5j3D;bNR%2QU$x+pDw^aJ7?tMpLeMJaiZlXt}bg>T=(J6RoSwP3m(e zPQ0#mC2v?`U2QUI!t{OTzIeX)N@b>4BU*LrAA+?buFXttyuI^>@zU?Q`ElXzD17cq z2hUsaV!^o2VYLctM1|uTK8LlQ&mGUfyZgDxm^jJ7%|A(=l~8a>Dj{9@*#c)bW;U!k zI#f5Q#m#3dj-RpTlH>80@m{&{8Lie)? z5p(Po9k*Cf%8v`#k$N*4*Y)HbbyiP*U>lT8C(As=NeDEbn({+y#&AsXxB@iW@z9QE7d;S1h;58QlR9D%d= zGP!zt9HjY{I7qxD9;+19PUfGI9Z_JA1?8+%c zQ<7z~3zLl(;=SLy$F9Iz!9N|~8_;*)J!rZYdUXpi)WK6-y|ayvH5MklniWk=bBbn_ z<(HKuy`?KKC<-MWbKMCmFPIUF8@vz1+&aAGJ=43QbY_0OSoI0U1KN5ypx~&Yxqbac zys|43g{kxIp4Rp#&lE8C#E(?k*4crRKk;Ei%)WCDUcZSOzVZ0hVV|$}o!PK%{*{+* zbeW?f|3#}cT2J$(IQG@~TQ8@Gc@FcuPqX=Fql5QBKj_BlbJ>(lFj^!wWWsNKZal}} zvtiSX8`(atC3weknS95yp09YmS=T)HOba0{`j$5ZjIc2$i)$QF`Ai|-6v&$+J<4ZW z^4UT@%x{i3Lf{%mRR0(uALcE4Ya#IcQ4>a<-D!?EXpihb=`dWwFoA0h>|3*6D1jq} z5Js*kn6-oYPZ#I8v+uxq#P8jj3^5s%2xp00>7^3odbz61(}ZBt^ZnkSzoySE7}N3qNjC>V}^68W-cnkbO- z8i_*3X(7Kz&8yFFoIcVs<$P=6OgWyS9t_PK(qg>;;T9>H@pB%O@$-94yt{~b7ZHnj zcHA%kNCq_KQ#O%5g!=J4nF+>Cw>C@qWnXmNsi6Mk66jF~UuAfgvZ}|AIeE7V9#?KFEpiAVhe`Hz@xmVuV|#=!=PI|6le# zPEb!rn^_J7#ADr>k`6paRA(tD-X`IzD1S$jw8&B{CyDlub%?;SFaaY$0j%RFPCOGN z*mCqE;5HKV>O^uZdxkON-3?j;>nMSBjZev1T!dOw))rvaAZPEHR!)@y0yJEaAG-!RiH%+-(5WW@y)^eX#a@wl}a$nJe;dd9@ zrhNxt-@V|`KK2f@eS6`CiU7F(-h6gyzpq(x4@0gx2o>sh1Uxg|PINVj!DGDab?A8i z6K<^=PKW2@)zYCr`#k~L)OQnG?5UDyf{Teoxx6pZ z!=y`K9ueLxk&vNNOEBFUSRlA7MYGIXk(r3zSOi{=zFyppG3Or<{;z-LqOl$J#PfaZ zAE~)Mp2--VtQb9ZF_`-Mj^lEAFVn@bdbeknPR~CFY>t$l%P+;%<{fL21@1-2Y zB(JEcyrQgfc4U4KM>HToSvIU@JPiA0om<3`k^yni*iQ*K z`Vk=+{H{<`9s^zjxPLn8k0-AI>CT$t!=*Zq;iD&nH*)q|7@B=U_VPm*Ik(71TnOC% zYy$T$o4~W(Xm1$GtPzaQrlT{Z+`r7eE}n^^0Bc}8@6ZG=>28aD zk41mLqS^J*!0`8L0+{rp7X5@p+jEh>wfuw5IQY~zfr(Q@x4P0l+HQz`|Z7BxxJS+(foZl~3 z%*}1v9Ld1!>xK@j1J-TXu%V+*Y_~>itDBlkHK4c;8y?sKjjvg6gbf2*uwfe<9`+S6 z0wR(pzXa%v_UWK#`c==uV!p~FKbVc;)5aO~6G%~o;R{X1nr3sa{6Jxs+1;^EM2Vd3 z5-5$H7bh$k#ZMpb7I+66JOj?CotVxZtgS}G!Y$<@(1>0e>nrDVMd#dC`@8ei{BePr zH!ftIgPan&^b5YLk%I?m(b&JpvX9HVpJx|m-E7W2z!L}9x4))-6^{-p|2 z75D8fR`j{VP_|Cti-{4wUHMYJZ zK?}VJwcj7~TIz+qZeq~A#Lz498}txq=zm@F+2Rvr!EF#Wq-pjfi@PG)q*{~NLP9k< zqbXn%)`(*?(Y7>Wk90APxKsb$b~XR)=F4ZJx}aJHvp}rtydN~gm18-uDYp(Z`%4;P z%5g5RIbXRG^MReJhs)GQLhFE+=pzyD#bxR%#(l={)Q4L#(8s=+sSlF~fev^DZng!K(?I%p zO#o{@t}C1ICK2yr@MpZ{eEB%Y=`d9DB8UTYDA0afU(jxPagS=Pk|EN5J{)Ge+@H<% zkMXkI)cH5x()U~FTMd5=S|8tuGxZfi$q?Z@Hy!F(#7-v=Yc^=ed@?d!esb z>0^7U^_{QuCBY+n5gs?_$^@GFc(qt^i!n?Z0$+oc+oa?){~+XcY66(?61pH~rgs?j zwSdp`vYprVT>&{Hu@@`>4X9MFWuATrazh9>1)-+mqCP|+;siScJRf#i>7^$h3#MEW zjQ2B<3bb?UR=h~q(JwwX-H%VYpJ<-Gs{Cwx`HgVmdHU6`4G^4n!;zT3KaMX$jcwtV zzG`3mdgUL~IW_)%5Bp&y-)+Pf)fJ$}xS^}PCOKHqo^8$T*?Q0*{*4qI_a&Bu;`nt`yt&5Mt@(=CWftawst2~B<1U!O|5OM?d^Rv$%+NZB@0sX7nGMTSU+z; z`PoiuYsE%Lw{A?^SYOV-_cl!Ig25RP2z^6PU@VW8c=JnXU zfsKk=2DY_r!!Z*z<<7vMAe-B^wRLwi)6AN3q&&)QYr9l)DbXx+C2Pvd=TZ>97DouF zSdukWLLH?nR;a7IrebbXSHLlKm5B3tK4f11rVS`YQ~^b`393?3t(OaGzBAC*)!#$6v$?0MABRTZ zG;MjHWV6NX?Mcf~w#=z;`nR?X^mT8-d%Qw-a&EGX*KE|`%491q%L%f4!v;r`1FB+8 z#o6=c!6Fv%rY+qAHB}YJO;VSk+#L4R2D{n^p}Y!wRuAmtLE-nI@^4I5RlY zsGOiN-8bQiiQVUatu++PYDAjaHt|@}+m*4NG2YAb=N6Vkj+*%s*oE^HGdh6PjdpW? z*A;L4d-S$VZ_V_--kJV4GRHqkN%nPc|9Dp)mS6tnllXjen|p!fqnx*fyisiW%{tf4 zeozQ;F&1b4Q9{@_kmf$#sC=f7XTM7VXDC82_wjxmoh?_47)*cm5JTWuB_@pAmy1D+ z0iNjbg$&M>)ArDwFeQ{4Id>ji8Q@%cG340rva#b_cs;NN>RpE`^hbK_7DCR%ZtdF8 z)x7!gzSd36U7PTkCTEl?EgB~wyrHXa)7DmeZtqp)Bewuk$N3`KMJ#A!p_nH^Rvi<9#@Bf)A=DhZlgni_WL1dQy-gkT^__*->=|i zm?SPj588xZYbBuR+;(vIV_-?%n}D3`vHF32SnLW7~`{BiI$lho-E_mnVgGI&@LCGWfTbIlQYBMct1c? z?q?{%T7(yiStH%M3MlKmU4aWa6$aaJA z8@OG*G$Cp>V)+6Y+sII{(CH2sj8-ywLPnf>j$LwsJ>E-+acZdMn}EI9KMYV zwfEqXMI(z$M@3942{zV^qRk(TW+oGCe;wnAunZkG#rM{UM#*JV7Wy?5C%pRpOAw!bxfzs>k+43?N%H2=+J zJb-UA3kjL4t?g~tM#;%5WAEwfd!Ki-;t3-V>Ln?*ER6Q~8cP!<4Z~CTLTv;1igR;+ z>!x08oivn&AJ>u0VDE)^O(<<}ocD(w{HBpwMt;6Vh7T5Yd2$suM~DLgEkBXkw`O|& zf6VmAoELS<_^_eDm6gIMPQAq?B7@3r(CT)OoS?+H&aP&j!?S;lQ06D1(gaoU8s`ST z>E1`zk0m}{_~_8*>vBw>fsd9G(fYB&Fm%`D#&@{qJ}M?(P89a_`kQgl{v~fPE(vE~_;weD<43C__)K+9)a^4XR=1~Ue5|7%o#!ji|} z(E!fjMdfoW`$NkZjNf98%I8}8MKug!;2dC7KF^ZZohccFbA(a(ah5zLz6{`;VN`yC zB_EaqgK-WqDu0?Kf1074@)Irji9$ZK+Pp(3AAVa|Dw<^J$HpfE`0eDVJyR@st~G_g z^NOSLav-QBJjb{EeeESM&nu3GFR=WJEdL_Qf2QR>)ABDC-y0$mJyl%AB0Zr{ap;80 zbI!8p5{sT~(WMrhwCD;EUsyg>mcLD7L!tp5-hM9wP1{+roMT>U_*3r&i{1p9^7P|b z3StdV$&mL!fz zxt4#2@~7-L++XH?5%NAC@t@*6VTI?rxzx{=cpUDZ(=n3P!0>Z9vIds^zH_1Fzb)cl z;C$Hf|EGw5k@Ihs|FaSQna&HA|ES|HxmM9tArFD=YVF2SX}c{gdc#34D(IAtcs*Zz z{#kaNI4X$-OwS3oO82XHjqywnslf}?o1=(`r0J1XT#p(?3#I*KV9_~^re!o%Z`Wp> z3^hzj6E4y_HG96DT^l>YE!QJ_3~P+8a*zg7o}Vx^#KVDAR66935H>p8vd?T8Hqzfv zG1}-b8vAHchN4kB|4~hbG11XMAeOf8AMp)_1Zs?6-v!h#atJVriczeHj5&j#9EH*+ z-AFVtfR2Qqj}aocEyY+lkc_g~Z1H>C>~ST|RqKWGBpqvzYcA84S@a5vZc^bO&z{({ zw<-U(%e9tit1bFGi$33?-)Yeo$Y)p#`e^60i!A?3EV>y&lxtPEP2moOH!9qv)-e~T z@Qc*CD6m);1!lh`wot8$V)2tbj~MuKi1ApjR`g=x3Y?#yXqf86lIq-V$kT)vx)Ga| z{}$rejx(g_Yl+bQ#Q0%-BF-a*eK1AfiNvszJz-*>82MAAa4|82 z5w*aGQrOR^n2u^ zcPrdWjPwsEJV*?qu2gu482Pb7;hn@V_6CLfiIFeY5@)M(kB}etl1BPPeM9;mCq2P& zeoTyX9wkOPF|#VtHICTFS-ZqY&pcwJgG(N?e;qOG=3Zdh%e}s|^8>`Nk7rNQE=1wP zYE}J#T?is*hzk2ezQP~>qP&`jYgN60y&~U0w>aR#Zjm3LMSeiJNIz(iexzd;gR7r1R&BK0=K29#iyjVx(K_d9PLX+iawd=>*Mw zH1mOb&`B2)Bau~#X1|*GQm^O+V&u;o+ZQ39qrsy<^hCn_5Yjj3l%?~~v&z9vi!hAY z#Yz{{@YkIwTTJv<(i$avMv2_)<%s@LTD3<1D6N0k@p%<*qgSE2Kxu_X>&B!N9<@Vb zO9#c4w&(Jy(j$8*ql!m5B%?}2Iw7`Hw1*+SykL(fM3BFy)4C?(mcy+lo^L>J`u#J< z(1DoMaf!4wtcs4o*2<*1KcDN`TY-E{ie zz&G_xG4xT7)_1j~uX_}I@3r*JHuNP7eRo^>*#0wLH0bo+0fuScLPK8;{Iq@l4!4=! z+d!vF@7FDTO@=-^o&tS8v-I6FiatJXP5Ul3^f7*I-z%2B2S?Gz`5aSUx1n#Gq0dKR z&GbGxioPijGWA_)=$l~ZtF`n!HHyB4mcAPdeQ*ZpZMO9N9Da;X1M`Kz`6tu9-G)Ba z2c3U6So-+;8-#$yv2=;f3kWd^pQvS8paMo;Ax;fUQ;c(rAYjc7E&^lo2BHm*Q1bQ zd1zp~gqe^t^X~>U0zTwuUllHG-+aj7zn5VM6EMc2j0UZm7+DxV6Xfp1gSQ%-rMRds z4;SNvz5t%bSSMQ>1+LZyc0}%ebZC|t0kvG&+^TBdfD`Q>tWLi6GYF5M4giAvgC*GU zI_H;1mpBC{rDFL*;v4hvRKvry!c{t{JS9&L%u3~bacQa|CBF}HZC!OLa~S*aUg&8BtuWV25Ef%frzg>^N$|h z^SeJbk9}g*u|K|DTkEUz-ub{!4wrY%Xp&{=w>ZT=8+Py&7%5k*q*lH3Qt!8s9~GT` zrz~ftr8xEYAzFBPqu+UYlUp#U#k*qs{;zi4T{m$U=@utUt~&PBJ{%=}FXh}qQuqdq z&o9r!ZzIns&f%A2{5uX$Ozjr=VdjIb3w3Ljt~|akp2}^QnmRdknkbQ+pgxRkJn#6K zPO?5fb>9O+4^V47rM@aNd%`1e-|>$hz;|N|$b&BZeH&e?WQdH$iJckHSCpJspLf6r zBAmP*5=}c(87V(CUD+Y;hXtwkogwqg7uGpGYd!do{n>>FD3%^3l-jKm(9u#|3aD<~w%avY{HXTT9kEeYonEt}R{PwOPyu$^4AF zoI}cCgY+-DHBlO3Vm0j&oclL{kB=tT6)lhZ3;J^=1p7wU!RbCs2D|7ujB_bP_mIK< z4;U{}@E=1)#tce)k_@(r?(RGBi^D5rMQ2;%-sNO{nxQ@fLNvoTr?ZV7+sJ65Yj^ex zx&eQ}HR=nK;aQfRI@r?OVLIa5IB4a`kl?Lkk|BmnmpDEhwxE zD=+hjK)VUdNCJ~ZV5SiG_#rSG2^vdE<~QAci5@P`#+(jl`76HrDRzjqx8Xy*J#BbJ zctclrhqXcUVb?96S~#_^tg_~Ustf4w@=Cpdh0~Hvg*A(l-gHKpFNg^f#_YP^!t8t>v27nIl3EZ)c;;o7pe1_#GrUNZyL3=hv=xNgDhg0hOn zc^4Gcc;9wPy?s}eHq9>ZPW8Q$eeZ3h-l?UFF2L*S8|Ok`(Z=$rXC@0~S2#FnGqW^v zNt2ft@Gf8BB^Fj(63a96V!x_iICU{>x~C=|Q_x|IpLAW{`@HKfT2x-+{l|O###qAe z#W|f7Q}CBubm3ym+=jva5eInYPtPyf9@#UBV>k^ib5%~Xm2Fzz(LSfAzwC|d4;@iB z9fQ5CoAE+so8Ej!iLLyy@>>UD&Uw9?C*|BKb5OjJwzX@Zv$?IOciS8KfKI54GkmSR zz0I9?b+)5V+*|`)J)4cyTnI!_0tl6Fy8V%6V|XQQ z^Sa!LJ2J1yxHf*Bw=?!Z*YUyAzy`7|*WaGKBkP*XYcsBk@AR&xOpz7iEW`G^i7F3y2L_Q^FG^j0~}9tZ@&2OnA7(-;k(DaOYP&vJ^ve z=L&f}u9Yk8L14(|S@IkmhQK|J(fB#b7XtS*GJist5OgG%^U>N#`%bmwxndpy_dG`R zVIso-e%~nSf4cKd<xDpDEsT)=H`8GED%J-fGdD)7C)$Ycv5&`u!Gti$$CBI+Q`oBT*eq!6jGfDrb=xRaBJ%RLR`He&UEhnLX_HZqeESAhTr0Bv3 zJi`a2xxY1RAcXp9UR*)T`8j5JL6t3QdYegd?$p}PjGZkOKUly!J2BUBeByannkL4i7VAXE3rW7gL2+~iF1^mg|glyvea3iHFAxg{+*PA9eu>$52|pyUuef|ivMxN zzmFL54=Vnb75{PKMfe`EqWP?dEq0tE#F#XHp7<=a=K=T_Y1n<780p9cPQcCy3KtL~ zo>|1O3t1uZN#uvNAL-ek{0E4Ue>;c~?gqubgBW%RyAh7}aiZ37o>2G~#OPoMJ7CwJ zK+{g%Y_Vbthlyb)*B)qR4l&Xr%FoDehzdPPV&rQrFwBt?W1@;bgcRbQZdCj1$nkVp6lprvQX@0S+3|+#2Jorp`u%e(KubIXtvkf3v#8RuO^0Z zA6ED-#pj#^_rg4&=!b}56+xhmfvFVYYF!d~dBr9a{q`3}1X z3?ElGn;808j>JMg^fCXaSHuIo3`%=^Vt5uQEXoVFDS8Jn z^xvuIdx)XzAw_?M81X%==x2x#?-4~mPmK8A*q#~V(GqTS2=-!(c*2A-Y$?-jW(nK% zP&jOX)3xyFzmpHT+`xhE58emI1AguwCEZUrK*@rWQ^cY#nGVP4`UI zXQ^mqrFc=ZytLfW{895X6#V=8#M@+4IaGboUIK~wPOKrO9QnYM^Ayed!UXye&cwxg z{zP)TkL`G`1WyCo4+8Id+;*a!A$=70*lJ+53zXr-_|C;;>e~bQPq;K_eM`VF_0^7( zeNgJ-Gehg^g4@)`$wNJP2`?c>+=0u~$B#BJZtA05S|8J9>N|*xZ30h&wr>y&Q{Nuw zs|Jty61cR!kHBr}%Rz=yPJ`BW3mB%pBZj^l_-TFr0=KD;$1Ip-to41_(&wX%qiwv< z%m(^?0=KDe5c=4>Y0&lRSujld8laE)Mtym>w0$Q*nW^u#QS^<0kg0FAp$|nJ=$i{U z#sf71_Q0XjNQQRvyxP|ycm8XXYl9sA9i4v0n=YTPQgRi-I?M@J_E86~k6Lm^Ajfjm zpyeJ_a+-e(a!+Uim~w=JaG3eG4*7Qwe3l0uS3&*_Tl&6%3}c@|gVy&`OYR~(Q`c!B zU@i9}ILvq_qT|#6f5tl%m#zo;ohh&cd=dI6r$Os`!P3_PeM1nUzUjEMzAO}k4goX{6Q3z#=)CE#i&n(c_(ov^RLh(ODg&7H5#A@&8FXl=i8Zslt}xA-eG z)>zx;8>xBw>N{_!JL$>xNq5&3KT?p24^C<++P}Rsw(E>~u`=uD9jJZjuHL)@z5CAX zys<9l$@pOR{-MtJ9ohApCM8=wTzA_eQ(Gpr_^DnY*Lxt#?>&&c&l?=SH(RZNW*=xn zw9GO5y4T}3hgJGvoo4a@G4|=*hv;O^y1VP~>+zw)ONMuEqmvIscX!5bp}<{920HGe zE(^LNPMhHppEuUwk{{ICi+keZcNsQUF7Yv9S!gmfI&Nb65oo&!w2hF?e?Ry!`M$tk z@6eX;z!rU$s`113l5b`uwPrfrnO9JK87C-AJ#h9L<|g0WO$sJyJd*kT~($$-(F z6112n!$2aR^vUX7M))(0oX^1&oWSQQ`9@+CEy0QspPXe*Dr6lCuddG$Lql7AjHRAn5V0qH5TNTRbo(-Hq>&5bC^{T~1xD9oQ zb&G8e>l!c8^|(xZ?*h%R8gy$Y`h;NWc;62<>!t=Rw-F38-rYvLa0c<-3b#%Zb$lEb z!)nletmme_d!VEfJf?$uosLh!t;4{{o|4l_hXU=l7qoWMYdr|&sRr%G`^t=$XP5fm zG2R?pI^IX&)?wguZUN!bp+Nf`1a0b@4SkH4`po%?{{*eW!09{y;s6~AwBHk;O??+b zAMbtYW4UPiehN3k=rs1Ap#H3tC_j?Fw&c2@U1Lez9)i>HQD6G# zP@whM%ej5mvi~{E9ks=KolZG&^jq={ z#4&!9+`N3fyEuD4xehMKiBns9_hkxQ?L`@>fu)XrXPx^bzNAC{S86B!{xIdJg|v%! z4;;ypUzIP=8i=#@d7aL!OFM_U+*_T3t`sa4-=r7cuYZ{m+)w^LOX8_rsa)(Qck)*q zyQeSyyQ{ZQ@6uFuL1MYwy}NEd2AUtuYRq0yu2MNs?SYQ_u|0ZEFN^jhTzUHv*wgIv zW#o?$`?KSz)%#Bd=inMIKSOckzG6Rxbi;}ebgHuVGEZQOu-HMKGT*XP=!yFSJ=mE{ zYlWszjdOgT^Fnq8_C_OJXQalg@YLSz)%!DVKeOdCt!*tbWnnt78yZl(FC&$mq{etE zx!+AqDbV|us}IDBUOt?~^6tIy2-;udDCJ~s8c~mMZtdy2w4=|zY)i)$926;ufll%0 zo{D=(-l}nzQ-L|`S3D0U?#a`&_;Ug`LOjUAugbOiH@D`MijK8$bHybT?oG zOMmw~A?DM$JLALfcNYszwcupFoha$L8F%7-b*BlhwZbcF5z)zlGfi+F#cwu$7z=N6 z7x!u=*J#~@>t_C$8ZumWOaZ;*z01_OyA%5u@5^wDCl?q8Da+PLbg95tO~wmk$RJ}M zXON$e;p2it6+GN$$WTft?S3z0o zP$I$PPKJ*za#pD;ca8`8IYE?7P2@;TW5O^}4Bh#FrM8(n&RClzrj2s+Zgj?Wk|u)K z@F2FflAj#X$Q9NAR1E-gPy&mWa3aiVOkl|nSR@3kNn>AdLp~ps1l{e@avE#Bn&u5e zV1*#CGzq#($9s?9i(l(@2aoY2aABknffJ=q`)hmN%<1F{7BS~Sr0*};f4^q!s`K z<=v6wwbPd0Q8HxzQ=vC#mR?i@YmJBPsoH%=P~9 zD&Kn+?>T(xs#5PcXN5?B+@~Na2R4s)Z0zbEz#ej*I)yKr;q!ue-@lUJ{s(NX!w1?r zd;0VPyIDT4n>V%M1)_+;?v8AE&U_2sDA*V zMNHW0hpl;t@vSN6*E{8Gl-!A`Bqwx?`WTiK;%wd4ys4|L54$t*QRVjjzu+|sQTleJ zlE>Frg>9H_-z%YQ{dhM=9_`i_)Dk10*o!Lln$@}uz2XtKlM#$Ne$r+|SHCi{Z_DP* zU7I(ii?er2e`oVR&&WD2QW34tMw~jAySwq>N14li>)C!e_c7XhKRW?>?p}9X*o*kT z=Cjkm^#uF95OzZJ`h#f?J71d5xf~7bMA@`C9`fODu3NmCEaOvgEPEVBf19%GWSMlj zcujj%`abA3<;LxBv`NESIPlJm`A$wtE)rnsV#iRY-Q=^Qn2tZ&;OovLSYnTl{Z3Ar zyxJb$;ay{w3+0fHA9R=J#^0=KJe*SsAuh(n98R$=$AWIVl;Ha{QTa@fKcT$tzH9kx zOFmo7p@s6gJFVptmVCmw0$!m!yX+zG{h6peInKx69m<=vi1TH+mVB=BB_+?g7ZWp- zrv5xjK2MyfNd3I$Vv(6)>K|vxk8_@b9OZd0#;oB6*QBEMn>CgCPP6>=a0AK!eE%gH z-mIDQpJe&diV*ldOfY6RzUJIS$ushEDjw0jxmKFY|7X7kCkB4E5f1%Jf%PFLx z3aGEvqFXHbDixmfeH`xRPg?#DDSzJC<8VKJ)AIkNMgLjJR}1;1GZnLdw9glGg|k@E zY?;S#C!f*r4aTC_5n!-SI3{=vUGX$SNF#<5j2+T-*Tt;*XoK|hLt}FYl5Vt(O%UR1 zt72dzM+aRS+T_6wqveOmw}&LAUzq+VHyAUS>@dBCLDmRfY_Dh=@rIu{{0|eu*#JFP zVPt!nfle4Ejc1ym#z-{!rCN?*+qSiJci=RDEzublYYZ7iX?YmYMTddWn2_yAUDsyJ z@$_x!MXdNRe{x7lo6jYe#GPuOT@^?$izioGwu#mZ97~0+T}-}d#tH38Oi330nV6- zak_cunzbGkZsg2b#75yin(>C2TQ;XLG|ctj);430gh)G0cp{0>Ceql?#^nAQg)w<8 zXgq)fK40N?$o&Y3cgnF&Vx3$NNL+xx0G=l=@FntDm}r)Z2*iTls`zbkp>A5c)H`j1 z^6ymm-Ev%-=u$M|V=q3j2@9OWo8|uQM2~!?C3DLX zCa~zAq<_EE6C03Y)>yr=?{YqOAP2pCbS1W^bOZC5lo*uHDuyqj9)xEvIkrvNjeH_M zfqdgLk@;%d??@oM1io9x_+sPLSTaxAA3I6r7mlqF;kXBkcErw* zi!!n0N^Ygvs|I{3{edBZZ@)TDK5>)Us|NlY()g)Xa*K)UaQ?i)NP-B*qN5%bQLI+& zF$0Y(aAGx%vz-|94GP~%T;Vu(D4NTd!8?XX^w$;tafQF9@Q;Yka-3f(`nSYq$~`62 z&kh3LndR7o^eM!J=z}Y|fH)uNQgkKpbiAvo=z8L*jzVvF$#tCB-WtH9d?NFhJ8NyutU^0#4qYG;uYnH{H>)w^dqRyznU27UPp}l zXd%v*`=pqEy`+(^gT%=1A!3xnPGZ<~6Y(5*HYM%5lQhcrUSgzY4>2Nth#2WTNQ`>% z7;&xR3=^YX5r{?o2F_M=j=~d(kxuq8iG5-S@jfChCPun>KM}(ek^kbpLO#F*k^k)D zvK(rOkstL6HxMIVa0>{$ni%=NR^fHT$ft`HZXrf~wJY37jC|`>xR)6DH=yt!G4kA6uy@j`F_8`dx(+$4=Vf+akV4Q z)dxOE8s+h*!jBQ7T)w67FmbKpJf-l{#3+|%6y8XTazK+N^8W+G$oEeWBfq(Uf%*Ke z#1kAx+{eh@=Sd@9v7RRKb38Hfv4}X|acYQ>Z`_W+{8~?peCj7g{_G$|zI>P%`SDN0 z$cL{GBmLhaM!KITMmpUXFw!aR8>DY8=~|RCG13FmoY*RL{~$fH6%CalUG<7?AV&H` z`9r>iG}1Ys{0E7V-WwEs6ET#F@`1c4AEf^)%KsoS^5H2(i~L3X`njTy5F=lXDf&2Z zKJIs>3;M)aJIE(r(IWqlUkepoON@MLQuJzKK=T*~*J#oN(%p&9QflUW++VueGGU_m9Vq&?Pob?I>Qb0WE5JoM^< zuWqK7m< zlU6D^ehEd=jjlsqqrzE(+O#rhM?7gI#b_n1Puj7?D3YUVNjm}@pw-9tXeHv&LkD)Ke z(1)!?5&PJefM@_Zy?+MBOz%U6K6E((`?&AbOz#!&J1x+L=c#f}f{>~2prJ3%(8sZm zsqZHEp^FlL*0;dY_n4t?9He#raqML3yHELPg<7Be&4^(`AG%P1z9CEB=SR_ZrDfmK zhCb$xw(nj`-vjXTacR)@-DBx{4*HmHygw%5()!pJ!hdj|KcW191ZaKVvh*D_>|=gw zea9?){|P_lhX$?hsHN|?Vc!%8Ykj99fN9@l7v_rwt*_D2_cZkR5Mp|nZmmy$3s~P1Tt}pw2A$q5 zmcHXgdND)_^yzgvt&d|)wig<-zPl`a*?xGxRY6$W_k>C>kbrh5Fv~-y_i;;Ko*&ki zc?hZXy{PojX2KBkv9F>5*(u6@1_IEnf$O9B+ITRvUq0l_deGqGtT1>opU=jn<1M%J zeFZe<0W@gmQcLbT7@t3B6Y~f+sr1$(Fy+|(e+&*(nO?202=g8DH37^x z3B*P;&c%=$M&2}lzXlie<>6wSx-P@%%*JH&dX%vStq;K?a>vn#ewIoUXt}M;TU$4j z_LTVwPV~NA<-ED`r09v?x64CW0D|}JCZlJRw=c7)aIjLn*EMm!TUdxQR`^a__YtspxVv)xdEPB^$?}`l`UIcIrf%m!Y8QwPk%z_HBRbLKF z^=W#qXQRBfuuK~ms^Xh;;w;;@wxPf7^ZMV&$tPCM%kzTKq%U2%z%S;T0Bd`Cy8HbN zJ$?R?H7osd`L%}jj&^@_Ur!rO;qU3|_vg*2NS4o^b6NSEExnl2=s3%tS6W$G?vtCW zD4**WV?MH@wI3cAK}T7K(lKY=ob`RJcsIfC>$tqDAIBg26;*TRmRDSY+aL$mXnUf0 z3+a8eX1{^ATwQqfePm3)+psP-dpq~dF5$!eO?Udn9LS1OOvA9YSl9q=GIsz`gYXK!!V&5a z8*;Yv_2KoW=8>Pr5W&=qEw&c1=;)H4zz@0;P6BH$tXT>4 z<%zkb&YHqC9riznS+c}XA5r+%_fmam5$@*ef9P!(Z43I;rFuh(R|g z`M+fCC44+ui!woh@__acOE!V8DmOV{+_8SkM%17UJx-}S*QIs+dbFJ~wBn#e-PqA@ zvPN>cyEb=d6<9=aO1V3b@6H*~Z0Kv<1R*rorL6-4eO>Euw0u7@OP8i3Zjk z0?VB3V=XSiQ|O1YKJcOpFV?T+xY#DJZW7kvV*8>&cK;mbTrf<1&l~y}R_kNW)6{nZ zXx?`kw7xblOnq?}Lwjf+vDSAT+|;Lmb^HQN0BgVPaGUyg_DTzQ)W=&(>$??h9R^P4 ze{jvBLxJ}DG-&On*HjR^e>7;nyTCBx?MA#lc#M}%7#;6JaO*H|Ix9i=bSTh%4}v!J z-2i=zm-_gG()zv$w+;iRvkAoK=}@5kz5&|Q_Z8@)E?#Jw0)3ogWEh>s$tWmu|26%1 z{lt=c$#a|`@HA+--+)24hCvv9u_l0-4#I!qGVOcHNH5!6o!*z>MpV5(0-l1$YZ-&) zp#9?*hHdw0xTr4=7vqG!0CG^D9}B3^cIJ^O7e_$uHPWD+=;?QD=n4m+!5Fk6{h2RS z^O6rQuBfZNoz{R&1^Y%?h zd3$#)lV`((=bdEllP8!s1@Yzah66{k<@qg-=sX~<-Zy4tacA~kj&!q{eC2WqOIiwB z7^XT+7@RbUSa&UB7+Oa?{61s-%975^)J~rAQgXrY*el|lOk-{18J*5qZyz2zSTOkU zx|N6A@|GzgWbv{?3!vxG>Omj<4dU{sp{N-04Kc{z|IDy3}oCr2 z#>!O_JB#<8)0tTid)f1L)y;bHoX)nAtYbNr`|$Ne9)m2_6N@RS*M@V4Xm{>^pM4=sVK z0Io@g-UnA9T&EuTSGbDc$~)w4yY2W4xW*n@0@qBqG7lv?&w*}jb7u0N4l{2?gS>rX zFdyNTOB`Zr{ z-LDVL64ub7(%xSjUb^##S*h>NY&>(trNUT|4hS+ZtT{&*l_$A zx8#YZDgT|r)8Y56LuWLe(cl(L66frE{qSV)emCqsGik-q!;|3t?QpE(SBKAl>%WJy zpSk;Y&bV9a{tN!G1ezYx&aH0BOT`Pkdnrr)uMWj$dMP*Md?cqJ9&n#K z1UWG;m7kLHQ|G>TzB)@NPu#`dIUGx6eD+jf^TdbCQyC)cOz3vW+A`b67NuOsuXA8EWlYzB7ByZTcdtnyeq;vJ9&1N;G-q_J?8H6 z@O{|a)C4(O_tCFCz?nOFzLF<%{SmJ*zIc*H ztw^1vv^&Mm9m4rsXmNNiXE#ENKdHqjoTO$(C*e!TIxQL>-FJ znVbA-b@idx$HopiC8^~Z-?{bd za+x^ZOQye0Mi*N?~VEa}sdONaHdwy<;6QDAnMbS)DOUC9e0z|_le`H zlNq;8Y>eGH{&x4)ako3S#y{-ccFOH_spY9^Sp$pj7(NBPnTetuWFN-wWJt6aE$rK9 zxBL!xeCBnkPo?XKjjuxeir?bh61#=v8Y^V@tUZ?;kH0*9Un2D%gUhdv-F(XR?#*xS zbZ$mH#3CCdGG0YOe!*Kxpi{i>?mgo^htvB~SvSisYZvX!x_$g!`D|xTB1^XPaE-Z_ zx}{Hk>Z=djc)Z9t>4h1Nu<1U$viSel`xf}BifixLXP<<;2r)(t58>niMj$6A0TDG| z2;qnXfht;5Y~GMaNYW%oRIWw=MXMH-TGZ6yv-qljqEfYJ)vLDFLba{0R_?7WK3XqS zZkwvT{r>;iGv~~noPhe>-*bwVPG1jFYL&AAI*=dy%Bc=i82GJcFMEMFz5GRmY4G{uD|)}YVf&u zqL>HLd!vwj!zUr{$-J?v$E}QyX`335$ouU?NM9yy>nE4(KQ&e6C*NuFy*3}a_+9|6 z)AIcl9_!?DIAwhPqAUYP7zg7T6|G;1Emf8_v|#6yw#MZm#xAexS|;$Or%|*bDWBr- z*O?F4j7x{Wy#tYaq}3tNiZdq!iI**Y2V0NV0M1Am!{mr*#ZYsOG-JL&!C__${l*Hdc!;Kn=x+y z(s|d6d6qiwm@%vf=S?$a2V;I=#=OgN?J{G&O$&cw#vH~P`&Tn&A!DAAG5mvab)qhv zCrzCZtkuU%om}c{Gj*<~&V!~-9T;b`sdF(cywi-SWj)_!#*lGtHe+g7iVZS`e_-LG z)cK~2VJAe)Um0_?j8Q#d0R?N#n5Sto8zk0(Q(5+l&6x45`LD|uc4;6_C0S<1@Y^@e z5+lZ4MC7w%3o^%RTj~VwAURsb@b$IR7j%f6Zp0+L#Z-Sq z1$eLApz{zd{7A-Rd#V1&yxx&9e9Z@)HyQJ|jOmjx$v*|CbBm0rkTFT$BXXseijaND z&oJhA8N=7j*sU{}sR}$D88c)$OL|1mNxB6uO`LSrwfYS@`BmsSPoV^!XNS`_YpqurK2cgfuJ|BJw*jhCX$uUcN$i-jFe@ zEyPgW`LQIP@xgImoJVEMM5z<}cNXVD8S|tU^C0ahmN9&j1)R@F_%$5eNrFFQDRN{C z-+DslU7Gb@_!DcC%c%1g8RO-ivY8e2fs84ass4(H)O3_2A1v$5+3yJVN#Huam1M!$N z#pW<|U)F0tW$?;0>;}bFAPP{oDz;FvS*&*kua0p&aK>gHp6+Ij%slg`!<;PquoQ@G z6{@x-#XCYfN`8ta{(%~E4^!-HYHnJJi=jV4Zag|f$AxeSO&Mg%)KvdQr}14)<>sjA z{tZ>Jm1zPe5A12GW6?w7o0m!>e4CkO#f7qPa(@i;1q9Zs7b+BG&tMqk5jpO8%I0EV z&u5q{`$#;V?Z?1|W6;QpJXZD!p6cIDD^xt&jzQ~m& zNyRT#bfThr6xHS8OvAugiGgzwgSJc4J}){}FPx?sMtMZcR+JY825qk{hfQ^P2cvrU zY5NA#)A3qQ*Q*_G^R}Lr|4&m)AF;qXpq;Ga3LIvrP>e2zZihk@|IhyGRm4C0uU8NM zullvwf6qq;4u~^g!2iu=#M((sy3z5sE59GzE$Pm<>C>whO#I4xw>u0sgSaEzU(=nV zrsK_bJmxzY&XMCoh4}^3eTv^maSBeJR_xnY_s%pY@8r^xOH1zJ2B)g3{N`E6D7Mt!_&{MxM13(>ip{J z>258Ro#aJK!apwm1ov`A^;xdo?=J;xmxo;Gbdwn>hZmSW%GCB9O8&vA}9 zEm9J3GyQuMZ*ZM)bE~Th7K|^=^R?mSu9G)Ef-hP4TKhi4mX!MJ-{Cr;yfM?R_eK8D zwKkD{77=-4^03T0UhOr@7cEnEn`0kI$<}p{Op!<*?E%7*{S$Po~7_CtvuOHD=#i7En5pN-E9re zU5T6u$CsQ|eT=W-zmJEwtgxHD$ZZO_BSWiaxFfpfB2B^xgR!8UZ zTskL$p%RIlUG}xnV@F0xN0k&zE2}>F=#ohO1!JqL*Se`G;pru1(@Lu&)68~%2bo>( z!+kp02^Boyi+W*T)Z^*Sq>*DsPVy#>5DMgmlc%41_O#-X(|$GSoau|Fo$Kqp@1#57 zdDBX__`29f=}!J>{x1CuZ>r0)rn(8h)5#a{Dr|7;oG)W(>aj=F|r*g9=VODpy>Gv)N(pDDVK@YJFwn+p1JJ3r5JDZlbUvLNmeb(1tTfgou zGefx#U2|Ql&k8uB)-M@?5N{;EXYZVQS*iBQc0ZAMEqw6@TFx3jCO#VnDr-&tqpa&P~B z>l*@I*F(v%r+Igi+Ai;cx>oG`-_@>nar2beKh=J1_!dCVAQ`cz$Zshm%7{&xsB&ms zXA`?&qEvR(!5gd_`?uq>1S^&{cdYPrn%MRVhb(Y2ysFz9bvwu+uF&-^IXhcbVA)sw ztq{w!t9?l~nq$!Na}SP0V^s~IguUH1!`sntNnL|B9S*t6yezvC)gE?a!FWUaLhIlK zwCi<1PHbE3qPV1GX^m%<*#}rQbH1s;=OAk8`J<9CDH%QTP<3Va#SiR%CML(N?5!2uw$}2x2Ft~LWvf@Dwx)*emJ3?CFGQKKv!P)zi{d7Gd#*+^n$$5F<~s|{`S<=5nR8>jkvDKoW3xowlL zpuQQJiRFf!n7!;&4JdM3Q>!>gi>g6W)78<`fQy}PVj=V)JB}`p*GC5olmX4?n>oGy zlc4zF5-ukyZtp6=M=D@PSINQ|r=K!wVa-=hojI$j#QdwD=(+67d!RR3O;7xZ+jL0_ zzog=uTfD0WHZ?NqQeI#O4y@Sha?q)@v3+IRKbO6I;bm`LBN`K%z5|O7V{Tg1z9N2Q zk~68SZZENJ{0{5VK5%Y1_{H9yc?RGPn2%%q+8jP+j~W1B3cZUiwsyrtnc(WcVd=j{ z%KphRw8ksLs{$!OH*djrRrDRA>h=EH#((U!ffab`hqZxnouB?KfNvuCzFPnGK%Vcd zXJ)3z@0*y85qyuW($9Y7*-Q}vuLIw0;~N|L`x^^hdHy+Q_;Hzs&R@R^XL|mQQ<<4- zen+G=?Uff__}Az0A(P7Vz#@Y&?ey~W>q2CmNT?1W?A?f(ZRm0V%87e)0+A6 z_at3E`rSUWejCS(%$zkzYlBy~S7J3~WoG2mw9K3t_!Z7f&)=W)8cqEh0n=B+si;UiO2WsGw^+um_73|bL?`NJky#ye;+b=o_|r^EO)uI$7?S$ zp6A+r6QA`S!lA>HI5FC6MrKdoj7%75w!vblW3<7H%%Y{L4b1kR=wa#p>ciM$V^n6= z2IhDmtRo!^yQ66w5NI#ce*XT&e01RNd6k)kYf{&yTruRz$yyU!>s}#q+vo&NMa7vqlckQY z-Xdpa=J@R4?~A(Mn)a|x5{(D`{%DQs8JV>;{6tV}tq@Md0;yMIj{lmp%-qWO6o4=P zK*y|Go}0YgR}aOrZ<*=8D9_&k&Gc+*lmDW4wm$L9{%VZzDt5Jl<#i}qC^y^Bz&67KUH>PJ_2|#WJ zuBZ3wr%3#G|K(_j2d=O8>!*pa5EH);M*vdV7f+uiPFC_gQeKI_@xb-@e!L917L|CM z*8-3euPBzp96em4muaQXl#2zKp5uhyqhfl_DPCYL#DfcoKmROoHN-N1{NeYhWO*1N zLmY`LzgOi?pDi8?sPvHYdsTk>wWo&!L;4&meU4~EUd)bd9DtnZCwl7mYmR>Af25WE zNVx|w)AK$l06Ej|!Qln2hKvV(|H^NFyyd9nVg;pNK0KaS%12o85i-B3n3nc{@gn%W zEI-~TssD0JpI4-K;P#clw8`M9_cXD)iKUmowtROI)w{POYAo_H@CZ{ba}^e0OF_^62Y6c0aa>4&9$ zd{l=m{D`F=vGn6L>*1GK`el}WnT0>u(w}VUbJWL!i|=Xq>t~A8kC$>vTp4Hl-j-i~ zs??9y=TuAoL`(lfOI~it%O&0eF|GJa%qV`Z%b)-Bn5HMMu;djIFW##vEd5GLzf$VI z7Spol(<)0pJ`%nBqn11xL-ORaE%|JjANMNs!fbsasSCdce|hIv^0}6Lt|gym$>&+} z1(tk)v}a>XYeDRcCoZ;`^4oK|)Q|Vt(=Gjlmi|IZewHOaOX9_6$+Il|MV9^|OMZ?e zKgW_Uw&aUte(~|T*wX)+rT;alpApmgTI`G`uBf&2Yc2g+OTXUIuebE;E&WDIztNH} zvE)lEd9x*Nw&dqq^7Acut0ix>n zjU~Uvl3!=Zue0RqE%|y&euE{y!IE#VZf@t~#up!lH@d-@N?m2u``x0Tmb3@?cec-~*f!}sH-ICJr3luuNQr~i

#gcCk4Om^l;MudqW7J<)Y_;^aiX(jbTP^)T@0T76CR`fy5dPo|4H$J(jNsK2XZsG;wel2DY=I)b#ibxkek89=SVsW%?;%J9r(K$4`_TFU#cqn{Ozd z^ItaJC;Z9MPsKz>d%W_UC`NPQQ-OG;O8z9yv+)*hwk1Ey;+HG^#ZrH|xY&|!Q1XdV zULo$Z(Dzdl;6X*PmD;q1%CW6<2<(XyiXDIy)hD6yGP)FA%RNezN3G7r(XAf2QQwQoc~Ay}7}8{iy&C{Iq`* zj%;z3C|CS!$uAOTfY*WLX;$(DIM2pcZoXm3`z-!`rSJ8>#o~Fz6DwPMP5j!@|FchC zD>CuhAno(?>qVL3z5dfE=K1&~q6@qZOmmY@-Ym9R@|S(`^TmEk&L57MKf6ITzF0Vc z1yOp&)yDkjU~UsC+`%`Sn}WaTpZqTIiY5Q8PkxX1 z#F7s?+{}No7zbVlSwBk7X(e0SC(g0t+^^a5^Yb=rPUy}wxRY31GPoD0^qSJXo`XA5 z8Ipv~SBd<88`Or*_3#MCmiX|6t!Zs)TiV?$mU<3Zu`iWN|917|Yq-8*duinhro5Ot zn;M$n*4ikfwQ)R;R|a)pA7Cku!74{HdLGBCLS|z~5_p|S$4J<$9o6XANyoSrIM;T? z_P!=;R}%_JkKOJIJG3jbbcmA>N+{ya@zN=~%PXBak2zFomsYs}xBo+lUhPv;7EpV) zdC{IeRsqzQMN=qr`s}(8Thw>9x3#Z;%lrl0C0XGO_T6*2$2LCO-mttwkaS!q)K=cU zZ@DW!{F=7*?v^DNdd}U3OQN(ueT5Rc?>AuCz)E-|>q>3mp88!~@nkWlJ)dX+cZ-1y~4!6&)*d5gR%$?C5T% zBRstLyF1&_#eB8ocP7JDD#Si7J-!((fbVzzK*iHT*GjyZ!TcDDB$#Wovs zEy@>IiV@57po?k@z=P_=&|=fCH9>e|x9yO6hS#?Cnn(Eu#>VrhU!fbw(9#~??9z#% zUpyA)B9z{Ix*8KGr6G>$Dw_uQoL3MN(N75K+NBdE6dp9KUi^6w1g#RsVc`e0A)zpy)|+E$j1@FGYg;m4 z4UDazMrG_SYo60E7V= ziE3^zC0Qv0gah)BYV3c$g@tMbr8adidAyA{H~SFcV?BW=o-Xmqbe(TvX*{)VbN|A7 zojS2Jo;p@JiIWc^j;H5{@s(LGU)KfO1Vve ze@*?MNC|Y~HnHK&<(3-7j*q9HEs0Xt@$nS8krJg!B#Wmc=3r}*wWSBsv5>44{yqdt zHXx<^G!uabwY1mxYN%#&vZq`8Jx+X^3wMJYQ^V z!pnE)qsKVXmp%HT&P_{iHgIc=;Xzb%#qyk5%3IoLKH6g<6whBYkz!0LtH{s5g=E(3A3F$Mf-r{#3??Jsj54iPT4ZPA45F zM4O_Qla@H*O;Y^ev-V{gf zvlw_seG?7!zJT#~f4qIkZ4L^*HAU(kmWuzy1=}6Baf0Bb=fjqi|wA}IRo#u#( z$WM3hs{rW9j#y8MdfY%-rrN8*5u3=*aKt^Nm7bRd^ZgO|nT~iF6#M0fU8HdAe~lFV z@pV!ZIslqBOVxK&_0QuS`R${$Q&hX1s@h?WY9Ew)GSj1+vi=XKH3z5{w&&<-g*RK_ z;p0{8$7v{6i0NRD%y+Ki)sxO=fvT^spwl3XKEsi}ebL?=ro->4a-5`kc8xyMqXFa``C6ndCubKSVteCk^_tA1+q?>pWFHbaGj~VXA*2owT<`*#n+obe+euT_g_1 zlk6{`=R=;>pxUp|5qFSBeh+}MA8#QYFT^9H8IE|I6#XvosdYRXbq_TZmmECReaZ`bGoL6R(VqRH9iu&qQe6Qj+Dt?>de?$tq z-z9B##Ggok^O>S4=py8^Nija<{B%Hg^An7PNX|#dN^t(0NQ!w(&QEZlz|fZSnXFHI z3@w+qopG8;9!hfjqF=I}X?IxB$)t#{B88o`q_9)gGs?e)JjTm)q)5l|VedGv|6!wJ zwpSYRW&3hImG#=A#tj-*=8tmGF7{_xzpzKzak1B5(~wUYaga|rDe{r!fn6c;*fRM< zQj{wSI{FedKG07%4g!aJ<8Sn3Y8+`E^Ny6Ga@n6KXBb_f=oN~tQ}k-D-;TaU^@ra_mv`eMR}1oItk_pDG?Z7>Yor5JO3!pF_GFK6r{BN7@0OEX7YHU4}L9il0N; zBE*@BUrgE{#8Sn#k$w%|+EsinX`K+?Q2Y&~i-q`(;_o8eD#SyIf0XolLOi4R7fH_+ z;#I}JNqUy&Q%L%Wig!@AfiuuQNl~sN6dgr+nh?h*K1_;9g2x^iatP!i``B|pC!fo_p*}zLebwS`Y!1t z&j*qA{aM9-Mmh!G2Ec_W5JJBsEfnHdQe0H&gBS?ogYBeKh2V!X0w=+@lXQW1e-t=E z-Nyk-USH9l0VVrAugmOLFje+DK*;`BL5hAln>3{E_mS@+@<>!mihP?%k+_2t_Vq${x8%ZlLUkOmu?`Bfe`xa8P$K#}Er>9BLelL&v>^WbLkm>;*0 z-i-2-Vm^JE6!Ywhq?mtqk=~B-lirE)lisc7ZH$|J)32kT;CRuK7;a;K8x~`K9BN~zJT(RzJ&6V z{siSG{VB>%`ZJWDbT`UR`YOs#`U{kw^jEN#CP%#Y1EeX6m-l7hbIB*E_XVIK^61Ct zl9CpYLV2R1NFw_+?_1fwr;=h`EmyRH6rkvOlFlYYf1j)90@4t!TZ%3sMP}$~lGc(U z(?&&`NiiN;740B}5$H;i_K;4(bzIS2QjC)|imoGtk=H1?o)qI|gQ6QrF@E|K-9%cU z?rT6d3-Fb~d)@-wLLP;CMA64dF}|Ku^l4Izv*#3jkrd;Zj}+ta4~p(1MP(gOw4W5?^D{*S`)M88ThSEK2F&A%W|3mt<|vv=it#I- zdq6|vaeXROw1^brSw8oGM#y)l`!3L_6|ErcM*Ax|n-t@HuA&P_G42;Cx`=cY z+F#LHQp^L5iZ+v8hW1yqgLF08U(p`Ywdy_&w3j>@eT|~)NHJerqv(24%o`gN-AIc0 zqfgOIq&K4d72QmV`Q!mbw~%69c|_62Nin}Xsp!+Bm}j0-^hHw4H!mx?ixl(DYl^;3 zdOO-*(LJPhqWu+pkMwS|zoPp{F)tlZw4d}|w7;T);~w)=P|+092i1KhXcl?QTl`iK zX)Y<|uThGINFPS~D_TT~`D~)15mL-+lNFsxiutWv(F#(`b5)AYCdGU=SJ4HenD^v; zE9fHf&!GJkttEXH?XPGv>GNoRMLS3_FLo>1L;4chU(sGt%#&*rT}S#;w7;V3NilD3 zP;?_H=FdJwH<7-I_E&T>Ddy7$6x~9KdG!%RYdP+cgt(YARfuazGt~Tn`BBafIYJ-{ zIUmY#Jqq8FXM2V4yhU0l#9GoK++UMozWW_%L|tbl;eLwwVP0z>ovO- zLyB?#P14JRxR-P_?psOMqFzWbu7694@qB<3<2Wf96yx_u(i?GKN{aC+@82*^PbH7> zc@8PYD{H8w>beO0EiztRx4^$gKBTTo;06A(pNB}n7m^mK z>jwA=@-S|$k}n{|I9ROsT2dI@t@s|&Now9k`c339KIFU%Ue3!HCvu(zFXvf|7delD zm-8sbO_1XPd!cW${fhsLv`*j~9G-q5 zX#?t4@fD;?V4vcfNilBMD1IF&#_tBj%jaf{qigA5F@%^OeBpDp{ zuooXEm*YI5c&?d~*L}tFYlIy4t%~m;#rR*N_;sY0p*|G9g>*IUj}-qd=~~Qdia$WQ zPGCX+MgBoj%oF_58~Gek%olS00bfWS^F~C;CzIYNyysWQtH@&>k@FPzh2$}x)GGZ( zQp_tIiti@H{L-uVHKdql)+>GkDdw9^ioc8WcHB=Y{t?nUG4Ck;InulFe4_Z*NWX{v ztN4ASn3v>pEbJ3%e##&PpQYxhQHl?dV!oQF_y{THtt!ROCVd$FS@DZVF^@GWzL^yB zS-0YQNHMRiQT#em%y0YzCiCA&ig}J}-^p(##eDaO;vXk{2K`I%FOois{;l}eNuS4j zqWJenUqF9Td_O7X#USTJ;HQvce#}vPE-B{8Ld6%6V!oWL_^G6rH>(ssoAgzbU-64b zF^@JXzL^yBsR(ynxV*cr9<;mDqs{uPyQ!yJgd6L+>qHo<0Yn(y;9*9F6MCe^#R(Ts z#Kp?<-1f7NEBKcYm>crOb4NkVw&LKA7mxAm zNwh%2t1?eMnCH8xGtdut&{VMoF=``$RRa;F2exf|!bs2khdWN&>H|@gE3~aRNOa6s z+Sb?3(RREvCFUx8h(2i6NZXf46iYJD!8xH_2X%=~m?D-#+-X@aIZ3E*XSTE7!&H6`$If1Y4|KClsFu*BHle0& z9G`b=Ld{sY4z0=_<}VRf?V0ze#^qvg&)0-z48R@)c7WbMFV=+kmfvbZ9by~4s0np+ zbsb8NSc7<|Cd8HceqYmr=}E8CgbM6-+EX;40&_a3f-a)zJIZH~@PJP*$=JcyLQCurk)H3wZwY4wGk}`x4ezunrl;FFT9qIeBpRr{^i%EG>)kkVTU{0`M}8bQD0|L z3$V4octXM~>nX=7l>^O-GDh!U7kNIhmWE3cCyC!V45BvRGeUg&iR_R%hl_f4Fec$>f%;?P0k;Z>av?`7Z>A&z)yI5Zw! zQTgzm18=s8#>1;FAKn4rMG!|kyylMK;T4Y$uOEC44jnWeUKRQ93YWyon+ch=@2@yF z%bNjaG9y&bc>f9BtiQ>?>qQ*x%fg}Yjz(G&uL2F4sJw9f^Wi-LJYC*w1CM(fnt1#j zjlTitpzSNR@ZJR;UZ+d@SU=jnnHC=3TjwwX6*S(-7T&0(Uf*VUkHn$z8Z11%f7Td; z)cyHNOONlT6X`u;>CwMy5rI_DY3Pz^w#Q=FHyb*%kG{LwzBeqqLI~bgSR@+n7Z%=K zz}pNt@i?9|9t#B3*gPbXgcuE82VLIJEWEkRLWH11JnCz_BP_fS@G2nJLECp2^vv?M z0#CPZ2+A6-#KNluUZDn4dSoY9cy}50n0@G@HB^~YD|KC}7_8o>3)4oRFQKkdBi462#HSJpiJl($Z{nvQ>JS z{YeLH-^Ui-0pJxuiREQI>hk7dFqrnO10L&F2aU&h+q7>~s}Lb55$_xv8gG_`_d4(r zU5{p1c;&$3cpx6@az|-~DXyEC+d7&;t?jU%7 zv+!0KcuNet2qE%?93C7G7u&ywfebYYe>e4ZO7$ULo*UFFNS{ ze3^x}!N9|5tiRl2;Y|ddu1jKSygMwsJ_E1Kz|(sfYm74BC2C*#xtaBMmx0$|;Qi6E zZ^|He^pi939x(9WrW7mhk*F-QeNP+&FB^I$-XjKHw}Cgy!kaz_-V6)xNdxZ!1Fy}( zs|22|OQ^-#<9rM6IRmf9z|(s-YmC{zOZ2?8-okqsczS-h$iUlf*>@K361DGE3-4{i zzEuX^?<~A?fTwMRTCBYPX5qbS;9X+ijYOlF?OQvDeMdphY~Mc^c)bSRxfWjIAohLL z!aHE#U2foAZsDB|yhQDBiG}wW@N|2uG4SrP@Oprks694Wcp32RLzT+w#}x+NFD$%O zgW&D9@Nx{ibq1b;`xUc2dI!P#n}s*Zz`NSOE3)v`41!k(JwS>I91Mj9-ZkJ^M=by8 z7T&r+@a9=~6AirU47^nq9`~wF)E+$+-ed!By@B^V3vc}(cz0TORvCDA7 zc*`xkCkMf6vG6t+c$*Ep>nyyd!DA@Ig1*1H+QREI@a{A49)=$0Exi7b;brjV{G!ia z`kZ?2CD3F0=%CMs4IP-TmQh!qPe`DrZK9q&ul$^PXMaw;wgh@8S}f>%dlTqs8I|?< zw-V@8#L(h;_a@Neby^3F_hJG)U1!wQ=kFxY(-_p#=lu!vG=_J9^+q5Qp6d{XUWajms%1w)&zxWGT8=fj0NjOyKf=NCa@>xy z@NPRC@53|*4`ZlNpyS zbyyVZhsSK zqB*~6;!Y<|U^^ z;b^D)u5C&EPWr^H_gBvUAS?9e-D2Xt-Pj}mmc&0ym$Kch9@%^@QixEBia&mP>fF@R z3Yzb)Oy3pE8~ULmnA_Oe(2h9gZi&R|CS^P2GQDuCMN!Jm+-RUWw^oEYPEpl|as?g; z=2gMkP?XxiJdZlJ%s+5Zml(J0(~tkt{q%^j->;m%FX)7#X>Uobe4+Hn(Q;qfDSP)y zd_ADR&7uNY1e&AqMw2 z?9yYg%r5n4$ILFx$Q@Ye3OJp>8DU4}q5xnB0fsWg>CTx)!Cok3>J(ls(%NBRRU}zR z)W|{{s7M4|w_bfRhLz8tCttQP11pw6UnbZ;7#4X%{v{gQoI0GwDsX5#oXXInsE+?K z`CO0Q7Z7IyDd2pXIaFXiWq-usgiDs!H#HWwca>lhb9iuel`Ncb`YE#()_nEUnX{@& z%)c#d-A$csb*(~eK&s~R2I8QJWd*snJB~Xnlt1m%l9Fm1C3CAw&MY{kw4wm}8X{Ar z^}OR8p{lz&YAv@s>_&_%7qB}j*Xi$BNkk9%QwqjCHRW}nVG0hp2%ay#%hJnb}O=_Fq+|FQtiiN}<>PhGmm zeFeMep*-$#Nob>cibR&5*TC8ex#WbO8)?AzLHwWA_`DzDh<&M}!N!r2l})X!$CZ}( zz8uof*)XZBrlGF2L7X!0%+SmeP6$m2PYRcY$|9x5N6Jc%3l;HmF?C%{$A->@BV$Pu z`$;3Z%9P@Icttiehu}Tg($&)57Al*39N^Cj72~rvE2iNKA6QmcynHhF?&cNC>p_aX_Th!rsB30t*yl!?XsUk+SIU&8MH5N=`NNYom%GW|MCMhtY%R{I~u!6 zR(6%NbnrVT#qz$VSk@alI z*51?7H1h_mW<^(1O=HuNx)rVPx~Jh^Vh(`y4NX`oB|k|MZopPlGiRO{Dq>e!*xugS z6~dQvLg+T3S*qKF7Id~Zpf%e&yFycn*~yB(URu1O1FeG|_J7;;F#q5YPW&AKyC<&7 z!~>Z5+{Za|MrO{Mq_x2-+$#fe=f)7?bl}`NBQtAFaIJd4>C1(e7aPx7Lo9hgBMmQs#(LrufXazGS zDE9x|6uaK^9*c6-l~6~xz9#_O58xV!sxd-P@X>*JupI)BPXNVbLY^MO^Ousmm#CYIEoQo$}fBF=u-yG979t5R+nx&s6_2U@&3hn{8=xK2o<1z$q zVrgFlM*uwSE5hLgvt?;trj_1&13-C}CC{?#@#pSh*HnK@w$4~m7k8bsCmwRd*A>H> z_jWywOI_^V>DNC(tWn|$seeRV8D}o;T>Sb+if=0o5C2GUyW&~%-mai30>s5=@u$xf z-&bNUy*ZkwKityC{iP9HLGSr^a0Tz>>nLC_)YBJ8ydt7LP$C1hHT6V+OL{DFB|=Z`-f7_nqX^xMe&>$vhnXy3RRGH zTC+30ggDrRrm)d3`rOwPtb1td>h8d2$ifjnL`z#^Q;$E2%ek5aFG=1N$F#=NOmr7i zQ-2}XO_+s|A7@k7$j|fDHgyLzXsHHV3w@c%m3F*B`eLQ=L>%n9XzGi9-W(Sg?X`O# zPl#Hy5h>?}w5ixfk31O8g@Hov-3uv4a2j6Vgh)^D^cl}NK7hf(TkSLqL$)<}_8ZDM z(@>v0)AM~KX*uaMA)hapZnn}}pyVJDN75nQQx5lW=FG}{ZipKI7~l7hat0vf$O}Y- zK#@eC6z>mJJYIWY-wQ84($iG@LQ*8EQM@caa5x_kuZI+c!fPbS^Z7h5)bmjzeL(R$ zl>8Y*`L2%Xe@2RzSO2ak#~JPWNXZY7;vtn6IO?Z6ptv~k9cSPuRbChm6Qmx;8}UM< z$RAB5?E|DthbENiDo9Z-)+@`)z;r=HQxui;htCv zCH_QJPuMzJ;>mrGfFsKR<79mSN7{)$(oW#X{J_infZIcS@T*9Hzh3bhNKuXl6u*TO z_CKfi7fDf$*A)LcDf0hv`<|GSkU6i!7dQGe%sC{k;+q+a8}&gnJ_m?>^X{8y2Z0?h zjSZp~o6rW4A98AwD-C_s;?4F0u42GzjL&!gg@reK8SRB;h!TIZS92oZUngAllXd_Ql(0KE}n|Ln+ zjOmHT>xsr&fpZft3rq*%bkKObHkf#?0WTME#3Qc8`!>!^yk0Olh|@vi-G~Si?+=E3 zyx-DzKft+(w*gE^EbDB!_FX&dV5k6qwu!txzdV6n1r=1#dbdFj{|||G3zW?IYc%SQ?^tztzi;7H4Pqbn<}>r1 z4Lz1i2W=ns@-y>oHR>6ctXRI>YoB;JECAkEBSN3zM-?C5D&XxyBK9lJDY_h=LQkh5 z<_c8!Fe5^r4n;otoO){jV79N8r9#hF4m9d)=rdp3%Es~yS$J;)uNiV3G~Or+?-Af_ zffDgTICMG6EW9e*M|?|zKu@2BExbnDFH}HIynGxQZ@R*ZAdcY;Og=wFoDRg}!EY6i zYQ1|<_+IcjXuY$Po{p!l-vP~lGGB(%p$7<2K?dP2*w+h6`^MqW_HnONG*t(pWEh3} z?c+5A%6u6}p&APdp|=MK$0LUN#LL3LJoQ+^so-z#S7;FM`V`&Br&owcvdhRo>y=Ew zds-tL>NnfcNmC-8`set~)-yErn{7H~!Y}_4l8<3>7Z$vS{O7yuFZwR~%e=MzpMKl> zkNVz|<4yXK(##`_JP>p7cx4``v1k)5f|wcZ{?_99LP>hPG015;9LF0RFV_<82yjnG?3RWaeuyLRmFt@-%p!4Fe&a%$h+ zd++`_=zj?PuLgg=m)fG__q&;5|19?nG2u76o|*Ob>lvS>R_)#U^2;x0+L$_{Y6Nwu>7bspD=ruRr)H+Ic&+lh02()!C3F{Z3ML1dekGi{yDh^qFnWecrjV zQF^psmss3~Z67{=?UtlyW^`)vh0V?b?sHSG+Hp~+_x6s_52sHk+L>N3Jen3t+Ir!R zTSi=6`S{M=+ZK;-?jK&2AB{*{Q84MuJ=>DD?0d>NA^5;c+m_~T|8(C0@oCPPk>iH+ zXDl8Y-Lp3m{b;XjnWC)iL*H!J+OoB{&^gKJcdFmoR#E8`vYer+r?+K2B?|lZW<>uC z?S0#if?dhcp)tEsC!BCmUPsZ+R9KXpz#gw`qF~Rq31@otB<~w0UfLFXAhjr?>YAO$ zMKf2cs!ygDmN3Q$O07x_U%Gm6+hX?I13@-#IyQQtE^QZ~SrZ zK4=~uy=sSZ(&7Eiu<=Eo?%MK6@4kxEeNPqi++Qj7!^>sY$;D&Qejn^TqGx<@V80XC zzZ^^LK z>KhZHw;z3C=$cA*zw4Lr??1AEf8ih>CpMN!s9eoyfG$scBCXZL4Kbofe4;baXTry>{F9kvD9+snU5vg!-Q&Fj^j*2En zbI~)rT#_gJ_4TJd+Ivw}^r(-r&SC0aSb3E!MIf3Ut%#l~&tYl$2T_qfzM48$MSEpz zT7SCqDNEn)q^Cy%(5;a1HJ^Ors1*zPzcz9P$ASP>~Ln>6{jDaTJe zp{~9GKc`1}1jdRAu~Yde5ndK>ad7xbA>%Y$Glt{P*CdJpKSG4V-Auf1899CY3IW`{ zN%YPhc3?q$-&D;RSx^Lw);8Qx)d0EMHP@@9*Bq0wV4kz-kkkrdBpsiu#c z`~?-JBY2&GXB+tkfi=UxDr3-hJ*^%as|dCYgRU69J!fD`Gq6`MXu3&qUXN0zGA;8X z7Q2`ZY-l#Z0vu=QNJalA?7RaVH{g9Y?7zcf?Q=a`wzM_0u4rtE-Ie2ZOZv8XcV8>I zTUuMXTbjDU&EE64a%Fo(IAx>C#=3`x+~srf-J?Qo%N+WDl>`GMZm%0YZ|)?V99R`{ zkA{?fU{3NP{B^_0m2O%Xu4)GY;ki;}5q!y{oEVT#_PNd7<~X6TGLP1zQ+V>2!W(_gY`=D#{L!Jvnz7Rg z=|Sfthmwz}UKz=AyTf^7@>avwE)Xd(FH^<&O_NZIw2JOy-Pwkzr_iaf%*4KLM1*gJ^14lPM9?Pt8Qk3Ml>V`xTI-e~v8@JV^@Sz%PQ zJ1!K!ZAh$sHo8vUm{7?h?obJJ^nwW7`wCn*iPE94r<`Op|43iM;y{{__E{Isl*|~7 za=Lp_xDjUgz~4HQ!T~5uUmzhCCEws)Q0``j#!J>Km^&go!(CcFIx@GQVgjsj)5Gos z;p3)7sspBvIx{FR71oh{?I73GuBCT=<^F6?HOyPY9a;vEpVWB6w&|5WqOEvMtJ zb0d5z#}@Kzl$*Zje_ZA%IjT1x}nl? zuZze&*#M_k_L~3cw_M)uN2X6>$hb1|s$7{lYR!UHMbASaOdVe74Zp!E z?KhZ%cpZ4x0pG{#oLQN{TpbC@yO5aQ;+dHlg@%lGCO&`4%FLp=w9K3txbHEsd8bmD znX-nKndy1=VW&TDko546ldy9b|54v*!d=4% zo^L1n8T%i7IrBl+$25YmGoJ7rs6RdKsg1yQpnf^ti5kJhTQ$EtRpu9o>F}*vJh&p= z(odKA@!zG;L5<)-+mG+(T&&{s#|)ErwJ{81u^ZxCywUUP^9^4-xOfZbmz!?|nLfvo z=g9mx-n?LrF6tj?>GK!Pc%W~kKRfR^PC~# z!4)MkNA`ctt=Z_`@*y1O#LPy2o&ria=g(~P->-n`K%KKS14_OY2ld&;+33F)gX%ze zJr2q_mu92(FIPP0&}{V2n-%ZL4-@w&ewCCTF4wU#eTU?8rRI-yP@YxHC?4zasC4 zVMv?42hry=Fu{E<#NF*HT18EbTm?|Gq^vP^-eR0LcCDz72^yChDH_XKE=qJ4#DdDv z#&1dTmn+f?(i6Q`LTM){`Bd*+RsbEaobqYPuXTdbLnOxn<7+_!=y+-5k)C}%fFa6R zg1C~-ipx3MQBTH$^4d$ib)=^#zfj~mj{I!Tj6Nk0HgSn`4($`hOz7sFKfDRMsD+P>yrz!DNXWB1L{|Kl+s- zskBGd7woJckMf`iWjPm+qWp_UQ7^TmsIO+yJZ~;z{q~SYy)!VsprR>?vcJac06w5( zJ|RU56_xfNJ^Ly3rCq3xa`K=Rq_DqAQE4a2fi5M>Bkj#n{J4Jixn?`%n0-&&OEGg{kB!ykyCxt!S$C-A>@Ao4A<6ZE`H;4J5 zGLbZ1pWw^MBmc!pUP}r)x)m?W4SQsHpud6fu& z;9?S2Zzt5nDv>Dm2pbn3GRwBD|Fr-U9|6PGfl2TX;_cZ<97o>5;wG!g~ZD>{C2&*^S|S-@>bf;r)>7pzH5G z3-4Xv&4v>3aM_OG@p_E^vGKeJgEkAi4wNyxtn_dTD?>B%P?T7p9*;j;ddr~4aiN3O z3!!0nuJQCf>9*b+rKjUB1s?A?bkL_!=$ZX=;&9AK5VE}aICT5kzQ^2u`XLPls_~kw ze6PUdvo3*Nqm^$f8mk9-%y%pfo$tjKUM4#4<^*^vExdPu7gFUo#=w*A2}b%yfp?G5 zAi5k^S$IJ-eh1RgzGDr%o0WZxXIPve#BUI%1Mzs=W$B%WNu^gSDIMxbZv`X%N$7FT z(n0sr2QB-$Vc#Ao(T-vqy8eC$Jrs|o%di=f&*$+g+ygy+JH8aD4(8*%3zGov-F48X zoa2mY6$_6R;uWi2n8v$d;#L)&W8tCv3MWm9eC~a@UPs#^#QX|JV6|x0_91f%dYlPE zcG2rbA5K9*2mQ&ke_4{$ad%TLe6lJ4dTkJN8gQPGk3Z%j0kHCcK{%)Klye3=UU=$E z;@?7^4YIvaB2N#Qz^gbfUkyS^bTbf~!HmBGd_a7afB!rD7|a%vz6q#cX`VaD$(tXE zOfJP^o)h~y`z66xFD~BJ_zGT2w}FJ`0`FttUwkVdy$uL^&_A8;+rRLSs{b3E@6ner z&HDCQ;k}Ix90mF}J2Rf6LdXB3{??VL3n6Jx`e%n?aq$^|QS|5c>nBTn+_I>kpH@7U z`;zGT;5_Ys=R6$`-h`=n{`O@C{6i z^Hxh8K1JO$AX=$)wAOWF=b`216o)tDT_)ey&~383`so?a%S$Fub0Xe>!N4@!m$7!! za9@*6I#P%bDBoR4Ij*m4ck*oY0PY*uI(%2fIw!?zDoFt)0*K5b1=u(hKamt&fY*EK z<8`@wcP8m?C^6ZtQjADA3FKDBRzfi@qb@{GL+6jG`ANYupf1!6;*wV^- z#bdRO@ruTf=<5r=j%!5oqNAHrzNhh)v;6N^)-BgyvM=jVJ{jj`@a`JCcBY=bAG7r+ zW8i%<+wf3&Y%e=sjz=BX9~jua=Cj3nFf@d?qi|4%2lJbQ!^B$z-n@g+cu~Zgcqw?c zV4ox&>pGqH+Wq}oW{;CH_jPPz1cibL8rL{yqRw<@?C&9=F51U?{zrWX>cmP z`)0ly(6UXI-tWN|;m|?r^&!H{w;B0z>@Z)BF`e(jIM-=#D)^3qdOB#?Lx?c(dVv>0 z9Pv1}XuRifuG8RDj01BuPgKydXTY0yn~e5gyJ)=KIA>gLo`A^VDMqr(z*G=M6kjLE~{=HuZMFKF_(`Q`CATQzji3GD7SbsVwo{ z#igZXlOt09&}*+=ERcD{o{=VtNqF!NoEqS|j-By6c)8|=PeXyCq}>J0Be&KzKlNT# zMeZqhX5w0{`PXg{1u5%uqUkpdiypfJ`{SlmM2E_?9_c+?c~#vkCVaf>8~D3VK6zn% z)b0~{lGi7#UsqZ57T1dWw0~4@6;^y?^+u!5L{I9udDh8qJ-%NI8@4;;R(Bu#bZ&LG zrr#g9F?g$UqqwOcntV&r&9taDdgNBMrfK4HyS#NSPw&0BdE{bu!tmGMdC%P!IO2#A zfr1gy@~vZgoZ_(;rR=P4c8XJW{=gy?;c)VQ zzc;7A{WSHHi<^JdpR(of{?thNhiOUfgf0*D)W+zt<`0^u&UQZxq|lO-{YSWNRq#f9 z41Kqgmn-WlIVy@4?JAM0WP-O8pE`3?B%1u8o057XQ>5PNQl6>{YW>n?S_ zliIYm{E4EgG9ttcM)z%X3fx}G(hFwxE^F@XPwO3j)y&$!Wn%pAcD>(x)z);W`EPrX zcPKbMb@#DHr*CFjr(np9zuY^2UrNfW_?winYcG4qRP6aoX~x|3TWc@s-FoLm&V*sR zM1Eegx9(@^j=JU~v=Vhvb~puhc5b?C>Qf^0sam5GtR8XEh^NIv zu8yaIq0eNwiMMb2&^bfro_Wzt7Y(gG>Y^L2TD!$5&e(Z$bZpcKXY3pu9TyGUaP51w zSU!`xvmlx@hjqZUTTIJ2fdNAsI9FoD9#?2x+dm|WTD!K=&f6-Fe8VXmx_^k9am%&+ z85QomMbY4mN#CZ%)E%YKc)hySeVs#q9E{cL;aEE;Hc&ILg<~;gdvf*a_pn1K4cWR|SNzMtM{Yh71&jpDH*YZo^4oHn*GO<m?vL%oWPAd@!o&&3hMNwZi5BR0>>e8nn<032_8$AoPM%tB9KX* z7gUvJUtkeqvSf_J?@Qmzn7>km);N6`KV-x&88KHz4E-h}?qfuSjL2+f#CM&{&C)=>XG+cGY;_jU+S!(uD4)KV+vk!9Egox|cAbK^lQtabvgU_-IGW%r8>datSx zEvuH4{g9zT{*B+JvE>cj-TE?!xfTv0sw7f#`EEmInhkdJ1IRWWR_}}>=l6x5A;kl`!rmGcyz4cPDcaon8 z$6ew07Rl@hI-$JNA_WtC3zfd>I&Ma}+Z}Qm<9w9&le5<QcnNiNsL%nDaxgYGfzTLMdiA`>HS+LDKkn_D@pIB(1}cjqPH>3P-FN0&zO zXPg$9d@d3N+|^FlEiON1uKV&O;Ys653Q9&5=0_&Gk2rHqua3A&LvD6Cp2~48RPSf+ zbDU7&{7F^kdI7e2MPV&XA58x&ubxuj1yD~J-O%3PyR$#5gKIX(jl#0jC&ac=sY>0cW&Iu9Y=ZN)z8*5=0(Rq~%@=8aQO~}iSF@J78&=ld zYp=c5+G}5*JGSme`7=a)+Jc#^yT`8OM6vwtWirKa^7vr6+($)U=q3D*o^=Wy4L!4` z{~eU_+Qc=h^~aHdZ3sM37cfA7zAjjjjERcX(qa2{(EH2F?^!L|#IMK?Y#_f_u)F{F z71zBn{oj8;O3q<|pO2EX9%OMHq9?$z$Oe9YD7O6Wm(hxcl|}{S%i>!YJ>rYc@)Sfb zDDHkl$G;=gi{$&|#nhO(-|T+PX}m1l`r{ax3!7|4ruM#@URi}02(m%B<~gSs(dqM|2VAo;xxFt>L39o;koP~U6|6@#H}VdA zY?&s%^9S268=Zii*VxugH+@$th;GwnMw|Xsf7eOC{@!5n_lw@XV)8$gLi2Z@g$MmY zB4y-vo@>j8s%g-LU;321k3Kla?>yJ?n^hSM!Y_TyK)&?LT|jr}=6_C42J+=xtUGk) zf1)P?`EvH9=j$=SMlO7=)o)SXfiCR%fPs9`KMCj#7Cqv}^1ITtK6KN<-d3(#xRF}xDb1SQCWN9 z68Z0+$x7|RpVlWmvQN6Vr6t37%^iG_9_6>Uw-;RBr+nYE+;P(zjEv$pNJ@W~mX_Zs z<;+?SA~&*U>~#0GtUl?&K54m6Tn|!yWuNqeebVduq-*=6pXigW?~|7M@bw`2TKc5* z``V=E#W7z0M82?yXXSeVm;3NXbMYr6Sxe-50V7E3LFCWula_Z_3jYis4ll}mk$MpR znn3>T#N`<>dF_iHBwxM-DdlD4$FX7@52R&IkY~s~?8BcR2Pouq=MPcYr1c>3N);vmcah+-c{x0`U7%OhZRfwDS1dN@K7A@ zXAo*nY1G`!BLOS!zi*vfINi_pnB-S`UHE@HT^PbCAJ(;ii; z%D-8$TCN%W7n|K*9O}JD3w)~~xSe`B)R%0?SKnXB!x|6V8*E@tUA}lliU-6I0nJ}p zD46K)H}dVKFJ4OqS6nVP{mmG-bndN9P&IllhV`P-`hG7xSiVZW+r>P{P%^Lx$e1!r z=NJ$?%+`H49Q-`pL(t`Uxmv+9mHKV~n;5k6TwT22S&ZL6dYs@}d0tB}H-$VDz~2=- zhxs9p{&fJm!G;L|y>q))JPVVD%x9K)f#-(uy61Cw9!+*E!&sJOWwy-ko;QRp^{`N0 z%1K(*J>ipiWf+r{%$Jt0ci&rUS)lyS>RO;r4e-l+XJB)eBYb!EKF>Ev=;H(XC$OI% zjETy!Fu+ej_{3hS=+`g)wA|J0XA3vOh&_g}N?8SSo{8&~rA+2T@ZtddrtWqyAk5!B z`GI>#z}&8(3}D$W$dP-p;F|;YkU*D}kXO@mKfgwrEG5rd(sas@uheY;Ow|-0$y4Ql z^nHR+_HY0{5x|Xt(er~q`iFt^!9e=3;C!Bo3gF)h&g?z_6}qguf-eWKO!5XABSJ8A zc{jO%duil*Hl?#$$|E!UJHbd zUrPn!2fN@=-9K(iyGRhZrT{hvFeE?Sub+g!pMb3aI->pgemk&pjHJPSd#IQ6JO6Wi z0lujL?6(j5Z;`b4O)yGs4`9E&_uEg#+F&Db<2$+F|08>uS$(GEEu=WH)AhrO^w5{?3>7Tlf9*G-ynnq%X<@fIl8a_pCn~J6)dkZsJ>#SF3;9So;=TZiwFn=-99-736{47 zc~TFluk2ZMd9v@~e@}mz%JusU(t6P4E$$=l=RxwMzv}WD`pA0%dAIAr0(_F(-bbE0 zsJ?P-pv!CRBhQUI@vk1JzCXx0OK^QMQ+0m-kK|dE7L0&6&Gi-;;ghnUN=Q zM4pT%U0wtRz}n-#0c4CItp{D6y!|%VK5LLXqCN8DeGOtaX8FT-1W5bqL6=BbNFeBWM)-pD z?i$)VUyX!U*PGZ!9+tSt5|PI?v&X*i0eSkI62Z0U321r{c>+`V@V&<%a_CF}9^so4;M228`>}`Cje;nC zk#Gxq!S-#yzBcG$-}Qj*zeVuzzY>x^c<9Xk$UVa8vCNaSvGlWPfXJh$UnlZZO{I9x7!u|MR;8AI3E#Kwe&D_b1K(!gHoM;MGknE8!ehpb883WR>pyUhaFl57 zeU5SnyNsAa;VtsSVd-Vwrl*I3mk3 z{|!#=_?gdfxs);otnc=RS}-G-G+YdJgYy-{~7LNA6^N-f74-w;8je+O(mq zz8GuwJ-sG(^@je)F{GwCl(n*TiaqJ&)Y8izXvD{Jck)hOj4FCL*$`dV6zStnI?B)p!Bnj^r6u0ms^LA zC>)b~&3#pWQrrf{+nafbb%iyBJJ0Tv*JWRKZz|C{t|yvl9oeS{Z~3;~kUjZ^H17X0 zPI>^wF5a%K8NaJdGTN-h++t(vqt_ezTMfalzJ8iQ1$o1a>#WzM7$YXlG!B;+a`zT2 zvnCq{7GGo9&opgt%CM9aKhgfcipAxl^Zqd(eT9Q>=$=TID5lf95qN*@xVtNP@sA|G zwW@*}aqRr2!L3_DxR)=FiigJsW&3Zh`oH_8{^|Rs{wL2NOB={fOx^diDS!Ltj_YZ< z(Rn>hr?(Wj|9bCK4!%y7IYz%vCwS43xvL;LGH|EQwF{EWXL8?+sm}Nq_s(3iSjikm z-k07ZB=g?C>isgZC+iK}YqFk}clutNAEIaZvD`0nZN4mOy+Q7exi(*x`Q9M+uUwli zYi)1%;&ag58zi0MA9)U1=M^mXi%46@zOXyUm1A#^`$K|*(f=zL;4Z<~bv2Oo|KegV(*pJM+C569&)8`h-Wni?Uzrv8G-y;0_E=sr0s%{;|Qc{1xr2unco`x zFXy|qdv-r39!z5y=smfXjG$HI+Kk{H+bidqoq)f<|4R>!C*e|>%HQ8W*S!Bt(*CVJ zI2jN={c=vh&4DiVF)jAkHyA#uSP97=K11F=a>g{q z%$h@4InNcDqBjN*oyhA6Bj_(ndQ!c%_dR3Ug?;kAWj*N8Z{7XP%8C_tFJAKi*F~H) z{ddoyj~yNO1n56-#ruH(&JF23RDEehw$ znzq)zR`LwGHYEPAmi*BNm4WwnY3r0d)_XNqsFXVFFMF8v$Z4DzU&`6h^pKwCj|jl0totZN zp0CVjCH}&34E5>zn56%Nru$Y6k>1mRyQ?D<=~fcN5(#3W1brIU={oMt{r^|KKMpZ; z-^lVmdVyK*m43zjm1`bYeM3+$mVIqdlKVIPojt@qD;OWww6u&gB~ScWL(}9rzwSr> zOric~{^Th>Q#OAL!wkV+ziLz3fNKbUP+I?MK7w`{LRwD7NJH=!%|1}t;H0#ayA7dA z>v?GJveE`#Q`EtUho2B+cF%o?|Iounf6pHre+0?J9YLwU@9Ec&{GUNuwWjicp4%G! z@AK#X>}Re1Cnq1l&C+vs>6hP-8O+-A{9m6&?kT^=I%n02CFQGEuUNI(IxageC-=temATp7_qS$P$6Y`A`dq6} zbMkV>TGP1;sGRRwWmxY*#tr2G8QJ5qIqBqESa!a&U%7OOu=cHz=G2T<*OtF_3YRmJYxCK31O+)Wxi;V8*QYNS-M?4#7LaFr zuH}#P^RrR~LU1d{J|?;kzwA7FgFMr7t-M~%!X?k}Nd0?5oEjTQh$l4vPO&%li|?M3 z(}v#g#WR^+%Y{px!3hrXjE(5;wMtGmdczmLQzR!iy}_ug{xcb!B64KcAj_4+4+1n`YtA%9R*J_UtBzR*cHAIf7vtFBrY~f&)WV?36Js*esax{`!Lba?vaP5&eGo*d=2??6V4n z30L{CUmx=Q^#}X)qQ~D3;5EXBo)-lpzf~}DeyE1iw5>e=Fmc%KvW$;g?JN!p*wDmgpnu%Zv7oE&qM0e|H}8OZb23$nRh3zEByX zdXRA`VH7|&_xE>6&!Lagjs5eE@CeA*T>vm-{PP0H-|vM_4>JErxE%CgBv0h(@??Ak%c~_VV_OfxCqc$zu)NA3c^uR9$U90r zSY89^A%Grqc}E}w%Uc`dzew_Q`~E~cSl&-be_4Is?ITal{B-}x+M~-8VZriV{t9`Y z^^vzFNS?HxE>C_F5k303)vJL#kU!}4Eez<@>8}#msVBfCj(7OwIGQhOh zqxaT6@)nVnHB1jA{h_oE-#*fFbSALQw~$D%-tja-KKaQ&@R{Fg`1CSlsZUAdOC%8V zycI-(<*h|tB|OPMJfQneo;T9Vh=_@FU^!RRgC4CS5-jhp$dhrI49Lz^mnY9HNtql# z!aN#gF*5Zac>+)O;rl6Tm_ug@@Ce`D0H2;UhR!E_S`T{r?tw4ZJ}YaSUSHWc>-PN{ ze3&Fz{_tDm$(}?HqEmw4AhVT;J&}AfECu=qK;*>$qEqjCL{%3AX-hrmQQ0R2^KHSt zU+J0T>CrKxM~}-Z$m_W?ujkBk^q0T8GcWhX+#9)P?;p7@@3UEc3wqw&*)MQMaZFLL zWjq6SjJ^Jw|2x2jaJuOK-wLi_4s|HSp;|{cRMBvUx}5A#>u4RX)uCKK$qa|800!RU zP-hl9R0c4)+@Usuj{+r29BL8i_28XA)V&V1x6Gl+fHkEKwFBssJa{t5y8^w1_)xGH zyc61T@Yeer>i9B;$^~x*&j;^c>QG03cAyB_Q1BICza4r7_JPMjcM@-HQ_6*`GvA~< za2(i4{snL=up78QemJ-cm_?n20(A}8_oPG3-Hx1QhnfHmftCPd14p5`njC85PH??L zb!2*sRp|2sG4eTX-88}W}%QSeQO#p{0+8QX*sJjWBz*Zx& zf%k#2Ksk_Mpe!&Kr~@tmJ3^5GRE6LJ@D<8d^mC}RLD&II>kkIffN)?e5Jg|SJQR7r z&>@rua^Wo@uRI!=;1+1B)45MP!JyW_x1Njc$>69YhdLWW8=zw^WpW2lw^)bTgG?vT z3RGm_-*ktH&7eJrUjfdLE(Z>cqHe%YXlt^ui} z6VQl{B|mpO7@lNcKjosx>jdv0-Ekv*4xR*X34BFB!UW1pX6%rEY!W&r(mtd+fc;;C z?`FyrVC!_+?k;S+4SQyx`xbb?XJ=zCaO_t49N?Wxzne!t0B3_W;28NO@Gl3ZA!EWF zwCSDD7oZzl^>yk~f={9EpO1fmSAeFony)GK*n6?JJC^sO=ZY%&cH_OsKT})u`7&ujP&~psngx`g>N7O*i2dj zc0=2^2${@L6TmL=ihv9E(VolkFAxP}02_hJ&^v(1_oHtG{RA8W?0o?H*5GS!2;h1I zf2=1T9Q$p`0%w7(&?bZDK8h_>=%~g2z~&m_z}Px$CA||!CcXyT3VjjrR$$=wkg*v( z8)@IifPLh>NIjSf4oMuia)3HIkq2J>W5y$JVLy6)f{%&kk~bM>A$|$G4!$eohZEmS zya-$Y%p!j>umi|=i8civN5=a=8ho3rH)6C^9DYC6I*{x`}~IZ?~nyF0t0`~e3q?L)Jf=nq~5>rlf#Rx11)cKihy#LxUE?eS;qfi?l$2xPqHP=EYL zsXCxPF#VEJu|Vs2e0051xyZ_ez8>0n@R>8%f0p(}UKwx!eI2Sw?fi&&;bZ)L6}z-5 z)o!R_o~+^>>s4w!c~#`K!#npfZSX1M3EE}S1@L!3>--G4@Ek*53Hh6e?}5IE`7Hz9 z-9F;b%8Bo|LVM*h2cjbz*oeLmAURK|M&u>Hw-LT0zy!+Ip(g}dCut|Je`%F!1v+o2 zQfIzir7kV6R(m&BtMIgHm2iJGZ_ce!i%P52o*S#xg^DV*uB4hVSgnSFuPm=pMK@Kc zf?rgtvv*dj1xi+LK?U z#_p(6CCyc8@;Ky9Lw9>pICjc;S;GIW-}4_w0bko{H4`&N~jaATFa zu(C=Wr5+oRG_71(ST1}gRPo`F@f%vSf7~Wf})XEgf-$@&9LS7N+5!K2G zc1|VzB6ZEGRweWBZ)UYRlu@l#{)jpQ+6i?3dzG61Q*2#Ytz1vjcYqz#^U%&JH4Qil zlvU!Bu~lmKzG}4@SOa+L@sYhs4g4eej#R7lS@?=JjQY1KmDUR1Y~pjOR2}x_!sCRt z1HMHsRjc7~n%eB5UB*#{w#%T-XNm9r1MPvom(yki2ddQIPnA0UiBbhp_TTZt_0?)8 zemhPZO`AX+;BBS-z3uQnQ>9{omCseH{iKiNAdfbhML%e~3%RTC=PBw!pD4qxRmu1i zaM2gSvEk5e>i+90)k2$fyi%=VX~*^C9eU<+c%;A@oKfMgRxmA`pDag z?KjhhwpXhnVB<#ob_AaTE_Ai;U<}aL!>#aNWqyFRW;gwD4?z4Z{c;W9r4CMDCH|k* zNM8bPL|!Ly_R`*I%c|8e`bfq!`l9ql`pktFs#HZ8KBNzY&?fD)`#S2f2Uxj~K14sg zK)mP}{p}?3CSxOZls{RmE~jBDeyBtCz9kGwhcU8oJT@?Q z&1ZaS#5Xe!pGE(fufdPsvzf!9n9q`@GpGEHviPfnd1&r$7)QWX>XCf|{gU?l4P&8m zZl@U6o>BuBQxDoJVHWFI5qf4I8(Di83ztf0gT46whxijev=#zC zV%#!rR)Y5cXXtkqsF#bl%Z^RIrJmTaqk#U1o{cZy( zUJ>$uD8_6!eoDjl$B)yV_%L}cW5daK7)t+Q9&p`39hvhQfrKIWhjBPGhk7zr2aabf z6th+_KPG%%#tFJy*7oshza-WcuF5(fEq|Y2;slw`3-5{WNX$IK1Db zztdi=@D+{2mf?&c`ptg!iF4_18R*zU-#A2jouRIK??4`7bu#_=%nJH4(76g3U!(6+ zhb#1nOTVC>{*<e!_U~X$X2a(L*I#^CG4?mpUrMf{ z?IJbR!MNG8jJ`1mTNzU!uTgd>@@e}jyC*xsYf9BQI_}_soTe0hL>dn~P{5{4T5Wa!Bp-cNNYbNczbtQd{I;~qH za|!+UF6N~@%=!4Qq)e&g_4E&9ZGMz8tos+h+4QZ;wais@j1BlM-;O@!i3)subUtH{ zezKc+YvmmJTqb?&Ht5(?v`i`QQ_L;2-xcQKv|ZRd0lr05>NIUz#M~85|4n`txi8Q* zRoM4U=DWqLHnS(3v^~Tq$)zM$#7v_5BdFG|x(3gLU?ZnH@GOv0m za~yf^kw<*<$H1>CcagaVygR%`9fNk|Z?wA)n=UifJ|X`C{@b9`{`cv7r_g_tdjALe zmyPT*|3Z5qYv-HHUC5b_?PYH;ZqCq_z@9&$AAK2J=!8BW*=PR~`HZ>NPU?ZIS;!4> z!;8Ks(rMpA*CwT^9#?8BdRnQ&73|;aLNB_qv2n+z)cJSV?7?>65A zo(8m1_o1h$JM}(F{&D2Z`aSlNH!ZS8y&qMhN}_AH@1#a)5jAR-rAE1+<&swdtR!7d zo)=mH`MZbJaBU86R*kxJYmJHpJFlxzjj7OzYt)6J8g*rQjXHiyjcNr}0`26_N~=*j zfHR~EfH&y#<*}rv)~Mukc!6~p=mM7`vtSzKNEZ!7XJ(CBlvAVT&cI$E1Gt2~SoEzM zQ=_)V*QhH_a2bd@Af7TDL1eu`~-(An~J>;lSXBfk_oOKQ}F zx$u*oe>*mO1G)3ahrVtOvY>|(pS+|-9i?2=Li~7Fjq1FOdI3Ah&wwut+`a&RE=C@5 zFT*#h41e5Rqq33P3C{$|@0pJukhL4WBa6sG-!yo3W5XZmYYE6+erFByBfOLer%coX zl&4I_L)d&TbvTHwAJwS!wb)aSj+ZD8J`02}$6R_+G47RG3IC#R(jJsKUP=8{A_rNU zUx4;JI-JpQfS zMN?;*xeh_ckqtGf1Nx;Gu>%=9mtzw)PKeXgvFGr|_j!L+sHWcEge^>gV+D z6ZrI1WW7dRUdM)CQ4ioK>Ah`~J&Y~C$Cu!vXRsUI9l)%Ul>Z~PfW6>#t&}ByEai^6 z@f&dT9ps;)4S-qbT0^-6@-H8wfBb>6|BhYYMK2>CoZCYAUtkL|7g09j2sXg~KIPI* zQ=a%xY+3|Q88)_)4k4}~@6en07nm<{JLn58>}n^Econ)gV$T_P_aNs2cCJMB*`Lu? zZ_vKPhf?+sWmcm1jOYath)=+lS-+tiycOWh=sJea);!PkExO)^XBO$9_%6AVzKOo| zZ&Saw80*ygIORL=-46V70hmi&vazS=73vEdho_x775$oeV{a9_?f82#dOESE1>dG& zW6^U;Ey7>PXYe0&S&6SU6Hh~55j>sLYcI4qd^wkKQF0#te}D~tf(KZBi7^VT?n8X> zF>MUq3vEAdUpoUNT*3GM#e8rPdw;Cd#!u1x3HmPMM{tJ^Af5~F(a+I|>=5F!t|FT< zCD1e=4INRy3S^8$W)<-ga4hAop!etnbOO7zT6Go~PRe#-OB(p{f8bASeLq4|d(Kin z?3;^C>nOVty7#a67oJAsEQemug^kExBXY>Adyz5eCC)mzk^Ee2xbi;rME@~l9->ZO z^0Q;8^T1l=OrS2{j()Z3cyg^O8b*DFlNVR3E|_bT7aOz5yO3I|E|K@X6&_$e`QF4@ zwG!TA$k-oWtENTNs;xlOh+4H7{wQe4p~MH(s$65OstB)DSI~9VP^&axFX_z#YE>0- z&roj75ad{pk8LZ_p5QSs4y#oYB8j7GKKvVz_dfLGH2C{N$Ck^~?*evBL#Gx6 z&y-rVJd^mWS~V~o{Xk#!8)s8&k$aamVo-?Rd4swv+h<+D&%aMBpxr^Y9Mb@EW z>I&acz=;jHq&tdgRSCQrwoDK?*gPLS9h1SxnL7zvC!lK__(s|Sd}ccJ0*+JW61Jq- z@X1ZsPkvD$KB4Y=Zbt4%$`PLi&#^`LVSuJ~-vJFs_&V(Y4grt7yH*WdjD5t*m(b?K zlfkXvgj=cOZP-isLvw3YJG__Y!&i!Y=co?GG*c z0pu-3-ov%(H|%Q$l0WSs>Pz0V71(=3sf=%fm*dZ6_y)XwJvxcEQ?3fAU_Em>=*#dO zM{ZFSG~mKUY~MuR0B;6%0%z;cUrn9CbIDr+-cgGj_*d4{sw40$0@{J)z??a17Qyv@iZeTBSrTgU@X1J3>sf9=PQPvVOP+TjQ?_R@Z@k^eK=hP3PF z$Y{ieP1y4yzCBF;`S)72n=)xm>}$ryl%4ey{RUW%Oc!Od_fgj!^qB*+tLQ-P5g_>) z%Kd;o^kdRLp$^YdKllrvo%sdzd7k#%Nqy0~i1KUDHMfQFMEofBlwd~zx+jyr6W;fM zJ=kywy_1nQko?Qoa{*n;vG0lpeeVGm;BCYAUh4QE{T!GN90#0lQy$1Zfla_3Q=PgT zQm2*!jl?$t>!45jE4)Xs4SBi1n!iwIH})Q*?;(GWs#9A(ML+Saf5SfFRp;>epV0l9 zQjfl_)b8{6hjKd&b?VcjoC*AvdI}$M2e#w;KVaJj_#64ty1;MHABkscb?OZ9G#57h zinFdxe0~w1p}PPZvVV8oJKBMSnncC-sQMzHoGOP__aYyW!9N zFZw8TSckn&Q8o?TotNRG9malKt7c<+2W1BS5jyo9`Y!zxKP1pDjX)7lh0VK>?WMgY z;(3bb^%v_38c$_MZ^b& z<0oLOg)-nM@CR@3O*QPEMSL%`G@z6Ca-hmwr;buKDxyx6^s7@BV(ZkgxH^>_Lw|{? zQ|+YZ65kKjfaS#74|CQJZyoVQcw*s?N~u!?gX>fWu*O=a){nx58|qXG^z1ZjPQ^yj zd#*!%CUP>Mk(UeX89_fF-${NeH?ljdh;aW#n=z5fi@JFPyQnE+9%RC zioiEv*97VXyg$B9h2My-vDil0H8ZK(H2gIKTPTwZ@7{cTlvk%N0axJNcq@LM0}rt1 z>y)35T!{m&dGG=6!*dLJ`5j>B;j`=1PURuH|o?~Tp#Wy zehB*Va{O{P{L5(Tb@av6(7%gMb|9~svRm*o*af}H$9TV4bR1iC*CHqv(e2t*0KyzVrZo0+z2uCgm?|qHa&nR+KAQ4~;Tw zs*nTh#jfOU0hHZ{Ue|W&kM45xbzpBf_H8}Fo_P&C=$yX-x#)PG{ES-q5cYbh?=x9k zn2@K~Njxz1p8o%Fbs(|$1AsW9e z!2`Z4M^nf1H1$TBrsk9PP0B0*W&t-MzaKo|Kr3aF$7$+2&<_zm4(|oHx_1f~NMfE$5{!29Uw4;~C807HS{Kr)aDqyZVg zQS==FT7Wlzp8-DsT7mt56L=jsk33B&Wd()VGN9|>>3Eg@r2orR@`P1zc;N-3Wc^?Gm+?UM*^g&Cy(+@Qw~U)?#iyri zs@int)R|M73a6fO*v+1qr&Y4HWf!sd&M6h4wkaMpWlEX4Zm2uar!~u$oHh4P3gg=n zJX*gfzL1@33p*cS`21qX$2rc`6|+58b5bd>x@@>xyYc5<%{=>DN%()bep2|}>D3jx z_~NqU@x^3M$veC38hHLYBIEOmS3e}(X!dlzqpX^Hg=dIr{p;u7<7?mr!)zh84SeZ% zxaT{*DfR-}(-rBqn{1(-#M1Gtm4~+Y*5>l<@~k0k(X;ZGp1;3gdb{uGIi*XV zpRT1xoZRjk5LeI=ffjSI(UbqKmRjo@kXPASx^%lQr0n_WIq|i=P_44n{X^F82JXLb zZuOb-v@A>8R^OW3iO!i7iA#+$`{(y}nr%^@TVL^i*ZMO}Yx6l`<(uh^PDARe_7lEZ z{C3^xu$f8r+geVLClt56INy*e-%&Sv5}IRL;|Cg)4|@manQU6t18rKWgSfh`(7nr^ zYg3**r%(7iIZ5`0!jO)18@EG1%ROD-miHq*esyexO5L||JGITVWv$xo3(c+dh2<_= zb;9>qZs}5O^e@3n*QL#@_Baf0h2OQbVfq0q@mZIxd&n6d7S&dtB8On&&@up78xvC~xVM-|zJK{Tti$$ZY97CR>#4 zj$7|-i|umQquVYn&&Sr$%fg0~F6D{->l&uVc$GQ+@NAD}R_^Jx%#g_Ti_1&>JStr{ zBrY-GIB)uUxzC$S?I(QWbHzL3b1O{Yq$cHR*GYO(uEZrb(-Z?epLkb{sT01Fx!TyBg&}XJE}hcl7@fK})UDE9x?lJ-ynNnu!WU_c;LdwY_smMdEUmX*#9d{E=%s?^p0tg*Mryjx!weIv%xol+EbMTwCaItopb3 zVdaz?*IjNc<&u`GEaT~{%5E*%*FJRR_{+EXw&%tiYAiI_j3=W!t(V=K`A)ff*FE*M zWsKIFUR$D#K7BAICnoD7SLJl0U1mEia{#TEX`b!LGl$rsZ3~z~w%Sad1t-I7Gg`9j zGG`^(-}XI`lek>VODw;~9qNsaD6yI7dD`<=FXnr-rs9u2?;rQ_OXuTeM;;zk6zVl= zR$FLFh&SDG^W%q63<_Z@~YHlR~l0Pyi#PDyk>RvqR|`bjn_=1qDg(`5xtTZN9vLX z3yH@Q|C^`Xw=g%|u8lqlo?vVD*^|>epLB@#KL4INJnH*(YQS4{yl2%&J=KgPd%bU8 z&NAoKkC$9EyLa0&oSId69G{q>+c?5BTPn4Tq-NEg)!z;EhHKA0F!~{r zcYyly19=Z!z4$H9gPYTBKYZ+i$C7R1Q<767Jk_0ZoagPyB00tANqtY+)YrPglc;>H z+|Yk0%4T#V*tYn7pR?t_0NdbO$_O5V_Y) zd_Me8&2pK22e}UT7UZ4|i#zc;p0CVX-C}sbxL4a3={fSLq3I^Zw6RfZzWVXLtL7F% z>a*p;Tg|Ld3z93Gg&xhYi&*t?LuQ=ob$ev;+djKC*AsU-!tDwRZ%^sTPjqT2)#X<| zK6+JI&8?NwV-7{y3Y?GIQ(InL5zbpj60Ytl-DQtyeRYMj>k}0bw&aS(3yp1^O9wh{ zuxrc>H`tcgV{IpCtCn}4wTIfIm+Z(%a=yN4ipODmy?Tki*F2838O#*Fzgp_dwOKr^ zCk^Rgt|hD~Cz-{Jp7rl)R$r^EF*n)LJU>6Fa+pP-m=8JZ%Cq=0u};>qs~>-Kb(dY% zE2HP*S9o6JP>5}r-CbdG-$(3$53x?$)V8ohsZ880S&qtJHV82X2nZlC@JpI-fVB=0KDpr)bknbNg3E!~7yGw`ZP zxy8N98xr{rE7gqik!GWNwui@>+y`i{?iL!KEpP_ zmSSs|UW!E4-6=+ob!RuvO@VavPUtnoOU;K0yBu*_eN%FZ7q|H~u(Jv?z8zohb6B;! z8va7d(P)du{IPmpRZP9_Ve8hy*tg&z{t)p9;?=|-As#}!##--NpVL&Ry&dHlb5i=x z>O%wA6UN%|S6uyg)93WsEOT32mev-NHN^GoTBAoZW~~|QHoTxx3w@@^&)c{AZit!a zdH20gTdA{VU203&h9egp+DOk+@4d7x$@x5eHPZ87CayET^8IV8{q{J1^Bf zYHABTz5CL}m0E`3y7X`=vhT`&yodzxjEyyDFDF=PS&c{h=~G=bM@r)5^L#`#T4i zN$cP8#W*Tv&a-#=@^|&muVK#SEidGTB{xelh2xxaM$gbojGAwWYxqn)4~+o3&}^=NAuOGI=e^?EM9+&*v9^ ze#tM*^^pA*_NprD<~HY0=IiG_zqk*+7-iZkTzf8!b~pIqa;!uD>^$lFZB9~X{0Uvc zQTPa^PEs*RgLlv(hTS>xMcG7#iwK!jC4tc})3Eu+)9rj31%}MsngW9}W z$S(W%!zwM(^Uz5?kU4f2`~1%aMS52IQzv}xal7mZOCvqYdeSQ86f-*e%7Kxd(w;Kg z2S<8J{Hb(i#Wr95*vdl-zZ+sRb>%O4=~DiRWS5b#Z_8;4i)b@-RTk{Nj`Qv2BkH-^|kwhefC;P+*9@AS<$(CNEn z*F?|ucS9OYTQqjs>2{ghM%#}2lw-K(!_F#pB>A3q96!6vsLV<_)w1EHjj{(1ZyVHH zq>T0INo~8~$@B^>H`Qi#4{A=YFxFFcmr#q;UA76HA*ZTruee|K8v8|cm{LNYFX8HT zSl7$muzn#OVb4c+P3-7Czc{cfq%pL4)3D*0>cgFm_x>8^v8og`f_Kf0;$5TTcz&{& z=k({Q+thsZb>4h%ms-R-H{{+`*7DPni~E;OX5CCIz0W;q=6`;WXIGh}ZR5$AP^?nr zZ#T&PX#C8xAB>)P@`JqMSUa~szjKRw%uLq@ql@$0qh}t6dcAwp%wr#96=%BJefQ

vL(ZViR5;_^sWTfsFg0#kx2Z*qPA+CAk=nm9%57?@UpJ*?=**y&ENkmfQkC?M2ZkW=gZky;x zu`gS;%{SHBCKr7cUGi4|}8PNZz}?X(&*L%0sRN6WQk+P>!b_#M;r zLtUx%pZRX7toM!2xykmrGu_tT^YBU2d53EA-9pPONPE`zW~G+*IoY zG-vj?VoQY6;?*pZXB61NXruWTRr)NK@p{8MD?Cxg|w3mTV7Axi!}e*G(Vp^jUL?ITbS)HxtuRRlSrm@0;kEak9!5 z-@-MA(NZ7IRd|tYq9?u6vL&8flf)l+$I`5_u6HHP`23>fqG_z@Ya-n-)zmhqX`j~= zVagk{t;1*DB6Z&U*HZOfLRizFX45tU^GoD`sH$aSjmxM<3;Z269J z;zJQxX4iI~=f>Nd+kM^}CpuqQ7nWr@X=!-sa=)Bc<1N^~Ay;K3oO%ylLslZZyGFd# z64Chh^8OyPaggifbs3ohPZ~4(cSK~yp3G>{GNWCVX7gxEz1hv~Zj0G%eu}e-Wb;-d zr+MaW%5ARaJSutL@PYL&ZQA2~P(3*MrRvI*oU*trpI>bEu3maqh}J%ObBepeXR>Z* zg?_~u-Kcp!Gj7O=b2a-+IVZ!SPh>QFxT#>6!4qakZ&;WYe!kGKq44buW>?7&mm|d8 zuTje|yVzG-V%+_j1Z$ac`ZC)SV^OK;4M|$_LFMVkj$t4BgUm)#Mwm<5J+3L*^FZf* z-zt^hPH*_B&o)-LG8zic8RH6ur8jIlxS`PC(%8+}#%4Co)24sqUfrK_t1$oGV^vP0 z@4cMVmgpt});h8@SFy)xDW7RRXEdfdkNfU(9QWBB(e8fDT2@HM>ZK~naJs)I#u(Pt z=$nya^gL=zs!yy}spH+&WnV9-d+?5}f(p5SyTuadD+&>vtqQ2 z@HSe~J09t(KnHVO_T6@+_sL_iBr2({iF+;SbN?`bpPDpY-q99_3XM z`ALr{(VevIr@r)&hOYd@2iZ|&yHb|LRD{$=dw%3gY*JnMl?N`VM+Y1>SdG>=yb;oD zz#ma<*368y?U#Q&V(t*FEp$tazqf{Ni8Cgj7~%eYQRtRU*!|PP+bD zIXKvzNZ)wWV9hkKmsg9abs+8Ut&5YknV1DbtVXwqQ*(ngbW5l2KFTOVN|$@_Ftq2N zGZ@T=LmRH|a+eJ_tW7C6r;^30q^*hDw)@_RHMMc2;wtP?27^1cB?T-xBuBWun47e% zh+SGpeXM80yNOL9&2W_^x1I1U7_{|rNQ@yP%4O(s+h?DPPk-KPGV=>SKX#5>uga+= zJ9T2QhRAlQQ&^^jHp5TMz~S3M-Qim|*o^LQuA@!K;aiiMMDozKSVMe(dl1~_!zOEt zJEr+)rb^{%h>NMWhw zFKd47!%bs~WDeQ1(2zO671mT>f6J%bBKvp9HpM13MtimBxur)AZY>RKe9dP*673mo zu#_e?hBX+yRfc?DUW`IkMuRq5?1&r?7O=uJCb7A{N8LZX%}BjwpNp~f?^68|`5oa= zZI{=i%xzlwY|j9BsYlB8!*AKQ*(2TE6yr&u&9j@_1yklN(A<MROQY| zO{!nbip8%!OI9yVYL?#vWX6hdKO`DP#;v{6ufgnkMCxgL`;PJFQqAe~7tNd~qkG9f zm&_%DSSKEsu_Zscy?;Z#(~ud?I9fO|&U-bF9bt-c_iqYkl?bo*_nG?#xukau%8Wbt zP0IB9$}&;gH1~1e7zJHgz>ZR>ISMr@NiKW{vGsZHn zYn$03_85qnGSk{3GE>_IWhRS9{c~-CE4o2>J~M2{9PC=Xw76?mF(>cLny>icIrT{O zlp2#vNs)2|x(`a&wh*^UHL&J|ZBgzp_7Rq*fz1h?wH<@@S#3#;mZk*Hs*cc{3#5ycT&vJT)lGd@`rFDL=52f*!-#%;jLH&!#cWG#jLrBCM&nCA=xC*=p%N)3S);+rrj!r$+dAtpVkF)ASW`===pxq4|+NLYK` zvf?gvXPR%!sJO^9U*4$nCQD1P$83?l+ZNXEM29Kr#CBg>vc-94sQJW#5YveP4KeIT ze96M6S^6~^GGf_z(2CC3CR1ia#}A7$8{!t4SoaV5KBrs>dxqjJ$DOIm;wz#&zrJE_ zWachCz>SCl(Z^`5t`nZ^+#>#`sD^L-q1FkJ&KT)w>6JoILN1tNnYRsFSa( z%gBm6`IIkmm&FriDL!XR40FG13vo9wBW<(!XFtp8rBRJdYU*LB&G1h)eKK>{>4RF< z)96%pN_vlXl`63rQm$MyT@rs);;$7zF;Fx~-7tl|xr>&(*%i@LzdR{y;t8?FLR~%A zsmw9tdciquFRu&B%swf5t<013%C7uXtW}Q=Xc}-hg5MM(yu&nu(~xV(igCp?E9*`1 z2YtV=8giP}ymm1x<wu9! z8ZZJ#1yX=yzzPhX6w?sz{{>8QMVx7{sg%&>#73(v#dGR(Qloi`q$TzCX>()f7Uqev z*sWnMv#gB9?BcgrN0U!wyUh*eX2m)o^XTkzvB~K(6=Qcd*Wb*g8O)`c_Nig?_QR*` z&GvA2H^q2TXm@cQUOc6FfnlOtak9_7yl@=9RJPGCilvRTu!=?ryKWphZ*BN zQ{KDD7SCK0+8FPd{9Zigc6+=txWoR9ixJJ?4VFd@BQGowA;Q}kY% zZ%|}(b5u{h?+1%J+srWp4n;Gq$ESal*p~a+y(x=Hw=5< zzF1(3!S;CK$1h49Bv0xw-4^02d?LhG@WgRnJiBQtFdi7?SiN*Xh=sW_RtuBgW3?ii zr8(1cYiEdW3Ny|FFGe<|`R*B#ByC$}U{t+2AWT+PW?sX|hnRWQ3GQBK+IWy%%2Jc$ zKR5f_CQB5(PV5%0m2hb%Sj#MuBP|u$RD4d;f=gHuqv$DmiF<-dSQ4c~>av1!7K_YK z>pp$;VDUMXndV#kVyDl3APK#GyPmVSBLW(4?r=ur)(be%pQ`nX6|+MGK>^Sv#O0gWm{c@89aaj!%+hBt-z*RJI!*&V+c z)l^1XtMeAKl~ca~uf}`kpY8;Q*~;)k6ukZTZTO9Z?!A$$Q8GRqwqKt&8=I%4`6{1C z^A$fb;_aB`1)+xaOm;oP+D=Wi+C;bFEf9aqcXG6 zaZtN7ZMD?2X+t&VDh&=RzmYY)o63poR8AYS+cKMs%-3?d)3346mg4TtiFhfq*_bu# z6()2`nrWNtF`iz% zl=)dr@zfeuFCOkcBN%_k#i^aiHuQ;*R~}!U|KW`ThvplXsq6uVW7D*>1iOK&+%3L^ zgS6aZ2epib!_z$0kh|93=G?N(;GLu;dy-FCnUkiEi*Qcsa+J$?^USq5hqSD*oo}w) zw6^dZ_u^#U;0nvi>9jm_%R|rdn|9$j(+H?;EzdOm2Zh=xQ~Kq1;*!+)YJ-+Jv{Qpa zov$_RTKoQ5!%g|;LPl_(fm_Ql-Lwl{W9H>|RFdJm1K#k?EyK)h@rg4k4a_5hR1S9m zbi)mqm4|XV4)`3orezVO2Yl7Jdp6E2{qx48Fuoc(I>i2XX;wv>uU30^*~HA>mHyZs zUH1K@x0b!T^t)w;d=Hh*SlsSApng|oUcA7*VR6HhRY|ef- zS9UkbX$yOU&nz!^9nqYHTZ+#|TjY0wn6{TTEMi~tbKjtt6LN;$b+zo6xxn+zN%>_! zeityf=OaO-O>O>>oYC>?xMGIe-u04Qvl+6Y+Ok^0SpSSh1K+gRe@4s7_w1_*Yil#1}iFcV+7_>xD?yz8r`HbXIN{_Foo*_+2l zRo(sLcbPToBw@+IG7E`W2+Sl9!lDcbT$Z40ZH-`SATATa62Qj>q&gvBS#3yIGKmNp zZ39S~31FEb1w~t{)y@FX$z&Trt0ne%PMAP03Cs8WnE|zZp1xkc-ybvg+;h)8_bi|D zIiLM(<-(5&phu@kizH38ft~cx^U8_?@;LJu`Dc2Pd1)MxJ>voEyjLliozw@>eST}3 z(%Q4S!ZGKJ{1bDmEuqbc~#)I;`=9Wrt8n#{0a1Wjc4N| zDly2vTOHd{r`BCszKi5*$kQLg8yf#5dD!?2Cray+n(Ok;U3;ivkK8-KtNv*VXF4YD zF(2RR0LNYgNj}d8ca5rQbWV3nl5Piz8J?D%k@x6|Y&$KGx^y88%dbM0$ysC@i1ba5OFN(d@s+K-Kky^7a_ zF>PBac%gVr_~9`2;4Qbm1G?nY@j^y|2e6>WXq$!JyUR@Mu9$!If>__IuAy0g#;!)= zP}k8MM6!a;c;|6{kc-&+HYA^kObAoEL*ucla}zWg9DBq5ri(0wB0H7A`&xVGJET$h z_xe8QC|NZPBXm->>3O!XlQWe*{ibX)zhz9t=-dkYzVGiS@AAlvXU)F((kAz^f01ng>c9^gIDd?^6Z?Z>Emtyu?Sala7gmdr66znKkUrjUG%v!P?2NE9K?*g9 z<#a%%m7|wB)*4Fh_Pqn!2GTh&v}VOJh4h(xDeIR_q}w|ouNvI7YZ~m#l+roZv>VYD z-blD6L$b0_ohRg!A#cd5lofeu%m6Tuk@Dj^DUa+JSB{5_Ib{#7T>2!>6ZymEoE3gQ zaIKFY8xOn370H6@H-Int2KLi-#r3zAMP!N9;Lc5oYO?U0PqZZFVJKVPp6ExpASlta;I#Dgzi7mVHss z5{$&Ctk^WlQ&Vo2SBzh@-i{V}%BjD=Xq{>61;Ac3dotLM?()rY+4x#nZ7z1Ips6M; zGQn>44L#Zp{p>VYM4cr&H8U)we%X}tf`V#a$Yo4(izPMkRehebZI$(!!g^8GTjH%v z*X>23KYo>lRrZJMTvB1nN9{FRZ}*-0BaK!ZR`-`V#3vSxuUAI`W1)ALt{m`mLF$5e%-!W z<^FB3T@(5Vb04-79ica8yYwXr_SRh!EOp2p#$-!c-5t#P=&sfr?=jgDSMOF2xuO*7*re(tw-v zjB7XHM5V_{MXWx96V%VzG$~FJhz?pCE{$M+Y&&ENV;QZ~lEmls$OkOzP)is)aT~Pw zc)aLp>S`>!eHaIQ3XI1>dWYE#~K)-?!R= zR-4djYVmk>(?>17<{`>AvP}=XlyHX!O$uXn>*-bC&BFIYKlmU|W?GdI@tAhrhO zlG$k3meEz!LGzK!BD#nwSq*!RjraEcD*3;%_BXYu2qO6&g_i4i(+*ppTt}Xj9kMSd zNGz|DxO6M4v-76yGG}g*r!1`S$1talFYyrm5hG#EIZ2AEpMV5YDTg-?Mgo^$qo-XGWcjXE4a<2 zS};E~@@r-~=W4J+OjCfewDO`cjUDO`en+y{Vg7QPSaMvRYaZEOIgr%MWoUgd>?w>q zFD-_RLJ`l^Jj{OA9@29Sc04L8#@^}Me^Ud??m_jnGrHP_`*r3d&nzjcR_~1LhS^sTzKPfYg~P7zZgiqDk>FN{Zq0Irr}Jp zWZi=*X=u$*d^g#VQkO4r`-icbb~A9o{reGYNBa=xI$N7MbHNOa`*vXd^}lp;L^*QS?kEm#>d!St zS8)&M{8V;+uu%!7BB0=)1<|5h3H zAXN!W)SAG@uFWb4@_Z`Ta$L$fF01fFuN~B%=wMTw7i?}=*lXOVzX6Gz&4uwuw-7%y-sk~4v zVvQH(D2$0q=~;m@vcA9->)57>ycEj!6>0pDby+`n$M^j^%Lqp$wgpGnT(6$#jz-PX z|K-aM2EROsdY=Qm11y3Xu3L-p^YXhnF~)_OT|@k8$M$mY5dy3XKnE12C=9!os_Pay z@8=8Y3J+mjdg56|vloq-Tn@b>r(0OQ4Vp)RDTE8nMrW`TdgBYW?8RWq#+uvk?yYf2 z<)@v$$NG9q8pA&A+zRNKh}6ejdi?*fi`qx6BYP#$qnCKY7&f+R4=iW742~674tKW5 z?Q6rZp2GIhSaNJ@aEBwSrit#O8?#*xq3$?G3^cj>VfDw2854xFc);{u&Giap%Sn0M zc#^}vi7UwlEWmcK;;91sdg+$!}dc#dx5G8Va$51uaHP@bg7zbcp}mB;1xmm{_8 z^!k|U4eRgau1D_ru!G1i87PT!OfHjbKI$tj^%VoezL)w40^5KVsif0xlg`ej?Rcdor2y7I8B4x z`DjNrG?{m^i4Ug!#3Aps)-?YfIdVewag;Pqc8>C1nGuBO5Wirfx0GJhyTA2wl zh6v;24U4QvYK{%7fHr2mwnwG0O0Hq?C_kRj7?>fo>`X+tFZQbW9LBS&{KM*tLOL6W(PalVdYoui99&c6?^c{0qbB;1j+ww zeid^z*hw?R`%S_5ig0kIr{;v$ay7%)tF0D^xT2Bl^B@Eb1ox9DKtp2rg3x{f+#a(u zsl4vH-DUAI`UcG)@cGi=_ftiB@WB4A`+E+@_S)44XF5-pi;zT#8KNijMqO~9h=-mO zUBlYMOr?-6xJxC{&Nf7$pH*B-JI8l8KlEN=vHIXx7ru=7rY|psrE)S`>|KhL_UL#n zb~M2csOoWdd&!_UYN=RsnB~_83ZuyPj`R_2hE(<#T}JQx4w8a@_uL zEXkKhRt;f_FX`Vc3113WH&I!H&68LTWG6%ys^-whf8o79@`-KN|DF`2YuCR={se5^ z(2{qXK9{|l6w(f75nBtmV4hkyT1)R5j-C9<88*j|yi< zH5wZS;O|JO(MUbqNAK}Qs^L~(^EJ9tN?G^rH(pao4?35Z>(UioQ{&-b#_EB9`^H1g zwZWXsM(426$ocb))3E>cs)x21N(+9`;0#-7J@zBZ47ohhgfE=B@i}19fnAiKaUx`k zv)NzUIn!v^Z;b|)ru7xxlPegHj${##$1j_YwiKNNSBkb&{mgyxI=6a>+YH=%J78s6 z*vCyP=TbDg!~B$I#tf#Rl{!$sLEEn?duEth^y)IzZfmB(k9uAdsE!vWc>X{#>o~GO z&v8T7H%4=Ikja{nENolq|4OhYsl6Kw!#^4qUA+b-nd4 z-(4w$@>Ea|{PlO1MP+XR9NV9;AUT&RQwXS@d z%$pPZ|7i{)Jyo-*YMqw5jrKfN{Eqb5s8_quX*T_C=$%rPu3 zte|XNd1TM@2qAl2+0^>T-2!@m6{Vdljg_9l*he~`d+yfi1oMw&#Yk1nK;YTyYsOCihTB{m@=%0m=FxEor{YQ9?7w+=jq zkS*3cYKQ~1_7C6ax^(B%+AKrn(PZe6rdH+CDl9sMx)S|s%hx0dmTmElyhN|I{&?O{ zcXm0S5#DOf(7J`JskIhqATav+y7H-YLiWY@sWt1$h3p&gDbAbACzpN{zb~)z;$&$i zydy)HvQ9nJ?Sm$)O^j?#& zmL;Vb$7#hcQ5#xB%ld;TJ8B<9t}*L;htLixtuy!;n&n>9M{4YWNPhD z_EYp>1nlen3j3oiz=PJzp>BKTV7D$a4lCULqAs}3Bi&P9T|3(hD4XF8L0KuF48D+n zvLl_PBkEy4A+{Rg^DPQfgx`UyVAA+~xbh~2 zKd#rl4!kJ-Ka#EH&|Do*r(>?HW_~iCq4g3B6pBi47Uc6eiXHSN`6=%)acB$W(C#|X zN3yD?+xb*piokv~-;f%#c&JLb1OSE|b!efB)&mtb6P!GH7apN6 z`r;ofg69~=mis=G$8lC?wBtiLcm7s+iY^@#%|M_za9UmliQoBvHI9QNDoJ=R$%@o4 z$0E=d>s!O>IM`Kj#<1$J+G)Z4?lR_@q_-r+gv`SHfi2G2B&R$r_;2+!-T|*>)R$P` zoqPV~PYn8!9N;aoC$@43m?SHdDxbcj*^t9N>a=q2%NphD!7}HAci*Z>wzmZm)lV!W z>70vlZ+D*4Zk9iRx2~RbLi#nASF-louv!8Q&pmJ@;i5cu6LB0$w-q$}HXr?O^eQIk z$C7N5+E)XsrOWXb8rucGB3qyFPtbJaMRo%c!)FaA zNa6yBS-<3MTffRkH&7jD6$FJ>wB zmXXZcrc}HyZ(aZ_2Wr~WmYR<{o_a+RL88s9d>Z=#btl1}6cj4s!FiLERnKa{-Nvzb z9mE4nH_w=J#dcn9H<5g|(Xv@SVxd}c%}K6gDMjKQi1FXWlfB@t_Tjf5zgqkp_|@T8 zkKZe~|M*&c-MWU_wX^MQS)Y}lR(VXYI15=-{~9@z8^>5Qg8XS(Ht&^Ss)Fdf z5hZ(@Vs_U_fvxA{^3(&(s=Z1Uq29Z-MpA-vI;(-4MT*?3_K-|g;rsjtT-hJs3DDLY zQFFK_Ok2;5bPWZUVZZizh3bHk-GasK9zgS{o;RWe{BK4K0as6Sv^7v&aeM>WgTprg zu&RO$PA+0VD2IXmI?E@M|F3qhX7A5ks-7WA;&OA@+BS97d{-JcgbsZc6> zuX-=U9oQOzqdm0XdDYpE8%@=k4{0m=EJLk z8*61ZD>Zf3@Xau8Ah6;F=_y&|NooV`pS-cv_05$q#~POgGB3cJevWgd>p_>+k>(28 zvaE(J%QK%}p>~wI27@PAk;VBlfK|TIr(-s$HTAY=_J)@qtMi=dc^~mgPW4=ZJre1D z1_IOZJu5p^nZ41g=6X(4`edECdAKV3BV0{3Wi@>RzLGt@6-VSjIzG#XC=}f8#gfty zcQl6ew3z`pRK|yP_@1e`0(ld1>X(Nv{ISmhmusX5#ZgE)#q~BPzQ8irplb+){j>)O!`sU~w3-ANR zfRCzsg#EKUt_l`xuolzR#MLX^Cg*Wj0!BNw=cTyMJI~0e`Uc$3@N0VlYDM>-)w!T_ zeskT9Inr?xu}2LA_OSU*qQjnmUnxm^_sHK&D46m03y@0JmpWHF2ew8#cH|kb8fmmH z%I_G+6X_j8|K+ogh<-DHS|Z-7ozLD(IY#=*W`?H^gqfNL0zKkD4A$W{6VM*>fL-Hw z3^eN;=h5|(Ay4}MkRY9IjZCt#H&szNSk;|ugnlQe<*^~{qoewGFcKcvJwjQan zO&X*~@>q)fLx)m(HqAsSbM$n~iWT=eH!Z|{Q*^AGO4@@m%2Pdu@Z`l!bG|s$a}GJL zRGjK@Bj>qIPhM7zwFXuo#5l)RL-tkeOkYp-0wtTc{d~=7^oKBz2>%(OCQVY-6-WY8 z4m@@lGoM_2b6n82V9_S7CKb>*2i8AXEXF%0SZ7|a&Ka9X7HDPDHpSILmQ)ierDe|# zOt?%dc&|AQbFnt7)Tzd}DGz{7fc9~;0dpe+>4d$*SRr;J?4QB{`l9cs$vx?t;yYHzx{a?_V*D92bY-!gw zf&fXPW3eRczta~!5UL?RxQc)H)|@-RR-SgrVP>B?4U`joa|nB!gbIp}`v>)2|hgoKO zc-^Gn`WONXxwzF1@BT-?ON_R|CmQ2C3-Y=4STC#vl)LZOt^hakw`+=eRaLz$9J)4Z zu&)KsBW1I2Uxc5u2^M{xGde@{FV8;dAP?yQr?ReEUL2H++jy0OH$Kd&+jE^t$8PyC z?6JJ50@nyXwJ-FvvOU#B?>uG>cW#m&?W`|&%tv|!%~xi{(e*B1l!DVFM<2=lyECp< ze4$<)*CH4mW=UOf^@%T#Ep#~ck~G34#M#>UYLY^W`?c)bJL;f)pY~px;;=p~Y>O{d z5)CK(agOkkqtK1^+ld}H7p&W%*0sc-@e3ytvoy0MP$&69OMW{ehWLOJLj71GbaC?Xd{(WEvK7x zwn(WS(OP!zP*!~gtERCfan5RJ0y%#z_L$M;dRLe-rbXF33l{xvaVO*#^i_FUPxim< zG93HmJAYV@cn=vHPJb?cS?!QD`sL1I7iq4vp1tw~eev>z&`f(Vf4Q&}iRsD)mHn~P z0S}Gi&;q2J>+zpzu0-6MT-YDX^o68fnwHmh#P)Iv6&_HHkb=!*<2p<`7lV?Rx4B`5 z*lW)(F2+|#LX{w1)j}7|ML*!)FBb)MIz~6iHV`MO$_(BwT{4j#$3BmJ<|}g*mztp8 zS^z#?xd_kD2^~&z8@M+p<*7VF3 z{sOLa1|(1+>s(F66&t;;s3|U?cj;+-N!@k}#y;X)y^ZS@qW)6yX?H}_xx{U@m!_|s zzCF+An~z8WuLe*yNW;8SSzN-EIBba}_1hOFUWo4x?Cf1y5>~Rqb|I0hgyT!>@$pM* zw{J?U+q88%XRO^s?>`dAvMC%F@YStiwe5{r3ll$+Q{z>W7ABsTcj}kgG{*kG+}`=l zgR_>xXSY8f^;%uUwzjR%B)%wmN}+Yf4(cz3W=12H7VSeRdLz5{s7(jWhCV1Shj&iV zK0o@!O|vPg5?q4AgHagi-*h!1VhW3nP{6+^THv#4@)96RqE?9kjD`U32H3GKD$?{A z1xjJuG>eL60Cqw!nFy*P@#(2o@LWry)__Pc3VlspOzSd?I&^pE?gl!qb>OO~qj%v? zb`GO;4mF(X_LS<&k@ zVbbeGiRDXR$t#)~DvQB;Hk1}PYi>qiq_@W}D?-Zry6s|OLs3KNI%m=b1-MGHWB?x4 z`x;7<;Fog$eq0;1&dP+!`|!NbecD#Pz76Z;vrTjT@RV3aUJ~=J#u~ELQ5DUiK0J`=8b7YT&hnK`Ul`*ns0(T5K{ed}w&*T-ccoN(*`U81^ zV0-mpt~f{(GmWaFOG{=ipQVax(L$?)<9@0?lczuI+LQ+V6Rm8F59X)?4Lcw`dQn8{6rR{4 z%bqbgha6SC$uN5ykk}r{7>%o77BfFdMYe3VQ@==pc^kY(+z9 zDWHYo9*Xd)xsL(0Y$L4IIQF}W;?+szURXEX$K~$e&gnKZlxE{S;XA1Mr?`QG*|3`_jGC!KfZ;iC9gzvfgkglX`MxgcG z_^RzOOV20PY%*XCjD^HUk9iWe+9iUHR5@%iyh{KZQ?3zgSS6w+`UB&y?Z-a8!#V55 z%c5gOq{m=eRvK&Jf*y&o4OFza0J1yk@63w*vUz;vy^<0CQnI`x19A0^3{bi3ieli< z_>wl8Jw7RMbcXdBXfc!Oa3;YnzJIHyxMYuP)cLlkgy~O3Hkp464rJWITHa1@&5}Fp6V=fD(V`c0Tti} zaT=V}$KXmn>=rafGsvF44dTII#rGs5I65M;KXtlVIe4{a<0>5%zVL%D8m3e^r0L z*5hBLGOEmm)%}5G|L2%3TOC_|0q~Ut@74icR7EZO<);vvBmIR7D%}st%nO!LyHh4^&r`UUz*C=Z^QvaI zoQ4G=s18`bRRT))$yvF4_DlFD*lBZqv1-S*#4y6H56wwxuE~q_gl`Ysziz8vDroA}!luXdv$i}wUy2wnc7LEOwfz>c1WSts0=jGVgvKJ; zV>pU$(r55zLmz6_C2ccHs+xw9w(V`2UGgw9s4%fce#;#6Ah-W=>0gC3pWNBLD_gjix8A*b0zdLWCO;dZ|9;a{CuwWyw{t0m4AO@V zm6G?x?%O426-DBIa?vh17r!$6rWS=&kE%}E$9qMa1lhT6z79Pd1j)hC;X;+7=IYj( zW>^xfIR+WkYuBwCb%;6`5hX&lIPdDKQL$P?FXE?lNAQ2_5u!C`KhxZ3J|>UxACt}c zUGhZTE_qVX?-7Xr9z9W10=5OsTq^Iofaq(S(cO%;AQ1APv(UjBRZby`b1Jg5wf5~* zd8!LPlqCH8%8?D^alK2PqK7ps<1l7cdmIe0g%%|waZ0~KIrpp*au6k=PU)oy>_n?L zjC>F6(5_g`2jnTB@)Qoeq_9k2AGNCJSqj*?=gaIo&B*q;+&`OcXlSz1slKNUL{ zYS2rk&tL>DD3zB`mp;~c0C{<*56BaP=_&fK(~#l?B~HdlJPW3VR}!y76k~iPpAzGz zRwTI)oQUZvIsYT5V`9-5*ZtBeS;CUzBpXR}(;MKHtCqMZS}@0YHz{g0J@4@f zv&wigP~JDluc%c3v#svcI}>2Z$FVD$BK-+W5gq19U;^&jHlfdsNHzw(D^_-ClNOw# zDm#4Xj_s<+J2olmLDvY%YU)Rrb40ch8i-x;gBY(#=E~#By14TBuyW$`ZCc8$bW*Dn zu;fXAM#{>L0eAilkxDq$xTydUFRWt0vM#ytD-N;4M#v(fRvh{OedUJ9QGPB)$O8PC z$zL4M$0@4;fB4RW7?B;@6=;jnUnunlSZ^inDmTFo%TcpEwnSa?9`N3W-J-ZaD#VHz z2t30Sjt{#zPE)nx7a#qCtg(*CFPk4aO;%`J4Pqu9)v@!f)Z3qK`o-n`?Ft9^e}q}e z()ALgc}9{BWVR_6I zI#>VpFbmc8!@AU{i!f@+rsVpIh$4si$`Wfv5Nw!5{A13YRF_v7dx<0PPJrNp*HxXqg z-nm`QnkQR=wO*IExvn4B@f8Iv_qua<@H<}sSdE`d1&20p4#jur%H5cGtZO(Rz zwfXClTvpgyWV3SkB4kd;4t@{X3H0a|=AAg8NH^Wdx{GqJK2J7OA&r=Xg!{mg>#4UU z=P7xa{+L{@&q2>r=41!ysCWDdIpzXb5hb+%uJrF=7rd}tryk^ij8?zhx&4I;h%Q5` z%dH4&sT1M#ShrjDnB%6ksRhWVGTBGI&|KJ`NCs^_=qzGwWFgK**5V?;zm00wQJeq& zw3d3Z(XzyOQP!jgwPN=so_aD>cvp^4okt$Ez5t^gi_r|Yv?W<7HXk& zJ-Q+^js}~e_7RINxGIlbCukU15n7qAUz;D4@IOSp1HqM8(oV1$T_My`T_0gBEOBL& zFE3BbKMJctB`m>;c)_t@`yBR8hYvD)c)LC`(v6rP!I&1{n4^DH06*=2k7;qw5BpzY zTEGvRVp=RIL}U|qxNe#qUbOe72#lomg<$NW?2Y9u=kecNE;6&IgY5186MyiDKbBfa zt9_?E^yIFS+CuH17#k}P&ErMkU*l^CvHv^1h7e2fHS+SehuVVZ5|i8!-f+Z#P5axQNZW&HyD=5%&B63$qY>$?!Sq(+Fr;?|(>skr zkgf`*tBg9N_XN{>jA2OE2Gg}h1=6ns)2|ql9R;>RQ48pvf>|B|J&KiA9N}2qEfM>P z;>ex8@sN=wZuF>?my+u)$b~^_sW2vKBlJnp$@L2NMfvd{h5oofs5>t|X-I{{hl&a%Eo`{%fKO9>hrwR# zZ9cZ)s|SLzBJM2lR1}Bp2lT?sD*2G*r6vU=cvjYJ7j5w`5Db3}Z;Q=%qA%f@|F)?_ z3C++|{lfp{!Gpb2FTh(y$qvaHCzrA^C}~v~3fL2nhmBwheH4!|g}hf9DJ%e`f?WyX_ChU~(jt%}uy zmw1>Ny_=-+;|qZ2MzBfkb&xwb)QOO@&X?vw@2@ciCFa$HYe~a(p@$d9c0;Hp8D6;Y zo$UKozk}Er=qFbMX-%eA`E%GaZJF`#ZYjDQ__R-v^T)h{o?m^9=whR)6XHtaobwUC zEi-;x4#iV@6`nDO9APPd{}TDcsMv%q>NROUdn|gXzwb?W+;E13=S-z!Q7|JRzC_Dj z8z9f0DbUcDFH^&E$}+qNJ}Vp~gb{%p8#m@URwHR#E1lnsUhG781Z|;L5d{2FfjDzU#5%Ui2TT;puxuuG z_Hn?2jF_;)r3;8@f1&(@{F5TFJ5M|=|51M*c6oZym2!_fn(vbJh%lfQUs?g`!+dT<(@g%sW6fOV zpFJ|-5I23ub5$Ywcv`jmm02YXf^V92!BJ;AbgmcV`LVCT_H_?zR3P&~JSaX}krjqh z56Tb~yVpqi=R1M@&=!1Y-l3k_(k%bT+$=wC&%hU_@``ScP%Y0r2fmV<+t2k4#kx*{ zgp!Yn>gVnt8e!S$t5H#p_H*os{+I7WK@N6Ky$R*DEm2q1NKG$W8V?(fHLsWRlU^_5 zvy;&C{23n1DbttQQYBBJ5q6tV*qgtB`h$RRrx34rD6}h8G!rvFB#0p4)w8qc~ffrDp%^f9MRsLBU^m z?pur%_=uVNwkp9pC~VDg*dZEyqP!>g!%K>6$7QanMJ~^(1NBt*G!Kkp=pk4o%Ls*A z+k39Wb^YAxq5gQontcAceobk-Z)@S!D#UUtfl7#n|GLjkK2SU)=@w}ud}s{p$u9Sd zFt@2hFoa?x#ue0;24n4~eGps+RJRgVsTOJP&Cz-To7*)2FIw#-f@=OjUjNVL+kyV; zgI#nVo_qze)H1{j?`fg?`*HRIGu@CABc}LaugoduvO_-fDQqGnnv2Dp7R0$u`LQfk z&4cBlY%VxnSDpYZV#psR!HLzf##c7Nf7R(L=d&&}`^rjfBxM?OcInHny*!USDLMxN z0eHn+#Cp!MN*Cq#^|K|~r{33RVg8!&Ek2CTxzVhcpc(Uthi{zAY(BEBJ?jbDGNYH9 z<%Wh@+iRsNHnii+H@AM7Z|ghxNudfheB3DFL5CI3S5R+Bu%J_Ul3}S7dXmi6 zv>PRU9B-ogFPly5cssr{`m!g>#=+xYzKu8}93oYtI*; zf~^)B*(J8m3Y}6bMl-BuC;vqM_C8hjG$9E#L5s>%a*TNhe$WhnjBm7IVhU^4I!QNL`aze%teYT4NTR zs__6uEcAV<`~9|6c=C79xSQp_H*J=?o1XSJl$)U0=r)tiy&H0~ZfK>Jc&O%7Y4Iux zW`6P0R15sCQA0x;Zwl3CVqYUI*33YS|1d8eCT47w|Djj3lH}LKe$zJ5e`I6#My`6V zJVuW*391G7hbObsom6w^goRYRc@=N+c=M`W+xoBHr0nJr&p zB@3_&sz3_bbl6e83K+u zu{{bL?Q0N;HEK`+Zj9GO`2@I>^Y|y*=yX_tt?rNg zg7hO^aqy-8>wUZ}@_Mx#$I&Xr`y6k^``q_sDLQ)SK|4h z;PXQ|qB!3Orr*#J#n~84H|kD8SEW&tKkUV=TCF3`wj(3ZnXVKcfBx;q5%C(UW zM32|@2;xH7q)Tv3M|5^>bp%#=nXRPcb|CFWXnf8E$M>B68UK0MSbZE{-+aHm5%~g8(yk{z-8|3($?W4+CBbv0XiKssfL^MUk04Su{&i(D%Mcsj ztwlmwh7Gov*Z=ET@DBR;v)rh-6)I`I%~*0izAn+Uw4tOf&r}|Dp}=+72FWx|lHpCJ zvf?1UUUudRu2+f>{ls{=DDF6)rhvbaXwb8P&IG@ZHq_H-`%HGnsaTxvGx@LC&pR`) zyFQC`qjn>9wqYEb*ouf5Xw|cN&h#ggz)CMGL%j00#85n7q$=HVllZqLb(I&E55uL( z_0jN*h;tHUUfp^c6y)TfwbTn0e~>xrN$lu@dhOFs%0iQsEv+C7YGsy+=RnPSL2<)| zwPG*!#sjcTnRnHZARgED91;s4iP&?rq|d)m%olJF%p&7IMdIkp()6j-P~P=A^7@ za-j{wJ*N=~JkfJ>gDztzC?YTP=n?$Y4FYQJyRMXM;Hzg#`)|(D&t+eGH_M$>be|3= z_j@D2fAI!-R=`R-qmvc>=;V1!497mKMNK+&{hV^IO~|?(IMPdT1-xdL|DlxwD}J%^ zZD$xF8;8NJ4wCR1Iq=?f)p%IQJNa?11JGzc7YJ%H%tRI62d=4TnxM z(;eoWer*U+sqX355^)`cYg|^OfBLm_+zodNcy7p2;yx4igYk4Bt})Ps>L39W5fNn; z;(iP@;Oj!RB$?&pojRTv=4nai45adL)}Qpa0EIluRThr`O=X`d)z zj=PExMqbmRh8>IcADYrjSiCQh;AC?=RC3g-`{-POk+i37U!DF ztX|$>r^00}^r#&l+BO+(2YLc@7S+RU zok=XSoAS$GtzkYcFHTvPz>l|Q)|K7xV7!aCWTihUnPzyBmrL2=+UPXB;8RDmSb-4~ z)K`()%kK?Z#q3q=jbq>X!hvOY$SFm{ae2~`i>Os7#jAVX5rQ@VRl;7yz7epujP+Y- z{`k2p7P0inFTVb_8ovs@)m#dBp+qLPe$6L;{`I`zu4O)X0J84`@*t~XuW}E?pSaui z_#fT!Ijp90^0~M&(2Z|pC)wIc;!A|oM#QEiEPz-~$#&UYh-ev06;gbOhDo=1V6!Rg zP`erY8E;4j6;)v{P%syFjz${|T1a(Xb02$BudRCDv-HpES%$EM^67W?O}&G(=<8tLA_LhXcNO>4Ly>r?F>h} z5$xyF)UZ{5sVVoKjqh;8h0r;30fA4oMZo4>2+pRW#sF?S16D6qK90$)L2k7o6th5K zbIaalx9pDHkMVQM-@FdqclSv4m(Dhs)6p3urZ}k+SXyvHQ~ItdlHO6hi?WRxp79GuX|HorlXQ^hpC+2d^2$9MqGWyY2=v|M$LfO zIJglWPrMx15E$H8JzHUv1CIq}x%SD2&4?-nZ*w8tdTmn0F8NXO;Kn%AYrkQ3MVMe| zSOcA#S*THc5eNDDW9sQ=DY8@?EL|&R*9Gr*x`Wr60=^6I{Hr;N^LE6VI7mEB$ZG7S z6&J!GY2j)_Bd`FjIHRl@ebfupPDtHIx>V_eE#`Rmm%tW7as9|r`o??L zNNRi7E}$Nq{b%2IbDW*DAu)iC$N4ocPhsoY3Y|(5Ss{hS3{oYy>B4Hx{!9N!^mK{y zem}E;8PZ@`IEJM`zx{$|vWV)tAptFMvsj#}5$^H&1s3=F< zI1$u#efdmQ?$f!rDy=CVTB%%6TDcSI@+NxFEAvIy+Ltj`h#!Gg@y*xmPawiHv?iJC zxvnC-6GlENRbrK*D#`y1>@dm<@* z5n}O&eBRTfp+P91h$`(l{N(rXPbn_r#om#>rBnd?_6~UjWOnq#JEU*~pS=LIWSgwe zp|pykoCp2Tf+vvCi0X~8tQ~m3%#OC_;7kpQRG@0Jn{_Q zjMNx5wLKJLg?MA7Z5y<&-1TwmYQE8kVok<9Kb;-Ykf4QRS;hGv)wQCca-*^l)EIg4 z2V-%{fulW~X^T8(Jkfg7p*Lzl9K&3u@HK4AKzeRa!lPzG<&5A?a4(k9OhhiSjI{p# zy8Ri7r6jVB+iKEpKJaH)++j9YGh!Xw?K^j?VIyc=^exykc)lu+XiV^g$y}=z5LqFKm3Cmf!V4uiu=P4<4D8!9e3Shl6ZD?h25?X=lW$u>RWb@g$k59KG#jfhDnn3P9I(qTgT5@o;IcnGr`Ez)cEqS>z&xDywXTSHg!m2i% zc{-E)$8B2p3J&qk!g*%}ETUcKjKEAU_6qQd1|)M9P!CJnl$lEJJoaJ!Q7e28N1^qj zc73DQ#MRFNb&|beB5XR>tsog)#96gbYgE+aV^n|L@rqNK$-9M2wWs;T>=)tFc_A0r zXN6Dg&&7&+eL(cDvxyl;J>IWFV^MZ826T`Tn4p0Dxs7@;%3Vb#SYUh&5^q$qR#}f{ zQ(Ldt$RopmxTB^n(7HdsoyaXw0(Zu;r!hMQiRh#+>Sn<{o z`Q0m?w%4k}786d^u@{@{M_1=vn=d5n#Hn(gB|DXfxh*k;>S;T1o!{yxo}b0Z*&^V7 zF5Vz+>RYq!3~#7htvhK4CQ(R*%hl{<_zntK2Y>Hqu+?JZulhKgD#&$Lh;6IGq{?S1 zZG2A@zeqOd5{j!JQCs4yf;=wYMHCaaiu?e>u!C`I#jDU;Kxct?VK`4%^i;0?*>aWh zRnVsYm_Hmang+agqC>xmW54ezcao=~*QRqO7u4HoXDTMdkGkc3xSfNAx(q0si4k z4{f;LFcA3cMhN$=#X8DDtQDfN$xofW;ai%C77Fl!gOHRhy?5SjrA>D-(Uyc0W_Ico z(8HX7tmi%alg@4Nztj9nXCW>XAEfw2_ErCVieHZ&Vf9(=_N~R)kQVkyN9cseVJzhp zIy0?Gu7d4whPwgZ`GGEP2JIljt?(Fr3j0QKXczfIzfx*I6bwkcmqqw#uEO9UN#m-a z@q#r1^-S+=SY5dM%s07KHH$ctOD9v7%@2qE$Q4${ruZ5vPZbouE&m6cr*0nkFk>hcDfFM zADER(rzBWd4CaL(Yr!qjwf)T80I5iljiU2W%tzj!kg}OGSj%|SLO8e)wPZ69Q7wo^ zEx0dRzo^GA8<3j z5a(RsWZ_#hGh9c4pPY~EtAcFhKfCM)%>TNmseeo^$V1YS4yrV8<+7Ur~wO$?<(?hV}9yBBS+{Tv*qF3 zZz1g%(#uwg9`d|c_Ed^LFL+&xGYtlzHsh+Q5<6P!E;)yG`d6G&hqdTeaw_$u3ngxx zT9ddfk6DGpiZH(-P3buU`%Kt>EIfuQ+OpJFv>1LHv7XB-VteiL&d5=EjXMu95|1He z#`%7Flo9>LdpU{QhQKNc79_AGGvb$6K{<+Gjs`iJ;CIGLXgyA0*NJGkxp*b*?8Q$} z@0YF|Q51r<+jlVvpwI>bf&gEwLJGY@(4;eR`?A;|#IKFQJ&&_~?Q1C~9637VSm4LZ zEu-uZ5lT{utLR*47H`Eg~lJoQQt`7C+dR zf$jhF_)A>h$t|`&ts*M3twi-e(()3-jeRTET!6^*Hm<6EYtf2hkalMlsA2CNpW7E$ z->WcD2@zD&;oL(uJ$INN+lK80C!Jf0i2K7Ly>Kk;_+jH`Syhi~(} z_BERP)mQVDuD-fp+OK8nVE79E_}B7iC8ZsY^I0#(tJ2Rl`#pN8*08u7;{vYZ6#86e zsKecndv`uWQhLPz%PnIz^lzaOi`OTufAwD8KHnYaYX_a@xt%yO4pNg6m9(WvFI5AB zuIjRK_U2#1k8}QUE;-s@lLpPnkop2|_ZF=x0d17iQ{*g>idMZX=atDg|5@EVL%pe) z=+A8U;Pc~up82JxXq9F*=+2&5&Z1SS*%dt&QeD_D_Q)^kEbPlx%3Elt z+mQ|Y+pv1R!MB6@q5v+ouxEml{U7d9lu%fj7&M3$n-!$t$WOY=YG!*5lKcfaTu@$T z)p_A&?#Q)%=I;j!(u%%Vey#=S#X$wd*5IUzW%t!pL8hb~? zczSb&^61uAlYVQ5jJ)EzGt5g~YNGvT&Kwnb{ne^0#F{5~1}%vbl;61Burk9bLauQl z=Pv$FYLGlWTmzpcKzeRBo~E-Wl1I2#l0V8sU`o2g8-2Jwi6Erv%FdHb7=Lx;so zK0bA%hkHP||CBTYu{#tBPVppkW`aUcy!H~$4S)3R-Fdy|Fr(Bj2X6CQUjo0?dyIv=L4Cu=%t^|&SK|Cx1CRM7I0nnfxOd# zmf=2?uGyu_c<_B$tlpo^W@{jb{>=UHlL;5F3 z|JggUKo1;KWTDf`PvAV_=?28Hw&WF@0Oj(1{&q9>0Oe=1-{NfvZ@-MU8xb9FYYy2r zP}~I`Q1D95@1G1&XW0cyzN5~}^Zd5SD{E&CtnwqzjP)~c8}n2;=f<+Qy1Ycsl@%0S z$+R*-HR#g!@bN^4#J%18Gv}u{7K~jMcqoDoN)vo6_kLf430NS0c3_%VImJiZO(=b}^`!jjxN1Xvb9VllNKuVrI;L^knhn6p&swrDN>=YZIptZ76RaGk zvZ^?NQ{zW#BI0Axm&^H8@;{0cI0t^Ww8b{WWdW=_?QOIv*wPMl=mgn?3-YFQ3%ngI zz1vsb->`aOkXjywRN-idMn#!KN-|x z7@&_B8Pr$)*T3oooJx0Js!3XZ1J3WshW#V8ssKCUU!kpyL8LPl zn}(fgE#?T4=rqzd5u`M!Xn2jh{2ucuVXeF^@5J0}R_wDPjv;zXdWdP`*zf9ze-7SJoQr8n%uhr67|D)Ei9!3hycNy{MBSJ^ zL+dVv4v*d)$6^s5k*-&LWDVBsA*_s6%?x|h9)!E$QinVmJohQ9$zN7^Gr6!INlKjVfrv57UO?QC zQda=Ipy=v_FUx_=J>UKw!0!YjKWmLok@6|6>Y0RlYiBOJz7^o<4bU<~a6A)l zsd~Wh2TNPPt6a)bI68M(`L~5n^C08A*pwG`k@M@|wfbVdskcb1&EvXN!i|e~c0@R; ztW~ksz^^B=;x^$hV&;KT9?43(s6{{5wC@rdCrfV#!eP!hl5ObXQ%n-?=W~)0PUj6= z6dObNtGbkpio;@^P(PB{x)k-w#t(7whO%C9_(OTK1s;)*n1`M|*2U*gOL6XU-3(Uk zZQ!5H{}8zSLwV=_W9&`fqbTw{@aki(%;X>h7?J>UK&~NSazMiAFiDymC;>dUT!%yL z0BQi;N5sVmAVd@w2uDazP}B#a`_BMzjf!DCcF}crX9V6RoP+otF6^#7>4fPBWd7gk z39P&C`2UknO;=S{RaaNn`8&S9sZq%boTMSm2Y%0o`c|#9<;N38^vCs}dT6E4hm;1R z%%I;z01Yz%vTtA7ZpeQQ(-~xu;y zK*zp)1hdsNU{_Ep)VfB6kZITBbXw_1Z(QMnN_veJQs^wC^giv~r3^U1fe*x(cEhG0 z>!0ys-7P*?e#D%4vK_b*rd<`g+**J1cPIRs02`cTnPcOEb1WqIyoD9U!*p7tZrUvC1cZs2hRx3P#~{u9Rwv@5I$9nLS3wf@lJXtGsA0BMO;cta zj=0lm8d`3Kbuhvw)vyuaDb_fIKSnqvU_!XWstr!J@>ou2a?ngW5{q$GkpN(Hu{nZC{_wv8_IAo6hy8T_W9LAA}whcunxYIfs z8*hVDjty^KcLc4o9XO&K-do@9w#~bINhv^Gw5UIUCLMjN3fm0CDqi}QG?ieRhVWl$ z7_IjG-FTO6BI0lL$4Ar0B7Kf+On-VU@)IfGrLivCNW|_yYS>8eUQ*t?Th0{Q5Zq}* zco@p3DWbJu)!IzA>2Y`e-Pm3)tz(((Hd=8jEdzO8zI*qt>fI{a-*I<3V#llRbw!OW zv0cG_>f?lsP&(O2Mh@6W3Su{s1#n*YZ{g}PAP#Ht$EJ>=ML3g|$!Tn#WZQzc57acq?0U4`3kbifrZHu&_0twDvaLbfUNw%*ep>B) zlWZ#x_i}$enx-0I@7-{oZ6U%>Bdo)>;rz4*R@fd27TF#^yhkm|ls#Q7e}b(NaaC&E zTOq7!s8@w;D&kys%bR2yk8nYMz6>>AiERwxMk3A;cyf4bPDaNi#k|3+Xgwsy+@1$H zt^90#=VZ9Wa62%5c^e0bdF-(uzd(Yl?S1nu^ifl=0y6dZ{=qVvHduueB}gG4h0FFe zFxYI@zFoNvV}uphOfFzuy&3)(!M0-2iZ@n#yTZ0|(aJYge!KEb%;v;G(imqQR{5A! zb;=|UldI3@37DV9>|;%!Cs%*f5k5HUh&k(IJM_271QqMy$>H(;y{2hgT2w-S(nHv^ zriWe|x~n%XVfTGUF-yG_TB2pqN>ebV8xX?JH4W!`-qpgX_`egduE!ToI_^#=3 zwM-$C`^Tq&Z#t$%UnM+r=w@sXQIyPPH&NVJ>xA@uL18k_4)_zSoQj)w?Msq;mudC zzwzd&*W=z?_1fljs@GQU81?G&=BU^AyxHpYkax6teaq`mudjQvaCHHBr5STpt9~Q- z^*0Rp2G{eNjU)%I5>AAB0WM#=k@VvF1g@Lm-hjUyZnSPA>E@9xz>u{u8%ZStIx? zQ>Ov5H)!VmYypv>=9l@3t}YU zR~NW8T%W~)O6I~yq4zc+b~yUjNXC>I-}zRkfYE2h;ktx@g=Jht#*%4LdvzY>Ag86s zrVExJA0M1zDL@$&mJ%EKUmE(_Gj&Qye_x}>3`CEg2D14zwwtNpSL zT5NU70yT9w@R56ivV`dTkD@L^{7dlblHT!-3NqPM;2D+sx$Fo0nIrhjNobWRnB84K z-8E*%VUM;d;6|#+NOd1lO;J}qCeFXTXJxm&DS4@dir^jD8yGlzBRvqzu=AT*&Y8{+M1{7A&7AwC`LNZTr{ z|6Ofpl@#pmgfw@0YH*gdDs6hY89TpUW$W z73g0_oAPMWBf_U@o8D>f?*HQn*}+;oBb|;c)|5p@Q~|DZL@i-6Fut)eunDjhOfZ&W zf(7chDzHqz+U~MU!ni7f+1dX-t~5b9MrNsFG68`xn7qt^PjdUkLwV z_1EL~!2huNJJ0_J{12(W_xpba|4jAwKL5k;SE|2d{sr)ts=sdkeE9ECe<%6p!9QO8 z9p|45f4=(b^v{7mTm8-QKLkI}4!y&I^xgGYbMdY@uw=bhZ3BJQ{kTp+cs8y}aDNuA zPqM?as&J)kGK0=eG%sc(tgn_v?A1uRm7vT-kwTKIhRQD9MLAnxg0lM-|u&oTz zbx4ENJ;$%E#n|`R)EJZwsdBob^aMvB=HdQXZw{VYfM?NqEnza$6f=TF_%74&EsAXA z@E6zw{Bj8AVc+M%oHqq~u}Q)EFy9Zr7@=#nQX^nU{^>!A#wc+yh31GFBroC39+5|mS* zmNQl@rv&AU{Yg2*zE>FujG4Wd)nA5hFR02iG##P)Ehy1p3Nfa?f@-DwvIOl=Vtn@M zBV&|bL^7t(Ke3uP3jEamw>@yP78-ZZ7&8Q}`wZ1hwG*V@Ui@6C z+4i~e^tL2ei5TNQTkD1$7gpT16!!M4+uWcusp*c~O?O(USwYJg?%xSHY9LNAxnf*p zxfoZ*Ns}XqLEzuOZWkz|wZ^s?*XCfQ!GuV z@zM^bv}*Ti!NDO}_xg#W(oaU0`>8g@lv6{61Yvi5y!3J3@8lCh7|<07w7&*OpL7E6 zd=!&KZMZ)^c5Z4sG=Cl+lmlGe&lT~34a%cqHz<#dLflx5U=Qw49)k@H2AWWhjY

N|rqjc37!=<)YrBz405gx?+sZ;Mb1iu4T|1yi#|B-;|8Lmc<3UEjM*NkZ&CrXgMmLjpVlU*KGa z6*6!W;LpdCzPm`#j0x-w4X5&P&CH$z$XwY_f79;RU9hRW{}0NfmS|lg;fLF6S~cRv z7V!5QfXKCiKdjltY-5q5%BqE2+aT%vOT2K8@XyHpB}uA(;l;GHH!&mRqQ+?zsZ#qT z)E63S)D9;zE>-%?B?vkO2zD=&n)>BXDl5YlmPkiC%wurY9_Pu4^^fr3)rQ;2F*cSkH{W)Tx zeBmg)JzPxX#~?wKc3^0OG7+-4k@#u;Fd?I;jA5}<0S%{#e(I-XErj&fRDpRXkJ@6* z7~}VYlVEKl*;#=EY3#Z5;JVr@;F5oBY2cYNTxmvr`QOt1qo3)KHgC+wH05*$;d!RMK=Y$2bGRdXDl^DE41ed}vl z2MKPpy;0DLB+KI8hSN!&n7DQ&@Z&yZox(P79#SO@G&Zc5ak~?puUu^PyyyaX%B)HZ->1CdWZldw9$2hA@4yjdpdzY(&T^!k`8F$cdJ?Wm~wo_ItDQ^dfP+`LKI*$4ep`((A4c zb()v88G`?5-l^zMe6gT!f$5q?^DB310D5e0`P_gYWEKPOfzuKnP2>Gy!4QQzp+~BB zOL;XF^pGr?AmeOtGte5jag|t%Ym7cGz82;FaAFN4zUGJrmd0WZwzqAy{wSw+?O){e z?OzK0P|xAbUR!4Mr=Im5!PDR_g7iXyGupSrqg0Mi6xLTyt+qIgt(GFLdLF()+_4I@ zrS{lo;yQ7v*msN*Kdt^j=IY{(t;1DQr#;4%F(S$A^NT|Lw4@ete8-oB#FXo?Z&~#I zm&JM)G>ze3sQR_#dKbyy{F?F@ku8n^=Yr5bFPtk9!S7{Qr&H6f{7K#wKgr9hc~2Cx zuKwJ2^Lmk&EjNf;ZS`|#x%*KM8s2NGueuYy@ZozO;VJ*;A6qd%Oz`MaX&(A6KMgk` z%$4gsciy>vTHn=|5l7<}mn|uWK7SP>F0P1iEuInYy2qUtAofO~N$?=XZ2ijhNO|#` zN2aH`9=Z2jP{X{!&+aW9dPs;1K8&z2uuhnV@L?f-uIv~`@m|cxjirpg z2|eI}$`fX0!ufzESS1j&stdoFfxfG^tW)R2i1GG;u6Ret&o~%ApL^q~KDVNBpsQl~ z0Z14T=_3&HiS)TrC;a8AfVlq(7)PXtrPJ*$^T;bMJVkm(S%=@F%6g&Ws;k^;b64e5 z+*AJIoQQoWP&;RelPiZpb8Ub)sdA|6)Y63D0njf`2qv6hUYs)&JM|)Zb?tHg7;sb$ zs2=LR+tXsUlm4{jYRA7 zC+gg{I^v~OH~X&QBb$@7kQb%>iVz7d{#HCZzeL|yM?(;)^5R+pmjD+*M3$bAI5>oY zAdT_JPe>7=ebWrT2~N*P`_`NI<_F>4h1&~9PH<$Bi6yYcLtJoX$alN~I+$LJxAD2G zOOw?bU@8(^VF78SNaUySUR#3uhQI$V?$O#Ov{K0v9{bt8P)w!W6H~bu?f~2sIQv3` z;SRuEfwM0{coC#(+i8uBkfAcc(K_6z$5zy3`SGYTm2*_5f9kH5n1hkqUass!(}(joYdLN_pDu|%WsYmO6U$(-?MhLKBUv@de*L- zajns=%VQff_VL2@7_MPvnH_j>Cwi-<&#X)rhl&~E?^C#*wa@6rz8ACQ`~3uY;ODlI zp0za$^1m0Ob9!S?!cO7d?J@k;QtX>w@3o7WVoBMTW^K5JqI$*}Abx8-{#VN6*P#dJOa9iAXGc!KImw?n^!ljikiPPd3P zM_UxFw+D874$dxo{|Fmc59;Tlep!3GwE-uL>5@o4j~1#8Q+^PP7vp& zG@DasTd40HeQUCHdrT5iWb_WEd)7MG^-04tI0F1ExO(_c!o3NXW7$Yn!fl2BU0j#r z+g47!fA(+TuYvzBxPFX#k6Aa8?Qr_m6#|cvZz`@Euk zNP~UpjB8CXOvB=(A3!?)z*4Ru?n_SEq8wPphek7`;mWcclxAPfs_}KobmXah(ODwHzG7gF0Glm^Lk_)CMp&USTiPAV*>(3IpWjU;c_H?g&NlK(x3^i2GJfU)^_#2;b^-*7ZrCIEe&-4rk z#@?5^8rDD>4R>??M_8}s{8Yke4f*nGVsK7qK|PPa(LU6Os}IgpnF2(WBrROpR(DK= zxt)d#l>?w3?@Dfjb~{B4=5CUK1L<0BfotE3{NKTy9EGVByOGkLHnE;TJU@L{51^VQtr3|4))gz@6&$nSWn&#b&yqddt ztE6?+I-$5)@IkuP<(5cUu|&{TCvNIsGo83>h_S0NXKvD+?(Y<{cP-@nDXLFN3+N2( zkX%Qp2dPbJ75RinWo>j`jKlegS1AX*@}?f0kZ_b(t8Cr!_^_*M(yBF!fe*Fn=HgWQ z#3d&CnkBrQSbhh|mnoiKcs}-gv_xOtBcG5@9N9$qRYfO`zS`?i9*YcgHl+S5c{`32wSJ?J2YFbuc~0}5J`%nj;ezW|ABL=z$(i8e>WL#9pb}$O zB3wP{Q8TBQO5i6U=3<1(e|exew`AP8Blt3M^nL=`F)}R)ry^)$ZfBQ%u2{yIva~?j zIIU!)X)gdjx@^X^`Z<`%=RlL^T4Kf{z~*5_4FbYDNvB8>7_Yk(Sr5&7#+LY_PIjO+ z6oH1`QRG|QqplGRQ#fMG57?_iD&`$UPVHfvNjfZ-$4mw?$zj*PYccT@wV39(ek2lp zKe7q?Po2Pw9g+R_fIh^M6GM4*%&cnFKvHEmWRqre|9%nGy^G}Emfz^XDc|bqTCfQ8 zsa?0_rk>}3qEG}KmVr1cYSi{%Mq4Cll^)uv(kgm_M9#cO_|Fk$v?fq~!{wqH3%&9c zpL(X5%Huq9TYj>KSgG9VZFyo?hbxg1d#B<=07+^)ZRJG~qn&lmDb`iy3fIj?Z}#+* z7Sq%t!!h>On{v;=BlL^jITxRZA1-LzddXxd2l`*zwV2T#`s>Ef7=Zp%qMupxs}%5C}b4Zo7K5pJALXe>3i z(-3TD)%40Wp+6%QE-gc7aGTp{C|3ZcrhbW?yQ!D$z&HE!hDD6_M+IYDX&nKH;Xx?% zyY4$};=94xPr!=kLpUif7^eYRqP_c8aq%@bVi%0#gNS|bi5SFd=%~Fd@3}##L5wvL z&V_}wNI0im?^EP!@6)}s(yCYAKo4oMDbOwa8{Xnsu~)t-7YbxdcOc!P9ABP}&5OPG zv6^Y&R?sj(1JIyYa9uRPeiG%FLKjlcgU(I$ zvuT*lDO8#~2J(Znrfx{=o!oj`exipLirQ)+b-BTn)Z@DUY1PUDm%~8=l0lt*fDTHu z=AYxr*k5zgE8ofInA&6Q20IDHV%Br!(o{^29dD+l!~JoA2w?1Ibbq^&_7t-Fw*0(o zgN!we`@0%siAUU(*go9TrBzdbK{P96jEg+HckN!2TWWfg@>u0?ileW+eRhCzx$Mp(CBj z?GHw}k=;5-;!%B)+wy{L3lN%L#~E&`?~guWcX&yfHnfg$VJ9GVeRkxiE32Lv2Q1MX zhqo($z5!{~VVXkZ9*>eHchm4t4VB!K>U6E36dtlF>|_Si_TNU1D_RlrEU z*WS@Ai>~OLNb58LbgWNcTVyMcF04Qr{Pd#wE&UTAQ#;XTt#$%^g@I0&G?js#9(@Xx zj~yXUyfJ1Q*{*-}6tv_GzSztu7Z$=+3&E4WiChNu+GCzvpIx-Q2yG_J2EovOc}Vj> z-_f33&!?SpVbzX=k3=j-nLRU+Dw^h#P|zbmua{}+24*62h_^ku5YnrpTh_>yVb#D8 z>6VF18f!qYTL{gtNchzVkgCuEsf5QbWP|XVj6Lx!Ds4M$V+$uH?7g6r>>msZQ4CAA zYp_b0#o5BZeS@U+=e??&^s8PrXS$!uN%k{2F6kw&70=-hcFVu-Vr|x88u)(O^?;IK z91op~BrpG3u5|1CRDo>GL*F|v%mE1~s}Ku|Fx~QzF6*#p-uI9fvY;V7(=Gpd*Kyb& zV;r8qfoGSB4em$Ij>qg~He`r~o7~(xWqxzs5K1tRty6_E$gJ}rBL`iCh*!8b7}vZM z?E{WjgZnHnJ%Ki+J@g(*G}^5SKY4#@9(u|%U9qt1g<3F>*h2V;uDOb7m^q!v)!k%f z((-64F6v@zR3116{smp!9^OXpT81U%cFXs7am`HrBgNO|UmwbbjLhcJxKpSFnJae7 zLRSphb+Dec^hk_-v^2*4Q&KGKf2$Jno5HP}s1t^XJAvX#fb+_}C{#}Xl~b$QgD2aQ zrN*VIH zN?aUW0j|8DQsaQVGPs!o)xHRO2{O_cG+W3`zAC{vRfO#h=q1uV(a^^fEED&-CD53Q zjw`KnjnN9Dz%`#J<}Pg%8L8?5Me}3|%;VM|oqUe2ZS-8ec^R=Af+x*e!AH|hrxr9U z4+8n?oJz$D5a_ltaITb%gw2df;F>U=n+3{KjEu)zXh>=&=}bDE6*GeDXf+;KPJ2oR z_}S54Ue~eu0H34xYjd=IeNIw4_Lp|d7?|mZy~!PSVOsa-c_V(@{3F$np9y{Sz0l=y zDCYfbsw4$d$c{F($05%?H+%kr(1`dybjCD)hS5hkX_SvK415e`JH_)8)|hY-Bk4Z` zbv6PGgKqg`h%~b~`3mcJppze(nil$_SJhzyF1yO9SYh1 zzn3(-gvI!y~ zF~qX7u?O%e+7o53q)HakXGg%}=yt6HD#r6{pedD|s0|*0C2jbJv-u>LEL4^%f`Qf1ozvz+97mV8xIi5XBtv9WKm;C;BpcS5`+HvAA=kCI)zf5uk%1 zRSh3p3_nWCUt9ycBx8qS9-AySlHz^kvv5?#EZ!m`Z1P#-A@R!NsudP0|a4ajW--G=}?1o#%*p z9esYA!m6mg1A*?%?WY>^aq#h~&j6oB_3`j&Ro_7WYoJKJQak0N=o%7NYY0A8YJts7 z0_3khuD;k7SNq4d`)WUFL(Ow{yT5=w*{y<<)r)<)Al;{=Ni#24gfyw-0>xTp5H5#S zJl32|#of+F-#ZfL_?mJKXJeN!dsuNaFLC_MAH0gUE!Kz^S~8bug=uRHFV1Tq(EFz+ z1!9`l>;Zq?6w;a4>n6Qf(Y^dZNE6R>FwRDdeWVifnWXDIFSEZ2xTU0B7bL`SnULF; zqSx2^!!(Y%1BfT1usf&$##xYFi8WTp55^7MbyE&=H-|jNUjMD`laybtPHzjZ-sGOt zK6Z5xG~4&M|8|aKfA22^iclQnXz?Zw;7uOLD1IuKb0_cPeI%UnA47L3%+_5B>)iz| zf#JGd`&h|F_s8umM*W=OCpw@7Gsy;)h|C-5V^ITbf1E*qD>0i!S?6GC@8s=|fq_)Tels>;1-^*U{4qAOX z@MI3ndk3dQppmrRX5V40ldclW!}J6Q9{AILp|lT;@No+-#t8!PpbHLlc`K z;Z1!SoIeP3^d>e(!r{I*mBBh7y7~@^x!CRF2}4dRsp%e3fxR}$H#ZkjTh0l91?~H=PLX?6j5lzkL!P=^U|>nlCcODF{y>+p$b0< z2&!F8?zun>vlP-cptL8OGH^eWkCF==Vq@urQ}iBjO!Irh1gj!vW+ zc@?&}gjEB6wSLt|+X;pD@*Xef6;rX7ljT3%pnKXVMvtZe4AO= zj?2(1mIE*4lyW+;D0dKSKQs7F?`ol`EA0UXG*xOrPGU_3pB>itB>TmzAbsA%qtQB~ ze1sJf_%DLwy~qYr)&g%F$RvVPcacL|-v|Ib8j=x7h4De#GX0@MajIg9CEGb5O@R}- zl>z5G629C=GOqjeEuhm=T3NqifW`W(lb#;8f`S+e{+$Wmu(DeVtO8;+*<|^4PtHuF z23Izj&_1XDGeIjX5IHe^E=@n9d&3Gv&g)+7AsN|z$6R7n<5tRYuqR*q9HB9D71`GP z0rt)GZlm})O8utCF*l=ppO`P^2@^eykRMt=cBYfLZEpp%WZ0D|K9fq z-nIen`h07#$iLexmMHpc(g0Z{@z+)x(3q4kFx!DwMEB%0-}r7Pb`Y3noc!H6l!W>; zalj@$f_-QvP)gQVc+~ViA{J;jMxVB>TN_H$=|gi!k@@LpXBIX?!PpCaZae{BIpzop!8SpMWGW=+*8HCMmEXh>s zc3pl4H9$PkJLw)`)n`HqSE3#U8!j9$6zMj2X>#vZ$o2~@e~obe8QN5;_4VP$xplUQZ>?{dP( z_+S#OvY7lCLuuTn(B+inZ{-;`lvQ>YMgsrlkpv5Ut_>Qc^Eiqi6_RIlpKQ|?ym`db zoa$vpnz6&t3Jwuk$f5<~G^J~B8}K)99&%u9r1MGLN(Hv9?$RxO$s_et^^O;JxGr^n zHDe#Jj^YF@Jzwk}p`xFCQMVqtH}l1tb53FHX%=-2MX>z=j%*#pCp}uHgB{2!p;}yF zFOxn!Pg|HshwCV&%qPWsDA8zNr`_|2Z4O$fRu-gsE;;7gr|r*t0JLX4Y*Q!49C)T& zSoBO4diX%;n~U`1I)c#g*4JeO;uUdTP|RC5UH(8}b0OV^ef!kzl|PROdVy;>wfnUP z1xc^vg1kfDKDGP1pDzVk7T>b{iT9MBx3ChcS|Fuo2i`CPA!BHT(d!uT<4ZT4fx*~e z=J-c%PLdct1(cmg_*b_x@D`D9Qr}MHSquGATfXO6#>Q=@Z-;hg*&P+q_4AI+FDPpW zrNKGY9anztL`n;=5ji%%!g4JWH0Pa4ZazZKSIs4N+6K>*%cT7N)=5R{JYuJ9L#&V3 z?CWUTT<^+{x$<<{opxbpyDWOkjM`0mQ+disTgU52 z56JweGqItcvvlM}!j3+giVxjG{*m$kc3OOZVxGvduZ!>R*|I#Xiz0&QLwjM<6X)_U z{fb|EcPLL;cEIWrwb^9b+zh1XXi4^UCi~BWTQN>C#J7C=mp%pk)5-qfXg9Hrp)+1s0_JK7(2XkCN zjyr8Iri%;Ga%B0pp}TErLz`Ou`F-Qnz6g4#VJc27D31Z^IBPiEEf=7za{b28y~Kdk zNS5CS-RY}bV9nBEAUv#DbQb-XqR>_Pw9Q5z>(Jniz1x*v3{;0Tiz8!`XTP$FK4*^LbtJX-*>R#*G!ylq z1=w85vL{4OV;}ktT?Oh=ZcXa~>^CmEV+EJrIF~pk`{#;teHGHL&pYPQ^?R;ZgSn8E z=*m71D|<7rfgJulPcHPeh`{ehsutK<-UF_6!b{=aQmHfqt$dgux_JwmL8{EAgmOk z3FGYENG^6?UzuTj+m`2>Rc-V6#r2foH_ULyLV2=jLL^WU|dcYg7Wy zZ}H5U!w+G7ix0hQq7oXA z8rWPdat)v6Y8&|w2r}vj?v}riF(*Gy$EF^VQFMeY0!1smJ313JVnjA#CYp_zNbmo) z9yAv49aoUcVwe1fa0YM^wR;B8?|-&6xIy6=hjofD}xhiCVJV@?T~8)NNiWJI&|*qpY-Zw#|4it^Fl!rq}{%;s1-tjg%@9-F$pto<>%zI^xNo%Mx*4LQcf z+FrnVL$=#CYa5yEbiL_cZFX0{CgM+5o9KJ|7r13QP<82hq}`&=rQcB#&^F})gRX>O zrE(=&8_1D4^soS}ZEO~6t)wAO(AvXc%kAi0Yal7u1w4tLzITn>0`9~=zw^6i={wOC z(%z>FnguQ9KOPcnn3JFb$n;}IQsfHbYg87q37lz?In_^creZ7;^htTn0&yQ~@>ED` z&l*q`wc45?IvvXpcN93g6@sZ9GCv&MA-{?DiGdAGvY!EBV}S;e=k8ZvPKrQYwO z=V8>Y&LRG}|LZ<{*19=HtskF>*0i!#H>9^C;XOAQ3mep9yf`stZ*8LV2=KtvvsPGs z4qU4;oX+U%*Cl7ewn$m-21tw_@L0exgfzI1>p$6q<)63Gvt6ukjGk#T#sT}Xz|U>2 zsJ8=EIfYL#CBkwLw=SkW+5bjJ&ov(@a*XV7Wtl;h;STb-q@hBp?$8R}Hi|4V=#a(M zC2zZ7-|U3MGt1f6C4i1#3Q#|{E^}B`Jx$dGEa&WcVi~obp1m1TfL*uLs@<0)=w3?} zG|g2$CQ}!fy3i_Uc58QGJ-}RbPdl+l;C0sfzFxzPHU>(nnbG>d%g?c+8Gj!*=#lV$ z-llYIO5dgqw6v*$I7Fam9+Z|m@0Is@w7;Mj!f*6=A6V*kU)QjZI|l;qgJ(f+TJ=H$ zrAf^6PxD>D%zQ5>GL*N|q>zkhfdk+O(K&k`=JR2_6eIfZCeHVt9{c7-Dr=3savAVl zl9?_!>4wGjqxWXL#gP(t0W>8SBsH?CHHR5#Os^i{7n&`CX(H1AOAA)E0r=XMGr*&X zguRjdID19H-`;{9U9qN`_8Qvjxd7!oz-mTtR^{E zUtL$^IeUSDlI`b1%ME4f4qcJI>859ZlmH(p!>Owb=LAEK#eT($af1@?JV_JyGsYH5 zoyJIwpJYJ7nEE5(`LIj&f%y891Jy8*{s6=tY18wq+mszDQcp4H4@AQqDwRquCIs_= zh#Gq)zxseX1~xLVCxz^q-bHt7d5{w=l`1ZA2TP?w&|yf%_kl^EV7=@N%k2`C4B1M6 z&gu0bzqPGkcQh{l7zH@`}CP|R`a z1N`7ojD7JlSE`M`t#6!$wdWc8GgwPTspy1aZ}`jySd+zLEi--0iZ8)UU=DW4ulLxO zF^7PjFP)7Pfa>8|Rx?e(${hzwF`g7^;(T~&J%|-j@8yI!G5X^(69NMS<{*!mY7*8OW{(`sy`>Mf;7y5z!?|amhY9w{3&PK- z-!)#?_+&)BEok-_!@<(W={lR$vG97bL_3gBUETDAv$sQoq zFNX!@6Wj^N-qYtbqm^gp9(Bh9kN0)ZxFYiOaMXvpR>mHYZ>bd11CLR?C#9HLEP{=b z?i)Ds(C_0F7{{=VG=Yp79Q?QHk7`**LV!NwoW=yLk#dZCIXvj5vyHcZv|N{oOh6>DEW_lea*BYI%!BqkP7d8oMQzbkR$Bi{piH(vzxXgAQ+oFh-hw(VfabLMniep^3_2jgiF8 zI?Oag`Vw*F!p-nky_9}aj@0`ud;(NZB7K58<6#XM%r>=KyXO2 zOJEwz&Ep~0Ikb5eT#;Q8P@z*0Xdbgoki5jJ@*BC zG^Ok8;o5<|JYZ{f=k0_ZPi|&>2bGIRL5o@|h5{G#&%kh^ckYqqosXsihBHo^pJJsx z-1P$Fis>_Nh8?|-j0D=**G@_+v-dwEfoiW<-w_8&PXMv(>z~Af+pfwoFeFwz)nTpI zYJ&Gc*F_tpw~ccOp{r5-sVKeqfBMDlT&X_HkS?RNaZiyzweF-Dzicr=+i2JxD*2iG8pgwZ!}gf% znuZICXY0^?W2Ex)nr0)UHh?R>4*RR^Lxl{`vmv_yyg1sIFV}HnOr5;VaIhS+es@SW zMuRb92=NRZHGd6#6iSLGUB9Zk^nHpnhzup~GVh|3+sP)fog5&C$gkCy56LUcHr#oa zQAjMai^&jTq?V2?L5zewG13`uY)sHJO4X6{f4}@@Eg9{S>gzg`(V&KlVu#|igymJz zNoBO_q~dguF+|!~C*sT=mgmq|P}YgGst)&R$}uZp-3;A(`G9IMU|C%m=vj1!(j`9| z(g`Qp-gx2|_AXn#Pa+fv4N`;KDZV`5OM z_NRlaePz(ltkQq%Z^BXuW7hA9x*4SRdT^KNZ$6FCMJ zPYQH~J-y)>x6Xr>`AJcQimng+OGlBvzFce5Vb@>_M>J=!act?j;C z`d;r#Kw@=5{}X$hE%0r`Xr=uJ`f$5)q|Yw$IK$H#j)6Tu9c&jw{Wo!T2Mz{kH!2@Z z7lT><89y1bDnJ~gFHnAf4fZOR2eQP(r?%@B2i~aNPU%CCo}(ol1M}c#!8@3NIg$cf z88qI1b~bc=zqY`p^Q`HC#cQ#)!0rWB63}8ZrH3z+AP;d&RZGc{E?k-v+^Kw4uQx+r1>6w=eb_U#-rJ z-(=k&{AzTRM>tFukKa_C3BR1q5KI@S^iZshat`%6m1j^`B*d$;8)>Kf!RR?GRoVv& zPbYxlnIX8kmd{F+4q=_Js2m6AR66krCbIqq!LOn*Uq z3%VlI>Qk3I<0!E>!M}m#kL9IW?9ZkfeN>)4M+yRoA9D4$w;cL2no72M=;}=0H;Uhq zNKw*jYNjPiKifm^QCXv|aCsk-!3eqw{B*_+`wBHb%AFxvLecRhNR!a2n{I~%PlI0z zt2flLDSgV1@_0G=l+{QRO~-@Y??LPaWe89y&3OqpnQc`D=kdaPpB_^A#gJ?D4)7}* ztdP(ZD_lRyZIFl1kUTl8KS=!{xhVWdj^+H%a=cw%)Q!!l z^~aqbjJ?4x>bUcRa$M5bb;~ZNBD}e73_>~U@-G)6^at;Wu6Mmf@crN&k9gZU!{t9C z)Ls{R{w-Vu z-TOWJL9e-8_ovGT%BcQ0WB&jn`(%4HPM{r-S>6K6%Z6Y=r?s#vc%PO z0@v7hV6&xVz{E=Hewtj+*ibo@ar+O7#ZSZxFU9weCbdlaqb{kF3}rOyQ~ zy$N<&ZpcES$`Qz z9QgS(jp48yzSJ9i?&>;26PHD##dY>&L&eRI^Pex?u^*$_(Q=-Gwdm@9$$g?f_guU; z3tWoFVXgI^Is@IG`mM_h;!AFqR0(bmkCTOUnL`@U!3y?epDDL2pDB`M^1qa}r@yqk z{<;kNKkCx$wEs))XZv#xtkX9yK|T7s^o^qR*o=DU>TJtC1zz%}z=0cfi65wT`essd{LGGWP+R%IBr_p{Tq@tS=5WwqtU~O6?b$ z!2O4Q1zI$&oMH!97;d*5&c69duuWY>+wQKS&{DNKJX?Z#tfP9+cn+!Ss3DkpjUlP9 zs}x;NX)L|>Gw14{9kdK{^^dYMyfSz&#Ot;851`vYaSMos*kcaq8%m^c7Y76ko-(f%)t^VL+xW%11|*sx$h@Rz3QE30#nNG z!RWYn+rBI|GzRjp=IUJZ69=SYzqmaL>xP)Sua=B?Ft7u17>m_#GggcH0=8x7?U0wj zT0-R>VE5^E`0+kd5WN;HJT-I=Z?HR#z7es|#IeiUbo~T{h{P9UcXH<(lgZnT&67G8Vd$ zz~QI|P7TE~qdGLEy&6zRPcIsR`46qXpX@L~r(H!hhRvSw{y$@P-pP+W4VzjCBr`WK zYuU3$aWXfI4zLFYmvgpsF(e=DX6;)PBlb>Plvw9Z<;UDz>=9Tf7xcxZHXfj z@;b14*^#hUyJNs!-HvYgZHcestvn=wUUtSn>dPWf zi5!aEU4%9EbzuK5ZiD2{QJt=GTcPVV?-wMEGC!NN>lO7(nqgPWXZtixe*3@Hm!Y8!kg!}g65v?W&0 zayPkS)V-HRm4+NHjRqz?O&xch04W35%d_6YneyeD-ED_!*ZU4X(F6+OPEY}7`+DRf zK*`^lkRgc|%s!yT*Sw%?sNsR$@ogabPEV-s^c3Dnq;HZ-$NAy_eLMOtKfCiTX?Pdd zVrp_ffbY2--?QMni@b1zWZ&z@IMq>9`$1CHc@5?v?9$*Ld44?5t*LLs`Hk+s(iSKb zuIa(We9g1V{c`)Kz+5J_3BGx?u&BL)-i6H23QcfNEhHq>up0Z&vRaKJuJgM1`!+jd z!GLMsXJ7Wc#|+tl%QMkur?S!;pB%2mj;r%8;&@*)&7Qt!d1o0ehA31GoM|X<4O#1W#KJQFVKd_UwNIsHEQ%mz9(c!MV>Uy$LJ5C-NKJ15a^O zKZM%I!;F^!E3O7$Xv3DDG`C|ySy4GsLCUf4=3~L#is0O%8|?2;=2&pv9XQan-nUb! zE~M5^7mMdO!x{T>N@FCDaI!+PjciYp&UCba+rdeCe=C^6KYf)F&ReeW;@%Q+JqBg!!qmI7;H|UCgXZ+bZ9`UXD zAIF~&)&k3%kko`Wa|O=T;H#dNNOtAjIT)u`0V!NUC=d6f;WnP>d4 z`%sB~+>w{>n-BZpWq!^f_*q8@X8Xa?_# zJ>&wFoYUtdqi1FUW1iSYNpsPkRjGR?y+`Bouy?L;Wl3ZY^kg7oXU1&ulw_vTc1QtD z|3ugovY7;+y${mh{PeMky-sDhvZc*?6TpMbmMSioLGz8G$R`}<#AI>yGP`d(Y|Bxb zMb>7NIgMNDY^A($PBc}gh+8&Op8iDN?>BScUJ-|>eYhPKID;lT7c#Ot-9t`&YreAJ z{?#dL%FyN`;8#2q7id_WV&EMyfm6@IE_9%HDU)Bk=rh=r{>($qFm%uElAdTxXkF+d zBkPn$OY4-!;2tmijUtxP^T8D9l|2c^t-fU6>?e)BDN^j7nrTJgRyllDAbuIsV|?os z;}Eknv#CY7zsTqtDqU*^l{NhQhd0CJAJS6}zA2gG<5pMtLgBNwG5_K$4vXp5ki0t# ze%{Coa9!tg6{xXRv}=(oByaw86iH@N3)e89dC)$-A*p$@iWB8(NqqGJaGf;`>Ap5` zfRC|sh0pv*Ib~zfN?KJP$1Ki-ei605_VHOtZ_Ek|$YK2ha|Q$q=-nZ?7c_iJfbaPL zveuB?3-Ueh!$;2@x1^*X51!C~22Jx!A*q3D&O;BzGa&d=0avi^Na zd!uvG8m#AZBn<5d7oV0N_na}a9g&cB;uIsXEGlO%;-L`ifQ;!&JMw5*9tFYxWQrC+OzzWo9S8^ zl7A~v+$x*E9G2t>1apxddt1ZDJCHnI-qBE#KD>cIyDUODK^ZhqNzGcYt*YzIqEV zrrup;kv@UFvoTJsaMMRdt)XkE`(s#OI1I{Av+uwY6cK6%%3FpNbbw6vPZ`qhIw7qK zE?d2m^4utwjUQ{t4niYZ0q^yNmKdCx$!_DmVFI(;w2v3q-Ld<)-5JuWXOF@r0xX%L zE`jrubByyKt&gij`c1Qj%9WyD-O;5>Sxa>TiK7BG1fPNJU?C6y@6{#rg=hZARkOmL zTA#0O?MdChGpCfV6UsI5r;jOVgPEwsk*cY%I6|0&T-e$J)usVf2=hOh3G^QOxxtl2 zSBmcg=!;Q}&~k0^nZ$C7@cRYqp{dXwo9Hn}=gu?Ect6uTL2LqIwW(sF=bHsIJqx)* zJMs)HK8R3sE}aPK>qD2QejRCd5yt!ZH!qOqfJcJ4w4btkhYtM@>N36e)BDj-H0CF% z$fwmst%;DYjTN}+q%*7t+j$9_moa&p7lTu@;>gXA#N14<4sFwxbuQ}*KNq=Djn#7T zm4$c4#c0X=TF+MuWT>fimcbYq;qc;HR8KMwC!AC%1$!xQU|iwwl8^MQ1EfLcihRXO zhjRRBR!sC2LvFozksh);oI3K{&N$FO?AR%~7{(S3KL@$z@U2j;=xx9Z>aYF{I}IBCt~8>aA6fNEqdT?zjN%$Kd*dBl-3;lgW=bpH)G}O108fO$9Baago!Hy} zeo9g^=GXmv!=PqO!|V|$I1``niWN;RSLkCe2QA)@y;Yb)AA-b6kw0on)C8`0D#u@6 z&&?BUZQ7pgD<4p7mU*5+0jNK<1A$}spq>OD55S!thw| zjpukPwcVIt^V%paY^?MhmgEy%zx3)t`?&{T)%PT9l+6lWsXdC7{d8W2@W?AO1zptI z#H@$hRO?^@#zf&+uiyb)Zzd??CBS&&FyqgJZzAkekPHv@QYN&{zS<0MbJ?bRJjZgO zPU!H_nSwFUeH7C)8?kHf^s00Jc(%#;Mr|@(uWh+mTxU})mo>SQpD=G_v<0-#zp|^; z#0kiI_1yl#2bA=LHpoJm0>7_)&20!6tDB+y!Zjx4&codFE?t2zIx>WW2DaIX^@eMn zCnPrTkVKijKMAYPAaJyztIas6u<=- zfl4^hhhMSL&3&V-oUH(xtF1t4Q1=qBBNfj={h1}-!O@ZOKc~-^*6)k1Q8Yb)`xv+* zqbuoZMQs65&0LaZ3}()NTo81U#^ZhRZX~qbT)o#_>}SRarJ;bml37jf1lk_^2S~QH#wb4=&D+kVqK3yB6c6ufG zMh{=;^3l6D0`%J5qH5|N0fX5p-5=y46!4 z%{@!k>xARa;a(9WaL7n~P+ty?^!3ld{gLEAx6{WIXwbfU-Cd`s9w-Ax+UYZBxoDwj z_R3dUhKcq{9ZmsFFI9(pH-M0530lt-l6+iAk+U}`0I{qvZ^*x~YlCeTx{-v@3- zlfuK78qpmpkbXEv?7DaMEEuM6mI1J&RD@ofFa7p{3p7)z>GS_G_T}+WRp;OL-dVFx z7BCwyOA@lM4B3cmP9`uUpeBGQ0+k@B8Ei3v8`R1K5Cd)@Ll6?6D5xyjCIeAZgh5e@ z%kS3=V9Q#kVyz~&PA1E}v%lZx&IGaT`+nX(=FWM}e$PG2vma&e76zvzdUa}$Ern%& zQD(un4z~FAS=~58=nkH+PZ@fb;dd4~>2znZ;+@fRW3y#GX$jHVuKops>aGIJQr2;( z4*nR5CE^?YfHxFQX5roHPzReQF{wbWzpqy2Ms*(O|;Fj|Z4fS}H) zpG}r)^|O&fe*kF*gv+`x#Ax)L6vJj6LmZcla0NmY_+NnkqJy^mf_h||?ZbXaVtEg@ zW@e8>ZR}z6dRUsb>ly6gJdax8k$P=v)hHsxEsB`0vdSBq8yU^Tduv<_W*nuBwu>1?^8)aLBgfv{J5*H z!CUT1P=BxW9hQuNw_L{*1$@xM-)`izxv3^2tU8y;9an6pQ<=fmnu&U59k?ZG1Ns*8 zlnVFRjw_w}ltma{`aGT!N3OEs|6n2$qY8#y;GQ>mzti3KJ6_g3BEz2UebX(Y6qL|8f)1i%%~yz7t+wd9b)<& z?W8GgK?qoyMz3WLxnRdY`qyy?xe$_SlM(9ePsE*_O3a^c`*9;KC>!#Huo(#`+eZqZ6hpiV zm^9H#A%3}CDoSfO=;Jb23nN|QyWpo6GM0ajuZqNn{qeX$xu6fC#adkb2i{Se@Eu@z z?h^gE(9U}cu-6cOH58@<=zcKT??$>F=pvm%cnSjF;CuTSbEfDx6g5sX=z3)EZlRDxwT-d};yR{Pj1`<5Z8#tVF$1uo zONV!haLQI&H1>p_(o}?H82XjjPrBSO&{P`l%rxCSx)`?T z+ojxq!MHWnHfX6%>SnJ_=@>;e*wu;Mu_qpM?HBa;y)_vv;Wr04D|6uwsO+>*TUN1Zzi>NZ?i6dOL1=z1?P6pFiTA)dWd?UH z*uAP8Z%Xrb?6qOPB6LHUl60r4iJzj{PZUg>X=@$yLdRD0H0Tmdtu`6FXyi7{!2Ij? zXF&R{PKa?V5)|rO=>8M6~qeQ9-ceIxYBh|Q%2sx@y>Y^Whcqgx@+h=s1 zANG5IJ;jRlEb(Y*YaOuE=$l*9*E>+|eZLlx2XzAR%;KQ)df3nI-efWf(F|!*yylI;LhqtGLLP`lnMsiS4 zmK+qK@w**x3gA^GhM^q%*G1A9{C5N9N@DHaoY6VZ2`^#bktkX{&_8LQ(-?L6xDa2$ zmSo5WFG$4LoB_relg&<7c2mkC*}#|K`1DA;1o2I!mt+GMVnFq71P^2@*-?sR`RJG*KtbjX5ueg$0>SFF#@NkN}eR1qW!M=NGk5RHjU~c&F5SF zDbC}zckS@>J%@hhc!)Exsnx9(Jh_kUMzMvoHo$BOf>~G4>v+&v06AF8gbih+N$zSM3 zLD)-cf9!voXSARa=f%&BT7Q0VTE~t8_R{MGiI+HN#>PWGFBUqo(FiFoT~e~p098m- z@GV!nR8q0xE@@#|zSB`Jwxh?M(Oe^4&uA0oo?i@a4z=+GqQ`=W2ZYQ>&B{w$o>=om z{Yf^DMa`0nRL^xsNYvw?J`?t2D~zda5(>b9ZW8iKn*_nM#Fo;r#8~07RK(OKA(k&q zuBW%8mMsfggsC->J#RDdc_ZrO7nyN~>`YpdFj|vduRpl~^v$b%TCTV!OPXt!W{u95 zT;$T4g-u9(RlEr$41Wi>51EuuX>q4{1zf2=;gKag1vU5PI#`Ps|aeeU; z=ojt?@%E5naMyyib$fA#`MtJn#!qP0O0K{Xjx9cB%(ag;9fh=RlqqE#q<{La99snj z5`U&fl!oEt$it~Z900}%V?{430k*3{i<$?t(T9}QAK@Pk^Rq@aV1Sj2VS}{gU$z+0;z#1RHbHig zga0>f0(*&@fpR(ES?vz-_xcEPy2s08x0|Ax4!}b=xOLHoO*y9TZ1N`QZpgHduJtmx z%er?8wlzD1xAbv+xv?@KwtfZpUhurvDhI`^JRRbn@m|A!St`;P8m*TxS}#c;Eo=$# zxuLznOZuI{xSUpuO}a@cjvbBLSsFJk`snvdzp$UPF_4wMq~3-+(YW>1sp`3FWuEln zoQjp|W}nO5b651y@0RWrURLcCw&ye=7i)^zwavK0e!7=qPGb&zV3V|df0w*%-mEhF zHdEECMzkequ9}sLJBi>Ks5E7Kv*Q7+bnvxWM)PBT{*YuZqun8-%b~HebF+~5#%3WO zKOtwckaoAu6n%K!(oMqSBa|J=y(2n4=#64o=V!PVk}cdMs7A0wDe#=Z=oXt4dz(F~ z5uKiIC2Uc7>J{5YN-dNYxEi>GI1!0jJ`h zsNs67ig8cGLB=Z8wrBp>zi=>blv3M1>c{??LFwRxdhmB)EhyLj*k1{_3~+G-HUORi zcv=K51FQ#}5`p!A3jt?F;9S7PfU_d78gMD#aS=Eb@HD_PBd`ka48XTXU?pG!;JYF) z1K3zE*ULnE#vl8IffivUxUwUQB4aTR9w1~2&zv z;*bBRKWV|dsh@quyn8v}a9^s*pTNF}agW2;^$S|y&W!H6RQYd4b~FfO55lHt9scFe zPoJd37h`naGF(Il}r>j4)c z?YQ92nc-R>>ZIq);f|{6=G95gP;1=Ldw(&*H5&PLdQ!3#rmj(`=4RUr*Yt}7UpI5T z=hn)C8vX4hq z+L^w1S++|dquHIZkS&VM?{n-xtxB_^@SN&SO|wlVa=B-?!x;Cg!GXXA!8&c<{FDI4dcP;u*X%ztc|JL4lPP07hT)#@#Z|+j@1FLpHULp?bAz% zI?CvXfmbjNF%z--0Haa9g3}<^bnMA0+Ic0|c{xZjEg_x@>=hDVNzN*_24C@T|2m#&r3ap%=k+I)u5UxS zIu-B|i3Ioxp3niTmG;HKDsTj+bp1`d(>uc>zWJsm;Uc*3#Ob&QYMtg7tF{Ua`j~p+ z8lN#&!{&IC(4azm9@9)dXIKtz!onw-`2~A2?v%myZZ5@et4>T`lxLmuol zLbEifBh@_Jwe2fT%Z?}CkQggKXiya;TRTn zsv$n#Q!4HZbT4(iVY;j4w;b%q%5biJO}vN#vxC)Igs;`WiPVI9Q0w@1^OI`{J0p)3 zO~U>O>0K2rwTPu3ktpZoN7(#E z*j7o2Qd|~mPk&_bBbOh%v>GRfHpq{M)$nG#$8~cvR>*YM8-FG4i-D=NkT+f8yD$a$ z-B%Q8U*g^n{qx2I#~Cx}yJn!}@>o5l? z=8U+%s4$A}?o*wNfvw8-s*Wxe+PkDp%{os*4=$W9W7TQsWfKR-k8>LP}q`sP-sm3Knz`HmTH30N)!Wirjj`vc4p{tMfc+647gTqAZKhmFt6FO* zB~3BfaRIWm@EI7MFPpE`p$4)si|bQx(_LF2z1b@$R3`=Xwy-HVb=#$d*W{~(t z3~+^v-^6rCT~{%pG;W`Y+`9&RSB#nNL-Rq+xd=aRql(9OXSDdf>dUJo`3eWV%lz%; zPjTx@#wuk|@^bJd7wC%^ZS~N>N7+K1z>QJmr)}nu@1+`A*@b%A!>fiKFPdA6o2qK7 z2a35}#0E3) z2Z;9K#f8$#lEGpL%46=aS&W(kujJ0UqsD|f+>dXuf-idr$?#WA;sJ^~H|e>R|}WTxE@ zE1fa0X`R02z=~e;F8F(lcD?$rZ1APKm^`;bHrTvSRZ>0lziVGz@xY4LVY~P-C@x?T zD68sR`f!*Rkk&!#V7g0l4LW7@2f%|Yf^AkNqQHg~|#}w54wXCe4CoJY(L3KGJhLR`e#JSqxjnotPjxiFPfpdP*6qrvzT$ zj@w}oj8ujppWV@*y-4o^JXhB~L0!*+im0EhG$Ebx;QL!1mN?He(tV{&9h2*Eh_o5r zq!08{7=QR7B#UscubX>pxVwA6vPN#&FYZXczItGlbnvBlBRk}Sx2%Ex$HC_Ls=_%d zl7Rt|XX4UhNL{e_;RWz_b{*?v=iMEvXl&PBy^a~1YVKG?r*hAgB$RBzUNRQaYDqy% z_jU6*p-G(v+L+dy-*`E%V4?EUhBM z?}yg3+O!#`meLi6uc88~mVeX<>Qgkh!S0uWyb2OlgL`gyK2~-# z!qC%j-7Z`=4{pi$6?RI=yzau62{R*)Y`7`(p=YIj@^DAaNi4C7p0| zHrRwcDK?~TwKdyzueiM89br!~m4lpjE!k7Q0r(wZUvZla(%Q9eAk^RgT|Y_K$?xa( zkj!+ki~838(vmLfUyy&tM}2c`fvjT!A@m`C&WP>{w%3Ti%Ii|O^;1(d1pMjgrYAODn6EBe*GFlVlSNPuBLiy#cd5|;+ zxYXGrL?q{xih&ZR^Z_W!S^{z#7 z^*rEv9I9!pA;CJ8eVT%ZNkrTw2L{m_?cFD@+`g_}}a z=49I71>)k@X2a2QkewLOc^j4SaS!lFOsxJ0nDde zFM*uycuok<_i{uIL-{UKV>=|7*7!ClY%k+X3HuU%E4`#RR4&fFnL~=*2KN?q4B1)g zpvek*(Y%I|iw5^9^|Qt&yGLAHFh1(y{P7mooQ4|Aso4$lFk4Iw&p8e5#mMm}_!3L- zZ*Wa(SdF-6bbDd9(PN214eJqp8tK2rzri)G;caKHPz2p%k_iR*uYilE zi}U}K<==39MHtuLA=2||>{&tn?_TWsHM7rWdY|P_;4yIWOQTjR_DgmW;U}8*b^y-7qoP zqtu_Zzd2}mGL$-U0CK0n)&(hct0zNm^`z^YJj+y})UUU#OWlyi4TSDLYkzgn^5{90 z5$Ab)zId9?$7wzvvJzW5PV|F5)?|xOKUrnVg^dTx(Tr2Lj=#SJ`W0u)yH<<*j|U06 zirp&Njr;z#OLs$_v0J)bzFW4PF(*P>kf@P7*L{22eX!2xWZ@N!^(8aX-g&IjxrAvn zO3xe8*&=DLfx#WM3_InVEtKzeh+Ma#R7gfK8hTc{cuN>dA_*_%5%kt@=jk$u<9w=B z_($<`&iaC1bZ1^HgC240#c>7Gx}_Jh3W~aO3)VS`oce;v-NgluIVL+-7L+4p8f;1p zn1yA|I^_Ii!9$K|&c=djlzh6N0_l%Ifvg;%Rt#i*Lo#S6qsxzqkm`K(QXr zVDWf7L&f=cG9_d2WJ|K}FBNYC`BhoW5`Z)HgxPS zsD@POMQD7DvcCvFjl<`2_+P1??LaORTAx#xTC=;Pkst`iyD3gKTX#BVq07ENn(0JQ_bLq1VSBZB0$`6vrmC>p|szU}gpz=Etl` zf}PAEgVo5MZ%b#L=PJ&_f8_hdCXCk(x({LXCS$RG zk#qE&z`nAoY*ngHZJhBAo22`5@NSP7IA@PxN%|EVJI&?bppnB)y<(H}Rgx{guM*E!18k_zk+;@biMMev1MF(01zh?Zb`0aqE z48D1%!F{kiz%K~G*SLXn6JvpE-&!s=1z?ZL4Aj=2PITgg>nztJ#t<~PebD=&@RVS$ z?X+!tw9fK?WxoYl@~Fv&nkJxB(7;5CQrZf5eRIFNTngDmfY+e(JIl#(Bfw`M+__vK zhDRWLd^y>6Fj)aU9(oBnQ;k>ZhF=s8``DyUZJ<@PY|#~)ssIxFVkZB`ZdM!TJkY0- z-tCnRe52ql+?;C+{GEsM#2}Aade48!Gx2A6^wP@zlIJ!^pQ>F6v5fAvEbwOYd%F35 zRC;5F`!(&GoBEZ~9orY0#^nDCJ&Sjq=^GO}+Z*f8gr60>!A&{G6sXWQ$`y-T6BT!R z6+HZO{adbyKg)HSyv8dZ8u=f&ZYyBLy2jN*qN5_uA7%Ikx^kM4GK{e~aN2fISShI< zIIU0hBvi;!bO?m^)}$w&76gO+*<8Qg_p+8i-09B;907T%YT z7QRqHdjT|%#ht*ijAoa@aZG5INw6C%?6#0D$fjdLQ%SmwE#$g)iLk-_I%b9@K>rQl z?~iaCG_Ywdj1a@&xsZVHYnXi$A0>vx`;d4^Ksn&71m~kCw@l(y3i1KxgUo=lwls-J zO2+6Udl}a<_{TzRe^IOSHH_(v9%ALeWVQZ=vnY7giZLb zr+=b7Y0l%O9{x{$!_bBbiJ_wB<7A>bZ!I@~u4@yuU;?}yIx?|@oo2z`jP^QPJ+O0m zfIl7tM;D{Kb2%toV}O4PFzI_3vzRO#0U5-V*Xq)zrpRlk$Zjc0CZL;59JPEbRR{le}k^dF7Sz2 zO;~H^5V!@y{nc@i9-`JIK^9g*2KVjdI=u5;K^=I_k<|GC{`TOC8!!WSW>BqN!G?1L z`02qF&>1qge^*XASpmKz*m*;nj#;LH=H-FmmhKPmIpSFSy4I#DMnz$-9r@!$)L05)ZC&suJ9hYAC{KcI%TwZUzQzyp9O zeRc%?K}@e6_%s546G^X%z*hkq+;c=I>{BtopF7D`#cBh*^W?t-^5N^6JqC2&V3&}rfG5A*09ZzM-CR}c@o8OwYc?N65{WBm8{ z$=Z_g>yYzRPhH6l%}%|zN( zF%7k^L25BP*q5_Yst3B4H)C!+F7}{$VE;{N%{GI(0W~}%ripbH8{8X~vs2qZceUD; zbIvU-MxXBSDxhacIwSP8?|y&A0Lz&0E51?cYrz6t4e(qJaEc~8GR$y8=7sJ0RQXZ^0J?& zQ2Aepk+g)9zYu zWot|a`I3&sz7oQ`EM6YqXZU288Bvj$QFVf`|IW`ck9kKn3~@qa=;=hsL@Q zH3o!#9|IaeN^$*13XK7!T>p<0db`F*+ZWzrBK};U9W%FZN!k+7pTzc^j$2t-}k26Zy@(J zCF!UH_@@N2XvWQ3l&=Qzmx20OonozTW9flhiiA$BFqVcQX7Kb9rMNcz6A8G+~_}l8!=d@61Qe5rW#3t4V+kc7S(#EZSuB zw|ZbJTIt0sl4%rL4k>>}7`DpG!QnPCqPBK`AN2>uzS74sYs7Q5uX=b^MmJf7*!|bm z|Mlsr0cKtLZ>oA^X;xumdxCe{pjEiV0=UF9z&!D`&D6t<)Kx`k=MFHxUiO>0J<1F# zZf6bf9NvWRf-B{-MLgj&I#+XRl7bpijvftp2 zjl`Vss4P; zM#h@HXbB)$B-ccg2!91i$@L_mrYzL-B>GN0r`AT%e7b=bL_s2YNWX9W<@GeKG^(S1 z4eo#T1jstVv!)FzeilaK7*jpaw%jn}Uqky2cT;Mqr$9nqz75~lX{31);KzCB^pInn z((0QGz4ly;53Rv3hFIns{FFS&2Jz)Je|TyoTjwf=m0CwcBfFM zBMQdP$Kr&Rin~^vCq+$rd|!Y1yYFD{A$;wOnJ|HjUnO8Hb>)%)%OV-{wq_pi^M40@ zS&Z{37i0fbung;JmVgv^?}0@Y{PRa)b;^}Hgvz4h!pgNIC3wLSN*}V_mTJ$a_CDt! z%dOFud(F5z=vSzB0Rvyw60K7EDYPJB?J*jurqy@|+Fi$mx+2!c6;f}TZGO-NY4B(y zzwFMGIlB;IuessJt`PZF7A4uzY-ck!8o6tdqBfhvxy|?<^vtZbKcKCo?sS_CRz8Gf z>&in|qniZif{1U9`)$;H{l6VzazGP9Z}vgm23w--EM%=4jL#WQ*xt9Fh3;RQE!7q^ zsSz4&Twjy~___M5z0Eevy@|E&@XXz`!*lzlikWRD85Z*SsMXYnDp*c_z3? z=DuKXZvt-N=RKegH;Z_OAKvv1J#s^Ct-<}QnAVH5Es?api)nR8drnNd7N{QBzMSwC zKmQjo?NBY7O%e?3TzC&Ze+@Jgoth&F-@)%V<}BembHMxX^Ctra*Gy)Mt$N7*ST1mt zVqh+F(7X2oTFkL<_?>_hegAy0dg#QOaGcga>%q?-7G;3t?ybdAC%s?SAUjPVj{iK= z@p3>lV5oM3iZZwfeolmO=bxIa%ZOsD#wzsl%j{*)@}Ye{)%=oXs%z!7>*n&bRC5)m ztTMw?*V4W8ZDLJhH8NO=K<7QAf?m%kd-ag(3Aq8!r=Ss}%+(No7}D_`CDU%i{c_V* zWHJTZHJW3;8f3=(>nbC9*;aH+tEKTE8=&DfN1CR>Z`*LIVIK%nT{HGl4qDmqrme>e z?#s)KZYAgEQ?Pao?l1AE^9rswv)S?7_W&ZxwqoPqT%e^u|gJ`BI;h>BmiX(BJC*Ejv$;KEh~w|H1Cb zt+hm{YvptI4^F8~EhC+KTKCwQ)UycJc)4;Qlt4UoB_u=FA%ouEw^v3QA6Wla^5KPI zxug~6NV@3*+kDJ#+6h33zK@-tI;}TY0_m>+< zmNtO8Ig_f3e0SA;P0y*WqAM&sjV|3N?^})YMQWAz9g)cU4N=kE;^jAE=u zN3qrnG0*B7d7c#W`1#5JJl#ncs|>P2)|x5iS|jE%xQ~=qqMl0k28o|9M!r}vA2>4B zQAbC@vl`vULTwV=I2FCpB9BVUlY~5@#k$r@OxodoO+y})$U}kFF*l6;%KAo1Ui>bW z8H4=g?gHqPKND&H_VQ%YWQU(0^21}1SZ_M&Rg3j*jO4kad?w1wbVs9)Un5_pm~S-l zX^sM0MjyA_=p&6>H}a^FM|)IT!dVsCxV~*jXIp4wy=br0iQVY`qdhI!JM#b0-magu z_w&{i@O*=_$UgyI^5gpcfIb_K;_e7*+~Bio!{e&Z;B@v+6w^;3z2c}!On)wt9zwdy zrx(*dMEcC5uuMVut&w!Xe}SF(62u%ckVALWFf@~+ad~NYT!zY!XQp2z<}o5qmN>%A z;SnCXHIYi-rgOaUB>yBa*C)s|E7I5JBW+DVUyk?+#q`gRZaS(I`|@HWo#-Dw?r_D7*C>s?`5)>M}O-SkPok67ezU%W@$K^f2; zOK?^Pw0?da=tZf#%v)~cIB4;nK(+3=3_#vS|E`jydQhcxFz;~BusQp{T zI)exmM_LNtoGrsSI}S8*xiJCwwNSx8n|JT3#<{pHAHI~6rvM)ig1f& znb(3kQHzi&wyqZpZdsyFOA-}7FGtPr>!qbWWrk#mjVuuqEky)2R5s5?@g#_6J`5F;|jwKy_1 zvs_g7vyb|CXXrx(jZVMFwWFB75O$gXn$h94rD|fb{d|{aqAA*Ga3>`C__HC#HAXgS zJbUr?nXm#Jn})aa@h3yn(;z$+(py^5a`>%*K}Ev!MlF#rz3Iz0^=>PA=YoIVuY@m} z=-a_A9zJlx{c8%Hfkd$jwwUf4J=_xMq0Hg7rD=S8ODGC7O7%b^djAylPmXg_OFi;~ zibwxI!OE~(&Gr~g)jg)v%APH`l|6FsfbK!*Cx9m!fg2X#?OqL0j%Rb#rplgKsfM9q z#Jz%ac(lV_RsyIAP-Tw{P${6Tq1ipNZ}H0TzC)7}&&5H4RpH~Gu^TX7XwDG+4ZjZA z4}<@3?-C!M7ph;tmFUM0Ia0N1(?h@!S9_*tdJRb^>fy3CH(ib-o}3 zFuUH+`uKyvpXyvAmiuOCxV=>(e3fk6^tc^3qKAw7m#UOn)~OO{$P*Zedo^F6rVYTN zmue;;v>u_SG=D+pafIOOP~?&L_|?G0iRUN>ow*o%l4tNQVr^r$wr|C}o&{j3;rpLHE5u8@FStiGgoqoOnx}9_jGxR;ZGMpOK177&+s)D>;t(^)w zVXW|W+`+g8_`aFlEjw!cP8l16o7dU=+b*TT*AHZf9;s;&X!2iq4g&8 z;^q2gbT7=z_sRz4&UwakFWXnz{bfZo;4IrmeWRrZ4Ey_H6t~%!iD!CcG7cpaUe37z zITc=AH)A{9H-?GvGQJjH-(Z{1>y`ON>j{34)Qm~>A+2wQQ|Ic0MF+x{0JA0Gac@bY7;T9If3|DWa06Bkzr^~;(qwV zGq|gh-o$wS3v^->Bv>qbxI_c~0dk%^oFtItLRMO4nBp3>kFnp5IxE4Oti?Y`h2`4Z zs(;!8X3h5Lyj@Sa zX2^#-8s!NZ2dobDM~#fb39ajkxYKrF2MeDY(QcBJk>r-uZ9xttIIOPzP#^JvL;Q;& z#MNMLgnW|r0^+|*BlBh}d-c@NWiZ+FtQI_;|04 zoow~-yg~|xd_eI>;I zF~n%(yOc+wj=K9F>1Q+sbzEN#?5MPyyZ@p7lb$TqNl%V`H|)ModbG^F>F)mc0Z3kJ z-xjot(s|OOW$@`At;Iu3O1B|2VrILX5rmJ1vHlQ_~KucZ-q|)(hc$9h6Ri5jBP^! zZ1nXX5seIc{@e9TG--p}$;gim>x10Mz%!|ivnJxZPt{4`p;WD756keauLb38&_KCl znJTx++jI{oB9OwWXd_kXMGSggPATbrCi94UQ-^yYn44QXh!%A#6>Te4M&XS%khO+Yg+9fBE@LnwS*zK!5d94CFXQgfkqmiB zz%B~!K!=*7rrm<6WNuf8zaBF5D{^Mp-nPACn`mk`DV$xxoM*d)+aK=|?tGw2s9AXP zu1?lpUBZJ+T|!+GtY!*XO@QC;XEh1lt?rG$JOcb~KcgArwRk9%;O+iTd!wU?7XGYP zsU&@r&w3RK;(pp~pY}3QhN1a5i+ucU>_{Q(%7&o@*fW|%r~=U4fSwP~y`{tH_aJ6t z;L~0?IPKt!4^<|%*?jyu#K=S}peiw>JqisK*KC|5;u|-cX3S}(Zw>x>jA^xr>r=<8 zV7WQjB>AJVaLue4@HLdw81=g;mXbODJqZ~+F8{DiOYTbR571!&i(@3+(%3|=Z)7yYn0$jFu3(&q)Fe%7G)J~ zoF(sm-iVv)J%d-E1+y*&99RV;Lz}3-`p)Ot z>CEOZk7;Jt=wfjun@uVmZp*@)&JLUuQuI0tX12b-LTmcpcX1!THV{wWU$o@k+CI#; zfVU`-Bg;8Dg^!A)PQtY02!B#UI$BD5Jut3%okA;ZR%_+(zRrx5G-t>apcz@~d!`wt zm|jJ6pQ2TeG)cZ}@jQsLuEs%YWVn9DwZ)PlC@e}R&Gt@VMls|U_%f;X-KJK7)wc?q zIs;TGSHZTbP01A%JxYnfN;PqZ*`jygkN$KK?I^E=6rh4B9_OJLFTu&eiM!1ke)vOE zE83D|I@g8@V^7o?-9SD3MuzM8&-{;u*izYK%Y^-oaF1tnSNBA%yARl?<#FmoB{Xq% z3PufgnEJI-DA&mPEDF-fQdnj15-<;afpybi&ML$C^^jlDwo{m?p|-1fxcT9>DV;4r z{#RtBkky7daX&;iyh?QnhRq3(AHpltz!SfR2BGq?e}wTClBQx+s)t8T;y4FQ7<^k; z6XLs-Gg(`3tEy}V^3(?S@4X7l12uLyR%e0#nVlG!j1H$F`NBi+pg0!RJkZJVHoD;z z0efc!bl(+&swZ*JCvKgRpw~YJNl(Ty?rR5?{B;NIkcKRpW70v@TDF*SeuJGB5`ds( zoZCU#I<5v6aH{8M@2F?;rgi_+1J)`#`ik)3{qRR{vyAe~74w)Razv1*g>L6Q~YL3UUR zIugO}PPHq+hkto_wJVnM@&DspsZ_wiQmvF=oc6Dc{vA%3UZun&WKCzs=7I*s-C`E* zmD9zzf6*6plwyG8?4Z~XKi?MxKaQ7eZwsmF^yrM(D+p!km2Ky2842XOM1J^fAzl48 zG?4@Rpij9QclgA83jZjrkT~6nUG7i5Xz?qM?fyL6U$q*$Rl=VVK6&N41ZE3ay{Q-Rhhs6G zGD*3RIvqP9)><3RK3L|UjasykCh`-W2DB1TQl!P-pq|)>hJ_R-K%Cfels8u7F2KK= zi|Tk{xtISJsCV{D;w~hJ^F+YjIv+IEY3LiA#qZTEB5eg;D3xv@fKwdhza?xF{VPWjjtNwd5~ ziFe5gkyLrK!{GkI@-mZ`e=}4)boy}%D>E3}C&ZY2p-pUttu1j$#dzD>i87z8gtR}{ z%Lg+gunV$OORpSEV`mK6LKBWVqQ+gYXZ3vZSX9=hLYX0QZfp`Y9pOJuP zh!fa920Dxq*l(y5j2f7|i)FE@V*b?eKHf&seL=`f`Jmr|n=F+H@To49bTb1R7$#QX zOmeA_4hS0GjPtY&rD9K^4BO32G~zx>c-h1)8n>W^Sn2GJB7u84s)LEgNgpXsF=-t? zl`pHH8nT^Da@Ch(#rzipl~m%Sd>4ciX;cRrpG>9MsMrMOf6F1(Rvv}kd|7ez4o8UtHQh&c0HnDXUP-6Bz+FOQCV%kwsBReqNTY)vD z!|rTt$RfY^W{mj^zXWRtT={9x?!bv0mLhIxw+gKbrKVXO6P%Ogrf687Y!dBUWBqK& z1bEZjYwSNiey;rO#dR5VY%}=e%}kC`J4;*-*im;%n?rmeBrq8dD+}V_Jr&YRF=rBT znnB4^4hB6B`F_HF*XWelY|h)F7iC6A`!d(U?hNt&^lgM>(QKj=3E;o`G%3;(xC<@(hLwE$Nm8ZcD7g}uaR&Yl${9tG|3$1vY+0dKVQ`CWb zRE-E#6j3X>^5a5Hkr(o3(xpDK{J2o7^Fl8;SJZ0p@~M`N4Q+cy z)V7aySUr6@ws5@Tm`A{W9{$H=XTej2W!X5SEy-pJ$KbyoX&Lxm3iuY}VY1l5Wc=#^ zC*Yq09E1O2z|i3LNC8XmUj|s&&1S1$GxFd<+RA1eJ61oN8kf9M+O4MQE1KfhxYz{h0 z7)d2!v>fF5xUW3K$9WW3uWH<2MVKKguECnM4OoNK@W5B%Ozt2F?L@~C*dEZmMuaay z3lJD%5PTCw+etyYKO?TXXWQZoS#?kA;yFE%XlQfOmz1@|&FR^c&mI0BA#*>xPkDC$ zCxGUBq#h^mPNX!^4l&nD9$wy?wL^HYxIyOuk0gc|%z_ifPE8+6DdKG;ZXw3s7 zoIG4^qW9fF=Z0PfT2#y7OIF%jA!!Bvu2oAhHy1a&Aw1Qz7y9L!g=a9QvhlwG|2g=# z;D0Rs8}uSJ@EqZWG-g}ccX$*jL}_ld$uYt?p&g!wfXUEpP&+)z6g}=4qtqau79y$f zPuSbUbmG*=j)GG#f^skzAqD)HoK7R}e3f=QVew0E7}N2+BJ%=`XbVOZ_C~qr>96|e)nsCi$K^6P?&;3sw!+AesN+gSb zBFsKF;SfW!MVRJh58KzB|uzZTQy-AKPI!gt*$e@=uK-bnu}Ks%qSGY=FaZa#iH z-jwk9v%tT|r%1*+(1*YTT43D=ICkH#0-sD+fRekk9%?+G4 z+k+dFtx-qWSBN`1?{N`N#y*^eaWlB@E81%u1U42|m4y0Q15ZFtKZvph_hC^AUS#m{ zzoDK2-%~**>*b#a5JxNZBbG5hmtzm`n_=#jTI6mKro!RWlY>7;JS~}tcv>O;Z_x5O zF6;qk{88Xc%dql}3;O`A1+++nUIX+Ppm`#+AJF4~=7`WiKKEcaK8!JNXfLZ~meaGQn38$;^3RX}uFr_S%hzh{NTVXEF zkcUc+gR@26BX@wSwHX|)9pGwh26qcuxxnzrN1m(tj5(e>cg#D1?}fEea|F)2{>J)*!?G4fhFsT50_z` z)CCya1vsbSW|}t^lE@apzH(S2Fcvg~To;<4gtxuD!nb-@&~uzmUO45bL}14kqc#<4 zn{0iO3Gq6CzG^Vi{#1NZtG`7!eOCyY6F*o;f8ukCYJ9F;mHlyFmLh}`Y>n;LHu&4P z%1lVHPd2e**V~R5Wqqvt3;Qzf7T*ce=e=@yoNmZgioLShyG1C&43qSp1y`)v`+WZr z@bK2cvya3Tl5p0CDFiJFHX7C>lIos0%)OcaBc!$~cFLNh+p(`kS>aijZ96)v#QK^2 z*S7x=uI`^~o!rK>&Yigg^as5~adVKr=I7d?ol_1my_=v(^HC;ORPM5{Muf0uv|5dQ z@Y9kkrf(6`DIcXucQd^WH)6OVqi`A}jv2qdB5RF0N+VU>Qza=r9MzW{Rnj~ezA5&VSTEScKEwL@c|UpxT_2OA zNSHQ`Ej11>_v;WEvi;8JhA$zc9^rZ`*-65*Os={f}?~ zBM{_ghr$}R26sH>XP2*f;2Gn?Tr%+Ta7;T+JxDC)Z4gh#!x0F%=J&E0&TuYpS1|k9 z#I$(mvpoa7Xng-0B?)@rrji72_6=)SG1^;Q)tBgmea|x#RA{@fHT<0U*9L~ z?AxfL7IrQg!cZ)0diwu5sL)klR?V{R6jtfWTPnIn>x}e`u&0$Do{3R;KWGqREYNl$ z_;}DnI3xBUg$_I@l$D8c0#@9I!fR7%Rbo8Y!$E#;Pznqh+C+E~A9+K8`%?9QeytRH zmcmInUih~h&|ycODDC1Z>=8Z|(z*cu8zBp;=^n%|7&||I)Mo&%|Jz*oRe}!sDwJtO zWXTW$en#Knb&SR($h|}S=1`~bt*%q}rU-JpUZd=77WCTM0t4+#vxiQv@$w%dUzD~S zb)WP8#2L=jki?QKE>d-w_(t_!+D}MJ+sm(l7X7d$wil8(wJBQ@i~ao9qP&v>-Bn*P zMMI^P@WiGzrNVN{%U4HA$uwTR3T5QlY_z${I~)3w)aSoI`4r5b4Qqs5U36P-&ES}&jA z#TUPyS~>{rqHrHz%_|VEJq2e=DP)op@V^cJJHzrx*hkP#>*ud};JLcG5__T(`ee7d zMqTU_CRh|EUBniR?99 z_{RU}B97Lu&f>G}31WXkkhzn;pqso}LPsV8GCAsd!bJtL84Nd-(=2?lqpBs5WIfaN?GGpm_ie zOZgum1@Q1|LbS3&aiQGTh1Ie~JM8W2Lla*Ye))JKd_6Ev!WP!{aYmFA=Qv6(34JX4 zXIyA}qy6HWoh0)a)Qr&cZIYifO{FJN2{m zzyQIGu_~=mR+2G-|0ZGbXy-_UUa0<27BMWa7wL9zWF3mbBun)1bwMS(1aOm-)^?9{ zQWT!@NeV0Mfey!iO7rKBA@;Dm34UpKvmg6RF05mWZq&c}uMg3<(`cW71pbY3(y;OHok5E!1p4Caq7Z0} zi;FOtV*j2Susqo~V0p^NrvOJ*Fw9`EUZPhVwy5Gig_j?=^}PcU4fe1_>4q$5B1Ce}2(=rf*9b>HX_R)$O(}h$;vdfuohH0YSQKHq z@OyGpaiq~CKaADAU*4hsXA8O#*iS&Mv7q3%ApaRC;vBvF_uzf#Uir=v4UTi$9PmMJ zH7&uI&Cfms_cZdrkKv6OmsvNxEZk(>@k$G$4>W!eI`^Ei?WuNU82P(ql4#9@y^8^!lGjE#R}GShj7!p+@$Q- zkh|8w9g%>u%N_kB^%fiSw6NZ2ty!KtjW7Lz z-ELDLEYX*xT2vO>sjeNu-I#$_Y|?_w2$f%AF-s9z8RFLlF9?-c6)NdeE8Z*F^pP;L zIL*0X!bI>(?zvIsp5n236Jl=#ohKIi=MBY>Nq9slnzB~u{9Q+5%*uw_nq8ceY&DInQ z!HelC{li@f-7PrF)2u1Fk=7C0!!*r^!>Ks&Pk6BttKmJi^#9#1?I_`PGeRwx1^pf5 zaTez<&ffFs8C*5A)Cv1{U@b<2pOTl;B4n4e2;U~RrJqk z|G;t&n=&{$6X~Rr3~Z?I@H>K1?DM1#Jton^&xMy#Iz`J| z>#s5z*R%8nAB95D3@HY$pD011lo%a${~&Jq(LmBD?!yNWUu!JD-27#b`jmkFg=g=< zaz@myXBIG!b1?I1&srQzcHZe`C41qWl=7|cv*NnlB68mk<6Y-Ka&J&=0d}|(JO=Dj z1##fI9Yo4>KQmydXiKKvWRpz>=r$?Nm2jA>B3#IocZ$wlc!1Pm7s35I1vys1nI$zf zcQkqObIxOiZZk@*oEKCjxNrKh+JxS)AwC^CFq`3Zz3gO|(%ys}(#O9AJ9GM$AP!u0TKfvXm3Rw1<7mxdWor19`( zNYH=KrK4?v?)QDDc?2mQSmZW|x^5m&=PHz@xCOp8QOC{0-{~8r;l#Kq-)If_55Vb+ z+70d=Xq`9SPc7U`y&7D%gPINA2C4q0blb3`TM9`xr(|(!`7Tow`OR8z43^JfNv0A~ zc1{Utqd>Tu0@@5zdoR9oN#N$1mGJUzS*F0AG4%na6q-*t9OUCBTu8-XlKt zV!qc}lC}u5WjDunA)cu>Aih#YE1xvaW{cPn^hJ>W7j^$1_TB_Os_Oh3KX>+-Y!ku~ z7GaVQ2!v&_0AZgj3@G9*DZTSh>PTMdLoKrD3!Y9&D}E|gf*+KO!= zSlOy+wQ2+Egpk}jnI!lBea^iz8BqKF-rxJa|M&m-{Ckr#&vW+eIs0>-^J)yOxV&Oy z$8S|Ev_l(vJci7S9dH$|85sgfKMpFEk@DBT^BLB(1pF9%aTcc?*^Aq0Py!xq%fQh_ zy~e-ZAo`hpt^PMeZ|{G_=kF(R(n34PbY_?L_)$8|CLWFm=aJf6ygf;;e@9Ehj z_{1$;ro9LWC%)a{uh7$`qo?_6r)eMLRazd_@6hiEdpN9HT-T* z2I(WR_%!USs$B@T>)#pjOOoaxv&noX;)VQl^fT0xP`{lyV+4Bb_*$nyLCbdvY z9#F#Ko^&=s{=LoGzn1pjso%j)LE^Q>-ox3j21xO{ZUtvn)^BN^vFB;N{#G}IGO&bJ z^)s}4AHzL9j2yyV+)2l763#TSR;AVf2~QZmlr=Av(Vsa_|97q5d5E_k^8Hl!m4`~` z1yJbkq@3pZ+jE-F-wy7hh;1hiwYk?5x0V?YoI)WvIGG@~)AG@}rH~eRGR+j}e$?iy zw-B?ZF{gRJ0OAjO6aF7NdAQBJ!2*T1JYr~7^L^`Q?Mm8N%u?Kdw=p^qp>vY&TN~T` zyprU8OCAm8m;Ao96lTL<*26DJW)ava(a+Tqf!`m1UqN) zwd7ZX2}NVI4L+Quv-oRYqYn1^FqUC=0`ut&fEv8_5%04rd{9p)>+^?{eOnjiGhSLx zcjHzh@p~&PZApAjHpbA}S`zEQZx70=meJct;v3LenY&J?R#wlFcoZf&m}p>f1iiQ< zeu^&r)FiaB0rC0Ou0u4KO#PJI0v(!9EFToQIhf^-^0E6_GBdSRJW|&c9FyrSb_6h8KhJa zU+>nF4N`;p@2;<7)$!cNVcg-}=Y{ zxksXXrpPWwB~W_=&@|I!hr=t(AoR|IzkZv*7Q zD~>`+2*X@01HJ1)FHSsYFNI9^!G4e=s596joC@ztm&B-Utxj{+V*9o=shy}O1Nr;{ zI}UQpY+#@9Gp`|$3xJ;ku8(2+B=HO|+$90_XJAyv8sHyvfs6FW`lWX)ML#o65?i_k z;qD9VDclY|E6lg{5iLH4IFEH{_YL6tR1-YxGorO`Td%hD;rr_BXVqcb+Efl{Ro4!fr zI>KoNOuQL7aD*A`xRrpC+YJum8jSaJBVc{^QtXqUDBe|UDB

Nv+RGoPAv(#hrQ+%oO2^*cDUIaW&No9$W+Is$QQwXo7! zhvoPjEYcsV7fL|~(#PbOT3$GoYc}h}l~%I=MTkl3N8eIM;)2xmVr8u=X)G5v+VqDR zb^FCPo~B`p=k|@K-v{_K94Ptv#eL#qcrO5!+3r5x>vsq+4axe%{mgtN;8!X5Mfj$N zvM%9MM9be2-cop?*@w#PF$1Q`?TrS!50#dUzg*B-i+=WD;lsvXA>M7_ukzuq5+Abg z*ZA<)h@Y_V*ZJ_*iBDMgBR>2Q@i_~BgAad$_!SF(lMjEB_=<(U#fQH|{5K1Kn-71R z_%jQCyAOZ6__~FEt`GlQ@edaM4j=vwA=j*A3hcwN3_JdxFRrGtubzE4S7YN}KwF~S zXCHO|+xQoW=UMo>eE7S>Jr@3MAO3DJZs7;T0~S0j77Unn9H#*va5Wkf=MDTmRN4&- zPWt#`;tdu)F5YaxCw=sB@m>o*B7Vq%Q$G3;4&Sp~{YJ!77X6s`ISW4J;~!)G`&|Ap z@yizdaq*iLyx`+M?u(z};twtQN%3bEyyWAb6#v`8zr>ebFA@J_;qUd~?-l#dU((M$ z)JIoX@XLMv-6w7Zeoixh{`nStMhpX9H1PLY_|xKLfOXR)z@M@3XT=KOPZ|8@E&M~` zQNUj`@Ncy6uN2<{_)7-<{TBY!;wJ!q#lZiJg?Gdk0e{uN|C)u*i9Z1RKMeeTxA1xK zO~BL*mCt?RA1!=AT!D&x$gKnJ6VIZGUOoG;c6=1@yn!FI@I`Sy;H-h4weaV~8NgpP z@KpXy*a7}ee0c4@Kzp(Q{9hROM=bee&JQO3^}y@pSW3?~Tl7`&KEOxaJb0h@5exr_ z_!+==8u-sx_=fm(z%MrNzhmKB;!gp;#K3>e!f%Oh0bVrl2QTwNyAOk_n*g6P@DyJr zJOF&jz~2SX+>Kl|X@y~h zlMlXKkKdpR=`-qs&-&o14}RPSzr_cC2rv~7>aSgo_U&s5rX;%_3p4itLHH{fj)}J^ zc!1#%@yiO9{Kv)B7&j8V=GaqD3a;*s<( z5-AJ5LOg20&lexE;A_OMSnzG)>lS=a+@i*_cfybBFld>v;5$TB!S^u!2Jr(He3$r7 z3LawoRpMI;KFaV5#8HYkJQBW6%vQ-mqW^xtaWGJyf#9D8d>0Z= zrr&+ymjS;GxECw@R{{SrzDX^j|69QS8{bsY3BK}bA^sBbo}=LB0lpW)o~7Ui0RJ|= z@nZTcJ`Mt}>CXdx0bm`T*8~1p&}#pF5bz%Z*82Y};3d#g*&zSLPOePo;lyK#ZjUm? ztMZ^b##D|pQ{Fgw6hp>VsUVzJ#E&;|lCka-HZh=d_zdKx;oRJ)W6bE3bH&QTB0zcP zT`zeFhI`FoegLQB>#GB6I9M5=3g_DvnN*{lAf>22)%hq+@T-yLadFiBp45)wb~%P!j$xN$*yR{;IYwNL5tn1c23sucIt%F(0ET(OkTl`sjwOb~4{K|VXd#oh9XRD zD|8%Qv9s;vad?H9hp`FyQVNU@St2Kt0?x>=?XEO%DB27aCX@=!$f)hEbZ{tgO?u_6 zGcs94}LTy9Nr0cI8fs@+bQ9E3d+FwdeLr#21dpv3fI6kC(rewD`wAZ6{ zkmEzH-!26LNh#rs+M$XMx$4-#ic=Yo9Coez?LB63XD-jMeyXV2WydB;dreR^y|ny%tAlo^EUblTH^#OV#}OTqo@_nM`FkG zxk|oJN*2lg5blZ9VxyL8<~JfKpy|Wu4X|g=EXIc%Cx77r_IYn2Dezs&H5yLyVy%EU zS*s=yRlEz_DHqE55={W+FXSAqvYlN1kyf#eroeE+)LbFgD2M{L2M#KhYF-1fp}>S= z?xN4BS*>fATD8#>YxP1wY~ahG)Nt}>Nty*mRn%L>=7y82uNwrb1**Me8)P|`3dE;l zd{v1sNY=pE*a*5C^2#z0bc>>c$SKsDh#GlCFJ}QlOe8?G0t+pv+0D&lGCs1_s^qDH zb*OGlEoO$D__*g*1^|{n9jvu@uGQ1&1 zMbD1J9H&qrWf39K{KaCH)X1iyZm{v){L+>*OWh|f_6T8HsUdgLw38fi4NE)n&|7!f zFc??Fw4t&t;ps#-Up!yv5DE6>LJ*kgJ`JKt18ERR8lDEx zB#%miC~L08rMVxX2UIJvFd`GV=jvFkX&cIAU(i^W4IQ3YB7@Z$LgI1Vt%G)Gt++lgGmq~Ce>=0SQt24U%tL)vuik7HDTOC0g7sfF85SsqE?Hq%(gumA*etia86@N&IDCCV2*faVIsL$jncjNh*Tb^l2x( zoXjK_vnEw~3AYxVmQJTL(|i%qQg$whd&p;$ARC3 zyU69mMjk~bxtyAsccwBAEhgq9?bPzgWY$rJM>r^ng-j}gs3yaoGs-)@FBTvNlP`31 zvZ;k+COfr&7*MO?!;{BGk$76~)0u24aVoiN1~)OaXnLDK(2@_5%tp(%z^qEvSQuw#$@{Jf-g(VPA#P7ACgJwNszh6jP&K?d~zz21c^#qmH1?4#&Yz8 zsC+Xk^Ow>syS#YPl*@@k83cT)KzLcnNf?QonMXI%WKBGDb`*E+8kvV;g-RC61ck_% zo0>P&NvFJ`rL>t^oSI)csZv769%px!qtnxwNzP9_gv^^bmAQY!6FECSm60U^HJGz7 zm7RmeM(%Rs=oN^gwSi+XE(EcKK*ow8i^PrXmPFm=qlAlCej<;#sCDkH;mEW7B-zICSQOcC>CV?(04 z_}P*nN4FtPF*!oCFxmudsAJ5mFFRAjN?XO+AP>~ma(T2GhN9XZOQes1!JTmpVy<-O zoUvRzk49!E>c$%N{LVRJxf&X?o%#y{t@RzoGO5k%v0`l#rKKkoNQP}FtLxNeJyeSwcvPtw0!m1w~XE8TcT*EYqFE*XPrp+BQpPY=SwA%O#ZByMxqk98CamD76lkuT# zt9yESe#y4y=~k|7^klABI-QR2uYR%CtP+1XezmY!#EA2J;bJGeGLIcjwuZr`T*T~z zkFDV9^RQgtiHNP`BI;0^CYIR9Ep`-EDmI&?!dgV9!H}p4VQ8x@2ko<^q8laA#mCk$ z(~imL++e;`#7Bgxk@P+DH>xd6Cv^0dW|@?VgY{g6M(8`?VPgcBNRDf7ZAXf2D;}!3 zh{n>bof;~npp30nFI>coT$gGQhm7s*`Lf*rXjArW`&<6-H0zOF`A||Bl5KN!85Y+} z_8_t&)`h5=>KMymOjfqMG_tzSouLZ$5FaK%~Y*+cQ8zHeqzFw^L9;#w(oF+PPF?o0k=GElww5l{#FIKSPi?bfR$=NK= z6-ux;*-=Uh>$ef@yHT>4s(mZ(1yB-qDHvx=I_CyDiPG%adnRU<@X(j4b^TFe(_XmO{pgIb*wqCc-btq77Mh3KB*2V7buP7>u0m^8B%gWh=ci*6xC3d$+xCxk?Xi zX{&epF-&__ z7rPUkUFKe5y={-d^C2v*RUI%sUp1rJZ%$H#pDXP2JRX)eA5=<65X{>Qn^VO*SX_um+7PPu%@3vFYrs&Vi zC1~KB!Sq5;5z|}71$QikJ!}(0*vLBOjP{VwB&qk;21#HI+ z3{`xz{6k@lEf$LF8!Od1cGc%$cW;-ZX6B}b$HvKr-IAC^SLl3c*A!eS;bZ~q4faxB zTJczDUf8Xmu5C1SEf20$Hl2-JPhBG`n58NXAg<&}bYNz;!dqUg>{@t9R&1@ecF+p2 zE0Cqi9niZOa29LG#;%0=u4T$F<=F$wCaJB$yHw!Y_=G*dm(r7ltj%^m2bqbYJ&9e4 ztQzVOMd&jUZ?p}jmkwXY(h_qc41wu)Pt>7qS4~o!M$etSkEVs%r zXb*}&#$qztvw-ORtzKSiyUv29wt<5%kpoYSj_KV@5h@4hVtnMOn0M$xy|N>BLU&>= zV6AR2Y}2&6sj9Mxqd1YX5E9vTc9Ga|0iUG_)(8A>Owl>H6`CAWCsd3+yIwN07y~N{ zBN18IuNsW~o~kvra+t;8FV|=b(nD9aheR%b`|!2hm!c zu+`Fz)IMf;@WlwsP6TL~!4o0d3yGHF9yqyhGA8#??v|W3nWA&RJFB9OibY2!6U4Sd zwgY06G2i5cFKmVuQhe;}S$k5x8-~zn;_Wc*Oi%4?49#L-qxZJF4{aX0lpt?XXqPQR zBN@s|PTY{xpl)i&eE+sIu;s)uI5O9RQu&RdZ;5St$}qn!#oocTuF8YTi8_L|7mA%F zrRIv!xi>!YwjE9V+%Z1!w==zC3yIS^=ZvWe^MXA;)-mne5Wsg&M(pg=>~83?{YoW5 zAMC^{*0A)F^NpBx8a_iFZOg3Z>cxUR?%7qzRAKE(e1_^B7+rL)d-R#e9mKY_s2TD!6~mbA<6 zO148FPU8HB5X!&M$DcqUB|Hia;Fc6zn>J8rd0>~c&=y`@3MD{GosgEiJ{tYLXYS0s zbMM~Wy}K*9@ALWHu~+AwnKNh3oS8fK|M%b%^cev8RM=s+_o_=8lXZLO;<=XA6B)HX z$SSX@wr6;>yxvNCdCS@a|B%E4=cz{36yOG`tzXIchP^{ojiKQadJzn-P3oz%;|qW? zhep*S&l{?7kefc&cRan@IgByG=PaW)RXPVP1?Bdz%z-L(;%e;(!M-R_DX<^`CII`rOZ)MFap)+Fz>0)%@T4HeU=i}=o1~|Q^}>(t|eyYuLl$q z0IS5Q!VM*`U#RN>gNj2=#S=Jzizj9$=%*z|d7D$4N)oLncQZqi?+lCX9a!2vF2EvjEs*IzZfF^pw|_zbGVVbV9%dMHAgs)xc46tKevOGq|T)HJp3>cVx~TyPk9zbT@cs)HhS z6==WBfzrwAQ=~Pu{?&!+bNeM+BH4e9qwc!Gb=z9UY_Ola?Q0$NUtYMr0{m!<_bVKA zuP@{gxBn{CQ4{s41-~Br0@41d6;t)wDUYJKMetkm_Y4lXOuc3%BAoMB9qh zUEnEbKzcj1a`aejwBchHL@$dz8r{YakGqtMcZ8-iTxOF!FoyjJL6bw;*ScZOODJ*l?Ue&Wb+&Occj3Z7u0^!6ji>xD!R zWjoI;v>Ecm(qd$-H%4U+_Kb5#+`K?}0rxe*XE|U^AZy<4-nE8CErq zcR&A;OHdNPk5OJA)cjUzA=FoUEPVol%+rhLGmY>yysxmdH8h?We|-FB<1F<2iALf1 zPfY#ORE%p5jn_ZPLX9VC@oPN(($A#CI?-;U@GP}Rl0irYO+Azwg675(97!|8p|2UP zN9Lw;p&M=p@#h!%=&s&gAn>t8KJ@VZE(>7t*Dy{3*56gMU5l7w{69qz4C0SdxTZN6 zsKFl!^h0IMTm%0bw)>g(%Q)Hl?xtXoxo zVcn5n-JQX@yMlFh2kVXo>+T8G-5adCFIaznu>OHy{e!{!hl2I*4A#FZSpRUa{@pH({O=iyHwz;Yq~JSS?;|=<<7(-CKKK&HcfL1ADkZfBwzy^xE^s zAsT$0F!6?^HIZh9O!e3p$1m6;+76$;w#``*6>UeBw(YgD)1dwMIff?OG(V2q;E=Fp zaA~c%8g0q692-sZ>O2WI-8PQQAdW_S*6v(dV^r5*78Y{Nh_D8S#iiVbR>K0BUWtux z)9ti7KO7hb6C4vp;MlvAMqDf{0Hr-9-1H7%z;0o{uBA0V-A!v@z&L(E^q9|wJxkkm z;m*HN7=SaC^X2^uZQj2{7=Tlv^JPGT&49NE1K#}KWdJ4up946_TS^bS484}=wb-D& zu=bvsd*yz(PnZ!~S~Jwe;3{E;wHUw=+!qr|YlONlnup9u(RN~K+g1-0?}P(-t#RmW zI&??V?c>M{P6=ah2ELS&;&QYl6CE^goI1Mfp4xkB?vvAERv3a)_oXzXNm>DF81jyz z(uB7P6L6JqzD%g)zOYQl3KMW4vXmyM^U^$>niFl~qGu`FzC;;;Mr=1(y+0@{z-81@ zTA&`KE;R-~9HI{k0}d^%0qP_qcijTga5pP|3e3V%)x)j!GA&U9~1U`+_)bUe9VYf8~n0yKd9lo z#?IRCKE|#?m4^2tPBQ4)4;XQ2gP%0+*93phh!flJ5kr3RC}NkB{0T#@;e%i(As>e! z*6;|wCBhmWHSULyJhE8B|KPV`Si|o!_G#i#52mn&2l*`%)^NXZAEDu1<91z36UFi4wSw;^iu)BKg5NE876{r>ZLMHyu?64Iy)`t) z@0Gy}evfP!(NXw}=q_%juLfkV?UPcuA{u-j#0r^o2zP^HZ`1DGm z@Ub(|Ty#rtwb5r$NOJr>k3*RH#eF35Uyq8X&`I(arWjAuC$gXW(8yv77clm1I?Z(? zvXk1D=`V2t^!M<;Gi^YID)%^ihVJL3Hso+$ijuXriv1M)=R_Wj={EdGUr==BIw2=S z=(ZnEPJNpceSaim-1K!qu33~5DWvZ$ioVYj(KjjNq{>425U!cur>1Uwv53BT$hAsk zpoR23uIT%05q+QYXx|?y`oxmW+jfq}pFnPd2m5}k=%e+I67|KY?-w5JdtTA^B-iGy z?>`~8QIr!Y?+ILLR_lY9E9UJ-rUAV=$@OojT}t?2ut5O%X~5OPuniOKCKwy7O?Zn6V%{WLK| zB3+cc%5_7Q&nv2gMEahQje#$uZ#~ZKrd-;+5p|SoMsiXI>6hC$)#P%rsp}x8CaD9% zAt!Z^zSUBR%ml@0zG0te_%&~3jM{J}+V}W5u_*X`$Teb{s`ZFG8i!-}sd9e= zxo!*&$%Pd;XS=__xv-aZC+4hnBSrLOA?HQkKPdXP7t!}`kb9dbSBcXvx8hu0`emSq zzS|)8UR9CUcIvy}prw!I5+(Ap(|=b(&P#tEQ1lIPZSML$ZN@P|oqr+RSCQi}T0~zfQ?J1(K7joE@@{&{EmlSV;S`xCxBlJ? zIqY(I$*J$J6n!|f^W>)Q$B@hBY0F<5eF?~U(f0#IpPa95`ksZHm+=_8 z)3Q&t@1`#fxs0%1B~JhSjiOJ^FE@Sv3^{3kF@1aPvh0)d-%a0s$VvN)>H9lHpPUb* z?`iyS8j_ZEe*rnUe#<JbB67MS$L|?J)=ghZk!vcV z?+!)oWkuxPt;k(jMDAmX+%-kyKCj4KTSV@pBKL|Sa^HpA8k7g|dzB)07TfB0{0wsB zFOu7gA0^_?;-|{}8{}G%M{-;6qvR%c%~9NU3>b2+HN?2wFR+blGkx$LLCP`eEWb@>hHrj!;6g=B>Ft!<%DD|q?0v!jD^?OV3BZRK0z4R=Ha zqk({BP5`$uEDnZ_^Olx%un;zy@dX4*H)W>)AC`;l!`9&$g9;v41_bKQHsK-7rc91t z(x%y_T;dS2GO2hh7h{|DWwX3opPx+VQ;8Vx;PLrOAA(Tn!;z7({*g$yFE0b1`zM83 z9tmVFOW)aSiYNBX?bmteC^V3m&d(r2)EYo8*%Zqmb{0O5PQVbVB<#bMw2^8->;B~I zWXh1S<#4B{e^j5aCTolG=sBqH^g`z?3jZ=} zPb>U-Y*Sy2w4A-tETi@sSr_<6WHI^|wv}JP=s^-qb|Wq4_Nn|{l+!{f%g4e0K(f$B z7tB9Y_%!&l3V#^^C-kCA)}L36U-Vr3Ya$5#Q_J>4BF_ zR6gtA?*mWsX%&7KW4?V@l+&Ce{y6x5#dbS>m%tx%W8)gwR4@4d3!eJdir>X3zp%!b zuN|WPE5N@8+ucGw3Z4!oxR&Mm=D`0P+jLWd^uH54?O=l-)c&W4N1`?^Myp=|KL!3# z{HXk|!PES06#P%Y)BKhEZ@|<1-6qOeCEuWy_~gUDw~}kMg`jxz9{P;DT~pTa39Nru zaC9RwTXw?+ETnVO3FPkBJnUD54j~4;N23j?8 z(5AA+lVL_a3{dkSX5`xqY6olN!y0>+2FKaq2YA~p&Y zOs5XA*j#Q(CyX#X**<|r2qNE-j>RW*1>(pmfKGw_0mQUKHmlPIOZMVPpns+^hjkQN z!VWP45lJU!m9CH#t}Rmcbc{U0eIUk$VW?VdHag04vcR-3 zST+zI359oz4upC&e9{|2fQdA|+|7h`Z{4)5byM4>_HEkWj=iDDR3?P;3f9sxo6-*= z>XIH$#`e!*b|fbN%K?On7RumX^wN0TFdS>$(z+3Uw{_6puFZVAJ=C%j@q$_sv-D9h z4Gm6HCIC>>r;m(9bd*d0x7>PD1{t}jxfz5rXyIQK8*suQ`p{T607msFz9;4%md{Ve zpeGs$kL?3ZmdTi+S}VdfX~i{_H1tJMEH2w;^^>z+M@8( z;ILx6 zH>gu`z{UWqsKe2t;q8%8)sw?}h8$BO8Xg)Lyjka%e3k}d_NY!Di3~=jcNMFzt+WAgUiIC{foOJ#I0JZkI_gvmG* z9_u%N8S{Mf#_ge&NgyH=MU~hja4WLE@s4;rzI9(~d#p9l7Hexu#9Curos(UY z@%99Va%cuR7b-gStp-mr5rd!;>ab!C-m5vIWExQ>*3Cp9VI$cJa&RC z)e^DnVO?_Wu92mh83Nv`oE9D)@Gd*%S(I*LI-nEH9WviqO<*v2RxdG|a5B|97O~@4 zdT2)z^|YSeE_)b*vMO)yDzIo3?x6;22fVvc_LJAr`XgO!cCbA!=I-hl+-Z-i;JKDI zJUm=rOgMxr_0zrFxPa9UBnrgDvC4~vwaaL| zQ?UXegcU&`eCDPTlLby1Tm*rsS+qtbHj^N9`9d1aat+|EctnthwM2&DG{x@gkfd*Ar&idu*_=&lEveA zyVfwgU0y5Yc0lZ_uBgA}qT;lU;^f#NMvIFY<6U+wk9{!%AhlpR77YWY^uw)^ZCWmk zF7LC`)xat|A_sbaLMl&AOcsuKTFOg?5d?bQlXT!QyG?^49U&cq1!H@9w`0uHd@NxI zSE3p4gQXYj63UY4PP$P!yT9a;T1?SwHhy?^25^Z3J=N)%pXpCbQ4+UD zic6LhD0*2UJ8GVzoA=X;x0)|6Z`X;tvF_E)UB5&z?&-wREk%!PrYf7PjVY&*qB~cC zw!~pU+)pUg8o9b-TgV~I04(})trdYh3h-oo_+Jx6uBJ}%leuZJT-fisg*bq^gzxX((OH5FG?xf-u~ zT-4lrE!Kd}!PK7NaDf{MW(VCyT(qqT4O&ksm7{Q@jzDSVA-6(h+V;dOUdJeKkSt4S z6mR;`Ym2d5vd~?>vh)oM_xI|3cn>6A;L5QqZA0PSO6HM$9JL`Fe-=T_4m>0+e?N5C zvSYVB1Z-tfVQeacmq)8Grze%cyQd>~-=@&jf~Rr9TOqhvtPi`!CM>UOc(eZ-QSiJHKkSY-1x$qMtPcAk!;UFBYVxUbuV}qkrsmajGhx#CHJ1&wMt+#im@SQo2 zPO_|$>i9L2Bb;x!gQ#fTkx1^J+Ly}c6S0Y@Y8Gc&PNfI6(f)AzmQM2KVmWgRr$Ps& z7tO$Z(=n(kc)zmz(Mja&u~w@XlF6y;qRqj{*?D~mFM}@DFifXnaeZHGIyPJAsX_U! zn~BdZT7OBGHd)wBIe+DT7uE|EUrI@O&4K2w|;o1`3>nZS>KxMl!Z^X4Fc(J;Z%hFSBaraM( zQe{l9#hSviaSHN&sK8T#@*SRz&FYJOETb@|i?%-GYB9jQISeROJMo)wQ_2G;N)Z&1dmpP@ySc6c)X^NY(LeuFVoWA8_)T zkke!P=;q)=-mN$J$jnwT@5usX$OllyX9#)n_F_9nUvMbb(D~Y&;ziy?cd4Ao9kSoI zaF?;a#8*JZ_42ro?8un?ow*`%xKy2;Oxkae7ZV?totU0;+}JE8Kgy#MmvS>awMB!~ znjv1cn+sQ#BdC6ORD8&}EiPue?dSQALv20HFP7%GJuNLM?Wo+=eh43RD4nT9fz&zV z@~Kg^s*U#~t2fcmQ)E(;#UR7mmKEvSNFW{ieK^ z3a+<_%c)qIow8XChedi@wAj>e?Wn21_3+@a1IA~nm9%Zt#K+-TI!(=`CQ^(NH>$y^mi(Raf3Gr;nU;q~QeV13x;X@3ymxA{|ad;wfuFDe^KSxcku-g@bS%5p4q z*4FqJe--K&>fKd&O-&pL4%zRIl^i>>2WZ{Wq3uEF(aJpG&{OWBQotVN1MEeyOVLNK zRAyos3YEPWJ$BVh>&+5scfP~rebgPF_Et3aZ9265vvc?wekSes%)q-zZm&a?tetgx z=;FDS))N^WEN^^dgS@J?XLz)l>J$7!62L@Ma!9dTLSPcrm_qd{Ip45bQPmh4E){PU z>M4Y>uckw)9(mYbY<;fpczU0G!|*viXBoYz(m7};D7S}Y4piAorC9-n0glA;66>s| zarhH}ZRH%V))euwrGxIYC39u0@Ge!gvBBM5=Z#zS3CD}Lbj76`}^ezotpMYDqDc2lZI-|{MIu{q$jcpc{g)wS@A z9bKJ(Z}4_FwX{qoGcyNcj@xFQ%$GGafIxNFKaVWCey8V?;C#!`e#ho*mG>O=yIQ-d zsGoHcU@g)RLFaNSVGq8G1by8E{42a$h%hKho#cKEL^uLqj~Gv9xoRF zc@}uSt}j%x(yoh!Rog4UaN}>WuN#^zjRT zuiGx@%Q>xE7ZJ2e(5RrV=JdjK%LT3DbfN$3xCtOVjED7XP1T2+h05m&2^VX*}84K7Q3$QmtSAj%(u5a73Vg^JK4s6KmB;m zufNwCef~r+8d%3dFZ~SAk22K;y8&2fCGZ?l8I%w(8R!Lq@mO>dMbc^4*d(-U=u9G1iOvMX_h_!TUrVFxE-L}UeH>r6kD=A(NFLOx0AuK^WgMvTN1^nem@X2A4EYDL0QyuD-s0MSVm4%DPqc7uFpK z*4-JbyDM0Ccd+hgu)#!ui7pdC z-dge1(JSs4IAAFapqVREH#S7@);Bk?r@u1}KDb)g0f#T89qQzuxxm}Th;bia1edby z%h8@pgkzi^&Uu|MB($`Ks7|0=dmO(YrYm;>X6BNF(52mMe1wGz`I1fD{vHVaC- z0rA@e?H06O&|yJogh*~&&?!OFf*um|cF>h@`GZ6O75+O!0r~ts&@I5<{{-<@G4>_U z2JD`HD(JUC*JAhn6)4HQDDrEuUNm6$C1mmj?A8>bb`ra7Bg%u2+aM@Zai01^`O|`u zeZ+rR(60(g`hr*!8i}I(QbE@U%0t8=94tkIML=Sif~Zcb7(Bs4wPKTpXyu1FxS6kN zYs9JsH_$i}Vme>K;Re2hqx<~ui;2IA%0pt+!yMp;4)lqimSAb5Zc=5wlAtoy3tqX2 zD1@=!a$)SpTo@(@VcM`#hqYL%lj@0wn64BoIrkn7kMIE$u902 zBa5wpW9qn*M1~*)00LAwlbaD`3oOS=p(a;GF_1efFf$M!!%Zm(jnGyw+; zE+>m#x0kU`Duzh8*F%oRPWI);H)EG^k?RxsKzJfKse>})_87LQx@`BKA*Uv(I)O|t za&HrIQU~cHA2`!P$dJ0J>}79sj{@^3%J>{5A*8z@N8?HM@*^@R`Qr)vRJr#;j_Q&e zpUa>m=WO>?Z*q_B;%xWBkdy85xnDrvXCZe8WzOW(x8W8`AK!OS!Ogx7$kCGFOiq1| zDf;-nhYD``jzR9QQyF-tzU$v?*~j3<<#8@dg#I(Cs|9ON4rMeX<`%_g4e*mbt@OV}3hpHa$hu$5oRqf9)jl#kiUFJlwn z`{mIB_ELXT{s77cmGZ2u{uzY_c*h2H@FeuZxVFB3(=vCpr1_Bvbn3N~!x8`zYMU+Jj7lB@odkfHgU zQRL}BbEkv&i!2cXPjyq_tj(rXM5Pr1& z5dRO@z8OC{Xb?}gB8Fh|Rf4}1d=mUO1;2EWVa%5~@x)!cXXyG$o+b`$g@VKYXd@TX z4ajpQRpD4@95kr%6py`uEK`tCwh{eeI*~|IfQBuv!C;YN)`fvaSQxXG3`x_5 zW>vM)iZ;ZkQSvv-Ks07AC{Pa9X?CC;?b>6`Y|A^4=SQJ2Le4bUl`c?Mvza z$D2qWHiFI=F9J~T7=2^4!vIRg}P!WOfJM{UXCn~?Mr zKKZZ}<%P4cV%<=qZj}mZS-jJb)stC$F3sm44_$+ZHObj{ z;t%^mL5S00LYE zhFA*8P5BCWcpeHkq~pU{?4q;r)ImL)ye(m?PmaXSoSQ?G8@VT|dpx%S8N$m2jk0PN zY*!J%^FA_J%}J#x!w;N;Kq7wN9Ev972hQ;W=O9*)A2`PkoYR8$YRq?HiUirPz4+v% zLKSgOTKvE{UWdg9%XkpXbr2di{FKXA_U^c;d! zSpk3Pe&8GccB>~VF7a^O=bnooJ^=9p=cpf4m}hk6e(eX&!F(g&dp~dvLBZIu zV+u|eE?N|dMwwtHT8|$%#|YDTz+Ni1_fmv^~?j8`w6F6TzUMPiX-kA z-};tgmt0BRK3>o7vGL7RWzlc==T?scd zA249DEqrCs3k|xgtN) zFK;?ZP~FOE`GIr%z&RDp9DArBKX8s8ILG;VTmB)?9%sf6oI{5IyHDtqGQ2kF2hNda z#6>2NA2`R&Nw{}o1Vq#Pz&Rptkmd)@v0eFCkzYi_9Y1i+=FNWKoTA|=tXM6j&lfG( zs$$TT-w?m9=C6!bQ@1LkdFy`QoIwgl><7+SoWMEa9B5CUM^wN?iJ?<&ql*?!r`(1; zM%F1;ZHXW|NkrF)C$bZnWIC7108hK|_?>qIuD>+8>P&d5@%p-x#D%9iudhAB*6ARDHF^U3b#FY7*X z?%F%4cA&ZDv_XSsx}V?B{nF1CK2f_a@M+2eM*q3r9to@qjI(P49}0ek@gO(#PX=Cb z@!8;`Tw*HFTz4k;Xn=>+3Gnilqs-vZ`jKuPASb}O&;9a9;99nRVE|!txZQV0Lr)r| zd!sM?Z2yyNeb4iaZ#8o2%(87Lt6v{nXXtKxvitdKU?X${n-wb`=T=^SC_J9L>XnD; zTX~N@gisvogWRTN(ebayUIF*@+`~s!Jz75=2(d@dv)^62PD*|ADbieTYCe3LdjF5C z_vD6iM{WwA>kfp+`^Ez{&9WEGu#|0Fdor-G|M>uX-*(!rYn1C6i>x|XyYA?^F!!mn zua@mP(B(_t!1x1BYPG4A|I#sP=97c ze`?uP80&vYAMLsB4A~-O?|2j3G-lw4X4>K13c1jgPbS>_f8ub!UuOV@TJs+SA5X zC@O2QP&=T<2@<>U_+7_pKg{08eaULi7_|N*3te`i_4wV#7CyN?Dm}D}U3c1OwV998 ztx;p{FN=0R|Eu&pJ$?gO=_nV9oi&&sX!Q8|xlSq=8B3%hHMwJLpKyf4_V z_zVrOwPzLvjoyT~AC^T8dOZuGSG+D;b%ypKwhp7o_n`nZ8Hw4R`TQVOyV@Nl~U zYu(Lx{^#1-_4Vtx^hw&I(EpQ=pP1bL>TEU{Cm+%FLEJkqx6?5_HkX@X?fdnaOe{yi z0azz~jrdW_8se!`6pai@Tfa@~`yY>-d z_EN+{Uz#Yw3cQu*4#wt*!cRQX0sM43@o4W3qVUgMMA4~xh{8Yj6GgiZ5k}bl3Lna8c={Ql$p{2CxT44{7<@hz_@=Xdi9UMnd5J6$MNtnw^Y0_G> zB@<24o~GN5F285ly|wq%+z$sun+}a5H`pkwxoByv!JIYITd);wy8UR)J+NaOOb~eF z+$GpEmeM7cnI;%3gjkGV3%3Hr+zQyblvePyM_BSr&~Ve+4ObxURi^3f`1@x5cev^8 z+$^kV+^jWAYZl?M%S7Ab_^H9KmeM6^+qBg4wyzWY#`3Zxfw!(gL!I~&0&T#trj_`s z8N(*)#NN|Q^cn-ezM;=pdmFIOXOKVH&R7m~B@RHhfi_^xq_wdDYbLFM4OnwOLlkT7 zF``&Q|5)&U0!r;ZO+1cGe+9ZS#Mm>STWXAGE)7_Ve@x|AtDgm>_Ff=<8)GktdxiQK)q;Nm=$2P8 zHbOk~#EC*rnkeKB5k93 z1yIWo554ao3O(;63O$bz#XR^NQOtuc3;L%-A^!|f$p14@$Wy=uvg<|S(LSA5Q2T2@ zXT_^+NQ*2Wb?*T4p%=s&9R<&^Kl*njvr+FB7Q?HUm&EhNs_ zFiu$H`MJa;M6q*2H9sM{lqlvQn&2m9ml4H0c^Oe|ByCs;u60cT$sDIkRVrrQrj~1pn_rSCtJvIX z!xs5m_N5JS-Das6FYuTmTpu4VY?It$=!Z;l6I0FB?wMOG9V9E|$Yiol`sS}8rzUCp zn~~{7F6$yE+akSk`)xvw@+kc++Wm;JY5V&SIB5eF%)=0B!1zF#Z)_&!`fU(G&oed5sRwC^zF zWPjHPS-1W^0J-}dx`=h^Yn-t3Vfo_8Or&GV)u;md-XVSvvCDRYLvz1LR0f_=)yH?R{5 zPYd_A9sJK7{4(0ZL?ZdC9DIj^zsbQ*JNP>t{Kvq53VLx)&m(Ys1w5HRV@wgbz6BoF zC;R|S{8{ifDEtEWFnFvlT>f&bPPD+#i6P0if~S+cX2JhI62XgNd+FJ9Vj?-2oX{ud zW+!sV)NFQBp|D<7oTLqLBh-{Va8_G8+kjA#ZgII}xGP6oE*bL*L9mq2Rut)qE3vCL z<6AibWXa%K_V`%svdK0XD9aX?tMaf|Zo#lJxl|U<vOZ& z*rZ`uYp3fGZq-E8i|9x)TCaP0VF; zsTstcnw!mK4ui%Mezd0+KiX4YWVavfDZFDe>_>a@qdmo1V}7(J8$3#pATGAI^-P3_ zA{BVlm&$7S(VpxO38lQuW8?VIp8RM}11>ndo+gisjAaH`DiIvXlTtt0(+m&d;JygD z#6JoT4|tay^DJsau=Ol1zLG9i-jDW_5O5?eBP+i==W(0L_N*W6$!%eC3F74LSrz|JY<=I*FLxEg6bMpWJ6){oC^jIGqA$A53Kqc#aySxqc^ao@$mbtXMdJ zysC)dV-uB}bVcfFezYe)+LJTjp|!});hys0lJkp8 z37}Yy!X6dp64_j7jU?r{c`iIxSg{D`^K6$!3l?vkJjZrxy)s{ zM6n<330N5|GQLwafuf3?-kGCeZ$RQ6u^p0Ch9Y5NWV|gj+ zEgrS0)WYEs7R!(JKhpD@74Pf^bWxy zXhW=;#n6(-PA!6(9Rz_;?rP`sw;%1vkM<;D78DN3K_Qw3B9X|p)^@#Zi{4Siyz`?y zDTh}-+EYt`y-$W}s$!-|6@IiQKiZQc{D3XK$Y_7KeM_hAM|-L$Leo?>Th%_QgkSNa zJ=tDoQjQaakIc52>=wUfu?ELYw;%0EoH-fC@seXfA%y0W6NyFJV_XMCHloF6&r?HW z#*)r6vrB%oCnaF7eZB!MOt@*WhGI7EM|-lr%IIlH_M<)d(Vmj?iA;gr(2w?nFeyfS zCy6fYM|;X0+5%`Zp z6?9p^xbo;ZBV#*9%Tn(RmsxFM4+q`#qdh4PGD?jhIoSd#rY~mGezYe)+EZ>am6_2H zHK@EjR=ycYH8l|}@6e&e(4p-KM;AxW9{ZENk~@fdpEMDAhj^?D8Otl=>nvTHT|T6XzHT9KlvGMcyU?XE(e_4tCFK4GlDc2Tp^uB+9B z?bSqT>e)5mM|(;qX5)$fhG3;h)F<*MVg(H$bvP~ZA>Jkksc8F7$yzVMicEOglk7D{iYUm8(!Sm<3ZBF4uH zx8)XwnhynmAw82f#wXrX;-~PoF`bsOZ3$S7?(+7?^|klZ+za<3a0vGTAXm91fZ{!0mSA6`$W9LjhMU-T zdT4`Nf_cI%!7j2S5j@Z;TM5W=n*S@Yv(uzlyTL%QZoqyY0^fjjfcD!4?EgDJNq#r+ zAtSQKN`x1fA|CtmJW=fLcM-+@{x~Sf{~=Mx{W0Z3?i-+Mv7ZxoaIgk{0zo6y*475W zQiLhWCRprRqA-vzXE1O%@t7oh4Z{#Ygs&kSVO#Wt7B1{ZBJ=@mSgFI>v~2~z@is*+ z$(^%F7!2vcoZ*F!#t4kek z_9&MXav(gBzHYItlDol3-IV_!$W5yPV*3$L6@`7-ZVM%z<~=2vOCQHim0JzDQ^=!! z@i_%ba?W=D8ggFR4eznq#hS;Ho4%VMM?P>SXFr}+^buGzB{zM~K+cPO-B|Nz{!)MC zamr2KFyy@G`>LXEH5rHGrtjO3yUi%J{dM*?db4HU%Y>wxzTJ@XqVKe#?{Y=oacpCE zO-p0WLJm_aFMS<3>U`PqMk5Lw`H!zrpk&{7@l)sN3CPKLhaxlm2wSSYZ$WMtd87|Z zD^H}afk2{TX#g3|%%o;FrL>aK0yej9+v+h|z;;Y#Br{sT(~XCG5|iWcy=jbFuR!da<~eHjexh(@a8i;(0fS^!O`H8KPG zs6CbcKKQGY@_#V5X<}c@+f&Pbh4LO#rjGrGxlQs-6zq~6G4qV}RQ>{#)6Qz7I<^|T z<%2r5mK-Azq5oTDlv&R-TlorRk516QZdS^1Lc}P#fK0?c?BIVNJS~WHfFm@0iXPC5 z?biwZ$Ka_7`IyRI1VcO6b%H;yX#4h^xe$^*c6S3ny&52W4w3Ib&X<7tcI12$P#?(o zyp{ymCv5!6k?^Un9IYLFAt3p~I$+`fs5P6NNZ=h;3$}eaIeS2#OUEfLtXU}wEcaw; zKBnT~b8Y)kU^>Vq9-B$W=k#=ppn(9SpA~DSU8j51ebcFl13KQ1hsCpTK-*`Nw?H-vXcLgA4i*3vSY0uVo1 ziYH_H>GQGV1io>=H{>mpp=amPX*~DH-Y^_%-O{=df46ne->%JkyFJvh6Q6juBxYm# z@M1nBbD87>Acp$%k+F!5l8N*jjL2ZDT829Cnn+7-YHns9smBvHSUo$L+#l-0M`?O5 z-`1mZ)6<(s=lpaGdQ=S48`?;*KGYMzU(N`m^nv!?(ZTTUh!BVl@6v}yBBPNVW2)5f zPQ2%~%gEX_+S9*tbWGnl)*r#E41Gcoi45$JLgF1fdOJ=Z>d=R_T7n~EyGc!%1o_42W-1h2W6H#l%(M7+0*PFrTF z+q-rTjP4xKckLM6HB2sx;JqDbzS}#Uvc=Ki0kuWpslj2zc*~*u9TQn|V8>WwWMmg4 zT{>m?0bMfsJmSO08$kp{2O|+o8*6-eZ{9ighr(n1dapXW#17Kd z{>JU0mdVg2jqe0n{>0KSMYK%XkDJH5E`nOK)f@m8ZDhk&R5?l!`t+#^&;r17F}KTkL%IW=>mwjWx3qc<-^CT z>!Jw=o`_`;j43faJvSZ8xX%Gus+pk0Ugb0&KHjsdHt^Dz@ z-l~lZ4vdxEB$^u-)A}P_ZLMY3_2J_a*~17AH=|9)3ap_D*gIsj-l^CQcQ-47)5%Q{@{P^YG~+=)=eR@bRuw#lmAY!1I0hcw8d*@bNx;ya3ja*onA9H;6c&1r}Uu zFEZgG^0D;kd#SNZ!Anc?^hv>FDxyToPGpklT%kjNXN!{QPP$P!yT7Wg&1U0=XJ-;K zg9AO)>6xGDPfX(@vyxgoqP!Exyck1oDm9Oa3!}U%1Ie-AJvZ;e$7{)%G~FOCF#Hk( z9and!J=B;?Q(*$!>bJuPb`|$BTd_3+WOl0-h`I%C4#hf*6`1M*@3QF9yHCu8+qb_Bp z3$VElAMd!2Uev)pe7yBxlzG4??lEt{BV1;tJY5w~=oQRuhX$=DmCE4+F_tcHB=yn} zO(L^f%Czl?*#w@CFM@?We0)hTZ|Q#@K3U4%VJy%uSg1-LV;rULTkRl76M|(1-y0`~EeEh@#x3dkoybcXUs#yAlhV6(4 z<;~L_dv4VEOC-^7Z#7of^k@TB&)ku!dL^;nt8lAS;ls!K@bNx;ya8NIAo*D>k+Z{N zmABy7P>Uyh_;?X^+tXp#<~tMoyQ)P_!QVF(YLj>sLgy!vOR3w3kN4r@0fw*n@bL#) zl-=KRFabI)FWUa;!^b<{2UUio@O7GPMLsx{%q8}vVi|yA6uom^>|(%&kN4r@efW6# zcw(<@FUsWdz`@0XF6#>pWv44Gt~oxbC|)^}JJeCi9>{F*BI9~_>|!wK(*O(aNv97V zU&w=_{D^9EqTBP-5|2;wi;F!iEh+7&+}3^wA9W~Guo4AQXZ{x<)vJytD00za=_#`B zmF{?HQ#d+dFG*mZsQcqdxF;YR`C&TnsP@{NkJM#2UHUwKX7()sZ5 zW4bzPjcxuEeKs~-o@*-`N?A*z@80+)Z-p1ad`q3RHU9BvWp?}U@q{65dejDq@59G$ zZjW{xI;8r+g1ygs$;)vZD>82jpNCec!-tQj4?9ab&qV(2iHr_vK770nAMeA*tIHH# zQP0FON!+1L&Zg&bS#5thnbP;o<#MT6uZLGl$DD*uucE3pHn_W*>JyF^af>VwE{0>V zpFNO>>(kD6|I1WEFWAG4lar2DGK#2?M`ZhZS6(W}YeEa&z}vZ%3F_|E-)03Zj?aw& z-BNKyEjAZVrmC#2g>UTW>IA++ncX!(+$*n1@b4Y=&m)VBl;t-cKHd#(!PRvZ)_Lh+ zvShtp!#ituypVUTRw;%$-8&HA?-c8%{BClig$6J2qw=iBGhiP+-uX~yZkCXr=(Ci# zMxW^5=_N!kI@JK&n=eqfYu6I9^Vb9T34l}Ljldg9V84(}0z-;JM#U3L3m_TAo6<&f@nJ!QkS4>TOQtLLhd^=X1UPj5Hi+W~oplm>MB z1<}i*1~hvAleJH6iC!N)@oc)At^fSGjbzC6Ao}-1`Xwi)~*_KS)Swj2S!uw8`zvAsz5Ixm1SR1k^zRyp9b*RR{b!urMhb zTfhuGFW~Bg5jc)tL2z||9TUzVyF!3|0-=*YIthRgpxPYi6PU$}0rZ%Issd^BGU9>$ z%Rx+m1k14-0YJz>K9PUE`bKt-<9EKm&#y;YG7;9Ig1|l4#Gd~8H@*|GFuBJeaK2#4 zC7LW5M<9`kVdG$fm;`a67^|g2;|9_-p>eOpM50Nz5)4fYLdhm)HDKaw1Kk2-%h!Ug z#Y7nt{4kY+zlC_rvT?zuiNBPwoZty zLMmH=`c3C>U;S{d685b=A+U5>N?JlQDI zw{P->t^J>nQ|rm?PAH;nz9fK>+-Ie7P>GpMBPi=o@#7;_8Szq%OeQ(m#m_)aO;X33 zk?BP)E99gO(uWl+FWrqCshbMF3AyP!DFgOZ#Vqa^wJ@4j33-}3AIDFX>x0}l@~B_M zu(dx4IWO%tj#=$u+VVv0I{OiV+ykOqC69nn?R!Gehw0Cgo4%(YcTkk8#Hp_p0Mayn zslQD^kn|DsFQ#x>WU+3@;eTFoVokpvLQ{|;eZ{b*{|j=osyNe+kfHXs4zSPN$RmAn zH6;5u)^t3vZ*D(urU^n?B4ciC4TbO@$@tsZ(ZRX)wk=z?@U8KNJ0gS8K){+t0ffA; zID~z{&VgiNO*c_#*;vzrPwNDwWxC!6ya0VTGBVab5()R^W#~zKzR#;|;;&84Wn=pj zY!mOQ&Oftfn=*;%{0yMq+G^k-)23JsFbBAkmB<{vX9!h1nsQ^gBi?MJmSwgc(O4&3jrr{_+kgUJjp4T^v@J<`uo{oXc_+V0p8W_fdlZDD0yK;|7fGqXzem4eZ>Z19NUy zL?0b^BmMv%m*8@B8!WQKy&dZt*r@}ac{IE|GRpC9Mal40EG70#4G@~)hZ8f*&+W-jP9G-CzZ$ zs(a}0{)GKY7xSF2cvZ8s5}VD+)p)(=MXuF?o3F(h;G+f?I1rTf8Lm6}d-cA=M5-$A zRteNw9r&uL1;?LCrlWm2Xg+GNviJC?!NqZH!@X6^I3G3GM-5iO^D4Vt{uz-xA@@;( z6*oyB!HKyH1wI-Z9Iaw+RDtdmNsZRqJ5>12oYIlPgH)$wa42k?%^^EPp;vuWLt zNbaB7m&)i9v56`7cSo$VaJO@7IX7)uNBhI=TRI6(cd?u~h5!l&rWeh?ebYdf%=^;0 z3P1X&!BrvsF4i9RQNY+lE}NP-kSGu?7OxK)#hQHItArX;PQ%SfikhX*;5O5YZoCOy zs&Zl`Hqqkt(zMmB`7A!@E_5Dg6c)X^NY(Lamd%nW2aq6mO~~o7eH2n`BA0Za3Q5cx zng$YpEH+ahF}pcH7S#@HEcHr}@Rw9P#an&6bkVj>T1|ByHJEl)yGzBJg?b90bJh4()g#Xv7F(ZuSF%FA!>MczpO=i@ zROuYF6qMUTw|5VVtRA?VVSxF1?WtJ-h7tO2rS*K&U>`L&mf4TnT=I%cJ=9z1w{AD3 zip=M{iau)a=FOe<5LKSsr=SjZY~JQ|FSp#U)bDETs-nKU(RTA5;3szi2t;|^)3qlC zVl59;0u)O74aXuC2))&-a+38?gNuN*`l!Kk$?3SZHLG(ZW)r1sknYhZJn#qKzKT<`Of5{FLo5>%#^B%;*DTojwQG zpUs1ZkUVy<3{N^^q_A+Q_pQ>)**voPi=$;qyN337xiU-&Y}r*<&WT zO>>&$WW7_6Q{^{G@K;zYV!*+Hj^or8{=Ob^jmV>Z(EdP)+HKG_w{b*K`KJ^H>E_nHF{tVuHMhDk2dHpk`L^ zJQMote4T@@XY-1D4fMU;#;;-TRCt<@?*>oy8EFOkpi*7~*!IW4Un+|s|2bRv)$9a# zvfW54*w=04*RW^6(=IH_$$pjpA^68+G4%fw{3jLuSKwu;Ve7d4YB}lqi4;J6>ff^p z|6ky@nL1Xm<#IiQObxr1tp@)(rF^Ze{N=0#yp^|tb=t~b!6G)kfeqRC>mB}XV7J)H zSF*T`f0aXiB_H20vp?W%@~ha}Yk{*k zuLp|!C1~hY2Y;J`|CED&%EAB8!N2I>SJJ{H618`UgAY0Qtqy*dgU>klcRKiwf?thx zj!;|Je@}paKelPk694z$$sIII>)A!@SKzM!0|I^pTer+8r$gy_98k9io=&6ILqng9 zzmUZRe>*R~fZZv0nnUZcGJg{M>(Ss@@YMd-MY+-5#q1}7m-ekeLu4QE>v2NzYQfWK z)p~%v-wd7(`*f;8`pzq0wCzc|MgdhQXCgH-lbYRB2t#@wzFokBve|@wFgY7f9n|p& zOa_=y`o35;p~vEJ+`h`Pcw#zs7=dy~A&#~Hs-sJ*7_PHs6Rw3>d;k)kn@+@COLNJY zL~1Ul&$w&0iqRNwNV7Qx%Vwuju{bh}7p{4vO$$ok#^MQDB9a>*_+!$wk&RI6&YC4np1z3yibK_I60b60v-EglHjOga-iP*3heaWQ$Jo znQ^f6NsgONdr>m0&!tTcZ*|UQ5#&(ccbI_o<-U6m&utUf6Xh;CADf;_I7%~#{Rpy% zs#akFk+(9~p|M-@J=SU~H^qA}o603851Wdn2(pcKXk#arK9E*$)OX7WW1TQ7J22t- zA~YS#O{Ow4`pm=}ynGPGWn=TyKq9SYr|EBEHnxve2ib-SB`@u&t{)&NjYc2iO7?}Qcj7IE00`m~fXXes59WlnTSSZc*xx1+y=|}Dg z>OJrLOmZ6Eh~Y!`*|>9n=}staS7l}n#xQKj8H&~*du>bsE-^a~#66{0ZAUK3a^1z` z!W>U9AC}*TZ- znh(qG!}5q=@q=*H^yhG@p5131>0@XDaw-RP5>(;XA6MeDobiHMLsOQ^%}3@G9Q-T za*Oy*%Y8W!g#clucj*(E5>k$jEzL7gQ_buIUm{C}0g%tIink}F=t|wAr1Oi-JQGU_ zh;I{$x99kP!HFx8*J{4J{M^P3Xu_;+?)vW5n8h~u`*LI}uUPCr<8GH+{EFVVv8wXJ zd}Y}BRaEuXEn5R+_RH*{8?t_>u`62HhvoNS`Bl_8AC})ZUsu2NF?XOMSg@sb!qO1) z)oajtQmGsvZ>0;IX?p31Ceh_BW!iQFmTVC$i~>h&25%$8^02}3k6%T+Z5rvr^1A~j z%0b+*+a8R&GB1zu*Kw*C{+?6@uTYKPUAjW2i=L)tFMmf+AI_w3OEFayUSn@zK)hlH z1bN)1>hf7o6@D=w5p}|muF5gh#gp)1`F&V^<^~9 zJVJQ~YMUQ@SbiUt-^8si42Eo*Gp-2md9WH)Ov-`{;BL}P8lS)yxQ(c+vekCQhvml$ z(hoV?;u zs}IZ1A7A>g{C&lykqUz;wk>%3iYxlC{I2)=9lLNL-{Xk`0s{b*FH5Jp#&ZL0v~OT% zCF3EKO-v;nkJ!pHhS!%XOs{8jOtp*r``)r69>|wt%ImwVrG-a^^xh%Qh@^(S&e~e< z(CENug%%9;?y9_|1!2D!I$<(J1&)!W9l>2n{J-_1$5|6{}u&?o?AGM7x) zUmYqkAzi8>Ao*^utBYIpiH!Y~-7;GT%F_XWKjnqEE>jJ?U@stgymm$|%$}WRR*-{I z?pdG&iSgW`SwZt*`8RLwuzwy|WQJINlgKw3f!TXL33jdT!}43f#+-QbrS~~!4UZSd zuGRR93l%oW>v}yADBQY+ICK?Q;5po0Udy6prCnF63)`y!z3m)G{67gP;wK_2@%;d;155^~lhk&262X8ZLRvcYBJglH$aR-|h0! z=u(3B+i&$adRsZ3e^IprTUidozpfLyAfZMAq%VXwT5&&T5@4Jn5iaKfrGambFZ|}E zlM4g&X%^}qrRx*!e5&`W_|9_+?Y|hm^Vf~{H>an^n-2w=SDpFv)W-A=o`lYY&rXHbOpSk*Z>OJXJUcaY zh;JvS>aTcW>dv0P_iEX{onfJ=@tU(F&z@u(LecgU3j-`v&n+>GZTb1Rop&F5Ai69X zc!J~tPc%n4Wv@9Cc(nehWucdT7L<7(34Zh+UR-sAZP@w3kvH@`A6Qv?mbAR~@~8U# z)qLgN$mdS(iE3A#{KBD&>wfvj_>qf`1iG$RbCNyR zU3c;e>;tcfe(Tp41_SE?A#P>!4^FdC&9M{Do_lx8&tKg6K=kOb+9(Uf);Yz$Rp8@fCjGZe*T9e!A~2t?v4(e2|h~Ob-ZQPe0Q|_OeDJEZ0)1neFu8lqg~N8 zeN_GjS3cSIkuP>X|D)l1dN!Vfj@_Hcf`;Y4YzRF0?`&uD$-nq_7B%d@J9_S^z{X3? zkd9L2W7O}HjmPggmW&D?Jlc5f^%pHW%|6uK8aVg*K=&2w5%%b+!F5*{r>+8(Yz?qHXEYyC2+FJz-+m-k=;J5RIJ77n8`;p_pe)0he1-T6Qz$l{{J#*O* z9*HBg8K5IWvH4hXn(!MrBL6Z3bO2y4CjtDeX$&&sznN9r8f4~w%55dVx@|$0|KF@6 zl)9)3K)oVHx)5B#mUX_uW)KkYIDSC{6NnQ<$PS)B2`HFNh!_tDCQwH_kc+7f!=l7R zfx67&5WrxHMZpkvfWtzMFh&71*qa!;f+$egDFy|*nXwR26s{u*W!Dki!Pxag5r1JL zQ61RBL`NBGCAyX&016W1JBfxEqu3HGhDCzt8vuk%^hOLe(Lu%{M28sbCklNi;`-1O zW4n1%gnCRSb31nt-N1{uGhjMz?-ru3VC>CA0ZF-!DD1!{S29HusOL$duL9^b(Q(F7 zMA3;fQM5lt6phRi-OSiQqHkf0z@4d6ZzuXj#_l58#n|0M(fIvD5r5$UqBk)1AW<0c zZlc}TLy5w;^EGE^uNlWLh(Hj0&NMD<+pE!*Oh>R0Zo2(w%{{?~1LI(Vn04F;OvLl$ z0F1ri09eM`#^hegwlOEo^ge9$G#xy;;-30@>+V~A|FQ>aAFO!@&ImW<#!(i;-o|ah z4z`pwU29roED%jOHldcgaVIN*flbRKi&SJZ#X+Gbko~BIj)+WO)EI`~zS<7TwsG9%1CK-A zQnrnwlbLXYqUk3N8Lt)w;267<2B?m&g#qLE1z#uH#&P_7wQUZ1ShU>@XP|w?0q9u( zbAa`>ZvsO9GJL)W(Epa9jwoAxLEX@bV8ikY0v87^39boT9=IYPL!-S6HE^BE0vBP! z3XKMat;AkWon5{QIDek5dUMMsQ;p%6orS%FCmH(O5Q)LrnI1vU0BIj1DJlIV@5vNgSDMC;DoPR zP@L;=ej1eeMS2==Vn-7th%0!8z;d<0+S*#gmqSzh3>#wnq?=?Bl7qo5{A8L2mCm&J zNjZE*w$Mp6n&l_UbdttG@F!6+#F4N7xF&R&@is*%$-U$vNqV`BqO2Vi(=dwa!i7B1 zUe|=5s_zpp_%3d|AtV3N#R0V~(*|5sd<|peOdF7)%Ka24%n_#$_%q2h1&flxeUb6d8OC5C!)^j{Hph!ZN`V&9l$rr^amzlO|MTSLzlR{_#ect1^x+J?puW0 zHxD^!A07KBx%Ky6kNTch^w9|-B{zM+DaPJv6x;qf$0G|lY2Owh>89^)$a$H6|EB1p zV>2Z;eG4A-9Y|XC;ktk)()VZh)rfm|l=(Ku?V=4w`W|?7Jv|M%XOS0F@=2dl?#s6t zc9R@GX9IPUI|Vsfze$dt(-n~Wfue5}WGK1mI}5oG%19r-ky}8H9kBdD<41|~{RqDR zF(NfWPPQlWi2f2k)h|~;ZWwvgZV!HxNT1fx6;e~lII>%}v~}_drQ^sxeIIYej3XN% z%gc@C(KVmUy4?jux6LuPRz$G#UX zvc~hdg(tYnj68}A`!(=CujBWpF?MzAZ^1vb+*pf={}-x{@@GMbUkPO&#K7Jq_*a5o zt;lys9y~)PIAGU&U@#c)IGj1w1abM5^Q0c#^9@90*m$C1HUsY@A|GusKa`ykR_criR zROkNqnb}QtiQzShh=`j28kJ;|5F%K$c_9nY01={SYrEMbn`Cj5U3NDiP^&=!u`gDw zZMFBd7u$QSZSSuIT7FmBQnc5;_x2LCy?rlzxh=)ECR8nblmGWQb7uC;WOg%22>;LL z|KEYlGtW8CdCqfQ=A1KUW}feFz&A_rubAR5Wp9A*$xEmA&;=t77rTtj2mh25Pbic6 z;bNDwa`305_-jq^#Vi2cjrPzE58G&pU&7uF{z56f+Z4Zy4S;`_6o0QN{z~=`@#qh_ z{tubruVPPuKPkn3))apY`!e`?8W{NDVP7}Jm$C1I-zvrb+!XKUNUA9*{?DfPN|ukd z+bhM-HrkTL`xR_4_=lwUD^2k$Sq=C{rT90S;;&^Jz<*GR-(rei&APxZFa|~si<#oz z#O?vVP>O%R6n_KzAb6h?|1YNaH?z-xztb3yJ&dk5ng0*Ow@LBT*E=Qto8WsS{sr(+ ziT^S9xWxY&d`jZ~0De&7Uk87;#GeH}B=KHc3%ezLF8F;CzYzR;Bz_6_hb4YF_{SuE zC3yXCVTLh}H(nMn#m`{3oA?42mw0TuuzM~1Ll&NpVfBOLziHurZ{f9#94!UOFEp-I zzRknlY~edB{M{D*0~Y>}h5xRFf7!yjjB8oT|8fg|qlLfI!tb!~|7_vEY~g=u;a|1z zMaI~m+4Cj~e~X2WSor%b{1X=bh=m`v@HE%y$6TEJ1^jd9v$RH=hkydsDu4{@v4!!}uQW5`qoEIbg^}?RNfv0sV_P)9NY{c~=jQSp>F9rX8 z@YGF-e>3>^N&FV@c`%07fE3>c{@c)9FZlO@kHEeg1^;RA)W`5RlFNSsJWX*lXH)wB z7mOPSpW7fBfzl!o>*6uz=dOdsYEO)BY!44Be5Wd?&avJ2Jj^h@96CWzO1f- z2N`g``fJ1HXaeAj#oE(2o#tpb@#H|O228LSwHCO!OH%@%*NnqkspIyVL2)Yugl^Cb ziVIL%4gJ@wo&aoZK!vLWgl-V2q$O;Xo}~r**FY?`fd3kh#TN8m1GCry|C@#=HWzh; zk*~R|X^3KTVOQvdrOJ@(*D;ENm1YcJ9i%u&wIs{y`2zpf6t34XRi7-c=L7pTer$w-Wt7mjRsnwgGL)ovjRon zc^Qqe0!C^fx_K*Lh8Ch5wgMSxA-YM`x@M#Dt98v(?eubF8hUxv7?|a;Sj-%F868lD zTaG47?72fC(_*$Ovc0b zjD#%w$BX8m zzCjaMa5|FgOon?y@gBHIxV;xBjimU@gJHbSz=|sR|b)X(4DDKWkl3r_+V|k{T z0kyTpm$Y&DWM{mimqULWuSy0x65-BBN`rpZ;(J2LU}`WJhdV0(mXlRlxCY%U67X;h zS{moj9#n*g+Jkh*~ko@rjz%nGIpfWAfG;oKnp&UOrN*koBcgx{Qf@?Ys1QR3m$$(**ThZb0s3~Q_@2y2PF+?mQ945JNgRKCZ18q~ zdpiJR9|r<_a(M0ALlIaVOK8_|cz{sFbHLp>;O-o7_nOvCbsIL<<$$|$z}=yWP!71; z&d3`*Eg(QIr+qES7#Ws zvRKR^xF?)t4!GOC%DUhhKDi^A3itZk@uj*QLV_gHW$~zG^hmRezo93zVO(W89=Bt` z9B_A}Jws(#@SDwG-`W6T4m($RoI@jX2d8EugtL5yw!}hl=aT+TxL)rL_e~&$X5hqf z$p%d+Vc#06b$9?f2XpC*$2Z|EFwcMiBaY`!s+x^h3BS7ZQ)uu3@{E4fO)L&bRc(d;7A zZVbu+cjth+EnQeR#-uxT`=MVK5H5`z3F)r-a=_iD?LA{=GU0;j^Gnu+L^>&7faHL? z@t9V^kTI&q4)r?++?@@lwTwTVjK*T|bbV@JWfW+Cy&Lsyhdexv#&K41PE}`H(Phq`DF@tb zk2_CL;@BsNgrbuf*TpqJN(Lf{RDUQMOms~}QFG%|QnzGy?BJ-QZP;>iuxUeU9K_bn^@1y0e4Hymjmt|`|wVxp3K9j37j+s+->(*YU1^n1MbcNcjth+!zq6k zT+D0Gwtm7O&jEMyI}d%bN(@9g!og-dkmAtXytd>j6VIu%*eR@kOk=z~#I+6)9>=$G z=O?ErFD@OFDhJ#RT&WCuyjiwGOf^ezLX+B$688WmW!rlqsc?HNl*sS~h@+`iz-~{W zo92MKjoC>Xi||lu+5-mCFHl=YYFyaLW-i zxDud2x10J=He~G_aJT;OQv-9?YH%|j1x%G_cb!{cW2}!)$42XU3G8jV3?vchbVXI5 z+QR05yZNKl9B{XJQ{K|)#^Oc-lgoCScp?cM;*yy%PiN~FI9u7ezbR=`L*p94mo_02+wXWb(Fye>zusa=_j48_?r6rS4rI2i$D}%FY3IJMTFeA;!~?;56P$>;gCX zr4#MecetF}ZUWt&q=hCOIpA)(pBT3R49sPYmfexq5rTIwIlZ^kZn-J2b^JvGai6ZJ+n~gYmY{ z|6HMY+iRaFsQ0SFZjRinEb|`B3%EIIw)Y57xK|QlF`;i0U3bJ=;w}!JaWmpN%kqEN zxy*gyBA|JDkCE(E0bk(g$yK$i1o6joop}f)`KvBtkGL-Xr$YdnD%S9p^8&0`iz{XB zV_H}#aJnlFBab=2>W=R@Kq&<}Ge^nR&N*_l2mS}m?TqAXEMgf2)l@9JFi`Pcq>@6gB%yFPNp3joOP538RB z#&dC6<~klTN3YIhXu8U1#>JGEF6~eonz!XYnbw?EuDFs@-BEmvr)6;e_s6a z39|j{Q0)?>WR7IV>pW!RtNXU4ZTr0lb4y{r9AZdWdwQ;v_6I{Agt?`V{~pq7@moMR zcb(8}kS%r@7Uz@2a~|}lFOkJ3U)1XC<3nWWr-smWEmuMRRRK*4h5pMJtyKGHgC$o3 zOI$BO9@pEHue{W`{N#(B%Xhp$X?G0)75!lavecp^uj@?$<2@atP|x(~apB>7qb00; zVau?`h&yd*r6%6fwc2Rl=L&oCaGoLWw#ZlV9^x{}aFs~2Y9)JzLHqHLpk^6>tKPq8M*s}6x)u*ZD-AhzaXRP#w;iG2?*irPUmQ#xAKEAGY zUi=DV;k^{XqGEcL|LoS{le zgIX9X_Eu0SKFvonO+$;&JDkCn%eX72s{**Tq^Pi}Udk%~ot-Xf5|KE?XrS7Hd%A$blL+S^V50>ycq1X```)jqF z8kX!i(15(^MuxgE2l1Q={`rEB6#mo9kGii$p4(>(yWYQ};Q2p!UG5L6k0~E$I8|3X z_r#MkLVxml*1rDiHs#a-{9Pc7%o4BehFba?A3NYy9wT^w{@e z9A={4x`)$qM@TwWA4CwXZ+!M!8z_k#%4Z zT@jhbz!?|=pQ=Ck;#2jd$5dZ2#=*;nN2Iw|VHXd(O8AJ!w0537>@~(HetnomL+>%> zb03J~+TMM@9Z-F$m?iT|sK=#CddaY2#8HfSOf48zmV1U3Q@#x4bRU?5cB7s>KX7^A z{sWbPRlGf^PqPoL2wWW~=DZ6vt*;>7_-)fza0Y`O;dqckYbSbHxUPM36S>?|JZ)>aF=tY>f1XAdeBT@&%OwWt435noIF z!yRDDvaK&3+;!17>x;o%y^9X>^+iX<^+lJwzF_)l#$%avYDYHhV#}to)*w6dwT5QZ z|GaqdFKE79wkxyV+L8HEELI;0>nbbX6z?7r|GH^5$GW5>-TP`semj(&nXNNz?Z^*? zw7ycM7y=pcn&~o3XbujxNaB z7~4#ICu1-P&@@~HV|^Ne9RT1+1&8WvBZ~AWDq|>j7g78{5^ncaqDA}^5LW^U67_|u z;FXdfx`(mtL=nD|=-rIHlPK~-Q8=XTy+i>EjH=>tC_0yW7g5N)o9HD#xgv_hj}S$@ zJVw+FG(Dn#&-pM>K>2)xCa9#=b@rh59y8gnx(V62|^Z@GlU} zW9)lGgN%Kj=rYFshbY2-LKNXYC3+=eKO>sY*sqAf-ro>~-ro^zV;pIabu;z~@jZ;4 zCW=OSjVOk-GemnC`y0`ih6+!e?;pgY9#!i2(2I+k>&+*64Z0dpG*+PqpG_25Jfp|Aqu^%L~;FW zA^H~lC;C=&d7^FjPZa&WgD5(E7g6*dbg5|@vMz#d{kRS%#*ozpMx7-FtC`bl#1h>C zP=f8MD|+W{*Bx$mVO#TdQHNxWE_idR#$Y-LrNP? z)Oo@HNK9wL6dKuUP-Hys3q{@-1gA6a`BL8XI7i`kqczYsxD|-zO@O|0zO1MnYsCU# z#l_QW1;!2IAc!}kZ`KzLbWzV7xQ+kq;D6is-$v0_7YY+GmrQ3xp(c#uMx50Z?bI%x zw+TDYfq8>nI=yyaXg7{E!VdQy*Ism;J81#*wePNhWg?^v0_tL6*k#je7%m&*K%1a~ z?tVzQx#-?DoU1-z!{yU!11?$PAm~0CXi+h3IK|$));`74YXYWv;~2nMUC}#s=k0Ot zbv?i@?o_1c9d$*i4Mp#0L!`P?7=^)kIy*0_-8jY=wYF#=ADfHh(u-nq5to;C!iR|`XM?M0mhr5LgbBA==sVU3r#KWDv>ul@6v$~>tA5!Xz?tZ73KUN7da04-&X2@M$g&A%5saUb| zi5)j7=PPgA*JycPFY?9>(RAi5Pg(?_YaWnY?@@~G#=yKmjLTU5@Cw0QSsi{X6b`jV zm_m!VhN^O)Pv*hB6o4+v)>j8u{!GvM8EQfPOl7VzPhFr~qAXM{RTkla!*YdM9T=BP z!F>i(Rkz|*3)EQ(b^L-34ScttT?5rE*rsi@6vP?B_{VDAj9W>P!>wrx=;Dx8Lj|{K zHCM2O?*_1f-TW?}6`=Yc$_nlRkT#{S)3z20P?G%={x)qZq2Nx&{+;+X#tw<_X9WKx zqHou3;R`S_oD$)05Cva?m21I0*uo+D0Cs1HB78v5hlsXei$cVISx`KY;qt!`^o*b? zx?lljq>Hq6Xbb{br*uCM;lCvQZpL0EN{xk%K>US7AxEI-lzyoQzm6#6ZX=5LL82(v zzk=2@GWI3GKTkBl*a@PyGWNO%e}gD~?mUea5QW?VqUc8@L|f6{1Yb)O`qvRfx)!47 zS8peZ^7Ro7GxjJ^$bD4spBMBc5&mn?#bIpK2!2++Chr5S2|yq5LF}3kh0J?I_!$vi zh_))gmd^q~mlBP^PNLWvswUda@G<~s5896?;%_4w#l;Is{U=I1+H*Hi*!whvuSNS2 zzZdOB{5sU5;9nxXiLoCM4|x?oq6_h>xryN&8;!3Z9@l3z@zAr0=w|G?i1J?<6sGemF3Rvjqm{}%DhjDvm?f0Fq1jQtUm`1~1+U9bV?pu}G<=uJdXzPAhh zKBDN)pA!7H1pTF;e+>0+NcUY4&MtsGs9!HA*|UHs z;wuFI7D3~n7c^j(RqziB`tO2%o+z%*XNaQCpCyXx^Cu$y_e4>iSBau;sD+@&X8}>< zdn3^ZV*#SLJ~j}=_1Olh;u?z+O)~6_s~Hcs`A{KEyXi>Hcg1lP@Lg{7QfwLW4LQDh z3~TvrF|6Rb!83?rp^c<`cNP}&U07JacU!Ud#dlX{5nUp7dFQH=S4y@*Os;&E``)CL+F`z?x+N@mMqRQB-+=z`N)hBNo5l6eQ52Ny_op9yxV-Efn;m6xf3u2!~!~B9bjtCHh z>WA{yj}IW>Pf-r*LFJd_5^ao?TZO=*X=u~d$a{aAIi0Qp%T2Biy_p{*_c-q)8qfP1 zPOryLPeU=QFdXV}#Ovo|GRf(6b3NqbL)U@X%8^`B$mu#rU$?GA4+Op6BKL7ze(#Xt z^;24k$ko3X!!)%M*{c_u>g`F3Tsh=QQAm>G*AghnS@XRO2KOV}dRX)QHsthtXA5CF zeLsdA*Loh64>b@=-h2qW#Fy)elF=N67qKXUV&WHfxfq*QuOlju>)!B z^xXxy0SEeiA?f2|PX>LX4)t{-Q{6s3c4g4F9dhq?U|+%Zv_3xeWze?}a)S=^Ju2zr zV`m0^AA{V34)k4vO!e~eu{VRhH$e_fJm#?Wm(NQ2iiNaY`yPWFy7ZXCs;_EC+P)=O z^wmRd&lqiE`}5Z&eVFF>VQ1g}K<-`#`fl5qwhz-~Mtxn7!-`?dVJ+{kC4E;3X*>H~ zg&a&Ab6EBDV(^;-DH^XZee=Uk-#a1aq`ZHZ^p$1NSBTpOC*#2&ifNZI#$phJ`YNV z#?N5izfh4@kYA3<9s{z53f0p00i2vhO0#hXNCMCe^RdIy7g#r2%`@^>rZIIk7_ zF2o;@_z!_!175f10QeCp{%hb>o>sHx*WmGA{JhLXkrH19z6HFlk2cEaT+`uY5uB`( z;_nAf@1xWrjLQ2_@Xb>EGvL!lKKr7?yHNhGnE2UjSmNnrl$XH&tD(Tdej>%Y@TS?z z;Po~j`9GQBFXT7ruS@9*Fcj#A3-`L0fS*Sd!VeECHpMSs72xsuo)N#=6u*$I1An6w ze~T%85o-hg8LB{jcv!>~znGcp$7|tdutCUwUP`~ql-|c42LG%SPx@s33B=Rpou2>4 zOzBH_earC&5&tp$))Dpj1(WZR@KLKhGFeJ*>)RDZZLL2>#1b{G+D$8uldkuSxNrGR3cAN5KC;ivNl!{yH`c{-hL7?J4s= zLj3Qg_+Nn^k@(+(e^ugN1MlTqMpTO)MjN*J;lf^$x&IZgIhgVE!-f0eB__U*y~)JS zw4|TOlYUm@LE{@89~b?F_(mx`?L@U&_)ZI-wD9*^_>Wuo?^^g#3!i87UF|*9g% z3xB(Xk6ZW$E&P)f{tFiVISc;{3;!z%|91;N-?(-(`)T7^Kd3%yB%XE+>Ls4yJ0zas zli{~W&`2>vOYe-bu4CiwpbUxe}U4Z;5r{J-IRj^Oig?S2mWX#OL8 zSAZ`9zf|yb;Qs@^I|Y9y&g&4L5d04C*Mg@mOX(j0Ps8)S3VuKMH{+U!<45sd0#7Tv zdJ+F^;?e)~^sj*bD)^s43CX*m`_GVFB;+pvKNq@a$Bp7E!T%6Hy*zC=KZYOF@OUo+xxq^uuL>c6YNNYJ0q!JXQZo33e{3XBgvF) zV6Yc!y+J7|66;7sGlatBM?BV-437~{M#JH_6dDaBx&aNE!K7#iQSJT7AT3;ljFdPI zZ|d+b5B%Z2WG@Po3~%cX_o4Rs`r(&JE^#8XJt(B(iC9NCnT(mDDIuWAJA+!GBArq$ z$#7q15b^!mg4;gES~*gpR45WF{R%zT$`$5tJ=;nnqm^a>BivlN6@~%k z;;k?YFqf~|Fu+{EYTW>;7s=piJ>M#G0ju?VslsG=J>M#G0axnzRzaa8ztYIpT;7#N zzUK0-H1aix_zlH=95ZGZdyN%`m;q_>gICu=JEg6*3S?(1eMtjC42|78<|^OSX#{ zLNl4~=>#cW8`H1f zU9p4@`$Vj)tPks>L@18+MyQ)`2O=H7lK}Kz83hEB{qZ=K3&|T=LKQ13mgDcLYWll+ z1wXIym2K>Stkyd**x&++bijG!n&76^#vo!k;{7l}e_IOysUA%Kq#pk9=)&rXbo#RVX5nrVYAKYu%=` zjjbrj#?8U?)xq`GrUf^(HgMHxzooJEtzlkrp=xvErlz{)VBO|BHZ-i$WHoh$yLA+z zVg2T&%{&9B7TIyXj9_^&>u+spUK4C>THm<2wQfCXKtvg12tid}|9;StGoD z>*lX-tq-ohy8u zC7NXuu7SFS)~1acg16k-cxz*DbJJV!r={rzsx?%+s0}KV-e9e3nl=Ve(VOemHg1+{ zvSrJ9OP2`Lt#4|+BgmUFtwHNOa;0x-Y;LUE3|vCJc0}WA?((I;v=Y&80$M?YZLOO& ztd;fhMxqXabmD?YcO~>HNnLYeqjuql?v?gxXA~T@LRS{92`W)=T^#@!rO5Q9C9J92 zP}jV1t!N3o_IP*adi3@Tu4!zpy91rK;pWXZtVpX2G}mp`t_X}k!S!{m>tM0eyNo(| z%UWMqm#^Hdwy2YuhWTLKWf4P-SH}R1sQT)3v&* zvnpJk8cg|0;n`buXD6TgJ9?85Gnx($F?>)OmyiTRXDi{ibYn@rGZ7gGC(OC<`PnYW zPq#k(7>y+bIu506pkE#@$CvO&w@2b-#;h~p1U&uZQkCIueex;&p+pBJ37cv$)qtgZ zoXw1*BiCJ~l>SgWGWmS{9T{PD9c50*{gL9FfLD8hn;U`ySD(SU>J!cLa6L-Yh-V&!5X~k0tJMD(A0jX>u;x>R6N>PRIHj ziwm!`6P5R4G1bu8i1mTp&@r}F3@7#?oxi?e^~%X7Ub{NOpp_+OSli^h8Vzr~l*+%Z zadlv0&W5LB9pW!QD6JM3{ywMnBrkC`4l_FzfI z^F~9&;)0L=SE~-`agi|>zivdnqhVBShSsJFsEr(qqQ;(P)UCw)_t$|ah5xt?C zS_W!@T^(IPC)aKkBM3IAK9U-LXd6dIGqye_*IJ_I!j4u){c#*axDtP|BN2&Dy;PBS z4Q*8Rbx)~ieaX%peRyzy*ZZcXXP|doI2y+$t^ItO9@zS^y`Euymxd@V<#epngdHlz z>xAR?272i*}#fMyZtkMt7ydZy+#q%7!PhRKouA0o%iPsdiVuPj}iE;R;rY)r<6q!mJJ zjO4fiS#L{p%ZxR;v7es3BxB|E4Lz~bXrJ5|kj9C|hDs=2mUU(`RGDN=%tSKDdU0jQ z%gI6_os_D&tT&wODa*Lsl|fjWr6-p(+x(d+yNQ*{&{EbDik9(G^8MQ~dbm7Z6J$;7 z???vw270HaV?qkX*|jyS_1j>{k7uS$k}|$Y9gW2@tg5r-mrm?ACrgOO3pCC zu5u(}o%KkY+QR(=Jx8^>KhByrPlp*H!^&j5v{~+9vL`iSCu6gbcq+B-a8R?WYcU4Y zG{?5I)MeO6NZUBR27i4lmcjxt6rWTRn$3}v`PYW~!gxMDnL4&84d5#ddY>?qie%dL zn^1|HTGllL*MvLpw#hlLZhc+DxzK|7=NzcnfQO_LzYZ<+z2P=IQ=PJwR{q}46cp9R z68NTQQw$5{40j8TS{-kNV6!;bl8B{Z9kER7Q-`V&Q|U2yH3Sc|`Z}WhQ|fqY)-}+L z^JZ)>OsQg~)^U;A-_+RHxT>NmSh+G-J%xrQRr=djQ&fYMX~cpDYb?wiH8I&T5J{x^ zL(yO&!^13RikcgzQkIqsj~yK4y!2x|B zajxtOrv}fJs;-{oIqQR6eFH(fP1znKtGp-m!Z-`_5T;NteG1 z&-l+(V;Bm#)?k*6!^st#tCe))t%St18qYJpZjyM_ck=60Q@^mQCXo}~>7C9@uwtQc z=iK)oxl!~?{L|4@Z8Msdi^4W1yw{WAHGy-~qm9bL$viw#%K{>l5E02;u)nT zmGk2T3)=tUA2sy`wKt*1ON?)~I?C)`noi%u4kYoVRHiPVMP}Vyq~!QM*JKHv4_JA> zkPC*|X>+h+%+{O!Ak36-%##HQ&>ui)pCOEqH%FT}`hr8+h#ITSDxT$CbeqJ9)L`{^ z89>JT5}&=EmA1FXnPfM$n%|krB8OX5{@Ktt^+0C&p?0EX_&3M;6PC4bHfuET30Jdb zn_XhP1?3NqvNt&|s*Txp*ZJ7Tp{Dj88?BpT_q23eX-i`5!xyPAlTo1S9Q#Gc#7d&; zF+MmMTTiWa>;y3CA2sTBh3U_fNa*PBOwbZ?Suhn-DE(yC8|DH{sSUL{ z5pNa-V{ywD028bbS&zPMm`VlN>9c*u)4823sB?VIviX+D_QAA*iI#AJ4K?AR(ntWq z;{BGl#Iw|pHJ!gZ9)b6b{#45HYKIDAwBOhz??^bF0ql}T zBYk(l+t!$8X%j2IpI)#R-dmg&MxT+*+k#p0H4;pA6$qCl{BGZIjz$8%-KJC)Q^zFq zhx$7sF{f3NA-TWq=IYfoaNpo;DVf&N6-o4N4_UU&9GS1D^jEJ~QEmP_a>D6r%$rRU zO<%oY)#OVK`&U=2oOEBj7p=~v#Wu4Bc))WqJ zkZqIkX=x$_68B%Ucfiw5$!MX$$*#f}>mA?MXG%HQqKk}W+b82clfT7|EoJT{1uZZY z9mbw|KRlVm`DZDee)>d5`(AK*wfn<;16RTE6C6&7rNRy4_a>#E;+%9webB% z+@oG5+8)}DU7;`Gt|ohLf4N2r&lV!r)xUtICE#hLH)QCJAXu3d2@ zt`yhB<7-z5n@6}TZ0D5h@~xpfb={s5yhO!$J^Q0{_HUj0qpbAR;mV^!huQnp(xN~? zVAiqP)1J8-U%h`D^O1~tboB5{ttPJ6^`N()_LOoZTYBu!f4s(Gi;k^({m<-ydiOAU zoNFGPogW)1QhK<&?}!%aDpP;V9%sc3C)_Dtv63=UD(|cJ4A&g294uh2~ZAQLb{&YsjT@%&nNe>LeiCom>yV|H>$Pu=+US5%`JWQ z^k0Tf?!0QjjLY7$C^X1k-o@CcSF{2vtsOZvM4FV+8N;OY>Rz}{9yu{YZSwHi(WAaW zMmCh*a160?l$VE?(#MLmwi`Wqa%brpcG+`WtNSwdXrX8IKHdv_LxD$Y zyYpV&rOfD4;wK{IrJiBmR`%LZoGf9lvH08*Cn6V@x`v4xiWi)?pmf2pJR!w|RBgPC zYj=+>V7xv`s2Apm>wm!)^G3b-c~@5S96(=WCz=*Lc&H%Ia;BuBXjGY9c>Grpoclgp ze|q>(PqK%sBt4I>J{Q8+WL-&OC@2g$3e`x5?N6zeZXV0*Q zpFh+5@cyXx$n$5`JuHs^tfcPrzDkVyye%>A98_@KP#G#Pjc$=>?e!>*Sb z@-R;3{jukvdiSyN$Or3J9%om4rtOby<)O<0#V7KQuw`8l1+u?8ezwegjFl_PuGp%A z|ApYyWxv_#0{=t7yOuq5mmB=B;N8nEU>D%ri}~TT3eWMpmm6K~m+yD|ux(-J@iz3m zFU8lMIb0YxyB@u|1by6v!B<)v<1^wrT?jPkDh(n~59uu-3iF=)l3hxGNxz9Xx8C?#S%l>u!Pa&@3C z@XRF?I(SLN8kB4o^U>cqhZUrE2XqZ2;XC5v>3tP*jxyhzqi5F*McF|GBT)SC+2*{! z{^-!>NKPqLQEPv$h+~!s4eqN~hc~`@Pdt89o0GLMNS~Q$-4j2$KU&IbQt5fJa|T-W zgfSnN@*Il?mBhM5KCFY{M{7_21u4$1s~cp4-i6N|imyG}4y+CEgfAIK+zb*g>Y5yt6tCFP05R*@M5*}Xw zByl;$a!!H>k_gYK@POiC2Nc!uj}#nG$VjD-{;FC&IP;dOKubplbXz#+^>3etDZfoXRqpcK=tlZy$`D1cd6cYtKRph-uJ5Bhg9$T)Jvou z`L8&yE84j`Z;yMg>jCv4r40cj(Mfax{?GwR9h+cgIqb?E0>Q0aAjv{_HpPcEd=P>_ zCJYsVhn-LKGJ%>5#6Q9pVQ&*C$U%X63_VLI{BjKsg$)T*<9h|Faj`&>!zfTea;P1S zR0yz?8sedEHPN?g_+YGq121!X>M0yZx(!5;$r_@&7;7TBl>;hsh-CmOGj_K?G)DYw z#6v%d%Jt)vu@GZ08DKFOq==%t_z##~#(IcG8M}*UOd$PT$+PCLqJ-l@iD`f%)M-AT zA-^3W9AKBckf>q~qd7#>&rRj9mG34V<$fR0w+Lj`w=(u2;$hrB5k)=x3sKa=$B81p zPY`Wm?9)VH_h*U1=+6;Fy?mZ%m4+2V@R(mDz8b*nL}Bc6L{Z6KAqudUuM-^va5_=g z^KGK582b)U6mpm-^t?nA>3>KR>3%{K@;@gEJAO$NcKk02T;Zd{{vMXha+QZcD^62*Koo%MnKXB@m;TJ22Q-UcCcg)j+I({!3dqlJDv zhLgIYchc~+S5em$vFE?~wKjyQD}^nX7N^q|`TF@7x5c_HyH*&2`FJ`F!DVV3Kfqai z(T?4oJ^6d{9&qn-J&1nOSTqnS+JP?BhFEpAuxi!xT7`+sIPSz*Jud6~J$ZZG54iT} z^Ua%tDOf;EX9X1*hG+{`%s0Dr6K)VDTtB@g$OFAGw!B&7jdjj+7XMUlScys<1iUwO~d^Ij|R4xGQdjin~; zrTFxL5Jh?7Kv+C4_W zy|@R){7d1h1Pu^{F&hLw2)fe6*j~_@X2u>Oiu^t%;y*?7?YLJXik|f&q8*G8W_8zX z$d7pFe^tp&N8#cdCTL%x&fF2?qW`1gqLPZ34>?+}HZ-zORa zRwyXx`MaP6u(=?F+b+-x%5Zx{d^h4jNp6E1d=&Lgw1csyh(a&Ng@)aqAs+QaIL;*h zEkXZC;gJ8Uh*$H#qx^+LVRt>zw?aSBHr$I7#l7J^qLBNr2;WZ>@=uHKLqt)3FA;_Q zpAkj=zaa{_5kb9JoRFP`M5+FWLjDR7z8th`3-%(2N4ndIqMq7_Lf=-RNdK7NKMG3n z98VhbQ{XQ^d22lyy$5vV2F7-S77W5(;y0px1pghPu=^w^r8`4B?D1mcDZoAUg+%cq zOj*je3iN{YXm8?iZ(UCm=^qyHA0vu>d4MR&_Z6Z&xF;vtg?n$JDA(&mk&ev(Mg5i# zMf}x75l?v1WKX@IH&J*5dmBVy-)^Fi`yf%+_0NJQ9BE2Nc+o_^B`D!P6HmC#D(>kB z&spt5yAY*|R8jTAt)Fn}<_CHu9~)dmv06ay;ag96L@yUxSH%SOjAIGkmEc=H(9XAH z3W#D^egRQ*XFkSbNj#JID#m6J#Tt+XC)yIB@sGAX_}wQ~95fcw76e}%+=yl&z7|^w zMC-*?*c!1F7SM(;xeM>4vUHM!qG|kfJwFoMgx;L z$-QACN#*5rC*rD*uog{ESyAiLL1m?K$=N4Rarg7eBZ>4u_EX;a@fs?oALX(hOA#Q; zZN;T?vsDOuC4Ml+$onwlf#5o3fN>_3F34) zYrcE#O2?5#T@FoavL}<=CLyQS^@GqSAG!%04&`>($muqbUj2NRkfSg<-iv&z^~|&& z{`V35m4lzd&`o(*kB=fiZuaXigi!yWa`9^el-ldF_{nlNL2ex?o#gnnB;>65K8i~n zS&uoa`Mv=;Jzsw9WzaWk8{df@S0CQHG4%0kH-oiL}1?LYnI35&YzO zz7TRw>iNBrz6DwIeFSn&>Td?74!!>P*aMw*_FV!wC-yxm>EmNp27Moc+@P>uCf52} zm`dBXSP0tLcQxdkl=p*@K3^7nPeE?CY?wH=+IMw-+P;!3`mTfA{SNdUmGmvmqVK;T zceew5O#^BBuE?VA4#+ua-xnl(rCId-5^{ST*w?c?ZQs>d^bJDp9S-#UNz%7Gi#``R zAG+X}!`i+BkkhY^@+|uHLe5G5J1yy}$f8e0W1uKw4y%1TAg9|`l||o!kaJ?+Ym&a| zEc)_xI@7lea=LvrS@i94sP7MwzExTD{llTY2s)K+-*u9{|HL__skjJYJ0N$f&Pen{ zoXhjucOmD+q)YP~Ut@yOc=c2KD#%0uZEx?)rUs{)kQo#Da=Uic!Lx~8lT{9J+ z8Qqb-u2?#)5n|Mhev+;&T2zgmy$=!Tu+g)R>w=&zJRzqGHGSl>C({h#J?v={U&#JL z;;HL=0X%g~?eJ*NUIpjE5^EUe`UFApl%LH1P{6MKA1+ zqSK%o*080WT35W*)QKvq*iv)_>JY(dbIeK+3`$xDy28O8V77-7tHyNJ)nh_<_r;c1 z8q(eX5l=;W0VN*k>X0Js!utDclH}06fp(lj_a?~m9J+T7-5Y@BIdtzFx_22q{xd$@ z%L3YK`a07|0*7h8*Lv%w#$fZ7rWRfo zWyUAuW9tfE6>CW0oWPblEl_rEq?u}b)`x%$! z0zioyQ~DUkuf{4)m&~Di%ShlkbZ^bElnw=+b;vT75w>Y;9gP~@FP+vn%b|OxAFSHc zlMMoL8uQwIG%%`m9KdWtE{E=IQ_DGYZ`n<$v!1E15_9O@rlpK=q1j!KmO8_I$GRN4 z_g!UDopGPPe$l7=IdpISmetq_B6#jeObB}a%b|OxfJr;HT65^$V=l$@Q^LVEp>j{5 z!C~M=_vTldzT_LXE&RzGy0^`e(0RSldp%}s+KH`6 zCXf@FDu?c!L-#hn%IIjS&7pgT`hc{ByFYzk#8b{3y0^aMFd)RkIdpFwMQG!u*2dd& z=-#*I(7i42@ctaS_xdd>Dr;&?%XkZN4gM33@Rzhwd#Z!Jk9-*48%CUo&vIcyE%UjvMO`5je2{ z#L$}t=bo|x-6E%o#J8GG#jzcd2qh*3lbu8NHovl)WsEjz*`LN1&!Kx~sjxIYb`IS; zhwi<$u{GFm#}?q6*Hn!^uxa?v#;4g%6XejnH&H!nH}_*Owk3S<9J)8U)MUJD(VD{a z@@Nj-TcFQt8&49tx5cU0bi#aFvYKwZZ%cMl1OB!sn2f!%u}5=}w~DdpJ%&xf?tPa0k=y#K@gI z&O3jA3&={d4PGL-ZLncdfD5j102h!Cy8xcEsWOO?b3t;*P7c`JVTe@pTT z$RK1rbQhx5aH>U~Rz#58h*b#u1^Ds2MBGv&tiX@bl3{cZEy7RM*NQ}8-c%%!J}$+n z9DD?co@h?T>t|G0S#DDc9AN5^60O8Jx#QIH9)cXN3n8PQlj~E`$9oMZ$(0HjBD$RJ zmRyf|I)gqkne^#(^Y4(858ZY+-ghKNu5k4!o^o(jr$4IUmAEj@q6MlC$R93OOhFJ}c!byCpviooKT->8Im3H>t3eX@Jk{{}DD%MFmz2Mt6S2f2Zj_0>!Is1MUY<=wu$Q}b=v7mAk0 z{J!zLyW;U!h34;deDAK$ZsXY)-d%4b%O~vJwKJ3o{eRuZD>>Lsx9aHGN5T8>qpKAt zwd^rax{7svKhBp*{QtrEW9SCd;{h7Wj)BtQ!;jK`g&1*=&)9G345wD!qv2~B@?J*H zhxNk+h>Bn845wa>tBDI#9A5SZ{S?%Nag%($?lubOWp3k~;^(m<@G5n6et0z;Ou@MT zZE-c??~~#QG(taIKz*$vULP7!{w7oW0(Lw21^Up3_>d`nAqQlrm*RJr;uo=f;GifXGM7=8RBczVdBhvT2${vD?H3idAW0V)3druZuMG4L%?{HIOv)$9x4yQKL4G{x7j7r@7*_#d0% zSFuyz3GYX*KWaaj|C336hUNO2!Q4jQr1~yk7n^u({^=F%1N>&@m*VFkFTy&~58@*h z{+$;7!xsKY3;$&c|8oof4-0>>(RVc9nJNpv*23Qb{)hO{LTw(((}8mZ^*3Me+ra+{ zKbqkv{v9~~8-BEEA^t&}FUR>({N`f(dIbE%NKZ2s#XkxDa`1Bme-ON1ihmCLwNm^r z__g45dwvZ57Vx?~{|mlbihl+CHYxru;OUa0F^=+|jkrAsxJU3;g2%+pfler%`Z8T( zLn6Kzd_Q!&Mev>AF9CnG;1l2*Bz_3If;L!yJV@V1!QT&kdVZe+PY0Esd}N<@pV)l! ziIxnRykU1RyqOt{hLWjxEJ^3dSTr0Ab#^AeB*MY=P*P*VaNeHmflq8q^J(|ltISTa zSESu%!%uc+xV^tS$ejaK)(H36pmH$Mb7$LTH{4YfBG|0Hs!9Z}HYursr*5tU4z^|G zReGM4mF93gQ+WH9)BQs8R^czsaR5RRu}^2@~ki{F&AisVTrj!)w(5A z5t9CD-I6MEiK_K{sfJ{EJ>M#GiK_K{sp=&8l}5hi)>~=hYcB6fBVTiQR~q>uBeS>k zvA)sKYF79En!EH$gmciqU~jm$Bfdj(klxqc z81L~WQMmXIqZdp5)qzG3+7axHM57TrDU0=WCRuMN8jW@EWp;aiGMIpCcl7;^yYR5Q zFB}{QMf<}>BphP(CCP}iK>H3t6QD&prQVJwzjW!0O&;z`;v1Xbc4+02kz}wx&eJ73 z;~l-cSdrKO9L#Iwl%kU1KHLIO91l$Oa2xw#@b0;TwRiL;w};~BkH#5k(76>=>9h77 zkP;U<>q*6;l{LZsP%xRo<<9vPRVKdA65l7sM^mvL9?$5E$FM#ljLx($s+rF4Km_f? zhm~}>J0r5tr2*5JRH7@r`5RF zU79A&@w(%!5RG*QvHcn960y`Wp+qmYGST0sDWE{Syq)UDZE;iGCSTo#%}u@rf5SD` z_!?rp@klhB@ZEN8`KpTY%JQmJ{^kw0`?_KYAHXJ9Sy^8U9U>GDc1A+o^bUBWBk3!{ zSJY(`5KQ*R<0xG6hL%vp%8KRqyQ-T0u3o{<@t9#_4`joAyp|vd?23+*uWU^auLlPa z(-H575ebZdW$UX02uStx_qLOIJnTaS_H{+NeQTO=-oVd;f&OT;oOBLEL(n7peZ8TQ z6bIMWH{vg6)->LR=heZcs)o(Yb+%S-(Qp^;PVGiz8^N5*{hZ5v+pb~-3V?HdxVjwN(H+h( zfJz?Z`O9hKI9GH1N@p25q+Ko(#SGBD#?QLmvRcPI;yW`+bDq!3G~rYZ%VPLnkX)&c zYn)voQQ^@DHdUudm*G8nat2PJM)Zcxx!ljW+_${_DqY?=m;2^><}nWP?XTN0Vt%;s za4H(_*^ymTL-4hivHLvAxK9?5{zxyqQ;$7*+l7rGHJ;~t%n^Kugctnmn)EL$ok`J$ zRSqSsUt^9b>9_(}Z%g!=uzU{#{|VXc8!K<|wP2szn1jZNp1kLL+5i4TG7*!-B$C*E zC1*5~QDU=O`|QCCxT}X0T14H?uB~(rJyeoXh>3%YDt=)mZb9D z7g{FQ`Q!EeOzAKqbWbjAmU|eZ>)ZOxG-4-{uaS71^>bRzuH??H{>&+L_vn);ftI(f z!CxPXrSK#>6wfe|Iw^>aGXL6eA6yh>m`*38G>`~&_u@tk%(H(%q|nVyNiv+q1*G%Xi}+|P_63%YD4IYJy?Nx!iBex!mWkMp&M8OD^b5lUrsn&C}R~geT|9eqveVT<$0Eo&03# zOn8f<4}Y;tO~pE5mWAMWeL=t-*y-_aUemO33PyGGL@bZkCT0vzZw!TwJzq*!1zw2I z3O2D)*uFwDuI+lNoXh>3%l*mqH@_37_|_M;ocBv7+O6+!IoFB_t@!eG4UE$8)nEl5Is!2rpx`m?{r-jj1NRHdi zNHEz|AihT9+r*A@G!po8F86aT_j4}yfrn=}y&wNF&*m_nkY}c*A?I=*^_O$G-`7Dv zJ@vOXHLvlnZ>KVV&O`W1wSyAVB|h08I#&%i3V*XlaBxxW22?xvE>IsDnv zZsooMx190SZVf2K?$>s;o&ED0XBD%Nt zoq9PGcG0kwS}T{rW)5q4QN8LqTq2D529BC?Zz&deRt=N(B_*zsyw`ShDa92c{0eT1 z&RsrCwUGCk-Xkv7^FrF<63S7REHI_Zod2AI8(+OQK5+DW<&OT^P#8G7A%AqaQrUh{ zVB6Lwj%*FMi>Yt2Qcqy}FneM}z*nO4vEhnArF7YFJQ8o8Q&O>&je1>i`l~SBqLk)s z!xdYfi`;VLxt?92%B}k%l(ur~H*o%qNbSLjtp~R%?G;;(pP4hXD^k~}zEFF5czeSM zW$V7i+T*)={xfo4B(3Y(;l(F@9(nPM@5IGtWQk3-QW(4K=(-7?gKNqZj2bJyI6Ue z>gt++yA3`539S}xKf)fTP$l3lQF%OjT;c5l4U0$GyvHb3ecXK@eiY-CIFy3AQ_MGX zD83d~(yR9>D)Axp)qCsbHq@P(1ALK>Aarp3N9>ZN}k1|~_I z6|9RBRSRy4tA%XVyW-yfuND-lE^2Jz`v>golX=N@*J%n03p+7?umHt_xDE#M%qS6l&-NM)xh*mT9MWX1k z&l0U+>^Y)$F!nW~s~Gz_(YG)So8daf{)>22;&k?M-lr%Z9MuYA^+f}_XYBFr^*oTj zFYiJ3yIk)^pKn8?I$L!3S<`FKLb600_kh+F-M!nr$F&z`tSQ>rh7fhGuw>5pvt-EL z5?sN!u9!OS{8^HrPB3#VOD;oc^@Cj3*B1@$_Uy^uoA-cwpX))rt6VIMnLoY8 zT%ub7ipv#UW#{g^J?_1(2XsRq!D|JB)^uJ(;~R3RFa*7OIt}qjHR8p&Tp{&E?D?;L z?d#udL%51|@}j0RerUnBCyHG97Dri-BsKNV{v-tjS=pRc?z zO=)@iMc!CCoUgo%a#xDHu}nE%c^l*@dk(WjtVEHpW>u0D1`7@Qd$~@dQ zUZN~iG&o7DA{Zb*n1Yoju*2MnS1nLyDJr;?7{{>E!Ob;aNOO9d2#-^EfU&zp{NqG# zV(gCijkckB_4YI zUC{3kMf#rz{x?LSe?){6k{9v$C@7^Tu;GD4D~bT@)_)#JuZ#BUPucM?UpdPIC2bnynp20%&AZiR6pEq{fsC$L=#vfiozIfbdZ$a znR75EEb>u}yyHO~zhm|iT_A86v9>E99&0M7;CHTk$>9@s{wNDn@;g!L(R2q&LnPgK z;*N$dVUY#D)8sn?s-7QICbFN`p%%p6g$jF~SE2|IgzTie z^<%?K#&)4?t;bRX$a4REhuDp<2+|NEmu2BwL>&t`-kvze$joCX_ zB#XX3IMjDXByHc)Eczmlb7J53Bz;$8(f7X&_1&^HZC_~?eIdv>vG2bmeOG7E_fv=Z zn(j*5w>*o!J0R!8zOPF9Fm3b0i@y)zCy%?|bEvNlnd;+9g{IDSJh%mNPV74>>8r}3 z@4p=CTiu(sPhV5mmA46UPV74@>8r_N-&Y;#tL#hLw@T9YMVw>KkBcBy2f58UBhhc; ze1^n72Dw@>zfn2qAo@N0@K<+rgX#Suz1|6i&zq-;VALC(l zS5;qIv6?3sAFKPTck*lutnLM5`Gm2$2`4tLDmk-n~2I;|1H%P#+so6XHe&(gkn zI&AdpW0EidYX6gozkq#8;%Tk@f4~Qfuzc;|kKkQc_&<;H7AgKa#yNG#Iqb*aA2JNc zXVhi%g8;NogLz(x|Eq=n2l#JD@p!n(UXu8kIHy}q?Z{^r;r!PUzt}h@dpwNvrwy9Z#nTe2+rkf7_1!ouHf;kzw-%ECWj z;Xh&Fzh&WnXyISA@Ut<_=m*)i)WWZ}@J$x}4hz5C!apGKbo=-r@b5z%(eODB{qeKl zZ^8ME2qXS$;He6!j}m_p{92qB2>!eS4EKimFbI&N%#0Aj9Guq-91BF=r5J!XYOfiZ z*1*^`BhwoA!De9EN*%~HjYu2>6fM`QM*&)w^Mnp;#-hD;%m}w?Ob8$I2(&hhL>olPjmNf!6Uop3Fjw*B z-(42tY&24keNr9SR^+L(T!+kXl+-j3E?(vD?*)Ez7hdl~6@}x$WE6ins4CSOLA>g( z`v*H?+xwz1;O_Q>qA4!I?IGM%O`{Bv+mVWjFCVz19F+|{7s(`fdq`cQPy%9iTR$3> z3dxaU$>dOPyt7}!n+>C666P$$3P4|uE-OG|DRufv(G{mX-`D6FcJYG=-M2kM9g~FWYy8 zGdN96$7e<0Nn^g+XOoWiw`XuwDv1Dyc3d?%uv*chjECo zU($r;nF#gKXP_CXKWm!l)H4p8kyHm9^h_&%nJCP}>S1CqvN^EY1QrXwf6O7%m6vC+8kId_E$TS!M=eE*HpT%7-x29x&8?$ zFm`yx>z_6_IFm?{hH#xyVt={@!UMR;DT~Hp@pG@y7`~>aI@^lQD2OfkYiF#(?ElW# zP9HyA4y@L?H^1E;OsnJAQzz?X+bI=Ow!^xg=pk{;F z1D?a{(A=l|8*W>F4oqq7NrXcgw#^(>aD6P%8BT19;VsI<6ztJ(DT6Jx&g&;uK{>Em zpwWrWk^`%yy2y-YxW2h@3Y|6wR+|H>)uF5=ik>-zZfC-}YiL*xAI=$e)g6uCcIx5Me%?S^gd>PO#iMvRiZ&|V5G{HXv3hI;wTRmP`>nm# z+TYrlB$K4|InVQ-dD`s#?)O{Y`qq8zz1Lpfm_6tjrBiTLJJ#kFI4XWQk5v1}<%RWV z>Ml5|wSD$Fvm~R9CP7OwU$~Oe{F7 zWm7%dBQhq11!uM9%Q-AF%;F=YINYeK^<*34J@HH;7U@oP#JeN5vyUN0UL82z9gS7x z@(bcVr`VkB#k$xb6xrmkOGhX;zG*WQ;FBaT4mfg==!PsUf#^+moY|-^c8q|T-jw+u zm@a77Dy!GFHJEF~2Ggc+!C7s=S*^DM6`a);oYmT^Muv92VRTAEixr&J8Xn}NtCCo< zuOlA7ct*>7N0pC`qgPu&&f#ICk}zDwjwNo#&q~2rE%}u)%9flX6`a+M)Nj}wf_|TF zx=S5hg;Wi|)Dc);*LY;~n8(jK=Oj!C9?xC_1_#RG|XP8d_V%5j3!Vjrpcv#Nst#4#eb#B-rJ`9vH@BNmnXs ze%~=lQz-mc<{M^$oKFD9lMwC{_DJcWW=QjfBdt%qEb1L?*QB#-4e}hHm$Y6o);j1a z7;OqinIWU@Ds=!DR&Z8Z#a@C9(=Odib6w>YoYfAKVQTl9Y{6M=O~F}h!C7s=S*;wA zM;_(}`RR2YD9GS+n-3M^aWpHPvyM}Tex}~nCx35i1%!s>#wRx zXRx)JoI5R<9~jZ)Y$TTI=}c^#kENnj9r1L$rz3t;oz=RVaLva`&g9YZiOZrn+74@3 zRO545%M^{)Y3-t?53lTMhbK<*^e9dqu#YF$$9X<^EZRp`ZKiBM_$$-)xy=fHX!o|K z>5B0Cc2_@rxMf14AHF(o*eMQta2s8Zx7+ed58NTKC6*qzMV`@h#a*{e`2CLNei<+K zO(`m`+AAuob}<|NDQEfocBmP9cK-Rg>!JguWYb>DBWX*olyZ|DZaKRgGTV)(dO*xU923rIJkANdbJuY)ESKwm>x-hjMf3K5 zzi4OmZi-WR)|~O|(mzdIN>`<2ez??|ZGE_>LZw3>SBagD-1GPQDv#Ssq1As&Om@np z%sCdzqYwEd{L^=1M@oUmjOX?CZ%n4J<8L&LbsxAEOZD~iX0{6Xy+@=wyD>|Wg8WUE z!LMb`f8=AbOnRc6X8Wtm^Dn}cAe`slWr*!CenrA}&D3M3V4KuZtJGIoR90Lzp{%5= zw5+UbVp)0Fq|(V{Q%kq`O1Jw;ulJSS;48h+S9+7L^!>iln|)=s_{whemEGnmyWLmz z0bki2zOp-gWq0|cj|Z6^dy`Ibd{=an@?=)*_*B8Jo$}}G=1Fb`OXvbTK*$Y-u{--@ z!lwx#olIaiblQDX_#Gz_6^_%0S&oy4xz2{gP=X-RXCx@;q+&K5u`99MU>v@SAS#_+ z%%daX!zJl)B1A_7hN~Uv^g?d9>=)vE!ieu3bcB*RI-cpcmpsdHFL}1~5GkEttRx3q+j^`X*|2NWc z2gQRQ?W77Pp^m%6Qm4R>u}8DkRLZFBKeW|r-Er62wWi^?_xRp-+_mtDcai+N>bPs$ zA?BOt*oA^Uns!MKCXQ{iC9UHaXcAfh?WkRj ziaDK*Xc(v~q8tsvPe;^p)Im{>3W_=+%5jnGEJp>T3R{i}-b6>Vg0(o3zIMW>$W*~d zZ<>zK`yM(%@B8Qoeb>{`Z~GY~eLDz4-$!w*ohrnmgc12ObVLDujjp4$e#g1~OXvD; z=!k~!zr-UEe{p!)$G7}Mq=SwKPhMDRQ4`63C+WSw;hP-(3Ob@8Nl!&+fZGV8;oXfR zrE3RaWX?zFh|GAHj%Yxiq$BcpCmqqio}nYQH>Yi=$&s4vNvD{8J|JuxP5)$vR7^+Y z{{%XsoJ;74sL(2;7aUNsgFFl zo`HaV$4=y+{89Cw>MCuwFNq70fax+3&IRXyTo4qu`mIJnZf#M>Jb;XhM#(VPR zj@w}H{O67LHpr=Xr#gZZuUFrPA$JQ`69Lr#v1>Vk889!H*k;dK`!UYA zzH1@ZglkkDsvVKO@<7mWNZ`0J7}0~l!eFpEPY(u-9f$#aN{#U2P>DGOOdquegAG~u z4bVOVBAYwokuH2p7tajZ!F$jJ$BjWI)e*&nl=cKSoD+1!H}q|c$Za zrnb_9)A0;{Q(m_#1Mx2dQ{mEo!oSCH9%>#HvW0H^uQ<|=Di87HycPkIy8-nhcLK*7 zcnWS86idfaaTc(y)xh%^Pwo*&KQ&JKS1Q9_uOQ@?fd5a18;tPBiZAHc&Tl-fk2J|`c zr;B~Si>NT$hRJ=y-x*HhyiAYSrD7}abcU}7_A`9D z4omr2#>$E^w2awG{6z6tL%v*)w?y?TLKo?lHC>$~_JUV~FyWV(JayoQJlN8<**9pe z?KTd0_%$Bf<-yxL_`@Fjln1})!TW*9e$3I}jj%-g6?i|+{rG<@+Sg=|)JM?ZL3lRs z)i__};AOyja883W@d@Bhq0Zgu;Ol`W0b|^d{Qbb+#raGJllMk)8M4g5Ujqh|eFEwG zm%FF1x9lgM14Fu}=)g`Lsoq5A)<`UxOm2wAHi^NPB7OJ@#oh5=B%@h)N{DWXW1vWN zM>@B#E9CS54h;H|>4<#B!Q2CMWP{Q}LR`%0u!k>rt6&38Fzoup7_9>gt|tUv7t-m4 zsXi2PF2gqli#3F(q%>S*@XPSop*?5t>&mkRym)Z=u!=OOqCs*T4Jw8p{CC(owQ}XJ zL;LawDvupH6(K|kHBX#}`?9 za^qg_ie@9d{iwOL^xpMiu@QbM5-E?T4DH`yBxZ9o*%!B!C8Isk|4A&>ole3TMg(n# zQX{KBTwK5*hNu2_*bY%#Tc}ZxJ>)CH(VFN?K#_ZyT!p}0RL@2;6nWc_p&~Kl$VT`% zQ7u@z>mV&MckL{5!_$tM@JW&lvP-lBO@!Jl&tI7w8tE(}=iRFu{=%~D`p>#|5|+sa5&9hPA+vbCk| z(grEv1gKk8*Rpy=^D2I=wP9^@U5mWZvZk%M{^EwUk>w37b(cp7v@Qv|DjQqsTAQRK zJn%(U*0nW7>Q~md7Q%*bsIev(x?+XDs?$Hh>(=?sYuRjMQT2xEj+%~+j)fblL(%GZ zFd7WT3$8Z2pH>dzIm1{lpkKQW6F_e3KekW>R~zP+i6iAQt#K~6+K6XzyN^h2Nu&dq z-EJORWt5rgbR^1cN6K7AoOg3DbV;`sN5CejhumWvNnO|jB8ka**8He+bO{}A0*^$( zw2l!Hq(1r0orj7I6kKhnPowoN&)SVd!PQ2=)kbz}wm05gaJ4b?mgrtr86KRw|Iv-D z;A$hYDW~6%VfRa5*=Kv{D7e~?i+Bw;d)`d4oo2}VlBXlqOjk7D!qB^t6kKgck4#y% z*)+a$akiCGyLA>^Z4_K>3_Y$CTy2>5%!7Pr!tBr!I4R=eV01Ni?HY5>o6&`CjmP>jiQXaHYvoGBjk`7ZxU6y21PZP;T8^Bfkv8nQyeT=J`G&Cp_=Y4#Tr74S;b&T61ah`gdCJe$%V@q(f|sUwze1y>tm zdbVP8as^i#tQi$tZ45QyXm1&MWnID523`~l_N8HTZiDH9tBrc;k;HZ=v9_(?YNOz4 zLw?G#vTa#pYa@x=j#P(`2@)M zn0Pb+$7ZLBw%}?b(-Tc%FVHML3{Lf?VyR>{(7L>N_2}vfwiHEDQq2g4b1NAFgn_I_d!OHq| zV-Fc{*3Iup*AFqwriRh*@%H99% z!oYS4gI~Ig7^ezVaJ7N=RWcI-1y>u=+Y@i@MlF%kBY4$_q_Bguo`*PoK}Og0YQ3(f zjBzVa7UipGl#NY0fyh_C4gkXnt~Ls;HuAc?(4I5$tz|ku!PQ2=)rMzBjghAFwzma& z%R!&9k6h(k_Y9+v&DVXEtKIRZm*0(i&R}w^8oiP7o?M0juSEdN^aZ(IM9Z~6Szz1FvF+)mTZ$@62M#y;{AKB~#PnTFiHV6@R*>V6=}76U zMp1G2VcW(D1AfOTN!cE9azQyUwej#uXot6j$+PC3X3L#1K#n>NH`8_d%83JJ?o0)? zwBFJI3l2;w5qDQ&u8cd4xUb(?+$i9dgYqQ7^6!`d@c?O_<=8TDfFuq-;>JeSoe1k} zw=9?4J5U729e!BQo~VEYozm$^tm~Iu zk91YbcqWKR1L~{<<-(=o+rA;4pHzx7_K*V*e?nCH_S%{%8`Hay+q1z$EaH)9}?WJyBlVa{QJFFD!>)F(k+R`J=%+B|>V24ltnOQ$=9_Y8X z^z@(E;TMg~YgewXTiZbPG_7vMj_@*F*oHBYiuGn>dT0y5Em7?6h~K^VPtHc@T%{jw zNqp0#s}pi;f-^b@%l(TzaY?33x-P+4F*cT+?z1e%I|^|+e5vHTep6^`_@m|HdTtLge=T@NXbpj=*n&bcJ#{9a|jlCa~*F!i}~w2mx0l7w2?{K9w!R#GQam+w#Jep=Ge+IBXZb$97u0dbbjw?Qtjw}zf@uO)4 z&x|_}ueYm2|0T^pS8`OG=uqRUogJG({n3<%Oq7#tVLQB)4V$N<@sp<@cm*}K-^f6NkX7t&;X?IC=)p<`{^i0Wjb+xHSVc# zhWxej#<@yzhYSfDQ2J$FI@~-2Jb=ukd_}p)AElkrDf8OCBxWLmeYQQUN$+$y zP+CsbL12|Pr$UbZR2r|sMLHizE}KJ6)=5XHvhTf)oO4;sM!Ycv*ztCc-1{N7h4Jci z2TtUq(z);t$WeKcy=XS_M|OM)|GC_hE0NDg7|F@Dfg{Oz<2@4@Kxy;-yz%aUoQju@ z^vk91laNc=wDH%g@A!AQ`ea)iLf;(7<)iOzrcbuzA@n^AxvLG!Y~Z!;n22ki>1AX$f@$B!IXZv?Az6z zpM8~4SKsMUo2_p*&e5#X&Ly!3a=BbYy$AtbpYMR&!%lscV*+@x???EL%lcP^##W(` zd-7|Xa($~HcL>+0eav#iNFQym-`kae%cc3LfZy*Q(L>aNU`-fuet&!Ubqy_zmgQPw z!3&g>)FPz^ONJ3zZ2BQ-^0X^%tx0ub&nbV!> z=u6t}SZL*`c1|OEesW$D?_h%fJH@Mno*2h?dC(i_Oh#?zE!gd{CmW07`7Zp~bVt)& z*oWf(Ki-gzgwr8<_zj;sot^MslZhv>X?C1>ABtg2h8rHcSlRUs>2ZkVxm2SZ7Ln&3 zJZ0}r^dPVr*;(jLlz6sluvV%FId#4}mFO8PE*A7za4Uy0Ux% z6#Npo+fWUYuePfjToB^Q@l3gbft@5*7Rs75oyh&7B>eLb?0=K@NxV6f5{8D)=QT_$87vENpS6?-TXF zWDk$s@oZOBG@Z!ZsD=<8Ptf7U&!M8T!{po|AxFBjmZ~mnG;B{XyR(UG6}=f9DV@Ux z4#cvNp3U9k(=jRq`f1omaprKuGKL_oYoT!kF8C$V)hMTroq}JYT<#|nOl)JF97e#6RB)v8NZj-lHt_$9KvGY!3|f59&iWM>AO2(lDOTBL z=2dMCYa8q8$76+|C(zszOZJV+m0Q6t5gVuMKDX7`_b*WJOB82b%yUi`o$kVL8?Y*# z*x0oJiy33lSeLo^(dc>)Lu+eOU8r_Jq^01O$i0QhyGS~_vLoJJ4%3Yr1<~2FInou) zc8#MeHS{G@SdY6QinX?}BUV|CiVKz_mEc^SR*t4_tV$^OC32l~8kH|sSFnNi8grNFR}U8(D!LZCKmh>u{nWw@aiaMw|paGJv->b$HWM5!7ow6a%ThYoFn~+by0;1=DflH)pYo_l(cmFa`=nXc(ApA+ zWwxfVX@Xom1V?kDD@#)q?I|(d@MD>8m{yF^-Hn|;rV3gJru_emCqZ0~nl~J2eR6>v zj2)xif?p!(ON6%)-6x~S$e&SQV>*$-b|k&Msh)gu+11h4n@A>lN72LQ2#PnKmyRQ5 zwDG+A=v=WU6Fr--Ele_zfAh|z2JQnkI=i~$n;136$-8#z0IK_|AEkFn?Pe%n6Lo-s zU!sCvqJm!{Jb;k*)pA%GxeX2S?L)4RWY~Ns0>f#@=LTRNn^9gpWEz4|1#_CUO6^W6XQeu?ajx8@&BpF~a+N82Bf6V3R15jjdm z>xT$Fe&C(Q5;F!4x2%5i`m}$!ji(P(`mMXg?A33+(Jt;j{4w~rvHXsg9p8ZEZ%>n_ zn{7`E_{r&#erl?prI3}o#18oF!5R7S5j*H?>FL|*o}ae#Ngw2G*|J?WTeeHaCO!UK zzjGK}b0+MwbuB;r(YpVcW^3_3D|R><=CnU~B0TpTZn5A6M^v~eS@f)Jwg0r;zn#7m zvF(|@`*4$0u{~YaZ_V`$Kr-{s*T^Rk;UbAe1znj=Ik5-%1D);ZvVE3J%Qtqpy8ZoD zWyM}0J@7n?^GWc|^KiNdmfBX?R*K5MK*qY;`Xr@QRQ_E01QL}$+-o^G_0nqsG5FK2 zW|Fk+J`Ot)<9Q0UskDD|4nH(SrdyigGU>9${!4CZ^jV4Ru!jGo;MjClix@6&K!Aq^ zI!xlha-LrXtB#hx8`=|I{b(Oha^j$zYG4P|4qO`K>t>O&MLYKWETgd4uU&4oI?vg1 zKP-gYavyt>PbVIF<(B%`YJUb{><4-(9kDO`>2wUq-TP%AKj9^gubY6qwWz?p_jBp` zF^=z>^BrF|(1)NB)Y1`pVVcwn5lK>#C_HULO8eh0r6cx_Z=mBjwoeFhq;oN0_-<&S zBaB^1N9>)ymX0UE%Mu;2bw3pa`P#Xhj^N)#M})(U-ST=n9U&K|Bd&MS5sBSMN90qI zj<8$qevCwA2%ih@NpwVd`{{^uyqAv1pZC!biQG;{q~k_9BC$8q5&PxeM#qIm*UtyC zUH@PjbNn*ZsURq5%9x{7N4WvCx2)@VX1Zels@u^tKyCg`*+9L7$KT4ajuo);Xj*Xw zMeqD*%U#EcHOGmserMTn@6*i|+x5z3i|T$f&6%uh!4Xl4cKr7tr)1n{LjS6`k^6Ss zGn}~5T>n*Zlcx%qZd6N|ZgdStGj0^A{#}nV-dkhGerW=Fo1@}xhc>G&58GZ>$juDp zdpWxNvv8brn%z~`B16#YiE`A>MmnPFqAs-@UD>5{MAz3&NAx2ZI-<+lMn`mQ_tFva zJLm}ckI@nGkJAzI&(IO_|3yd0e+Ngh<7b2s>Hp9XUHSjwcsjcFHyxgKc<+RfwDUR1 zpXgw6uX8%W&2p}j*A$9p5gpOBE~g`Pt#m|u@1i5(Ptp-~_R+Fi9usS0DW!|W?oPb(J1*d+>1eB-LC-W8O zB=>j@IZO?Vc)z^fbtgkQl|C|=f~&lF0doAOR9}UQ`N(B+$f>wUuR5oBfznOazlnHn zrxVYQu5r0G^hy+m_eYIQ)+vYhI^?K4DP0)V<&Wy#r|_T4{RnaoBLb3>bq`09^Txa7 ziu_!y{1$R5UOLh*m%c-J>Px)S)px9|E~mb&klXC={NT-(KQevC52Noe^hAw;Si^3)0RdaTDawbqxBwh%3B4{}ggdo%$^MT=10MAK^c5N2j#A?E;kk z{TgRn-`VZ=ug#7+$av|gVT~JdaQLwgVaqU7n9oe_c zOQjT@(7t76`(XO~Y*)57(;MA@v#s6s(ZR7)cQ-a16Z5fi|NKlZyduPtV*Z9~R?P2+ z_D040-gv*wMmBfGBVE|a9$VH&BFkHvmqpeztZi#r+fcWB&;@&+`1zTXt%Q`z75jbJ z=*Boy$2atCbhgBwk3IeeU+{*gTf1^T9OY&bcuN(BaTG|KHXpmFZA|oZrtIq!R$p;4 z-aYW5Bo8zFpxkQ*58nw))pM!5K2bc3BmGFmLIHmfM{54m9TVOwk1qc|!1HK~K>!OK z=wY0;JuUGL%(fV&u9fphxV`b)$DU^=(Mmx>hzUn({L-+CNevEt~1{%ah0 zY8qtUosK*mEKC~YTm^n_XIMPM`Cy5JyUxl&DobZl3J#4jCv zn}FS4i7;`g=wUp0s4;mjp6KDrJ$RDf9$JbpaGLrii))PdrU>rAr3f|eKE_i=^l!ja zH|*aO@et#S@Z93Fz^eNu`7ap!$>M9kG{05hziaTPO8eRw|8wwZhF>$}Pm}g>{x9HZ zKCJW~HssF`Q&Es#Wjy5v$0vdRHsk$N@XoJDRLJ-^9{~RYCcns#pDk7Z&rx$gVs{aRnxe@+M86W4nz~92;uQue*7TbXThw&62$G3uilkxWgm+1nXB0d5Q@C6M22eA4T;h`DT7tX%`{yj|oJBIwZ;uYY1jQ@?nSBXCZ&(Y(YlYb2V6MQAZ zrML~4$MAGu^((^jF0zmFXMjIe-rJDW6j5o&2gO3*8H`_Q@L{nU_~&Tv_HT-~%;0Oq zM&SQpyetof)8K#4@Kz)ILTNAOZvp?ascw9vkK=ntALBm^T#Va1W#7jQ{fni3&OZr$ z5tAqV96tyCGRA+^(09Jn$NBGr-@)X6X2>rQ`++}8gNOW05pNp&g`x;;=MZjB6+c;CaWC+4%r8`a zQ~Egm2>3R}KMLH=@Dql{z}H*XM|6Qj{|ow{&9o9T6_sO$@muxJ}X`V?q&SX4ZctO zFYq;tr~Kmhui&>ap6>B(WOyR*EeszE`~ikf1-_eM8aqG8a24cY zBm8@1e4Kw4{Bk_bw0~2?R}A@U#rJ`)Wc(`zf1UUPa0lc6YVg}dDdq}E#vh~S4pjec z5Ea0FJwdkTGaR1_ejej%ffq4+A#fAJ&A{qcByN)F<^1K~yO?~;kiS`Efp1~_wFZBy zxC8i3#(&7*Zx^2cewgu8J{<1?zmxIL8R74+>jUGz1^z!7e#wx(OZ*ymFXJgbj{gXL zALHLL!rvp~O}W@J}-N*@pa!A`JX@ z##4M8F9BaxA)Mb7vBC)dT^S$e*Mr}{sgLu|fErl1@Lyv5t%knCQXl6Z06%%IN}*kT9Df}AOvXQ9=(8-! z56~1i~7q_>jdCWGyV*N zpJ)YupJ6=N%kg6H-)4Nh5q^@im-DUQXP#r`C&yQTuV(y4L*EpskMmo=w=j9KkK^s& zI~aevp>LYh$N7(de~QUJX2>67Jq_G;u514ugFnvtF7TC%|B1n$V7(4JW1btH?B)0k z@Rf}JhY|iHX)oue;8|fclRrs6JEZbG**Y7zm+?V^Kh>%O{vG2lHu%%5cLL9>GVSF! z4!)A{DI@$Dw!MtM4*W+Mrgw|#hxaYk1HhkTJmn9^9|!*wPE8LTd?d4dYiBe4Vu(_)5k{4ZhyG8u+7(f3LweShoW|%J};YeuecI@P9M@a|YjR z?E#(~a_y)3!tpo3PiOr1fsbeS6+_>}vi@-X58y9l@_#ktS6Zcb_I)MekI~PF0PW_??Wu!3e)zrkC^gf&UVd zCw&}02>#oQ|Ae9Ma;cB=UjY9@CjVta{+-qU@ZT9v@p1ez_{m|ne1C0(ze>i(`9Fhi zV)CSqLC6NPV0?8GJjFCw&~x2A^hpm7y;x^>Ka)_-mLv>En0>_zy7t z5<_21>f?MA{PRqn^cfiZUdHzs`r=X_=Whc4Qzn0xA-~ajh;WTt9uyzPp8`Lb@t-%s zCuDq_{|fjtlP7%~zX-mU@jn9I#_+3#{!LOp=MRG4$>d2t$8UrG65}W6XXjKOx}`qO zp8)>vOrG>{d)I?KNjD-L`G<5LEIlXV^NZy0~8!QX5>06cG@n?GbP#~%k@&G;vPYZ(55 zq3>2{Kj*&={!S)8V94KYy$bv%#_u=yJFK^X|Hk+U`dtL&_g&Trz~zfv`_C}=d#nKP zS&Uz7@b_8Gz`cxbHTe6j81Od6cN_eNtZRY4!T6gE{sHSlz&~dEBL@Ewi}L#rlonT3zP*@#Hj}Vv~@1bS;7Z1?Huz_)2=H>oCk*~MYb)@( z7=MGo@3!s(?qd9d2EWI80{D8yf5G6tY<(U0HpUMa{8y}3f$wDeeuIC(dK-8L<0t5M zX_S9ow@v_lnDJ*A{5P!t@S}`hZ1CT*nt^vRzSZDgv|_;DW_-87f7iMe_&1Ed+29AP z4*~m@xaIqZ!GGV{1w51S&l&tn*0+EcG5#fk|B>};;I)kZqrv~gIt<*y_=);m9Od83 z*2%z|89&?LU$Mf#cQSs7!T-Wq3A}^x>ka-@Ya{T-7=N|F|H|49{5a!pH~3#$9|8Uk z#y@88uUSt6KhO9*2LHPCUEu#_{7(#izx6us4;cT3!T-T3!n?f#jGv<4^-=!)(K-$I zZ;U_N;1600fs5bamVceWzhPYhJel$DH26PTn}91B-)HcDwQd3qG5#)tf6ICZ_#KS@ zl)=AkJqz5#_^%lJKdkQq|Bdml82n-D55T8i=%(+l25WAmAzIDJ&jHmve;|TZ`#wUQ)uL!HDe_-0+JH{$yV>aFX$qpB%S> zPc!~1VD&2!r^@`~d^h+XGx;rs{As?MfhR9h8l3k74BrEOI>R3UKAz#nfM+oLIp8@A zKMOpM;jaKMV)#YiKtbV9pp7n^+#Cn6DF5Ye6W5o3aKGqZdSn&by#VP_U6y5<` z#_*%SlNsI#Je}b$0UyusH-Kj_`~%>b4DSQ>GyHpC{d(0|sC>C)3()r>^n1~R<4y#M zr+X;+DSTYHiGSg&$x-}U$C$i&Ca-vEr=sXWr_$uf5p~CAu_`M$dBM*MrdETYMH#qm(3SaEO zZ#eg}ir?bQ4-~%DgKu}{kBWc9gD1Sh%AgKIqad=Fmc!Ob3gi3eZq!5cmJP7nU1 z2Y=CnU-sa?caBO zJ{I_gz!UI1&FA3X0(YZ-qCTGZ60FVWWB6R)Cm>IKJn_qbzq!c8t-#xXn;d>4g$JfF zg5+tf$l1WF987CJj#-L#=nj4o_@?7rd!7e=4m>?lrSN-!{|LO+!TW$8LwiyB-vqu3 zn7Vk9KNf2{b^*_H@I2uCxF4r3llUg!n}Ah%BEYR^pGy8F;MZ9A&jL?m@?QnM0ldnu zSAZkHD*nF$PhfaD`u1tSD*m~^FEV@)aDw5hfEyToFK`j;Q{g`iyqMu{0Y3owGADhn z0iVXwGYNg`T<|j;{w&}WcqLyC{BdAq|K-3>Fq{Uyi{ZO~A7FSF@D~{VI`G>JzX}{i zf2PXoAHXkxSN2RlM~H(=z7lu}1n^5JzZ0GG z)3>XWP#=~47l7YJ|E=o7uYjLMd!bj{RA2rE909)6!P79-{)+MQow1kl^BCmndBAVO zKI#T2{6)YY!hA*PdlzsJbEKY;dpB6N_xUjSbYyws6@ z19(65(GW)bG@PG{@rmYOgwF$xRk-$F2Ao0}&@e*$7T{?!TzoI^5@5f>e*yS)Bu4cY zF9Dy#^dAPE2>n+$^0d}rCDVT%a02rsG*cO08}J{1Rs8+H^bSzz{}}LBfUkGte+axA zodL2`hNq0&4y^KX0Zu;ecl)0;z%QNP>dyi{aGGo1UBDIi|BR#WQJl|39K8aGv28Ve;#mMoxM#O<@ZY9{m9Ry z4!;3-H~QeTgZqK2kXbDbz7x0>^{w2&j{q;me?%$s<3Dizar|#`@Lrr>h567@2fq&d z&1$#472*6={8#);ocEy&H#_n*z}=W{J>}p_fX_sJUg_X>13!rTQufeV1A2z0^nC>Q zE~J0DBmV{9t58S3=-^)gzli#=%E863HIDke#=(BzR}ub32M2){&vN6t9Qa%Kzs%w9 z!1+zcFTaBy0-k{Ssq*KGz^!NCp3vdH2mAyus*udTH-Li(tkQE#2=<-s%AX7T0I-r@ z1$+$BtKx45zO~fNpRK^97%x?NK2G5=CaCm&6?hkGUq1yt2>Hp%9^l=;Dn6=fKSBLb zcsB5btUg=-yb@UT=No}7w4bLOeK!MFO~f-x2j3681j4F4eG>R&B>robogaIECroqu zlkWiUhQ4Aa{I7uNNB9_6ZNae5qkL3(oeKOyg=^0Rz_sXKuYf$&|5o6;fIA$#2^djp z`>AciTwQ)20j@gFE#Ier9|1;@NPS-iUJ1P1!9NAQ2Y9-Je-FG4b57OXCn9f8Kpv~| zTL>HnR{6gPco)O;E_48CR`uh%z;^&ct&G16b?s_k6}}F5CGhbMp8=i%VU^yGkv#Nk zeZVg={5J5@C%XAD3wbpcgF&&QuMs$YDxL{AxF7g5v?n!Q{2TC3776kH9R4%F5Et)o z%J*5|H&B0D9DV>e>c^bX!M_LoHH=^C;C}+Y6XVl72cHDN#3^ohgn+NE!!rA2VV#L@=0!g`R~9#K_7dm!+#$54fJ8iA{qWg;99g< zm?ZIUfTuA0PvA4F-SK9|V)SRgDu05&>wsrC;hTY{KpC=K>e~QJ?}(cmd>wGZ$*%mz zfVZFE*0<+?Uqkyw7bL?E0Mk22zk~k(d=K=i_@^KvE=PJUa`-cWPeT6SpA1iR`7xwN z>Dvzc7ApHW4*vk~Z1i79f|UOv@HD?0{>Q)Xm_PZI<+O9$wrYIw5t(kGV$KNOiu((VY111 zJRQNFN71c<@)mARBe7IZXJVs-l(=X|MrPtJy)cljb);k6 zu%Rc>3m5fdOC;VydDkInX)70YVd2o3NTLR2Q7Ao>?JAb;c(yCjnT&2k#;a@T zP&%>^?sl?~zBIdvoXkRzopN?P6HiAoc7=7XlH>-IaU`3L$556rS@Fc24trOsMRJF# zV94H`Di}64lnPagIoPp^HiwE}F2}c)3PIAoj-YH0s!*-E?oqW+U0-0zFILwf!1RO> zovj}h+9#0Y0?GgwXv{l?POoglf#|$`YM~5KNU(hjb8SOh^fb&DgQJ)(%4U zvq)={wP7>6YLvBMEdZ-zq+w88gR&uPW?+rB#LPg9vyL9v%=Faih*Ut_H5dZQB%PKT zr*=dr69Pz3e)BV$~G)c;_?fWZ8fIN3$#f}VJ&QyxkSliF)mOh)tdRd zKnGM&)GC{6O`8`g+iFdl7wUkf&6tBamY6m#)RrJ>X5m6*$pV!G$_*y4NExs|WxLLn z1!j$1q)ejx;Tn`l3(O=eQYKL@ad~Z$nS{mK5+$%u*-W{_G%Qw@EHtxyv9g46kIO4d z7MdwqtRpg06s%UJEJTuI!BhS+jlpVdf|-b5wYCAujS$L+MP>sCRx2y0D0m3!17+lk z%wz_s-?Rxcoxz}re36;ZU{FV{B~;3EF)cz$Y^}IwgRk3yEFIJit zt4J4n@(2@aJ0>aso?_jJ2CG%nvMdZ4mH1$_CtGw+Doe)*qbvzldoo7%tg_&E7&AP7-dIsU3?(Kt~VK}IJ_n>DW4(k3r zNJBBVP51D@u&11LA0PA#)_Hm!4MyjSTgyEIf5`12sFoX{bq?vdfUNIaM)&wZnhx0ZQO!4GbgtE!@A*1WAo+JcmmSD(eOKI9*=Za^Z5YnSTNY4{w+cxwlOGBP{LP(Db zvaRzlx;}?I^MsJD)ge8>3(>s52(5C`?FB+KPcUR$tMr*?o)FTbM#wWy2n`Y4$-_p=BMl_xK(=m2+=%&GrIPMJoAQ-9zQ}sPa1Vi4e5zq$TLp}>5)YC zGe(R$UufQ7+v}MpgmnE3dFBZrJueMWAH((PF(u^QXnW=bAw6Ra(Y(Nk8}=A_w0)j= zKv<71vd>{*!g@>zdFBCOw>Ej^0bxCoggo4+!f~L-t%e9zAM=JoA9C9t}dCc|cf?1|iQpAgufQkbb5S z(&K)}Gwz4=7!dN@>WB3h5c13e!n&6adFBCO-OGnOj|0NG9}juv1!3KfhxF_>MDqZi zL%R14>3ML-^H?D4rq(kr2s^W?Z@37lja3>+CB4tu-muO zJiw7L`-rgH%jx0ly5{1D9(xL!9#>X!{hkBFXmM3`ywq|xo$^*kcv z_T4mZ;4!%Uy=NW~W??*Oa(j8tydtdcA;L7TVDZ%GzFqe62BX?S*fY`?3stu=>9(JnTOQq{$7r5JRaT4hds|LYINT&$2}vA&KJ+~iW=Rc z%Mp=>(fxSXGf%0}Baj>yjW9Y7JoA(q-BZgE(+H#MhG(8qqx)w$mhv#VFAjU=DK)wW zmZPi@M(2TNo>HUxT{-^pFuJ!5d*&%Mx{sA3vk^w;foGmlqx;yfXP#1{=g(o!Jf%kW zta9Y$@#vm4O!F3laVHM;K%d*(54TBBNtXC70d z`_8cE`9_V~cY5YEwQk?(dHGSR=fz>qJg3&}J3aH9T0Jigd!B#Px_zf--c#%Lou20( zwQfJ@dHzwW=fz>q^N(7$pY+U&YW2K0tmj2?PQl8f*6lGp?@Mak9@8^Vs&#uz&pfGC z&yeNp!-z+>OV7Ni*6kgseef`D@925HQmbdfa&}^b(REVKtHLx-F=Sj@%(`Cd_LFYw zqIs2^pM~9arJtvS-4>;vr?|6}FwKkXuzFS!*3V1A`mQsqUv{`Nk+6RL5q8^*e&G>z zTZ^8T$TK;;_cR>8&1U(0JJ|XkADuCOR|mxadk{ z@%F#3vooHF&=Q1LUnYa~C6RO@9*f({P|{f5g7pX^h-MS-F}1;IR6Lq>u4Q^tSkxld zT3}^@TKys;cPK0hiF7BD$wW4eH6a~YJ32{{UAY3$`iz_et!Quqblb_Ltm{q-_~uH+ zd+5-kjyM;+$<0`IfkhBFS>!BVft|64UTTp{^lXaI%8z&?h9xl@ofRc=rd&`KV2MT=a$LID%0SZ~rP7#Y@H z*kV(gQGe|+V^k)-F@fbtncS;U?BLlrQYclkfX+oIl^1Q7>ye&RZ=%y)rz025P|VRZ zOP;(c*N&hvZHi#&3jD0~bfmUKWL1#)Mw#L)mSHQ3L^^{S1@~tCkqukP!I+KNavr{Z zh$0?(brG>cuP~y5>WL?5@zECKCKkEKBvPPQs*h^5y_QDC(Y4iCaAhw?@?3LM#R*Cr zay@}1TZTfJT3WCp<4dMC+J!BVy^cq&@o_O*Qsgd+axG@pVrW(wGd6?mla(N0r<5@r z@y!V|X<371yqrs9<@z!zH1l#SwHZ~)DOfa^jlFh~a!75BY=}qEcJ0Mvo1;l@ENnRv z3$6>pD^5i2Z0Sm+?F{e+AtIURb{2H8NMsL2>)U9B8J3LM#m)p$eF?9!3>KnAs5NA} zQprKtnT=;;es(0XGLN>}9`+)={gK{8H&(!zS*gUaw9U??!2+n0sIIgKYY^9qbUB&Z zn}JM@6mE%Tx@nytj~hKORw$xGWJl}Ceoazc)iLU;-SG^Z2dY%C%UGxwL+Anr<`rW$aGTFWj*%(|Ay2gOZA?{p4`Dfi|A(}J1 zzBovHQ2u7O_QYhiW|JxEYwS@?WsH}la<(m{#e9)|3@0+RX;1HhTIE#lT-^t8vYUwZ zq3cS=on?UfveU0g&H7?@EQ+x_6W@?YMLXzR(lqd5yp`vDJ*H9iYRC<#3>q5BLCVf6|r?qe%yz42fWF(h+o@1z<`b0*me6SD7$Mbnu1CIK*0pk^m)Xf8=PRG}u= zj!UWEvlnc;p=d~n#+=MIDwkw1Ig*Q{X^pfoP{=5y2nHUzzS8L6QHIu>J9okAiToIzX*A}dVo2o&kWI%nP=xYFoJG$Rx`B zxMzx@wGCP9-O+yCWuabq@}nn(n-(*JQ=J{%LuJ0vE>YF8m^`EArQvZG-yN8GOj#OM zJ#iZXUap(1M5n~3GjZJK;Tr><72xxI5fk@t(R3<_A!)0eBBXc+NEVSKhF9dcTwy=B?PIzqdtx&JnO@wm z_Ic}-BrqeVe077kv)ew_LEuhQ&LQlMm}QkB22B_Se<}gd47^Yybt$_~j>U}$fu1`` z!{l8Lea+&UCNHTE3*5_?MDclrytnR4`IB}6_`+VM-nU?AK2-B zbx`_Kz3Ir7OaeFZ8~CRm?&U4149hP1#sX^anFY^Xx=K^8++SbNcP#u97MVTtfs33b zx%ohs(5f>m$LveaB-sv!nhtaEfJF~pu7;u8s&m7TiC>+MwA26Nd!uLv$~>*w}?Bs{AxafqW9AWT~G)S=d@e70_(0Lua&7o^MXb@giSg>hnFa z>Os%&4MaZ=>c+QV=&Ufu;P<|=W(_SPrxm(iVc8b%#x%?PQi-wnC=KP>hY5{)(Y&?D z%6mnOco>Fz*px>;g`zLBFkr}f#T3v}t60_$rq7Kqzq7knE=n`0obw)Ptg)Ce9g&yp zDUPWEPqA3{N@AYbjl5)k^<_UaH|IG-51RbY#oUu0m+{PG7?I+WLHl~HNs-IsR3&Fi zgH$Es8>6wUo*|qx4LMuNLE3W)GaqwKs3om~$GV*+J77FEfPdoRby`D+y{a`tg_S z0wk5!e1;?kPgm$F9~aSI(P)|KNp7Y4?;bpX;@@84aW9%7rl7dzPehY!#@d_OxDj{v zMmf9LD!(C3b#_K5Z{5p%Jwtb4`AH4c(b=;R%zNC&C-g7}^SItvm;Bt5J%N{uobMqw z=-XXU$?5Y*xR6Rd9KeQ;&vg$HF?%w=$YgdY@ zD$E47WblN&BN5%$gSRqxrtGhZ`>U$xg6!$2;Fhe3R@YX~!{0?U^mlPso`?KZtGgiU z+;l?{^(WTruUZ~i+tv^P6HE8O2uwx$t5()D;zDm%U-t%5pG<6Up6B_Ox8S^9KHG~l z_9c_^N$2Kd6nYvP>e|+=ZHTn2Z(g$`NQxsXmo?z81j`#PZLV*KG>7V2Tk0-ta0D9H ztc$E!+tAvus*OvnS-rMx^*Z~~y4Gb)t6SS5tJ|6y)}9HV$vBWVqnMOM0jkZU>2YiYi?A)1^%pQUP8GRF%syQ(b~4Wd36LC-CDPz zp_S+4n)NF^Rid$OWpm5r5m}UO>~`(pnZCB6rJ=610U}QBIE5b!^{+54x=NgS(`YBe zv8`?Gsuf(XEF`KR2Q>dYtX|=igvvcx-K8E?o{{AZEp?Zp^44G6x+LtXY;37(wOa&wpvcO) zwkBB2YM0KVE09N>{`mpf2m&hyRjdH2NML@VCzkB%h-V{BKlf$FTdxID-cg>CI>@V@-O1OduWT zm&dHbX>;S(FpdgD2dcCo3Nr;JMwV5p-&~K;4?={AJtn z7LBF4@c=S!aXkCOeZvqPuu6Ntwc3#nU@}$T)`0mzuC8O`aDip@i)+Uoc*Wu&I;~-1 zhPBQ4XQN7|3>9c8w*$OP)UqN_$!hF7t@$#~}wb(U#Vf&q0hglc+< zOigzvjhYW^#F9lkIE+@=FJVX0=au*3QHLM4#9TAGH^e&}6RWUXhwiXPj4DSMdunVa z^+@Xpq?6HJJbdULlVPLEhg5Wk!BY2XStq5C40NRWw{DCN(Sha+VdvcFVi|1$oVKc_ zIr(K87BR$zm}GhrB1P?77BM54eA@0XMxgK8uq-ju0MDwy2s&D@ZeeVtWoHK2(Uwo*_(T0eg>kTt+)A{n-E4H1{q9S{59 z#tlkYT}7*Ss)l^rHH5G|N{=n*aO3At(Ty%$T1yp{3suQf%4fb+^ufOXbGE&%K?qP-xs@bvFtOJiH*YoVu za^@>eV=6+^9HuO=B95Jv6GIHAqq49u6WvH3 z^x-qGp`QAUN?-GuruxWod;-}q#GT`)w5_bGA4@&*WZX)OKSw~#D!e2eeLM8nvg%U2 zQysUKHhk3;9pbTBUKzX$D@5a&wOH>v)ZIc}YOpE<4~rvf@Qx!DOAR$Y%~RD-FSPOw zKK#>-ywogjs;3+0R{9ERhDu%`0P+ih$iIj3X&p69(bBBcZ3QrFC3t>@Q_o@YwMP zsR`8AuN?ZxT%OtOTBX#T{=lH-|g zP=8M!ms1f3HYD+onN|)TDf{BR{YOewXIJ)!)xpl5&DgwQTvH<>-{hAU8=}}VVW_tT zqp#TA9X&@Zy`(G9IlghwNU&BYwbFMmu_0dHk1gR+Ez^xv37I2SDRUVwBf!%nXQ}Vl z=cyxRlM@rx^d8MfvUamR@->JTii#v~G^%ROh>l95$QcvX^^9l2H*z)5nTM0{O)m3@ z>xi~bEcJJcKT=hgzM;+F?eUS)m!=(kj`Uat*H7cR%`=K=OBX(3+>nZ9#&aucZ{;zb zHtuK$Y{17i6Z z0k!HXU%3DlSkUt?`56^H#Fi_eM+!{4VO8Z?G_BS_cC=;$TIK!&d8@a@N1e^J z(zaZIRSEJBkA^RDDv?}f=W6GJUxykg9ZV~8a=k4bQQ8yO{_uq*W-JPn&cR=Vj4mZg zkN)7Ke?`DvM|q_53{xpaPWZ^CIG>6Qot;u3FdDHj2%{c*9$t9T#;mZ_2jK5?xGc^Y zAm?M^d}2}o$7ZJvjbU-nLhn&UpL2M~Qv+?$;u(=f6%zhyY1^k<&-=%rC(w#d=EhQx zc5(u-u7u|m+vtpu;Z-YkKWxjZJvcQ{zC|B(){dsVR8ZtNigPKViVJ|7#g?0D?1j==gld>1^XoIonLp3!zHL)b%G{G{>f1)qr@5xbZ^ zS`L|sX0WB$(bG&F)=|{%UBi`ssSo{4!7P(v?&~AL5;er)B#`^ zwuH>Pi}i*JY)oStx($83y`H5t!{oB7gPyd>O(XLy_#8n4Z7r9MCwR>Bh4bhP#~{_S z30ubvdY3jzHMGFq*)Kfb#HbND@3PYY#yShchxGDpKkpcIfIzN?Qp04?pn!pBAND)U zH*1Cn9;myxX7K`S-;mz~%GJ`D$aG`#X7j06UgoQi0qi4DV}2ev>hKH9hfSjmUlU$5 z_LRf^#np?)5ngQzp?B06sSLK@Wi>X!rw!m~f8LR!wgU`$f0#3yT-kibRBwnpZ;*2a zlf%+z66D-}(X#^?c3eg~8uGaT7-W6k_w_@C9Ba~@h`H^!O;02{vVkpG?9f0PHB`w+ ztDNn>t0Wy*7+<&;PrpL}+DS_Wufii`xl0O4U_3hXGxa{~VC`%n8laDJ>`x_+uJ%B@ zXY*Wa{DhstoTJ_}Ii?fN z^9r@Y+kCwEN*>h+vU0PUs?<@9B!#_o#+eZ@IDKi|ioK1yTjZVXRzZ7t;iBB$i$2Q6 zKA84bd#Q{FY66>lVarc=gu&}rXEVj1C>HEz`HG4sl$1se6^m{C=@mFmzpelJWi$8O zl0N*`f9^@IsCxbF)ssJZL*u=TO=pR-TXtFduA8~%$(lna2~qjhK)(j=xY&&G_d=NHT>9V~aJ|z54wwE8YtdfJ1 zWjwwe)w`_5l367O=Se(a-{Dy$6$(vxpyXhUSiGye%h!HU*RuB8x~^~kW>@jP)dvm- zt@gV1?d>8kV~?2k<@OnSt-uK{mmF-e&TCx#=C;<=Z;C6=x@Fq@nnS)#Pwn|lQr@&w*m;8(2LAb)$`^mTm|f(5 zc$=6d9w2E{0PONF1m)g|yM?HF{lIEiwdUNe+Zs<6H|@NqQ5-n=`ns-)x$_3Pxt#Vu4^V6QW8hKd#wL|m8uU_5W6@1p3)!ZojJ5~sPW&1B)oj7;qp7OcH zb4vz%?E3d#Et|Xaz`*t|9x9*S)ivW;0d7s>*Iy-DW_5L+Q?|zf|K;tETvIW3+kxHN z%MZ4dJ#%QDf7>~;_Wbxzb@jIJeaoIduxoos*N#Io#M07|ACT?+?^$}l68)J+Uk#?y zGySp#h5E}6o}p7hsZwcq=B*MzsagHz-!j7gwL^17`=(tSWxI-y zuhp~Ynter7E`h`=hs48^t4sD3?YM0DwwVv_pJaV{f3*CSS(nHb6ZxH(G-06Pwr`Y> z1;YQ?eIGewiK4rUD}VEH@hsFIYtliVEIU#8%D{7nCi{u6xb0psIdu23Uwt37dpecf z%ZJK@nCh#%V&I2BOAq+OJNFgcx~#wAwvULi@Q0Uu2a?+?NKUWonmE-rx0vLn*B$U# z6ZRF)o#3EiDIqE*?khe=Uh^+IQ0zk}fAh>+pY+{&&$3BB75lgQzIUj+`jn}@bM{j> z$oPD}e~t9*`t!DFWqT+eFWM{iUoXn5MTPH{dzLjgp?nBsY0V;|H2?m!;z}7GEH4(6 z9;8%E+P_Uqg@&p7>^O%CO)>o8W#LDd>9;JK_EUtjny>MuYU#{vPyXRG(oH2)<&>JJ zykKu#|0#1957gZC0z4zW>Ws$JVKTvkp#PRyy!F`m@O2w*UQ02My0QQ2 zQdXnZ?5gW8nOpku_I~TYb=F%~Ki@A7TqhP~O5RK_-T7w`L9c{5^vu;=UFUXDo7}OY zsd0kci>>*Sh3-Yvi6(Kg_&0Gqx~i$xJnJjsC*pqVzpP@b!kX#3%=dn4mvv6jjYVa? zWxhqlJByorxB2!IH%_?C_dQ?Zgr7}N;f9i*Tofy6D=90TUVLM5x~zTTy~W2*c;Cbi zlpjCg(Fq?Ye`b=3PsOA3t8hwwM#&2$pPW2>>dPhnUb6WtZP5a<6#g<>% zS>{_R?VDWGVZ=A1Jz58hDmRrP1*DSUlA&L8X z*cBnlWV z%U_)q7{zTpwpN98FbuPiQ>6$_$Mh zkDlV&=EiC%U$Rf!e|{swjn(3ufjQ2sLCu!V-aAL;?X3P#dvs>?X|hgz zSllmWpHgAZL`YHurl3^n{&HE+j?K2HM9kb{pPknjY_yr`#^b2X-+;8zoG@M7c<;_b zT|YQ9|6xkcEy&9Uq;;qKyKQBzRDJNRDnTW3(E)MAvzWh4`Tv-E6Zojg^X>mWOBO;1 zfdoVhaS|2-A_gQF6>SpYfVd&GiYo(R43s4xVnl?1fS_n`DFvz)m0HB5K*i$1qD8CJ z+61jqaY?Ne6vaT1Qnc`1*K_VOa}uKde*gD9_|J#oJI{VS`*NO{sq^z#((p`;EV3W( z5iP}>Pp!!1qH|GWzBvh__=7bj7X@wVxGEYQwIVd%cc4$EEXEjJ>zPLx+thk5HMh>V z8$0wadytk>ikwwDNK5E+lu)rLq2zpbPo9;sr&t(s%APJ*s99B~MA>d<#;g&gu@_^K zS9+_J_u>e~Te`1sgf$!QBCUJ$-H3T}7-qy_gFdq?YqsQDOT3a!ik9r%Q8lNmM_pe{ zJxT03uF4MW=xa1|$v-WsWp5NDA!RC%NaY-?{vta^cFaR6GUzj`=JplF3g)7;BGyv+ zNs7uzsT;lW4A!Mr4@uF?)!w_o(e7H81<|&w%iGMaIiL}9T{si1cEz4lIj!Ke+}K# z_v1Bgj5XBQS7mO`TGU8sNyh^Ayv&l0t!ry?TjAAG%_(@FgqNe{F?A*TH@ERLS?B|( zwTbh}N*exIGdSK3ExEK7rM?mC^!lY(HAOni&RM<&-?;kj@_5S{S-afSYDeU~IF`1{ zZHe`k#WhxSECpqZccu(zlT?sg+p6IB+DyD6eAQc#;_Gsrt)5_J@9U&R9oF;_Ip>RA2Y!1G3PseM_DFnP}@!|a|Xd4r?v)qZ@PzyIj)EL$kUTPL0VH~6;3b?j$KYFx+DYM;zK z6|W*SpMv+j@j6+}g?Qf!ubyh|f%gS?byIWO+LMmY)c2{%tlA43Wa7Av?Q1*KPpsrB zaw7Vg6|1T&X-Ji-SnGN>FTK7dFRlKg~Lw`jR}SzI<w_;x7dLcdDUcCKn z>)LcvYusCTqtTf$EUK{gdrkA>tZG=_u=dvoFA;lTEAA;DWB+36sjHJ2#Woj^2FGz2v90*bB#M@{-J~^6VOKOh}QWTJK$Pv@2qto#z_&Q#(n)>9w;_rW|RV z$K9p#jJBHRoyDdcI@RQRF*%DZSve*ph~R9AeHvB&@K z)p@!lLfss}ez__+IuEn&(rCsC)R$Fg)={o`Utr#|tgPwM<+YRx8xFO!-zurhEwJix zyGngh*WA@subb*Jp1Qo=eQH>J>Hv#If9UaM~;JP}|9DDN&$D)!vZyu9^ zVYT)W={yGYV_HPP5cuZ1mqwRXx;@TjnLPeH#U4e?V3p zr{@zE+N+Hh+c8FPNy3ZmIR!853Z(^JX?V57i+`9YaeyGw6R$$Neva1?ydJ>oA-sN# z7yr0^n28nLA9wvxYGn4R46N^DPZyWkA6ny;W0Fj+UB1R!t63-KZpVIOPb6^ia$$p= zVI9c)JR??nK4=nBM)m+RW~k)%NOsW8KWk z)nDB@Bf0MI1KF$DA5YuUam~4A+%&t%FF11$Ini;IU4$peCsnq{^^@7z+SM*hZ zU539$;Jzvn<=%>Wj8@UZ4=3w+TC!Mmh;w7I={b?=!m1OavFfTS$&byes<9*HTn)1T z_hwVp7h-4>#C$Wt5b5mw|h9Qo~GPHGG%y)sD07UC)!APQS<=Fsq*|4E&(dAYI#v*etjBek;pW5a z{2?Ipy<+HfdqVLLyRHBud!O}r(E@L0fE@LV^$F~0YSvb*whK~fFWSl!t%B3AmYNl_ z*CTZ1{A#OvZ!>GBP2ZX#4HzT-I_P(9LGe}#rz<6u^1GVjJ78UvQ(JTVF}111ZSgu5 z=B~BfiX*ip#mCiV!dz9H4YsXqC~gI|tUb2AWbc=S_WF{&ht2=H@jvFd^%w4&gLF&w zo>0R7yP5yH;(v@{#@;eE*t#2Ssj;eotU<{uT$>avkXu)!M>FeQ?Rwt+KbMXk@M^l? z949||j-YnTylF|RT9$X(N$aqFpB>BJzV@qw6L!2`vbRkM?en9f0<(Wse09Y7urWX8 zJZol^s}NcZabSg)nDS%6W-%IjV= z+RU#>^;V<+?_;^9-Qa!i^*m>$W-~`^LAN`w>$`r)cxTM;%-bB1-4N@|%YM_lwyXIAbIj98lPKj7G$ICZ|kC#J- z5C7R>II&h^UzYsQffE(1K^E7fMye#zem%}43TCZJ-#DYo zY}UQ)YLEBwduYeR$<^Ku^C7O{wN`gG+M=#2;tQVOq}8H_1kP-vt0iB+?#TGu7)#O9 z)SN5oHNKl^Z_3N_<oZ}bR;s>Nwa(=a_W%!nMj zI<47IUjAJ(-Ua8q#0d3}30qb@I3AwmIr5tEXw1U_te?I2qi`A|-r{p0t-AdKtqq-aJo zJ6f)*w-k(l>}S1e`$S87@C2u>>cp)jJ?yQ|9*b5xvAeFy&#I9~b&V{v9=DfXxbIgJ z*|RKZk5hTRv*(rcNU6mN*pz6=-YoR;hV@n_Z;bctIX-jM`c0{eH7jZ{<@9KY_Q0Co zSxW{4W{PvQ4wJD8kos{sg_TdPnN!wgYtpW>C3zQmMtshZf-m7$*W(eMa(TM}*^`FV z)BH7F>q^l%t`Pgm!b5pPZ@#>rK2Y(O-z4>u{~9om6> z46KRHkLRP(j6JWemL=y#t(AWJ9jYai97U=HQJm#-r!q5_%DfQ1GU;N~kHW6HuyS@; zudVK`a$!!B(vtJj_PADwiCqf5sH00+TsvYtt|ZsXPxY~B$g`)L`-Zwv)d&KFf{XPY%kx+?L{`#RMoW32Md`2}%PVd~t$c3|zCN=6U-Z&ckvNPciH~`)(H@{S^>v##!1A zb(d+%40_DY$eXzx_;nijwT<8Al{Zy%8e;vfyfo+kf2yJwadRAUS7omE#+L7{xy=7{ znfNIrp*?+n3iNg4jGn0bGuU!BTIf}$vkiRftaoUK`JFucs2h3|_BGzxn==^JT_d~^ z06R=P&-V7Tg|U*oIc0f%o5q@#vFlk4Z{T>J1Vvmdtts(Y)E`H^na$e+H$Ssk(aa;( z-h57eBc5!GxQ3riM&#)C-Yn}WtXj>rQE>jY| z?GdHb4V?Fn89`D55IIs&zf zj}!jRBr%44S3CG~ydAt@+Ck1*q+h}(KepLBpky139)9n35+#IPRiujRAwOhWu7gak zO=xBA(bsjnvGFv>o8wRV^uT}?_s@%_;0(y!)4|H+d}RA`OOnp+C)RqWO$D)&JFUaH zb;?F3|L{Y6dG-=HQ03(F)aRUN+TwMw_anvEM>o!rnmC8?ox`gP?gyV|w0PV5?U zwttmezEK|N8oMG#I(6w}b#+fHJK$ciV|yxk*H5Emt2J}J5G0X*lvA@|ABF9v+kT5$4lPR`Jr z)b2Plv+Z9_!5yUQ4r=%6-=3o$~zIvxVO)@}#mLrfUhT z;y5y&kN_y?kMtFZlIi zv$o|Ni5>eyFHim|;RN=?8&5MUs1mFam`8i*-{QGEMsw*#y&SH>$&vG}_dX?hI?ign zvDqIHymhQ!f~cR!h5JsM80@julFos(ES@%c=f}`?+9WS7f6d9b3fFT#>i=b~wWBCm z?di#NkxJf>aXCt0b&`p-P&)g#bvst_Y@4a(te5RGc?HdU=dakLpsW^k`g7~?JL9=M zKVGNFm0lkGHW2%r=XXKe@2S4uXnMZa`u#F+7QedMDd@71>zUlucCX~xls7Z$U7ms0 z+Gq{QE2TblrLUvdJXJ|UTV&rMrDrm4x8TN^8{_G*zdAK;GQ#`aTp4+t_r_aA_&O7# zBI|L1X-Sr}321G+?}%XKoo;qET=QkFZ{wAxH*(|lM`=TiW%aP5sT=XG6lKd%Ze#J< zR)YO7@0`TqwqQjW@rv?Ca2qk(O3VRVT}04- z@mw_)xoJhLe%{Vl(w=O|pWkD|-z(X(BJ=Y`+tGsZY;*sLfmBmQW|3p5+?;seTe!oS!IOr>*<^Zt(>^){brMJeYoy6~=Y#9H?=6#S#$G#O5?59XO0nbQ3O_P6de@$JgpHSI_D znrZKf+H($M*JStkGS;@iNj`bR+qLaG*$s}premF1)vL~dJbU0x5jg=$(}rR^jBAC` zlqNM&qB`A9k|*`&VhQzmwbGIB#{_vSUWh;WhTj zzujK4_m~p;Y*hDVbId+X7oOwHS{0eka+f_V<9*KSrC1Tyw9G55$*Z0@X+&jdEN{Lw zvt?oae6P>3m$4VHoico6K4M6EOwTL)w))r_(?6>*Yc;CFPFglN?VTT)Sy>s2d3BmU zzh&{PGWSi-v}{jHyS_3B${34Zn>@u&^u3midM7o{ossv*oW~wgrCr7;*H&U6{m;Wk0v$WIEdIegWKht`&Fyl5J zzrFdEdo7fcaEu){qS_p}an7t-dk@b*(TDha*_-)2UG7GGa)4cl{dk{v-%65fJd-Th z``$&KZ`>vEX4}P5kh76DT;`QIwN})7!s7Yi?U5>T4#B=Q+uw(GWe=O3haHSb!_gJwtq&2=M~;FV@nEA3Xzyq!23viZftZ*SJ+wwd6@Z2_DM;*Bc3H& z&~GiS!P92?s1di`ElBfxXGUU4^^w(>j|wB$NoJp25alU{zwaEM%a&FdeWuhq``q8U zdUbM>IjF6jz*8e=NfMuj$f9Kx0m)f zcl5?4|J*UVw%m-y=83p@DsyHH_8~Q#Pa=4;AQ+#Hn~0CCMK%0FI_K$gREDTp+YWs`J!(gD z;iuC0@=D3SX(vlgiJ!K4J&nFa`+miYSB|pW)E8@wzhj zG_8fduEgpbYeVm(&#Wh>Y1~xUIQ%K`b!jrn$O~iP#+ldS{1Kus%IADu$u!=JTIM!g zqC5)Md-H7jCQ6g^7KiV1is?IC1JS3~r?lP{CF+gO^>h?ywBukKW{r{Fn&9xmNsY=a z3Fm;UFTZqs_4MbJz_QiBRXJOTpZlaH^S!&8=W-ld_~*yOp40z(x>>;1Z0*CfW(RIKuM+*lmlYj$Qe zYaPyO!f>8`+tWXClKHSN%eJZh@o>WeayS@2D{F6N$KKl0hOG8`CTqHJ`Amt&j|HoV zBN4ycG8$VYoMNGVTeSfO`W4xHHfluj66Pz`cRixHpiAdjc7_H_#evg?j@TU^?y% z@Fqajz>>XPOZa~`^ZyC>pEn0^hbBVX-G%)Bu=)Q>^S=cjnQNs>i~91_c2BD|b zL+(U8>AW|96$Zokr;i=k2^=>j#ve;%)Ek5(wXt&L@Z)gJ%AghWk|!nk=$GwJda>2 ztyvppdL@$O#P-r^UX;}e;xItV0SIoKK|3s z;3~|Y7ya`i>A9`WK}_Cyt=O!|a0d)?*fo{rJHpKbM>C(Z(@=$*En8Ogs*dzZ$0rRU z-HJ8UKGD%RUYn3b-W|vWbMH|i8IRf4?ZfUXJAPwHj`uFL)_>>VUF(9~Z>H2+yQIzF z%9i)sUYUN+Yn83;ZjHP8Ns(5yEf$wFWJ(L%tSxSIzk;`*2FKSS{z)nKK)P!&_oQ%& zv-Y-C9aN)@-9gFT^oiNnrAX)X_(WFffG6>Phek2u4ohI%Nx^dsw90@DMRQ0odd#&cph$f?HX05&6clSoJralC{o-qZL*k&zw_}A>;-pR#Lyd)BFk_$rM}94mO<_8 zfmIdb1>YHq@z>9zm#YJ)_v6i-1@Bn}(@s1+$G&(;_gFF0FSTl{yqQ(fDH6*z=Z#p0 zMDVJ#s#>I#R<-Fgf6Yw1dl9Ku4aDbj>M;7Fm&}~#*8A^xL$Slt7Vhyo*%;^JerCn} z%$k_+la%cs4i~!v2QiRz^Fq0Z`BoFkdq)>LTGE-fm4bd|$NkJUG278h_-WCG{xK8g zV>F-0kTz^vwy_xhTC4LIoSe*sy{EO6(UGh=$b^n$=(x?K;k~1a7pk=hWosxh5z0oW zc_x(iE)lBDcZ6b2=g0FiKTuLx&4%)HSY23(mg*p}mtU3n0(0#m*EVKW@10}br6Cmy zd1siCy~)Nd8ShfeyV-bWmBvHhotKK;m#K8nR7mE@j;6uC(>qbBr4x16zupU%^c~@n z4&$(Gv(y~f-9*bkbK{hYHfle6t!*dQ&u z_L~xwg*U~d=b1G_qgl13QGR-Y^XX~xhUzMqEd!rX(y^hF`7DIL7e!B7*&DfI2um{S zhDM#oyz$Xl%=^4Uqa|ka_D5oKZid~cRPqdwp`=skycWmLUvp;}S6KhW8Wy|D2u3vY z8}!b~!{^K!;gu4{io@s3AIBNaSh1CVIf=+#^S&IJ3 zdC>28W750*m!0R;S?cq?tGU0XuI<%z;j?RW{k}%`D%f@7o~8d8w#;Xza9yUKR%1y_ z3G6EUosL%uyvbzh6!&lwyB)7q8|@g(eqjjq3yD=m!D|0JfT`(j8FzjQHsbE@5oZSU z^~l?Zz_>jP-00%giSo>hZr-n}izTIwW1^ z%_P0G<$XqkJ0NfV;kzX56+G*zY%N!Iw;2 z7koeb`q5MQC?sw->V|PuH1p5$5P$ERNvlS12h{tcnfF0cz#8+OpG`=ZU1P_)qqO(J zdG|;?v%1^Zvzj;=FWlp1&%MOPEfmD+hfkR4o-B#@>5q3)eLbEzV$+}J*SOn3cg*d> z`4EXjsgdTH2!hBpl_SPqUv=#@e9vEU9X{fQ$rFZGUCYlR8MAjOZPK+PCrya^@g976 z?(}LNuH0bi$JEuNo8(S-=4X!>hR;|1=fqf3nthtTfAQBH*kekPg=(?P|27RNg|-C# zSvavZ7W7eQ{CWRp8s9eHy|Xfn%^&dVfHU@Bha zC>q6Rbub?O=l^@EzPmXGn!Tp%hca36B{s1%LbQW?mp{);9*94{!rw0G`nyY#=kP>dR5Z5yByg~EX(p*Cz__a&bB4^ zVsrJ%6Yma5Pdq}Uv zsght5ZcZFiPc)n6-ZejMH0o{5wP8<1(}_9}Y?$t(9kHinv~7i*e~Oi2r#Pu@YEmk` zp)3{O5SE&j+A<|QH6x|QPMK+^%(7E%wNqx>DRb^Fpzc!)UAbA! z)5v01W~zA>`4bo4aECvHpGU@AbE-n~T{QpGk$Xv)?;|h5xAUoaDfuH;ex>GR3H)!Md7C4DAYtB2Zgu1}HE$tn z9r=rzYstSl@>ey#O}^^Lb~V38X1Vfr@<$>ck!Tm6k*L2fNVJ~@a<(J?BIh}>j~pQK z6*q-gufHXdmQOWqA{IB9^*lEtLJ~U0lF%`MY;a@}iFR`X30>7BblptOaAZ0OeKSeun@vLBZ6x&F zPNE;)NkZpB68-&N5_%Vr_d2qKgzlx}aFJh<(7B96r+bKupdFJ#TzQNvcjXE4a#wy! zLf;w^`qq-SII@ns!;$Anj6ds13|gB===%c+eXo$v_ZkU(TS#>7KanVxTJmgH-Xt;p zy-gy%cgXSR8suA!yiY<$JqaEEAd$`|B;wyeP88WmzUjzr65;lepE|OiM7upm?sw!6 zc>~%pwpolXnY_u7G;*qgFHQw-cBCzd{I)02UpkUVH&ZT@yhLKK z{{wlPE3cBs=WFEsB3sD6V;m+wa-^1g5FdC|^V=lG%fFFmAMcT9AMcZoV8|z-=O1eR zm_$6Es`)c=mm^=Qxq)nO3v<2+VrpKDGZjiABL8a)~3qBsZZ6l1m+SRjda@9wswg z`3;G3UO~Po@)(Kr)Ker9`7Qa5$SQKMD{D!#({<|pEcq^qg2cLOquOsGv6y&~M0~HP z`Hv+0y{_gzlUR>!Rr8xBvp)J*%~*Pw^$~_VT+-Rrv7#d7I z(e;gej@ox3kzXv)jeTde??NKq-POK_+Mh@w|AlJbTkSE#m~y}p+{A+=s?l>AiS;6u z0>&OoO=Dj|V%>-?ZS13JkE%1}gDz|A&sTd$G3E4QwZB;HvGg_Ng{j>5M^&2mv4l0{ zHbU)3s{J+OUmdAb`_XDYhD5neQ2Q#ipGcy7r>OmnWIeVfo7a`&QK{fx1gumq^7Q4SD4`IF_ z_lP`B?sjAqiAC>fb$^CLKl;7euOs1az1nY3`;CTV6%W zX-Oq{i7VsOeLUILk_qIcu1r?@8^~-+rjYP|vzn)o@HbPFG(pORfH`HV#RU#hu*g#WM9yr0D2|25gol5a@(w~|5R z$0gBDQb@FuG!o_5l7#N+SH}B+@&RM0zD8(kmt5zl=oqfh7D7CgJ~l68?vf@P856 z%aWlaCWlK&=o&^AT5=hQN%LxQzazuRK9ae%=DFm5uzyhV068`@}o^44jiFNW{N%-GJ!vA&>{y!k$|3mT|w0ANW?VY^9l21sC zbGu0B-AzL89uj)@k%yiN#ZA5<0t)Xcyf{bmcS>^>jLk!;~|~?P&kxSW8OD2JDwfl*2hB%Hcc`x-TT5dk8t+l8eZ* zT)9NuFC(GnN)rBtlh73-CtEUt+=KRR%#MsEk)N?7(wjg|LwhHY?hPc;ttJuQP2`RE z#UygCBQr>ZpG6}491`K?k;k;7Kt;j8C?`qB>vDxXM z=3_~0zH-%kJb9)oUC4VZ=}JO>4-)x4i9~t#A{SY5GI^mZebv2)#Gzb268SuXL_M6P z?mr@zSyDoBKcMze^4FFOB(b?VPwmeqS6FfZiG9OmnYF|yFo^Db5>1scNM19Rx`#Iz) zOXiZ85AGl_-rYr_T<#{(KJO#ZK7T=?oR^Z&{Yw&ul=qX^CqAU^50lSX@(5{RJw)bU zzf9ura;2JoOCtU?B;sF7BK~zG;(wOhXvuRV*4rD^yop47FOx4?@(Otv^8pFnZ;*($ zjzqj~k%;#l67g;$U$*3LB-Yy>sQE(@@qA3aYRNyzTI>f%#QOz_cy^OpEcueeyt$7= zx&51jzk?*w|1XL0%6tVlbT}@5T8ji9_ELNo?i|N$kIRlQ{hCLtgF5spPSEE=6{9 zet?AT%ShC7RK z&RlY*CAX1ZVf-iI|7Rrh-9tj(&q;(^Od{M8@-s`8lBkzosd*WRcz&(sN67(rPDOrh z$rEZ`O(LDANyPhm67jAhcU$r-iFMWn68>H!k^h&-221`xVjcG?iSl?&?YEE!_ZPLV zC2<&EN8%jeZ4&XkL+-O=8;SAZeYO99#G(C%B-+KtB+6k2iE{XiMEEaAq`R9ufc8&f z9k`E#-hYz_caTK5|B?u2zWyHJtTdSMP{1Z}*pfn`9MVXXLrd}-tp7=@C)=odwz{_? z@i3u1xgYC)66xiVNH32>d|gPyhp&RipDo=;w8s=E3-XtDM^dT`Wo=PGgr<2fq z2I<<;-_Vs(buTB8?m!ah4kqFMd=mM*fNWvQg=B#%7n6whQWD`VClT%{65(Pb!i^x) zZ5c_ru3V?)N)qvmQ}cN8A87w-o=j$-{i}H@`3Ty-vA3m$M0|79JeNd#cc^&*iTLg& z@nHWRvOCuMBp%8vCJSA8fXue#L3MwGM7|y+k&nknU9yuc8_3?S{DH*7p3Un18i{ybClSwINW@c1!e1SUaBq|F_cs#$-Xr1f zeX@%!ACRBp`2dOb`w2M*&j&~xB7a79w`CXE%asNa{`MHNEqlq6T=_S7iY*7op050t zM7rju9+0ln5@w|9lEt|0L7wPJ8hM5-ElI?aNg`YpiE!;nggb_WzYZkAbt2&}Lc(8X z68^f7c&OEt#QLiT34bS%@K;E}UvKhkw09DR!l#lLH%=#!zca|eXzwK2Ln(>&T27+9 z4kQuZU=s12OI~QpdE{d3cS$@f8%m-*UP?m8b->k*{ae{`Vxpy`c8%$w}xBBrc=;ft-x~KwgFQzuLb}V*dRzd6O+~kjLXW zFNyi^Z4&wT8;SJZC8yc4os76rPr~0nNcj7Ngufjm9zO0Q5#JYT-c2IhzsMR}_K~kS z@*fiO$3b$IEnky3uQnHM5U<6HH?wiumi!ggKP1{m8j1GNibVU!B;h}cgpO=-t}X4z z2eJMkk z+-D%s@6IC8uS!Y8Urr+afh6J|OfJCwmqa>4Nu={*@?KjmCbQ7AN%Xg?$s4flArW5% zd7~rOk&E#07_u|QdlKQQNVK1cJbIAK` znM-!T_)lVeaF@FOjKss>g=+peiTo@kk)I{xGFz6Ck7NBqwuKe>uq_X%`B4(%>0>0q zKS3h=lO!H0KSi#)Kd5%Q*^(4Y?AfK>hBZ-G%n@K!`ewq9Y?m3Xx z;&}kM%9huSJJ$c?8e6uKcsTbC34hy2Jhc8B`ForPk%Bw^I8I5)TKn)IMA7+mU}je^C45$W7=EMEbqd z{$vvV`l@}A+V>-$$NZr7{nh?V5)U=Y)P8{4my_$UKT!L@YJVO1_Ns zk=hSa`^yaRd|B;>ldsqkBbVd(GKtFr738Ci{FK~c%UE(1<_i+}n?$~D%k|_+oEMRA z*m4v3JM>^2YX1reU4K^l zH`M+wB=o(l_V1|uHgXfrL)E@s?f*``g!3S^|CD^!md{AEhcC(ZZ2TBDh<5uG`GGC_ zNwkZv$$DG9A@R`L!d(}ZgH3*9i$kKFq>>-o(tB<3EY>yyYbH{)U9!6=W;4ZxZKwPpSKA zbzeia#`sUZj{UE?Kd0Uj4|yxjdr0j2>PYPSwvt(n zyh%Qc^Bxl6wv*8L0STQSlI?KMjeNwBf0FRGlSKLMB2h29Nrb}}o11WZ$zyPzll&6n zJqdmPA&T%bGm9#hlc+DYqrhOPcTA?%ZMDWyRpd z?yZ6f!xhvyE{7jSN1ZgIr!?zEBk2^C)F)g?SpLQTy5U`E*0kAvsq|9`Md3Tw{1^U#Jo;2vg?n>Nps!XoO!5}0a?{C*xEx?%|+p=3AWoZq#I}+S7piOmtT3KtVx5p zScUyKTwxK2@&7)-o3gB%W~a(Y zm1P|<3PrQL4tBFDni{U6BSxXgO@~E)6q>GrZV6WqkM;aN3_=pa%f409o)vD|jn;mq zZ#7=~%~ct5!j;j{&p%j#S741%nl&{B8+)EAxh-5J$005M&sz-NGTWJhac^MO)N8YD ziNVdjU8T$qS4yyM%8_nq)-7h+G(2mDk+DE!+!3yfc1YU)V{c~Nm=cM>U@ue=KMPkx z8(#tVG+x+5>fU~l3cv@)!W_qfos{=-VtC<4q`W1;;-i!eQxwy%x`L7Rma5UWbe;cwQAe_k$@|uL@oWS3$5dvJ7H) z*&8+O4L?BIFKXJG!c9AP&>lgan;f*)sS11|Im~|eEh=zE7=tGJEmiSmxGI9P!XQ%? z!C7IOig+hn5y7J9aAbvSR~7GutKvI`g!fg!dq0?h4^_bj;VKAD4w#1;jm&>n3H9Mh z2sVaDqA?86ez8MUeDZ^;_)JxN8m@|9lT1cg1m?-lRl%-s6$EP|Gf^9uv12gVyH&*( zM^6QpjZH@Ey{ckQxGI9R!LkU{##gFfU$_doB31uyHr_Nj;jNy`6W;2E#KBQ^?H{7(3M|%F>R=g?8n$q;VGzM#1 z@WC7MaJX`sEecoDcC1jBHk`x#zcRdupGWv-lqsqMU%oI5?qNOI3+gCoPDcyXks7X! z;6aEP#`PeiOb?F0pH0HW;Y2|h1m;FO&m_OQwjL`k1!>0 zI`#iJ&1OMD4788Y^zle6%=Cjrkf!OE>!HZ8Dgoa}5~hR>NY?-Bi#LHmvpNQ|eVppR zH%0X>{l{G_PNDQWf}qlrU8U`(_WL!kmD_zsq%rJ=B?hCI~}30K4S z)JA7jfp3!uvm}D21l|b2)3O0s(_<(WyQ_-8SJoUY5#5k39w$J=P!(~4ioo~Ugejr} z688U^?WNsSM?ttcf=dchBh`(ct>8Ol%`D#I=*cj3qB8K*DTZRQ@m01)M$d3%1cz_$ zTs?81e6mXD6|RKfdYdzd$$oE5yD;3egM&mzq}^nDe2S{TS007gHJGyhSBy7}mY3eZ zeX1(y7p{_EdFXmOcu%*#s=!w`g;^fKM(H1|`YYTYsRUfd4^u*Ll<-#k-t(q0y0jUf zGVtY3M@z;fre%0CDpf{QWt<(Zj9?e#m>I*%#+5WPLgD+V!YqOgNX!3=;!R+6=XH$> zRmTP4>IgQi5+4eht`cquR{~E9{J)RzCeU@uvnJV>vF}d8(?tA# zzINc5s;nklWykumzzd8r|72y9Zer)EkU8NB363P(wZ-tV=WE*Y!c9APl;BT)iCeOF zsEFIc6%jmLG8=^8rH6&8;b-A$2o^+7(;9*z?o|=@gexMrQ_3+Sv`Ko8cYmQO7KN)K zSQJB!D2n@41in!+%u)1visB(vvFzxn@Yd&zD&$dB@#`N{#bc^sMYt-0&B8m@2=8iNe5wJqDBgXI1ffxGI9}b+S>>cr$mSZszJ#PHnhyf@|~m>DXJE_M73R9XuBr zYlD&@0qr35R=8)O@o%q1%43zhSExN?I1h(`~B(;0kwOAI#lm#SoUxJrWk zhyyLI69gX;?okyDM^8luQyz`>d;d}ud&5-`+-Z5o0Kr|(S1Mv(xFUj`roY1B44YNgW*aEmWU^%af$p_ zWqcE^jNl5zYa@Xb3chc}TN4~sF^9qx6Fkq=QC>$7|HCSl?LAz^t?w|mT*2<^52}en z3P(lQ;fmns<^Pr8P4E#>3}!n?b+|vUjx^PQUk(VfQi46koG~}K^xaBjq#r#Qrja)J z5PoZwkrA$pU=!sQhx2}-iMCM@nMY3qr~JkuvQ$Lda76?U6xmrD6+}DLkR7gu@2-tw zRYZrQC*sK3$W;;eor*Af>37yfo@$7Mt06d#^f%3NYT|3eVz98gs*o<>3JHFB3=0NZ zOTC8QLj~a1I>M}t?{1eTtB79ViU@8|`kGP*tTDVTN?%oiA0;_j#c^a0IZZ_rhb!Vc zdq{uPfL~8JS_Lsmt0Xadl&A>&G)tHwf_EEwdA%ck@g%Ae@T)IjO6Y)O{lByD=7=@c zxvFDuxH^J|l<})bLo{vtQcaj;5Ih(39v1615u2h>=4*~(C>i_5s%B`oYJww{KUgGM z=A|m)l5j-?t0NPcHwAE|ri~x+39~wa%Ur(zg6Am1RmRof$_N$#-WQpQo7bvEq|4 zj#m2A5??q?)by*uO+VQD7a;u@UiS5x_M~vr4$g~Fq^l1kjD#Ch!sKuz1P{tCHxd$a z!Wca$o2pXq!(CyvgrF2}sgjT~L8aWHQl^C~B{(!UxAmW)GNy+sBRDv)ZzM*inJSy;P>Xjlo2d~_>$=kP5bt6(~cn9{@>>J0?oQRSAY47cM}!NF zp7@5hENjgSyIhae?^8MVhAStyq>iYZ#FF|KDq>N%B7)7-dje!WvR3VXr|=S$u{c~A z-#&K!QUxqMdIGrfN(|l)sDS&Ao`AuP1pG<`Jb3g3G@ia5QUS}t6%d>_zHLSEh)Q`l zTq)n)99O6S{On|y!*=kfw8XTArbnfZtB{r93JK01TwlcSvY*tnpE!DH^RUvS{aa1@ zsc_Q{wgB%)a{6q`2w1HGR)s4dSn%=8|4!3h6K>kU%=-&TFY{|vz|-LhXg2e|*R-EG zdTF!fO{G7pX|FqaX~!%5c}@Gdqn9>!Q6}H(HSHIUUfQmo_C`&6!_iASUf(Zj+MAAE z+VL{~gQoq`(MvmC<}Yj7o5M{zIKZ&4Cstd3Q~~%|-Z1Capn%3B+-oY})o=wgJHq`* z)7}zp+TWh}KdXS(!xhkM=KrE;zY%WQ-=6t86;Ka8r^Q2}p1@}u-~9p7eqYmm z?*~ZxLrwdGA0X|&YufccK-&M%v_JX*(*CEW{qYZw_6|)OKgs^X%<-S9fSutAXttB@ z(zHJdH|^j^ulrYhR{Mnt_&i(zJVNsSIMTSKistQ{bmQQ!K;~Hn8bG*#o%K9M-?3iS5fe! zzYEfBd>{8~6>%_J5y2{n@Av+zX@3)L+QIhN_~yuA6>unA0m012*ISmOpIUH2orjuD z+tIY`qnCF4fFVWGPCj~R$ICoT({2%N+QA-o$q_v+T}8A!dLq1wl)=veWT=Q%Kct9E z7126e5y4&8N>d$;ABMM88EwLq5o{Iy9lpd9*K8G$6|M;GI{m+)cyq+v*7mBSUAQ`e zw?%pw9gRMb*+Eqt6RwJ2l~fuP!9J3sB904JM6f8lcG0LPj#m}Aj+CAWjU%odF>C^jn&rfU>$39w2rfKoP4XN#cnWq z#3Zp=BjIkJeH?8r;x6i2oy>&a?I@a?!JUVKNXq}}ZZ zpFjxW#TVL1+MSNf1}n-P!FP2@?%9qk1sVUtbVvO7h9cws6wOEnU&JE0QAhAa3MSqR z+q3UTBK>YkoV6JL*ozu_ERGFlIp91;?o+N)z6%zWihM-#Y)6WdJb%l;q7;!&)Le}B zMT128gJ}a@8ALM*^*l8XqxoEsE7e>{^LZ#&HBX`We35BtzK>?ax0vPwjx47c@vTtv z(=;Q#b!y&BGva$y&0A?keB0D~7V5Mm>icRit;Uf`5}BT)oDTN8N8~=5XFBqz+CNRg z|0XqWBO}N+$oTfE`yq0=BdIMw#G4NGyH6ws%)Q5vE})I2U;)`uBuaOrcQFZnSA%J{ zJ5oWS5+;)fHw~;9i1t7;bS)w=tUaoHnnZiqOrjmslBn+w$c2vVC87TS+1?c!Z8oi= zE9oTqNKe=c;?IGZI{MNcI{K5)F_?sop^F^z^GehVxbA@Uy0Xvd$B(7l(0Zb8|QgGls?%Sq&~0%ZDQXommEB>c@%K1w3L8%X4L zGl~4ZK_b7~NaVKz(h z84ng!U>u+s`B_Xt_x-f56j`qJ8`S;{u-~g9ACRw!>?XH}d_(ukUCC|*4sj(1%*A-n zk7ne*ghak$B=WtSM1G$D>2DLww>a{un%|`vI`=9Mk%%WX!}H$(q>cg-I*Q3ZA)jg< zM!t?;xg!6JeoDR}vI%6mTfic`-XIq_@)qqe4sHXfCj-MS?c0L1&n3@xB_CvY_M#c% zZUqTlQ%K~mhD81rl1OI-*zYeQPtc5UU^97>Bkz(oIPwwssUx40Qyn=-BEGgb6Jhv{ z~3T zk*AQZfK_ch|J5M<&nDsjEfVR}lL)tyMEswF)U%If_;+#Bn*P#B=((JP{}@;?81@i+;0Q+5GNxt%F@+wPS0J$#N1ak7N2aA@8d<=4aO~+VP^sq=KNOKN}cApP2Up>Hn zS0n$lM?a`i_bGIT{^{zzfaVLJpXO^Vc?o1ct0mDtKA`<|mV6B6{>+hmv`0DzX~z1* z#T>wN(!q)g9cd5JJ%?tb(?#7gKtVcv=?*>RB>W8q8PCO_(F+RVxst@Xrvjw^v2?Gp zWU}%J(EcmR8!Y;($Oe$Q-&6C)G^4&g0~!Bruwn?x9k;!TJ{HLUO}Wwhkw`?%J!$?Y z=0Tbf{&X<+BJ^8wDDti>GdTx&!hwLvs$c1PJB=nV$)Ti#3t9dL~WLYwWW~4uxM857K5pESZ8{-j)@Nbjw z_W_vu6Ram_MtTR;Jp<>`G)G9p(*vyN>q=jc>6}G-gg;N+FCmdmmD*Q>xtCyGry1!! zMIydely8yHQBNZN&(*w7nSpN^sTk=>N08-FNTM80Cy`D$iTKVV5zi2?;!?CHn&E#E z3IEeb_@7I{|6L@@4;1)cPBZ+kQ}@?NgnOGrxO%nUNg~`q68yZf9#i`&wV$N+HMEDmX`oz=`J86Nznnz;E5V8@P=7ST-xiv$gidvT zkLIf|Z>jr!ny*H?#>H}mPY0=^EzJlYp&9A)Q}_PrUZ(Ct)cs0zA4xOfAFuAyXh!^V zX@<^)B+6^4x<5>!yw;IOe*;MUwd(!>&CtJ-W`y5MBK$Y%?nb=u?MZ~s0a?C1NsM#- z$o&{+z@omE3_(FG*R<32EVIM(4{QHdoR zXpi_d(;o3{p&8@F+a%g+Jqf*^kqEz+M1Irr5PqN~*&xGrBjLXfiF_1;x#y$Z(u{mx z4EDR(k_wRF#?v0*YDk1zKqA~dAj2)E8R4D)8E&)kbD>Hpu>yOEbcC0h#Zog;u?~$m7&%u_HENLLGw`3pfp)b3$$9!ck66I11a(&RB%yFfJ z#2PQ73*xV|Bm$=W6ZH!AOSWYjXk%=9kHi?epYG8A4ao9I>k2dUXOk$O2#Ip(1NKX` zr9as6CQHg_58Z=6=6e{;h-WN`@JmVPTLn_j7IpuCM7=bS@OO|zI(9d38pac4M-utY zCy{<%u-^%`oJBLzEeEN02+c_6auV@WkO()PM7U|7jkQk=iS^S0+N1tffJL(`d4|NH z$?LR-{trm#+DRh5y(Ho}sP1Vec<$LG+;d5!*Nud~i%IC4PD0niB;s8G=3a$plg98sbDVFY1wMd0U3V*&39Q+sOElP#YGqg$Qah)bidD% zN_8Kv?o(-ou0?cTV#$N*z8qvdt{{g%AKf3cq*mRxfsB72&CqLi_m~D&j6gksMUPn0 zgZ9u@2%3IFBEF$?$Dz~Z>K;?~G2}?B8`OQ8y3bPg1?s*?-5*r<HMB>* zwt_{!v*cZxq2nWv>-?QGquuQ%;ZJ&iDE~AP`Dsg{{QH4L>oBj=jPT_k^D&4-KIYOM zbMq#!=ns}`p&9uW_Urq`$eehrhdMkNn?9GxEQjM0!t=Opipr zdtLc1iTFMuk!}OX_zuvF_zrV z8WQQ>P9nW~NTjz6EW-MHIaq;p;AYz6+~`#j>1-t%ppQHj=M*INdk0CJ*JSnraemaE z#JO5e61w_=71u%^&CqiJiS&n&NIyohp2+=}ca#q+KLU$Bu;g=^Sq>!1G5KWJ|HG0D zkoMUi%R8TDxR*4;Lz>}lFA0C&kkIM&2I0R0iG1gRjJGGv&|jkV zQQAZQC2BuL?W;i6?=-caOCtVzNW{AmY*}W@Dw?6^8IbweKr_;Rg=UOnTS5BUMtk`C zgoNG(67d}*;ot59BHmQ6q5|Uxc^%e0p#5j8CrB6Pf?&}-wsZj*Ump_j^(PTultg?N zkcjVMknv@Mg80UOMGI{iPy0%=8=BkOQbl)|r-O`l9*KDFBN6{IV9{~5JO@^cM!smy zx8-$EV15^5xQ|JMYakJ><0;7hPi@Ho)Bf#9FLDmr4S5^JLD24k{tXuOwB=&j!`~E| zd)qPy(r4|(U|A6-Jx08gweI)$l_QkyKqP)PO za$Cwl`WpH$o&qw}gM)-G0`2UzhJv5Lg|NS7# z{{V^d&nQB;i*0ESGF%T5;rfyYcNU5Cqa^DOWVlM2@4&bR7F}k`6q*r!8c5v>XhuA* zf-R@mvV~^oe2bh59bnN&TMmL1uutm;`>)VHz?RjvkSDv+2V{Rgoo4tOtnL?+NcUo zI1f?xm%ySPXdg7+h;&Ye`9zcx$adYA#2&GP%)-$LiSU!bqMj%Zn&EF234iw~mn)wF zi%!CLP4ggEHi0dd+wv;S(EToneC<^8ZjkNl8?{eA1MY1xzJV8!jC5r zejW*b%hdfTb+`K?zH4zFNsh<*Sn`CX0U3ND~t0Ltc-|*$C_3Z-U73x*27p4F2b7s!Wnc3Odv%3lR|NDGqKFL0F<~-+np7TC) z=FInulSKaBNfPzw10=s%!|o&bX4GrQ)tGO8#Jc`1>-tYgeh1}A65*aEiTd{pBFFbRGvX(C8|t6s zzS45vWVvrA3H|q3*FOqL_Y?P#8}Dr%f!x@Pc1Ld5{~hv&{XZf%!u^^g((w%B#ul^( zazk%%%)EXAN#yHFNVX3C6G?>MV)?(E{4q{+ksImgfn0Jr<|`pLZa}@G>%hGo zlH$LU+|c^~N#NXP$uE+GJ>P?*@c&8f8(}B8*Py(~4V*thQvb@@O#P*hRDLIrd>gJu zG#s_H_{T2^I;>0PMfeC6=+G(Gw{=W^Q-_B(e@M@|$c5!LFLEFE566bD83+7KLxeTt zW7@~POg&4N1jiLWByAig8lEuWWd`C}_%U5pATziXj}_dsgF6I_SRKj5=CTxqTLp|*e5l1G#?VzSA&IVUDM>V? zV@RSZEF+1)$C7Nv>mZVyj2%a^3%3CzUx^jrB+oaOyRaVqwv4e}#!jT`+Zj8F;lS%Gm=CYJsjJ=TD7h#wnc?n}LBKc}mMUn<%r;<$IH44dL#!e$Sir0c9#~C}F zWQwu1BqtcdY!SL;#?BylDPx!|LAQg~(IlrC!_z%uv;66vv3)!X8G9X;E70}J7{gN{ zW0&(RW$X&Z@btvkl{{-1yM{5`-7|I_&tk@IU~B`qZ^UaIk~gDilDrkSP9)#L818N` zw(=}z>}`x;w8q*Kp7o5~$rwgEyzAgaz}Vf4MjwoYjG@=XnjBsvjJ+SjIJrN>iw0{| zcq?V>qr7Ms`xs*#+{uD1VtZBiUU2=bh7aiUO^P_H{zG2$j6I5FE9CwuuL78hWNbINf5EE) zV}}?UBKNO(mB2eIEGHoM?-)yx{4ZWb7<&RwNaTK!R~5$on^zUap28CaT|dm&9+H1H zmtnDI7@H*b5nhEDdzP^@x&MJX3X(^8l|omDX>xMcM5t<^vElV0$!LVC7}^`AaY!zW zP*p=?im<&Tmq)0|q47kh%AwIj*y~B27-4T9xiUgk5RD_kmwmBS5vq!43=y`UWPOCH zBr1P|sw66Xgk44Qj0n4$H5oMdgjKH<85a090L6 z)(E?a{{s{X5$q(XnI>~z?>`Np+iq{(??~PDX#k<}JHC4PbjZjl%4AY%xs*F7l zp{9y{0Mn8rKNF#*%Gg7g-X{5QgqkX2Ux-jsW$a54YN}}enC2zLTH@<4=|Fxqp3{fH!{>ClwXo+IqXB!3!VKOy;_n0_VsiwOG}$wLup;*9+! z!hTNjcM)ppj6EJT7mKVcaG$v;P^3&1;z2z3Ey z#}W1z$^VV8$4UM@LR|u5&qdhpNivPP1_+J)fn=>lT?E>*#{NhWuQQ$^xkzJAlU%A% zmx1=Iu|JVquCf0idAvql2->s8{z4MdFX&3po;CJYl9*;WLh?l#`y0u6Jhqd>bj!0O z*J|wVB=P#dNAl{Oe2ZulNyp+@YqT6Wg1&R64NH= zk}!B^td3-xMqLvI35_ix8P}+b!l0nBB_v;|QCEe|Ut`CR+@VpIg-%{$$CAYK#&VJu zYV0_Yn65aUkb!BL$8hZiBAxwvm9MRZGB*!%B+R#2Vb}~s!AEApwXREOn zlFVQ_iDXt|FCv-8^aaTojh#vo(;4+7_i5}jl5fzc3uNq#8atijemq{1yi#K?CV90+ zT_V=ZYV1ss*K5=@qFrk2ERr{A)I~Ce$Mu(z#N+sSl5f>m1If2*)Ma9v)|gK6PK~-w zjMExxCV96;T`1b6#x{_ApGI9N*5qk;{3 zYt%JkoYq(;$**bDMWelHtc&EgH0r9+UN!bgk_R+)KFRNC)O9oV1C8~P{EL9 ztRq=lLqh}FFQ!jOE~=p+0ynvMEGBtO4Gj^vsl~Jq$>VC+9+E5YI7;#bHEfdPNq9UY ziO1?R$rs}F3CYzp>{62Tcx)w!$EO@gJXYmNVtQzr@55{j^JEDGdNcc=cC@?G42!2%ek{lD3jE7>Z`p=s^m5Z*{(T`F z6t_5DjvJv%dxXo8YjG;;eGCKI`Hr`J){L_#{zcqJphs?T)LJK-AmucZ-cq3iSxm1M z1E?RKH{PYt`zIefKRpo_sf)bz)05LL&i(XcJaJB0Phl2PBsj>vAGDk2^egndc!w}B zh`2~koVQ8mbe;4B2D!yKJ!eoDk*?oDPd~7KFc3{R-uBtuI79Qak6WNe^_JATdUr$bz=Z$v?9kWWj zKZTx%_au(ykN11%Q66{?Z#wp1AP{&bTgra+y&ig3dBNcJ;yowfQQM}&4{sR;o}B6J z`t{;n0X<>gi!4n)yf;H{#)V`$ym)nk4&JE&cqc)RKO=fDy?8fBc&7#6y%Tyjc(BOn z#an{`Sfuy#0K69H%_`u1M8bP<0N#U&culx55cZuJfOj7BRLb|?B)qc%@V*4SH!7qz zh8q@P-%A7VE`Xj&dHhtuYY4#mJ@ob~*!No8ND2G&0KC^h?{Wpaze#x1chlk5J{IA| z?MlRQi`yxKR{%8w2pxL+@&rWv0Vx-+dC^<^a4$pr=y* zHsA(U*tazRuN`_SAeUy*22DX0`SJ6r;>kvknqk8!23J& zRQmhNalXZg#*TVM3uj(y_(*w4Omq4#>CKc+XX$9`tl_SZ)X7B_Z9KZ z#RIdjZ&v``4(O@a_gM+=;sCsFLhm}uUl!i_(m&$ZcS!)=5cE{)%TFY{R|nud0lmCz zn04;8@70)K5cy{W;7vkLW&AiK;Uxm_o`#-EeNJNHL)bSQfHw_2mGb?SgqIA!I}AOQ z^p0RcM%XtNfR~4!N_jjk;iUrbjzCYvzCD;I687y0zN;Y|kMJqJCN=YCO zPuM5=4?n#9&{M&CM#7`H1v>oj7Gi=?*l%i?zux}k_0SXciSgAB??&jU*cZWsrog+* zir5eDIOwU=m#ZW^aX;&a_f|!`1(;|R_KEv3KfD(}Pt>QN{JUPl6ZfBfcy~ZgCI6OT z0$A90O+fywhMo%E?Gm0C5B==>0Q6MK<3vnM3;V?Ls2|=L&{MJRE(!0(fb`z0h_?n4 z=EA<41Mpg)r;^?eNO-pf;C&K$qP#3MF1+n+Yu2&v%>j7b&=c)32=B`h-dh9kegHj{ z{`5S&U=aEDwg9|7=!y0iWZ!osymtiP{StaA_MM-1?0aVb-X+l6D;s8=d&}ed65hK4 z@P4C+cgeJ4-#-W7?SY;c4`egF_WfGIdv^fdpP(oD+aSF3jAP$>1Mn_~o=X4sCkgNU z0eIT1+WplG^hEvpU;y5=ig^Dk;e9v&Z!un&sigNZ=n4Bi5`cFz^fH#eEWG9W4+-yI z0`QK(i#!$k_CrtD_pt!H+n}e?KBBL4@ID@Zw-S0P{rxQx-u(f1cSBF*e*E~?JNErs z0Nxttso=d`!h0Y9??cd2N$;vRIQIQ}0N#4&sobxcfb9|3sZgq}+Mi|u#p`)UB*1<+HOuluHi_w@k0pFvN>z6-8!?E7W_UIKb5P%@i2%HpK~LrR=ra=DlL2_&fSyWv<8N~8`|kj}ozPQB z@7E-}rvmVP3_ZTa+tLxjd%rt`1z;lo4hP_6p(p0I1Qtmz-jfpE{{-MY3q6(kH-?32 z!oI%*;LSo$<$moC65d|}@cs@xmHX4o&5nJ43&7hCJr(=@BH=w7fVbclwekG*&=dLh zj{v+Ip{HUWtzj2*?<5~$X5-|b&=C9tah`01M$G(~Xyj9RsvF|Ms-hu$U z_d!o3|4w?dV_#hW-kH!-sekX1@D>H&{R{L|?uXXA#j$Tm0A369RPyg03GbKyyiY?< zr9a*9R>!_$1Mu3Rr-Ju+3GcW7yzf9y<$k>DcE`RI0eBZdPh~uMRKj~f0N!KJd!yAJ zW#R3glW%kEJ1GEf8hR?_`=o?-asb}5&{L^@*|$6Py)XdpO6aNBcSOQ_Q2<`_9ctxq z9rQ&1cWMCMJD{gBzSZ2};GGtLw*q=9_ouf>c&7*8y$5p326`&x`?Q3&Apnp4vs(GiKu@%{jRAPqD&qZJ!rL5xxAbnc@%#$t z3H!DN;Jq1oD&@QM-45Q%0`OKrPo+P7tAuw>0N(qdr()mg_c->Q8-UjcJr(;tDB;Bd z@E(AkO8?jLUdO)n0K7KnsXWhoR>F%1;C&N%D))cqz0a|4TL4}k^i<}Dz9!*y2jKl! z5wGw4j(z6`;O&NvI~jT^`MmVt%IIQeZEV=8wfY%E>6}*QeysHB6z70K<^45{eWZNn*;DN&{N63CndbM2H-slJ(c=5_9@4{w*}zMLQkbU{wU#L zii#h8^X<<;PsP61{<~uzrfiDhy$*W&O>ft)_x|dCB|J=F@Wao(#h+H2-?#yK;(ij3 z{zdWL2|bnZZP|kk9v+#C;;n|BN_o6Z!owqEQM?aAPo;gF_!-AOJW>_KI|F(uc<+$# z@Q6_q@573CD?jVlhg=$E zF0&}!ze7(Yy{A9y*oUsBDBcF>so3`c2@g%QDBdTbr($3IBaVHjvPJQlpr?X&mxPBR zEQ)upBHqd`IQAh)Me)`_PsP65B|MxK#ruFF-tsRx_I)V;uO50T_T41m{YL=aU5a>7 z7$wG|uLj_)gr16hS4((b55T(}dMfpK!IvHTz8Qe`0_dsWT`S>zI{@$P&{IjThC&ee z_uT-zNr-zB_91Mrrj za;oItWzZA${UiYIW<|W`B)p#m;4S-_+Wplv&=dCkJOJ-)&{N632pXBd`(*&$anMu2 zyG+9SRRG@2igb=&7Xlza+e;0`Q)Jo{D{A=#)kN9S*>og>K}%W8Yr_@b*GaCI5aa;r%rL@6XUvu`h{1NaWw&0`R7x zr()l)B)n$>@D4*yg%2fnz_ITi0eDwIPv!adh=g}E056KcR3*K6=!yJ`5E&W{zvum{ zp{G(Ff06KN0`L}mPtCqdp(pHH5P)}uBHn*Xcy$4I|4_tB;U+`a2b$WV`L_>xD&_Gz z32#XN-d~`nQeR&C1INB&0`Oi3Jr%sCB)nq-@Qy0t<#AIb^6$6+ysM$7GN1FTgtsC9 zZ^@6;(z_pe!oC*-;N1p2mG@Cm-1G^&lLGKoLQiG>^cD&4x=#Jo&+%_{ zhy3a>1f{AvZZz7hK-w>>g(}`!~EUU z+R9xmEnBymS9UMHJl@k8i8!%Gu>FDK0>81D(gm%o9_FmWCJgXx%#G*r*?eLMXZt2i zX}O2flatA*JZnrPvW?mNWO^hy!5Z_)z2+rjW;AJxCle#dEHjLbp6)iIFWx`c)gO;_ z6kIS;Qz;86mro4una(A~lB{tgIW#?HjAj#)aAcDcg%>DpIYg|#w=t2=XH!Gd`DD%v zWSi6oq_Nc0Xxh9^VeKncNjO5znp$@FD1B$+TswU9PDd4WW+8j8%e~a(hPSURG&$id zcMYpEx!!H}u^#<8&dI*m4qs<-tlRp>u|qgNLGpjxKBqdof^&?YVqdE>Im0b?4fd~J z<|GFCQIk{K){mN8+P3~8lgrw6o0h%Ma)VKvpPeeXdnEkhaXsa6Uk5i`BJS8V`2C>e zCgkIRhpA7#4~cN2>xR{)KKV0!XgW19lGA5%dMY!V&L$gXQ^U!T2Go;eBA0C7-umX` z=B=a2M2kL~8cpeq`s5H)(m6e!$c`oRIejqJzb!s!?CNfhcj&I)T^)LADxb_wB_{OQ z*%5;PjN$QA#-N&?o@yLMHAWpWa{F@mcdWlYwtb+xzFlvB=}YU|5m#y=nXSKYbK{n##^%PBEqc%P zi|R+y*?RN>tf65lZOmp98Dk`s7@JDx@~PomeM7Rop@A+Kx#>(Mo6P0T=}R6VMH&hV%6e9Y+6P+Q1MA0LQsAC$HFcJvSK*lAwcIndU%V_?wOG1wLF2dV`` zD&5^x+A#p9+{obM$!y!%-P2(VcK5~y24lU*0c$90+1l8O z%old=92o3wKR@0tC$~MeU5>ULNsC`(^g4l%Yd+@nbe|tLgfdxanbj+u@4T>kU`M~P zbNj%~KFYFqhom>yX7pav-qqb_#CvybXx_BRiE*H>TaMAnsh&Q`cqc=tCff<@-aZ)b z@81bcpF~M&EmpDgqYcE`2fKG{H!j#2-x)Usx?hE#zV34<*9=zzMS%@=bnh^b(F3t< z@c}s}`*!tuszhh3x4Y+JgBPU}yIFhWOz)5P#A5?-s93pZ6@GKe-fgan4v1B6I?aSw zwhi`g-zMYoLZS+Sa8`qGs*=$z74kq&JZ?4|%YyccceQTVut};slq=M-&?YEFMpvvy zGN-TGX`PUVi%+Gwx2(6&ISjvvnMuSwg~hYY%g&=$A&*Au8+G0Y^xlGsrK5`Ijj5^OiRqDK&e+m4)HKpMGBUDxsHr8^x-LWKRaEs`7Nl#unot#E*ECFDg&QGJK^}VRe{bgwlePTA1Y2X9+Xkyqu9v7r1 z0C$!hjR}Gqg33eciR>^237>2!X|A5j4p$yhPh?V6gr+;NDud%bZU(KT(xmHT0%4$E zt{B5=bJZhMQGuu&aqr0+KZnsXXj*e*60p+wIl!7q=2N3{g`;OOnYqN$GwF#$HkX^I z0<_u$^6*tA%*H5@pyA}i#57XupIqUqA?pDc9>2|Kz50F+ky{&!g#>xY4+gha43WyojcB^Nj{lH71 z^se~U=BBdE-PzW&3w~DMM7rxW%6lCr@#M5at6=!#-8N9QvP}_J)JE!){o+0 z(R@<(hjIM%p^=g*qlqGYs00HYy?s2fy(HK~DxaT7juyFTkPwBUE>4O-(}Wo{-C~Hg zzdn{t;s!05Xc(SI;iMFvSKsR{JA7b?IcD-%8`H#wY+{O@uuDee6UMwXo*x_?b0&FA zK1^0*SXudyP81m|?cOP8r4*X_NP6$SvE-DZSro#|x$aDex|`WPHIxuz(Xz*EWRd>gX)bdgqS2a$$KpTPQX&X}4h za$Bp4Q5HanSz9O09Fl6@f!Wte)i$3X4SbS%BAqUBS8ZeKfq|u5UOiG0fc!miMYWr4VvmLmaTvzPW{PNoB12*-fclE`J zOe8oqmPXLq(&;>I5EGe-iqLJ21g39GP9^bvyplZjfOcYy4y`LnU>KXU-H9WP1CZ-<`z-hLt8saB0LI8JLvssL(BXR%VOKaCsa zBDaf5rH)l0Sej$>;T=bMI9=@iR1vD!3oYf~!Lu7mFdbd(^x!;z>4mB?rn-uY(0X?~ z9^cZ`Vl;0wTB|5%f=cGcv92mv-rie$W==7?9jgQ!e`ca3U=c&A=f^9&KY6MIi zR+exMD`8_*LbjSgyrl6w0?Z~^OMU048}Z8~D<-VzozF;eW^Xq4HApTL5s5w@Rn<45 zd1(~BF=1U#H8*^vE1aEqIH~UDQXwvSc{peF4Xe~G#=M)pQ`FH&s9vb((tjBQZpigTn<=Z{n4iD`3H!1-c+! zK$$Db3-sOIZWn#QAw4G)qIuN=)}s3a&gS>J=Pmqo+>7{%==eS!7t`$@bg!8U(8HrD z|7@s4J|HO@b-{KB@p zV%a5sn@b zCp#5VoAP|UH>b!23%2GK-MfZM9liKBkriU- zV^h;aGm!CoW}pt|w;ZZu=$zk67v)fTTYSL%BCEWh`mVl#@|ugVm&dFR^AAbDX;8_K z;)WW>!tQEJq41U5Z@8_fstnCMu~rru>5S(KfHI3l#u4`o)nt$#p6?n@bvyfz=lGmu z;DSo)paW2D3d=00vb#z<01V4adsc}Duize%Zpv=s!@6VoH9v}!pQ39iS^Z{4~H^bKk^P!7syDmys~{+P-`>fn)R zb$=eIlzb60h2P|!Y$`W=>xL~=*}t`EYZc)O7&S_j0jFLvhu#9Z1>dBb0Sew9me5rl zQyp~cv0Uvz-ZvN@mP+Sk@vv1H&12W`z*~U@%Fp!$wp$@9O}ZT1vb_?vF20H#Q_7qr z1?jH_!=6*0o+9Qa`YdHcr%!auPbKFUT~AKUoCV@15KdXQ3g?vIexamW98#PzY9xsp zxRK=4Fb%(ftT7_fd|Q%hmO!3F@g+FJOR$OOEwUUZv1v#@ZxN=!zcYuKMQm^boC&Un zKMC(+#QlYfoDPgW;x<6#!@u%NXIV4b@#o7knQi+YV5hIx{q;{g_t^dizW#}$e|_#K zozXQqXZLIM+Cw0{V+$f6%Zt!&)cn=>C4a|72yhff4b$GR?D%6qmRA?4)9PxXwb2F9 zh0(fbG`c9dIJ%^6X>?iLey#2bt?o*#?kcVBYOU@Xt?pW_?m8`cy%xPei@r&V-l#=y z(xNwO(Ob0Wtr}P{GWo(2bxHI_yNz{JqB$KX>IQ}?6;7Z1LcyL{En#_}l z>JP_>41|R^mROXA;4Op~SK<_g2*;@f!T(opT|bQ^l+Li+XOe{SdXmta&pbGe;;;^) zCycFl<1LZhIMI+wo)Jj!|BV4KhZ}$#e!dK#THxdW%9k5}qMT0yh^AKUgSl3L>ucp0L?7MSnhQy0%F%a9+r%vgEEiW zn~e8e1UgKScn+fYlrKMm1iZJ$qXg$#k6z*ekjECPq2qICKgs)6=ur(4hp^qN_crKJ z9O4jqn{h$5??LGCJhl|Y`8G>WgnI~j@*yy&($aY;y(vpiU=Ut|a7dE2+Z5Pz`S;M9 zko?8zjX04hfG_Mf%Zcnjo8kx6yu0u(>y1M1dR!wtDtkIe&l~R_p?4|wb^mzdH3pn` zkF`|&@Y2vz!8;`39T$N2v?5+&(6Mht0N$n0%ea%uUEcKmO2QNEgVK8+{?R^ch{Mp^ z<%9PKuF2)mwUfA$&GO)59?l8x8~B&&K?Ztqy@xkHevDrkZw7kxxJKp6$3#fNn>A>T z(HNd=ZA|OndKUDVMVX+RH*YaHp-VGCA3+_(VKYIWK$eG0(3B^{1nq8GhmYP)9@arj z(C-os$Qm@tk4kPT^pC;q6#YW>faG6;Vdcwkue7f%WZ&|*zYF&&$^TLNoZ_qF`p%^~ z_PFDKf0X^N%e{ylhtj30Nj4piUmXsrx-_tnd%l^L#Y~rYd8kWuyBv%?(c`w)8IpQ`=)XT zWKN7^r!&w@DX)(iw+z#$a#`>5M}m~MHK}GC-38YfAg&0McK}(gk%p&Z1c~G7e)`WEx6-YM3OkGH4 zOq)LNyl^PWoq`uxj@KxuQDP7-!TzgM6F68E^}se}E-*?YDERXW;TzH!+c{x#e6#LgbA4M$72_!(aIUS22+WuA35m!rx zY_7N|X(oT|I6pMRmBekn26fw0g7C`ja0JsZr;irg%z@ve6$CAhXgH)ZRwA9{RgAvn zOR5%z{S9SEXKa$EON4${ifDaXZRMsO(izLN*CJPtPa&Q0o}4P{Fp(asHqVgG*!2`H zIErn8iZ#;#t)sVnxGAD^-w(izJW)plN0K#**AN~IdF54o*F z+#EQF2AUVr89S?B3wu<*0<9vi&BtRsq%$tk>G;%fac6Di8J;^rI%Dj(BeiM%k&~!X zdPryNA;cFI2+LmGUqqGF+CfZ1duvur3LDZH^9`d4s&7bVEb6I?hPZ;80$&_oqNMT~ zKuBj?P-zD&x&VCC>;7=RyquL8_^K#y8Ak9A&oLZ-X7VrsRi4(6&RG7mw~BlW>5R>N z)13+Hfctjc)lTMxxpl5uogYu{d}4DB;CYWAq%)>lATdlA)J9JG>&yKc(iw{lM=Qv@ zTu5ge(izj*EwT!mncREX<>AJW z=!YvTp`v&popD#Jd%Mvc>#s0pU6jZnoiROjmmC7!?7tzMG2ODb^Tb+y7}6PwJ7T$) zG|%k}3+asgG6{1xCQZF=a}ulea6UmpI%Cz$6GOQ3Kz#8oV##e$1+e*j%MK9I8HaSn z{oCS$hWb7#CLyjr-Gc8h?l9<5RnyBc9o17O^=bG7gGnjwy_TqAH8LI0&c+ZSm1AHlEo=zmNP+l%2PFf9#R=M~=;G zt6k0x)&4g-1Zp^mlbA*3lj~K`Us9aJQMViaMJb2DS;@Ke@WbgB!FBq4*+zVM+%`l! zLN>yNdE%f2I$Hu7NJ{Dw;=cvgY;7&)ECp#L{tF;Z*dz9I}KbS9XEz zCY)q!0D2R`Q<7e8(}$tA9R6f4l@%St9qQ$f{Vw$Cah>!;H6cB3yiX~{dkOeMMZCn4 zOb6lJhkq1lhTL@Qfu0Jd>K7$EQI>@F4g8BdC%o@LPxzBt96!d1%&Gcg=+)yIrI#8l z9fUV)Ok(q1%z2rVst%`WbA5diI9A2)rdE?lwWWD;E4*-&=2ZO);>2Nds;(f*|6k`+ z1%qZI=p4pUQ=@6tm`zSJx~}jP%Rh2q5tHgw@N}*nKKf2cnV3}H<8m)yAD7%z)SrO+ zJp0;0_8I$}D%vvkb(g!2{Zw+(`0#VdP0XlIx!jA`LKsK(oriy7LOlkK7|!c0_w&Y# z>Yhz?>gk-(qk6ee!INqj9X;J`Mqj*tu&X~F>nKWxibjJ!hX3sFcs67o$lZhg1orS8I@qNLl=3R%s4p|KH&p=N-HOY6x z&X&+BMKFp-Mc(0;j4yZywoJCE0qM)0V9Nwv$ZR@XlH^NfL9Lt;HRwLb9$j4U;(KyM z5;5M=Dx)W@BB)xjToII+E<1Dlh(-NtxgA6r^T!ht4cv_3$y_Sekj2zl95$*1)I%u^T>62R_vuVg| z+LPYZ7u&A4rPKKw9+@&ZeOq!0OfW@;)4&ER`Z>Ww+KGi9lW0DPd@4OvK^^zvh0Lb@ z)Q}>-LuS*E*_7u%5V;%ih<3;0@hwd)M)O9a$o7Lu?VO;J`SD~H?>4Gv-XXK8=;%Ub z(;^Mn<`HdAPfk`fme@!b^+@Oa55Qooy5 z^S0MbRyoiWYuUKT=t&iM7f`;PgSZviGcjid4o!gBa3YnfroVLMW5{eOXvQ24Haz$i z?ML{OEmaV_T$m5K$f~*&k8xh2%lX6(nN6)bCv&p^R~z$VnFZ|tFRdcersa1ufsyF* zQB{2@ROh8p_{Nk;PfW~fjTR+DMU_g-b6oUfHfO1sNE(*$a|IbPn}*D$^oG*hU89Ox z1&ol{RNQie%%;Sdu%mx4evx2O37JjvdpCkcA!Ihi>!!h&$*N)2kdWClWH#lW6ZrC@ zaBeEsz*JmKm0(2XzUm+JY|By#UX6o9jzS_REh`}ulg&+9k)3vE%*4*7v+g@lm4w;= zVx2@K3CLq6*mIw)7`GYH%}83g1#TRDprd<76=1{Tsf_z6ue?O@@OD>NCa0BIz4%-7 zva`0bq72!ZB~b$VOXKOm;@0yn*ecnk?3$&($Xc+-OC8c1Gdjz3k*{ z0y`3i%%&l;so2?skD;ZVEQYSit6k-n3X;^TlymEWXN!PK%)xVLLU95!^i)qtg=;#zcBJ zL2qcMGxSLmYi5~Gf^c%(%7@uY79Grdj@4(jt-3$4a-^-kgRMPpRrl(x_utjF;Cl=9 zp7`nq+72HaS@q|~?rO_?ZsEfhx1G0=w3|Mub+AMIt54Yb?N8j>7CCTb+mY{G+1B*A zEf2Fb%R4hfD#@u-mqr#uSR^{HRH`qb$gJZ$$k>X@uCBR8yEf9ff_?cvzS1U~{oJ`5 z8byg#K~%}P7V*Q0R*#uqqSckKMI7}wiLH3!)!H?Y^U2WNaBDK@>dSB;kxUGwSfm-J z?JbSXO>99s$}_pQp|`b@Ej*^KcagSu;W3fpBFAehBPT~*7+F=bCbB+qGW0=)$0ElO zs8$<^YKygHkrPlfnnr|?#9)a(U#7`&2vvVY7@osRsQLo%4IY9H#V3eCiCA-mbq#_a ze}UeK`1c-OLe(Vz`sW_6Rw1G4Jv$g{DO5vaF!>M#$>vX?w_DQV`2)9?Q1$FSheVas zixH~60($ZxlH?^+EvDxsR3$x;Z!)fz*z}dqdy}kSoqGvYe*nGZ@S}7F5vu+cdi9oG z5TR-&+WY;#1CkT3?zebL7Y^K!H$n*-CQb!W`1S3*XV`emIj3*N# z$!r0!Wx)j_HI>SP&opfZZ{*9zrgMq0Bx@W=4o#04oX5ZsfpI7ngCRZx;6OW_vYUsMZi0k$E zr+N@U7ycW_d!bJqZ3O;*g#5DPeirVl;a+F?M}S4xBK%UgDXegx40j6dn;V%Y6)+l-$%gXW*u|%wr+jEBV); zHC+eypY3Z4*{$|D^|!~fyW##%N(?_1vJZLOAA$RjcB8Uz7Z6kTaAX+5b_v|5wsKWCpDeP3Z zmrMR+uk2pu(vN!56J=Xn{)^c8F85+K>~b&hgg1NB1y=l2KPDx8>U&-%xrwy-I*RCgj*uI+3N{DT)|ROX3t= zChoX1iEJ*(?ZIR?eOs7g*ywK(J*R=(o1q|$ zA}zu$nC=<93R#%9`j1~^f;oaUH$#JpdLWPCkH$aK!P%Ne!B{wzAEm-fPR%gn;zV+a z#MJO)#wub_(o{#}b0a-9v5%pUs5l`AoQe!33V}Zon6yjgLsICF6uKiMh3**a4@sd- zYVd)cc)ahN=K6*Xv5e4OJ0mK}Kwmdk*g4Q$#bA5c43@rSTzgZ{PpbE z*1cW6HW2Ucj`i>>J$-}S?dQk)jgELv>|%o)1LtgTAUk_v16^Db_v=P)Y_Q8{@5L9i z!a{2^^5<ZL4n>t#8!%bf?}s*k<%z)ZW$IXT;4VfI7C2&>JnDlbo@oX{c$Wb!22@ z^H5VuqAA&&Xl_o1q|n|a`vF|9u1WpTq_sdhAV5e8tt)2}CkrN4=gM-~4z8y%Gey2P zFI7@5j7?S85y&m1WQB!LMFrxCkzqnoXrpIWcOTEv2AeXdkU$$Rqf(=KCIc4j^aLIP zaz#GsQYuFdRz*#+jhPFK5(yHd#r{zV-;fmA&Iy}CG$e)gj-mm1w6m>e$3-RTSYgic zP`4}(Fm(Janhbv!hlIJ5zdnT5q1`^zPY#3*!e-7GB9Vh_u7 z5Jy`<(2x|`EJ&F})tgBsy)&;j{8X)&%}|PkVSmFfk^Pp8#xIboTB2$Pe%mc2v;F=_mU{ncwbs%e3y!Y zYpISIrm`Y1UaA%w(47&5UcKg(qvy&zh=1xWmgYcDos{@{U`4f%6nZqBo%GKv8VtZI zZFhzA(S@RBE?Yvgq=L05IXFJg%4JL!ma8vTkXtj2{=x0uwS>2ee7PLm$^!-sG`86; zcrm^NPTV*_`5i$>3Qf1=PNvvrevHx~DRdBXn8PUTjimSP8%tKi5o{Y!NxXJod(fx^MXgiwOSg5GXc72U9=9$ifE^y^IRy(zp`Dsi zx*YZ1WNv&8@_&2BT!36yR~F=S!tb-)ic^ znd$i~i;xt$^g!fWI5~?8Std~a7!@27q6|r)jZ79ZFLTu-GKnc;&Nnz9s+uA% z1Iw=xv*W3JatI%nRP!i1oSqs@ja6flg`f{5az$P*DkTleDK{AbZ;zBf@TxQuj%;!sH}vie^lvN0O7qNH$gcY26N-#0IVnrfRXuGLy>}T~<3~dIr9aq~Q4C z)YX8oXQS7xTY5%f2yc%Q!v*`X35Ft9K-w{~;DUGo)y_G6OL)7L4fjM8-;h!)?dND- zb=^hMP%19a3%eH=`$Rw##0oeY_3o+RiRlq{#umZTLH4YK8InR5%fSJ@>4qy4{obdR zczs&vEh?1X+tQNSp1{p5d+||+^n6wcfWR#LBBXj~bDiW|;RLk3(g`nZ3gP%^4@sdzQfS}%O@~$4n$6M^(<7<0Y6n~-xE?#db?YYZI~0GWmT!6;6hZA= zdB~6y+S-`QX4EKE1}3er{b_dTtao^b%h6RGQyp|OgyMs|Z!o@wp?o8Glss%zMq3Cf zvkC>)TinbQ*lvZaH0g5ikQ6#OqJtRgtonwAOg3rVm!DID`-Se?@BlzBk{Yp8v|%Lq ze33#2(!1fc*hGCGX$}9r0v~3Uyic{K3|y1=(r!3D>~hZ!b#!13%mtftU<4%yrc+>+ z9!Z*C3#PN+(+y;vHi_D@$xEkGSj>uLvFM>k+4R(&sr2j=Yk1=6_MN9JJ*Bbp_Gh2@ z>%wPG+P2`(Cp%x!d6((>D%1aZaQP{b#@n8K=IK*@wz#wA$t&t2>u&E{{8l!^_{R?8 zNNwME>dO0;cCy>fIc?VYr2L=vB!0WB8JL%xm{f&v*JEHeLg491a4ve!p z4@7q_xR2E%2X2k5TX;~rBQ@T4AN{?gF zJ-d--tH*h~Cm%Qoxw7Sc^U8wzkdI9ii-WVk!a3T-bEW>C-RIUXxQ}!io;b4OM7F>4 zhR!=X+0%dAf3$bqYnLOJ79K>rjBDQ?sb4p=(b&1E3ckKtrlE)MGB-#!&tb6=m$J1Kv?;pGP$eC#9ri01bOzSTMyNpclhr8_oT?W zWehuHSDb&vd+uN{Cdl=`yI{6@3=AbM& z@Y?Yw5dZnymT{b)cgjan(UrVb^E{w5d+8fcijtq$kv{HR_y^RNA8cTWw*bqv%j;svx{TbcAkKAYX>Oq+YXtQEk6?JJ$wD} z2O8FE2Pv&h51!U(hClRR!}^8%+R6vbdhw@QNn`ngX6~4EqzScm!GSfMRM*Tpa_{b4 zhsfIX2X?KmeK@xFWoMnqQ6Ayp&Wn%lUe5DS4!>)S6Mh%!*oH$FAE`%KvwC)$I|XEW z%OO~;r&4FXL^}}Od(mglJjB+#B(Zq!;``4^oOe zr_mPrO{<|`?b0&w7M&`x~sIhtF^jow7P4xy6d#)^;+}>E&3)c zdZQM-NsHdBMQ_ofw`wnvl0clyZ7cR&U3bmGYZqKsdwtCf+AWdYxTt~UcZ4Ld?9u^A zc|feWoNykj_k5=Ta0PQx_a?@UCI4oV#FuSg>;>co3;&5E;W&vT7-B8d_k|QKhnDc26uPBy5#0VW* zarrHg*orrFuDE2i194aJ6V2$TOZ3_0OLPsHrX!PPa@z^O?_F zpaKvFwR9;H&|rBctc77);braeLG4t1mk%mzP$07ibsx?i9}{qGI+?L+As3^?-$4?c z3hj!p7_I8ZmRm!k+6Zdzg^-(0LB9gI7@f#V=z0zIDzL7%TG!uB*Adm7)^%c*C;ea0 zb@XVzhFk)i-&)se(IA$*$M^wjMvU z^Ga=PEq+PRffV!c0V(0Tp+KAW_k=*5KD8Z&Eac+_C5_x@yNgKH1D@m>m`QT2HJ%`= zv55`xo&WK{g(?W`zOtMoK#n5`a9%?>I9+fK)DqtVCCfK)5uT)1Ll-><*~8OjUEd5H zDlSSVa*Q8j3-uE`?dBy`hlD>R2ehtxH-LEtHb2p0c}fCVV2-ucwOR=*{1m0h z^?3f`ylW>mN#L1oYVvZx>1In$*tqr*b7Kcniw}YPl*UUr8@iw;Fi1h1_gZ=)i9OJh z4}tL-MZLU_p1>enasCGBoUZpG-dECz=eP-O5r(|p0lmvSI^=vO{&^j={7(2Mvu;tk zc-@1fy82Q4%X({}cL>)=4=tM?r00#d_SKBtZu!f?8}A*^qk2SmylzAK;oSqhD`X(+ z+>3V>GG5?`-rEmvEA(a+@a~iFPO$X-@E(C)P62O&;n;^e3V!(EwL?z@?^6=q$^g8t zKrd_g%fg#~TXsA4p}XP-+4p(;qYY)uD`;=K8M{C@B>5ej%k|}*(7O#4lFC=KRl=ho zOx8PV$Sil#6Wtl<{TlyreQt&x^*P?-XhbojcIHj z)Uu^@-xtXI-PGF3T`kQmn>O;Z-HR`e_jE=gjx`b7tvfEp9_-^0+4}_@ zOTHEE7epH)RIpPJf;IA$`g65Ikd<|gkP}?X4j+9Byqs%?kKW^`qQWd>A9uNz@QUPI zTFAcOIG|t0z9+eZ^b|Dj`IJP-AqIkE4Gsf-)_URJxDX( z9>iVrn`!3{!{`8qn$Z{UAMEOn$2to4-rze$ZRNXWpkjx+T!gz^i2VuLW9Bvlu1_H7 z8wsJ%-O_Hv1}@&-Zf-eX>GgDznWmce${0!lq8Pm*ZTp z6E8O7?p6AB$6Y#{-qya={ef&*fwyffvNcaY%&@k5utbR$rjv)#yW(4$o5~Iw?sAdD z2%S$(hPzytyEJ%rt?;i=b|uVt^#ecAmxA%NbMB2HN=D@qhOgQTce%(p8<-X3F?P_f za;dz%G)y)j#X_M-Eczk8ud(c&(`y|uF!(<*=)S6EO3DtUm=>EPB;4g9Ih)Szk$AJE z91#T_?sBomCs*(d(I8doaF>g4mkW8*9%~DXaF+|(mI7l0@5yoQKfusXFYjNWrWNjT z;h#_TxaQhTq8#1I0|pJf{&tD+CGbYV3CiyZ!(A@IT`n9}WM`v_Qgz&iz}^WQ?sDO@ zGM|hJce#*1*R>yUg7eIJND6nkXpnD?%E>dmyRWO==tvHOez1b(Ek+lyOGtH_1=uLz zE*B2HG-t5W!(A@&z6`+OE*Jj!Li=u1O+-u}GpTHTIx%5nN2}-_dc$2Vq)ypv(fw8J z-7%0Hp3WAX6ObZHOf-bMTzGdXSInQnZ7Hf~11`S(aF>fc6V=>rxH5CjnZd(dF2Y?d zra;7oJC2~en_QL9cTWJ?8e*=xjG_@>Hfb^gc86+qKT}IexXT5v5$5<^I?Hlm?+Gfp zd94O^OyMpUMN0_uCssDiRZ&chgu7gL_BU`ITZ`X!hPzxixny=Fc+0sxUSz3~(ygiq zP<(x>17fi&6=?!uhlvv2x>$9ks;7s$TwsE(aFYU8{uO$A7nhf*9Gke>2meM^E;!d`(2eLCP+~vYAlfqpt z3U>L>K^8q`3{8)YdfrI{bXa1XbI+5j1Q3PNuDs=dS;y^dA5?E;>;Ssom;3>y76c4; zx!AB_Q)~J8F81fZE*q^Iwp0~;GVf3la7I(e4%^`gz&eLVy?9)nZBK zmG}3rUVLE1k;pe0{yzr>dhI~}>SqqJLuWt8)@T`a=#o_{!N33P!An+Mbjo?FGuwzq zj!4K^@!gN?lm9u}7{ah$4i39pZw41LZf zOysZ*oA3z^Js+;qL5BDpq$q46f71H`op=r}IqYBHe;@uSEGM*uT#kP)IqU}!L0y40 zjJ*)L^5uKM+W36$pF zx=)`l}2)B#;5=4}g|70(f z6&*x=c^Cd=y+KJ&lpE>Yhkul127(_W&;!42!Le9x-rT~;F|D7HY?`f`TTEWf(rlU& zV6MesvuU12S@FEGX{M%9`4kpAj|}IrSY((sXkd+V&al~t0hyCQn%MX>e=IdMnr8eu z#b#eA$bY$R5EthS&~UCDKKgDc1aWbG$mL$j9+2Er13wM-8TPe>>=FB%>cg?@yKuk4 zzP6A(YM+z;aqPd~Mpdznh3tfkP&arsBt z^)B}!_HLKkY=Q5$05q#dc$?&YK+-32<1c&Mk9ypPJ?_P#14CE}zuMz&mE1Ijbi#cm zh->v4xOd^a$#TCRZi}IhUWC?&poG6|Xt; z*;y>mnn>hF)7eQh=S(7-$R~}-;pxV5C|X-MMQc8}H*aiUjU&mS=`n+|X*6$SycHX* z?#r94%NvQu)zt8?zHYTHLsPeg%nKvdA z!$x9c1QRu0a35$6XVBA=Cr$(h7WZJ?vHtql_JQvDcD?tSR&s*7YuqPBkRuTOEhh4T94l? zt@OKf13z!6Z`eVb{UxUoLs;hs&3raBjHSmN1~^&`_zY*JVFaG)_BQmkVsH6|{P^_b z5W!;t)7mevzM}`{?R@V*qjP#(B+Cw5`n zQt0g4Y4r8S2jbfYWi8^3-LccWv~!@XYsbK#v170+-tVxvl1le>p=8ar$cthGuWbLI zMf^x+A)BD^1C=Vc{2IV zg~niaZ+u`d*4uZExb11#+SrQB7v}6780>C8Ki)4VH)P{&AMD<--2j2y&bTqq{VM$Q zb)Q4IhKwf;VT*29@YW7?bnh^b(F3t<@c}s}`*!tuszhh3w;S7T@uGA}!K^(zq^LUa zo_K5^4i$Id(}Eq>MF+&HH=SnvvTPgd-@Z-8<&?=(K@iSr5KdJ>t&-q+;&D_PCo*Tc zT2vm&6;eQ(pcENhF|h4Po=(%Utch)p_3YSY@gj@dq3+8a^s_M5lrNaElopBBdsGNBb$esS`tmk z=0tOIGSL*W@w(Sa%RQ=x?AA3iZO_aF1mNK-3l*~QDi@2%H4749d~uUaVvcpj{SHI9 zq&N?*z$ij&S*o;UF5SvXUPh>*0u{i7Y`h^GZ^*{$EOE8F1@YB{L&hl9fB84y;`(~X z#%q0{8jwdJ8*j+Qo5c1C$%I8|>t)yVZ*>w=>R8qtK8Sry3dT9qLN;FW-STjGJh>z3 zz5DR7SjnO>^EhPV1v6^lH%s=2BUMWK6F`Y&wPY^)1+t2DB88?kPguH`Vyw)-Dsn{d zS%qx8AscVf{a`4yrD@DJ?<-k1xt414G?f*BX%%zHW7fvthQOD|QBAH25b9PH zIAr4uESQjuH)P}WYp|mK7EHCBSi3ce2cZNl6|0~@dhtRwUVl1Mk>A@dbaPgyb+g`F z9vr7NCshkP!222)218d7l-rD=z?}~~e!{`=$?i^Vq;P}iY zEdiU8wCdZFSO7Vc&Kkps;qf^myB+9?wQSr(xj9#M4q~Zb$j0k%@)c(;bk)JpsTpHD zkt?znwbYsv@g~w(20N6%g4JSs_?3@2FT|sBRqy-=ZRZnP57~H4Mq|;vOZ4V`WkLG~ z%%p~sbJlAIMxsA&9J%w-DD=@Oto^nqqXqA8$i^G8@#?NYV>+KIwn<<4z5DEVDxVxm zC$iN%%7$#b&d6_ejQAiTWaAYZ00>54J&A8*8vKY)oGF-@TpsIUiwxnWr*${)uS3BT zV{QPvA8;wdty_9VVhEqPB=}dFE*;<10|jpu3Mp`1AcfxI#g+JGp-lAvMo^!)LN;DO zuUjgcLpI(*8r8ygtD^GqPh~n=%@1Fs=UfkckrIHw>>X?~dM|44>h3e*y}LFvZ*nhb zuL#;?(RG!56*vKHuQY0DQ#heikgXD{nxdL2DUO5;N@~yKg(q#Yu63@$o8t-=vhjv& zyhNkuq8J_?Pi1nVH*h{|E8e}hsuZUz=5Nu<&RXA*zGSTzp>+E0jeqi1j-}qvI{)IY ztY&SmZ`4CJUeqN!N9m(|Yk=CjSLV2_Ja_%^bll@-6WNq!ZbQB16t&brF4#VOZqe}> zT7|hXXn!kBAF0ce-Rc&)F!Zsh>5z@LWaimKsv#S%O-t_16Kkbl$i^$i(!z1l&ajY; z*DsUoeqE=THjp`~_wYVJ@#gbF)eh1x_^^5(?H7C^HMJ)RYLt{`wRb>I;|CM6@fvbF z0yzqw=gSEi-;j+rWaD*~q4+i~hkCYjci`x%KEr!MC_c#h1`}+p$_WbDc=6(HHl5wW zbI#hIs2V0+P8Eb|QVoVZryjELTJ_WQj98r5Z9YhNgQ?`^i+eXX*2*Y%gE5OR?HUHB z2ph!?!^TK5H=Ipn@ScV>gBH&808tpxwt3^kKO9KR5(gX4|RS8g^Rb9@3An zMF%7AT)3vble_Lfu%FzG33|4 z84RDABB( zU1;&fg8XqgVZxuo!~Xf;yDFnB-ZE zAxg&T8EYU3PvVXwPvYzag(zzwxz6O~rO39B8+M#S5_WL@QCue;Nz&`EuE$B91kOs5 zh~#{du&0M4uJ@7zPCrRpA0UbAgCv1-F-cs1zKV!AHRU3zvpAuV_48>0QFn@iC_s1P zUjrxb2uT#{^A$Imk{S0gR@^XbKI4{K2UWS)iZ|G;167WlGq(Uu>-n+()lIfwrDXvcWsF+8#e%*8rz$Myr$k;DSyi(pvOWR; zlLs9ID)FFGm0JRmUHq}d=t(Fu7NfdYIMd0s9~|^t|Jcivc!6vfgCzUW^{@Hp~BdNa`N%gdqIe$&Gm5M{eM;hz9a@ z{zoQ*>6rd_PhCqgiV=z=Oh9MBJ6m)fypx3&??lm{c~4DArB2R!w0bXC?g%80%W{+6 zQR`e5L@Lg0vo3Bxzyr8IVe74HXjKIS@HI%l6LLUH*GmBZ2PEtP%2&@pMMO4=%th=nW>z}4(gKVpgMFP{$;&c=+z@( zq(@~>2kCj^eFxaORpMQ|%ZZm7DII=zr$BGQ^mhGv({ZhYhc1*Ket2(J#M4laB41Vn z;2jS=mGoXC;qejkmz=BE03{NXTvH?^9(7_>CEZr;MLm)_4{^a37{ zy`RByviy17&tN|HF0eAu5puE6-UM%gmvim#(f2s2s1gg=hh6R^>{F7P3jIO2srxsN zh3s?U6tV_f`{eH&b?n=Y1O8F=OP6~Qdq#58odBNR?1S7dk=)d!yc}-2v=0BoZU4M- z*E_GlX{Cj$mXeb!>!#7Iqa!WJ#{AxV{W`4Ik>5ed z=lU>l=oDTNFUoxvuJbTnjezyCexCp&XF!4Bj@Z1UCoi2&PPC1qW#_9Cnn=s53?A~PC!PGXc)-jHnQUsNip=$3rHfDm$}Nn? z+h8+T721V&qp8t3u!-a7nM`IbvG76fL?WBZxxWx9uQ^nkz`016jZq>&g6rBp4~4Ie zybirA8Y$zlvjA}t|rx|@--c)sX^@t*EMy(_-8xkwDc|9GD+_)8n>5w}P ztT~QSX7W3z$z*Q4q3Cp%6OT*T99b(1s+KHwbY>W;q$&iKw$Xmn=cO_wFmTA5?$7`g z681Ty>mhHtU5$MCu}9LwIXyKwR;n`kF?|N^{S+Ln?ORE_cHk2C&yJp-^=hrZcu3vi zxUM7xRxcu0vfI+>JW(TMij1Tx2@&S#4w$|zIh6!i=p0zs8S;=?kq}B>PB50sUdHA#lyWTACvjLRn=mN9(r^< zSIw=Y%dC($y+MAZQGWaIqtTwLg7(7>dDAUg?~pfr&N>0#dS<=F%F!~IB5Qi)rnT72 z_H>f+FbtRXfaU7i{8L5u7<1M>=_7lSUVg41r$&rS7Q1fG6<#JWWeiOq%>}$gRpe~Q zn?BJ{)?hX8WsL!qUVq&#= zz*=;lz#(sX$eTWfO$$V&D^^>BsnVx@o^S~^=j&X6~qzrI8hFP(ECZ#pN+=JeJk zU3TF+UQaH{JcZV|L%6O;3+KX+LSvOV(VPWUe^*ei-Tp7f6cfNd5q00wmlYCZYB{=1 z&8LUcp7kMB;OGM#-8(AD5HmSC=RL1Byy#&<-gIxDQdk}Br8;0TD=**WkPavKTwv(C zVx4n?Q|@LA{%Hz%(`npx^T$i9?A|q8CA$whmtCCa6_&UQBjin|nb492U{hX)yy+ot zxSSFP=hNkm*&j)o% z7$I-E#T&1Oyy+oty7L6*(8iCZvXiq3tovyVdDE3?#!GjCUOMygLnuBVdn4k(_`2^3 zqvT<$B73(GR2~2dtXF=nFBY=Wq+1cowpYV>9`dF)j3hJ3sgdN=Fl}4H^FuG(TT#cZ zO+3$)Zl3L@7vla7AQhW0;`D$h=aV@-Alk~Q(*r<@aHsEofSp#?#oo+Lk6gx5Yz^ln zKW)dK*>aPiTzkl5CI`cu#5@j4NOlxQ4b$GR?D%6qbypXu)9PxXwb2F9h0(fbG`c9d zIJ%^6X>?iLey#2bt?o*#?kcVBYOU@Xt?pW_?m8`cy%xPei@r&V-l#=y(xNwO(Ob0W zt(xGhm($e$z*n*dmDqQXEHd@-+S_Ecwwvwh#-bjQ12GNKz!8!^>nlh(Hhac$DCz^vJ=F z>9Z)+J*v%?o?yLP13fA!anxETn;~VqS3*ztk%~C?GTCm2o_q)ls&#ZO@}`)cV6qh$ zq{mr@#RW^g5mI2&rHi0FR<+w(6i1Hw&&bvH%KY?C7u92RIpY-m- zKZ+m&!H>T|&yR8R5%|jSZoh!BmAFQDBJT;0xEE=jnAkz-D8&%Ep{c2iEme>~PvaKRudMjot@FE5zR zVFPZ~IFcNi9y9pY_N+0RoG82iK1o*yY^B+l$mg>uJa;Bx4h6DJY6Q|)YHBoXUZ=43 z6`ld|k6dSnM)X>EI@b;#rFw9WsNA6WB=>4gk4-31Uj7-lsq7;7{R-rA{8Nw!O7=%w znwaE13^%$R+dpDOX6o0m6>!rf^n<7yQKnn|Bq)3bPEJ5%=UHy*BTm3M89@Hia1)k@ z|8ls=HsQVnZs%CY-0nK|X33vuP495Ik6|B{+=Tp5xXD)Yh_X*e{x!&nFTmX>yrKVf zm;dqX$8fhu{)b%tCot*(|{b|F!I6aLe`WQ!f8A*nhy?B-KYMPucw)__s>_kHWo0avy^G<&vA&)6bLKe}cP1 zaz6`qm*lQR=hq{-kAb^Sa-RtIpyWOk?u#V%I=KHyayP@hTXLTb_lV?fhkIOd_rN_N zxp%_-|FQQi@Nrz#-FH{Aw3eMjek3@-aaOhysf~&ZH(INwWx>m=0?b;dEHjKON$#+ zhgG^oWH+LiqP$7kY;3gVOQVg@r^q);tEh%0Uz%-%AywY6YprXuVb@yOX2ULO%WG{^ zzY#U!IY!N!;Ip11tvA6dJxAJYf?YjFT5OVf&pvsyGAJnE}Q+NeAG9I6qNGav;c9=47%|aQqQIK=fioBts@uw`x0Th`Dk4;5v z0n&9RZJB({ZPk+@kh&o>JwB@?;`<}XRCo?BY_XKpmX&Sy#Kt{<;OjGS#PvML_VX(n z&FBL`cSk~WSs*BNe>jpJBsYfB;dDd_Ad_afp-6aQPdJwDk57O_A>jEugXt^9FQU@X zBqW4sW$Izw{r)CxI1TP}vzkvzRhsveUO7H{@wlbQ*+g3JU8AvR2G!>wT*5>!eer@8 zw&)iJhTgOot9ZvJgKptMHWA*%R_&rxG`26Qr4n$9H;>IX8k{sS8@e?#pG}6hYGh`1 zI+CPLuv+0vIeqK%wmC+1nx<(buM~2>6mq{icx@@w|t|T zC1kkek*V>4SC#@i#`xk&)uj$*_y94NJu2x7C�UGn_dxTrR^@(w8v?Sze_}A@^em z-i+e?t0D%_0yVx;$o;-Op~3uM04RKajtKR64QL+je(?vQkC!hJOTf^Pqe3#oy0g2I zTMD^vv;==BPO(iCk;!ld*b=LZFAxpy%BgHBmQGJaCNnG=6pd04-w9+bkql2q zXmDrJXz=YJ@H4oYQNHN%*`g5|$688%k7&FUa-Wad@lwcrrj;9Q^k13o6cMfH- zL>nTi;z?XlUd^N?4$k07242c3PS4zQZ)7SFN#@itiyQeFLc1uZ0WKxlKR=beJQd?* zpxmQ@UKvW~ZJrDBBF?UsLhhGB?u#%ibjBj^0o#{Pc#+q6=wz0cUulbXfSrpQb4U)h zCA57ZvWqX6Z9QnXZBZ|$W2evFj0w~%$`=QVi<@6W(fq1qF;HN=j2f0g?wcR`IP||m zbYnAWey%Z|wQwoqzA*+JBLtU1?mOL6$lhjRxmpUjZ+XsBNSpaWgS`Q*8?V<)WLT*e zq^;i{Si~eD=W-bL?;+zx^8z{FJ{@vWo5pRXX>B4Io6Gdj6DMZf2Oqvl9Iw+w zGYyuxR5~;8pUxDk6lYJVI3gujm{A*$2xy;>)52qf$H_nQw3Lw_C0R1*^R@*U@&S|{ z7C#5uDqIS=zt1ImqPCE431brpz00Azs)VUX&uk>IXgs_@*%#G7U;J=A1JuA zFVH_68qPMgFB}qv2c?kvh`z11h7wK@Z{i`80lvpB6q_QqJ~MRv;``0nQ&TfV!d^!0 zrI7nF`gmcDEKB()@O=?QeR~EAJm@W!edEc4iF90#Nl@^-XH`YP3W})-mCrZQt~!@l zy>NP^E$3uvRY7YqyjiHl5wW$H3aNSu4M?w7FtcA$AAeW`XBX+G88N?T1=6E@6&2V~ zcrca>CnrFG}yttd? z3(q2SSH7b=Lvf$~>XweS#=^D8!1s$UNg?xF8j365miHpqtiSXe_FJ0Ui?ZL*&{0Hr ziEVk^9s&<&%B@Kc+RiUIChgzEI38SPl=pm7vra;V#?;b z5O8#wTle9DcM%@oR&#z(dJ8Ozl8ddnT3q;E3c2sCt4kyi4348KUQzGM88{z76zM@y zJzf=k8A9&!fRJY{+&(vVW<%|BlS>(9pDWA|VqeoHu!_^@V{U{5)W7zNCs`vq^ccn1 zf8se;C(td~+GkpV;I+=Jr-Rik7YY#u@MBCWo-?3oqYwjc3aTz)Z?52EZ@@45H1>(I@kT=VG1K7-WzmJLIj z-v0ZO&tDVx{7Kh2tB;)Z-inj!-OrC654-DX#4 zs_Rqpy`9frxw&)GYfoMNsUP0Brt6MV?UbJC)J`4y{7H7sremLpo{T1<)PEa}lYY`Z z-}}QGsm$h2z5n#(-pyYi9aQ#$Ppw>W@>|rqD{9M+xV+x+>W8a8eLPzI9vuBA*ecSp zx2NpUC!Ra;Hir3v;TS};cN{JJ7#!7)L6VB{5vm@A^Pwj(qAO8`@%e`4oW#!d$1tXP zFTT+gTd@rmH;;{VKHt3g+^$teT{W%*Ln~l(HHODrHBUU((h1E+&OPzuIqQ#Zj;>u% z@vM{~i=N}H+bWKA9+(fgYF8hb@15`Uj6Ufd9gDgvp2b*Vqhn7z*T^+AJ~1Dn_VP#eZqEKk3cPMiL!`h{?PiXD;FUMHnej)oUdkw|8&v5YZYj+XXzu9szFw zZ5$5cdOcJ(yNVa#Ol}B}Bj-`MSMWc^!U)q(^!W&%O{vD%W=gvlyO`2|fEDRw>@uSJ z1uVcWhLb0@0feci^cuzpYJ?3TY(J&Lj9o$L2xFa;0$amRDR5Ar8nOEsBghdp&d5c^ zdKkN!QaHg;QC`nga{ExhSdcMPkqe<}jKTg5l*0ZfrLYfG-2Nn`D725#ix766QZT0} z?G~6HFrFeBdMJcB>DfUw5nCG~9_z!ifu)*NIDn1C-!Yz`E9@?_PP2=ibWuD(+wL=JL0cy%l{`R_$81 zpL^vMUZE+MvuQ9WjqP&m`Pbb+Bj&*M>+To@>E0~dz+AGNZa5w|TZL`ROK03RdW(-t z%zRiBeQLFI#5?3V(fdA1{nJRr8tBCfl{2o-7cgffI*@ZE0eP+#hHFBrC14UrxecgQaX;sib!t} z=_4Zj1XA+BDt|*M>i0#;$B_9l(a`_Tl)~;&O5xAVIgy?a z>1mN-A1FezKK$_-~E)L9uHEAdc7U#D%A7il%i8V zK`HEg8|fyjV1A9X3h9fKPs0yBtisIcrt}Jo6Qne52r!BKuB8<1dMV|j904P_uhjvO z+!$o-M6W_UMao=mbt|`Ts6Jl?qnaE|4{q?~FN*V(Zv~||pH@T;vDMMoQ6+aFrwC(D6mfZN7xym7)xDg9*nC!;A4Y z5nPfx;UG!%=4~i=TTyTnjYeg=L>|?79e%35yV0OEyitXaNT?oUTW%jY8>?N+6ZUN@ zGE});uTw$EOldSN?=xxpR>+O;PSj<1e`D84PVz`n?xPF1T|O?bPx=lh?JDIkgf0G^ z8Z~u*W$2@-Q9WcEo*o6EY_g6wATJ-el#r7uNZ-dLp`>?VU+Sjp4~7|=RrqrEFn0J@ z7a6Y@)5kFR%f~oUYR(Vfr^>wwax_Pg+-m%2BRRX>izdX?7MC#p+3mg^ax{)eAEmT8 z>H8q$rgXODzg^$i5mO&O1~cf}1i4!+nsmah@4bpXehg>O_i@PGk%zu*lcs-s4#=Rd z19JKF+b0!$d=AN=?~9PTHxK{1_nH3TDu{1R{V@W${dws7nxc=-VJPFI?_VL8Pyg?@%A(09~jE-bFTi?kZQa!z}A*U~gfdANVeT18n&6DBHcx_kwDJLqlrmE-4zK3aa8 zTLt@+LYIO6xP?B8eMzBdvG*0wM-2s)d|56@!a)6Z@K4DM$p1_!Uxr293!v8KL=R{;OJUc~zgyUK|HXUJdCqB!gL?qLCb}BLjJWp*ua`CE4 zYCKGcoA^III|T?gZGZTt$ZUd(zWUYSIbd!Qyq{G(#R^fvO=x&y4Bx40bK$93U~;F@ z)6GqjP1-miE^0GCpu-!R%KN16a_h4Y|P6Wglq0G>T)Jz1SL{csgAQy@f7GzI6Iec(tJerJi zIU&R$KTQurF6wL?l7yeA>8KIrEnizCQD#I!L9;W7h{fHwJ&N^bADdiS6T zg=m@wB(6UCjV#L~v2+NW8T51fNQ1}gq8yUc0{byoRNqT5jwKk!5{zT_$WRH!Q3vxJ z?h6J7ufS{m-3wki?-m1Pcre5Tb`N)H_?len_2V-$g*n{kzc$DvL;?RUf8W5)&@MG^ zI5-sY_wk&*!I4nl>fn&p9qjX8rx7uHMYE~0r_Vp!%O&Y^)_(s;ul`M|^iYHgXl%NE zr?+m>o8wj9dhyC{N^5TzYnW)6n3&ix*3cAgh%|;98zUtcM|;?wEa+^Om*9S10=@hwU$LulXp%a>pr5#>(?#qt@5JU;)3^Nj2uIv%IU+_myBA zMQBrpE|4GM?e6Lu*jsSR@>0IR!NCkA`PcVk)tRry{LyZTWPo`x`B@{HnP`a4W=wtw z#?co2&NysScGyNcouO$>T(o`32;JHU*Xfvy*?Y_^#v??PU>x~pm31W;M+cxDWsLH{ zQi5@uNvqg{@?KlcBh-jgs+QK#9EvFmIF-3JZE}2)qPrKR2<35e*%|`FSfMM!AWKCk zGEfP|aR#wwa8G_=Kl@5Bj^+i3GNMW_j%KrnxIWHDvS9jR(-eClQ$Slo$`+i_*o#BeUg*vq!b0~$?m@)X^-%=z;aH3td}LyGr7(dH#Bj(FuQ*XUpntM(dkiPMhHZwP!tN)EA zcGOXj0_SKj#xZADazYEtph3GV@_jf^n={Fye-a0;e2~jL#-x=?wS$6=Rt@MXCTcM&>6-g=reZ z3nE1vMutZteZxhmNzTQ_BU)cfMf^k&ZOuul%qtfo) z03O~JF;JmnS1`jHUy8xZOL<)Zy%(9wi>%LC@Je3^#<2wBDCUU_c!!n|mO-Xa{KUL; z5-wv2#!)`O)Nw$49ID#d84VQ154`4Hmj-f`o4VSWpSlSFph!U z3K-!Yf6pS@5nz<6o_tVT)V`Fx=(Flk;zKNnUy42xY;pNCFL+_gc1BlQz&e^Uw}a{T zf~$-CwT}!8^aXnTpM&po^X(vqqP~&7Yl|s9Zo30inByfFM_-l(GvNdU8e_g4wV+@L z#u4C$ErmB<3C7WJc-m10b2qHLLGet5^c+&D9^k9oPW6mXDv8Oi_?$sW6hV>=SE;T=FLocER=c5|FWpevp@ z#E}PetV8|3-%E&UtoFsDKu$~0zMju>Igb$4%zRLzMCo{Ml1C{}6oC;}&OG?Pg1PX& zg6Y_B^C6GdGs+0vv6ITq_qw9~6Nq3u>WbE!a3j@o%CQF&J#G!CjgJC7j?MQbA9qDv z+bX^{AF7IOK2h$jf+i{%+UOb`dz`T4beYg5*R~a0s>_hl`H7vv&m)KqdnB=w9brcj zkG<*9@*d`051c??9`>&|CTsMS(c0seM!hwk{{8bO!-0Vp=93R~)qL|Np7WcN<=$}M zp|114`B#GWaC*%*e<|qIoL>3OaxbrG=)=EvRd-f(ZmbQLAFu7+7VeDcEx@9km9Ktw zepmAGhUg*BA=WU;(Jy)X$X3;R0@Ns#spTcj-k~R%xh+ru+!@2Wn|j+cAOk8fJP+T|%fi$_02 zAXFYjl_DF{MuA%?Dk_4X8XI8g)@*RILjO=q#jTV33XUE?@(3SqRZh)&;mbU>GUmSZ z?6qehVr!+V(p_2RDfg`KRCp>q9?wcom1kAuYR}n~huoESx+~x0uDr`#dAGar9(U!v z?#lbzp8MUNH@iJ=aeLnC_WX(4^MKp)pxg5{w+u&5)us5a0yF6r_k;jVS}hQ2IK~D9 zkn+|E3ZOg0|K_2=FB4D$+fBF)ignBC1)K(8H@K|^0ha;H2Ob)}39)NQu33*)OQ?0P zA{tl^JhV9AHh|p02xbFCIm`w`Im`yZL9o{ffIC1{v=iMW0PfJGR}vlIe;n(hn`rzC zQHlW9S5ex@G3L0jL84zF0Pg&NSs@x&AA2b6VeIvkqOt@BL6{$J5cD{ua2C<~xwA1! z;p7yht&GJfg|kUY;UtF)036E!qF=+<8z}{5#qE?{!PuRY!uh>OmaE^j{#FWK0N`0mETi#FUJzRg|`9_FSsW-qL%@KiyFHMliGQdVlwkm zib;`h9jY){;*V8fX2U!P`~-oy1)`g1Op?8nV)ENXDJBb=l&Ub<&}3AFnUP$t!enzJ zrI=J`k|F+KN--(F6X~i88GD3iOhO+f`Xa_2r_{^XlSo_P{34bp8t#eZEa8>ho`uwlnr4N>T5hQi{p(7f4rKtmE5Iz8gm|>8YR;ljvGXG3j1FDJIc& zq;4E-6cFECN%e4-mjfbA*}#EL{p?RruV@Vpet@v&{Jc>?DUMGnP3H$XcImu;+Vk^3 z6{TomsNh&nd~Wp$h@Kh&L$z6)7tth`;`qr9Qyzz{T1zQ6N;~F;QRBFw1z4HFA-NY6 zTJDlRylx`nQWQJ{J5&}e&NuR99e%35kE7xQ;bq@&favFb!FUN3U)gV$($C}MqueTS zfMc3luwiubwv@IvLQZW4xsTrEc6mQwpX3NiO>R;Sz0c*OzQpxnO(6uOT$hlO<=+W8 z$)h~EKP2R&sfQt_ZnBQ!dCDCWa#9EBdy^!T^vyQ83tlJI3W^Nvz8gP221WkcAxHg5 z{+=cBXsrGveyZFDA(w#jBq!GaBxkp~_6BFT8oS-wAt&wfu?<~L`X0idPF?}9A) zUWD8&g0Cj__DheN{^4ZFH)_AX#Sh0?LeBvV3bGG zc}!uK?Hd!&d_*YQe_&tLcMIh1M;?u5FMhO0`X#>t3Iqzt&0c2++T z8Jpdw@c>;aTnm6tRE|VF0St{N2DE0p15s`PauBO2j0G)5+QKw2=uY61@367fGgK@tJE0&W0DYBA-xc zqr^~TAFy?jfoOPUCNd>3OGsikKAGMhPDTKilH^LcCdJ;)!O(y}HVFhY|6o_sU?dq! zL<1bPLBkt2BMIS%y7UWNT!pqalDh&tqqL?HE_o9 z#h?j5jf`}3b{YW=>n8B_176{pnT+l8cK2al?<1{ec514gbk0qMp+^lR&5;8%t-mV> zs1Fr_Ak-8vp$asuXK=SRI20TX?ix|01_y>l26pRNKs@Lj7#`6EMtXyIBTZr+kVt5k z6cS;^P-`FxB!(l-BR~=UmF@87}9p{8s0rfO%}vE z-O~O3kuI%&Z=g3cs0I7?G&i>4!zgJHcoV8c0V*L;BWw-IUlo)kL%T+TLqofPFX2!r z(*UZZYbl|CNQjRT3P?xWWXI%0Q=~q9AnmQK3)QPn?A3kW_;e~}jTpgmjQ7lqLnvfM z*macfne&4EjaR34hj=_Rt6@FM7rA*hGV2^D!Q#0Q>_D9_b4zd#hPoW_)t^Vn&-SsI53~2LW%CP(biCo-uP8xDJtU>Yyem=Q&hz zO~j6T<$V6ZQ2w$bd5hv>h!P4&((DiOMc!avDF0?O-mj!mzTRL*V?*9uAj_6eKq5MF zr*G2sd5&?cDPSUy@!=|cmvb{Kf>W_{dMYw$T_!ncl!ADhJ!=UAJ|lx^gI_d?hYi)E zPPG`DLqIv^y`5L}N-Jc~`E40+J#4JK>FYzf#C?F*ikVPGIc(=p(@uWG?XA7ZC#btaG=T)D%D9JL6^$4sQg%mC-3^s5) zitwU@0#ZT&Q64DeHF8TRAWAdo5tU0QAnIdDrFk5di%w7_yCSiD(Xn_^8xN01i#AgC?Mf1mre4j-O_B6Gjm!roWd)TPIveVA1+hz@PsxN zo(j*5FWF#O7Qln0s<0D~#&YV$YZfIG5Ly|?>0JR7aOw+Rs)PcvIJ^weZuDNy)Uu9f z*+bM-vG6k6qARl{t4#?7WKoxSmNQTZ1w=W^mQX;F84gYfCgL;RmIFjF=8JJ{IzADZ z*7P@_a}|zEhsW!jUYa%^Tg;`>neRgA%&f1_Q1S3S>*A+`0wUhzA1>}=W^}{1&t)EF<2?fN8!6e_uG{3u&4J+_WY$PF+_$DF*9cmff zMd-2iYk^vGyCOanQ^tnPS3P`XA!5G5g?;+>Yk7I0s~0gZ&5vj@yKNS5yiHt4!NvJ0 z&H6;p&TO5iH1|TkeG+tFF&cE(i^Z4pjm@UCL^7U^kH@F1uh8b%gaUZOqQ^Jf9U3UY zDURY%Y}U^AL1yeV-Z-6)$TVvFxoV zfJ>|0jxm_O_RQZzE>cGc1%w{>=WIMHvc!1uU?Lqyn1RKdQmm>7#iOtpU}5>itT(J$ zoL*@wuua69g&b|8m|0#ZT&QP&0LX~TdoDWQO5n^PBndE|Q_ zE+|++0V$z?^Wo)^fD#rSEda3{G*UbZNwg@$}!02g?l_jP@y zl8dc+2?Zn#=#MmFMy2%r``?cOf~Z{eFB|p;8Gl(3KgfY)#Q7lg8PGj6jfWGXuf-8m zEj5mKZFr``8WDg_XCSDUhWKq^di;x!W_Te3%rbTk+lX-bBM3lxm>qXDJoW&vFV5;A zWC+6S09r>)8OQD*s*>s09p2dC-<5kG>SPbadRUZXABnnZD6QalBFtNH_^(fIWGfF> z9j^EomD$d`Tu#RuAq0~0!)1q82>cPRC_Ud>bFlMt4M!qj-m@NUc%l**9_^1wk7^Fi z_YR(}VQfoz?bai%E!DMazvu$Td>>eJJJ>d?nyKNMC6t#PTQW+x_DUUpf=-)gPG(vIn zFtCW3%flEWBsUNY5FeUH?dGAldDv;MfSy3>zmoWy1@y!gE`l)Oj6sCQiiT>g>=H`x z?=ngeLl*(td0`4!O`*P9DBUEWC!p`uL_^`GvP>hEXG`jD9-{- z^@wV@!VGB0D$c6xU+J!@ILo!hwbs4Cb-wEY*DGBc%Qm~VyD+*~ESzLO(m|En!+7Iymu1Fw6g&iHs4TT0ZDiISWBwBm_$Tf( z7cu_P0ZO*zHV4Ol*e5A7-HKgRZqG1dSDS2Oj}BOplcqihIkg#hJAvPUA9by)^JgHZ znw4@_LWcD5_C!i@s})D2T(^)z!nZGuh&~atltZ?~zrUvpWs|BS$W!Z)N$!n8PO2a| zza*6Otv0!`-HhF;@a68q*imC`-vK#lKWa}k#{9=@a&Lp&=Y^a+PN{wEc6VOu93$Os z_p^|bc4hxL>H7!B&BBg-v+HZ$W9p-r#k4u;>xJBu&bIuw>-(IdZ@rKteRNXBm`cdP zPeTq(vtau=a@2M{f3JRGq;@7fv{Cvm_{lLrc^`wEJUn^(lGz}+Sn)lAp0NCj~aOutU|6y zFd)m=5IYz2XB7S>3x9;wf&RS0Z?o{PWkJwiR`|Ot{Jrc3&_@;iq=kPyn+5$Ng@3z+ z|9bWS=;sywyDj`Tu#bQ~t?)l-;g7N>KsOk973|A4`m3N@6#g^VZ&&Dl#s1|A{bTHR zD)g_g->uLuV82(P=ds_X&>pPS2Nik^=n;j!0Q6pk-U9md3cVfls6w}bo>1s3LCdWS ziw3H%xmB_O3*W=S7Fu6S_{ALO#_>+uU7~#@{Z}^nvkHAc(MLFz&7-;g1_^$_z3p&Fex)h;H4C&9?LEoX!?+5)xl&5ntm46iU&7g5L z#_6X)|D!^G3-rf8)3iqNKL!11h5jArFMyWzR$`s^XG-}CKz~G$zZCReD)ehWKcJMq z8uZ`77%j)i-gTgT;L{p`=s4Vk=|GNt?nLHC1}?eiFDg5r?$mq2R@|GS`n0>0G$ zE71R_(9}>gs$_p}06hyntx3qAOF@4X{d>8fyFgz7zU;5Ppy?bd=^H`Q@I=DPzY#n8 zu)jgje*`cg=JQ&-h~wK2+=uDrrpcBA2eip4d=ywuH%PGn)$|CQsjXY_uKg@PLimak zSRN|GMwR~THiLquC=~xhFxoY z+YGzb`nE~C)NzVGZPISDwZ1!~UFuLpeuuQ%Y_0DOX}8&0-yMcsYkhYZcCGboH|$#L z+iuvk*0I%=?)Hn?MmUuGdz-n@4IppeDLWLEcNOuEyKpslZN;9Dm zflZ{dLo-0o0rC;5X7k_9QLE7xAHPZ19O%-z28Jv;DJvc)tRrCUm}2k*k`{U}Ff=f@ zFsIRyHPmet*^O^NEdqOntOB4F4SnI+nenJu!0J2qpwaFs&vnckj!dD~sI_dhgO~QK z-7|#XWLhT2?K0%6L!KpTFd3PQq{pLOvy+q1V2rTAWPBgu>vkPXM}!fP(;c53n~Lm- zC*@ca`Mu$($%VN}&Tu5%7fwfJ#t#aGq6#IHCtxR)P@X~oAT^axo<>3gyR>U|2X_ax z;n4N?HyFBtu(1HIHK1c&5sa0@LmI&+D;nUmhW$H(!zy0Z;GTXP@K=w&Kh$@f#=jOb zHRu>&I?R-xzf3w5>5`X(|!uU_ClqmGEt3XxC0vFNfkH7%-F* zuxBP<7_h?>btROi63UY$`d=1A7|UCF##hu?3KRj-Q$l$vp*)pPo`!;2-=5H*6L^{h z#mYctTHGP(tgD3bq=r*7Vo{V(o+49I1d;22nS{kuU?kY*JPM5#G-Cc6pG$~xzOFz= z>*5RV?67{vZ=9mCScbPHl&6%4UZC9+IhZxziHWM@+)F0kH-^`ll`s2^zEDI;C{I(d z$V|FulqfwuT88Gf0r!+pp7lqovBAvI%--C?Y^6ajwb%ZVx_LxyDcN=i|*f;=Vd z0YDbGm{UMRXUJ~P7Q&%~@?^QaX9l1wp*-PfD!#2(@FtALaRO>`9(6_$Q;kz$UkT+Y zOStk9%9D9cFb9+qY)J{_$?3W!dz*>y;U$!(3?~Aoab|5ZUkT-@gz~hg@ZTkrClkM* zgz{8Ec`Bhi9rO+QclmQIrn8)r@TTN!GL}B*8|fP^N{xvovP5cpfk3~8yJAbMj$gJ9 zELB~7C6uQ{FCi^p7LoLUrRwO(Xv!K|*|;^5*UHx7Rte>)@MW&00iBSAma3zjbeB+` z_*e2Jl&6WAC7T2s#~I#QCy0Vn3FV0{=A6e{3FT=~mwA>6w1o1coV80RPbHKmaY)HW zW|qYSVe%}5KGhqW;TODIn?7L67K=9P(DrD7*7zIC1T z0YF1wF)g3w1utynn(Xsv2h(r*l4y~>mr$PgQ;n|Ru=V?yoc)uM4@9V_Z_l9hNkM_d zODIot=v$jqyh2$*d6Fwx^}M6+8x3Z{M9GCszSBX0a9jmXl|}(LmY7Xjue!4wCH8W@ zeTi6HLrB(id?w$znK}%xq#}yq$>+7j6d%ujj&^Xogz{v3w&<{~UjWvWZ$~XCSVDO! zp*-bS|C_)^sVLjF;#soe8rA=E{UmjQ`AI4PY$tY!hgBVQ zZSx!%ICW@l#ZmXR)!1Wm1E)IY2$gAN?M25>dayR?J=K}09qm5hcGX530=1*aIdPg% z>fsdX(NH@|Wwu3YAhm6j($h#2PY{X}$9TH9hOBMp)@EUCJGV9qYqKx?EFYnYZ`KyC#|O+tLRzZb0M$Q z%G&kE<_FrjPwk`a(N44!Pfxg5`{6h3!-%BIM<)VEP6>Mc~#W8U1XLak3d>~L0a2;yoEiUV~kUJl$ zI^aHWhr2pJ$APn^n!pFLXp-D&F{)P9mLHk#El*TGap*Cs#mZXuvH8%v*OPEPpm-tZNu*aevDKX)g2mG^vQB|c4FsCKYQtCjOhD;LnhMs(8>eM`|)iX zj<~$k7VH2!v6^A;Dz^iGG*? zmjfF@o?k{O;7b}PUC#hWi0uGlZIs?Dkl_&8yq)O%h+Ho6ucUMXW3QzYNJZV0LOw_- z@V$B{g*-)?r~E!jk>5`#0%YD1DcX=0^E(q7iDJBNx3xfGQy$rg(^bxX9Rp0yL_YHyvYd24V)~ zqmk~S^dZLXrxfMDVgM~+Z=v)sV{fAr`Pk*~dJyGsFK~@FD!P)RMZJ$w$i1J^CdU4p zQYiTlrO5v95RGvD zU!?SM#*R>Wh_Rp(TQK96qP$lDfAwrw3D%CD7{AqY9dg$?+|@2W8bH= zo3S5IdLNJoC`D)gm{K&_&nfNI@!m-OzXW}PQt*FE=~V*p295iBqA@uBKq>UO=l}ps zs6N#Am6Yy6G<-_$#`vdn5NHCF-ih%~DF)MeN`V?iXg|QxWEW6+5aXZHYcXUfO=A30 zx))tf=`A|)&zU&p&x5&9{0Iedg3^kY!S+gF+w(HmUL|Z-ojKctIKkT-lO}KT)h~nX zbA)X;gJE|@&MzBez1Ila)o0GO(dO%f?X}Bm`xU6G+-}4UA$XSGQ+6*fSVuv+&lPU0 zUtTw0#@H^wo)t(GPV(`GNnkn0fa=871x{dPz@5P8SWYL<(8kt;Jqx1hD}@hO2rQ=$ zYC~Y|xAn$_!ikN`>jYnkiKf7b7f#%A_lkSU?=8Dej?IgNBb%1j5%myh7pII(?solr-Ban|$++x5$9J9{rQ3MU#~PA8g$6F7$~=dplg zim}mg=wEmH-Ew|z6)s?!SWXwPN;5X$f>^xl5Dv60uLJ5x#PVF94?2YH_A_T2mnFLG z*9hCVo?Xs{cdR#VaPVakPT6P5wsG{oR@laM`I)k9^tWHw?mTn0-Lk&}!gkloU^^&m zcfSm_cM97*XU;ZmJLtz)NZ7``nlm-ljQ+k_*uLt_**5Bp8<70??mKg~jpKVj*xq&K zY#Yb-HNrOTot>%vHrBPn!uHUavyEFG`Z(V$Y>%8d+s0ViBW&Xu^h~vRyR7$h!Zr;1 zaZY35NO&y9Tv%4IKvO-CELR|&5^(bB`dfNf#aWg8E8SHUXSvq6*19*i&UanldZlY) z*=E;v7hT5!G>^Gxo#J+vyFBhH_t`Ff!8grS9Nj#nsuMj)>Ff1d z@ohKgx8U2}po6EkY5Fbhs+$@69La$`j+E#ZMM}4HC#UsWxs=aA(Lr}3e--2>kW&7f zNZ%{+|3=V9Mfx3)PeA7+Uxj&z(zQrQPrabKM0%CTpA_^hB7Kv{f3Khk#C+8#z^Ew= zqaKuw>EPw7#u@u(&}8RZl#e;+7lMAC=m^@j3@I9k0KiFZ6VZ@s5%lFmLvB#edx_qM zVJ_$>(c@@eksd%gIirJvQ$7a?2Tfq#M86y9CfFfxZ=wmrdor$rbx$S)C^u*V-zGmE zMM}?62uz#&Akb{GPvF>8{wSqrKLWd671cqlDJAe~N}0=@|5k3<&_V>}O@I8+SUII0 zJlv!dQyd*}1PEM7DW+SnI6yLPc=M-RGz-$xE!>3WK)rnBw?RBjyFkY#X1E`84)HOL zY4%`V;0RN?Sv+mqDxS7o!c{R=%NW0ox>U#hrKdvtR!hBj8rLA6#x?N=U;Mbh{V$Ad z{=kbry}_+0Mo(?%(4nU@7g2g8H_e~I)DYdpUEoh$wh-MTp62z6r+GNe;1Yjo@+wMq zao6}$5?s{trz3EYKNZ3CHGdicSNW8LOI`k`4K4$O8#v08;?RWa0HqgC1JR|Z0>&9* zG<(n^I6B1Hn2vMJ#(9rcBT-whi zHzVYv4$^m-R3bBx-fojyiN2ju_;UBH*x|>V$e4v3wLkemeMK8J`}^=ya*y3SDyM@Dbv4(Ec(_!E}!voucEIh zi@tZ~sc#hqz3dNKE70b2yuA`~`Ly4CiaspY_~xYVPa&62eOE(B`p4Hs8T{J_xqS3J zr0C;os|@-+068?_g3Uf3te-Re!!nd_PW9aiISlCqn_b_#6n$3;X(xRjfm}ZQu?7dF zY`@Md`f4DTkG=;KeO+1fy+2QVcrDcMuRDvr^C6dyfA=W*da~$ySDyM@m~>_P^=8qx z26FlMcblT`sx0~*$W!0%6n%YJ^sT%lKmTSSC+oW_i@tmE)OS+RH<(4A>y7#OHw`)I z-%u8Px8ns*}redqAvoueEd76=o?k^J&Ju?HYG$B`yu4^NJ2@U#J;-T zZNCH8__)}j>#YhQNAvSP;iq2yMek(nHG;1u-vOcO`w-;5f`X(^UXqf&DqmAuyI0v7 zTbtTjTAN#UG0dlYiZ$BQ(H%qzBgKRN3gF4Um6&8UAW_7Qn=qS##t*`m=`;> zxc>rfeJYwtC)43E>>ZreQ$df%r>6mt$m(%7vp$)gj!#6USUqlm>RH;{WJHTb!V{4s z)3olsP?t6s92)5z3i`VjWN5LOn9#%{j?SjS`y#AUXp`972vH_ z`1FQvwL-rF`}$31UET|NgTmj2eSS+==xYK^GWu4*USsT2{me4~ z{0;2yLI1+Yt6*O<_KAN1`yOa~F=W{P4`ZMB8`<-qPZ@a??Dxh#@i+0?;HQne3bu|8 zX0eqqFWU^-ZRAz3%Zz<0znQ%nbcK;u!2-rU@wc)e&}SQY73_7!KJhPMH(KaQM&r%g zD%l$?d=GoTLa$^WR_L`T__v^`I?v;`7USz5LDwK7Dd=OM&%v)&&_BZdN5H4+SCaoN z=zjrC^CQt7OtfDGeYT+K_WUmueiP{LEBp}X--0d|@_Rv_ROkrkcYr2eN&hV9O4y`% zljwUumw}e$4}<<4_3-b^Np8I?Ox3m5$VLwr@vdM+ZWH zH~IF*CS$%FAAzgEIC6(9vWDvM?blN2>E@=%mIDVgifd6%Uq52b(ozRg>Bw|y>sCy; zvs0KRX@YCB%$ALfY%AtdVrb25>x9^C5oxPPQHYD|5NW$eJ4A}dTDk!AiJd07(=2zO zRGFt6rHw`yQS+s(Mw_S7W+R+XyCuz9Lo32y}{Uwzb6o%nT+kzS;**%kKd$b4dEmmqPQ#F;dEG+ zvSf8hwUj$Bn_eJk<|(4^4OB|kH*6u&$=UI=>ElRz-@d7cDZB^4mLhsNzDr73$Uo%u z?-~wy1HQmzmw5y6=|pS_$cxwRsBdqmZ>(=>_x0`C>z#}zy;uXVy1JRTwm%t8XcMvU zKEgMPjU%i~#9LQK8Cq&Kkw93F)D?r_hSrAd_}|__|2vxbev`LuAPU*YOn3}&ry+?Y z#dz9V*R2hW1T}ER6SHtaKJi6HIyyTIc!|0Re8jAc^A`7Z_hDaeYOQB>YO0=e&P|1( zrzhwi**z50`u2nduV^I2T7Op%|2feeyfzdFYN4jUaG(F$pb+R8+^r1`1&4#XMpUUm zgrXhTt!M2X?&=*F9?=FydV@pIDio1OXqOZcu~8`agVx`o_3tnRheiTiwHfg%K6Yb- z*IcL?4i1IBrjGg+G`{qE_wYz4aCLAf@-Ao`VqZN=`!=s65as(rf*=U z=n2_+e7JKxvOl%%V4wdw4Bo)i!&fw$Dtr3;!}<|HaUT2qBfS*t5qx_aUBA;?H|eeS z@q@s(Fcz*4L&R4vf^Ma>_J*;BiI$0pi5+7NP2q+}W4N&~5^e~0v`uzQPBca8(+ASt zT10+UgSe>szVYc)%o#VGavUcKhi1v? z?t=J^vO)7I=?f=fi?{2e^>UHLvFe_~(X!a8a~DX5HI#H=jo=jMZc!SF7(mpIGC&_! z<4fSsDxzUTrKGNSdI@wP0#a;psr2{~iNsRsA{3QyGL@PtLTRxT@)o7LjJ9Bo#sMko;xoLJ;s5ehFM~^B zF%=jITBEz>VaF%R`MLrfR$zsK3h(U5FllA3p%31M@^402PhQH`8|-LoD7cMwcl8bI zU0f;O;NW0}lF5UKbe!tx%-2KdYd1v>=Hd&~AZM{jTrBGMO>*&lV~G0YbP_UE_$I>{ z=1{AQFAxpy%BgHBmQGJaCNnG=6pd04_ldHWNQS2)`{T)*GHEpUzJ19E7HE-h-S|`t zI~iQfC|`7W9m+VTSqkziT&zomXXpxhF=cqPzh%;6MB-kQV+FNCJe=WVY0QEtQBz3z zCgKMU?u%HX;Tm(3V+p;r3$s#a1th{(*7cU%yL2++Qr=NiZ-s(OU$~H{BbVO5i4~^ZC>~ zugv1kb%yi1GAy`M_OrZAr7us#cvPHwG|&U(bl&EA*`yg!^_UKUIrrTpo3 zRvo68Z#ry+cra%A1sZ*cXoeP-qS=;9BJ94iTY~9}O(*CEd4}#cq-HX>tO)QaGCh^y zsF#BB30rorq|^ei4Wq5>`ZC{Gk&<>~jRmU2@;kd{#v0wYpI)fEyj^G9ig#Ma8WWPU zc7u%@D&a(3)-#*4?BWY%JJDpYC8qSO3kkC*by(eWBo(d8c)Kfuuzr?aT+#fhW${g( zH}kBQ;dEUzJXOav@jJYA3os0gp=lKH8GBBJed8%@W^OvySjn!VAO$(@+8UO84nXv| z+;k{X$8S5T0QHE!L;Di)?#jJ>x=Ih^k=w{P>2R!S3I7^0x_IeR2N#^ zQIz?1MrQCvLWc8rK_2$t4Ly3RFr1EMy6abvzR+NA0Ix=jN z5~$gQhoprchqfB+y4DIx>u`F=Ju-bG(Ij3CDZ-tucoOf44#lxx&ahm}tJm>X2yPZ@ zgUL848?>#pOesBHE?9H$WH8gyCIO!xT4gQQ8*@27~PlO1@; zNL3^qjU@4GqewMana08y?i%OSN94;~ESa7SPie^v53}-9)E6wKE`u2!JLF}1*Pg32 z{t`)#KTwPp7Cnye&xK75Lq*kUSm5Rr(X3L1PoET)LK9BH{-w|}(l=a`n&ez;JfijC zw&N11@dX0?neWWyH4bTtl3q!5{F;eg0bBHG%A$2wB(^U)7Efy9;qhoOr*n(e;a-1J zYa6xZQu#T8rO-`NOXlF%R2b?q-mfgYcOvNnOI6j$XllvE;N;Al77Z7*G_rK;R6IPP zjfJPeGnrlhD!l2YCuWwczNE`HS=@QhQei_O*NV5tF>aQsqn&i)t%PJTC-I!la|5`W zBwqDhqG=>!RebbL?{XSR>2u`Lk07PPfse{3;*@VWhN`0>YS1&%ZuA;VF$=!j1I}nX z>=d`S%){1_9-nwiT{yo~T`@DEC6ai0yj1!U;Tdho&t-(!x@3cIe-s}cjK#yrVlHL% zSO1IgNoeqm;j5z}8lPT;EczsXN2U5TXc3M;$FAT=(F!s@hB43MS)a4uRGY%5FBva9 zCEF+8y2{}40y!UEu%P>28hryht?6$<=PDe*v${H`m!{3@thrP=<7>4uIy39tMJkT( zXf2-L`GB4F2{|o1MmGn?7u`f1`YXyp?UGH0zD1h1%@mS>8o= zD4a|mu->+ex6m7XkvB6r1eyTZSl&E~7}VQrpb`GOQHnsJQTZeG~xrpk)_J=UA@`4n)x zOft;!FC(nc#r+{#eewGim_qrVig8f6r3*k{>v_Is!8IgE#T;)p#Tswp}qT zwtk8}Gjzd{)Ywro%{R-a-Tn?&{;gvBw0BWs-=f2}Z)O&skWVLUpBd!ulGAHLIZLOU z9=haR%GVVfwm!%ztf+6#;BaBxEB)n`edGK?5(G+E%qhjHDvEFc#kfM{7qi~5dQns# z>TM$4Pt@WG+ZO-@c8#h>p7x7rASZo}?|A0#=OEe~pR){Kv)D0cDk!vu1$Go}ha|(v zSj2jZC`(O^0&onmHx^yaM^R)n1jb6+UaiT?Hr;89r5EM4QPelmcWu7o#;mnjd_0-= z8NjLdRBYy^$OImA=6`rQsi7C_(TtOmwpTK;G^0Et=iPTkfyJ%@5we6|?dNULDByFt zDV3#e3kv$evlFp+zWtn`xX*ueOGg{RH{^FZHMLB}lGFRcwwHJEa$lD8A&x|g_4CMr z%ePr?HWgaFrMZ3aHHZHl4IM?4Ul36vS0C^|S^BAWLAV9Ss_O+7JU`4Ko9{W*)UKDv z^8(qi7(XrLZp+MNi*lM<&+h_Yfd{zVO<#d7!go<}u~k=#3*Q$LTaCZPj$6t+N(yRG zj1J?T`s@rvexlD(CVcdXj{d3S@@n@*X6Cjb@Dl<~iKW67Iby$1)kO>`9x`eof(6_} zWM-UBzgeTk$VPKKk_x*W{{m6c2(^7yqMiD316(XRtFUHsCOi z3)sh(mj@Ze9%F|dn-AUJRdLK!Gx9n`UZ;1vk#|Vs9rAAGc^>#TaOzM(_mK9^Q}UUS&k|KU zf0ZsjYRHd1@mzT)s3Wc?5Y3UfJ6Sn?9{g70SB>9#{5IgX5kD_}Tk)%Pcb@nhB5iJQ zZ9Oac&d!TFKhm}BSlPwz@2rUaDp229Ff9LkV)1yNh|7>IR zrC*RT^yAnJ7_*H#c?)k%son5hOIw}2{ zhyC&{_GacfvC&m_^NFY-P-S>)C710=`tGtI}Or<|+5A@KkszJs!_WPnBm?h}DJ+w*|i^Pt=FHuo#ZYq3#` zQXtPh=yK1lW8dhay-{Sj5&Lt3QiT5G8&X67<#nITHI>F97IJU}#z3{u*%yg+%I$cES`46GmE z^c)HOKG*(r?CCFk`5#A->s}{X9j&^Y17NlAgc6uyqxiYc6SmQV%W0eJ$!#lk{Oj%* zT&H`mL3n^Mvz#8NwWpA}qxiWm5VkQs&y;OCj=1fO!ZwbDGiBSTHwGp@&T-tGDceT9 zy}~w*@iS$+T(b~f${#vxn`LFQ4y@0t-^6dQ(F~I&6vyCD%9O8Xw;sq0&D`#a-2`6 z$W<5qZ3?K#{YOE^m3w6r4^K-DyS`wNM1=PTnCHSA1uBU zp%G6J)4}5Cn$$FejKNnaa0M)W@`KlW)dChr(FBVxRrq-dGcr!ed{wfZQp{91JtCUB z0N&gpfH!e8ZJ>ONY@9&&Dg!4Jv4o)=bE7VB+FZy)b&ZYWerZtV4%LUcTW$nA$bnRH_ZMmg31UMP^_3l`82cg`vZh}UO0v}^_wT#&1D-quxi-aN-jC2l zt2c68ZkOV)lsw9l`#Z5ua#BS-9lpvYbx?Lbax+3ssvv!Ealv*wa-?oz-UYcgE|6mE zt;pkJPVioW9JN3B%f}v48k_IKPnA3SI>w$u9?9{sij?H+c3*%T<=Hp8-SqXQT|Tx^ zz)9cTkejkA18vuLLea;MjSTwO>vUiPyGpyhB;;hf$Tgsoe{X_ZKK}h$(Z`R?4F0{8 zr@k9sZ~8~mCv8st-2%CM{QIe*Z-cJRQQr%B>KnVk^pDRi8T?B^E+7AXpy=C}#lK(Y zsqgwXnEq|bqVGn?<>TMC6@A_;`hJ?Hz9G%@Z*vxXW01?ozi%k|Xl|s z*}elx)ps}KzJff`cd3vheZHplf^e2vn%j0XbHt_GI7`Rg#SIxaOZSlH1>-DD5LQFI z0d1tHaLfrg$vmJc6{I98zmB6mA23Q(vSv&9 zb6FSYLkgeJlH^tf-1F-|KP)rgZ`i^=pCv#)qVNw|_^)L5gMM1!KV;!w$Q}Xx&kFxz z7XC%-^PvAz;Xh^J*RZ3YPbvKGTKHSobD;mA@Cm6$Ze?^o3rC!ZURB9f(h(@OGORc^ zfHu*pDp`$%zm21}WE~d%WvmzUW`%!^gB3oZQHSRH5@WBOLf+ARD#SP$q?g-_>O zl^y_pLgDWP9aZQs=qZK15j2fiX)gsjt0DVfK-v|1%LVpDG9~Ami zp!K_CRD(+P1<>WjF;U6>f%sx8!zF=reduA|vhY{3pIYcDUQ({H+|WibF1SD-wGIj{dyM5F&C|Nnx%4z%R|1T?L&;U<@-yG0*DdFlyjzjLwk4$!pTCwd!b z>JD176Ws#(f8Y<@6e9W>&@l*nRM6v~FN8g>pl3nTIacbs2Q;n8rGM`M{aS_oC}_Hw zC;5+qJ_uU+`xIzGmj2Fx{*}VN8#G-*dGVw6 zd>827D*O+D-U0t)|9u+t8qk*r`M(Ff543FGe*?WAv}}(TK+_sa*1sAR+X8>3d=2Qo zR`j=l4nX&%LjNB%I%jfxJR>-#f3ORPje~eUb$o=d1Pw4wE8JyclL^>q1({_eaV%W9Tw?*2uVTZOzyEg357HQXp9oj1G z+OR`grCl3#Xscn@THjW~uC>0chFxoY+YGzb`nDN%t@Uk_b_wiMY5z89mpV?(mv)=2 z{kucjZH6I5euuP6;HYZ8Vb@yU9fn{{#FZrHWfw_Vz8vDUX;+NA-b z_}MP)wpi=iA??yYQsg_N-4<(oI}E$l`gRz0t@Z6N>{{#F*kBm8R=BajuxzbyV}mr^ zYOQi(gS1V9RjET`gEZc1t#qS-{Y%4GEkQ>$pHy0{)owJWENi_RjY+H3TJc6>+M=Pa z+At=rR$I;K5Yvs@YThJk-e#-0F?$(@OB-sc&!JLT8)~BG7+T<|o+BHs4W8&Zvc-15 z63;OXh#gY1aVYGNns-ReJEUe~`0tRKje*}TH5)^|U1~N4d%M(Z4D)uW*%;vMQnN9% zJEUe~P5C{Ya5ZC}=IX1h5a9FAqYV-U~U+fK~iJ(60y~`-l!1XrqD( zE)Y_HK}#_}yu0e5yQwOJCZoYnpAVe+;)j&-L%xw#E7+!hqo7yO1Y7WfgHp{=oSI?* zk=~*T0gqj)z9gj5S`=t*#l8+rH>FSmIe3+q^`yImL$D!GIpS z-6*WP{VC8h&G@)_(ek2v*J6n~iulY;%fpTrA4bf^FdUfIVu?q|XH7(=iKdAH*X%*Os2PCh>60gM)S8us8oOdmjcp^iOuiPt7EtWW5aM6^P?o}{`W;_WP zvB#z3K|AmG#$t+b%ZWkiE7E9b*e>b|3ouO*6#8s!LHX~E%h|Q%g z(Zr{D`JGMfY}9J8#3MzFREs69$9LCivBa@Rq1?(GcA8o& zam#DB@(pMgB)fune(7k)d9eV>d#-UNpcYG9UwqJS)1_^OY0;thB)u80R)p_bEODC| zs)L5A#S+Itc7#6eZf&vF4Pn7E7G2;`~t17W?I+<=ZMf z@OUkj_<>q1@tk1v=u-%r9^_LWOJ@?VKJD^kufjXf5@?08y{*4!@GmgSq0RwovBdf7 zOAG@g-%5)uo5dQ32R$lD;515?5<qG zfY@3raf)VcjY(dMC9b}$%(n$s42jKz#Xrgt+c%bIJf4h52K%^;`5JmxEED7E8PqOMGmXKNR*k?s9q@YvU{E z(tXqnd|eK$(+7T&dsz?iw#E3C@$!}A&*Z#pMM?_}`}-E5fe7in_>zmQdM%c?HB$Ni z|6+-g^V}CoC~?x|g%nAg^r>DTap}g`CXP6~Fe9pA-7@;EsQ0W4!&f_gjjovYgv;eZ zJnQSnU9q)2u5sk9@#1{bbH_GO{v+e8k@7s_sa=$^&8t$L6h*y;ujw~a&Z-!D_p3It zx3YJC;y3q=xW4_Cy5D?%W$X=g0}s0zDfYEav-!mD-Ov9#my>Jjs+9ZN%eK0{v%HbG zO1$@}8`i$-+$ZYRt@b|U_IiBmojp&v#$EI`C23^Z^VIcg?mG8tbt_i`+e4If<92kC zUP&9*$Id(P%p})~pC9pU@OgY|L|s?K-s0(b>INq2jtB|t#A;^N=mcuC5Lgx4{M?gc zYkWkdL*u=@PaWr_)_igyush~HvD&@tqGjLq;J5msGr!&RI(?uFeC{qfiT+Yo!~*SD^}!bhpgx6TorJM*fIuVPf1fwy~nVbAW^GH|b3 z_pU3y*V8w?JJtv2hRp=sG#-fc#vb`~Z|mh(e!b_>@imBQ&YtT@KlGcP>lOklzOyQ} zuxImgzh76^bGC2Q`0-yiu-oR=_->u1+Ua%Ve|NL3Yhug4(|F?e_?q!GF^_NglQH}8TGt75P& zS@DQrS6qYMl?%IF7kVCE8>{=a`@+=^uT5T-WG7zA9_ewNaH01v4A7`?>}nTpgLN^) zcB07kn>>hYkG28_3^v{Fo`r?qKDDNWZMg&IZu}VA)tf?k?DSo|%aD!(z6oiJ^6?wQ z&qH+UUIRb(dT^?RKP|lI643YH_vG4Ly)D3Z;Ma{`4}N|4t-b zcL2X}{HE}`8^6==%i^~hztiz!IN+uq|IEM3lyf!zg>(MG*RUL09Y7l_;HYEnYffKx z8iE(pyXxKbb)IFO<(?IudXLAm(zD9bP`}!9di^nX{q^qp8{G9by6bOp*Wc`}zr|hu zdbj6Rx91IR&uwnc?QYK9ikJ{Hls+j! z6a0rhf*~B zrzrgiW1pwAo3SrY`eSY~#$L`vGxjAtG&C9gD}?{12(fpm9$JI_D>oTqJ=|10ZZw*N zHwv1H*XQ3T?PKiUDSZ?nb|~#E{qmh0+j0OH&FXP?$ru4>6G`eF$BN z(gPwi4vf-BFgnF1Nv#q`i8?4M8-%D;-S%P4&Ss#2OjEKy2f#49PCW9-$G zqCZSfnqq8{Qp7vqA@tBGDRd0Q^`4_N%UF`qzsD)1hZviu6pi{CN{=9BGNli5Q&eT_ zSq*XH__vatpga)flt_DXjn!ktcvAf zXuaMq60%RPp6m@$_F5r(P4#3O^O9iUn^H|l+kkbU+kko^)Nd*dmP{Zb+O-0I0T#yf{ z6|%iGA-lPHvW=7Y*_!P*#OvoNR1+s%e_Sh+qy;sN%odVhWh3tK&K=$QAHg00ox{n#x z_p5|#tglvG_N#?#tmRf+c38;9x^dNIM}%zL%&RVYQpm=7c-3V`g={<;R$catkUd>J z*;r82=WB5xJ9Y|W9~82$It8+4h3rK2WMko6w|P>?o~xd0V@$nT$WB#HcB8C!M#xTA zPc}UdkK^Z_7qYX}lWja392T+v|1i%aGf34S&i4IpAr-voj^hfm9-(ANT!++Lw zJ!AJ!dINtm&AM*nZ!B5YP5Nu#uA3QqhVZvA_8g_J*I(~;-3s|Gz;DoB-%fuNI|u|! zDFeJ&!1Vf+=;$>or2|N(|3-hU+5nipUIlyr`2AUX z{iw))fZ#Xd4K<~A!EThkg|Qz{`c}q%LFwI${ejZAVOvHW(zin&O5cHP6qLgFy_CKa zZ@?*i7i3cUZnP7n_hS12rSHME0!rVDH` zCWg_wo>E-ZAmKY%R#J*PDM&pM~#?c^TnH8H0*^)5L|8hQy|vePUD2 z0j@IN6oJ)lz8RvK(!XR(qjX$s+L;iWcBXh$&^@pzg77h3CBCVlli&od7E0&Drk)h9 zBHu}~gYvVys(h0Ijc>F$0aeCM1+nSp8eVnAFe+hPjPJ1Np%kN%m(pY06pURjHU-_l zO~TlX*mOboo49Eh!|1b%V2nO65n~vA0+im$_n$C^t9uW@7#(0T#%^Z}YXpqlAvP7^ zsvjZvPHsZRaMfQ%@SC|Q8N*eJ=UZIjV$%_>+Pwtd&G(-$hO2fz!MJK+V#aXQUQX#f zVp9^X+E)>btM*Dtan-(>(tEk-`3|5k!MJM2DaBPAq4Yk!|AevkVN(dfxEj$Ue1}k! z();O;^+1=iJzU7GQ!qsLtOCnZx=#2tCo;}Q!4_O!RQ3Upw+88Y{8WB>aRCjj76eK{ z{hnmYS;#`&c%&dtcYDq^b6P>ip3DBvB#^&d9%qidTEyZY_}ofG{YRrv9HVgY_nIOKOJ?lH3e zy_9Qbuir4}oapy?h2N$k{J!pxU)NDnzw?Ul>j#|^{T@>IonM6CqYn8s}T2)}bd=S08T z6n;C3@Ou~NFa+iux%Z&^B3WFheLk9SNQQ~3h=ZW|2#K1(=Q7;SzrE4 zQh?u04*8u>`0XiDUwTGzV!s6Fq<%EVrNgei*Er<&3x(f^&d!$K?;Y}+!bDW+cUcjB zSdetMffE^=S06BD*W~r;r9!N{6cspmiD{62)`-NInnRi z3cpts;rFCNeuH>cm-@ZB2)`>q=S07+D*VDl`2El!zrI^d{USy9g+S*-zvBwO$s+u| z?U3IkSlf{Hix%NG2s$VFeOBQ&Q-t4F9rEkInv2vgUW8vC=$z>Hpu+E95q`%V^4oU1 zsh@nL_kb@hf6MdvC7^Sn--i``^k_|o9ly^ywat)AQ~DoxK0)Ir`s!K(bQFcp7x$ zZhd{IUgT4M`8Iwog>DblMyC~6p8gw7RDK@^T_Y3$OPZqagZQn|+FQ0aDo1N)TX#oi zd*}9+#zy?dq5tjb=-^OWd;9iwem1`9I{#olJUs|@q}W!Aa{p%^M=kGQjX2qgMR?FQ zXJVObIvbh5+0j`&74T$ob~ZYfWzBf4)|}4HCa0na){HlCdRF+*bTk}`My8@^77q6f z271Gz{;|-&nBUu%ml2N7#RVrGc4LV7o zfw#SxwSvB_HP%__?8hb&BG!E1wIH^9(8#0MEuO7o?WBB zbr`Mhw7@Ib2LZnX1ywG(`z-yqI?{5;%0pGY(l&qIj_`1Jd|p}k}N@ZkQy=+0JR z93JZR<1YvL{QKakIUH#71qZ$R{DPo=bZ>Zc%pdd*hg7Q3k+IOoUOj7Xuy1p~t&|Jc}G zP})>VA!`%OGKOow>k9=&hQpWb_3!nEgMlmXXEd;rtOmoA)(6n4X4znRdOwu?fUH7S7On}ZQFy>RsFWWKn3tB& z#yjjC9N8sW!qVM2AK9MaKL4Qia&%tbp5V@QlV$&)H>h6`7=gk=-p~LvR(h9Vqbqhb zHcdA+Yy2Y6hVnX=hAyHt$LDyofK0f%Wuj%OV`^$@`$S7yq$S!KX>E;0S|U5TrguzF zwMCn=N3xAu;Q?NC9jKmble3w))v+kgkq%^Kr^zpqOQGd-yMMG8mn0rlyXUr75(;;drXa-od4mV_}(7fP-a=(V1W}u=tW%Bt40n zgpFBBs;gm&viOo(Bo(iqG|kQ`ERH$eAzUqstvcckrlZ6INqqU`Mb@%oTjvQEA zDQ$Fgv_Q%9(Ns1`^|Z%NMJYOJ_+a#CDZHjTP`4+W#>1lilwJz2O~6yGT`w?MXw#7b zW2luz^Ti^=C7C7S*=!;@U0~9naFm3aJSo7M7USsBEyU5lYcuI6CTP(}(_|u!lT!S0 z>2u+-%NK1iQ%xSKOjoff9hsvi?2@8v%IGUYCx?$F7n2sHSXp*RMhe_4jnOG1Y6?ni zDtYASOtioNYFk3LTzOK;t$?^zB;G^lWVt#5*Yg?dgD3Il*SXC(hW-R7>s91 z4|gSagdFupCrq@=WICRzyjJm47cErI%`C1X>g}w}Wu}hK%|>VOLZ~u6hh_(&3B(2~ z$z>kzmI~b8l_up>#qaXwJwqpU$QUo8O7{kOU6pk#o)hyT_O(wW(~-lG0^_nkYLxPK zXGM9KWZG<`z!E?nM=cdAU~x%WY`R4Eh-{+31VbRT_-u+6$O|;TK{Z!EWrctbktO97 zzXeNnl8Wv<_GZnaEV!^DDN7O*eJqh&j5)foo?cwPe0sTDCsrEmiyH${2{aZ|BB`dL zcQ%8Sh1LR;Bc$lXRX~;)vx+X)EF1@&-#qOVl#FbYsgG*B^ zl4#Q6vew#6BI41O=iM#hh{6|Q5J&|tG0%=S_W0+qhphiS4vHrB29deI+08k zm{l9R?c|w-HG@viYdSd`OU&d9B}ypktVh~d3(phu9@XyoxTtJi4tInCGm}zfi#)>= zFKS>Hqq9-C6018L)a-06#(=KDQZ{vX=26v@U5t@@Q!EFWeWM#MY-J&~C`~awD3-=HvI-dWCezr3HkQPMxxjSMQLAHD2o{UOqj<-WoJA}t9I@#e@X>>FFq+1@)e7ueS;s|bE#UY2yIb1At)1bH$`sL}*;q7$4{3;^ z7d51nWXGSGXbae)Z!i|F!_oLmY$BNsPevwVmE6uPT!RDNw$3ind#UscVJdVmv1AHP zBqCr}aJ{np)`@11ELByfW0@uEgVS?|!m&t2QzJ{m(w@`sL?jWJEA-Z&eACTN%`I7d ziI+BA*?rJbVS^#(ioMF{H%ryfcD%7GAzjH$yrlA609KR4R^KHWMhaF%qdmPRQ%FW1 zBbUAhDGjbkA==64svX=DvOhm&%`K4-#xv4NV ziybNOmZ1ExGZmQ&FZsP}J{zy-G0)OWhhzBWU?LewSMn&UZ~d?2f)E_E34G&HL1WTZ z$ck?Qc-^W$gI1sjcnteP6*DNjzt!xEMc=dFR+~vq9xV9aDbbqTbyYy+JUR^$)3ot6d+tysTX0*gKo(tHq~iEW&!P$559Gp{pbJMPXmM~d zZ|P0GGP4xSd$T|p@&%N>qdbq^inc;w>q1mMw_Nffd(mwQr?W?_>lXGj)=hi`Xlx&k z3(<~+tb68)(BV;)e>SAfL5h*vJ*5|;4<_f+IdkFCS-#OTL4ix)YKs%W9J*Y@wXF3LM8V7p9QPQk_LDaC5I zE#__XE=#=a?ZF`jtoP65+>y#EiBE(xG)=Wx@2`N57Q`oW#d@`E%fq62b+pM?Jm(c# zdCKte@+vkzY;$xyh@L2QDX$ibYf4#4qwn7MCvW9wnp;}qU;HgjZ~Byb@g+4eU>>oq zkCkjYqXyOw$@hEvmqM5F2bBW)U?*NYg;y_;oF}Hm)=%L_+cMLUbUbQ(?padKG+-@> zJ#F>Qd%AG0d*N>)7s*4LnVZKa#{EUI`X+OR=(w!CgQls!;jG%r~rBRMdvLO~lT^a59zi1wffiqwHy5$wrBJ)%6q|DbW) z_YKabk|vkwczX75Bxm!EBlTrTt)soY!}@t-+2y;ei%sR0?`ZE{e9fW%j+Px2l+W|1 zQK}8NTPFS1JDvNDmTlGb0(tKbOVB#Kr<&Zw!;rHFdD~+Awp7}dh09i?G?(t|0U%EU z$ItbJN-nnQLa?g)Vmx{AUF=v==3Y|J0+sME*3{?c$nz6@mNKQ$Cp!A4k|&qD7M(kE zAsj!!;gpyv>@4B?g{m%mNO6}@Q&CLdrlNC`bo(vpHAWiE_DWJ$E#wVm@y^fik}UCp zQ6|Hk;4~#)FbXB%-=~U=L7wP>+zZ_xe-b~+$oCjq2zbU*yR3hA|MsJedhXzFzuCjj zcCU-EP436hvoHia%h%<7&N>(zErDNL8&H6o=zG=0+W= zZddp^<+5R~YRM)ylH*k01|b_6RhNyqQ_qO)V(OV?@x05&>^SMK=uzKuNab z(Cr*69`TFY31!AWH=yw0_5@7PLU=<7+`B+0ag-&`X_O{9srq|Cryi0Abz>)VbAnFt zAbwQ0+yendEc!hPx*OF=h|JgOJ(Gf0UpSMGa3 z=S1$RkSQ14k{@>b&IX+mezz$6s6WwR$M5Y9`MD8pf%s5;*AX)ucKp_X&WV1nQ}~^s zv$N%Qr$c^!Q23px@Ou#FxO7q?i>-olY8mN4=23baKeZo3K-Ypis;|5jsJ>svPxe`y zvb#XHnoe?#9|BhSy$5uo$RmEZOY?*H!4r2|d7il8rd#*PUD^}(Emv?kh9~aLq7Cic-<5C{R-aB6Zc;$c-3=u z9VU{m2ER`$_^5^d*(?kAvkLxN3w|TJ1MqPL|F#_X9>9+)`1b++sseu$@HZ9s6M*GG zp1z5ndDL@H-4Z5G-#<|Bb>eFKoFH(+-v0;q4+7T5tQG7}fIp+a>wzE^)Q02<{H1{D zen8_n!QFu0hVwN7-UIkU3VbDCOcf|lE2pQJ#jjQHFKEx;@bDe~|CDEN)$4ehbVd#@ z;fgczHtCFP?Q2r!oNw5WTV0T0eU5vo=+JF)j_$S%?3ikV>!<-*#xuc`N=GY zYd*-~ley-DoE)>)e2~|Cki+eI%?EkS2RVfrFTzPWYWQrvB~S4E?q&zJIhYC7S%?G)oYdWvdXft(u zn%sVuaM|ssCvaw#chBYZ14Egm;8CJN#lM-7*qRS=!xDyL%UoaL_Kj7#T+Ii$?gih* zOFQ>mUh_c?--qgC#m2R`ec!Votoa}>$m3|_v0y~Ask$KGrdCdp8Iy;bVz-vCp69_*$H_7iwH6P@N>WaPg z(iq0Gix~z|ez0KoRlRXrHEvw?w>Sg6cvs?!c3xiW)@!eq97&5V+?YlAj9_t1N3 ztXdWUW!B56Va*4*x%D@{#~1g^UFv$Uaq?XAL2f=w7=6&r$~7P4>c>>hdZru$YCgy< zODDzqnRu`iHp6pA%?J79K{H50PM^|hKFD*TSV#l;3VZ*GP)K|D_p}}7ME|4W#aA~R zb>o^3ax!#&_a*n?SYfElO=QgnIq$^$Q)R8@gFG*wjT{Ps!Z(Lj^Ff{;^~W?)%?G*g zz+Uq~jztPbw>OIi*qRUW@~62L1KK&)Uc@u4?Glp#$o09Vew!}Y;58rQ z4)0O6JsNXLilmXLd~)fap=v(JDI%o$-lP1RM$HF#!D(yF2YGJqlFq{m+_NOQ=7T)P zN160jVzC=}jLyrDFQ95Z$V2`E8vLGfhukI1WYE=okmoqD*DVvwcbzU=>{tw&<8}w{ zKue%yXSI7Rz4ZirCJ{eWT0ikKEQ+-bHBeHC>2T%s^`7 zl#$)u!y+ReHhq^DuE8h(#cDpt)qPY>tgM+H&}%-(ix|xG;$8DWUh_e|%O46m4}PS3 zv9@=&VB6(Px7VcyS(CORci!a-;?LFmwp2;kij?NkYd**aDY9G52l)%e2RV1M_CoPN z&Xsu~`5@;CRnG^x;q%VU2l)Wo|)<}<8S48Zyoux?uuRLyKDSA zF&6XqzCGUZ#ni5EZfJ~c_0>Jej;_YphMq>AOLARTuioUnnr*uNYVw1=Dz?UF=kfgc zpD*P4Kz~^Gnhvjnm$-Ts7OrD!ke-1baui?ao)R9>^Zlh)%da#!UmVA;ppW#;!T~G1 zuyUu(7YK)|@Se(jq`ype;7DE@$r&R%FULnZyaQW&q&EtO!SL#MKGEaPMU+C3iz(ft zJAP&GO4~|sBV%2Z0w$-&gg=?Kfx5;)jwQY8Uw4!HX4lMm_V|~@`EEKN2hI(HOi>Ek zoJ^fm2e;%5lgoy8TP_>zP%YWyn3KzfXJ#%N8P$?))cX|pUWZ>%z21uN^{Uq!UfQ|M zVTfwUHtLNFo6E*ES}obQq;#9VSjfipe=_~upDFy@Z_xciHvqm3Dm1_;Jox}_fYa#v zkxnDd!(R)S`|bt&SpiEw_-;7UUn*Dls5N(kF4Uv&6MWQ#THH;!^koed0(3y+; zLC}3$$f9JKIL~#FzcFOuRJvUN$Tm{-M$oAT;pm{A?}RSbMLzMngmbX|$#qqKCFq>E zZvQIi$o`}+?;A*Q6UcLs|3lE-hkT-=k(&;p%awZsuG??oSnHqL0je(4|D?EhFXkeD z^*(3yI08CZ4@&8<)9+S?{GLzh@MFXBOf2 zCx`rE=#WxB3=90QtM3ueIjQf@6n=78vE%ogLw@6zoBC165ITt8gZN>nND)j&3UsJ) z-flTU#a4ByA`ePpvpijZuMFiNb z;2V{GSBEDQ4e+Rfw~GjXUMG$f%q}9pYa|-_*+m4nM#0-f1h`efs~-I8@ECSK^n0^{ z|67axjqHnnX_liOE7+GU_|5ElfWIoy(C=R@_$}-iz&}y&zp>yiU=$wcKNP$gQKyb= zWgCJ2g@Qkyu1#^&;W4oT@c+mR$lqzfZ)1aipHuLAE%;_O1^5pNe%69-Vb>6B=)8j6 zY{9p&y8*9I@b9tUJJo{I@LlZuS$v8x;J1S@17s&jH?|;QwsF zU&2;nT)jxazgU@{)v-(27QihEzR7~`VV3~zRq%cbzL$jnk16<9Tkw4>0XU@K=Pmet zb`#(!1^-41et_Kzcv``K(1PF1J_$IX;J=gu9|xRL@LvN=Q8e^p1$zSU5e5D+;A<54 zXMm3>@c#jPlLG%1@U04r2zERQhve_U-1E%}el6g;75Hqx6qQ5Lp9lC}1>OeuJ_YUs zOxLWWzZCF?6?hlm2NZY|@Pi6`Ip9w!@C4w`D)2$Tbj?ftS-{5?_*%e^EATCVk zM09CagSV*pGB6Cqa#8b*$S|GOd?PXp2o(AbL+*BKz9AO{ReD3NH6l%il-p*FNYf$Z zwzXRLbV|8x*7|lzxorqmqsZ-)aw#H?ns3Op*0)hzFme~Ykj+< zTxvK)pDro4-CE!6QZ6;9Lcd+gZMW8UyOi7BVMg+4M;&=5X*Z;!7J7~$7kcs>qh&jw ziJl{6b;v+K9a2h%=B*G?{jEzW2X4Yu(a5PPXs+e5Ku&1RSJm!+%F&2$X zky=uA5P_d~BPf>Od3vQ(GHS5ke1-yOTZpsyN(G}?q8`E4-v}AqWW)1GiT#myb|^Vz z)B}}DTaZSXY%)d6WFa%(h$kiLwjVoJqr7sp08_O9Q+@t@wE$Dz;h?t`V5$~iD$)|E z1(>pUCnyp(##U9c$bDWn!)O8t=0yc$h|8P3p@z(FOgY*&bXMARhWo|&PU zmXenyKeb;R(_#TKlul<`IpJ`-7GSCtU@FJoo6>XU=V}3_R7Z=o08>gFB|P5QIv+3w zW#O)%#2}YTMQ#M_hr>L|T;C&kl1mbZ$Bg3gmtN+y418VOd=D=l1yqw$&8L^2(o zj7-L&OT{%f;BD*d3J(@~r{HK7d>~9f9sLaCL)>_iuW9EhBK0<(5^1t`=a*)`G!WfGJB4%70HR`<)1tl><`nE3I@?Clt;pm;)+& zG{-?TY`B(Ig~tjhR%a!ch(j``ex4Q1iwoRTmOkV=+V&l9P8+LQiF32y;`EeaY1{na zWcuKu^|pT{>97L$kajL&ozs_95?-e>;Z!ZaR9-}nT7W738B)p4BI zT7aqCV1xOiSOLq`0!+<^@!?A>^G0tN8LX$g&M!;V0!-BcOvwpj{)KMo zC2~7wEx?qyS*^&mT?;T3$2U@Oyi}TW9t6-dS}nkoqh5y3*Z6aGMymywss)&;1(-s> z-m%a~kl(9H&xmrPV3}o|E<6fv zW2?q@$9%CTR{5TKbTjdIOq3lMPwg@TTe%R{Y60brKa|>a{ex^1y9*pQz$N!REarMp za_Wuk9=|PiV{G$@-?@b*@gA89tVxiSF&Nk_xvRn}gl|?*_zlL_iPtmu)`Edl; zVkcZIk8(G=aBb|2hdsVcPr+j?BQj3#SxD>)Eumv1-%ze%2>rR7P<$71WyS~n|%(L9H!c*_@cvgB=c^c|h zdrq%E=B~fqU4MhS{ziBGP44=e-SxM)>tFBo-0Jqc!R@)t?YZ6Uxx?*wquX<*+w&&( zi^*EzAjkNKV0EW!*LwDk;{XbV{6e${IPzs|LWKMRKpu`6f*0`MGXQu1kn2RqFSsk_ z0WzlHt(oZHu9<`}xUxrh98TOwX&T;$DTVvv3n)DzLVm%W@iu~IM942NYa8G#yeSjBfw4YHGmHf&g>der|0>2t2uAb??v?)_ye$)aE@Oxl!Wbg8 zkT+y-6D7xAjY zwK%T=uiP=pe=TD-Q`*efEtGF>coC-*Lde@QRsJoMPBQimN;}{+oYKRLy@%2+ z#@D7#Vfzlp$0jD&| z*dvtoGWIB?p#O@1ze*|a2aues&Wdhh99wWUj^C*Wv4-xh%U&r$PkE|WZ$oy2kiF^@ z$i_vEre|(6NVVD<)zoeNA|V?COtoY;O4)0LY>ZFUlI@nV*9+Mg3#%oYuD5ag=q|zA z8{=%XWaE<3W&eecedfuP4YL{ts)-xnbpz{l4RFiiwcl`ZHLxAs&JnV4$Eud)srKXe zxnCk=Z>*kdV|2r`fZH5*;%e2~kiALBZaf9D&l9pYp90yKdU2a?IR&y`CS+f53S?g> zWN$qMvM(00F(a&cKW`GUx19pnnvji|Zq@7EDr93;T`k$howQxZ#tgn%vW;=AQ^@W( z1+wv&#>W;snN+LZbVuj+u^mEoclBgrf~d=Wg^-OWu4>iWm@(o}nA;prch!<@)cch} zHl8G_CEKXCSIF+Eo^0b9^9k9#CoLE;O^jDf@HGy0E>g@4SwkOR!(a{l{MnpMkLwE_ z4ZHM(j)nn!frHX3h&~_|AV7C3!MhoIJEeQ{g@T4bJxpK25aZ$a8iw_-dzAhU(T(U~ z^cqI>aCr@vA=8EYF)R#G8q~wwHG~jmieRj&oK5LItd&r@Uk^jqfWFZ}@a1|~xdtdl z;p3(wdYCwZrvTHc3x$1acooS(_~fDo#a6aCsDH3J5t0}Uwv1p{b2+7Wyredym8p74 zPZuj%=+Jn`=K;0o36xfv@Zim@Ph+|fZW*nBBD@vwfXY{p=vrWnjNze?uNd(sj4fhC z>;kbOwpD~M#{C};ID91t4?KJYXal7!V#N&i3y9z=J$NMGD?FH%^OYS;)A@=HrpkOJ zhp(vNx@#o32ceWH?d2-)UU445=qONyF?0}2`*_?`sKl4YFcssy2CDI3Uzi>-h7JK0 z8AFG_l!Y;Lgl&|fBVZcAdsj21=m@yAqZPU82*xH>?9dTV1-`t7TOeOv!)=Jib;WIo zU#Pe>FouqRTLtf>-IP*;=N!CTP9A~iAJn|YL3B?WkaY> zJtPkrr|DeUrV!nnpp!g^?pqR2(%0qCb&T@`VueCKy&Va^#suag<9hr%(u3NH4m3|* z`0CG%V__9UM8~g9L6pu73aG zke`3b)Q^uP1^Dd+ofG{YQTUx9Dr2YLcO3HD88!9eV_5zp?A<6~(7etyt7(eL95KRy;0;P;3_eoZr`e&>Q09d_-p6Le`EZTXwq|30ShYZR1r z{2m6Kllop9GxghCgx@Pb=Y-#f6nVB71zt^#16ZkK^wLcb6IL1zR)~D+e_z+LMGhW)GK^sfDDU_o za#Vh=1s%n{CVs<$n)t2K+Pk(lDo1N)TX#oid*}9+#zy?dq5tjb=-^O$SIhQxem1`9 zI{#q5%O$7Sr0-VCr2U=Oa!JcOSR+oh;sFG-&6!vxo6bfiaCUT7PX$aNUf?m6ha_!I zXJ-*ZGNFe_&5csZ!r{KbKyP@|KNcDo^LzX9GQx4V64yC#=PdJ?$V}7{<&`z3qX{+a ztDb>ysLg5#@7PdtB%4jgC+4%!j7~$5TXo*>T|N_^n@*Z#jT~Ng^^a*NdX{;1;R8UL zdCx9^b9{@E5Q;Tx_P!E7)qf_{33%%i$crcN%3@uq_t+MXVk0 zeG2{(3w|5h16YlBAF|+^*(BgcmGTJ-zJ)Y@LlXN!2he@ziGjDvmXP-J~nZzU_Z-&e-7BR*$Q?7@EV2w|H1hg3hc%}yFq~) z0B=;_GXOU#@Jj&8qYm4K==xIe+kj6i^qm&^OIRP^8x;JI1%D~K67W3=K5D`Duq@#F z6#TUod@s8L@LwzVw^{Ig?0&!xDEPm%;QQGZ0e@P-f7yZ`VBZ7$c?JKk7W{7Z4B+Dm z{x=rIz|SlAofiBU8w5;kCd==&;6rQ* z@MZ-+Yr*eh*8tw4;BU6z53sudQyWVD@3G*oU=IN9SMZ;*;ICwlTi|-7uEepPecyuj zu%BCC{qFn)QGYkaPdYx71Md>@3IDuOejR9EyjpzXJGnoJ)B>0sJOh?~?!j z0{$lj{xjg8DsUqdqv7Ff!S7KXf*QvMZy4=eB$fIkCzY8H}z z6W|5Fv_3@eU4Uu*v`4`20=xjB!4JSsu;L5ZQhzIx#;J z=HX>pTiF&&*$5GCw_-X(Hd3_!%5&;YYj(HDwz6+)5!u@<)NO4d8>JN9ZBpb8Yqk{G z3T`U7l!;2H`R!6@E5s=D?NVy1wWjS-Y^$}Z?S@=yUE2-0*2;Dma;>%PFyvaR+hNGH z*0)2-CF?2rcSyNy*7|lzxnx#_zEjF=v(~p$$|ZZN^oHC{wq;7RP@9p7O7VtoGt_|E zddHCpwC5-$DarDRpe}>ns#up)m|8@omkPIA8=_09NA=lav z+ofD;S(RSO?XcE&yOc{UuF!W&xgFN}c1yX`6I6ObuC>11hFoiXyA8S4`tC5~TI;(5 za%p@xG#w4cqLHa+dVAh;Vs~B+e{$Tx#(ci8ceJ-{6b>L$v9V|-n)S_2F>fET;i)D$ zvp~n+hxtT;1aUbXAq6r^&_>p#^>gf^O+$$ zY0Hv*@XRjiiPN#@)$`Fz);kUVJcE%;Hk6LcWu~KPgCuIO>x*Y5IU`x;`MIo8D+4W< z`$v2ubAC8*9*fS*Cn9NSDv3U#djx_HMXgF9gn$E~=Vr1og}G552Q8n|Y-Y0rqv&FK?;V+* z#%05eYpE->M}Dp>Wn!)UH58pq1*3DBWO`pZIt{-@vJ>v>^@ix21-xU8-r-=N(Wm(? zzPQl`&nfXlG~KvwdvkY7b8B;3w>CI@pm92xZp5+u?S-v@6`;Xs=&IOyHy7Xe{rti1p1U0xx5%iA*yn|tH@bY2b zfKKZjqfg0&V>(_H-%v0RgsI3ee4h}<=Z64!HTeg>;ZR`69}IbiMt91!$+jKM9WcJs zdv7ol@a^%Bsnzv)hgGpYRLy@NJY*Jv)oj!o4D9iTC2@zT){t_(cV8elG8W!D9Narf zCiCN)Y^nZGs5d-xz&8*W4f}`ox3_k6nG%De0ac%gMM$&4-zwwU3*)92e}WlWSUGwzv=EqfM_=A|XH z@eX?jM|O#pkk;efo%50H8Se8BdM`)k_3a7nY&Ti<4|;?86@d{bJmd`xKx3tMi3_B) z?F!gvy0KZ~7lD@Fu{3lMty%bY%7nXHCR(OCrlzL0Pqef}TB5Cy*4AjGC9B>i575QayDT?@nwDTy!qoi2{>scDzr{=BB zRb|LKixx6dQ^(8F6k6hNJk`Yg<4s2tM1Y}E}O7?&5#!_KE#Sq)%#+@uaz zxgxx^v{X8NXz6$*vrE7W{y*Z=OT|Y^rIx~0Tqoj%pcQ!P$YiWON6Tx+N-Jn6Q-P5T z9wjO?8BHYUIm=#@#A?w<=4e<#C20A|TAs^T!-SHHX3%Ng(STE)nm6Q_lwKU?xGFEE zg>bRvn7wq#hRKvKJ<>{}Vc}!ABs2KE%O;}J1ttv&M@gv3lLD;Mk=ZC+x`j9zcx@&f#iopC zq-in{$4M!Ex%9bk+2wU_bR~=NNXxp4O<1I&C+x+P;m)c=RhOENy@PDCUzj$xsZ8;n zn_Dy)DR8qi#^Q{qDJT(>_sG$i=$u1)Q3+ka@}!j2kR(JeAZJU?w9BRoPUUl}&Pnx} zlwHbUU5p4zP3VpyAXCYD*cGyL%ag;)dGEAUumX$7h7OD#>IzR!PE*Lh#aT)87?j6? zc>E zs45>Fn~c0tYT6WO;w#dLWU|1l+Td*`&n&E1kuz*MIUGyO1ga6`jLYngX}evNY_+M;G*=NF<9L9gAtR93=yz1HN!ybP~H@mVg`f z&nyKO+<%sU%`je)mVX`Q*k^bj-lUTKC_Wht4`SJIiP&g9-%#O|Ifq6vwUX@kGZSqATl5Wv20mF= zZ8#dAiA^Na;Yn;Qtz>Yva19Q4+d8|*noFf8_O(tPOe~p#6A284iGu5u<+n~Wdt|Aq zIvvX_Ss$F9I~0yZDw-Nu8a9!POob;Ri3s+?E>(SJr{DQan4rZja>=p0?Vf5cS<|uxd5ytiLJg%G>jCHggw0{Q%FW1&6d6gsf{9qXeXnq z+6p3rR>f|#4W__0fhFp2hVgJx+2k^)-nneM+|pj3*rhI%U#g~pcH;sHLX) zXsM3f+tQNMIfeBPUzEx$hJoan|3yf7HIaOb4^EEk()4|lOU0*1rzlGQdVi)7V|cG zm&L&L_TZ3%{v~i(ZAeCj&GeG+W09e0Dz*?Ob0&giX<+4}1@XyT1xiiE;yJI_%2S4y zmshd*VOu#pQ5vYcS}d+9Whsrmd*h$Hm7{5HX^nsJw>Z7EA>ZD`m(;|7dBnOtR|VM!E~WMQgVq;W zwhx*N%B^9U4OR9~X%v8Bsrj5;;zcZ!TTYuv z#gk$9I?d*6t#QPIR@&m(GDdh)yirsO4eoQ=5ABLirmcI7%2OP-lDUJ?DZJ=(etFwz zK^yF0#%cJ27$oy11>C`j@ifi6I z9Xq<PyK~zRSAURBri>_U?-G-_f$8g7U(r zhw}%I!+1wOrQdq<+%4EvT`!RL{;&kC(|fAPT|AaMdqB1=#&1idZCSW%MM`t&&Q=xj zG;sV}U#R3_t1bkqx-Z7vB;Uo3C1vg<1uaks4`WSzevUjp(Pt@B8hxUpe=2!$xogq6 zLl?sF6C6&7slv_@zF(;7!iN-h88sEf1a1nBz3BE^)N711n(dWT-ZP@|4?P>{G5yBhMX6E&T5Jg)jYL zSr3!Y!@aSEJ!khc9PNFoZgWHIY+vvA!k!yq$cdlr`v&0K@!JEe&wa!AqgSoGHgN9d z=Th#kJ=FV@>#|2CQoGnD*SPCy@733jKQiu$xHh@wQ@a)d3wu_9M;*%g@VhZ~9DmpN zJmWgOcbuqke&O}8bq{+_xLg5GfL)IqU7NK&FV4LaH-LX{Y;2|Xsou4evk+igJ+U($ z?s*R0eDNcGX5KO69pibaPu6c)bz#Gg-}mgQ<;$P;FaL+w13ec!wQSkn^ql8=Y~1st z>uK-u6>&4KF7nbX^%t%B(b&1}r*Clk4&L4K0pDFcXZgI7sV}B>od(PkFC|Q!fpO`W zms9RzS4n!<1N7I&yeE!%sW!)A$6oaO JYJnVh$SY#7^lrM5lxLup@qnzH@=I6$H z1LyWW?{U ze&J7l{@udyW#_qio^1Kk!or_lx!}Qh`4)R(W$U?!S(DJ53luY ze#+(I9Aa#p401(x$CcY*Wci-ztLTPle_+Acl|By`q#TXx4J!VaC>fZ zdv14o?r?kF==R*{_PojcVzRV2$XT~{{p;>@?OM;P9HUV~m|fDFE^e&fXxRSi)^KdCF#pEOZv7aC1(=7(!<7D3l;>Bsd|W zOu}vV1q4rvD3WmNy^Y|Qh!P2AZ3NGVD3Ea5%_AQn#Kum_-@q7;3AuJd>N-!$(8cI`)T}Np%HyvY$Xaf~_NX%O(y-D{9Phn~9 zAozO5?xGZ7l-@$=jk;HPs_Z=kqtJUO?P2V_lpbR21C;ja;ab^Y-OD{0%}#+qI$A%dFZkc z7-5QZ@KjIsMk%{N$X-=F*<}B5sxJm1UT^0Ssjc%>m ze7%qjLsZM=M!j(t?7qbn zUC$o>@;?~hpcUNB!EqFDBX$RGptDb|qSPVefpJIgm@g5sF)~%Fa~Kx|W;eXv=T=X) zF%WGMvKvoMb(pS z*t|)|-gXLPYeF_A@YNbyj2lm@klk`}Wn<_zjxn4Wqy3CIyuVzif*VD(%wSyZJB92^ zPOfa~Zt}pb9%i^MuwEZDvJIQ>5wdqzPqs104++_Wr$F|Ikd0N0liAPJ5eD;Q z8e#T`5#})ab$XSvRHo#WbAx7oGLg$HAXaAnMe6%pokFT;z3RqoSWXSnFb zxhkp$dOQ~?Emt+P>C4Lv9s06uL#G~PyrD~9CT-ZR2S=v-9}zv$*I+qudO{ES+t95C z=cWAj!j99EA{Z@F9yAto6kK&0eVGSIr9SO)+aJsLVS_^%1}6B=!*J3af!5iVQ;J&? z*^t)NvE0ZP->IS${t`=oJS-;Ny=W00%W}N-{Ce9U*6T6c&^1Ta!15Je52yJRYh;WJ zh<84Sl8IxBSkJ#etmkh<6i~{)NH-|0YhyWtuV;fbU&p4Fpv8I`(HIQOr;{)g8J@ww zcsl2c_;^C*i}-kA=3&?yDZK+=cj7w-!O7{e17U!R6* zd>tB3MST4kD)Mz_JgM;YW~j>7nep_%*OxJa=N%q1dcL0ALg|(C$9kX&wg>uy-ZlbD zbWht*lKtIEK1BjQj>e*PMStW6*&fSj7JmPZhI|Ngxd+*kWXt0&G}KFQx6D1zbQZe5 z3yZePA;eP!r{nzz=Z}GIkas$rkoP;B;+nAVd(osGy;Y|&&oNozbh6ItL8l&4cN%Nx zycFG>pp!g^-%80uW+HuE4&BBn{yImY&`)ni!mkm5xeIh;f6{~6iViaSz4)ng?*rXe zK}2-?+7fiRauG<5UTftYxpKb`Iw_Z5iv{@omqUJ+#Y}$0mkz2&u6_~FInnQ13O_y; z6yW!-4*3P*rhXWf_+h8t<)Cw--c_{j0{kumofG}Or10Zo zVF7;Ma>#GTK~q0ImKNX_0G$*4KBe$G7rf}Ov)`8;@@s`q*`FIZH+z0w(7jXO)#P>n zE0v5NDf~8zd^`P~0v-P69l8AW&6@gcDZ+0WbWZp^q42})kso&Y{f9$-!x-qK{k9h2 z_m`k^qTkmQeis$t_ale=`je)9+luhp2RbMEJ*x0)F2e5#hx{&0nfkR9;WrFAC;EL} z;fLuAKkVA~>kj#KU2WRn$xC!-9`9a3cA+{yqe@* zZ=X~6y}Ss&uYt}WqYCC>k0i6^5+Owv9Jw^EW zK<9+t#}t0OMfg4Jkl)4grha`z_`L#jPW1bb!VlANe%RUXGY_e<)Gt(o-zLyG(eI54zkNmcy~iQHm9H`NJ5Yq*S)g;G-^~iYD~j-Yn?rss z47zK;hn_#=V=7&558{W%HQa^tV=d_ROF&7F<6NCz#Xxr}@`#^&_9K2@$4`B{Isv*? z2)shJwUzTo4n#Ra$#@SEF*sNW|M)8yj1AzW%qXqk}^oot^DK;TT_a zoqw?3E zk~^UUYetM|JxhsppBLIbFN4Rr*Ew-dWAhof0%FZm(TVw)FpsLjn$yuleg@X5n$;5c zsJ}UqMOYbpIT+38g$$LN!D%KwH=We;sjQL1>#qJ$O|y(WyYK-Z&Aew9KBo}Zq1BID z;0E?j3QWD?3BVX0#j!%)!zZ9RtRVdo=YKEJpnujlr#^|^3gO>0@>Vd9sSNPz*k1sC zQo+;Oh&<}Bc-0K}e`E&ucUkafGC$yLM&1fGWSo=y4eUz5<3`>JHf5X>{%n>3e2tN} zLOCb=Ms_=JA?nclSi$Z#XbFEV`vBl^1^<8r-^jiI__%_9+=AcCz6<#43jQY+{1)~! z;QMfKOZm@P@E5Q;l>IvezuMqM`fX+B0A97sEWgEqzlgO1_V5KoqFKQ%vEa9{J%G0l|{s9G_u#|6MuLb-E1%HzT-^ShwxKR#1kbkcQ-@*O{aEF5bqy^u_9s@j} z;J<0Xce5V@zEZ*e%z}S8`!(Qc1^*`t{u0&z+dib=&oFFF^}m#z2l%TBewzi~!(IXS zdkUT}28-sX!=h#o_+KdaD=p>w*g?Q26nxf#?`Jmx{;h()!-5}R?*_cJ-faK-E%@E+ z6MzpW_%B-UgX|lC#})kdEcjvepMYPZ;GePJN7)|%-=^S~8GVuLH^$ZjzDL1twBSSR zV!%I8@EsQXKIQ}boPr;;;194@0ltrJLj1t>Z^2)|GJyYD!Czy+U&(F<{CNd`w*~)~ z>;r(mso)>5;K$h)0RKS2KW@QKuwgve>BhB2 z_KoptcZG42Ucp{w!C%F;13p{9_gL@=HVU{y!C!8{&#^e*VFjPI;8W}dzy}ok?G}8R zy&Ld^g1_H_&$3SfPAK>;D2DjA7TFuc+D!a{eNY_zlJRU-lE_=#bmi0(_qW z{{Zm)3jFVYmBQIk>|$!iH^H+;M;THUkVwL{@EOubf!b%|6N?a68?m!55c{PKI>2>1o&^! zXX$xy9qM=;CaA*1bl&j?*tsdoMEGY-%l`pXAAgKIDajE^jtywzJc@eA)izt z_+J2j5b)^&{uSU0@oNz3q0*Mgp&#mF8H z01hbf9s&GL)Q8r$2>;K3AI7<~_kRPP#V;%Hf5!P2P+#h6MBe~KzXe$8yBQ}Vppozn zocvP3Uka2=Rtu0b`r?t|p zbg}CLjkVUTbXDsJYqeYH^3@U6dbgTmmbK!ot%mTNnj7O*XHLzHk&7-0wI0UU)tOWC zHd%9AE?cIAhFz#ESJk*yx=0Y`yqW5SjlF0;Pk*VZi$-ozZ z)3A~GEL^qOWpNkZys$43jimb%kr@*Tght`$1^&el<6O^0G=fZ&vox3~Sthf-NH&_I zbzkJ@AR;DZgONkvsA%06HEQNR66e)4Y_Thv<>uhhB@mQVm$@WOo>L8i2-rBEkvV~o z6%LXc`w_U^m6HcTN@b0ziY75l zre}nXrlJb@7`jw10_V)9#-cND6en1YMW=lU1P_pn5LC?sz%U5Tje6ibU%B8cf^f$4 z7BzLrX}aLixye{M8I1kE@e4~% z!lRXCTaH9zTS#)^P)eMTKtckfg|^VrHhtWdwzLHbEp4F*eM0&Q6ng3FHuv8CE;P{A z&=7J9#sBY_on6h!lDxKJ=YBr_{a8MGX3l)inKO@_-JRJ9_QfRQJaC9VqS>HwjlmF% z94FKs9B}(Xe*Q6k?i5uT!O`}JzbD{}Z1Oh@NhKoUhe9DZQ?vy&%nhyhbl#@Mi2sIh zda&8mrcFluTG8n!T0q-?3fSO}sfLY{7;iOCYiNuce8E`bU_`ix=S_H-7f{@%B2?sM z1NM{iCn;GTPCG`%O=2#4ht1yVcG(hr6px0qcAO zV8n*EBdoZ1V9>i2+p2ndgT76)ePOT%-`&F}=!z-8OP`#=2kN40+I^)}rK|A2rjq{G zR`Bz3TX7pU1TFRt_`0!;3ncNfr3YUiZSZz@oL`SudKKiU5)rq zl#M?6<5kPY+lXT1Uyj-m@&TvOY4>z?IK9mqTZHG0W?5wK&}#dkZ{JRbEqBRZ&%5TT%(k-&O6t;+-)7+&Q^D4JGsn>{akf9PrbKgqoc{y z?sc|os3@zhj%#$cyJU^R>CNqu@o|SzO^(~z>Tz~-bV4#orX;a)Q7j#319peU)z<30 zs?*u&^txTw;9t9I4S5ZYC#yH2RO4yg9(+073rD-{Yn^V{lkFQ?5~@U_y~WjhwU>W% zJC2~%9@*&~&St0G?SzQ%qO`ApAutXi>P@4X5#b_FN9$S{mlqOM5Tp|gB3_kHt0cH) zr&Db>!h-mx5w&_iUZIwSHbFV^HreqZS}8K#w1hR-OR~9bttbf*rkc%hwDR;eIGgQP zqw+e|xz|+0Asd_RZnZ_wN7q~Io+kCn>*IWM&01S=AHGMH_Oo#%;=^=NZ%t`;X>Vn3 zZ|~~v(sEy^zsy%w=J%EQYODKd`+Cd${7Y*q@KsLvn~3tc!Z)5DAEJNAR8*RYCDLp% zk?a$teA{*7=T6li#ec()f5`YjQ0;?&1}n5cMeZ*rmQX@lgW=){wyl>T6B2NC(rQ!? zJZYJFO2rrHNwE|4MCPX6jLA$&#TO1v&1}+(9RU+Q@0zsWl6hHAu3&d8bX(HLWv7OL zetF6m$-WysIV%K01{H`qM21nqk>HlhGsR5;)?n;3VBv$J!4&&5o2qSE{y2^j4u?;d zO@u|865<{$8p;4P(+r-DjOiE?WGMaSXj-h|_eHmPH7>bpv{;4DMjE#VjouW-%PIDD zmsw23?lCP&^RE)Vjh@a5@sU;2@Y+XNF_?0AoW>8;o6w_(bV|LW*0@jEq!O>KP0?v3 z@v~+ztaX`pqal^ja}*`H$5 z%Xoa+efRosv#7oTNv_ulGhl9`-&fod3gRS%sVU_%POp9se?qnVyS=K3#Sz~C-C<89 zjr#rH>A_L7-2tX#*rfb0=u2_2)cb7p3);m!kW_lHT`cy(G-(#4P`y1lEtAcFXsb!L z^@um7c*Wy3(MFibZyDm3E0J|Bs^(=|SbdrU{#SI;#evz1s%*{r%0Z`pj^)^f&oKcsf2I$`Ib_q`1CIjfYF6zskpZ z3{}`9Fl{?9v5_QYT0Ix0+4(7eL)Zs+t1m^rEFu-6eBOU@rw+LOqK+A7dfH6^p{`_PLrZ*PjX+4lT6%)Zd^_$ z6i9npqUqDe==$^Y^!AOH*BrH=xXgt&Lg^SZ(*>os_tbv(~lC+I0g)a5l zlzt!)PfD&X?)OIn#VH?mr4UxH(o;*C?)sTZ-Q@D6qZDH^@nW7!{>-_JRPnGDMls}rA>1WlRl{)I~AMt#F=>AWT%$Q z*P;)oZXVpwZcp(bA#UTu2ueNXIbeY3OV|lnzn)DIOj+w6z(%$yE~k?MZN%C|T5rjx zrA(#Fj6PFb?M)7E1Lg?zrnqyQlyxn3$7!&s1=pX`0Mm+>q?2!l3I1tak9VpWqj&-l z%+bjJsD3blSz{f87%-<8E}AMQ%nHH7VlPb{863Cy_~dFi=5}OKV<@@VK}nj1+tB2o z8)vsavLz$OWL9yJT5&m@&YIG4Z&{VMGJ}F9D1Qt)UgO8k?#uWXqOd zBsSy=c_S%aW|;$Oc4m^7_7txjOzCdju+HnENhFPSM2Jk9QmU?N+vxu>@oj~!1FjN)*#q<%7I(%o^Z zG&p|GL{q?~e1V~kPs^*)>c`aC?!kz+$JZ0cq;oc)x|{6fRn_Fp(`6^-U-oPcoi+oz zLzw$IZiD2>UCj(R_Q!@#S62H1(bHB3`v$gn1HO!gMuu#L27SHWZePeZkm{|$MJQ!%Engl@Q6~B0iz^Jel0e_VCpXnY3|% zpmh79nG7N@ow7RPivV7?s`sE7)GA=KIz1T!q@LdzFX^=JS#YV1V!cqx8&54-(Pmwx zFnOGuf(aJ%{L4#U2kZB$GodF+?8m#h;$)Mi<0HE*QCg*y0!WQa`*e|#;|pU30K6Ya zx$3LB2l8Afvr9GX#!%vp@mb3n+CN!Z>+jw2`9~9MXNlc(g?EG;`6DB#y*} zjn6HT%NQr|rI1N_dz?zP!(*H?mqre^ssnvN<0JBP;>qsP)5*IBhaw4M;fcj3?dB>4 zSyohC#>83)$_tOu7dc9;N}L}{3sOk=Y?CvFr`LLe_`)_*?LpK;&6dgKVroUHrBZ0!n}gOKPR7#2 z)CynmH${vVN9WX2Dq`Nuu<`lWgk`7a0NUdi$_9Jm>9A$;ok|LOFcU8r#;X@!!X498 z^C#iaw9JSv67(DIdrm7dby%mxpGoZ=cXwgl_JpOqQ>yz03}w^65SEblhZB|=m^TTo z8u$KY!qm}ZFI`NhQtF*<=GyC+w?n!Q}J(!&>$;G-f_xuh7O0{C1&CZi$=!L#toS`C>dVTIiBY2Y=_UWoW*_BRO?_IV6r)! zWI;{3tJD*~FnqzrbQhbLPT3R=4tnv)@L0lvx-?#nW6+bfU~CdSe3GP!r+K~EdXp@9 zPsH>UAX##JF=eyA7cV-^H}7OHG{GKj?CVRIl99%Z+7;P!+35+UIts)mOZeTsX^naU zCD}u%G=R8$(5 zM@~9@wdq0dc*~)`vZ7|{IY;{1(%KBtkNcv=L}joQ@92BgOK)G|8m*+RQxlAPe>j1x z*=uSXUEB>_mp{$E-7)x(B(JnS7S7%C2dLaQw!|^qZsd5Q{EdXTk$TbzoNXaa(LKFAC|>Cve5q( zTcZ3EIK_kiSL_+Y$9-n5B1Z<;qY(S5V7si%a0y}+8v)HJGSsn_n4L_DcR@WV|9phFX z<5qV)YzwgB1&8WJiM8R9?l5qWwwzpg?pxLh$MM{G`-a)O3szpFN`!BDEAOX=it=9h_pK+F zo%dE&-@M$zkIXBqKhEkJkLS&M?vZDPiyZK7;}Mh%l|Pll(+@*CE3I3BQYVkUj4~L> zJ?nXj+xYOTW2&uJ4(AWgvl7zn!@qw?E8W*oDo=$iVS9K-nERjVR_VOJqPqEoS)*4J z?l{E`-yUu|K5tdlXq|P(Da+v_;iKOv7%rN{UKz=mH za_KqTpE=~uOA1zAC_H{k+~dp6eJiUo?oTIt|J)<9hN(=+r}pY2wiWQ{3hvVfbe}%J zeM+@?BzG3~Y0bkq$DY=G`A6={6=*51KWSNFfgkN*@@b+se-^$yJij1o^j%pUv)6^K zqj}Z>c=AYsm!3B1$Eb%&VkXt-z?-|b(Kt>(OaB<>sAId8FshT}O! z9`enqi-m7?#eK8<+_$nj;gJQ{@a^3N#U-LP?vB^Si_d#2rw?`TypNnJJj^b6;kkH-=U@b&W9dqd*PvtzI%OVqpqrX@eCIYFSioHJ;OG~^TUL&;Ddj9Y0UPbZ&a$Y zJG$WWC_}FjUR(4i`9wuKKX7$mHr3#4)Z45D;a`Uf3ue#B9^DT9iY!lfe$;|<%jk$> z$>{d7d%|~jUDdVldvk~LdA+uXdR-L0Dj}pj{NaR<1L3(JOh^?idLq1b;iCnOjQXxp z_TeMT|KM}ux9H*X(N8YyntNXx{H#gp zg|%x;Q(z>Ydf+kipwtTk!**oZuYLIrH~!BLEITo>jO&Lkc4EYqOyXG9{I2umqVaK{G@3!$aYJ>biUk%zJ_5EYbse1kq^!)fq zJ^vW45p;zbb0zftC$KdYe($^#k0}T&J;9b1bQJ`O9OS#FVPW`DXuIT#KDNwF|1Z8I za5BsCeD1OS#dKzU;W1pLPCa{Z;ICO(&*!7&+j=a^$kv68VU+FImGIKx`GLaYSy{6l zt~ZcpfPp?Y|X$tR42-#z<&L^~j zqA<@%6GPuVb|t%XZlLhclH+yEj$aXKrW&^3P`+cyacnh0AujUd;STaGogM4ee5%LQ zQ=E1kR!faW30fFRrVie!qcDsWma>mP3&sT2S4Oa74Z9cP1k^yppf)27#zGbm!vYke z>K!T9EMWTC$kKOSs)65+T>M90L8BZ0*^>7M*z)2$D%IY_?++B`Szkb#^`3h6y1??h z3!h&c_;c=}=ZhR0yU}vcYTfv4M6Eo?Hg;{4+6j$TM)+uDW8inbk=&+3S}QN-HG$d+ zwG?(K8_mv|3xsTzeH3-3>%iuPj_hNq_YQ2n*Kwc+c3(L!P*lg3j9pn&zYs|IjcTq& z9(m`b(nrUxynFKk^tCyK&f`a`RzfbjE(@s39M2I4BCL-0{q^5b8M^>vip6>z$S^Fjnk~(@PZl z0r3MARgkf-s{8e@qhf#3PpkXYU^^Rz?OqteCYZF}5kvS~qS$X{9?>5%b{baA5&bqd znQwXoXvUty9$`e`w0|S|75>Lq4KG@3_@(Z7%ihD-!xaBr#=b=qP6ZSfenRjl5+45p z!J~*7ZAkhw(f46*D5AjsrQqRuE{~$;@h=dC{O<(+d!mnH&pD!X>fTlC0mlA^c=-J# zqV?FbkLZ^e`zuj||BYyax>pg^lM{k}gDB+wNfd?t7SYe+XTh%tgeaVmOY}bGIlXhxj=z0Kp1geOlQnrbBkKj8+{568V zmM99ROYpRJ8T%>r=oI`WqA0A8;QNVw5Bp;i{Q%?pxl(%ChnRISwvFg77`vHhH)C{- zqC($Aw3o5nM1PGvDv9a6jA8^9MJ)| zp6HLTXC2WnnjTTqm#-6zpy?5Ph_OeB#^7qAsN~-zx&=@~QK=6T-G`<^^owvQ(E~7r zDCB=G_+N;4xPIC?VcsVKpAJ+>-U(;#&bn3WhVw)>oU3+2({(K<-j!Q=!R3Kv*_m`f7*fG5=FoL{qt4NpDiqaNz-Y8T=^=w z1vl-IE8kpUM$z<|Ay>Y|Fry1U>wKXbUYbr9oDW^v@gh#_^Kaahvpf6NtlP8}c#bdx zRdYHGk)1&2UHDm1K)e;4J9D~8FV_vvaNP@MPB$96s`~<=d(rgjmJ9zk&^^BJFBFEL zTFzAA>)p`1gzk%GPB#V-Y5^<}x^2^|TP}cicmaGcq4g~jhAf?4L*&+n#-=*qVxfEa z^y(&k+HogNa2?oXu{!6oA9aDVzFSyv$@E%*Zcaa1ab}-?^Dc{DGvZQV#ER)PLM{g6 zS1pE>Lic4er&}L}6bs#}&VX)3=q@<}y32&_(wWn(cm5SZclq?{mWN->yuxqq6~nJ8 zVFAWOGu7+soz7~ZyL#qyQ>*L3&sr;V*UX%5y`{ZZ=zh=4>BfDHn(sA2_vJIE8~1an z?kj|D+yP8yU6Zf0Xjn;xI(A`5-SiqF-*cdMfg#3w4u>$KetON2FS=9@60C3vD;lQP z3i*16v94Mp)(YK?Gp8Fjc&cuf(A_k1y7lqyI-&c@>D7&U3;j@UyFWyay>GSP=KDuK z{z(@itu4Y7Toq5A_fr(3V*KA{^GZ>I9C>+TV{@#0`Qb<4wiy2Rq{dYu^N`-KH~ z%yot=*d#3In_dg#_NLeQpwJyS1G+a0-PfN1-Tgv$XnJ)oL|xO47*6Q=YTa!ari*JA zc6wV3*F8JeGz7vixaCg+mdfBu+Fh8uuxG~ z5A*3Dtl-o9H9V`nk-vUs1xMAn7S$hQY!Bop{^ulrlRD?1`a_JJBp#IB(UaW!KuPWc zpnV@h^AX`U68~|`)gT`FK0)+m#-0%LKLnj;RnueI606>hX&c1DjxOSnu2+N~COX2{ zaiYK}%u;EIpdO-#?*k=!Ld5T2Y$x%+`?`pKM1&V+BOdmzAPT%I1q})M5kYM^h~J56 zA4DPlPonUL4dd|YTQF^eD8d^-`|ia%YT|ccx`ChrBK{FUe*)TfAEp@y{&|Vggp`-T zvrj+|g~QJUd1`)EfzF1W8o{psW#n%WJ`76!zESW*X`;&~hzHJZMEHxK)w>yc9klP0 zC{GH%m9bMq;eVQsG#h?9Nc1+m{wIpc@LfTFF6i^1efI-b@I)E-mjyp6;$IhhE?$-s zj*aME#@-`ns|a5YN_ZOu-zE5N!Cx=<0pj6@V}j1X^|}xKDgvc^E+l$8=9mcnGSI$H zpbYB2v;F-lb3M- zT4WZ@(V9*4Tt4lK&%wgGc1ClrsC%M0S9tTy=T;RFwTU@oOT`?r<#u3yO3xpW7JX5TqvmEbD%CDTFq7QIZqc7{~j?1?Q+cFA^v?_HJ^jD zg!p|!Eb%!rtBDTqtnoQA zwZunw7Wtf*_Y%KF%#lO?vxfK^d6xMEv@3|eiD#X$522eT9{mSgfC)b6riqSlSMUjH zPU3fpId!*)Id$kC;2KN-!W<={Xn$}KpTM?`=pHfWZm*bgce~n8)0`YU{or$Ph{y-e zuN)xGEudLaILW;t@!IKZoLDsml;&!+qw-N&bf^5FI!E&gT$`+?ozOvq*V<@M^k%)G_R>*02 zJ_s#LFZRZxPy(hDVf+ zWO$cB&J5niB)oYlTvEI*n#7xjYlLRsf;4zbA%|{b+>w~ydnCMb)8Kspa%Rfo0`xta zeY_6`W-|Y+gq#`weO$s@l*YaNwm z4MDTdmIiMHRcY`pgB&jNu`Q>mTII*ms|V$H!nP@V;yk z@0?w6`)as#$?dxsa%SxNu!Q%XGs>rlHx6goEiHLNO&JegLlv* zUg4c_`?}KLEry&K`}Rn9-D&XdHHnvfSKPkdG?JxZV>86GXB99E+Z{}b~&3^~m{?fR7rZx7_m`0s>- zr|D0Imwk^pyfEZ6`)(9DNrpFK67N+BPwUT<;k^wx&3@T|iT;ayG;SaD@pL4^+XXo@ z{u`C>MmSn>JbJfa1}_9T&40MX;0M|F5Pn(w39A}*6XZ6ir-uKB!OfCFehs;NB(x$d zSA-MZ5&SHIC-VFI_~TJDVFVmbf_&dBPHk_=$0$#+HL<86n zCFbkK*|vU_3Lc+lrhST830~QiL}Ik_ONf=k{KIOHcT1n&8^ETx{s_L#)zIv!_qIDb zJWU-=d&9T@d^s^Fkocx;Ls9J7!b*Dm-9wwaeGy+jn20|#K7e$~De(RE5??G93F0HK z{-~NrH>m_jn}P#r<8xeIbQ=S;$IVSM6#&1LOEaaD&q6w#vpzkI}iL}JuFvUw=6KS z@RFtkaYv+hzCKxxKbJWX_e&|hML#F~3)ywxkh_&Q(pg%uf{%YI~tU&?+B{#{K#d0FvKrs zuYkWuia%k9zl3EWZn+d+sGpPm73>1=rFvMdBunv^u?oaBNb#5J=M=w+tpooRJuH`b z^mB?YVLjl_MIWNsA2P(3vJZm4S&H9fh%aY%gWn~^-*1SoWM2jUycGXv0{?CBFG}%; z!T&+xp8eG+_3ivNNkzK(qp{IC@Ngdx73{S5qw6dx~J%5MYvZ^ZAB;^SpO@r~>) z#2=92{&_e$|`Us3#(Y$f78EyY*r=M>+}9N@pGhvl+n{hZ=k*|p#w)Wgu9 z=;svQ&Z6MIrH7$E(a$NqgY5(VgdT?eL_eo^5Bog$AL(J}PxNz&U(db={)iri{zN~g z_>Jt>;GfsS(4Xk%6n_nS1$;a#mz^-gU&pd?&_49ATviBPJF@WMg$uyHD#b51#CNd@ z@NvvscDW(Go2>)?wv^sui0@^+;Is9xT-L9jll^_{L*U~!<+581@d5TR@C)>?T=p6L zoYG&j`CUyY)^-}zOhWMM=m%&G*c$#aY9a(II{Q&&16#p|r{7&|J@OMh_e>TMLVkf{q zpoitMf9dDszgyW^c^FUVVY%#F@Y<1um-&}~r};JNk;@eQoYLRUt^ohG9+u0R^mB^e z&o&ZIgI0dzGM^#-PId$MY$=}4{Snex_;APVh|ibe?>40W2>U$vbEWtP4e|G|C%`Y4 z;(u(2{}_7#e7O|=ABOmQ+26p|N%3zQ;y=Oi5O_z>Y;veL5s*dVmx$HIloZ`RE zEV$wMvmTbq3ZxsLEZm7L0{=f!{4zuQBdh}at5W>shWJNWGx!ryJk8b8jx2njrw@F# z9+u0(`Z?M6I2!?v&jE@fm))+PQ~Y3 zJuDYrpwm(l{?n`-Jk3v2k6d<*eopa6*!AGg)x%K#^mB^;Iokz(sUDWg?$pmI{+I02 z;A`}-T=sx|PVq8K>=Sci!@N`eErN0sUQ;44< z@b`m%7Q9xz_k;g;N&ai#?}Gmq3I99}p2kdC{dfla*N|TG_iw;o41a0f zp8_a;LCWu9@J^IxpNL-p{z9ofT><_asr);^--q;CeY+m~A0@n-z|%c;NZ{=OPh)sZ z{xjfLN_dZf|B{4v1pNP#@csb)JoGOCf%h_a8uM#-W8fVU-Z^LETYeJWW#IoR;av`X zH}Kj8UK99hkzVuP2f+VWN*@J33%pi7yTE@B%4zOA)z`a;$GK+Dm%wjFebo4GgU^Bg zwe&v)zgsHr7r<|ZycT~P{9hrDAdYW=VRI$C3&39pdzwZ3W#G?)zX8eR?cm=;daZt3 z4Sp8VYw`Wyeq^qRf*fDZy6e;n@%;QJ;1QSdiN{Exs7N&NHReEcffqjDaf~RlgY5Cm({`cTDf8GiH z?-I|ZvU|u(ZQ>9M_LtBm4tON%jq;5gqRW@#iSkeg4}R(SZMETHa9J5!j>p9m;jJ*n zREl6w>FIG9(sSu5V{nZKHo}*eis01->GEow-LR@ZCHZ>_G^nBTHeO)-_Ul!3BRO>?y|$7Q9O zYN`W<6q@d8W1h=OHRV)0ks1e3|m+5^a)hL4wU3o&z zm4W6Ttf;i=c^NPu6LbO zrwu7|46k5(}6LPM1Y1BsL6ndXl zn~-z8Q=`^vNTKDtHX-MFw?^&SkV4COZ9>lVj*Yi?If>r2m6aysUGLm@XJAO9WxlL5 zA@_O*$NLF6jo!tTl_un0@8rr#6C9v-b7iFo9?&~F-n$s|Xf7x#HTs}j@9WAEM>l$B zSC%loDc5^D-X}?V%E?wkx=`FmbRf7ZNJMEG_=??`{*>D z_XfY7NhiDz8tmCjXl0U!9A2If9tUy`^dMctMfT99nv!7SUB8gn3 z6t>nsfL-BZe&-gN(L(-Ti-PxsV?z;tSpr|4z*i*jl{&AwQe&wA-7#NmNcA5SxI9K4 zH6q&M3t_?xS>ST$esnn!YLCk!8SnCR3_FL_O~1LjOieDaYDp~_;b5xAOuaNL7lH*q-#ji+) zUpWrHQo^rH3RIa4D52=kj9ijW^)i>jI{f{?UwC{1UGFGbxI9xLCO0g?vQVbpIWAb(&iYJLE8rW?L(pHI4Rx@jK@tx zjM;}`gKE_fI%2#YHUzf>qrt%eJ#er;jQxt$hUP}YQ+c(a#d)=%#d)=%ah~^C8l1~f zrh7FWMwLivT}b9~P{AjLQ5i~M9#_h?wVF9cc%p;lz3;j7hOw3FzV|L$(@)Q z-r>Jt2-~oV;$|*;ht1yVcG(4ZjJcD-rk^Z(*U-B5B6ZgYd94i~pnHX65Yx+UZTPNUQA>FjWNn>V=H*I+a22CuiJ-iiO5X>hK0Ih8@{Tb9=mPo+f7pPz4Z)xLP$Kv5Pb9ee7+i^tP;y z3wC%M9NN>?*6e7qyIQ@2-Pfa$#UzYjS$7B?Hy~K9QB-K~)c zM~mC#hO64#V1+uq$1GT$O}GrrB>zo~Ob{+Os zS*-(Eb8hsu#1p}5Nz7|@t#f)cVX{(~)gqmDu6McHI=r2&?#^~{nX^HX^VEA=HaePI z?OtcghKjQ4>bORCyGzz6oZj3n86S5j)nq+`u2zq;qoWg&Nirpgm5XBOKpU_-Jg&A@ z?^T`7PN&!Hx(5H+U2Di|aJ=vaWlEUg_B6QKyl}MJzSilMJxL=MQE!AZ8tpBv=Bw4B zj3cPEM|OILv)O5PJ0T(xio!1|A6{z+jDv`J)2L=d*yibIT`S}ALZS+SbfQ7Ts}gFJ z1lR0zstre2;JA7Nc4x1aDi3*uS{B*_<;dG)Zr;S9h0|`%3*~zOpjEuhdst-B;V!Tkhvu9Iq&LmB^cs%jZf@e>8~RPui@V zhbWrs^d>ZsgpyE=CHdY+aEm`;)Z(XMW3nKHI`<*;#u9+G6L-=;MeZ*rmQX@lgW=+! zHbS0s0-kQco~fr)eBodQse3S<$uPMR3~xbe znQGP*GJ!DAFHadmw7JX?GN?dQj*2iuE!Z%c)@d?H2}cHFrvYog9}D)KE*vEs4xdge zB~15d(P$_G&`dMP(`T459b=rDcC}c=?~88pYTN{}d~M0r!N_K_a*Dm( zWnR`}T9j7P3=WtUkNF~-{0WyF?ZTpHc~|t@DMDVsV9McfVtkOS>zFv5Qtzm(ntI~3 zwJAESG@4@JqJigbzCD`Nl zZuW1RC|-#U4&muna^QGuR<7yPhD2{-ybwaREFcu5>`%(-V zBt%V6(N0o8)3PvXx~UNLcx6+>j{%zBSKJc{;$$McMEOL1(&^KdSlrD1Zhx;Zu{h!z zpgZgdRV7KIBndlRI7&F=i{arz|C9hH<%dCEii@S*t3^dlA*u8Z4sYA!Ptk!UO`&>e za#|*v0nt{qVU9Vc#UgmvJqc0O3zJS|GA{!@daC5>*<6h381+Y}o0`zLWQh#ba(b}L z*UqE{X5bO6pk3`-s=a+ZeO@zdH;obK`?~RJXX37H0*vNhbmH!A0t}C-`e+73iS|T- z;mmUt3|G^G%7IN&tB7hjD+AHqZ3F%Oek@JS3};J!lRp&3L)xUHDyj1s!rQ+T*Y`xJ z^jG=#HG@McCV{aedg9tZ3#VhI)pKE_CQa66rb#FM(>c4qwCRlpyCS`r@gWzmz{dT zbQhWwxBzmm*RJRPnGDMlt~?M{CWlRl{) zI~AMt#F=5S04C!59XJzVMWa&}fbXrtoP(!4#L% zNmyZ*q7W{4`80;BLH9j>7mFk6->E!93 zZkU2;XmZevvm1{WGIC626&I-$m(%I2DJ}PwRe38jC}@K6#{!sp=TC9RWy&uEgOO>_ zm*T0hX^<_!NNmU#@$SMtv-!st^uqj_)45+RC;HE(LV8q+w>j`9XIX9rXo9yLP)nxbSvJ(?Pdp3to zn}OXSJY)`~d|o;E((%WJPghp^0@2e}2m1!LcmuwShDL^hrKJbnZePeZkm|wwP_?DaB3Onuo5PC{eNoc~H z-sw~lRr|=(UxVaA(Ud6DQB{*FnwCb9R1@a)WHR8JxWehq!%1d?OB1^2<>6_oZZ zC#PV71^SB~FTTv-@As-Rp(jd=wM;$5$tF$f)71vHL}{5&3LrHy?bAg{j_*Yq0Pubw zkynJA*Vj!C2YbdndedH+84`|rvp@mb3n+CN!Z>+jw2`9~9MXNlc(g?EG;`6DB#y*} zjn6HT%NQr|rI1N_dz?zP!(*H?mqre^s0iHWpUg@?@6godU-I3psvDBS1pq|8OEzA@$s%G4O5dm@1K+fMjXYB zC36`V)e{INykeW2F+9E2`r-@QOtlA56Ez1-E*DcPN-dQ_>)!a1x5-$Vm|Ed0{-$QP z(&FfxdP+rfbi>ByV-uF0o&#u)V<;Q!SQk7cPbA<>wo^%A4`$*8!+7=LOSog2YW^fV znwA;CXA%6y`<~N^OdZx~@n=%I$K73+w>|Zm$SGndn+ArkgdB_ijgQyN!zG(GG-2v! zvX?HVQz`XMxA8^R*vS?S>mN$|Ovsa#TwPytNr&cqZ-Kb7%@(Ta@9 zQ1ywJS?C=MC#(RNWYNet+PEPT2PMNxI>*zzo$c^Bmb198nra=4157rDlPsu7ca?eq z7)GBNGVA%objqf1aL|hlpkfJAYtnc*jzLe_g0V^T@JW&?p62zFw_ewbHg5U~kW70h zII!8@ix-{dn|Cr8nqUt%_Vp!9$w=cy?TT!=?DPav9R=c(CH!vRv_?IFlI)>Wn!Jrm zsQ89@gM((vIYn~CzOJ&i8lP`4H-L(x^aUgRTk+MLsi#!%9f?Zg@<>zJ*ECc5YU9JE z$)>NYsL9Cw+S1w#(rcfE(7&iLQ5kH-oBv+*(n}vCn^?7)VBGt|q;87Kn!TnbrZ9Pf zoHQA~EKMdu;{J=C9q_an87&aZ+yIQT-t>Kas+3dBx=<|JK9z55^I7b8q|CpPf)dCC zLw}||G(cZ|qGc()3N6u5mr71Ay5b+$aw)zHg%3`Np~9L8zWqX37vGTLpN#7DV*uCd zALyaWZ`!ZMXiiJolH^Az+69L0n5BExl=nu;R=i8ncszPWAxoIHu9MFRCdvx`rKzNODwjrH{Tg!prK5#R@;qIXtoH=whc<5`64vm)+>b;iO?e3)yKwMs(zaYv)S78u(+nB zJS-n}ww)L$RV}5nbER;mhqKZG9zI)@7s!yeJ^6BW9a10CwAP8ZI@xc*&u^CXp zy4J9UVtKOY(XlJD_8h2Rd}yrsVEyc)>`=O~4!=h@G;oxCfytgd;_GKUm;wC&_r z!?L=6-i5LmvFxyq z?1+TdT6XW;8D4AM1KjAMx_4f(cZb(LgYLGbULrc?SX5^nvF@4ckP$49en&``K5E?$4pvxqwVm8Ql)ZoF zo~(T<>(1J<(gEE=tLpC9yUNkBXO&~Dy(fEDDLfG7TK>+pG(k?)(z=KAIF9EmYdiTTuBpn=a6D&0T+@7L+Rin# z-cB)XCl7IL{QUK?D$-Zws6W2js_NU(^Uh1EuCX3DN4M-#by1$iIw??T zmP4+J@&!%Hn@^4nX_|88?HsuUIeQ8@3yYk!o*XmeOw&d=Ye8CFUu9fh&a>+TDy$cn zmfm+>!qzf%ESuF~_l`R3;8KTOO6st)1;P+shhGDJP53QD*kb%__@QQ@UXASN+OgxQ z9hRMT)UDD-v-evrzN79z2YYQ{RyOuiTX-n{(pk@Dy>b;b-YZz1>F$sA2mk#XB$U6#P!XQ~aCo z2x{FeT>5qLPyKQ9Qs7BijoqPgdMxpj_AQQ$5~xtIiKkS=Q~Y)w|AT+bv8v(3@7$;I zRGa@r@u0$nT|fo*ClR_`wPmhFgpawov~GnOj&f7w%81X}-!^I~eCH*i*@cDww7k9S zcwtu7F6%!nuVw8&-$62?kDj%sdC$H*1$#@_h0o?ttJ+dkmxESSxHV^A?*27(D;+II4dNO|2-NByY9YTfnB9_v2T*ITUn<~o)f%PwBZ)Bl~PuRA%mR!#3b zZY{4rp0yMRua8x{KmzeXN7y zEUiB=5+Pf5!j_%4?1U{B9YfvLtx(fCk7q4IKFX0ARya?NsaBLDb%&gqtk`i2S)tZX za3gHVQ|JT3Ym5IfYH!)YmRgprVt4L&_!K*Q_TKzM)}@vb{9pFOYwYZYPT3A4=M4^6 z|IW>Gju#dlL!@^8UsBHEWkNZz z9|MYR2W&VD8;)fkFU)Q@o(GiN<=NzqY9Ph3kIzA9&Vq)~qU>y5{y*Q7vkxTzJ@0JE z+2=f-4e7$YIs2(p;&mf?K3Vccw4!d2s25aI;&xDbdh+Gb9d(<-Ye(=qj2{cBZRQ`S ztyF(_3xV|-N9~5L9r=2#AbqtG4vN~K+ucJM2e8m3)mc-Un-_bxaz*Rk}t#X@L1 z&_`h}&87ME3lCYA7Bz;~qIKOqvKJwBvvHkaE7VYS=oyCvvU42=Pc@Og1RPC&KCWqR z;+jUfEPLBdo}%j;^jL9D*I4*&hh?vQG!N?Oden7k_WpBFxBiaaIeQmsT4VOU99}1~ zDjX+9qH3L3sn?15DF1i3Eb8DEU3R`>)RLu^+DfU^?uuIXCg?;vc<5CA;lk0eLi_PT z%Up;3c-9itrmftj6tO2p>~cO(hGNvPb7Uv3>y%&0<0Tp-ydGQ+FvO>t45<({}Q0dl_-4gMYkX2|NZ1(M$3cEJ|4$XOPx|r`oAJaO7B+ zHQ&nchcipIh5oZ?{-4kB3r+l2Em7sC+p7P6;ulF}y-+&;zwZsT{$ygOoOfo~h}JNM zBa2yYnltY#mdEledDgtF{OtUk{M`J!{QUe``33p2^9u9lnzw{7>5H}KoYfE*ds)pjD3?RD#qhP;jHfv#lCsp zC+cGC5Ya*lHps=X4qF})JYKv|)=%qGwy!Z-`!nEh>pFwXi=B zg|q)i6nOt7`2Qw~_?HF$7orzg*xv;IccSlLYhuBp>cMUc`zO&(#@-_OZi`w`H-O-j z?8_wz9#xmeLnY@Cg-T~(^8`Pi=oqh3JpO#*8!co4uM8+k_}xN9g#8~GyO=2Qdzs)@ ziuh8&qbN|$7FI3z)kK+vT`u@FMAusQHm2`S7_I!*e8pFqlF0rutiAEXw6j7UneU9i5 zW1koC4+x&NXr%bB6Gh|s2GL6_>`|iI7<-H;3gNp%Kd5f0N%4mT|CEUT2~jk*pAtnO z{ha7_#(qH*h4&oM9qN{=6#t^&e=FkugD4v3pNJ|J_GhBIvE?XHRKDXxZ)5BgqNs$U zMA3L(6Y(bn|E7q4o9I4l2}=}}%xVR_L*3$+_H4y42>Z99e{Z;3u`Be&gLqjkY6wO4I=(J zqF=_A#YE9Kx`}=jRg&ocV%t`t=$wK?FR-uyqTfK3B3fi&F`^Hn$`C!*!fqsr&g+9j z-)3xt=wm2SqUTxItwg_#A|m=P#`Y6M=XM8C$bUrecZ>LYiGB|*BbsYrpCU00nulW zgy<{_dzvUZ(`Sg*SlBO#{sLRD5=H0nJkeiaOJ1VrM1Du~S!`iSwAR9o5&bn||49_- z|3~mI5rzD#g8wT~$iGhX1;+kCw7|kn5&d@*1<~0S_72hCqNx)_CzhQB`g^#7Xr+3+ zoUSp;IZ&Y;eK@ht-@eOo!+iFmE-=AGBv|7k<`RLU;bm=|(nH z-Lr*m4610bG86fRDpmJcLN}Z;Q@XP?-DeBk7%a}X?zuuY2BtHvd%n<($~WV>(E@3} zYsG+jrgTGDKG{GNF6v^y)@c)(`b!dh;&pZhkraaTj8&7YjRZ^E#dNPQIvz zpw~YCL%XteTW_^+Bi=2HxMb#x2#ho0Qeni3=`{ikTtBE4XpX4I2x3OwOs^fX z5A=agz0hqx1G*c8ZpRtW-6(WB&w%bGp?mGj>DDj8R|?&(GoTxlpAY!fodMmgLU+p< z(2ZV?=eup@bW@k#g`X9Vptb!iADlVedU@Y0bbn~(bn8AJ5xTd} zoNnFcJB98YGp8Hx8Pt1&T|)OQGpAcG?^}iL-7}|KFYi4<_iZz$8}AuZpWiNY@10)V z<MzAbBy^-lF+@d07VUDIod?1pU34IdG@KYRvs-y?M2 zeFk)YOz8gT8PI*N(Eah5(~XzSYPJ7_(0$(-(0#wq{mC<+`_n@Ar_O-xgF^RbW={8F zt-L=cbbof{bn9L07liK5&zx?3!0|<)``>0xw|>!oK72) z&-dd(_qS(Gx8ApWSLpuE%<0x|q@EDEzc+Kb_4fUJq5H|1)2-LF!$S9=nbS>U^)CFZ zKM=Z~nmOJ24djo6?jKICZuu5z3-YYb+SnGKK=Kn|%8#el6!{kEBCQCX7P^0W26P`0 zx}TXj-TL#Qp9|eTn>pS3(D9c-_b+Bnx8BVi6}o>lbGr5J{W+og*_qR=cQwxo-M^kW z-FjE^8=?D!>D5hbT06>dB0ZSepgyYVLa6mcVa>l!uQhUSqhD-(Cv^XI=5*_|?+-%v z@8Ov>aD>nA>kcwY1x_91C1s^7$3dTz8ZK_BY-G7-<+aSR7UZ5~nQNJ6U1&MqvdD6Q zWpUP0%PPzHND=f!m}M@x)0%C`w-#9ESQc1l3{_piS4y&iH~5M}R&au^1Z35vSm}Xy z;_FGSjImb1ZzLWi)+_h{;$auwVQ~3fptCC(UuH<@?HRHb#Ug@TI@=Df|)+#h3b?L;PhNk~i4%h({e;NECIO8a+eZh6)rMR=p8L z-G(YGu@XzAQ5Sh9jJEhL3P&5X5k=cuLKJNcCSb|0SW1nywVe3Nu}YHY72G8BPgn{_ zyn~yDb$nu}^;&KsU+TM(;@7Et3oY#}CccfE%$M>i#JjoaeCaJr=SyZ`I$tUa)AQnM6;Rr zJH%4)yVO3FmSVycdYPBgFrf7Y$z`NUVJD`XC30a|$PnyKbL!YGO7uBC1$?Q81 za%SwiMZ&{nFD2gHCh^83yoG7-&c4%}eIJCJmS2921ZJ}Q?lXz^ri8aRjeU9O^Ue4# z3OUWbi_+lTViND~5}qv$-k3?e%?IN4Elq>>LCBfO?@JOM^^J5SD~~r#;`MwuZXbqC z{78lug`64t{v_e8NQ3uxlX%yDByQhjY4A2fZdk<2B(Z<_ZwYTz8oYl%&P@LoxI1oN zNgBLi$eF?WtAtmY2Jc^xyHU=lI8V&))_daim8ZeG4RU7edt1V*OoLbWQFHZW7;;6x zq3aPJqk<-@e|sQjrhM7Q;&?S_>??wtnfiQ_gvZCoDeT*C67Q6R$H&+y@bW)y&b}Dr zH2=LXO@4Qo#2c0H>eArR!wNJ03qek^uRaalO(yYPmhc+V;GHsw*Nb}w%|3pQ0?cIf zF9ta?`8_7#HKnm{)Fj?@pNQLcWg5H?Vh9W#m7i~+D_Uq>3e>mX;wzNaNTPa3=zP2x4+9#yk%eHuIu@MgSQHD zX6(CH!qeoF<@W)Tcndxsw{IYgeaj)I=@Vj{B#ze(NO<8icn3}56@DRZUnC9QV#t}X zZ;yl*OM`c>NxW=4gVXxIEotx;K+cSPBNErMe1}_`WIL-Jk3^~odku-QCCh=aC@OGxbdmD1Nh}*X-4c@0A zXC}V|UykG5ng(wXe}DGxp8>O5DEN)8H+EoEf}3B)t7; z@IGY{Z`N1i_TkYEKa%yQ=R?kneY+*R18ML+Y7)=#VB9{fekHSSF67ME_aO-nx56p& zdxuH9|CR7?YnT#m*4ND0Hv~DY{o)oVCEjk6c&|x#xFtx5XZgB0`}!fL*@q!=O1ux5 z#QTechaqE1y#F>dTJtN_v zilxN+tw}uRH{kP`1%lXz<$joXLQlz1(OG-Ka)B)o5>!F$Fe zUe#l9`yNk&=Y*UY`yQ6?zMBT`DU*1`$Yc?4toS{V25$}I%#1f4m+-!y2JdOenaOYE zx8wF5PJ`C~IWu?(YyCA^1lo`or1B8ZhhZiB{1^f1ol{O*Pv zeYTqVgIpm;`K7Y92%bpQAoXB`zhTH)dLU&e z#v(CaH_o>8t5onkgZ=&fffy^nbjy-RtbefAA7Uk#qp1dYxAghF0l%-;AHnX44b854 zZ@aU@)70U#H;fCw&bC2;6pi_MHV;L8oBXV#*WW#~$=et4^@EA{L*oNTx17S>(Nf}z z#Uep$!tIZ$iFA`nfV3$%&^M@tQ(8TQ=Ux6MyC$2xHb&#Bc-U)WTE9sAyH8u;A^2!k3t_1)eUoO{=EKJtJm+IMiJtUX48{!u-FZgaLo^OXB_$=gX z3*zH#IhSvDAoDvBuQx2{-v>V47IN7=;D;srPl3Nl;=c%fMB-^X1MS%X`Rj4;+L47B zihR2TEdcy8hWLE;djmgH)+*Gchy z@b3n{T*TAo^{Fo@6#V_*FTlBm_Zavk63?cx8}CeQiW=P(?djW8Li?hk6?wtN{Qc48 z%h3r8h0s>1$yFQLZ&?{zjuuW4-U?$(r3eO<8hjbjbLlE$aE%By!k3qd;ME4{@^TT3 zR1$W%rn1%;tf|C&^X0uFB@9>XDATaYU_ZC4OoJ(djcN!G$RY8*Z}qsou4Y^a@BM07 zhr{8ux7U}q`y;_{pu->a#~l5=%zd@n(YV%IAMyJ(I|c{(f}6A;$6!BpEspwP!NCEC zKNOOr8~iTnQAJv(r^(ym?+yA~12KPuHV`)gIX8M-&B1|$(6!K?purvU#fG99Y>U5t zFtV+~-|q_>@zehr6px0 zqcAOV8n(_oD~-j40^Xld|@xl-ZU^6jRkw6wqopjUQ7XA+GHAA(nr^{`%0@y zSK)t6CH=3h;OFJG;-6| zDA+BwhPKf*zg{(O-o~L&i0>7>CFBE6qtou`>~MOUH@Mo@lo7DErQV7EoM~{bcR8G1 zSGmL8Y+vsb0*&pR-u4cs+u7=orP|xDmwBfe)akBoYIA$MZJs7)2T%nNiMU!dA+dct z?SSrWsr0t2jth2p930xy*4FH3vb$QngWcErdCmot+u7l=H+${wt6LpSs;s?Zt<&Rm zds-^W8!LHM94&5_8?I_|gB9xd=GI_&Hu)aeUXQEA>Gs%L-~llbDX%T5g!47KJKY|a zW1X`@&aT7WDywxMYtD_{mUtp~Es1%}u60hYCQMcevs$F{&h;*LTZgx^)!o@nE^{_W za-Mo`%SK0&tKI8t*-%kdT^-lxZgbrJ60@71dJZA+J!&LYtr*d7JFbk~!_Jc+(Qr*jw$*ZEHnI zXx`)1o#SZb>1}W}+pk9Db*yu*sfa^1Hrw55i$D+LZLy=*bjYa8j5F72)C?d@INU0Uud^_Tg|%KW}kUu|_?ZC`J>pYN@{qS#ep!%y4RTs~KN z`lCVge(_i}MA2NQH=&6nl!R(5$@fNrTl^8D7XKEE@RJ28{u_q;L+FhqfIdGi4(Mr< z1}buYIkAKi+8PWO2er%9q!aM;Q%hBh(ah9SD!xb$E<8!xV(>sh{y3{dBRx}3srbUd z3{v+DMv|ANDYF$yt^~td&=*fN>pBMduNHiMC05sDK^7I*IOvjiYLp>P04=a46D~;wsdKn??08LvomSywcq}p-7)EMIS1` zKt^!{e616Lg@UnI$lsS@&>$gdf{J#M0-Bz8QqxU^sK+atB7O|e{J!FzP!J~*;U&r^ z@{>-Vw#4FQ_ILYxg^9%x-vHfVPpB$M8g*!_X7&GL?_J>IxXQcXvnyHJ$W9_(k~lYK zh#zjO20iVZJKIDr$#xq{zwAnALKkrqI-4>80bd@gftbV-CILDl4VZ z3W#G>E_2*9T0V;$ij=Q1`%61nozT^SpbuEwJqBU&zsd$zUL zDv{}?8IS0T&sr)MJD!@4&*Pa}ZFUythvLZ$Zqhogs+7)Jz|H0&=XbkS>9f3f z&fq3Bmxl4Iul#7BCxUs`#dBqz#kuy$bT)D#{Klt{uS!W8+yjAc&DowV?uJaZY1M|N+i=-^33L}TYbh-Cz>K< zi8-s}jTG1viK&?n=b2RINdrINw#uJ{GM-XHlHqX zlp0wyW6vqG7R`lIi$#{TM$R%eDl$;!uB};S4pr4xU`AZIA?=W*mEWXJrqe}M)rM`Y zWM-uWxWU%du~=p$=hj(wBhsP5xSpWrs3qqWr-tJBa7HMyGAZeI>1&wMS&h_cd^R%I z(&{Bw3}y*VZ7t@u?veD7vECv#5-PEv^`+B!ED$4^s=CnXj$%yPA5Y<>gCeKXiaZ>| zD^~Pc7=J0Dnm)5RIXpHL3irpOc)M%`tc~`DR>BI-KPzD703MQ7ejM7`=fGh+Q?1#` zOJdFi&k>#Q*Gk7ZmH;cn#c*c>Ari-mlU79NPK+ARZ(swsp zndu)2(S`E_ZZFi-FtrU_RMV@Y_gr%REar9h*z!;lK>vK>erw(j4IeTFfduOf#UDCnq#r#a~7OxbLr^Oq8FYr z*?3Q^h|2|f8eXuV`(I)Dh;crwzX@F~Gd_EXwmQ8uZM?3QTFm8(zE&#|OWs|i?D!DU z;t8G)*kw)Vg(K5+b1+KZ16g$BBQr~6!IK4wkPo2r?<@-Rt;tr2zTi-<6AG=_)l0mK z?vOc~U$Wk}aMrQD#8*Ve@$$Hs?)aqjow*WvxKyR@v&yvts0e^t80Bwk@;%;fqq4Y79u5qYj@M z)oNOQkFv5Bk^UGTt}N}>bUP&mMfr-CcSU?ER=mz!L90Zq3S}H)wwo8Wx+z}h=Cvb7 ztT*M|WN^GqTuH|2{FKFNI4u^u=v`6qj;9Bg7I42mWjiBPloMY$=V+PgaKFC>JK6+3 znJaayIQBeRRIiQ}olDpru~p^_&o7TY^TRe*$AcJ&(wE9=QC(NcTpE4%#y@$h#8Z22 zjeqf1o!{DM=uq`JH8IgGS?`aP?K`6eDBZN79qAoh312FoREqe6H}UXccsv`iT`^T# zKgAxsmYI!Y6SlASR@5?0SS!+=j(!(hUAXtX_&1SN+R$cG3;2Y5K4bgLz`Z%A*M`dG z&N)4Fah*%+8c4Ta#vhJ1s@{+YE|BwV&2-TcYtfuDhVs|aBQ2uJx8&)rB z>O;Lv#G8fTG;khjsgP<%t{Ya`p5r^7?uXDA+8m#=Ox#uN7&Hx3TEhxEs^Y2A$NJZHasZGrU>6kyV=R(=yZR0J9$Ab*rOR|W^Auyl<-ELk*&7{-DIeC6^IY%`PIJb5{(R+(@m)ot`=m} zA`7uZ+HF4<$*%R@*|oPD@D1*klBSiJM0WmI#P;%zEB9qi4LA~A*3Tm=&fjgl*;Hx% zuFgHx*Bt)uZQENzehCXU>9t}m9e+Nz6!Ro|-tBjaze=&xKz>wmQQL#7{aIttQN~hnF zs4=q99FHXRu7x}!(G|0D&06%@NIQmSN%Nf@GhItd1lUISZFo$U{0(v^$ANHK)4xG3 zrGfHuLA!(?^(Hu+-Uz=UKh6k)jGcJW*K+XuiJs+Oytw?-_v?F@luj)V2c|On^}lT& zU%vB=tmRyt℘6|K7VVz2WzIJ{-Dt?6IDE?+%9U9&7uw)D*df*c<>3&-oa|H_bJN z$QIk<>j|>$eF22uM9Av5_XV+k4SoP9WNUm3tm-^qJ`(i50cBr}XTH0UX&GA`^WT5T zhKm8l*ywBYH`WE}18V{efyO`}a8aNsu(oks;F87@{>BIWjj#1LKICtF*x&ewzwvec z#@G7;C;fpp_yceB2j1ilyxAXki$CzFKk!!nW#p0A2#T?H<7*!E?cd10JO#mDFKFd~ zrOG#i9Om(Q9e0rh1(!8I7ztmM02?o+5W*!C?$Eh#2?TNz$u|hDX@EFVVFd1Y9feR1 zQn;0?aB$fhNyeXBC5#A;S!NdMXd}ABg=RQ9L*}qo!fqq;~KOEa11B$l+5-)h!mx{76J}*?+)CRoG z*Nd{7FI?G#)ym7>D9Xlh*Simqk$7Y}!F-+A4R!1UyyqGd`jItU+&FrXzp3G3-+JE$ z|7PEnzN>s!`>v_m>buo;@jk->7ps9Q_^oiNYlYu%n{gS zYcJQS;n!ZFL-MZ0_$27vwXjAIyKA95O(EgG`ut+6*EhhxauDh|3USQVQ;5>mP>2fB zaZMnyIIQ`+Lyi!bHOG%eeW?v-vciz(-tjRBNBF!3NBF!3M=&(F*T|{^(Nd^vUCO?? z>x0036Op9%oT?!9seE1+Arsg5V~C)H0AA)J@u;7|68 zv_baTrJ#g_$1ZJC^sAt^prp&)H(^J`82=CGQTvl0e5@d(vGhLtRJ~>BQM-^HA6p1X z&tC5952^UiP!OBF+@C^EmdnQ?^qlO~;YdkJBT8tumxi9SM}?UsWDnT-UELfiU;L4Xwnee^_qMlpaNY9Q`X8L*B^lWIw~^}} zwmvlqVe9`1LbETQU;Y$tE&UH+>z}sBYuQ&6nMTD|A9?{wA%9ItpR}a!WKqc9Qqq%_^fpG={6AOHAGV}-uy;UiFzVF62)kcyb*zhh z2=XQ+{o^+IZy;}0(oaLaMv=b=IjG2Ag}hCXzX5rNB7YC^t&033$Zd-JbI4taybO7d zA_p)L->%5(A@?ZqRgn7?`FhB5BW?w%pSd-%E=ziV4O(P<_PtYN@S}fed&nk#U6Joo z^3ypu4_W0(I0>1S^<;^-7~T)L5&qIzm*l^MOzzX1K=LOce;fOoh5SDtzZLtmR;2WA zL;h>*Zx!;dAin|o(*AlZ@_qpsGX>Yb9`dWPPv;HF-wXMb*r)Xo$y1O+O8Whf?}9At zy#+Fz`=tCh>?5Kal-1klV2@>-!tc6_GiX{qIZ^Vd0gKze?!sVCClyTGzm5gGL8<(qS0X#2e&z|Mu$-l9OE%YlXgme zj!tR3Q}T0k%Ib8&a;>x+?PL7yt8q!oF?M7;+(%SJncip=L=;56VaAQeX94Jo*Y{;~ zC>f7r2a}Omt|aI=NPmFdcL9gOf&RXGM)COpPZyB~$E-1jQUF=#C!F?)NhJ+tb8}5)*}KlpCvV-r)2vhBGT+qfCV)$AoiHGSy=bFXkZ2xz2xlAd*hBJ?g`^C=tTEw8Vh`SaMrQp*f9L7DAZum39v*v$ zD~<>LiYF%;DT&9SbcO+0;<1P5Tty0gHomzLP(~63-D3|?S!QIbpq)4ciN_vN6e(0W z;&eg~mvg1Z9%5P6NlFldkHljS!6mly8JErlpeiv==>;E_8+VYTrpF$lGL3lbA^I01 zl4_*nio#e%IOcKukl7f1W?o~@i2%fTlp9%;^R@%^h{qlxS>l{XF-+E)kV0A) zk3B^F4BFuc_Si#+Aw?VX*h2_Z)@iPh7Y%|;M)TN1%u|?tQ6Pu{Job=+hVj@#jLBO%Vw6Yzp z=h{qmceK$rKP{kKQg8QR}c~MyK*hAz39FIvsKT`ZLjM*;& zG^Bj`TY|nBP9nb9RUs>OzqTY!C*8XA_Y1;sm_9$Z$S8mM=@>Vl}lV-Im2iPfR#SJ#y? zm&YDrL1OjTL&{D9#>jDlVQYV3Yh|t5-{Ep^-D3|SqIZuyL^guvv4`ku1m&-l7)87{ z$yrT|Rg8$NY#n0QHOW6}HXuE6Ye;;n=~f+gGb$rmGBUt1k3B?vkE+BRZ8n<8UE;Ba zlxQ%Mf5T%B@z_J?qQX6Gq0T?SFF8E+5dC7=V-MkPe+cTsT9`jP_K?=!H1-fe^!rVr z4k2HDlXyeOp9@DCBC!>VF@~HwF{Utv=#s%0(lodA+*$vN&k8P(I|84&3+x~34K@*C z1lfANr%z`EQF%s|huMz6+@@1K=X-)d{D?KAcgq`kzZhB`dhuDg_r*(nrmZ`|FVvsj zIJfSHb#!zPXlj^*(NO$T!z}&X4_NzDKcb zr@&%z$A&r9;_ush%GVMY)LBjXet3d$UK18%m-GSXwx=24`|$e!em(g0<9925JMi0v z-+%pddAa#V>})-B0kc_*@x;nBoi45tfnu0LeQTJ3-+P zV~L7Ul}&z3;pe|tl#PfBRkl&@OGVk2T)48)y?VXZi?RW|e8KCDi7G~IkGbW7myKDN zmyLPsf|q@TC>wL;g(@4>)cgBNQTFBwSGF;?0AifCInD(as@}#pzgCou^Uj4T+c>^) z!sYb_9mWMO8!+d*?BInfdz&0<*Nd`ouD($9CWQGZ{QO{&CuT!)?&?!D7F@B=G!Uk)Co#RuMaZo5sYPBg0XCuP9Q?*i=^MJljzL!>dVx%Sab8` zE98@uzDFnYApOT6ckgBFaf-i9Cjy#5As-_d=^q#ApA+d6PfieF2c>^s#Q&Vam*6tP zr^lPjX_7&Whk{0J70J{vma!V+4U82Lzf`~qiC-c#Qy3IPL|ge)319kSCBc{cbef~3 zJ4FQb_MPMV7l*5pyCXDHAcy)EYf6h9KXl zO{o5=JtA-WZoQta{-t_S*>a1ZfNMvkWQNV85^lwKAdjrsO ze23jh83zt5dk;TA_DDFV6D!G$eI?ei(Y^5a-9Q0YBQv-k0$6 zks!7_?zL`{f)YN1ebwH(px2CyWN(kqBYVff^NCz^XIkStj=^AA&d1Kq?l!Jlp7XIy zuc*QKcoli>aXwP(6X)Z55Sm^2{4xy{xe@2%-$(&r9TqSDpvW{Rz6e<^RY-nXNhi+7 zvyd^0#MZzsBcw!}kH3JBl@Z9lZ0u8c8`vdq?qMUYfn9Doi}X$G2FUMH(pzmZ@$tP+ zNhkij#}&B;@&^=o81e@dc^vYG75U|m%{FRaF~}cR(&r(6Qjr%S%Z)hu$Uk#yWUp7` zIviZ@w#XN;Cm_?35i2y#Irq1aNrl>+IOvEI5=WK6LH8`=98c5Je+Bsw$g~_H{og>2 zI)3a&SvXAGV7cSDe0)B)ZQFc0wvdeLG-FmeHL$vE%S-+-3$aY}rWZ1TxQi!D#Pf&aQ81lNMyAnhdK_=dkujl%r_+;(=+SU!snhZ4r;v%K}_of~?2#!o7iqR3Zas_o*(I$LeK;!YJ3u zoCC>Y_3~J~oFL0w4IasWW)NwWA;EHG)MNFU=VTqulb{3lQ}5WYd)-Obs?qfPybWZ; zn7|#p5TC8MHZMPOx$DqCXmVhr+I(7HXz#A-GwzyKhEWPo7H~8ra+3 zR>6_2O#@kndbWA)OTz#!(5-={ktRSGu^eY`5#&&ceOsYcK0v3ltQ7%CT` zy?u3lF5X^z*Ilo8tX?M2slrtzz}3pOp#iQ|m{;>yy*ySg8-J*B%yJ5@vg6BR^|G~K zAywCWqzF@0p=xICxO0n3RsAW4vyKx2gRy88iCSVllgd4mm2=Iatgkt$%UWuASH!mp>t$H+SiN=@t`3dX zaYAo5iMh&+2M2U@GqbXC@>snbFpp#DXbxwD*(w?tj9^R0XXB}AvKn1qQ)YwUu^KDx zj(&&1CFcM^<5Ydwnk0hiOQ-WWT;*hnoJoz=ayn3K?r5elZGSuk6!aqJ@rsOktX?^f z)ywHgfU8jy;x~&uRxhQobTSB!)yre`D$Nz>v3hx|Ueh%!F)WNJ9;?^UWPGI>b2>l}eXgXIhSEqBFBIhIy=Bq75r0+*+vv*|Af=N41!Ug0l`ic3}!y z6{ZHv=?*ukR~pg$azvEjmWHZAvzba&Y+Mrp%;!!)6KzXK4E*|PCf{;l;W{^SsRwx zLq2~Cah@`rlWKgjEV~)!u7aM&>gCvi6MTJT8GKI9Qwtx5I%SbvRLF%@nYLo5vtzJ} zn6qj&AZ?CL_Jv394h;>Dg$F!VFMbZTb*@4)RjSn$HI46Aq+A_aR%JyflbUMZXdE$m?0ME~%?YWhP^jYa1YwnuEm$FDvx1xuTnU(N>Z!S&VQ?y-86nKwkc z%e9SW;gzba@11RE9;;W`QD3CxGI*MtnTuy5$(&}=v)JDhTUqP&cevbJ_gK9=RH7xzR^PzHhgBO|xf(PENtfHDjFCa}SiL+} zFOSs=%-IGrSNUT|=QX469mI8ok=N~whf)^YaD^A-cYR%7EGIurS5b9QFwgF>dc|W} zJhgaJu(dUljf>9|_U+U-SD99Lr%xO19p^0<)*l1yoI}pv3|23Wf%fYq^WrZ2`Z>IG zB*>tv6S2Pjt>{7*m!g`0n#7H{*Sb?Z z=jvGyKb<%0muuF64U2sbzwfZKC+N4ld|d!>#FEu~mV+&FmMoq6YMrl;4C`*-04`&z zWB&Uu*>Eus2^)Ql{>HjMePB(XASLLEB+)3_!?-$^dDj&=>QhKn0VFY-4vTuUIz;IkPPKP z3egsTZf9#TQfDZHe@O~KFhJm@YXKhqFojp(kI%}FKv=j82L=A~BZA5ykli&DqDlEd zg6i>u1b!figZy$_U6cg3vzsL4@*=g*(l;5vY9I)@75WNEPQki3rkr zP9`cLmCNfO;)r{o84;8h$28y2Tm{?%8Wc9E8HKK$dmw~{_|FlMs07=v&pSuN-9GM) zd*CkUeOj@@+Z*z3o4t!COuhk9mwNk!o^*XZ^wdrIM27ft+N+N1i==45X@^xW9{9mO6FU%olndy7kZ|Ebv9q}Y1` z`xxpO5ydV#><)W-3VO0X_#6NOKNPl-|nt1p5C#yd-qg*>>{xNf&Z>XUBpK%ywquNfj(u zkFe+H9Ut8p$>+0)>4kh8?ocLz`_*j&Zecc&nn{~^jTqj}>L0c52!Q+dkZ8s|zx*M{ zpOKRdX8ltl^J%Wvz`lm?Jm$n8mm6(!as&G@;^jtw(?62}!aAHC>dnFsL(4y%<40F( zWS1)Gb?j2M1u|i_%k&$KeX_Tn?SgE^HL`t{^o?u;@@+<3Bbzk#DgR|G3c1gSYh*`_ zeM-NAy$bSg8*z>7wZ=ZBU&-DE`A_8}i~79Bl72P&bI6YxC$dKNF-!Wj?6Z)6S4sbp zCH*?~uaMuRq<`0v-ol=T{DhMJOH2Co>>~K~+e&|KFnlHdZvacKwZCt+q;F??A-|~P zpM?BzzBr&B(fePO??d`0mGl|NpH}2F5`J5tu53<|{K>ax>@G!uB zW=X$@H5z?I?XREdULyL;kM^YPtwM+7>lA%DPuygaJ8g2mO@6seex*%*&?Y}_lRpFb z6#D->%H9BfzG9QVXOn+slN*p%&3}bW-eHqpVw3NL{AXyx?~C%2ki%#%;%_2<-VFKO zD3i`9B!3L@??Fbu)IhN8BkUxs@{z}Nd0RZ>M!t$0xcs7$r?<|IGFA(nm+m5$Fw{6Sf3vxyo!o%Zt z4MkG1WIP*=Me-3n(tL0qjwaL5qd5bfez)a}1|)g|9^Zz84#nD`3Deusp;M=mv57D9y0QA*(St#M@EAgGO)OM7k#>-*}ZC{Ny z%C*+D(41m4 znLDI!9g>%zLt5^TmOErSbV{ZHqXjx)*}4weQ?Tx#+E|xHd?kcV7`S_KSmzViKQ??& z*&9owdItp~z<4MW?j7sv7~}7XglM#d=3{K)o{7-l{xF#sNu=UJIUME}-QoH8d^DNu zV#e5?k1m8W>0|M1F0vR8#}YZtOi&~_p5m!wyG=OZaBM6>$x)T$MW$1}Mk{)CT3j>Z=UdU6zTw-?4IVG7sW=qJS>`0QoW0#MI zXBJX?QUkGi?|88Hz{GGcq=jy|B?uIOOak*-@bK=Pd)juk@9fy4jU2c;IFrr>vBqYt zt*LbQ7*I6O#*tb2k}eU&_a1m1ypM((gkPlf$7q2gcRvhI$XE#fDI|fxE-N;gXrqY7Xv=4BrV}3ZYD13b#g; z{X>U`Ck~E>4;`2|G)7G}(68t@yznhcoERHcOB9VhGNw3hHYkl`)7Jx&1LNa|py^O4 zMXf`0%Q%h!k6Qu^BNHP70~j`D|Cq1fD!sxLa7++TTX?7!*wIR&d1#3a>pjpra&W)s z2@$6ccWy`aXSjc0r1u^S-q4*B`#MdNgCo5Y`VoN{C_LIbITQ}5qYFOhpCP;qpCQcP z$yCYbi#x@0$Xs|&+jLv3D;A6Go^I=iw8h&a?d@@oTY_NXRD4-=M&;ZPt^ED!nMl<7 z5s(2nS0aPQEupz?CW9Qp@)|5s8vS`%|#BBHI_`|^U3&35i|nDqEy7^HYIapBRVZiF^fjJHk-9@MHF$h zsD91)OTlg$Gf=;%ot<}XEIJv0p2C<4J#Go-b~4TY77m9>bgR!; z>O|x0mps3eym4b@aJRr0xGPRQA3Yg!u;UFxCLpnjuT|QNe@wOj61;p zo0&asiIS}heh80SqVT$c(=gm z7E?ve9Kgfr+Kn78LSR*qE0c3syhvSxJALUa-oqZp`y$1t$Xxm3aZB*4g;u4pJZ_1i zoB=qRwZ%j>zYs}=voke}-qDePT5^x!wS=kUW=-_$5qVt6*8jJY&aT;&ed`{S6fh<80ziV)g8v0dMoAUBwiKtxFsT$(ihC67Q=IqnwCbEj!mW` zvG8;x8A%m;0m$Xi&$0SxfZ$2gY5?}H)VOn^8dy!+9=C+YEkPs}t8!3y+!EzD1}&4_ zd@>%+>8v6vb;x_%681MtU7asi#Mx^sKxU+ ze1Q}%^6m~^Mbwiu`4(ImGlrf9;#=ZY4bS5?(|lOR<|~&uj%RhPPB4DvZEKxAqKF}n zTf+89g>sSM%=2J;7t{5)B|<~J!w15Indb1}QQ2PGrA>I;5|&XZ zUmq2%S;&$h+u8WwWNE*qzbCm;cC_NhUU~1zyCOanQ^tnPst(vziJDu8N5!(Hf4}C+ z3xOyJs)$letQr^lNBSknL)96p^HUb2;{Gogwl6D;xYW zmqx4sHDuL}j9H%)xb~NqtVOfOGx;=-5OjW?T0EHpTtKb)t66VYno^#hYjH%p^T;_I zR?5yw`z7u1hedcnvr0e5&}aCZW#X=C$DnCIdgRuV3J*5i&B#WwiMZ>U8X4f2$1R~g zOe`@)n2olOPvCaZCK)%PnDtAH)lu$zVy$8vY3b zzRN6eCe&|x$ppww7oJhV?m>Em$t3Ldi||N7hxcrM3mxFWR7wUtL^|hVR!<$98O@v!SxLJf7M7U0b4N^W8XjyK#KiuB9e$yu`O47xDSyjbURcw76T9Y= zueGk#_cYte&ib~#1$zG0b*I=?-&WST>C~E5AM_f6b!U8t^|vrcjm^H6-~G?};M;oG z+Y-DkR38>xeCit1j`saQ*al27tg*j*p@I2=&~HB3!yZcv2Ioja&vE%v%_0Y-`+_HX zTIK=|z4&Zl?9fAcj%FiAaE>Kfj(?$to%7XGT5z!Wsn#F-*Z%s!gXerru*ZBiJvR96 z!KPobpVgn)`%iT@?K;!(PrJ?rwv#s6gR!|CeLd$MI>CFQncaA@Z#T7R^U1z;5#A!g z8$@`W2(J|3MiE{t!gZ$t!R6p(XV-22$7h?jf9csZ!Kc3e^Vc^9(KA8xOb|U2M9&1# zGePuB5IqxYIZpndy)x|g&|Xt$?Z@YMD_(Z)x=S0*P)%NU?c&GS&JAA+oW1P)(gT}M zU2$XG)0dsU|KR3RJ8o-(3(U%gh3Ts!|U)_UF7 zHk>_peks$?x8}^AxhrmHMh!1}I)J$Qdm8$-oZ4~2p1Ee!b?wt@kaKw$o}7CHuji?s z9(?PmpQhhRZAdkI8ykAT$AZVntH5&)!l~XVReEqrukDM^%DUD)@znRvJ=7S?>_743 z>6Yaoiubh~Jb$7`*Ywkf>c#Ooe6p{8@Ug)ygFDX9{`LIt7XJ52{&y4qdny0h#Q(10 ze=#DqFK@@uxgBF*JI26vjDhVK1KTkMwqp!z#~9!va(M{Hr{6a>{=)X)`jBr*KZfWC zLR+5j1wV+R2glwNjvzid0`Iv=?CHLu-yS62HuG|?;D0aYe=p;Ibq_c4{SEx@dj7Zh z%zBK%%zht!e*Eh2tH*B*ehv6h>jdyyrr!{oW9MGVn)fv9Sa+sz$L2GE9ao;YXvbA& zns!`$=87HHoY}GCwlidlwJhJ!Jhgns*yf(O;77+cukSxGH#`^EPi3rYIrnURaC6I# zo(%-Iwfyke=3raPv(GNyv2iXKT+{O2hTgAjoa+fTw7k6GcI=%9Hnv>dup4`UmT#;< z-(=dqwqfp~mbYV{Wp4QzVy2o}wx6Z^O)W1cjj15C*S1_u8dFzce_hKr>JdM-3Hukf zychdy>=Nu>((-bO?+L)-rRaCov!VXpQ;2D6ZqY~7d!J?4{5`B5zW{#g@N33z6MmcV zy9U3Yzo%^v!rOg448%MP+X;mAAm-VGH~f!oF>R#u6)Hel@cx+-6HsTL$2&oAf$U8V00=Ql{xj~;GJP8THlO{oUGA3Aq zphv*b40@b32zpnMypAy<8ex-qH&A*D$zZD3N+HM`wo{1s9TcL!ZlVzSJ1K-6jY7n? zQ3(BA6e7NxLLh|`p$G$6#_bfs&PypodJly_ukNLAR40%jrD2kL7#pDw`Ufe5KB~ei zaTkS1JWL_<@1YQS_fiPG`zYKDuz3oh7o`xDrFJA^2@0=a>=hIqU@T1`oXS!NXL1y7 zVJuG}3OP<8+V6e}e~YmPC`5U$r4Z#kL}5@TwqbDY4J2IyNk2Jon;q_}y*1w_djdEmO zCfq?^t)@Fc#hveCzi;F5hZ`Shc-@-U*PpC=1Dt_>Q;7Ft66Vc=;k%mtsLex@H(JNy zPVdI!+#O8N+?~y<>kg)VW2?vB6n=i340zd?FITfEa7-8*s!4-Yobav{4qyncrUU$> zCtUa|gnb*A9&UJK&Fku4Uw2XtQ}h>a3!Dp9(-pNJrr-+waB-=Z9lUU5pO#(on{pj7eh8*~PXZmcqB*6PM8V;hB7W!y^P&5U(Xc#FP( z=tg8e$*uYVp&P4^C6YD$1icHF+Fym-gcJ5ZQy60GyA+~4V*H`_0ELJrPCJUleXYqkdY(1nmDB=$b`C%cSMA(g0&pRnZJszhJ_4pu#sK*l&q8^{55cN1sA?oo3 z3Q>6aE3tUqV7FrbEjrjNnuE53!-vkkg42PP>6Cf6r$Wk3Q_L;6r$YMQiyU-QiyUNr4Z#3i_}^Sq90O- z)#;BZL_M!U*(ASAgv7o>G@XK(kkb>=pL+X-cI7K^)C-;pO1yP~s_+uAGRNt@k(Q|PdqhfRxDC6iUI3R6Xr6)%O~WrzW!c@(JFRHZSfQ;OKe9&?8*QYwNeYmq z9@R-L_l~fcM){;3xlDSpZ4N+B-K35C5a~uQC-kHZviF!2l<*;&-nXE4Oi7o!l$VcX z5pifrAEV?inw)O|{QV>RRK56=J{gi8ANvSN&tC4e)8Z-&Y3gP#_c7?v_#k`ySV8Dy z?{Sy*HbzZ*{8%eu?|SG_o7y+KfA3W6(HN%9$-h5^URF=G{I%QL95em9OlUgU+W|c{ z{=HYR$LES7{(T5~4_G|Y1-pMY$4&qETvNo}ZO}X6!rtF1_V`>?#NL;n=f=O`8Ph*L z*A=mM5A>2Q{QJCO?>eFH)E{4m-YZ?$8=N)$YbjyxF!WyS!rs%0z3WTZ`wsNn)OU2w z^zVie_U?n88+%_=>}^-YHSL*UmnbBz!haUp zq~pVB`G*M4AibH(jhsX9v?BYVSdTR7T+%0=y?5jH3dm%St_;krfwd|!af^0YO;{B#uXt&wwqN~sPvkiU=g4=d@^UaHKwL6vmk z2K~4qQ{R13k=J3Lu4?qHkzHo&lfMC5e+1Z#mh_9*9*f+>#uS+r&(k(JXOkbW$#1gB zzi*TO#3p~jCjSq}KR~&-xWVGRk^KlRJ^xrJ5$80`Yl?~k_+)%7;irlkZvxViR5ze z7>h1sv+-13XL$?*s~{g|$v9D>MULkf=n2E7MAUjQZZ)5nkF#8UzO!SdLoa47lA4X{ zR{q;iMREc~;)c|BRQ5+b2Hc9(lOuvfEj&Okq7S1#M)6TF<1tH#yd`3PJl{{9LW$U) zq?V`s2_+u;M*NXTB0reUP8?4~=dx+8dL*03$H%hiyiWc}?27W;8s2#k;N=jRpI}e4 zCSq`aJFr+Hye*bS1c7{>V8*xrfN^Iu#N{ zo%~Vd${QaT8R(q=Xq_ZMRK66pM4IGwg7$Gx=OGjxOpYJeuiE7ti^T89E5nH%O(sZu z8K{`^===6|&+MIvb;Nh(m-4|K_^d&F)mGitqVu_g^~(VsV|*GQNG%KV*fmOgw(W#O z5nsd^!dkE%rNv*l5MOYHV6%8(U|Fc#Y2`IM`aYH1L~T1;%jo=Y07lUwnMB3yYUYln zv(CM#xhkBpd-Q#AvpvNpVS0o|-#2n(c#OA&Ny%B*Rt6QIN8hI&{Su5w^XU6P61R|y zWKD8H<3j_%q~|;X8ZBrr&e-#5eWATpPrSb}`put(?e120}&%l>dbC;qYa+g>0==(hSK99aHry1vU zLA~dEKo;=wxm5G$`(`})zJW>o{_UU@uGAQL#uV>7sEp+5S@>v)(&`dSTGbVBy_NVS z5q_N@bP8*%FC0AjK0vjYbaUpO6ZfAM&4p8oMJO@Nv105w+Nj6?2jH5CM2p-{G)i*f z;wv|FN;2@(lv!y-ev7*`nNDX`-eQ@RT*<~!xCTqD=t|n)G<;Q5%cJj8VW%8sCWnzJ z=Qct6R!ys02>`XebUL5IwNa+X&4$ulU(}ekUxzPW0S^bWk=c1XG>YUC>C_6?8y*`9 zh5O@CkG>D^c9G~&+nCZ0c=UbLEQN%3p`s78Tpc8o-4O<`vO~XrC^WX%jrV!7cxkJK z!=X0bN#eO19vB$d)7BAg-xV&mu5>yv%W+4h;`zCF77uG`tB-~SW+IZT(TGRiCuVgE z4WJ`GL1iP?qwiDZ37tdJpaJyg`z+TVC6+!k@g<^hojc8=?^BRFD?1u3?HJEn;mK<- zH8Yp1WhrTK%cJjWRUc_6(?=<0QRVpX==)lWuoqj#nNu@yCPFQmS*T$-QNECzKAWxB z5#v}BS%|h8Op}hJdLDhB!}WuU(Lfg-D>mLd`o5~j_AK3WY!2T-Os6B+TA1iP`aYAm zS6}z)?0YqgblreQ-)C7Kc=Ub6Da4$q^sM(SoOP@(@fFc=ygV+Z>(Tdl^nLt^to)Wj zd@5rT+dIIqCkXjQC;P&qcZY_C$HD`nM>^ZPyDgKa4ICTxWX2Mv%X8*cVyDD+AmzO) z?+VBGE>&lR2hXKiHFP>2eV-VRN^=X|E$|e|+uP2MByGc>n1yP%mh`gqoZ9pPK3B%) ztLbREQtF@LcC-n6GFQ>SBANm;h;S-8m#{rztEf3No?jl+l@hn;O)Y(?tQPWf-0E_9 z^nIa2CIz5J-)DR!QFI!SMYb{Oc(f7F? z^qNQCCl?&*TFsn&4Hi7N1JWU@HaT**mh922>ob5;=^lMwiNnF8@0&?v=Z{73-i}A# zH}28*dGviAeILG9%Ep0lmW#JeFC>yNZFhY4Uc4^Rp&d)iBnm%6Tu9{>G8q77fwM0k z&*k;65w&<~@upyFYbF~P>+*d&wX!sLxBy7aBxZNcA!jU}0Z>~!6(!Q&vN`EBf)W$G zetI{qUW#8EDfDuLDEDh)@1w$ht>k^=z$$Y0k@-rg`y{8|LNXanrU}R|EQTI<{d#}$ z>P%)od-95_!ntk}&(Cj<@mKXfZz4+^Eeh`1_ntgwM8YzG?3=)G^ zVo(oRurZcX_EaDhFZ`2#TPP2q0?NW1>v1wRYE@(;jzHif@+>~Z{M>}-Yw zFMn#!lglH^qrq!+b};&@@9p3$XteL+(J3Kk+rs*))7DI^!4%c7T0vc_g^x zW1G(Sc5Has%nRO!ymIulnl?1~XTj_3a3pVmEEH=ohaa>J@B$>i#DS`wNhj+t>|0w*E}- zmP^0Z^ON}v2haaa?m)BexpyvpqWPoGy{=*1sV#$-4=!9eyyd4~M?W? z1DPFo-^|~HKeQp_tpqfDj$sRy0uHVW!T_HCCIP;FvyQJzNbDRuy-g4i0NI&?f$tE+ z14!gx-ay9H9{T4pNAG;}jy_1cg9EpQI3e0neZ7-Af_# z!W2Spib7N_LLuzUP>A{_C`5f%v+pEeI~7GZu)P}}c+>~}uj!2sOhNR6M1prCx@$Gv zkhu0JlEc-i3}ns11&oN*bU{MllM95XOD@zsB3XPk2q!S?R?`W!9SG)Er9s;yT!7AM zy0DEJKx`R=)DD76uy5n5)|~V=woCp6w_`lL3?E4WW4JKSdB0!H#` zx}Y8?f5Ba_QY?ZEg&!z5j#q{5h(<#bCP$ilnlQ6bU7IjDOi_r*g22qzf{x&w6oPu? zJrs|b?r{n+$$Wr9Oi~}F5R=an6k<~Rgh>Ci2v1W8y)RP;y{}RTy=N$dowF2TGW#Jy zD(?jm|6dd$AIL1S6W9I*$kUvZz^q-)3=zoS}=zmV6KO@3#QV6}X2ubh9Bt!4KNXI#owzxfiX;r7mQA)4IPI6bduv6l}*Pa#mSBM zmZsGRkw9l@w6U>$0uAt;5koX~wqZ}z`+b}??=(`)9Xe}M+sUH73q9UeLWQ?G_Pg;T zd%WEdlHOU~Nf59}z1y*`miu={%rsSxTqZqf;vb-=Zqmkmh;*Zu6ME7H*?WZ)l<*;& zUK@`5q>?UoAHxnGOCsWZ(4&4Le`WhnyZsScsq-QVp-?4l-hIspC zFE{!!vs?^+zB$>;L66$NzS-^ln_>@VU%oln`#JO$?8YG5?Hzr&>7P8WIN5tO^xXLO zW5u3aLpa%c5qb~1@b9(vn*LoO^quUz9eQs3TY~{9#{s4pzB$>u40>+*_sxpEs}*}s zVjst3MntjqLGO?hl<@P|SI6J;(0fdbKR!1io&5U>esmnk?ZL3PB9IXx{9g!FdvAx{ z65?n)W7^~!+0%BlbqJyr9+YKU>1uD+=~>FNt!%~E!)CCpTt%K&%(g<1`*ys277q81 z4EKe{2F53c#s_-)3nIcCaGqfLck&NM7IKl=$kcb`P-=5mkvN) zw4?{vNsFu>4F4kZ{b;ZEE9tn9VIQ)|v}TeUrJu3M-?qs=waHELoQS-Xzr`l+w#hHG z$s;!TKAXG%`Dd_8r?CyF&m%VZ4orJ^0!GZTG2u@<#wk+^3bjFTu%VFN$&bEn!Fqk})381}8Fnl0XqmiG}e1PRc zjou@ot>!!0MD%Wh{v<3l_ll%;sRLhZ#38#2CaygNF?=f9%Z88i?+0;6WI7qw_s8SO zbR-r^FVL%rdK3sj#_+J0?irggx}L7UDM5Op(ReOLbRgrQP`G!juYC;P+h^uNxZ8ZR zFnT-=st$^t93Bma@W>=PJUNDE7KzksUm~x^iqzrB5P!14BZ-=%56@SK)`UkK%EZ8E zGEVsLxxA^^6&@bHYbcV6k<+p1*|6+-HC{f`FcYJ5@#xWTGLi$~4S8tNml*l2q$5W3 z(M0qp?o;)S2YU}p3j=m)a=9WHTawtqdEStz9_xtF68w(Rv2^yR@phKSIugk* z;4()m(ME^*Mh@OxW{efKEYGEljg1w_nLVDtCxagANRdT@$2#J%j(Dsi^!ZdPrxJ0V zMT}|3V;w<5MUx2t_o}=h@_t;|)-$lq)ZC>os+E>6k=J7#0kSP_3<^jviNT7P$t>{I zwOkZ;bZz{c#&w6wCWf&@rkie5re&_N53=U@Fy@-;E0N8RzWAG+idyV;!MIhomT}g|MX5 z`P1kPYXR~MQSyeAnb+8JBK;`W&m}W^tRp6fULpFcLgZn#qQ^Q?*iatph~qtdW6+dB z>i1YjEYEo=X)|1Rc&sB%q#9yOd8{MFfT}tE|EV;!Nka5$+6#*WdEfpTlCQn|-Q zYRGM23t1^Uj*3#q&vJ=PKNth4f_ zTNQ$Z8fI>5v6{9yRmZ9qfZI^wRp08bpvpFr$2wx(<&Y<9r0L4ti+;;4EQQ*9b|Z@s54*I zFi>IRz`$h928zGmY99P0pR<7IGKWuQiqc)mWaAyEA}$x`X|p=(Zg?K#w)5dwHc^}- z)W{s4k3?H_)gsTeQaZ6n5idN}k>Y62&I}-3mX>tZ@mNQ+Y<_8%2CfusLSG3~+RVi> z%g2+%<`5q33Xkq~(<8zUi>lLcUgq&>VX}0`>1kVxe(SSxe-> z;IWPvZ|S>Yuc&Mo%E4>py;unw9_vVD{Z^J2#Qvt3?Hp~H-|(Suzd?s&?OV-b9U)Bd z!se2s7nKcunag7xG5A8}a3NmJdc)F`@=L-RdPBZ88BPPVdZp~Fv|rMmbhb)AP12B> z4M>mN8ghC^uf*Jh+acLVmhi*X8`^F%z_HAN?Je;N@@cb~L^=#$qW>T`OmBfTE$2(2IKJ{3PLl^;vT@FXl2Cc+7EJ!j-~yAUX4 z;YfcK9=N`)FDO~$thVZEcDhjj-$4!v(vF;V4BvZXqUmhBl^5!Y(}S~Y)M&$acgdL- zWOc3oH((u+U|hdG>Jh_(Un~EJ;l(PFkQilD%0$xqn#b?PIv&^f%zC6N&t}HD9Y7?jOtYxua{S(bkEf4wT z-oVy;9aJLcPQ21LpFmMFxLazDbgz>hsiGK{?$;S9WbJIN^Los_Rr z#v$;b3XTK%W8L^sZH?lR4}W=?B8~K(6Z>jFcDaut@;YQB>H*42?M@q^dZT(4dtZUV zf2bKr5gVFMpYgZ^ngkp`KN}H(5}+9^dVf73W-LXAcH4y>9f!1i2YN*HAUEEg5O(9I zM6;hwI-~2;Y({$0_5XyPx=9;!c)8I_2|a0p?2Sr6314H=8$86=qLMCm--I3B_afrc z(37a@d<-C-#>o3@djAN$XAnpA;$sFO>DkNuz+rdgUUkGQmySo;ob25Uy#+nl^4DIE z_bc|OKD0U6`v~-sda~uO-QLycAlWVi1x=fiy<4E?#@_EM_BQF}xV~?M3K)0ddqHa_o|SG>6DBhF$g#_n52+B+Km??5Os>3cWGJk-g1AiR@{+ zI(AitHov=j56@5@ZNB+lUXXz{zlA*a(B`R82yOli2+gj1e);{pwe&xPF8`+%`C|5@ zBGaJwBxE_ol6+c8C-nHQK#m!4Ko_^k{}b|@lKx%nn?t>UGv^rN7WRLF^t__~OJkpg z_y+Euntl-~w`Axvu=QqTp}&a*Epj88|k03$;&qRVmda(M*7#<yVKvbK__i?P^5i%yK4K>BnFx*CslT+yP_#>xbtfDNvwfZCW&l!sh!63gmtmAhFa|ctB-B>(56Qa8LSJJe!Lw#({*N<8%Z@ znbu@0{645~ZDq^*QnqOBQZ$`P5w*i2I*ZY26(gq9&G@Bi^Vdv6ozLz~Tb=c!D5zsE~N2jAvm%UpeuSXl; z(FWLIU6i5h65XH31zh9yb7hx?i=+FiPI|Nf#;Sy-nX)kciFtaB-u7*c-2{E3<$Q7y zWsm|tbC)eoKBp*cPHL4e*w8G?3Q$%-e05XWGux**9&Lc-V$V3cSm+E~EhNmW{PZZ9 z0GxZHh_b$TtS)P*^JlT*^gJ|33EQEZtA-ViHehGreFCF(oUngQ;V01X4Z^C z^tje!I$dO)ZfKTv$I)V$m7H7C?nb0Tg*p6x6%FOl1~^`@mh3M%w|TSyMNR}x<5SF= z5*FX14ai44+5qblDOU%bM;qYL1^^@s;?&m8z@e(FQm@^QgRcJlX({HXtP-rd=M< zPLu>5Z2$-5mX~Sjyv(8Wi-OXx)U55;DdLe&PP<@W{vK_>(ZcnQi_t(=W-B%nJlX*J z^QFp9jK}5@`S^4?k}dKEh%1Zuf?_5yTjXtyN-Sv8kzCmuza?&gc(egv{Y~SMd0d|E zC1ih*gH9%Uv;j6)LHQue(ryI1Ul3t{+#MXB9JsqovQ;^3CCPR`^%tPQA#OW7s#S_- zZ+*Ggp#TERFXuA{)gN|vDpSNB0r0!BNkIMj=Vh+dD|EvNf4_v+9&Lb$V~=OCac}&wK>wR4-v% zcy*-T@fmL=89BUR#eT|SJ=y^JniaT)IedAW&Znd4WKNstA3j)3i>k2ywdR+HjYk_` zpHq|rS{zJrg+c)Fm9@K?(*&+x2^$`5KxO@Awtf*{f4mE`BK=~1cAvwm^a8`1zPhT? zdhvB=*;(8eeHI(qY-%A)Y?-#t4BVS@dTpp|Zi!l7Su@C79&G?U+UXmZ7|}f10M6Q> zPSciAB46j^bOy#c#Oa+<*JD=mXahLZx7z0B+@{kFc(ehD)KP$YClfjA=UXL4nc0R0 zZGuM|VC9@Cg8T3GEK(%9M;oBNFj!)Qn(ZeE6F_^gw{36b?Qi6lH`?ww($(47-BI3> z4m_X0r-a#=NYr}M+R=3rsot$|6Oq6294;@AO{bLWe}1m2vPhm+w^f@3k2V19R}1xk z@eIJD4RE+(R<6A4ICppwmJD*@25oe*FFbm8XlQsWJTQ8sv%R}p8}1$FW1JqdI3DNf za>TgS!8Lk`5-$ubfW4k8K?7j7Sp@d~)K3q-b$Mv{4&R*b{MpF*kZ+1&*s1>mq%740Lt&F z?>F~AKDF*g>});z<(kb1+4tC4iepbc^n{PI1yBx@V*EXL{siY5sN-?Ejz8#o%zu4- zkUjQ=tyi@`gOR?TwpY))=L-fm+8>*ROo8*5 zYWks$g?g0B%Ld>zFZ<%vEt|kn;V)`ZhAX82|;(UBU3UP|ZMi zu2cB=f%(qM#t^ySWnV7J#&BFEwgKwxwSdsZ0Ap*L_yNb7aFpVJVrv1lzKuc*k0FG_ zN-#np4$UzNanw&zh@+gErm0nLvMo4d2|{_x%{uZru?D=B(s9(Cq!35#qZGpUJ1N9b zOGxg-a`49#;;8>5g*a+ILm`gh&ryh@|H~BODE=yiLB_s|a0`xNVjCc;0Z>H*8$BjULQH-&X-gAaz?w}|R4lHAc zTOcF+Lq+*U#bTUU?7bC^zn~VNs}^tzydD*JlDfsVp>a7dv5da`keHiggb3~20(U|0 z-xM9*evs{YyMdw4+gj+#eY@V?B6_=#kJ?afFM*yci{j+|e(aN;wEt4*shhMxBhZZ= z%`q|$*&%!P(T;6<4P;gCeb7tVbVz&?ethhRv;ctdsXxhIOr3nAF-9X?)!Pic016BFs5?t_4pw4+|*+eu=b@r%zb=wvbPO-uNLWQVE6C+ zioH!j(aGLNpy$TFt6ygNcX?t{z8bC3G~t&ZvG`Q_h1Xm;iE z%kO~Ph96ikBI|?sCXvC9^4pYjEb&-BWGr=f9S9457BZ<^g5L$l#L=KD(fP6I?rmQITy9*%e z_Y}l%XfSJqJQVs@}-(odaR{jw@bSmH9`N{X>U`Ck~E>4;`2|G&V+d zLCtFD72KvXOPm-RR!bCqjEqeVhwdC0*S$D+a3nO;JA5FFn|o%?;RBNcF$T4KULlPPz5#kaDeT!5FuGO5nPu zEH*rxa{jQ`1c4VXtx3%DwDl#8${JbP0)=^Ernk#ZRh@wsaiaeJ06x&8C?UP(XF1=J2vcIcha>gUe}zreKuu` zSXmbny;VLfb!}cgUG;FvJ)Ck6r(AtC$~el5sUT;^CAZ7YM_q~hrQq_EZ2S|b)xj4p z>#{@H`l}gMf6CwomadFj>|NcL$`Hgoobs&w%{ix$&6}13p}Xx2`^G zPIxa?08Ol{55-vQRggc^6A z>WrqX0#$tFEtXlyxpmgvh;(Qz52w7+@m2DAqGW%`Il#jyFLEMq8lU>e);yeYf|)K3 zLMhwlz+o#ql)E|8HZrxzIeL$yirG#Y>Pu&1@$7hdp(w45t0N`EZx)BgB;H639(g$B z9!|N3Q|@>}*wvxv;gl=Qq(irRIOP`9NaK30#A(Wc_Uhr3dpPB#S2dR5l1$^((&i5_S@iRW8fJDYrioQkG1`FI_Ej9-#+W;gV~Z-94Ogr33UeE1pO94~51Si@a2+ z=ojxW*f=myd`nV`~;thEQ87EIG3+-3Jdnfr-jL~EP*`kRDhzQ>~?kxcG*M^ zr<^|@EyOEA(R(*^kK`0o5zI(w9#rpq73C9`Wfb6YJK;~XU$Zq#DKcvRrwlsn;+ zTQSF03!B_p%4*_~TT7}QgWPJT2<~_|9K%X0Jd*%bbS$2WW)qowI!m~vI~qiOqM+X42%R*w}nDM^SBv>%=DIcF5f% zXCiH6;#hXy9yCCtZJIROJ39xsKx%{ieZ5@hAYpJ9&y&dKa*6!D?hd51n?gQ5pTYY- zIh+b&3;E;G zF!(ceEPHTfCKu1|YlE1MVbHKF8ZS3LgKoqS5K@#&ow^iRn$Koox~N*>)ke&&)914;YI3 zI`;1FhDX%J^9#xRzOD|mCP}YEzp(_q6kSThmf%(w;%Rs!=Hux6EC&BpaBCqn4ph(XEJ)I9BSfsw9jZm8H=--Rb>p?vEi^Gd= zq-QVp6VP*0?$*O*xisg{=47t}dT#9fp<<8fLmSz90zZtk49T?p74+a@!FC!kI2??v z?uZU0O!X~=hTRE0J`Wl>^_^!BsP=Ay-VVf(y-m6b_fOj;V6HjVbud^K4SUb-?mb+$ zJR0`qIbM)~hP{hMT*YYE)480E^lJz9EkN-th~TikJljtGLgqq_BMvKY!E9$Xo>cLJ z^$5&+mK=CKxHFQ+I$|0hdchsaMBu}^Z2&^dCQ>tLGp`XNTG|Zc@kcQPiTwydGw%82 z_X<^tBS`EI30V&s*k36!K}tVqk=JqF2Q#XX{eKYTc%+f?6*Cdz@>2FK$XkrKMhlZc z9b35l1}}p%0EQ<2bJ`nLjJHK{}*JML-ehYt)T;0Y;~aL z`5gAu^i4?rxKx0@*IM*%0*92&6{4#&vR#(+TUbBjPb>LHE$OZ7UdX4F^tdHmV|j}l zu#MjUd&H7{5&M0M+{Ea-D>qul{k={8x*`(<`i~Wv^c$5$0m<8K@{moQv&oOzGP03 ztH`XHyK%0bcIo#djaN$O6$WvKF&W9vq_gwH;0;K~oyDN>6CF{0!ovIeK#q?w34FiX z3UJ?Hg5%o|@qvWzgouy)JlY1bzgI+C&3Ckm=slKFJ32))aw(@zT)gVGaqVh}mu0rY zoT@JiZSSzecgj-RQI4XIdn>}ewW^)}KYQ;2AJG-D1a}Kvs-igf?kXt6qe5X%f|lViIm$S$bOaBH(&m#Op<9hXFbuK|cIIxA)Ek zl`6ZF8JmgYCLP@$(BtxBl(%Jc(Om3c!pz1N(+i1$41BnPFX9&+{#-hlG6%runPir3oD>$YZmhWYGl@hxyMQ0_FpOAEi<=U8QhI54-kwqE<(!GxN&O++2i;+$)Wu2(S__B3pDjPe5d!p{5>TGvGGr2g~WYQfQM>NzocH`mZ7$GWvsU(BNzpMAq+np(Szp^+OS zSTQ2F>|l+JODXek26r51lCe2*C6$ch5jVaJZKMb@yPQs=>twGVjp0t@wfOC7r{C^2 zeh#qaee;kNc0&?ZF>!d(?l%DwVS*D+FT;oo=Elb1_5noX=9d?zNj*Ish^KIGe=gEL zg!4XrZVoIjEHshMLkltJQN2=gtOwH^?u`QVgA)$4#rROq{-_Wb7@agn$D-rWkqK3b zpey!GT2YhZy?geJPni2A_Cyuj2@)9`kwW5?d88UQhuh8JoeuKE*n~iyu<aGH}L6Ad8#A46^eH{QC0i!Vy8sZ;43{yUQGU!&zu+>j*d_C43Azf zFQ8kyo7z$N65C^PT*1@`073dE0zeSa3&w|{QFI%pd-d5c>$39zriBY&OqlpC!Q9g` zFk8?caFGN7Ac*0oULDYhcq&uC>q4no*1$aUZwbmb!APbHeY@(* zj-q}g%h6Cp2hspD77izYZ-F=Tv=?*As~AxztFiE+0T%Nz$B)y_QdhNj8JeB|5G0v) zCM&1113-|2MgR!13~-x#$P;5CIy5-pJ(3FprC6zqJ<;x#=CadH_73g4v9eUg=;&yH zl$j%Ve~K*j=F{6x@q~FWQNVq*!!PQ2lU~;<=Hc4m8`A|m8!95Ru>y0bE@Sk~$40!1 zr3fx0bGe1Yto{PFJ;Qql;_IuTDS#51pcgs|X|(xO1A5G55((_FVvQC$MuDOh%&&Nh zIm!6ztU3Tk$*ermSniG zx$-34--_o+mJ|@*(|I?e%+K}F9c~wvD=$Cv6L%WDliSmD2{tah9N>*|WGhctY#(Hs zt*MtD#f#p!agy>KL1m~ORV4LSEG>gF%Vn1^00eQ~IfR5&(i!K1&6FAbC?t00^SqvQ?_5urF!N`F8*aQt_TatH(rc zrHY+{rfPORTg_Hd*R^!WoR3wtHPZA2fFRh|tX4x4=z|+H9-rp3r8!9IT36ioO64WKYlFi0R%S`EMz0lV!{; zEtA`mwCghi|LQ7QQY2_Yd7VS13IIU@KoGep&fn)~y(9nxiDi-r{lQ6*v5k8$8J++; zMR;ndI9&h;5&(h(fFQf06Q(*pc>-#*wdll ztB_~C@9X+PDJw0y$XK<#68C}fhEf0s(m0by0}>*!6sKK7QLizw(mY3Ky8;;FA(zz~Tf0>@zHLJIH-c!UeLWSA7;-~9IDr+)qW zQ>XT@t)VoFgioA$A^X|wHQ}G#!4Uu0sX)#Zve{-0;#L9!b zxAtth?M0rFLQ3DGaK+~||<`^$-jRaa05|FhRn_&nj78h&#d ziH4u)Rtn+I7FqDjU;=#VGS*Gu^M$MG^DURRY>cs86#oJgmO}Wo@1<~*o66YryeN!a z#28FuY#(QFW#dEx@&Hx9*j~nNq7Z(tZ>A9bv|mKwh;UuqWx2d1On_;MhrjDN3X$17 zg;xS-fx=0~mMDZVDGIL=e&dlDxzJ^Oj2)s7g+ELo{PNyPVLxN9q!5+BU0I`-+(Gof z>4Tpj_rg>7C&&xlSI`mGva_P=*oU3>29Y=V+iB1HERi=1Tg$xpxDh2MchMN6M?(Xf z*q5e2gfYr^<)cQ{(g?Nk$xk%T8`B5R8-w(;=e${u`OWk z7xasX#_n)R(6dB8-vSUJ`83hk4dw*@MvQZxZxQM^-Eq;JQfLYMY zciOcSVgW`J-%L~W(dN01LQIy}gAs^=g#+|#3&Vjxudq+zn_a$+W8TExg>Pn&6!wVC zdc6UxtMDih4kA;0LV@WS6S%GpLZ)@Jg{{~|c=RVx!eS@Npk4+@-D(`zC=cl~&Q;vPua`MAV-)6}9(RUPbvL9d@ z$qz4m_d(8&J_3}H`kqrn-$uy!(RZt&4_iEbc-i*`pZcCr^j%s+U;Q*=D}t{E?)JSM zaGDTSedYBKppZ`_s1qIceYJMfBa{Q{U5yK5YB=;ng0sGyd#LLr&U< ztz1EUxBJxhABw(fis<{TPkr+V$3ASi3fi{&}kOojkrYHsMZ`0f&uExScFN{n&(rMFPAhb0(g{S5N$d z1)vC~W@5S6|J%5QM^SlBTR(N`-JrjN&P02-5O$z{h>)=HeuXd$`f~{BsKr0w8vZ%L zmw-?Gm-v5;@G*3N-wXN)gwC;^{m>!MXY1HcHTrD!KMGAd;NOC#?Z0)@v0BGiq(6sk z0{wtwL;g7$e-pbJ^w$-BtHwW%^?-J;4(r&U#=n5w2>Qi#TpgRT&uPqE$WoxcYRA>F z!}dAxpTq6~{iie__)*8+tnn{l?+5(_)VJh6ffJSfDEMDg__Uw;l0rWU`l|~4=b*o# z(0>K`afSXn&}UNP@uQA?AGADbF#4a61P|-k&ow?qyImG4Ujy5$(HmHkMxW`@cP8rs z-_9Pp$38`#u1m&Tbj(HH;-Xhv^s8L7ic?7XU+?1I>!RP`qTlPHKjfnSK%r?5`6miZ z`JHsp{|=hUPygp&{5%bs=158Z4)kAvej)w|ckfcP-Gey4TF}>n9>@8Jp!b754{fwZ z&?}&+$!N?_`u_!-JemXf(?gS7MHht0>+hS8Q>6(Aa{w-7871YgPVxlsd5IN#r#VA2 ztAoaMIFrl)*b7kw!1dY-g6l~fIUR5gVC)v^n+~pLqv#=(f*oh0=()i4By^mPOxG&2 zbc5^3JPBOSg0uq^opmC?=~{r7XT?a}EjA(^GOrwv&SSwMGpr?xQ2nek6KHy-8B4^b zljdS#F}{$|$n+5x+0O9P7>&reQbt)5s^(K4zk%C+^e%$-i!=P zp2T|QPc6R)blw$#$VJ~^QFl6+AG^Gy#Pf8C#Z=}9??qWaFA5FBAsn$-I&IFw5TM^t z_oR;sT@vx-Oa`vLfX_CAm!Pr=mkMAWPUhzE7BmX&m`XTd#T8qH4B)~5!WF=U4faLN zzMc^cCW?QWX~MOtgozq#?ejo08yeh;v_cp!^GOh=VdZ>s|KRw(F>`Wcd~%c!)}nY# z%a)tyHHUBP+cP+7Mu!iywRCnmIRbl1%~2ptNq8yCTK%I-+t!hZ=-AlgD8StE3*}^h zB3bMJE=A4J?pL{3;2t-9Y6Kg%vLI&jbXdCQ-HNfX5*De z>rUuOMZNwh1ua9D|K91Tw2B&$Z~%j&@Le|>pEXgy%4*3ng8WkSCSBK*UgNe%K}g3? zL6?Q4YS^)30Y&ulROHZp`OF|zSYGF^SClIc!3d`m9PRaM1H*_k6txLZ9m z*jt^RLyLP73ven@QcD0Arh6pJ!vXWI!8|boE(raKrsoSd0+m{ep{vr&3hXWKyadxo zF4CuOg__@%S}I_&BEYA}lKIImAd6cirRcKJr({Vqu#y7e>&@c%xjyj>;KCZ!CElLU z1Gun6EVqmYY|hf+oCR=Uj$18zTi|pZ4@ji|E-ZixBV-&8%nGO9$VJ0@0(a!Rv=rMt z`$-wVh3T84a_S5)#Q|KH7aEp?XB!FN!UDK3ssYalP+aQ*CC?a)Mx$NLt!7Jyi5Dik zZkqWTm!v9@n@?o$e56V>xKDythO1O^D4EGE6q6`CGTN96vtQ}TvS02ii=2Md94Jb@SF$fxAQ(0COst^$#)k{YA0Z@BQCIi(;T znIyloSJg-{ zc?A#P!iw&aO4nD`!gE^v9;7t5Au}=7qN{plv?hbXGbg+TQ_Y6Ye+yA9R=2tIkr!>d zS8ePEaA9~PQQ(HL-`V}}JU)w=PQ@~Clvwdn8&56GCg-Xd<3fWm9m^JYyy$C37QltM zJA{PlD$u%;ZNq^1l?&j)XyE0eJ!$oq&vw6DUZ!}FchNoa%H&q``xf3Z9i@zbo(|8; z;{y8Nb2xwt6Hpqm!2`Ik)`50e83L?~@Wy1+u*auH%6gRloLD9lx?ChzJ(D;DAGccX zu0l_du~%AaX;Zjg<6^cdj*oqc`SseZXvWZW-Mny>O_derejIyi$pW~rvN5eJh_wJN zEPxA(_FKc+e!tNG&{kO!f|k+{^XJOSYUnTmxUiD*rF^bV?dH_J;R!^R_rlidYIncG zR%IlcADdJU3u19`ux7zxou@&kaMV-%O65}`M4^#cOoTH%J5|-IecI{^#};KI~9b46O$skG%>asl4O@V?|i02da(g#~b7CE?NnxG?Jy-G=-sJyYjF zZrN%5ZUl;H@N-uoFFoF{I-JVrPnbL>%t9&oid;d_MaDe2VPPEyaAA?g#&jkjwhGrb z86`o#;3ov#D8aRL8(t*eTV7N{p22e@$kJ34duzN$>KlO`RHu}uvtaUM zosedYXFkRvwUHA)`PHi%|NWW1TGDtg>AQbm57%e?p4!(XbXqiYhF0cpc;@nr_5H8D zuvciacnsQpaYy=i?ZBzwQzJXLmS&OKq9}D5sV_t7^oeJV*Y7xUAoRW3$S+PzZDl|E zV))buK+e`RTPgXklfMd6rM#R)67ri)qzLJ^9uW8ssjC&S=u zA7~v2aoJdO$!r^7TdmkVkEmQ~QR46AEw_uOJJx%KrXlrYEtjFX^477A z^FKa6KfhPh*vIDY>0ST0WkKr6^_;KfOJn27yEE5Jv%~n8NAFnQFkE#uO(&PwE_gks z{|KCv9)*|D=8G(;Tj5>(sPwQd6C&)AUebA7h>yMc5@N55h(CclceFCY5`)k6?&p%|(ux-gdxe+zARzQhcl-ehExxJfSesukv>+Y(( zyXKzon*dI=GKJW1g8>ZVd;g0DcTPr>95`E^)m8 zR)IVROMr*@i-kNNCXkO14fK|+6aqcu3JM{A6@}1yErpQd&g7xIiRkNuvvtT3FbSaw zc2fv>0w5uIWX(}uo=+iu`Y43_0EMu7kV420Q3!cHNP!ANPKK$FD{Cd9>e*p(ZN`p=<}_5qkLXQH1sS{i2O1X!lUsa3Q?$+QwaUHQHVmlhC+C_ zzl*|V#$HDu@_Q47$nVV*ZU%S^h0ynQ3Zegg3X$J?D1@H(QwTi|QV2aCrVx5QN+In1 zIE5(pCn-d^Z$z+Gy-l4SN03kNrj?_0cdox{-QBhK)Vvn`Z3>a$vqWb@r&&v5E!+X)E=CSz!vX;Z4GlbJx}qwMrI{Zx1FVy-Lm#hG2ZIWtBV^nakr>I8mykZ_~S9 zbdl2lmf-x&dSwZinTc?mBj9$hY4>Q49TFPfnVe0P@(#Wd6v+l0-cdxsr_O&&y zlYI$Q%gx!mM(AglfLJGnIU0sFU{*mstaFPst2fkIF5Eldo}Fs80kc*wg z(!ETCO9(e0eU50Pr&*HZZ$n6WX!dKsZ2t}s|6zn1pywkLA|1_cr0>%dBK_wnMEWlv zr1bxYkmUcB;vx4_5&oRwk^X6-k?uDXBHel{dz9aq6oMxBE=qqb(MaD+G}3hvjdTMP zqMRcXLVlJ)%)U7aF^k_uA!hxzQrOPednv@~@)3lj=V3t;gmCpj*m{fHgq4 z;UdNe(x3se{67+XF=I~%nxG3Pzh@|H!om}8jZGtLhw5&ggyNfBHfUP zpP~?}$AX}9BD@RX26VnR5q&jd_aW@qigFN*RqYcLqWoV%NbUPgqESzOgOJMi9imZB z|4KB<@gsy(uAfpo%JVA;`nfb`rZ;@?Uk%J+Uje?ss-Eog$92zOdA6C69*MzsT=oj71B-v&XH?|4uwzLQx; zAtrAc8-zQD>fi%}AP;DVz;{lYkw4L>gAEj-4YB@l@Mx@u9Lnx&3Q^ZsnD~H#N{)HM zcUGu#sOC_1n5D&biB6mY)!})dYXHW=IY^HBxBDQwco_v_7s;TIlon0T53-5!SM}{e z1-w>`utYgdwwle?P$3Tv38oTUhI3W!Wt0A(>yAT?*P+nG+XLrlMy`*y2hK^3Ao%1V z<(`KKHQ(rqcyXl|6`dbsGReuh8HAjANF6Uhq#wDgPr182>11`B!kh@Lc%hONbg!fqy@yZuF5Kp|1BA)Cx;gWkJ7 zA@8NHVM^@&T{_+RjzUhB_ktq&?t`2k`_76v`s9|&%f3q>_imSMM7r(!oTBeJLf%W? zUqbFxKJ*PtJN9Ae;0NhDiGNHdX)6X-WRSxU&O81YF={{k1IYaZodti^9E_0k{S5yh z{LABQ32Xl%X&L?xPE>s#h1|V}BYj(i5b0|$I=b5;%3))D0piOO>#Mc3qlL?t#`=22 zIM2z(`Z}LXFB|KN;8fhmDL^slhqpL$G&(l1XDr&&pBG`l(h%TEQOk((SA}MHRxTJC^W6-w6By0(Ji299ie&PT-du0G`4GWVbAFW(3FJA zK>X7SePqg40Zn+e;@`^`L_Xq(K0444uy-y)ujEia!2VINhHL~NAOWe-NUx*+>?ABC zcR%jRi{Tx)8_^D^4*+dAHjgyiBnrid&7_tVj+oQSv$Kf|V0x@#aV(vJOk&`MQqNeV zXJmXZ(r5Htb4{c#wU`DJR3@^2XH!>mQ%h58moYSQV`Mg!iC{di#>St>=uthca~u=X9PW(*(S{QO(E}JK<3m0Bqe376y9vN;qZ*s-1V6iHA8R!IPMqknT= zs+Kvn3t{CL_&Qtv9@TeCX*vKxrhFM#o(`|~mMhXwMF$GNZj8#R+{TwFfequUM{;FV z^d#Gu)zDF*Kt2I%0pEmCD!??QUrO>Kljp0(zYmw1qjK2BUNJ&9_iIH1K%ocEuqG*(Y z_-LbOicD-VL9aO%(rEJou$$7r8}yx*8`#DxPTs32(A-X)dnLARgZNAufZg!d=(WAS zf>6Ti*MhBaPW@G_mC9#h*bavRup4W(Q9SPB7MSq4CVigGwYz-OVZins~(&vOD#w;cGbedD1n*Kd~gc3`hvkQSnDotA$iUJrjl}}wp0CrOX z3@8A*QF@^@!31D8c~vqVfZb%BN4rY(6rQ&<$bbOsru=QUSdO%M48U#zup4?Kw!{ud z>oYboj|xIUSk_f+EBs}E+dbk{-wLiey}EzFq8Ri}?^I zu$utvX2|pDamh|u7^J4Wj#*gGYTG6C@fYmyf@XzwI#@MTE07lXRpj;VVUdO^d#bb( zz_0-9#@|(evTOukH_j`OMY^SQ#*#H=GD*B`;(H+GB{X8oGs%?S(NiF~(X+R`yR)Ty zEwjnY;^CO<#8b!cXM|Y=>xDEYj(NuWl z>PK&%zi2+xAHLth6xnzp{TY(&dW>Yx{@ZmcFM0IN`I`67Ty$3d2YWlFtaL1r{z7_p z9sj-kI9u8HNIggR03ri94P^jC2*E=!1!sl?aUq}NS;W!b5ju987e&WarN-pyOu?e4tU7~at7G5 z>6J%o?hM}*8sEge^yRPEWG^SDAQ6VyykxL^EiIF-S&=1oTZqaPj{f0HlN*4l>bV|V z?v0Oy+Hl&}+SJm_);a#_*!r{ThR+B$tUoJsPUzh5=Fo+qi$c!{U0ky*bZv;dm%A4lpQ+!mo=9~_Flg7+~IAp-KLsz!euiQYG)%Me9{R^{eK1xkiX zv_;7AZjAG{LvBHlA-|?{z+JbdFLZ;qALQLaPNrK2IrWe>QD>v`QgTZ|PU;|i&z6J| zl8<7ko1!m-Tvp-B)7Rrf_22pi$Wi^19n@BIP&arl{#Cj6LT(r0NRIpHMo4n*eE$)0 zuS2~1aOXQa=Hx5;ftS8Rkh{gL476L{j}?7X9y&N)*)2#@2R=2GH6jquy}hkJWYH$XY* zko+B>A64if(4SQ3gPt;pdVKF-`4o&upfc`gu*AB1$oq9M*kgX8h_SN$JSBj7e@^{k3Ado zXJiEOzgXj6z^(!Pd4=Dm@h@b(pueE-_iFs-u$w{uAB7*+_?NH@=>Jgouh96Hve$ur zQsKW%<8Ngj1Wj#h9d+yvH2!w>$Dp5W*GV1w3yps{$A8$Y@V}?=ujKd-j_>0-_DhX_ z72l4vD(N>U3uq1CpDqGT7#z~R?Ha$4wSs=G!oN=A8|;OkcPadFjo-qiK~E|CgBrh$ zy&Uu>6h8G=mA(V~V+#Kbpg*I~ZwF0%RN7Ct6kky2kAimkY#loWS{^m5gZFop{}}k+ zRnmV|li$g{4f3ZLprrFVg!R``Qj`g+%VP|t4G_-C*MjkZ?tNuiJClcNg%T-be|i++!be!xZl zsf+$s7k$b_U#u*glwZ4x9(K`j7k#UXzRyKJ;-bH%(B~k(?<+Lr|67G7{>5_P$2rm0 zDKyDXxab8Jebhz2&qe={i~gF6{x=u>TNiyUE?#2jBQJz4=c4^uK_A5V^99`xx($4) zcH&Qg{%@Q|1brLmr*JO$?*;v5kf-&GD_42mMd|UPMw#$5}`V>3cWxlO?c{^mjcD=TufV_h3Ds4p(tQcFl zZe)ivvQ;;-LmJtp8`&ZCP;Dzlc1R=JbR#>Zk<T3R;Fc9;Z}L`3ll{WRDp33fTZX?%}Uj>25_Rk zTIRc@G#v%-27KA!^}cI)RtODMbRb?BRgICxTZ@%-VJ}^&0*)=psUV|T3=vtr)xZ+T z(^Udf#8*M9E#PVt%+^t&KoS(gyN^h&5rCuwASoPLB>+j`4vABW%Ps|rBmha#7jOlD zVh&KJxaAfTs3BE@tXQ5(yr(TCTi#mng(UKB%+RBOa8Y<|h$zNrV4vue9a=e!)OaPJ+fTZN@M)J^4yn9)mSOAg|fTWO9 z6EC+v_9SUfNZy^wW@}(1<;Yf^u-HQ5ZC9CKA{r1$sWNH8)}A8(Nzrb(I&ET~d7-oz zONR;|7um@agf;$re>N7c#7BLpCiQ?-aG*n~N~{!szr)nHkV>UjUt@`#oKv4gOB#Tr z_;Qo%)MoLkJ4eo=)~l#%YdQ=-QuO-~erj9RSpbp}fTZN@u6=c&03?NgK`c+X0Z2*! zlA_!z_ceY3kQAkwtYI`BfTWb$i!_Jm0Z5ACH8%fp-V>Wp%-~u*1|TWEcK=>gN5~2l zT-3>hRBHwsrD4?-DnKS{sT*%41RyESF3G!bm9{Xl0Z2*!l0qMKSolQryK3VTpUjBv zwOT6i;(h>ShkXTpmMQErt!#?ceN^d1Riq+AStf< zPkCS}1`wP9suVXDQ!|N0({eIdpwjKc_(Uz<=;e>n+1VY!XQVD~k8WnsyNi@OHmCQY z`Irtf1=fH`-=`aSD;tR_&dc_u!1!9QS6^h6i zeSGflEncP>0`#fTZ+r01EM}mQYq?{RAK>0Z2+LgAY3G z$wwfQP_<|nBYYaF49rEk0;gB`>9bR9WEXJ?EKCVNQtXznT17=}iO(m~`VP=%g$m>s zo?gxdeK#F|*XGXF@)}5@$ds4L^Eqcp+hr=FXKdK)8`eMKDLb{%H#|N#UYXql3sQMX zL(Ii1E32WyIM6e&I(q#0NLFVEyFE}FPMHk2MoFgU6PZ}KNCc(zIX>xErNoM*j%J#$ z)=;|}g3*7!ExbXhP)7ig5`d%xASvbbfdC{W56%wvZZfe*Z=Y$Gcfd#&=>+{MjQu53z&sep+8i14D$-yBie>FPn+vWjCirTlW zmgla{gx}6pghnag8FZBaQ3~Wz77R)O9p!?bm?nLhY|bt(ELc8G@krJ}FW|?(cPwgRmln}e}0?yK2~*c$wYE$PT3mPGAk>0Ufvqx%?n$43;WT5o~!pGeI8;{qry2m$e4Mn)rRQ)3?vhhSM{)rPh zNoNtRfkh%y8*Lrwj!2c?DGD;@Dr5&&gVST`I;{H1}+mChzy+g$;Mrj zH{0g606vJ1qb#@dZ{GLhsn#T9NfX=g>yx4T*}Lx9{mUOW{`+rx&Kjs4IDg>&0jg8t zQ|YhV+&5s=Xctd2^=Rlm_KvFtPVIH-a`Ph=uQqbxC%<~NcNi990DYEgR9DCv5x>Ef-TT+qtUU)WnhZ$%lh zY}@aDOmt|Ty@lwW`OsU~w%e1*fz7-PYmTuKmRG@uQHaWU6@?H!N+FE7lfp*E?xHYdA+35QQ-Q z;}oKDK1tyWW1pfB@}H(KVIgWz`+t^bG{)yB%n0NM@E;=@mGVUjcfo@>g-00s3Wcb& zuThv}?5`-SW$c?29%SrW6rxcdr!dRd-%|)XzC$6>{R4&lKn$P|mG@5+4lwovh0ybF z6z*Z{M-+npGYU~3|3M+*|C2(<{enWoujP4hzE!qQaM)J`>Q>G!r7igiF`f1kVw-P2`QGWi4C4Gw;hp-dMiYGH(nj`#@Fm z>8|$9n!DtLcZD$H^0hU?vkG>Iys;v$Wfg3;E5O<*i2<-1$cEpX0xx{Eumd}QwX{R6 zgZ0Rl=Y6fn8@r3smAAd%G>N<${}=LZ7I|ZrblS_^D)PooY%TLvC*BC!n|2y<*tH82 z+Sb+tEG_myo9^CCD@WJgx$dsoyKC-|rgREZu+KbQwc%cdun*(Q5VovqX@WWzcA++? zLDadhN0_l|ZOu^o1r}g!HS7~6V6(lJHG!?BeGr6D&!$(=HR-KWI1fjK4gIIj2C_%9 zVYjdW7ZGb&4{B4;^t|cTH-(~`Ud5|nP?&)0lj_iBsoQb1*=OOzL7N4^!s{%Erf|Il z!5MC_F7m@01f=E}){+&*da;@0>n#3;ofaf)!=eS5xS`v+$Zx_`Pu4g54u@XM)=cPgyW~ z;WHWg63L^!9;XoL2=cL`mN9~QY(RbBjuvY`eKb&rdbmi0J1B%*&qp|W1Fp*v(w&eS zDIVppFo?t2fm?`lP#m373W5lRRs5z9a^?4R)=`K{y7d&I8>08{`!win{Jso&7rzgK zUdQjdpx5!6L?{ivuW}ZJmkadaE5&`MtE{d`_d{@%%jB+F;>#5lfs2XW#ZBY=mu5-2zkq85-j5>`?h*I1 z(3IPVM$@^Ec6WrJ(IQq|37X{ouQ*o&st;bbBGN#@$5Dw?&uB4z(DX^==5=pHu~Vqv zukuP35h9@SQQq?SOH|;phuxP!K$UwQhUH$FNC{EZTu$bFH{^KT2^roGaE_|ya=ahl z{6mntT`8E9L)B~fZjV{h6QcPc<%U6#eNx4hkW&w7JF@X5mlJYQ2kHBzB$V)|OYWj+ ze!EVQuuk8CfcI^|c{}8&oycC^w-HkFd=USt+(VG7M`e;69}7axo$n_xyqCdqAMSj& zVVKK&Y4WFo@^$NLh1>$?>OXFM?^pDlBSgLQ{h?2N7h$@R_VKX`onHE`hMXV!-l6E@ zW50mDkNDJg?!03kpF0ZZ+Xgv5_Pt5b$LF2``rZ$@EO_q2-5%#89sBs)g#`8Zcen3W z$obKCpQ7&)k-3+?4@1sRc{gI2mF>&t&I0yDAm>Nl8x(z8i`e&G$Q>4ZHE`G8rh|@s z+l%Pi4mm&ey;;$RWs4tP_4fhDtq8svxb3?DnacXRQV4qKyApDK?0cJ{@2VpDKIBv1 zv#|Y>_FYp%-=&cAW8do)eT_x*y~n4%Iy`%l_F;R#53l;W0CIlD$Lkb*Ek*Rb8*;A@ zd^K>l?|CW5zP2LzE{B{S`|eltVcWwGukt<&IX~m$(zIhAt>JWd=`$eb$G#6L`mhb- zhnK!jLyp#D_u;O;D{gV@yG{su>Fb1?AAKKJ^wC~~4ljLw3^_mLZOl0Ky}(k(^?erS zSmsem>$o0rlaf%vui*R)g?=mKxa$<--x-^IDy8&UKh zqf+F&C&YO06a1?Bz7M&2p|4*EQoap`&BL+Trj!v8M@vU*S9?cW$Ij+R1b;ZJ-_G`S zPPMjncC_)csfJfYhXz6+$D9z`p&55#g6FiZokei61DkfpHf87Wad0j+jk6<*Rw!tC zbqKEcIYMYtCPyDZFR-TRY}SG|bt8x7!Gz{TaNJNvIEBgBf;kf>Y)<}FvXuq@rhPe! zFPk;gQr477ET}N1Rs=4kVDF3qN#v~~=y z6!picLE0=obqak`smG^I-K_}MpxeArp{X0)tI##*F7MRnv)D%zn!3}+Ks%fKI<8Np z9|1pNr>SF)+UL~iH*$R{|Eu8Ra#|d9)_!$m*OMc?eAvo89zpec$jA_-cXuHS2Mz6<~7pne|~@)QvL7*4k0 z9QQrB{NI8;fb+8jz1C3K@{>Hn8ocy+8DZ*Xj{pI7F?-o%7&yxd=+hWEorSQW+ca!w zjvlN7B)3RVVI3d21<1mb*`e8lIS&BpM5Y`7Uyq>(+-JhpW{Vb4G&j zE&)0>6HA*j$=KWyAk33-yvdL6{~IZSzvV~eynZy++|hh3e!JS~x4Vs>v} z#irq=1(KM3;y~f*H^(NTCOGl*GK|Qe?2W_i_-L>(H^00HjFU$GLZRgkB+@^GmkTWq z0pE58hZbVcqas>e-$IJb;oc~IIni$+CJwgtjSuzgj|zbROq5_G`+7!reN0#% zV61( zx0I$M029p+6oXT_5^Qtfa54>G(f~{}+A}dZ7BzKZP8V9H`028IFdka@e2RAJN@?%d>SLM2IF1o7lFYLc}+6V}$QlH(kNZJ5QRBtBXs2(j8fQbfR zqIqyfc_^XYOGBPm045rMi3VVzdBe$Gn5>OMWr(0$Yh_7`t)B&KvpvFlxUIHtL^x^f zGcPPp@5#eXqQGFnvv{MmgILTavyI&Ebv$d9g$3%Rqbvm_?%FzbdwBFORaB280hp-e zINhUHdDNCMlcMLSUUy@PHVjW^Bp2r@OS^Ie{`xCPY8zEm;u8C3JCh=KPL<>@c8Q%s zsRN@uBh_m#dQ+(!;RU!n9s6v0-5f=kvD*SuSOp6Q@G=j*nH0-IG^otT!O=Z^W`81% z7o1kXI-n}9hL%JY?*WuQgk1GMqI(#ttbRuJP=>a z8p|sc-U?YvEt#Wu#*vDrTt1V_RaFqiBPOo9i;Q-_LSz!sU3(SvVgb3Bgi}>j#Z=dE z12EA5Otf4W$N)@K*%bs}qWQOMmFmG&hjk-UiIY{9Ih2eiOuR>zH3BfviWh2HK)`D89Jor-0uxs(-9pjAvHLPG#1DsO`0G3iKjf?kO$RjWl` z|HA8ZS$tuVDDa+(%{Js)R|RsDYHYaxOq76M@=-Fi`pakAI2raA9LoN-w75|i#K|Ku zKtT1Ei@jy^m-q_E1Yn}Yu~vbfDu7G%Hj)ia&f5bpQStpz049pL!wW@3n?1Y){K9l7 zID0;IDu4^+r8wXR_Cv9Ua6&w96BjP8uuVy5(0D4_PMK{0CYo6Sp!W1~)}(JE_;Uke zynk?CB{iyofmWMd&X)c$ebkO6zg#ZQ3W;G=S*id`R0Hn}z(h;VVzR#x2&^~kX#ghL zWZygYU!CHUukwa5Ja#N+lDQ+5r80V>fD#%M8@8vMILcIZ) zXaFXv?tgI4NFb@&D5wFLsONQ-xS$BYL}!zk#ltbYw-bPg24JFn(SCki&6lOpYf>H{ zCkH5`bsyOkybxWbg>D z4f`56S<m0>u^ZYCOS(Mutk=Ya55leElyeDa5+}k_PQ$%+`<_Y{$S~7|b>R8lgRehU5{M17qc>`CY zsUuGgA<}hR23nOna6@5F|K#yi=KVp)^((q~{eY&5 zR4&<_sD6*T-o7doAQ{vDn(LTiA=i&|j%=5857ylKRUYY0O znOH9N|1)A=1 zzY)tFEk9wT{}Dnur#wRF{N&jB0`#Sy2>w>k>(KW|2gzRt`d;M!Y%brxc7y&Qrqg!8 z-v^q8FaoY`mQHY3`LAaypuY$K>UL!R9iZvl;@7dagU0$~+xw76Ps5$;`!s0ETbAd~ zLDLY~CHN;ne+_;9xuALZKyQWp`ws|aa*pHO-T%X#C6Be}aBS;r~kGU&+>?qhRN5m+x%qIO3=Q z%Jn6n&sO+XX#8t9X4Ux$|M?ofkqv{6DE$2z-(U&QS1bG_jo-pv37Y!6bu_TMG=3X< zJ7~hflKl5;{0{a>&?3Nhk2(+ZzbO1I8h?^Cfy##cv+}mLOnAP|%V#}Z-3ja2Z{}T2_(1$Re%KrHdjc>AtK)+w% z|Dnc@u@j(=Dg3W!{5bo2&|kIpPz~${8b85)4w`TRW&Xd`_;aidw!cQ95lG2U$1hHz@pGjlamoK)+kzzewY!*g?>rQ205Ge+xSb`U?vGjT%48-Us?C z3jZS-f0=!jXt@_h`#q-d53_H99#Qz;(fCK$Pe4y7d|K~R`YG^lRQSIE{bGf#LEB9! z^qHV%6#6{S^9sEM^nyZP2|BIN&7gA%-3@w0p?g8!s?d8u->%RTppPo_OF-YF(6gZ5 zpwKDM_bT)X==&7<)u8WJ=+}XMuR^~Kv^;76vqS5<%Ks4f4=eJY(Bxmqz5x0&3jfO* z|5fboL4Q%<|3Krvn*AK~mlXc5HU1r}4rAx53V)+LmZ<;V$s(Y?q42NL_;<5z(2pzp zUXA}+HU|1T3jakK|Ml!3=pQKjoW_46I|}+=6#g4E{+rqRK>tYLe?;TIg?$$EPZj=S z8vkwVTcCfg@V}$+-_Cvl`bmZVl*WH23t{f~mBMeZ=Mt*Fcd?5=|3=|&*ZA*YZA8UIH#acjL zt?;kY_>Zu?pqmu_q{javmH_=cg`d*+$Jwhu?^5`$)%c%d?*iSg@IR#SA7y_8dXK_C zq4EEO{Wa(zh5v1he}erO^r*srO5;DqLg-r)3V(y$*Qoyfj6DbRjSByAjsF*nux?+h z@L!%xZ|Eu&(;HMRS9Q5r9y{PHi;JO~#z+R>C&tz}a=(E_zHJYx30jw(a zi~M>K^ix7c(jO4}AxVGFMV}IT0LhnaLbNlNTGyc8Qu3#3(tmQ%&fHKE#znWf=x!Ii*G0d`Mdw`f2VL}MUGz6x^gp}kr(N_Ws|lzX_%(X7LZ5@UeF{zW zm2=VeyXeoj=x?~_e{<2NT=aR*B1^1;^6PTZH@N6|7k!(Hey@u@;iCV^MgQJKUn=iY z!WOb;r;8qO(Fqs*3K#um7yVHe{pT+FZ(a1ixaf7%Na7&-wz}wDE;`|&?{Lu{b)(cgE`zjo0Z>E@a^s3_ZAbdQVP@1kd1^ebKTn_cvWUGxbT{aqLRI~RQk ze~@SyO!juT=y4al=%Vj+(SP8g|HMWAwTu3NLQ_}#IcR=4k2Qqw&3+5|5!@fT47_tO z|DS>T?ym=rh7HkMLBA3-O*=$)fu`F@bWe`xKF}Wk|HXp70rdX`{cb_egMK^iFI+9? z!=M)x{r7@?0q7>de;D*9vBt~%9|KKbv}7~o_kGasQTV?C{r4~^BKYg@knq1jOZiQp zAHw=a_lGI{wVll}8Op#Kd0 z3u<}#&yl=h@3%q!CG{XNiM5&TZj55oB03wjLn zag+~#JpCci?^EbEfu2zjO!oL#qmlb*lH0`-Z zME)tz9ZLPY6ZBSvehl;(pk?`f3c3yTC+Cl6K;Hm*o6vUw7~66F4MDeq{x6(M`%fp{ zB0X{}1h@!XKg<8VnK%S*fmwzKerC?cmS%tp$l|HxrCjC+FbiiAOoAH%rZG8VlK%m7 zA+a=xHofhzbL}n9k7OoYPpOd_609s(>P+#tD1W5;A!CbQ^ba$}vM zF|90|z`MQ63pq2L%UDdiWGtJS&E?gd^(vuauw4j?!*!zOlG%ALj>t{6gh-Q%aapU@ zcx4KxN4S1Mlb~`?A&#v47Q)OONhd@+J%zS_W-U2RrvdaRg;hBokLFh6xZ&}IL~O~< z>+k|9TYzOIv#9*bW~^t(EzKHKEkHUi170qN@7$?#xyUe#$FK@fdw^c81hs?KCFK>sPuU_5`J72xL9d^EY zc{}WU_40Pw`Re8El=-&lE-Q|`L^lh-6`{J)62Wl&Q~w*PCH+{ zygTiD_44kt^VQ4SW#_Axw@c>Ru9vq<=1UzzDQ}m|w_Pu9m&}(sj3VDH^KIA5+imBo zm$%!_S1)h3ov&WrZaZJSye-Xk#(IHUnq|%%dWl<_W!BUul_In>%e*`EGPg9#%&E7k zDQFVlqrO8gbqkGli=h|0rNz!%FLz6eow;7{mKHm6SIO;}%kKM~C@Ig??)9B0i4`La z>V&0MjI^W^mRK>;gihpS#mKyOO3ik^-YGTPJ$k3qZ1?4zQZw~pwccoQ;2G?6mq{8$ z{aZ^RZR>KiW~(%jdcK;%o?*LOtw|%5XHH{6OCdAwarBSJ+kR|VSmE4|gX}oGFWXZc- zCAYgCjbt^2J>zz}N^VcNG{&_Qvg9qzuA>1gayIO20bUtnA=;yG;H2a4Jd(F}4*usktO%UhMwpPNcQx=P926yYY)DWA{I9*K4Bov5r9;4FMSIj_RH*sB)aRArF=gsNN z(i~y5n+vJK=Al?7iP9|Kn{Ai0joV%XQr+4^i;s15t7N2Nn2cIV<&v{UtPT52>aZ-C z7u()r3uY3g(-%p&jLLC`;i6XT%3X{v1Fk*GA=lHX!--5bc1Z61H6a1Z?v~;0U{$Yk z@g_1+dFs`N-FD73kySCAK^5SwigWT5W$~Gg8Ot77iqB_KODXsi;a8=q4OwykD6cFv z20qHpS(ll5bSj-6YgM2LxEpxKjUC37s7P}-nMo`F*xqR&*Cm=Rkb&p^!$l>Q(+>Oa zjJX(Fip?d+ML$ZBb6trZ)&=D|#*WAj+9FgBe+J<+9{ z5{D6SFp)@`u?1W~>+xw^m%~yZJi;@8!b*!vNf=@2P4g>INz!Fv#?%s!Pk30caMwwJ>(adF%b8~9Hq*N-$Ok=*B#{DM8{A3mj81B7TJwRc+ER|FYBno49 zL1_jal}#t&xRVlh6r!uEqsAKJW_&rDOD&p7rMBs&3avh3Mt3w2gO3;|Dw9}D9ZKj` zq;PQ?E0efoIidCveNfZ<($a$aaLZ}(H0-1$hPC#{kw`IleTE`E`wTG(_6-jvW_0v! zJ%7FB_0CEvcoWVf7Vt@e-HGjZejf_$noKE;XLIwqgq!2hB}jy8rOML#G_hzYw(E+o zGchd&ON@-5`(f0Pm$S-!$mwNF;&327qwf>!Nlwl$LdZQeiD+dz!8;;l$(0Jqbb2O_ z=G~GT#!0WG!p*R97HTO0uN3`OB;B7}#Hu-q@r?3d)yOX3S0tkQtC<9KIA`7Cxu8-I zXWNXiVO1JuS}O=fhB9b$hB`^<9IYz}E4aQQOOT^Mwt+TM^4Z?m%ftmuumxN#tgU~Z ziP(cs_c}^n*PMP>_qcvR7?hHnR&c5gz}=rCP8Z` zE-x8oVns_t7f)8dO)gBQR%nxx#l?m$lM^C(*QQ0zqia)ikq+#^mTSFIbm(w(Wxh4l zB?|RE%0lIN_CC3^So4%;yDcx-oy2|^=vtt7+beQKJCh<;syjL3f%XQtSX-j|DTnB; zgLW^2KT6Zs%7UNIEVK+W__2uejEoOP`i#D7u89EDE1kq6-N^o(ONK+eg|FT|XLY?r6Rizg_M0+ug>` zTO*D80LRuS)&WRj{}qS-w|;YMB5HyY2P_2eyl`u`akzZ|5xM#0#c5IxCsX3$HPR1= z8nZ98G@G0=2bLEWnn>rNg&6b&QfOY-|#e9)(iGT1B&rVGQ*2O$_cEF>jcRPDah~!JF|jI(R+R znyD2~m@z&9zqKYRdc0?MbX={;(F4P-E-}zEJUDcd$(z#2-ReDRrH@62qCMkLh~zu0 z)*>AxqTdWy1rfGQjE(G8_3}od4uW)IKsa5=>{A+fd?*^V29B`6@rWz?0o4kPEQ|>% zk-4V_t|%3zGqi*?JtI9s`*w?#khRCVJJ%!I)9jB9_1uKc+qZZ8`Zh=9z);V)H6kzr znZrF3dtkBByKJZ4H}8%#&PJMyqE367gsaD_+0{JVJkvfiGqZELxi!|DXo}*#V3i)vJ?wZo~<>H$TR9CTtHO#n(Ph(Q~oh z!_ma7D1$EYm%Y(9HE|mSM4c~7OBf4>lj%nLK33TYc>2mxHD-_KmEc(fmw^_EltwHQ zFMtE8)__;?!cZ7~QW~*zva$kGzQAKDgpBDcb4qR`(}yrxlrHGI=4=y4M`sl}yxgmn zXNAyEMF--AQPmh}46W)5#Z7{)RBjb?VYi-~T`fIEI-OokT}C>!5W_v{g({R*TR@(^ z%7WQCN))I#G>zmM2|R-`CFNZ;l56m{)$%+A+Cw2<&gdB(^sCe8neZ(Npf{lR`WDCK zH||dqn1DU37V-u*Q+*Rr-Boq5(z?Cn&$g+Y-u#&a$EZA*&^?gb)$8yDFqF3%Jm^bcdCesj zOYx2A0zhAm3S%}_U=Gz~jK29;0fcr%5KroJ3yIkRebz$|E{lt%$ix;CG;|ATwE4zd zCV^+RiCClc-gJSgDJWlcdJAu@WVYlnRhZbAp;x(+xX||6C)l%A*7A926-%b^id!u` zhI|#FB86quLn>BavCJzyB#oKW%8@yjqj!7oc&4ywyS!Y=Er0}ZE4truTbIk=LAbyA z<)T)5mz~OIS#ZM*ca`wCq7mIufOwWP&MT4DE!Reu|K90oU==kY8+vf`P^UQ?pT&*W z(qp%X5rq8Fn=G`zD?O%!jv?HDudKDK${;%?eD%i?hHxcDHl9hQt1neD-AOkpm*%P} z+ERAr$P(UE!&`OL={dBxC$WGh+9kCt$}pVT&nmg?<`f8uusJ~+}|y2BuV+s zo(nG*R=kkP;0>(;8(YCNDCBdDw{dx51|Gcm6;00^iSNO(?)L9UOR0*D%GC+T2QPwi8!V>pmwnueugY2k9k}fu6oDBeP z4)j;W*z?kjw-Pd|)+q~SfV)ZJRo}{YyCtiM7sa4=de<_OtTjijeh*R_oVGQPZ84dZX81s@d?B?gn<{;iS6FrH{N;b$r74fG~cwngZWl;AOFu0#6CbpF7j| zPGHs7GQx3Qwa#~VKAB5Qr(&4`Z-DqJv-RD2H8u$i#&j%O%_f3gg{*oJz++D98nlXD z1sx;NiK-P8ehlNZOVQ^nSZeXbEx zN`=vnT{kaWWm6Pewg_PJChK7_rb9moJZ}@1ldv*7Wwr*E#k?22%gWw!dGM(L_xqPz zD^gi0fgzuzZE7wRPq{XNRp>Fs@yT4VvEteCs8OppMtnZ$dc;{YhV?_KL%BSd~*C8`-JeSa~dse|xM>9=Wt5TnycIRDP z__y8lX>Ua>uIVu5mX`4e`69eaRajuJ*P%)l2p$oaGwv5LeWx;dqvQI6tn!i?2S&%s zE3LGb=WGaHh?UKIx+?PDSdA%^zJkpOZrxc8U=^sUHndcTHw(>F+VurMnN6eWk^6>f zD#%Np=R2PM?Hom&<8zkr8!GLCj)HPaSY|_&JyqHXU>Mx<`JQ6k>5RE_GG$IL=W?!B zYl_seql50WC39uW@E%ExiJ|>|`;Axfc*ge%;FX*J1>mhL?^#-Ttm~DG zB5LFc>bvdi1eNXr;j)BZ?fcHrPGET5lqyoTyo5$NLm7Bi3t*i2q!~X8(?kdvfdDJM?29`f6 z?-zGHi*6;zdwy6#*6*6?Xcrel{x0M_lksJ#bX^usTb0o~cYk*k@+|OuU0*0=r9~GR ztG44ZJ-INGH4bOtp@Ez|H1bRv$t^LSax`+bu`{u=8+X534RTt=lQ-fX3ipzN7N|yt zeNTOPNjMHo%oy}>j`gAF+G;lvONXw4<0rV_6kCPsOZa}F{gLn?#a%|tB(Q;-Ni4-_ z`7P=-hEh_cd5$FYu7%tu8;7~u;wC)uT3931S?-{wF||hOQ}Coyaj^+YYMg%;KE$tJ zk1+Dtg-Gtki$1=FJ2UI+yi|sfvw4dFXI}8O4umH>b`_pzTL6irAE$8WF^qY|xn;_w zC&vMPcKp<@e}5{(>Q7Qg|FvxMV-!XPHlC=9q<24g{LW)Uo6pov)ebbTgf0*5IPf^d zgxJK%eNT_4*}ZIg?KZZx=3y&#@MLX-;?6`|Sj4^HWX=6-EAhi3jQ(P>ndmxJ%e8e4 ztULDP3AQctu}}S?mJuiNXzkVzPtPt7JgKGntZ39(Hlo%6F!vhA=Syz5t=Z>fE1 zhmZ)L3`HKuvdG30w^MppvDwO>)$*D{4L-&q;S-kj$VzBO=y8&!yyZWOMA93D!~?Gg z?Klg$O8w_37Hl}lke8K9Xh)6E&k!q9lm0rp#jNs0(pI?f#52ch2hJZjYv9s><^hWP zi%+w6whml15aHA>$fn1jedC^~&~~;BWexrQ$8^TFikj!#d!|r}yGf2k?wPXA>Xo>9 z#C0JjNQ~}#n%%PF5}yC|t1lsqLK81Ld-PhQYemhGgr%{5DlF&|KMC(5i*7&8c>8fJ zs7Z=@^7tLch`!{?`bXH6+n%VoEOhz0D~_OdT{A#E&gvZ@cK*rG{cNS{ka%Ri-Pj(H|pf5am{4K|7QA_6!bZy%@VD;15r?%F0 zt*{-nkFDT$!^zL{^Jnn8?qt^y9*^IK$5(FM^$6pA{OW-gk@lWP-uXXgvcG$#X=7+d z{bM~(vKv?=bT3)jDr!E&o^=wXXQ8d3EZfc{V^;mk+G3G&U>VhF?UOa@t{G6;JNQU)@TTQkZO^Sg~!4tcs-)-)(_l$?5qK+R*`B~?=LpqBKtXwI(feP2^M)G z_CT_pkC%NT9It)q z*{tT?b#JM?kB=V~zW4uQ@5=+Ds_y;Iz1fC<7zrXM#sN`5OeP5sz@;)-hD4GOld!0* zlSwimBS|LCOhRy}h=5v`QoGsJty*iX1u8DBh;6Of)>@FR+P+7ZU!~giK^Gsd?K8j6 z_uO;uJ$G_v=4Kgrf6Rr<=YG%mp6~gd{oH%c`5tJ`b3o;s&+K+zGn2=FcF^7y(xkQ_ zUhVGwfUZyWdCPox)EAuh&$o*Ic(jVrakB4J-@OUaaf`fB-%5&Md?eh*S8!GL0&*`5{ znqN4ydA4>p?cS3=m$Nhb6IxDO=%Z3qcY1xN+^g&?xR>qJO7MQ?`QXmmweQH$TNqlw zWw)#Mu%lTl|90h`%evV;`Mw_xu{rO(mB>%wd7ib4p*ErHo2dNfU*E+0EH;{{oWzAVDiD6@teK>+xX2nsBGr$_?>dVd&A|s z*&OyUcJ_B}gp^~;6)k-CZuQ;+Xj!5@Q7bRiTlr3&CiOE1kC!m$tjrIP&YH&hSi{`! zy`|r8UfNmo(80l?`wkYlr&0dito7(rmivylL@pqQ80AF&-kWb?3#R*49DQhuw>x*i z%>7dq_zx5;P!E(Wxc0!khqny9khkuql*98w%KVC7*8WvdR-9gbfO2@n=~V}|6nXJ? zsh}^y{c`**74#z9m*LMN=!LjnfWPwuJ@o)PYl^sc37mCc^-*^1iqlU$aK+*I*CU>` zTB%gE9$#_KIjohYMpqwJ+}+U}G1^>mnCpuXXc@*7N;gT-IOR}O%I6)vxqJ6NZn+7i z1!Om=G&VGKBkbu1b$OZ=a^2Fkm>3II_zSDed2R?J$#eR02ZBgc*a&Z1N4D%Cp z=-%V3^s|-C2fedh#}q2dVK#r&!R~8bK|N7CGxw{WlMh}Kf~%T&ehMIQgy|Yqb?|2p0u{kO`yyeW>Di<8e_H}yl-pHK`H$`hnL$i+r zt_l6}ID)zX_vbHE+%wB|uB03--+MpC!Bc%F^O=_W z-ivt8F=tM$M)Q_`*YTNbj_(V{XSz>1HcQJ(cg{}s$&(+=#yrpcXx7f$$F$x~okMMu z(w)sFAEXgSlbh{xqt%u(*Rw1BdVaNt%Qt6NDN6LHcgLx4*KcUo z>ZWDX^0|$k{))r)V^*!v!z*rgm8AXqdku6vBIh02VQ~4~8$^nP*oNJDR5--TQGdmpMz!MrLBnxd``cr#bVRFJ|LfPmP+w zXF)Vqyan?F``MzxrX6&Bw&`|^=5q>eS9Ugavz?0j(2%CRJolwJ)o?AlzJDc4a?KZh z%9gX(zlZ7XKb3zD??36^!^0n+~-mKN3m^U^$owx>RQT2aSLDojPA-4*wfr zvbY$9i-V)8NyVM!L9xUW@sX=DRfhjuqyW-J(+MIKC83|mmsOy$0%8SHU@cw&rdAL~ z-q~&yZAttmdcDflQ)rIFp>lcr4x+SBBCxAeWh4G8x#Wg`la{H>?mrmd3(=u|x`7mm3)}$LP84~PKcp61`K2~FrRANGUn9y!#9)AyH(I)~+sv#`6iRh`NkT)? z63Iv#q&)(Q?kL7_rewWn`&mrAVd}J#SRTt$^3=R6SGFt1mFvoLxm=T6`L4-%Q(RN? zwy1eGt9e`1yj#?~ZED_jHE)NScdP2UO?BO_x;~=1?oeHKs;;|K*WIe?qiP{_DB_|6 z-o1q%-lpEIwBc4gmoe&g)N}Ad7f>M#D7>3uUq;m?I$Po06?5Uim*`1o#Do|FP9f~Z zgFE5*jGab^a5%!A(a%|gSqhs=n6FS2j7?T3DEdH!EhIci;awz~s^AS9u9FqEm~fuL zmJ%*k*oB0x3cG}GjlxzCu2onS;S~z2CcJ>L8p1~vb{Sy_W2*?EM-$;ph2c#ZW3v>t zh7f%(Wj#AXVOJ2AGIk~5!wT~gB3wHm~6wq6!vk# zJcWIV@JfY!nh=?EFX2XoeSz>Qg?*9mV#e+x{FuVNMEC(Dk?>0jdyH@eV_zkN|1QG0 z3fn_?Dr4UuT*26rgy4Uc5dPmJtYqw4ggX`X0wD_F+k_7(>?J}UV=ohaRAH|Y)-v`Z z!Uq-hIw1<_5Mh_XenE)Z_a*`4|C(@v!VVLjtFYe?)-(27!l1%1i$Z->*b%};#{Njy zrm(*dPFL7}5u(tK68aVP55hu)9VhfC?0*QG8T%*UoeJaQZZ&E@HGozCVLRFZVF%g) zA?hps^ZJS^iu9u$5Uxc#AOs(ZmIu>|)`53E|Z!V!}_OeGnpX5Q$4+ zb%d(I>IricwwmxXg*6jG*)@dlTt_&QS1leNsuJ=SQ4-#(P#3}FLUmjU6%|i6swS7; zO9=V>gpeO4g#1B5$R8qv{Obvko*M|;8M~1X^0yMAbGn7FM`5=Sb}@E4;XMkwo3NW# zE$;sbqE{-ERoop}!udWY+&@ov4P##*oWiRhFSLh=K3$pAw>fdV>)9{Yv=%C*hfB7laYUenSZPe;`C<{39VMw3HP~#sE_9mGSquQsYgwX#6Ldd;|5c#x~uvTH)2_gShLgdRw2vPs5Uu$Ku}p*|Dd$=DAGA5ho}67HRZ zuV6?fL??d@A;#B@gg-#nNf=YuwZc6@_$pWlzld>wum$ag@HL1g>_fXDT%fQmga=Rs z2tSVb5#eQMKZKY>+(tNv`4M3$#s$KkU|b-KDC`r2C1^i{KSTQ=yj5YJBg7#2dBR^H z%L&5@dywz~v?Ibd(2fW(_+#vi5f)Ms&{zTY-eiA^h zCDQR|G6k~rD;qa$_)`~%XOj8o7D1;gZvGqs`E;Q=;<4!ZZ8_VscVyj)ha+#{V65Fk>2Ja_4F zdqvzU-oLo>^|-4<+?6LFZoJRpqOkO>5Ustj>d)24IRx5+p@On z??>_SkZ1m7=~Y4=_o$&`=oRB$gHWJ8y$Z;=FjZHex{$rr20~pelxR$^5{Yx+a-l#| zdKHlSoopnWC%#3*-JIUI@uY8DAH-eUbaZH=n24?s>a?a;9k-zj9?D0mbB%hL&}W^{ zXKi}*kt-O(83GTQ4^LX#`gtBG7wjnVl-B5qWl zbmqd@QZBs2b3uA=sw|ADAEGCxSR1@lzfkGw^s3}WT>AAMZYm2mZ_C@ByCdh;?Ax+# zM`vDH7-@sM8W8$`NM{zwjhTw4Fk)55Tez94(;?JpPp>-Dp@M$R#*Me|CVIrZp$+$H zQ0RbhE}dB->p<y$o4< z^%ynbmtKD5`>%Q9z0?-NuMI-f%|hj&^r|f9*@cML%(Lr-0@tNi0lB-|!W9rtSKh)8 z-dK2J8=TY|g(^3sR~34lr(f^lCa$}~j71$3z06HQqYtN7Be`^}HTq_uz?SqXAkQM{ zsjm%x>MbJft?7+h9*e~zudym=yHH`0dap_#Qnqx zh&zxe*eZKV5U z5%){)U))Bzzc1o`<^7A>NcRs#+&?%0asNof{ptyb`^O^g*G@p(2SwZmPC(p;MBJ~R zfVh7u;{M4Ai2LUv?w_52xPK|){>2H1`%Mw|8|jUE2F6YOnu;6oB2@p5@@t{RuhOf9 z{6uQ>aQ`Xd{*Mz7_isephfhGQuhfCw~(5 zKEO3U8@tR2zpU-)%y(hW0?}CtZSQ0iJNY(5mVYw#5|H~8h3}Ch>?8UlZOT_ZI5C;_HsN({`m@R!(bKn@a+;T{|fA-BKO&RdjiYHw=c{ZS$-?_ zN)fJ6Xqi3N2W^k#PsSb)V8zGrgU>Sg_%;JoSU&c+%m6MyqUI7k3wtSm6c4s%@OY{T z5f8Rm@N{9@1j`>#XgeOuKU<+~t&H@>_605<%jH=!sUI5=tk_BBpUhi z9MO>T0wLtQNC-Kv5+Xkj6Jn3dUkI;+{=lNEus0D%;c3s+5`2Wr1$O<9*mDJ(O72DR}|(W ztUYGPd22KlGx#7(_oJ=*J0t$Y&shdx7ZlP%nT*>#^5J z;P1&DH0^C5zP}TF8Zs9nCe@3ngevln5PP-e5e{RUi=ZziM1HLWF2M)TE~4w9FCoHR zCvcmz-^(dZe3i2njXe}EAF zwS>sW4+2TAKBA%55FzAk6?mt>dkLY}{gBTP@AII${*8PCGT)=2tSEE zv*dmX^dkCGU?uu={Xmj^k=XwjS%|J z29kb0qM^rn!p~w4AK~Y)-HGt?*w!QHdkMdQy*`9r#C9>l`;bqBkoOXh^5a#aksq%U z4f($!8u{^CK_4ZYjeH|_#H-?+VtxVk5Ccih6rzh@h=u6;p)b*pQ%*GaR}hW#_=pC7 zJ<*7_nP|kjo@nrQ5{-DT5%dtz2)~7B)Pvgueim3nze*m0}{%H#OVCt8r z6T*EqA^7GJq90sL2>F)*mmu%f5{-J@Nr?6{M2P-&CtHQ8N^!foI^!f!M;yohhzY-#T6?K>VrxU`zh!A>|0w+I+@*o;|Tt*0atpcwWcnu-q zyN<99?T_#*Y?}m9zJC!&>30xZIw%f|)1i)f7J&k+4LjDN!a1wxG9 zFA}c9I8L|%?TFBebQ4x!&l({H<^LdDiuO-Gb212SaXpp-P-?#~DVWWZYGQM{kJssb} z&J8)BzH!41sBhdr!z{v9>;WfSi@nQ)>(Pl2UWvWxgdar45?;;sOryp#<|ewGu{ngD zm;@4b!QcX6H*AX#Uc&|my^9wi-!OeS z(NFTCN8?!i$`5F#ZtH zukxbj8;JcxAK+DhZx9X;{S#gl_y*t(qJN=1QPBq9Akn|#RfBKf-9YqVUPbr@-4M~g z=T(Joz}-mn5ng5Z2HReu|HP{f-#{BC`Y5kL=&6Jun7?sb4ZQJ0$v=x%DHysT!g?*X zk_M&V4#A9z`0(sB;-dDcO0MY7*v`|nu*1T=09c4WS>9`CSV7*1q`AqPTse`*JF{S5%KcQ z`?9GYAIrdICvPeEoaFOklDt_-^!q0Gu63Z_!beU0sBP0_r{6{3bE4l9lDsoDaklcF zcPOvyE2e&DC6VU^pA-F_l;q7xBJV};Z5IAA#Fy_SaM0`h*-7LzfX_*Nc~+8lP7-fX_+) za`x9v{rFrKGVRj42z*ZTdsLFQJc)kKfX|733wD|MU6e%La_~7R--ji6mn4z57koDf ze;MM-WAScNze|(Is|Mc|S&+Dom-nJ1&znTvPr&D-JnHtC`c);7cLn&abD-ZLNnTA7 zdA|dnlk!;o4O73BN#yy#cZ&o4ek;kVOCs;D;M?LrUIfoV1>mFk&?>=i*FLs_&q;kz z_L}kmAqVnalH~c5$om=iu5}=9G9jiD+ZsF@#Aqxp5A}h$$QSByo+8i_0#(gJ9(?X=cIg}mgH>~8Dl5!Wry+>ecRMe zZ%=mes=((&zpqR3ZcL)zeuwfFe#g{LFF!l|E&`tu{k|;8yE%z|Pdk)%_IFMF^!byW zev828M8EqadHVYrJ9%GsDDR9HP5o|7lHP^jbE4m;C3&|ek@sbX@(RCa>UT#Hd1r&q ziGClIt$2Fk0+5=2tFtJ-6YBT zWDH2*kiM*Q} z%6mtWcV7~D|8gjA!w*dT9!Mf@6Zo9em)}Y99!etbZw}@8e`xCWa1wc8@Hx@%O-bID zlgN9=p}cjkn)-buiM$QqbE4lNN#0kJ$ori`d8>b9>i4xI^8Da)qTdfCd3dG7FBg8P zZYvtef8TT{Z{=&Ie!E3@J9+ECHz>*1Zy&?WB%J{MNRsyr;ch4I*Wh!K-nt)~`t403 z?+Wlak@r1G9v*S|WvAay9m?|_F!jSDUqX48gU^Y6`y_dIq)I67M-JsJKWOT=FNwT5 z@Hx?MuOtss?u7b%&!N1s*G>H}1x+Z=3qB|MeNB>wDOo~!`y9$!aLCjTQxroUst0`| z?iWsMIr!G-goOWzd%1nw4ZeOjsBq60d{qDbh(EdgzV|Ep_a*-gK3QJ$*H~5oMM&QF z@kbZQ%hyg#?}%*fkA+LZ9(UQ2@@0#cELyU()a}N9T-tBN;>DaQU$SU%IlpVmzp19) zrzoa6bRLdLVKKvpcsx0anHx9ru~-GZCDHC^ED{T}<8E`WhJx-0_x1++VypzKyGtUm z-f(BIhn2KPqpYMe5DTyptPa+1TtN`F&Lb8BsLjkkJ)gFn<4 z5<;V~K*z>`XkbGSB7^M%8~k07KraZK;6BoU)R04Xn;S|3u~;P3K7d2lMIf#i1viu{ zfy@n|zOJywK~fACo+0v&oL|}O*f70ZGTn|1-wm1yDx15zw3BfRI*-<%@Ka&t0#y|G zPl0q%7#yEP#@Sgf{&wJx{Qt$>wMIg8AtGA=H%&f{lNFJZ8=aqo1#!|9Pv^z?yR;Kr zM2IZN#{ya7%EFp_TBUAYllVz3W`mu?J|y{P;asL3(0?}qOyaB9butUfKW>3Pt&rEQ zNpu*4ab@91jn9G}G~6c9p*_Zxg(En2gWhJiO=90P?y2F8r-{~7$` zk|zzfN$hRop8U^b{{uQkt&U%lcz(&W3cn%Ae=_d*sT+cSI_NEu|CzYoCei2O{x*sB z821!^eq8zFYbT5dZL+WouGPXnh4o1EH1N^M9-EMcskonp@}!eFP6OR0=x>4E3mWfz zxc?tPe+BduK@Wr84tk!TnWudq)YBRDY>Ik9{T<;*u$Xs2#b`poKr~p)y**2VOP6;A z1LdAgp{|gp#M9dz>?{sPJ+VM!LogQgw0fIY*0lQ9)m7D0d*t6xUo05u3-lmhN3hc` zI<^jU3TTJ^=;mlF*c+WU4}Hr(PmpyCL?ZtFNZ$rVKmI@`LTv8n33l|w{OE}y;r`A3 z_RZATxqm2X%c6O13ik9YDJ!=SoLvaAdLR{kI)pLYYjqFxbq0s5PUwPSK{l^b>;INp zdakm?Y##bH>U;bZR-dK987OsiWeCr?msy<4%Y?I4eEA~bjO{tHl=3CIJHkoQ%k@Z+ z4;FVl)-prjVqJnE3i@-+$_ydUkxI?%?4d?{cVAXE!ijhI(4adUjrsd~0ZCluSPR~xJNDB|YT%pzkT8uWJt zy8;6}!k5)~o88{VmO6Kpr)uFscU8EzKhzV9xYsT%Syoz7R#LvqQ{TAWjr6!N7_s8w zzOa8&B+&2g3wZ;#hj{X5Cq3_CqL#%tCx1GfIgxZmheO;jq?&^Bn zSMhtlZ=k2Agk%o(1R%#(<858jT;s1_SJ!k&8430`RMy~^6V)|q(SH4PC|k?pw^0 zQq|B>*Mh8C-2zhXkwEffR<5b5ulBdrHPp1UdK-`fVscf!yabadL+>>$t#wtaYMSNb zR(TucXseL4n)Ut$GZ1pkM!ovFRW*K{nY0vYHAwes*4DMGZuYNfY+2JpSyodm@wHa^ z8`f9V);0NS8rCf;tEezzY-y^KV-z`6-y|t-W+>HUBY|~|tu@WfYrtufD2c6H6iYMO zfVZl(Zgr#o@-;PUYWyvASK_Cs?h?v1za@csfwflGt@b0MTf8f4TI8H;TGtR)C4An7 zy80{pyeQ4swb~A|>R(pcUfQ|1v$Jz)due%~G*}iWD+>ln1IsJAmUnfQ z2TNi@G57r9x)L}3^!b2%@9F4`hS2+&zM6|ZSI}EUY7S3aHI^iHMnZ$Zh&7hrAVzpQ zCr|L&f#3joV@UueHL(How6=~OxxY-!;py2F>M!Oqo~}TLeLNPCaRE3v>S#0}m`RO2 zq$d#Rz#w6hEh*LYL?azz59tZ?hsF__rmN!&j!EwzTFY3I?jaRO2KwbO%MfjD{1V1d zfv6lkLJ=;;(~qV#K`KF3I5q*Y`hu}g*F?$j^!N8qq%2Q=xF-;aMtjB~bi4`V;m4UU zLq>`Ob>R7G04cUluI}r>L*!<^PNm@GFMl?LBO9IadAv<^&UsrMv(lTdaGzs#@f18- zeh(&7RjoCcAJ}yrdY*ZVTrr-uML17o)$%1{54>`Df=(+*%+R*Zc{Unv2Pl-Mwq|)* z>8RCRQ(3=y{n$cznwpvtgyip6DV_HIoxwr8uJCURZcgRziG~LviN^XaJS=LjIPArk z{+{;Elq_9=1bwI^20Wgs?m%NoVR$x<^#r>TOd2GKI-^IwNg$fu+fvg_B+>BqY={Ig zK???oJ9xq*X(|@en;|@5r;N%bj5ak+j~tKwGG$DPjVd3) zfdqr4(K|&&O2O&r3=eJI5KPd4+J?|_ZgjDXHUXlo>eC!&nHGyAoXW>1gtKb7FzQea z)6y59w@UbEQjF>t4MwP&N|_G3K$dEm9$C(7r>%nH$PvAu>zW2D{9PSgekW}=i4y4h z+ABkG&y@O;qd7iDJt<_=hoY&wyA(279o0uCLOjuqNT`4OsS5R1(2L5x4P&c_S~+|A zqMe)jdV{_Ab~rvcgT1xEo_@TfwVhQ-ZFT^kArp-6@m$GAd2`I*B0UZT<1U+YGz@|Wgepz^W2zeiqREEjs=?x@!1u#OQr@uQvj_a(+rb{$N#Cj4; zFodTk)Z0%l$P*O5!PS>QWr=}zktyR#J_PIHbS@fu?6Y+QXTldNI%i6Tq>m-K6l0EV zyiZTA-$;J_g`RlRXdm3@kWzT#g-W2mIO)h{h_dinh|xrnv~eYfOY~VuU)-2MDXWWn zgVFBdgs;02Fl(dq*n%b-KNCeax^x**in{|n#XOb#oo{g@7EaJgjUducX%pDf5%u>C z_NFRELz2)%@z&Oe$rD9VwHcVVAjSM8bx$~)U{-C&wu{dUEaf5>Sezb- zDQ0p`m33AlZE_3G6Z9R`?k!2uxOq5?2nl8;slq0ChDjdO@EwcJM&R+}y2DP*F0Vx& zP*ERV*W^v`BEi%#wFFOPI2^+SG0;DzBDAU_3G=KB_66~Md@Ok!C)9@pVzkmN5DO)G z>o=+t*EQ8v`KyB+STHvM+BJBqCPE6vp9v7th>xVBZ-;UD-MALtRL3o)wL5|phvN`b z8IEAVVsjW1<^S}6gmX((K%a-^TkE5VTR4~?!g=oP9Ph5`jg~VWH8VV$MYwTFaU?>tB z2=w?P2|i{y6I5R_o-Aof@Y%sp+>Ps2`S~IepSNl}T3Fa?{7<49HWxKh;;#QMX8 z?*trWj4r~XbqeE1iXjPuuy-QlwAQzbOALS4=X#|aYSsj6y7{ASK!cAHx1;`lQY zEdd+z07D%geg2`edK!bF4c+bGh`%Gy(LJ8w+#0_m!hBonUNeqLSLx9i6Z`*wr`a?+%P>YGf(co^YVk-yY}*^d)*RKl-fe?d+Sd z^pY%3*Z9UkOM(r7T&h3Gi^H)coQsuYV^uj<#_~nnumrWujtm#c> zBvGw5oA??e7m6N2m1UIK9&u{LgRYOvlP>&?oce)9u7pt^C+t={U1*o7ZN<}*z_}w z%%`Q0;~oU?xm9}x9fu;2(OAMDWCBltX6 zU_tM{{IoB#*RQRFP8B$aZ*|3Xi>8gQ*?oi2Si)ts!ZYdHMGB4$ofb{-ia(zA2tI$H zon8)hjCl2?e=@TK9Pwp=9P|%R+KTcK{8n!(MLRg8=Y)~c;@Oj|MYjnYi49rbTiEkh z7x5+Fv3)#F#M|6zT{D-2509#R+fa&pKvI@?Aa=BBcv?m-kV~eG#y;w7)^xKAte2p? z@hEwb^Q79SZP(66eh#%%sFB{fI(A=6Q*y@z);7LKi5ZIkUFOIgA)`x)F2~q#GPKg8 zt)rYMIY}x->V&6Og>PF;rmM8C)gha<6?Rn2Xk&3NFXGZBX`%15U1xnM?<9cjYvR!a z9Gjkcv>ptLBNlp(Dtg=D!J!0gOY-Q7W!<`JC@(fMw+}>VnridDe^eS^@3kby(}FE? z<4~%jI~4bcZFI`;@OmpYH?}42UPjhLJ%dJxZn-1@)|JY8hSe>iY7SJ(@iW7&sWqkYW`@))B^|3WXobe8Z~6xXMt=6S1<; zAMTIa0Wiv%*~hVf*Oojlt$p3e1bLY`wgOUvbBt%Ih3(WY>e1vTof(g*;>`Um1x zi6_aS_;8*L{h_cQ7MfylOKTj-pf_!y*eH5uXWzFG zmTyLUOB?b-yD1R2c*l|YdPooKNG!H)j~sRQ3hT?J(S~2V zXxZ3P4*i#xE+0qu5f(L4m4Rlv$A00iZPK*>BfcM|;B`8tn$pE%xw8j(+hBZHN}ZR9 z!;VX79=o##fDsxvey&dxa;!-g5zD%d#k3h;#g13X+)4^cU_3I6cj^OuWci7qd(ozB*eBC= z?S&((%sdVf#{B3y`s8rk@ao7@lY1^dem2WGc9N)0g8{q?!z=RJP*ijx;*9X&Z~awozzZFxHR6H0)?8F2 z?yK6!?UwG26}Rxa@8a&eZ3U(5{I?FaKUJ{nD4E8cGkjU(slx7W{9{Wv>(F=qHc2_9 zO_@{JJ+r!?t^FyNuYcvTy*a)qKDTf9zuz0~-c7&5m)+CNc4p6M?(X*OT$yzk=XD=f zCU+Lyzh~F(;o2?Ttb5DK&LVPqU{7dwXVC+DV7YMt(YXg?>bD1(yL{i4y(F)>d*@2# zR`(U`9j?E>`~J$UyCxmTp3}`^{ZiY^XWP4pBAyxhhU?g~F5hi!%-z5882BIT-ny$9 z{_3MUSJE%(sNOrgO7T7LudMRR^H=}mg|vR~A!mn2OW3^H`per{-n3vRyf@TvwjU<(lNmcTLWl;+mSbMa{ce z&D*Nx-J<4gQ}ec~c{|j+TUFO>s_S;u^%2!|hw8dhb={@9?p9qNRg1X3+7FpM^%mZ+ zEqi;`4)s)rb-b*jH!Bst3JK2|xJLeY=HZ-|a*IdF=#0l4V;sonLerh;B2Ahm_ z!tSYdLiGjWr0E=Svh?}lWa-lwa}(b}#?B?2B~Fa?Foys9Sm;v1GZ?jcek^na;hBsr zB`g*vG(&DB(TJyp5c1QRdv1zDTx8JJTX_ApobA~=vTjxHR=kB9)fI);x51r`i|-^v zKBZHiDTqVA=HjLef9iA*H_9ZPaifThs||Nlld`rWABa$A2qnOkP9>1P#zl42Tlit2 zz)Yb4YFauKKst?Uo~FPyz>CaMaD)GI}sK-a_D1lq9o5-l!MYydhFM(y%9MjS#%RMQtVUn7kdy;aB zGEJSS%u-HQ&QNA&%~dW?P^1iIS($=fim7V0;!^X~sl0zuVRky3T+uO+1!@(&6$}8g z$!BTqljms1158G1!O4K!{awPd(Lq5%K01_ngy=}-11FHb1+FE8gl@KNK` zFP-mVIFLMEestf;*qu^F>3o%f55TXx)|zpVgU;8Cdy=P%_!#))i~Q*7z@HPo&4Q1@ z&_(im+O6gHc2K%(^7uLUK5XI8h))6JqXE{eGmkFdbrAkk4quMr3xaPK+$dcq;g2rj zi;wqI^mbdwGwzCy_mkkG`bP5fal}sE!{FK;CIrn)*=}N|&9y^T0Q#d0T$t)B6QU-YmgsC+}J z6n`?`x!`*SZp5d%6CWM1A-9kJ03X%A_=}z@^l;?&7x0m?ByTP`;39dRibYHLK^Wpk zH}0J9y4{B*It#<+(-s<8J(hQ3V}Cb72HpF^n}U&&M5hMC8Ktiv z+x+on>6eah;kmnvWo*2|=5@x#I~l&u*m%#_c!yd0jE(n}K^U@kdH^)U6YTdp%YErf(|RG^HF zcSmh{M4{1Q^-vd?RZn3O-BC^8!YtqRM^_IFWhO#KiUcL!lcxJ-Y`hyeVHggLx7BW6 zSgFHhY`kly4477Sjhy9{;WIYgwS)MKKE%d!yM5iWVZ>U+q*mb#L$?Ve8vf(9(LP=q z@!B%Plxp(z8tJjkK9;z(^&?h&Qdj{rIvm~nI=88>8>~;dQFlbp(OF;5*m!qjiJMn3 zZVujQVHg|BGdA9}6D1@or&ymY3{HsL^ki(j%Vz=Txq^J+hT=0e-V@q$le$06Y`eoT zBV*&;@)WKcZa1vPXKcLVN!@<*r?CJA<&7bI#P&a97N>J&Y`n|%;4?PfwHcyr5I*UQ z!k9+bhOymlW>h~jtZ`>&V%@%$8$qOTJ7eQrD+T$rvYAgdMzk|F-pzM)Ni!;A<6YjY zX48UgDwjS>%-DFhOl6YSGi`e45qXB^j*N|W9787M8Q=M7aTt>v5xN02v$aBPwl+u%QA= z2Ucq)qsv*@Ea^B3To$7nWuIVid@>zpCT;9#&DeM!`xMer*clt|f!F|yLYNP}cE@+= z9jqnm(qhhfqFSAu@$z)a=7!PJ9zn*&J57NS)<$j%-PRy_#>TsT3iB8;FPgFOp0V*x z2ZB0&6{uITjE(pBW{0nw85{5Vl*2F(pRw_7m@ix1+*-3fW8-~&#>RWxApxF@jrWFi zi^?jjOWNb?H^DHm-jalk;y9A*&u47Ba|2hFrZ5MMZFDtWw?#U(P#GKV85{3otT|Te__o&L>2q2d zrN^(~O4$SJZN>R{Czg?dw^(}_85{5P*qyQftR~SjHr{Cnu;z(apO~@nuFr@^wm>7p zGB)1rG70Z)w6i-rhM{(+eXvc?jE#4vnWqm7<^%B+>tK4kqTHzf!|3^_17vKxXKcJT zudHeHJ3m}Xvl4D^ZozgKH_eKtuAV0ExXh)GJ|g~H&DSuDC+xVC=CNmNyw}qqS7Whf z#kcjzpKvlZ-o;x2{r!Nj@ot*$N}ri`Gmi9HdN<=4kFj@CN(y`L13f+do^VHiPTAJZ z574YXGw($($tLW@l9^6>d$IP`V#zciw-!q_9!+bp(@hI;aHnfD_Dyfsf>?gz?VIj{ zFWK!Qd!pPXE0FB{k!?ub#wc!CF*Nxx-NapIfR>f~H;5Y@*f-tW$XI!tEFvl6WO-i& zpKddh{PlaU;3Ip3bbTFs@}!q~A2qH$#6H z%6%I2p9`9*1oaU_Ujq6okTGA-mw`SAn#>fFe=q1clK&3SH^Gn0@RI+hK`(_sGDA%C zW1xSGzY7HY6z(6A=;w(Bf1mLGCFnZHZxi%U(Ep1+UB4{oz7q6W;s1VHjKx@(&{iz< z_!XAnqpY0G!}vrV{zX=wCBk{J)p@CKhPN~fl`R*}+yJd6Pv=}FymS_r_m_i~mkIwe z+(;tJp%2#!I$GRy#mcM-m+SGBSv4*<;o>)M^ayaK#@3hnPK z4_#*xy#qZa5gnk@mo&Dna|7LiRb}g|m!bf8fasu=O`w03v0(c$V z+ppaNyL!Tbm_HWw!xINPvJJsLtPAZBBzfR@GPI#D*vUdse`jbzC`Nv)HxTRS*10x? zV%`2tp`Ol;K%~=;b9?C!TBZdf5uL$~P;a0|k3)-!N2*CS9gN7}#C4^(=$=sbv=J$L zbq9y^n6xQrAleZMQ6Ts*%_$heNznejSU8ZeyIh>HyIftfHe+|$+t}jG*j>)pT@I86 zGIp0OtKyTGQ??)`7&)8jVPnkvh z%YB@UWji;0q12cJI@LIj89usWJO5y)BdG7uhD*lo^2Vr#8%a)CzcO~0_+o4c9$*R zd6Kqfz2D5(T_#&?fu7<7W`*_q$=F>^kU<%{%cikEvT|HkQ&Y37wA^2|#Gl|JouhV1 zqWH2Nd|w&MFe1#VXY4NP9i7Eq@;GwTA}3>a*=p;uV<3Wqp*&6AM(;SXxFutESvn@$ zQFmc6dfONbZRloRtiWfQ;jdT(6)A%7W8O%KPB!c6c88^RPp#_qCp zEJ~GUQSB2$)RVEhY&LK0u$d7}c|?UXG7mSQKu=mLH-GS$uo!69uU7ICB{E}oIb(Mj zOHJCfvwy}>s~{s|cUhluWb7`JMVHlNX<7eTrBNBX%Ne`Nu#nQ~)olJ~H6&wqIb(O3 zZzqWR)-Bo3vkXj$*_@g`k|cXFc9%tKlru%#udCLN6}0~(nW`knm=q+?9@Myb_NYR_ z7*o{WpRv1~vAZ1W3P*Z9u-`kX4#B9r6w)Ks%?u4qgbdF*uWw@HjMkXDv2e+fCXZyz zctZ4&Cl1D7qO4(7Q&IeO(+I2NX-CI|$uCJ=~);0R;yv-9KBV%_tV|Te; zA6`dSp$s#^l{GE(`m)K4-DUl;V&p`|$gqsvWxGr=`t^+6>c+8uZi~FS)X5&7PmAlaO`nn6xW_br+-;;m7`o{38FIN8QP^s^)`<^V`u>>M`#(gV3ei+#lx%-p}QL_MgSvto8#5j%J1H)gc? zk7sYe-wU~i^WM2NZ|XZM^G<79F?(>f|DQYF`{HeyjKb^r`$-C7=1C~N$^WW^tZQ;?mg4@^}l9k-LmT&M_wqH!a_dRe&&7v z_vap%Ts(jOLx%fqh0BIJ|u?wVXat;*FQ;sXEt}0qlsmyzG53e<|Uf5H<@95qlL(BUMruag>NhJ>) zxxZlk{z>O9@u`PTI-b+dCe`k)+0BlgoYz~F@A>nd$M-K?TDtVuTf0tw6ngDF{m*+M z&?`sibuHH`Yga!sJG!r6Z?=!QW4kq-6`$f}hwF-z1vzg{Kdvl9Ej<6f4>5PaK9tPa z(D)qnaPw@cMRnhpF?4>(v;%oV&sWaee`(3z4jg@sx%*e1>RVM*JsY(O?ga-m-p}kN zUiHAGCGQ^i>s!-~E0?l`Zy!ARoC1EgZPh*Vmc*ulq*B3!CJBJX&?juA6;Rd^>qfsIB%D)$%)bUe^2uU+y7w z?kNulmuJ5=`-#dk53Q^@<8?Nd-J{$yGuH&rWiOQTqcO6#>Ku-eA3g#+b>E==n zueoWqaxa_z+k-iWsa`!%nT7DmLFRt%t!2KfU1)K)P!CZ2=j=POeOq_k<~z+-@Rx#o zUaKzf{%Pjqz=7dCd7i7^AeS62Q}s>uT@D{|@&2h`GCTLaKPz{faTqpPam`!N@~47@ zrvEI?N3CFRHighaYpxXf-91lN{=YZQJf6pL<`=yA0pH}qXcw&DxPqRJ;rIJ{@)u;k zIau`W9#(SfVDD_^Ubj2s%OA==f6D&SxuxYRWzP^P_rf0XWoWbdW!_WDO3TU@ zEnZTwblLJidq-!mi@PCD>B>=<3d7d;k2__iLcaz47v`!tp@E=W!cpUpesuxdKWo0q zwErYwKC$JMs%+$c^48*I%CrMm7`T_07+ z#J_%#NnUT^b=z{bXYa_mRlQqjgM$kDyq$!w(aSF&%=^MfH(7_qRn6EWLLbwtEyIz_ z`LlY>WIuB;M#l%R2F7L(<}+CF#?=Hn;e=ks&Ljj=5#cI^z6KZk=Mhe47|U>7&e-{c z;9p1xVPu1t)oJGWNsn@(XEL^k@G{1h5uVQ2a>5qIK0t^_FBLR`@JMS2SMwk|9Z&&A z%XtzQgDHJP%@~-P3FmTAoS=eXm5g0Q2w_(fA|L#O=V~^ODNvAT7+~%qT*=r*LPSC~ zlG(+KT}yZgV=+P~xrq=;UPrhBM;8!Q3A^t|G}&jS{M|+fdOIQHrn92ZkqY|t3~nk> zQF6EE?8v?~>o&cr;HZX9c&VrY=~QKbt_QFOf8N3ywqo=~U-bT^Ar~AJ3<(?RsIs zcsS1!w7YaFA?HaOSHhYn-6Bt*ELR83J)P>%2_pKX<;jP)={bUKiK~E~C7mju!!WKv z+)0)7a;^GSniYEO2$xlwOB+H`@69!ynO=?2g&Nmd+({avR=2@LMfbop0c$$*&W*VA z3%v|09MW4pbn;3$gCT|MgWf)!`pCm4I%4EZ{P2nT&lSPgc48HoBNTC`R}qLet`Fm` zvT*aZyzRL=a&FDOE$enPHE-cy8{Ab4@;qZOo~AQnj!@~b<;s37iUz-De%ph+dtP&@_&@@+3 zab@Eoq$`{LaR>O~1Q`0yXYP>1^Ai#vLrmt8#hAn~hAgA3#(6^8(9H1y5 zlF#gU7hAzaiy1w6nAc+S)^dju*3v3miSKU~4vnDnptOzaJOo^UOrd;2$?%KPLVEMO z)126bT*gl2nJ63tU?kKYkOX}LGA>weQU%E6Tj_u=zraw2_s-2{>zU&5cvmvuF|3nYyAcwH8J@$o+7 zXY6|T#b5F97PXo2^16=z6mPt|67by)_xLMb-qUTSJl=K?z)s%F;JYba80dI;zJMvO zQ1IKyTMNDc2l9R>$>VJoVeI6+2|g$KUDPKyxE<6411K)L;x8*lp-mFej-kE~aPTm6WZLvtwhs6~ zMBcODbJC8=gQk9SlE|wBpA&iClH{G8MBWd>-dASaXlPjOt0^TBW@1kPnP!r_$Uq)e;)kNMe?*y(jDPQ zP&;fg2IoOZmn&u z@m7y;5C=}u(U1RE51O=&x5tL>T=s}WXJHojH48n3JtxsLOWY3{ z54GaTV=wEsKst!>XTW8KTON;3rvJn6BYsz$J}&lO7XL|1kt$~vW}~wtn&y^Nr}c~I zi{t3VIQnYP)L+iT-!!DBA2hL0nuva%52E7@CDBQAW?SMF51W%iQ5^R*uT!hP)`QpN zGwQ5IyOrrjvH`8tuzyn|(2pa~0vr0m(O9ShEAC*4qnI4{vB+5N6}_Y>P`ae_0{kvpOux$)@%wUj z@#=2y2Kxf-_|^|joVL~h3kTJHY*+Ndr=x!WO2DS+P;tXzEbcFkbr1ByZb&g-2+$Gk z>k4gfSJz`vKo!6D`>-~kgk%o(1RzH~dE$~X66|lNtidlQ#Q9crZCQA)0&pb+SM(s{?)CuHCTXNEd&uuU8Bw{c<%-6tT8&rRr)O9iMIx#iTIyPmRjXSdTHZMX zk|&d|T=BQoHPp1UdK;Q9(Z_@GR@F4i$*uA>%F&uzM)g3*H5>Kn z>sHl>-KI#isg``dW^G-|>Sq6%#+Efrlw~zIe z0fw%Ptu@WfYrtufC^G^iNlSBc=Fl(g=(m>oni^CavwX}|v3lO3R5%0LgddgDU+cx8 z9+Icov_yfyrc?dum7*jp)t$@H%hO+7Q}4Y3mA7hD%O#6Uk-mCwi`F901Nj@gt+i+e zQcV*Lq^$hPmG0s$tWZk2e5*v*v5oqdmA035F7E8?T-sh*9w-f#1&wPks!VR1KAE@uw?GV3X?c9}!JMp^eVhkgaM zBbV$Opm9J~Fc97B*Qpe|#wjXJ`8=6JzZ_?kz9LziH0G&Xxx8Z3fpJ7xUF+CFd1`Bx zmz9n>?3&8@)$7L=%G1=;lptheGuBX3t+e;=4ALnn{*A!|M^u>p!VIdt81s;=RQ{fJ zEPk&umya6*nJL191HGK^WDfnpgR{rzN}}7{&v} zq*yW={8IMuVFFJO@ zJY-7Wbeb~v3=_9T#K)f%<>%!6U>lOlxSMhf9SfiV^ zmu`4l4%ZqD@7Mz-8))qHax{@JgYvn}*iP;mM^IUlAoa0P+v2i+-<_LgfTZ{%VAv;B`0&} zm-V2P%%NZWEkv>bg}NyEP=gh3QBPG>gCB1n`3rYi0ygH_ZIPNe^lM`BF>~mbegcPi zDp2OoFKJri^oXR)pyaZNn8jrd{jz?XgH6+DxMO1w$5D!PcOERTK!4HU?+tebd;Oh}P~xX`BXAJk z>WVeiM3rSQ3hR=Is(|Jx-sjklC=@)f!789T?uZr89>M1iv}2n~pd%IvTi1)&t{$M> zJC!bfKxfdS?X#1f zDdJWVBoFP_IJiYj=FqQd&78abE1hBH>F5siTL(vnC8C{yriC|#$1B$16oLxuiX2S| z>qf0d7s_^|PpP{e%0v6!_?EZPXc`~d!#9tPP4CR1UvyZ3k)xSIzl@{c%mdxz!_P8@ zeo3bV>gOMguIcHaJao*|ID&fCHMNW1Xoopw4*kj;`V}+Y@5t@QJT*(a z&GG~WIzwTn9cY5!9`CBf%PU~t!P!*Ol%gNqHTIC1L%+nq>y95hG^;=M<`!&+EMX=H z_H$AflgaCJOpOoW@B!I27+=FMdL?<3JnXoX77{XtexU@$b8wikT5g~(I?zwwt%IGO z7_2%)_3}-lbWgBvZ~+WI^+#a+iodbBB!%r4nz#A2&p_N{RA(^VhklX$jx?V7#l@%h z*e@Q%c+UOe0umhjRj_xs-aVwu&pSW|%IJTJ+uctGBI&-$0iwv4!KYv!Y{!WU2e@S6 zOc?Dyo#ukO_3%sAK`w=Q#6U7(=Pfi3Hh`H&82@Byj^F`uV|Xy%$}K>`Y%aIx2y?UC zaxP?XtIjav2t&}^R5KS3vwH7W638l_oCN5{lK_>*Y+yVqiGgvlUO5?-n#sy_KJtOm zosUG5CBb~;j~ht-7Z44{Wk7x;4h(K*Q(%Tng*i@c`!bu5B*k5$F;#suE-aDprmE+m z6x;Ae@j^#_5mI4sT{I`Q4GP}OOI$bzh&NT81I0u2Rvx0};ZF|U*96noBiV2&o@V+} zkNXzz$>H?-3L#H7KT3QTOY(UBfhIRS40-PdpYBJreorbBA1?>scfluLx(rx|cElGI ze7X#hH(e(ryd{qB=isBT@z+i`$R<-SyWBMC${QT~$z>)NIBpo2uRm`6#n~0Kd)zpPeb$@4;72M+AJlA;295Gx_^_|FDSozQGSUkcj1a+#IR zW0jIW*^sTX&{NrZiKeP_73cy(po?`#{#iJIECPC~)|1dIs(vM^B+$E_RmTNBYg-viC^-OD+Cq zGau+|z1K#0thV@{!>$HBTk_uw+AYyrE&S)PkAYq$`IG)K{aN^5EcrhKdWA$k4!T;R z_kymK=;uM#OZ3a2nWR z`RtYG8;Kt>X9)iXL0=DswSs;c^f!ZHhbI`$lf3yd`C5g;ocSg%-nPV&{%u2_F!$y?8jsAgte|Mm-6BeT_TnO3` z=;>+4_DVk=aJ6?pnh1Cb`_G%gn|kPZyfZ{=Mc#ln+@E9-T8}_-Ev69YU z`@jZ2H-J*Mn9Yl6hP(YR#4Y>4kT=Xr$NUvm=jFoLYUjJWOgLM`moE~|2qnob*KL2p zg15z8kFyNoWPUwTm=l-X7wNH;wWf8^QWzK~Bjka;zA(xXxjb)P zED-9U+!HA%v*yDhLnT9JB%NnineJ7N)NvOhcgmr^=Avs@4h=OIt4fRYq?IFHjR6r^ z4W*AXi;nz^KQ4e9L8tuG=5&;U+MT}~dWzdcrHqmq?qFS!V374{_r1a1j{eOI5Dmsy ze*`V0i$(kNn^>fWys>DrC)g+Io>f7Mo6pm~RM*K0pIahddo9j`WAn%7U$i9y5 zNVqRN5cLNKgMGSLc3$~IQEF3q+hJ6ZjYiQKijq}ytK)`XOmBrUFZ9-&{T*n38-iwY zFhq(r)*s#!j6?&2l3eHn{n5V7s3;n)2v*oeQA2a4GL>9MP|$2a<(u3T%Y&ePngU(mw3hXDsbwU5Gzp zX}_wqZgry{c3Rie_*?3(#1CxB)A_Fd?Z=S@E#8$iE!<|j z@M&7t5O?^3&)ZN}e+Aj4UnHG(pqSjC`a`46S2HwyrW$8(54MIao&XsMj8@APC}Aept!^7# zHVO$mhH)fD7URLpdT`=og{`X_#+E!x=tEr-pc9wl>F-ZqJa{yP<}qY>`oleeNHm(j zc()^=<4vHU%s4X1kdY!m`i?*QsB~XX#?rpNGtw~f>d{~S2&4BYaxh^yPi58eC1Veq zv9zDDv~Qgz8NIS(-@hjmi}eJ%qSzjw-Pl(+qmm|)XquznfVVn$n-M71%-E-rH^Nf> zc*7?%L24$0FNP8-7DwoPX$VK!NmEZVv&^J%yQNm^{OOcq>~0y8Vx!83jHP|8Amtfu zd}Ya4+Rs?pr{gv81!d%s0kplU9&cq+HdVtGg}sbcSS3jC&?D7HCqg{Yj!39Kmb$}E zAuQBip}qYbSJL{Totyjcb|1$Jk5A5EZ*8!rKaq(@DUULi_N~S|MwrmIFNYCq8B6;( zX*XkOUweP+OYkzq=tJx)mEk>hgZXqAP_ZytHJV70nvJp7OSc@H^u>)C)MCv(m1-7d zZO$<^BmK#ycL{VGWx5P08B6=-(hlRXz{njtQ=z7@{8aTJV`(1-hdaX^38pDYb2(#a z-}Zqud7fn~?b|)%k0#G>!dGpTzdG0f6KG>--g+;r8@C^y!E!@NFxou<$~0yy?VFZz zHRG@uOZ(a*uhc}ej2U0W%~;ycSlX99Crh;}v60p0ah)H~64Z>_kE5H^MR>GMVIm|o zc^kbGA*Z#zWn5xRi_Q}yMmLQ=!Q%KcQ^wN%=+6mik&i8yaO=bwOZyp1`{L!e-2<^c z>9tfsTchq7OZyp1`#4IS>c&Kk9JcjLyh_9=so|akYkC~bNmAEnBPQHrEbV73?OQ*~ zII3jYMvL(@2q7V3X00v6SE?*FenGh78lQRCe~BmoI>@e)a5%SA>}@oo~DSU^Mv6+teE*w}DQ)zrpo zDq0(DVyd;al9Zm(lw)k_X>4oDB(aqk6Ks#i7?0-+QIoN);s05CW?%*f7({!1|L2*V zysq23-u13`UH00WJ>Rzth|c;!y%i^Z!J;Re=F#nDYUATkbhVqT5+4)=3l73 z4C*0!7oYrh)fH=7&Xw)ICXmSB{6r-q?IE{xaiO-Wb#DKZvlB<rxUmRXn--!Ub%(O*G8EH=>&q$q@k>Wwx_aN!{=9kKpyYuYYZIiY0J}!+3hLovYXh%$SAJUs6e}p{@RfKM zGooX?=oJOI`58+~ii%DPt)5klUNrl$p7*+~<>>4}x95s5{~mTi!mD7$<;y#K+1`a1`yJG6ilPptG8)`n{}f)BR2``qaxd`l*DK-5@l5{R5A`)kaQ`RjWn60#dYSTl zQ|L1b_ZNz=Va+P^f0zg#O%0*e=+_ux6l1KMUP5QeGTP#XaG^V{==T>MEDtxtHR!_r zajBqAXRu13q8g*u^)U(ygCg)gT9dZg9EOmVi_Zh_4 z#LqUyzL=!EtJ8nhfV6qJ>y-$ts=ZDGnQXmm4H_dt!d0n?KD=;zrqCM;4;AKT>J6VY zw5Iy6_pjIK3#Kb$W)^;VNjf<=fE1lc*xDXaZ|!+dgHF0Vm>E;IW4#i&aDC;mfa9&N zw!W%F2CskpW`JI^o%F%hgGwafE3L06JH;++t&#d`kHs_;)KwkR8MatN&|t$zRh#Bo z^pB}d8uFf^-@=HTw)i$`UlL=K!&V!3ivUxE!EOV5D`3gi)QyGS2GOj$KgOUtR?rZ2 z`P$s-V?wXps@qy-s4!F-ymy0Lf4^XSMjRLGMEEv?f1~&A1fvKab=-S*8KFjX@8Daj z(|>sh?sbZYYV@v2HO{?WwxHiS5vq-T%@A<*<4=6dUK)+xONL;BSMyx6rmrScAyoR- zw}^gy8fz?~K#8ug_!jscZ?fo`m1r3T#Ashm9Wm!qAD@I#+V3WR>g#*Pbikl#_6qZB zQT$|UwamuQsdu^^M@o1!3jaj zApdhFC1jpzJDrGav~qYE78qI&SS^-0G-U*1oVm_u%$#C8L^v?!lT3>-JZrr%uD0GN zB7WKE)iO|>Q-3EXK37E4Hhy9ZA7Y)6KfWZ!A2vfgj- zLyqeXX||rW==O`96Ab$-1BJFG$zY#lUWS3S);uL?LdnX64OLb~S7(uLOY3oW zWXd7a*qtd5qLL6#*&Lyy+2F2$Kvw+{P*F84Y1Ll>4l5*#w3uu2f3eW&uR!7{50&}g zFb|U<&Jae+5dJYTgfC2n@ZB#%gghX_bgM%V@imZ^WqP_0aWcgDg6b;-y(Y;t&L<|z z@JS&aks%f@H5dBb1h&fhB zXqk9irbk#Ey~y$&nn+#FzB^k~aVz&(8 ztC1nb+atqFA@<8~h7hmHaM8VWU^7UzVY_7i6N8_v(pGD}qhylM^s`MqCe^*1`1jcq zkb#^8QVCtP_IbM+;G!=hTfnz1%8+}j%1FB&gpWZEGcz%GoiX^?OfoentSZA^buaBQmbUDdbVrgDTvFv%?fbmX zx4bucZPIPlzQ8<93@*roNrUF9PPTpVUfr`o?FtdHC5qqzS1LV|Ns$I#RVB98dub*| zmDtr8vv1gU6UJ4m> zUaG@>+IF#)r8>3^f1FJL?pF6w0mlvB>iO+CIdf;v4t_2ZeKedPR6B4}yl1Y{Ch4p* zc5<}!#59VN6#KfE9AiE4__N+=U--|p-jrmTLx}Kany-|h?T#<=ziq4cs;&HWTlojJ z{Qs2cuL<$rG94>~S*8~Y@pl<=f|3q+`q1tu!sVQl#@N#131#~Uw)7ksMslc-VHEn< z(wVmOa$DMHORpiE^bjW-LVr$F8)e9eMLPMB{rI^I>Bn1yvVCt2Y1T|%!sSVL!6NK4 z9tS!ypOeyWWSA_(A8h%5wB`TVmi|DdxpjJL2@M?TY+<+zIe|T9OB-$BP8mKf#P?-5 z4aYsUP<05DB*d>|8h!sNL-ggDUe(t^DE0Ma4E^U}FTy@?LX4B)1Wu?jpA(jJl%tt# zb&w-n-$}cc%o%InZH1E0;(}53Pqme;>_I99VH|0o9u^bOIzNf z819m4Ok0L6kowBD?N?}^5W5)Uju)nM;`>Fq5KB8Uk;Y{56yDbMFczvhRyJOBTsz@Y z$D{+_WYSVUb^HmXyg%55khVu3web)Yl+a6yq)kp<0!}$?t{d6 zxso>*zDhUbz3U(^#K!MR-e296m$RZ>ztAq^;Y!8&>Y{^=9qo7BL0(uF@^nTa)^?C3 zlO5%iz-M1?4|E}~8a{W{+dm!TaeGuRU;b@?v<@yo19Dxv1U(I(^7qHfDjT}S=D?F4i^ zwrL;Ame#GRwXFYWxlw=DDcwiB=8%>*^24OZw&i(?+P1iya(%^Hq}rTv_o zj>==>e9Gn0=9Eb5-l|7tSw;3yrsZ?PN?HY3!L=ire-^PT#L2)Z*vweowzx>U3*CS z((CAEZOUyq>gtg$+Ol%8mgZ*IoT;%>@E2nopbRhW~tEaT~{)g?J<@|nV1 zTx=Q1%qeupurhd@WqF)s*&Hl+oMm~OW#J#p<1EYLEXxUos0$xBPG9`BeK^-egfT0+lV;C#2L5Q<8oRKpS}S_q zym_6>&cf0He(COUmet9j!Q(6oG&X+o>2a22w}Z!7R@)CX+V-Ee4c%rWkFzX~vn-FZ zEV*rV;!>^+U(SUeFpsmWc0bb&8%s%XPEoN9zt8nq<~C-vifdk*qpL0pqa~9HfA1!n z$61!gS=RKFMIL8a&ih{5W@kM(+?mHKC)Zi7*JCH`bh&4AUB~`9sk`>tq2XrqXIw?QD7;mas1)aQX z=z8d#eRnwsi=Ljd1|T+PARG5qUxz+M8w#^l?MaBG` zaYar>)>8R$F#EPwZ+7HnC$maVNw;ORK|9Y~uqeg(TQL`&mF%FrDszVOi>U6|ogFcC zql$D$<&0nKq5*g&xglqg%g5tRa&B32{+l?#jJLa z%+l@P>AOSU9C>Z=p8B-`2ixV}c-?8qUh&TKY^&`ysJ2sg+x3oid3$iP1HA8F)8UTP zqnaRSdz@vta;9d7sP577xWl2ePk?BfyQ@2E(_Y)-EX(68tKF@a$5~eU2M68mjBN|C zhyHu4JG<#CpkRk(t;V6N8bZ9cEuU5K|;^f=4%ILqqh(9-Uosry;h&g(&Lek^ErBiRl|c2~S)b=|~WbC1<^Gj96D>RL!Q4zXPNy$br7(mZ6^sbQ(L z$?Nux*!y}-lI}g-x}8baO+mjZm>%>ifvcw&c=Xf!hL_h)+vv41)Ia%CUFe9BufBdD z$>+UDQeL5ZU*C~*)f7XG7`4Wfx&T9eg9gVWoStVG6Ezto8I| zgACzF@X}|N>2_;y(xeTSa);XF?l0@#Jfsu3nVH(=p$7d(>98krs2Ca7(1%_qAxc?) zG|+@3mWh!C(}CMl{oClIzZ%6?{;RQi#gS=ZG7yS{?7LTB|D&W1wo5_ikIL=~{VT3JMQPuk+L>nAf&O+&|)$&fzYOP%bv zz%-?{t=qm24y=XKQ%OF`-U0Z|_ix{eVGb1~X0E&*f*i7ic0oHHx-3`iNho(k z$!D+U1E1q%mmz1MJA7+we0CX9UZ_3c5Pq`*-#GYWUdQVNG90mi55XtxFZGpUB`>Ch z_#WiQ_Y3%pFsp zmn;3^;d4jcPaNb8u!?gj@898DZ7X*SI_fuWal3v49poJ&&RQt2*L@g133S`>dW#Il z@z@665c1@B*ypb7@9!Y{93v_Y!>8WcWWwP(OWaZ3G5EsClk%ioc}aQCWH>lw2P?W; zjOdB6F;>**?lGcgr>o7hVMLFXn)etZdTCLS6&JT7-tBG3wzp;c{{SfZTbQVQJX>1# zsV1}THwq*FOVab9$&iMTmgCxfd5d%H3FeuP_^VSoK(sidcw}<-sDJbdp1PqEq=G)sf5$hw>+!%I^~^NY8U9 z&vz;xD!xg&!lAr|^hSrYw2x!@2Tt{UJJ`=xyx~;tCr&!0{l$5QwA?5Dw?n$MLpoG0 zFxw^h4IR=?l9so2xuyqTzcr+j9nuw~A0REyow9rv=~RdEBcx@MatvkpuSmH5^+z_u`%7?PTK>+KPPYnu73W_se zTE^$(653h?$9_nRUzW49WJQJw-w_+vjIHutpIsYx00 zQWh+lu^=UJn!1ls)%xy7HPo`4+%>tyjybod3rdPJQWwmhVKrgKvfQGqrK@wC>vZ7B zS>u|8_s~uQWNY4W%zP`U_Fp&)~YK&kMni1-tDdOt&?$f3)dA z822EICog(wC%-Rs!1`XERqT3(IrBs(8?)wg%eXqXxOjEWa_67xwXJOjiFQUl zy6&<@VOCzwGx>$9I+NH|9=)P42Q;soEE{}xC#rVJ-|PC;-%5AetOsFS9ZvO=ov3UN z!noBConR-clf{ED?m-y$AdGtu#!Gl--U&oT+Yz%Ux(guij$B>hh2F;8gc*}N6O5Zb{BN2A|(hD)uW+cyhdUD1>umgJqvDv$cE1|ek zQ&Li<#KdL9PRi)yk92NLUMVW4*a)snPA9KW-4?^iG`9mdO^^btn8>|g}FS~cXot&T0(z!_7=ig*yYV(IGFmC;mL1*RxR6Tm3b^lm2ckXNt!no@5xx*i4J0v{_ z;~kOjoK|9ozjZqRDZ0t#F3^{QWH*7y9BTj=-XndYJqY6-gmD#u)jAQZfa}rO#@vE7 z7|7)G$0q_=7}v9jfgzG2-E+WxZZjOyJpTep2El$N|W+V<_ux^>ZyCmQaK zoStqfo#<20j@x}#^m35bjst%0B;WSI)*X&*v`f8j`^d|E=}u>yJM6!cjOZ0>N;2eY zuMR&ma9<@?pF?$9+l~U=vo6?cc@V}u2;=rMt<#angD~C+@VC3`tQ`Z>3dC}!^*jjU z9)xiZ!gxm<{&s-$<++7<&t&o44#(|@G48H1*YzhmeG4b zJq9B0R$@1(oaz@eJ+=YBLEEKbfZL$J?TFykJjFRz zO=-Z81UUQ&D&H%}a1fZ=E(wa52|0pftA(I1s<@3|HgHwYy;TrZ5K|>6stB{qGi9h3 zVgaG#TT19pS|ZG9wESZOU)Sk?VO94MnJIyn5vBretN80oEji?J4^g)nOs;M-bQ4xb zz+IVAFLfKRCmce#ZK-Y8@+64eWg>hEKJbjmI9BQ%1^D?MEp2 zzHQ@?ft~MB;*RZ#MeSvdd{Sk}XYZm8KF7;0V+on=@D@uXhN%n+8SlNM3;*_s; zD7Qzq5>e-bE#n}3a-5{T0k%A8w*!zPUmbjh$di0>?Byl-I<~t69B_BqJq4e=UAczj znD9g$VH>-@qj|C z$X&BM-&(>wsyzpDIbV(gp%X2w-=erZuN^F2*3z;?zUEZjTO1}WCyn*;7H<&Ir>aIH z<}Dg*B{GoU@y_*q#2=l?eMPfV+E098OUpL;BTs_I%XkoN$h5ra$oAwWEz|c7oZQ7* zvkq^qWdz{zc+G+Bijw~kl_K;O0)=;9LE`|0I58OEHfWjTcp-GnuclcSR(BlXGlZ{Z(% zX#A9z@v-CMrbN%4^MrnRexaU;D59d)No>u~KkGT2c!C zstFsyb81}j!r6(BrPvq@^A=~!TadCaWzHf;u6c78ESkI6nzeXg(u}za7iG*{G$UmJ zQf-1HOX?gulWl@fYhgy(#Ei6u+8GxtN>)X;{~0!a>B=0n=QdFbQx>Eq&dx|&m_8?Y zhLtx__37G%wLvG6(-x*K#8h(^BHGrR`nNEWYB$xlJ{gNr(^3{LN=%zK)xJB%#gCte z@$GsqUbrYVc~;5-$L=O4&T(uunXaWgkpV=Ay%JV)q2BD&St%KIW?o9$)k<@SFMcd_ z;oJooi{~s{JWrY|g;#cMe2bDY(w<13kvcCUCGGJEv6F#UwYRu%UaDh@HcQQ(=b(JM zLFG(ttC>1yQObe^i{W(9DF?PV+pu_GukF)tc1jARe$2M)8#wm@RzzBXMSwOrrLtIzSaSENN5Q(~6JEStD&*|LY0#>8dCdmZie5_Pf_KPkyw9$ipS z5M9tEN_2PYUKOeebNX{<&y;FY=5EO7rbBl4XV*>HOFgjHZI)=mCyciLQQiZ4?SZ}a zz+OkCj_(puxC2bK2ll!+s!;kE%U#;``Mm2rxNXBJvf4L$buM`0ZI!LR!F98$2ll$l zIjRDid0?+Su-6{g>yA&z4!cm>@7tr;ylhArc4&PsUi7kj`FGSV_Z3%dtM#ID^H$th-F2laa@O2Q)i#6ls&a3v-sOp*O+A-3 zvyM`<4Yc}Bdf+S}+5>y-fxWiE(b$2|J+RlEVBLCPuca>l>tyl3UU%Xb!ET?~DZSX7 z)8_G6LeFogwzi$%s_&K@m$+UoPL8e)2sXVI^r}~Ogy>#$$Sxw9PsKWQoa)y7w@s1< z_S#MS$mHa-4Ea)A-fiV4V0S#boxnrqcSa` zag!!XT{mM=-%T&WH)+8)^Jy9ul73M9CI?_clMqHzh~EF18^ zUQ2jn`%%nk>vCx`+sk|p>~)mGmSH`|_P}^p(F1#(QBat_t`o1J4#su!P*9MyCgZN( z%SwuKJM)Iwa}7PP*A6zbE*Va79@uN=4_e!itJ}UO~+c_+s`oUf333rD8tEOE+CcdziYDn;3K-jPbwT9GF((HEMCW__}%hMa)-y|a^gklXC3RuC1p`4_5dx`*sNHnZAg5A3xwz!-m#wNH23A7?uxJ+Rjv z*lUN~sl&Gbx8q1U;AOMLba=_qquSihp2;tCcEHjj0d|yKr;Wu;309ovJFf|zR*^iW z7UyT@cQ^?4NCRg%(F>=g&h3R#Dr|Lc>)SVo_8+$OWPW&HuRXBW&QRWtaL+xPoAw3X zxjYZ-^^C;SIT`9tdwa4<+brvJmi541N8y>e+x^=Ka63A?uoM_MfCuj6mf|eR2wXtV zR>H9fG`RzMf`A3Usp z(XQbZT+WW%R~e;HK$B$Av_7CXP1d3q&E=mg94YAiNjfCA`2?XEEBt+^Rf({2+D4eUr&4_ zVGH3t^706`tu7O%SCxra!Yzc036HKU6DOcEP%3#N32#A1jpXN|AK@hOYl$~B3SmOl zg%#9?PDA@Bze?Bu9e}PPWg?!?i@c#w6m*h2)1ET1 zX&>Q^GSRdRIi!^ciP5cy`Gl8Sg_sXtDe=_9Wuk_9wZvl&A?t@_BIF0?K;84u(C=d_ z!W4KeQYY^<`tm*6c^MsP<0!z~laQMVMf?a`A+Ln+0%1Ji7HA0+2%RKvA9Of?egq=N z8yovFUIzLHHBBoMiG(49H~F zI@*M`X^{*M=+kmZ$TGG=RkE2(l=-%c_mTkMLaErF(aP-0P-IcekJLv}23FF;vw=m(veK-pw;dl(%i z(f^6)4^1V1AEXeUM0xBKLU=-;qtpwe>^$Kv(oGLB=inJim=0emG&G(%Q&~HdpL&!w zA7Ok*H$g|g0^e7ulZdX<8M`OZaUuGo(e`Y32`|q@U+B~v<{Z>ApLw@{c|aINs6eME zPlrDbN0LNDlW zG5VEYYeFx`^epz+KsjOmZ&DY!3~eKCD&hR+(50L6P zzl3-LH0VWSY@wY^jPLW%5z2l{KiCWEWE{G6j6T*Pk1+2itVihTQQG+_HYOfR*;J^W z_zl8R_-;||M|=zMRKi>+jq<6`E-2y+#+2|hGA=@4@NFTid!4$_P|B~8w*;Oj$xq&4 z(g%>^MLb@n$=^VoqwpSXppPez^IL5E4!Zu1@%cURKOzgNfd>7F{VYm|z_aB4g?>X< z0~JyGpb)v_ZJ<1*2_49*F_novgg2X+Q#Z=Qk!T@IAC-yGUkKs%DSG@TGKgRJZ^q+q z=tEvSVGR`Vahdqb=R#CN!O-*@LiC3ku3)3_Lc}5~mi!ImT_L=10sSvC-pI>>uF_tU zC>Q%aXJ7aNd$*#OQZCMD%GoE&#YM_CP*zUa8F=U4WDNendLr*8=|uRO$UFZ}Cw^RtfunIABO@&Z?R4$feR)~WSRfwy(<)Spb zf;CtnMiSo2D;KE`my5(-Rfx-9s}QF%>FZ17+|SEJ1hnZm@gwEpa9o90FU+J0 zZbvIb#1pjpm2z<~p;pL)cf4MLbUVfxpY#~fUmuh$-mXwRU zc-n@-9s1TdpL(f&TnGQd6 z1KqujmW!5m%SHS{<>Knva&eM=Y4RMKNBL@ix~{Ac zrtdL#pk4H{ZeO`bflfkM1=wU#xj1m7LTrIbpq3rj$XG50{e|{UREQ0c*orX>{CT+u zYk+Sq@pe0d`sS_5TgeuVvC7!nM@tVE`mN^CVt@0j0g74W6Tndm5clS zA;jsw3y~=6{yTOUUm^Bkx6_PKN<4jlw}J6*IRpR8<)S~d_SFh;l=O)hWw-eYLGSSwVU917-x}P5YR`v(-N)9j| z4?@H*GcQY^7Wz;Nt;PN+HOwW#O~^ZsoWqQF*s2O~ia8RI!d#T|kvVhqN9A~nz=q5r zFUI5y<6cT%4nk|6Vh%A+uM$r^#e6%9ys7Aj9yu>nh?`;PiXEzvJ!l7WeF?f?)4YTV zk%bBwMS56Z@t%UGw&>BEDpAt+=#V=xI@G1ikJD@08u>xO=fM3<3z2;C2}Hd+|d z8Mx?@8w9=4D%$O@`J41Nl!5!-^9MG zrKmOVlMdUAeOM!#rl13R*J9SELVOGR@MYS+@D=#6dlY+EAp2R!boP`#QWtxrvk%Sx zJ?jYCMn9sWnU{>`?^z4y50{Hr)~$(kbd>lRDU-e|{yO8l2U{ef5A%E|W08A5amG&> zz`1lSVHAC1{|OAGEz(WcWIpR65xbZa5-(fLt9^`{|kf|w3L1@UPIHkpQX~y3}hqg zAZy`9I%9Ac`@e=gu|q==^h4Gy>t-$CLFfYW?kfE<5jPpp=@0Z1J$5BBA8BXPkFe=W ztRL(YA1_2IGSa6Zr@z8knYovWJSdPg>xZ4fu>I-Nj3+h>na|p&Wj%~!ez6aj9;1)! zc{R|`5!i=yI5LKQvQ`I8VJ*z$Ud8@6^!sw1&^F^;SHO61k7;?Fx(^GnkFlQ0+}kt( zTTz}u`7LKLyJ^!4y# z$YZTeWjln9Be+bLQMSub_-I(pv6Mef0Mbq5n`>KXFUuGW?wDB{$=R04ZU8V->l6oFS6z! zzm4>bwv_L1&t$x}t!2*9r_vI+moSf?WM4YSo{#;~vxErQ!2CegmglI$eg7(96m#ol z6?;`RYXiQUi)fF1A{SeqT+A9|o*ZD`T04(9H;y^BkbHDXT_r@zciCGQzgz6ZVf)cJ z9=;{z;v8d}%HHM2{0(^pxj$lT%F%BH``uFRHwBDsG`cY!<>wez_TXG>z3J@=aq>6V zg}uJ^3j5OUnah7bcj8%>*;iYra~gRcQ$~Et7trshca6P=@PJ>XI7QyA|7F}Q=ya2{ z_IJv!V!w?-9KFcg`+)XO((nJ`{IZF2=6^C?$lCV~dlzyRqkGnGSvMCLOX%QVX`l8Y zuG1#@i;;c#zmd_i1HVN*hV`I^x+ozZ!ys>ZAGEu zu7A+yKccf4-Ju)sO!zi+n&=-gZqfHJsDZwZJV)Q@_esi6BQNbw=u25jK&7}CSSix` zR*FPO=~F4v{40ftyjaT8p|zxQC~F}vk@5qhDtR`CH?mUPm{TeG6V^UZDQZH=n^`HY zrdEnu(<{a4*_EOJS__?_JT0tJ?1CU9AqY@P>*!# zNZK4%DVD@kiup6p7m9#x&|ZJqE1g&=whgHi2Pe=r@sY^fhhDqVDn;F}N|A*wBZ*%P zsuY39JRx=0SBlFa^a*`#O8I_@*t?7U5S|nL&}S_2pnBxjMUzLpTO;TTyfmNriC}%G6Gto1>QpC@PpY-BI=`HNxdgV`H z$0sYr`Gxcg+DCZ=d|`xVp1__|0tXCViKAzNS)?yojuCF;@PHxUiS!5ZXAgu~IaVf8)pKfsB25=!A~(0~B%U zRqXM7A%5?zh>M%iWhH#iGd_g%=rRcX=F_Kr^rPwLYMZz zIt|Ym`jq-R`i;Kj@SefmQ)%Zs`qX3FFmz0PRfr|nE93(9qc3Z*)fVDmw3iCcdHQvj zylQMYpLLOb1^Zt@hrhxD<=tS7l2`p1w)lcECOk~uQCu!vfQH_}_W#3va1DKbBE+VD z(DvVH?!U%8v7xqNgi+vPv@G|{Fzxn7?O5L^Ow|s(q;i*AR9{Gva(GmG2 zQVwO+KW0s~5a&L*iSk%L~g% znz8{^;;L_zXhFv)%C3f1i5rw%)WZWErMzWWl~@b!DP$ZSQYBLQREcd+;Mgj$1^z(t zLcEC&t`f1@Dv|3~C2rByWla^H@~XsP(pv^riE`v#pkB!cJ5T~uh@NYuiMe;+!;14DrU2f99tLT+Nn@S)&$yFk69PzX&F({n&p_=QwgG#6p z{U3z?0rZWk5~Z`@oyho4fIpi4kk>N4N^F2~kbj=CTZBU+sze=io2F5RcztA*n3_^0 zcEu4#wrL9eoI$^0kc0dh+BZ>_humApT>@`^WYx{2ukf9OYSAH`TNQYNJmv|`$ zofp$i(^Nv_%zqSJ<7sO$;X{lC;f3k+3p!1m8|V^dz$Oo)Kjo=O*o3|x{3>$qrylVX zcupb&cJ(f zF?^ZGC;uXJ8J%m8eSxw(!l_W*lk^4o2a$6c-fdFuJm%Eb$w$thr>aEOBJ?NSg6xt( zideea_qH&ei8=e&=&D}+FL?c z3f&|>g!~ZVCy8%?a-jZ3?7JHIYp_3bvw$`59OF-3R59{aBJUej;`f|u22q}}p8isn zl8?S8goyYiVIKBeg>48oY@kizXQ)>W<#Io(En_ajcN)2=<>WzEH=+Ax<_6&wXdiUB zn)WN`GvR#7N(gsVAqW1ol~v*dJWHT6P#&}a3WU$^dHVQm(!>K_ppBi#+>X30$R&M? zveK=T5vD+wU&CHUvExhFVmIS(0vU%Hzh6`SZ;TCT(=U)wgAMnf&yTU~apupzSBV4E z39CiFz1Wz#Y2RhuKpT*0qHfd?`nrobbBuA7Z6Nmq6!J3le!v|13F)8Ghgawy{E6gU z_!a#*#CYzbzqGrA`X#hAzn=9({3QCMqemibPo;bxyceN^=x~E}ry_3<MG} z@=o9n^i%R7chDJZ|7Uc&guRiUa-HzE%tzu;O0~E^Jj{fS|G~Si^Vs|vHlyuCbcp&L zGSTt3w9$kfrN774|Ev;`zY(JDEc)I;PudwtUzR|z=$PV7{J)X;Hu=bE`VZugZb6sy z%Z%MSRpJ@udoA)(v5!Jq7v5z)Ap1Q1=#PGWw9!P}Tx1-8Kk9#&qx7K^eZNcHFxozU z6F$aa(ic@?F1j~SXV72Br@tdVVxD4$p^QrnlnRxj^8sYHFkVx!PcCh4LZ5hx5U0?i z8of99REx`mX@vcuFla65T~Gs5Lb?{(2OTDDf^I?aq_dzU#0U9dCuovCbqE6qFZ~vu ztmvIa{4jZ8(0Sr{P`PilI7!{WKGh<2R1IHp=8-d8P}pb~wx*zh1aL|2P?@}t7gITRg9AAA7$@@82u$4F%tdYIT}(e>SExDr7h%|2v3sV z5Jj8FONTa*PBT=Coayv?GJPSON_xwq#Al*ER6^cJXffqWC_D2Ab0d}TVf2cpU(m%V z)xz%~+M0xJ)Ge7s-%_yG40NGR2)u_Auu)vKxB=aQchel~JP#gd$>Y>tj9eLqObg(H zF2Zw){G7)K$@iOEEnav_5&OssT!_rsv_sv4P~d#zehs|{4@0%o-v>`Ty!)gac=DiK z)bS(Sf~>cZbt@gc($Isj2^vay$!f-a4K^T*c#1v}Fa3J8c#`MCqr~gT&&$Cs8St-S ztV@}TMdW`6o9sef1$DP#XF?O|uETj=l0kvy9XS43pEA|8UK z-p{kXUJ+3tia0~K4_XVYf(DJ}Zye*G(LBRZ=S-Bs-|rQXNcz4J3V&OIhw#Z5MVyXP z#BakCv6!+I)X9d@pofs(4<0|Lfx01+74a?d>xiF*_bTBwbjlvXa~(RQJ%B#MqX;KJ z*C;=O+$YB>!i)S9#9yTTjdyszb4rLjsOAs6Q!??KI#eTuzRSBXDDm=GCI4wMUR zfTEB$0ZM_s3ME6aP%1PFnhwQ74?&MW7ilM$@IGiLG!hyOg+QTD7!(1Wq`ebRJ@i}X z-=LpD4bV}j7J3`Hf;>eCp@&98^B@f*^Xx=a40~G<{yx4UO0N;~|52veRQ|11UMBv| zDz6Cg?br8)h=i9!tBdPLKhnw~&-MR|1)?s0F}Jow^wAjx8TJ@vo=e_bzWHm@W+m@Q zn)X4N(bqidoCs02?k6_nd~&Y0A=xaFle5GFBb$d=l)ZD!zP?KHPm_i;4mB(N0vq*) zScA`%KAJDDd3_O6Ta-K3+!_-~jiRj4&B{Z+Xi%i|HF88_-?W64SJv#Fe#Y{>d6_E@O;^JE zoZV>|I3TgU53Tsl)S44MQbMaN1LF!BGFR@jcx4@$9y6rM;;j@kG{46EdpF--)NZr* z#wn5hjoU0Gv5(Zw${n^+J1aOLxYpMYXrA+C!E|w4{8LdHEoJ?K>U4&hT21I%#`i5% z*zJLHKC^}!7uLT|napW6&P>pRHhdD4;AhFAAdRq~?|pGPgA!TXsDzdg7Y`&g z?>EL8g!$mP_buj_;l|xbUQOW!K8GML_FQ7K-q8BR3$2rKMd*>WJLzq#A+m6%#XGjj z;uE{7@O{faV>4GO6MjRuvNUW~g}F@guHTa@cTYctCKmmw()G1Nd;%MD*F~-ykemFe z654OVaKEAcLyn8k9jd(G!rxddnaTs!)|E)#CS6Oom()O*i$3r+i14471a`YG4!)S^ z+U#82n6E9<8+^=}AOCI3`<8b?b|mSV^tlb6SP~TTf9-qU@&}pou07{Z`z)$``(J-{ zuADtOL!jZYIm;XSUoSKEZM>G3fUXl(`HaY1IpnzV!0zcmEy8!m@wsLNm&wx&2jpcfbY-x1;FIq%Dt;xSxhC0@n2=OsDoWHMDTEeI4ilRBA zXO2Aj_d(aUeszH9jeMzRLA{qDiV^fN`+o4gfgyA$y0NdtDQ$p;WeuRHZs; z;&IlfUamfIT+U^?od+9s8(32hS=ZFg^Vzw>^29jZ2g+AJH%&1}e(yboX_Gatx0F3+ zFbjj$G;UpzxvcQ#Lq_FLZ?d)CI_eG26Or0;kpSDpu>mzs^=BoO?YeCMfcAQ^9ntQSNrixPgq`IN!PEIA1SAU&9mZ zA=?Z(^Al%%3^VE@jdIT#ZhX)3?U-SCO5CuVWzF6#efy*vbj&>EQ0ujX7G=-O&%X>F z@XI%@444~m{J~W37GFhg@E+sU67Ju6Ev9Av$oZsNuSK@hGg^HcMQCVIl_juD*V0#n zq{@;}Exw_lCElUgCE8|UMZ}5@wT$qcHZ7K#SpHgIiwJ#XttRwuYo#n*i?3+Crfu4HzX}vFB6vrR@ zezh3*ZnX%i)6!2dW4LjL0p?%C1=jYX4 zF@{LVW3=YbkL8$J8uHDGH!TQ_O*(RG!1a`zo#47SM;|7@CHU@;e zXE7@C%>&N$X*T)zof*?sKCD(5Q<2m9#mQEo_iZSc9#j`#NUVLq7+U{UzMrx6i=nOi zGxr;V8s5s6Teu=6)Acmu%D- zhJSNmEq6?6uD`Y4=w<$&zh@i8m`aPD8I2aXtzTSGZNwS4j{CGhZ17$bAHTXyM()&9@s|G4(n{eI1(zVYNYl0Wsnf5zvlwbzDyJ;`uI>;30? zt4)88OcsSQoA|D&ab;8i7^CnAy$yTf723rjn zSx0Da{gKU46OL4f=n0M9Z~i0qtWTda*&Al5BNbr&?3|u* z%gI4R(2JqB>^w<^LCscft-0m=Be^=mIpYjNykU%C_w-C8a^FqXn)UmvJP+H_75m7q zoVn7sF6nyNfNhrKn3+o(EgLym`Dou8vcpoQSK=!9m%JE-v3OpM?XZ*w?XY}9zb&c% zyYLWSPrMKD3gXWa_aa`Y-(lGhvnNS;FVH;kteihZbptsQ_BSNtw|=qtOJ;4PZ{vVS zr7n_dgP9Q{8ofXCi5PLtH{!nYk46kJ z4Q!qlF`#kaxu@c_5rNHbN9aEMb%g&1hvGF6-p#c)s-Dv|dY?ORW7AqCLUT6XJXmms zL*6?ZgUr5S$Z=~9yU&E6y8V_%Ih%<><; zFo7#Z1G4S@Lx8<+Yg4 z2kiB0>Ff83MQq(|@s9Zi>zjMi$SHCzOm0TEhcxRoOd(4 zj#>uC^m~7=#S)^7^D-q~FAK?CnrzlBRv9C1ON%idu%mOX928*AY^$^Lz5sK&nhIxE zY_udyDyVzvJ6;Ce^@Qv8tBIaj|7=%=lH3Co)^s znAC;6H7Swv9(+O3v|pxD~v z+F_Y;b>*7_SZDcWfBqd}D3~tS#inB-w4dR=8ZU#__JQ9U^nH1EKW~|F?7U_6{zuF^ zKk};4ZB;mFha2VIHo{yIC^x*>{L2v7heqK#Jhx)YWIMIE1ZP0bE8t=WEM~xmQKHFFJ@h1b!dND?f72)DRF=#bWWeNEc6vC1S7oU$)2*Pm6WpS@BK5-;~8>a(9Vui{x3F=A@a~%}G2LhGwpB z7Li3Ces!j<`Kz-&za%2_&P|;eoH>>I=CI7w&5zFd?@PmLADKD8D8^+rPN5`zrU;e) zT1lRdrp&s0X~L|tm*QsjH}VPehqId}&N5w^Ff*=s!mQKej&FW&)~QR8GsiWbv8;}J z&vG_yukqKHqGlbx^dM41WPD>JG9y!iGo>{D%yFp@CF5rHZyq=6$LJJ#K73}M=I~js zUHaN6zi}hZhM{fPtd}Vnd_EM;AzL;~TX&=g1y6_B?P3MW1f zT1|W%G?DlWsF-*eWQ1Z!kASAsi7=g^%<{?n`^~{;|F$y1uzO`0WBTGXeXh58{XcoW zQzFfO|L8ZCjgL*?{3*{1yA2Ch_BGUa$@eb%ZtAz*m+N;Xc-0Si6EQsChwNF8Y)rl` z7Curo#<*(LcFQ#Vp4z{z)Lb!WUcWg)zp_5Nc3AGamiNbOx9rnv$9eG_woHjNj5B=2 z{Kbd5@gq&4#(%TSF4$q267#U(?b>idu=yKjbyvznqh&TD^F-JymUjx2xVMSDXUUw@ zl)E`;T?f;JZv7< z6q*}h&|Z07d)62@E6E_A`bGGF5BkgqFpvL-|Eys~q-9D;zDNp~ti59Jeq-aQD_XzT zI2XzDfqYi{)nm_#Mc8m?ZGtg|^I}?!b-ivmCLTC%d5ZP9Y%5P0SZS2O|GV#7em3#k z&><^_)FvAGo8R~-ynfqy(f6n@LJ!w zy!XCg(e2-7$&8u%=}iAVwf-%N|I`_Y1|P;~@ih^iX3~z=e3)+z)aEru@D$aDJ5kza zdPAQY{~tYK{@uB9!;Clm_l}xyziAk6xk4L5jNW7B#QMVZ@Mrrh`k0x#71L<95K}_M z4q4Cl$Rp+%XUh#k>UrkS`tR`LDLmEih&lYc|JEU#nq>Uh5B>Lw$nmD(Grqj$e@!<@ z_Z2C-$>%Y~9Hv{*ZOFw$w@}KH^hyRTA-yNvVf7S(hd~qp1{dxI(KDVzyXXwuy zdRBS)*q<#y$AWkGZ0)mco8e81&}SMo<^b(pUrl7c9RbIGeeJDa5qj?RSi^%apSS$1 ztnc=LJ6f;xxu%Qp-}*hLyVKJ0&?B{Pmik2M&ie2E?#+HNZw>KB z|BbOCa_9#i!>frL2Jil{@7DLJc_A;@?5iDY`ekXvxIt&NzRyv_67E}DIJ@IET!$ml^k-q?Jw8X| z*!tzQGc83cpY&4BOxQA}xyho_@8k~sW^LaZ#r#k0#>fGty%t@}S)ab|N9_J=bK)qC z*+&z;`>8m;D@mG-N$+j+HKmU*m3cMyt5G6+O`NO!gPQy8k)bk9zI~Z%4)PbF;k$<` zdtVpkew-MNa6TAUql@q{$#EaBr?0vA{83Ax7}^}Z`)3xzB*_)AJLyyHfW%SZySKl- zF-c=mIL#R*jjLIpO#i&OD46$FKI++{Fs8=xaZG4^-#r?%EsIo4GtGMcoLRn~YPF%Y zr!A|?PFsv+eVhC3RU*BbidKq9&ADK6kk+TM#xf&DYkp2Ue8;dIB6Lc#e%0ft6|4Iv z46UWVL8p9tIrZpbf;kCaHYKf|m)bv}f9>$?!?uSu4?iMy1hzb_RrvQAt!Br_BibFQ zhQO9W&9Ecy^I~p}dHKghD|zd?v~X#IrC4wB(VZccEqAA)rQy3dsc1Q;gpT3lk?FnN zV$g53_`fy4tkn#w5$3q^{$`P{n4i<=8hyt3HtEMjn!K7nw*01f)J=_Ej2rvGOn%iP zBJ}4%t|tr_b3Jo`pE7Lw;4|gxl!)M_kX74mrUfYxevOP|^C)xKT)##o*2koLBNZ*= zlLfRuX-@j|4`YUHA710wmN#upFln0y&!~7zj2r*Kus!o+OXDIOS{lB6H1FOr2X9=b zgb!=duiAPuO(@~*tpznIF?~&b-&8}P;l&qcy8cvjb5uCfHl1KYOqIOqkddOnujqrp3~^Z={U=a zrS#gCR%h$d;oEiWf?j%UvyQjs8ol?{^On`r5t=dAo0pEF^@RVAvNsQi>N@+!?=m|B z3=HA`F0%+>5gkAgmxK}Ys$ingwjpTW0%jS+MAS4LjY$SDt)k{d29=qK(ZuAfOVTo^ zty7a~v`dyIol!}K)ydK(h4%fPaX_!&^81__P1E;%`^WE(J9F+i=bn3(=RD`x?;yu1 z&dS=S4F{`}&a$QR2N?tHRob4^);6&(LE;0a;x8FyI4+prHR7MXgO<=*|GPA;bqT06 zsUv}GA4qjc-KbS<@Ld)wlK0$@YPhUeKQ|n-E*sQk9tlYl&;Z1Pasf$bJ3P3`Vu(Z-P*~htvD;uYl3O*28>2O z9IUboGxhU_nGI$Xx<8|BsjlxMFktg6I^_ILMxZa_>Oo_ibWYJ=bjS2Z{ylTVy}ty z0W;`1$c-9t$$}K7e+Sv%Hr-Dd#;9pE)~$HH26BOlWTkDs=eIb`rT(_Xv={S#z+|a= z4c0xPpxGgx=A&gf->!V#35+Q-5tKcDD6HY8>eb#KMNpn+u0L56E z;1>FZj6_>y7_ z55%g3#9@1W9wgtN7&e}06a9wD6SSwTH?YUD@AH*=X@5ARB-!b{m~4|TIom*IG=ghW z{Bi9JxyfzM9`E0@wru!N86@w(nrB2Eq#hmCLrx06r@^QV8=2W>-$i{A&@l8Nt^3hx2n0gYmFh}lW4p$C=4_EBFAWha(B5$>Cy|9 zYuQ>IIXPhOO}CuAEO##PFeWMTq~h#(F%h_9I8A1n zGxl!FulC{z^`^Bhsk|${u56g8Oc!TNO;o3g`BO7pDsLH4s3`3EHe>>?DoXf5}f;;;%z+lC}@VV zVSA;iPFEXCKD?!H0&`b&0G}()B7ck0gC3Nni_gCG|IqHC8T^@;_Qt0YiGmyN|0fN! z6J?=Un<6w&Y~al1tQ>VB63yPAfGA^{zi}nUBF1KLInG%Hm!|yx|juL>1Za8 zHjkE1>g{B6Ucoz=N_zihXe0Bez!`6aB_njc>M>vIah2g(GLM;F3fMe^l`QthxExQV z$>(0Cy-{JT*@(01#UxkK*%;^)VnUNx&co$# zIU0YWo6*nFb&BukIkW4>=fiSi&yTqRRpzk&&Cm}R-lz!1q5dqB>!Z+^?V~BcEG#5$C9(CpV~QSGXCR6BLgw8%!`{mNVG9uYvytF3kciW!W*V zpzUn0)ooPrf zT&XyISG-dVh~F7jw`g*{FNNm| z8uVR<^v7X323khPu}F}LCA*~J{9PZ5I#APkTt&F1+BdDOkg9+y6IeOb$FfTVl{=d} z)GrlFfpMOBOYKY-ADfUy*S4C&t~!?_rza~gFBjMX%*$Mc^@3|hC#aOQ5?cPovcYCm zETE3|o7UQZTI^+1nYfo}ASqwR4&n(Y&xmU+K zBtxbA3Gue)3?POfN3lK{$13RymowX$%;)@c_bXj0w|b9`ywKYy?Dr^~F?e4bSvVkb z@WI~Ln?(HQop2g zI`aMAe*DXYYRp3{>c&Gi{Ku3iZA8x~x| zCi!|6=mq+o_lHz`9N`D$9EqPIhGBCOT5r_D0B6+UDl$C%-tQLJx@{>Q`I3h=DoS2yz0vxY4XxR zX@S(bvnr?7CvIa0>gHyDQuPaKT=lDKAF3W$`*QUuaZADP*hhk0Dj>T&jeR1~oHL~usbsw#%hi*BRfv#7NDLpUF`x7WsAhob1-Rh%(E^jc!2NS7ql0#w0fuWEK4E1AE+^KP!R_yg`R1lUj@^#;pSqE)fA_`@pw~NcRx8jN zNx?nx#4eXyb9wD6ZL!UK zV!IO@dle-4EE#uYO3M+?0_PmzR(K6TY5lumo2JUTD-TkaD@eogtHNvYR9UAuQ&B(m z%4KNOB?in-Z^Gwn2BbPir6DzEFJSh?k+-_#!u#H*Oee)__tgP%vK!O|IaN{_UL=4M&*CD z_xt|Zr{`maPKj1MOSTR$rn)EI6s_jBjG367o8ezyKe62 zqn_d(1NmhD(K3YJi-#DCkW4frK-2rWuefIV*R+Ar{S47z%<^#!oG7W`Yad$}KX? zC;NIkJcVyl$OXTGo(%UekkGOY&Y_z{rLc>PpgwpiPnGPK?j29&^mjuy*)B=y>INp< z>2X`1!^uMThRk>~eBX6eDDu+%Thz}(qr=4i%Kw|M=SFZRwPBb-s=BF0Tw@tWe&Q-R z*;weYQl5jpiEY4zeQfxkGd9T8HJ51ouIIA7 z2W)Jv1Xh4cHQ)ygOfW&%h4aC=k*S?U+Mx3;g4JTIfcBFm!be+|EP3g*;($_ zV^^=U({-?WT$j#ye-8Mf@4$K5CmDIGMxD>Mf;%@!TB(KSa!N~L9mbQjeW^jzOFv|N zL;MCUR-{v1XbIuCZISdk_f%yOxr8MwSz`IE#ap zU@~T9UE>tL!)6!P&0M+Jjvo4LbiBZ516i9nz+OCgEHaKE+cvR&X1gdiukpyBsis-y>6(%I5tcYjq#`NWEuZh0&)7Dk8Fiq6!zUYc(L zw!_$G9^YK&{pZZldCU6FynWIu?=ZvmfrpLDsuvhw_;>BmUX`I&=#c?EE7e*~jM&%9 ze7}hFYt|^m+(+${j?kM6y!u)RdFze|mO9iP#$-)fKNQLP@Q%`~^P8-x>-Wf$F4MJ0 zeKK8;g!Hm5acLs#h&C5^%Qu@mJGW|~&6tgSBbj-sgy4yZ>n9>7f&93CQ;@<*7I2fE zFnuPgUU;;Q$L=$DK>cjY60`zG>7b1njyWB_}28%kiaOV0P76jzU@xTU<8j-lW-9no}HCtVh2$fuKec%MVeGe76~XRq_n zYZH1+dpwie=%GEn>Zg=%Y_A@8Ddjc`$a^bc+3=Q)tcmvL$FOqTCWanPCqC@!B(eeZ z(#cfVmeGG%KV6S>qP{|@lJ&6X*n0QuZxMf-zrUkbCV_1m8z;$YF`1iuCM)j@U~X8_ z)w?eE+}cXWL@1Y%C-BF#;8U31(qM&L-o=`*8p60^Nsh^+tWO$*CE3xWW8;p;kn&qh zW**kZA--m2K@*H~@>vp4mKK&bW|2ev+%Kstc0$l*QnH*(L0(l%W z&kB{WQK(`W$AjdTeNjEvIOijxWcuyv`)?><*`4HWUwEZ=Vo+mF^Dh>(PTqAZtQl#; zTx{~t_ks+Ah1yA2xv<8G7OgvRln6a8=BoTc#6Pc~?5q!J#z9^mL?npnVam2O0xI-c&?nhcs&x+ZfaWGa;7pwPo zipec0f^zsy?Xtmcr8g88-*%R{kG(Hpe==#lIptu2OEqgYFoJgfa#A0N4Otb8X|bre zUnY!qjK_P^of)oDf!RNSIQq=M3HR9rPZHjmy)M zSNiI`G@nKOhsa+J*^0%cCoO$Zyubz7`(pPqkW2r-6MJx$cayagx|vPD9?X4Aq%5Xg z?d0+F@#`k5Tu^vQY{$F~v6!j%05i)jbe1nv_-=)lk9;u1P|A_948<{cQh%;9zJ<9@ z6Qp&QN9x`R-#@Znu?4Gs`m$He^v-W){4|Jm7^NjcylV57LrC zc%=z^?8f}^2+t>jEyv~j6QT?ydgWwaj8hHXLrOS!O#QwsY@5!YB3PEg7zo7(YV{@6dBS-KRRi-__?>$oOqW zYpXc@5G}C~?KYjDfPAZU*bc0nA-fgcJ#1g7a9fCCn<98#P+}%09FhckfZtj{qq{&a zunJS%s^^)US-yCTl1k+^<`;O|#Aos;mq+I$8xp%Eg)2Sdp%a$(C%e;Z6>=VXyrNKI zOs%G6<(^n~xi`_dLl%2En%`5U2*$edzw=DbKcA_gI4ZR_GQ(!Ke3366Eid?&H{Tz5 z^Bg+*Lg*b}5p;OOQdL?~I>hh^UbO5@4$7U)Ht-P~tPDU0RAfjDd#dHG6`p(fT(-nd zu`Vs~*U;6A$4ah+-jUI)uM0)mOq-WF3y?FNKj5OOB&#$q+ z9u=mMPX@LFdS)Z_(G@*@e|v@YkM@q*EAf84z#68J=~vodIm_fQWKGjVPnX!YQHA}a z+Dqq>A=@J-9JOki?K{4;!21B&);bfQ$=wgDKW5sr2%PBv(|IMQwNW4U5VX#g_i?E(^{)&y^e`wJ?=No z5~uW+vwc{^MJjoRz-xgJ*18Y-y6xLC!SCrY#+{Ayso`b3*Hu z&3AJ*BX_gvAo6R+YPH@uYZJZsLFYo*CFjCve$~ObYZDG0EXle!1^tWCa=e3bJo1o+ z&k~Z2$>e#AJI<+brMst)pY+8aJm?wPT<$r()#Q&m- z@N_=zI#%sua>{&}f`$}c5rWhPb1vw$(L9sq7oL6MMRR;k0@~#CM!;znZwu!N`3QnM=d9G&?PK$`%t11(;#xsFT!9@1-jE7C6!kptdEvhsL zUYd8RhxTIC&Xt~MuVwxKwJXWt(ECXwsjpq+LFG{Y7!z@Hw~NYe@3!?uaZHgf@t|J# zW7uw(LbmlJ1K&*dQLHi*d_hH_;|8l?^OXKXTN?16g>z7Q9zfb;;)`IN3t>BGPoZ!w zcra-0YA@Z@?}JAH^;J^%P-GkuoK1Oa>^i4AT!xPf| zzp*)PNX-<7MBf#Ice(oI2Wg$(*m^fpEF3L~Mak}OOWa$|hnYl2i4y(Opv2xU39{Mh zv%HZpR&JnpA9x|zLRJJ?fJ35p#WG86dcE&M*yxN^7P_Ae)`78oKW0CVD4$zQldpLTY0JkSpr`cTJo-UO& z^c{2sfzPWa-b+>K!2<`c+&gm^vezy@xX5$H#zPXt=kWgM6RyZPp@W_jL&M(0N@Y-8 z@D&+PPqt)NnI;?s|EiEL6m}ZDqjm83*rSIcEP1lGc+-tr}F4 zujsE&;J)IpZ{qSPHcumkkeyJvP*z4~{`0`SnNRH<`DOBn;EH=%a*cK@?stR*VNXcp7qrw<6jm9Hm@OPxC zsYpF|oj%7JX$v>Q+pf|(sgQs7e(P14aKC4*O_MDNn2sEsU~C-=`>s9U*%-;mJ>r=# z6*+&rb_Vv}0r~hYLtXjvhdrvNEN_1=Z=q<*HQ^1XuYCrXbmA1H&^Q~i#Uc_gQi!LA3KCN85ODmj5?YX04?*=!HJ$`lcz) zCYda`3daN=yyf=H2_|RA#-z{6MovCkA>_eE9Xg`)V@Dr5^v z#MA5K4t6Hh$iFAZ9Y=(d!bAb%H0~|wy|hqxLU>WN~z66wKal0I6s?0bR{$`}uEh{K?6uTKioI?kVhQ^&vx&~N-(PcVb+>%cI zJfLtk2*oW_1GCNkQ;*!0ijxgqxYsA&>=$pgM_;*h&@yn?tq;Hc=?h5N%_09=eReAj;TWn~7nk(2; zU+j+E!(jy2QOdc(bm4K#eXJ9@=OLwrGk;%{OqMyu!q1Fsv?)WZQj@>2zSt#mYx0X* z<*q#o|K`6RQX$IUOaQeMwM<@R<#OWultPH{L95xywsQM6f#=`~c*i3KEvU7>^-OhT zdy3oh4Y|kDp+_oiDW$ux>NMI)4Q{k;NagZ&=$s{~0j2vy$#`FZjm?SaHs>gPTz+wT zo-h`kI53hjY+S)LU54kz+PQTf>h_fkT$(E^f_G#TQ@Z5ieLc{G_43*- zV_lJ;wLYGIIK)xDjxQaG;|q_blOOdLx91vCjfLpV_5R|PHu3R7_&tsMsk*pbk~f~5 z4HUQBYi;7))>8g$YeoHP7lp89=%d~n;<&=&&?y+x$zU&SWmR3y3A*D~$qik+@%|$d zmW+jeKg=3A({AyG9+Z$_w|L#m;7&B>d)znH>R}b!(ybUWUhe-)oC-{x<123eOw1f72`bzeeV1M)y@Sr7k zyw9FH&Zo)MVu#yb)I|1qtgrahjZ4gcvW0;tl+^*s;0p;TJ2p@^$qoAnzFU&Z`V_e; zf3Nr$!(^GaPp<`QO6twIoOjHqxGoIjrH?JSL4PMQtug!yZ?u8paFz9Owfw!nVv4ugv zBvB%j_2_Fm4Ta>x0SogxQ6YUjQs+YC?(cFc+j|KT)sOS2q;o0i{c7Nxa+~-uymj?t z0Mf6etd#WKg4Ggec;>z@Q!a^18!5*j^;tl}@93ewTLY3=`sq}*N&Dx3)zTNbi{era zGM&vO@GQKX-@7|a@_Y2kNRISzK}mr==O3Wys2ABaNDQAboD{dDr;`1HhXML%o8)8i>`6ia>%3f{tI!k<+S z-28_zx>HwqPKnzK0iT?^lTvtZ;*J5O!2(WhUcYz~9(@VbI9n!@K(AEtJ8|2?z;d9b z{k@r`xMS(4s6>#`W)?P!e2%u$;7!uKl>$aXE3haJg~4QuMd4N99@(FCDzs(=6Uypovz%j%1HUG>{jZyg1r263( zs?uWhWHO_pPjK8Uu23=k4_HCH0O^z_j{K@0vh5c}Jyd4=r3Z3tIpo?kPkT;mUKNp5 z7J(Bw%5JKgk{GC_;6bwdfPG&(U^zTr z@roRh-*Le2Oq-Hi9My!z$1CCSPCYbA1w|W2A%DJ-EPExAYM}Jqq}sh5342^Zc>6ig zmU*C4wpU8j^1a&~f)t$7Sq0=QLhN3-pUPwhrzX;Bg*>9~``{$WY*a_JZ>(oDZLo!u!-7pMicYhgStN-9m0ODO^|aP8Bm2 zUU!Y^DM`~Q+6UY}c5S=&n=e()4PFIgUVt}!nP-vrey`G*<&D^~tcNYjlb?M_`%&i| z2cBeIJ`>CVR{4uQ8>>ls|=Hv;T*jsJA$cZgSVI&>NKNL2ST7G8k&S;*<8f~^5L z6FS+{BWlc@6J-S-;@@PIw$gXNS2EPI?wFXQVe@+sg@V~rDM+2#;|V0xYX;=dIz8w| z&y$WXA#XyCdu>b&JAIxXt7Jxt%;AtmiszTB4=~^@(6)Z2hY2NdNpoo$C1$!-w04|7 zrq&IK4MU!8+5^7;nyPKWTDhi^%I-B^>a8te3C=c#{6|w{WigsI$R{6ZqB|Lsr9G28 z(7Wu*Gw@JQx%lBbYwB|#{l>11b1>PD`A_V8Tg)`OJL4UBzz>)MHqP}B`A46&1r}_u z7SlMiZmG}YIRQ(+cxQ7-hVO#sT`^OC821Z<%1~G?8TzBV2$asxN9__k`r4rvZ@taxY3;%i%QfYUcXT4`^d%SaJi2=Kj&ekRI9Ru}5ddD#O#aT#1 zznMjQ!ryJ3E!akLjPxzr2ukl$nL5Y9A$}|Y`|z7t=#P2Ku5dmInzhVxeDhq$)4s}2 z+d?HIGN*>*_h2S9bR|JWbC_Md+Qo--O3ZajzK0J@P)?Xl({x2+oif*Z@O61uf@kVu zyX4blkZ03ARzA(2ynY z9YTyVWIbeGt)A@7)Lx*rk=f5W&R{$g1M%>m;T&0l)KxBUL^}597g+i9)*CY-wgoF2 z8Am3dvkcZh`6MAw7HP92(&oZODhsrb`HfmPWJ!)_EhTwwY}OZa2k$j&u@)Qi>pXJI zoAdza1ZW?p8n8B8gihEyfmGl$!uc6#pYk#6zQv?@VEh*`=y`l2En5N|))F!Y=d3j^ z3dzbw#Q{1dX(Qc_`GVAqCtKM4x2`{ad-QYq%*(#tbmQDyFtXMu8}?@T7|^yyWzDzHD z=23Hur%`;Aq1+ThRyK4+d@$8m=LZ|gA&I6lZX%tL_&#}L>s<-F3DoTjc`kXqfA;5e z_hbrAo06=#mH#=5^~i3Z>y_JZe6trArTh$)qfaLPJ)mvpUvSH{U7X=Tl6FPwPJMye zLdW1N$)dP~a<+E1l}e%c{Yvup+wzEgpYm>>wAi0{KMT+@|^w*N6eX`lbA&GWZ^8PuRg-#~wm_O#2M3#)XxOFp%?K<{z{dKV_9N|IXb8zYm@z}L) zjJpH$)?8yZNbC4eI}6K7aKWZlu(lyGr=y02D&Y5_gHiFLq=H8Qhw zPV~~Wq!?=VH+BWLFP@ygA`M38AQdNN z>XQlW4};3T6SfYIi*N)~ehWLO+vhs%3+Mio(nd0&Rm?VPtg(U{(OUNGl(u{dtETC- zT2Cu9flRO+XUtTy+pCf$bV-L6!=nE!=A`(7zNJLzFZds)3`2hQ&Tlp&-b2ooGoOiH zwK_$GeywMXmujw*{=MQw{hGBapqUO}{fb~Il5nK}RQ5+6CpkoZA0LJGEs%;-1msstsmY}?_T{II=r%^JLgN~lu!K_zt2 zO#FSm{bE%_r(^U{*#_c7wV1*CWeX;%$FVOXpZ3&y*VLJy-&zNM&fnv=AcCDKY?`(~ zuc(ZcS|g>_JUS1hUPb78JjSn)Ml4I6m?6ekVC5Xq=pgjX79!b3>(VnIs{wV-DMG2r z3823%IMt*>JCv}@)ok{p3d<2q;!fBV=H1ev?eJ;ZWmbfiavy*zT?h$O)H+wu@THYL zFLA7?rO(n*U9GD*4|A_R=e9CKT-*n>pA4zv&ZX|K{&c~{11hITBkL&*4?}!^`dSxylc3+R#m&xdNGw+3F~U@I$d>pb7QKjaeFgkY;UB`KNQZl zN}Lz**6n<&^^L_VQa=?lb+S1tQZIvuX7?RmX>n<0nYirPl_pZ{lnd6rLN7Phb5G5UGgI_3`I<&Q|&7gr;wAE2v^*U0o zRkev(8dKF5RR+*Rlh{dfkdM4<{Txq?bsP2=mtRx$x|N&rdR3}z6)bsq)8VEy;5`r5 zm3tgF;xN(2T(`-SwnYN2(kvK&hxI*&>(bzta_@ddFYTR$a838% zd4=zc)xEhF`{mQdr9pT~)KD*pWrK;v{BlShnAb5<_-SOrPlMye7<1d%bBGQEKaEHZ zAE0>__-QOJ)m1DT9^E7f(x+&uqO@ZyOgGh;Md5{~p&ukvakQOq^Uj#t+%S-V)K z?NUOkgwOr7ek#s`M#d;)k@oJ^FW@UW>8H%=kYz2#KlSIJzT=X-#3Q5O31OO6Nb zS%lcQ*-_x};CsbcZbu=2V2c|>fqsKb& z+wB5{j!aQC7v3d+jd@ooY*++JO^k+TUfqv#e5YsewU>G4!dSn-T2q&p$3#35MJuRi z{$a@O=y(@3>=(^5o9@eL*|RnTH4+0k4I zyLkW2(3;vd(WvQZh9xs=gcqu+w5JiUqmTRivY6CC*T0wYlsS^t^FvBS;ay0`zY7V| zB9O2u0tu!61`;+7RC!VX3A+CU36BrddnB$S(13FAgE#}u>LYL^?+)_%9d zwBw5>B2Z~^{971VdxOHr0sFtg!b9ZiD>7sC`ry-}VQVP(w9F_o8`h78YyQtUt686D zy9oHohxhI-{YBB2z~-ID?|!jbztNNZf=?E6`HQDpcO+nkaK=ZLBz88JaK6g5epyx5 ze(`a{=E#2GqD=FhI?Ez;He^(~BL{yyEPqiff&3i_?N{i)Q_9akgf+IH&5@h(rL7o;X?qwgsI` zCfjon(bpKGuM>SiAmpU8(7_sI9xk8pNb;5K_U4un*~RZl5`OaKu`Sf&dbc=F4{KP$ zV9qRdEex@_E-55&(x6ki^sE$e5GkTg>4jP3WH`X1V$U9p%Ci1R?@Nt}8?k~fQd z*e#=F8R!G7r@xiK!Mc~m{+tcVcg7S;vLagfVw_xPK`)$n7c+2CD!q)h^ogDW$SXN> zK%5;(&(o{UK#CWUI2oHz7D-KPqPz~J7}m{vXM+5eFEHa%PKF87R-?0MoGIObe@%%WyTv}+x4WNq+J5cwtiUeNr5FF zL%wW`4WYg5L3OgSvGfPqr?rmhLg6^ai~0# z3Z&3L>=y6Ge9bX8oshb;w&k#LV)VUAn%m@|y^_F^Cj}ZQ3way3^UsJ>!jL14<%oD; z;md2Th)4dyAa>X!kw?^uL%+vZnF(TCkV)Y30e@!dFAnHqq^*EIyyt$*$j)X7`XUWh z2%}*#+=RQPM)+Yl9nFcga>se#z4wQB{$Zg4J7z5WB#}7ZA7U6q%g*ONe4biky)C|M ze&7tXLSr0=nRr}7E_Bn;{;=`+FGiasPU`=m%B#=T3y|g+sdON>FCF^hD1`NZs_c0} z_=2y!1g-o9$g{93%(@`f+pHb7yr{)0%r-Z9)7_iAqs^*3+S+&9lA|q(Q8OCT-IowW z4(pZAJ0?-sF!T7untNzl0cql8DgmMCL{GOgrYj)`>4hG<3;GR2nj2;|GDb&<%opvK z3$avPkB@%dCg#q{0hAO&!bG1h0cSlM8izL#Wk=^}7IPUYGo+9fgSQo%!`>x=1?8Xh z(%-4Q)LJ*582eb{#*uBk6yDarRw~h4j$gUCz{9tfZcg)BU~f@CZ16?MomCKdAG8w~ z(M_y7<$z*+^iI@V5{LCAqM-$8#3ZD+4?MY^j@INkE!ODY7H#@Mj7(-ucTyeo&i_P? zxg1tRX_18eZJu-%u{QD%XCuF|iVNjS1?guZ>1T{{khVqAHscJWw?@)i zjnj~}N78m1{?M(%U2H?Zyd6?~0^%8IzH2iKJVM8l>AI={BPZ>Gnvv-6%o& zl}P#(W4g24TEQy;-Se=@)1XJOu##g8aoyx`o=A?}zCIH&($uYfx%6_n>!Mf@p_VEV z(zZgM6rb*v_%4a7BNX~-1LwLRK4!>-yr;76JcT{|G3aZO{)N&=T)b^{g`l3n5B*NE z#`-2GjWt!H;ocET%Au+XK?xhK+u+k=-(s*AhdbZi@|XJ}vLfaz<*8^Kw(rmji(14( zc|YxtK!Rr>Lw4S(dx666*YLL3h7x@(OME5)@`!*wyla@2N%Yo#*07~?wy_pE-C$h*)_u8Yu`L@x^#k|%p} zb?|Pfx)uK9x}@;8B?tZg`8A@8O=(Th)@eP<5x*^0H=~foQ+pMjF^C+IR}TLr>JuX) zv#!ulQ|)IcPcMvKe-j=zj3MP&QysM^SeT-#Rg%}nsOQf-Xy|P98V15uF{C&zZlEa(Vm4Mec#GyJTfxncCL=D*r8jD z$&y0-iRc=Fw$RHc1pG{bICDnCI<|`kOf;5ZJ!0gq20Vy}2|H1^h?w>lZ70PaRPjS4 z{0Z^5`fH{8QVOMou_qy6j~6ziI7`O$SKFK=-wV8EW3nFhvvU%qiLtMiya8`hE^r|2 z?ao~9l*J6<;mgT|F(#cp_iEZ<+p}pyx;Mnis>Ag&gP+@AC&-M3)54`|IdF;gHKjE{ z+hvhxR-4%&3-gEVkUYc{NYi53!avv%Wk@C&`jn9oxh!r}c1`Z^6I@!0UXjh*v)JzJ25k(Vy?V@-*^&YCIsD~zz)jKkUd z4J==v$AdPDmYDCB{H6a>;2Z;_!nB|1@QdZ-AEOVvOW~mW1D5$a<_dhoqJ7(?;2k8^PEmD;&OW8Q zX9Z(wtE?wPrlm`?<-0&Vxt?HwaSR~}tJE?=;!_TvtM!hYTR%RiGi)ejNAw%&bUoWE zwznXbTP;*VEd1Ad?9>N}g(N*sm<%5p19|LU|)cU>gbe%9|J`+&AB zg;i>vu=mDPy@4#fG6pYNm0Mepy$*$*%B zK~9XA;zt7_BV9@k^f@`YW9bDi;hk#AWB%SF*#e!^u-ffh0950m1-ZrRXN zKPfoq>9Mi-7dw0E>#S7DlytWG<=0+bMjqomW8pBoVlH7n=UaqJ;_viJ1bR;WPM?qU z>%_ZQ67@HPQR8I!)w6AKoPdJVnts?u<0Nod57*1PSJr1>T+n$z0+vpseef=}Ah0WW z%WksqIn31~i1^BryKn{{uYpHK875SaEYD zqIlm5e{`L~ZciPca1CSJCVs8Ygw!>il=eOsqN4s|>cJZv*TvoU0*I`<*S&4!?rTIHuLX9|^1=V9e5pP;S4{~9eE?qyBU_Dtk! zqo3_$EOs2mkPNa%O#Z}X9uxQN0P zp)jfj{?|I4r4dc2>t<029DhgmL7SKHEnT2n*e1)CN!7``;DQMGSNBPqp$qfC} zzXMYPzDl*bUg}UlaVu`$KUXM15AX@rM}VVyyvJ+Z+o`2I;%@pA zM1Ecxq8P9yMQE2o4l2Nh`MM;Y1ebCFztlE58&+WJM-xA%`jG%X?(+ZjJf7xRy%A>_g@k_;8Ah`zp23lQTnF@QKn81B@>noG7MWPMfssf`5_IZINyk*-_THs^GGCp zL~{zdDutZ-!(Q61R60vce%ADXPAS!HP{#W0-D0Li8A^q&kvk%W8?N6Q`PCcn|37L3 zRpfy6K12S~zIY*}>&@UNO8{ZF11|+x60iIqRViI*Q^q*DWtFXCV^fV zN>r9YvIf8Yd{=#mK%Yn_zlGfco$>c0ExxaB6Au?KIdd^KV8wzCV8zFbGE&-;AEd1% zDofBWv}P^=jpMMf1&(_9#9Zk6zgs`2C)(;ekyhW)YlF1^H1@~)BeX;hJl&^9J9rLe_4g-C&n+T zv?tgs3H+6KgPx2Hqy)LF@%|&$Peq?rMzlSjihnA2&Xa@F^%?9Nxeu|k4Kv8>ZbZyL zub$B}razztc6xn1;+4O}N8J` zrCwssT?y?MI%1Eoboc1>RT&m|JwM?1(Is#OBxXW-)BJmRDPLgwInRyA#d~Rk$-J zrc9>k6(RZ14t~{oCa1ucT3gW$xnluO!u?ezPC+wsN|beY(T9otGl&G9>Oa0klQSL^ zQ2=^$H9NS4L(A7kq=FTE^%7zKjm7$<tvx+EB% zzKrlOIER&JNh5cc*#cHB|5o_eFpVn^Fnfa!JTORaY1R-&IVyG#HmoS9nf<$#}`T)nj_0N3QO&03%4~Sb1hIyEkGLvsbcLOa9&y z11!TrPRS#V%VT*(h+2hOtUUA%7qJ0o;r2@QO@h5;V$ed@k6lU<5lf%?#k+r@2+H7F z&16t7l-Ts{ui5m^zFrnNwaljuK=yq=OtMJ!O514si96R<|JEm-!)`h!p3~NYZhWgC z&DvY5tK~9}AT}+<0*LjLZWnzOh?Y?;5p=Z*BHUtu&E}CqeP-}ytRWjzRJ|pYeDX^D zyX2I_x)W3rWB99eGTGEmql}*h$N5!ZU4(0VW}J*nh{Kfp3O9(Lg~$lC#Zt>x;SycuL)z*Lt89}tOO4;@-* z@(eNt3uhhd$my@6Pj!?r%@;H8*9*0XHZc*_(38o=ff&Ra!FfJk4qNq~b`;&U@tugc z5E@SrAn@^CHEiy=$ZAR)25{p!uzInuS|WBwxYdSe%mRtkCk8rwqAzhj=Fca7^E!Cn zJ(I}?1HB@nq2H*n!*iB1Oee-V|4x_ld`#g;y&SW6Yte+b2NRgzv@Om0%JEBFq_G@OZ+5}5O2Xt;`&LR6;3;Ft^@&#vU zWGO8yT^p9TB6lpkgV&k_z6$gWJA7o&mAqy9V*0nGE?@KvPQ7e6#mR(8+QW}w_B^P5LX<;0^ z5m*5K_(oYP#;E67J&?Ll=~9yiwwN>FUjkbU$;h#4`i}EgsnqtUokKhL_Md&Xi4Vmb9=g;mtbd;Z0DjJv;~G0c=lwXmIf z2%f0RXF0^bYi4^kyvz<;sy*=iPdb}q$b{9^BJx*IK~;syBeOwmyKReztw-Z!T9hUo zv{FT&w2EfAN@n{pD)S}p#+R{Hh#!Gov7ICKA0fgtv?jUa*(+6eMn!#8TKE=8OIq+7 z*lCR4^wY>U9il4}bAs~c<)mUD=;2>*$x}f6gGXLD&L2zT7aM&i7j{-v}CU+(V(`BMmdl8p+&wxMrTxS zOeB5417>o(uMpqVppgn>T|>|yQ`_1sK_HGExpQ#y9*nXQt)Cy_<5&ar8Os!?*Vr_y zA?#xebcPX&50>Aw{b}U&zP%BPL*D-lBzVinC*U)G3?7eq25&=Z8Y%9J##o`evDCT) z+E->|#wN!%3Z8f5-1XDhDI`ZMBL(11ul zZS_CIKMX5V5V4pi|n(A0G1sr}$%u*RnL%S$2=DdM_u zGAbtoX*tCZU63BhkCqdAw-j9IL1w{O6Jb`CR>_Z)lNW%|hy9es+=d7gdLe~8(me|^ zz!>t#-+QGa%m&!n=NZUPuh7=uA?4kBV^PLSh!w!*E6%uJ%dN4&1%LjO`gH_?8kfHtK4js=ZEzsE8e z*2j!tg>ZV&t9Wl7aMuj-{Q>%IDZX6{pCs@OMp_L2l9&;x8S-s2l{ZJfBlG9I(KB3@ zwWC9h?`pLOZsCBq_z+}BEjZO{miU;gsS)`X@2B5Mn@LIroZ`k3X6pU;ia~UiKMrs~ z6Rf8TF4Ot_BtYr8YyRc<0)QEIjta6<{0v@Yt6pv@F<~XM$*+65VO5(=`~zvh6ILaB z1(O4d@x8NhqVCgp)L7}t00*yVKr)jD>Y=(_oNXXQqvQQ|1Yto~R3D;{Ys>*I3e{>~Q*UW8BQ#Ufyzbv^Q65q8|` zV|;LvmCrfu4}2Y+i~3Uupo65q1m)z9y>t{)eE%O~UjpC6ako7ytq#lb0T}QF=m1~B zMzRfii*=;`!O!gx5p= zT-ifUQ$JW^Pcg<#t74m7m`PZ!e5pow8M=cCjDx>jY~X9r^4B{FtO}AFRm$_Lblj$& zZQ>b!G&4ss#wIMT21RYYyBhSk{1&=nA}gsLpbje-5tbhU-vT@f;Dy1Su+qC})niN5 z?nBs{{=IA%`e-`ly%QG=D~a&y%j?`!Q?Z?ob&o2o=WD04mZKZa7+XgT?p8dfnzgkqE2hd2aLmbI-r92)I;?yyI62f4zBk$8W$JVf5KT!8NcAX%oJ_7`70Z zETkNyHq)x5YRC>-JPmlxPk4ESbOjk^hsN*|ST{z6SCJ2Is<;NAV1VkqNbjTHN(T)| z+OAsKUXVthZ)Rw3SXI9C)c1LIji5i3M=euU%naD4p=C|k!VBPR;poXFLGs)tJkZJb zvIR~1mF0$&0|W&_b$iKbd{5cxGHjn5%4^<))souHG?d+Gq4Ef4FBq_*mG_39{0FRL z=sTB>;5<;2N3A5-gaP<2v}et_O?hpPSsOqVN#ZFwAH{rRj4YQUxaCsDq7*s@A4MrS zf)c0}^o&OEl-Dj$G`hS~cU$jFAI0MRSBn*R8dec}`|4Qwq|vwkf7&k*?YF{BMm4Mg zb+`=urmP%xu3%aCHvKZ>VuFwMD*ne6NVW)E*^fm^1zg<2s;F@_#iZ*CH z4qzm{2cH%8{R~K>^qKl&61NY5R1_pgAWLR~ORSr9 zCKfR^=rNPoG)95B!6uA2kCMnqcf+bA{+ zdGGkVptwH3nrR9pc1_3fj_?N91TbJf^X|G(DMZ zb)3XI*BR>&db>Z=2_&V1Mo4a%a=?EJrahIP8Dbt@4vf+41InJ zslwW&#rlHyi=p6b&`!c!F`Hn0HMV)vDs@TnQlOQX_Zs&);##SO`jAC*b&gsT zvKDoxqc|G7fsRnaDjU{7t*}J8OSz>_TzsKn6_9pzWCL%U`a0mdjP+u#v?bOieAhwa zW*h5X%EA2Gu&T`1`4W8>7IU#p_?f)3|1d;RLLq5l)B-IwTi(M_J?TojRoHu&(qF*C z#m?)L6c0JAWM?fm$-Rl!+s-cyTdG?f{}W4f+)>Pj=Q`LMFTzS)L@DJAgzePnI_Y^= zgSA6HmgX!}y|e95()%vZ$gA$zFt6CsNY|f|5;flXuPd{GHBb99_L8um{KlPz6&AM= zbd3|^Lijy7?&|XMnvv)1kVw#d#26Et<`ssOBe3I88WqCnK3Jd?zUVWrs3QZYC_Jx!-0GgL2*@FGNWhS+VeoOqZ=bV%V zUNCc(T2i;dvSu3A$Yap;4_GZNm@n}a_s*$v4D#anC7YJj#WNY2j*_0g$v9gjJ%7bj z<<*)AFoHnQ5Egb4qmHBVx4knIEV)Jdg-uA2zsC4JjCdK@Ol__;D&MvV^Pmw$wf)V< z!NU^FolM#YFG*Fsa*`VY><*SC>=N+I6s&@MZ3{z&JrWAd47A~k()Uum&6;hHqoK5o zk>hhfe@t3RX&VO4g|D3>kPZX4z^H@o7WS{MwU3p2ArYH_d$c%PXrsLCe2TMx>)J1* zoi@}A;WT>9S+FUO?ar(-ef*>qwbO5{^dZiQ@pJ1AzSFXjo<)P|9Eskm z%PG2&c}0Rc?(Dz%$Kw|{@J!O-W>zucx zVf{y-d3R^qEYa;2*h#nGgasV@fiWe+g`)GcEE*~hUhbr+HcJ8UY-lXoJ!N%xJ}nRm z>Q)JnYKmT*s0KF`Yj8H~)Kd%#oM9NRG{ZqpcO!7ZHMq`#wv$M34lo5p6DT{2pNVN1 z!#^;dzTd=ti@7<%;!Zno4DrU44>2uQ_^*0;ewITN=VF=)->2b17Uu#|qAWk>Snh5B z>PA6fgl92$cr~L?zfK|F+hgM{nvB8|9dzfBnfOeC ziW|w3(H-72@HcL6rF1VZ+Inl_aVfj;rS&R2(*yb^tf%g#^rZiSW+u@+$f;o61Bfw; zHUKwdS&N9bpy=x5FH7QPKhB3(zg_;#j$BUT)%jUSBN$@->ZMX2zXUxhoUYQZmeVcw zZ*fpr*|R2k^8aR6=Zm2D98j^E>S$k9EYSaQW1)_D@9Eekl)H-z?7bMsOMQ zgb|dt)qWiK<*I>-&RqUQ|m zy{&jhRjU?W!+AYXSbSb_448S?DUT4AU8Xhqx%R>?<8D$PE1}D9Q%ys0rxxL1 zD4(VX*G3`NW`;?NyGQQD_PS^ti%fUWiq*6XKXt{U#(8HQ{|*n|6@ zf6b6axbKigkGOK&`wD5^fIA6?KC+nu1_o`@V|X?Z-f}7N`2y_(6YZJlh|g}9S)n#jy;XuTH^epgPT&)ndlEt+R~4si$NI7Q}Da_^gL zT8+4!{rPB`3WQzv!r7*U2tS3e2H!^Mp*^s~^oTFd^bq2ma#{M!8FKj(O{It{ljGj> zV^u@FN=(xbXTMk8WYYwMbNln9$@vOQV-PnIaTf2&;Za#>?U$wa&GC}jNwVTwvmvLI zld0{P0=F1$FUBuxQbJ-Ldo0K=5TC;ILHvI7QN6DOGWGcWz9N&_SB4Y?NWme6-SibO z*i6^IU9%BmM8PT2m0shz9q{Wo)9OX5Utj(0YSWrUYhGXT?V2|*n-c>`VXReH<#lVT zq{&XkrcLYi#=n5s#~4dbuAZ_c);GH;KI3#N^tZ`G8S7!?@R zj~q(a-y0qK$^*wSOTFn|qE?`lreaLjAV%q3B7Y~XZ})%PSNL`zCfY-PBRxCutCfFM zo|oWP$iG8T9v;kG0UnneUt%mU!JeMcVcI}TlXDreR2@4r z4c-`E0Zt+eW|sofI^5OM8hL2B`Ye0bqc3Lp#>w|{jds&&+}FtO5Q}$k7;9T+n}++A zBQ{Bn)gsnveAB;DUE7*#8iEjq&=$NgeHO-~5i=~l&Q!$iQ^(+bf$1^iKF$q9{*~$> zSu{0bQSwC7zvp6*YocimQe$4jFN++T)%1y@O=UFJn}R2dHV#bGCerV2xbCaOcTJ66 z&x~hme|!q~remt4d}ogrbn>({Qa^7Ttsu6+H%l_Ot& znez3RYqWfQ(`AvbuemaCwF7yj9&=W+b_@CS zHw^g(*9)pGBnz$-j)!{@E=RqE^y0b#*Bx-L!`})wTC;@&SfukZWP@%CsfRlW*9CVf zato=A-a?8npPl>@Lk{D*8*`fNj|_=}TO6~6#9^LnMw+o-F=RFz!Tn)yzlHxQ+(h^v zf!l_8Fo1b49*)kDwQzZuQ+b5xeEBgPi}ZBfEb=g<9oHY=mSf&@B`An8Gs=@Og3Zu( zL|~R2vKg}=Y>@56x3`;!VVG|+R(-qS74&v$6X4%dEB+((0N*%6_f z_zIAZ^-VS8qKpzlfeHOD1%2)5Dyg8quTf+MqD5cCX}n4r>8z3-#9VU{QnLZMUsgej ztx8%Trw)2Qa%`5C5RK;v)Mcn=34ZOu+pbYQCbJAYqhgOT^C3_A2sV8(T4gF`cRNsb zBQvA1M_cQ4Ak`G4dH|`W%Bk){DhE;(-b>~579dptQa$AP`*2lybh{EMSj1>E^{siv ziAH_vxRksUeQS1VZt7%TMCN4VzwcgtyLT!^<>ZvS)Huu%xhYmy!2sedo^Lm0_xtip znZ7*ZxRmTvg>RxUFC{m1hG}Gf>Jrn4{!~*NT2M{XcX^}HwrUUk9p;I`@3Y=fK4oUMCnD1-x1Fsc&G#ev`Q1KG z#~2+ebex=nJA$#&38%~)j`kbrsTiS1AJ(DG9Dx#m(1fx~h&RjeBN3m1_*AqbZL5_2 zcQv6^lCZnuQXHwtzS+jIlo_e<*!h*DaA@BGqa$T1+Be&1P0{;ujoE1J2(&0|Sru9- zH>Ky=IK*b9{?9EEZVkWpzqduW9Rl9nc=s$X9Y3^RsnBDzaxJ%UTKP-E4wqIbf5(|Z zuJ$#wDT_93;y#tz^lp0x{+B0Y`qtwasdQv1^ci$S<>E?5)DlG+#y3_5MJ%iZ6O1LD zFIOH{xrT{Y+wF$Q7*|CwJNw_qmC8rQ$ZUCxJT3pO@hnEnD*1Q0XA%4r^6!(Lh43$y zf1MsD{Ey1N^E{8k|A_qipyx68XUV@0cpinnRQ@gUEP%gI{&jff!+)RrJJ~Z2{t5E$ zIL}=8bL3yEryTxF`8UJ!2>d`hbPe;-ch_dj#k*#~lJ#P_4YU~#;yM-KIk+yt{n@y# zR1D83!6oqpTPBd+}{BIpOJncu7eTh!CFJtwvF)Tp^R0?w-c@oasR-*2jG^$4N-3)lm9P$ zW0SlqqQ6?tM*OPeUxlX%{?&3n)Mn_~Hz1_+(H;Jmeb^#MkD9M$Vs?MzoDjmDoUie3Xp4JHYuQ7ty`Yuh4hO;D|YLVQE$5n#i?U$fG21-QttK&is2Y z|5YiiS`A7kMVO^D)QR3d@np<+&!h@s$@NhC-)8Tv_0YJ3##n^+hC8C7Zv8~zx0gPb zDtCV_J+(UyRwBlDI@dd3$3?;KUJ84A#@!B3n&fm%_tKq}Dp%8ThI{rwjv9zljE#>j zE#{+(l){wIKp*gLV7Cht()E!oGq0CprBlXe+JVKTTD6Mxjo@J44LE!xH4jv^zD>|s z#CU0ilbY2B)!^WejQc&rQtBb2i#=2uW9pd%E|z;`Ta55=-|xh>p$zDX1lnH%giktv zcRq^Apf=opHg;}u3^ad!HaH8oyq`<_Lz|^1#%`9L9EG^CD$eZND?JGt8Vod{o*WhH z15V=D8;KETkK+mIGsr(`R&q=R&Cen~%|pu=7O(M9O^YXF9oL`H^2VldRDUNpGy2t- zgTV4No1Gd^LoZ6!BNwII#*31@+T#4X`=xay{dRP8(0KnnwWG7x?0ji`NxvN(9qj1* zem#w~IE$W*e0B~HD6|v@+$q}ucBbxnx`jwQfI&-+t@~Y6R;fJFaY;8bp4=phlZKGX8J0_q zs$aO0%CheI-bvU!q2TTiwV+7fu$I%;t9Y_I7COYy@9+QKu8-rQ4l^||LJ$(*Y4`%? z+l`Qcn+Sgnp7h-%ie^k;Z)iA`kE>@6#6srEg!=1WiP{gF+DE>YCO3xb8VWwzTG_1P zw={ykUjsz0)$BW}-OO$Ua+Dd>kZT((d~liNj=EKlyQOj299z!{CnQz9-WZ?Lu(1jH zeu~|Yx5Ql|_YI#QJb0e+i-RZ?vOthSdEc0ZT7iE?jx33j{R=Opq`ZL{!G;>Alq3tS zmr-A6tWi6h%(!IXH_P-^Oz2~<`_F}^@J-X1>&XYFy$tSApj6|S}1yYp7N zc1+N#9cO@!1l4Sych&y7pXA+#6y5zPs7yXd{pU4s($G!?!q#@B8N7770So&Az^*?} z43sY%rnd+4sr(ous8SjdYNSb!#SO(w_XG(UMP&^0g%W5uP4ZAbEo&j9zov1_+u76> zYuXr(2b=_B3(3sz#tLK4r}{Ro&j2p@SB4svIj3BI%U!xHQImX5kr{*C_aF}gItp~f zg}2%V`s#tQ8TrCm@PF(=XQ$5B4w(h&f4Kwp%VY_TX~K{T%vi;EHWRDnI5z8j%xZm` zDw_v$4zztFr{+n9!Lu8ulWczAhBd&C`&41&c7yYfEU2KdVZ@9Z7-)rMr)1dMz51L2 za>y2b5_kkGG-^gd!?)7jE$%;23Hg+lU?rK_29RwavZ?1{*TuS_xn&vE;gy8hmKQc* z$3W6do{AUdKx2EDC++9_wmIv7B1d=^EWeRuKaazkrKA2^Ae%|APs%brcHz=x0{I!r ziO7ScW~|(>)SO3U`Dc<*+Z(I6ZFmpWJ~gnc>$nuT^M)~^z!=r7WKW@D8yEJ4rR+P+#Qg$D2EpKvKIQ~ z?-Tm)-Q!!qwISGT|2G*$x<=>@M;?L{9OM%Z0C$$z?|`i#iUDf`2Rs}u0l$sG4#gp4 zcAkKZvv#%m9KA1(+I+jPpjP&6qFkF96+U?L1%amU6sdJN)bJjTWAiWT44fienIF%#hxlI+*Dh$@hW<#E`VjjLi z^obI*rTWBY{6>Bn-*-aEe_HXQsH}=Uu@P5QmHLFTh~Y_kpNHqRO^<6Nr}lnHh^|NL!ZBl;TM>dx^Q0tK*!Ai8ub< z{&;bI`QtN^?T_F8E~sHH?y>s|6OM7wzDE&`^ls$lA^Z*(Gjdq6**oubc#810v=P6@rA=J>HG8qq z2ZSDUY>xRdLF&n4>)dm zEu{l05*)WZ#oT>(&sy^z%46{i2B3$3C{G?~hV3E71Br9V&Sj!Ci@4GFEt7wpoCSVM zag5V)|LEcZf+H&XuwNx6Tta~YSEH0pkflb!S`H?n9X zTAyvJa@=l@5!T-7yM~V(AE$=ADD78-2yijCW8nEE`o=~Yf=HDM*GjlpxDX;Tw1h;% zA>;#Tj75Gz@(Asl@$l>6v~0LNY%E|8b?BgN)JctaJL@SsLS$GVW%%vQl0*3`x|vfL&4vNboG&k zqYj1=_4P4z-z7eNe{}uS1Xx7TTKGqcdg7HrM=#sGVXY>oUdI*C9j>-}!#b^Bqt$e8 zSTpl_tyz<;s8N|GaC>yhnps6=;KjA|md%(|n#w2eY5X6Ol-(Pi){K2mx9j^O1bN_B zR+H`xl??K~r_)$nI+U=FyMK?4tuDmA`L$j%pUxK)eHpLr{$vhKbswIs$=;(QHR|po zbCg1L@08N1MG3r8cnQ7~$Qn&9)$wCs%SGv#gc4l6BYknZBSG7X

Z8nzjy>O^kv zJ9UnpGr2`T1Lc2nL#h8FadRRp`$X^ho{1e(6h|?g+n~eag9eXJUg`E~_bP>Xz3DRy zeC6>*N$u)}oi8(Rd_#E)wktU8Ew;NL7ry~jxP1oh`aYiYx79!eu&6Cu5^6J{H;13d z&rPb2PoixhzjyepN%bCG98#q94xxM2D%kZ&!8AAm{4BU_@Slcz11`(3g{*+UC_9i;{0i_MQn?9kkGHd=35MWt59=KV8Yc z+z8!1F5dfa2{8`jXDxiFB$odTJM!Fv#fE^ZEYj(%m|bcQkg^2lL7p9X&>8ETiSnQ! z;?r9Oc#H4P;CHi8=YYyJ8`7DJcxQ&QsOZXarSK_a-4a#5IQN_{c2bN*(cUZmtm_%y zlm{F|{t6}Lmxkpg>~R+_zpsd?foycDqUI{!0%?0Ae-*hKq=}_ZEKlND;8uKbL#ex3 zF}{e@n3vAHUZ-Pf7B4*s>HLPJ%9`jemBKEmVHxWm&5)X_%d$|KdAUN4uaa)?7UbIZ zeKb)D&q_BcC<+F_y;Qux8i_@(pV>DG{^e4#@7cL$fYBbx7|@}r2gTtVLupb}lB&)T zaYotgg5;5^J-GFRYj3qt;+~#wjtHbSudkv1x7w2%*LUw;V+(U4;ledsppLCHm@K-h`&e+k& zL*7TaV_f%Ti@H|xYG$I^lfeZ7)Y@gDyg1%Y-s}j8+YWoU zp(}}RrJ;z@0nm@PC)Pr{ouURSZ;?TR=vr=oYdwhk-@%<8g{c+0kvpOkG~jn^kV-|~ z5u1C6NzK`NG8owB5myR~>23R_ibMzF1#%K>rO>lLpZJuJ##PFCq*UVh4(vwLyssdy z>R#S5VPl1c%dgEe&j@6T1m9W;y2EExObFofPld06Bk(>Qm4N zIzuZY*HP+GYLi+^;Ej;dw`tuwkhRiVW8KPa#1iyU ziLt98Ju(KNjs6njVK!5wtP)D3*RM8OG@| z)Ii!eE2X8VF9JWhXy)~8<(SFKp~-W7VA|ur=3zz+2Esc@rAQJOudhg=7Mk~rY2Zzb zXhCf#0u8+*iMIozt`ikAe#Dp`u~&yw%-fQf+^wi5sjytGn*wB#ckF|%>tZNsG0kzK zDHQx5v=#eL4abZfk@-)r)~_IK39LM3);6mksWKe0Nizd~SVVR2LOFND*Sm4bH`==v zECPLM{~fWe`+1-!V>g|@1&mYyJyGdmRgONbe*@)q~l?Nno- zSG?+$&ot9moM-NcE4zu2%B|iJCj~XQ5@BHPG@J+^No}UByeJfDR#?mPHKjK0M*Q(x z-Q9)xH1)`!&fI)U>^|B=zvz9A7`d<0o?3_!!##aqFl@Op6dW9aZ3g)%S|D>&o}%M| zrX6!H?d_hsX%p_H?dqXvL&5J`X`dW2L&c@?V?Meg#&yGn3{EL`#49}>DQ*kgI1N`@ z7~e`mu$@)eD^~jdf>^keG_J-G-%3L^4w#zSC1&LqcFF@is&OaDK8kO0$QRua63Q$x&yHb#<4!cKDp5_2^xS3{cA&jjMU)Fm1Z*It;yayVts(YSDSn zOMyPLap6jqdjd5-ZOzRolgx(CR$zDFB`c3khd#bM(=1#O3Qh<$tW9OCg*bUyaVP!f;rBExWehc1hA2jg7vqUHu(LZy%^pm*ER*DYr|M$$+zW>)V!!ze! zfGar}($~kk6{{jV_8t~8$r|rpc|9n;WE2C6F9V7%f%V$^A@hkjZ(#<;^lAESyR9vi zr(oBN#CF@u5`p93k*qc|t*rmxLU58xn$aRbCuba+$gV)1;66Kge7gEcD&Q0~R zX_(F_RGM4|`9WG!2PF1RSKkp=bhBJu%X&y%ZnnpD+aG*Nw(_9NQbGfgL7jet4obM@ zpX17y4>{#uOg}ib{d_gop z#+t_cQ;xeMJ|m{}$Na57W`$VQAM<^G%o33z#L!%Ctf4)Oj=XsyosVV)-dY1%*;-om zEHPZqN@f0a^$^ryVK}Un>m$q2nn5W%W|S0D7*N}P8#*PaNi_8NmS+R~$GdI) zUCpxaimv2ookoC;^$Bc?R0HY42&BPJFUjB1GYK-alibD%E6`UM=yVCw80hKIr%?IW z5gf%EV|J50+E>p&OFqIKl|J?2LfC2{c=9))E5KfR(rI&>dDC`iGhsIH`Tyo5^@H5U zyZ674a^8+rI}~gR8ICgtW+7EL%_n}JQ-EGCQx^bcB6Ey2J+Tndt0W+*M8mKOV2A`n zB9hulQ0x{$Gb|K*H3Xz8v_LXp@eA1?{3c>ge49$!PT$g~p3!5&uWI5?qU5cz39%WXdhsm-FFS(3(4tq2p{-H}@G7eM0_uHqUjl&8C*VAl(^U?8!D@QSXvl73ixDr3{!VrJ3u zXe%!2VoX#XSO@=tF69B%MDH4g#n}SlgI&scCg<_|>+^3UDEyJkj>70Os0EqJ2Slz* zhjtyJr7b-YV;?PzvA;@)g8gqOoYPJ-_1j!VIjVM*VSE3uux)G z(iPz9i!wD1*egTom7v<^VJ|^OM*89nNn3~_JuHE%$9S&iC{Hmo0drwQTq{XsQt7Oi=2MK8>kbqKIuu!ZC356{ zE@@7I0`q^giK1u6T=?IfSyuoY5TuinUJ=5=+2fp2gxa)~d} zuTadv9>6WB+lpRJ77Y5&n!w`-*w+9R;{}DcE?F^2?Q4Q1ZTN>Pa)>XHD=lQs%qdiM zloUG7%r3OIe~eXbh^MqL4zUB1a1ud&W<+Mc5}E!B^UnOlNt>K1c1d8O#>!*GcUPGeSNBEvBG{EL2 z0rJ-$*IjCfUjN6I2iAYmf|}c2aeM)NvfH^y>lV8;KDtjy5oTR9a4AB;MT)h|AY2Ts zc&s^F^8?l=-fN1sd__5jbFj;pGb}%xmstMc@m<5)=BxONjp@tO-1O%nw$G~}(EFz+ z1)`r^i7|@H@kJ->za<8hw}w8cxba)fCrQ6vm)a6sx79JZ zb?mx4Xtp14{Np^y{N7Ut6rpIy(c(=W!kavlmcPoEbvN(N`baS8&k6e_rh31maP0?| zAmWBr{ba!w$H%RWP2NYDv9CI=owv2@4cmb%xJr_f20R*_E|*t^^2(U}X?Q}RPcg;; zD)s!D`7&Q|0!}^?-vN%nopVyWChzz;$#Crxd>4~v{s97X8e)p--ut{&8sy4`9i`79 z)g9G+a(%>&Y1%Yt+gFTDk!{cT2RIdL3;%xJV2&!9S2KS%BeaAjqV)Oo_+I9cx6$f* zfG2Zo-rG1W0*$2kj^b^Faq=}{c$A(1!2^Hl@09kT;y!L<`DiY}tp!?y!F*PVPn}d_ zUIt{0?PSkc$&ji%#_XB&b||>_&NA@K!l+G2>(*i~pF94z^hOSP_M#?W;$ZA?%43u2 zLcy(lDx5zEbo3_Ghl0VrH>4pNAiBDb@;2=D@r0pgrQ}p6FTq|L<(tQkr?#A9fpbyQ zJsDII8P{TZlq|t!H`X<>T$^Or+9o9rweur5(;-P*)ve@^Peamv;mP0^wHQn|Z>O4; zvEAP-9Jn3*7dkhgVAt(YK10T;_G8>|-&~2kk0J_i@a4JU1=S@rceG_>{W9l3towu2 z@*Y4f@3z#mZ70A=Hf>)?{6R*Liyv?066I4rX`O&EGa7nTvCY*|-1u#1Sz?(Au5H*V z<`S<9u}bVViRCd*qcj9>JI|wp6+ES|rSF6^Wau`?l2N^!p_m&OA*0U#`_My%CJGPr zTX0;4Ua=f_DQBd!1M_TyVf&fEcY0S1O7&RVC6K1T z39V+pIS&P|^pUh19&ID&^psZC?-*dQK5M0?$7)azqrkt@;~SO+)W9krM!iWC?{sI) zLTYej6AA5u5-=0g+yY+7$IPYaX9hN}mc;D9IwwiX^jPK+qa3$J6n)(}{O1UbnJbB= zz)9?z>D^lXbCmi`w`Fcx@nJrP&*mmMYau_t2yDm6C!I)R?vD@0_O|~{Y6FTyj@L35 z);fK_E`o=ep~6(DUpzhe*h(w%WIw`U7F8gG^XJ!bP?Kb ztpA@(EV$!&_Bi2OE!Zl}BTC=IoB{gF+e&a;FH)!II0+VrXulR9* zA`j=$aT8Ga55bzR3H~nwqp;f~ty?f}1O`cU{1M^BApd zCP(5qr*h;slZ&k=M&v2 z=$9v?=MCt)`;>bM-!mBJzRmhC5yiekG~KJo|1vUm$5SNeyI`_+J}MKx2}Ez-$Lz5#5v1d=mmz>>x1DSlN4XDDn5H zqJd4?gnei_P)eRNu&C*uLk4I!hM%@Ep!N^cX#M3RFaDzWv(0d{Znc3mYPMuKgtdvuFmvPeBmzT?6jWtY6a znt2#lN70;`o-dA!kkQY+sM-YGoB8~$@-tX_>Um8~9&CSrBU?rBNsm`)U}@=97HZKQPj~QGMWXQ#o2_y~qjMl!>};pE5sv5@^p_*rra@H9TF+ zEqb~PJ$#Vx%_Vwr9YN@L>+6aH;uW!8l;W$mUO6c#Y>;llzI|F?%`-Zm3%Hik0*4;v z1g%=>V=da&X@T#aSqii)wsFsj_oQbU6@o&xKuXUJY{X22BK@l)U6v6yU%F-W4#5sH z%QJdMoWQV2pzMT#@83zoTZDpfefy+m4fIRx`kqxVCgmRbc4&8nVsD9Xu`Pf5>Mk*h{X(oIMUW+oYZJw5eyvI6?_*fZ4p=w+Xa%J#iRNFegai!q)3wc#J`f(BThxhuOi}1c-Rk;Cx5A>r9dp2*lMhsf=N2u)sIBA6Al+Bj zsj2Ujw1lq2;Qp*3W+J?Cfq_;ANhLlFR<03rzxB&1PHDcnmOiJPb6MhA`^-4eOR7m) z{{n0-MbYV}r?C$`$F2c&$yV9C0Q-$AjwsIViJVI;Q#^C|x$Y9-*B2~v>H0mFuf$xa z5a`N24=Z~;uz@U|11lH08+qXOBUK}8Egt~Z!b$l5eZR0;PE*&PhSnRh)%~gH-oY~W zbJGEo9~8d{hIbB?r+x$6ES56@c`OwCuMja`b;g3;{{^T;KqK~S;^*@>%IBjFGd#n0 zB=Rh1C`^hXMW2!EiOI_V7m>3}{InC!1ri_`Of_ixcwQ3+LLfW73<-(Hf<| z^IJTt^3-_nzy?Dqw$i=Ky^){I*O%*Fs^w?9Kif8^CD8_M*}f8?xKkysz6$8IV_q># zm8JR=K&@1P3#Q%!={F0oxG+!8=jTF#ZUJ_3+9Om8KckAC=LwK<%sW{06QI4CH8m&X z*+S)!=Ti?03qpxitbaiyW6%PLe<(8#TH%8#Yo$16KzvQy1nppbm6_+RYf|)<#hw^E z>#8dfxtJ<-;KJJD-J4&q3%6XXf3n74()vd*be$X_0MA~j2GVm8#^HyszQy`?>ZybV zqy~0W@XDG`ZR%Rq4}y$5f&=0=BIe{5=-AXkGK!9{MWAS<2EsE@EkQK%O@g z+;RJLpE}Tvy1P*KS6v{504bP06SY(X#2-ZZ)ZH#BJI&huRaVM*(+<3s+WeBbcGvd> zqylmd?jj)}w6im>p4OSe4P3ohEsG*>E$wzI=D{?)t*Oh8$y3 zm|nzsL-v?;@{|Z0 zIwMdPwc47-TP@2FcN{poC7iw$GCxYXLw*DAqk|1ia)be5V~Ox$r{rE%0hu_jw9VtD z=V8>Y%EJGp|LZ>5Y22Zc>&K>}HH`|R1Jc`};DK9=LE+P4yjU@2Z*Qga2=KtE@If+fu4}|3)MBE*hW)z0n0ga8!?R9M9sJ4QVhF$9?Rsdb!*N5UfZRC{cpvTry=m=> zHIybX%QM}56*KewpvX|(PMt*3rh6N}5u$VUVa(^ldMQTqJ6o0RzdFr3YN@O>_R2-T zcS&Tr#JC=V>89(}HiIR}`yyycc1UVuRH)uzgfYEZgkP*TaQaD14J<7f6*a)uHk<<< zO(^IJ9l_Zv6#Vu!?CA296|~pTUa$00-UF;=_||Mt;|Ug|dH7Bg-UO{8bBBJ5)1(G= zxpL%nMJzuE43ta{>t7yGB=68A@tXiW10;D_e-TbyMK~u!bQ{c9T^Khg@$QpU-oIdM zq15S&Q2R+5B#fy)6r2ycWGDI8Rt}QGMEDwrJ;K%(ns-ZkWu%^b&>x6Od8|+#`r?oD_8FJ5YC<6o;lecHhf zQ~^JD6k}fe^wo+;;MUhp$J+C>`Dv^rqhxeKzBhR8B-Uj9MB^+sv-(SL6PTl2;%nXJ zWy~?4=L?;oTu?pi%POZ!Sh=HNDW+O_cvhb{P;|Oud~27USF6wNl^y|STA|#GtJ0Tu zU*5R!WBjo0@bD}N{F$HTnlI-Pw{_mj#q{UW-lrX>xtELf(bqBRw&7_HEyNR7S4$7h z+GgUpF7Zd4Wv4;XXae}z*`2plmgnROg^uBl)wB6SF8u6yYpv1XnkdyKCi3@_y z%ilGI+p;nw-Vs%Fj>A}w1NzeYm0jZS0H~tCEqiv&ocz_vw2ic_Z#_x5aGO>_Tg}ra zHaF4!q)(?UMtjtpg;6+}P|IWwV!svkMdCd+OMirR+Sk?w$aIt^Yg=gx89?do6P-Y; zUk(e*ZOS&t-qYvRqm}2_jyqz2$NL&+Tp@8rFzmx!BV!JUw`GcH!;@6+Ny?`di(um< z(1SA%{XQ;^u?%ZZ;mD{VzMofov|eF}_0ngYSLvZOQjBpg1_$4=wy@@pR_{ffsBJg= zj%CN8g{`kTzB>;--KH>p@-FC4EpJru6whfmm0>W?<#aWBxFH9}0OxgRz0v}#oTHQz z-6d`nKlDe%JmL)_I~loOt=I0+)Ql1Czo@ON;xzRX>+46?YwH#1IL`*E24GH}HC48W z9I+eLv{P5YI)f;l#cs(iTyjy~;skD-uu`^c(C$j(#t1VmIg%MjNO=*8sH1XNV+6jV z3NsB6zC>IxcPse&UP`|yM(V>CKLIKz5kA4439tsHHB1qX$(UnAI3cGVBka03z&Ets z&M`Id^%Ef1nNU9)a-fOzWG`EjLw9wJQ-q&?S__}2QplD2xU6mevX@P`XZPU}AEsPJafH#Svsv)#%pohOeg zzOFOY@l%8au+X{y8cWKoXyi^u{U7RN%+TnI&6D-9w&7HJE2z3z0y&khta;SRz48nA zXi9tMJL?Czvw^J{$leD%9$R`$JC%z_LW>$p5`YW(7hpKiJNF6mE`-wo!x^W|Pq9+J z)Ab_cis>_N1ueahj0D=*S5`_ZGxt9umTIpU-{uDiD}Y$`)lcHVZI@*k7!oC)>af!J?R+s0Wr|Fy9GRG8lUfBVJm5(&Ea^!zm99J3o02#BSu( z7!EcP?5aa?fu~;3&@$q3?a6M;koHJn%Yi(OYTXGlf7uubZKGiasN`qjA&iG35qord zR5ceRXLZ8iF+%YLRedC+Hh?R>5&Nq>30xZJ*^u1;UL5VqSE`g_^c}1z;%G5u{eWLH zMujmG;b$2-YJTv4%w6V8ESqlczZvWBGo>dG7I$!NQgw@X$-P+TjV zmPXr8OIAA>Lxg=*JkIPvv7E+&vQC7xRk&AKj9CfmrvLsc4YI|6WmQF>XVD!>m-wt- z!?m@%zTyP-F1x;uBNPb@QiFRazC9%FLfMH7cSOEB8&diM2;Fg)h918{$77+eT^`9? z6)dU9R`sUA_k*>ru&rx))uMG&b4!ukB`)zVUPn@U;)9j>S5EXk2Bgdry$h@)2cyRP zluuz^mG(-^hm{q_C$<_1*=ijzEugm_3gT29dw>LY8sDs6m zTusD*-r&sJ7eLGWB(Fq9*N6V4CC{_1SZ&f^*I@G7Fr(?=8|Jq`QYH$%c)teLrL=N8 z4D?6U&jIQ^Z`{4Us%3TslL4d=pbOq-C~48WP4>hBOW(-p>zMsRfj_$ePoP{QBK#4v zj*-*64f}w~p~Cjg)js7Id)H|ftmme)knV_ldkl2pST4?OUZ3OK>5Hr%o?{n2aOFCW z`#$t*V(em*OLs__rSiPxS1=DaxEqWbJD?PrKeInShx~aT(VQt>T|KdwFQ)Tq(*rj8 zULOcRVzom56MLLp@NL0prTqu`aQm}_&n~ez!_yj$fjvMCY!`(6w{Ug`4hCp9G9OK& z!>s?bhm2Y4C6>__DL=pjdzH(*8T`Oido+u^udm-j=|hm7qa~dH^WZVxUCh8NL4vIe z8t>_x1D)Tm46x}udxm%M2COZxdx4b%wAggv(TfGhLoCzeQnG}LmnZx7NuTAey%tgb zBCaGg7p)2lX!d=u!!`&tO%T#$?%B-11e}N76x3$3i=?vV#jf$r;W&c~(Inwlt%=8P zqGm9DRT|189HxoEZ?Z;@U!^9(m&#G;p(qXI9BMT(&tQBW7bDMZq?Pgq!{@MM;V>*b zwE@L5jk9+xpPeim!#ZJ*IS$aNgq9|(V|6_-+b`Y%-d)(=Bf5KXF#}bevNo$`yvV-^ zT@h;asY{%BoEWU&-$3)n@X~th&t^orsXTp_-~$pr6WgqrVTJ|I2#*?8 zZ>VKc`jngE1Tp-Sbx0FV$AaGPMC@j1C{QWmvtw~GtCogjv)p{Q7E<~7kZW}f@JO4D zkkI8z>^H?0NXSzh;$AV}raC_{C#=l_O5W>M{$hXOU{7qx{=$Ktt?%$?6~?%wuBxU> z)cVON7ANsxl8W?*rQOWfHysir9jIJl6!Ouw0lx+^{pS~LB)1;iDC>>vY>Yb`4W0T4 zm?WvZuof%vR_p>i(uLQba8vE}h>moOU+q!9I3=h(O8tH@FZg(t;lg8CuC6bt#%8Ve zL|+(!y}>W4lotkP*@dwimt9Flct_P3gt9i~Tp5qh*RHm%cU^h#{pgy2c+_PU(l$MlFa5A0yk*vYvsp=!*Zy-PWIbF5X)K zT#BE;TI+pP5p;j*F)oYXUvk)mQgC}%oGgsXEW(I(1!rFNnRMImnIssd{6}dA`b*31 zugkFir7i)h`9E?$+n;+-m9~Bf>e1(-ZxpV_4%9KhD?2*mV+=pl?w~N|`qVgJ1?r7N9*4f4it(WS+ z{fB-9S~R+tVh0!)UIVP{85kA{>h9twT zQg}V3vGm?!)^$EJXc_SpH$`i3jqj+R)vC=Wq1!=m3y6xCb;qo{eeQSeCKKJ)Z+Uv zIxgKYFN^Yzfjn${g$@100_oTA?Zmv7b!&cX}GC)KRPbP%3A3T*f3lUHY)Am9QUB2ypRYII* zki4qI;#Z-G!f%p>%BIF>=;|^=UR{(}UFb@a$LZ85RZ!7fQ(o#Wo$yA-XX?A#~m zULpU7u`iF0qP+i~+1V@i=7J>&utySda4flqTy8dGAw(Mv@c>$apk}dZ01rSb%OL_* z3|YJVlw#DQ3ZI+`ASKWebHEHW)bIfe^`n^B1iQ41$dj0;GndhEo zo_UVX{ee%j&N=T@$Xaqbe%GUh?iwgC`ckXPc+>E*7+;^xAHHd`DMVch!SLw}^}Ycm?poxT;oFYlPJ8sv3AQvo3pd zH|VxZelFy7;DJk(b=fhNbDZi`a_}Mt>;?Z2wsVvC3161BbBAPyZ(>(-Lm!OE;Xwyv z^r`%gYExS?U4L=q6%kh#{C0*Isvj!r9Els+E2uc(uf2{D*s3$ zQJ3V9I9l+hh@Zr{@ROL&Uj>{!y^}nnS#(U^EZ8e1IF-pQ1<#50nIfe8wBU@Gql6@q zVbPv?OFrlh;slE~zAkkqd9Q!LlGb%`gU*`ggol}eblWnE!@}HP_2b}k3?-+fZ*(}( zhT)>D2nYMrneU-yEzy-p769k<+(Z+cAnrYG=Cwe%%ZX`Qcf)7R0r z{AA=?vhgkO#nfn7g8$io|5SuohN4;df*x<(7xfj=+AoGp{_uYcIG5fInaZ))#wM#>xxMcTWDwIk7Z zt6yy03$B9_bVAsxX-zyL3QGci5L?$PAi>iz$)p*@_BPAM+5JR;ZMLz z@43Q5mgGwu>4%VyJnVQm@ZuT;8`|*Y$3M_DeO_rLN{$o#fVHF-y87|BBDjJmNEBvayrNH`o4e{hD$L`qfm!+W%+Zk+mGTOf!DM<@$YM=E(3>VdS`{R zWn-ZT85+sJmt!qUvM&KwVupNZL+ zQw(}TCv3V;yAD6yRC@GHlAKddPQ%R1g^hW}n8iPU`7BA@n<$Uc3jjOUne%w&F!W>~ zW2eP#@&vCXX*-mFrhgLr3K?Rpu=bv+0RHrWWP6=txhCx0m0uAzhX}rpX0<#S`&v$AX zmV#TA@6^NMSImTH=Qc5Bw3c7k*ec#r8si+pcQ=8`Ds29>U#R>wVLAAx%>7PoLzS~v zxE93z3tSu?)AhZ52Lr9@U z=#Ikd?(Oq|hOcwW2i}9MH6-^u@_}~|BD^EOr+DPx2_-rdO$)6l4z8&HGZ^oL)aqUK z)PvF-t`78l;R0L$j!tAwm%`U~ZCR}IjatT&WtHERRTJnt*jJVTjyyPprDvA|9^mFD zLvEPSC)Ut^WjZL0P6X%>fv2AYY2XHNzfNI|vK`-@N+MOk*DE+u24uRTa1`4QPqUf1s1iz0Y0Ue{MbN80wqU3!hzU z?bzW)2{hV^I*FTUUf0|ATb}Gz8LVsz-*>Mt&NR)fGZ@ywXKK@fYda0Euaz09yUU|) zt(|Xt&|s`Htcx+8GOVh5a9!9a?}?Hfue)6*6J;}HB0CdaySc*^@i+5uf|EW`Z(q@H z+tuARPQyPMghnx-uy_S|r>3_L^nE#);Q2n*HJA^Xm8qa`@qIISDvdEJ9`QgBF0+F! z{_3NtwhF!lzV$A&&)6gb9lvGcap$}6bNJGC{#RFFpWSY%g4e})x~WgR{Ph+_R-b4z zTj%hPK-yPM5a1ROf4vnprrut!<3EJIvneK})$e4oo~1L?@&PG!Fx4ZL&Cx#&L*=S-sp60dH#Yb`N}2n3r(dW;qn{J=F$7a+-@z-y#ri4zm zX?krVELO+PpHXvhIhB_|?$C%j$>k>zi|nN{Kz+UMOVY1nI?N1f|K#Ee%yY0ug1vN@ zvOGeE{+_x_c|XjL#3Cs_D8+niD{V`Hd~KYSv!z^-)xvk4X7{6P!R}Sy6s>jndwJHc z(T{0Y&b#_(NO&%M+lJF})$Nrd>tZ6WJvQ(e3mIzi&N2!sLl9O4NKdi=7)}PC4p<5t z7_%U(eqY^|$fsT}b(XIg!^tnpYLlGhkXtW*Pz~7~PFi^uQ#@!OMnH;YmNf{%bC5fq zioJ?XlT3aBJQl8RlMPfn$@I*T!{))LH+H^hR~};yaQw5^-mpK1c1Snu?w^k4ul`Bb zep&`kZ9jcz_3_mt9Yl89@}d7g-jA!C`G9X=wRp#fu5J$hSrgI9 zUu+#`)qp3$Vvmi*iJjEs06!(A3Hxia+>zR(a4a654xIR$y>@=1+1&eqor4zd2lfTn zL+^vcN@-`rmuM`w;u)O0XB)S)*3hmTXjr#IH0YMrOtZr3&&FifF}zpJcv>Otm!X#T z>{NG&a!CV7-U&>v4l))|4|`sJPOc~4jT(d9K(w%8{wo~G=e)1jRlUvJ5_t8!03T(G zJhwNV#>sxUAji65&qAvz;%#EleHPL>n2t3u?V8d3Kb9I_@o&Ks_2sWr(Vha}2f%_%s2Qo+%RoHix=v_ntuqe1O_f>)`O zxQ|sy9#p3>umuSmk5>OH8m8W^0+n!v6ZhIf7Ve_5YOx60TqazD}$a|8U2?p9Y&eR35sQKPaz4 ztEFRUuZ^^tRFzyEdArg>etP-7!2$U+vy*ZM-SqEJwycn^Iu<>TYSrM3^#INc#LFc7 zoW7@SIPJ;d=V!7VptEv!>1&Gk2d>e1tvUM~@=76r!(^&G>Pm2=dp-g8hwpRuo1AQs z0^@tc;=M$Ape!z?gWf^yVua=ztM;^xtu_85L+FxxuO zlTpR>d=lLP2v_cI1U(h-KJ0chigJW9!m3k6{I}N`qw1~0%g2hGE)kxTN->KI`QP3& zgJw#aKI)zw3{FY(>cauH1e*PY8To&8vqg7Rbm9ylA3PD8GW0DY-z>J#>CR-vd!nmi zvlM=LG2z;L-{JvXdp>3<>pocvdkjUK^o4)N7m8;y@olwegU#iv8sO_6=+t>Q_h4j(U3T4E(p;;XixQ^e$U81xGe%;J-qc1ZZ02dC$+8eGN2nan z#dsE;a5am%QBAIo`?$oiZrQpy-JH(S&6rHkG;cLAhT~!&86~n$iy_VqK0c+QoCQ=t zyn%sE%xx1hU|$5^=mWbKY!#=Q?AQlMQ~n$zmFniUir3&9y{;S*cq^jZT;AxLulGI# zTL#HjU+?{tOUO^Snw%GR<8@feT@CE-_1;t5cv#DIPglVPJ?!lcpEf^e$pWp;6-xJY z*EuaS(70fViP;EhiO!6^#ca^PpY6nwsttB=QproWPcHc!_bDYLwVATZ)=Cwb^GkoI zYacw~0<$4o2-^`#A$=o#6kqlJd0SoEjoS3b6xQpic&iHX2);g5pVrx9YqA|;5-#`H z(jIfG?zplPo-1kh>VR3Nf&F78APYl2m4uBC*bJxx&*BRg zu&fS-U$TUWU$P__ry`3Udxs?WBTfzqAm2BtkI`kERkx+&c8Vu;vd+}pc)X1L%Tu@H?ER_+_LJZ1`w9NY(9aSXHXNK^}1!Uv~uDehot%> z%N+wrrAeL)>%HTOpo_j&F6%d2cE!2|?A1w~?2YNpv801to!ANO&g#+bB$QmbGsjv4 zP0FzFzhQQE9QMnlJHx`|AlaLt&`Ipakx*;+c*eSMOy2Kr)It8}U%%G*|NPoqr`bEB z3>r1-!ot=LS*09*vZVvQhd?jB-`OhuiGfb{6N=7O=$poN*mbmm&A3Rr@6Xt`>|*Aq zy1DhfOeI0H8s~W%=X~IqkapXIY#5Wj!oAwiEFQ^e7LVmr_s?6`ES|`rlsA!b z64zU}-p2JyT&=iVxX$E6qeKZp_u!h2YdNk`T=(LdiR&l0@^Izgnuu$1P6}!iAXFsP zt)I{=HcVK6w0#qzp(om0+ANxIy*&+Y!ZjZy=jFg2Q0Y0brnG!bvv?O$ek8TB0HH-W zw2P4zB)$Xdlo>d%`0$!Cd@0S}2{%XVijapgHOWp@6Fo)KOc+d)byqFqLMN1WZ!soX z8(j)m(a5QvjrrFXNC)>_mk{H=UsUOGAp4UP3!6v*l4>YLiW<2Z_-HQ`N9o{?2qh{} zt1AFIywg_I91o619MbDct}6O3#{lcy z3L3}(T%9;`qMb42tjE|*R*N7cgOia`_0DqmYo-*JXdhoU zoC`nK*0Jp*`Fuwp#dAiyrU?s0uo(E1Q;9P!x-u+m30@XYLf2=ai3OEUXH{aSkx6G} zyrk(G7C`sGSvlCtGBPh{u778lX7Nv&y1C70O@fO6XP5`iCm*szUoG=qC_iLT<2h&5 zA<)%1oeX;t?M(!eAOu($+~xU)nF7&h-VVE0i?j=N;%qF8&+o%|r#ZVF`UB{>f2GeJ+Tf|#0mF&`A@dNHr0UKFj%Tq(|F zmU7-+9#fNqRG}ofj=qxKY+tfpoUwpA@(vT9n_8#rVkVyKV8+yop{aT{`9lRTkB;$I`a{|-$q*F|;jMlBQey6{}GFS8TgU>mLB ztZd+_alHw$xZZdU@`d}tLPuCNaA$OgJ3 zyDf67YCi{gyO$R3h7Qc}0sF!#OL-5=0opaRfr({PNYh20!oZz9+in>*YtqS2PF2z1cfainT@^+HKj_ajr+koWmUY z$i+2&bC0rVVMS@jZfj-5PP~h2sI16=Pa;?bDoL5t;C{#;A9%fn(SO^QH^?1j4Ew}1 zB_wtZY!`Fi+%D$f60^69W9~ItqfaedzD;~8Rqa$CO?7_M6UDNg&)^r5E!ZY%QrW^3 zSk7RKORcJ-4L(h3oA0k2TUe&O?%GPZ1@e5a`}Ud`jMAaGSrUa{b1un>XTuISL9Yb6 zx{`co;g)SX=Cx)s54wt|*`*o{FS@Oe+t5uV+3RgQt4MZgu=_m+$&;|~Rp{>a+tLYL zbCqQI6~KVCcoH^ThgC80={WFM<%ZUbZ~K-EWBK5;m%MSLdWbB5y@ z#AhRZ*Kk~oxEb+#hT{z4mO7D+z|XqA7bC`zFRc4rA9R8UQ;p#;>)? zpN(>E5lbJ2PSZv_m5@)Ls>UBan>VVfV?weAbU2ySdvN4o-b?B)Gn;$&ePjuEf4&7Ha`yK4){{CRMz&f zT3dr_Hb1M2;6_C}6AW1D+b?P%VS4;2dfvu; zOv&-5>3;iZHUHPJu~q}PgyR6O;0_tU8hLLVv;tFQYW~lXPw#Y}^yS;?#V%0ciPF&p zY@Oy9t8<83OfhvtH9l{vhR*Reaf=4&xl9AuoMC175*9YmY(MWvhF^(Ue9@PHU^X*( zQ^EUe)m;>Ida_`*6_TY%POWVgzxzv>ft^IQA-ArKyPAyt-|2g!R~FA2AQ6Jyl+w$4 z;yD%ee#j8}A}K8NRKr4^uSD7z$S-xBc^1FmRT=ciN^!2FuA|1gV z^mhEaMaeY;osq?gda-$OT6;OKlc2P$HGn!LPv&9aejmX;XT(35*nacM!;r+J`8bRJ z<)2u+9C*Vvagv5sg%u~tNl=5f1Basc2CNbtDB@cHH$4X0zC*O@*gUiaf8uqZ%DO<2 zVBL*RM0u_~!RGCRZk3!c#TBs~X-_PD;@ZPkAIAw|2nmy*HM||)aog5_6*7x|^G`&5 zF*7xGvZhOP7bZWi^SWxx75EJ?y<|ynpSO{`YxJY_+ zC^Zx&jhv`XBjzBboR{_&4My=-$24bSpsVtY#@Wt7dY7cBS;~Y@#4J z#4K?960J}0KY{M~8Q2#k>@Y0E`(^r%Ay*ioPF(F!^V2&R<43kMD{RvFwlYMElFbp_ zOx}APSZnG9pkT3jCI9&Qb#s%^f|~y63l< zBVpmCFj1naoPdboKk4tLOKFOHcx=STgPMg^-dLN5yfJIiAK#tUXoQ$ObhCZqJUxbK$!~j-E|5=Pv&fma@(ztypQSY|kzhcacAKOmoFAmf5wrT|YcgBGK ztGo6%m#1>$zbx8o`xIVZ($}a9lUIT^x!6?57^(+PtYr&~qHMe-Z_IW9<@PL~m0e(> zJ-l-8sluunc&e(Y?k|!Zvb+sxdO${nGCwCHDttA6=E(+sKQH%d4ElMDAMzymitE>s z*@CvbxSQ!(wP&g2B4V@`FD;N?;|7X2)W_UoGZ~!>w2~jywpbEs;UD>&bx0;g-F$D( z=(54|AJr@eocIy;xp&6EVquR;jnpweNKMDiX-dlb(p^=%s=TTurgnLGtRxi!S{!p% z_!GcDuxA5&N?|?xsM-?)oz_|Fj<4#m9fG~bX#TZF6$5+jVRF50#X!RnO>y<$|E_;+ z)kCY^fbQaNfN=qeKwVAS@<$`IfH6*52eWwnO~{nh9S03g-B#F6`+GgOD_Uz}jrwdZ zbW^!bSuWejK}QvN*b63LwOyP(%)`O1gVNK^;i-#C5ljplZD+IO@ zty=7r_OdZ$vD$r>>h1;1k&aIQ6{^c+k}iEcAZZpj<9XXQ^pWm+v7)z$4N}-4?ZgzL zljzW5hp&Wj_=;f#?o0&-P zqu0Uy<3PhAO~L$C$$$XKGI7ai@jcLtsm&m4lmfguj2_$)%kp`35Y+t!i?` z=MwGKzK}G=#*~MJW=KuztlM#Fsrfkk6%FXDNeof#2vWppPy?@7fwAvXpQ1qx_U;J@ z8gN+6-m0=Ztn6rnA*aFLCEm6T>_~qMJ0-WUv)~ni%*bN-aq&o|>y_i;vCO`{*!~L7 zZCg4x?&Ge|2}fsxOFWX|LhdeCgX{3BYpdQBj}%co@OjshKJ}Z3zbhUqYI1>FyZ%jt z`ue`^BMv*+{oET?Si9P(Z+&}~wNw8>!n=Oz8@~g*j&&4o$Em~W6}%rb;Alui>{}NS z_6HfySWr{x1SAL}EQ|*YYG%8VzX-c8kXAElFvYy zpPFTjTGXx>IIu*?KP+Zj-`)W)K&U?(p3Q0~{l5425FavH9}-si z-`hdumHa|*8bo;ZQXivvG~PPH$>k}o)>_8^{`zO%R)NK7&NxoO@2+CY=o`!NY_~_< zn2G0G_W8IUv8PWm^ZoV-o}a+CwY`-(|3I$uOuw_WQwKk4aC<&C!{Sv#M<{xQ-# z_CI?rqt>tN+>J|!ciB&P-WX_nikrnwV!UqqZO9#lg%1OzHGjgt8oQZ6nag$>#|-}; zAQxR&ciXmXGil&_B&8n2|351-I5mcbN^27Sr9`V#Vn={!)LHksl43(bA4V)BYzefY zZGv^Oe&H(5x^eWkxA#wb&sKN}L;6Lh9>W=zUrUn;g z1gt;IsG*wo2O=lPU#@MV8HWBn**Rk;mtO=uu2=;$=@c7=(^H01IK>mgDXSqJ2`VjQ z*qFnI=B5v)K7dn(IlQU%{o1gwF{Bwz{gISPc$R87rD8ZG5K>sJNRtoP@45E)^qMzp zgp^qNu+(*!FJUAJuR#}8YkcBXE=^e}_JrNOtqdW~r^Vjqw+T!r5a;RG}g zWD^oTLKt4JY^04QQ!rVx_@}O=fWtgWk%)V&A|Cf>MGWqoLXG)M+-JFh!#zU*NCw*6 zA?%C9?NI^pX*F@+)1Ao<54RVT}&xi@D} zb=d6Pp^G6sOCuy%p)Z=drMS!NU88%!@=RxH*WyW0U5h5!`T1KGU{1~5vJkVyy5&WW z*}D`a)`Bjv3{NvZbIapMd){~ydK=yLD73H%;pdS5ES_e5;+A(jZ3B8}dhm9}`;EPA zKnKkZ{gy7&`h!$!%$5w)+K=!(om77>LUU2yA=QuFQh}03rINSoX79TQ89LhrCZLs& z{W9`yN_k%C-Pfe>WxQn?^8abSj(5+3*5Wz-Yx^4mv)3zUu#l^`Wv7w$dPpuKBpey~ zBSIlzJa!X`zc0+VorO&PVQ9Y5!PyzGnYWdj8q|YpjZRXcH7d zHko)rA>m8F;%U+h5Bc^&qwknoow?D`8THf`DX@kVYFv;T!n?Ec?u zlI^b-^{`6H)kEfKe@OUWpGjH^7l)WBX8xf4wrv)0i&^}#tM#7fQ8GRO9=jRuE_+<6 z0`rAd`!@T|REFmm4%RK>Q=+Po<(|T7zt^;z@U}FTVePHm8?~ErW&Pm? zFLb;%U|)MtW5IbIpC_H>i*TAR0ag&c8g*Tnppo${{C{KC$h{EhBHk12mzXHou>?rEOY z`DMtN37t|iW?`wP7A1e0|A>30XJ>vjYCe}=j{GMfal9daxqCWn!Oia6o_`;FqaQ}g z@~)rf-`Tl8zuJAL=QT(xzX7|dNAu?)w?P~%s=!?+vfwTj-HE%eXeRDMMR(xtFDk)3 zP*jL}u*igasAv-I;i5d;nc@k!v&EUX%Zl~5bH(Fumlvnwt|->xt}IT)T~(ZfySg|5 z_o(7n+@p)Z=@w&(mAJn0Lvh6j|GLNAm8U+oB_I=@!CiJ5FX!VDUwz;xFQmaPowA%m2xIW z-Jy~20gZ9gd{Y~sugpqUrRGzY%yPGj>--$F+qcXzPq%ql+I1H@lXuG?k;Bfo?&5mN z*=4RzU0i;&HTEVqqsttZ!(RO?L+Odeb9V;p4(06Zn4hu0WjYJ<9btMSV*s{d1g?Us z0ha^UK1j;opSPL4C(44t;t*_&n@Kh?7O?gmWlC!h`lw8QP2IUf4^FtYG80nFA+y&H zxi1P&5B0dtxh6#$?GM?T?U0g3OMbL88MQ)YCR*asmc#0s_g5?B;9Ud-J!-$Zk~BAh zLOQ~2D^*fB72z{0Nw;r-GIxUeRLv*EGR8YI zL7UC%?iBtuZzy)8Uo*e@LBCQuV|&9hnY@3ZXYro%z2jr&4#fsCU}pti@Pm@$^EK!j zm5N2FDXM#iR08aD{adLi|5EBs<$@vQ;Hdv7b!R>+wKcI0932f={wT#iFqYAbRA7v4 z!E>$?;%ctC|E-nqJ0h$M+7eOhc#aM%r&blOQ4WZP-6zBtXr7RWjeNpZ9H z4a^LEke*v2{~zHvNMO@kNR`5oxsZVH>zI9%9wmh(e@FrsRQG%4f%4IvQ_2mgMPmM$=t7A-#R)upT$8^YSceM^&c%l^e z=mpRz#BF%i(UWjbn)C3~Bm6#K9^72cnajI>lT29W9c5oa8;shU2i=1aCOPajFMOOIY}6=)s-Fok}a= z5>%=UQX$lSP}mzPksaUpE>6+Ha#~4qkscIwNab^+@@8+~yV9FN$04&qWvFxzqq`Pw z{WD}$4uMY0>LXG+CqXS3>90{X+(WdwEW|=f$n3qV%!qHkCu9Vzc{q1bP`E3!>bp3D z_?(c=u!@b82nw@8s~|IE_WrVrWU_)naj5M(X*ycP{@|X;xA=t!)+!q z7GpoGI~ygdYx}v&h*tb)C1j!5nkbbFN^zqklN1zG7`J%P1yTV`nY|S&&E9Z9PzVHd zkhV5^t;6wt#3_I7aQyF5es%w+!||_%^DBqrHxM^_=S#7OO~s&a@hn>zYX}OSv;P#y zhA%&NJn+nk3(ks}rn92XvkN+kkSfstmX&dQ0tc%%#`5m?!s_lV<5mpq2_ej}u;5qT z%_f(3Z^bHlclck)QO{Hp6kZD^7*yRd?pt7)*b~b-TtVSru!Ng|xo-A4@!d5T>pj7D zUBu1TR|bVfsh>2?b(TVmkUd!4JrC5ANNHvr*Z+KZPSepyMg!-Ho~MXb`9F zu!JMCA`v)aq|UiTGtkcR;6E6$?n|kEEz=tEF+&&q%ew%>%?%3k&JGO_ol0)q(K@v~ zp)%f}1U{ib>ATNH8Di1H${?fX3`)=oWDRm7*8qx#Rlb*X5DkN%=ty};#(c_NLx?i{MP_4I*gO@MTpg0MwiA&;hOD>5Uo?{v*QOYjmLolt zG+MlU?lz(*9$GvGavX9iz1=dXUPN#IWPoT8r_p2b_;wq$Pr`Pi+55#J`dV+_nKn%u zR`w$BEsSRGr&#gt2T0E1wD@u6MQB2NQ>e2x=bOE|R`E>R@QkB8oj zeG!fJrz?{&{zn3&ZAs;gDES&NJGo&3M)P&hHW-81yAf|VfK;`?fYgK1yL7Ns_;F@+ z|5fDeM4r-+fxKN(9$H_A+#*=8FJq@y_jj&rz}$LD>OpmX^AGYGTxRbUwD5?OC$(8* z_HJIu&S(PO)!3n)e{p#c`gGrr3UZbtGeUp+-VbK?vy2s25&ofJh-H3)a2?K?nbMwF zJVd))WY3;5WW}kiz}L+zgElAnF?FZ{DfGQF$|#;YR6Q61rL4eAWpFAC$MX=Mf%q7F zU4c|TC?q3HsS%xspb+zGJN))RUkRyhKovn@&>!byClTMEy8qhB1oYhpJ{0|N*i@Ee zB}ee75quz};|={T{dnM4L7~Y<90-O_fD@$%wh+ms)8}O$r~}N&9*y<|(7>r2X7qQZ z-qi2b2Zd)x>MQ;=hw48j)qkT$lUiK&@3nuSe+jjh|Cid7L$!bOUF})_QTwF+=cqmF zUux^DgzKbqMDnKiluguodiz+Mar_nr>zLLTX?%TC*qqO~6CoQE6ly_VsP5mhmO(fl zBNtbxMd-)yO?znZ^<6PevLzjheI<-}S+p`J%=RlVGoprPM&tFiP^_{?J(OM2kW3-^YMPkaGC{$e}TyoZJ7ALtnRZ_}!P^V}|XyKsu(XVA+^u zz(0$E!Ua(~anLP?q(0%5bovhddOGH;1$$3j8!Q4@Rh0zY_6#wZimE)+gMKRNy)Bwh zukP%HK9<>pZz0}_95{F?;p5=-uJft;>*l>DjdC^r27J`*Qp+H9LOdgFO;Gr`NO(VX zKKd_q`1k!m={He&x0+;Bg2D!oG@9Xgi^?qk|E0gKqD^Y`7g;aCgJ~|xJS@WIKFXB- zN12mZKbOi7mW^E-W5DL(t3b&e9gA6%;K^VHqD?#D5Fp{)(P#F7bren3AW!6dO zY;X0*tcowcYd`b!J1%RtY?QGw z%23tMJiFp&Ro&`z2fVWe1sT4C;DYOAb0s+8YrLJ}H-_ULAFK$MMAD*%)BfN?edy(% z#?BZsoc0Ck0gmi5dt--F&iiy2$E}c6pf%4T{2an8PD8#rD6DI@V_$?^8|GF;CGARQ zeN1+FmCky2SwOIbPcD{~XeST4RTyQRH6T0_))>O5PwV_1A0+S*GJD4-;#~E`qC^S) z;t{-M`fwQw%8Z0(`qaZ?O@Fi)F~xAHDX0xj&nCam}hjK*oEy1!|qc`&e!_8r*|a!Y*q9R2ww z{9})W=1EYP=%dp^iFHb=ZyMyz0j&o2N^+R!FGTu2y6P)P8# ziK}s%(r#l!T!nYHiM2+;U;;ucPH4HbYsL9ebhO9!_ND#mUF;u< z#`W9pS3quS&hdco7vPsgIG=Jb_Fsldv92manhISV-uw~5|)P_$X1rgg3qnGO&Ehiz}bw;c$ zWc{)N>TQE70K8xfEE*}Vc{3EAc7)iQUf8iKK)Kb0Nv<)j3mIE2vYT9ClZ*50w!8;9 zGl%Qfcvn(qn#%<(AA+)tWnrw*Z6ahrq%Vhm8(nYTtAk87aAL^KK5X3VN_1TSuXVHK zMa%oH4>~SD_OHpMbwy3x35hmYZxjdkTz8?P$u&Z~iS5|utJ=2Dch|P^IZe_V$>JA{ z5xwhfyo=r&0R9hJM&WkxEVo_!5LX90ma*BAcEO9-_wi37dt?G&<6`V3IyFZTyo2iu<}ATG^FjLv z2xo(4eh#z4RXy18WDa1JB0w(l(Yp_V2F$TY_}!o!egAx*dhq>qku-yu)^+qSYXT3aQstWxs~e)&=QH?h_UdIdB^AoCv9K(1$ONA)28w9<_G21o>{ zbM!zzjM=iy6NI5cuCjjc-5FY1*O?c(IE*bo#h4790#eIbe z!#}k9#r@b(mX>Gh<#~rX6yT2@32RE;by2-YuOWR8JekfRX!+^4iPmJ2lxYg5f=dQH zjUXrOcjm!OY(V%BI=UlY6*}=r&DNhL)%Y;)iAiONSA*HNrP=lNXiT9m~)p7x`mjc!O&y-US zzC_AqOF(!UrNe>~_X)tr0)n05*inC5Omv)p@G!9R3&m76T}Jf^%94lY;RC?QKE^)G zz;ZeKHyH5^d0I%qvA|vLF5}SmfG}6;%Uy`kR|SNrA4Y7;%B{a?WwP15sn+rXmIDFd zi{NcYoY@y@ZPAz&q3a6FpS$}DvBCfo;AF6)r}|KJ|49q=VF~(`9WZ#a|Ke#MOO zH#Scmd!xGhrShg&*t}SAp#w6?<=g=CAoPD$7`w=KZJKG$DYj>qY>}wW_-xMST8pTj zxtljf?}E-RTY}bR#PG2(Ro$v|Eog4lgI_!o)2&j;I{hv)Z0x@WX}|Z}5jhF^<{A7B zaFYYVkAjw_rbLUQ9C!QVaz`fQfyz#4t??d9H~a#=UF6F+#}@pyCsuCGll$dNA3WVb zeyj6UcA+SLf-&^`jXjc6V~^6+D65(Wrq^goN#>r`J$5Et1;HAx%;HNltWd1v8gY)KSwC_u!u+P40GQ|p*a@m5a*=;*rPYi1SVtW7r?;NB zt&wV1TsLDsBa6E~-AcT)ezYyKYTC(mSIsTD&)^HMv#>O}e5Y2-RlMu#$n7DKVjp)$nv?nXYlpGI~F?;L0@hyLY#|N1r+EZ^WP3QUHT{J7pOSI4ZN^EGOj8;PUpZB zDgQ&{m$zu7{1=Dw!^r3TCMo}88qO#97tonMK`JpDC5$cR!8tM-mpvon zGFXZ-a{?Nvj0I&fr4eq3jPT$ciBtog&hf=l15>3^zeTBv;l92!{I2Qf%Uk{eDgQI% zTU*ppUtS*0C;TS>9}b05iT_23xx*!187`qf3%mS9QvOBc&l~=ly+3%vMt`xC{|Dq( z4)?(EFK?*zCrTx(D3K+7$$`k1c>f5z<8ztCTZJ$A!e1hlx`tBoTXa%S_Yb$T75%92 zPk;9PO}{au>8 zcm_Y~YSE<2@FEV`l*YK;_o7Z|wYEsRCTe$J`v$bzM6G_Koxx{cl{ek89nPS(N7~J} zs*uvC?MNE6n|L)7?cTOIGa#>Nn88P(wW*Lfk3yJ3SlRnmHVsm2zY|L{e9*4uZ9U#_RK;0e*LWG}O``rVQEBjOe% z2koup_+Kjl?=I8R`|pt23?WoB{H7qz*;1Ud6M-X_SrPzWi{%WYd5^BySp{z)Pq+E| z2A(QUGv24C5S`G|#nJi|Lw2-@Rz$7zc9UrKDiZw$;-~}!CEAXBWdcGYUl}F6o4!IW zy<3qeM>qt0tGa*N+B}3a#dmOqn7yjR#}OMVb|W?w?P#j)#5UFU2qF>EA&w9yV|z{i_e32S>3Tx|rVYdbne_hYGjXHAe3j_J^Z@ zqg40rMDI6H|CBg44b-Cmuz2(j7_0)j)m)#&THS5c&guxbiACH({5JOqRZT*hud!`(zm2qgrj#gN=TC!ml5Pm1UDNj)7 zsTIF)BV?;T=-wA zR2x{2M#3TA$4ES&{{k&-1{A$qKN+D-2yM{+5uv9Lf~`Y|M&cJ92P{rBM}L1FQV?;!UQn1YE>DMMR&G});juFyY=LYid0~dU z=a2%YMs@!X>~&RwU#~OF0G=>Gd?)Ti+!olrncJyoaeS?gje+NNHt)`>TG;vl578&L z-VdDoG2aQmJxQ)#Tev3W_31;h-r1c?GV+EL14_?AOWF|IThe)@JR0##*C)N>kHB>_~&t{ZV4H-Kb*SX&DOw17D-|z1oXz~vYDg3F;L9C5;6x$Wl zBgWH?KIVdA8^V5NvZ|#KOcPIv?=3nh{@Nk~|Bdmu;ps9;+QrSF`P_qxVBt9HDW}|! zhP z^J9-O9e1J4d7w?!;7MFzr6H&CA1(=>t?>&N!?BZ8SLKk}clb;Tm}1nGs0Ihbv|=W| zpp#al1uOKOAmfU2CX@nhH<7Fv%E3pYGC}W#)}g7z!ni$n_aLWum<$^9k`C+A}%x0;8O|4 zuL%fcLpkjS#Jh@&bqB<|i%7E9SeIW{cUA>j#=Yf?1Gtz4cvLy|Ofepo#!{?o!Aq^A zpG!D`%pDYd5t`#V=zI979v3^!;THsz5%8W-;ef213-(!CSO+BG2AbEir{v)JT?#9k z&P_{?yY5m_dJB7sb;u8fh2Mo4z4DOyt*91n-xGa|-mHu3&4wP8LFVmyr0=XRQ*+jr zZ8{9S@3TGw^FW%nFTNj~*P3@k1Ecnw_34;TktRo4HqvwqrJ$sS(h4C7!`_t7W<9@! zmzok+oB8xO){q1pVW!6pan^HMb~edRJX!8h+g+p`ZfesS$(A5v#8;Z_2D$V_z(!Uk zgGVoG@C%=Z0xvn13T`{8B3O9BO2uMynKi3VzsXi_gWJ5YH6s6IDegL>KD5i?F(AyZEaD6(p8S z_~T!e?Sf4Jk`3|0!-Cy)-nBU&I{Kzh2uFrK|6L{~nxsK~#3)-v(=19bU zpJ9~4LaENko>Jgn-wY|6Ac1n#K11nHHW?pM4aZatRTI$?S3N`{G$B9|Cf`eu+|Qur zWt5W^V4_cmOA*hK;zQ8t5r>_R!8BBHj}o7LxVoW z0WV`PBUy*dx&-|U3$MWU=qQG)Bw!bXb)b{=a_eEyT3pp07H)^leX8sV*E_CvT~n;B zR+Xn+oc}_*c-K?y;*TC`7Z)t~;jT{FU+v<<_3dJ9J+x*DSbb1v4zT)!pz67Yz=#V?p~BC_ zNg{o5gLU@&2Kv{aug6#)x5|2T@fv7uPP1~qQx~kOm^nM z{;+JkK3cB^WrBg%k5N|BPPQPe`la6gWVrXg z3QcO)S!1ZL;FSF4Ln*Y4`fF-?v6aqj8Rjv~>;=YHoXIw;#t3g&nA2Iovto+LXvfSp z<=bgZ|NAcP7uE;k>HkZb{JUC5=oYXRB~fH$?l$q0Lb-<^EhWOgEhHH&bw?c_t~#U2 zAaBqal(4?eOyC;Ql`7zjtm8fFY->!9D!NzID021OmHoblan>zx(;69RpW%1d(?ykC z?V;J;CeAJb{{nwT+i}?1D6*zTQKm}=Rw^rJ8+F#?^73vqr*cqBvQuo~yRb)pu8?+= zgJBi0U`oe%D5Y~aS!B{~^JW0{&~&P%B!!XRTyE)(T4(I9gWbqTJO5dJZI~@lOtVjJ zc1LS)mz|=19T3a(ie9^lq_R{F1*`-tL|>rYbV}w> z;QV?dplUiG&e7AmE4yWjBJZYrwix9PDoVhs4Y$ERL?^6DwTb5K3E&^XDpdc|{{sm^ z^^<>#z%9g0#j4bej2!2_2uT?HTWAyFzm+kWJK$ASu@7Zxg2FdLD$D~Nb~x5(hy9rY z7@2gZN0of}5m->10Bs(~WDV`~!YTsx&T`1Us|GaBz|SYVPI2h zX@@jt(j1cyXx6huRPrnAwBP`Q>=V6ilGfq3@PMgaq`jk#$(`BxeGgcNqUE6Y@q@5d zot5uV_MXFTWWx-Fy&S*d2eC6DCH~q--e-Qr4`Od3PxD>g2gv(Ab|}Oa|HFkh6tq}= ze=!yw-@cz=GVt@mLIYstu<&SDg)6A z_zWPKNYn1tZDNsToA^uuSQ7x1LC}$s~hJ{7`DA;kl=6Xle>e8aq zW3MBWVNy3;bfqVd?Gojwcf>T^JCH;U3Il%iVfgTg`xN$38o_b81H0Vs{n652Al?0i z@L%;fcB_QnC;ax{*9puHTsrGr-~*l&?_b~-b`Kqeomx;6aE2aVDFbx)1X7lp-gm~g zfKy_?jF_axxI{U$#%Ro=Sd34M!<-GtqElhP6O3tsErHoFjzKrDx1I_`5a$kywP*Ie zw(_j_Q=MN}JWK<49q~HEtHeB}1zWu*>tAXmyDD6^A~ON@S`sputm7`$Q3`0B62Amdr45mB+cw-e0dQwGIit2v-lDd&nFyrvj<(_$!FYA6EAmUc7OF` zROY8*sd@O^*d|HJ)u`Y-^|>XGVS%p~;%SQkwkW0e50HF2Vi|yB91s2=zR~<5;CZ|L zP%RI62J)J~@GnD}DWixnfS3I|2bv*H;J|puFmlk}(5M(4AbXx=v8rNz@B9E?!*yO3 zGg3b4v%{06IsrD-mhS6nT`BjZdc9 zY*cK5=f9PZS}Th}Z$5I}L9J!51?IfH?gXRq6v6y*2cY^NYmAWkfhV}IusqObgHCL% z9hg{0FYPTOCo%0P+Tk6T{8nI18L>M%wq%lBd>h7mc7Veg0#$w{q&sjTN4SVPS{-8J z61la)IoUI{Dn-xw6;o;Fnh;=%C&QZNQA^*YNma^sme!`%vJIe+u%jN3 zH-v>maA49ORp-aSdMdb=QpqHgv;mW+5)67C_J0rkt~08$*z9*CE6R+K_GQ_A_CQ$p zhkq+Li#99eaESlKuSBjc632YK>8GBZ2A2`oo3y{)mhSIKDVxGdSZ!cBYFQaGFUT@? zg;=I5T86!8_#`uroMezG5Y2`A#InK{TepiAge-*$==qix{%{}Hxc7;bg-cybp7O?d zXy#s%vsa1$eVCxtKM!@5uS$S^+x#DtxXz4}*eCvY6_t7#e5!dj37g5m`VxZYT}-sy zwZ$cye6mB9y*Xdv_^pq2DSNC+l6n|)ZO*&U0qOR&&$uph>~eLuK1=^Hy}=cB&Fz*M z8X#{?Z4C)GgCo#aBK~;-{x@{AFjjPqJR%+i?3H6}N`D#8qhhMbW<7>*DzuenLJt>G zY_L{vcQWi?7`BUz_?o$pn>bSFgdbH4Lgj_@7Gv2NaY5k__|GIu{npAeVvTVKa=|&0 zRLhX?I?^GdBSy}*=Yh|c(l~!7ZO=&3_R(&Kuh+;HOmd(0iFoGXIWa2}mMZKkCL(WH z7F#eL&pza( zYp@y?_=-KrPU6r`aW8}J0r@o|co9;7fEYudo2Z)3iiYO&xa#iROVbtA-Hl7i>ut&9FW-v=1-=BXfi0EAJ`i8Ueo>baKqi zrCZ(755xyz-*2xo`) z`5plzL*AhF`P3;U_!*tk#c1+HVA?tkeI&g=^ zFMVN*^BYyhWg5}_7*XgO0Y>8-L}57NTk}GTB^Q)BYN3>T3#miUO}@~>Fp7E`(!)ZV zkDxgFq^s!92+T?A%A6U2IZfZeoXtM_#QtHJvktiYj@Ae^A6bQR>`*Bh))8-AfHjy( z`<0Gh%@=?b2ZYZ98&2cAAG9WtMnEBEpO;{W!MReL=4LnI)%~d}NAhn;`3t|xzb3`+ z`L6y&DZb>p{Lg~4^YLxDz!>5A_?>ub!sjml{vw+q=^KF~E=Y%008bGE?LVDW2fFW& z@NsZtyyZAK*a`F{FNkaEs{0pw2lHn6;6d3D)xsVm>g>X&BsdxS@EDAn+53~iqm}_c zV{w&9XsRa7sn0(TLWx1#|{Hq4=j^oF90LTi)O-CrI&zR0hY?Kqrl?s>J-Ov?0>)~coJ?S zICcWq0bmyItI)56)ivWPMo<*BcNvqjn?cY~|74IHlB;A(9H zcMDRvpzujYo;&B=l2Fpzan~8N7skr`0XX?H*(bVRyP~!H)TV2r{vgYuP`zF0qVo*f zb<%oYP9pb6^@Vyp{D_D8m#yaTRxW>lzt)E~QMr^1%nxSnKbm!}H zJGXn!*gtO3=|W;U>c(TP%<0@NrJ;wZTRsF=ET{AFwx!_VIicA{?e?iv)hh{t6op{I zZ4z}(^K7ZqKQH~llI)fek|o^kv7@h;>LvOacovNUD1Fh1i3TNVSTqwaq) zu0xj)T#u?+W(kSXlp(5?OqGxv4d`lJ=8WrC6L?-2TJ00*B5I&VoavJ#Y;D&=(LYan zb8h@5W2Gtrbh&JE0;?WQEbrRHSH~j?244$WguzX+FK}1T`)asbDCF6G1G#9le;_1b zPxJ~&_%^R!x{5_lbmv^A74~)SWZEY_InDmZZ|K(FVMr#@3ekzvJy(#cP95I|dUa^7 za^j^JjO+AHG2cUT@;U9f5FvSSCTnSM*vtaxt+!RSI?~to!3p6w;>g22mnfo8T;O(lvBOdJ0fP#iJ5&jY%c~ipm%Q-i!P7UTPeG~b3;x-?UVTT`M z^nKZwBfJ7m>$=7Nl43EM7Qu$0?z+TdUK@D*-^A;#5q8*{X&9JHHyM1O&!`=qM{Qij zxwlW;<~t>Q6LU)XM>5XwS~9f91?<NhX2;lKikm5&*{Q=WHmriIq#jsAa_%cfAFryPHcia*+lmpmrhAzU3xnx z0|V7I(TC9z!+lMiNr*XVBR=6%Gpt|ik={=E>5-GrF)PdXK94dsElXB)iYDZZI6hS4 z=*|3um3Z-wNOx-^bYIhrHvaZBakTt0 zi;tWLCdomS<1pAZU#0v z9T+GPkN6s}Dd}_);1O#9f1bXT!^c1y*W|0J$o_d>ShTuoI?nAn#S@Uy*Q1vZe6PoU z51><=&+h@qXV|EFkIC|5+sh)|I*{q_PH{80dsY<2S?og^vErtCAb9`|OZp#i3g8jT zeKfLtA-?$MrPbQXdfc~n_{Kdim9D9Tt_QXjcVX+^A8c&GI*yP_eeY|32=R@ntbe|p zfeO(>7SJuJKq7i>}iTY~X z2Rah^C+a_c^a)3FRnSW#mULmBNfDA=qczn(H3rEv1N!e{CqnGmwbX7Nv9Slf(K20} zdJe@-n{Lh=$fve?2i&M1+rI9gdZ*exgA@1{(n-R`BcAGU*?rhwe7M+$y~d@*s7;=~ zM{l^+R^D)}^NM{zBkLJ!?{TQD`XerL=%1kF2Woxq#EFJ*q)Xv|eV$Hjupc)RWF8=C zIX@`H&wm_maP0?GG1_sqmJKg+vstO&{4T+}R&!9sdwjMTnk&Nij=Hxp1~-6Doa!3$ zQzLvq&R2R8l=}Ehv5-Vid{6V8$k2R2H2T>LO@q$fx7C;O)2Fmglb$3hil|-aJvpX7 zT4~oE!RS7u+oK0(3$hZJPq14Pu!B?eh#z4`Jlv{#1-y@#ec!oE;5gUJ1|M{yeJSdM zMi}j2W@Gm(RO5|L@W|+uBp>8v4oKf6Z??yrd=)MBsz>!Uoh85O(bZB6%Mim7ySByx z9xK=5>(k)dR#8|v;3YA=q`zI7?R?25MU8t%1RGQWIQ@B-UyjlLurJ=Mx@;?$t!RXCr6{$QTX-~DXdSys3TAnh~o;zH1eG15&zm_=5Bqt z8^!-zz6a<3&$rv=$$Cyn!ztOXMy~36UddqYYS(LsO@)1$Pb~CO%vkxM&3`FYm6xnZ zzoQjt0jTU=VZL{xJpaDO`8$h!u!`11TItj`Hf4Im-8~x2^CS;FEZif`ftFHQ zMbq3HuCXZhBUFO-d_G8qq=45?J3-nhu^7z$J$UIS3MY+x9zG2Fyo?0&&C(vqQyB6m z_uj+lj7!(Eg$(B$Yyr(#_w__H&ATqB4?;UB`77uW__*E9x$j3%*4a3@x0$ztI@}8$ z1LmoO5OCcN!)0n0yWz^LiJ;uX(VYzJ+ca2LWSDM6xZ!K$TeS8<17tL25xl>XFuYo7 ziq+V6)mC{%4ZnaM`dEhg>IKQ1iub0kSnSA+;1dTy24)+yuBV-qciLMqLwd!RanGFE z(uaOQe_ue`%P$rBM4>(nvH&+_0B$`4!X0TY3&2ct5`;SrF_kB@*gfb$JL%Lkdl9EW zX9mr5#*Vdn?RFrjj_aW(=`rSA6>gcgBRX| z53JKR-M4-euq*2b_lR4(!gyVDdFI>Mk4Nsfk2F2(%=ilR?ZhoikLU!gniRDH&}#2M z^nm0jk63~e^zUN^A#K8zdEbdDgNp|@a;vzkn+LmdGeVQyLT?S1ar21tymv&YxLvk) zXcXxW!0L?HZP%M2bzZrQQs}*VwYleFH`_BEr}|q5)%j1lH8|;383epq{*>KFdb1Xu z#LZ{@8^L)b8Ff8=&Rgm8-{`F}aA1hvd_670$=$-q-{o z8T2THx(?k39&uo|TfrtHw|%<(uC0hONO5aTCpQiB9vHyIrjR#BjR#UMy`}Hy#&U4| zGdmvGLHTk*YX3Kx=$qvp@gLl$OhY1X&{un4Va;Q7_ANBjs94iU%seiP#b0Oo%k(ki zYg(|*%X7s0o#^j*u0GqPncCj=r(w?=HrUV7(#R*tvzh&>rCD*04MNGmKefj}($BjU zdEs$`UqvZ-#2Rqdr$WZfBfiunYuKD>O{k^XSqs|GBWA;$K_cwMo;}im)P&R26Q4uB z#9e03*CiYH?64AVeSaTA_clh=4hQW@a?xq--@x{V7}QQ~Tn+i4H=B^A9 zZ8U5A>ooPB={L^(5B0YXzTxzHJx*GPgG^_3dA~hDr`aUK5oSMDn~S$6>D_Z-aslW= zXbO)O5{MFg61o^jl9cAje|WVmpRHMC=BK(w@IJsL#%$`q+*Yos4t^!1#i*Vsjh;$3 z;^=NRPI9Y2f4HDW19u|Msqq3bc2?loRg+7%nAc?lh4P=zc!yf)oYxDzHK2pcm_6N_ z1h2TY+pr%o;l#H`{BO*(>6mH$+GRKZeU+vi+FjaRAv;2P#C6@;_9myCstKufy~ zD!!9KwFwNe4FxXPVfn(&&JOC#+xco|o$A&s?Ve$F?8cB-;=Dev0{xn`-C< z^w77YoaS>&a+)tMf%H+>_WC33uJt6XWrPVyp`aX`OpxDc`54_&P^)h;QHpdwYD?A` zr0j0YX&y9)d1t?m*l*Rx?>?^F*P+?vvQjE8`YBT#GhI>8MQUWmIEeWhXmZH6jG0YbLP8| z^olT{Xq>vii?ehVcjH^M!G15+GH@qAPj7&!!h0WaUaKqz^`yK%e^ln%IzZ2OXg}S9 zTahI1E$_4?@qM2@iuTr$cn%r=sE8km{6>VztJ_biDgV55PJ3O2_ui%a4^ zK$+drTU3y6;`{wH_kc?b@!%vB9EVQv_n`47^DrOzG)K@+BdL#8V2&b6i?~ahFfTs> z{Yf;N>M^@Hv5P0z2Y6MlUA#wp5TSa+jXk>Pnb`Y##5&-370L@)Sont=VGph20>X`e z4q-W`Phv+uEuZrI7~i4O*&6jb;%j)sO`d(An}be*(+T|t9&v}qAA>Fs!|Ff`CBApD zUL8PbDD>43kC=-b4Cf(B0r}%4nsEWnB`_O+Hl#bop#I>Vh&;{%rA4#UR@9CLtycq+ z-pJCx{w|mqz^Rq)Lym(m!t|KuS&c{h4zn9c%L{=2E~#oL-eI_7;t{V(YK1#6!9C+E z`MuH#@ReNncHyIWLu21V5=irH*T2OZxj(dx5Q!%viSPFKl-n+ncosWw&Xqw^d(EdH=>R44A4{;Q*P$l0Rki_SJsUXM6f+|6?PmqGl5_SN3NDu`v+-wRu(>f%q z6@utJu3pOD&k{eqGZA>zM2knoW2eO_AkC-R< z*I%OXmq_E$^2OOSLs0)(=()+S^onymKj&A1?}Qr^q#Z&M7xfT-QHvBkVv1ypUc`IX zRvyz>k2$6fsM_O@;x)vDVciO8odpk5FSl_c0d~%;yhVu1@V`0mn%ew?)FD*MPTEbl*+DBi- zZb5+kuX^@)VzE>6?~x_QtmMWVSXg7T(e>? zfb%dV;nn(q_9;=1foo6=-4v4(E<%oC3a7wn|1OD>eZ6UK;>+%l?oQbw-2+|fw)BMU zKFEK`oH9uq&N(IELt-vk%g4?g-JeM*DYPmQr*bgQeV6#MXQF2o@}%;%(v1D5a+m5iB`FJ!*W&Nle`^}Y~3xrgPYZ)0hfG|cDne$9UYQWX@R6k zb21x_mn4!49v4O&mflLzK-boA$2Q0}Zj;`{_a46GYtY-Em2M(N=)0Yo=)uq_B#D24 zO}Cf?Sq;d|a4CfwJ=>(wc}T}h5-H10Jd zhm^prAj}30&CmEiZzO-c9nvFfq_fw-EA7Nbb0N{Z{qTZcib~g#p{kQKE*<0u>LgRu zNok#92UgA5_Qx^BaQ6N4Z*F_KG8 zyrD==kUXol8uxU2^apa9cPz|l?z6N89L=Dmnax2#09!T4QtHR}H_h~`l?)RL6 zti<=YA+wq7m41U)wKiGyLJop)8gZgmmY;>30Pb$m$P2P>f+mMD^yMCrcowIm*ZZ83 z-oPo#H?ZT{!EnYw8aJ@|<7|tEf_{f1(AV~65=$5fZr>&N)W8?{mc+(x7e*tUWJiD- zO5r{{OLMmD`VMy`Z9)&j?-`88kx2P-8cR4sku}{sT~Fs;W~3E<+MFE`9of_;IxHJ& zQ@1?ddBtpBFm`=3;$G&vX8+wW8bP{jefCi7g3L(yAo~B)xQFx(zHjhd$2S)8Ktm?YlYO(VZrvO_*t-rGvzonGu~olE;rZM0y=?OIlYc_Y1h<51$fk!=R*U}87; z8P0qBno`b;;}CO=Mg*mrrm{yh1yy3GU@rKEZ3OYSfXbnl+jBQk!*R?UmcE z7;72f=aIu^o}WyT8Iq#m@ zgbfyZL2bzfym%z7+z?c4Y-06kkd1i@>&PFV$7dwQ$RtqsPxF*6du-Pe^ZW7GF97~) zet!;s0{BY)01p4r!=fSq;RFaZa5!6!bpPzN9UB80Yb;Kx##OJWt-(yVVuQ@@C21)u zZ-X&M5;2#~?y}X;yT4c2Aig_)DBo6%egV2?7hi*4@0X?<;9M3j07>Fqo(abm z-y@{<8PncKH&}CSJpK???OQZ=k-kIQ^)cZzdggm%Uwh$;>y!)J%jgSVE27?kpJ_<% zDNv6XwVdJ_7p?}J40vCZ2hdoLd|Or$M`AZaaYuw>)OzmVH+3a(DA#$GbK^0j5qV2a zG)QAC=zK{GMr=7Z_B><&tOINWM^X|6z9XU-hapDVW6`dF#Yp1kfcb6#a3f&4=S%h< zgCD@Ka#ENp7(-fbx_#h*Akc5!$PuIvv8$BjvuRH7%V>AveoS!9D;eNZ-qrNx;R>AI@%7$L(ou3L5*?~CZyf5(?`Wcsmm_=oR3)1i~c4OxD?ToSbs@w%@?qNh$ntX3sf zTDQ7HZ|8K(aFFOjPrcMF1mK@KY37sd&ts%^iA9*BX@o|A!k&fomd0UUz!`u)M@v)7 z{ix`s`#ee#zr%i#`onJCAO6Ps#^ca3DT)%t5skop2#tLK;Kcm?fbZb&U-Jh59w0>? zwAe{+C}}LEUJwdbnkRhS;c#hTG<#7`>+tjeo`89QSd<8(pH57cA(zlSB8l~i z?{B$pninquGVr9-)0`mGx8e}&DCv|k>uWyVIl%Nk#wVo$42C5g@CKDg_h z*%GAQlHqI-^y*LN&v*!!>O#R_A>qwyRy*hEJ!zGE5aZR$UDZD9$9v5ks#Yc$VP&8rg1Pw+gp-%vE^H5S&Z{W`mWUklX5Z>5TFX`cK)o zd5s^oGE*+NaOdqp(>wOVxQX=`w2y-i*rL+t_8qQUZvRt@2Bn@}yL5*B@<%NylkWH1 zCF7wHO-pCQUWmcn+o)?SVc1n2q#cA9(6vgQD#|HW{?_-2Es&L@yu=|dbF*%3>BDvB zzt#O-Uqk0IInBieVKSY1>#Lu@-51bP{6zn^kip_NL0qI4;wiks=E@%cp31~l`8LR- zE;{M?GM~nm58Sz@a05NF7PAZ}RY_coamSz+VYc)F?vG8Ly}kLHhyJ_en}_bptn;?= z@(NzOTAsW!qo(es#?$StO{&ZHHi36<%yGvC1$lMe><(LIjkgV2x`O5u;$9Uq5O&mV zw-0Z!*-b}0;_sxO1DCQkWU4R9@6>6U76e|bGu04Rd?VbhMhMAE&6=jA88WmqgJig& zYdc05KU>mF{zKio8GnTiRNOGk7R4@KKg{%Ogav(2d&G!4eY(8{jFuv=n$O&ccA`~D zC&E2=^@#3&5S{x&+gomV6tMbpka1%7EmH-9_Qt*gbwv9P7JVgu4{At*ce4^uLn35M zsOG%jL(*K9l`rD{KeU;sjSce5B65A1MC(T2#iY%8-Dl))A<>i>qPQ2K27x0diq8R} zndmguLOP$dq79&r!b9h>J>s+AGR?$(tA?K?`RQ^InnX@X^FX^}UFA1}MZ9czN}3O! zMCJQH6FY38Sb&|04m407d=9)oR(T>AqxuWnJV?Qf=ql`Gqfisje1jLr1n}tYfF6hs z@p2gTh=)2u=Gca-aes^Yr8!1@L|?7htJ~cr)?@c8*JF&G-l0C>!8spfO$_|bhz|E} zNqU2n?NcLvothWphTiLsC&OBF4bjUJS4P%CA?m*PPRqA*76**z>qKD3TW!4 z2>8?bsDEB9vDoL-`ou{-t>yc+VeL3Y&vsyr7Mcda^ofswj-+>zUiap>gN(9NU}(<= zgW1?*`|I^>L$oc=X@#kq#=KO&DK4)0pKEA!(~R#C4|xq^RhLQE%RfNL$mh$Heg;ye zxxHJQ@5P>BE9M>JRMcH9<`mLLf6!yj6B-^L7~B+n8ZT(~_kkB9G~q==v^r^R*y7td z(1JJBsQ!DzRcEks%iM{(o#;c*$u`_O1n-MXvxWR`W%l-gQd-EA!nJf}qDjO`Wns`i4Oz?ytciUciT!F^D} zzA#8S=`pHJd%d_vp=-543SWOj7;geq_=#j2`y=jh=woreB;`V+y5)j%shMQ)sn^Oq zmgQ>EGarcSQw#ezGw(%e^rF1fh*~{bTLpMoYQ$;iy~XVk3QH2nu{eDsITlgu+f8!G zxM30}@1bhAgi_pHKFo@`ZWT(rJar`AG$WHjlFKH9ldwwrPcbPTcK~PQgnt*nU7+|x zu_=HP1t^M_u)n9xa2mM6wkUoBYOO?oo?j!RuuXvQ4=RIxQ` z(%#8?!CRXDeVe9TS4HX zuf7x9L7K&j7Y`UQOg}uN^$AnN(U8`c4R)b-ww)?b@CN!Rr7h@+WJ+SV;9 z0Y2TPkXFesHGtm$-epK_Nn?hQjh7^r0 z)Ex7bWU2e@cLp1a3IYuRd4dxn_NdzEjo`9~;>*})ctjiS5V#gZ*h9gMp>ris{2fjQ zY1P>a36!hcX1m7$IwOqN)lM$O)0=C!B6|hy3W>NQK&uwTu-c>BPn;gF*ooZ=@xMf| zke|5gt0F-sOajFf>|JzPkFyV~Rd`=@C}_MC*b3g1S6-7;Rg){BD`8-EvwGy2%CzG3 z#ej@S=mkXGjzhmRMSt7&X*+R&OpW7Snge}G$E6Rej!PfmJ74u}TOL;DB*gbf7aKwC zngx0+1?#feIMHrGU8K(zaBGf{j0NfhvM@0dv5UsrAu*F?-?V=ct1r<>sF`w6425R! z51qD-7Yb+%8wM#*ZGzCaDWkqlrVbK_0umFvL>-u0r`ORgM2K0RxftpD#Erba(fUX= z^qq9;=|vDuFZT4?BkhgT?$lzZy$I5F=Wy>O)>UgaRgJY9=(eHZ9{VBmKAhu(r%I}g z+5`FYN2H&?ySt6GPw5BI=nR#y{k?= zy&hav+w}!#&qpO;T+qILmsZX(kH~S)Fp=axiwbG&QGufP&ZQB>uhG9)lUt+w?El`3Gr zo{y$;(xF=0k&yPyXl1XssGI(N@5O7e;aW(~s4%X&#E;;UURdb#hVKtY|HoVndRw>O zBesHqq%mYZ(7|7U(e1}97X5wOsq18aH9ZXWANv^k6ZOgtl1Df|a(XnL%!oAwLHmRM2&sCE;STXp zpBg6K1@dmS4@Z8X{kmrh(RXg2iF$F4dz9hk?T9_n&^3FcVW4g|)lG!7-4xV4bNR6P z?2+tyXv8x2E*Iso1tnPG>l1aZ4QdH94t_<0CFUrXl>rw|vN zQ(*Q-iAi7eT;L0VhblO^-wT{LiGKG*z4G!OJe!W!{*1s{d zX|jFby4{dR6{hN@@60eYBJIipl^)zW65`JPZRJp1G~S6{%f>V}zW+CphPS!j-b{T= zEwLyg?^*fascwWc#QLQjIE9ZqwiwzXBf%#lz8v*Hdr!Y;6V@lfMCkG$`4F<71djck z=|Q}gra)3>FJI3)@ctj2n1pcqc)*_YP!2}}?o6k3tV0~qL;N&ar8>m^fG38BbJz?& zlhgZf*aUbAKL_Z5v{dOJW`C-XS;}7Fg3daGGR29{Nspt+E3w*REPL1+HidK zKtLCjkvXo!)9U%xcGbO24wl zgLe54^hyKXxw(cf6tHXCP&OOuQ6awQ1H<;m)YP_QgoRvIwQN!C%rJgxIZ)S<8K%9g zZrKVAf!l4=agddj5`g zzBe!Ivw~KML3z|yS@a_~$0pims}yS?i6uQ=PO~KXB~lhby3KzUm+E$2qqDeF_kUlb z9@ry3>IsXE1s&Rf8&otK#9;kmkUJ^EtUzzLbs?8DzeVCDXu3nX677a}T~G(a3mn-^ zQYU`7jcBxj5A-UF+7x5LnFvzAJIYUY`(hr!F6j~MNU5DSq4X0GFWoRB85X-|Jm;0G zsm!)ix9w>)ZlW~cELIo^9*I?Gga+a_PfDe6C#BV?zJyBXC}d9GsLJ|h+Zl9M@2Wd6 z$c&d~WsNHrq=teE()ooKq>Ffw_)A~GP_5ToBn4+h)F<*?=~C=2^SjbDsM<6{ zJ5EJFuhgQb4(z?}MT=v+d6`?%-ivcC!iIYVOG{g6+r3dU+-eos+`(-MxQ(9M^u^v~ zucM`HNgL@jrn5WZb#;g>%GvfQt~miZRB3nmGfjJu#n!z2l{M>YT_+zxuXeDQqw@v{ zJC_{EP&Ww4p$TH+qOTzp9rcGuhB^03tf6V3D>`s%*MvE{5;?!viExly*b+xn7} zISOS-+Ry=+Vk_ov+_M1uT-Qzxp9Flct8GIXWZS7k`(RJh9H_HSikqOLoyi-mI47+E z_1b|uAP;cA&W#YuJ0;EO4nh(lfRgihSZL@bnD>mIErIV0KX?L0eEHrzc-FznXKSrqN=4uaUEhZ zzt1eMdM?N_SnTytKO)@`ow76^o!NGX>Ml*R2-!d?cel3{bxG$s9ngt&JxYqM;&7|? z*_gH{qQubtx7;+*K$?16{gx^#-NpH(42!A+RFoT&f@J1%?Q;9 zaHL0IzI6FtW79S|i*uT7M!ceI!b>sGcJPti932XIk+(e|*+SL&Omj5JYrWy2m)^8h z;f?d{Dt^9Q>(SYvx2nF9_Wa>0=6d4^fvp*+CcWEur-a|X>3~G;M{{zT-w#rI_0k!y zB+;HHr+Kl#fHjfMW)|?ChIiQ29pb&-g;9AZ3-mBVbU?=@{Hk*^&&)pK6}@M2?#qH2 zHBp%EtGf$(Bg~qpm-{^016F&uKg3RPk10m&HFZ9lGb8G>SM{sP9o9?Ugwq0MCb<*qci77v`o$osa)-L zqf{-OlcDv_u8gvObWSqOg!`xP?UiOJ>32XPIQ{zWfyAu_y|d&<`=#|cH`<*?TGht= z-ZqcgYwR?&kJ^xPBW@WqRE&DVdmTIYUoY2tP2!8~izmF;es1||-ZqimjM=g==f>YQ zZbFX#q}IEKK+ohZRR&Vrg%sbB^w3eC2`s~HQFVxK;FN3*PADIBqD*a60|m2D=26S$ z)OkCvUx>`P(I@>R-k`?|ufhXZ-%olw+n#Hm8-ul{U{G*+v#JlyqcM{9N{eUbxZ@Ve z?)GGahSb9A>9j^2ZC^c!;yBvQHqcA4Z+Kg;gNM{7UCGlrN!MC|n@M|@tJ|y8(5c)u z5-(om+_>MV_8LH4CoDwiahu>D`9WTTJ2;Wr+9~PVFAZQV%W+#;6n%A5#_h&^ECx;! z^b*mou3?iwgPt-4w|Fe}$!P2N&MA1=0P=nj)bdfiMmk9@$zyPYGA0Kpcs#~r-$vm8 z^o^V6XC`7?NT35W6Q~bUpL!;0X688>d!XecPjHh^v)8g%@fY38-^|R{+WUv$p2=`w zxN`_bntC7F>a}(@z5i9TT(W$Ahu6HDY;)$a=@>sWh7Lh5A7jONEULrD*tX}OL1Gk( znaWGlA)fP0MR`sNRGK$D!{;oDvP2)uz|Q@01Z-+OF&OunO9n_8VHWpjnn;Re5oRrQ z6PYA&g0@>r4h>v>&OLNEJX{1$OeySTevmgqi+{_v1Th&l96`F^o~UND>@*_=bTNBU(eW44x1 zMz5Fwe!pZNyEK1|g>xS(|7+wEL&97>n<3so zIcxA4aC_FQO;~p>(&}&o-oYikYfEd1&YTSH@<6O89`FIpr-^$$BRNg>Hy`r#@V6Bw zSO2nJ(P!1ixCONfFyZ_4<35XVt2mx^7CYzUnA42`NjCvh-OS`xoCQB3*^^n!`%-E0 zBZ!&ubQaRanaK<%7UY_h9D#Ki_sKXV`6m9#n$|tykEhelipni)@RzD(U2*gx(I>9m z6f2+)T_kBu6zyfbt@Ul#&nO@*JcnF~;IeweDi3j#_q#|BpK#P8z6xFzbMJHsHSZxu z6pN5xbMHX7onP;ks?_X&6K5bpn{w-}O}JYcac^}_@#^*xoj(*&S(9A&^5LFFq7dy}oCoa`UJL1dkrU*)@{-*=z^OlBvgs;XqftIHc!CQYfT1$@E9)aA9r2YVXWsM$jI7Y!h)aifWwBn*v8sUKsRPs9$ zu{@nDhkiP_2YrX@mA7p`&&!NJtHt0A<>qwF=)B01C!$i^(O-i0w8iJ8o&DGl(kP%$ zz1?OL6b*P0F{l0QpN;mXlVOr*96%?cd9)6T;@_|fA^qBE-aG9fxYSoNa*nhl0JCnLd#8@fqHi5~a2MCce`Q7){zc+~{5+_rRrK1MHwY*81@ zpMGh18<&>11*GMtb7^^-qG{$ujO@eEvqlt)eCN9z`v0&$C{My{1J1OM&Z?pPX<4`U zCMZ7<^0|{$y?sA|d{ElI1-I(Ga$(#g&}sT3-PjegnYPSa3JM#%ZLixYd@wM%i&`-1j2 zVWhgjgike6-RKjyzm7ZL(1uJ>)ZoyeMrg+wh8PWy5H^!8LA-oO(iqjqi7X2qaat6| z_cYbgTMJ9{I`sK=>)_KQfk^Wt*$&c&G=ffCu*);rl5u*lPIuAoM+HA`aX%66Q0R}K z_T7aVm8|q)!?Z@+REV8@^6Qe%q_n<~E7Aw;%t*OFZ>FWVk6lY=JL+orEwU8%;cJzr z@C{?*tmy>=E~HO#@4_ z+o2;M9lggVj)GR1=C-vr=qy>w4F21FisM?mE{oEk>azCU;GQ?5_({p2aMJ4}do# z^7Zsa?sf8Q!z!6`e|Igc&C6l38y;_w(@o{u4gw!WhmsuPD#rw5p}XuRzJu# z42^zXvSBa7qWaWziqAM1r?Q2=w9_MkAd-dd2tACws)tFnUNzW+Coz6Q_jE zq10TK9VZZHX`eqF=RT1*?{O8kwJkbHda<@uYTRnIkYH#~B?LqEC85!4C}S-O{$T)Ozi42+^j(LSthvd+NS^3Wz`d&dBf%ubhGL+ zZ!mQRH(hGxwles)SY-C27<`gQooT6HmAM=rlq+}sw|5mP*} z_)_t*lIFHy1lunan<00UW@~O6@CS9V`vxvzZ%y*2SaHBLKAcZHtH46}b->8%Z_)F%wN{A}fcj3JGocUbM3R)g?OTd;e6 zZFp0`K&#!9jobQ`f40?&LhATP;=+Ahc`&2(sx4-+i&>X_u0lp2cZ=P2Gfq5tsC>2Bt~;XWN;M*KvOH zBJTXeHd#guy`)Lhx6We!Y+vXETkE+?g#kj>1$ynIS zjP)&NZ2oo7uY1V^g+Bkf3S>I|0f3#$XM&FywV3)9)vd5v5U+&u77B#wxra$ zD!(AVu&{ip)jBCLaZ*y!q~zpDDJhduQ`xez{PMzz^^T&c)^!i!CtH*kJq$e2Dq|0p z<}Y_nO=J1_)~U(NSzfk^+>_*tB5O*)&I?rBi%Jd|vd-A*Z9zY?^XC&qGY&NlGsYU@ zjKhrTnGfle{K~|b#=!PHU}BV+eJ^O44(a#)LV@@G`U_)((ZUM$6x+wf2|+AE zxP$c-#mT$S&m9oWe?%N>$dvwF28}@D7hreX{e*EJ6 znf;Y(AG{|kIXaxNC3m{mo<%N}z1YPP?{%?|`&{g8z$0PKz_%W5cfx)R;JABStaSxXcE%W<(CfV<&0ZoZ5CC0JlTAk9aB zAA#Ftz(&A#&2_ONe7%2f!#xghdl2Uz;~BOEj5!N)ON$;ZD$T7ZFIm34sGK<+CAp3@ zxkan11+&VzyVWqE)p z4+d7riUCs|3@i;wNaQ>ifc*wA<$?Td0Ze(I-{XKOP4X`xT}qSu^!}xeooF4Kl#DNh ztu2i!oMee}(*K8x%AF-;s|kdb#Vm_8aZKDg6U!%4;>6XhAyv1hqnpLcP9XS-S5@+tB`3sSk^0Ly>B952yE+)EBW1=tLj^8HdT7--<9eSS0R z#^?Wqe6oe@_+|@h|9A`g;rtfntSHZ4y}Za$knb!SJ9cb&QE3q%O9?tr;b==?QE5d! zhe}qLjG2aUmb*X060uNdvOT9%)S=2`13*-&(w zHQK~)El0Ap)PguyM+LAo4#3nOdGxvEMFkJ%V&y=Tx+Oxm3UqStXJ&o0aIHWfd3V+zpeiSI2QI4SI-}}2ipBu`F7rpl()~|Cy2RtJ6-`y zeSrGbKLOtXllosL;Gr-n4-rpqXTuaY4saA;@;@1{1t$5=1{|)$nFBbImrKVM0v-r= z@}CcQ5KPKLDd55ILvZikXY;qRs6|@?R%@IktCw3GNe;`Zl7jNGg0jLQYAKp{=FeJk z_hL&?d3jlRd|cs3vaVRS+)+}-?xtTLiuv>lU@>xjnPD#f_3hi2XQ;6EFW^}QcpeLH zu>}32{Dj^~fn@2G6k{=RBFbNcu*p9jR-k%gLPkbLQbq>P2T<8=+O&+6X#qP*;bw7o z*uWnYM+uXam6eud^T&fIl^>vhZy7Mmntk&(3w9~~AGy!#{gVR({u*x03Kh0j%}$z@ z#%@o`AC%@F_HXNOia)a%Q~UvLnkloD9L-L*pCV+~51h`vY}9xmTbg@xCOWKq+(6h7P3>=5N1@ ztPE?G)!%;pelQK0yVVXk8$UPgR=a7_tm7w*_S*$2lK{j&ws-U1Yh z$J_icOnX*VFUMXE08MGVDl7{YqtobTO-WJw@$xV^Xa0Q3c5*BD?a;w`b#;Hm$&th$ z5uRry&RYxV#w*1Xc-MB`4@wZ z&}($epEaLR#VC%qPYiwsGHEWC`w8kMY1(*y-307XrUlwxwnM#6$(Z8rPk}y$e&V;g zwHUWm0Me7&0#~kP&7L)2zyQhy%QtOjzrk07FDz&~%f|O0zJf5UF`?U8I=;TKW-z30^ ze-_wIn7{v6V6XoL@43SK8g2{lErNYtxaWN;uu7N}z_Z|ocV}KJ^oI|q07igZe{vV{ zx7Q^6?6>&3i5O_W{JY^aiu~Q|SA^Z{I^Y!FE)~t+wS9%lbbK1XMD&)FE{a}#z`(jd3Qm@IDT0_nP|2r3d>63r7 zBHdh-P$W4%dG7JYmp1J`WB?KHFaq*`mB8Pg+|B?yw4L9Mk_==0lr&@_A~rUb4`3vX z->mtw(r%7JA~IJNt;as3Y~>mUr)0*;yQoPPXTdTH+$<%9Aa_Bb7C9}e%PK6Zi1g$H zFk+kXkL~#D;`76{fBN@&vFx{iRdAs+_X4K8()SEt4NRgHUj$5am;pX(0qZzyU}pdm zoo9f}`+&(W!RGo3y~HW;v6 zreHQ2FqMh?WCEuA5q$S&^1g`RLcmleg4Y3-%TxuMn?J|OirfcFN-K)Wb4v7Ffogz+{#_b6J;YwHj-r{MK)4pV>}EVWP*&R$;L$4Nc2af#FR); zA&V9ZQcr-RHErE(e<(7zQOI9%gj1Xx#Ka1V@(WkxugzFbRt1IA|=zv?^u_Oq0gJ$o%Q8i`>N6@DVQfR6g<-iSV+&CdJ>ZpZOzq@L!<} zU&B;tW+pST^?DnbXU^k%0%kD=8sU8d=`H5|5q%&%a=#gm+DLdkY`8r|n zKKyuj(KX0^^|oYgUVCFcH!m`FjO^dI^2QY&&K%iF=JmE)>&@INKinUBE}7_Vp=4$( z$i(yO8kT$ajD=+0ox6~m*;#^y@GaXO-%F-i5OieHFyZ-9;x%dFc|BcwL#{V818)b) zKlw*H{9?WuUb$KS+#g1O694~MzEB{ZFCBwT-b8Fn{U> zPYWiEJu>NcR51_3{0kTtFDv+)iunS}&*AkCFntLBKV%}j4koIBn-otla2j`HPrq4Y zV$oE=JcLC`rIqa&nKl{cIqikhn%vtR!EeFO0d>JYrN2cnw<+d!#jI4!r(wF`&jypZ z7_-3Cfyw8`xw%=kH-jPM$GN#hwjYX#%a3z&t870qQLzWk?YGJHNz-rQ-2M^S-j=S| z1Mh?Rp6YEZ%ui^Zfyv7WQ-gf&g-P{r0OmhnR>Gv;(=Z9*I0o7+xaBq+6LxR+Ae8$V zgeO|TjCvrtWU zfqIbhr2-v5?&m<+km*puO%h~0UN!n0*vWd4TXC`!Cgu`zf*8pH_1Inqojv^N_d2V zqxw1CFMtPge4$qMPjnfj`_!bTCXx9?VWdCc$o^Y~f%=R>y z{_?zz4oChr2hz37ll^JA|7+Um+{_=$1=HBNvJmNOI-)(sRUO4R` z=vT08O~J}s=h_Ex2u^s@SV0ho(8BM-BuH~*Gq&U4C1y**t~3MtrK3l|pwtM^iiw|# z&6=(i1Q2Kq4`i@I={gQ)?}}w?j$ROw$PZ(S?=%R46)c}&zeb-ja+vJT{mLW=@dSYq z%?}cU;f#@-R#j23ARvnO=6#Q`7$OK3@_|`xS18_QWy~|}UThS?RQ~vFPn%T~KmA;1 z!d3n_WgGc#$-l6e;75GMV!(tM_)N;J`JYuQi;5h%`K2Wf7qO*_=BCg4RYBRB)fJYh zoH3idx}?IANft%rY-V}c8V6_O7OivSuO_jWoAD5|tRkPK-#LE_q+r(l+dt$Byhr{w zmy4n)a6xhYY6VP8Bq1P&qYQ!wipOONz$IEr%a&7mTy{YbwPEF8*;$;$tBO|1(hpf> zmPK~ZIF3O8m6ctoh3fB}_D$2l>wjjKG=uSczx4IIG z4@~QIT(m~^R94|A&tJ< zmgid`dnQAP45Q7#trQ>;V?Js5S}Qy$fMS#Aw@J)bY?AyoNw6uYsNm7aW+JsMZ&hki z4xrFvTB-B|AZZy$@&n0!AjJ=)`hoF&V1k@=RI0xe1j@ybEvX!`og*KnQW6=Wj1wf6 zMTY!#a%sqpibL53jLJhUIlwc{A)a#%@vL)*=bb}5^Bm&2=Mc|6hXVP(nf*ZSVI^lC zHk8jm)&VFs{*0ppij6uizS7BgZ&xZGR!Zdq zQnC(6$vYq=^MI7x15&aNXadW}g0Z%Q<2^b6lmb$^hYV03SFFf8xltEatdas&1hKi>d`%~|iJ}Ly`{e8a zmMPiqkI1t|2A9r?#lF`KDg0EyV5PI#PQaO1D`fBaeg<$nR$?nK_psYSn?ye*h{G(>-P;xAg6j_V@t#72?jr5SyKPnd|m&#=iF zHR@~%{xWvO?(<#!K+PI;#EX7S!#1(fT4MjOiL@nQY4lfh0=EMUIOo701MER4!5;7i zyP7%ejsX?+EX^AGbmp*c);(d*W>-G2F^cuicE&!&cOKs-_zv2A`ol1v$2Xo05+>nX zH6AooAHj!P19Xc(4^BWgZV#MeAF=mYAGU}sVfW)!#xC|b^1#?7Ub0Kzq(goby+DI< zP+xe8_2>5yf*=)o^DaUkVHQ97HRyb70MqDv`eya)_grlDwoN!?Kg3pK4Fqi{*i<&P zO=HvAbT++Bzf|wKqO+h1%sj=-wAEAfPU}y0rgPbSY_om306_~QNn4oM3=$-@EHA34 z_+RY3dwdi{);C_=bIpB10!%Kz%rpr@f;b@vL2w=r%v5ZovJ!j-9@KAI9YBgSZD%2{L;r&@RaMe*U!r1FCkhDHH%g=(VZnU zCi8KoEPtYoz{)@CU?$1Rbdz6e-2`o?rL8yDY@?I}Pd9Nls!fP_o0`5! z@{U?Y+r2~8S~+;4!-fH4#}lx6s{(IT;99^8+LXrm4>ghvwC_J?SW_D2!D?_IeIga) z?H_6i!xst_+AeyOo~E1bV98jlBges{VUNU)r$4M6zWx~gp_JkuYBw;yOi@qcM2g3? zG%V6G;oJ-M^63-RgC`QdUGMKIC4LuWl}V-YLYAB+pV-VRtjiswbI&lJOQfj4x+vs z>eE3+;@K_t!*d&+Xo|N7(`OP#pLZkxkLuI-pTI zN-8i8(w@TrPxE&iHBWh9o4QfmtUj)OSDh9#Cg>Pk|4_f94g*J1xry4*Qtr7GLpJ&) z0~{?$I`}f(5uw=d2cLeW8=DD!g_#6%5#~Bf9ZVW%sr>-VQ(viWa~%@+#qX9J=v7-L zgHr1Tg?k#6=V7!iA%|((lSZ`xaHCqSJZbwJQhW~ud}(P7YB!#>nZcx0y&p_CS1rpi z#HgoZgi1q8b3!ev-epfHJ%+yHH3$+smeG*qWEC0CL@_Tyn%8{IkeXFJ@;^|DpL*NR zdzI3rw6`Hazx?=5C5N_`N(Y^7<`%C}Pa6e*F zllw7pGvs=yBzM95lp~tEpL#6%794(=PQ%gOMng|h@^QcNoCMizLVPCpURP4;Ql8fp z$}Z*k(~N@Y6_&?j zLNF&_kQ7QlW_y0EhzmEBz`Ply%@}J?P@whL|Ovnvt#uIX)haoQjPK9YjEH!XvqZ3>W zMo&Tn)X*Q5Dfct~cmF{V(Z(KKNW_gEMxzf2kBs&oO@}zr28Bjov2*L^clR~M`4OsC ztR?=_AB!C%=&=8{fB$v(TUq;8Htk{bM{Qcy42%XQ2!_6kcR$Q)zkt7kdos*#Vg3el z7$ynZU3D^WXn;UZx=*(~ys8$j3C~W7-s$budl; zI#2&Rr~iE{gEJH=wOXxFYt=fnULB+kR==uQt9ecH8_jPuWn>*zB^Ati=5=NRvys`v zY-TE%D&`I5P3A4;ZKj&p!fa(~m~G5E$f6T{#EzutSV4cZkBr1QAUo_^C7`&$prd+Y zx(`c#CYX`fLym^6oMj5&)&RF2Fq%sFnedFq-g6>ssCktijqhuG|HKYELc#dc{TMjv zM-BZ^-tiz^dR8@(BJiWQH!!7l!oJl@On~EobHk?jp+8DTFlJQ3y4AI4ypwKXu1fs^ zKZ@Ih@>av9d#3bfQl9_$XnT~u+M?R(_AJdVK=~H0V!8HBrJpCez|I5x;oJf9vxX2r%kz65a zW@G?P1OFaj^y~xhxkAza7qOqSp(+>Xs9zClSJh&8Gb$m~45eAcG$IBylg7-$zZ&)` z{Esje*1{ICemwP~G5cfJv*TDl1*M`X_)`g0%~Xv7|7<14NG4OqTx8#D0>r{QK zN>guz&qZbp`>o2L`AGAi_86&y%L&(h?IvB3-l&9(XDLmRstz&4vuoIP{GBR_NkT01 z)$=hx`|;F|#_W$hO}$O+r=V0c1%E0JYCE<6%a#0pJOJ%=|2F@wga11`Kt~S)q&I`_ zP8cw{Sn#@(g>e$}U}90ZiA7yTEShR!(bf@*Za=Z;8;K=IAeLYQv4oh2CDcYNVRm8( z&moowr!r^h)kSU%OQrzM7O?FBJ11Z}19nlsb_eV-WlSQZI$+lY?EL||F<^TFwh*wD zc@yF=V0fTE6Lf?0XA9W&fSnVtodLTjV7mi$S-`Fi*mVJWf52`G*q(qb1Z?HqcBE&( z5i$BR1#DZuwg>DS*6;5O*hK-`9k9y+c6Gq63)uVVyaK<*fb9v`LcqQ?=P(539;Se8 z3)uF6ofDWMI|Fu6z;*}hvVdJ3uQpFS}4P|i@%dDATzCknI_zGcGcj|~b7 z)`v0w_dnu;K8i=W zed=Q(BX4z@Kxr4xF3Nv;_MBe_oMcmIfa`7{df9)fz_)$2yU9M7qkwnAJPXsb&aF_@ z1Hbt}mOKlS3-izpKi&*`B}@v;(*azsX#al)_I|(ki6;n?LF{D4BP1e|jHkBYK9WwL z7XA0HR}J)jH<|8`pxa{{yKZE{&Xe}jUTt^8kS=+EU@!&+w;4SBqt%ho-mbP2zV353 z&i)V;CdYpt+ux`n$1kfc_CNoGo@M+twdb=aPj}|{#L#u(^G}ex-ud15AsQv->Js+T$THitMVe%%AOB< zB<8~&s)oaU8RL}yB5#0sLv>$I0{KEtAoZ$#J?DGgVa|gl8nx2Eq{wZ=(bGm&t8#l% zjc2ONGEr zmdoVT@-pP-yPkIDJH!(Mnh!v;NB$MrBQFQd4!K_5q0s!Xr-%6?Xz+du*6a_;&2lJd zmg7`^?3pB|kx6o@YEO?_wh}keiUZBdp!u5|MgAuD2Mv)i>5zx3_Vv7qdU_Q!13~jC z6C)o$eh$cmNb5;?B6(6?iu_EMCzI)*83r0!haR%9$D@?%Rrw%7(>na9XFvG}`JoLv z4-<}%V4@3Nvql-i7xr>f9{qJMH*LEYdb#P?;qK+8i<6bT+}MJ{DYBp9r(*lJz1#qC zy6h)^Iv3d7%T34pw|col;jZcB#xfeG(S8aa4)?BJZrZ!vW~S=w#0}|WR26IeP_Sxv z0HSrkkaA|UPQ{GH`-yL}tS%F~!1~>7g@*F=~Oz%`&;~ zZN9z_G#>dFOgr*J9i>txV;hkpN^?72;Ivlk8J>%PoJ@b#;5t^6W8 z9JF@1NPd!?D7$5Mj|cHkzV09!!PigAM-b)f!zr-}bwtP(FP_7kF( zH{xsLjQM+Uqgd#|9qz786EysA;8H;Mnn*kY@WtaIe5W}ygx;AhOrW>^t>ZVr*Dm6V z%z@CwB8_*nxF6q`{$3m^Rs%2Np2_8W88EHBn?1)RwJnE#ykHEU#b@w!6SVl&Z>#Ue z9yPxGYt$;YMvfYQP(u-ZifF@Ee}&Z=d~#cd}v?(=|!l%fe&v0-u~0ZI|c&?gOb zUr_IMofRhvN8r}*mo3$<3*rTVa0eyB2;vE&-;Lfk2y|M`?YeAMRa_9i7U0Laa3jWL zi${E}4X;91RJ&++)sA@XtoR2(sTG^L&alt_9rai02JojOyL)}Mo& zz`!cRlvwd)bKSxVVx^!~ZeolqA^3K_ZjncHw7ugzC`G$zn>-}1${y%CD23(?tRGcO zM&U+`#O2v)ua(5Q7&A$VZb-32TF#31due`{3brB*ZIaGMR%wJ6Z+e_GtrPC=#T2i} z>2ZB8W_zD1Se*5OYq2A6lY#1pMD~+pV?!igD*Zae-Z@nD#(hrb5lQbk=hER88dZ~_ zUe}?2j`8R^)X$NPN2EOrQ+7o9jA8LS$f(Nbx2@HH_cNL@y-8a}OuDin{s-R+H=TJj z{VMknDYQ?0eMoUl{WOJB`QIGHXyP1PhDRZ}jm^@-irz&)tv?gVn^a?W;?TULDvqJdu zVybvhTFVgA2!{vXA!n>XO{G#l)~1B%54XBuc(xHe@{(BIVcbbf2c>Ez3A90-R@`P% zDqT;pPW-{Q{5mlW0k)@OO?`qA_Ik%;!M&IW5hQp!BQat0tM&x z^WwJ7_=#71x*ol!+GVCZvgo|H$wvkgj~ZnTrnlUckcM{f^Jg%WuRk2JihK-nstVsR z9!kiZcilu|#rHsA`olPY9|U{iSNJAaUzQ{R9traZ-1o!2Pzn9a1~Gh z6sUx6aEHbv@m`+?-(kNj;?7CbvbFxanAS$2^Wsae*D9Dh73jS9Y@5fW5&qDHJ~4u; zk1M9Pw#c~k^Hw?Nm)y^bBR*NSTZ?jiw$Sc6FUI-Q{C?Cu+~E9gg^=t-C#eX@rZ->O zTpVtH2+m?(SG~>(!N+jZQT{>6nNljvo`O3i>ZqIx31i3?cM#%6Syqn4H&)SSi||c( z3vYC39jq|q7>8P%;iB==FO#1a+dfABY@oDM1`}&?V~MMv{(x(f>zY_8wzwL-jAjd5 z_*#9!HL(UVHH^<)KoZ}bGqk?NwROP^ulFdWu0yG(2p62SuCFBH#4vCG;jW3LVztv* zADnG59M1@=&d|HJWnZ;S2Ag=FYTWf^FF3`3hVfn z>u}c2wANh458$KTIxq6bGri@RnAcj)h(2GUGmX~>L$B-JW6CrYN&Ir2-o0Yt$G4py zpGt4LRc__}P6~Ca*At=SrUs!OZmf2ygrTRB3!Kgt=N;JwbIt5KvQqgW_=s*AWPm|P zE=b|y<`11%SvWNNn$IJT;3x8ZHV?_hUDOOK{Iy4mSVlJGyO<#>q~fA8(t7tO+-Y`H zTFMRPTWBF3eMR+6vM@lC2tu@#Qv~gWmo9NA+GiP{c(*}FzZL-zE7hcGhD&cr5SJ!BwE^~6&6ZIq=}3PoD~K$ln-#7o{*&N-P@zv#;(8En zC)_&0sL(s%P7B1H26(m-_A$k8Hrzx*X*(4+xyyiCBviOXqET{Ak9Eu_@QB%>wTN>W z0VCe&9x+3_Tm)!TY;kaXL=x`aKx2;>O?5m#b-XxsA*gsy zyhm&noC|R`O2a*P$8ahPy@_I0ftrtY&^W?H`$s0+Akhc1UJp29V0d!)F~+KDLij`+ z*!8ehtpYP#1&uTD@IpO8CKh6xYFj0#851vvuXZxH8-p}_{n#q<7ntx_e)(iZOX!50 zu7junVtuU91PS}9Y=Wd=geBnPkvd|X);Iz;%+WT{2wqT*!|M{+xaEZr(&4hh#lxi& zBCkVw!ZjYTnE9=)glvuQ0peK766+XHutFOsW`km6#QeTxb)6bBvNPgm9kaRCl`7m;+<>znx*^(R zHO0AJyS$vJ%Cv$?i&oLH8{Ea}GL1Kl3>V%##kndZ-nI$Xr?jrg5KO98w+^?;;_NQ^ z#xRE)QlHA{I?M^*N15+$tae!gvin`&4g!|}+~5H24d9+Z`;7t46u^}OCuxcGPT=AL zxHZ6aYi&EL!O1iQ^yKN+#1{o?o(Fw9IzaU-sK#kF0TUU(%mZe}^F@=wyE{tAJw+v?bt>KqT~|U@{Jegl7ST2e1nOhbh>(fFc6e+0AM*i<@>-!V}GClTj*5sWkD)O4@5i z**lXWk1yONCH31T4TBjDV}lt1GZJQ0KYM3#Ghm#(ytO(%QnfL zsJ7_L+oW-c5pdlN>ZLQbNiP+bN>`?oO06&hrJX|V;4k?wYALMWw za@pVmlH2n7Lgp@Ys``%3CeDTVNn)v#^Dr&>3h935%zVzJ?)dhp6;isBbA?z|NEzV# zQt59~R!Cz2r43ji?SN0IbOtGSat})9VV|8clt1<488N5*6y}YyM+I@T#B)aN84&9@ zBc2smU<*dkP}Ap>N)OLjAx+Ae&25v`rcqq^!`q~?hry?&a$RU+#q~+H?0Sq1>cO@) z@y-qkjR2I?VR13spMED9&f&%Raq*9m{6stg60Yxg%n}DJeXcM45 z3RD3oT7iB8sILOO45*(1l>&+bw5&0+Egtp@um`|?u5nAps*D=1l`a2>O)6?m9$WPh zn>?>Mvu!+lU7)hVo~=;jD1MK_ZyInj;rB4?>5W;PZ$@oSp9=Sba6bV1PS{znhr{M! zkA$5L`!3kOf;|fM-GP)xD=DWU)_#lDrQZqPA+VESXN*{vKBTe6>jVXpWNEJP@(S$$ zKq(5&*!&Rkg!?g@X(?tXa5!ShNBp6Pp~$wsl?grRCAjG^loUdEkV%B?RP!Z;=X`J9I9q7q&-tou48wC>k{?C5y{jS_sro=)FaZc zzGj5Oj6UzYI21Wq%F=m8nM7k)IwAr0E17g!&rxYopGeHX;)PF7s_)vD-r2-pl{P}i z!i`RhFsNrp;obu3KSDTqj3n&KrQ-o3XmIBg)*V>C$iB^ZA~mB2cjq0HhRwk0^+By? zDDTA0Qa@rQ-YVR~6ZGhVz?)qCAUhc$?D!Fkt47R>w<65QhmS}u%to|AVGqrnD+ML% zKSe2Z{E+kFpB1fvaWv!63pPltV#u#t7fJFp5jt=3Xn7ki?fVpCI-OU)R;MjLB|YYj zt=tUxu3HyeLCSUfcwW27SQ%6GrZl7Olr*n8NH`^Fc|-j`F1TW7i;Uar?7V{y-a&+> zZhu=0T7kLGC>c5swOfO6Hr~9VaJ5sFpHb-G59EEA{T1$U`U>}6##ViW8TfvwIE9Xy z<~p}jFdBT23XMvdTY58B_Nj5B*>&-6XeYIBRi^W6yKr+ky<T=9JHft-h>8haaJLH%V z%;2NoGMd&OmvaTi`B!{C+-Lr|9`~k-V|@C((cJQLDSXHd+#V@J#(v3fv#?!}>W290~Xl zeZB&R0De@TtH2t-kLjOKV7a4IdR#wCfv*F0>K|2L5%4ViBMN*C@Duun75Eb1T-1W> z`wiC7&QX@aQb~BORPsJ&D2OROUi_o)l6-Eiseo`_7@MT(q9&s{)tEfl>BFsre|c^U zA0xbfT5HjGA0T5eU)nG1l9s1HYL2K#AJ7<8 zM`+-_18xm`r^3czPmXvPE%Ev4&jke8*E?t0oT_q;yNMnVgCrt&fOLrS$1taD&4$xdd z9hta6XQ`w**nJR^Nx#?3^@m&bm3NKdYqM&zQBND0^;%&=_q*A#19X3;b5guH4H;*_ zeEreWYCv1Ewq*OMR&*09G*dd}xP=ovSZRaiyVLr;v$?DEUbfVOl3KsfK{ZMnvo>ZE zA?O$+9^J+h`j*gKl;61%{DQ~Y?GY>WIHOYwP`J}?#bET{ zC&g+xEgtIx9(}N?;H|vYr!xe#s&&r5>~Ew{`!|x_cFlLL>ks}rhPgjW1amyP9zG*} zFS?;?3Whw`))t+;|0APQ@1b<+#^5S4m{JnYgOIRcihhIgr?&ftOQd1Uhsy~AQ}zu* zj&3O-AHdx4a0wX?69cn5eL49f`sEDhH-gM2PH!>nW^xUKOL7^r%9-Iz&xMwM@fW%3 zyyf}!!Nf9tw!Q7Gloig>JT(_Fn4SH_?DQv9nC~BOX5<~nQ|D*oGjr1CteEq~9QH}N z!q@PjXd7#zKc&!ckNJ9#+2SKA!aAmf$1w(;x z0n^n^xRzY1;o75UxLQQ-t~A{3*biF7 z&MpjzOqh2=!n)>N?sC*W~sO^IF77aL?#R<4l9^ zeM*QK2;uDKFHafDbGL$Z0xR{Wlm<}R6r2R@)3E?0EqQ{1JqAjT66au0#wj=ta90%^ zZP7>tcNMryCC013=@eY%=q-i*+-VWtO)+MBcG5g6pIbN#VXk5C zAV1&iq9J4-PXBP6lPlPXdr2jOQ3-KUx{6XdTQzs6!%nsh}IscL>iZoMrDk z!cy&ai+Ersy^&fN-;bv_%3pfnZRJMMdm0n5A7xD&15L&Vr1yD`N!gu=Eh)=ZJL6p7 zFX;_iH`3KZ$Lr=z3jbY8)t@bO(lADgUU>e@HD9#r+F;Jim4xAREiUxJ5KXwM+gf- zbR(Y0?Jq9ghH)pO-xH}A~%=bFg~ zMQgDcere){@6yxXNLEFfs4`Nq`!p0hbn+(M1E4!XbT7!ipE0r#ns%>MdsNElV@A(z zx6E+0V82p**Y5Q8rY(g9_3NdY)HwKTaVA{M`jrUS z``mfM_z6N?TQW z&^}*u_8IfD&Q)6THztN7(3A`@RIifFnncz##8tB>e{s#?mc^ygdfa>eI?M)`jWC;F zHp5iHRHfEDQz}^vmS^&wu`E8fs8ky2ER~XwMl!kAwNctqREqq+ogUgSh*v@X^L7+& zKF%$bh83O7FO}}FJ^5_)vmCE6vnFOl^RvgEV^Z~Wr8k60q_dad2z{qBNO%Qv#+A~6 z*}=j)n8R85q^u-m4yO^e$a~VA&M_y3D0@3YvWGaB3cy*a3XW$t5@F+U9iQ`Qt)e*` z%eRWlI;-;yJ1yCz($c)2W{4JWjMl6ZvYP4L%Ue>Dp@qfV#t?$};5U%<9^APeB7A^c zq@a(!*HbFhEDrO~wvDMrO+$7q@S1rS*57j>Ckwp(oh0Zt8(zo#ivwWp``dEz)mpq< z;aN$RG%qK#ol9PY8*_o8-ND(b>caSWyvl3T8eNZoM^s)HLPH00xctg+MT&HQB=9`$fR$m9n?f~h<5=`2*<;|hm9 zAQi3fSqE~aDu$*ZT(F-G%C_>PA}BiuZ5M>~F1tasfe3$S_V3WDl^xpG5>}8mBUh03 zBJdvNpBO^(o`!m`J*?)RuGdk$t&0f9nw{8Po!lOr*CM{F=n-tA)Amh$Yn9Sxf^%0w z?`=o#T_b3C)82!UO@}$N?TCk#FgWkDII_*+(s)g(WG6|~bA`FXb5EM1o;30KS^3#y z1G8Qu6!g@k*XC-D(^*}EjC-5OZqKZ2V#$!y$!)qpM;~=CLxPLLl5|~ckLu*1nEqWX zJ;%^a?0+t1%#mHJFDz-om2lmJD}<;{PBjA4rue6`8Hi(8osK)2g*dW`r%CFoN<7^^ zkLQ(M@r3@&ys%?SJslB^7Nm_H3D%BMqID_%eemh-;RqJWf;D! zea`PAu_vOcNZ}2Njsx|(fknH2ek`ol+KsMgEzp|0h%wCeu#MMX*MPx2m0PB-Af-d_ zT`TmbH*t3*ZR19KoYA&>?aS$H(=`}%kEORg1e-gQ-j)OV&L+Jlz0Jw2O&`?wKwHQ7 zwdsjXgFJtFnHj2XS|E&NBApRtdK343fTGPYPL=DhzpG#Psc4x?{XHy>HXjj^(+!G0afav3rv@fzGfGH^YyAC0*BO zZ!^PIH{}HI)bGIj$%4Jew)+6x(=x?-A|=(NNJ;(JV0Gpd&Fn~tc}!;;mJunjkHHQ7 z{p|6Pk`@%Y#|E>&WJXGw$A)E4ye_3I{mfz8zD6m>NcTR+*EdR&taev9IVYazq;uz- zH0*>LAA!#Av^czz>N_VIFI&!u-zvTnv1dwkd)SdIc(v|y!E(N(us^S_)tg;er_rxl zTqM~peC|Fw-!z}WdK$Z#WghXB_8J$%(~*}G>4^7<+cN*`{QmWzSWG-)d8R|ZP**=% z*`-?OLcbr)uB&&cH>%coU1y{ROEl}YxF+&VlGXT~6z|rq({I1(`|<`!@HkuMlh;SM z*w>kI)$8hwn%A|jQ;HS5e!FG9s>85&BF2OdZnVtDSsKuN)fy6h+Dk&RTf;+`a(dR{ zr!ckY`i5+Q3Gs(CDIv=c(y4^}WePv1wkgz0KwbUcptdX2d7$?E7t|AZT8f;-SAE$x zOnJ5G(G4?rKIQKNiMS^abErYPSx!|E&f!#wG$}33Ye1a&;d|R=7g4X66yjEv>StxN59)Sv-GZ)8VMnk*4IM2C2CCunC zEzk(0D|i0TdXsDG{Bz<{7=QDhG|e}nzcz!8!zgmWmxFb$>|5M}JqYXrpvSelM;K_2 zGar_mk%!TDZox4Q^rXmui-8ZbCY@`#zyd=(+49+4YXJ+-#Zu4o=U-;`4-+&h^qn(+X*+DcN;y9^xW&#c6rE zMtUAlsp*Kc$zux*IXt{QB;pxAonF1Nv^$&-C3fztDF_2K3!wjU+MD)ARw(%Z*+|NVloGfuZ?o2K;&0ldjll(aMqPV)fS$Zrb&6$^# zKc{9+{yeRjxuN2Ix4<|SyG%Cc0tbJ$D+7CIr@D)k^O4o=ngzK}&zSpzFG8wWpz>N+ zQm*pGGb-;ucE(&&s!CYh{ksLlb5%k`_iC&GYZlyDI0LS=-D%JI@vn5(EZCEK{8d%b z3r$1er_bH=YF3H9BzEnLwXc+XQ=(|;ZI#Q9El~-(Ps9xyBWT`N&$`gkG|44#;T zaE~D&)DxKy?CF!B_e3RVJ$)0@o_+}|PD1-n;PqGJ{92rcF8E>vSqYP{e+6;C(6K&F z7;%iTFlbYHIxtSC*)$q@$2goDB-~fhB-SlWv?bxBQMq)d0ki&f4~#IQR=z$(bq8kX z{TH03GjbJ9;Ze5=Y1!_y~-)~#ppaCu8EefBm-z?UNe;ABcWLb4L$j2;bn0r&QoG#9CD1F^c; zfE8JM%6)B%r{TOt3Xc;Fcc=70iYN{AX|G+jlF99_EDXXqku`$Hs1{yoFOp$ zntG--$dd+_K?t&{_@HB>984|Kx`I(577H|yuSq(a%ED|{d-a$t!~oN>DA{!fwDG6J zPG4$)Um|;)>(WCZkzY*?YGSR}6RS;hs1d_iQNLG(`S&flb?ITCsz?q7#XyCkQ8evs zajBD;CN1dDqqm!cQD?M#&ffmW3C+bBXepWP$cNJ;3_YXi*zpvzU1cGOI&Uy?)F_5K zR!Xzx=)B>CQhy_^lyc`_k7&DDcmsXAXW!0)tH@rMzp|^yXRr^zEc_DtXt4hb1MNI| z1@sVf{vtlpMq4;X(XXEq$78KN?!2GRa+DdARjKJ|;IbT~*4&2C%dEE8rLm8m5)ZXm zm3~AL%h1={QW{RWjJ2(o>^74*L(r>A0ilnj*32H1rS=+;`A9NRV5MK(I?by?kFvUSsJpkkNjRUgT-spc z7W&WgYC^!v7gv#kM{u9CB1f!^DxCf@LQ2Zw=idARjb{L~E+#%1`o(0PB>S4UUbu|` z+?Kgi|5pZ0-Z}9(!7mGj1=?sqUD`gH#vR{F85({Ke^GSdT@)+qE=U9`KfmDj1($tw zUBSak_XPmw z(l(oh=LA_r>-QjBm|c4qj`0}ohtzN#(&>)i1SqRd3T@bZL+qH`ezvbpQ0Yiwh)3OF zU%UsqRGLN`Ycx7=t_<&UOkhTRp6)%d@3OQ4SA>53D~(^*z6pCNVaPkqVwiQ14;RIa zZNw7AM>?2RHvF`t_I!?*!kR)Y(=z^S{A*6e+=rY4GlH|fl=SX_PCk#pn8Bomj?g4u zXd(%8Kk_2vrB%_af|nBsDTc`?h)!lsvBIEzMH8a3qjpC*qj<&>IVs+$PW`~UR9%xU z9ah;)f{KJ?2gQa>igD5%h0sa*F`P4GlKXNn;he#fEHG?G^;C;9C@abtls&^454oH@ z{=sSAAdNLJ+hD$hnTLI~BA7D3`(Xy{zHB1qv*I8zbdt$g4eq)O?i%4$?_jueNqrB& z>O-4tb{SoC-|dvR&}VXmn@{2Whe7*3L-gtU@>?qobStPn^Xn(xS5$*H_#Q# zhkC-G7c#moikG|$@5X)tKKQbMDIZArjIW!JRUNV@lXJ@8w9Gw;a(uNtp&OQ&=@NUgbUr?2f=l0qlC$dnxyS+A~G+&_aX|y`^ zIHjU?zvt9v+b}kc;gg&LoRo%`XiF~;VhOcrI-6j0yNUUt_^wx%O?9(Ir#72(6giE^ z6U(c!Nf}cn`}WG=``!Sp3;BB5=_XOTEt4$S#2k;)IZVYVaU)XZoP(h2faYlu5msFP zpyRD6t~Rs4^Dq@dK|u;5sI}QZ5LX$ zV}n+a&EMj?i?HX+!8b~f@6&*bcE?Y8*F}b>HuVXzIBQDSj@)$gl+<$cm}+OPlj@w@ zcn7Eev$GWb%139#*?<^xQlGQp6CEmLR)1EU+2NnxpA{d1uiC6fh#WwynE{lIzW00) z)$5-XU*B1@?+xTBZTB{X-!6Hhz;9$HF>kY+6uW#_1!9a$!246jy|qr0Yo+Usy=TR{ zy$Mdr5o!D2pZBHnzFaC#PKxJz78hE@6zhbK;{QJ4K7#TV?T))&%_qB3_r^Yu>I&H_ zV{M-5N_JXZ{j+D}+IA97<)nLJ8BT6q_*e$(6%%^2?0e^CWOk*iPkoZ>OZbw(I?o}@ z9gX!Bu9#V8MWLM;ndFKpcq3grte>byTij@8vW>2yeKbv)Hm(1ClUYK`xX-+byyJ3X zE@;R5Vp@k9>#CzSHRuT@zS2qOgtG5FoZ;VI;8y6VyuqwNI4UJgyyP3!ZGxN|Bw3-s zKVaN>qfH!=W#XfpmvKUbbQBlqY=gn0&p%stqeCz{xw#exG(k8o^G(A7VOhq`8-g$} z+hhUfa&$en`6e;NIZlZe#JI^=S2`t(PnUdx{P7Jzs`avZDh>Od>iYmOkF?lOvv>KT zvY&D8bVAE`L+_=ns1>aBW6)o*BQ*Yu7_pP?3_+*=S3>Shk05rK#su8S1j9V#Cf~w- z>F*4=jC$FHy14M98x-gen6iek4WV?HDM!P#T%BjoNVa0=96aR>7 zrc;gl$2yB9L|-GGZkWLa==9DL50wRKejr~4xqLyq8}D#k5N~vh$Id5}&lkkq3TA#M zPW3W4bB5Z!Ain3DEHL^Ker3JBOWU!cAoYqygVQOfgR~pWD8^K0zvSzC1E(W$!aYUt zpy||i5#f?==nYDvztJoiZ38plj~+1wbs%M25Gy{R@8Z$CTo8SoChW@MBR`f4; z)i;L@*ES~4Q?=Xkcj81jX*AT2&1Ou6x#Z4kO-J!2B8Rsazk*FHw1hPNalX|1?QN%~ zTamj9;_8kRyhD}@X_qdzQODF~QRl>R0Piodo?z2ivB{f^HIpZ$N`(*U{i>tM|JEC1 zUY_imjMW-_2M+oMmcH+D%QY0P@mRSr=1aaB=xvP1|GqW>oOD4P+tItW+dCVj=rSF4 zWi~10AJ#!-amJM()eE^3F{b|!tA8p_E{NVvh-%$LD4S79g* z8FrTzRJ*!;r@B3^%f1PaoAf=B(gMn>YMiJ#DW2|7WmmiM^9JW#@f`xE8}?~-xY0J^ zgoOJyLkehlU2+6p&fjyA5qf%Z%x;Vzq3!5v*3rtm@uaw~BN->VqsvP1p3ab5yc3Ch zQ{6FrLly4_sk?odH>%NVh$(n;NM$768M3Qo->z;WPRe)t%DN4Bqpn4K%NOFP&P~EQ z3Ma+O9YGTzF@5jfOm;D;$xhZo0`J-FyWG7RFQF>mAXd|WUX6)_(~yX>Sqg&rok z+=KW{I6tF7-lKW*u{3@X#^-vxr|ZG!JPFb=zk~Yka;}mxZA|JKz$~}way8kB_nq{h ztrFF|ZMGfMdQea5K<`OZ-li={;U^)jDlw7o#N4wTdHJ$17AO3t)m|lhhg54`Y>-=P?&dIFim4DJw>ykzjsHxP42V{@43UPc6PX*U>e`?FhfEsHQr2Bro@@T0X?HYOybW=h7aE< zWlL4c_F!jGJu^JC$sdcpDRi^OJDZlqpz)R}rD8@A>!~ItF~*YtodjlS7E&I%gDDT& z!Ip>bP?bmQpeJNQwvWJmDx*IxCZo2#Z=%xvu|{T;zH&qQ`6iM$$g>~wyPxO8pN|ok z86Ou72$k6wfwGMcfiJ!os0h>M&0J$r2nI7$X>K3xceZUAyq+@73p&O=O0pC$G5gf zMf-xex*S24JI6a2j1}R##N8!WJu*Y@Yu3MKcj+pbij$(cBO_kRs~T&td$lQ@Jw;5_ z&QTtx>mKt-ad5kR=Toi(*B|4|(A?jRo;zBs+uJ(pp5!R#nof%L_B_{w_{H%j;-qJ~W)+lFUeuoop$$XT=Btt8d)YX*hdM*9<;Tl&_d|YgeGv5_w%y-hg zDD--}s;+1P?cEQ>GIxaXgLv&*;irZ|7Jcn?o6CZ5>^&bZm2jbzT*wTiDyPQg^j5*7&J6 zE@Hee)BS|!Q?Df=wQ>02PrYtnrnn#Tw8qRVZk^SKJ#2(jKJ{7ru$UFlDRH&3&xFzC zq_|q_itl4w=HO~~7{fhRWAYU0L&g_?k$vHEOYzp?C5||jtF1KRJfX}8iF;aS1*1fk zJ;9ZskS9N`eiP*cw+b=t)>&%Uecd|Dax|@aHBDiv4{xdoA@067*?3IHc(suBQQJ>K zkFKj?Qtd*|>eiUbB`22jVH;XnV~#K3YO9t!?)bf@b=K9G<;kS&ht+2;M+sHr55&f_ zGVigMnD?1am~l)4dzd}Xe$QUj<*+B2tGHbtPW3iPQ;kz)sUE=b!A+{Gx_ssnRRR3y zzd_ZgI;UZ=Y2VRa)wQ!vD3sk~kM4cAfBs*<9MxXZYIK}# zyzU9zi@HkP7EnABi2LWX|5L77-Q+79f}iMmrE9W4^hEgMzR6dn2R+gC@^!zv;ur4c z_i?qMID-+_&{Aw!5~t3%!sh1{2RWiLwia`>a9R3Zn)fD4{{A-JC5Qc8HA{X|!x9bL zTQE*;EzU3Q!yYoet?+`r$FigaZm#wX$06_n>Cq0iw+&jobxA(jj;r0IU^{N=fsJ0x zJ%4Tq<(diy<(n%vgMkfN4Xu@4=M7SW7fi|E%0ou3b}d!{$8S>ZNSYPL7I|ul^NQox zN~5lv2*T$pv$d9wZ?v_=;*>GbZ{`O>_8QD3S#h-|q4%TkvaCUX|KZICr^aokrJ|f$ ze=~o{)x+@Axk zw!l$((O(DZ;jx*TW^T#Z;y7)P`cY$S23MPpe7|&)*1?;rCJ08A>(S+;#D71nIFDiJhcB*5-IY)Mz{#IF&l(O_-jS>4N=Oi50twR<+gv$)sAxH z70bSun=DF_wu-Awb?|2i>TrZ3ANVi@pR|er<_<>?#)gm$UUe&+xNp3mi&GzOC<2;DDdh1Z?U8U^QiThuf7el9PWki{}6t^ z0q@=q+X~zV;NgqFe+t|}@O2_!u6BbX?|Ip`rMoqTt6lGi1zgpw^Xl~F4$74@uNBDa zZxxs9d##)D9p!?xjy~-8Os@8jQSS}X%RYBEJ8};suYmW1-q;sCJf^Y#a8+Z}aJ%sO z${3HPRi}45Hc9=I80U7s1h}sP&qnM^;fglNzQ>hZEO8uPD*I-1*YjKHyZ8D;{-ff> z#n1jCy@}oID1UknC{&i`Tb4ZCizWnl8l~jPO!G9jQVKU!N@2D+pb0`*4;e#7%D#kd z^RQqq8~h`3J$~O=^fk1|Ix{$hS(m$nUAJY4YTel->UHMlHR~P*hlh0&;f{UPn3$` zI*u2gI#2r+SIavNd3y6O<*5X|kxZ3dwKQ`T<{3w+E3bJQw@fYWp#wX1hhwnf{ zu(XA~ypc5PZbzS>&*G`;Q@BRMPpA0pf(xb9k95R%XsFcNp?(J++wD-*a1Fm5YBOBP zjzfB`mc{z$<@1!cp*Q->8sOiTZwx{HXlkW5xY`8Ax#H(QGZ-}UKI3XR*sjkmfln!q zHG@whz=My0?+EM|@Zz&D0|1W$O)T)KpnC=80C;o?c=Jh^QkaeKv%wbNX8^n&{?EZa z1G@yczrbukJRE3l03HW>EBsF*-cs0Z+DDL<4ifIx2)qvGQtU!jDV4F!I^w;r)IS1$ z=k<@k_mpCmu%rs|3$p~sqq{z%{Qg@!yVT% zK8ouPU24QPUui$tw-YWcJI^r{tttE7M|^V~Y9+q6K6M33vPBs~pA3|yvI}ptx&7nY zVI#iNVR1S#lv&biijRMc^ZPK|BT7Eq{xIl;wBE3PT*1{&b3~y}EbbbJT$iuNfux~1 zDD0Z-*s4HJcHQqdr$D(~lN^>8sPAL`6kf=GfyTpBq&qYgf7+A%DJ*RX_>6@Qw4Df( z?hmsxf2lvrUGQNQpSu(v`fi@(#TLbvtr!8{d6Ybn6JRUYS^^zY($tpAk1v|KMH;x2>Th}$AV^4 zpbZ-^?_u;C0&Td5ru?%uBwU%&Qtv4~z1#4WKz2C%ZTRx_ zWq~#=~f8pZ2G4yA2EB<8NK3Kg{hmoC6;gtwfYo znnHb*R{E(Ob3rlB-~LM2pSR)6fUmy|Qz*qR+HlJ4@Rr-L_ijT6{An9T-HzR|tR>LG z)Q8GuwEyjxYnJ6Li({*dEI9w}K-dnc?>Q+|`~_wiFapN!Q8C_qVPncqoUX|4MG&|eh4=Q$;GgS3^_9{dg)E#UPk zZ`LqQTW@!5TMu?pxAYmG&}%4+ZN!# zMc_Rbc<>I`D*`FX-Nd29ZSx3kIo&0cq4t>AYZ7Kd!t6KG_vUa1f(fWTY5L>zuTkEO2_{Z^O zvdp?i&)%A|Za@nq?Y-q%4;OdawGOWM+pgcj)pxHV^OV}HDSlO{`FxCWwB`*GoniQE zz9!Ia`Ab$PHP1?x7h04SJ8azgJgxaWNVOLc8sKVQ0A-KwnoK2lXvwY7;@6-# zzNdGp{x;1oUZ~I?mFbMS-F+)<#E-OT3UeKKm|1?d=Zv qspZ_qp3V{{9}wzk{dT z;m^O`tJe4UK9tp%qs2r7d5u9Ao4)a!k(S;L`{jQTwoC~dhOkixy8~e}Z-?FXUxZzB zJ8U$rKJfh~klPQ# zeT(Q~(^q`zl_PYmTGdPK z&;356k{Jwi}oXq>Chw2%)dakywBWg#FZ$Gr+(T)@1 z<38J7eWhhDSBpI*uE)2lXK*FqScw^Hs|wmoD#A7yss@+$_^$T^ZC2yFjC*R>CXaX+ zr{fn03^Wu&6wTI$$or!(^m{#Yy+HLouhnVFHP~U*))I5HrIHU>cS3xkEk8THm<+QE zAG-?+xa9Ct@p#kA%yT?he_s5xmso?2qqTzAA<$En={)KoipvuUTNR{UZ^f74`g6F6^WCn12le1Gpz<86i$VyO3kMs?H#znelxS;%HGbV{QQ-zj=h zc{^e$v_4G4DV(EI0b(O!n}R*W%$B`&nPpV#@a{!rDngF(hI&HZn|x&kJ(qt6PLh}{ zz*Yz$RgaR83VdCt$+Bj0=gq~;-Q^!urfZsQC`mff$Q0r|>dM%9b?XG3c4M5UB_?l; zwxVXu?>gKM>stF*;>K&{D&HL|2QeM-%o>=!l9SghD z5@u1>lO9*ME97WMlKF@cpVy3m)zCn1*aTCD+w0g@3so+yR5q?)j&5W89@4*^_BPg< zI9uDtqk#y87F_BL= zSA5~l7=gV5t<+jzh4#G?+WKsoZ(?BL2Y6LR=Bbb(rtk?%k3+-_@7x95>TH8tY{JAIHkL#rIm-f7u(DE7Ge#cvhmyfh` zm!`*vdqG;1`w=gfsO6Q*5sUSxKX0*g?rL8=4c^*1cX?knT-4+T{hPDS)2*VW`8_oS zww-dPB%N|Utdqv=OSp*LWvZuu*Yg#^Y5#+~D~*4ZFS3X0&>_3);ze6ZP@5 z{?|25wxJoi9Adw9xjUsuyvcB2*m}^*)9lALeoZ*-A0b6~Wd*1y%%7_^=q~9r* zPRfDq7~F(3#>|0MU^uYrO5>dl+(Ag1j2HIKI@8p?e%Ds5LiG)2#A3e)-MQL!`~AwN z$M-Ow#GhC^O2|Tf9i6y*+eqAJ{6pTCyYJCm@*d#CDLpgM9z1S{?7jA*H0;&*C|f{6 za0Au*$~BEKv`!kWX^^7&HtHOEY~DEO89rc-%_mVqt`T*%(4Qpv1YA<|dno-7&J_OL z_z*^)+BulFv#;9D7u#s`sWpTFQ=Q1g+jOx}{-g2^X_$_=s=Ov|`rJKuKw#n>iOM?Y z6b>-e!Hn^N88TvK+jYyg&by%rM`QS6tCl!6^oGo!(^(ix274}SqFK@tZ+5yb-pNh7P-`EpOnv{s@LO(V{cV@z$VNaN6+BX=U) z^{_==dinCfTJe5ZAC$SXi-po#Jx$IbI0?siU-eDKiL~)7-YLZiZ>Rw$u#oF;avX9r z5UK9R*)_F+${AJ5j;`SCRu*fMydy@R!(B|YN5^qvU~7Zh3#aTsZT8}j29%Ll@6L%K z?T&AqyRLlY&cSKX1u|PZm>y50d8HZeJA%Uv$LlN5 zSJ_;N-vvdl`=EUTz=vOU4oI%rLv5{b#$Wkn78@IK^q!=Xdk9ubpcCwO_S7Egn?7^` zLb5pYytv!aMQ^;0f);>e`oZN5t#<*}Zr6{fCm(%!yoGe$XcP?KcJDx+3wQHF&)_}H zOq`p?;hvHo_$%&!y9~p=b#}H*t23AqE!r6;aDrZ8k+~L79Bw`hWN}Awz~jC4>!9N^ z;gEL59k}PMoiWhngBLKr>1IYR9v=@KoXPk+<$iya%57+?LAgHD6QP-*SORS)EESeP zhYXewv>*_7HrVKn#t@4EK2Z}pN_Bb4IL^!X^Z#Sp=v61&te6_NpI+b6;N6}+cpuUW zZ=RlYHecDC7JmpY>B4;uZrq{9or7(-yRJdV=U0sBaYr78PWof`D)E{3SJX;1Y`A7u zyj$}iG*1DuW9`x#|E!CEW_7i(Uma-{R2#AD7Hznzy;0eC#yPWH+4zHNxm!Eq4ZQYZ z%cYx$a|^$9THEMVQJmQg5IS8n1{;&S-a6+VUeoOS=_*l3vvWkdPxyyNFD}2h9+Nm^r361BCQ^>A1zdD6A-eFPEQwx8 zo&o%v$nRME**>$i{!!d~K}`ewLoJ*3Y)!{J8cK8NpgyLIz7zWSNfEfcW|BnAwHVy&y~n%$6=e*Z#CHKP|`Mnh|^+qDp-Kifc*@wYCV&AuYx>4%I*U(g=)Pr!-XhK1Hwm(kw zh9;ZAS^s=_2y}iJZkB{3v6^a}zVmT%-qmJKx`US+R~O7vz6!lS=#jXJyVIcw8GMd~ zjY{$gjX)TC8F#naMkU4LMG`NRz}7WGcS8pbqHzqyO+RRHIPO9^emAyi{v9&=F0PVY z!nc6=u*}nM#)9A(RPVDPH4SXe>Ee0(@{+Mb9Pxm6cSh^-@Q&OKd`@Zol=t`4xy3X&l zNzekk7voR69k{>yGTzwgvM0qI8ixBkf(n|hOit1{Xmoy9q^%o+In|!x=>hS+eszZZ zzFc3--EH5q;*cYsXjOmNzGoWTTDYal;+~Lzt>FmWCwT~8(SBz7lUrvl!yBTnvdk~a zYK z;GH9nE_Jvq2+~}q^V*dV$7#0_Z^6*p20uDK!0pTr@q&*u-s^IR7u^O)x4n_@AN3uB z0=#1UGr#%Hu@ZW6eaI7TfVrPi?y zbws3H%qC6i(W~d9fA3$GVnW7KJ1?CL30;sl%w~w12CY}pt^C%xx31ub4P_JGr~4bzU$oc2k!K)1Wo*>L52-mtoK+eF+~_}2Nx<#gmbZ7YDzwgGuxt}`6@;sxUM1*)F; zx6Y@yX8l+dns?#8LYO5TuPIE#ES7uOk<|(rY9in~)EO`%pa*7#83t&@Tc8!+=}f(1 zIV73VS8iKLoT=Nj2OLYm9RTlE)3 z44dk9^ScUzlEXQShoH{AlG0vYbbkJiA@m-?z0ZB?{IT^38@Zo^`+Tbuqq+O%MtZe= z7{d0s4ZxKz@oM29V zu3`N#gW~-qtikIsB6p$hbFX}F!J9?6nY+_6!s>-nF~an!c5TvTtND;An@0XFl)kBz zI49|u+?NGv2fTlD<#%q$w$_>cV5)PVHTUE0rfHeOwk7*V=<(u+$9gmOQ;?={ZxZ~~ zYq|n`B^HW1zH61W+GO2yX6tk=ye!^`)z-2j_jNGl_(@{J@zI+N2jlyKf3i_S8_qai zf-ZN>p@D!qz3_U*S#ml2P&)K)tZA6u@TO@4isQ5 zAHlB%I=h&~puh`0u7%aAK&NnvQqz$;~wo!P#Z4ZcIKukP4rdlb_5 zhg@4Ux`FaOirH=O^hD%1blHq{Ty)*vrPSE!=yw;+xHjB~uS=PtJ4e3RNYm$PDdxT{ zNzQC)@dA{!$ECcs`cNF!BxhXq8}pIc8>uHDHD901JmZ9R6wfnFguLYGLjmp&pD;@! z1|`24uSLCsyR_~0hwJy0_a`t(E|(w|UUXTp61nIK?eu?8@z=(W@x_aD=7cL53jHF(8wqc_Pp06V zI;L+(xRRy3fqUhUgT^yH|3ab}_LD2oO}`3)d9AhEANVwN6+*Grs-Yd9dfcGcnDia= ziWNQ9USEu`y@I`{Q8?Xxhu;idSnACF(*21cBs;wIxwBuoFF;@JB+N(8PlFC?b!3zC zm8&|yl(o*n?|>jA>Wp(rtFC?R97D9O{l(dH(j`-+`@H$P9NZmKHYJ>N*KTgJY8%sY z)vj}5vybjMZTsFerc>9xX--I4Yqq}CUpeWnH?N#twpia* zVBLftPLxKUbRRb8zn*^e2gof7-qigLwyyE`Vj0@{@@a1qYf4d`{f znfh`9{=??`edUOg?uG*W*FMnb_ykh;lWCjc<1e4G>)P#eCWbDs;>9j2TAH@Q-DITO z?vt(#kCMmGs(6R{jJeXyV$DgZ!0@L#tLq+zoa)NH=z6L1(d4*A!u?#QGke7%d5quD zf%yya&tw56vwiRqyJGrmDfaP3R=Qh^y7o1*g9}jOeDBa|z~@SKrTgNtO7}1LocP@M zZY(n=t#q$5ce^HZ>DphJGxO@d3OAKkyYDHebhi~mCp{Y~#g@768d2t6gKrPsQOg|L zhW(T7=pF9s(AlYUziTFpkXpA~W8rhLCwtNL@9SpFuYc(xUGxVV$0X~Z*MHGv0@OFo zJGgW-^j^q6sB=_u+_KSlNA{wtKaI$|gUiFvQ+?<~=vlazQ%ooz5Ybt5hcsTH5gQXy z;>1lRin$XpLwaKRjwu5dxYBqN1D)9eZKrJ~-TRCqaJQxIy6*BpjPyaYRd@NYG&uBY z=Nngbj>x3VHp0p#=j?V>L%HhCdEMRbf-j`t%g2|7?|FQi@I8i4$WKwY1A8Gwx(~m_ zlfuSCG_v+r=GNh6+VSj=Y$skm*q^3pe{l}IYJ4B$>z`acH@?dbv~5eE_w)Ce11(y| zXK342yhL%_y)UIX&lfug8>cp7e%#1gL~~4&Q@_6ezt=-=^4ydQ_0ttwhx3%hK#kH3^|oD<_T%s_@&zD^$G2b zt(ZgQQQ}QPp9W=AK!Y@DK%*|y7tn>C3hqj29lB6&_%6UFg_gNXjd4eG7}1Navj~Ad zo_NPUuHnALb=1{C`y37KUGbzRTReWf``8@AjDYDg+l)))F+oTB<5xG1XKw_rUDZZ! z$5-PGJCe@+)VXJ8``-gVBwsuRXjlPh*GTZlOnS~tSXA$6myUaT5 z06hK3XYLit*ziG+(1X0ZIy7!*c_;(3AG1B;_S&p;$k&|NGk^Npd!sEGb5u&(6t@?P zubYLtS{VO!Y21Z9hZD|!Ml0{uDw1mk&p^p|weJ0FHZlma!b$hj%TBsijIXghn%IQ* z{WKJ!HS9f{bTBE%aVcAK$xlBhmrhgz+w2R2jzXrJpu$fxL4Fe~ zU!shSQ-1hNf>hY;db3+dCnWu_qvc+}HS}%Y9^SV}{z;X!PhbUxmZV&Cy?nhSIlPcK ze9iUc$u{m$(Pw+3-D}QMm8U>nZR( zsKyO|9!Q1zAvMnb`V9DHs&QV|r@@z^#!1(c;G3n!UB9NFJ+n0lye-aalMputXIK|q z*RS0V_k0b#x_{C2!?lU<9pf>dUkd?T;sBSHYc0jGJm){Ig(GYn!kVsyFT;!1rif*b zyx>2=W5&YOc+G|w*|Y>PcfnuFV@APs;@U36XiU2iGXnl?JZ3mt2d=g7(k>xp82qn* zL*CzDOd10BAFqWkpWq07S7smXhVI8M=$+#G2H)vFg70jHPRLG~>2}EM1l*thNoMJY zD?s{d_*TPz3ikWpN2g(b2K%qDuOoaJ^4*7gKjZrv-!bI7jJS*VN)acUB98;9 z-GNsrx(o}i+udub9)+6)l)DF(HdeiAHzsXE596+}5%xXX?tmO3OEJ4HCEz(#&D~}0 zA;a1ljY+Q~#mH+Ex9yJEOp1B`k{9Crc)YXmWnN?Owe@)OnntkSHT$0UpL9uimLQX^ z)nEE9B$-Lk$1ZtEG2VkCR=NiSI2%{-JU86WCELm(Z_Qub1t{YxFQe9-2e*s6-*M-_?dI;c-HYMI zAp=_arrQShb?)Bi&VsvxyVtri;O^w^=iO;=-{9^_H&JL8ciY{maCdX}lkUgi#;?nu z%wqQfxFzn+bI*rc=5CvNF5C)tr@0@7Tf^OtyNOb@+&$M#bgJX-6!$}L>$!Wn`vJJU zxO=jDI^5pe{W~{Ns}Fa_xrtVNxjV`|8E!xBzRR5ecOUK^;f@E#2;y#|8~Zj1+uZ}S z6FKaB-4noD3_Px%`yS*O&d0^i9SgUKyLImIa2vUsxufw?%m^LciF0&;9{vS7`ZI9< zAijKjv7oa<2p@D)*d(AOoT35R_zzFEk>6KM|NO8^b8z?X{fDtzgP`xO4WQNIywD}wzL z!e7NVAL&C-$LA=k#r1OcQS|T_Zu_*jUg|yq_xs%aTsK}~RMxvk3Y8z<5BiDxMm|>*39Se#-z;%G4r@L;F^p$g~!?0retaXm3UV-xwgAcD6jAu zhIhY=kv_@W9?`uH?hlojZT|+(X>kqcuE9uuqD;NIDUJMnyI+96LGc0iZgJ_mSHt%? z-+^s$vF>X4PAikHkC8Cb) zVc~QShkPlaPw;$Sbgcknf8uGs=~@o=&)ofGS25iG;qHd6Lb!jy`IYG5dtLePxAyq= zc6DQx{WZG6eObxwfy1t@MM!m}C)MUIqU1-lo>De;S>a#MOUa z?OjB{kN5aj;KZ%M-KIRu`?0iZ4r0AEp3<|sQa}@DdQw}v9t2FT_LTl;*L3*ZJ^oo; zQ{lhf<4^9I41Z^je^S>Z_`7=i_jLUZe%4c8WY+}vxkAi z@>i`sSUDCutx=fMb|LKVH>8+TZaE)z*zvwjgEr(N_0HT4WP%3(Hgj3jVAis z6#WQV-Hm>n?d&#fcR#Fbch3c9n2&EkG+=?2zuy_Rmr8yB?H<@UHc1KJchn9jDPDMK z#zCVu1*yL6lwx)wzZ{!1rR{9^Pc17Fu-EB@yAIQ&{qDKSMOsOJi6_i6nYPb z*5=MQP-r}d)=u0Dsc_Fw#`BnUo#PNQiN|c}jDq`t9y+V&91DMPkN*#ycfmis$G;3~ zX>f%ee{Sap_kR268Cstvx&zj z@Kxa5?+x77*+E!1P}`h+*7jJA(yCXqcuB#4o5Tnm{}TF2C0y)y5v2`QxypCY*ROEj z*~1ObbX3DXM2-EdqY}QCdtyKCC<7fCwRCg0#dV^CB*T$Cv4=bUfY{MJ{(T)!!he@q z)}K0PKDk%*?dVtr--MpDZ+6g3G7;RZ#r1p#QDh$QX>&(~J3%Wu2ul;j8<>KF z2G^R7?e581g-)V?sguWN01AR`OFGg}a}6&ov%|bs8j;FJdUmELpQOJzS~1cU9rNIO zSWD}o7S}T!G+R8Pr8QZLtE7Wuy}4Qq_Z6Tu^R$u!>nrVyp4n_tM>5jP@9D`s9VFx3 zoXsLT65(H<_Iq?kJbVSJ&(uMyH9ME?T3mxWCLpeqx7yS}(%nk#zOy41y(#DJ;EwTd zS8{hiM>O2k-0j;D3HK`Q)^>~q_jz8e!2%fUlF z)JjGj?W<$`O>3|Q;IA+6^={zlUBJ^Dz|(Tz@qFNPUwr!!=Y_akaF4+^9R7det3bLP z$h!)0=i$#p-j@*OnNudf{V?L%5NAT19%U}TSAjA#@b^XhPSmf1eH!H)&!*j_KG*|_ zzw*hfb50lZgLdI{xks@ljgZ-=ojcl_@mr9)ECX{tRkWW=p_=xUv#{QAz1(LuYKm*G%>z*!b|~yqU~$^N<;)^dU3S@imj3fe*jF zu?-*n3I&u}+Bfz5+qzHRPu?d-MydoQ{CaSq?*l5v7f_5yW(qu_}5 z3leL*2froycZnT;2KFB$mVU3qj+9GmJHAI=m)L)-61$iuu{#$^Y*HfLJ)43vt|Jn& zBHgS>5*wN(u}2@5*!PD?UxzeMnayulFy7{~(JKR3effo+b`ESW$NK|2ETr2bUPto_ z4Y8ebX6>cDa(WxC8s~K9oDU%n3%?ietVXWxHgU2j&g%wFAIQ(^SnEC4Y7;hFhMf)W z`3)$Gt$*?WoX1{wMz-xbG$b_5stNtBNDd7x_Q5TbwBngp|58|vl}K}msc4&ZbFrmp zbJ5naZ6#U&-G%urPe3K^5%qos~>!5oeB;I=r%+9B;esjA;|6 zq}BYy@tjlMi}S9dln(n;iTb39+Ug_&elO$1to})_0v6x#7w?vHJUIb8S=$z#G#IZW zeR%~dXiFS^$#WQ`o_!8_H|C@?XvYpl|DSC$0n<**9&BMF(yYW!wpw>uzPI2vcWT~T z8f1Fg?G+UcQx`P`rY7n-OrI$FeH_0i`o+HAMU}hzq{Sx<#W`Oz-qcvX;Y_A6I z@j_QE3cvRqrD?wp?%{A7qqLy|fH{LhCx${7FO+_nHV_b2*2UTSCHLddU5QuXjJAHz z0dNNd)WxIB2VKK(hKb$)hR@>lDo;P2xI#Ohpke5~9h+Fe+G8u&gY^>o9Ps=BaDqmg z?VCC(XS;0_&NshzhVz#S-I3n>%=9|m!K0FGHY#~G-g-;J?knk{opa9E6L*BlaPL2! ztxFn|U2i*g=d`2B<-Xeg82+>8SEg@Yi(jQW=Nt*BZ?3x+Cnl$zUpq}niSFS`nym`n zCQ$HuQJVI(g(mFsD@DMJlPTORpIp++7rY-$0D4Vi9+kZ^J z=^wN2mJVXqd%G1{V6XjcR+&Zj+Hs2|`}p8TLx!~~lGWPEUmc?TTRH=r@Zbxz;kF6M zUpu2(rEqIQ1m05iTO+Ug*6meF+COZ#vhFnO=$V>zCR_AF+I16wcp^~lff3>wWFqg;%4zt7Vm+CDbhMC$U83FiaC^>0XO| zQYH7b4&P0FuR;f`US8|fo-l3dbZvXW6xN;)@6(DrDftv>C$p7d_t z^@P5CSBb8D*K(2KfyB415r;0YUf2m~_MSj~nzGo6sgItiidYoHUT${gHyE zb-04B;jVLd$Wb=z!MaKK6>GeQXnPFrw@2W2R>;PSSw#6S(Kyn$(;HB`yDOROi#Zmb z`3U4sjCV0U_Xx%&B8-01nsh!(a>6q1H6|41TQk!0bBzg!4~AtJ-oM_A_%wC>Z=);OK3es~k(lgS- zGFV|zQFc*oR@9>V;8{^@&B-dvTuN@M6=CKTVJlc#$vAUCzHsMcW~AA|GK8lXc?

xzPsLaKpWQH!i*Q5Yh#slZ|pm6w&R z)>5=AZFy#1hR18vG{`ZD-Q8*V*20Y9Ckiq}_T2QMu#80o`JT4rTJy5*3oGK4j9--F zsfFq!Z=}dYO@!CeKmm;O@f;Yuf~*|tqM|6ZyM@_B`JT=eWMmc>TJsiVdIHdZw2~-u zuhJM(!@~v zpGz$O0+bXK0iVdl0gz_C>5RPTj1o?aZdiIrScdiH2y^u5>89C}-<+oAHmC8t>Zl65 zEH2C*zsN>K0?JuMdm7g@9OFeaQl3JUWxmZcZx zS#vW9;nFiQJegD)_zhb03cm$4dWH7_BHo}Bv_$1l`W|5R3P+zjwf-i3PYhv_fI{Jl zbQ`)LIskOJNru9s0@a#VTvU=>oNf~di+ksyZhNq=z-qopy8vfK_M)upoMKL$1Ylcs zfjZ;@te&P~^fS__Z1cDkDy7dJ~^IZ3wKt;jTo0-M zx}xbt#cAoD!1VO|4C4Q0AWynABLmY42#^PcrH7@%Nu32k-fUeu#$NyffGWw(%g8S& zdXiH0(6y&29C*Zq5sBK1hzWCoM|roiO*N?3D6*aj!jp|LJLJA@e17=&pXN3{9tNWL zzG^fyshPwyOyRZ+Ep6yOFbn%ei#rwiU{*{sXR08~m9W#$!SE-cE)FF@8zYf(XdNoL_qNrM&Svu6qEv?4@X)brH%eUSZ8C$Vz(xvIxt|&qmABtvL$|GqV={ zCV&bBZSqbo1isx~a?E&Ciri=%m_>G^@L7v(QHvs3hBbXrI*Kd+=tM-pvYevKlI)CP zn+L*Xv_|cZS~kIxMwCMub>|fn_iCj8%tEwF^r$$iR|9e|U;~#_u@1ermh=q7Z<3C?rD!!883~(zlQ_-;NtLW1P2H9zI;L0EY8;pW z3KZeI1Cb!v9J=J33 z$?q8q?ztVRHWle-^0^8mjp4&wpShwJu8hY56=+zzVqtN9UgknRNi7tKKry|Wa+46j z(`n?n9Ni0MDjTL=+%iFpza0?cV{S_k85t#n3*_aj_`l35QRdq-MUA^1T)(M0a(p!A z@N6(M&Z2B33$vF3`oN~!3mYE`piop%Nx{Mlhz7aKR&WGZSWL5S?j=NnwQhU(h+l7E+H4 zX@J{u5brL*?t_p1jQD(^!#NqYr!p@J$37ILr;q+9OwWe0X=EgkF=26$cQK7emx5!S0I~223-Bf)sI{O zJPFL`~*>r1h| z>>fSDYUK4HuMc^>DTy~F@unQ!6y`-?UKHjveDn%pG zMUu-*#@%>Lm2xPQL!lfBzEiaVALyO2NydWbmR!l4}GRVPp&^!$d|X8Nap4Z zMo3hzMDT+Te0F^G_@K27(9k-F0g8;TiKfF|h3_BaM}q12R?&xqtGw|6@mB%S zSIxq=245rjCHV2Jk=S#TzY*>LD)s;T^@hN>y5I7cmH&mu)c@_bJZ2#H&i@RLQHcJ@ zh*yaI$$$&=PX=6|e=@l1cjTH##=Q#BKN%AgqJJ_F0s6;pzmN;`uMqu{0WauZA^Il+ zUeG@o_b5dFWWWphSBU<}KoZbD83+UYlYubMKN&nMRspReFX*2PM1cOuKm_QY3`Btb z$v_U!KN&G(j8lNd$P4->1F@igG7t;;CnH(`HKP>JKN%eZN&_5Z-0s1EcIY9qpAP4B544z{Qx$Yt(f{alLNDS=*{gZ)GK>uW*6wp5z zCnS`+hP|FX*2P)QdYB zWT0M&>XoQoiR#6pL1ds_TrVU8^-5H)MD^nMo($A0QN0q?i))o+pk9gUm8f2c842I9 z74u*D%oK!I;QIid7CZ&V{j7pM@RkbjmJ0Be=U_iaHh9c);4#mE$2oEv@g%v{OY5!m(f%(H2RTsVRnYz~ zwhf;0rit>6s%=*7c-2l(ZHvdBBGOw_yFj(=s$HYnn^n73wd+;8LA4#K-Rkkr7v-`? zg>6u6qiUN~J6^R@RNJE3oYpC8yvYCm)&AcNE(Kse^k-M?8rA-vh0A6YKD8b=iQ;aW zUaIr|r)^O48&%t^+VQHL;_(|qeJQGKQSAcNwtM^`BAs2eYgBu)YS*fEy=ph8wnMdB zRU4}q{%25aqiUN~J6^R@RNJE31*&aVZHNfs@BgL!zX~oj0iyZ>wO{|cz-6-vpIQ%` zR4{RCVa%wZy+5DX4^J_MhZT(pE295VP;M~h=NU-{qR5B?FJrthEaUF5jIq7U2d6zr z$0X2|>7JyAZlYIG=db~|6@JFK3-{$Mc=Mt&^h@W0%RaBg-S%75^deSbQitp9PGeR> zo%jvuZ=ELmBBM`|BP$HQBmJ#2z7;xAu5;Inc^&wzE7I=j#NGSVF8o5BV~CMCe2wZm zCQLePfsp!;aKyzEw_K6>7g)+R5m@&A zPztQ9k0lFlFJqan=95=8y+?s7oA4V*{pGS${Jd6wxjdEoD%mOSvmb{g9Zv5a+8WOo z8iCz}$EfIFv@DPr5}8CkETmxd8z-z}QPFx?lZtbwp=`65c=UA!dtM#Mmg=PD$2NlE;kerE-U^y<|7f9&lFH*wM}i zxsMaBXF|sn0E_zfY>-%@sZRirGdZ z$uvqb&$R{FE9PO@VvCrd20r?g8kofU$EJyV^}wc?Qjl#hI91TbVVI)=6^rj&CxY+;Vkd!>0>Sso?Hpb=~T z>d&Ipt-^X&^bZ+E?`ezO!fKEmV9gu-*S2^Y+IfI#&!+5)MapW?6}wzrx|^|QWQ9-> z*h3x5$Ne$1`We}7KMG60bD8MoGIS-81;5AgA_lrF>qTMD$Qpu6iN{yYP|6cBN9ZR- zr=Q_naf#ume}?6p$ed?f59m_00<*4)?CUw|Bc*LhWt$N#`=AKF>nT!J%MumM5p!Pr zdS-0y3bL#hRJC4og?s?rdeL~)&;;5+p|0-ncM z?c_zw=Y2x&J~cVYqeOA9D5uHVpq!>sHcE%BWh`J6t7T8IfC#i2YhIJm4@rEsDjQ(= zPEZKNsH{Pt_Ic$M@-2|7kD-4@l@kcmYn4-E;mIk)^?OcvhkSWT zC44@cf6uac?QxU}1Gee8O)RxBR`7 zt?;qK%3QJzNtG6zw_%zxl>6A?R1;$d(W8+pxSF-V7hA0muaoW++23N}mcCx+pPCoO0*rvsCZ zGuF&%=lU{38moO6^F!J#*{`tLNiR{LcT-O(ls&aVTS8WqQm^9~rm6K^fln`^zMht0 z-&OVTmW42p!7G^6E};5Y?R;42Sn7cO&`vh6&8SmhMn&sl*NREwIQc?qnuYHJVVxA# zDa3UQHhfP>7$mdW_(TRdqc(mjGyEu$oKVYTE%DK8!xqH(vS9FX0K}?eHK{ML*ll9K z_3!~$+fdlhAl~>F+u&=Rw1FB({LDH?t~$1XN&ZqC`VhQDnn>1Gkv%~8wjd6D2XjOX zr32V$j5`M4{G?afQZm_jWH)Du4Boxt=51l;n^5}}sTGYteZ(BCgLxlZZ+rS+Y<|(3 z$;uF5mSj@i0)FDxlMh=GC1lt&DYVTja2G^kdkr(t-(;^zLz!fhN-bLJ$N2F)Wbhpg zdf3ejm8@1uXNFZgu+JHSpeA@N;wG?wJEa;yM_Z_(d!r53Dtr%J6&{^%duJo&F}kyAX`4_jmV)!GHp zLN9spzR{6Wz==loE9eO{I##07l3&vt0y!Zx3gZKwAW{Di_L9IGe#Q2zmL@>d`2WwJ*kYD|4Lx> zHSFhcwfmG{8sg>32C_;pcjzjE%sr^+=x3j_?$*L6dtWts>puAAX=?teRzz`f!+u$x z;>)BO@+l4br58E&$QlZKPS!M#MckB7%8~FDYuL{=r}zdCK$@xoq?d?)dg4-07-e{g zr>sG%ks;vxEsb9z8o$=lYMb#alQz(Ft*eJn3a;T5!)(USn6!xpZdL=w0ek*Vq*g-% z*PqWa(idDPmEPiWxbz{jjZJ3~WWLFnPoaUisTEJ2|B#pIdz#tCtYgxLe13pshYSX* z;sX;|mGQB#h^j~otsO)B1^LDrVz=__U{8cuf%S-cO^pk_EsmtTz=5ciQi7e=#xK%< z>2Tji%z@edt1akJR@*Qd)WE**sVO(dFS_4F6$J);g=*8l!M1^JSGAS&WWU)YKc12& z`Aw4oOKxrMztAHYJ>q@v&EWO*Jt$!IITu`{e{;c1`kcoF>{NXMp=IIwlnZUr=dzuM zQcbx?O~Ui};}Tc`_{-1CmH=Wt&2nK)`nfkffG2MST%_|-nS%>FLFD^|<(-&oxBeoR zPQf_92kNl?%$tk8S7Q#Jw+#~}Hq=5uIh<`9-+!^q`XgHmW<2S1Y#)Ok)TE(31k}&cM}bKP_6)bk{`tQ zQA&~hK>}om!6JW z8!@Z(qxopPWhm;CycYPg;8IK|y3&Vzq;cf4b4aiTPtmn=P1G?+Pn$QO=+tu7rU+{Q z7h{3~Vd3N$;920yg8E}r^eo|btc7jBZ(B%*Q!87824R+|Vr_$2t#Kjh<2CeYQfp8f z!6m?;A)=d;AeaTSph2((u^{AoIFJPmVYMk(ELXBzwv(-#D%FU|TZn1A%zjvwB}A|w zE@y?H)w#!>H_FoqW-=P@NG(@Ncvorz?i3Xr0}h^I^6zCo%yIJXRRR)_|2?xeRY{!s z2g#W69I31N)Mi2~+`xjOD2^Q<>JJ|Jl^U0UxOFTjn%PbVGTDavnu8dA3lk%axslhW zJtRw1(L!|PH5N2hE^R>V-}1)G-%GxT10S525&`K+dLGgfAUKVrLm^8g*f7!d^Ax7e zu+ozrxYVWulQd%+dz8sV@|uQVCNG7BMvygBSSDDa??os~zF8P&7xHESiI)UiUPRF! z6M_-v>-Vdyq@cM^qthmmBX_09ZR40IY@MvZvQvHroG7W@4nkiL*n>-FFn<1g{D3GJ z6%i*@Ef@f?UWnOh4GTG*6)SQTM0fcGA$xB_;A#f;gaIH94faGr6v^``&#ASe+Ue!? z{*o?*YLK5NAg|?;fV@sx*;H9ME|M4$EM{y_H1ezH*i04xAwOjf3vj}k#{$|2QP`SR zE~)?$x)hZ1x?F{Y3VfyTX}x5bM(i!w3uA=93RI*WN>qiS1qA}K*b(GS`c4(o)aAIq!5gxkaPS82 zd+Ztrkbp}E7hGIxP`fWPCW!1^yz#~aaMP*GVCR5TbgWjpni-(oJ0%$MH9d2A#Ec`j~2Sny@0P`;#LiPB23Rzq7bZ-VS~;cF(Vdl$Sd z{$EKIe9uv?24X6s;iKga-;!1CLPfMCE3lwKSO-~kN(rku#K~TX1|bv?>OY;5N3Evy z7~hmHJ4Z|0vlTphfd!k)jD3hZ_Urrrw-XrQ?C3GaM6qrHI!o* zkK+w&#Rzm$UH~9<*ummRyKR=NU<*-6#FO#Zkq}E~Wis-aq=rnkIrZ5t!_Q!<3N!o% zmYx}Yf#u5#zrylo_~8ufJP&Ct=M|aN9?{Z7ks5Z8rAgUOg=rf0F^BvYX57sOT={}( z*P7<>e4qzxZ}b-#u!vDJh?G`7(usL;#qpPzvH+}kB#V7cIs?n_i`au8VI2+R)iO~E zEq*-JN}n-fG0+=3aICJhr|0m{@Jc#$X-SjVLV z5T#%&d{hd`cmt6SDXD0MR?wJC`(fORSS>90YCx3pw(>1fWf^a0ERtZ`Tq#j~Qf2C@ z!3E81@$q#`DP=8*HLT%+Ol(bg7EEUl%|}M~5}$#H^B2x164$nwFR*N$ftO;qAj&Lb zj>I*OwO$Z`0w4xH4zi&KAmD?#ZL5J3A2VYiPw5rw85M{0Z)Pk~eTorCq|n;GDwYUTgJpVGI+z;TFu*R^Q&%;_l#2QQ2@zP{J5XfU%QM83@(goV_RfGn$}o4O zRBgfj;4VQHwSp|_um}Z-9>ijK8>^u>5DCSBNa`dUQGh6K$K4*JRZ?~UO3`?4T)^xk zb69Lj?G6;SQDdgKSi})PKu5q`TBBnbPou)uD@ucGpFET)pMf>s&jPT+gQEF%5yZO+ z1o~swNOXmgz*phPfbF8zI-Wr?B+%Xr6)mVk*-Sj-Ke8_MFAP|YtpU&K(_rVk&ezP# z#J2JlO8Ky7iHN-f)_k7W3^kCZ9>fvT!7)VdsV+nEn?IFls+iHzw{o~2pww&Ug!3tRCJ=rrM?fe{>LnlU&kqIIft5ObB8K*wjU zgQFipDe_7{UK4>ptRg+5g2Hrz&44cA3d+?17hQo^A(jKVssCs^5sj2`NWpQ8?Z+(U zMKpepH|8V9q*tzjCDf*DU<0tv*Yq*d+>1EyiG$2`*E%*lUNrClU^(Ez!Rl48PcFkQ zoMs|{Kq^4Wcaib|)h8duNNZ+@eA6X@ZtxZ{ebP3lC>jHhF(X!UFbf_Zo;Korn}XXULa7w}wwj^zs+ED|_a0vr^8e6%+pTZxst z#bS2~!b|7X2JieW0eKqHx=*cE^x=t~1vpLY--}uF1Hs6C5WbUwgQ>gxrGG(G1OPCy<>)}n@& zr82%zP8MWux%7Qdz-yS_R}&poLgX+USBXos^9^Res{nU@SCgfS1b< zIf$iGb^|SJcc4eFF%3VdU;!7TdnwQkNk?HN06F_}D};Po(`#%pj@pR@9YWtD`W>L9 zGxLqz#%F}SB;lI$8%k-1Tq;P1g+mLm0PidDxReZ7Q%N);(Y^1(yxPfUrME3fZA%@z zh7{=$$uuXCfqc^1_XoDcZdFFnWb-isaf14bkcEGh);jtk4&%3)1^g_a zdzKfS@hP|7{uBf>mIV+?kA|ft0ous-1+?&L-~NJ-2tHA?N6bdGgV=$skPB8J&XZ3} zks>Ad;N&tEbQeEC#c!BX%Yt7-wKKGDpU0#DVErVO-7Z{e4!kIa_*Y7)8P4TMU96f< z_>hE8pT82j;Jev;^5&rHb4gV6ys%zSOf=D6# z?#BFJVlmaChHL6vB#s965f)(6k74aPDF+kJM)N6m2Cet}73;JYKV3#T2-=S^62(yJXT#XZc?yY^u$ zBUW*_KpRGY)E-#NYmm32fwV>!pz{{ly}`>l4-q1VXp1-H!+ENj554VX+881=TKLiK zfi^~Fz+~+h>|C1ItOR8637?g~Hy^Z7o)xqWC${9n;X*(^etwHhZQGQgD2(s^P?=l? z6CfXi-QH%VwTK2z5Cb=Z)wO}fb82(@8aP54N_vg2x%KW5$JG4sz@d(lnthQKuz!won&hykpXOaBp84mE5LsFDO{G zOwRBs!FGFUxmVaBA|NmUz5}9NEt4(|EK;A*t`?hknChCUWCW5LjCPe=2IUr5q(`Q$ z;_6S>tjTQ}D}BEj0O9Ab4(JT|{Ds$!gE+Av1uUT57jb?_}AUTy>5)xOGVrbN&lnZ2o!)FJYWpZ3{~-Oxz~nAbR*-+pQeAFuKy!4h8Q zn@$1Iv{R#*x1FOt4)=0XH%M%Y=qAlvGj!XxO67c4g?t+AcD``eayg6n8ul$ZcO{uTptDEY)I*oXZ8D0RTVh!{>1kY1UhgQ!{dW8pMTJWYKUgJ+a45Q0 z5|rtXmoVcd37bdMBkHs+R*}dW55k+N8!?`@GkBNsHf4`hj#1nnq;k%a`F6C9uklzw ze-CjvvPhGQcdSnCjA9hB*h&1@e{pw2dh1Jw=WvQ>Vz@i>48kp1zA} z#Sp7f^YeIQ7iF#ynDqj$-Q&YP3YsLX=OB>Q_axX}crT8~|wzJR~4cSV4ShMTXkRe7dIDB0vMUV6~)G z4x(t?J8HF*L304gfuyj8>4g-_vDhN(6JcR>Mn3Gill5<5HGowHGXvI66!;;0gP7r> z@IgCsHY9kcS5n+Rc#{klxSFKyV}5=M2_m~`RZZn_)-tS97`doP%t%hRjAGt+kN?*}}@i^1{6Uv>)jujt-eB`r1GeFlMecDusT|Wf+ z-YkW52x<(pLx%>Q7cKh^&Berib6aFKYQMQHGCQJ2`4NYnY$~({BrmReAjQoFV%jCS z9+U76K7RdX^V*Y8rdV)r9Bkx)BS31@%^&1}h||Hxc1pU7l0wu&>Fo2PZ0hh`fd^pS(cqw{D8L*efF%mvVql0TM&^iuOOp=_2PC`-b9~(Sc z$9(3JC2UpGsUAdd(wxQ|2TRsWN@sclac^J4d@c{_u?5VRh@7eF{dr3DCV~GTfuFKm zRv*jsA*4>0qrU@98Z@v(%qtM+Fn1^r(+J4yBlu*Ty{JAYZDr;}Sh$jyo+d>dRm+;X z8GJ~I2J$l${ZLBzn9tXuNyAhTRn}rE(9`*CV8Fbd`d+d0Rd8bn+F_mz4fYXlASl%# z4`s$GVhK1R6pimMm&OM&5)u<|d-!fNLKR8@Ry&te^^t%laYaF}Zwi8a16Do@#!<>- z?6AHDF8rivB<2noKQ~h?^^XUJYyekGBt-eBsazYbrJ*vEyezHZ`dM5hPJcf#yvK}x z=56uehb}Bg@QI*O>7d0&Q!||MX}rXYK5Z2FSi@*(uLX3Z;Xbdv!txiEL0AD?O2FYP zS2}-Hp#C^+VQU}}!=azSa-kvou`e)WA)A`ct&vcuWINfZM>y*1VcB=GopUh&SvBD? zSgRdJk7PTjO8=D`{9B9u1zeIgT83aliXZ>#F)32u zuTrh!UpNKk^rx@7wYf9^np0)UJK&i5ZJc>rs6@*K-BCk(atdv+5l8tU7wi5?(nKKN zRoV-xVk(XKIb~K~!t}37qvCO@NB3-2Yff#z476JFB{7IW{;jm@_hLPC&;90N=c^Lf zS|u&QG7ysuBnT{bq*JdW$vS4v5X14jQcD=Jm4slxn%M?LcmIe6Qel}$x&G^#Oej2I zh_@jL4F@yEkM-Iq)_)r60~AeVsoLSsycFuD>~&BYH5;ncY?6hn zgd|M@L2YfghKq8o#A`)VykOsAQF*OeP`tOb;0?>~ZH%?8XsZn+Z?S#f%Kv+2o@cYq zlg*8Q?|(np%$}KZ&YYP!&&-)KmuJb-=$=BvrdKR9)+0arK6-PU5`x28DBo`Mv?x2u z5R`XFS&!`=*gE^4ayH1z;)%P}@Dq>>lXJmEUCU~72s<cj+uyONWA;?~+Tqs_p~b=a9_B!T#}h z9#C~STqK}5z?4!ItDQl$1c_j#FVD)3`H|8TO(w z!C#S|*lEuT=nw+kJ-Tf*6s5I#)t0=6$+{T90R*BMH;ki`_Qz<0?8xBMW`#Z@)W&k` z6D({NQ|Q;MJwe+6VYNE+f2kv{mF9ke9tBk=q3xdtm3k8kM;P2%&k9-cy`sgiXN&6v zxd*qLCaaaIFFknnWU#EdNAcveQQM;+Xghn-ijGWRhSDJrAX^-R*hAZpU$O^UE)Fmt zcNi0L_>ArG_&S5Ek&p!euQWwmUdoCI)^;UkQ79!oD%R$$nAUMdcFP1bmDLNWmjDH_ zETOi05G?LWu2ROq*@(8K_BPOo$b+1=gfi|?F6K13tJ9i{$X(q8vX~AY%1>w9BQtU+ z2_G?m6ygyjk|CB1m;H}to@(MfLNTprN|axkm(zl}(_%%opu3OWOjB0j0Rk7yt`B1j zSOuQ|in0L$`c@;9C)+)guL^?vLN#<1P_od!SR$=i>N?hmEcI^8*sWRU#QDKPeqyDf zqiid+J&YaJ_xu++tn-nPSm@yX3`-kYm(EKY zPPwK5z2;S#>KjC%A76|yfEO$RDf<^daZ$coA1!vYm+{g@YxjD`;~ws_IP&iD1P-{C z@>Q)`WsB89T(S8|i1bIGDBOcdzbOL9`B#979M(k$TNjx0^1!#DJRChAlV8$&mpEl-UCj?y$m6Y=4GpPXSO|a*0=~mlNW)!B z!csu znZ48a{HdWZ0jzfhAdh^MYBQ5nOh(vSVg02L!uqIXJTt>nrH&`N+!$$nKz0Hc|I}=< z%RL#^2LP3l{VuM8pokxGpl+5y7!Iu>a#I!u!I9YZhFa2sJLGD7bnCE1EPk@<& z?3-o#VXG(i1y3O|kL+@5qV=bMZXo+E!R(2BB8LfheF-vpN(8}A7K*g7A}x5r<-Sp- ztTlAPRKYszD7eIveXWGv2NXm0HJVN!5T11&4bj)3pXZrAPY2Ld(&3#jf`uc?`ikWU z*V4-(Eh5xhH24k*f{XI`xc#{#hL><>B2Vz!`!1|dKb;cOEnmUp`qs9LuZ_;PV2F~3=A^%ic z_&GW$bSZ4FWffP}-%+iJWM3yW@+++(l@@6^N}sq^T47z_@of=yh-{T6t`}Z~S`TJ8 z49XfAc8O&6KSFH^E`hB9d*VSE{8Gp=CR&nTqPAj)47*A^qG6#TGGsqL#cYnqiJyu5 zCuJ~2|DuGT`}J$8_VsY-iJ4S#3+9y9oIbOMmcDz<>CeN_#ooUCIEF!(RBf<7dEa3b zEd|Qw7b}IMN_MnY+bk$d3eGCmiI7arb?Qdyi_@ySbZ1+dd6HTKr z(VBo3-uxJLl^V(=k{drYjSRaAHQ}PLkzyVmX4fX*+LT+)=F$02AJ>(<2{q4sq^LpA z$(^w9Hld%#hzB{x<_o(ZY?c@s!=}he#xSTB6HYL%=iHlweTFHNW)Y`s|byxNUrp|F4>tL&b1A}Y{gubzc309XefvRxs+Z7Au zd0HfFsr~ku3~d2QwMFHwIdY@uJbcTlXdGd6?av&|ru2SvqoLSlhrTuR8w7O}dR9ka z3n>zIIn49pase+2YiS(0QF&Y#3!*4-Tj}x4c*1M9#p*x|+P0PK(p47r7@!EUuNKc{ zL=78-yl|L!d}xe z(pG7>?6&vh6L3@w#`-k;b#Nu=qbQtst#EaQ{YDlA0p^Wi@XWGBrVYX{sZh+ZJWkIc z`%aCS?4EE8Fbk^qfw~3(3>U6XKx+l$KZGES&q0Ts5Dw_bNpMUQ6M~>s*%a2Ukir@% z`$#-8SXV1}U*^yuJ3t&Xp=%fcT~crc_MezBO9TapewBHCS1 zpx#@>uB7&zNl%g*`f?kEosx&Y`Cxb`4-79Z3de{5D1sMVUR)I2)hrL2hjk%R%pdj( zObpkI0&hhtZTuGoqC?@B_3(o46M)J`$7Auix_t{EQ4`_U;p{jY8RA?yW@qwTxjd_m zUKnFlGrK-Eb-neOJopX^uxuAye;po{eJBy;+78qUc&-gcWnGKq!|()!0~r~#X&N_G z0+x7D_Jmjul&F=)Vb=#sjlQ6L)8X)G80z>qI|BBVV5DrtsW*6Lfyr*PRtm>97*R}R z3eTOGZhhDF(_|SE)pal9GSo?awHxfKU9|<;6V5_l{b4Vf<41JxQIu#`*W1H6GK?#v z?8gyre;0nm+juL;e)N3EfqOnwWOde$Bffyos(s7R>#qjprlaGexcl)Y08C}y9woRG z$pZ!9qo9ME$qsU4B$$oj4V=s~VU^&Su-Z6QN!3UL7YEuwmI&*A^VGkec}T$mURU}W z+BRc}l7Kyet5D@rA%+bSV>fI=uPL@sin4G6tHoh;qnaC885%S|sCwwmQOC`Hp zG7oth&`h%LkhX^T_|gU%#k&nU$~Mp$4%Tj%+Agx2L12!j z^`>MmzalKW7Ww@T*>9JvBC^E+Xu0Gn#Vvx;LNU`@R9-?0ZxTzc;kT&Uu~HwtQtK5Z z`AUD`aaRPda)Hm{bk zlR3OqSvMW~2Mv~Zq8xKj$=u=6TeP7(R4ILgy$)S%8YUe2uMDT~EwEUYV9iYp!s+Jl zow)31ao4zQviXzn1n}(wWbZ)rz!eYW!}2|Ms_GwjOBHp>$q%-@$%zUo87}qd!q$gd zxkGIxyYw!{yXC~_mzLMLe7lVU7#5B`rf{tI&G3ZaL3pwJK{b(kB0Tnwi0dchq0=`;?1Fixo1kR7KE|uG$On8qh6A+lhrVQO|HDxq0iO#L7NA5W$P z?J%Lb?r;XHKG&djy;#g~vEYPzhC0+Fvai=HPC4_wS6RpzNd?0hzx^=iwAD_OU9Lij z?JN<|ewgU91SUEp-veYJziv(TXDzUWVVklnSa)KZHUgE^PhVHcem*hU^UkA)VO$e_ z`2p(D9a^qz$C7!Bf|UcF9B_VkWH8F$*b_9XRp>;y3P`jVFtI#}H9qW-x1duM6P583 zEk#V1?0-hn5{{mh7X`W32KNI=24Pu?Yj=l#X$DA;sCknsoy!_Pdd_t$b-E#!>I6CGe8P%6)|NhNMe;Vyl% zf^J4)f*e<&cn~D1MODm}5N; zme$LRuE%h_qif~@bj@pM=>p+kh*&`Omq#T;$T1Z?*s}JW_J|tsSVWWqYNO5NBEJNy z48mj(E`tae$Y&)XNeRSs28Cj==o$ViNO>Q-^YS}kk8`B zmSe06_uIyVmAelU_M?e+QtU&lioCAPRgj!53pNvLm}{u~0Re^oO1l?F(+TZnFD3|z zovv@`=;O?mrdfg+mXu*#1aJI6_zNOn-LsqULp)=@6`iXD**t=JI(gSGwE?SD;DS1bD{0yp9Cu#}2mDOq_Rbsbr; zX%b83SjDK`{mv+me{O&0^zon2=eyrNeeeMUub*zapHA+6<#h9XEZO!m4~eF-T?)xo z?66&ipkaqI2?Eycm^+N^>rvz7X4#1M>GOHtIeq*g`uyGLrw{HykbAlf*VVjx{psdM zXakOa!iMGrwf$A}dD;56_8z6r+c&-S`Y{As-um;qbh3TN+ad2svln(qd6EqSQAe4| z7eQ=T6vGBN3<(uB%2g*~cq;UH*^f`)Q9Idw_lbYy_Jrp%B4VN|=LSCnXdK4TpsWQkA0rQLzxoeooePKrVVbamQFy)Q{77$NPq#}j)MW&S@5`z@yuJe>o zj8>mwBJHbIQ4^7d+C6Bf-KUa7wMO#AXBd4q$Z4*e3Pr}tneYY#nAn>9gUA-st1+6J z5N@CKS8l&j4Z#8>^20L?AE2xA1JI`|iL6;v^VeMtMr{-l7y z_6uK7B%iQ9K#_AXlJJID-4|qK0(~wj9j9mAz}gy+mB zrBA>Me@Ns)t^!K@v7k$YgB|UV_>>HODg)W;C(1#}4wINs9unO>_DfBHX-i|2VI1(< zr-h0NB+6qlkdunUCnV%!jTL~H*p+I?%b!vtHifo4Mv-!0kNm!X?)W|kA};G71gVzY z3hasZR6A_iip|3_ErJ=YVTTnPWe-L${GwPlg80Ova(uUrfeNE5S*MRAty#w@@&|%0 z;%_2|{hPuQvZ zRBI1kR5xK4nDOLJI7LHi^-DKK@Z*G`&R)?q1`8JUN=lTAbditX{+Bl>@*y0Keh`ru z1F&s>vvPmgB;E3ed_>`cf8A+65osE0B{UPOP@};b7jBN$BE@Kk&iK~$O`}S2=uvUd z!M%_y$yP7>a_*?HG^_d9^%q7kPvuFN!<@ z<3wCTv4QTRV^`y*gZq@ZW6(GlCUDy@jD^TwiE%9QO>PbxyT^(fXofz76@Dpw(dP`AiGfnby$ zGwj}H0Y&bgp(3y7n(%?l{R=6lD(U_rA%1fFYZunGvdx1E5r2k!N&WYVF|pgLDnRq4DWAVcO&_lKTQ^ z59hEmBoWTWj~o=GsH;BW3uT4LkKC7Gb#B&Kwe{7V94W5Jgo6$~&GGLf7!33&l-*NP( z6M&h>%vcDd*>MDUq5~*N6eZ7z(vY( zy{fV-MJk_l27x9LKdBinkhlGB6opH%Az;P}%C$-zCBlJ%!#+{jxIk1wILQ;03j-38 zy&!pNPzw%nsYf&L^p|}Vb?^lYm|%9jc>W;ENkH8M>;Q|JjR$W>*X%;cMb>V{!{{n^ z3fD1gQ&_PZ%EVk-(_MJv)u_wB8srcj7Ch`-n6{%zVd%oaeh{WK$oGDT72=)B;^S~S zi6^f5J{LvZNVWGZ>RRTu>_y+of(xR@#f1;B>v0fx)LGPAS2_=%y0Wlr7 zjUuldsd<&k~{7AEF#GUU^^-}o` zh#?aatVU!%zGzZZ(IEc!NgJRi1gt@&-iqrxK5A2O1 zQlMmaqlm~BJ1p@-6!j_=9@@w@7sCs#9-BwCNxR0~xdD?O6mtVM9qbx4MxODD+9Zl% zg?9uQIYm=NZp+jzkjJXW!h2m zyT)apdUnqnSBgt{QAyqn-fI@UHKpw|O_BJq86=*6ZYjQ%sW}4140X;(ERK_!<3Ypk!#mNA-@xigNv_gW-RWEV$3BJC8v5( z7h#_`YVdVUHDoi&Gb6E?G9z5k)N+KPUINdmuu@1}wtfVJ=PN=dYERYcbW#~N;_5$% z{H!>VA(~1+HgtfZ9b}ciB6&)?E;du>ye*8XpZu7jaOMC*xecz5e*B8j_ewb*mO+~= zrraVL-p=R03%-3W-R$IYaGxJMOw|M($>U7g*k5qod$@bi5l3r;Yg)fyn4#%6J^3;qKsf zFbqyO!0pcdI!s)(ZTr>j51;)K3)5vAJqPhj(_?h!|I)JE57O*!q=5g%1N0z8eFOie zKoR6`afv7qtJOj>`e=~_J~HJ$7lrU96*g6@*CN2`>U9Vr$od@w*x!Q%wFU8H&7_V6 zab5XY=&yl!jWVTdGg)!0as-+~4ik6+_{zsv53=2H6di6ySx6Vmv`+3#9~MC~M~bl@ zC|wL;^eys$wc2$Tno-(Iwe6efKcbn-;p2PsOR+obfA7kNfcDcou5j8JzqEgJ7x-CJAgSNM3jijum?Oh9Y(NC2#9kw z8$+w7X_duuylc1rk+&aSd+g83A&>Ae24&T86M@gL=_+ZoU9LtaCa)UQ)+ZOK44Cbr zpNK~HD|kxsBHF#+yNaglNZY+26%bHbxhSke5J^*_Y7AiSV9zC1Dr}!(oW73=-EMs%%MZc#oZ!;i}Reh-~teA$JIqrTQiSP^cwchcg7}T zH3HB&JnwIa6(iY|2$T&dAB>Np3c1g?wIy3Grq7U#qfKjwM+t3ls(0*7Ke4{>%r&z3^2+2ex$Et90shDI-$cL#b z3UZHr1n1nKZchRwKD1fy))X8d>OKV3%`-j}DlB_Gpj^?7(u3SDO(*B^4?Db9wcqO} zwI+)e2-|Is^20I=*ALVFVes$riqYCnkMB_z;dzKYjNvn+YxEU7*ucO-&2Od9B$bBU zMlqonFz@)ZnN6wVNld{VqCM1La6KEe+xoiuGOH0wq@(k zYI(w`r6WkzE)K(7Cb@)aDy1s$ZpBy-%L!oP~&`V-U!Tk2JB z(7`=)6g_71L&_)EwS%I-I=q_G+BaQ|G%pk^<}zv4r@}})(SDG2pTvToQu8Ed21U5Lsui3(!L&?POUUduU-HOOTa+_WY6WAJm|cSzYGRgPmMB*WvBGZ;{za!_F48s~{w>x9gAdRMY}gKd zu5$#OhA4E*d^lP|I%96Yed0j5L6&v_mUS3HO|){C&Q_4J7zN|=79t0qfbfQj@|~0g z^P)sCvp~0%6pycogYOgf(}LWAnm~ZpWANl4#)BGU2qN7_N(BPEe8eqV8lwe9%EUDY z@QkgMO?-!J%{#kUV@At5K@%L?WJSiw;9|iuwhC9#j-r@bbv-*7yrVOt1?`8juN3WW z(`1njOkJ|uK)#b~EZG`Tya+avg4t&<3bqtMD=F0o_Q5(-*TOXrvlh$}DPawiFXiYz zT9tdt(m7ZQ-_t)@fr%O{N1zq+LEg5fmlmv{Aws>)g}!^?6{p(nQ0_%=P@avC!HyR( zNP%3?)n@G+7xRG7-GkDoVcmuDrQ`MtI!!V6!X>nGOw7HQ4&XVu7uCZ~d(pN^9j=o= zB-UD4cnc4a-D}sX!d3UUa3#e&uB~CJ%7keY1NEMeP2*!hAda5}UIIG9-l`s z&xk{8jKXDjO651P#XKd-kcjS3j@lTmv2G7%Kj;n%e*pr8$;H6OBOZ6ZumoC!gTV-i zYkZ>R?y%@BnCHAfF>kADU#p{-4<)lV#HryJUgDh@^fM8JXo2HH7z-hsJ8$fX`Hk2_ z74r_38aNX9v3of5qCQ`sn3HreXX6b}qFTJ+tnS|`za%W?pV%4xGa4uTpW$E1GlhGQ zhD!b$a^HB<*1suh#p!L>-iTy^kJa!qVkC)Bl}m7n5aM3O0p4(iej?@!m)#X}Ms@=K z6c23p84TsTn2$;5S-#}BdLR5RID$0}+pP}!HL(vRTn#}R#ahIR&SEY8FFLFLN^-&B z23aD!Y0ixoKBDT}88{hSw$5D?E(G+k7Nw1iWt0V*UPKuV(l{>d3lJW6wLI6A94qDg z3nYud8zCe)*4!{shX0czm1J}}sQCz+-f*JkM@qWi)3Th_;YGM5H3$1fe-8u8a|2v@ zC(FK?Fzz6f9ow|N61PUhb_gNP2sszjqv7DDKmH%0ve1k?K7d>>yDA_v-W9>S4Osca zd(!kR2)tDS9TG<>Pz|&SZZy?KX5J3ZWtZ8OZF6ufEvQdLP25J~+R+aCD3Sd(m|~#g z%=uJU%{iZ8BbbPE8YAU;fbT|c5CHSn$eltcSqA?i%PvOgoJkwXgBK#w-u~rH+Up-<=hDgXF>2xq zNDE;Cd)b#aCC^1hTodqe9HCf1IKsL#LUNh!$K{41dAS+haNC2+4fWpx7eObQzfuil zHLX-8j8Eku5^q8*?}U$2Or6!1eOQuoqaBz)HXOS9@u%@xMX4|U#+KQ?P;9+an|j%( z9k@X*k0a3z6;e$rik87;GLxU2jzRL|8mQ6<|dVfvN@d0;2i{WsAu-4DvPYoY7tkHk&E@Dbdd( zhmP?_Xj~`yvyJ6P_aa+St=a>m-|>RJ0IC7wYg7^M9of<~?imOVF3&=jL|Luy)O9j|8P6zd8Rdk!MhjROeuvKZ zXB@0zJ^LLGFTyIp;BEU@?*}oQ>8}xp{XHtA*VhR6b!+o6FsxD_*`HNn0Z*zzh?BAm zC%NMUPhSoKl0)PXVRE4RU5ic?)1;2^-=%TC6_~a+^wEjsMBl1)zif`67e*lZT^Wep z`*-qre@6zd%b-(fEmz9NEBe^MW|Qq|bq$^|+hp#`nG48O+fC4rpOLK$Pk%^6{S6}M zbYZk#O14mT;-L(T+4F@88_J`{&s`+)!*j&OP@D~x)q7-%ghuK)Q1~+<4X+qDIm27t z27>@*y%YX&`C?d6hW{3tWkV#iJp7QT zUCt4ZGrFgoo5$z!iyx$^qP4rM6qSuRVf@AED2offh?HUN^Z&Hc&yPk`}-7jAUY0JhE1*#{zud+*# z^7<4>8oHtx@t|wXs2RcBIQ1}9P}iNW$>3M;yWt7{lMJLKw@pKV@-gPGW!j%*@K?cl zzlQRLMEQ+OgY%Y|eJN02FYV9Fh9w|T-jr!4MH=t<@=JS5rhP8bii~M*%d{`_=ZMRY zu}3(aYYQATW`` z4p`L1WP{UUJPuR*R98Mot(IaTj_dOX7c(pt7d(qsOYp^T|be?Fk>x6DNp z43oQYrvZuSfDNm2@*Txm`S4N}LL}aNT8gWrAQH|FXd-Djz&DBp$J!Ei7xP5WeQ1C! zE56m!ol5mBde-_UX+b+TmTLMGkx|uWTjTd#ZvC-u9j-U*aB_U$rdeVHv!v zuH&}FIELH4ow(v|{2Vb1?hEO10tMn?Hot#7e4}ioBk~1x6-Fo93nHz#MX-h=goP)* zfh>G?a)n z2WSo1P6#L*i>2)-5urYXwI)RJwLFc;nm2fEDG0#o|hFC9ut5ym;k^s=4mw! z9)TI3=+}Fu#y!kN2Cv`Vj8@@UPZ;-g=xN29eQba4 zb4Zps$d2=$rjAo|mETB_zL84wjeNAf!P&=y6c^lA|H;hcz@YmaiSN}Em4zB?q&O?| zrIA-u&_)a5Fb(9lf@71z_~E=Ug2g>7(e$H$aDDNIt)YWx{tU z?lP5k#>KJIsZwr&3#C}G32s>Ia+#KZmzHdaKDq)s;|}>EFV#d+*Jp)NToTCR!=S=K z>y9X`<$kxQ>0S=ujFTQ7p1I)-D6r%N0k4GOz@U#D&Dg!TKppAYmHg+kr{xEL3(CfH-ycRlxfGOYNsfJ_jjIm69g14Z(z~R z=WwKGR538b%~jXIZjCEKcL5D4wkKW!v;|4<*aA6anqV87lGS=sn8TvQ0KYx0x}wcSJKJC6g#v6UK^k z+oM>A-Gu;ShlS!6V|3yG9p~Syr98jot>j7q>?}N0yg{d#H|n>l$6>R#Z$+fmIBGP! zwsGti7DFWSEPYgvXYg6sgJ;j|#g2Kr*bqCC!L#{cKrG5D9Y1S7Z4IG;%?3Mkf%v$`T(1 z-E&?1 z2Ak(_%_$pjG9TxbYIpBF9fz^MtP(jOKfW_ZNfqVxG;*eGh;KH3J9 z(ud&?4(VE<$VX-$2zGSsz>ZIWDVje)Zl{hrpmz|O*5N_t*BHxtto1wQtJ|lAq#S}O z^6P1+7FW&N;jCJO*)=>1${Di%5W%}$nN4EYJ%ilE{nr9B1@rzz8LXIc5k%(BtAR;j z$DdR9orzEezCSD3gBKP2ijMMHvV{_#k%2x4qt6mo#&5%Efi|wJR^{NcDD=CX^S*=u za^fG`aOuQHYG=wP;_~OX&rlOM@xaZo9*04dpP&cJz%bw5YK{9$t7LwCJV$nveaKrg z;Pzq2jv7pXrMghX;p6 z?@`7xSoOlzy;bVnfa2a2O{`s;2Z+h_OWR)&Z&HYZ<8vI_D9V41yS^)Zt$5{P!aCf` zzlLjRf6-%N=vkD~l}hYOz!k)J3*>l;!~G0s9MH*|vUwci>xpHff(}C#c;Y=j;K?s% zOu$+}(LQE|mqHwFYk_2Kbo^N*oENHOg=9P{Ru$l-N<*Un8u(f;N;`fQh|~mSl0)4wk#nL7=4*R?A?GBg z*>V`IS^M&q!>N}+X}26suEbgos+<*tw}L=1ALeDU>V@%^)06pmI9xoLmYoRiIxty^ zD;A17Qzt76S$Hl{Yt(VLH_DDvYz4f2>hAanh+Ka(19nK+mZQz^!r@LJaDgwVYv*J< zapI6VFGeM-qTP#PXvG>RLjYnIKn%;^o3$ z!X2_5?!?YdRCQK=@Emp9`ZqvFKU*QFK@80)EC0qmoZ9jP6Re zAc&!K3%V{*^SIGXjW5%Cux)txNcwslkh+2mkZlOkvA~7M1?y$?l*`EVGWS+}G}KO= zc3*SK$KW@L>rs6}0s7?l&7g}9JLt1!9u>POaDv2a@U;0*9x1<__X6D0@g1X0lyJs} z@{IqU49+1T!p+>9vh9>8U&PO5VZsW{V>HkN&Njia__lGMeMTd z(Eu%zDNa?g)Pj%JH-T!O--%GtRDX<#lwv~0b?9@ z9_z}RAHro->qn)ETSVE#t@o|$Da8UThH@U`kWs7$3N2K>8slyJo3gY=;HFqY2@3j& zom2#ZMR<<%nm}Y56=6Xe%+Mj>k|c^h(ti%90?y$>k%M;r-IT*BnTFlNJ##pw(?QvIlNpa$5cFH7YG6iSXH8govPMn>V zOCeFAv%^E86q^!<*Sue2f({hYXwFZ^@4CJ zzW(|C^KM+(%Lv*>|6KsspWnZM=l{`pEE*tQy@sdrF!R&nTkr!pF}nCL-h3VK3%B8S zm>)dv9!%T-bNTh=XZU`6by@L~76A`x(&O_aV*L5JfQNm0f?t$|&HTb0=~J9`zmIcr z%9OOpsgpBO?Dk|4FaM{fr3q;A6lcm5@vA)iM>(@{6{TAog~k|!JNXNdQ*avD@dIg$ zJE^g{v8kcSU4dV>ER&%ISJo|C=BaI>Nq9~sH8d@&tMb&)q$Le?%j;=ULtT}-$xV~+ zq)80dip3t+3NWbgcxxBexfYcyaHf@dD?L>OwN0Le#qLUv;1mciwbYyI^`W_311HRx zot1qqgz1HzrslearT(<317}w0uBnlwEHulSQCU}8>#1zYDVkYX>_ky&8{PF@SEHwL zd4sp18Fx3fP**1Xx1+)Ygl-iqZ-o<>Qew>vYCZO^|z8K_-* zw0|GC{p&zq#Qip1AH?UT3kHS*X~|yoVbGkUPE0~mE@35<4a1G+ixCgH|G(~DfjjF{ zXPc4O9e3*Noq(IsGrovWg+2cY!ufzlYVf}iUJin5GnJAkDxaV>7z{P zqv%~j`c7z~Qqv_9v^s%P&vD9fuA8$$@PyaHcPc)@ZBx#w+3bc^JlI?O$~-FPp9#O5eq~6np!W>$119_m(H=bMlb;Iu)PP?}e=)!hn&>O(e~_M{lT#%H z=`$U~S?D3U2ylsC`sIf7hiM{U->d}m@Zb497J5|Z^G|#+m6VJ0J$~>U1O8*=0zAyu zhgMRxA^izj33!2D`YJ>EKH3iWM!)oX4e39nCjobl!IgBtkp44KpWS0frKm5w2vYl0 z(h=al?|Y^y>DLDOr|G`{pYTinlOg>8{Wsu0_@#eiNPm{1F$){!YqLs9^qZC8G!2ag zjQbRP@+2G5pQlW~EBw+64Cyb>_W-B(@~or^L;6e90JytMm7+fU;oFdY)Q^5G;P?ID zI{|;>2k!#Rbs|5N^dR64KlpLLfAoW&27J;F{srK_`oTv4clyD<2HfQbe*pMvKe!#R z{;`mUJ~P0FOwWTyly`zo0Q@rs{KX>OmrRRkWOrwc=Vgg0eF>Er(yLAB)pV~R-D^ts z(ievGn@#CAQ)+0pG!|NFN?%Hg4e2$e^cuRwkiLxWG{CjA*8tbk&kXR(ruwU=Lx%JQ zdeZd>&o{wKP4G4o{G18yGQqZRU*!|?cbMQp6Wn5gA2Y$fHo>P%@D;jO6nSxeGfeOu zCiqno{8tlvarfXa_}yZHe`8q&O<47d3c-fLGFc8azh8KcFuR_+=E0LNYy@0CChnS81^1*F@I><~bDm zgW}L1m1*f*ZE;jVs{lWY-?wV%F9A*kv%59;3&7vU?-UKb0xKIHWLS?c^Sc)C<*>h| zXz4cqW_fh{Er3%2kJQp%*3x-_B@Xt+?=)DJcQu{TU|F6;lz5SU`AXxq(W*Xqhw88*iM-LfbCml7wIds+lkEP^9&Yi@fhmEpm zfdQUKw;SN8wATP%MZeWx)(0D1PM>Npstxcc`dWi!`G->+|G-Ct@HUE}6B>M2z!+RE!w-Dk$JYk`=hYhgVGszMbUD=A3%B7OlAGQ zA8;vfb@&iq)-MUS(0>`=we(L7mil%pU4j)r#+UHzlmYlAL~#8w|C<1_Peg}X4fyqR zzyPnHj{);X>SF;0_=@G;nyN-ebECssUs>1Snb^#0Jrm)~_P8586GgHk!;>*}vB#a_ zX!b7lIwm=mRRE=~(b42?SmJ4Fbd+Sx%gZTol@?^@%m5A;VDUm*Epiwak0w>t*JG)J zR~i~`X>9T=YrOJGEJ-b|@sMkgbBZKxtaR79s@=6!HJ*l|l#HH{t_Dxz@|q@B6NpmM z{L(Ayme)27oYbGSzO*wyYHjH(gRZR7m(ix`Kb%hAuTaCB@lmAuC{leCsXmHSA4RH<0voq9q0@X6X+DZHA4QsvVzQ57vX5f2k7BZqVzQ4S z-A9q`qe%Brr28n+eH0l!iVPn`Mw%|EYbuC&fhr^2u=M3jO`|K(`a+T1wY7Ck?j~KjH6LaF;PJP<~AkS6c2Gke2Ouit4zd0Aisq-Cs&||H%Z0SDdJ7}a^-UT zR8ziO)gs=MFIT*XH|5LCAmUB=a-)cNQ@-3pA|Cnp%g+tQ@h;BDKY`m%CYU7R=9CHe zVW7~mc1$WQ-<+Guc$oselKz(CbV_hP|Nnx6bQKhK#+@_Os0EOh&PKp*@#XUS~3D z$H#97i@eTc)b5}dt#Brz9dr`8^zTfb(qpmTnLM>eoY(;1#8xQLpiZYrFQ;ls;B=bQ zPwz6Fxa`KDuv2xFaGD;YshZ9?Q;bhb3hNGQlQYGbc?!3#OfY7i!c{F3jG3o!J;(%O z<|!z-Oh`3l&ZDTHNHt~dOvSKY=rnHha3)uI8}&^aD*_=nVXL^7xSKr9?ptzt$Efu* zEps<6?FFL|Jb=NQPPDBd*c}omw-m;#sHv-5>aAUpQxOOyjRo@7yWCY(uxA> zmbokY#7f8h4tHgBPGK6GW>c~;09IhjNI~ujr&DfR@vOiepqiYVoB)FO_PPYBlqp<} zs_M%6fMuA<(uvI`0j1AQ$(fhNPy0OQ)H$^kb?$~LZO2YAZ)p*-Oy*rfS(TNjfucH? zjoHo|XQ~vM%}tjZ_99xl$Aj+-(4M^@8Jjc!Qtz$W6FE@B_QXm>#Z=cdHdWkGi=8^G zDn-uJVrYY>DN8oDUdR=mhDMk!y%aJH%HgW2ZN$!_24LpQn`vUx8(l!%>M3V0>eUmG zTe`bIE_dTCwUu0~o+{@xmlRqzpu(o42gt*Pxj?0-CdV7Npo7)?9tAV$cUnVJUE|bZ z&oXy?HKs#p&2Dc~&dr>+DJ4UjB1yeBB|?XVyr$?GPKk{+Gz@_$LY1}73%bBhRMT>; zLzvl9_4~pvDR8Eko-srj^FwhE*P|*px+DPVf8@CAR3IL&?DJ8h2x(tLc_{ z4+g2lb=;|x7_m}7(dZorqSNJCu`Dp=iey)9YKp5zS07MmO9Xa$PwYV5tUyjn?ujf~ z!oREEzgV>oVe~KYW_$#0^Y!x(8b90qT zj$9Sk!tUb4?l|t28yXwE-7z;~(Cdcac3Hu$kRCdpiY}?rx6d`;Xgec0aJ1IzIE^;D zGnIwx!O^gXx0|CeTIXom85+O_Gh;aUS*V0>rxtyBwJ4|=WwJnN@KnKK@w#god)a~; zh&GKYJEzELwkbphKIkpJ+zKY)49{GT)G2!FYVBYm#;DM*HDo3kfB|J9@wJ&bUT?G> z{k}5=18mLm8h68V`1~~417N`bFsn;XtblqN0BxD4aUk3R=x7fccLm!Qi5?4-9NivJVgTCRRm2oDekdeLE<|PHG zGYX3ZN?}0zeQLKlNGwr&r?arGHoLC=7CuCP(z=|p|cRpj1<5 zcpD7j6$fbbVskIXEl?b=MMa9<>csb;`}Z1rBzdu#RH z2#l@X8~=r|VioI-%wIMoQuuDX^D zP!r1@)T2Jte!<> z%qhZrH+0&8j5KK*2QZ@p4854Pnms}oEMTY9dK%yf8^~BRZzcwn)VlgcqJpe>_N>C< z0(-V2d;EBNcHOdibY~6r1sRj3Bu{cqN}1xARk+Z;xURvDLq{}mVr`wPxxroUs`9#* z)WRF$t!%VU^w=j(MBUdE}oUOAV)*UEt>BtnwL|YQ&{4URWxT_$(;Ez zYJTzb{5i!Xt~n+7IrG3(W5g&0g*uY9<_fA}*X%Uc?2K;2c_rC`b;+DLv$FHE3JP6y z6*uE7TQ^2=&b)%GS+1<&?-gd}OI*2xTU;_bH6=Gq6eW9haX~SvdQLGw|0Q04qL|a? z7tEUBDk+$qQ(TfY8#SPva!i>zDGiOM%RRriq#%1{&OHC(W@i=pXPb?p{n(9nX z@6NHfsK7r*t_e#@JQ`7yFhiiqOEIbojB3FLaEI)CI3c4RHO`5F2tXXsNw3g6oPpG@# zqqnDPM$W9P??HL9XBJ~XrCPLDg;JvDvt)WuaPo=HtBo9tsI z7EH3^t8cLI|Lv$;*62lN)SW70^vxIgQ_(+$!=%Q39IG00mh}+Sj z2_hS|9*@>}63J2DP}g)Gc)?@oU3|XyIO^-`&nGWOeH|Q9jg2)!U^>(S3i=@y%*Ugj z0_iTez{S;59oUt3i%W<4!4;PTuupoRc#f>1f`Q|f3>cNKps1@IFuJy_aIp9e7*p9L zIj|1`bsc)0IefL^+rFsLIi_b%oqX=Zc~g7owED;y(iRN78hzU>naYu$Gu4?qXmRIH zpEYOUxluWaii&!nY`CSqsgBDTIK9fV0-HizOFg&rm+ok+Ti#IF%P6!MlTEp4G%%a) zbVo&1zbK2{z4W1eY=Gm)u67sp%dE!R)KueH+>6oR$5BUg=s$X4&G&nV<)r@79ZRrU z1slmdv9iXCAA`joGJT&d<|~FYX{Cr08`u@>#Y8>OgX()e8w1e4E8}s#|#rTs8v~iz&no?aIOBGS~uW&#G?b3{1MF2HYSt2vk{; zK~oK|EVXX-N?|9`M5rV0ut7J~uW*5g3~G5{cnw@T0}42V8qpiNplC(9YjNdb*Fc`# zK7>HuS25k&)LUoS-DmW}W0tqE|L(3I9wh_P$AK_$G*&iv>xW({Z+$vDI%}7lnVes-V@1d87opE-iO$7m zqx<~neaqJqUw7zfp2ooBz7DCMWH?mZ^%MIX*?g=FxCUS_ne_Q^^^%v?XZ7j0=_ci> zp2*urCid#?>IGSj(&t9n*ZA36c7rRIkITercg;jmO5yXJ$XinTYl1$B9hHr)+7-Q+ zwLVIR?^hrJ9D`!ekJr|hlcNzul@^#UuD_xNAekt)x7XG6VpaQi2gS>vwxBg&^1i(r17b5HKbt4c z#o_?Z5bAemiVJE-0X98ONyg6D$*#1a3F5$BU{3?qHipOsmMOM)50QzsZ{O9>%VO4m zT50yIoS}$O)XTENfbuRZo#_&rNOH5Xha!c6kE1~DJs3i%<_)P-#oArjLl8h`;gFre z`QU^>IO}}yDVbF~BsRj==$Zw$<9TA^$j+YKyJv1dddOWAFVwJ9Iy*6E;w@n3Jir*Z z7J9r(s&Os`d+REzhccWSxEAMUrC>KE|Vf}bxS3<*32JwD{7a72tq-_;GPu)nMYSMDTp5P0aNu%r|&%XxwH;SH#<3gxv zz>F@)LlH11?CTkd!PmdS`6>@ThGtw2ATM4#Ja77jUGAFj=Zj@+l?$82R`#+=F!*7o z9v5?+_pxkwlXpndJVP@zS9_a0;--lq)S)~&FqCIpkiOL}e!doGSJP2U9Rn9?& zAP9IA=9CPXLGSxpyLGY8bruY@jp7!KUPRH89r~`Tf#NyDnHU`L;1?tH$TW>;T)ris2~kxk0WkX(alft69nxh*)ny|AR+;H@PTk0I>r-=RKE0 z4GPsWSr;eJYH7dNCSrN;#jh~u!a(QQ^F+wtN}}`e9XMH;=aBm-&ljIQl%oHF_b-aL z4YV&=<#nNhL30cq8PAx>d0{G>pA?e4qqNlMlphE|KsWJV2+vJUJzEEc#U2~I2bF!m z;bDLr;P0rZj_ z!M5JJm!6ua%QCo9oLf`sR1QA(CXT!fMp84iL!9_KH@O|Nv*({Xr93KwqR(fSkF*x^Qy$ zm|YB9_TJA#o+A&(lG^1sg1)TYbj)Dj>;i3v>X%x-#d>g+tW!Cr=M)Z78c$+ga$Ut2dnh7-ZA<^U>{w zp;S;HegXG*4qVP6)H#l`6wf_Z9qeW>*b)x1p$6Sm`UoIc{c_VT@jhzEOy^iq@2zv; zO}I(63fg_Mps*keuAauBwS9$9O+RnX@JF;e` zO-;x34FfYJySXg(HY{s)o7`pt5?`lu;2w!I|%#YS=^F>78nW-pHF>xE#Dl)$5N^sd_+ec z6uq$A9iG}1V{sJ}F09f_h3opc`-O|H-9aU;oT~D`fWw`pl|20Rd25VbX?;9NzWw#) z*Xv*dXU&D<-YBlAnOJw>a;U?VIzuVHe7#V15iWT0-RDI!yp4Q?SQRe&<&;_OTHNoo z#6!5m3{mbn#N?k-Ezp05| zz`2-Tv4ju5rHsGkj~?%z<{#((+f4g^3IFfevuE}E`M3X9kLOU2_mA`ct*4tqf1C^P zo7;z9c)8?4F#rDnPc9$75VIOzu3KHCq1N+I>2)~<6LMMjWtd)k_2=amCRB}ntciYn@AS@q7rttICYty-dgo)f;gw}}nrKsd zr*#In(pJ>NWD}2!K6sd}SQhkCP4v@xr#IX;%<^AnqWx~~w9aJX?Y$!JEE9cp@AQ6m z=*srbG12DrPU}qTdB3m7AMZB&mOor;v+!MyuacWz9ae44QtND-sIntrruCr&S zJR6kj`Z}m6_*50y%j0vy8H%-Ee)h~aXJy>j>hhvFUH8|InNeOoV#GI}F-25v@To{e zVvVV`mlu6q73uYkC>k;1ac_Bf(5V(;`k+$}QRWE#MfSB{e?s=$l$X8+bwcjQ>bTmd z+>m>Q=WffZetvB3Rn=cEo0glBYtMZ=Z_M)}s>7Drb6+~ym1)iU`%4o)@63v!pxldd zugFa}IwhC+ZF@TE`DBVYHby{J{0`H8XO6MHXPGqYkUA-7lI0l6LNA@{Tm^}&BSvHj z>=7fU=E`4?FEn$6Kr6z4n!>r-vP@_PU3$ zB=+au|9TRgbc^4DKiN}WqTzrKDb;hoo-)ijqx0Ed)R#4A`~Kb4<W^J~swKp7G+A(qeg14dr`bn3bE8g;5cNv-JHO5( z9lG;tJKcra4H`4%qmNHgXIN;k#X@Hbr*)hyoZ6vWozX!fss*p$U6N@2n8>@4b-F*gE(#YM_v|YJMy^F3=?iz7hQ1v6#yYrZ~yY{a| z?YBIuc*CAo?dnS;w0hg~Qi>=)DYR1Mt1q3!H*-30f#33MZJ z)~A_*?#}$V`cf?Pri1k+*7h`WP&;1s77TmYZP)Z8_N7i>1f5C=d2s)qme${@YuC(< zlinx18>Xwrm}*AH=#_TIltcE>*W|i~$-1*XLH0N2hl~t5HA0Cxl_j)+_3vzflBtXh zJNop0)9@htZ;1&$X0Zo%sCG+-Vplro>9f$8Jm^fG^32zxDZhTg$mEq9>a9<#*)Qdf zelcFO&gb50@3@h3v#m4YpI|9YdNYTe^hrJ(wVV9x#{H3a8fD!CYRj-xt!M-zj89CBCWA?RMdSK|?&C1%;6Uop_Hs1ASK4EE_J^9{XU*FKR8dN=t-+#K|4 zA(V-?^V&sR9^mWn&BRxsauLV>xL5b!dk9}{v#@+RRi(JgsoGj#pOIDmN!_JSZ>$bF zRZko8xIc=`M41l>bRQR{55-siFi-yIBZh?JfB!VL<@687`@{!k3=}YraxFqI~YxRl_nd`ah&S2Q|j$fO+71E55(t-{3dQkKYdv z_ZxhfUuYlvVqcO^6!W?r-{0bE=GB6@WB6)4JASOj_dR?icm25y3Gm#4KR)I7at>?p z{QzIdDOf?Ig+!oq|Bv+hO#}WNs|rQ|gG+)rE$9-Je18lB*Y_u~mn@(SfWj6A(?Yf9 zAButK9_Xr7CHx^i(65kfic0$Te!t(q4^CFe|4*>MgBBnY)K_=Ls@05yi0)(vBB1U_ zHfZ6`IBOyG2hnj+=r}`_P&L$I4YCGXL#&}zt2N9TZjA_yv_^-vsG+OW(A8?_8Z~sS z8oEvmU9X0=s@4svb)#zCq*^zt);m<|ovL+lxd2JKDqDGKoGoQerQxOwM_E@DboT?B{0_kR=DIAVc#6*pj5q*bYyF%F<;t8L@;b?`# zL1(2O3@0eG zfx|>aOqFPuLU%BXr}$0|Z&YXphvOAF;aN-cV}{*|n9y+iy$oYc##0)GALj53(OwS! zN%RDV{~~&dL&)_r4k6diIlN4vXE{t#=pcuX?-v|iq0kE)ZX$Y-!y6RQq0-d~y}~er zJi=jxLT_@2__sLRLiDx8# z^-noOJ^h(O)YE4iqVOjQRLdda7b5sJ`lv|cQ;x4XPwS)b0DoI~t9st^wY*C%Y~D%8Pyg8QBP;%gYc1>4 z^~$VxdiAx}%Mqob?A#Tp=(oPDY6wDpBJUfuyl?nF$Q%8zD0kWaLEaTw-tPZ{yggdp zDEznH-ql*(7>>WKynT<{QZ4VB{}1x6)$+!e{%w^zR)5C6ujO5TVe`Hi`RSh&{K$&` z0e3Z9lyU$nj2H2+HGO+RjO-!AN==C73oFD$$XNdj!w*A6+^WfN%Y~I;k}d#3*&4U5 z4PFw{V?8+48NktWLR z7giL1wY>(S7}a)_CPd4H6@pC?{S$&8<@l;=w7ge;dwE;+yw_=Yuf4E&7a%|VQx7vR zEB>}_Eu9g6b7A~#S@Ac|7XNP(|L2SUF7bc5-~XH9Zz~5UwN(=w^ObL_qxCh|W-V{b zX}+zzeGP`moakRMZ@Q3q+w|5#D4&+wwGMu(CIBXA-&>Zz_uaA^uPI`@dBD&W-}r=>#Zx#~clD1HV%_iA2TaxU$*`zHOv6fOwK|n5+f?BX*K|m}|(Z2}zSA1hZMa0KN z#Vev>i|;F!-rqN8=IorwIVUHtI_>5=-^_1*^Ud?jnK=)VuNVut{$Ha3kp42?6JY-T z!l{AuU!syoVs)GrZvEIW=p~6&UYfD{e}nQP`7g${ll&E9SCB+Lcap@y^=^_daxY2b z^Lmm2lpo1g#VH7@(_NIGk?IKx+q|BZiF$g2?|m@;abt(k{|Cl5Jp8}sdkD<`M`qO1 z-;9k7KUUp&Jwft%`YSW)=}l(T6IT5_)e|<7cs+sVDY6@q*ApbKCrDmTki4EC+X;tV z15f$HLOahV7U-{_c&MkHBvDVhNxm%diF&%8^k0g6qMmqr{BLID^B2s>C+g`=!l9n- zB8hskV{`JB9|l@d!CRpNN)16*(9-xF^?p03xtGVe(dh>coBg^d*$IM4<3$P zARc~!;Qe3W?-Tyi>EQfQ=esKkFFGer|AZEAgBI^XP3OBY3h#O?obTEw;cZ%Ylcu+5 zIt>zJcZJ9Y1{q#%*r;7d{&B;<;s7?bpjX_EJwV9(-(gP&vKzZ@=L?*cc># zY~πct@vLB`%9{Y)R5;fMS?_5?}(5BB&Vr{94*kh~KY%p^aB)h-dL=x%u zkUz?4JL#XseJUjH!k#wyqn!4W4*cyTfxn0RQEm^BM7cdi{wTMng#KMf>W@cBZuGI2 zNuGlIlf)0VnxcOiHvlY}?c*E&)Ss#SQGX^!@p(Ug%V?i;zFa~6=i&TG68ah;+eo4x zwv$A7ukgP@`0phNo?C?fT_jhDaR>3fOgiFyQ-r@L!e1eY@M9zq|4k7N!N((RAL1<} z9XM%U73tvT_QAiIbl}KQK4rcv@xX5z5B@yfW)Tm33y25)JUyht%LD$ag+Irmlg%a_ z<-~RLC$7K8hnub8f4(s;EW*5o9MwY}Nt{0@oOI65gg?$}Jf75XzC&|ni!lG<{>T@{ z!%psB1YVzCy4+lGl&d(x(Onv73j9X$T#^}n&jG(tgXZ0IW5!gH{~>Nbxzc!|iS0z& zBmZ4!dn9)ocQn$C4>L*MCvH%=-gp{?ZbYE`)5(f2irs9Cf7B@El0TL*=8-&LJY7O} zQOqYD;|xt#>7-2MPPc}iPVyke3zByjPm|C|j_Q+r%6OWD9YWcVj{fuxl6TP`tD}0e zb5tX|Ohh2zUQ|7VKjoX3q0p({x5H?H{zCXso+*E7^j;Vqpc8$ivH8gnbD(-u9uRdvgbqdAldoFEaBCaJMK45Qbbaek$MQ ztFwG`&LC&U*A3hcjbIZ)2Rh$*XgktAG-nfAg(KCzI^do%f=vt^=zLSKxGnk6EljM= zHwU;c8^I=q4s^a}fulZ3#e`v%JG=b80GwLAPUZK8!Y76a+w%J#-~vW+W}0-M+jqv^ ztbG_}Ost;YCBRX+NatiOAr_DSTphw=KVoz%7u* zK|1BPU*QweO=u@X;KLoL%|t0gjK22E@_6{R$tZ&D`1X9R$uxejii##B|%% zzOMkcOxQ-ksr-JW@L}4|ot=HJ0msLB1LDZ{mcm!>!Z+nwac&xcZPW|*4eB%P(?B*LL&WOr30@opqNsyi7^m)$Xf{(&0lyp}^Cv}R5_%&f4yts4X`>w)Q z<-+%(z>UQBio#dv!gmZfX%lhEV?DobD16l}d~X34kj6newSz_1XXnLO4&;uotMMaM zmfyR8lN|7Nw69R%!?GfGc6{e~XENs z;S z#N7>@M;8U(^q=;)mo?l2z%>gl5|Xa~WQsZLE#Q{f;083@l3T>XI07sAKCR(411H1O zbRQNt*?uksPIc0zuX)7j^+tR%KuG+Zf{g4~jUTD9J#Q5_cyTA~(fNiHzGW_ayMR;k z>%_N5;al#)cQbI3gAA0%x_!4Od|fVlcM6=5TW7xe6+SHcac5V4j{|qEB!iTB*X?^n z;luWlBi}KP_Pwd_VHwhqFAsN8d6|b50Vmr_y9?iY1kOm&x%}2De3!WJwE;Ipl0iDv z?`DOMmQ~5w)kimQUh3m!h3`@qzJm_-y@WU-8n@*x;F78b_r46M~l`_N<^`Q8Pb7yI@rd}xY}e1|>q&ABsc z-)$~@OMvrY-wg^Mx&U`}<#!M`FMRo*%G!q}F`Q5ModMjSI97$;o^Mq6P(<8W>=S-> zc;uURC~F_0IPxt6E+fKKq1$&r;rp}z+SzvxaM)fN=5)RakjVD;85h1f;Jl0nPb+*h zHza3g-*dousgJt5vi5z}ptI%M2%MMp@>PZJJ{P{{J@TE8LX+k9ITyYr;H3Qm#)V!V ze^>ZE@4`3ru($jU04MEx(1q_Rk9>bp_#SrQI|1AWM7S#S{HD-Iq;oA+|9uIu^Xath)|GDs;0h~O)sI@ICFq_q0d80(4qge*fQvZxwJ}?E9?3_jMP( zFM8x#et*`!Z@BQ41LvhaKBw?~%Z2X=;Ce;4D)jnYi9t%1-*;U2s)6&;KkirfzURXC zW#GKnx8i}UecyNCs{+mo-(3pdb1r<30OuvY@5G=i%kKv+e3ig?vG3Cg-;Wf&h3L0A z#%++?_hH~Rh;UV$3*0otBku_Ah4LBKA5(=toqu)Q5u6NOg+C1sGQJ(|0B)>%O5mnL zlC#5I^l%n8(}3CH7Ca*EDFWtgF1Tjk0thGjPIbZIO^wFAN5IT=!R-Z3*4t?=xC09A z?Jl@`lyv#MH^ADJ%To&9au>d%3T~wf?qvm6;DS4*;EG*v^kx-VF6Az`*$S@O1s70o zt6XqJ3NGY=Tdm;2F1Tjk79gD3OGLp{Y5k)III1VYwYcC?!0iQyaGfr=e_)a!(~T=Q zx<6C)EApQGxVU#3$K48!?$=atM}VtBIHkKq!QH3fUR7{C3hq@67r>;YNbn^TTr~z4 zHQi?5WINcZ;I7he?Z7P%e3vOWy_~lLC(AkIg4?O!(k{5Y3U0^+cN1_jAKP7UcPf0B zyWs9oa96nCjwrY*U2u;pxScMzr+}0B*yVyds_^Yra9=>Z;WS{n7l8|yTK3@UTK)b5 zxMK*W_IEbW%vs`)cBKw+lT*4(dl;LUnzPHhGuK{ zH1>N-_;f9NI{T|7e5MvY)9lOy%fZyk%KtXwO=E&12U9L<_^I^LGSlT?s$~tIOD{(= zT@GG`Zw)_-39NfNa4SzemWY2UtxSiP=e!B6-F@eaz%kr(^XBuxFGsDl)!p~yz z<|l&W;Pz*0{CAi){~FxZIAGUn!2tXyNCuk6FSCwD1CUhb26yg$LPZE#bvlcrl|5Qt5J7sTN+!p0I?MYvJYW81f7%kh zk39#yM+tw)5`H~<4SGrm|Fb3h29|@y^M(>m4{Au4gC|nxL9JY~%)_h_I&F3uF3j7v zs;@>kJ-jBvBhY6nIz8YuPto58eSxBPL8nCz8NUyDK+%VwFH`gnL6XYf823@)wJjt^h`g@f4biPvcLWI9x39p3y2}NHG{SifvK$k9u)w2sN z`kmVNQ_t%+JATx&m<1nU35$M6iyz_bXNpV^m*hJv_;u{V7X2i~f*?znE29!r#Y27X1+o|2}r1CHxY0 zu|pQ@}jk$nZwFNDm;Zw}6{>!9C0XOZPGu_ZB+e`4C?ovgcgPbOWZshM`_6bY) z2KKx~Z)K;ubmF%cRFJ}L;=*!u=#O{F+znWca(a&Q0EP6RRV$m0~7cF{$vDyY(48GIZ zN?Lt`BXKIOSI-l=5q=t5BlHzK{2Z3F=%ws-p`Xjc-^spZ(cjJfA@m|1{tmX11_8Kb z_??RP%dfZSOW8Jy9%Oe2-AMmT_D!L$;qj-kp9tM3@AtBq)al?1J;YX9^i}Lep&R*| z$sQGY0C7&mdcn^v;pl8)x5Wsb&Xz;}0NTec;HiJCh5l#gvcDyv(;Q8n@{!w7e)UvY6g9qhN^52VI|efGzJX=S zur4{+8^=-}_lTF-pxCrDlvWGe(&iqs)v^X2vKpW0adQ%FP(%W{h$(M!6ZI!i-U2#;7o3 zR8$xX!4<$O3#P?IrED42RB6RCO7>d9M4V_@krq%TVo<)+7wToFV}Kj zDif!Aw8W5!muopMH51ozUTP+;<(%q=moBvnH4Ul;BS6b}S()gPvHt!fx*PA6nOLHi z)~jV46bg@AA?c}!89tJinwsGwb3;we@X?Kw*{aZul-a7#jHJRhsI=;#GUfr5K&bhp zqBH`u>M56rS0btX0) zH*1XdCDS_^WBu5T!Y&qe)v!?(jdpI|j<@g)6&F|HxHpFFugs2A9Pzu8;o+zf#284} z0Hge6e$l>oUuS9u<2maX?Cy@I>9iP4BkiGhG?u~sR}#B{YWSA;Fg@Bim`-EYFq%rl zJMlenY!XION&W?QJ*oyBNL(JbK(J>Oj}727P2ZMB?&9eT@|MB=UaVJaly+g85gT^K z1VK66mgr7IVOcZsfTa26NwDMz#`xvf7ugc`GKe-;-}B0bw^ZW3-@*E1}VlHy~q&E_MFkG*S&a1fspCHhl?nP_K6*!cQzRV|`+U=K7>H`F{74pWP= z+Lw*Wr&IP(JM3ask!5IaXw;}7-m1eb_D$WIWHq(OY_;&cXuGm0DG|-q1J<(5tmU!F zsGz~r@Zzm4w(%=5{K}})mK0I_bj7=4m}YAAR7P!DFX7_S?!kUOeT~wv6lrcPiH5^N z&Fh9*i=$NfBgN{K(z=OKbLwMLcp*H#>*tT)%8aMYOV)cY}td4rY%5+9Fj!V}&7 zxJ@G5+-U>gBUWE#5a*%G#fW8PD5oxCq~L@xx>c+2Eiv%~#G{;ln@d?FP5~j=M_)<)h;+D9dNvN5VBEE{mhZ zxD~DSbM+u>)vKq~te#fy)#D5uRy~eT`|5Fq+g6Vw+^Kq;B3P@(38hz$D^95%C)}{= zvEHf`-Ry9}soE0nkEgMIBF`Hw>oC@oCQ}1w3^s9aB2c675q*Rx7>lw|JPe9fx^=_O zMKpgYqwz0{(_+}Lb3{}WQ*-2JI1U*y$T}RUR0w!RzFJUj{EM0s(d<%Hw6iDHza`!! zVDhdv%k)=zD$`);g$wXR_l_v%qsgX5qXuK~%a~1XOVIoq*A!-~C~WBJ#RZ5R0Hbhx zn=4{4Wd^fIs3j0;YK;VHgSF?J6R1u0r4nEcY^*G-Dk>~4EU5}MG+h+vPNoC6la3V> z^e3a+(y>&uD-qk$j~o9Iodbb_c%YzwJfZ`GDVz!h239r4ipq=5#owwj`deMfk4pjt z>wAEW_tTAuxT3)wkBQDqpkPh3r7avqNM~vgMx-$lC}=FJgGZ)ku&;yYdlMbe&SZag zVoP961CDF?akOr*x3`cuJ7GRIFP+IGjHCGW&UlK}J78kLmcdxMi_hmsLpErxoan^7 z5Jn90*&ghu3y0b^w1lG#nLM`>-Hk8Er)@Wl{w6QV^ zY-y|I)NSk6H`J~TMVg|?j;&Z>%_3UEEs;<|G}L-=Q|(#+*Ha{Q)Hs63lB8zK#BqHU4JaBEwr5hWn*dM&9gEJNi<#@x!NbCBR=!T}&4b4w8@kLD-qSwf<6?gZHugL zie9)OydfNIjcmrB=Ey24wWuY7!i?6oHIemE6m)B-KHRF7Wb>v*tx42{8Y2xCM|o9d zQ#V?VTIem|hH$7g42UR2QTfFs+v_c!SrXB1>WqvC+uB;1>Q!D|Nz_0PPjrZEQ;OCq zmE78Z$*UT*_To)trKJ^0 z>odA0+z`4Ljkk7P>#EW$WnDw4)#woz!J>_!wzaTWX+wWj1OWo zR|vY}vCJSwYFp2sI$n;92=;DEqzd@bQFpA1L@AO#|*|&IGK$#-C$=jJ;qWdvw8GjA~l5GGAvkjEcq#!QY8GSnIG z?Hxpp?XxRGgIHSM5tZ5qSpMY8wq*J;uee~SIpQ7L<{3(lBqjSj!!xlo7L*(YV43%z znY*CC2QitdZ3|<5U^jG(94}Z?TU|c($o16@gO*Fmur}ho7-c?rtl-*kb#c+C&D~Jb zu>PX4#R@hzH#@{k??`3vBv-FPXYGm)C9tb>S$v0m{A_q|AUT+JI@fpOV$-;P#GWP_ z9_;8E5z-xV7(*2rV1l(hv8EBpdJ~yUZ@k-~%_@u%7?cMN)b!9AbzLV$Gd#E@9mfPM z9xLeVP2gZ8J{_;?qmJ)dV_7r#l-4k@AWbV030$b#byTxo4;a&6YaBbjiQ);SdSe+Z zUi6KLa8%`xj5(Yvhvgo~U{`Yc4lLh!G>c*wr9HY-MwS(wBuCX7HZ^V z)UiC~r9VciQrImmKy$=SH4RfEma<(WOS7CDF7K_=*1&O;h^**H^H4>!yR#c>izD}4 z7b7tCb<`xBPVh=I7=fb!`~739Eu%2Vjy6y2aRfs+NpPSuok)#8SBX>wEp+y88CTZ& z2fB9jW3L_$PLGdgsBdk&H-$yskp}BQ+|uE2epjlLqukH(*>i>g_DGBewnuIa^jLSs zbMhR_quA%ZH<^xYi#d$TA}~mjk1?(sSy&J^zj%eFdK^kzChj&}qH{#1*I|Mo0)vUZ z6fLkjRKJPpcQ9E2@F8-<^xRLul1`%N++$x>!;p>(D-t;(!1c03vY2ypb3NVNzTtSe zTqjlJZT+eJKl?7{2Mw5tZ=W<9(49Bh$iELCV>Vm%bKu>|=a+d?x zI7^Q$s@wU~DY?<*%Va6&iS-unT=F&Ff^zL~L@D5l)V;~1!>rom4!TBGN|6&5Ob+7+GdZuudTWt38OHSl z?Zet#e7UC0*@ZGgv04{R2J6Z#WVB@BL4KiSn5nOGSa-ZHo7L>i8mQd z02}V{oCp@2ebP0jdeV5^(m04}l4-oHsRd7MIZYQmwIbYA zg2m!!Gxj)=ok^$psYfcO4K2^n-B&j}(X3fpOBc?qSY8-c!HlorB6cu>TmPzxa3gJb zv}_y|O;qxYUE`#|%rp^mST*)kxMa&vBApqG^+wYUn_1q78p7krOS8kagQv8cHm!^D zn@H+Hwd1kE!V`=b_a2NRS1sepRcjm%l{l^mcq$l45i|ycab(40!bvzZ5j<@Tt>dEM zYmLzcEIUpRO|Z7M(RpRgV{vD#l63rpFcrG2cft(p=*1#)uj6{<=xZmQ**;NO?d})#vcEK6LMC%?X=Tj`+oFo#xz#p#$5^N zNj07)fYl^%tMEjZyPlOG-4i^SiD1S;F%BRojFnrBm3Zg!_8NGvTxE zezqy06vsEY^pMts_D|g9E^2d9d-#uKZK-W{m}_Om*F)Zf#_elWToW?ciI1B+tQ@Cy11kU%jX4|6c zJ_}B@1IfV zQxh-(T~`+=I^G{(u>|`Ax*im`Xsm-42gMUA$|Of_nOPzZ+gTtFxdCO|Q9cZB4Yq3Z z1c#F5a5f$8axc0~?SW_;#qJK@AU<=Gg6)j)>MG8xOuH znHdX#obi!O5s!*F7bgbGY3dL%MsiZ!gIxADhZ8ew1bL+J-8Du zk;2DPV%incSo5dw(e04wSURDtZA>UL4OkOWp0;)mySnghyYn-VW8?^K=^w-+=zS^e zF$3>(cDF-~7<<5O)5UYFU`@Eyx{)=ysKHImt)r`6X)jMX*vTIxF<%!p9x8fy!+7J5 zWxip}(75W*C=+pKVKkZ2o&XqS)u=pj-Y}j5vg5P8$J4u=&8Rax&eD3}SleKhV6-_L zWkrp8s5B$MFubtMy0qj{LVCR5mQ*4c#pkIq+5>f-IB2CUkr~AZpH1G38fI zI(~(9v1zpN%Sx-po^#k=T~s}e`0}+7<{LFesss5pPF#}>d)w+ngOX#BJ^a#=dZ9hcEOb#JQ*!z}Q8UGEfgtXUTctG18jmGS&8b}T9Lx1^v3 z#=~K*sSozko1^Hll&&B>qGLQLI=Sq@c>mB!yb200tP)d&RU^Fng|aT*LB(G=)fLAC zt_yEHq|>kKTVrIQx%4FS{`#O%@%+=H*zxL}9OeQ3dYXdd5HIvX&Jm)`6mb(_{HuHMz05hCx2rYJ*Q2t_~H-p zCDRNqa~1)3Z&%Sue`(ZT zwHEi?&T)&&hQFJWr!T*Xj;P#Gp57~tr69kMRD|5t%h+4LJ+ZdvkrNSLJ6qyAi!H_1 zVwS(>>GwQc^yO6jiM6Tv)o=W)IaSXBsruQEo@kh|Bv5za?{A$5)IIU)?A17W^2A#D z%a(lpjajP&^ zIr>`9oCjNaR@U8A|7uSlR{Vs4qg3vxnSONfRs%T?dhXGcu)d62U;IR1-uCrLSTKKaA$mt1RUC-8s9-7kgx5U!ABlYY6 zTTH&h_k7P{@c9BmPvq5|_!N~&!S9ZRa_fp8{FH_7MB|F>D48dF5^Tkaqeh;mh`di_ z?>KtT)|{R*d)Sidx&!sm*I3?s`1pHn-Wme?d3D9S^m-C2zPS30rkWEGUMDBECg${n z>P|VHhjOO+Iu`PgT~D64;KHrVsg)1<>iowSuol$C?D|wawFUZ+jvPxYO$FsnEx`Ck zNBqak6KY`9ssMI?@Upp3_MU8YEFJAxna)s*;o62Xxjj%zq|*h_4wKi_D#@_Xnq$%e+WMVL7xtL#MCaq(PQ{gjWYC8sylLY zZo)T@WwUrzR;rIg&n^IQQWnJ@X-9eEUp_JReu|zkd4Mrv+%y z{CPR_flx%v!FNB6|2og?918bC$f%Ualm(~Ir$E*JJR&Ev1R@qtJdiWNX0CYnJHx;X zk7n2et3C1h@gaL7$%{~aC*X3J|B6|2W@4T+)i>2YH774O@07eLc~kT9@}}kG=S`nF zBX8E!o&KpG_D|jApL&&l>TdtktNl~=_@`du&)e(IyVjq#&!2alKks^f-beg-H~8~z z^v@7=LxS2wJIM=-kJI_7Q;>t?_4?n&N7&eJjJXLI9&R#Y z@9;6pf&cO-cj*90VgkMWV@z4+i8NhE@z;$Im=)*1UF z&k`Sqkri&tQj#c~WhDQA56qE#3?Hf{`De6OlCZmkBnq#T@RjZ}8!}j9+`U9lC#$uw&!o+M(9HS^gJ`v{3+) zSq5s_`N%WRH>PI1@8P_3($l^~q>XdmWTrhAd6jMj4n*CzYP2OmYTVj zx5LNZCoJimTuana$V0k3?W9N>lhw&=nrf@qg|w0N-BYeUWl!!kIeSqOS5Vt{<{RHM zPEa2ZHesSXnKr5AK_^OH9s?q6Otw!}+GdNqQlyQE{Yg*z!y@gSCogStXue9MjfQcu z@@=MlwMcvSzai~wMA~~!UfO0`yH=#V_ur8Abt3J3lbiOL=+n{#a1fgNK{_4o@ip+# zrX61Xn}sPKom^AYp~f6~_lvY~9euKzJ=wwYeY;2-*X$=NZL`aLQlyRbfyqo;oede+ zLF&xoPGJNVB_`7d+lv3RNc+&gA?>?G+K2xQY2PQ(zW3jd_5&jA&z-!q%?AIVNc+gY zA?-&*+7F++w9RwO7ev~RoxHTo!4)f`T{OUBu`jd=2mF)L%vXxT+LFTJB6dpl^J;9$ z%&Cpj{P|O6`cC!D@h|Y5?mNSGrf*@+65qMLw<88Vo6UT0BRYSsFVCOvpT##*{Qopo z-2H!Jj5@miAB@c=`B%o~k;L-n0+N5hqAE$OOb1B*8Y`6~UokF`{4W_R>wc_E7m@#e z;jRRdzcg0R{l8-DJ*5AfvDGAB#veHUcZ^jv7{zx4{r@BUzb*W+VZm`ypQY)1*%dr8 ze1;aDr|DBPeWs>Q)pWj`tME?~;aD-IM&ds%%I}!4`&Hrpn(*h#%)tF#`2SJ(|G~g_ z{{~?=oW9MFwBtc5P1Cm<Ouw9Oey~M9;F}XH|A)rT0{QPHz8^7$D6ISjW97g6Muu%=_&;y#UQ&8gC5v8X z*tUoNv&M=v;R~S?o>rs@e;!7h^DN4g|mz-9#G^g(PwKrRB`<&YHrN|M)Oksp%c z?|~${_LGkI2T2~q4gg8Sd!EAo1Dh%&ufQe+`6J%zkc*zf;yC#u{tOhTAH4|sc+CGc zADc&VD%!E|Ur2JEj|E81^%?DY4kA-N-w^eL_~a=543g+4y#1pvRtTNK&!$EINBvOQ}n%Qc(`A_eyFt+5=E4Td4Kk8}#@&0?#pMQoL|84ZcHwx&_|MJNoC zn^6cP-*0qi+LD?{db`+4>kwOMU53H5rF1HV_h74nvGI*%C8k8}Lb(kxL53e&3@+IJA z;F!!rd*v<{f2;5#)h{yh3~+0BsPTs|@*j?IReK?@W+Yo425sL3*Qpp z0+P&yuSVfR|K-juzZZD4uSMa*xZudQ*`s}zD|{F?9Qk$uNA)J1Q~BMX@L~Mn&Mv?E z1#Tq1g9@KGzw)}%+sk2(d=Dsmd^;2d*xC0Oa5N}N=ak=P6h6MqiU@Xm&w8})1%*${ zA8h%40URGwgn>@>O~II#2Ml$q6AD%@zgYq&AUsVv*8AIhg-^_9Z0%bFT#+P$bh58W z;q$q)=ZzliyHw#5^DA5Xx`A8f!M=S8-~S4{UH#td(Z1UiJ~7|3weJvc=X$X3S%vRk zF800P(Y{|Od}97-Yu|qZ=cWD4!bw54Kfg=;&KEeDWvBMCNZ}LnVO#so2F^?UUZC*3 z=~8|z9_`z#@QL}kt$iK9c`3hr3ZFdT+O|KB_T8@ViR%Sh`wju;rTm^z_}+3Uzh^z# z_kzMFu3v2J`vq`b`bR$Ic(VP8d9y9w9N@g1-xeu+vt8Qr*&g{y6h3|%4$9E3e$R8@ zs{)?P5Yr}B2OPzhP9Cp@2bF`I16}}}UHRGJD4ukZFANV#mo5Ow5#LkN2KPgz9uLd|ZAJSCaz6%t-<1Ty~1y0)M#Mhzl z9dqI92TpPjOdjj@r4+u`UHGm5ZoUY2h~d!d|y)d zuukE~_l!rrXB9rIZ#eS37zPA*< zKfCbd<62ktG1We^ABniLfK%InjI$2md^i*tn-3g~P0~qR5+1YgllgDb(v>(|iW_`_ zpar;P;+TZQeHO<&T@g0qfWum!1$Vncy40tLPuh17IMvCtXfEvqN7tk>4)G9QmFgkL zmut8euH<*ZiqNbm0gkVs2(OwCiNze~TZA9gPpyV)0j?Q?KjjO{DBKZFPxsI+Z|Tmu zDw{5rVI27u0f$rdFsJ8Zzrxom(02A622O^nq&nZ6-C6tkUHFy&=Y{VEg%8V1+}YW8 z&?8^|)mi(nOy$UT25?@=?`DNBnBA zw}T4bodRs>Z-Vau;JoDbjE`pRJLJOmF5tZI?N|8ja^XAdk#7z%zAbI4^uRDt!05@ZI5&Z#o76S$+?=@SO>q7yGVJ_>Q>n z-RhAq=VMv>9&+KE3!E4GKBVwH;=*^MN4|e4e2>}j3BTzW9KG1L4LDgJk1KqeaGjDP zo(v@KYk=Dz!d0t6oRl*U2qxTq-ZxVseGVi(*a3U0Xz?rREer3>zd3a-Ef_lklmcESBc!Iit1Re;NI(kTchAY3T{AaSMLXIFZ?LounX>$+l+M(!qvOr{-EG4al!pX!Ck80 zKB(FECU60SQ@T+F_Zbbh5R(Gx4}@!1aF1%ZWx&b$h$*<=YPd25*P-A7NB~gNtpQH9 aJJS;fg}_ZyJo Date: Wed, 20 Jun 2018 12:00:52 +0100 Subject: [PATCH 59/95] Cordio BLE: Fix test failure when controller initialization failed. --- .../targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp b/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp index e9333217966..75739d7a3c3 100644 --- a/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp +++ b/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp @@ -55,7 +55,7 @@ static void on_initialization_complete(BLE::InitializationCompleteCallbackContex if (params->error == BLE_ERROR_NONE) { initialization_state = INITIALIZATION_SUCCESS; } else { - initialization_state = INITIALIZATION_SUCCESS; + initialization_state = INITIALIZATION_FAILURE; } event_queue.break_dispatch(); From 4f8a006f3bb7313418e4525c7e7adfd92a03423a Mon Sep 17 00:00:00 2001 From: Vincent Coubard Date: Wed, 20 Jun 2018 12:01:28 +0100 Subject: [PATCH 60/95] Cordio BLE: Document in test what fields are expected to be set after init. --- .../TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp b/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp index 75739d7a3c3..64f42bd0d8f 100644 --- a/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp +++ b/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/driver/main.cpp @@ -70,12 +70,25 @@ static void test_stack_initialization() { // At this point ble is suppose to be initialized; inspect the various state // of the stack. TEST_ASSERT_EQUAL(INITIALIZATION_SUCCESS, initialization_state); + + // ensure that the size of ACL buffer of the controller has been filled in + // during the initialisation TEST_ASSERT_NOT_EQUAL(0, hciCoreCb.bufSize); + + // Ensure that the total number of buffer available in the controller has + // been filled in during the initialisation TEST_ASSERT_NOT_EQUAL(0, hciCoreCb.numBufs); + + // Ensure that at least one HCI buffer is available TEST_ASSERT_NOT_EQUAL(0, hciCoreCb.availBufs); + // Ensure that allowed LE state has been filled in during initialisation + // Note: see BT command LE Read Supported States Command in BT specification uint8_t invalid_le_states[HCI_LE_STATES_LEN] = { 0 }; TEST_ASSERT_NOT_EQUAL(0, memcmp(invalid_le_states, hciCoreCb.leStates, HCI_LE_STATES_LEN)); + + // Ensure that the size of the whitelist of the controller has been filled + // in during the initialisation TEST_ASSERT_NOT_EQUAL(0, hciCoreCb.whiteListSize); // Note: cannot test supported features are the list may be null From 1a60422b74ad058060398d30d4830ffa133e0723 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Teppo=20J=C3=A4rvelin?= Date: Wed, 20 Jun 2018 14:15:22 +0300 Subject: [PATCH 61/95] Cellular: fixed defect where SIM interface was closed too early causing crash with certain configurations. --- features/cellular/easy_cellular/CellularConnectionFSM.cpp | 4 ++-- features/cellular/easy_cellular/CellularConnectionFSM.h | 6 +++--- 2 files changed, 5 insertions(+), 5 deletions(-) diff --git a/features/cellular/easy_cellular/CellularConnectionFSM.cpp b/features/cellular/easy_cellular/CellularConnectionFSM.cpp index 340a0ab474c..88ac53a2a07 100644 --- a/features/cellular/easy_cellular/CellularConnectionFSM.cpp +++ b/features/cellular/easy_cellular/CellularConnectionFSM.cpp @@ -436,8 +436,6 @@ void CellularConnectionFSM::state_sim_pin() retry_state_or_fail(); return; } - _cellularDevice->close_sim(); - _sim = NULL; if (_plmn) { enter_to_state(STATE_MANUAL_REGISTERING_NETWORK); } else { @@ -485,6 +483,8 @@ void CellularConnectionFSM::state_attaching() { _cellularDevice->set_timeout(TIMEOUT_CONNECT); if (_network->set_attach() == NSAPI_ERROR_OK) { + _cellularDevice->close_sim(); + _sim = NULL; enter_to_state(STATE_ACTIVATING_PDP_CONTEXT); } else { retry_state_or_fail(); diff --git a/features/cellular/easy_cellular/CellularConnectionFSM.h b/features/cellular/easy_cellular/CellularConnectionFSM.h index b0c2bdda6b0..1875ff8c257 100644 --- a/features/cellular/easy_cellular/CellularConnectionFSM.h +++ b/features/cellular/easy_cellular/CellularConnectionFSM.h @@ -117,9 +117,9 @@ class CellularConnectionFSM */ CellularDevice *get_device(); - /** Get cellular sim interface. SIM interface is released after SIM is open and ready for use (moving from STATE_SIM_PIN to next state). - * After SIM interface is closed this method will return NULL. SIM interface can be created again via CellularDevice - * which you can get with the method get_device(). + /** Get cellular sim interface. SIM interface is released when moving from STATE_ATTACHING_NETWORK to STATE_ACTIVATING_PDP_CONTEXT. + * After SIM interface is closed this method will return NULL and any instances fetched via this method are invalid. + * SIM interface can be created again via CellularDevice which you can get with the method get_device(). * @return sim interface, NULL on failure */ CellularSIM *get_sim(); From 4d49d4fc91d34790c292b4cb80b63ee43fa02a1a Mon Sep 17 00:00:00 2001 From: Martin Kojtal Date: Wed, 20 Jun 2018 12:14:32 +0100 Subject: [PATCH 62/95] Travis: fix mongodb key expired error --- .travis.yml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/.travis.yml b/.travis.yml index 9b6a70109be..94a7eb1598c 100644 --- a/.travis.yml +++ b/.travis.yml @@ -30,6 +30,8 @@ before_install: # Setup ppa to make sure arm-none-eabi-gcc is correct version - sudo add-apt-repository -y ppa:team-gcc-arm-embedded/ppa - sudo add-apt-repository -y ppa:deadsnakes/ppa + # Fix for "The following signatures were invalid: KEYEXPIRED 1515625755" failed". See https://github.com/travis-ci/travis-ci/issues/9037 + - sudo apt-key adv --keyserver hkp://keyserver.ubuntu.com:80 --recv 0C49F3730359A14518585931BC711F9BA15703C6 # Loop until update succeeds (timeouts can occur) - travis_retry $(! sudo apt-get update 2>&1 |grep Failed) From d2ecdb89000955cd9532d22db18210f3ff6e098f Mon Sep 17 00:00:00 2001 From: Vincent Coubard Date: Wed, 20 Jun 2018 15:24:37 +0100 Subject: [PATCH 63/95] Cordio BLE: Rewrite reset test strategy The existing test was expecting that the acknowledgement of the reset command would be the first and only event receive. This assumption is false. As a consequence, the new code parse all incoming packets and raise a flag in the following circumstances: * a reset packet has been successfully received. * RX stream is not synchronized * The status of the reset command is an error. Another test has been added that send a serie of reset commands. --- .../TESTS/cordio_hci/transport/main.cpp | 232 ++++++++++++------ 1 file changed, 155 insertions(+), 77 deletions(-) diff --git a/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/transport/main.cpp b/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/transport/main.cpp index 29e7409355e..3aaadbb4533 100644 --- a/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/transport/main.cpp +++ b/features/FEATURE_BLE/targets/TARGET_CORDIO/TESTS/cordio_hci/transport/main.cpp @@ -15,11 +15,12 @@ */ #include +#include #include "driver/CordioHCITransportDriver.h" #include "driver/CordioHCIDriver.h" #include "hci_defs.h" -#include "rtos/Semaphore.h" +#include "rtos/EventFlags.h" #include "greentea-client/test_env.h" #include "utest/utest.h" @@ -56,107 +57,162 @@ struct CordioHCIHook { using ble::vendor::cordio::CordioHCIHook; +// +// Handle signal mechanism +// #define RESET_COMMAND_TIMEOUT (10 * 1000) + +static const uint32_t RESET_RECEIVED_FLAG = 1 << 0; +static const uint32_t RECEPTION_ERROR_FLAG = 1 << 1; +static const uint32_t RESET_STATUS_ERROR_FLAG = 1 << 2; + +static const uint32_t WAITING_FLAGS = + RESET_RECEIVED_FLAG | RECEPTION_ERROR_FLAG | RESET_STATUS_ERROR_FLAG; + +static rtos::EventFlags event_channel; + +static void signal_flag(uint32_t flag) { + if (!(event_channel.get() & flag)) { + event_channel.set(flag); + } +} + +uint32_t wait_for_event() { + // clear reception flags + uint32_t flags = event_channel.get(); + event_channel.clear(flags & ~RESET_RECEIVED_FLAG); + + return event_channel.wait_any( + WAITING_FLAGS, + /* timeout */ RESET_COMMAND_TIMEOUT, + /* clear */ false + ); +} + +// +// Handle reset command reception +// + #define RESET_PARAMETER_LENGTH 4 #define RESET_EXPECTED_STATUS 0 #define HCI_OPCODE_RESET_LSB (HCI_OPCODE_RESET & 0xFF) #define HCI_OPCODE_RESET_MSB (HCI_OPCODE_RESET >> 8) +#define RESET_PACKET_LENGTH (1 + HCI_EVT_HDR_LEN + RESET_PARAMETER_LENGTH) +#define RESET_STATUS_INDEX 6 -enum test_result_t { - TEST_RESULT_TIMEOUT_FAILURE, - TEST_RESULT_FAILURE, - TEST_RESULT_SUCCESS -}; +static bool is_reset_event(const uint8_t* data, uint16_t len) { + if (len != RESET_PACKET_LENGTH) { + return false; + } -enum state_t { - WAITING_EVENT_PACKET, - WAITING_EVENT_CODE_COMPLETE, - WAITING_PARAMETER_LENGTH, - WAITING_STATUS, - WAITING_NUM_HCI_EVT_PACKET, - WAITING_OPCODE_LSB, - WAITING_OPCODE_MSB, - DONE -}; + if (*data++ != HCI_EVT_TYPE) { + return false; + } + + if (*data++ != HCI_CMD_CMPL_EVT) { + return false; + } -static state_t state = WAITING_EVENT_PACKET; -static test_result_t test_result = TEST_RESULT_TIMEOUT_FAILURE; + if (*data++ != RESET_PARAMETER_LENGTH) { + return false; + } -static rtos::Semaphore sem; + // Note skip num of HCI packet as this is controller dependent + data++; -static uint8_t reset_cmd[] = { - HCI_OPCODE_RESET_LSB, HCI_OPCODE_RESET_MSB, // reset opcode - 0 // parameter length -}; + if (*data++ != HCI_OPCODE_RESET_LSB) { + return false; + } + + if (*data++ != HCI_OPCODE_RESET_MSB) { + return false; + } -static void hci_driver_rx_dummy_handler(uint8_t* data, uint8_t len) { } + return true; +} static void hci_driver_rx_reset_handler(uint8_t* data, uint8_t len) { - for (size_t i = 0; i < len; ++i) { - switch (state) { - case WAITING_EVENT_PACKET: - if (data[i] == HCI_EVT_TYPE) { - state = WAITING_EVENT_CODE_COMPLETE; - } else { - test_result = TEST_RESULT_FAILURE; + enum packet_state_t { + WAITING_FOR_PACKET_TYPE, + WAITING_FOR_HEADER_COMPLETE, + WAITING_FOR_DATA_COMPLETE, + SYNCHRONIZATION_ERROR, + STATUS_ERROR + }; + + static uint8_t packet[256] = { 0 }; + static uint16_t position = 0; + static uint16_t packet_length; + static packet_state_t reception_state = WAITING_FOR_PACKET_TYPE; + + while (len) { + switch (reception_state) { + case WAITING_FOR_PACKET_TYPE: + if (*data != HCI_EVT_TYPE) { + reception_state = SYNCHRONIZATION_ERROR; + signal_flag(RECEPTION_ERROR_FLAG); + return; } - break; - case WAITING_EVENT_CODE_COMPLETE: - if (data[i] == HCI_CMD_CMPL_EVT) { - state = WAITING_PARAMETER_LENGTH; - } else { - test_result = TEST_RESULT_FAILURE; - } + packet[position++] = *data++; + --len; + packet_length = 1 + HCI_EVT_HDR_LEN; + reception_state = WAITING_FOR_HEADER_COMPLETE; break; - case WAITING_PARAMETER_LENGTH: - if (data[i] == RESET_PARAMETER_LENGTH) { - state = WAITING_NUM_HCI_EVT_PACKET; - } else { - test_result = TEST_RESULT_FAILURE; + case WAITING_FOR_HEADER_COMPLETE: + case WAITING_FOR_DATA_COMPLETE: { + uint16_t step = std::min((uint16_t) len, (uint16_t) (packet_length - position)); + memcpy(packet + position, data, step); + position+= step; + data += step; + len -= step; + + if (reception_state == WAITING_FOR_HEADER_COMPLETE && + position == packet_length + ) { + reception_state = WAITING_FOR_DATA_COMPLETE; + packet_length += packet[HCI_EVT_HDR_LEN]; } - break; + } break; - case WAITING_NUM_HCI_EVT_PACKET: - // controler dependent; can be any value, pass on to the next token - state = WAITING_OPCODE_LSB; - break; - case WAITING_OPCODE_LSB: - if (data[i] == HCI_OPCODE_RESET_LSB) { - state = WAITING_OPCODE_MSB; - } else { - test_result = TEST_RESULT_FAILURE; - } - break; + // dead end; we never exit from the error state; just asignal it again. + case SYNCHRONIZATION_ERROR: + signal_flag(RECEPTION_ERROR_FLAG); + return; - case WAITING_OPCODE_MSB: - if (data[i] == HCI_OPCODE_RESET_MSB) { - state = WAITING_STATUS; - } else { - test_result = TEST_RESULT_FAILURE; - } - break; + case STATUS_ERROR: + signal_flag(RESET_STATUS_ERROR_FLAG); + return; + } - case WAITING_STATUS: - if (data[i] == RESET_EXPECTED_STATUS) { - test_result = TEST_RESULT_SUCCESS; - state = DONE; + bool packet_complete = (reception_state == WAITING_FOR_DATA_COMPLETE) && + (position == packet_length); + + if (packet_complete) { + if (is_reset_event(packet, packet_length)) { + if (packet[RESET_STATUS_INDEX] != RESET_EXPECTED_STATUS) { + reception_state = STATUS_ERROR; + signal_flag(RESET_STATUS_ERROR_FLAG); + return; } else { - test_result = TEST_RESULT_FAILURE; + signal_flag(RESET_RECEIVED_FLAG); } - break; - } + } - if (test_result != TEST_RESULT_TIMEOUT_FAILURE) { - CordioHCIHook::set_data_received_handler(hci_driver_rx_dummy_handler); - sem.release(); - return; + reception_state = WAITING_FOR_PACKET_TYPE; + position = 0; + packet_length = 1; } } } +static uint8_t reset_cmd[] = { + HCI_OPCODE_RESET_LSB, HCI_OPCODE_RESET_MSB, // reset opcode + 0 // parameter length +}; + void test_reset_command() { CordioHCIDriver& driver = CordioHCIHook::get_driver(); CordioHCITransportDriver& transport_driver = CordioHCIHook::get_transport_driver(); @@ -164,18 +220,40 @@ void test_reset_command() { driver.initialize(); CordioHCIHook::set_data_received_handler(hci_driver_rx_reset_handler); + transport_driver.write(HCI_CMD_TYPE, sizeof(reset_cmd), reset_cmd); - sem.wait(RESET_COMMAND_TIMEOUT); - CordioHCIHook::set_data_received_handler(hci_driver_rx_dummy_handler); + uint32_t events = wait_for_event(); + + TEST_ASSERT_EQUAL(RESET_RECEIVED_FLAG, events); driver.terminate(); +} + +#define EXPECTED_CONSECUTIVE_RESET 10 - TEST_ASSERT_EQUAL(TEST_RESULT_SUCCESS, test_result); - TEST_ASSERT_EQUAL(DONE, state); +void test_multiple_reset_command() { + CordioHCIDriver& driver = CordioHCIHook::get_driver(); + CordioHCITransportDriver& transport_driver = CordioHCIHook::get_transport_driver(); + + driver.initialize(); + + CordioHCIHook::set_data_received_handler(hci_driver_rx_reset_handler); + + for (size_t i = 0; i < EXPECTED_CONSECUTIVE_RESET; ++i) { + transport_driver.write(HCI_CMD_TYPE, sizeof(reset_cmd), reset_cmd); + uint32_t events = wait_for_event(); + TEST_ASSERT_EQUAL(RESET_RECEIVED_FLAG, events); + if (events != RESET_RECEIVED_FLAG) { + break; + } + } + + driver.terminate(); } Case cases[] = { Case("Test reset command", test_reset_command), + Case("Test multiple reset commands", test_multiple_reset_command) }; utest::v1::status_t greentea_test_setup(const size_t number_of_cases) { From 52e640fc1d90416092a5577ab44e0b60c1d4d8cd Mon Sep 17 00:00:00 2001 From: Jimmy Brisson Date: Wed, 20 Jun 2018 10:47:04 -0500 Subject: [PATCH 64/95] Add Rom config info getter and rom defines * MBED_ROM_START = start of current rom (independent of BL modes) * MBED_ROM_SIZE = size of current rom (independent of BL modes) --- tools/config/__init__.py | 37 ++++++++++++++++++++---------------- tools/toolchains/__init__.py | 17 ++++++++++++++--- 2 files changed, 35 insertions(+), 19 deletions(-) diff --git a/tools/config/__init__.py b/tools/config/__init__.py index a283fcd689e..fbd7d3f9b15 100644 --- a/tools/config/__init__.py +++ b/tools/config/__init__.py @@ -593,6 +593,25 @@ def _get_mem_specs(self, memories, cmsis_part, exception_text): continue raise ConfigException(exception_text) + @property + def rom(self): + """Get rom information as a pair of start_addr, size""" + # Override rom_start/rom_size + # + # This is usually done for a target which: + # 1. Doesn't support CMSIS pack, or + # 2. Supports TrustZone and user needs to change its flash partition + cmsis_part = self._get_cmsis_part() + rom_start, rom_size = self._get_mem_specs( + ["IROM1", "PROGRAM_FLASH"], + cmsis_part, + "Not enough information in CMSIS packs to build a bootloader " + "project" + ) + rom_start = int(getattr(self.target, "mbed_rom_start", False) or rom_start, 0) + rom_size = int(getattr(self.target, "mbed_rom_size", False) or rom_size, 0) + return (rom_start, rom_size) + @property def ram_regions(self): """Generate a list of ram regions from the config""" @@ -614,30 +633,16 @@ def ram_regions(self): @property def regions(self): """Generate a list of regions from the config""" - cmsis_part = self._get_cmsis_part() if ((self.target.bootloader_img or self.target.restrict_size) and (self.target.mbed_app_start or self.target.mbed_app_size)): raise ConfigException( "target.bootloader_img and target.restirct_size are " "incompatible with target.mbed_app_start and " "target.mbed_app_size") - rom_start, rom_size = self._get_mem_specs( - ["IROM1", "PROMGRAM_FLASH"], - cmsis_part, - "Not enough information in CMSIS packs to build a bootloader project" - ) - # Override rom_start/rom_size - # - # This is usually done for a target which: - # 1. Doesn't support CMSIS pack, or - # 2. Supports TrustZone and user needs to change its flash partition - rom_start = int(getattr(self.target, "mbed_rom_start", False) or rom_start, 0) - rom_size = int(getattr(self.target, "mbed_rom_size", False) or rom_size, 0) - if self.target.bootloader_img or self.target.restrict_size: - return self._generate_bootloader_build(rom_start, rom_size) + return self._generate_bootloader_build(*self.rom) else: - return self._generate_linker_overrides(rom_start, rom_size) + return self._generate_linker_overrides(*self.rom) @staticmethod def header_member_size(member): diff --git a/tools/toolchains/__init__.py b/tools/toolchains/__init__.py index bac265fdc71..5d2eeca3467 100644 --- a/tools/toolchains/__init__.py +++ b/tools/toolchains/__init__.py @@ -27,6 +27,7 @@ from itertools import chain from inspect import getmro from copy import deepcopy +from collections import namedtuple from abc import ABCMeta, abstractmethod from distutils.spawn import find_executable from multiprocessing import Pool, cpu_count @@ -39,6 +40,7 @@ from .. import hooks from ..notifier.term import TerminalNotifier from ..memap import MemapParser +from ..config import ConfigException #Disables multiprocessing if set to higher number than the host machine CPUs @@ -1184,9 +1186,9 @@ def mem_stats(self, map): return None - def _add_defines_from_region(self, region): - for define in [(region.name.upper() + "_ADDR", region.start), - (region.name.upper() + "_SIZE", region.size)]: + def _add_defines_from_region(self, region, suffixes=['_ADDR', '_SIZE']): + for define in [(region.name.upper() + suffixes[0], region.start), + (region.name.upper() + suffixes[1], region.size)]: define_string = "-D%s=0x%x" % define self.cc.append(define_string) self.cppc.append(define_string) @@ -1223,6 +1225,15 @@ def add_regions(self): ", ".join(r.name for r in regions) )) self._add_all_regions(regions, "MBED_RAM") + try: + rom_start, rom_size = self.config.rom + Region = namedtuple("Region", "name start size") + self._add_defines_from_region( + Region("MBED_ROM", rom_start, rom_size), + suffixes=["_START", "_SIZE"] + ) + except ConfigException: + pass # Set the configuration data def set_config_data(self, config_data): From cbb12e326d28613df01af75b2f75df8d2ef8a2c5 Mon Sep 17 00:00:00 2001 From: Senthil Ramakrishnan Date: Mon, 11 Jun 2018 13:26:04 -0500 Subject: [PATCH 65/95] Updates to configuration flags used in error handling implementation. The new configuration make Error history tracking switched off by default and enabled by using the config flag MBED_CONF_PLATFORM_ERROR_HIST_ENABLED. Config flag MBED_CONF_PLATFORM_ERROR_ALL_THREADS_INFO enables printing info of all threads. This will be turned off by default. --- TESTS/mbed_platform/error_handling/main.cpp | 6 +- platform/mbed_error.c | 194 +++++++++++--------- platform/mbed_error.h | 16 +- platform/mbed_error_hist.c | 20 +- platform/mbed_error_hist.h | 8 +- platform/mbed_lib.json | 25 +++ 6 files changed, 159 insertions(+), 110 deletions(-) diff --git a/TESTS/mbed_platform/error_handling/main.cpp b/TESTS/mbed_platform/error_handling/main.cpp index 145ba801d54..2fffb59cb15 100644 --- a/TESTS/mbed_platform/error_handling/main.cpp +++ b/TESTS/mbed_platform/error_handling/main.cpp @@ -132,12 +132,12 @@ void test_error_context_capture() TEST_ASSERT_EQUAL_UINT((uint32_t)current_thread->thread_addr, error_ctx.thread_entry_address); TEST_ASSERT_EQUAL_UINT((uint32_t)current_thread->stack_size, error_ctx.thread_stack_size); TEST_ASSERT_EQUAL_UINT((uint32_t)current_thread->stack_mem, error_ctx.thread_stack_mem); -#ifdef MBED_CONF_ERROR_FILENAME_CAPTURE_ENABLED +#if MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED TEST_ASSERT_EQUAL_STRING(MBED_FILENAME, error_ctx.error_filename); #endif } -#ifndef MBED_CONF_ERROR_HIST_DISABLED +#if MBED_CONF_PLATFORM_ERROR_HIST_ENABLED /** Test error logging functionality */ void test_error_logging() @@ -351,7 +351,7 @@ Case cases[] = { Case("Test error context capture", test_error_context_capture), #endif //MBED_CONF_RTOS_PRESENT Case("Test error hook", test_error_hook), -#ifndef MBED_CONF_ERROR_HIST_DISABLED +#if MBED_CONF_PLATFORM_ERROR_HIST_ENABLED Case("Test error logging", test_error_logging), #if MBED_CONF_RTOS_PRESENT Case("Test error handling multi-threaded", test_error_logging_multithread), diff --git a/platform/mbed_error.c b/platform/mbed_error.c index 57f231cc3e2..71031d051b1 100644 --- a/platform/mbed_error.c +++ b/platform/mbed_error.c @@ -132,11 +132,11 @@ static mbed_error_status_t handle_error(mbed_error_status_t error_status, unsign #endif //MBED_CONF_RTOS_PRESENT -#ifdef MBED_CONF_ERROR_FILENAME_CAPTURE_ENABLED +#ifdef MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED //Capture filename/linenumber if provided //Index for tracking error_filename - memset(¤t_error_ctx.error_filename, 0, MBED_CONF_MAX_ERROR_FILENAME_LEN); - strncpy(current_error_ctx.error_filename, filename, MBED_CONF_MAX_ERROR_FILENAME_LEN); + memset(¤t_error_ctx.error_filename, 0, MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN); + strncpy(current_error_ctx.error_filename, filename, MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN); current_error_ctx.error_line_number = line_number; #endif @@ -148,7 +148,7 @@ static mbed_error_status_t handle_error(mbed_error_status_t error_status, unsign //copy this error to last error memcpy(&last_error_ctx, ¤t_error_ctx, sizeof(mbed_error_ctx)); -#ifndef MBED_CONF_ERROR_HIST_DISABLED +#if MBED_CONF_PLATFORM_ERROR_HIST_ENABLED //Log the error with error log mbed_error_hist_put(¤t_error_ctx); #endif @@ -190,7 +190,7 @@ mbed_error_status_t mbed_warning(mbed_error_status_t error_status, const char *e return handle_error(error_status, error_value, filename, line_number); } -//Sets a fatal error +//Sets a fatal error, this function is marked WEAK to be able to override this for some tests WEAK mbed_error_status_t mbed_error(mbed_error_status_t error_status, const char *error_msg, unsigned int error_value, const char *filename, int line_number) { //set the error reported and then halt the system @@ -273,7 +273,7 @@ mbed_error_status_t mbed_clear_all_errors(void) memset(&last_error_ctx, sizeof(mbed_error_ctx), 0); //reset error count to 0 error_count = 0; -#ifndef MBED_CONF_ERROR_HIST_DISABLED +#if MBED_CONF_PLATFORM_ERROR_HIST_ENABLED status = mbed_error_hist_reset(); #endif core_util_critical_section_exit(); @@ -281,7 +281,109 @@ mbed_error_status_t mbed_clear_all_errors(void) return status; } -#ifndef MBED_CONF_ERROR_HIST_DISABLED +#if MBED_CONF_PLATFORM_ERROR_ALL_THREADS_INFO && defined(MBED_CONF_RTOS_PRESENT) +/* Prints info of a thread(using osRtxThread_t struct)*/ +static void print_thread(osRtxThread_t *thread) +{ + mbed_error_printf("\nState: 0x%08X Entry: 0x%08X Stack Size: 0x%08X Mem: 0x%08X SP: 0x%08X", thread->state, thread->thread_addr, thread->stack_size, (uint32_t)thread->stack_mem, thread->sp); +} + +/* Prints thread info from a list */ +static void print_threads_info(osRtxThread_t *threads) +{ + while(threads != NULL) { + print_thread( threads ); + threads = threads->thread_next; + } +} +#endif + +static void print_error_report(mbed_error_ctx *ctx, const char *error_msg) +{ + uint32_t error_code = MBED_GET_ERROR_CODE(ctx->error_status); + uint32_t error_module = MBED_GET_ERROR_MODULE(ctx->error_status); + + mbed_error_printf("\n\n++ MbedOS Error Info ++\nError Status: 0x%X Code: %d Module: %d\nError Message: ", ctx->error_status, error_code, error_module); + + switch (error_code) { + //These are errors reported by kernel handled from mbed_rtx_handlers + case MBED_ERROR_CODE_RTOS_EVENT: + mbed_error_printf("Kernel Error: 0x%X, ", ctx->error_value); + break; + + case MBED_ERROR_CODE_RTOS_THREAD_EVENT: + mbed_error_printf("Thread: 0x%X, ", ctx->error_value); + break; + + case MBED_ERROR_CODE_RTOS_MUTEX_EVENT: + mbed_error_printf("Mutex: 0x%X, ", ctx->error_value); + break; + + case MBED_ERROR_CODE_RTOS_SEMAPHORE_EVENT: + mbed_error_printf("Semaphore: 0x%X, ", ctx->error_value); + break; + + case MBED_ERROR_CODE_RTOS_MEMORY_POOL_EVENT: + mbed_error_printf("MemoryPool: 0x%X, ", ctx->error_value); + break; + + case MBED_ERROR_CODE_RTOS_EVENT_FLAGS_EVENT: + mbed_error_printf("EventFlags: 0x%X, ", ctx->error_value); + break; + + case MBED_ERROR_CODE_RTOS_TIMER_EVENT: + mbed_error_printf("Timer: 0x%X, ", ctx->error_value); + break; + + case MBED_ERROR_CODE_RTOS_MESSAGE_QUEUE_EVENT: + mbed_error_printf("MessageQueue: 0x%X, ", ctx->error_value); + break; + + default: + //Nothing to do here, just print the error info down + break; + } + mbed_error_printf(error_msg); + mbed_error_printf("\nLocation: 0x%X", ctx->error_address); + +#if MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED && !defined(NDEBUG) + if((NULL != ctx->error_filename[0]) && (ctx->error_line_number != 0)) { + //for string, we must pass address of a ptr which has the address of the string + mbed_error_printf("\nFile:%s+%d", ctx->error_filename, ctx->error_line_number); + } +#endif + + mbed_error_printf("\nError Value: 0x%X", ctx->error_value); +#ifdef TARGET_CORTEX_M + mbed_error_printf("\nCurrent Thread: Id: 0x%X Entry: 0x%X StackSize: 0x%X StackMem: 0x%X SP: 0x%X ", + ctx->thread_id, ctx->thread_entry_address, ctx->thread_stack_size, ctx->thread_stack_mem, ctx->thread_current_sp); +#else + //For Cortex-A targets we dont have support to capture the current SP + mbed_error_printf("\nCurrent Thread: Id: 0x%X Entry: 0x%X StackSize: 0x%X StackMem: 0x%X ", + ctx->thread_id, ctx->thread_entry_address, ctx->thread_stack_size, ctx->thread_stack_mem); +#endif //TARGET_CORTEX_M + +#if MBED_CONF_PLATFORM_ERROR_ALL_THREADS_INFO && defined(MBED_CONF_RTOS_PRESENT) + mbed_error_printf("\nNext:"); + print_thread(osRtxInfo.thread.run.next); + + mbed_error_printf("\nWait:"); + osRtxThread_t *threads = (osRtxThread_t *)&osRtxInfo.thread.wait_list; + print_threads_info(threads); + + mbed_error_printf("\nDelay:"); + threads = (osRtxThread_t *)&osRtxInfo.thread.delay_list; + print_threads_info(threads); + + mbed_error_printf("\nIdle:"); + threads = (osRtxThread_t *)&osRtxInfo.thread.idle; + print_threads_info(threads); +#endif + + mbed_error_printf("\n-- MbedOS Error Info --\n"); +} + +#if MBED_CONF_PLATFORM_ERROR_HIST_ENABLED //Retrieve the error context from error log at the specified index mbed_error_status_t mbed_get_error_hist_info (int index, mbed_error_ctx *error_info) { @@ -352,83 +454,5 @@ mbed_error_status_t mbed_save_error_hist(const char *path) return ret; } - -static void print_error_report(mbed_error_ctx *ctx, const char *error_msg) -{ - uint32_t error_code = MBED_GET_ERROR_CODE(ctx->error_status); - uint32_t error_module = MBED_GET_ERROR_MODULE(ctx->error_status); - - mbed_error_printf("\n\n++ MbedOS Error Info ++\nError Status: 0x%x Code: %d Module: %d\nError Message: ", ctx->error_status, error_code, error_module); - - //Report error info based on error code, some errors require different - //error_vals[1] contains the error code - if(error_code == MBED_ERROR_CODE_HARDFAULT_EXCEPTION || - error_code == MBED_ERROR_CODE_MEMMANAGE_EXCEPTION || - error_code == MBED_ERROR_CODE_BUSFAULT_EXCEPTION || - error_code == MBED_ERROR_CODE_USAGEFAULT_EXCEPTION ) { - mbed_error_printf(error_msg); - mbed_error_printf("\nLocation: 0x%x\n", ctx->error_value); - } else { - switch (error_code) { - //These are errors reported by kernel handled from mbed_rtx_handlers - case MBED_ERROR_CODE_RTOS_EVENT: - mbed_error_printf("Kernel Error: 0x%x, ", ctx->error_value); - break; - - case MBED_ERROR_CODE_RTOS_THREAD_EVENT: - mbed_error_printf("Thread: 0x%x, ", ctx->error_value); - break; - - case MBED_ERROR_CODE_RTOS_MUTEX_EVENT: - mbed_error_printf("Mutex: 0x%x, ", ctx->error_value); - break; - - case MBED_ERROR_CODE_RTOS_SEMAPHORE_EVENT: - mbed_error_printf("Semaphore: 0x%x, ", ctx->error_value); - break; - - case MBED_ERROR_CODE_RTOS_MEMORY_POOL_EVENT: - mbed_error_printf("MemoryPool: 0x%x, ", ctx->error_value); - break; - - case MBED_ERROR_CODE_RTOS_EVENT_FLAGS_EVENT: - mbed_error_printf("EventFlags: 0x%x, ", ctx->error_value); - break; - - case MBED_ERROR_CODE_RTOS_TIMER_EVENT: - mbed_error_printf("Timer: 0x%x, ", ctx->error_value); - break; - - case MBED_ERROR_CODE_RTOS_MESSAGE_QUEUE_EVENT: - mbed_error_printf("MessageQueue: 0x%x, ", ctx->error_value); - break; - - default: - //Nothing to do here, just print the error info down - break; - } - mbed_error_printf(error_msg, NULL); - mbed_error_printf("\nLocation: 0x%x", ctx->error_address); -#if defined(MBED_CONF_ERROR_FILENAME_CAPTURE_ENABLED) && !defined(NDEBUG) - if(NULL != ctx->error_filename) { - //for string, we must pass address of a ptr which has the address of the string - mbed_error_printf("\nFile:%s+%d", ctx->error_filename, ctx->error_line_number); - } -#endif - -#ifdef TARGET_CORTEX_M - mbed_error_printf("\nError Value: 0x%x\nCurrent Thread: Id: 0x%x Entry: 0x%x StackSize: 0x%x StackMem: 0x%x SP: 0x%x ", - ctx->error_value, ctx->thread_id, ctx->thread_entry_address, ctx->thread_stack_size, ctx->thread_stack_mem, ctx->thread_current_sp); -#else - //For Cortex-A targets we dont have support to capture the current SP - mbed_error_printf("\nError Value: 0x%x\nCurrent Thread: Id: 0x%x Entry: 0x%x StackSize: 0x%x StackMem: 0x%x ", - ctx->error_value, ctx->thread_id, ctx->thread_entry_address, ctx->thread_stack_size, ctx->thread_stack_mem); -#endif //TARGET_CORTEX_M - } - - mbed_error_printf("\n-- MbedOS Error Info --\n"); -} - - #endif diff --git a/platform/mbed_error.h b/platform/mbed_error.h index b266baf03bb..39951fcb9b3 100644 --- a/platform/mbed_error.h +++ b/platform/mbed_error.h @@ -30,15 +30,15 @@ extern "C" { #endif /** Define this macro to include filenames in error context. For release builds, do not include filename to save memory. - * MBED_CONF_ERROR_FILENAME_CAPTURE_ENABLED + * MBED_PLATFORM_CONF_ERROR_FILENAME_CAPTURE_ENABLED */ /** Define this macro to disable error logging, note that the first and last error capture will still be active by default. - * MBED_CONF_ERROR_HIST_DISABLED + * MBED_PLATFORM_CONF_ERROR_HIST_DISABLED */ -#ifndef MBED_CONF_MAX_ERROR_FILENAME_LEN -#define MBED_CONF_MAX_ERROR_FILENAME_LEN 16 +#ifndef MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN +#define MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN 16 #endif #define MBED_ERROR_STATUS_CODE_MASK (0x0000FFFF) @@ -147,7 +147,7 @@ typedef int mbed_error_status_t; #define MBED_WARNING1( error_status, error_msg, error_value ) mbed_warning( error_status, (const char *)NULL, (uint32_t)error_value, NULL, 0 ) #define MBED_WARNING( error_status, error_msg ) mbed_warning( error_status, (const char *)NULL, (uint32_t)0, NULL, 0 ) #else - #if defined(MBED_CONF_ERROR_FILENAME_CAPTURE_ENABLED) + #if MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED #define MBED_WARNING1( error_status, error_msg, error_value ) mbed_warning( error_status, (const char *)error_msg, (uint32_t)error_value, (const char *)MBED_FILENAME, __LINE__ ) #define MBED_WARNING( error_status, error_msg ) mbed_warning( error_status, (const char *)error_msg, (uint32_t)0 , (const char *)MBED_FILENAME, __LINE__ ) #else @@ -179,7 +179,7 @@ typedef int mbed_error_status_t; #define MBED_ERROR1( error_status, error_msg, error_value ) mbed_error( error_status, (const char *)NULL, (uint32_t)error_value, NULL, 0 ) #define MBED_ERROR( error_status, error_msg ) mbed_error( error_status, (const char *)NULL, (uint32_t)0 , NULL, 0 ) #else - #if defined(MBED_CONF_ERROR_FILENAME_CAPTURE_ENABLED) + #if MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED #define MBED_ERROR1( error_status, error_msg, error_value ) mbed_error( error_status, (const char *)error_msg, (uint32_t)error_value, (const char *)MBED_FILENAME, __LINE__ ) #define MBED_ERROR( error_status, error_msg ) mbed_error( error_status, (const char *)error_msg, (uint32_t)0 , (const char *)MBED_FILENAME, __LINE__ ) #else @@ -812,8 +812,8 @@ typedef struct _mbed_error_ctx { uint32_t thread_stack_size; uint32_t thread_stack_mem; uint32_t thread_current_sp; -#ifdef MBED_CONF_ERROR_FILENAME_CAPTURE_ENABLED - char error_filename[MBED_CONF_MAX_ERROR_FILENAME_LEN]; +#ifdef MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN + char error_filename[MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN]; uint32_t error_line_number; #endif } mbed_error_ctx; diff --git a/platform/mbed_error_hist.c b/platform/mbed_error_hist.c index 3420a785532..9fa228a4569 100644 --- a/platform/mbed_error_hist.c +++ b/platform/mbed_error_hist.c @@ -21,10 +21,10 @@ #include "platform/mbed_critical.h" #include "platform/mbed_interface.h" -#ifndef MBED_CONF_ERROR_HIST_DISABLED +#if MBED_CONF_PLATFORM_ERROR_HIST_ENABLED #include "platform/mbed_error_hist.h" -static mbed_error_ctx mbed_error_ctx_log[MBED_CONF_ERROR_HIST_SIZE] = {0}; +static mbed_error_ctx mbed_error_ctx_log[MBED_CONF_PLATFORM_ERROR_HIST_SIZE] = {0}; static int error_log_count = -1; mbed_error_status_t mbed_error_hist_put(mbed_error_ctx *error_ctx) @@ -36,7 +36,7 @@ mbed_error_status_t mbed_error_hist_put(mbed_error_ctx *error_ctx) core_util_critical_section_enter(); error_log_count++; - memcpy(&mbed_error_ctx_log[error_log_count % MBED_CONF_ERROR_HIST_SIZE], error_ctx, sizeof(mbed_error_ctx) ); + memcpy(&mbed_error_ctx_log[error_log_count % MBED_CONF_PLATFORM_ERROR_HIST_SIZE], error_ctx, sizeof(mbed_error_ctx) ); core_util_critical_section_exit(); return MBED_SUCCESS; @@ -45,17 +45,17 @@ mbed_error_status_t mbed_error_hist_put(mbed_error_ctx *error_ctx) mbed_error_status_t mbed_error_hist_get(int index, mbed_error_ctx *error_ctx) { //Return error if index is more than max log size - if(index >= MBED_CONF_ERROR_HIST_SIZE) { + if(index >= MBED_CONF_PLATFORM_ERROR_HIST_SIZE) { return MBED_ERROR_INVALID_ARGUMENT; } core_util_critical_section_enter(); //calculate the index where we want to pick the ctx - if(error_log_count >= MBED_CONF_ERROR_HIST_SIZE) { - index = (error_log_count + index + 1) % MBED_CONF_ERROR_HIST_SIZE; + if(error_log_count >= MBED_CONF_PLATFORM_ERROR_HIST_SIZE) { + index = (error_log_count + index + 1) % MBED_CONF_PLATFORM_ERROR_HIST_SIZE; } core_util_critical_section_exit(); - memcpy(error_ctx, &mbed_error_ctx_log[index % MBED_CONF_ERROR_HIST_SIZE], sizeof(mbed_error_ctx) ); + memcpy(error_ctx, &mbed_error_ctx_log[index % MBED_CONF_PLATFORM_ERROR_HIST_SIZE], sizeof(mbed_error_ctx) ); return MBED_SUCCESS; } @@ -64,7 +64,7 @@ mbed_error_ctx *mbed_error_hist_get_entry(void) { core_util_critical_section_enter(); error_log_count++; - mbed_error_ctx *ctx = &mbed_error_ctx_log[error_log_count % MBED_CONF_ERROR_HIST_SIZE]; + mbed_error_ctx *ctx = &mbed_error_ctx_log[error_log_count % MBED_CONF_PLATFORM_ERROR_HIST_SIZE]; core_util_critical_section_exit(); return ctx; @@ -76,7 +76,7 @@ mbed_error_status_t mbed_error_hist_get_last_error(mbed_error_ctx *error_ctx) return MBED_ERROR_ITEM_NOT_FOUND; } core_util_critical_section_enter(); - memcpy(error_ctx, &mbed_error_ctx_log[error_log_count % MBED_CONF_ERROR_HIST_SIZE], sizeof(mbed_error_ctx) ); + memcpy(error_ctx, &mbed_error_ctx_log[error_log_count % MBED_CONF_PLATFORM_ERROR_HIST_SIZE], sizeof(mbed_error_ctx) ); core_util_critical_section_exit(); return MBED_SUCCESS; @@ -84,7 +84,7 @@ mbed_error_status_t mbed_error_hist_get_last_error(mbed_error_ctx *error_ctx) int mbed_error_hist_get_count() { - return (error_log_count >= MBED_CONF_ERROR_HIST_SIZE? MBED_CONF_ERROR_HIST_SIZE:error_log_count+1); + return (error_log_count >= MBED_CONF_PLATFORM_ERROR_HIST_SIZE? MBED_CONF_PLATFORM_ERROR_HIST_SIZE:error_log_count+1); } mbed_error_status_t mbed_error_hist_reset() diff --git a/platform/mbed_error_hist.h b/platform/mbed_error_hist.h index b4380237e49..0ac7c99e27d 100644 --- a/platform/mbed_error_hist.h +++ b/platform/mbed_error_hist.h @@ -16,11 +16,11 @@ #ifndef MBED_ERROR_HIST_H #define MBED_ERROR_HIST_H -#ifndef MBED_CONF_ERROR_HIST_SIZE - #define MBED_CONF_ERROR_HIST_SIZE 4 +#ifndef MBED_CONF_PLATFORM_ERROR_HIST_SIZE + #define MBED_CONF_PLATFORM_ERROR_HIST_SIZE 4 #else - #if MBED_CONF_ERROR_HIST_SIZE == 0 - #define MBED_CONF_ERROR_HIST_SIZE 1 + #if MBED_CONF_PLATFORM_ERROR_HIST_SIZE == 0 + #define MBED_CONF_PLATFORM_ERROR_HIST_SIZE 1 #endif #endif diff --git a/platform/mbed_lib.json b/platform/mbed_lib.json index 50dbc0d7a34..2779ec7c5c4 100644 --- a/platform/mbed_lib.json +++ b/platform/mbed_lib.json @@ -39,6 +39,31 @@ "poll-use-lowpower-timer": { "help": "Enable use of low power timer class for poll(). May cause missing events.", "value": false + }, + + "error-hist-enabled": { + "help": "Enable for error history tracking.", + "value": false + }, + + "error-hist-size": { + "help": "Set the number of most recent errors the system keeps in its history, needs error-hist-enabled set to true for this to work.", + "value": 4 + }, + + "error-filename-capture-enabled": { + "help": "Enables capture of filename and line number as part of error context capture, this works only for debug and develop builds. On release builds, filename capture is always disabled", + "value": false + }, + + "error-all-threads-info": { + "help": "Reports all the threads in the system as part of error report.", + "value": false + }, + + "max-error-filename-len": { + "help": "Sets the maximum length of buffer used for capturing the filename in error context. This needs error-filename-capture-enabled feature.", + "value": 16 } }, "target_overrides": { From dcdd616e6dafd62ee2a317302ae074dff63f5c13 Mon Sep 17 00:00:00 2001 From: Senthil Ramakrishnan Date: Wed, 13 Jun 2018 09:10:51 -0500 Subject: [PATCH 66/95] Update exception handling code to remove dedicated fault safe printfs and use mbed_error_printf to optimize memory usage. Dedicated safe printfs were originally developed to print data over serial with minimal resources. But this adds more code space, so we are switching to use mbed_error_printf. --- .../TARGET_CORTEX_M/mbed_rtx_fault_handler.c | 259 ++++-------------- .../TARGET_CORTEX_M/mbed_rtx_fault_handler.h | 2 +- 2 files changed, 50 insertions(+), 211 deletions(-) diff --git a/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.c b/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.c index 2d10f6c928e..220e85e9315 100644 --- a/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.c +++ b/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.c @@ -17,278 +17,117 @@ #include "rtx_os.h" #include "device.h" #include "platform/mbed_error.h" +#include "platform/mbed_interface.h" #include "hal/serial_api.h" -#include "hal/itm_api.h" #ifndef MBED_FAULT_HANDLER_DISABLED #include "mbed_rtx_fault_handler.h" -#ifdef DEVICE_SERIAL -extern int stdio_uart_inited; -extern serial_t stdio_uart; -#endif - //Functions Prototypes void print_context_info(void); //Global for populating the context in exception handler mbed_fault_context_t mbed_fault_context; -/* Converts a uint32 to hex char string */ -static void value_to_hex_str(uint32_t value, char *hex_str) -{ - char hex_char_map[] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F'}; - int i = 0; - - //Return without converting if hex_str is not provided - if(hex_str == NULL) return; - - for(i=7; i>=0; i--) { - hex_str[i] = hex_char_map[(value & (0xf << (i * 4))) >> (i * 4)]; - } -} - -static void fault_print_init(void) -{ -#if DEVICE_SERIAL - /* Initializes std uart if not init-ed yet */ - if (!stdio_uart_inited) { - serial_init(&stdio_uart, STDIO_UART_TX, STDIO_UART_RX); - } -#endif - -#if DEVICE_ITM - /*Initialize ITM interfaces*/ - mbed_itm_init(); -#endif -} - -static void fault_putc(char ch) -{ -#if DEVICE_SERIAL - serial_putc(&stdio_uart, ch); -#endif - -#if DEVICE_ITM - /*Initialize ITM interfaces*/ - mbed_itm_send(ITM_PORT_SWO, ch); -#endif -} - -/* Limited print functionality which prints the string out to -stdout/uart without using stdlib by directly calling serial-api -and also uses less resources -The fmtstr contains the format string for printing and for every % -found in that it fetches a uint32 value from values buffer -and prints it in hex format. -*/ -static void fault_print(char *fmtstr, uint32_t *values) -{ -#if DEVICE_SERIAL || DEVICE_ITM - int i = 0; - int idx = 0; - int vidx = 0; - char num_str[9]={0}; - char *str=NULL; - - //Init error reporting interfaces - fault_print_init(); - - while(fmtstr[i] != '\0') { - if(fmtstr[i]=='%') { - i++; - if(fmtstr[i]=='x') { - //print the number in hex format - value_to_hex_str(values[vidx++],num_str); - for(idx=7; idx>=0; idx--) { - fault_putc(num_str[idx]); - } - } - else if(fmtstr[i]=='s') { - //print the string - str = (char *)((uint32_t)values[vidx++]); - while(*str != '\0') { - fault_putc(*str); - str++; - } - str = NULL; - } else { - //Do not handle any other % formatting and keep going - } - } else { - //handle carriage returns - if (fmtstr[i] == '\n') { - fault_putc('\r'); - } - fault_putc(fmtstr[i]); - } - i++; - } -#endif -} - -#ifdef MBED_CONF_RTOS_PRESENT -/* Prints info of a thread(using osRtxThread_t struct)*/ -static void print_thread(osRtxThread_t *thread) -{ - uint32_t data[5]; - - data[0]=thread->state; - data[1]=thread->thread_addr; - data[2]=thread->stack_size; - data[3]=(uint32_t)thread->stack_mem; - data[4]=thread->sp; - fault_print("\nState: 0x%x Entry: 0x%x Stack Size: 0x%x Mem: 0x%x SP: 0x%x", data); -} - -/* Prints thread info from a list */ -static void print_threads_info(osRtxThread_t *threads) -{ - while(threads != NULL) { - print_thread( threads ); - threads = threads->thread_next; - } -} - -#endif - //This is a handler function called from Fault handler to print the error information out. //This runs in fault context and uses special functions(defined in mbed_rtx_fault_handler.c) to print the information without using C-lib support. -__NO_RETURN void mbed_fault_handler (uint32_t fault_type, void *mbed_fault_context_in, void *osRtxInfoIn) +void mbed_fault_handler (uint32_t fault_type, void *mbed_fault_context_in, void *osRtxInfoIn) { mbed_error_status_t faultStatus = MBED_SUCCESS; - fault_print("\n++ MbedOS Fault Handler ++\n\nFaultType: ",NULL); + mbed_error_printf("\n++ MbedOS Fault Handler ++\n\nFaultType: "); switch( fault_type ) { - case HARD_FAULT_EXCEPTION: - fault_print("HardFault",NULL); - faultStatus = MBED_ERROR_HARDFAULT_EXCEPTION; - break; case MEMMANAGE_FAULT_EXCEPTION: - fault_print("MemManageFault",NULL); + mbed_error_printf("MemManageFault"); faultStatus = MBED_ERROR_MEMMANAGE_EXCEPTION; break; + case BUS_FAULT_EXCEPTION: - fault_print("BusFault",NULL); + mbed_error_printf("BusFault"); faultStatus = MBED_ERROR_BUSFAULT_EXCEPTION; break; + case USAGE_FAULT_EXCEPTION: - fault_print("UsageFault",NULL); + mbed_error_printf("UsageFault"); faultStatus = MBED_ERROR_USAGEFAULT_EXCEPTION; break; - default: - fault_print("Unknown Fault",NULL); - faultStatus = MBED_ERROR_UNKNOWN; + + //There is no way we can hit this code without getting an exception, so we have the default treated like hardfault + case HARD_FAULT_EXCEPTION: + default: + mbed_error_printf("HardFault"); + faultStatus = MBED_ERROR_HARDFAULT_EXCEPTION; break; } - fault_print("\n\nContext:",NULL); + mbed_error_printf("\n\nContext:"); print_context_info(); - - fault_print("\n\nThreads Info:\nCurrent:",NULL); - print_thread(((osRtxInfo_t *)osRtxInfoIn)->thread.run.curr); - - fault_print("\nNext:",NULL); - print_thread(((osRtxInfo_t *)osRtxInfoIn)->thread.run.next); - - fault_print("\nWait:",NULL); - osRtxThread_t *threads = ((osRtxInfo_t *)osRtxInfoIn)->thread.wait_list; - print_threads_info(threads); - - fault_print("\nDelay:",NULL); - threads = ((osRtxInfo_t *)osRtxInfoIn)->thread.delay_list; - print_threads_info(threads); - fault_print("\nIdle:",NULL); - threads = ((osRtxInfo_t *)osRtxInfoIn)->thread.idle; - print_threads_info(threads); - - fault_print("\n\n-- MbedOS Fault Handler --\n\n",NULL); + mbed_error_printf("\n\n-- MbedOS Fault Handler --\n\n"); //Now call mbed_error, to log the error and halt the system - mbed_error( MBED_MAKE_ERROR( MBED_MODULE_UNKNOWN, faultStatus ), "System encountered an unrecoverable fault exception, halting system.", mbed_fault_context.PC_reg, NULL, 0 ); + mbed_error( faultStatus, "Unrecoverable fault excaption.", mbed_fault_context.PC_reg, NULL, 0 ); - /* In case we return, just spin here, we have already crashed */ - for (;;) { - __WFI(); - } } -void print_context_info(void) +MBED_NOINLINE void print_context_info(void) { //Context Regs - fault_print("\nR0 : %x" - "\nR1 : %x" - "\nR2 : %x" - "\nR3 : %x" - "\nR4 : %x" - "\nR5 : %x" - "\nR6 : %x" - "\nR7 : %x" - "\nR8 : %x" - "\nR9 : %x" - "\nR10 : %x" - "\nR11 : %x" - "\nR12 : %x" - "\nSP : %x" - "\nLR : %x" - "\nPC : %x" - "\nxPSR : %x" - "\nPSP : %x" - "\nMSP : %x", (uint32_t *)&mbed_fault_context); + for(int i=0;i<13;i++) { + mbed_error_printf("\nR%-4d: %08X", i, ((uint32_t *)&mbed_fault_context)[i]); + } + + mbed_error_printf("\nSP : %08X" + "\nLR : %08X" + "\nPC : %08X" + "\nxPSR : %08X" + "\nPSP : %08X" + "\nMSP : %08X", mbed_fault_context.SP_reg, mbed_fault_context.LR_reg, mbed_fault_context.PC_reg, + mbed_fault_context.xPSR, mbed_fault_context.PSP, mbed_fault_context.MSP ); //Capture CPUID to get core/cpu info - fault_print("\nCPUID: %x",(uint32_t *)&SCB->CPUID); + mbed_error_printf("\nCPUID: %08X", SCB->CPUID); #if !defined(TARGET_M0) && !defined(TARGET_M0P) //Capture fault information registers to infer the cause of exception - uint32_t FSR[7] = {0}; - - FSR[0] = SCB->HFSR; - //Split/Capture CFSR into MMFSR, BFSR, UFSR - FSR[1] = 0xFF & SCB->CFSR;//MMFSR - FSR[2] = (0xFF00 & SCB->CFSR) >> 8;//BFSR - FSR[3] = (0xFFFF0000 & SCB->CFSR) >> 16;//UFSR - FSR[4] = SCB->DFSR; - FSR[5] = SCB->AFSR; - FSR[6] = SCB->SHCSR; - fault_print("\nHFSR : %x" - "\nMMFSR: %x" - "\nBFSR : %x" - "\nUFSR : %x" - "\nDFSR : %x" - "\nAFSR : %x" - "\nSHCSR: %x",FSR); + mbed_error_printf("\nHFSR : %08X" + "\nMMFSR: %08X" + "\nBFSR : %08X" + "\nUFSR : %08X" + "\nDFSR : %08X" + "\nAFSR : %08X" ////Split/Capture CFSR into MMFSR, BFSR, UFSR + ,SCB->HFSR, (0xFF & SCB->CFSR), ((0xFF00 & SCB->CFSR) >> 8), ((0xFFFF0000 & SCB->CFSR) >> 16), SCB->DFSR, SCB->AFSR ); //Print MMFAR only if its valid as indicated by MMFSR - if(FSR[1] & 0x80) { - fault_print("\nMMFAR: %x",(uint32_t *)&SCB->MMFAR); + if((0xFF & SCB->CFSR) & 0x80) { + mbed_error_printf("\nMMFAR: %08X",SCB->MMFAR); } //Print BFAR only if its valid as indicated by BFSR - if(FSR[2] & 0x80) { - fault_print("\nBFAR : %x",(uint32_t *)&SCB->BFAR); + if(((0xFF00 & SCB->CFSR) >> 8) & 0x80) { + mbed_error_printf("\nBFAR : %08X",SCB->BFAR); } #endif + //Print Mode if(mbed_fault_context.EXC_RETURN & 0x8) { - fault_print("\nMode : Thread", NULL); + mbed_error_printf("\nMode : Thread"); //Print Priv level in Thread mode - We capture CONTROL reg which reflects the privilege. //Note that the CONTROL register captured still reflects the privilege status of the //thread mode eventhough we are in Handler mode by the time we capture it. if(mbed_fault_context.CONTROL & 0x1) { - fault_print("\nPriv : User", NULL); + mbed_error_printf("\nPriv : User"); } else { - fault_print("\nPriv : Privileged", NULL); + mbed_error_printf("\nPriv : Privileged"); } } else { - fault_print("\nMode : Handler", NULL); - fault_print("\nPriv : Privileged", NULL); + mbed_error_printf("\nMode : Handler"); + mbed_error_printf("\nPriv : Privileged"); } //Print Return Stack if(mbed_fault_context.EXC_RETURN & 0x4) { - fault_print("\nStack: PSP", NULL); + mbed_error_printf("\nStack: PSP"); } else { - fault_print("\nStack: MSP", NULL); + mbed_error_printf("\nStack: MSP"); } } diff --git a/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.h b/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.h index 37a05144427..2039f0bcd05 100644 --- a/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.h +++ b/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.h @@ -53,6 +53,6 @@ typedef struct { //This is a handler function called from Fault handler to print the error information out. //This runs in fault context and uses special functions(defined in mbed_rtx_fault_handler.c) to print the information without using C-lib support. -__NO_RETURN void mbed_fault_handler (uint32_t fault_type, void *mbed_fault_context_in, void *osRtxInfoIn); +void mbed_fault_handler (uint32_t fault_type, void *mbed_fault_context_in, void *osRtxInfoIn); #endif From baa44eb3f2f963b0e7bcb668ff2d69831a5585d7 Mon Sep 17 00:00:00 2001 From: Senthil Ramakrishnan Date: Mon, 18 Jun 2018 11:26:48 -0500 Subject: [PATCH 67/95] Limit error filename capture to 64 chars, wrapping tests with right configs and astyle fixes. --- TESTS/mbed_platform/error_handling/main.cpp | 4 +- platform/mbed_error.c | 34 ++++++------ platform/mbed_error.h | 53 ++++++++++--------- platform/mbed_error_hist.c | 14 ++--- .../TARGET_CORTEX_M/mbed_rtx_fault_handler.c | 8 +-- 5 files changed, 59 insertions(+), 54 deletions(-) diff --git a/TESTS/mbed_platform/error_handling/main.cpp b/TESTS/mbed_platform/error_handling/main.cpp index 2fffb59cb15..55debe26149 100644 --- a/TESTS/mbed_platform/error_handling/main.cpp +++ b/TESTS/mbed_platform/error_handling/main.cpp @@ -261,7 +261,7 @@ void test_error_hook() TEST_ASSERT(sem_status > 0); } -#ifdef MBED_TEST_SIM_BLOCKDEVICE +#if MBED_CONF_PLATFORM_ERROR_HIST_ENABLED && defined(MBED_TEST_SIM_BLOCKDEVICE) // test configuration #ifndef MBED_TEST_FILESYSTEM @@ -356,7 +356,7 @@ Case cases[] = { #if MBED_CONF_RTOS_PRESENT Case("Test error handling multi-threaded", test_error_logging_multithread), #endif //MBED_CONF_RTOS_PRESENT -#ifdef MBED_TEST_SIM_BLOCKDEVICE +#if MBED_CONF_PLATFORM_ERROR_HIST_ENABLED && defined(MBED_TEST_SIM_BLOCKDEVICE) Case("Test error save log", test_save_error_log), #endif //MBED_TEST_SIM_BLOCKDEVICE #endif //MBED_CONF_ERROR_HIST_DISABLED diff --git a/platform/mbed_error.c b/platform/mbed_error.c index 71031d051b1..1fcaa7c35cf 100644 --- a/platform/mbed_error.c +++ b/platform/mbed_error.c @@ -33,7 +33,7 @@ #define GET_CURRENT_SP(sp) \ { \ /*If in Handler mode we are always using MSP*/ \ - if( __get_IPSR() != 0U ) { \ + if ( __get_IPSR() != 0U ) { \ sp = __get_MSP(); \ } else { \ /*Look into CONTROL.SPSEL value*/ \ @@ -95,7 +95,7 @@ static mbed_error_status_t handle_error(mbed_error_status_t error_status, unsign mbed_error_ctx current_error_ctx; //Error status should always be < 0 - if(error_status >= 0) { + if (error_status >= 0) { //This is a weird situation, someone called mbed_error with invalid error code. //We will still handle the situation but change the error code to ERROR_INVALID_ARGUMENT, atleast the context will have info on who called it error_status = MBED_ERROR_INVALID_ARGUMENT; @@ -141,7 +141,7 @@ static mbed_error_status_t handle_error(mbed_error_status_t error_status, unsign #endif //Capture the fist system error and store it - if(error_count == 1) { //first error + if (error_count == 1) { //first error memcpy(&first_error_ctx, ¤t_error_ctx, sizeof(mbed_error_ctx)); } @@ -154,7 +154,7 @@ static mbed_error_status_t handle_error(mbed_error_status_t error_status, unsign #endif //Call the error hook if available - if(error_hook != NULL) { + if (error_hook != NULL) { error_hook(&last_error_ctx); } @@ -194,7 +194,7 @@ mbed_error_status_t mbed_warning(mbed_error_status_t error_status, const char *e WEAK mbed_error_status_t mbed_error(mbed_error_status_t error_status, const char *error_msg, unsigned int error_value, const char *filename, int line_number) { //set the error reported and then halt the system - if( MBED_SUCCESS != handle_error(error_status, error_value, filename, line_number) ) + if ( MBED_SUCCESS != handle_error(error_status, error_value, filename, line_number)) return MBED_ERROR_FAILED_OPERATION; //On fatal errors print the error context/report @@ -208,7 +208,7 @@ WEAK mbed_error_status_t mbed_error(mbed_error_status_t error_status, const char mbed_error_status_t mbed_set_error_hook(mbed_error_hook_t error_hook_in) { //register the new hook/callback - if( error_hook_in != NULL ) { + if ( error_hook_in != NULL ) { error_hook = error_hook_in; return MBED_SUCCESS; } @@ -236,17 +236,17 @@ mbed_error_status_t mbed_make_error(mbed_error_type_t error_type, mbed_module_ty switch(error_type) { case MBED_ERROR_TYPE_POSIX: - if(error_code >= MBED_POSIX_ERROR_BASE && error_code <= MBED_SYSTEM_ERROR_BASE) + if (error_code >= MBED_POSIX_ERROR_BASE && error_code <= MBED_SYSTEM_ERROR_BASE) return -error_code; break; case MBED_ERROR_TYPE_SYSTEM: - if(error_code >= MBED_SYSTEM_ERROR_BASE && error_code <= MBED_CUSTOM_ERROR_BASE) + if (error_code >= MBED_SYSTEM_ERROR_BASE && error_code <= MBED_CUSTOM_ERROR_BASE) return MAKE_MBED_ERROR(MBED_ERROR_TYPE_SYSTEM, entity, error_code); break; case MBED_ERROR_TYPE_CUSTOM: - if(error_code >= MBED_CUSTOM_ERROR_BASE) + if (error_code >= MBED_CUSTOM_ERROR_BASE) return MAKE_MBED_ERROR(MBED_ERROR_TYPE_CUSTOM, entity, error_code); break; @@ -291,7 +291,7 @@ static void print_thread(osRtxThread_t *thread) /* Prints thread info from a list */ static void print_threads_info(osRtxThread_t *threads) { - while(threads != NULL) { + while (threads != NULL) { print_thread( threads ); threads = threads->thread_next; } @@ -347,7 +347,7 @@ static void print_error_report(mbed_error_ctx *ctx, const char *error_msg) mbed_error_printf("\nLocation: 0x%X", ctx->error_address); #if MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED && !defined(NDEBUG) - if((NULL != ctx->error_filename[0]) && (ctx->error_line_number != 0)) { + if ((NULL != ctx->error_filename[0]) && (ctx->error_line_number != 0)) { //for string, we must pass address of a ptr which has the address of the string mbed_error_printf("\nFile:%s+%d", ctx->error_filename, ctx->error_line_number); } @@ -404,19 +404,19 @@ mbed_error_status_t mbed_save_error_hist(const char *path) FILE *error_log_file = NULL; //Ensure path is valid - if(path==NULL) { + if (path==NULL) { ret = MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_INVALID_ARGUMENT); goto exit; } //Open the file for saving the error log info - if((error_log_file = fopen( path, "w" ) ) == NULL){ + if ((error_log_file = fopen( path, "w" )) == NULL){ ret = MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_OPEN_FAILED); goto exit; } //First store the first and last errors - if(fprintf(error_log_file, "\nFirst Error: Status:0x%x ThreadId:0x%x Address:0x%x Value:0x%x\n", + if (fprintf(error_log_file, "\nFirst Error: Status:0x%x ThreadId:0x%x Address:0x%x Value:0x%x\n", (unsigned int)first_error_ctx.error_status, (unsigned int)first_error_ctx.thread_id, (unsigned int)first_error_ctx.error_address, @@ -425,7 +425,7 @@ mbed_error_status_t mbed_save_error_hist(const char *path) goto exit; } - if(fprintf(error_log_file, "\nLast Error: Status:0x%x ThreadId:0x%x Address:0x%x Value:0x%x\n", + if (fprintf(error_log_file, "\nLast Error: Status:0x%x ThreadId:0x%x Address:0x%x Value:0x%x\n", (unsigned int)last_error_ctx.error_status, (unsigned int)last_error_ctx.thread_id, (unsigned int)last_error_ctx.error_address, @@ -435,10 +435,10 @@ mbed_error_status_t mbed_save_error_hist(const char *path) } //Update with error log info - while(--log_count >= 0) { + while (--log_count >= 0) { mbed_error_hist_get(log_count, &ctx); //first line of file will be error log count - if(fprintf(error_log_file, "\n%d: Status:0x%x ThreadId:0x%x Address:0x%x Value:0x%x\n", + if (fprintf(error_log_file, "\n%d: Status:0x%x ThreadId:0x%x Address:0x%x Value:0x%x\n", log_count, (unsigned int)ctx.error_status, (unsigned int)ctx.thread_id, diff --git a/platform/mbed_error.h b/platform/mbed_error.h index 39951fcb9b3..6606b74eb9f 100644 --- a/platform/mbed_error.h +++ b/platform/mbed_error.h @@ -39,6 +39,13 @@ extern "C" { #ifndef MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN #define MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN 16 +#else //MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN +#if MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN > 64 +//We have to limit this to 64 bytes since we use mbed_error_printf for error reporting +//and mbed_error_vfprintf uses 128bytes internal buffer which may not be sufficient for anything +//longer that 64 bytes with the current implementation. +#error "Unsupported error filename buffer length detected, max supported length is 64 chars. Please change MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN or max-error-filename-len in configuration." +#endif #endif #define MBED_ERROR_STATUS_CODE_MASK (0x0000FFFF) @@ -144,16 +151,16 @@ typedef int mbed_error_status_t; * */ #ifdef NDEBUG - #define MBED_WARNING1( error_status, error_msg, error_value ) mbed_warning( error_status, (const char *)NULL, (uint32_t)error_value, NULL, 0 ) - #define MBED_WARNING( error_status, error_msg ) mbed_warning( error_status, (const char *)NULL, (uint32_t)0, NULL, 0 ) -#else - #if MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED - #define MBED_WARNING1( error_status, error_msg, error_value ) mbed_warning( error_status, (const char *)error_msg, (uint32_t)error_value, (const char *)MBED_FILENAME, __LINE__ ) - #define MBED_WARNING( error_status, error_msg ) mbed_warning( error_status, (const char *)error_msg, (uint32_t)0 , (const char *)MBED_FILENAME, __LINE__ ) - #else - #define MBED_WARNING1( error_status, error_msg, error_value ) mbed_warning( error_status, (const char *)error_msg, (uint32_t)error_value, NULL, 0 ) - #define MBED_WARNING( error_status, error_msg ) mbed_warning( error_status, (const char *)error_msg, (uint32_t)0, NULL, 0 ) - #endif +#define MBED_WARNING1( error_status, error_msg, error_value ) mbed_warning( error_status, (const char *)NULL, (uint32_t)error_value, NULL, 0 ) +#define MBED_WARNING( error_status, error_msg ) mbed_warning( error_status, (const char *)NULL, (uint32_t)0, NULL, 0 ) +#else //NDEBUG +#if MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED +#define MBED_WARNING1( error_status, error_msg, error_value ) mbed_warning( error_status, (const char *)error_msg, (uint32_t)error_value, (const char *)MBED_FILENAME, __LINE__ ) +#define MBED_WARNING( error_status, error_msg ) mbed_warning( error_status, (const char *)error_msg, (uint32_t)0 , (const char *)MBED_FILENAME, __LINE__ ) +#else //MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED +#define MBED_WARNING1( error_status, error_msg, error_value ) mbed_warning( error_status, (const char *)error_msg, (uint32_t)error_value, NULL, 0 ) +#define MBED_WARNING( error_status, error_msg ) mbed_warning( error_status, (const char *)error_msg, (uint32_t)0, NULL, 0 ) +#endif #endif /** @@ -176,16 +183,16 @@ typedef int mbed_error_status_t; * */ #ifdef NDEBUG - #define MBED_ERROR1( error_status, error_msg, error_value ) mbed_error( error_status, (const char *)NULL, (uint32_t)error_value, NULL, 0 ) - #define MBED_ERROR( error_status, error_msg ) mbed_error( error_status, (const char *)NULL, (uint32_t)0 , NULL, 0 ) -#else - #if MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED - #define MBED_ERROR1( error_status, error_msg, error_value ) mbed_error( error_status, (const char *)error_msg, (uint32_t)error_value, (const char *)MBED_FILENAME, __LINE__ ) - #define MBED_ERROR( error_status, error_msg ) mbed_error( error_status, (const char *)error_msg, (uint32_t)0 , (const char *)MBED_FILENAME, __LINE__ ) - #else - #define MBED_ERROR1( error_status, error_msg, error_value ) mbed_error( error_status, (const char *)error_msg, (uint32_t)error_value, NULL, 0 ) - #define MBED_ERROR( error_status, error_msg ) mbed_error( error_status, (const char *)error_msg, (uint32_t)0 , NULL, 0 ) - #endif +#define MBED_ERROR1( error_status, error_msg, error_value ) mbed_error( error_status, (const char *)NULL, (uint32_t)error_value, NULL, 0 ) +#define MBED_ERROR( error_status, error_msg ) mbed_error( error_status, (const char *)NULL, (uint32_t)0 , NULL, 0 ) +#else //NDEBUG +#if MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED +#define MBED_ERROR1( error_status, error_msg, error_value ) mbed_error( error_status, (const char *)error_msg, (uint32_t)error_value, (const char *)MBED_FILENAME, __LINE__ ) +#define MBED_ERROR( error_status, error_msg ) mbed_error( error_status, (const char *)error_msg, (uint32_t)0 , (const char *)MBED_FILENAME, __LINE__ ) +#else //MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED +#define MBED_ERROR1( error_status, error_msg, error_value ) mbed_error( error_status, (const char *)error_msg, (uint32_t)error_value, NULL, 0 ) +#define MBED_ERROR( error_status, error_msg ) mbed_error( error_status, (const char *)error_msg, (uint32_t)0 , NULL, 0 ) +#endif #endif //Error Type definition @@ -253,8 +260,7 @@ typedef enum _mbed_error_type_t \endverbatim * */ -typedef enum _mbed_module_type -{ +typedef enum _mbed_module_type { MBED_MODULE_APPLICATION = 0, MBED_MODULE_PLATFORM, MBED_MODULE_KERNEL, @@ -566,8 +572,7 @@ typedef enum _mbed_module_type \endverbatim */ -typedef enum _mbed_error_code -{ +typedef enum _mbed_error_code { //Below are POSIX ERROR CODE definitions, which starts at MBED_POSIX_ERROR_BASE(=0) //POSIX ERROR CODE definitions starts at offset 0(MBED_POSIX_ERROR_BASE) to align them with actual Posix Error Code //defintions in mbed_retarget.h diff --git a/platform/mbed_error_hist.c b/platform/mbed_error_hist.c index 9fa228a4569..8472bf0472b 100644 --- a/platform/mbed_error_hist.c +++ b/platform/mbed_error_hist.c @@ -30,13 +30,13 @@ static int error_log_count = -1; mbed_error_status_t mbed_error_hist_put(mbed_error_ctx *error_ctx) { //Return error if error_ctx is NULL - if(NULL == error_ctx) { + if (NULL == error_ctx) { return MBED_ERROR_INVALID_ARGUMENT; } core_util_critical_section_enter(); error_log_count++; - memcpy(&mbed_error_ctx_log[error_log_count % MBED_CONF_PLATFORM_ERROR_HIST_SIZE], error_ctx, sizeof(mbed_error_ctx) ); + memcpy(&mbed_error_ctx_log[error_log_count % MBED_CONF_PLATFORM_ERROR_HIST_SIZE], error_ctx, sizeof(mbed_error_ctx)); core_util_critical_section_exit(); return MBED_SUCCESS; @@ -45,17 +45,17 @@ mbed_error_status_t mbed_error_hist_put(mbed_error_ctx *error_ctx) mbed_error_status_t mbed_error_hist_get(int index, mbed_error_ctx *error_ctx) { //Return error if index is more than max log size - if(index >= MBED_CONF_PLATFORM_ERROR_HIST_SIZE) { + if (index >= MBED_CONF_PLATFORM_ERROR_HIST_SIZE) { return MBED_ERROR_INVALID_ARGUMENT; } core_util_critical_section_enter(); //calculate the index where we want to pick the ctx - if(error_log_count >= MBED_CONF_PLATFORM_ERROR_HIST_SIZE) { + if (error_log_count >= MBED_CONF_PLATFORM_ERROR_HIST_SIZE) { index = (error_log_count + index + 1) % MBED_CONF_PLATFORM_ERROR_HIST_SIZE; } core_util_critical_section_exit(); - memcpy(error_ctx, &mbed_error_ctx_log[index % MBED_CONF_PLATFORM_ERROR_HIST_SIZE], sizeof(mbed_error_ctx) ); + memcpy(error_ctx, &mbed_error_ctx_log[index % MBED_CONF_PLATFORM_ERROR_HIST_SIZE], sizeof(mbed_error_ctx)); return MBED_SUCCESS; } @@ -72,11 +72,11 @@ mbed_error_ctx *mbed_error_hist_get_entry(void) mbed_error_status_t mbed_error_hist_get_last_error(mbed_error_ctx *error_ctx) { - if(-1 == error_log_count) { + if (-1 == error_log_count) { return MBED_ERROR_ITEM_NOT_FOUND; } core_util_critical_section_enter(); - memcpy(error_ctx, &mbed_error_ctx_log[error_log_count % MBED_CONF_PLATFORM_ERROR_HIST_SIZE], sizeof(mbed_error_ctx) ); + memcpy(error_ctx, &mbed_error_ctx_log[error_log_count % MBED_CONF_PLATFORM_ERROR_HIST_SIZE], sizeof(mbed_error_ctx)); core_util_critical_section_exit(); return MBED_SUCCESS; diff --git a/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.c b/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.c index 220e85e9315..e44fe74798a 100644 --- a/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.c +++ b/rtos/TARGET_CORTEX/TARGET_CORTEX_M/mbed_rtx_fault_handler.c @@ -99,17 +99,17 @@ MBED_NOINLINE void print_context_info(void) ,SCB->HFSR, (0xFF & SCB->CFSR), ((0xFF00 & SCB->CFSR) >> 8), ((0xFFFF0000 & SCB->CFSR) >> 16), SCB->DFSR, SCB->AFSR ); //Print MMFAR only if its valid as indicated by MMFSR - if((0xFF & SCB->CFSR) & 0x80) { + if ((0xFF & SCB->CFSR) & 0x80) { mbed_error_printf("\nMMFAR: %08X",SCB->MMFAR); } //Print BFAR only if its valid as indicated by BFSR - if(((0xFF00 & SCB->CFSR) >> 8) & 0x80) { + if (((0xFF00 & SCB->CFSR) >> 8) & 0x80) { mbed_error_printf("\nBFAR : %08X",SCB->BFAR); } #endif //Print Mode - if(mbed_fault_context.EXC_RETURN & 0x8) { + if (mbed_fault_context.EXC_RETURN & 0x8) { mbed_error_printf("\nMode : Thread"); //Print Priv level in Thread mode - We capture CONTROL reg which reflects the privilege. //Note that the CONTROL register captured still reflects the privilege status of the @@ -124,7 +124,7 @@ MBED_NOINLINE void print_context_info(void) mbed_error_printf("\nPriv : Privileged"); } //Print Return Stack - if(mbed_fault_context.EXC_RETURN & 0x4) { + if (mbed_fault_context.EXC_RETURN & 0x4) { mbed_error_printf("\nStack: PSP"); } else { mbed_error_printf("\nStack: MSP"); From 6cec180d0b3349eaaaa3fd50ec04a86072490039 Mon Sep 17 00:00:00 2001 From: Marcus Chang Date: Wed, 20 Jun 2018 15:09:14 -0700 Subject: [PATCH 68/95] Fix SPI initialization for NRF52 series New changes to Mbed error reporting in 5.9 exposed bug in SPI driver where an instance was uninitialized twice which triggered an ASSERT. This fix keeps track of which instance has been initialized and only calls uninit when it is safe. --- .../TARGET_NRF5x/TARGET_NRF52/spi_api.c | 16 ++++++++++++++-- 1 file changed, 14 insertions(+), 2 deletions(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/spi_api.c b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/spi_api.c index 8d03e77dd88..9c7db98a0be 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/spi_api.c +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/spi_api.c @@ -52,6 +52,9 @@ static const nrf_drv_spi_t nordic_nrf5_spi_instance[3] = { NRF_DRV_SPI_INSTANCE(2) }; +/* Keep track of which instance has been initialized. */ +static bool nordic_nrf5_spi_initialized[3] = { false, false, false }; + /* Forware declare interrupt handler. */ #if DEVICE_SPI_ASYNCH static void nordic_nrf5_spi_event_handler(nrf_drv_spi_evt_t const *p_event, void *p_context); @@ -93,8 +96,10 @@ static void spi_configure_driver_instance(spi_t *obj) /* Update applied, reset flag. */ spi_inst->update = false; - /* clean up and initialize peripheral. */ - nrf_drv_spi_uninit(&nordic_nrf5_spi_instance[instance]); + /* Clean up and uninitialize peripheral if already initialized. */ + if (nordic_nrf5_spi_initialized[instance]) { + nrf_drv_spi_uninit(&nordic_nrf5_spi_instance[instance]); + } #if DEVICE_SPI_ASYNCH /* Set callback handler in asynchronous mode. */ @@ -107,6 +112,10 @@ static void spi_configure_driver_instance(spi_t *obj) /* Set callback handler to NULL in synchronous mode. */ nrf_drv_spi_init(&nordic_nrf5_spi_instance[instance], &(spi_inst->config), NULL, NULL); #endif + + /* Mark instance as initialized. */ + nordic_nrf5_spi_initialized[instance] = true; + /* Claim ownership of peripheral. */ object_owner_spi2c_set(instance, obj); } @@ -201,6 +210,9 @@ void spi_free(spi_t *obj) /* Use driver uninit to free instance. */ nrf_drv_spi_uninit(&nordic_nrf5_spi_instance[instance]); + + /* Mark instance as uninitialized. */ + nordic_nrf5_spi_initialized[instance] = false; } /** Configure the SPI format From f055c2a7006913215c509e740814ad4859268e05 Mon Sep 17 00:00:00 2001 From: ccli8 Date: Thu, 21 Jun 2018 09:54:47 +0800 Subject: [PATCH 69/95] Add comment with RTX_NO_MULTITHREAD_CLIB movement --- rtos/TARGET_CORTEX/mbed_boot.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/rtos/TARGET_CORTEX/mbed_boot.c b/rtos/TARGET_CORTEX/mbed_boot.c index c0d750e9a18..a4e19376782 100644 --- a/rtos/TARGET_CORTEX/mbed_boot.c +++ b/rtos/TARGET_CORTEX/mbed_boot.c @@ -423,6 +423,11 @@ void __rt_entry (void) { mbed_start_main(); } +/* Move all code here from RTX code base (rtx_lib.c) and do some modifications: + * + * 1. _mutex_initialize/_mutex_free are re-implemented to meet Mbed. + * 2. All _mutex_* functions are declared with '__USED' to avoid excluded by linker. + */ #if defined(RTX_NO_MULTITHREAD_CLIB) #define LIBSPACE_SIZE 96 From 807140996392dcd61eeed2029eccc0054922059f Mon Sep 17 00:00:00 2001 From: ccli8 Date: Thu, 21 Jun 2018 09:57:21 +0800 Subject: [PATCH 70/95] Move RTX_NO_MULTITHREAD_CLIB from RTX_Config.h to mbed_rtx_conf.h This is to avoid change to RTX code base. --- rtos/TARGET_CORTEX/mbed_rtx_conf.h | 4 ++++ rtos/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h | 5 ----- 2 files changed, 4 insertions(+), 5 deletions(-) diff --git a/rtos/TARGET_CORTEX/mbed_rtx_conf.h b/rtos/TARGET_CORTEX/mbed_rtx_conf.h index 3f134feb4b9..c2acc50f384 100644 --- a/rtos/TARGET_CORTEX/mbed_rtx_conf.h +++ b/rtos/TARGET_CORTEX/mbed_rtx_conf.h @@ -70,4 +70,8 @@ #define OS_IDLE_THREAD_TZ_MOD_ID 1 #define OS_TIMER_THREAD_TZ_MOD_ID 1 +// Don't adopt default multi-thread support for ARM/ARMC6 toolchains from RTX code base. +// Provide Mbed-specific instead. +#define RTX_NO_MULTITHREAD_CLIB + #endif /* MBED_RTX_CONF_H */ diff --git a/rtos/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h b/rtos/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h index 2050b01ec2b..4ba2de85ca3 100644 --- a/rtos/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h +++ b/rtos/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h @@ -404,11 +404,6 @@ #define OS_THREAD_LIBSPACE_NUM OS_THREAD_NUM #endif - -// Don't adopt default multi-thread support for ARM/ARMC6 toolchains from RTX code base. -// Provide Mbed-specific instead. -#define RTX_NO_MULTITHREAD_CLIB - //------------- <<< end of configuration section >>> --------------------------- #endif // RTX_CONFIG_H_ From 3c32b3ada73b2cd82fdc9813aed1c26339e764ee Mon Sep 17 00:00:00 2001 From: Juha Ylinen Date: Thu, 21 Jun 2018 08:55:01 +0300 Subject: [PATCH 71/95] Update Greentea netsocket and wifi tests Increase timeout for netsocket TCP and UDP tests. Old timeout (240 seconds) was not enough for slower devices to complete the tests. Accept error codes NSAPI_ERROR_CONNECTION_TIMEOUT and NSAPI_ERROR_NO_CONNECTION when running test wifi_connect_secure_fail --- TESTS/netsocket/tcp/main.cpp | 2 +- TESTS/netsocket/udp/main.cpp | 2 +- TESTS/network/wifi/wifi_connect_secure_fail.cpp | 7 +++++-- 3 files changed, 7 insertions(+), 4 deletions(-) diff --git a/TESTS/netsocket/tcp/main.cpp b/TESTS/netsocket/tcp/main.cpp index 45157b87d9a..703bf8c1d94 100644 --- a/TESTS/netsocket/tcp/main.cpp +++ b/TESTS/netsocket/tcp/main.cpp @@ -96,7 +96,7 @@ void fill_tx_buffer_ascii(char *buff, size_t len) // Test setup utest::v1::status_t greentea_setup(const size_t number_of_cases) { - GREENTEA_SETUP(240, "default_auto"); + GREENTEA_SETUP(480, "default_auto"); _ifup(); return greentea_test_setup_handler(number_of_cases); } diff --git a/TESTS/netsocket/udp/main.cpp b/TESTS/netsocket/udp/main.cpp index b9f9735161f..9e171b8a04d 100644 --- a/TESTS/netsocket/udp/main.cpp +++ b/TESTS/netsocket/udp/main.cpp @@ -73,7 +73,7 @@ void fill_tx_buffer_ascii(char *buff, size_t len) // Test setup utest::v1::status_t greentea_setup(const size_t number_of_cases) { - GREENTEA_SETUP(240, "default_auto"); + GREENTEA_SETUP(480, "default_auto"); _ifup(); return greentea_test_setup_handler(number_of_cases); } diff --git a/TESTS/network/wifi/wifi_connect_secure_fail.cpp b/TESTS/network/wifi/wifi_connect_secure_fail.cpp index 2c4a90ba1d1..e171e2f678a 100644 --- a/TESTS/network/wifi/wifi_connect_secure_fail.cpp +++ b/TESTS/network/wifi/wifi_connect_secure_fail.cpp @@ -30,8 +30,11 @@ void wifi_connect_secure_fail(void) WiFiInterface *wifi = get_interface(); TEST_ASSERT_EQUAL_INT(NSAPI_ERROR_OK, wifi->set_credentials(MBED_CONF_APP_WIFI_SECURE_SSID, "aaaaaaaa", get_security())); - - TEST_ASSERT_EQUAL_INT(NSAPI_ERROR_AUTH_FAILURE, wifi->connect()); + nsapi_error_t error; + error = wifi->connect(); + TEST_ASSERT(error == NSAPI_ERROR_AUTH_FAILURE || + error == NSAPI_ERROR_CONNECTION_TIMEOUT || + error == NSAPI_ERROR_NO_CONNECTION); } #endif // defined(MBED_CONF_APP_WIFI_SECURE_SSID) From adce2d917294e18a3e9f146809a42f8fe45963d9 Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Thu, 21 Jun 2018 10:28:50 +0300 Subject: [PATCH 72/95] Remove deprecatd LwIP eth drivers --- .../lwip-interface/lwip-eth/README | 3 - .../arch/TARGET_CM3DS_MPS2/lwipopts_conf.h | 43 -- .../arch/TARGET_CM3DS_MPS2/mps2_emac.c | 397 ------------------ .../arch/TARGET_RZ_A1XX/lwipopts_conf.h | 33 -- .../lwip-eth/arch/TARGET_RZ_A1XX/rza1_emac.c | 272 ------------ .../arch/TARGET_Realtek/lwipopts_conf.h | 34 -- 6 files changed, 782 deletions(-) delete mode 100644 features/FEATURE_LWIP/lwip-interface/lwip-eth/README delete mode 100644 features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_CM3DS_MPS2/lwipopts_conf.h delete mode 100644 features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_CM3DS_MPS2/mps2_emac.c delete mode 100644 features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_RZ_A1XX/lwipopts_conf.h delete mode 100644 features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_RZ_A1XX/rza1_emac.c delete mode 100644 features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_Realtek/lwipopts_conf.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-eth/README b/features/FEATURE_LWIP/lwip-interface/lwip-eth/README deleted file mode 100644 index 4f25a4ece0f..00000000000 --- a/features/FEATURE_LWIP/lwip-interface/lwip-eth/README +++ /dev/null @@ -1,3 +0,0 @@ -This directory contains lwIP drivers that are no longer built. Any drivers -remaining here must be convered to use the EMAC interface, and moved to -features/netsocket/emac-drivers. diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_CM3DS_MPS2/lwipopts_conf.h b/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_CM3DS_MPS2/lwipopts_conf.h deleted file mode 100644 index e1a95f2171b..00000000000 --- a/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_CM3DS_MPS2/lwipopts_conf.h +++ /dev/null @@ -1,43 +0,0 @@ -/* Copyright (c) 2017-2018 ARM Limited - * - * Licensed under the Apache License, Version 2.0 (the "License"); - * you may not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * http://www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an "AS IS" BASIS, - * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#ifndef LWIPOPTS_CONF_H -#define LWIPOPTS_CONF_H - -#define LWIP_TRANSPORT_ETHERNET 1 - -/* The IEEE 802.3ac standard says the maximum Ethernet frame */ -/* size is 1522 bytes to accommodate the four-byte VLAN tag. */ -#define ETH_MAX_FLEN 1522u /* recommended size for a VLAN frame */ - -/* - * Maximum Transfer Unit - * The IEEE 802.3 specification limits the data portion of the 802.3 frame - * to a minimum of 46 and a maximum of 1522 bytes, this is on L2 level. - */ -#define ETH_L2_HEADER_LEN 22u - -#define ETH_MAX_PAYLOAD_LEN (ETH_MAX_FLEN - ETH_L2_HEADER_LEN) - -/* - * Set this value to 2 to ensure that payload address of packet buffers is - * aligned on a 32 bits boundary. - * The padding is removed before passing the packet to the ethernet driver, - * hence defining this value to 2 will not prevent alignment issues inside the - * ethernet driver. - */ -#define ETH_PAD_SIZE 0 - -#endif /* LWIPOPTS_CONF_H */ diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_CM3DS_MPS2/mps2_emac.c b/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_CM3DS_MPS2/mps2_emac.c deleted file mode 100644 index 20da1749616..00000000000 --- a/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_CM3DS_MPS2/mps2_emac.c +++ /dev/null @@ -1,397 +0,0 @@ -/* mbed Microcontroller Library - * Copyright (c) 2017-2018 ARM Limited - * - * Licensed under the Apache License, Version 2.0 (the "License"); - * you may not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * http://www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an "AS IS" BASIS, - * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ -#include -#include -#include -#include - -#include "ethernet_api.h" -#include "eth_arch.h" - -#include "lwip/def.h" -#include "lwip/ethip6.h" -#include "lwip/igmp.h" -#include "lwip/mem.h" -#include "lwip/mld6.h" -#include "lwip/opt.h" -#include "lwip/pbuf.h" -#include "lwip/snmp.h" -#include "lwip/stats.h" -#include "lwip/sys.h" -#include "lwip/tcpip.h" - -#include "mbed_interface.h" -#include "mbed_wait_api.h" -#include "netif/etharp.h" -#include "netif/ppp/pppoe.h" -#include "smsc9220_eth.h" -#include "sys_arch.h" - -/** - * @file mps2_emac.c - * - * @brief Connects the lwIP stack to the SMSC9220 Ethernet controller driver, - * by implementing the low-level Ethernet interface layer of lwIP, - * according to the skeleton file: - * \mbed-os\features\FEATURE_LWIP\lwip-interface\lwip\src\netif\lwip_ethernetif.c - * - */ - -#define HOSTNAME_STRING "lwip_mps2" - -static sys_sem_t rx_ready_sem; - -struct ethernetif { - const struct eth_addr *ethaddr; - int is_enabled; - sys_mutex_t tx_mutex; -}; - -/** - * Should allocate a pbuf and transfer the bytes of the incoming - * packet from the interface into the pbuf. - * - * @param netif the lwip network interface structure for this ethernetif - * @return a pbuf filled with the received packet (including MAC header) - * NULL on memory error - */ -static struct pbuf *low_level_input(struct netif *netif) -{ - struct pbuf *p, *q; - uint16_t len; - int unread_bytes = 0; - - len = ETH_MAX_FLEN; - -#if ETH_PAD_SIZE - len += ETH_PAD_SIZE; /* allow room for Ethernet padding */ -#endif - - /* We allocate a pbuf chain of pbufs from the pool. */ - p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL); - - if (p != NULL) { -#if ETH_PAD_SIZE - pbuf_header(p, -ETH_PAD_SIZE); /* drop the padding word */ -#endif - - /* It iterates over the pbuf chain until it has read the entire - * packet into the pbuf. */ - for (q = p; q != NULL; q = q->next) { - /* Read enough bytes to fill this pbuf in the chain. The - * available data in the pbuf is given by the q->len - * variable. - * This does not necessarily have to be a memcpy, you can also preallocate - * pbufs for a DMA-enabled MAC and after receiving truncate it to the - * actually received size. In this case, ensure the tot_len member of the - * pbuf is the sum of the chained pbuf len members. - */ - unread_bytes = ethernet_read(q->payload, q->len); - if (unread_bytes == 0) { - break; - } - } - /* package has been read */ - - MIB2_STATS_NETIF_ADD(netif, ifinoctets, p->tot_len); - if (((u8_t*)p->payload)[0] & 1) { - /* broadcast or multicast packet */ - MIB2_STATS_NETIF_INC(netif, ifinnucastpkts); - } else { - /* unicast packet */ - MIB2_STATS_NETIF_INC(netif, ifinucastpkts); - } -#if ETH_PAD_SIZE - pbuf_header(p, ETH_PAD_SIZE); /* reclaim the padding word */ -#endif - - LINK_STATS_INC(link.recv); - } else { - /* drop packet */ - LINK_STATS_INC(link.memerr); - LINK_STATS_INC(link.drop); - MIB2_STATS_NETIF_INC(netif, ifindiscards); - } - - return p; -} - -/** - * This function should be called when a packet is ready to be read - * from the interface. It uses the function low_level_input() that - * should handle the actual reception of bytes from the network - * interface. Then the type of the received packet is determined and - * the appropriate input function is called. - * - * @param netif the lwip network interface structure for this ethernetif - */ -static void ethernetif_input(struct netif *netif) -{ - struct pbuf *p; - - /* move received packet into a new pbuf */ - p = low_level_input(netif); - /* if no packet could be read, silently ignore this */ - if (p != NULL) { - /* pass all packets to ethernet_input, which decides what packets it supports */ - if (netif->input(p, netif) != ERR_OK) { - LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n")); - pbuf_free(p); - } - } else { - LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: buffer null pointer error\n")); - } -} - -/** - * This task is called when a packet is received. It will - * pass the packet to the LWIP core. - * - * @param pvParameters pointer to the interface data - */ -static void packet_rx(void* pvParameters) -{ - struct netif *netif = pvParameters; - - while (1) { - sys_arch_sem_wait(&rx_ready_sem, 0); - ethernetif_input(netif); - smsc9220_enable_interrupt(enum_smsc9220_interrupt_rxstatus_fifo_level); - } -} - -/** - * This function should do the actual transmission of the packet. The packet is - * contained in the pbuf that is passed to the function. This pbuf - * might be chained. - * - * @param netif the lwip network interface structure for this ethernetif - * @param p the MAC packet to send (e.g. IP packet including MAC addresses and type) - * @return ERR_OK if the packet could be sent - * an err_t value if the packet couldn't be sent - * - * @note Returning ERR_MEM here if a DMA queue of your MAC is full can lead to - * strange results. You might consider waiting for space in the DMA queue - * to become available since the stack doesn't retry to send a packet - * dropped because of memory failure (except for the TCP timers). - */ - -static err_t low_level_output(struct netif *netif, struct pbuf *p) -{ - struct pbuf *q; - err_t error = ERR_OK; - unsigned int is_new_packet = 1; - const unsigned int packet_length = p->tot_len; - -#if ETH_PAD_SIZE - pbuf_header(p, -ETH_PAD_SIZE); /* drop the padding word */ -#endif - - /* fragmented packet sending should not be used concurrently */ - sys_mutex_lock(&(((struct ethernetif*)(netif->state))->tx_mutex)); - - for (q = p; (q != NULL) && (error == ERR_OK); q = q->next) { - /* Send the data from the pbuf to the interface, one pbuf at a - * time. - * The SMSC9220 driver should be used directly for sending by - * buffer chain, because the SMSC9220 Ethernet API cannot support - * ethernet_send and ethernet_write functions without additional - * SW FIFO, what would increase the memory footprint. - */ - error = smsc9220_send_by_chunks(packet_length, is_new_packet, - q->payload, q->len); - if (error != ERR_OK) { - LWIP_ASSERT("smsc9220_send_by_chunks error", 0); - return error; - } - is_new_packet = 0; - } - sys_mutex_unlock(&(((struct ethernetif*)(netif->state))->tx_mutex)); - - /* packet should be sent now */ - - MIB2_STATS_NETIF_ADD(netif, ifoutoctets, p->tot_len); - if (((u8_t*)p->payload)[0] & 1) { - /* broadcast or multicast packet */ - MIB2_STATS_NETIF_INC(netif, ifoutnucastpkts); - } else { - /* unicast packet */ - MIB2_STATS_NETIF_INC(netif, ifoutucastpkts); - } - /* increase ifoutdiscards or ifouterrors on error */ - -#if ETH_PAD_SIZE - pbuf_header(p, ETH_PAD_SIZE); /* reclaim the padding word */ -#endif - - LINK_STATS_INC(link.xmit); - - return error; -} - -/** - * In this function, the hardware should be initialized. - * Called from ethernetif_init(). - * - * @param netif the already initialized lwip network interface structure - * for this ethernetif - */ -static err_t low_level_init(struct netif *netif) -{ - err_t error = ERR_OK; - int low_level_error = 0; - - /* set MAC hardware address length */ - netif->hwaddr_len = ETHARP_HWADDR_LEN; - - /* set MAC hardware address */ -#if (MBED_MAC_ADDRESS_SUM != MBED_MAC_ADDR_INTERFACE) - netif->hwaddr[0] = MBED_MAC_ADDR_0; - netif->hwaddr[1] = MBED_MAC_ADDR_1; - netif->hwaddr[2] = MBED_MAC_ADDR_2; - netif->hwaddr[3] = MBED_MAC_ADDR_3; - netif->hwaddr[4] = MBED_MAC_ADDR_4; - netif->hwaddr[5] = MBED_MAC_ADDR_5; -#else - ethernet_address((char *)netif->hwaddr); -#endif - - /* device capabilities */ - /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */ - netif->flags = NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP | NETIF_FLAG_LINK_UP; - -#if LWIP_IPV6 && LWIP_IPV6_MLD - /* - * For hardware/netifs that implement MAC filtering. - * All-nodes link-local is handled by default, so it must let the hardware know - * to allow multicast packets in. - * Should set mld_mac_filter previously. */ - if (netif->mld_mac_filter != NULL) { - ip6_addr_t ip6_allnodes_ll; - ip6_addr_set_allnodes_linklocal(&ip6_allnodes_ll); - netif->mld_mac_filter(netif, &ip6_allnodes_ll, MLD6_ADD_MAC_FILTER); - } -#endif /* LWIP_IPV6 && LWIP_IPV6_MLD */ - - low_level_error = ethernet_init(); - if (low_level_error != 0) { - return ERR_IF; - } - - error = sys_mutex_new(&(((struct ethernetif*)(netif->state))->tx_mutex)); - - /* Maximum Transfer Unit */ - netif->mtu = ETH_MAX_PAYLOAD_LEN; - - return error; -} - -/** - * Should be called at the beginning of the program to set up the - * network interface. It calls the function low_level_init() to do the - * actual setup of the hardware. - * - * This function should be passed as a parameter to netif_add(). - * - * @param netif the lwip network interface structure for this ethernetif - * @return ERR_OK if the loopif is initialized - * ERR_MEM if private data couldn't be allocated - * any other err_t on error - */ -err_t eth_arch_enetif_init(struct netif *netif) -{ - err_t error = ERR_OK; - struct ethernetif *ethernetif; - - LWIP_ASSERT("netif != NULL", (netif != NULL)); - ethernetif = mem_malloc(sizeof(struct ethernetif)); - - if (ethernetif == NULL) { - LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_init: out of memory\n")); - return ERR_MEM; - } - - ethernetif->is_enabled = 0; - -#if LWIP_NETIF_HOSTNAME - /* Initialize interface hostname */ - netif->hostname = HOSTNAME_STRING; -#endif /* LWIP_NETIF_HOSTNAME */ - - /* - * Initialize the snmp variables and counters inside the struct netif. - * The last argument should be replaced with your link speed, in units - * of bits per second. - */ - MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, - LINK_SPEED_OF_YOUR_NETIF_IN_BPS); - - netif->state = ethernetif; - /* Two-character name, "en" for Ethernet. - * This can be used to get a netif by name, via netif_find */ - netif->name[0] = 'e'; - netif->name[1] = 'n'; - /* We directly use etharp_output() here to save a function call. - * You can instead declare your own function an call etharp_output() - * from it if you have to do some checks before sending (e.g. if link - * is available...) */ - netif->output = etharp_output; -#if LWIP_IPV6 - netif->output_ip6 = ethip6_output; -#endif /* LWIP_IPV6 */ - netif->linkoutput = low_level_output; - - ethernetif->ethaddr = (struct eth_addr *)&(netif->hwaddr[0]); - - /* initialize the hardware */ - error = low_level_init(netif); - - if (error == ERR_OK) { - sys_thread_new("receive_thread", packet_rx, netif, - DEFAULT_THREAD_STACKSIZE, osPriorityNormal); - sys_sem_new(&rx_ready_sem, 0); - ethernetif->is_enabled = 1; - } - - return error; -} - -void eth_arch_enable_interrupts(void) -{ - smsc9220_enable_interrupt(enum_smsc9220_interrupt_rxstatus_fifo_level); - NVIC_EnableIRQ(ETHERNET_IRQn); -} - -void eth_arch_disable_interrupts(void) -{ - NVIC_DisableIRQ(ETHERNET_IRQn); -} - -void ETHERNET_IRQHandler(void) -{ - if (smsc9220_get_interrupt(enum_smsc9220_interrupt_rxstatus_fifo_level)) { - sys_sem_signal(&rx_ready_sem); - smsc9220_clear_interrupt(enum_smsc9220_interrupt_rxstatus_fifo_level); - smsc9220_disable_interrupt(enum_smsc9220_interrupt_rxstatus_fifo_level); - } -} - -/** - * @} - */ - -/* --------------------------------- End Of File ------------------------------ */ - diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_RZ_A1XX/lwipopts_conf.h b/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_RZ_A1XX/lwipopts_conf.h deleted file mode 100644 index 0e272a25fc4..00000000000 --- a/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_RZ_A1XX/lwipopts_conf.h +++ /dev/null @@ -1,33 +0,0 @@ -/* Copyright (C) 2012 mbed.org, MIT License - * - * Permission is hereby granted, free of charge, to any person obtaining a copy of this software - * and associated documentation files (the "Software"), to deal in the Software without restriction, - * including without limitation the rights to use, copy, modify, merge, publish, distribute, - * sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is - * furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice shall be included in all copies or - * substantial portions of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING - * BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND - * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, - * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. - */ - -#ifndef LWIPOPTS_CONF_H -#define LWIPOPTS_CONF_H - -#define LWIP_TRANSPORT_ETHERNET 1 - -#define MEM_SIZE (1600 * 16) - -#define MEMP_NUM_TCP_SEG 32 -#define TCP_MSS 1460 -#define PBUF_POOL_SIZE 16 -#define TCP_SND_BUF (8 * TCP_MSS) -#define TCP_WND (TCP_MSS * 8) -#define PBUF_POOL_BUFSIZE 1600 - -#endif diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_RZ_A1XX/rza1_emac.c b/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_RZ_A1XX/rza1_emac.c deleted file mode 100644 index 1d033e12da9..00000000000 --- a/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_RZ_A1XX/rza1_emac.c +++ /dev/null @@ -1,272 +0,0 @@ -#include "lwip/opt.h" -#include "lwip/tcpip.h" -#include "netif/etharp.h" -#include "lwip/ethip6.h" -#include "mbed_interface.h" -#include "ethernet_api.h" -#include "ethernetext_api.h" -#include "platform/mbed_toolchain.h" - -#define RECV_TASK_PRI (osPriorityNormal) -#define PHY_TASK_PRI (osPriorityNormal) -#define PHY_TASK_WAIT (200) - -WEAK int ethernetext_init(ethernet_cfg_t *p_ethcfg) -{ - return -1; -} - -WEAK void ethernetext_start_stop(int32_t mode) -{ -} - -WEAK int ethernetext_chk_link_mode(void) -{ - return NEGO_FAIL; -} - -WEAK void ethernetext_set_link_mode(int32_t link) -{ -} - -WEAK int ethernet_init(void) -{ - return -1; -} - -WEAK void ethernet_free(void) -{ -} - -WEAK int ethernet_write(const char *data, int size) -{ - return 0; -} - -WEAK int ethernet_send(void) -{ - return 0; -} - -WEAK int ethernet_receive(void) -{ - return 0; -} - -WEAK int ethernet_read(char *data, int size) -{ - return 0; -} - -WEAK void ethernet_address(char *mac) -{ -} - -WEAK int ethernet_link(void) -{ - return 0; -} - -WEAK void ethernet_set_link(int speed, int duplex) -{ -} - - -/* memory */ -static sys_sem_t recv_ready_sem; /* receive ready semaphore */ - -/* function */ -static void rza1_recv_task(void *arg); -static void rza1_phy_task(void *arg); -#if LWIP_IPV4 -static err_t rza1_etharp_output_ipv4(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr); -#endif -#if LWIP_IPV6 -static err_t rza1_etharp_output_ipv6(struct netif *netif, struct pbuf *q, const ip6_addr_t *ipaddr); -#endif -static err_t rza1_low_level_output(struct netif *netif, struct pbuf *p); -static void rza1_recv_callback(void); - -static void rza1_recv_task(void *arg) { - struct netif *netif = (struct netif*)arg; - u16_t recv_size; - struct pbuf *p; - int cnt; - - while (1) { - sys_arch_sem_wait(&recv_ready_sem, 0); - for (cnt = 0; cnt < 16; cnt++) { - recv_size = ethernet_receive(); - if (recv_size != 0) { - p = pbuf_alloc(PBUF_RAW, recv_size, PBUF_RAM); - if (p != NULL) { - (void)ethernet_read((char *)p->payload, p->len); - /* full packet send to tcpip_thread to process */ - if (netif->input(p, netif) != ERR_OK) { - /* Free buffer */ - pbuf_free(p); - } - } - } else { - break; - } - } - } -} - -static void rza1_phy_task(void *arg) { - struct netif *netif = (struct netif*)arg; - s32_t connect_sts = 0; /* 0: disconnect, 1:connect */ - s32_t link_sts; - s32_t link_mode_new = NEGO_FAIL; - s32_t link_mode_old = NEGO_FAIL; - - while (1) { - link_sts = ethernet_link(); - if (link_sts == 1) { - link_mode_new = ethernetext_chk_link_mode(); - if (link_mode_new != link_mode_old) { - if (connect_sts == 1) { - tcpip_callback_with_block((tcpip_callback_fn)netif_set_link_down, (void*) netif, 1); - } - if (link_mode_new != NEGO_FAIL) { - ethernetext_set_link_mode(link_mode_new); - tcpip_callback_with_block((tcpip_callback_fn)netif_set_link_up, (void*) netif, 1); - connect_sts = 1; - } - } - } else { - if (connect_sts != 0) { - tcpip_callback_with_block((tcpip_callback_fn)netif_set_link_down, (void*) netif, 1); - link_mode_new = NEGO_FAIL; - connect_sts = 0; - } - } - link_mode_old = link_mode_new; - osDelay(PHY_TASK_WAIT); - } -} - -#if LWIP_IPV4 -static err_t rza1_etharp_output_ipv4(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr) { - /* Only send packet is link is up */ - if (netif->flags & NETIF_FLAG_LINK_UP) { - return etharp_output(netif, q, ipaddr); - } - - return ERR_CONN; -} -#endif - -#if LWIP_IPV6 -static err_t rza1_etharp_output_ipv6(struct netif *netif, struct pbuf *q, const ip6_addr_t *ipaddr) { - /* Only send packet is link is up */ - if (netif->flags & NETIF_FLAG_LINK_UP) { - return ethip6_output(netif, q, ipaddr); - } - - return ERR_CONN; -} -#endif - -static err_t rza1_low_level_output(struct netif *netif, struct pbuf *p) { - struct pbuf *q; - s32_t cnt; - err_t err = ERR_MEM; - s32_t write_size = 0; - - if ((p->payload != NULL) && (p->len != 0)) { - /* If the first data can't be written, transmit descriptor is full. */ - for (cnt = 0; cnt < 100; cnt++) { - write_size = ethernet_write((char *)p->payload, p->len); - if (write_size != 0) { - break; - } - osDelay(1); - } - if (write_size != 0) { - for (q = p->next; q != NULL; q = q->next) { - (void)ethernet_write((char *)q->payload, q->len); - } - if (ethernet_send() == 1) { - err = ERR_OK; - } - } - } - - return err; -} - -static void rza1_recv_callback(void) { - sys_sem_signal(&recv_ready_sem); -} - -err_t eth_arch_enetif_init(struct netif *netif) -{ - ethernet_cfg_t ethcfg; - - /* set MAC hardware address */ -#if (MBED_MAC_ADDRESS_SUM != MBED_MAC_ADDR_INTERFACE) - netif->hwaddr[0] = MBED_MAC_ADDR_0; - netif->hwaddr[1] = MBED_MAC_ADDR_1; - netif->hwaddr[2] = MBED_MAC_ADDR_2; - netif->hwaddr[3] = MBED_MAC_ADDR_3; - netif->hwaddr[4] = MBED_MAC_ADDR_4; - netif->hwaddr[5] = MBED_MAC_ADDR_5; -#else - mbed_mac_address((char *)netif->hwaddr); -#endif - netif->hwaddr_len = ETH_HWADDR_LEN; - - /* maximum transfer unit */ - netif->mtu = 1500; - - /* device capabilities */ - netif->flags = NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET; -#ifdef LWIP_IGMP - netif->flags |= NETIF_FLAG_IGMP; -#endif -#if LWIP_IPV6_MLD - netif->flags |= NETIF_FLAG_MLD6; -#endif - -#if LWIP_NETIF_HOSTNAME - /* Initialize interface hostname */ - netif->hostname = "lwiprza1"; -#endif /* LWIP_NETIF_HOSTNAME */ - - netif->name[0] = 'e'; - netif->name[1] = 'n'; - -#if LWIP_IPV4 - netif->output = rza1_etharp_output_ipv4; -#endif -#if LWIP_IPV6 - netif->output_ip6 = rza1_etharp_output_ipv6; -#endif - - netif->linkoutput = rza1_low_level_output; - - /* Initialize the hardware */ - ethcfg.int_priority = 6; - ethcfg.recv_cb = &rza1_recv_callback; - ethcfg.ether_mac = (char *)netif->hwaddr; - ethernetext_init(ðcfg); - - /* semaphore */ - sys_sem_new(&recv_ready_sem, 0); - - /* task */ - sys_thread_new("rza1_recv_task", rza1_recv_task, netif, DEFAULT_THREAD_STACKSIZE, RECV_TASK_PRI); - sys_thread_new("rza1_phy_task", rza1_phy_task, netif, DEFAULT_THREAD_STACKSIZE, PHY_TASK_PRI); - - return ERR_OK; -} - -void eth_arch_enable_interrupts(void) { - ethernetext_start_stop(1); -} - -void eth_arch_disable_interrupts(void) { - ethernetext_start_stop(0); -} diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_Realtek/lwipopts_conf.h b/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_Realtek/lwipopts_conf.h deleted file mode 100644 index ace7fff9ce1..00000000000 --- a/features/FEATURE_LWIP/lwip-interface/lwip-eth/arch/TARGET_Realtek/lwipopts_conf.h +++ /dev/null @@ -1,34 +0,0 @@ -/* Copyright (C) 2012 mbed.org, MIT License - * - * Permission is hereby granted, free of charge, to any person obtaining a copy of this software - * and associated documentation files (the "Software"), to deal in the Software without restriction, - * including without limitation the rights to use, copy, modify, merge, publish, distribute, - * sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is - * furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice shall be included in all copies or - * substantial portions of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING - * BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND - * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, - * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. - */ - -#ifndef LWIPOPTS_CONF_H -#define LWIPOPTS_CONF_H - -#define LWIP_TRANSPORT_ETHERNET 1 -#define ETHMEM_SECTION - -/* ---------- Pbuf options ---------- */ -#define MEM_SIZE (10*1600) -#define TCP_SND_QUEUELEN 60 -#define MEMP_NUM_TCP_SEG TCP_SND_QUEUELEN -#define TCP_MSS 1460 -#define TCP_SND_BUF (10 * TCP_MSS) -#define TCP_WND (6 * TCP_MSS) -#define PBUF_POOL_SIZE 10 - -#endif From 9416a32636505352f63c7623b3011df277f4f549 Mon Sep 17 00:00:00 2001 From: ccli8 Date: Thu, 21 Jun 2018 15:55:14 +0800 Subject: [PATCH 73/95] Enlarge wait time for flushing serial buffer in Greentea test code Original wait time is not enough for UART to flush out before deepsleep on some targets. --- TESTS/mbed_hal/sleep/main.cpp | 20 ++++++++++++++++++-- 1 file changed, 18 insertions(+), 2 deletions(-) diff --git a/TESTS/mbed_hal/sleep/main.cpp b/TESTS/mbed_hal/sleep/main.cpp index b1d847f9201..23e5839f26c 100644 --- a/TESTS/mbed_hal/sleep/main.cpp +++ b/TESTS/mbed_hal/sleep/main.cpp @@ -28,6 +28,22 @@ #define US_PER_S 1000000 +/* Flush serial buffer before deep sleep + * + * Since deepsleep() may shut down the UART peripheral, we wait for some time + * to allow for hardware serial buffers to completely flush. + * + * Take NUMAKER_PFM_NUC472 as an example: + * Its UART peripheral has 16-byte Tx FIFO. With baud rate set to 9600, flush + * Tx FIFO would take: 16 * 8 * 1000 / 9600 = 13.3 (ms). So set wait time to + * 20ms here for safe. + * + * This should be replaced with a better function that checks if the + * hardware buffers are empty. However, such an API does not exist now, + * so we'll use the wait_ms() function for now. + */ +#define SERIAL_FLUSH_TIME_MS 20 + using namespace utest::v1; /* The following ticker frequencies are possible: @@ -167,7 +183,7 @@ void deepsleep_lpticker_test() /* Give some time Green Tea to finish UART transmission before entering * deep-sleep mode. */ - wait_ms(10); + wait_ms(SERIAL_FLUSH_TIME_MS); TEST_ASSERT_TRUE_MESSAGE(sleep_manager_can_deep_sleep(), "deep sleep should not be locked"); @@ -202,7 +218,7 @@ void deepsleep_high_speed_clocks_turned_off_test() /* Give some time Green Tea to finish UART transmission before entering * deep-sleep mode. */ - wait_ms(10); + wait_ms(SERIAL_FLUSH_TIME_MS); TEST_ASSERT_TRUE_MESSAGE(sleep_manager_can_deep_sleep(), "deep sleep should not be locked"); From e4d1a9a85aeb4e5a129abee575721f268a52da42 Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Thu, 21 Jun 2018 10:37:40 +0300 Subject: [PATCH 74/95] Remove FEATURE_LWIP. The LwIP stack is enabled on all builds now Leave the FEATURE_LWIP enabled in build scripts so that it does not break any builds. Removed 'feature_add: ["LWIP"]' on all targets. --- doxyfile_options | 2 +- doxygen_options.json | 8 +++--- .../lwip-interface => lwipstack}/.mbedignore | 0 .../CONTRIBUTING.md | 6 ++--- .../LWIPInterface.cpp | 0 .../LWIPInterfaceEMAC.cpp | 0 .../LWIPMemoryManager.cpp | 0 .../LWIPMemoryManager.h | 0 .../LWIPStack.cpp | 0 .../lwip-interface => lwipstack}/LWIPStack.h | 0 .../lwip-sys/arch/cc.h | 0 .../lwip-sys/arch/lwip_checksum.c | 0 .../lwip-sys/arch/lwip_memcpy.c | 0 .../lwip-sys/arch/lwip_sys_arch.c | 0 .../lwip-sys/arch/perf.h | 0 .../lwip-sys/arch/sys_arch.h | 0 .../lwip-sys/lwip_random.c | 0 .../lwip-sys/lwip_random.h | 0 .../lwip-sys/lwip_tcp_isn.c | 0 .../lwip-sys/lwip_tcp_isn.h | 0 .../lwip/.gitattributes | 0 .../lwip/.gitignore | 0 .../lwip/CHANGELOG | 0 .../lwip-interface => lwipstack}/lwip/COPYING | 0 .../lwip-interface => lwipstack}/lwip/FILES | 0 .../lwip-interface => lwipstack}/lwip/README | 0 .../lwip/UPGRADING | 0 .../lwip/doc/FILES | 0 .../lwip/doc/NO_SYS_SampleCode.c | 0 .../lwip/doc/contrib.txt | 0 .../lwip/doc/doxygen/generate.bat | 0 .../lwip/doc/doxygen/generate.sh | 0 .../lwip/doc/doxygen/lwip.Doxyfile | 0 .../lwip/doc/doxygen/main_page.h | 0 .../lwip/doc/doxygen/output/index.html | 0 .../lwip/doc/mdns.txt | 0 .../lwip/doc/mqtt_client.txt | 0 .../lwip/doc/ppp.txt | 0 .../lwip/doc/rawapi.txt | 0 .../lwip/doc/savannah.txt | 0 .../lwip/doc/sys_arch.txt | 0 .../lwip/src/FILES | 0 .../lwip/src/Filelists.mk | 0 .../lwip/src/api/lwip_api_lib.c | 0 .../lwip/src/api/lwip_api_msg.c | 0 .../lwip/src/api/lwip_err.c | 0 .../lwip/src/api/lwip_netbuf.c | 0 .../lwip/src/api/lwip_netdb.c | 0 .../lwip/src/api/lwip_netifapi.c | 0 .../lwip/src/api/lwip_sockets.c | 0 .../lwip/src/api/lwip_tcpip.c | 0 .../lwip/src/apps/httpd/fs/404.html | 0 .../lwip/src/apps/httpd/fs/img/sics.gif | Bin .../lwip/src/apps/httpd/fs/index.html | 0 .../lwip/src/apps/httpd/fsdata.h | 0 .../lwip/src/apps/httpd/httpd_structs.h | 0 .../lwip/src/apps/httpd/lwip_fs.c | 0 .../lwip/src/apps/httpd/lwip_fsdata.c | 0 .../lwip/src/apps/httpd/lwip_httpd.c | 0 .../apps/httpd/makefsdata/lwip_makefsdata.c | 0 .../lwip/src/apps/httpd/makefsdata/makefsdata | 0 .../lwip/src/apps/httpd/makefsdata/readme.txt | 0 .../lwip/src/apps/lwiperf/lwip_lwiperf.c | 0 .../lwip/src/apps/mdns/lwip_mdns.c | 0 .../lwip/src/apps/mqtt/lwip_mqtt.c | 0 .../lwip/src/apps/netbiosns/lwip_netbiosns.c | 0 .../lwip/src/apps/snmp/lwip_snmp_asn1.c | 0 .../lwip/src/apps/snmp/lwip_snmp_core.c | 0 .../lwip/src/apps/snmp/lwip_snmp_mib2.c | 0 .../lwip/src/apps/snmp/lwip_snmp_mib2_icmp.c | 0 .../src/apps/snmp/lwip_snmp_mib2_interfaces.c | 0 .../lwip/src/apps/snmp/lwip_snmp_mib2_ip.c | 0 .../lwip/src/apps/snmp/lwip_snmp_mib2_snmp.c | 0 .../src/apps/snmp/lwip_snmp_mib2_system.c | 0 .../lwip/src/apps/snmp/lwip_snmp_mib2_tcp.c | 0 .../lwip/src/apps/snmp/lwip_snmp_mib2_udp.c | 0 .../lwip/src/apps/snmp/lwip_snmp_msg.c | 0 .../lwip/src/apps/snmp/lwip_snmp_netconn.c | 0 .../src/apps/snmp/lwip_snmp_pbuf_stream.c | 0 .../lwip/src/apps/snmp/lwip_snmp_raw.c | 0 .../lwip/src/apps/snmp/lwip_snmp_scalar.c | 0 .../lwip/src/apps/snmp/lwip_snmp_table.c | 0 .../lwip/src/apps/snmp/lwip_snmp_threadsync.c | 0 .../lwip/src/apps/snmp/lwip_snmp_traps.c | 0 .../lwip/src/apps/snmp/lwip_snmpv3.c | 0 .../lwip/src/apps/snmp/lwip_snmpv3_dummy.c | 0 .../lwip/src/apps/snmp/lwip_snmpv3_mbedtls.c | 0 .../lwip/src/apps/snmp/snmp_asn1.h | 0 .../lwip/src/apps/snmp/snmp_core_priv.h | 0 .../lwip/src/apps/snmp/snmp_msg.h | 0 .../lwip/src/apps/snmp/snmp_pbuf_stream.h | 0 .../lwip/src/apps/snmp/snmpv3_priv.h | 0 .../lwip/src/apps/sntp/lwip_sntp.c | 0 .../lwip/src/apps/tftp/lwip_tftp_server.c | 0 .../lwip/src/core/ipv4/lwip_autoip.c | 0 .../lwip/src/core/ipv4/lwip_dhcp.c | 0 .../lwip/src/core/ipv4/lwip_etharp.c | 0 .../lwip/src/core/ipv4/lwip_icmp.c | 0 .../lwip/src/core/ipv4/lwip_igmp.c | 0 .../lwip/src/core/ipv4/lwip_ip4.c | 0 .../lwip/src/core/ipv4/lwip_ip4_addr.c | 0 .../lwip/src/core/ipv4/lwip_ip4_frag.c | 0 .../lwip/src/core/ipv6/lwip_dhcp6.c | 0 .../lwip/src/core/ipv6/lwip_ethip6.c | 0 .../lwip/src/core/ipv6/lwip_icmp6.c | 0 .../lwip/src/core/ipv6/lwip_inet6.c | 0 .../lwip/src/core/ipv6/lwip_ip6.c | 0 .../lwip/src/core/ipv6/lwip_ip6_addr.c | 0 .../lwip/src/core/ipv6/lwip_ip6_frag.c | 0 .../lwip/src/core/ipv6/lwip_mld6.c | 0 .../lwip/src/core/ipv6/lwip_nd6.c | 0 .../lwip/src/core/lwip_def.c | 0 .../lwip/src/core/lwip_dns.c | 0 .../lwip/src/core/lwip_inet_chksum.c | 0 .../lwip/src/core/lwip_init.c | 0 .../lwip/src/core/lwip_ip.c | 0 .../lwip/src/core/lwip_mem.c | 0 .../lwip/src/core/lwip_memp.c | 0 .../lwip/src/core/lwip_netif.c | 0 .../lwip/src/core/lwip_pbuf.c | 0 .../lwip/src/core/lwip_raw.c | 0 .../lwip/src/core/lwip_stats.c | 0 .../lwip/src/core/lwip_sys.c | 0 .../lwip/src/core/lwip_tcp.c | 0 .../lwip/src/core/lwip_tcp_in.c | 0 .../lwip/src/core/lwip_tcp_out.c | 0 .../lwip/src/core/lwip_timeouts.c | 0 .../lwip/src/core/lwip_udp.c | 0 .../lwip/src/include/lwip/api.h | 0 .../lwip/src/include/lwip/apps/FILES | 0 .../lwip/src/include/lwip/apps/fs.h | 0 .../lwip/src/include/lwip/apps/httpd.h | 0 .../lwip/src/include/lwip/apps/httpd_opts.h | 0 .../lwip/src/include/lwip/apps/lwiperf.h | 0 .../lwip/src/include/lwip/apps/mdns.h | 0 .../lwip/src/include/lwip/apps/mdns_opts.h | 0 .../lwip/src/include/lwip/apps/mdns_priv.h | 0 .../lwip/src/include/lwip/apps/mqtt.h | 0 .../lwip/src/include/lwip/apps/mqtt_opts.h | 0 .../lwip/src/include/lwip/apps/netbiosns.h | 0 .../src/include/lwip/apps/netbiosns_opts.h | 0 .../lwip/src/include/lwip/apps/snmp.h | 0 .../lwip/src/include/lwip/apps/snmp_core.h | 0 .../lwip/src/include/lwip/apps/snmp_mib2.h | 0 .../lwip/src/include/lwip/apps/snmp_opts.h | 0 .../lwip/src/include/lwip/apps/snmp_scalar.h | 0 .../lwip/src/include/lwip/apps/snmp_table.h | 0 .../src/include/lwip/apps/snmp_threadsync.h | 0 .../lwip/src/include/lwip/apps/snmpv3.h | 0 .../lwip/src/include/lwip/apps/sntp.h | 0 .../lwip/src/include/lwip/apps/sntp_opts.h | 0 .../lwip/src/include/lwip/apps/tftp_opts.h | 0 .../lwip/src/include/lwip/apps/tftp_server.h | 0 .../lwip/src/include/lwip/arch.h | 0 .../lwip/src/include/lwip/autoip.h | 0 .../lwip/src/include/lwip/debug.h | 0 .../lwip/src/include/lwip/def.h | 0 .../lwip/src/include/lwip/dhcp.h | 0 .../lwip/src/include/lwip/dhcp6.h | 0 .../lwip/src/include/lwip/dns.h | 0 .../lwip/src/include/lwip/err.h | 0 .../lwip/src/include/lwip/etharp.h | 0 .../lwip/src/include/lwip/ethip6.h | 0 .../lwip/src/include/lwip/icmp.h | 0 .../lwip/src/include/lwip/icmp6.h | 0 .../lwip/src/include/lwip/igmp.h | 0 .../lwip/src/include/lwip/inet.h | 0 .../lwip/src/include/lwip/inet_chksum.h | 0 .../lwip/src/include/lwip/init.h | 0 .../lwip/src/include/lwip/ip.h | 0 .../lwip/src/include/lwip/ip4.h | 0 .../lwip/src/include/lwip/ip4_addr.h | 0 .../lwip/src/include/lwip/ip4_frag.h | 0 .../lwip/src/include/lwip/ip6.h | 0 .../lwip/src/include/lwip/ip6_addr.h | 0 .../lwip/src/include/lwip/ip6_frag.h | 0 .../lwip/src/include/lwip/ip_addr.h | 0 .../lwip/src/include/lwip/lwip_errno.h | 0 .../lwip/src/include/lwip/mem.h | 0 .../lwip/src/include/lwip/memp.h | 0 .../lwip/src/include/lwip/mld6.h | 0 .../lwip/src/include/lwip/nd6.h | 0 .../lwip/src/include/lwip/netbuf.h | 0 .../lwip/src/include/lwip/netdb.h | 0 .../lwip/src/include/lwip/netif.h | 0 .../lwip/src/include/lwip/netifapi.h | 0 .../lwip/src/include/lwip/opt.h | 0 .../lwip/src/include/lwip/pbuf.h | 0 .../lwip/src/include/lwip/priv/api_msg.h | 0 .../lwip/src/include/lwip/priv/memp_priv.h | 0 .../lwip/src/include/lwip/priv/memp_std.h | 0 .../lwip/src/include/lwip/priv/nd6_priv.h | 0 .../lwip/src/include/lwip/priv/tcp_priv.h | 0 .../lwip/src/include/lwip/priv/tcpip_priv.h | 0 .../lwip/src/include/lwip/prot/autoip.h | 0 .../lwip/src/include/lwip/prot/dhcp.h | 0 .../lwip/src/include/lwip/prot/dns.h | 0 .../lwip/src/include/lwip/prot/etharp.h | 0 .../lwip/src/include/lwip/prot/icmp.h | 0 .../lwip/src/include/lwip/prot/icmp6.h | 0 .../lwip/src/include/lwip/prot/igmp.h | 0 .../lwip/src/include/lwip/prot/ip.h | 0 .../lwip/src/include/lwip/prot/ip4.h | 0 .../lwip/src/include/lwip/prot/ip6.h | 0 .../src/include/lwip/prot/lwip_ethernet.h | 0 .../lwip/src/include/lwip/prot/mld6.h | 0 .../lwip/src/include/lwip/prot/nd6.h | 0 .../lwip/src/include/lwip/prot/tcp.h | 0 .../lwip/src/include/lwip/prot/udp.h | 0 .../lwip/src/include/lwip/raw.h | 0 .../lwip/src/include/lwip/sio.h | 0 .../lwip/src/include/lwip/snmp.h | 0 .../lwip/src/include/lwip/sockets.h | 0 .../lwip/src/include/lwip/stats.h | 0 .../lwip/src/include/lwip/sys.h | 0 .../lwip/src/include/lwip/tcp.h | 0 .../lwip/src/include/lwip/tcpip.h | 0 .../lwip/src/include/lwip/timeouts.h | 0 .../lwip/src/include/lwip/udp.h | 0 .../lwip/src/include/netif/etharp.h | 0 .../lwip/src/include/netif/lowpan6.h | 0 .../lwip/src/include/netif/lowpan6_opts.h | 0 .../lwip/src/include/netif/lwip_ethernet.h | 0 .../lwip/src/include/netif/ppp/ccp.h | 0 .../lwip/src/include/netif/ppp/chap-md5.h | 0 .../lwip/src/include/netif/ppp/chap-new.h | 0 .../lwip/src/include/netif/ppp/chap_ms.h | 0 .../lwip/src/include/netif/ppp/eap.h | 0 .../lwip/src/include/netif/ppp/ecp.h | 0 .../lwip/src/include/netif/ppp/eui64.h | 0 .../lwip/src/include/netif/ppp/fsm.h | 0 .../lwip/src/include/netif/ppp/ipcp.h | 0 .../lwip/src/include/netif/ppp/ipv6cp.h | 0 .../lwip/src/include/netif/ppp/lcp.h | 0 .../lwip/src/include/netif/ppp/magic.h | 0 .../lwip/src/include/netif/ppp/mppe.h | 0 .../src/include/netif/ppp/polarssl/arc4.h | 0 .../lwip/src/include/netif/ppp/polarssl/des.h | 0 .../lwip/src/include/netif/ppp/polarssl/md4.h | 0 .../lwip/src/include/netif/ppp/polarssl/md5.h | 0 .../src/include/netif/ppp/polarssl/sha1.h | 0 .../lwip/src/include/netif/ppp/ppp.h | 0 .../lwip/src/include/netif/ppp/ppp_impl.h | 0 .../lwip/src/include/netif/ppp/ppp_opts.h | 0 .../lwip/src/include/netif/ppp/pppapi.h | 0 .../lwip/src/include/netif/ppp/pppcrypt.h | 0 .../lwip/src/include/netif/ppp/pppdebug.h | 0 .../lwip/src/include/netif/ppp/pppoe.h | 0 .../lwip/src/include/netif/ppp/pppol2tp.h | 0 .../lwip/src/include/netif/ppp/pppos.h | 0 .../lwip/src/include/netif/ppp/upap.h | 0 .../lwip/src/include/netif/ppp/vj.h | 0 .../lwip/src/include/netif/slipif.h | 0 .../lwip/src/include/posix/errno.h | 0 .../lwip/src/include/posix/netdb.h | 0 .../lwip/src/include/posix/sys/socket.h | 0 .../lwip/src/netif/FILES | 0 .../lwip/src/netif/lwip_ethernet.c | 0 .../lwip/src/netif/lwip_ethernetif.c | 0 .../lwip/src/netif/lwip_lowpan6.c | 0 .../lwip/src/netif/lwip_slipif.c | 0 .../lwip/src/netif/ppp/PPPD_FOLLOWUP | 0 .../lwip/src/netif/ppp/lwip_auth.c | 0 .../lwip/src/netif/ppp/lwip_ccp.c | 0 .../lwip/src/netif/ppp/lwip_chap-md5.c | 0 .../lwip/src/netif/ppp/lwip_chap-new.c | 0 .../lwip/src/netif/ppp/lwip_chap_ms.c | 0 .../lwip/src/netif/ppp/lwip_demand.c | 0 .../lwip/src/netif/ppp/lwip_eap.c | 0 .../lwip/src/netif/ppp/lwip_ecp.c | 0 .../lwip/src/netif/ppp/lwip_eui64.c | 0 .../lwip/src/netif/ppp/lwip_fsm.c | 0 .../lwip/src/netif/ppp/lwip_ipcp.c | 0 .../lwip/src/netif/ppp/lwip_ipv6cp.c | 0 .../lwip/src/netif/ppp/lwip_lcp.c | 0 .../lwip/src/netif/ppp/lwip_magic.c | 0 .../lwip/src/netif/ppp/lwip_mppe.c | 0 .../lwip/src/netif/ppp/lwip_multilink.c | 0 .../lwip/src/netif/ppp/lwip_ppp.c | 0 .../lwip/src/netif/ppp/lwip_pppapi.c | 0 .../lwip/src/netif/ppp/lwip_pppcrypt.c | 0 .../lwip/src/netif/ppp/lwip_pppoe.c | 0 .../lwip/src/netif/ppp/lwip_pppol2tp.c | 0 .../lwip/src/netif/ppp/lwip_pppos.c | 0 .../lwip/src/netif/ppp/lwip_upap.c | 0 .../lwip/src/netif/ppp/lwip_utils.c | 0 .../lwip/src/netif/ppp/lwip_vj.c | 0 .../lwip/src/netif/ppp/polarssl/README | 0 .../lwip/src/netif/ppp/polarssl/lwip_arc4.c | 0 .../lwip/src/netif/ppp/polarssl/lwip_des.c | 0 .../lwip/src/netif/ppp/polarssl/lwip_md4.c | 0 .../lwip/src/netif/ppp/polarssl/lwip_md5.c | 0 .../lwip/src/netif/ppp/polarssl/lwip_sha1.c | 0 .../lwip/test/fuzz/Makefile | 0 .../lwip/test/fuzz/README | 0 .../lwip/test/fuzz/config.h | 0 .../lwip/test/fuzz/fuzz.c | 0 .../lwip/test/fuzz/inputs/arp/arp_req.bin | Bin .../lwip/test/fuzz/inputs/icmp/icmp_ping.bin | Bin .../inputs/ipv6/neighbor_solicitation.bin | Bin .../lwip/test/fuzz/inputs/ipv6/router_adv.bin | Bin .../lwip/test/fuzz/inputs/tcp/tcp_syn.bin | Bin .../test/fuzz/inputs/udp/udp_port_5000.bin | Bin .../lwip/test/fuzz/lwipopts.h | 0 .../lwip/test/fuzz/output_to_pcap.sh | 0 .../lwip/test/unit/core/test_mem.c | 0 .../lwip/test/unit/core/test_mem.h | 0 .../lwip/test/unit/core/test_pbuf.c | 0 .../lwip/test/unit/core/test_pbuf.h | 0 .../lwip/test/unit/dhcp/test_dhcp.c | 0 .../lwip/test/unit/dhcp/test_dhcp.h | 0 .../lwip/test/unit/etharp/test_etharp.c | 0 .../lwip/test/unit/etharp/test_etharp.h | 0 .../lwip/test/unit/lwip_check.h | 0 .../lwip/test/unit/lwip_unittests.c | 0 .../lwip/test/unit/lwipopts.h | 0 .../lwip/test/unit/mdns/test_mdns.c | 0 .../lwip/test/unit/mdns/test_mdns.h | 0 .../lwip/test/unit/tcp/tcp_helper.c | 0 .../lwip/test/unit/tcp/tcp_helper.h | 0 .../lwip/test/unit/tcp/test_tcp.c | 0 .../lwip/test/unit/tcp/test_tcp.h | 0 .../lwip/test/unit/tcp/test_tcp_oos.c | 0 .../lwip/test/unit/tcp/test_tcp_oos.h | 0 .../lwip/test/unit/udp/test_udp.c | 0 .../lwip/test/unit/udp/test_udp.h | 0 .../lwip_tools.cpp | 0 .../lwip-interface => lwipstack}/lwipopts.h | 0 .../mbed_lib.json | 0 .../lwip-interface => lwipstack}/ppp_lwip.cpp | 0 .../lwip-interface => lwipstack}/ppp_lwip.h | 0 targets/targets.json | 25 +----------------- 332 files changed, 9 insertions(+), 32 deletions(-) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/.mbedignore (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/CONTRIBUTING.md (92%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/LWIPInterface.cpp (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/LWIPInterfaceEMAC.cpp (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/LWIPMemoryManager.cpp (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/LWIPMemoryManager.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/LWIPStack.cpp (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/LWIPStack.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip-sys/arch/cc.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip-sys/arch/lwip_checksum.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip-sys/arch/lwip_memcpy.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip-sys/arch/lwip_sys_arch.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip-sys/arch/perf.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip-sys/arch/sys_arch.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip-sys/lwip_random.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip-sys/lwip_random.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip-sys/lwip_tcp_isn.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip-sys/lwip_tcp_isn.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/.gitattributes (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/.gitignore (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/CHANGELOG (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/COPYING (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/FILES (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/README (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/UPGRADING (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/FILES (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/NO_SYS_SampleCode.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/contrib.txt (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/doxygen/generate.bat (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/doxygen/generate.sh (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/doxygen/lwip.Doxyfile (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/doxygen/main_page.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/doxygen/output/index.html (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/mdns.txt (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/mqtt_client.txt (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/ppp.txt (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/rawapi.txt (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/savannah.txt (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/doc/sys_arch.txt (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/FILES (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/Filelists.mk (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/api/lwip_api_lib.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/api/lwip_api_msg.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/api/lwip_err.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/api/lwip_netbuf.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/api/lwip_netdb.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/api/lwip_netifapi.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/api/lwip_sockets.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/api/lwip_tcpip.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/fs/404.html (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/fs/img/sics.gif (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/fs/index.html (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/fsdata.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/httpd_structs.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/lwip_fs.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/lwip_fsdata.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/lwip_httpd.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/makefsdata/lwip_makefsdata.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/makefsdata/makefsdata (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/httpd/makefsdata/readme.txt (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/lwiperf/lwip_lwiperf.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/mdns/lwip_mdns.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/mqtt/lwip_mqtt.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/netbiosns/lwip_netbiosns.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_asn1.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_core.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_mib2.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_mib2_icmp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_mib2_interfaces.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_mib2_ip.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_mib2_snmp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_mib2_system.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_mib2_tcp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_mib2_udp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_msg.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_netconn.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_pbuf_stream.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_raw.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_scalar.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_table.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_threadsync.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmp_traps.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmpv3.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmpv3_dummy.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/lwip_snmpv3_mbedtls.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/snmp_asn1.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/snmp_core_priv.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/snmp_msg.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/snmp_pbuf_stream.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/snmp/snmpv3_priv.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/sntp/lwip_sntp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/apps/tftp/lwip_tftp_server.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv4/lwip_autoip.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv4/lwip_dhcp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv4/lwip_etharp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv4/lwip_icmp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv4/lwip_igmp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv4/lwip_ip4.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv4/lwip_ip4_addr.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv4/lwip_ip4_frag.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv6/lwip_dhcp6.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv6/lwip_ethip6.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv6/lwip_icmp6.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv6/lwip_inet6.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv6/lwip_ip6.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv6/lwip_ip6_addr.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv6/lwip_ip6_frag.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv6/lwip_mld6.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/ipv6/lwip_nd6.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_def.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_dns.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_inet_chksum.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_init.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_ip.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_mem.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_memp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_netif.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_pbuf.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_raw.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_stats.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_sys.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_tcp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_tcp_in.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_tcp_out.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_timeouts.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/core/lwip_udp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/api.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/FILES (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/fs.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/httpd.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/httpd_opts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/lwiperf.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/mdns.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/mdns_opts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/mdns_priv.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/mqtt.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/mqtt_opts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/netbiosns.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/netbiosns_opts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/snmp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/snmp_core.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/snmp_mib2.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/snmp_opts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/snmp_scalar.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/snmp_table.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/snmp_threadsync.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/snmpv3.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/sntp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/sntp_opts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/tftp_opts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/apps/tftp_server.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/arch.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/autoip.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/debug.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/def.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/dhcp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/dhcp6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/dns.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/err.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/etharp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/ethip6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/icmp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/icmp6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/igmp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/inet.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/inet_chksum.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/init.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/ip.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/ip4.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/ip4_addr.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/ip4_frag.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/ip6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/ip6_addr.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/ip6_frag.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/ip_addr.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/lwip_errno.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/mem.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/memp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/mld6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/nd6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/netbuf.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/netdb.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/netif.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/netifapi.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/opt.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/pbuf.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/priv/api_msg.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/priv/memp_priv.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/priv/memp_std.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/priv/nd6_priv.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/priv/tcp_priv.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/priv/tcpip_priv.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/autoip.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/dhcp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/dns.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/etharp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/icmp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/icmp6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/igmp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/ip.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/ip4.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/ip6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/lwip_ethernet.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/mld6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/nd6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/tcp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/prot/udp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/raw.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/sio.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/snmp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/sockets.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/stats.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/sys.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/tcp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/tcpip.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/timeouts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/lwip/udp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/etharp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/lowpan6.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/lowpan6_opts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/lwip_ethernet.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/ccp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/chap-md5.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/chap-new.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/chap_ms.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/eap.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/ecp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/eui64.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/fsm.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/ipcp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/ipv6cp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/lcp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/magic.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/mppe.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/polarssl/arc4.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/polarssl/des.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/polarssl/md4.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/polarssl/md5.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/polarssl/sha1.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/ppp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/ppp_impl.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/ppp_opts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/pppapi.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/pppcrypt.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/pppdebug.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/pppoe.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/pppol2tp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/pppos.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/upap.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/ppp/vj.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/netif/slipif.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/posix/errno.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/posix/netdb.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/include/posix/sys/socket.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/FILES (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/lwip_ethernet.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/lwip_ethernetif.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/lwip_lowpan6.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/lwip_slipif.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/PPPD_FOLLOWUP (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_auth.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_ccp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_chap-md5.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_chap-new.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_chap_ms.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_demand.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_eap.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_ecp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_eui64.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_fsm.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_ipcp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_ipv6cp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_lcp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_magic.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_mppe.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_multilink.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_ppp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_pppapi.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_pppcrypt.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_pppoe.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_pppol2tp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_pppos.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_upap.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_utils.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/lwip_vj.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/polarssl/README (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/polarssl/lwip_arc4.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/polarssl/lwip_des.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/polarssl/lwip_md4.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/polarssl/lwip_md5.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/src/netif/ppp/polarssl/lwip_sha1.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/Makefile (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/README (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/config.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/fuzz.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/inputs/arp/arp_req.bin (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/inputs/icmp/icmp_ping.bin (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/inputs/ipv6/neighbor_solicitation.bin (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/inputs/ipv6/router_adv.bin (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/inputs/tcp/tcp_syn.bin (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/inputs/udp/udp_port_5000.bin (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/lwipopts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/fuzz/output_to_pcap.sh (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/core/test_mem.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/core/test_mem.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/core/test_pbuf.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/core/test_pbuf.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/dhcp/test_dhcp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/dhcp/test_dhcp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/etharp/test_etharp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/etharp/test_etharp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/lwip_check.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/lwip_unittests.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/lwipopts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/mdns/test_mdns.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/mdns/test_mdns.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/tcp/tcp_helper.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/tcp/tcp_helper.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/tcp/test_tcp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/tcp/test_tcp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/tcp/test_tcp_oos.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/tcp/test_tcp_oos.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/udp/test_udp.c (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip/test/unit/udp/test_udp.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwip_tools.cpp (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/lwipopts.h (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/mbed_lib.json (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/ppp_lwip.cpp (100%) rename features/{FEATURE_LWIP/lwip-interface => lwipstack}/ppp_lwip.h (100%) diff --git a/doxyfile_options b/doxyfile_options index 747208a5854..fb8d1f7bca6 100644 --- a/doxyfile_options +++ b/doxyfile_options @@ -845,7 +845,7 @@ EXCLUDE_PATTERNS = */tools/* \ */features/mbedtls/* \ */features/storage/* \ */features/unsupported/* \ - */features/FEATURE_LWIP/* \ + */features/lwipstack/* \ */features/FEATURE_UVISOR/* \ */features/nanostack/sal-stack-nanostack/* \ */features/nanostack/coap-service/* \ diff --git a/doxygen_options.json b/doxygen_options.json index b1c6fd82207..6884a64883c 100644 --- a/doxygen_options.json +++ b/doxygen_options.json @@ -4,11 +4,11 @@ "MACRO_EXPANSION": "YES", "EXPAND_ONLY_PREDEF": "NO", "SEARCH_INCLUDES": "YES", - "INCLUDE_PATH": "", - "INCLUDE_FILE_PATTERNS": "", + "INCLUDE_PATH": "", + "INCLUDE_FILE_PATTERNS": "", "PREDEFINED": "DOXYGEN_ONLY DEVICE_ANALOGIN DEVICE_ANALOGOUT DEVICE_CAN DEVICE_CRC DEVICE_ETHERNET DEVICE_EMAC DEVICE_FLASH DEVICE_I2C DEVICE_I2CSLAVE DEVICE_I2C_ASYNCH DEVICE_INTERRUPTIN DEVICE_ITM DEVICE_LPTICKER DEVICE_PORTIN DEVICE_PORTINOUT DEVICE_PORTOUT DEVICE_PWMOUT DEVICE_RTC DEVICE_TRNG DEVICE_SERIAL DEVICE_SERIAL_ASYNCH DEVICE_SERIAL_FC DEVICE_SLEEP DEVICE_SPI DEVICE_SPI_ASYNCH DEVICE_SPISLAVE DEVICE_STORAGE \"MBED_DEPRECATED_SINCE(f, g)=\" \"MBED_ENABLE_IF_CALLBACK_COMPATIBLE(F, M)=\" \"MBED_DEPRECATED(s)=\"", - "EXPAND_AS_DEFINED": "", + "EXPAND_AS_DEFINED": "", "SKIP_FUNCTION_MACROS": "NO", "STRIP_CODE_COMMENTS": "NO", - "EXCLUDE_PATTERNS": "*/tools/* */targets/* */features/mbedtls/* */features/storage/* */features/unsupported/* */BUILD/* */rtos/TARGET_CORTEX/rtx*/* */cmsis/* */features/FEATURE_LWIP/* */features/FEATURE_UVISOR/* */nanostack/sal-stack-nanostack/* */nanostack/coap-service/* */ble/generic/* */ble/pal/* */mbed-trace/* */mbed-coap/* */nanostack-libservice/* */mbed-client-randlib/* */nanostack/sal-stack-nanostack-eventloop/*" + "EXCLUDE_PATTERNS": "*/tools/* */targets/* */features/mbedtls/* */features/storage/* */features/unsupported/* */BUILD/* */rtos/TARGET_CORTEX/rtx*/* */cmsis/* */features/lwipstack/* */features/FEATURE_UVISOR/* */nanostack/sal-stack-nanostack/* */nanostack/coap-service/* */ble/generic/* */ble/pal/* */mbed-trace/* */mbed-coap/* */nanostack-libservice/* */mbed-client-randlib/* */nanostack/sal-stack-nanostack-eventloop/*" } diff --git a/features/FEATURE_LWIP/lwip-interface/.mbedignore b/features/lwipstack/.mbedignore similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/.mbedignore rename to features/lwipstack/.mbedignore diff --git a/features/FEATURE_LWIP/lwip-interface/CONTRIBUTING.md b/features/lwipstack/CONTRIBUTING.md similarity index 92% rename from features/FEATURE_LWIP/lwip-interface/CONTRIBUTING.md rename to features/lwipstack/CONTRIBUTING.md index 6cf046c41e1..fe3af0e0c72 100644 --- a/features/FEATURE_LWIP/lwip-interface/CONTRIBUTING.md +++ b/features/lwipstack/CONTRIBUTING.md @@ -1,6 +1,6 @@ # Description -This document describes how to update the Arm Mbed OS LWIP stack. The Mbed OS LWIP stack is a copy of the LWIP master repository. Stack is located in `FEATURE_LWIP/lwip-interface/lwip` directory. +This document describes how to update the Arm Mbed OS LWIP stack. The Mbed OS LWIP stack is a copy of the LWIP master repository. Stack is located in `features/lwipstack/lwip` directory. When you add new releases or single commits from the LWIP master repository, you must fetch them using the Mbed OS LWIP fork repository. Use the repository to rename LWIP source files with the `lwip_` prefix to make them compatible with the Mbed OS build system. @@ -109,9 +109,9 @@ You can integrate a new release using the following steps. 3. Do a subtree pull for LWIP prefixed branch in the Mbed OS root directory. - `git subtree pull --squash -P features/FEATURE_LWIP/lwip-interface/lwip -m ""` + `git subtree pull --squash -P features/lwipstack/lwip -m ""` - `e.g. git subtree pull --squash -P features/FEATURE_LWIP/lwip-interface/lwip lwip-fork mbed-os-lwip-stable-2_0_2-prefixed -m "Merged lwip 2.0.2 stable"` + `e.g. git subtree pull --squash -P features/lwipstack/lwip lwip-fork mbed-os-lwip-stable-2_0_2-prefixed -m "Merged lwip 2.0.2 stable"` After this step, there is a new commit visible in the Mbed OS master branch that contains the changes. diff --git a/features/FEATURE_LWIP/lwip-interface/LWIPInterface.cpp b/features/lwipstack/LWIPInterface.cpp similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/LWIPInterface.cpp rename to features/lwipstack/LWIPInterface.cpp diff --git a/features/FEATURE_LWIP/lwip-interface/LWIPInterfaceEMAC.cpp b/features/lwipstack/LWIPInterfaceEMAC.cpp similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/LWIPInterfaceEMAC.cpp rename to features/lwipstack/LWIPInterfaceEMAC.cpp diff --git a/features/FEATURE_LWIP/lwip-interface/LWIPMemoryManager.cpp b/features/lwipstack/LWIPMemoryManager.cpp similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/LWIPMemoryManager.cpp rename to features/lwipstack/LWIPMemoryManager.cpp diff --git a/features/FEATURE_LWIP/lwip-interface/LWIPMemoryManager.h b/features/lwipstack/LWIPMemoryManager.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/LWIPMemoryManager.h rename to features/lwipstack/LWIPMemoryManager.h diff --git a/features/FEATURE_LWIP/lwip-interface/LWIPStack.cpp b/features/lwipstack/LWIPStack.cpp similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/LWIPStack.cpp rename to features/lwipstack/LWIPStack.cpp diff --git a/features/FEATURE_LWIP/lwip-interface/LWIPStack.h b/features/lwipstack/LWIPStack.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/LWIPStack.h rename to features/lwipstack/LWIPStack.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/cc.h b/features/lwipstack/lwip-sys/arch/cc.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/cc.h rename to features/lwipstack/lwip-sys/arch/cc.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/lwip_checksum.c b/features/lwipstack/lwip-sys/arch/lwip_checksum.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/lwip_checksum.c rename to features/lwipstack/lwip-sys/arch/lwip_checksum.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/lwip_memcpy.c b/features/lwipstack/lwip-sys/arch/lwip_memcpy.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/lwip_memcpy.c rename to features/lwipstack/lwip-sys/arch/lwip_memcpy.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/lwip_sys_arch.c b/features/lwipstack/lwip-sys/arch/lwip_sys_arch.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/lwip_sys_arch.c rename to features/lwipstack/lwip-sys/arch/lwip_sys_arch.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/perf.h b/features/lwipstack/lwip-sys/arch/perf.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/perf.h rename to features/lwipstack/lwip-sys/arch/perf.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/sys_arch.h b/features/lwipstack/lwip-sys/arch/sys_arch.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip-sys/arch/sys_arch.h rename to features/lwipstack/lwip-sys/arch/sys_arch.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-sys/lwip_random.c b/features/lwipstack/lwip-sys/lwip_random.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip-sys/lwip_random.c rename to features/lwipstack/lwip-sys/lwip_random.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-sys/lwip_random.h b/features/lwipstack/lwip-sys/lwip_random.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip-sys/lwip_random.h rename to features/lwipstack/lwip-sys/lwip_random.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-sys/lwip_tcp_isn.c b/features/lwipstack/lwip-sys/lwip_tcp_isn.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip-sys/lwip_tcp_isn.c rename to features/lwipstack/lwip-sys/lwip_tcp_isn.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip-sys/lwip_tcp_isn.h b/features/lwipstack/lwip-sys/lwip_tcp_isn.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip-sys/lwip_tcp_isn.h rename to features/lwipstack/lwip-sys/lwip_tcp_isn.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/.gitattributes b/features/lwipstack/lwip/.gitattributes similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/.gitattributes rename to features/lwipstack/lwip/.gitattributes diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/.gitignore b/features/lwipstack/lwip/.gitignore similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/.gitignore rename to features/lwipstack/lwip/.gitignore diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/CHANGELOG b/features/lwipstack/lwip/CHANGELOG similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/CHANGELOG rename to features/lwipstack/lwip/CHANGELOG diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/COPYING b/features/lwipstack/lwip/COPYING similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/COPYING rename to features/lwipstack/lwip/COPYING diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/FILES b/features/lwipstack/lwip/FILES similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/FILES rename to features/lwipstack/lwip/FILES diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/README b/features/lwipstack/lwip/README similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/README rename to features/lwipstack/lwip/README diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/UPGRADING b/features/lwipstack/lwip/UPGRADING similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/UPGRADING rename to features/lwipstack/lwip/UPGRADING diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/FILES b/features/lwipstack/lwip/doc/FILES similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/FILES rename to features/lwipstack/lwip/doc/FILES diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/NO_SYS_SampleCode.c b/features/lwipstack/lwip/doc/NO_SYS_SampleCode.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/NO_SYS_SampleCode.c rename to features/lwipstack/lwip/doc/NO_SYS_SampleCode.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/contrib.txt b/features/lwipstack/lwip/doc/contrib.txt similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/contrib.txt rename to features/lwipstack/lwip/doc/contrib.txt diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/doxygen/generate.bat b/features/lwipstack/lwip/doc/doxygen/generate.bat similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/doxygen/generate.bat rename to features/lwipstack/lwip/doc/doxygen/generate.bat diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/doxygen/generate.sh b/features/lwipstack/lwip/doc/doxygen/generate.sh similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/doxygen/generate.sh rename to features/lwipstack/lwip/doc/doxygen/generate.sh diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/doxygen/lwip.Doxyfile b/features/lwipstack/lwip/doc/doxygen/lwip.Doxyfile similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/doxygen/lwip.Doxyfile rename to features/lwipstack/lwip/doc/doxygen/lwip.Doxyfile diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/doxygen/main_page.h b/features/lwipstack/lwip/doc/doxygen/main_page.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/doxygen/main_page.h rename to features/lwipstack/lwip/doc/doxygen/main_page.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/doxygen/output/index.html b/features/lwipstack/lwip/doc/doxygen/output/index.html similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/doxygen/output/index.html rename to features/lwipstack/lwip/doc/doxygen/output/index.html diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/mdns.txt b/features/lwipstack/lwip/doc/mdns.txt similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/mdns.txt rename to features/lwipstack/lwip/doc/mdns.txt diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/mqtt_client.txt b/features/lwipstack/lwip/doc/mqtt_client.txt similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/mqtt_client.txt rename to features/lwipstack/lwip/doc/mqtt_client.txt diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/ppp.txt b/features/lwipstack/lwip/doc/ppp.txt similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/ppp.txt rename to features/lwipstack/lwip/doc/ppp.txt diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/rawapi.txt b/features/lwipstack/lwip/doc/rawapi.txt similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/rawapi.txt rename to features/lwipstack/lwip/doc/rawapi.txt diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/savannah.txt b/features/lwipstack/lwip/doc/savannah.txt similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/savannah.txt rename to features/lwipstack/lwip/doc/savannah.txt diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/doc/sys_arch.txt b/features/lwipstack/lwip/doc/sys_arch.txt similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/doc/sys_arch.txt rename to features/lwipstack/lwip/doc/sys_arch.txt diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/FILES b/features/lwipstack/lwip/src/FILES similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/FILES rename to features/lwipstack/lwip/src/FILES diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/Filelists.mk b/features/lwipstack/lwip/src/Filelists.mk similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/Filelists.mk rename to features/lwipstack/lwip/src/Filelists.mk diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_api_lib.c b/features/lwipstack/lwip/src/api/lwip_api_lib.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_api_lib.c rename to features/lwipstack/lwip/src/api/lwip_api_lib.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_api_msg.c b/features/lwipstack/lwip/src/api/lwip_api_msg.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_api_msg.c rename to features/lwipstack/lwip/src/api/lwip_api_msg.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_err.c b/features/lwipstack/lwip/src/api/lwip_err.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_err.c rename to features/lwipstack/lwip/src/api/lwip_err.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_netbuf.c b/features/lwipstack/lwip/src/api/lwip_netbuf.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_netbuf.c rename to features/lwipstack/lwip/src/api/lwip_netbuf.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_netdb.c b/features/lwipstack/lwip/src/api/lwip_netdb.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_netdb.c rename to features/lwipstack/lwip/src/api/lwip_netdb.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_netifapi.c b/features/lwipstack/lwip/src/api/lwip_netifapi.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_netifapi.c rename to features/lwipstack/lwip/src/api/lwip_netifapi.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_sockets.c b/features/lwipstack/lwip/src/api/lwip_sockets.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_sockets.c rename to features/lwipstack/lwip/src/api/lwip_sockets.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_tcpip.c b/features/lwipstack/lwip/src/api/lwip_tcpip.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/api/lwip_tcpip.c rename to features/lwipstack/lwip/src/api/lwip_tcpip.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/fs/404.html b/features/lwipstack/lwip/src/apps/httpd/fs/404.html similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/fs/404.html rename to features/lwipstack/lwip/src/apps/httpd/fs/404.html diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/fs/img/sics.gif b/features/lwipstack/lwip/src/apps/httpd/fs/img/sics.gif similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/fs/img/sics.gif rename to features/lwipstack/lwip/src/apps/httpd/fs/img/sics.gif diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/fs/index.html b/features/lwipstack/lwip/src/apps/httpd/fs/index.html similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/fs/index.html rename to features/lwipstack/lwip/src/apps/httpd/fs/index.html diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/fsdata.h b/features/lwipstack/lwip/src/apps/httpd/fsdata.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/fsdata.h rename to features/lwipstack/lwip/src/apps/httpd/fsdata.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/httpd_structs.h b/features/lwipstack/lwip/src/apps/httpd/httpd_structs.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/httpd_structs.h rename to features/lwipstack/lwip/src/apps/httpd/httpd_structs.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/lwip_fs.c b/features/lwipstack/lwip/src/apps/httpd/lwip_fs.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/lwip_fs.c rename to features/lwipstack/lwip/src/apps/httpd/lwip_fs.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/lwip_fsdata.c b/features/lwipstack/lwip/src/apps/httpd/lwip_fsdata.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/lwip_fsdata.c rename to features/lwipstack/lwip/src/apps/httpd/lwip_fsdata.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/lwip_httpd.c b/features/lwipstack/lwip/src/apps/httpd/lwip_httpd.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/lwip_httpd.c rename to features/lwipstack/lwip/src/apps/httpd/lwip_httpd.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/makefsdata/lwip_makefsdata.c b/features/lwipstack/lwip/src/apps/httpd/makefsdata/lwip_makefsdata.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/makefsdata/lwip_makefsdata.c rename to features/lwipstack/lwip/src/apps/httpd/makefsdata/lwip_makefsdata.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/makefsdata/makefsdata b/features/lwipstack/lwip/src/apps/httpd/makefsdata/makefsdata similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/makefsdata/makefsdata rename to features/lwipstack/lwip/src/apps/httpd/makefsdata/makefsdata diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/makefsdata/readme.txt b/features/lwipstack/lwip/src/apps/httpd/makefsdata/readme.txt similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/httpd/makefsdata/readme.txt rename to features/lwipstack/lwip/src/apps/httpd/makefsdata/readme.txt diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/lwiperf/lwip_lwiperf.c b/features/lwipstack/lwip/src/apps/lwiperf/lwip_lwiperf.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/lwiperf/lwip_lwiperf.c rename to features/lwipstack/lwip/src/apps/lwiperf/lwip_lwiperf.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/mdns/lwip_mdns.c b/features/lwipstack/lwip/src/apps/mdns/lwip_mdns.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/mdns/lwip_mdns.c rename to features/lwipstack/lwip/src/apps/mdns/lwip_mdns.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/mqtt/lwip_mqtt.c b/features/lwipstack/lwip/src/apps/mqtt/lwip_mqtt.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/mqtt/lwip_mqtt.c rename to features/lwipstack/lwip/src/apps/mqtt/lwip_mqtt.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/netbiosns/lwip_netbiosns.c b/features/lwipstack/lwip/src/apps/netbiosns/lwip_netbiosns.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/netbiosns/lwip_netbiosns.c rename to features/lwipstack/lwip/src/apps/netbiosns/lwip_netbiosns.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_asn1.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_asn1.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_asn1.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_asn1.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_core.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_core.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_core.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_core.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_icmp.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_icmp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_icmp.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_icmp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_interfaces.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_interfaces.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_interfaces.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_interfaces.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_ip.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_ip.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_ip.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_ip.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_snmp.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_snmp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_snmp.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_snmp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_system.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_system.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_system.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_system.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_tcp.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_tcp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_tcp.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_tcp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_udp.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_udp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_mib2_udp.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_mib2_udp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_msg.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_msg.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_msg.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_msg.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_netconn.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_netconn.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_netconn.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_netconn.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_pbuf_stream.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_pbuf_stream.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_pbuf_stream.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_pbuf_stream.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_raw.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_raw.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_raw.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_raw.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_scalar.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_scalar.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_scalar.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_scalar.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_table.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_table.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_table.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_table.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_threadsync.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_threadsync.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_threadsync.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_threadsync.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_traps.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmp_traps.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmp_traps.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmp_traps.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmpv3.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmpv3.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmpv3.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmpv3.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmpv3_dummy.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmpv3_dummy.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmpv3_dummy.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmpv3_dummy.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmpv3_mbedtls.c b/features/lwipstack/lwip/src/apps/snmp/lwip_snmpv3_mbedtls.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/lwip_snmpv3_mbedtls.c rename to features/lwipstack/lwip/src/apps/snmp/lwip_snmpv3_mbedtls.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/snmp_asn1.h b/features/lwipstack/lwip/src/apps/snmp/snmp_asn1.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/snmp_asn1.h rename to features/lwipstack/lwip/src/apps/snmp/snmp_asn1.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/snmp_core_priv.h b/features/lwipstack/lwip/src/apps/snmp/snmp_core_priv.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/snmp_core_priv.h rename to features/lwipstack/lwip/src/apps/snmp/snmp_core_priv.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/snmp_msg.h b/features/lwipstack/lwip/src/apps/snmp/snmp_msg.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/snmp_msg.h rename to features/lwipstack/lwip/src/apps/snmp/snmp_msg.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/snmp_pbuf_stream.h b/features/lwipstack/lwip/src/apps/snmp/snmp_pbuf_stream.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/snmp_pbuf_stream.h rename to features/lwipstack/lwip/src/apps/snmp/snmp_pbuf_stream.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/snmpv3_priv.h b/features/lwipstack/lwip/src/apps/snmp/snmpv3_priv.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/snmp/snmpv3_priv.h rename to features/lwipstack/lwip/src/apps/snmp/snmpv3_priv.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/sntp/lwip_sntp.c b/features/lwipstack/lwip/src/apps/sntp/lwip_sntp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/sntp/lwip_sntp.c rename to features/lwipstack/lwip/src/apps/sntp/lwip_sntp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/apps/tftp/lwip_tftp_server.c b/features/lwipstack/lwip/src/apps/tftp/lwip_tftp_server.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/apps/tftp/lwip_tftp_server.c rename to features/lwipstack/lwip/src/apps/tftp/lwip_tftp_server.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_autoip.c b/features/lwipstack/lwip/src/core/ipv4/lwip_autoip.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_autoip.c rename to features/lwipstack/lwip/src/core/ipv4/lwip_autoip.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_dhcp.c b/features/lwipstack/lwip/src/core/ipv4/lwip_dhcp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_dhcp.c rename to features/lwipstack/lwip/src/core/ipv4/lwip_dhcp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_etharp.c b/features/lwipstack/lwip/src/core/ipv4/lwip_etharp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_etharp.c rename to features/lwipstack/lwip/src/core/ipv4/lwip_etharp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_icmp.c b/features/lwipstack/lwip/src/core/ipv4/lwip_icmp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_icmp.c rename to features/lwipstack/lwip/src/core/ipv4/lwip_icmp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_igmp.c b/features/lwipstack/lwip/src/core/ipv4/lwip_igmp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_igmp.c rename to features/lwipstack/lwip/src/core/ipv4/lwip_igmp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_ip4.c b/features/lwipstack/lwip/src/core/ipv4/lwip_ip4.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_ip4.c rename to features/lwipstack/lwip/src/core/ipv4/lwip_ip4.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_ip4_addr.c b/features/lwipstack/lwip/src/core/ipv4/lwip_ip4_addr.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_ip4_addr.c rename to features/lwipstack/lwip/src/core/ipv4/lwip_ip4_addr.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_ip4_frag.c b/features/lwipstack/lwip/src/core/ipv4/lwip_ip4_frag.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv4/lwip_ip4_frag.c rename to features/lwipstack/lwip/src/core/ipv4/lwip_ip4_frag.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_dhcp6.c b/features/lwipstack/lwip/src/core/ipv6/lwip_dhcp6.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_dhcp6.c rename to features/lwipstack/lwip/src/core/ipv6/lwip_dhcp6.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_ethip6.c b/features/lwipstack/lwip/src/core/ipv6/lwip_ethip6.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_ethip6.c rename to features/lwipstack/lwip/src/core/ipv6/lwip_ethip6.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_icmp6.c b/features/lwipstack/lwip/src/core/ipv6/lwip_icmp6.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_icmp6.c rename to features/lwipstack/lwip/src/core/ipv6/lwip_icmp6.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_inet6.c b/features/lwipstack/lwip/src/core/ipv6/lwip_inet6.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_inet6.c rename to features/lwipstack/lwip/src/core/ipv6/lwip_inet6.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_ip6.c b/features/lwipstack/lwip/src/core/ipv6/lwip_ip6.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_ip6.c rename to features/lwipstack/lwip/src/core/ipv6/lwip_ip6.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_ip6_addr.c b/features/lwipstack/lwip/src/core/ipv6/lwip_ip6_addr.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_ip6_addr.c rename to features/lwipstack/lwip/src/core/ipv6/lwip_ip6_addr.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_ip6_frag.c b/features/lwipstack/lwip/src/core/ipv6/lwip_ip6_frag.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_ip6_frag.c rename to features/lwipstack/lwip/src/core/ipv6/lwip_ip6_frag.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_mld6.c b/features/lwipstack/lwip/src/core/ipv6/lwip_mld6.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_mld6.c rename to features/lwipstack/lwip/src/core/ipv6/lwip_mld6.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_nd6.c b/features/lwipstack/lwip/src/core/ipv6/lwip_nd6.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/ipv6/lwip_nd6.c rename to features/lwipstack/lwip/src/core/ipv6/lwip_nd6.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_def.c b/features/lwipstack/lwip/src/core/lwip_def.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_def.c rename to features/lwipstack/lwip/src/core/lwip_def.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_dns.c b/features/lwipstack/lwip/src/core/lwip_dns.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_dns.c rename to features/lwipstack/lwip/src/core/lwip_dns.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_inet_chksum.c b/features/lwipstack/lwip/src/core/lwip_inet_chksum.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_inet_chksum.c rename to features/lwipstack/lwip/src/core/lwip_inet_chksum.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_init.c b/features/lwipstack/lwip/src/core/lwip_init.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_init.c rename to features/lwipstack/lwip/src/core/lwip_init.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_ip.c b/features/lwipstack/lwip/src/core/lwip_ip.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_ip.c rename to features/lwipstack/lwip/src/core/lwip_ip.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_mem.c b/features/lwipstack/lwip/src/core/lwip_mem.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_mem.c rename to features/lwipstack/lwip/src/core/lwip_mem.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_memp.c b/features/lwipstack/lwip/src/core/lwip_memp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_memp.c rename to features/lwipstack/lwip/src/core/lwip_memp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_netif.c b/features/lwipstack/lwip/src/core/lwip_netif.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_netif.c rename to features/lwipstack/lwip/src/core/lwip_netif.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_pbuf.c b/features/lwipstack/lwip/src/core/lwip_pbuf.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_pbuf.c rename to features/lwipstack/lwip/src/core/lwip_pbuf.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_raw.c b/features/lwipstack/lwip/src/core/lwip_raw.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_raw.c rename to features/lwipstack/lwip/src/core/lwip_raw.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_stats.c b/features/lwipstack/lwip/src/core/lwip_stats.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_stats.c rename to features/lwipstack/lwip/src/core/lwip_stats.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_sys.c b/features/lwipstack/lwip/src/core/lwip_sys.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_sys.c rename to features/lwipstack/lwip/src/core/lwip_sys.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_tcp.c b/features/lwipstack/lwip/src/core/lwip_tcp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_tcp.c rename to features/lwipstack/lwip/src/core/lwip_tcp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_tcp_in.c b/features/lwipstack/lwip/src/core/lwip_tcp_in.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_tcp_in.c rename to features/lwipstack/lwip/src/core/lwip_tcp_in.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_tcp_out.c b/features/lwipstack/lwip/src/core/lwip_tcp_out.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_tcp_out.c rename to features/lwipstack/lwip/src/core/lwip_tcp_out.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_timeouts.c b/features/lwipstack/lwip/src/core/lwip_timeouts.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_timeouts.c rename to features/lwipstack/lwip/src/core/lwip_timeouts.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_udp.c b/features/lwipstack/lwip/src/core/lwip_udp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/core/lwip_udp.c rename to features/lwipstack/lwip/src/core/lwip_udp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/api.h b/features/lwipstack/lwip/src/include/lwip/api.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/api.h rename to features/lwipstack/lwip/src/include/lwip/api.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/FILES b/features/lwipstack/lwip/src/include/lwip/apps/FILES similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/FILES rename to features/lwipstack/lwip/src/include/lwip/apps/FILES diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/fs.h b/features/lwipstack/lwip/src/include/lwip/apps/fs.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/fs.h rename to features/lwipstack/lwip/src/include/lwip/apps/fs.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/httpd.h b/features/lwipstack/lwip/src/include/lwip/apps/httpd.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/httpd.h rename to features/lwipstack/lwip/src/include/lwip/apps/httpd.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/httpd_opts.h b/features/lwipstack/lwip/src/include/lwip/apps/httpd_opts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/httpd_opts.h rename to features/lwipstack/lwip/src/include/lwip/apps/httpd_opts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/lwiperf.h b/features/lwipstack/lwip/src/include/lwip/apps/lwiperf.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/lwiperf.h rename to features/lwipstack/lwip/src/include/lwip/apps/lwiperf.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/mdns.h b/features/lwipstack/lwip/src/include/lwip/apps/mdns.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/mdns.h rename to features/lwipstack/lwip/src/include/lwip/apps/mdns.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/mdns_opts.h b/features/lwipstack/lwip/src/include/lwip/apps/mdns_opts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/mdns_opts.h rename to features/lwipstack/lwip/src/include/lwip/apps/mdns_opts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/mdns_priv.h b/features/lwipstack/lwip/src/include/lwip/apps/mdns_priv.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/mdns_priv.h rename to features/lwipstack/lwip/src/include/lwip/apps/mdns_priv.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/mqtt.h b/features/lwipstack/lwip/src/include/lwip/apps/mqtt.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/mqtt.h rename to features/lwipstack/lwip/src/include/lwip/apps/mqtt.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/mqtt_opts.h b/features/lwipstack/lwip/src/include/lwip/apps/mqtt_opts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/mqtt_opts.h rename to features/lwipstack/lwip/src/include/lwip/apps/mqtt_opts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/netbiosns.h b/features/lwipstack/lwip/src/include/lwip/apps/netbiosns.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/netbiosns.h rename to features/lwipstack/lwip/src/include/lwip/apps/netbiosns.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/netbiosns_opts.h b/features/lwipstack/lwip/src/include/lwip/apps/netbiosns_opts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/netbiosns_opts.h rename to features/lwipstack/lwip/src/include/lwip/apps/netbiosns_opts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp.h b/features/lwipstack/lwip/src/include/lwip/apps/snmp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp.h rename to features/lwipstack/lwip/src/include/lwip/apps/snmp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_core.h b/features/lwipstack/lwip/src/include/lwip/apps/snmp_core.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_core.h rename to features/lwipstack/lwip/src/include/lwip/apps/snmp_core.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_mib2.h b/features/lwipstack/lwip/src/include/lwip/apps/snmp_mib2.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_mib2.h rename to features/lwipstack/lwip/src/include/lwip/apps/snmp_mib2.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_opts.h b/features/lwipstack/lwip/src/include/lwip/apps/snmp_opts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_opts.h rename to features/lwipstack/lwip/src/include/lwip/apps/snmp_opts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_scalar.h b/features/lwipstack/lwip/src/include/lwip/apps/snmp_scalar.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_scalar.h rename to features/lwipstack/lwip/src/include/lwip/apps/snmp_scalar.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_table.h b/features/lwipstack/lwip/src/include/lwip/apps/snmp_table.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_table.h rename to features/lwipstack/lwip/src/include/lwip/apps/snmp_table.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_threadsync.h b/features/lwipstack/lwip/src/include/lwip/apps/snmp_threadsync.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmp_threadsync.h rename to features/lwipstack/lwip/src/include/lwip/apps/snmp_threadsync.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmpv3.h b/features/lwipstack/lwip/src/include/lwip/apps/snmpv3.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/snmpv3.h rename to features/lwipstack/lwip/src/include/lwip/apps/snmpv3.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/sntp.h b/features/lwipstack/lwip/src/include/lwip/apps/sntp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/sntp.h rename to features/lwipstack/lwip/src/include/lwip/apps/sntp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/sntp_opts.h b/features/lwipstack/lwip/src/include/lwip/apps/sntp_opts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/sntp_opts.h rename to features/lwipstack/lwip/src/include/lwip/apps/sntp_opts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/tftp_opts.h b/features/lwipstack/lwip/src/include/lwip/apps/tftp_opts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/tftp_opts.h rename to features/lwipstack/lwip/src/include/lwip/apps/tftp_opts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/tftp_server.h b/features/lwipstack/lwip/src/include/lwip/apps/tftp_server.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/apps/tftp_server.h rename to features/lwipstack/lwip/src/include/lwip/apps/tftp_server.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/arch.h b/features/lwipstack/lwip/src/include/lwip/arch.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/arch.h rename to features/lwipstack/lwip/src/include/lwip/arch.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/autoip.h b/features/lwipstack/lwip/src/include/lwip/autoip.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/autoip.h rename to features/lwipstack/lwip/src/include/lwip/autoip.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/debug.h b/features/lwipstack/lwip/src/include/lwip/debug.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/debug.h rename to features/lwipstack/lwip/src/include/lwip/debug.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/def.h b/features/lwipstack/lwip/src/include/lwip/def.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/def.h rename to features/lwipstack/lwip/src/include/lwip/def.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/dhcp.h b/features/lwipstack/lwip/src/include/lwip/dhcp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/dhcp.h rename to features/lwipstack/lwip/src/include/lwip/dhcp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/dhcp6.h b/features/lwipstack/lwip/src/include/lwip/dhcp6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/dhcp6.h rename to features/lwipstack/lwip/src/include/lwip/dhcp6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/dns.h b/features/lwipstack/lwip/src/include/lwip/dns.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/dns.h rename to features/lwipstack/lwip/src/include/lwip/dns.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/err.h b/features/lwipstack/lwip/src/include/lwip/err.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/err.h rename to features/lwipstack/lwip/src/include/lwip/err.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/etharp.h b/features/lwipstack/lwip/src/include/lwip/etharp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/etharp.h rename to features/lwipstack/lwip/src/include/lwip/etharp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ethip6.h b/features/lwipstack/lwip/src/include/lwip/ethip6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ethip6.h rename to features/lwipstack/lwip/src/include/lwip/ethip6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/icmp.h b/features/lwipstack/lwip/src/include/lwip/icmp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/icmp.h rename to features/lwipstack/lwip/src/include/lwip/icmp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/icmp6.h b/features/lwipstack/lwip/src/include/lwip/icmp6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/icmp6.h rename to features/lwipstack/lwip/src/include/lwip/icmp6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/igmp.h b/features/lwipstack/lwip/src/include/lwip/igmp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/igmp.h rename to features/lwipstack/lwip/src/include/lwip/igmp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/inet.h b/features/lwipstack/lwip/src/include/lwip/inet.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/inet.h rename to features/lwipstack/lwip/src/include/lwip/inet.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/inet_chksum.h b/features/lwipstack/lwip/src/include/lwip/inet_chksum.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/inet_chksum.h rename to features/lwipstack/lwip/src/include/lwip/inet_chksum.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/init.h b/features/lwipstack/lwip/src/include/lwip/init.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/init.h rename to features/lwipstack/lwip/src/include/lwip/init.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip.h b/features/lwipstack/lwip/src/include/lwip/ip.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip.h rename to features/lwipstack/lwip/src/include/lwip/ip.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip4.h b/features/lwipstack/lwip/src/include/lwip/ip4.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip4.h rename to features/lwipstack/lwip/src/include/lwip/ip4.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip4_addr.h b/features/lwipstack/lwip/src/include/lwip/ip4_addr.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip4_addr.h rename to features/lwipstack/lwip/src/include/lwip/ip4_addr.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip4_frag.h b/features/lwipstack/lwip/src/include/lwip/ip4_frag.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip4_frag.h rename to features/lwipstack/lwip/src/include/lwip/ip4_frag.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip6.h b/features/lwipstack/lwip/src/include/lwip/ip6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip6.h rename to features/lwipstack/lwip/src/include/lwip/ip6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip6_addr.h b/features/lwipstack/lwip/src/include/lwip/ip6_addr.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip6_addr.h rename to features/lwipstack/lwip/src/include/lwip/ip6_addr.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip6_frag.h b/features/lwipstack/lwip/src/include/lwip/ip6_frag.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip6_frag.h rename to features/lwipstack/lwip/src/include/lwip/ip6_frag.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip_addr.h b/features/lwipstack/lwip/src/include/lwip/ip_addr.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/ip_addr.h rename to features/lwipstack/lwip/src/include/lwip/ip_addr.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/lwip_errno.h b/features/lwipstack/lwip/src/include/lwip/lwip_errno.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/lwip_errno.h rename to features/lwipstack/lwip/src/include/lwip/lwip_errno.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/mem.h b/features/lwipstack/lwip/src/include/lwip/mem.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/mem.h rename to features/lwipstack/lwip/src/include/lwip/mem.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/memp.h b/features/lwipstack/lwip/src/include/lwip/memp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/memp.h rename to features/lwipstack/lwip/src/include/lwip/memp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/mld6.h b/features/lwipstack/lwip/src/include/lwip/mld6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/mld6.h rename to features/lwipstack/lwip/src/include/lwip/mld6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/nd6.h b/features/lwipstack/lwip/src/include/lwip/nd6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/nd6.h rename to features/lwipstack/lwip/src/include/lwip/nd6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/netbuf.h b/features/lwipstack/lwip/src/include/lwip/netbuf.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/netbuf.h rename to features/lwipstack/lwip/src/include/lwip/netbuf.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/netdb.h b/features/lwipstack/lwip/src/include/lwip/netdb.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/netdb.h rename to features/lwipstack/lwip/src/include/lwip/netdb.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/netif.h b/features/lwipstack/lwip/src/include/lwip/netif.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/netif.h rename to features/lwipstack/lwip/src/include/lwip/netif.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/netifapi.h b/features/lwipstack/lwip/src/include/lwip/netifapi.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/netifapi.h rename to features/lwipstack/lwip/src/include/lwip/netifapi.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/opt.h b/features/lwipstack/lwip/src/include/lwip/opt.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/opt.h rename to features/lwipstack/lwip/src/include/lwip/opt.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/pbuf.h b/features/lwipstack/lwip/src/include/lwip/pbuf.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/pbuf.h rename to features/lwipstack/lwip/src/include/lwip/pbuf.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/api_msg.h b/features/lwipstack/lwip/src/include/lwip/priv/api_msg.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/api_msg.h rename to features/lwipstack/lwip/src/include/lwip/priv/api_msg.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/memp_priv.h b/features/lwipstack/lwip/src/include/lwip/priv/memp_priv.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/memp_priv.h rename to features/lwipstack/lwip/src/include/lwip/priv/memp_priv.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/memp_std.h b/features/lwipstack/lwip/src/include/lwip/priv/memp_std.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/memp_std.h rename to features/lwipstack/lwip/src/include/lwip/priv/memp_std.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/nd6_priv.h b/features/lwipstack/lwip/src/include/lwip/priv/nd6_priv.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/nd6_priv.h rename to features/lwipstack/lwip/src/include/lwip/priv/nd6_priv.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/tcp_priv.h b/features/lwipstack/lwip/src/include/lwip/priv/tcp_priv.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/tcp_priv.h rename to features/lwipstack/lwip/src/include/lwip/priv/tcp_priv.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/tcpip_priv.h b/features/lwipstack/lwip/src/include/lwip/priv/tcpip_priv.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/priv/tcpip_priv.h rename to features/lwipstack/lwip/src/include/lwip/priv/tcpip_priv.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/autoip.h b/features/lwipstack/lwip/src/include/lwip/prot/autoip.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/autoip.h rename to features/lwipstack/lwip/src/include/lwip/prot/autoip.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/dhcp.h b/features/lwipstack/lwip/src/include/lwip/prot/dhcp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/dhcp.h rename to features/lwipstack/lwip/src/include/lwip/prot/dhcp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/dns.h b/features/lwipstack/lwip/src/include/lwip/prot/dns.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/dns.h rename to features/lwipstack/lwip/src/include/lwip/prot/dns.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/etharp.h b/features/lwipstack/lwip/src/include/lwip/prot/etharp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/etharp.h rename to features/lwipstack/lwip/src/include/lwip/prot/etharp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/icmp.h b/features/lwipstack/lwip/src/include/lwip/prot/icmp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/icmp.h rename to features/lwipstack/lwip/src/include/lwip/prot/icmp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/icmp6.h b/features/lwipstack/lwip/src/include/lwip/prot/icmp6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/icmp6.h rename to features/lwipstack/lwip/src/include/lwip/prot/icmp6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/igmp.h b/features/lwipstack/lwip/src/include/lwip/prot/igmp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/igmp.h rename to features/lwipstack/lwip/src/include/lwip/prot/igmp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/ip.h b/features/lwipstack/lwip/src/include/lwip/prot/ip.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/ip.h rename to features/lwipstack/lwip/src/include/lwip/prot/ip.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/ip4.h b/features/lwipstack/lwip/src/include/lwip/prot/ip4.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/ip4.h rename to features/lwipstack/lwip/src/include/lwip/prot/ip4.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/ip6.h b/features/lwipstack/lwip/src/include/lwip/prot/ip6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/ip6.h rename to features/lwipstack/lwip/src/include/lwip/prot/ip6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/lwip_ethernet.h b/features/lwipstack/lwip/src/include/lwip/prot/lwip_ethernet.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/lwip_ethernet.h rename to features/lwipstack/lwip/src/include/lwip/prot/lwip_ethernet.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/mld6.h b/features/lwipstack/lwip/src/include/lwip/prot/mld6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/mld6.h rename to features/lwipstack/lwip/src/include/lwip/prot/mld6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/nd6.h b/features/lwipstack/lwip/src/include/lwip/prot/nd6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/nd6.h rename to features/lwipstack/lwip/src/include/lwip/prot/nd6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/tcp.h b/features/lwipstack/lwip/src/include/lwip/prot/tcp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/tcp.h rename to features/lwipstack/lwip/src/include/lwip/prot/tcp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/udp.h b/features/lwipstack/lwip/src/include/lwip/prot/udp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/prot/udp.h rename to features/lwipstack/lwip/src/include/lwip/prot/udp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/raw.h b/features/lwipstack/lwip/src/include/lwip/raw.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/raw.h rename to features/lwipstack/lwip/src/include/lwip/raw.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/sio.h b/features/lwipstack/lwip/src/include/lwip/sio.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/sio.h rename to features/lwipstack/lwip/src/include/lwip/sio.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/snmp.h b/features/lwipstack/lwip/src/include/lwip/snmp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/snmp.h rename to features/lwipstack/lwip/src/include/lwip/snmp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/sockets.h b/features/lwipstack/lwip/src/include/lwip/sockets.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/sockets.h rename to features/lwipstack/lwip/src/include/lwip/sockets.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/stats.h b/features/lwipstack/lwip/src/include/lwip/stats.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/stats.h rename to features/lwipstack/lwip/src/include/lwip/stats.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/sys.h b/features/lwipstack/lwip/src/include/lwip/sys.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/sys.h rename to features/lwipstack/lwip/src/include/lwip/sys.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/tcp.h b/features/lwipstack/lwip/src/include/lwip/tcp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/tcp.h rename to features/lwipstack/lwip/src/include/lwip/tcp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/tcpip.h b/features/lwipstack/lwip/src/include/lwip/tcpip.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/tcpip.h rename to features/lwipstack/lwip/src/include/lwip/tcpip.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/timeouts.h b/features/lwipstack/lwip/src/include/lwip/timeouts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/timeouts.h rename to features/lwipstack/lwip/src/include/lwip/timeouts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/udp.h b/features/lwipstack/lwip/src/include/lwip/udp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/lwip/udp.h rename to features/lwipstack/lwip/src/include/lwip/udp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/etharp.h b/features/lwipstack/lwip/src/include/netif/etharp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/etharp.h rename to features/lwipstack/lwip/src/include/netif/etharp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/lowpan6.h b/features/lwipstack/lwip/src/include/netif/lowpan6.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/lowpan6.h rename to features/lwipstack/lwip/src/include/netif/lowpan6.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/lowpan6_opts.h b/features/lwipstack/lwip/src/include/netif/lowpan6_opts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/lowpan6_opts.h rename to features/lwipstack/lwip/src/include/netif/lowpan6_opts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/lwip_ethernet.h b/features/lwipstack/lwip/src/include/netif/lwip_ethernet.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/lwip_ethernet.h rename to features/lwipstack/lwip/src/include/netif/lwip_ethernet.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ccp.h b/features/lwipstack/lwip/src/include/netif/ppp/ccp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ccp.h rename to features/lwipstack/lwip/src/include/netif/ppp/ccp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/chap-md5.h b/features/lwipstack/lwip/src/include/netif/ppp/chap-md5.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/chap-md5.h rename to features/lwipstack/lwip/src/include/netif/ppp/chap-md5.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/chap-new.h b/features/lwipstack/lwip/src/include/netif/ppp/chap-new.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/chap-new.h rename to features/lwipstack/lwip/src/include/netif/ppp/chap-new.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/chap_ms.h b/features/lwipstack/lwip/src/include/netif/ppp/chap_ms.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/chap_ms.h rename to features/lwipstack/lwip/src/include/netif/ppp/chap_ms.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/eap.h b/features/lwipstack/lwip/src/include/netif/ppp/eap.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/eap.h rename to features/lwipstack/lwip/src/include/netif/ppp/eap.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ecp.h b/features/lwipstack/lwip/src/include/netif/ppp/ecp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ecp.h rename to features/lwipstack/lwip/src/include/netif/ppp/ecp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/eui64.h b/features/lwipstack/lwip/src/include/netif/ppp/eui64.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/eui64.h rename to features/lwipstack/lwip/src/include/netif/ppp/eui64.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/fsm.h b/features/lwipstack/lwip/src/include/netif/ppp/fsm.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/fsm.h rename to features/lwipstack/lwip/src/include/netif/ppp/fsm.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ipcp.h b/features/lwipstack/lwip/src/include/netif/ppp/ipcp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ipcp.h rename to features/lwipstack/lwip/src/include/netif/ppp/ipcp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ipv6cp.h b/features/lwipstack/lwip/src/include/netif/ppp/ipv6cp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ipv6cp.h rename to features/lwipstack/lwip/src/include/netif/ppp/ipv6cp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/lcp.h b/features/lwipstack/lwip/src/include/netif/ppp/lcp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/lcp.h rename to features/lwipstack/lwip/src/include/netif/ppp/lcp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/magic.h b/features/lwipstack/lwip/src/include/netif/ppp/magic.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/magic.h rename to features/lwipstack/lwip/src/include/netif/ppp/magic.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/mppe.h b/features/lwipstack/lwip/src/include/netif/ppp/mppe.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/mppe.h rename to features/lwipstack/lwip/src/include/netif/ppp/mppe.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/polarssl/arc4.h b/features/lwipstack/lwip/src/include/netif/ppp/polarssl/arc4.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/polarssl/arc4.h rename to features/lwipstack/lwip/src/include/netif/ppp/polarssl/arc4.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/polarssl/des.h b/features/lwipstack/lwip/src/include/netif/ppp/polarssl/des.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/polarssl/des.h rename to features/lwipstack/lwip/src/include/netif/ppp/polarssl/des.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/polarssl/md4.h b/features/lwipstack/lwip/src/include/netif/ppp/polarssl/md4.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/polarssl/md4.h rename to features/lwipstack/lwip/src/include/netif/ppp/polarssl/md4.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/polarssl/md5.h b/features/lwipstack/lwip/src/include/netif/ppp/polarssl/md5.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/polarssl/md5.h rename to features/lwipstack/lwip/src/include/netif/ppp/polarssl/md5.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/polarssl/sha1.h b/features/lwipstack/lwip/src/include/netif/ppp/polarssl/sha1.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/polarssl/sha1.h rename to features/lwipstack/lwip/src/include/netif/ppp/polarssl/sha1.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ppp.h b/features/lwipstack/lwip/src/include/netif/ppp/ppp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ppp.h rename to features/lwipstack/lwip/src/include/netif/ppp/ppp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ppp_impl.h b/features/lwipstack/lwip/src/include/netif/ppp/ppp_impl.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ppp_impl.h rename to features/lwipstack/lwip/src/include/netif/ppp/ppp_impl.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ppp_opts.h b/features/lwipstack/lwip/src/include/netif/ppp/ppp_opts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/ppp_opts.h rename to features/lwipstack/lwip/src/include/netif/ppp/ppp_opts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppapi.h b/features/lwipstack/lwip/src/include/netif/ppp/pppapi.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppapi.h rename to features/lwipstack/lwip/src/include/netif/ppp/pppapi.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppcrypt.h b/features/lwipstack/lwip/src/include/netif/ppp/pppcrypt.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppcrypt.h rename to features/lwipstack/lwip/src/include/netif/ppp/pppcrypt.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppdebug.h b/features/lwipstack/lwip/src/include/netif/ppp/pppdebug.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppdebug.h rename to features/lwipstack/lwip/src/include/netif/ppp/pppdebug.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppoe.h b/features/lwipstack/lwip/src/include/netif/ppp/pppoe.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppoe.h rename to features/lwipstack/lwip/src/include/netif/ppp/pppoe.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppol2tp.h b/features/lwipstack/lwip/src/include/netif/ppp/pppol2tp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppol2tp.h rename to features/lwipstack/lwip/src/include/netif/ppp/pppol2tp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppos.h b/features/lwipstack/lwip/src/include/netif/ppp/pppos.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/pppos.h rename to features/lwipstack/lwip/src/include/netif/ppp/pppos.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/upap.h b/features/lwipstack/lwip/src/include/netif/ppp/upap.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/upap.h rename to features/lwipstack/lwip/src/include/netif/ppp/upap.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/vj.h b/features/lwipstack/lwip/src/include/netif/ppp/vj.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/ppp/vj.h rename to features/lwipstack/lwip/src/include/netif/ppp/vj.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/slipif.h b/features/lwipstack/lwip/src/include/netif/slipif.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/netif/slipif.h rename to features/lwipstack/lwip/src/include/netif/slipif.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/posix/errno.h b/features/lwipstack/lwip/src/include/posix/errno.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/posix/errno.h rename to features/lwipstack/lwip/src/include/posix/errno.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/posix/netdb.h b/features/lwipstack/lwip/src/include/posix/netdb.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/posix/netdb.h rename to features/lwipstack/lwip/src/include/posix/netdb.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/include/posix/sys/socket.h b/features/lwipstack/lwip/src/include/posix/sys/socket.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/include/posix/sys/socket.h rename to features/lwipstack/lwip/src/include/posix/sys/socket.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/FILES b/features/lwipstack/lwip/src/netif/FILES similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/FILES rename to features/lwipstack/lwip/src/netif/FILES diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/lwip_ethernet.c b/features/lwipstack/lwip/src/netif/lwip_ethernet.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/lwip_ethernet.c rename to features/lwipstack/lwip/src/netif/lwip_ethernet.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/lwip_ethernetif.c b/features/lwipstack/lwip/src/netif/lwip_ethernetif.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/lwip_ethernetif.c rename to features/lwipstack/lwip/src/netif/lwip_ethernetif.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/lwip_lowpan6.c b/features/lwipstack/lwip/src/netif/lwip_lowpan6.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/lwip_lowpan6.c rename to features/lwipstack/lwip/src/netif/lwip_lowpan6.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/lwip_slipif.c b/features/lwipstack/lwip/src/netif/lwip_slipif.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/lwip_slipif.c rename to features/lwipstack/lwip/src/netif/lwip_slipif.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/PPPD_FOLLOWUP b/features/lwipstack/lwip/src/netif/ppp/PPPD_FOLLOWUP similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/PPPD_FOLLOWUP rename to features/lwipstack/lwip/src/netif/ppp/PPPD_FOLLOWUP diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_auth.c b/features/lwipstack/lwip/src/netif/ppp/lwip_auth.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_auth.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_auth.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_ccp.c b/features/lwipstack/lwip/src/netif/ppp/lwip_ccp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_ccp.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_ccp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_chap-md5.c b/features/lwipstack/lwip/src/netif/ppp/lwip_chap-md5.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_chap-md5.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_chap-md5.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_chap-new.c b/features/lwipstack/lwip/src/netif/ppp/lwip_chap-new.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_chap-new.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_chap-new.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_chap_ms.c b/features/lwipstack/lwip/src/netif/ppp/lwip_chap_ms.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_chap_ms.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_chap_ms.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_demand.c b/features/lwipstack/lwip/src/netif/ppp/lwip_demand.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_demand.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_demand.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_eap.c b/features/lwipstack/lwip/src/netif/ppp/lwip_eap.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_eap.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_eap.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_ecp.c b/features/lwipstack/lwip/src/netif/ppp/lwip_ecp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_ecp.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_ecp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_eui64.c b/features/lwipstack/lwip/src/netif/ppp/lwip_eui64.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_eui64.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_eui64.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_fsm.c b/features/lwipstack/lwip/src/netif/ppp/lwip_fsm.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_fsm.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_fsm.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_ipcp.c b/features/lwipstack/lwip/src/netif/ppp/lwip_ipcp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_ipcp.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_ipcp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_ipv6cp.c b/features/lwipstack/lwip/src/netif/ppp/lwip_ipv6cp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_ipv6cp.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_ipv6cp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_lcp.c b/features/lwipstack/lwip/src/netif/ppp/lwip_lcp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_lcp.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_lcp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_magic.c b/features/lwipstack/lwip/src/netif/ppp/lwip_magic.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_magic.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_magic.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_mppe.c b/features/lwipstack/lwip/src/netif/ppp/lwip_mppe.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_mppe.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_mppe.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_multilink.c b/features/lwipstack/lwip/src/netif/ppp/lwip_multilink.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_multilink.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_multilink.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_ppp.c b/features/lwipstack/lwip/src/netif/ppp/lwip_ppp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_ppp.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_ppp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_pppapi.c b/features/lwipstack/lwip/src/netif/ppp/lwip_pppapi.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_pppapi.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_pppapi.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_pppcrypt.c b/features/lwipstack/lwip/src/netif/ppp/lwip_pppcrypt.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_pppcrypt.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_pppcrypt.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_pppoe.c b/features/lwipstack/lwip/src/netif/ppp/lwip_pppoe.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_pppoe.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_pppoe.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_pppol2tp.c b/features/lwipstack/lwip/src/netif/ppp/lwip_pppol2tp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_pppol2tp.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_pppol2tp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_pppos.c b/features/lwipstack/lwip/src/netif/ppp/lwip_pppos.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_pppos.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_pppos.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_upap.c b/features/lwipstack/lwip/src/netif/ppp/lwip_upap.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_upap.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_upap.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_utils.c b/features/lwipstack/lwip/src/netif/ppp/lwip_utils.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_utils.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_utils.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_vj.c b/features/lwipstack/lwip/src/netif/ppp/lwip_vj.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/lwip_vj.c rename to features/lwipstack/lwip/src/netif/ppp/lwip_vj.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/README b/features/lwipstack/lwip/src/netif/ppp/polarssl/README similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/README rename to features/lwipstack/lwip/src/netif/ppp/polarssl/README diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/lwip_arc4.c b/features/lwipstack/lwip/src/netif/ppp/polarssl/lwip_arc4.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/lwip_arc4.c rename to features/lwipstack/lwip/src/netif/ppp/polarssl/lwip_arc4.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/lwip_des.c b/features/lwipstack/lwip/src/netif/ppp/polarssl/lwip_des.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/lwip_des.c rename to features/lwipstack/lwip/src/netif/ppp/polarssl/lwip_des.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/lwip_md4.c b/features/lwipstack/lwip/src/netif/ppp/polarssl/lwip_md4.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/lwip_md4.c rename to features/lwipstack/lwip/src/netif/ppp/polarssl/lwip_md4.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/lwip_md5.c b/features/lwipstack/lwip/src/netif/ppp/polarssl/lwip_md5.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/lwip_md5.c rename to features/lwipstack/lwip/src/netif/ppp/polarssl/lwip_md5.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/lwip_sha1.c b/features/lwipstack/lwip/src/netif/ppp/polarssl/lwip_sha1.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/src/netif/ppp/polarssl/lwip_sha1.c rename to features/lwipstack/lwip/src/netif/ppp/polarssl/lwip_sha1.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/Makefile b/features/lwipstack/lwip/test/fuzz/Makefile similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/Makefile rename to features/lwipstack/lwip/test/fuzz/Makefile diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/README b/features/lwipstack/lwip/test/fuzz/README similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/README rename to features/lwipstack/lwip/test/fuzz/README diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/config.h b/features/lwipstack/lwip/test/fuzz/config.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/config.h rename to features/lwipstack/lwip/test/fuzz/config.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/fuzz.c b/features/lwipstack/lwip/test/fuzz/fuzz.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/fuzz.c rename to features/lwipstack/lwip/test/fuzz/fuzz.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/arp/arp_req.bin b/features/lwipstack/lwip/test/fuzz/inputs/arp/arp_req.bin similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/arp/arp_req.bin rename to features/lwipstack/lwip/test/fuzz/inputs/arp/arp_req.bin diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/icmp/icmp_ping.bin b/features/lwipstack/lwip/test/fuzz/inputs/icmp/icmp_ping.bin similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/icmp/icmp_ping.bin rename to features/lwipstack/lwip/test/fuzz/inputs/icmp/icmp_ping.bin diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/ipv6/neighbor_solicitation.bin b/features/lwipstack/lwip/test/fuzz/inputs/ipv6/neighbor_solicitation.bin similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/ipv6/neighbor_solicitation.bin rename to features/lwipstack/lwip/test/fuzz/inputs/ipv6/neighbor_solicitation.bin diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/ipv6/router_adv.bin b/features/lwipstack/lwip/test/fuzz/inputs/ipv6/router_adv.bin similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/ipv6/router_adv.bin rename to features/lwipstack/lwip/test/fuzz/inputs/ipv6/router_adv.bin diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/tcp/tcp_syn.bin b/features/lwipstack/lwip/test/fuzz/inputs/tcp/tcp_syn.bin similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/tcp/tcp_syn.bin rename to features/lwipstack/lwip/test/fuzz/inputs/tcp/tcp_syn.bin diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/udp/udp_port_5000.bin b/features/lwipstack/lwip/test/fuzz/inputs/udp/udp_port_5000.bin similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/inputs/udp/udp_port_5000.bin rename to features/lwipstack/lwip/test/fuzz/inputs/udp/udp_port_5000.bin diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/lwipopts.h b/features/lwipstack/lwip/test/fuzz/lwipopts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/lwipopts.h rename to features/lwipstack/lwip/test/fuzz/lwipopts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/output_to_pcap.sh b/features/lwipstack/lwip/test/fuzz/output_to_pcap.sh similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/fuzz/output_to_pcap.sh rename to features/lwipstack/lwip/test/fuzz/output_to_pcap.sh diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/core/test_mem.c b/features/lwipstack/lwip/test/unit/core/test_mem.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/core/test_mem.c rename to features/lwipstack/lwip/test/unit/core/test_mem.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/core/test_mem.h b/features/lwipstack/lwip/test/unit/core/test_mem.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/core/test_mem.h rename to features/lwipstack/lwip/test/unit/core/test_mem.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/core/test_pbuf.c b/features/lwipstack/lwip/test/unit/core/test_pbuf.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/core/test_pbuf.c rename to features/lwipstack/lwip/test/unit/core/test_pbuf.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/core/test_pbuf.h b/features/lwipstack/lwip/test/unit/core/test_pbuf.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/core/test_pbuf.h rename to features/lwipstack/lwip/test/unit/core/test_pbuf.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/dhcp/test_dhcp.c b/features/lwipstack/lwip/test/unit/dhcp/test_dhcp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/dhcp/test_dhcp.c rename to features/lwipstack/lwip/test/unit/dhcp/test_dhcp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/dhcp/test_dhcp.h b/features/lwipstack/lwip/test/unit/dhcp/test_dhcp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/dhcp/test_dhcp.h rename to features/lwipstack/lwip/test/unit/dhcp/test_dhcp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/etharp/test_etharp.c b/features/lwipstack/lwip/test/unit/etharp/test_etharp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/etharp/test_etharp.c rename to features/lwipstack/lwip/test/unit/etharp/test_etharp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/etharp/test_etharp.h b/features/lwipstack/lwip/test/unit/etharp/test_etharp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/etharp/test_etharp.h rename to features/lwipstack/lwip/test/unit/etharp/test_etharp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/lwip_check.h b/features/lwipstack/lwip/test/unit/lwip_check.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/lwip_check.h rename to features/lwipstack/lwip/test/unit/lwip_check.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/lwip_unittests.c b/features/lwipstack/lwip/test/unit/lwip_unittests.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/lwip_unittests.c rename to features/lwipstack/lwip/test/unit/lwip_unittests.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/lwipopts.h b/features/lwipstack/lwip/test/unit/lwipopts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/lwipopts.h rename to features/lwipstack/lwip/test/unit/lwipopts.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/mdns/test_mdns.c b/features/lwipstack/lwip/test/unit/mdns/test_mdns.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/mdns/test_mdns.c rename to features/lwipstack/lwip/test/unit/mdns/test_mdns.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/mdns/test_mdns.h b/features/lwipstack/lwip/test/unit/mdns/test_mdns.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/mdns/test_mdns.h rename to features/lwipstack/lwip/test/unit/mdns/test_mdns.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/tcp_helper.c b/features/lwipstack/lwip/test/unit/tcp/tcp_helper.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/tcp_helper.c rename to features/lwipstack/lwip/test/unit/tcp/tcp_helper.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/tcp_helper.h b/features/lwipstack/lwip/test/unit/tcp/tcp_helper.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/tcp_helper.h rename to features/lwipstack/lwip/test/unit/tcp/tcp_helper.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/test_tcp.c b/features/lwipstack/lwip/test/unit/tcp/test_tcp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/test_tcp.c rename to features/lwipstack/lwip/test/unit/tcp/test_tcp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/test_tcp.h b/features/lwipstack/lwip/test/unit/tcp/test_tcp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/test_tcp.h rename to features/lwipstack/lwip/test/unit/tcp/test_tcp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/test_tcp_oos.c b/features/lwipstack/lwip/test/unit/tcp/test_tcp_oos.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/test_tcp_oos.c rename to features/lwipstack/lwip/test/unit/tcp/test_tcp_oos.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/test_tcp_oos.h b/features/lwipstack/lwip/test/unit/tcp/test_tcp_oos.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/tcp/test_tcp_oos.h rename to features/lwipstack/lwip/test/unit/tcp/test_tcp_oos.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/udp/test_udp.c b/features/lwipstack/lwip/test/unit/udp/test_udp.c similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/udp/test_udp.c rename to features/lwipstack/lwip/test/unit/udp/test_udp.c diff --git a/features/FEATURE_LWIP/lwip-interface/lwip/test/unit/udp/test_udp.h b/features/lwipstack/lwip/test/unit/udp/test_udp.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip/test/unit/udp/test_udp.h rename to features/lwipstack/lwip/test/unit/udp/test_udp.h diff --git a/features/FEATURE_LWIP/lwip-interface/lwip_tools.cpp b/features/lwipstack/lwip_tools.cpp similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwip_tools.cpp rename to features/lwipstack/lwip_tools.cpp diff --git a/features/FEATURE_LWIP/lwip-interface/lwipopts.h b/features/lwipstack/lwipopts.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/lwipopts.h rename to features/lwipstack/lwipopts.h diff --git a/features/FEATURE_LWIP/lwip-interface/mbed_lib.json b/features/lwipstack/mbed_lib.json similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/mbed_lib.json rename to features/lwipstack/mbed_lib.json diff --git a/features/FEATURE_LWIP/lwip-interface/ppp_lwip.cpp b/features/lwipstack/ppp_lwip.cpp similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/ppp_lwip.cpp rename to features/lwipstack/ppp_lwip.cpp diff --git a/features/FEATURE_LWIP/lwip-interface/ppp_lwip.h b/features/lwipstack/ppp_lwip.h similarity index 100% rename from features/FEATURE_LWIP/lwip-interface/ppp_lwip.h rename to features/lwipstack/ppp_lwip.h diff --git a/targets/targets.json b/targets/targets.json index 816431e7333..dc0dca2c55a 100755 --- a/targets/targets.json +++ b/targets/targets.json @@ -245,7 +245,6 @@ "detect_code": ["1010"], "device_has": ["USTICKER", "ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "EMAC", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "FLASH"], "release_versions": ["2", "5"], - "features": ["LWIP"], "device_name": "LPC1768", "bootloader_supported": true, "overrides": { @@ -265,7 +264,6 @@ "inherits": ["LPCTarget"], "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "EMAC", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "FLASH"], "release_versions": ["2", "5"], - "features": ["LWIP"], "device_name": "LPC1768", "bootloader_supported": true, "overrides": { @@ -293,7 +291,6 @@ "inherits": ["LPCTarget"], "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "EMAC", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "FLASH"], "release_versions": ["2", "5"], - "features": ["LWIP"], "device_name": "LPC1768", "bootloader_supported": true, "overrides": { @@ -369,7 +366,6 @@ "function": "LPC4088Code.binary_hook" }, "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "EMAC", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"], - "features": ["LWIP"], "device_name": "LPC4088FBD144", "overrides": { "network-default-interface-type": "ETHERNET" @@ -631,7 +627,7 @@ "inherits": ["Target"], "detect_code": ["0240"], "device_has": ["USTICKER", "LPTICKER", "RTC", "CRC", "ANALOGIN", "ANALOGOUT", "EMAC", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE", "STDIO_MESSAGES", "STORAGE", "TRNG", "FLASH"], - "features": ["LWIP", "STORAGE"], + "features": ["STORAGE"], "release_versions": ["2", "5"], "device_name": "MK64FN1M0xxx12", "bootloader_supported": true, @@ -698,7 +694,6 @@ "inherits": ["Target"], "detect_code": ["0311"], "device_has": ["USTICKER", "LPTICKER", "RTC", "ANALOGIN", "ANALOGOUT", "EMAC", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "TRNG", "FLASH"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name": "MK66FN2M0xxx18", "bootloader_supported": true, @@ -778,7 +773,6 @@ "macros": ["CPU_LPC54628J512ET180", "FSL_RTOS_MBED"], "inherits": ["Target"], "device_has": ["USTICKER", "RTC", "ANALOGIN", "EMAC", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "FLASH", "TRNG"], - "features": ["LWIP"], "device_name" : "LPC54628J512ET180", "overrides": { "network-default-interface-type": "ETHERNET" @@ -958,7 +952,6 @@ "macros_add": ["USBHOST_OTHER"], "device_has_add": ["ANALOGOUT", "CAN", "EMAC", "SERIAL_ASYNCH", "SERIAL_FC", "FLASH"], "device_has_remove": ["LPTICKER"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name": "STM32F207ZG", "overrides": { @@ -1159,7 +1152,6 @@ "extra_labels_add": ["STM32F4", "STM32F412xG", "STM32F412ZG", "WICED", "CYW43362"], "macros_add": ["USB_STM_HAL", "USBHOST_OTHER"], "device_has_add": ["CAN", "SERIAL_ASYNCH", "SERIAL_FC", "TRNG", "FLASH", "EMAC"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name": "STM32F412ZG", "bootloader_supported": true, @@ -1280,7 +1272,6 @@ "macros_add": ["USB_STM_HAL", "USBHOST_OTHER"], "device_has_add": ["ANALOGOUT", "CAN", "EMAC", "SERIAL_ASYNCH", "SERIAL_FC", "TRNG", "FLASH"], "detect_code": ["0796"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name": "STM32F429ZI", "bootloader_supported": true, @@ -1313,7 +1304,6 @@ "macros_add": ["MBEDTLS_CONFIG_HW_SUPPORT", "USB_STM_HAL", "USBHOST_OTHER"], "device_has_add": ["ANALOGOUT", "CAN", "EMAC", "SERIAL_FC", "TRNG", "FLASH"], "detect_code": ["0797"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name" : "STM32F439ZI", "bootloader_supported": true, @@ -1392,7 +1382,6 @@ "supported_form_factors": ["ARDUINO"], "detect_code": ["0816"], "device_has_add": ["LPTICKER", "ANALOGOUT", "CAN", "CRC", "EMAC", "SERIAL_ASYNCH", "TRNG", "FLASH"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name": "STM32F746ZG", "bootloader_supported": true, @@ -1424,7 +1413,6 @@ "supported_form_factors": ["ARDUINO"], "detect_code": ["0819"], "device_has_add": ["LPTICKER", "ANALOGOUT", "CAN", "CRC", "EMAC", "SERIAL_ASYNCH", "TRNG", "FLASH"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name": "STM32F756ZG", "overrides": { @@ -1459,7 +1447,6 @@ "macros_add": ["USBHOST_OTHER"], "detect_code": ["0818"], "device_has_add": ["LPTICKER", "ANALOGOUT", "CAN", "CRC", "EMAC", "SERIAL_ASYNCH", "TRNG", "FLASH"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name": "STM32F767ZI", "bootloader_supported": true, @@ -1762,7 +1749,6 @@ "macros_add": ["MBEDTLS_CONFIG_HW_SUPPORT", "USB_STM_HAL", "USBHOST_OTHER"], "device_has_add": ["ANALOGOUT", "CAN", "LOWPOWERTIMER", "SERIAL_FC", "TRNG", "FLASH"], "detect_code": ["9014"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name" : "STM32F439VI", "bootloader_supported": true @@ -1963,7 +1949,6 @@ "detect_code": ["0815"], "macros_add": ["USB_STM_HAL", "USBHOST_OTHER"], "device_has_add": ["LPTICKER", "ANALOGOUT", "CAN", "EMAC", "SERIAL_ASYNCH", "TRNG", "FLASH"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name": "STM32F746NG", "overrides": { @@ -1993,7 +1978,6 @@ "detect_code": ["0817"], "macros_add": ["USB_STM_HAL", "USBHOST_OTHER"], "device_has_add": ["LPTICKER", "ANALOGOUT", "CAN", "EMAC", "SERIAL_ASYNCH", "TRNG", "FLASH"], - "features": ["LWIP"], "release_versions": ["2", "5"], "device_name": "STM32F769NI", "overrides": { @@ -2204,7 +2188,6 @@ "macros": ["MBEDTLS_CONFIG_HW_SUPPORT", "HSE_VALUE=24000000", "HSE_STARTUP_TIMEOUT=5000", "CB_INTERFACE_SDIO","CB_CHIP_WL18XX","SUPPORT_80211D_ALWAYS","WLAN_ENABLED","CB_FEATURE_802DOT11W","CB_FEATURE_802DOT11R","MBEDTLS_ARC4_C","MBEDTLS_DES_C","MBEDTLS_MD4_C","MBEDTLS_MD5_C","MBEDTLS_SHA1_C"], "device_has_add": ["CAN", "EMAC", "TRNG", "FLASH", "WIFI"], "device_has_remove": [], - "features": ["LWIP"], "device_name": "STM32F439ZI", "public": false, "bootloader_supported": true, @@ -2272,7 +2255,6 @@ "macros_add": ["MBEDTLS_CONFIG_HW_SUPPORT", "HSE_VALUE=12000000", "GNSSBAUD=9600"], "overrides": {"lse_available": 0}, "device_has_add": ["ANALOGOUT", "EMAC", "SERIAL_FC", "TRNG", "FLASH"], - "features": ["LWIP"], "public": false, "device_name": "STM32F437VG", "bootloader_supported": true, @@ -2834,7 +2816,6 @@ "supported_toolchains": ["ARM", "GCC_ARM", "IAR"], "extra_labels": ["RENESAS", "RZ_A1XX"], "device_has": ["SLEEP", "USTICKER", "RTC", "ANALOGIN", "CAN", "ETHERNET", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"], - "features": ["LWIP"], "program_cycle_s": 2, "overrides": { "network-default-interface-type": "ETHERNET" @@ -2859,7 +2840,6 @@ "extra_labels_add": ["RZA1UL", "MBRZA1LU"], "device_has_add": ["TRNG"], "device_has_remove": ["ETHERNET"], - "features_remove": ["LWIP"], "release_versions": ["2", "5"], "overrides": { "network-default-interface-type": null @@ -3859,7 +3839,6 @@ "inherits": ["Target"], "macros_add": ["MBEDTLS_CONFIG_HW_SUPPORT"], "device_has": ["RTC", "ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "STDIO_MESSAGES", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "TRNG", "CAN", "FLASH", "EMAC"], - "features": ["LWIP"], "release_versions": ["5"], "device_name": "NUC472HI8AE", "bootloader_supported": true, @@ -4001,7 +3980,6 @@ "macros": ["__RTL8195A__","CONFIG_PLATFORM_8195A","CONFIG_MBED_ENABLED","PLATFORM_CMSIS_RTOS","MBED_FAULT_HANDLER_DISABLED"], "supported_toolchains": ["GCC_ARM", "ARM", "IAR"], "device_has": ["ANALOGIN", "ANALOGOUT", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SPI", "TRNG", "FLASH", "EMAC"], - "features": ["LWIP"], "post_binary_hook": { "function": "RTL8195ACode.binary_hook", "toolchains": ["ARM_STD", "GCC_ARM", "IAR"] @@ -4130,7 +4108,6 @@ "inherits": ["Target"], "macros_add": ["MBEDTLS_CONFIG_HW_SUPPORT"], "device_has": ["RTC", "ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SERIAL_ASYNCH", "SERIAL_FC", "STDIO_MESSAGES", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "TRNG", "FLASH", "CAN", "EMAC"], - "features": ["LWIP"], "release_versions": ["5"], "device_name": "M487JIDAE", "bootloader_supported": true, From c544ce0a3b94f88e66b005208352d201ff5e835a Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Thu, 21 Jun 2018 10:53:02 +0300 Subject: [PATCH 75/95] Add deprecation warning for those who enable LWIP or NANOSTACK This is dropped by linker so does not cause any RAM/ROM cost. --- .../FEATURE_LWIP/feature_lwip_is_deprecated.c | 24 +++++++++++++++++++ .../feature_nanostack_is_deprecated.c | 24 +++++++++++++++++++ 2 files changed, 48 insertions(+) create mode 100644 features/deprecated_warnings/FEATURE_LWIP/feature_lwip_is_deprecated.c create mode 100644 features/deprecated_warnings/FEATURE_NANOSTACK/feature_nanostack_is_deprecated.c diff --git a/features/deprecated_warnings/FEATURE_LWIP/feature_lwip_is_deprecated.c b/features/deprecated_warnings/FEATURE_LWIP/feature_lwip_is_deprecated.c new file mode 100644 index 00000000000..010cfd14f8b --- /dev/null +++ b/features/deprecated_warnings/FEATURE_LWIP/feature_lwip_is_deprecated.c @@ -0,0 +1,24 @@ +/* + * Copyright (c) 2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "platform/mbed_toolchain.h" + + +MBED_DEPRECATED_SINCE("5.10", "FEATURE_LWIP is deprecated. You do not need to enable it anymore in mbed_app.json") +static void feature_lwip(void) { } +void dummy_feature_lwip_is_deprecated(void) { feature_lwip(); } diff --git a/features/deprecated_warnings/FEATURE_NANOSTACK/feature_nanostack_is_deprecated.c b/features/deprecated_warnings/FEATURE_NANOSTACK/feature_nanostack_is_deprecated.c new file mode 100644 index 00000000000..03367cba729 --- /dev/null +++ b/features/deprecated_warnings/FEATURE_NANOSTACK/feature_nanostack_is_deprecated.c @@ -0,0 +1,24 @@ +/* + * Copyright (c) 2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "platform/mbed_toolchain.h" + + +MBED_DEPRECATED_SINCE("5.10", "FEATURE_NANOSTACK is deprecated. You do not need to enable it anymore in mbed_app.json") +static void feature_nanostack(void) { } +void dummy_feature_nanostack_is_deprecated(void) { feature_nanostack(); } From 699811be722a07f06d8a24febe2f7add8c79f5ed Mon Sep 17 00:00:00 2001 From: Kari Haapalehto Date: Thu, 21 Jun 2018 08:50:06 +0300 Subject: [PATCH 76/95] Add binary drivers for MTB_USI_WM_BN_BM_22 and MTB_ADV_WISE_1530 --- .../targets/TARGET_CYW4343X/HCIDriver.cpp | 443 ++++++++++++++++++ .../libwiced_drivers.ar | Bin 0 -> 2560578 bytes .../libwiced_drivers.ar | Bin 0 -> 2560704 bytes .../libwiced_drivers.a | Bin 0 -> 1156898 bytes .../libwiced_drivers.a | Bin 0 -> 1156524 bytes .../libwiced_drivers.a | Bin 0 -> 2596270 bytes .../libwiced_drivers.a | Bin 0 -> 2596882 bytes targets/targets.json | 6 +- 8 files changed, 447 insertions(+), 2 deletions(-) create mode 100644 features/FEATURE_BLE/targets/TARGET_CYW4343X/HCIDriver.cpp create mode 100644 targets/TARGET_WICED/TOOLCHAIN_ARM/TARGET_MTB_ADV_WISE_1530/libwiced_drivers.ar create mode 100644 targets/TARGET_WICED/TOOLCHAIN_ARM/TARGET_MTB_USI_WM_BN_BM_22/libwiced_drivers.ar create mode 100644 targets/TARGET_WICED/TOOLCHAIN_GCC_ARM/TARGET_MTB_ADV_WISE_1530/libwiced_drivers.a create mode 100644 targets/TARGET_WICED/TOOLCHAIN_GCC_ARM/TARGET_MTB_USI_WM_BN_BM_22/libwiced_drivers.a create mode 100644 targets/TARGET_WICED/TOOLCHAIN_IAR/TARGET_MTB_ADV_WISE_1530/libwiced_drivers.a create mode 100644 targets/TARGET_WICED/TOOLCHAIN_IAR/TARGET_MTB_USI_WM_BN_BM_22/libwiced_drivers.a diff --git a/features/FEATURE_BLE/targets/TARGET_CYW4343X/HCIDriver.cpp b/features/FEATURE_BLE/targets/TARGET_CYW4343X/HCIDriver.cpp new file mode 100644 index 00000000000..532594e3fbd --- /dev/null +++ b/features/FEATURE_BLE/targets/TARGET_CYW4343X/HCIDriver.cpp @@ -0,0 +1,443 @@ +/* + * Copyright (c) 2018 ARM Limited + * + * Licensed under the Apache License, Version 2.0 (the "License"); + * you may not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include +#include "CordioBLE.h" +#include "CordioHCIDriver.h" +#include "hci_api.h" +#include "hci_cmd.h" +#include "hci_core.h" +#include "bstream.h" +#include +#include "hci_mbed_os_adaptation.h" +#include "H4TransportDriver.h" + +extern const int brcm_patch_ram_length; +extern const uint8_t brcm_patchram_buf[]; + +static const uint8_t pre_brcm_patchram_buf[] = { + // RESET followed by download mini driver cmd + 0x03, 0x0C, 0x00, + 0x2E, 0xFC, 0x00, +}; +static const int pre_brcm_patch_ram_length = sizeof(pre_brcm_patchram_buf); + +#define HCI_RESET_RAND_CNT 4 +#define HCI_VS_CMD_SET_SLEEP_MODE 0xFC27 + + +extern "C" uint32_t Set_GPIO_Clock(uint32_t port_idx); + +// 0: push pull +// 1: open drain +static void output_mode(PinName pin, int mode) +{ + MBED_ASSERT(pin != (PinName)NC); + uint32_t port_index = STM_PORT(pin); + uint32_t pin_index = STM_PIN(pin); + + // Enable GPIO clock + uint32_t gpio_add = Set_GPIO_Clock(port_index); + GPIO_TypeDef *gpio = (GPIO_TypeDef *)gpio_add; + + + /* Output mode configuration*/ + gpio->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pin_index)) ; + gpio->OTYPER |= (uint16_t)(((uint16_t)mode) << ((uint16_t)pin_index)); +} + +namespace ble { +namespace vendor { +namespace wise1530 { + +class HCIDriver : public cordio::CordioHCIDriver { +public: + HCIDriver( + cordio::CordioHCITransportDriver& transport_driver, + PinName bt_host_wake_name, + PinName bt_device_wake_name, + PinName bt_power_name + ) : cordio::CordioHCIDriver(transport_driver), + bt_host_wake_name(bt_host_wake_name), + bt_device_wake_name(bt_device_wake_name), + bt_power_name(bt_power_name), + bt_host_wake(bt_host_wake_name, PIN_INPUT, PullNone, 0), + bt_device_wake(bt_device_wake_name, PIN_OUTPUT, PullDefault, 1), + bt_power(bt_power_name, PIN_OUTPUT, PullUp, 0), + service_pack_index(0), + service_pack_ptr(0), + service_pack_length(0), + service_pack_next(), + service_pack_transfered(false) { + } + + virtual void do_initialize() + { + output_mode(bt_host_wake_name, 1); + output_mode(bt_device_wake_name, 0); + output_mode(bt_power_name, 1); + + wait_ms(500); + + bt_device_wake = 0; + wait_ms(500); + + bt_power = 1; + wait_ms(500); + } + + virtual void do_terminate() { } + + virtual void start_reset_sequence() + { + prepare_service_pack_transfert(); + } + + virtual void handle_reset_sequence(uint8_t *pMsg) + { + uint16_t opcode; + static uint8_t randCnt; + + /* if event is a command complete event */ + if (*pMsg == HCI_CMD_CMPL_EVT) { + /* parse parameters */ + pMsg += HCI_EVT_HDR_LEN; + pMsg++; /* skip num packets */ + BSTREAM_TO_UINT16(opcode, pMsg); + pMsg++; /* skip status */ + + if (service_pack_transfered == false) { + randCnt = 0; + ack_service_pack_command(opcode, pMsg); + return; + } + + /* decode opcode */ + switch (opcode) { + // Note: Reset is handled by ack_service_pack. + case HCI_VS_CMD_SET_SLEEP_MODE: + HciWriteLeHostSupport(); + break; + + case HCI_OPCODE_WRITE_LE_HOST_SUPPORT: + randCnt = 0; + /* send next command in sequence */ + HciSetEventMaskCmd((uint8_t *) hciEventMask); + break; + + case HCI_OPCODE_SET_EVENT_MASK: + randCnt = 0; + /* send next command in sequence */ + HciLeSetEventMaskCmd((uint8_t *) hciLeEventMask); + break; + + case HCI_OPCODE_LE_SET_EVENT_MASK: + /* send next command in sequence */ + HciSetEventMaskPage2Cmd((uint8_t *) hciEventMaskPage2); + break; + + case HCI_OPCODE_SET_EVENT_MASK_PAGE2: + /* send next command in sequence */ + HciReadBdAddrCmd(); + break; + + case HCI_OPCODE_READ_BD_ADDR: + /* parse and store event parameters */ + BdaCpy(hciCoreCb.bdAddr, pMsg); + HciLeReadBufSizeCmd(); + break; + + case HCI_OPCODE_LE_READ_BUF_SIZE: + /* parse and store event parameters */ + BSTREAM_TO_UINT16(hciCoreCb.bufSize, pMsg); + BSTREAM_TO_UINT8(hciCoreCb.numBufs, pMsg); + + // FixMe: The number of ACL buffer returned by the chip is + // incorrect. If more than two ACL packets are present in + // the controller, it may block the controller. + // Important: The ACL overflow event is **not** reported + // by the controller. + hciCoreCb.numBufs = 2; + + /* initialize ACL buffer accounting */ + hciCoreCb.availBufs = hciCoreCb.numBufs; + + /* send next command in sequence */ + HciLeReadSupStatesCmd(); + break; + + case HCI_OPCODE_LE_READ_SUP_STATES: + /* parse and store event parameters */ + memcpy(hciCoreCb.leStates, pMsg, HCI_LE_STATES_LEN); + + /* send next command in sequence */ + HciLeReadWhiteListSizeCmd(); + break; + + case HCI_OPCODE_LE_READ_WHITE_LIST_SIZE: + /* parse and store event parameters */ + BSTREAM_TO_UINT8(hciCoreCb.whiteListSize, pMsg); + + /* send next command in sequence */ + HciLeReadLocalSupFeatCmd(); + break; + + case HCI_OPCODE_LE_READ_LOCAL_SUP_FEAT: + /* parse and store event parameters */ + BSTREAM_TO_UINT16(hciCoreCb.leSupFeat, pMsg); + + /* send next command in sequence */ + hciCoreReadResolvingListSize(); + break; + + case HCI_OPCODE_LE_READ_RES_LIST_SIZE: + /* parse and store event parameters */ + BSTREAM_TO_UINT8(hciCoreCb.resListSize, pMsg); + + /* send next command in sequence */ + hciCoreReadMaxDataLen(); + break; + + case HCI_OPCODE_LE_READ_MAX_DATA_LEN: { + uint16_t maxTxOctets; + uint16_t maxTxTime; + + BSTREAM_TO_UINT16(maxTxOctets, pMsg); + BSTREAM_TO_UINT16(maxTxTime, pMsg); + + /* use Controller's maximum supported payload octets and packet duration times + * for transmission as Host's suggested values for maximum transmission number + * of payload octets and maximum packet transmission time for new connections. + */ + HciLeWriteDefDataLen(maxTxOctets, maxTxTime); + } break; + + case HCI_OPCODE_LE_WRITE_DEF_DATA_LEN: + if (hciCoreCb.extResetSeq) { + /* send first extended command */ + (*hciCoreCb.extResetSeq)(pMsg, opcode); + } else { + /* initialize extended parameters */ + hciCoreCb.maxAdvDataLen = 0; + hciCoreCb.numSupAdvSets = 0; + hciCoreCb.perAdvListSize = 0; + + /* send next command in sequence */ + HciLeRandCmd(); + } + break; + + case HCI_OPCODE_LE_READ_MAX_ADV_DATA_LEN: + case HCI_OPCODE_LE_READ_NUM_SUP_ADV_SETS: + case HCI_OPCODE_LE_READ_PER_ADV_LIST_SIZE: + if (hciCoreCb.extResetSeq) { + /* send next extended command in sequence */ + (*hciCoreCb.extResetSeq)(pMsg, opcode); + } + break; + + case HCI_OPCODE_LE_RAND: + /* check if need to send second rand command */ + if (randCnt < (HCI_RESET_RAND_CNT-1)) { + randCnt++; + HciLeRandCmd(); + } else { + uint8_t addr[6] = { 0 }; + memcpy(addr, pMsg, sizeof(addr)); + DM_RAND_ADDR_SET(addr, DM_RAND_ADDR_STATIC); + // note: will invoke set rand address + cordio::BLE::deviceInstance().getGap().setAddress( + BLEProtocol::AddressType::RANDOM_STATIC, + addr + ); + } + break; + + case HCI_OPCODE_LE_SET_RAND_ADDR: + /* send next command in sequence */ + signal_reset_sequence_done(); + break; + + default: + break; + } + } + } + +private: + + // send pre_brcm_patchram_buf + void prepare_service_pack_transfert(void) + { + service_pack_ptr = pre_brcm_patchram_buf; + service_pack_length = pre_brcm_patch_ram_length; + service_pack_next = &HCIDriver::start_service_pack_transfert; + service_pack_index = 0; + service_pack_transfered = false; + send_service_pack_command(); + } + + // Called once pre_brcm_patchram_buf has been transferred; send brcm_patchram_buf + void start_service_pack_transfert(void) + { + service_pack_ptr = brcm_patchram_buf; + service_pack_length = brcm_patch_ram_length; + service_pack_next = &HCIDriver::terminate_service_pack_transfert; + service_pack_index = 0; + service_pack_transfered = false; + send_service_pack_command(); + } + + // Called once post_brcm_patchram_buf has been transferred; start regular initialization. + void terminate_service_pack_transfert(void) + { + service_pack_ptr = NULL; + service_pack_length = 0; + service_pack_next = NULL; + service_pack_index = 0; + service_pack_transfered = true; + wait_ms(1000); + set_sleep_mode(); + } + + void send_service_pack_command(void) + { + uint16_t cmd_len = service_pack_ptr[service_pack_index + 2]; + uint16_t cmd_opcode = (service_pack_ptr[service_pack_index + 1] << 8) | service_pack_ptr[service_pack_index + 0]; + uint8_t *pBuf = hciCmdAlloc(cmd_opcode, cmd_len); + if (pBuf) { + memcpy(pBuf + HCI_CMD_HDR_LEN, service_pack_ptr + service_pack_index + HCI_CMD_HDR_LEN, cmd_len); + hciCmdSend(pBuf); + } else { + } + } + + void ack_service_pack_command(uint16_t opcode, uint8_t* msg) + { + uint16_t cmd_opcode = (service_pack_ptr[service_pack_index + 1] << 8) | service_pack_ptr[service_pack_index + 0]; + + if (cmd_opcode != opcode) { + // DO something in case of error + + while (true); + + } + + // update service pack index + service_pack_index += (HCI_CMD_HDR_LEN + service_pack_ptr[service_pack_index + 2]); + + if (service_pack_index < service_pack_length) { + send_service_pack_command(); + } else { + (this->*service_pack_next)(); + } + } + + void set_sleep_mode() + { + uint8_t *pBuf; + if ((pBuf = hciCmdAlloc(HCI_VS_CMD_SET_SLEEP_MODE, 12)) != NULL) + { + pBuf[HCI_CMD_HDR_LEN] = 0x00; // no sleep moode + pBuf[HCI_CMD_HDR_LEN + 1] = 0x00; // no idle threshold host (N/A) + pBuf[HCI_CMD_HDR_LEN + 2] = 0x00; // no idle threshold HC (N/A) + pBuf[HCI_CMD_HDR_LEN + 3] = 0x00; // BT WAKE + pBuf[HCI_CMD_HDR_LEN + 4] = 0x00; // HOST WAKE + pBuf[HCI_CMD_HDR_LEN + 5] = 0x00; // Sleep during SCO + pBuf[HCI_CMD_HDR_LEN + 6] = 0x00; // Combining sleep mode and SCM + pBuf[HCI_CMD_HDR_LEN + 7] = 0x00; // Tristate TX + pBuf[HCI_CMD_HDR_LEN + 8] = 0x00; // Active connection handling on suspend + pBuf[HCI_CMD_HDR_LEN + 9] = 0x00; // resume timeout + pBuf[HCI_CMD_HDR_LEN + 10] = 0x00; // break to host + pBuf[HCI_CMD_HDR_LEN + 10] = 0x00; // Pulsed host wake + hciCmdSend(pBuf); + } + } + + static const uint16_t HCI_OPCODE_WRITE_LE_HOST_SUPPORT = 0x0C6D; + + void HciWriteLeHostSupport() + { + uint8_t *pBuf; + if ((pBuf = hciCmdAlloc(HCI_OPCODE_WRITE_LE_HOST_SUPPORT, 2)) != NULL) + { + pBuf[HCI_CMD_HDR_LEN] = 0x01; + pBuf[HCI_CMD_HDR_LEN + 1] = 0x00; + hciCmdSend(pBuf); + } + } + + void hciCoreReadResolvingListSize(void) + { + /* if LL Privacy is supported by Controller and included */ + if ((hciCoreCb.leSupFeat & HCI_LE_SUP_FEAT_PRIVACY) && + (hciLeSupFeatCfg & HCI_LE_SUP_FEAT_PRIVACY)) + { + /* send next command in sequence */ + HciLeReadResolvingListSize(); + } + else + { + hciCoreCb.resListSize = 0; + + /* send next command in sequence */ + hciCoreReadMaxDataLen(); + } + } + + void hciCoreReadMaxDataLen(void) + { + /* if LE Data Packet Length Extensions is supported by Controller and included */ + if ((hciCoreCb.leSupFeat & HCI_LE_SUP_FEAT_DATA_LEN_EXT) && + (hciLeSupFeatCfg & HCI_LE_SUP_FEAT_DATA_LEN_EXT)) + { + /* send next command in sequence */ + HciLeReadMaxDataLen(); + } + else + { + /* send next command in sequence */ + HciLeRandCmd(); + } + } + + PinName bt_host_wake_name; + PinName bt_device_wake_name; + PinName bt_power_name; + DigitalInOut bt_host_wake; + DigitalInOut bt_device_wake; + DigitalInOut bt_power; + size_t service_pack_index; + const uint8_t* service_pack_ptr; + int service_pack_length; + void (HCIDriver::*service_pack_next)(); + bool service_pack_transfered; + +}; + +} // namespace wise1530 +} // namespace vendor +} // namespace ble + +ble::vendor::cordio::CordioHCIDriver& ble_cordio_get_hci_driver() { + static ble::vendor::cordio::H4TransportDriver transport_driver( + /* TX */ PA_2, /* RX */ PA_3, /* cts */ PA_0, /* rts */ PA_1, 115200 + ); + static ble::vendor::wise1530::HCIDriver hci_driver( + transport_driver, /* host wake */ PC_0, /* device wake */ PB_8, /* bt_power */ PC_6 + ); + return hci_driver; +} diff --git a/targets/TARGET_WICED/TOOLCHAIN_ARM/TARGET_MTB_ADV_WISE_1530/libwiced_drivers.ar b/targets/TARGET_WICED/TOOLCHAIN_ARM/TARGET_MTB_ADV_WISE_1530/libwiced_drivers.ar new file mode 100644 index 0000000000000000000000000000000000000000..6831273943ea98ede32a9220f5a66a9d1d559ea5 GIT binary patch literal 2560578 zcmeFa3wT@CeJ6McQX(zOwk$c0lQ<5nFp2D%x&#PPq#Joef`AB%514=?$4z?$0+%E# z5J2!CrL3oQ65DaoG-;>LnXm1%owk!^GCQ^>?$>teaW?Di_UqTo=VY@x=}!A?zIkkI zCp)#1Oq*`I&Hn!9aqqb=;DVs+OhbHvh;#mr^FROd`k&|j&i57?#m)N;=~3rrTnX~u z>i^N`#LRSThT&W~q-jI{Nz;D$KX&~N9QtkTd+Pg{yS0Juv2P^%o7(IC{og*L4aQ#a z|NgUQw84Py(2=<2_%{BDHbmcl_iKCdJ&^w+ZO^}dIi(%g!|%aQ9Mr7u%TH(ruhDn7 zbyRbF|E!@6hxm?UZ`A_7|MrvG$o_X<2m5uP?>cb(vCn9ZZ|h<0diVEF?$)mF@;!X^ z?=;8vvk~oZpWho|Yg*{e!Co6_2U7vIm{t=-t?_og3wSo^;C{@tzGO&Zf0J|Ni0q z+ASTvZ;Jn#c1^zj`Wfv_UB0)zr>b@Q{`6ZoA>(rjaBW<0pHtx zq@h{g=RU68*2niPi?3*&@4uYV-m?GQl@8weG@9$N$w~OyP|KiJ<`W^ibzpTmcyH>xTeLsBPoxM-{d-~n1HCx77 zdwtz(7==>FXqa2IZPO^UjP*vX+R{{banmebHY#S}vRQHfHcTfX!bY*(XqeTOQ7@ZC z(7${Gl|Jba|)n`V&jEYZL3@~b{f;!&CPH$aX|wSCgRzLAMTB+ zSZVY?H6_w2ZeE^<8-+?Gbb2nz>ebMcGJoZ2kt7Y5y-6V`BQh$j(5Weeu_+>Kg)BOm zL8M58<*m?^GRcyO3>wuB_L@h~Aw|%IlvJiyDOWEWsG8aAc5g~$g!MKN=8RCJrwn5? zbs;ttuJkx|ZlM{9_au0)J_ybaJ+z$IS~E-2NmR_WLh*7Yy}g}EO>dZ0vr%Z7ndMyE zh)u1xtHoBiRyB&~YS6+n+4OdHI|a;CYJ2ru-bhW<>P_C_c`I$0peFS7@`hP5TAPRv zeUXaLIo{YQw>FJJV?*IwGRxI+%lJUsY>V!M@e|QabE{C_tTmjVO5v)pRjyRZO%oE8 zR6$GVm>?*6yRC8+BKwHCjs%;V-Yih(>6aeGx5`_p2)-h-NIwP-qxt9S4SN9P?rI@8Hs(tiNyiPklQbf%U0^b8`M$z)gQ zJB)-T^$sMRNu`qfhmy{;QewZsBs8UGI0;ATJD~JH>K#%#68j7)A@Ci;N=JM-u<%y5 zS!k4Y3JudJ*NmN7<1$QF(cyD=)of98xw_#C=8cxwvdtF8CQWV2e1LJV^A0S00Pzru z!D6e8u}o#^7+aLYL_Brs4JSSyJowX=3x@q`HfXw9GPhw|C^=$a zTd787^?`*#wNydBS8tSSjdH83qC*`9k=XnxhM8?Gn4%iZdFzcDlEAdLvc=}+ERrd? zQ0K&iB_rB(8%}%*TlG@gs23WAEm*mzm=-e2B5UR7SV3Pc)pq!7+(uy?NL7g?DSustHOcCh7gfvvGjb_~}qOufinVr$iTCoW!ZLnEwwlQ*83E2Et zW@$RXft4CMN2vqKR6;k4x ztiqyhW70&1vsk#1V3re_D54oxQ9P{TSj4SHq1vPsDjQ?%Y72E>+#mSd7eG%A`9#b{!AtJJQTs9#vE;$_Qf9L)=DB{R-)FxV=h8Bj6?OQ(dI%Im9P zRtsxrc9w){*+{7yY|d$+po3^*G%T#6NkKx%%7U}D6{I2pfn+i5Y?BBz2;b7TW#*X8WstR9VuOLTRl z7`qKPYkrtQ4azMqP@lZ*6j0}3?(nXVnPf0sW>=SFC$eR3VZNC#CRujaD2UMnt(Gib zG_b8g6*Xsz7Jx|sjDzR{xN15f80hyf4qRoNgfR~`(5=~mg@YJ-%xaeE#VyvuY!@0N z0meNNfXB0L*{UzahFL0$zS4%5YsFSYEj1Mcrv9KhuZ%Q4K`v5m3I<22tV+B~ zGC2S@d{95oc4WdTpLH~gEhym%3TLxc!^FkPDANwhi8m5?P$GHnW^i4wcoDNnI{~cy z!eU{KYfTm@in9)r(KR483NVYg8boetVr`$znAqgND6bclRW>Ute!zCs2aJB8S*!5Y z$a{GVcWvJDb3+MLlBR;z$XhBmS?{1gSvI--MaW9fjbshxYc1HsWZ)>qP2DuP&KVZ< zHjEPsISdD*U2PWD6`>1_EhZ&qUD{f4tGQFC$ENIGRK;XyB5wa$y9%t$R;_|nfOY|c z5Lm0tZ$1612^$lCWw|^X}Hpeh72pj;$l8q)yD zkg09Uq?s#vWU%A|9t%-445|u{?JzMComdt5=F?ypC1NB|;)>YdY&cVMKrtyn?JV;V zNP&os&2B0xOsSsE=pxp`G3fJY8;W3~#k1stb=6oi3lN+S88C}j?i56&x+}3(VYtx= z;IEcV%nq5l-6RCS?w%Mdl|<}O3|rc$RJ>zR5NhqRn^~jTEVE_A=4P$pQD@U^(4?GN zHq+5n?3utwq>-LY<*D2i{t~?mbC7Atof>sW)D@An=Yi35SSXiSeLgvab-vZ+3vd=W zrc``4jg90k^;ja$zB3df&k0n%7T1Dh6hijCy7-1}zg>vCR_t-D=Uq znofHSyJmLXvLVg(TC>@^up6{TwO24>-I z6$`M}8s=I96FvIP5^h(Wg0RlBuvWt&ViUS&I6Mw#JucH6vrxhC;EWeWoziJB65bU# zfUL!;!?uYmU~84er6$&1%IIQI=#?^?2($`bROrM`T$*lvf=L+mQ_EXztV^M1+mu-$SP47K*gCiaEGWBRFQooX#jELh9K$|ddo z7wUzza)mErQd489^221q6ABRB4i-|0ws{o;;Fc{D4I_mjx7?|Ax*(WC77JMDf!$K1 z^G?>_z>;Ld7;Jcbr4hkJPHUss4Wg0Vy~en z0M|_01@R&A>m*2a(!S|3ODt}I#lBUzVs%-lSFUVUYdGWKRB&y*gr#$TZj%I2SdZ62eTV^hp(tg0z5{7V_jPEptTF+uEzUhHea+; zw(LcQ&1O2*s?HO&7>9UHDUiV zVeDv}08kWCkF(90jhaJ$6iWsbqV4q~#;0DbvE#5}_0blY0L&0_Mxos{l#!9JEYp`W z6dQFP!~(w3KWMNP_Av5EOw-G^3Y@xM2u+|Xse1*!HhRc#6 zu*bZiNPqLjhPZ4M1yEDXJs$68_Sg_#Rz$MxVO23V3PqeUa17GKDbODB0dlLssWo4d ziDSSjC06ze$Sfy){g5Np*6opZq2LlO3kT_o6f zM+=3KiCKM_&Kp^U)v9f5U}M%%&I*(kXtC69kP&D{EBihjy17nRK^>h~w3h4CBqlA< zz*1`!aV`pbY073TgD{H@+MxR?OhP%N!aBmjzO_QjwxX<_*V=`4Ml<__=abH}G;wYb zW+IF}ejEq~*O}tvSr?qosI!BArKZ7-&RJ(T=l~j9)GKZ!aDHQ|Ffm!28K3YuztI^} zJ-g8f6X!Nqa@KwhsfA54#X_tTimHN>2@d1(opp(rnzwwa`$vCe+gf98J~%pUR~oTfKo=j*oua`VneT% zfW%DHct@Nw8-&%OQ%g-8BgL|%162WF0!_`;s$8)d2;OXMO~ls|SFZ4r!pLbMUWiSO zm*~=_`!sea0yVQC2$0|O;%sigNYch^8Y`kAJP(T@NlVMgt&%%xm5%<3$P}5kvz5wR zp?W!%gJo62`B~0V1;zbAKCwJXusCbBNTwX$U*>EP=Ll!=Nq!cagELhqy3HnSF8SRM zH5-dG@Not!bH?1ts)Hv*)oLww93%mzO@?qbxw?||#>5;^tMg8j^VoNDAY5E^A|R}A zSS;Y4;igUCl$}WsbBoGieIs*nchn7qltHk8Y)*?)^YVoQd6j`u3n`uWY zWQXmG#`?55ZBEP-d>UaGe6?}-^RerjfV+(+Lb&{cJJMW=x?nKTm9OA8-NlDV5>TLwa%1e#r#i)GpE z69%W+=@Y$}UBX6@7sxslB|7fUN{#lg5Xb&sj43-|o;h%+E26wE>Yp~I<>UM!0W+v^=;XFdS?nv7nu?T^MGWje{uj05I z)i@qYC2ZpHhH~p_j_s{V8Ryfv`K8!wa`Bu}_B_%R$J-^bOD|>VrjmcXLGRB1%``0| z6FOp)(M!Z+@?!K7;oSRjNRQV-Mz!Efej%4q1SI{43Ym!$p#rl8LgKvWAVY{%S3Xd3 zxW#BOKc57r`SP~HY$>@SyKzECFs?wez*oT(cEA@GrI=a#w39`MFAqO}&YY7Gm zmvShOMaV`5reILH>=d3uh?56``I~?7@p4c^&1aU7I)=h^ZdLO!Ng#Zf`YKSHkya5YZvRJ$vMJWj!>R5Ra=>O|D%z))|o;5(&JVjJx zJ2st3udoWPU@Bd)jc66B9hIfsZR(@dWZWrReXXEl#V>x7mBlPE5zb*uVuhe+g2nMn zNf9ZE3M|)d)``N_I<-!ZP>3Y#6&yQYW2Mc8#gh=!Sy8udfvC$OA_=qswYq=2RkcN4 zSUc_ zikalQYoZ={vGTa5&JNAWexIS>C}XDjFxxo*<+e<~HbMx?YlN^^Aq-XGT9wrl7R`c6 z<>!&ugQ&J^?WQy@DOR*1@pF~$X3o;Zx<%}v=EZeFDU)bD3>)Wr86%lzobpyOJ}<#S z!qiG~rJBO5f7RS*R|*ZODhU=>dh7I%YG=nQ zVyq@A!%8vmb0rQ2OSH8tj2*uOa<%mqT?S<1Hx;EY#{_o=*pW%<`q(jd!nE2y3(&lc z{}44qs+->RaX{P}mnr0^OmUXDvB*xTE2^^cgG$h?Tzd_Z2E2hJ%7FlLS7|#pw^_i7rDVXSDtz+n7bQ$p z5Zm1ZvGR5kEVhOleYtLTTKX9 z3c+tHANcJRF1Lk6!%beIwk)oq%i)AR4kPC_%j>dhCgJi>2o~2wP3569yLO|LE|12F zkhO@%a$rR_Vbo*C7k44%+rmn)d1u>|3Y6(cAxCT2s6jM^^`t}HKF%qs@v`VFE;3@J z%7vK6g9>~tR;D8{yizlWqgspEmQWGPo6s_?+$e&GSdj)_bP_8DO3AW#tQ;yL1$0li z1cUCWn3$ZNiA}9_wPJkHgS#gmbaYRcZ{kYwDvFFx&)C>Ok#qC;RgqU2RO%2#C6hK4 zT{CCAlF2JnEF6Ai+4^l6{|rJQhvjd@t|Vh<3Y?y>R+4d7c)}GFQLTAc_n-Dhh>kU_BsD}U_J zz7>gO2$=W0pH&{&w=gq7?vsHTpV1e8pYDv{E~7TrSc2L z5}v*&xI1$R$8z9exhl0IVyO>yr6A^W0%3_AWK)}q1CYZb2X)$7z(%*d{^^{i)OT>V z*%&Xz3)5?-{N5u9fv)H@))gHJ&0bs;yCe4UtR2T^glIUVO^UW>A`}verJpHU1I^`U zm*?l+#~QK{xxzNP7(GKfkB3nj^Yn^aF0a5aJ!o#Sm8yB1>X0cqM=RpGSlhAW!tV<; zT&uzIfRJ#hP_BjrE0zT@UcrQ)i6wbi5xI*pDtlpG`MHSK0V<*%5(hhH5{a9ZuvRHT zwkTT0-ooMuO1m_^UW~;jeV)$?MpDW+2ni*-d?AAg4$W!UuPncEarG>2F3Jv_0nqzg zUHLn zbM%rBo;aX#b#kFMve@HE?6@oraryFcpGaZ}Y~TPK-8wLEzHJR#I8MesX_e`?0K4Pv zM6I#W*r4NfE+ztk$E;j{Cep^cT=du<&cModlC7rVJaWZXW{Q)siNZwOZ{5dnoXZzm ztytZ#QLn805i@>uoSi(QQ+!S!j(?+If`D|qEdWN^$DGc^&Z%`uoixSpWV4IM(2rOG z?uf-}bSl%asUlw7@i_$+mPFA~I1;D|rkkUol-BU#tQ5*_1h&>Jpm3!CQxJD;kWC*H zr#dXk%jlNuxR>e3#_aSoCO=Vcvtcwa+Hf(PpU@UBvs;Qn8vNcX zj4C_^SjM7{aA4s@VXh>s`Zs~Q>GXD}g;!*o643h8_;h@Ia@xm;iH9aqbRU)oCBP+8 z4qw_4qzMJCoUZhbm1izF2i8*tb+Qf=B^^fO4O8!Fw+L%kP`L0OR>2Xyxd#QkhmfA7 zrS`xIuG0PTSgXjW_o3c}^(-!!BDjT5wNjk)RXQ{mAt7;rgK?-kb0zF-)}iG z?idt6H>sM~8^@6wzG_~@MyXeDssO%%i)X_49dN6@sBeU`DoYQZGXsroiCJh$t_h1( zKU$AeP*@y)7Tg-s$iQcpIC0F;j8DYZ6696Eb+$VgN$Ep_kkDtcSB}^#Zm7LdAn_b4 z&w#j~VOuafV*zbk$t$}ePtSNTJ|bj2R4k&gK1^PgB$o1Yl;~*$o&s=mhwNb_dL#iG zr}PlCKt~(&e?peY(qK1xnc3?kYg$h-Gd#MvZp+5X0=|_L#zX9Tk z4tN{Ki6!n>s){9^?9Dg!#GVsrcy2~J3Drw{yfItKa8xRv z2VR_voY^` zfU6H1*ko94u1fn(MQ8DjPM3+wqQ$cyj)HOk@JO$N7mdNZ-j*wCwJY>&OOrjVt;m6D z;8(S2aQ3O%6y2c$`+();erJ*nb%{IqP7Jk%IWvVpU3rhkxAw`Qh4($a<)+;1?pT!+ zypEMg!RuC??DjyHu#4*C)nRzDYrhV#GT?iGormFK<7yq($!SQ10okx^aRH$I04LN+ zHQbSBB_ZPL4LGzRDtaFsk3f|9qiI+Dxljcl3MUUdH-syC>jj+o;!r$Ij<-o54yNN+ ztk;-_Haz*rg9N}^#^sGFEIV{0rSb+@uC0c)#jel`EH>+Uj zk00ZfKi4s~%H-umB}Oe~dKuq-mfw1bSb1{TZa4JkFzO3!m?}LK#X9Xf)}>Iix1*t0 zem#`;-84$l8=cNXsF<+^!5WS2GEn9!g-g0Dj;Z zYBe~`Ld~}+k z(XXZ}nztiLJd3NwiDFTssCn{Csj;l0s1eq{N8>#noMxq`Jn`e_XTcjM9-;^Uz!xjt z6K~)Fd^|0O7cFoVkfP|-UL{sOCT2$w9$xoH8&>crl23+I4-n)a27XA^P(}Qr4YX@K zr(L3ZbX_r+xK>S=HZD?Cw)P~M3)acCsl>#TNq5A9U9fhij0ZYm4NvR!r`MfUx{LGo zsn;{T%dcK{dYNyJZ@uoM(p#Ocf4!c_v4P=o*4mw1D$d`}UUzyay`QhWo~R+b(|v1r zYGz@hcW^jy?U5YIq%K#kT^acJ-U~_N@W0oUM*8409?EB86Bo9i-dBG=g*&P=f$A~ISvlR0n>cN;~gQWdlQ7U_`n2Q;)1P)KY=NMKB*>y+q z8|S7?kX4_`#wIDh{JcPxyjYWuTMzOnDTY6PIFar^<10EG=E4@lvz7iiOU6>Gi4@NN zt;S|ns%tp>Tw3P74|B}1p-+0rcsG*#W;J1W^5#*qKboZi%1(ZJ+^9}Yd6{{!rpCQk zo+OuJ6O>u2+QlZY23)j)LPt)Vc{mbedUr*~WVE9q$0leH^Kf+F*c_eFlB25`#A2-W zVfe=r-YMTYU~zPj&P$e4qEs!xVsX5pUZEQ&bOcId#Rm&!u0<1w<*P+6vk7`?Gz2%V z2K}pw$aMgaXPwm`Yhjc2m2H#ZB&pEA+Uc57`~;{puJK zWhU;)r%w%+w`ZllRB8gubedW#O|0Q9sE(#nXDVqvpvJm9(TAh+noOPPjmyoTjcb^hyE1NBeQTiEMB)wtsyH;5f~DyOZRGKHr8CsvSvSVz}(L+Do#N!SA2yY17X_kAO zXGmqaDWm9knimif@ql0)dgJ0e?wqrfshngvvSRdsm)EOsc$3QFAte-%6M+@^IRa#BVr(R|o+4#RQ`cVP z*0f~hSm2eB%6gxSQrF;={XRdiy_}3AMHMXZ^OZZI^6Yx32*|357d{NXjh>2635-jJNY74JyYe7o^JGnD zV0!0}ACFRFP=c*mu~w0B;y?rrc+uvnjOC4v{71?dwz|Yldpcs649--ngFEUwqm0Nt zwnfKvti4?q3@530jO(#EcO!Ggi}GSUlklDE6^sLFH9yXT z5bAntGCrM{oR~ay3ctt4W6J+iQ;BFaerhs-Klofa^kb>T^uWM?CO-q(3C#{^+M_0e z97wP~C$#ryquP;YBb)!zYue%5lf~4~|9SrSfy}{Q`R-r+-FL5_&poPbMxK1&tpks0 z(Id|h$%(tUWOt3-$K54H?>ikGqwz)zC50`z@}_Cg`q}!kL+LlAiPNW_9*NT5GvEB? zly+k1`SEo9x#*=640h@1J2w|DMK=#TdgrDVU3j$q-0|Z>nV|*3r!V0$VYMv&%x<1} za%8@KR(ld(q;cfgA??tMgm>xbOPlmJnttx3BWLjI`S%hZmXp)R2SlET6VE~P&ePH5 z^NWj`#++ipkq_KOkq=M#s*L6D;ly2F7lC#9ABsU(t#2@w=k=TCH+# zlze^`qd$}=O-!zj|FFh`V`IgcndsP96Ss!x%oV%p+l-DC5w}roN5^V&=QE4*`ci(* zn4Q01T+HNBcoS)2Tu0hEnTun!rjFw}7%ZE5es=Y2Di0(WqdMOhqSHM(j}RjiqtY*4 z1cp+(kzUE9XH!nUJ_(kPV6omlog`l=SH_kSC)ewUD%6Y3)2!U-++B2RWddJ1UI!Sg z0L*zR?UH%=q~1+RvD0%o<9CE!-35O`$ z8g|c#&d*nO=gRTIi!1QM3nH3IcS&4r3RMB`{_K)WFV)bXeX4+3+U{1&QzTMdj*1}^ z?JKs<>+Eht2wQmmX~X6&q9yMx_l#Ia*G%rI_L!62+}S&^z)asPmiL^YUTVWqBCB@q zS&QCuZy93@+jEBcwUKmhD<;(dQC-(J_E-fZ=`~QoPIHW`o;?&+aJ+W1?ro!$;-cut z>bwSu0Oy_N`ZZ%5ex&TsIXn7Sh|4MkRcA=PHzkP&Y5P+F7)YaRDY1vF^!&=oVsc?N zvy7)>@a{r>zCY$UMS(Y5_TP@Grz@)nQV6qy|PoTk1?~D7Daj{VD!7A8pF!L z?kV*`qsT09X?^R`__Zt_(ts;}ET}gdT?Ud)lsY!@cPBQbOATU|TDHjba(%l?P3@Qg z5`lP3^^uKG!)8Y*1cyE<5L1ZCMu!XJ?fx^xD+#S0?g1}Mjmup+=}>B7eDr#~i?P-l zFTGBW|1_IjhNq59`_159WX$5xB}4KkgMYb7sBYp8n;}D8aGCQ#zM|ka50PAS3s0ZT zX2SB+XY-*^`9fxBbTMf6imyL#K9$U;7I#ah&n0IjcTaqFCZN;u(X(Ziq!u&b)##wo z7g95^@t(y!KexE@;O?mOY&Kxj=121>pZ=Un@Q_?I$$M}&c*i9ZS~=$z+WpzsaD5Fc zZGLrLL0K;Z^r221J-Jy}?#c}7n5~Mr9$+*m93`SIe+00`Ib@TXZV*Qcu5aKPGM0=B zW87hTH-2t>cerQzPU|FA&(h?k5EpTb?sWtj$DL`eB_Cbx-gMOgTY`3GrgP1;i;I)i z3IT(qC-=a_YS@*lSj!A47E$abm7WTc5)sRg9qlc5e&8)F$dva*JEN15V&^a91vEY=j4l?@F~`SYi80jvSIP`Qz;_Bw>Y4o+0B|hakq4TBER22WMD1iQ(HPOH1hhf{)XUiR#a?AV@mpBc0Ff00)c%19N8>Z4qQi|mqa=?u7I?{7!o!qscwvp;bY%CV7V&*nUB)DBkeSP1|`>9zAP?d zn}y04%O%^XAEU!S-HMg)$OhRc=W`e%c`vddxdmp$braKvWQ-j}sMKl! zR<*_3FFl)BxA1t}*tOx<#gemx=pt;m8tJ1g+FkEjp@QfzA_VO7b(FjF9Huj=1>Hr> zu#2=Gt%vN?{B$PzfT_jW#q4arLV}e+zY-T|>w<$$E@fdL7V5hyLZ>(iGo8IZUk(^f zdy+8SC~VN7)ebvBJ@LzA7vQS|FPW7BwkLYxhSTf2sYfowEn)oG12)S6J8wPZX!$~b zkmST+mAXb$I9%*HB?=m(jLq1fPPA^cq#g6Vm!Yma7m_q_&Y2CIpzDKAe-#(hdIq;VrpMzrN@;YnD?9Z>#7bU0=r2DyEYot(xw}wh zM6zs`8!b97)Ckzj3dbnuAU8x_LZxg zxKZ9mh9nD}cM5yK34`$LUhv5;=K5mOU|S-KSa#eaHhMC-6udGQsvc4oMH@9Fm1M`} zOe=epSAE&U8{um;I6Q#AzK{6`WdoI|~#c zH=y`EKo7nX>`KTD@V$>JlnUpw!zed+~Ear|~m zyJEYDWAQ6z9hun;1IhDzE@NDT7v5!KZpnzp`{&CKQSKEVXN~Y&0qLIe?&7ff*PZ0$ z7qojp<9E74@)Q@qsiO8qfm`A|6ZozZyR@j}SI9>9(ZvEY8r&}Aw5TyAc}{xwl)Ufw z5RwD;OSK!FaY~&YNs&*YIIXUpByjT4bMCv#y)mQfr~L@S=w)}1eBVWSe8V}6bd`r~ zqr-J_Z>rs0QA#R$W5Gze?wfU$)J?4?mvWgN+nvQ@DS3W(Io3g`i=p6(bAc>;4jer6 zi?ivykcFO}*b_cDidU|0nvH^M%Cy`3Dg5YMW&soY{8r255dk1f@avMxL`?5?wNvZ80s`pF5=@5V@Q zO3_ytveJ-;9gP}Zm+2=%;+!DkBM1Av<|l>SCEqM`j!P)H2X2$>>LRc-^JZOEa-0GoQ_94~tix>Jx8Ergtx9yiYy+epQ;+`F_4n3nE z8*BGi?__e&ldQ5Xa2`+eY0*q zkk(yH8#nBj>ZS-etMw&g!&2`;vLqR8UqTBGVXStK^r0u?L6p1Ax=2`+9dlwl$=AfI zCU{qYo>v%SiH_0BtJs?uV_>~-YI-tWipBAM-g=pl(+hj-xjB?TKRm3Ja5$%G*V$!~ zl1^7@_?6IW%Uw6CcywXjz=L)M{WWHDxzuXjSju6c55aWyypdf^mh|40u^jYHJVUX+;|Y zS|#PA;g@TZ^a2DVw)LVYC=EuRg742R%!hQUqv5_l`>^zidp-j`6%XYJ)7jKZM?6jJ;XDc9nZIqn9zq*06N44%c>t4Z2la zraKm6Rr32sFN_-eDxPo+M7UzPGV-a2rX5Ba@-u`Vm+9vOZjGTbT6+hl_Hdq2Lj#~yiX=<&fP zBA*=izDWOeCI90r|3CT|@_z2nG3|waH+Ovp9bB7oAAt;)@bxSAH=?e+5ozva{k{dd zl%Es$F?)=aZ=jBcuTgtGD1~tR{cE&(`5Dq)`|e*VVZ3&&eG6fdntui~Cp_W`4>Eje z#r!kqf)BaE2VCKUuJAD9N3DW?hF$OxSNJ+t`qydyx5&>j7!0C+dqK(HAoBNHj&MZ# zc}I9qd)N^k(o&A_0quk%d{8^;2oGz2qddAksEue}bA+$c?p4AX^dD8i1KLg6K}YzA z_6?~D{2kD4*1qfrAJu-x5k98?2;Zpv0rEp4P#riL8PNWP z2-E0rG!oJNu?SO{AB_xZ6%nRhO3)z+ht z5$!*UFz0`rmPEY#kgku*0RB?=?XK{xt}yYIpX0!%)_Le2p1;UVJl#WMnsy__>zqIR zy-(oH(chDrwurxkPjAsjFoco379HR;s@;LVBp>m|KlYdM>6cEF;7I4a0`Cm{Rnpl+ zIC7_^Rp{@{n#RIl&caBHh2JW|M@9H;A`B%kIEEUAe@uj-EEa|m82kEr{z=JqAk;rE)oJug|xRS&DjN)Z@ ztA#7%5-MJKZFF>%9(HfGMn@q&)@R}Wx&o&b+B%+~>gvTngU?$N&br9~yV+gYjipYFc}1h&jdoI0wEKD5crYumn?QF5RwRl#I!kDf0?x^?C5BIVadqkX15cg zsnP7{{OGySxzXGx+$xP;NN39vqp1h;^RX!k}WPMI(zS8Jbr#L5j(#akBvTf z?_w-AnnO$uF*(H0%|85parAsHmAf!C`lGr0x#YQd9z2EM!s6%(Eg_7i=4PiyS5ps6 zkJ7@&^k`~!F0&m+(Fe8fTIpOLB5SvZLFguZ4@olS`F*6 zoGOm=xR>Bme-lM*b{Sn5YX;iDJbotQCu8H<5H6}({vfmiR!BQ|!|>8|kwXV>9yl7g zCGzHh+Xmh;@YaF14ctC(N96dx=l})+4XsEU7{-sI>KKD?$InLrC46a}CGb11P|!F_ zpC1O2iuWYqB#ht~%Gl=v_+Q2Q1j2s&#$Eir2D}k`-81A@Sb*Lz?zTi2VK<@ciWaEzrt3L2Pb&zos1-)UZbe4J&vF z7v8TZc$AJzmt6Z=Yw>#veh=a+KbJ0P+7;Ot5h;ICo>aWA7Buaw5+U*E zFQV)C!#?kTf2|*p0sNJCr@NrQ|yXpZ@DVub+*iS6|X@I`hhaHusV? zIQaBmAr5}PSZwr_fg!{uDfY;7GFC(EC*}rUeEwVdr^p+ajrA7_*2vu8m%JFS0fY0N zy&as74L4eb^|P~g@btdT@=W|}2xy=U4k2ww$iSvTvw7&!^WQQ)m3>LmuiyOXxxf6<87BWX z!EgN8k36;Vs&@F#UOt%8e&&lW54@kedksD{{#-C*?B!R_KJnDy^q+la`q3l5q`mtO zpH5$T;?f^nx;1mKFmP$*)!VLnM_Rk{%s6qnh5i34ujLQ@V0tc{NoUjA&ry6feK_;Q zmm{e!zC2Wj{1(L=_{T%($fvctZh!t`n@^tA?m7It7CrOL;WG!HdhVrHKWdHd%wHPe zQ~4cv*8VlHc^%P_k2ecv;KXOaC1PQ&eEWkRcIdCvJnkw&63Rfn#YHA;)>_$n%JKEppS)i=RI}m>Fbp zQSOP8rkRaK^z`Xyt+{e8`p6?uE68NY!&MlbT_L<6p1<7}PniQs!R}LJ-|~9??bRHo zjZ9|2TN@>;7cAD%W0Krtho~Qly9?jD@lE0T;>+5dBk3dP!8ks_@4**KHCh^9D&a2y z=kxedKSv+Jp)ZzI*qBVwD(n)%>MHku*iqTb)!)NNLw;xsy@c=I_cX~)f4%cbHj30W z{U)10hDY(6>@gX>7r)=FgfHRuaV7j={3aVk;{ObOV`(alfZJoy5H>%!+N&CO|K3&=@RP;38 zyM*tx9>di%Y3=FtPE%d?L-N*I3)%kkRX=#ZZnyrk>Fxygpk16{9<*5mJVO^6Gy&y@ z%=m5wHshK`t7f#TC3C%8HA@`G{2&)_Qf;eHuhSI@>`kt*r!~h)IIU*T!Cah1Yo5l^ z4~`=Gxu{-;*J|uYZ6|Qr(ZKc;urTAqotQoJoE;OlFh9J2-bS|=Iy+68(*K~inp_kM1#U|2`v<+1a9 z@8?19Pb(Ud?_rCVvT%~t&(W7kAU1A8BU%@~_Pw8n)vZ%ydIx_eJ_X}Pj28pv54F+(aZVl8lEe?s<)wy|BgpSh^ zDVghvBp%G^ET0!&uCR%>cKpe$fvXD``wIKs&n;K!{37eV_j7vL&g!SEs-%qlKJM4` zeedV~TJv#v-Nm1})qQnqyq#HhvT^M~_2IGa{oLmSN@tDjUe}yb`Yzu^iA(Ey-~0K# z_j5d|2QRAb8nN&FoT+6@X~JwR29Br#{f-srfkLLsLS?K2x!ic^qv7s*KPN?dONShn z;|N=S4l4J(pDP{0zW4LMwwx3GMf82|=fNFbPWARGoT;-plglrc&)mV!%oL`NgX_Nc zbH8;BW#kH3I{V(w#a?Ics=FqRp8K#59PPu;$MUu0z3=_pVN!Q3i+%6szP4O=z0olk z+}PTiUeK?#SS8fIaTy|4!KbNr(J}3NKgarhz~W?B17qL&xl-}?G#ERS``*u8^=jYy zIkhu-3CPhGd)<0>0n6Pg+l_?MvwOL@(Vb41yQQ`7{rtgw@8@W_vKC>BRQWj(Ps8hs zQvJH_t-6T!y`KlY^y^i$zVH1!nVJ_b9xG1FJ5|7a@8@tH=G57~_j9E?^VSdfB6)AM zO8W2I9o4?~bJc_TzV~x~mt1OHmG#Z(dtUeTtL{0m*~rY<9QS^I3~<$W{o z-EHsCdU|YZSO{qp;G)nu=k37XB7k7~-p@PCt<(c<67M}B-FiQ*AKJczW`iOt54yrbuJ8d@_@FC1tTmAy`6=L^VHbSF6~4|DKI95t?+PDwg>P_$ zZ*+xkV)D>i+Wd2q3x32EzS$K%%IN7GYW_Luf**6ikGbHtXd4dwzsnVVj|=}USNI-R zSa;DcxWXCjb|pRX4}C<0$(ITFPd==`*=x%Vc*F&Vzi9DT^g%`skIWAGLG2p?p2x$@ zgYeengj1^gLv>eZ-pf+K_6O3QNlb`$5$E)Gr*cpzv!h^2xkoF#h zeo#B0edu~CNjTd&plvAOL3l89!VhZm4*0MOKCJzK13uz{k7zeK;Mcj}*J*!2kL`=k zpmxXwKcxMU1Ae^=e!cdT1Af>AKdk+n1Ac=Gj<5rMqYHkc_OJtflM8;6w&H*valwyh zryTH`UGST=+a2(uF8EO`;(#A>!H;P#T_?3i_3aiH+#PORfHtZ9 zmLoi+eaaC&rL`U5Y3+v`;Tdh#5x!S@k0bnp+6|8Id$n&_PS2=!I<5VQBYdCsyd(S% zwBK-q&uBmH2+wLCaD?Zyi;i$oJM9S1YyWAO*B|O82I1w(sh{^~KP}*dH3*MaPPjXK zw|2&Xe~$~_9UjwOrH)p72H^?I$=@9w*M1-P^kzQ!$sqsjPasS_5XpxFg|i5gPfhZt zMB!Tz{z3eHw+R2~0r=I$Z}O)^@PCf*N9eZ*R}ubM{3d@&1fN9sUn}9iK^Olegvl2W z!T)E3zpjLT9N_~HP{LOceuol%Gr}_nlV2gCe|eDS2hj)*X#d6$j%c3}VPpgFLG8aP z<#lu9J=)!X%g@b`l=ixq%{*4UaFNHs?gzrRH5f6~pzDw=w5E_{L zdxFBhrD-SW??2PDGxYb@HEost{wBARBL4!uPZ5rMipzEAGvY5ACX&z&{d4j68Q$&> z{g2!)-=WXKrwqZL;=Yd${Y&m=CbGu!OX)KD-w@${#oIm6lUx?w)82SSCo+5Y6p-<` zJ0bqY#osgH@BQNMed6ze_)Eg!b9Yw!g@X$E+&wS;zE}KBi@(d_@1poS&HqL|$Nk1e zew*hb@~nVwi@#UJ-$%GFYZS9qK~&^U5x!f5-zmaBAj0nw;d?~*J)#^C1}hESkM<<} zMfejU{0k!diy}-aBKT)T_;*D3_eJ;*Mfi_J_^TrPry~542!BI_zazqbE5akFV8s70 z{e?WYiSX?rd_sip5#dduD~bG|+*sHYVU!;WuZu9sk%c!z_>2f6vO;`Nt_)rlVU#Zm zKP0Kdwem^Yb!NVWjgnb0;bjKLnzqVS_?syit<8p6 zC}}5&v}CTeHw^Y98jmQ}s?AoZ&?*?lLk}${=n$zg1VbQ#z`(G3XPf{#~^Gz19F z35ug|)z~Vdps)>ItCqNCRGCU<7paOUKPpmIj>b;8wP_R@8y-O%XhBejuwLF!Y6aX7 zu_{*Nj(jw$c5R~4m<_FU((tbru?edtlv=e$nA(w>G(z#)s%@Jg`DM>-hhj-hB@9dA zcak*H>~>-_HJTlrA3ZlZH<}wgm0B8w@2B#_XzIZ{d_PejhyRvlN3*HX z*?Sk`@$-v`*!jhHZ1ll<7h|!}9Aa{a$ss0#wu%2Qj-Jn@au=pXe>9grmpnJmgQpN& zSR7r+WoMJA(bU}R^yq5pf$7ogYAQE9nwp)bSmoknvth6vsn%SA!>huE`9Rxjn^`zdcE&85 zJFb|sW=o?k$|y9OW}{`u(~0Doxz^AOqhJ=+%Ep$tRjeTRQ2v5TW~$4SiJ6@2d*)-Q zZD6{ild)9UC;Ak6HM7t(eQ6Su&(y;fnb6cE?)NoXDc{aD}K{{(PA{Ygt6laGdR$AGIL&_SrWu1ukn!)1cWu#W9UJad`RE?mlR6}rdtnG<3cGrjp^*>W~i~cmtG-^dD3HV7KUXneF`@xu7!;q&?QceqfPqu{E1V6 zkVGIP76h4?4unhwLSRbx%NCyrgiHlOCITUWI*0}8AQq^DSfCC9RWKQBMmpy{su}5= z_c$QVIgbib=R0b=YgXX_abs1Dw&pnQNPB*xLOPkl0h3Ub+-GX!1b4`Q!`@b@9Frh> zt`vy!J!F69GfRQyw~zepncVl}M8YwLIN4=hG`c-b(^hM46#5*YxCCb%*`tGJy0qU; z!hX|6OJH26P$!Jv+GtCg{Wum}*mOY~z}k&Ags0kIH;*kPPOjIr16D{oc*F40b&*2{ zZyvZM^5%it2HrC8wt?FRjt`6uL~aD#KxA-8yG^@eC_*cY2M!L8TzBaD!#CV`(~+Bx z9=qjDx4!wdx4iXjx4-?4cSP?z{?5^Nz2~mG?-|p_wPgHcY#gh|ZymTJ@-`5nyVeGV z@#E+~(q?*L~P$Zu5O$+{54 z?;e47a~FOIfrqU__6g$mUV$geE(mX4;K`#oL3oP-@0Kp<<^|q$UGUy7@Tg0rPf)rg zfhWs22(KdWZsP0$`LzVzu`YOz2)v_R@E#L*RJZ7ZAp1Ot`b+g0+aB!m2>{NC-}Hy@ z2>zq^$}-1K?W=+x;bM!9;Snyj9TBYxDb zS$h-w{uYrk4**;Jq}4tI-ViE0;bGg0eTWx*{v2>M-NV3>>0&F*%Ex~Jo|^9Mz>{@= z_=sfKxd7nRKP)2d5$WDTNchNff8LdDLP?jl?g)>*KkG_&9(Xb>fUV!|{4R)ebwa{N zrn`pUln?pI0!@zB4O~4 z{VDa&=o%OvnwF-!@a|FY$TlHi@x+g89f|kn5L8XKr0}D7iT8pFucF}5 z7%cIA(}jmsS}Px9OGvz*aN#|o;8DLX@ft3?$AEVNaLNa&j)j+V;eA%&NBWigPPydy9hiMHk+;6}&ff z!24ST@74}@Lv6b}-rNE2u!2YVmichYcZ-7emJWEgD|j^D3*tAb;L&_I2=5*R@AeLO z2?g)%9q`_(;N8&yZ(hNBM+dw`1uxnGFR$R;*#YnU3f}P!cqIkzogMHh3f`!KSHo|$ zKDU4;>pk_MLFMrYh2PyB@P0E+uB9xZSM;SKHB`K2?#L3p<)c<=3iH>%*B?tqt2@b2q?H?QFRgARCk1@BA; zypn=9+X1ho;LUZwdrZMgcEI}?1#i9s-mfcosSbFbQ}EIq@Lo{x&MJ7+*Qo9CD+=C% zf=6QnrkK{}KLhXEN(6>o_Mx#@iPpaQKWN%jG9bi9;?ZB=)n)txAJeqolmYyec>Dr6 z9r-v})1%R7Y%)Hbn4FkAHI3in<1yv`si{OXnut$MjRP+ly>#fuQj6(<0m+GYp0M~* zQs4O`OYi{o17w~2toDzzGrw0q`+0mu$;C2er<>AynUk!N{q^p$}j#3m{B$a6AQL+mH!248&sTl%N8=#l4atiMpO zM&<^;3wJ}@>QZa^4vT@k?ywy$1lHR+@wOk@KSEY37xh_w{4Q~`R({ z{pL^4{pFX=F!{d;eq%4cdiGr_k3BVg^~kFOH{JB5>9>FPum0}44?e9Ozva&80{xEO zAI;ET4w=59of!Ml+ZS*8X6w3@Z$E1OU*Ea%=&!%_{(~pdg!968w1KCduDyEmp}Sc4 zi!W;rMSkx7^lUns{>pc>7~x!c8ovhUmlh@bGvEBBqc>)5{1u8Bh)&mso{B6y_tL8$ zWfj5k-}@1wV}p$--)@sYJe<+4w4$d^N7>b8BX>TTOyzRg%B$a{6rb0kET74bJT;X5 zvzHHDxg-5k=^N71mc-hL$nzu7!KaYwN6OC(eEmxwh#dd5uNMZEo|%!kXn*lLBahyn zjw$&#pdEbCnUle%PNazkbc(bNq!*s~DN1it`}&LZ$eq9X^-Eg%nO{iXnLd&}{7)&j z&`vt?^Q4^<>Hl45hf8tfS+1WW&()tDVlo`iZhOA|T(olA(;N~lok-VFuQ~M2O*g)F zg5fK)Bx_VqlioQ!;ii zk|58sZ%^NvzA4Qmg6_v(cv%~M;pK>_MWK}s@jNk_6StsDhS2_wJS)lwb>YZ!R2L62 z{{P3zk<_Ez43+@n!AKk@OK7o|qm8 zPJJ`kU(5JXe@q{Wzl861@fpMs#bWUXw1G!%JbD9W$ioA}k>SCSp^*b42SUzPGV&?R!`>Ikm&W%56ySw=Olj2 z9(&}mp~nZGfM#A7olw1%A6g5WJ@%uIbxM0=U?ei)>8nQ2SB*Rx8Tn9Tcu zi;O%T8F?Zy(obJ?E$U;h`Q6LD`Fka8T0`wt&etm6uXoyN`=Yu3>)pQ8^r=sOz0;Rt z1d?WJ*=|t$Fz9w;Y`hhnxZR&@=U-JD% zw0||t2y{)KWNoWntD4o;y-^%Hj8d>%!3xFX$?>UZyN*MWW^^KYVvTO5MJL9`?~3MY zwaUFwcAKkuIr>A1(!^wO=7%*IF*a7m4JYPCbqtSE6-p&s@T$~`xb9Um+SQVYlfq^R z4^;suZ<89h`&q{YI|COG*J>3!h&xs)7Z7aM>sTCVp2l)q9FfI(`?Pf!6Gt-uU zf7?zNxvYV^aEPk4Tetvonmre&FXiWq+4&22G%lAiVv`f&^q@R@(2zXNba|7~dzREa z2dyDJT)*9dGw9RnwMNlAq-E%BUQ*;1wA#cRV;u^eizSv%Vcyw?x^WpvXnTrjo5F5A z#iqvN_r%6eO#l*3S%rGBc^dBtLUxqBG1A4ILiTo zBqkMO6Bh>Q>MXlWjPfVQMztL!Da^WAExkU)N%hi4Z%j#+j-q2L(C-SZ_#BzOxwVA11l7nom7wEIBYrjq8Vliu9fJF&n_-z=8*oS|N7 z7b-?^vy8sGTiflRe_d6fkQF0PvC_t{v!{$Pvg|p-Yb0r~4^OqD>qV>Fr)+V3V~a7Aj*wZ=Rix)H5?ihMy zr(7RnX7PHV*rmM^OBVqP_M8l7(!A=lYdtCnN^cC5dZAHd7PvJJ3{9@PT{`tdsTb;9 z#^NBcDP0;Zcd2EITrbzRyVTUKA`lPEvpbFZ9eIQrF~V@@qXIF72tgPdy$)lv|4d0< zwbmZ+g5!pAmrgpAniwCwP802Z3r)9pk>~V6quJ~-JarVX-way9^pP=(N0$s0%}S+> z9Q!9Fp*kJ}x@yQ!7hLxA8m+p7#nWfAnee#z(5OW$Rt1d-GB3I%tz0z=&0das51daW z^Qpz%(&=-_naSM~pPdQlw1RV}L)uJuHOhQ4Dt#d}6C3YY-1BpbD-Z6DO3!8kM(twb zYQ0sXeEM_d-gAx1=GAU+z0<6l7CJG!woEKc`gJrmTwlXVTNjk|LO>s?umO&q+$=12 zWro$oR>fQoFd7t&5)nSaI#M(WTP8K#AdVJX-)NXvhBFIe#Y!1J0z?hO@0-43iP_1L zjVMGMYZR)bK;ziz2b$b`;@OfkesNv1?31=1A6+`%+!e!~^iV4V43?hU0~4!ZSFU1l zFr-*S!E@YOD!pbvwAIdYC3k*WjX+c07nSFvXR45SsTQhu%oNX$j-fh=<s*g**NeQR@N*Uo`8(FxCEvE1z5-F1;8 zAF4ivVWKySjdH#JT$Srn{5jCwRYYFSdbL@)TE*LxiWMD1iQ(HH^exc*raK)sCZd%RT?Q2Z8FH9%wqfpw8x)9XA0OLh{A#-7gd zTbO|hE0Skd1Yv%6PS3K@XIIIWTrTh2Mzwl5nW`6GuK0m;BA!n8Cuem?UBFn=Db&Y0 zj%*ey2d*Q~OClW`S3p{#&+52vW0R8V#$y0kbBHQn!Bj3844Hpv$VQm6F~>R=EXc#dXW756Kui zcTlO-0<3C_w_kcTv7!OSaO~P}>|)7<6*gRr^wAdWu6M0aL39`q0`~bj%H4Sm)0xzQ z?xJScMcR+nLw0I@Ium`s)MD*ob~a!k!OEat^%QCAf`dL+tF>St7V5hyLZ>(iGySYt zH5);PWqOh@-6(9(;j|7rK|S%yWEYagJUki%?b`RmZD}^Sn|kC@9A1+T*y8C)nB{<- zx89gs2rx2w;=-TW??W|nIIm(hR&hKs$XpC151nj;$B%5Ih9yOISkrGIFC?p=4Xx1R zomV$Pv6){;(!@E3V`F_OroV~{YMop&Opn8{%B0cFuI$tk5i7H`X*RI8(MNqDHn2?D zQQln_F)`ULH(GRFs1dN46{?h$f=(WWqs|6wJA|TMzIe{aEay|JX?VrxL!%BpdZyDs zr%-aO_LZxgS!|Qnh(0nTS?Ih|*b7b=glG4HPku4i7aMkl)L6u_;~ufmlgXvvmAO#m zO~^b?*XfYl^%@5gsnb`P_n<9fwj zH4NYEG&`RD-=mz!MD%M>Rn^kB5~94mE_$P5FagH|_F8$!Tz|%8P8|>ZYeVp9>Rsff zV&aMt8-n+$D5@o+-oWnhUh%6Js>Ys=WpoI6&nn-}X1Qgq)e4P(6Ck0Agai0Z4ZL5q% z#X)w@(Saj3!W@yFodt@J8&LcnpaI1lmp2mwBm zzSH9%+||7E%v=XNOjYR$W*9Mbu?AKk;CJ9dqU{1171_0V;mVsLg}9G@@uG88J`92H zI&m+AyOUEUOXuc2C%t=0-gkTm$pH)gRo9Tz6Q#ZeZ@sWneHQ%t;G^f)&{M< zlsvzCN?i;ESDXuE;d6l0Z65kXyv^F7@Amc{mL^<$dhJvK_~0mBxsJV;f@{jO+x#i~ z=v-!_&?vi}HrP|no)cSp%iVp5D?Io7%F1GLVK%eOJchcjM26?%cZjJgHLj0)w@N}& z>2s-^bNi_`QvG7K$CfJPWhv|Y`iJEpy|?D#WVMOo*!|M)#z=5V(N`IAorv>&Mh%b4 z^phc#j~wjxnxF5<%bplxr0V`QmbHcQx^4Bx!{q-fA1 zUTf|3b=N_P4${bBG<4Zn1iLle{NJtVAfiQ}`zaNRR+P;KlsgrZ(T}TjmGVYOGQ0_MC zD!Gsyb89@U*wlBLcvpd5co<`ej^WWn+$A^17+5cynx2f8VsU+^yk2Ih)ANPwxjE#& zA0F09c)Lo^Ez)I@l1>+E`1Q_f%Uw6CcywXjz=L)M{WWHDxzuXjSju6c55aWyyg_cm zQ_K0&=&;SLd&BJcto?u0RXx=;-7`HH&~ftXCI{7D)xW-ac6D`i_4k(` zp-Ej=9p;JiRxpXNJv|*CL%sy9OkZEuVXP}kZBx@jR*vikndORxA+8D%G zE&XZ5L7tyDnM_YinJ326Cnl*P6SxZP#(|AMwK>w0Ni|VXx2ehLqpPxLP0b&4*GhD|jkCo{kSqCnv^D7#lc|Fw@D$@Mkjl5H$oUkMauBiBuGk z1fC?56DHa&9Y2;xtEr5{$C9Z>=@X%YN;6V%ow=Dxq!RITqEb7exvb@CS!M97AdnBf z_GM?nYWWeXhlre=NLN?U^wjtfiU1k$(FKF{f;3 za*HOnYVrnl0s6>Bw{>jL!Z&Jin;WumYEt-6*Cf~-+Iojg^O+KK>otoUG$uUiTk0$qN_zAX0Nxzl7{mynF zx1xY8V4c~bgmV@eN4TMd8|=Rc-ZSDnOu%VTYy2 z`E*;@5l!y5W#W%+VMnXV^RU9h#*7ei%7!MlXmTs-QR26N-S!g>$X$jS&OJn^+X~uofO>yB*=1wD3*rdzcT(ZX+GUv`Aws)gUmUUG!rriJVB zZY}(FO};~u@6_Zyn*2kWyjPR&(&UIH@6+V{ntZn=M>Y8#O}hlaA4<69MA7DF0IC0#C*aPe-$aGGeM%WD?wD1^vj|itRB82d5kZDw;AIaZQh$}b9P+!_iw^lA_GyRw z9#(e9Kf)e!$OCM^A;;Oh4tbDmamYjLTU0P{gxE0qnnO;o-*U(!>~jwJ82h+G9%TiG zoMa~*^26-i4*59S?~qgMU$@EJP<{7k^{vaj>^TR%Ps8i-A@&&X)K2-bg1 zkv|6cO~}O8Md1^W|C1u$0(k>6D8v5^I?`Q={Er|Xg-jeL6n_yiMBd+a;(qy%LpIn= zLPoZLZ(;wX1t&P@df8zdU{@S+Co2k>FguJfcC$ksXFn?LhfoWBZEQfuc`k?99YQAV zubl=un~>=;*=e-1Kgak?`6X_goyKPN6(L*ow}rhdD|KK5VDp3TiLG) z*}~t(z9$JUxIV`IT$BG$lV8{5&uQ{Anmn(`!@vjT_p9vTKbe*>UzBQh< z{|m=2ag)1I!?(Y*aWfI5zQ^K7V?yzvFQE=Q(jY95o!u_8Z zTfnLDfW=d2+%4n-LcT}HokD(>kh_F@pVglX$WM?S$j_1s`IAC^UdTTyN^+^5i;7H z<3B27v_F@h6*Bq(mp>+C^an0~T*xUQe?rLUA3Xe%LPkH~@~4E1{=(%?3wd0~pAj

Qety0;f6GsSbi3a}?n3&F)i%7{CkB62Qidge9IggPE!&&EC zG+-Nhfh#XoYloefqLs2sV6B96AcrDeY_qtsw1ij4)v9waUgni753?Axsb*wV@FMXr zkK)eZ4GR_ptx{JfIR{=J??gqYN3tT+BjH(8vz@ScAy;0oJ|U^jg99mo&BuCsDzVDR%3bDTMqUSQpa5t0-I@)GKC6CFW>ee4>o*%;I%k9Q z(k*UZbFMJ`$A>NP2*lA; zbRs6qlx%n@_a8#sOuda*^+^ztmDOm~<@J#*F6NfdVdvZ+t{NTP z*6QGy;#oEiOSsIUo-zx_lRUS&D)leTC!5b)lwMX*OmnWZj4zmBpEk=(b9Oajo?XGW zWW+H?uS*?%nc4TP_Q^vfjB%%A4}&w!~5_;;+&OuA2r(HY2GkLv5DJi2PN##7>(pIuN-c9A&)%! ziq~Ol@UQakqmeoBII4x-2c9h!O!a0Hb+4X=$Az_O_cvHrH$U-qo%SHnUVGe6M4z^T z@$zSmw!fIz>g5ba2PrL@rrFbn&N_>Z&My{RZf0M$ySJxrZWe)$9Wu?Ssnb+Ze$YpN zPMl1SmKwtM9QLcf=TN4+yqKHCo~@;GCN{rKPM%MjJ`;0B#(V*h8;v@boyBmv^!`a) zLcVImP82Z@_EJpWWj!p)iv5I0GoM?WEH|90h+AG;RAe|`o_ySQj(aOPKG@rML1!1v zA;rwn#Rig;l_cWk^9{t6*~R!s*=@L(rEIyOc-^9UE)@GG7Z&`?8otld50CNc&{1@D z*KzXDVb73*o*~^{A$>=%==H3FUe7w{@vMU$ z&pPPwtOL&~Kn*;0?4sWn~Ig7|cl*Pru2!ST4}7RMzamsza!q~VC~KsggtpH6akz>G-w z_Ji{zLOa;J9z@jaE0@CgAIt|S$1_yD=fdduZhCk=FP{y&?Cq7l_T0v3D;|#`cGOm8 zkX@KTvgjO?XY%}MHaf?mWfuQQEc@^$5*F&mY3mSex?JrX>jR}V+h9v<hFTT0f?PmRf0zS03{G$2ActUV@yr zRPetN_YHtl+&2+0=z{w_4cCQyw7cLwui^TE+v|e+l!iMA9K9=$hs@uShFbs*%f|L0 zaZ?)Zr-7r+Di4V}tl>Tf9JR4LB<>CkcNMt(5(HP`Xk8mnyN}?ND}QGpp%O=JuHtS5 z&Mkj(hU+Veq&7j8h{ZnI!E?f}LK>br3GF$&xn zy70vz^||3_&xJf1#odJjDSEF^Ky#56yVA*9XE*!!w>F@K5_jRfN1Zl zJmjgKZXTTsuLteJ3wIs3&)O*Oa(og4^Ccg+Ef|2F@PT_4I6w9BU7z|^F;MwQ_uD>k z1q=j!^nDXJKlPHwjmQs<_DlPzmovD*;I*xNc(v~};GVKk-tAk)4dGcIxbFhzr(RYu z82G_`+b6Doi@v5las7T1xSI7RaA$Dib;DgixU5U6jz0pfRjC(wzNF#423-HC3Q+2x z{Z}GM9=QE+%yrPl^osqb@gsdSZYBYeb03K8^$S*ic?9PeYB-MW8wWJpz^ZjWAspR< zNgv_1YPeD0BJd|1g-hK3gN&-_E&xaQAsqQj+?O=ms*)})Q5*LQ8t#&!kLD6m-^VoE za|({`!4mhlhI;|H-3X`r(cDhr#x>llz)?8~M{_ZW>(y|tEBa_oByqQDxUVVtsD32w z+c;P2?<#Pz{&pz1uW7hziavB5TOYPIIrLozt{;9>4w~!8bpKZk*NwejGToaM+y^w= z0C2KiXwED3{g{RuRd6)-l(-=cH>spca~+B6({N`LeYn3a+CD?kxp(Uk%(f1$Tc9+;s)lTLZ`5 zU%4(1DLATgb$kf}C$ICvHE_EX+>si%4h2W!jI2LB-G1P%Ae_dbqcw103^+1>57xl# zR&YOD1J|M8-dzLNuizf4fg4qD*e2*%-qQ;1M{3{}6x=`!+^T|$*T6li;09~po>y=* zCVREpiwbVI2JTe_m#BezL&1&Iz%*q72NGOZ^2I9hke|*g$guNNkwJ*}!iUj=hfG#9wx^0y;+LUtBwO)5tx^KfV6h7uY?I zT<>PjjkN!#*ITRg2USl8~$p-AhShLj_%v9>?B z_HxI|k6wQlLwrW4xkJxf3vGP$ZFW=WN+Qwv2bLz*@%1aMu?>HqB0EN2d+XXqRiCTh z;F;!sD35I;ca5@p|MdD3&#{F=Bb$)JmqvOVIo$M}*WbVJazx~aQr&drvFrCTV0muB zB1H9j_F5=Bcj%^_Tcx!_}zow2!0RZw*$X^{5Ilu8-5-56<)bDWuROg zqFk@9bS$)r+9Ur}?!VyhyTtuobojl+{odk!uf0_mkoB_tmDY~v9mWPaiH%A1+THE>9mWPd{u7P;>^Drw^B>50|G8w^fAm^da-~ z;qvt1hDA6}A2LrLE>9mWPaiH%A1+THE>C}pl^*FPnZ|aSce6;yN(Y&ue02*yo~H1l z`3&K>KH*2-5s)9(E&L+n$JhWl^4Gz=7%!{zdrtUKxuxG5Wf|w|o}U-a7y~#9(>>IRgC2PXWyX)epI3=2Gd%b)$_C!R z$t22UA7|_`gq1RcNmmDc47#j7E$R;*bdU<3r_P?xW}YeT4YX`OV}N@@=E=1>uK~iz zaL2U-9KZH{C&c(Q375x*%ljgdxsKnf`04eMg5PKHy9>V%B6kV*4BU5cv|u0i?Cb+9 z^u)HETUi@x3$+<-E#cPihVaI4TR0rv6mAc1Zrc*x)^^Eg`>@gWq|x>fqwOi9?P;U! z8Kdo^M)+AH{4pc^aU=W*Bm7At{3#>+X(Rj@^ip0&NQaJA{LbL__dQJ-8})J;O5KL5 z>NbqJ4PP?CA2z~I8sU!^;iru7(?<9iBkZ?sKVB!z^=eOAcajG^o5pv2@G0Zdp_=7g zue2jFVYu(*X+QB)>(edIApLW@*cZR_<*(MR_w~w$9CIi;5uOiT2Px#?t7jmq{abDK z^-7=8l*iBDWN_E&Q{kuEp4s@(4bQfItmWf>8}0F=M?NT@AZRQsFX6ME2P4?&6Cp8| zhn3DlUEPNxD+O#%%0>=GI=HpD$ieRJ`y$iJ%lQW*{PU8fbCDnIn>%=D_UMl>>CxF) z!1h4S-$YiCGIRVJ3=mhF{|3Y((fH4iU*d~?1J*1Sx7i32YX*<#!KL)`pYtja7D znMtp`lglyN(uqd!VQL2rOy&tgB36w)7B;wS$KDBZvkk%euJ!8_mA}sjT1;l2&*f$j|1d_x}zBI-P z8c&7Hu$ninRS>Z`3+{?8RWtI`!1>RvrI#p@iImkxM#O&7`W2yVJRK6&0+p`fS^(E* zvAJcZW$4DD#%v?JYs|K=nY`B6ejCrd?0moWnv*8(Krmw#VY0av$D7*UYh=TrDOS3$ ze%XSu*urdX-4({>h_#z&R@Ps&n`QV0dM0mJy+&~UA?ysqy>E3=D>mk0#b@e)%sUntGrFvb4wl)gtr zXU^BBCGp98b5#HZa#E(TE;Za=9jfY3yfv(xn*hK^{+YQOrkJrzq0YUy zX6*W-V%_MlB!3#0CzV*`+$Sr{` z?%Ed38NKNcgbc`ob0HeU&^Nq9}`oR*1v_hc&Ju^FtixsA07WIp3DhB`5^p@qzN zU1eBYEa$WH9+L(|qXdHYs%DI0W-&{bu9rqTJO+X_tOI8=owNBIPCT;eiElc7t#uN6 z1hObyL>4=XWJSqqa$Gx(HKnqOy54$hn$fy-NE2SIFtvMbrTVR?%NdWGWmV~c#6sHY zMZC%InJtR3mQ)&QNJ>O3L)M&c>E$5?dXGnMSEyBzhGY3G%Tk7DII!5(iS8(tQ|s2U zTO>!fyfM1`_fFRgHc=z8p_7y651aF|^Du+t@nEYoVU0`>o9tjt<4m+~L;iK7bk4vv z=$Q7^AL|r`D~Xk6!N1#lsd9zGmes+vbwqJdE|umkF2U?vDmmDkp7V>N**vI#>uOnn zl@*WsyV9f_<#(*Kz&;fdb6EXM63Tb-989)RJrw7ci!fH|F)oY17`c3manD>8EVh{O zSWB*k78X2eTtaJ2m*^f**0`eWD@X*!a(HYQUhFJ=Z(==XC~)2v;KOdOKs7M`MMp-D<19$9`E^T=DYSYOzo(4 z=o)%PrAeEqb)SQpTb+q9;BadB)MVUaA;B)7TlW-c$ApI1;PNt=rOp)A)P&CLD9U2T zXscY#<96Cm4o8Zav$Qv@#+#sq^d%=phs@#ZEcU>yr3Yw59*YmHhZfv_)Zy9z)Sr-w^maX(_F_z>=>Da@9*w4dk&d>O*AyA%9aqVvnCXZYGIvcmx*to2XHT zo>+2eHowx;kU7;-8X5?}qS z(=g&$lo&p*SkI2an?Y%dI-Bm-sZmN|XMgNQbXB*~#Hd2QFZD*-U_7=7tas(17Mq(~ z*6-Xk7WUUrntT>tDDj)+dNsw;oQch1s~&F&8qZ=Ovt+LOy^J;?uUqH4u#hWfXO_XZ z(?lIwpHVfFC!rxW18S%yGJ@@thnv0$;B~9@4BA9Spkq8S-LwMl{jHV0So1v#ZnY(_ zMtMGX%HWvXb>)%eDxBO?Zqlcgi>CFxTfN9xysPVU`!uey1alrF7oMvSR$$H5MT(v| z>+C~#Kj6q2WPF6dab{+Q76FRd{ExQ_?;ftk$N( zojcL%rBy7iI@c{+5&*`ziO&P$`grVxotmy&50ow#8BXI-l|I4rQ4|aA_LN>D8?kit zH-+`#4Og?3H!Ce?WZ8m5K4FganPW$M71br%Zr6F8*QeFNGCOW>OY5Sw$UVKQ#~g)O zivp?hL^^4n8Z!sS&A~CV7vGjE&(CYpYi*KTFFnpiHPh41h3NV@te+kJm3yuHTA#r; z0<(xteCiaeDAZ9Ki*f2y&B{=+Es{V4*L7m87HdZ2Y%UGwQzje3eX(k%cSFg$-XDBw zz=Hphc1vm~W^87qMDtXa1^*`W#L~mbiM7 zq=rW0$#G7ySm%CNJ(An4<+dBTZZ7coc=f9i-?3tYiL~?eQ)5wMrzRV`Qe}R5$}#Kn z51ahCvCGA&inyVhjlY&jf-@IQwV_ofVt=2x4BIlz6iC%0Z}#i0&vj>}|1LC%Hp53K z=||Su2P+C1En$NV)$sUcM?l74bjkN@K#vzYTYx2xnU!)``wXr|Emw5V`WOg3{SV77 zQDf7olYaY+TlCqYb7xRv8ONPv=^WUttKNV$sHR9Jyk=JB=e3O#HPpy~*>~I75!O0& zbGKVlBa3zfVX?+{R;wb$GAl3{x1=a=SPjc z>P@Ch@nOTd#Z z@2M5-4LyCkM&q}o`gQ3Yx2a6?)cwuct8(D`VcaX`T8l0cR`ZT$>s)@W6uVG@Z3eRN z(8&|+EN1igmOR_ZgJYQ^{fBzzdU|6Qa`QPJy%P(;+`u7Ppcx(ZO8CkW8C#@}N#jY?E9wo=zvGrp>W57WyELOr9`_vNth4{SXGcVb#b6_b|<| z!32O@7*3o_4kgTF?@&4wKbhcuRTu2AKuu!xeBy+q_C$JcbRs=%PE3y`rjU#RNsdd9 z(4?-b4)er$E11NQoSu%4O+F+I`1kd79mcw%)HXFeWaY?ykXfF29QFt#=Dp zKdxw1&rh68rYEM%6XWR*AbEGGeYNDcUQ2>U&(u`DGXKtnvsYE=TsMM5bE^E13Rx3O!2;_sW zec73?T7JapAtGld($!ToJvDwz%_DCt>V>>`ygODp2-;OCXDX3E-&8zMD%X6p!R;hT6k*^jo4P3#Mf z^0sU8W=-Cr$y+sfn;69dI zVf(h^yQ=c{0ykzalo%n-Eh{9j8yK40!ak(nTVP54UsJ*40m5zKmX=2g+n|MSV4rb> zZ`8s!vLAPZw`t*R>|sZESPKuc9!K~lEqoI@Ai{qWM*Ca9s_o2wJE&f)+&{;|H*4XW z?eIy!T3}V*8Gnl%{sIr*s)cX0!~1ynHZ6Rc9ZvT8TfpYv)PIv5PTT}7U>I%4 zx7y)W`ES$0Z)10g_ObG}TMOTUW266Z>5uQ-9uJU_2Kxwa*S?JNr2yU*hpMvuA}&{db44 zjV%lL1uk!8CxuM?Z-=piy<5oC-*y-~Ij1U4IUmIi<2H7i2)EL^m9+_(>UW2+i+zU* zi-Y>x4&!F_=R&6bwZpiD{UKz^n}y%ZUK8P#yoV7-Djk-*oBabJQ#0)_?qnAo@*Qm6 zfxn%77~>sz(LH=88uwQbk>n@2yn+3skRx2)$j%6v?#VliHkJ}H-Gg@;VRlf+bkE&s zY+@54J&2IO5u?d>YBF)Y$b<0LqyU%XKhb1RD%l5xzi3O~u7a$nL&)3j&>f>4nU9kD z35&zL{bS%ZAQ|pyazDw~k_dm2+)r7&CglDsWMhW07swr8Y!6)0x1U_->n2y~gPw&_Z>Ut-I|Fm#$QREKaMEAb?+9NJxJ9ddjRzRZ!^^lw$OnY{E+Kac`92||5FC%nUZ8kcA-`M5 z^Fjs#0}nqdWHdIH@rTC;DJYk7LZ(5i3r`_knKI`8cqx!Au`WCclruAM7vvchXu9UI zGb?9JZa#%|agR(nW1V4xX{ikI3`@*)$z^LZk9GD^7F-AT{x-|8T3`-_T6BN%GqbDK z&IdfPaJ%w4=q$9(V{74Z@uG=`7f99{4U?z}+`uB3Gi(SD_&0bt$s`~?5oTRr^)Nwj zA)bp^*G#FzlnnEXRo+pX$*D(1$$D6}hz%pTWqef6B%A(n96D=dg9o z25A{AZr6A;Iz2jOCe!irebGd8GCCYR9vzIPqel{BQLugF4n`BFr@{6?LK=U@;?c=O zH2z?!xA#P zXev69p2Syv(Zpc9KRT6oq(4dvQ2o(Fd@y;wm!)zu(dZQMCzQ(3D5pG`VRqZ{*GLxo zh?!r$;2yAmFRZi>{`Sg5`&Id)E6_VvllBmz-Se4?=3*|7_cZw2dTFl2riQSjGdb8h z$+sO0<+1m6XmL(@_h{bMdge^oTmeIi3Br{U)4c563tE7+iMHa2)XT-?yrsigeydlN zw4$KfQ)2TuvqV<&McNP@nylQE3ORE=kI$4U>G2E$imjU!Pa)gMTcxs#pk#qGR(h!t zP`I$@9+2yubr0Ze%(HK&n^`F@aBKLLGH2$T(N87Q34GUku$z`Adn!1dWwAq{$w+uMgAb870eKV0Hudekqn=P;189C)@^Fx62l+S~0F(sRT! zq|Y;?$19}YE8r08vPMxfwj5BkF~~WhDuWXR@X=K9^EY7W5vqn>1yFm~{lOX6XocEq zSksDAePj5+DTXpUJ4R;rdrb6vH^1k|`%IVp^2GIxn)UioUf7kb_Abm%vn)D?yICgB zyJvKcMawMye#{**+00Cig)l8)tuRr5+g|5bAGoU623ukqx3-OKGTJxp2;FSl7TO)U zJ#=SiPiTKA8Zx#bUI@=4WniH|s4IA6So7y*T*}Cnf?K^hvy7`t{Z`*zQ9e3_w zL%m%+-I(Ct5!!3q0VJ+q7HY%E&XBQLsM+S6%fq+ELC-ma7t2eGrb0A_lZQNiOvCZA zN)TL$BhE%uAEsuuZh}kP*Kn@lh9Q5B0OF9i&qG#mZ$bW~1i_WKXEa<0&FMVGC?s*A< z>xHBB(m(To>&C@F&r0&}(nn;jyCn#&7w$B0{XTHd0q3W@&jaUHf0PC_yX-HY1J11+ zI_?WTabE;ZmXV4h&vkuo_{4q1Bi(n2a!?v{d>y#5b;|$BuC3!HQF(rFU-XIV-{eo< zF9G+2kNkDCThHtg>Q#=HfV(6?aJ_Kd7`>nMfqT^h*AB%}H>nvwr;=?-vOFj1cojDc zT=WzntV4$V4MaHxQOLq9{-ADXe0m%|(ntOAkMM)HeJtdyai{}6grOgri2VY7D(+PU zhfChZJ*nZsSSyIYkMz+!O6sFLsQNm98x=T8PvXWjTmiV<0!Q&B?mZgrStVUmktgm& z;06#*`P*6p_ZDzeUxeFM19u%b%0J-<@0CAVcpDJ79W`(R3T~%@qx-yCf0uxh^+K*p zSI0dMTm<2izuRlzUIk8;gC;6o`d(LXcPhBMajxd?4d7(`5f{1Cr{lh+;Ajog3-^|S zBOYci+;s&PseubGSMs;725z^4+g}6Mq2Q>DUis@+aM2pLQ3ZF8f}=KU!A~Bifh)>E z0G{%c`k0FQ{Q_fOmXk&WM|j{6Y8}sAVC<))09Wd}aAD4z%`bK>$0GcYTWF3PibQ(4 zyL*(sAcBoVdi%N$_jBZ#_75deBOw~d!~w=_TQ7N~-pd0vP~WAVx*0vO^DnMV43B=~ zrHN}sII%EsjcpqE)>D)3{Pp+VX=CBb1K+yu;gu`!d4&7Cy=Aj`jct78JHN7g;PS+` ze`W5#Na*wXN0K9bqyO?cdxY z`+t7)+m{|Wddb*#@lxyC7(=eLg$C|mZ-?7|_b);tcm4N|zrDcYuntOp+rXA9QzJ($ zpS$lEF(T|Al12*c9(i)41NrW})41{*Z?l_z^@^1mo!@a~=g+t9GhVc?2G`W`(ra&B z`wYAL@sZsl2G`R6>+E?#?0z}4&pK;)X>x?4P(x@3vg#sTzD~JP;+5A7SMY4Z)UTb( zd}mb+I#t>OSK~2G>?P$N|Eb@M=^KY*cK5@skM&`jZ8+&UBpoo%R-Vr7ZHaQrU%)); zW&2a9A!&tRWHEmbI3a$P@eYP4Y;Z9|IjqGpX3mrG*{g*Pat0rPCYJjae3)U^ z2{?1t=hDL$e9a9CP#|wBnk9gS2P}uGI%Y>2R!*PCngR1HXUfF}^MH9)v9eRunQC%{ z(x*|xUh6^PDDV3JH#tu9vAX)Iu#738(CfO(cP)dtM7WyxS$hnq;@Pqb*kc>URt zErJ{O34c{o@WJ^<)@E&T(`{{kBG$PEQfagRav8Gbd`r(ASw(f4rm&}Gu28Ea4af3X z7Teryz&va5Tvv#?lp2u@9Wc+T48^im@MJwrojPEi^<hlm}eaWklmG(d%p|yZNNP1QEM*Lkaf6h?cuB5#aml- ztvPO`QC)Nd%(E^#P-@rM+UweiDS2bp(Bg8Q88FWV%(M7L6byEHj|iA&d9`#ZmoTU2 z011d@2GgGODbQ-_b6LL>z4n`6Uupv8S?aXatwW@-O_PHK%(KdX5HQc?J3WSiw6N_S z3z%oU2RsMUo*=U2&rBM3OJl>RLu$V!;>ptSB$AEcOyz6Yd>TU?hW)l;8N4vUF zs@_Q50rRY5N?o@t0_IuQxt#xc3z%osM>uD_1kY!4JJIV!4wz?82h6j$a%HE(D^lh3 zVDCsx(wSjccR0rM<4Y0w?&S|M=U;QrG{JYb#;m}e_{8(l|W%l3Z2 zJUewPF)c2pN|h*dxqK-kV4h8Zb24C_4VY&+_oyJE4VY&G=2=dV95BzW2lH&C&K+Bw z@zq~ow9TB(vNJH}`VNj35E#wQKERA8w(Z=?+E`nt&1h>0w}v-_H-_87;qaz#dw6r( zmhiT=OGev=jkYI^wvQNXPZ@1b8*R@RZ67tl&l=&68R3r`;ZGRhPa5G*8R1VG;m;Tr zr<-Lp7Ph2eo_BE9g{L+>9e$?mqZ^;y@Uhm9w|v6*bZBr_*(kN|x-htTau;j^>&MF# zv%au-{PsJ)tjJ_N`16oSw{?WrXYF&cI~-zvC4;#8_B(&9$RTL_Y2Yae=^)<3FDv21 zi}z18`DIOhMw5%0d`^>pOp`|xc?Z&aK#?i^TQylJ9_Q(!@OBs)C;Qv&FtD8>cN=3f zEn*)Ng{1KM987si{fi14fABK*G#e^dc$hfVn{MPD2vy+`*}K_8LUCgRZTT=0NgyNL~zF68s?B;(f}+ zN%q<4ID?^4mPrUTo3;*u= zEH#_oSpmXvjT z@XG7g*$e2BKeczC5!v)Jgl=QEzj^xS!?xD^m7A|!GB=zFUmiZwdL?@8(j)O}1EDx- zhHU9et*uuQJg@H_DO_a-_FfJh82wg=JvG>MWmM6%cxA(xRAS5J)_qUyV|T~TR5Y}* zN8TJ3X|}RQuk?;Ye#o-0fA6L2rI1x~$mhhjpLw6mX)8Nom*tI@Hy}ssrprS|wC&Y_b5b7R$(GdGeOd;2R-zSNBtlchdsmzv!j!u4pC_=WFW&HUBT!7Hp|&t>DK z?XQI#*J9{-gI|li{M!2=^g^jER?&t!Y#A{WP6$hrRdYM6nj5)^yX?Simm?#rgQtZ4 zvty*)@)xNy-bam>SY-Qa#!FP@?XT(WKeW79SYE6jt@*2ux`?)xIs%ggx(BmB`K@}qro2M^76{}{7GkQ^L63aW!rArC@Zbfa<( zw2qNZ*y`v!yR;Jd{&GIhE#q&8@&PFaj1SHYruL^}(v)k!_z*BY3@0bZCPhp>qt)*+ z`lb{?oM62MbL^sU>u?^iYZ-Y^x~o_0^);-&=0fn#OH}R%*m+-9WwC|X+`21_&8=ke zoLzbSRl9A;X{1}Y)o8%@a4v>P;`%n0^(o%^H+1|_?p`1ZH~Vj4;UY~mG{no@xl4oP1UWnCW%16_;A6UI6&N5EG7ZGOexpC zebuaFsf&{lte2jE@xi^}0>%eS4VM=emzUgonm2<(qxgXFLEg8$>oj0|$OnuMSuE^k zGo7;mQS6onj1Mp*Ee&qeeCpLJtzqs4Ueyi9s;%^-m1wNB6;4>K4HzE+#s|$JkJ9TnmqXqD z6)-+%H5f2HaFQ~~fKdAutfQ*FAGTK;s*w7(z*We)0Pz8hdl#4KX$ya$XA z6?zb&Mo1_hv*(cM@siHZC>SGE+44fRh<6)n8Ir|vLcsVSSI`_x4NcUjLr*NZ zG@D%fW&H~1VqQ}!m!1xd_K2$#*R})@<6l3*J zY-;+nqaW44;Zb#IKIi-trWV}oDZLgx&97fuD|fDY4L3PS*oh%rXv z)ods>CfXO4i|5vyZ}+!jKC@89Qg9}}mb9&yv6+<;S%@kx&n{~-!G?0+)DuhNOX4On zHM@{2IH#qJWroL>L(I^lr}_@|9dzDC>go#^9|Fb)CyRy3bkJDemOHDw^;MV?Zk*<- z9b0v;fkyHj(>HPX*B&rFG;qU%5to&sO|vjtyjUnNn`;}aoT`Yip|Q?a9Y0`vkVI5` zj^V5zu}{%lE@YSF#xy?bD>r)Mwe?mA8`juz6$LU!eigZWdQjt%w@DQI>bD~xV}+Hn z@7aJJFLt(oFU@CG%4O{{I6s*U7$2}c$QdsJ#s_Jn-g=a5Y-SWFDQChX+q21ICBJ#IPAKJ_L*p zkuzXc|>s% z-}S+#!1%z<;QU5&Pk_3>KFEIg8T@W^ng{F@8T%#JGI!;>7~Yj{NrpJ##rGpmyOlhV z-SqgbC!T6~np)xeQzvTrg};UL`<3#)!PDn`5Y=$Heb)!$o9Fo73H~?9{|@8t;AZsI z?@OOi`>A>^v;84S5C9M2KY2ot$@=|8$aHO4M~FGY4IWN?(K-w*yoHBX?CG~?;jNmy zL6bM~_|&e}u~7?ezaI7 zlYc>z`M{&ZKd*(qSCb#sO+x5q^Lg16@mlDiormXr3QjGZJGgV-FoAQ|}}xww%(Pwst!*XMr5 zewpMh#(s-j$X_J)hZ*}5a(fy3Cb^xA{Wo$!GPDsHX@56kd&q^}!{m10o<%P7kCS^4 z>5_Yhu_C#^Jukw4o?PhpE#d!fg#VwDi+JBA7y7~lh<{%<_Q*sJ8C-hPwZeT=zO7y9YCBmHG^p`Yu6o|`EgdZ3!?q5BrK?q zMS9PXi}YS37w!H}$wj(fflKLKAs6*S`7!Pid`{bi91$`y!^6=T^MpfwxqPRPQK?); z=jGwI2>FMEe5;W63V9clG{qOid7Db*x{IS^>>`t@iOnhu% zUdS!YEnhH8x%X$Q6abi6EX=K#g-kKCn8hxHl8(s~%$2H?;h9^?l@;tlW@#>;MP{&# z+{~VbWi8fKVYXT-l`XO>vVh0Kh-skCdfJx4r4hyo29BIem*!R(sL&a9j@ zxzV6#PY+YB8nu7tv)O_k}9namxGCQeTe_Z%i6jXz`Y=wu=qe=ybCdm`1>b0XE-6FvQ4s;4KKhEEzk zY534rvG{u`dLo@jpFAA>V0!xa(D7kQJOXhv6`iQhisl%x+(s+akNT+VNTq@F>y#h}*Ps$OA2BI6q+s2n4en4p3*j3z$FePCsZ(9dsd9;cXnkTBb_d>pI zNR%}nAn6PEskmv(r|I4(52=st%PQ_Sf!iWMaHZ9vNZd;r?vG}zxhmnPZ%EuHHQb&#D;>fSM&c0NkuC-!o*%-Y>)5#C8twpa zlkg)PUDHxupN4w^IJ!Ov*QVg8p49Sw8#t;j!qN39_360QYz4Qq2JU7Bhv~PczNmu3 z^xPBIr{E}`UilkVaG1V(;-(cGJu69lx8t1JQ66)^-7ha5c*;}Kt>Qk72jo8?CE}1c za)B#I|G9JSJdUyMh~ucs<9Osq&tV?pO#6otsS)rQ$|R7-4m+RZ`4!|1ht1=7H;aIu z@%qp`qoGw|a%7R$-n#w~@G*ujU1ygDR$0dbSMC}M?f>nOPmvrQ8o6&|J2B0@6WU)n zXYUH#8`^))4*N&f+4i1+Umpx#W*s+Qu{i5O`;Xh=GLpBm)PB}y>)FUv_G8W zIxn*WdoB-*P!0yZ^}TL#DYJK>1l#Znjk49kG4jFn{mMsPV$skqw(jd04SkmK(>=yI zPQDp>o^_-8<6n+{o^U(0)BO>E3=VbkmkM2d;%$Li^oPu(_TiZ*3oFwfHqJZy#X0hw-EK>mBP@4Ry4N z_RFoZ2zV{S$OB9M8qPL7Fg_4HKJxHL&&a4~z2i8yTC(L`)OJ!rIU)}Z{0473$+t&s zC&Q`j?z_5sJhXq}+wU)LzgzlK4ynb?jfD2=epEMed$(V^bW`ZcdtcsgHTAO9C*Jx- z^yR0~udH6@*5=n=*^$~fvUTL@!oZ%ZXL$WZ*mIAMwC=MQ3M0RcWgw)yX_URWY4m>N zk}w;9kMI2tg5|MeQGhWs?6fFdb!RlPL=!aI1zy<9)7O$ki z_{Bduu3wUxmY3DM3bRPQvn%laGa@#d)~{M^SL)Ejl>Q}+YqhvWBPzc&rWmjQ!hDy? z-M7|yv`k#6n%0+43`Al93m_^1i+=0cM5NGlOMC;DpKII4xbHgW)gnd=SODEVN@%XZ zD&%zQ*kl!@`~!mqvW>Lg$Rlx#xk9HmxG(x*iM3t+$kSj=Ll z`FRfmqp~yAB&efp>ZIdv?Xjb#4qv0N9}T=go6m@3?#rEDKV1O}U?M(!Vk%+QY)5<) zk*jkTsvo~edPANE(n03WGR0EKX)VE?9!Tak_dX&+W7$mUqA8_1Sev57FD@3JO!~)8 z`-WP(6MVzPt)@|Yzyc`m+p>Se>>glq)t?wlO*l?8{XDYjiElc-wHQ@5S7eF z5>BOGRO-;BFtvNG9u*{dK1)w@do>v}>}wpRJc+kvmSWgv4W!agLk28>vkpo)wMW1P zfLNNXTl==fMumpZ(Zwse{P#{*r9NA?M%-Ay0_bRRu?mkCnl5H$v$4`_F;~zmMYs(f zwW=7(a)rYsYNpw?1 z@8{kQRj}A%#$zqH8d_NJm{Cb+>0+sz^`QTvAxpRYVs|qU7|Y?6aS^+u-7{~amOQeo z0Qj(0H$7?dsdjo2MN8y9k-B}Ts*=_P)O;+F1=W_x0v13I?lhXEbc(yABtxmWaAS{} z*6nd^RDRS-HnE?3$MHy~=Jc+1oZ9bkDsk;IHzL1!nXMT)7O();U`(jP*;lXTU07A> zXsk1nvzyY5k4{ltYerX72fbbQc&@A;4|fEQnMu940SjQ!c=??9(@P z8>fMfUjL+sq-Q*vJG(HmTr_7hvkT1(&JL~V(RlBn!<52$m3|ugh65HrKU~d@hL~SE zk595o3+vSk`DJ`#K9j-6@U!dIS#Aj7*?JY&jj8WO>JC@{t<8YqA2R4!)_l)`?Q|vB z`SGNmm%%Z)2g;+&RXDk)++19q%PyLhS@n96VIgL=Q&?d4z@CRGBhOU`E3oFf1&R){ zHxBI!+NWxe@m&YUnVA_{9OR!rI^xJzW)4p>c2nhH6BkWPO(&dt#a!s=rsGq`64NHW z6a&~CtE0`S+Z=N;%+-qwMn31}Vwe07Yo8B2hg=_zJ@mx_7Qms=cygS~`N$UJW`F}0 zK&$r)4nm?4l=X8WoitC4nS*$izFNtL=p-2puGiM%orRO5a+9sQxxKZ)1~752ia$BViHm|e>O3t%1kAoY61 z*XaQZU}9K~`gPd$8XG^Hbu0E2I#~PGTc7LB%(_>OozDu1-x@PkQ6Q%?eigax7_5H-uH29gdSLNRK!?;(>wH93@tmZvn0qh($u{Ldj#SQkz z)9J+2v^kbO#>J7z6XxVpBApnYeh35Juxg`%dzj`}zyfIUsXwvcS*x8@OPj;PiIbQE zo5|iG)bOL@L!-R%$oTtMe0tOz8pD_@W2chG6ZY!@#b3poIGIdOOqnOf(=q#+mp25$J9WNXT8{w94 zYj{I=W4J9G4sQy#hc}0}gtvt+8Q~8b;U|soM~v`OM)+wX{EQL)s1bhF2!G57f7}Rv z!U%uT2!F~5f7%Ft2ByPRYxiWS+bhksP@BLMH9j5n|48gNM^qY8{3a-onGFMXjSn3vcD&5g81t@=pC5csN~= z*0Dhg-^j!1O0kZOT6h~fAj(6W1TA3E+NP9`cmuyj0pe%@bHV@XkXzUn9davs(IIbO zG-Ao41vWntZP& zgL2G1+<5kS5lZ}M?-A}ex!_fsA-99ECE@=J+`Yh2y-6N9a<@_Vec(VK7k{W8NZ)&f zTM#bAr|@4CGUs0d9~*J5NPWbIw+HfGxOBCXo_7oPVR8{4G#)%(j|=}Nh5OSYoa;rt zseSDH-DByceDdQK1};YgPutBxmb`D0*G=-ip^`Zsna`6R z5JqrW^1gvIgUfqG_;!Gr=Y8XxVw|okzkF69TXQG!s<6X3Cp_38R)WPHow3ac(&*eO z^k5aOnS35RayENddD$!xLsf<6O`~|z*xeL@CL%1GUBMo$MewbyER~Be;)Z=@jS|2) zs>fVeDrM%goan5Yjg884p_nUY&0_W}mR++&^L!@1V!GUusE`K~@QyOe?H_`ic>Wggv8>9LNkCdkL! zuR<%5^Wt(`fo=eWuB>w9SwPRLj$dszin+|0{|bY|Ec-#BGh_b(LoD5w={`&c@gBX% z&#XU^iidb^RovGhZ*jr>jD~v)@}IfjRy5pKpuEEcN0eV`y2J}hY0E?AuOA*N?h57% zrzHrk#BB#i#dTm_Bg;;3M6(WolVUe;QV03T^S{P9>61qv;Z91a681K{2!~*P^gpVk z1s|zH=L>rfxUz^tju-BifqT{m?l5@Ip7MeF4dDEw+XddUFZj^+AA!5%12^+tiS5-@sIZ*B#-)`28AwDsK9WcaQS-Fy1OgdJpv+?2XV-pMNY*lX``JY&W}wg%n<|!Yj9qY#1>{_Ka+O!D7qW zeYx-&@j9vUI|tgX+&{8!WV3={kpftrEPBwHjCq0691EG4jb&JI)x;Y?d=Sf>n4|*!r={8a%A9kjjO#Gt zdM#KDtJi42{{*_Sfd9#DJ8E-Xt3pe(jw3)tX~6%4C0+iFzEURv|C8jAP-bOv3Sn=G z<;;*`G^D9tk=0soT^swQ#kj9~|BZr%r7k{p`q^EcJL zan_F?@IPfswlxif8z?^QUbE8hh5`-vpH@KqrBsOhXpu-I{a2$SR%|qJw8#0Wggw=C zX#yEH;D5?moCvXi|0$n?k>-H^soYu2EY0EDKzADm_En{Do$$3_Cka(eBR*A8!G7RA zdb%M4{wK0%-as#^j_fA)(wb%mc zWk{?y2mDU~{}cFA@D9vvObqy+oK+(!n8@X8Ozs0q6)fO?nqMx~rmV7uLVCn@uU26< zp@OVS?^G8crqH$1lk;rxeGxtxY7{S5*u>XH?$PZbzD_V+R8)AD8o{nTVyzpEoo$DD zNt94?`MeU9Prd^FC+tCuRVu|kb0d!m_@8PSGFK>-Dz%tBk7uLK{PMELJl#gRaZ1$D zXb(#DE=U);3PrWQ3(ZAG!2eV+b!5+EYBp%i=LtVCV}fvL4J|H5$7;%^byXJdKQ+>h zv9WAZBnPrF$DL+38|sa+PsPShdQ37JD$(=;ZTWAaPYo^?=d#7Ajy1oyfd7duylMg@ zNBva?%ePel{}XtpV0!j69#v`Vs8?-7Q^ny)m(P)0s@cY;`ErhL^%mU8_R~~k+28^H z6L=_OW!RP>1OBJ7O?e}%#wyRd+RJf;QNqzBy1 zac%juzcKJ_a$2pLfd5J3@Nj&(PZoikQ$RmG2Q3otKaKUpxS8O_t_I1x5b!?@pwd5_j!yYBibJW4lCbJdQmy4O_wdZ^?(;D53nm+DrkP2Mw@NT*__Cew|zxHI}} z@nQkC5#_+wj4Co0*lhf@OcI<0a@&a3V3msfhn%;mnF6VL9cW$jJ7|MFJo zo7R}Iih@Q<*kD5i{7;p4Pc_=tt|o3Cz#?#(Ejl;aHW)qNf2vVo6&@ltD)B}l2K-M4 z4+i{Ce1o)?rLqd;Q2o)mg7te()noX4s&$RVZ%d75k|)XIHkE0i!Ov1aRqlO1jC;jg zYtaM#r*d{KR)%$EywSwFq*!+8JosAz{wGe)1nMgg=cr^!m9JEYRhMc?q4%i}--wkw z$%7N{KTV9AkDN%HNSNv5WB3E6qh71>CWtu7mDOg4XGM^9`)q0@tK~1v9s z>8bH!Y92XR7g3-=x8Onx_@91I_@A7%MQ0g11LLeWnzBYUBu>VDz0&-geFQpWcF0|9ccs^p2P+8T}39V+J6JNVnaQ| zoZ$u!r(~?d(861II5oR}MTv3oAI} zR`&Z+HFw{B=PyM#IU(qONeL%z9VUX(ibCf0zKvEk41akL7Y=Ay?1N;`s@Mm~l$Jd9Lk>eQ+AVwi?cieB z1DV`z;nL-|7o07WKH>16wZnjRl>C8PAb)VP?ui1>7c>`5tcAh~#ZqZDn>(Ln>qc_Y)90nDr|0h`1xd|b zqW1#XLv(+S-l4#pJ!2hMMD!c)4+ulZui)~f@kEaA#7jVzv^>ZzKOIlur{V@6)AcV8 ziKDSW#r+aw3?=pp+m7JS6Vl!$TeKu0xh#gq7!itl_>3`FSE25r@?AuOQPo zZ2j}&v*7ZOVdNptb)Jr&0W!cWDW0d6<^2uJBi+?w2=kEnqgQ&b4&C_5dgMGuDvxSw1@bPFlyV^O{ z*EJ6t0G*k_Z0RBXiu1y9@m!>H;vjzI+#+`Ob{2|R@h0k_u2?+|2~1yTgJ9PJEp4jH zo9cONcCnOmZa(2Ya>JSHc1yRn2i%Tq{+>Iqao*f7v@$& z^0V7gmVbcbYysB@;yq8@x_7t4yvAr`3ZjXqG5giknw1nWNA~z!TNE*fQ6#A<86(Ev6ErDLKy$tnpr8r-&wG}pB% z)B)=_0#uX+91Q_S!x-KYIrpSD+-2!?Xu#1Ba5MxQ4FN|3-y7lh&Q?yAYtkWzTW7%0 z;C`RCt?p+tCD6NP^LeuRUk7WOUiOQN#V3>gvHr;g0*;1&qhU5{p37cz?_G1*^EoTL z=2Q24E-wfc+|^XVV>4K3Q$7x~XEX{V;AjXq8Z?>(`8kkB-=UYpv_Na^|LfEu*D{%E zkHj)+z|l}WPtYsLVq4%FjsuPcaDVykowoH4g?Xa(z*_0qHR8qsj)s7vK{J`6T(bd3 zgVVfF75ReuU8M>Za5MxQ4aXAG*4}N}IPW%(wTJ0C!458jMzCv-SZf|+XWOA(zR#?= zd|rvlX9NL9L%`9{Y4?c=b3wg6?m}5miCp2lu>1m!2E4?s)H3IGh~*ZY2B_?3Yr8ev zXe(;-%+-!+hpwSzBB6Ez5Lm^{GwKCC*sV3}AwR4)^p@F3~(9gv4Un0-6#OJ~5*;8la^YHA6$ zj}kS5l(0tSsQ2n%+5d#ys>aY-ICGzd$4YNd$tQ^V3KvisXHts8i0ut*6S zYD2+mA?OTdR!U~Um6W-m9K;-YVrhJ@*+ixSjs{;AovltGrx&sK)EMkM1{@8G#5AFB zAv8?+7p<9W-{;G@?1+XqYyuhfzrp&{)08STQ16Xd-IB z(GYV~rMxFLQ>C;?4YUUVM}wTodUyI*z|r7VNiIwYemkT~)Yx?DWHZqNjt1unK#h5+ zyWJW;5n^sumKuo|a5MxQ4Rt2%6_rY6_!3h%@Pl!ibD^USG@LLx8`8}tZ z)cw&lRuwwnXvkH6-nX(;S}7FB@SVz{fY!lNdoDj$id`thas}8H%69S!?S!>neC?j? zdT(*#1nlnomOXcjMxd1cXFf@)J%oEGS94^p0 zcWlR#6JN0vtEOZs+OjJ;%g(?aYc)MXnB6F<1TtCco@Uz(OHs;KB~?NHl#Jd+I--ioe@mWo{!O%**Aw|F}$_WHVl^%dUzy)Cs{ z3FyI3ho_>;Tj9C2y{>LgdqeG>_PW}N{kOK))>iZ&rUx-Sh-veBz4+Z%v8Tt|vv+I7 zhkJT=HScQCz*_*ewpVoawsm+byiJ~M72V!DwpDa>dwaH3cs)&RlXaO0qyl1$Ei+O) zgNfd0)h~Zf%(t@xP%WvKxMgJ1nRHfO@}5kg>+!Y%*7rM!=M{J||82M-o7wV`_Y_a` zMu3w!J4`h696FQE*w*)8pWlRa{?UGXUFty4U@D0;iK z9q_|CJd%&J7jCu#{v`0GkuEP;N3$L9V%TNhFB5?*ZzwL2Y zHo;-2{JHDe*@m;j)xHzwFT8K%oNL-Y>}*~$Yjgddw@VKFboej&I_EFc{j~4U+aa*<}<^`npXcXpDjDH>g>kQ)5Co{<#WT8Eq#4k_YI>7y-zO<*9%)(8d^@YoNjvU z)w~n?HLgWl9XXNr1)Gc4=eUv5PZpkk!nWZH=a@b33CX_}dJCKOzi`i{D;wP%|*4%^6~@);_75JQ6?DiD=zPaG$u(!}4Qb;AUpKe?{qXjHFBH zvWomi$cx6@KK$v|z5h3sN%M=jp2|g*EtaGy%5*BuJg426?<{aSoKEL5XQ8vmS?pZl zoKc*I6z7AA^C87~SaBXvoJSSs!;15m;(SDLKB_n$Q=E@0&W|Y0k1EcOVKJd^Ptv7J zUC(4XbTMR0K2qd0i5tDEwLZXl9gdfOapau3Z5@gup=}*#TgQyzIHWipR2&Z}j>C%M zh~hY^I8wE(zRt9k%dE~zS3a!)<@H(IG?h&qUUtNJ)bVh^vHVBukLEoFhkH$B(e}c! zsiq^wfSX)bmQHT^KKWlU_FSqmDyDv?VscY4n1!{5bj>(wYjUexZMvJW3duec;->-FqXjl=pfNzdrY!H*F+>vP@R zFj&83VEg+S_wk1acO`@V^>!N5>(EI_`1use7lFowfi z*hL)mheE-z1K1}V?H{MZT~)M`sM1Rl>=Z_Bhx;bD@=fMGXb2vKuzxby0B^x6HdBB# zJ`oK~L~l>$FNkb%WVg3rJYh*YkQAdC_^lpC$=G%pg`tkyVZ>_yk63ME;KKz8)5cWf zR>sHz>vS;M5oyXv@cziCko#6HcY@6ltKC{tx4E|Fmimmv#vL)?_zyN%$LPWXoMrEc8I zzN^p*y2I?TZ;qsW^UJ=gF8i(`4?%Eyb=h~7&P7n#USpnu@KVmw)6$X>a}N&$mzwj|yJ{*Js^ZTpL(=t76%LxD?r>I)cqpgaA0FV|V`J~W z6XqAI?CwZ7%|wzar`sP&GZ&}KP3Hy|S8HOMTp9*&`f$?td3jbJy zg)^bRoss3v2q)vl$&tyWqlI^{ISWYh6SY)y+@VmK#ac!p$Fbkw5Yd8BC3t6wM6my} zXieb6a?PJ(#WJl>hW@B7`>qmxyWBCi39;4G9ecdZy_CzDF@T<)%}E{pQQ2Sd?u zDm8g}+&5La^wcg^F8i(u2#b9&<&U@zgag5{f1co(8(}KWm0Qy+&Pez^|J4(#I>_t@lUYhVNhGtyGI?7Ql+?z=nq-Uq}i~eBj(;ghv=+MpJYYU7xo{ZqiTLScC`dGzU;dyxl<&m5xe(V zEHbicwcg<{KC8~5xi0&zO5RMDeOD!y3whJRvot^An{thtYFs5ElfiJ5&I^Tya?sw6 zc5g1ZyDVNiWYh(B@7txe?e6t<`#jCLaABb1ZcAdEJN96f5ntUo)v6~jFcA($59T0N zNy1HspL3c^Vw5iXuDa~ID*1S1@Kn-^rO;*HRemzU!d+=(s5C=klj^WPVsZK!E*@sABy98Jld=4IbiI=@(#eODQL#Tb;26vgaEj8-hP`=86hSLTJd!9h;b zC+Agd$4d)$%G&VMOH&fg^;jGeSX@`OY@ys2ml-q^jgCtux68h(F8i*M6RzeD`m*n; z%f73|v7KgI{9udUFy;VuN1_~0_4m`}AphdgfRpsa8oeAaU?sX9N|P+#R>h3~>K^42 zshQD@E_BkB1)o#K!^KGoxa_+MKE${OFY>tM)_g`~E#@tjnPm%do=q~%NYWB8hCcT9prh$scfXcxzgG&bYs*rJ&*7=kYBKoqa7! zLg%vYsybi8^t4+ihq%wJgi~G__Z8y`DV;CJ#F0Fv|H%$9rR4%&dndjs$vD?#-&J_a z#D(A<#^ZCQem3-tC>ubdl2aRMB*dY?%f74R1gMv`b{~`ZW#3iFgoLBuVLzr~LSQyrI6n!T3>Qidisu z{;kF>qHOaw)NjjFQ<9dyy#|)YbbDagl`matWc;+C`AtfG+%{>^aYsw(*^J|6I;Wa* zT=reXk78Sy2uu){c#P-!Fxj_{+y&s-h2O1QJVSBQhhQTY8nF{cmwi{MoxQEz?zm^2 zuFme>w%wh3dbuAS(e?HFsx2K&-WHX&0{rrHczb$19qltNZ-|85fUTHfDqs6P#y)?du3aqU`VN-yQ<-0=xVC}p3H3llMACU_%j)}@nwty=_4_L|9mR=qBr zJjdK8N_VgZL%P$H?qur?>B~&% z%b3lOUT8`$WIrV*M&inYz8d*2Vy6x1#isOP_Gv@T%!j!&(H5<}bn$lOY z8w}|srt}i_J5sb5|Eo;ttJn_=>7}OhQudD`oir&A`faR#89O1;$@`HF>Bj+U_Zs{m zz=T47lztCxNQEW51vfOFNO&b~$bXcC|0Ax_$bS|4u>oGg{>}hj&AwoOuVEiEz}K<~ z1H6{qZGf+19s_(myU_sOz?K_e7kgVe^y2j^XRjIHb!^rEuVQDag+y+=-c>*T2EmiW^J?MXgPh);5`rD_FKrqR;6b|v8f_@N8_W4Vd<;*K!Eqx{X zXB0%~G^Uj*rR+Zm5LYS6dea2|iwXX+3I0l7#3AYcT5m$5tpT*!VV7w~5}J~UmxH0P{SRZ*(A^A}(No)v}|>lI-ig&%}j zcnYUAUunutt^FyaatniuRZs{fTSPc0LgHJG&++bs8%0VV(fr&MP6+z$lI5b56(@!uEl&nX<$__!WQN_t1-t)TdE#{EH3xRu~B#_pmJbRMS=<$M+) z;TIANJkFQIN4S^bk&j%gQNCv>M81EdFv8f65K?|>PYQ=A+#vi#-XP$O0xlQujRIaT z;BEmo3AjhVtpY}4KvYbr6EJ-5ad@+U!6b*lJTD(U?Kq6aUg?Ozz_7fKYJ|o3&xCUZ%|+&5V8nkgp!qZq z?x)qrz;Ix20>@h?LWA(rz^Y@|CW$EliGwZv|lT zKMJp|aXv!hQ}7q-pM-~q;K)c2Zyv_S1|y~taBOZYG872odxL>{u?svFP{}o|8I5Sm zoj-MOd}@q;qktoLaCT{^79qw-O$En*Y(mky6E$Y$Zbj4N9`=t7LZ-5!LfEW2oh#F7 zw1Hpv@8t6L-y2Z*7GiiJ6jjMp2EN|aAs}L6G@$y2aIyi#1wv|M1iuChVpta;chS|+ zfeDq1U*+2 zAP6VOVRh0!G7&H(#udhx8dq(u(9-3IMxWl9s&tYPepI4rG&mYyJSx_NF>Q|o@3Ty! zkB8y6IgA}AEqnjO5OpT0m7JuAqjK=VI}9yTL&3lRbQl^5HQ`EV$PQGds{Vk#Kd8c- z(Lm@Rz&hSj=vbx{7Ob+ZR<5$Gv0ZJu*0$ER&Q@W=b32{{@wC5& zU2j*`5s~}?hjUqBQStH>D@#_Dma*o#>e?DS0bgUgUbzMcn3R}}_U1}$cq-L$uP{DL zBG&r)w0QO`5GZ(b;LnmWhh5x!)P%=tD3Nq|4x8}sC}Z%8F6sR_cqBGuxp*XE_v24q z67N0}-b+9zmPiOC-ngmUSCEFN*d_08HQ~|oqohH|60grx?hlYwNeJSSc{Z8o{TAu6 zPJ}AyIZSxi@=1z!yQy3!;KQO!3S_yfO?Zz3P9~TCjXX$-m317zTSQ1)lE0su=sk)A zSr(y6yszM1PwxpNBrEqZ6W&w6dxi*!OVSv$&Ccp3-g`WUK~l z=fk}pe?*V^-=~3xCWu`lBicAgVJ z>Aj-EyD|mdk92rfrNH~84sT5gyx;2Zu1R;I-r5v+ zx9RY%OM%y}!@E8O-aR@zY+qZ}V?>ANN`ZI34zD}~-s3vFbt&+k(&3SgSjqWW9bQEW zycczN*tU<+qqdfFId0i2!27&zU_$ri7xfiAUKp$KXQ_jTOX5)oypW8){yyy;goGuY zyJ5Raf5`(`w`_5_YHMn0b-!>p>~b~K)=_|~ukZnHyU%8mlxUq%X;^DK@o`>SKJ{tR z)Ip4>iqBqdYrXKR-_2qibFnog&*A=p%|*Y=@LO`a>W%r%3$2fwU={XI981I1=g{ss zh03+F%TAnreg0!?qw-~CgKa(g+p^{7*ErjJ zjXuKr-W%+2xo?-R+b6h+QJ!4;H}C%XftmUI2mfqg4O1##Ib*xA;7gtJ4(E1Xjm$e( z?t71~DIu?89p$mDcg^Rq#(9M)PbklzBs+0v;_k-f=bc538y#mg9v@iy-+8IuIrO~+ zb^^8W+18h=llfkLLGs@@Us7mQhng2qdP(D^HM2zP`>(QCol4eeeAw2P`;jfdiOx0P>liFR-V+KYVad`{68D`q?AnNus#d6shi-K)#~ zO=}P5d7G2U{*Dh?Q*?)KzbyH`_kcp1XnC#VMwGmB?)meBD|dchUoMxaW1X+ar~I)j zQ|hm+Tub%rOqQywD~R!ITYsBxdxHMF6_crzJZ+VpGkIr;t53fA=Vw<+dUjj+29#;R zkNpPX=Si#7t10!9R;i^s?dua$je2iiXIq~SUcmJ;E6!rrz_kLS%1Zp@snu>Y>(b@U%l_vgr2CC>X>C4pY|DbYI3cuqTsLdZY+<}*zfVJ zkI|quwfk)IcAK-gVD4|;z3&0XtIJL(E*fY-1(MEd5_OlF2^A|wDP4cO7D6> zIbJe9ztS*Xo5aVr-(I2EtDLh<@35wuF>*3p=^6%ckVoSz@i{yH+{36#zR%t#YvTYFaPdt3 zlhj6RUEY)SC(-uhC8B5De&+Oolbv2DEa`gFrr75^jh}hJcg=IoWn(L%P@*bPTd6`Xgn2T!r}Hc`*%uYh)xt#j(=qQA0h=7@{;oL%3xY}&Tz z-_Dq^YEEjBq>}PblJX4U-*lFKwR=j*N6Lj?R1WjlKk@W^{iJs9tkG&z?~}FZ67;|q z$Ch-pal&zex#q>8jrr$RK-LePSnIpOw@UU{7w9$K?5jf`rm{%>Rd1Z{WE+p3$iocQ zK=O~;)@!p^-X{r%+R35Ka^^YAx%~X8&~?~1~>b@&u6AWTX_>^F4XgBS(4OBF?SV?V>U>ZuA99I zZR_ulJt3ymV(#K;R&u1-OF28Z`A=W{Tzu{VPd$dYOG-!MxWj@U$*<2edl_>#nr1I8 z)z}~H>uBy0@<~#&yp6UE`Oj|hxnvvfyu(L*Uykikg4UX1+nA5JNjJaUb%$YodsDQP zedQIR!^~|@e zFIcxp*M@l~YEG}%sXSvVM=#IEdf?-6{h&14X6G5(x>ddcdJ5oU8O1Ue|HU4JjnN#1 zwf_!wY0+NnOi9P+_HA=8sV_VzKf#uc9QE38UgC z3s227{>SlU4D+z9aIY^ic6Fb z<7FQ6bV*DqT58@pTY0f5&Q|V}TIMK->AQwc?N$N#HPF0|d&tpq^n`6b&++3oihcj% z?UH=Vk;S%~-#gcM^X6H$&c2Rq?0j?W@PW4r*7$wHZ{Oe#ynSc+@)h2Bdwu|rt@%(1@v2u~N*)EC)f-N(x9^kizYm9LM@B=MCeVXuTd%Y2Xf*t&u* z0JGHQ>-WXhJf}m?<@;ib#P4| z+*~<3SkAsrEAZ2=hZ@;B;Ll>e5PZ|>83wdN<6}5*bE^xl1ziNfn`YRxrMhOTOFNb4 zs&`fPPXtE>UG+6Jn_Ru)<0H4aa9(L(z;$=SVEvY%n)fpetg0H=j;~y+BB7CB6o>7& zwK;s94qr@F2gW8`Rpb1dHFrmElj>>NtL|&-@v603>TAfhjFpY4L<0f)xOF69O~?4o zwWp=6Gxp*&Bwoc8}118|>EH4vJ(J@!HuuXhpU4-G_a=VzNV8%>?{ zuBuKtXoWPKwiD(iZm)Ky<66bJ#i8JVYHnXy|9zUcR)F0 zb<2ZNMh#2aEJ@jRYdX7F7BX$T%)g`9nj!Z2bTOj5h9tbWu zLH8i}>mUPZOHVqP@t!P{N;3zpZyOQ<=D4Nh6a=O1z9lAXZIL?3h@qPkXhyZDyr!;0 z79L4+BfIp?H5I8s^JOrFr0Cgje;DtaZb9)PG?=8kq@6ZSl$#D(LjBTFo{Cs_+gX%4 z7zt-SQ)bD%|Ub)}XJVYo-8f}yJ9rfU*dOp<};&$<|`)X2d!s}8I3s*uy|4-Z&)IMGYMR6hbkL}TmX+KpEuqZuP57lJ|#3Z!R5Ygl}e zGMRg&B&~6nZP6K#%1%pU^v}Nrn&?E$U#*?X>en%;4{T@d%D^($L-A+Rr}~FV{|cTXN&K? zV~@AF*W13>eD0>^?OPU~dB=8(K})ulJJufV*s{di-j=x-4Y}N{-tDzDS+l#RslC%^ zWIEQRQt-)hxx2b7X6=FS!4N)nfCeY$N3#X5-W#y+^%qYU&TNyD8N!Yvrq^h|!c%oT z-Q92Ds8okCk|pL70H`y?@qhkGe<-J`Ksg%7FmEu6*TICY+jNyjZe?@BAfB$Y|6 zxpDDpS;zerlVw8ffr*W@>4VtI%#bb0v6xb_YDg+XY(u78Z<*^uzGo~Ry_2G9HOV?x zhINT~6sv+dihbR*Qcjl1pq3YhR_5B7l))S%A{)A`YjUePG%%!Q(sxrZLH5|2f~GeI zv1v%B25D%t<3snwwU*Fa@X?!*KBi%W6LCid!og7PwF-u|!b4MV%wjh!L-CA71`m$m zgZTEgrkq4HHaXfF7=bbUv{WWw;K5>k*YV7;G94>5{f-i|5EZOY+)} zz@^rd-(p-AiEav0?BOS%xkvpLd&!BYpXvI)hWx1XVyu86Rf&86w|EaGG#V1jZ7jf zdNH3?p{(*@MzC0!q~tsGGfe8NvD8IqM!ZRLk$TD%LyWy-$}Go#t?lFcx;z#e3E5C^ zH;s=+$%SWVQB5d@TEUKvn0rU6!!lWM=z~MjQEWx{qrq{D#ZgxD+PYes)fU)fGr7-8 zoDDN*0e6R|c`8m6UtAxv?DT)Pz^!fp9lWC0Q*O zGvWtF4@bwx)Gld1B?pe0Eno9z$O$}-WH@;z8!m;)w6r$UgEKh`&q*-3DK2um+q_=y zwwgK|wNx8&5G#=iM27=myxYi;3|6K=t8;f5wGr_$84O41yinNUWmaZ{tWF+gmb=U1 zwL?a^ckkP!a#sUB*a^%*q6Rwdwy{KyquC8G-8t2&Cz;c_>==+F+}fa!gJ@!uFbR8> zf=+LHPfldQlfi+2+Kz3fRj)9vFtbJ9WSh zo3Be%^`2Hw-IlE+&84E)8x9WKYjw^zdtvsEz`z|0%jPm(8d@h1onES{4h=_^Ob3U? zCSepVr=^jhn%s77zaQ2It=<}B-xi~TV@pO{0La_Kcl-zc&W_r*}vqyva+fhAIdnDB6u+v2iEKOZL72J6$*i>M8ZbqnT~swu_>VXhl*kC%#Gh%8Sp^;|X) z4O+d1$X98dN4)8-)m;?jU4Uzr&q6W%OPgnR*o zkH7F8U;@4|*$A0F8cd{SMmL^BPghnrI^B=~j`0v*5+*=rOVY<*r}+ zpC%?tc9OjHTw6E2!%&&U5Rf$Y^t7q_I@G4!YEy?=2S1#;ZZpP_xn-`BWZ@D`^1@)Br`6K z&sc8EN!qvL)@qiL@8oaCGOU3134T^>NZyCRe6o-Cmx_*?i~!_7j6Od#E&;O=hnwe@ z!$G!A;yvtl6MC zxJ)Y}2j-0Dv{;74F5Qybtw~YSSO#ISCSz6;GP?Z}Fd37nXe_e3J-ZsVZ>`Oqiu4|~ z_?+&B`uYarM~xZDO_oggVM;y4v$lTbj@Mt8zoC9xPWiXjY|kNouXb!a^QVO=yssbB zrrsg*msLqcr)5ZZ>z4*M(>XOxUCWW-Q*F|0d|FB`OY6KjG0jWQY}KB?LBUK-*blMK4)!y4_A(2Gmm9TDo;-K%!=V51M9uWOG=e&M{k zdvC{p*P=Ji!6Q_)qsa?I4zzgpwl#azwz}q?cF$ffk4xyVEdr~n6B|!^G_reonp!)1 zdezR}R&O_o(V?{MmPmqBTq(s@~>lhYarA-Q23@KDK#^n)2s%2#hw(S_Dsg(2Ro#Tbq&vNJdYc9;7-v zy{+1Af+W`7w#%z(?-o?rWsvdu`#pQxdOEw+J-d7Mbdeyv*pQ1g4r~PKo1>?zO<$;x zZF^U5Tk|e&w;r==UxyU7Y|7oe-tO)_z}>BvhkWy)tCyDC?b+SqY3^<7+^xdcz#gyK z({>kry4r51hJf&hSC~$uYKbE7B-z%fqV0M-JG?#mQhc6{w)Q*e6QO!tGg5Vp+;n@} zy`CPN3zU))&82Nu>muVA;Dhgd#hB1q-lu7Z;A~G%qKJCCckj^i$Qz5akXMhZV_ZSd zuDW`*d%e(2T?C{;Ae5i#sJ43We9)5QF+0X&S6jSa2_A7+uf21JkcX5guMDRxTUl-K zwtMbGA8Fpzb9;T92Vc9VM`(JiS3oO?4>8e-28+ie*d&c7#pHe$Mvtn|iIHfK9Du`4 z9SoHqrXO1;L-29zKQM+zq9A=^Q8hLWhuCCsRMkGkQ-|RPmK)N<2u$C3qJw6!DP+BC z%6B^xO`Z-g)(7*h7jWfqm@$@==?oEUN4%EW59%Xo&xImceySAMh_WU*tAOUQM|1fUmqG zoTF(l^oO3Jy=8xh_&)qyY+lG^n7rUA?vj-0k_95{#-FF`{=@boc}F3EKpFeyxBmVg zFAX2${z_it`pZ-H;lsQY?r$yoFyKD?U2OTgP=>r(aN{Za(Bb?e_M>?ZYxZw)XzJ%q4PT?6(ZmA*W>9S&^m$Gj9XR$v({XAuV zD4%)m!z_ts9<&I4G1B60t6ox)Crv#Aug|8PgRLoX7DM z8g2NM$J1RVSf-K(S0lZAo}UIt?aDW$7w~kN@U*MIloBD|P4F@kT*&j&1g2eu zrt~5cT+H#QGiq0{DSbIlr^eB)<)-u%Je?F%yH=ReSDN4w6TFJ&r%6n^R+-XEO>mhB zUTuP};PhyLqg_{+(yuhZSDD~7JU=~vYS$X(68c0{%wyNWC8$gz*v5Y4)WZsU-2msY zR}HY8{fz<6XP+>@1?&L>>|j9y>|{F)@G`c=02i{W3~&)EFu=v^m+)aPuRM6%`mO<9 z!MNc z4e&sa3+{%&Mv4R9s_G8Wq)UY>)00za6Nm%0AI)c9qmhPL1Tsj{raAOX^c?d&Gk6})8?B3 z&#r~&PlQinbg5!v{|S91m>w8Q6@|SiV0!Q_Rr1*X6fiB6N-^8Z%3kV)oxeeOh>W z2|Fxc8q-RZRqS2?lh{j@Qg(*{E@RsSOq)%m%4&9%fN2aXRjy#aLd8fPv?*AsT*-bY zVA=>NRjy)R7ch-krOFz1NY@^v5Yh)tu+IdqH^D1S@Vg{vaS^>a6a1_R{)7p>&ji2U z1ba+yg$XV;!Sf^x9Y1GG@K;Rmr%Z6f1m9tT>rC*qCiu6qaD*g}ADG~;o8Zrz;Kxny zqzT?@g5PU`H=1D58+ok)KRR~VI>1m5cKtZ@HT1C=#-P5e5KsA}pM{4RqfMH^M;N1r z%EAXxCy`E@ZiU$VCOs?sFk=-W{w4ueQ+PjPT@>EK;NM-to2D?#*fA0RRRMof!2d2n zCm1EV8!1Ho+bBf7b^+ff!cU9vYa;v?5&l+$g{W8|3ca2}&}*O&bXq6`UD7`akBjs# ziS)0F_Mk{FDg4Cc+C{nA=FdIu~ERJH-%_t+1|W; zfk%sM;=_mVdcZUe65Y)r9;~s#2xEr@`~-z}G4@3PpAzs(6e98O1^kMDe?(!FvDZcT zYYI^whH_4a#`!`h`5FqLXB7yQk26+6cqrT@@Yjlv^9#AOi1c0&KOZWiDF2@+1YcYaKz{|v6JfQG^G7KiZ?ZTZz0sn0gj_Et#CQaK z+9>GNPze3Gl|twb@k{-I>o>}i{esu;A(SKXaeTnL2}b#Y6awbs6Y?DvFwdVP-<5(+ z0fmRexHu!m!;cC6P?>F%4*FEi^$%!rQaTy=sAtMn0pBU$+XdVtU@%K^Rhk9-J^{A~ z_&oyl3iuWQ`vhDk;2i>fuYg+xe3O9N1iVSWI|W=R;9UZSusJ_a4$l8=0`3rSm4H!M zo?a{9E&)RrJpUa6-Ynp50i#iPdXIp&3mBc8)4N%~dj#wj@LmDe3wWP^w+MK@fJu3) z@!q`JAH^GM9AgbcST$Z=NB#W>hvglP6jcuf`X>&k+~6;(MntfBYHCoO^1~145UjpT z!IFo{Z7b?h$#v%xj=u-gaNq!Jqy)n1q<>^0kQAjKhE#Awb1aY?$A51?I}I0}2u1Pj zdmsWsbS6UhK6WgEBcv+5y+=)AY!V}p05}~PpCVV9(eU_4LNZ?EYbQ|6DdenAl1`R3 zI6gJT?U~5ahRKlpu#FRi9Q=c(RB{6vG}naiQVWe^n45#@$rDlwGc*oiQj3{b384uf zCI6&9IO2z&O*J~6jN@R$Ajpw`xk^bYG?=WGC@$WnP`HDmT=53|Q9r9D-y*z;ak@dB z914g77EDt--lCzv08X_HKnw2;OoWo9L`DJueFB{IjKOg&EEq;~=)|vxWbMKJii&RX za~g?ORG@4enr2+pNy91UM1;eU!O*~{s(H{=2f~3tG$P??@vxPnMyFLxqPqA42Kj2) zG9!rRE4LkH`z10()}I8dr-$Oyd6 zz$66>H4RRnnYBuAs`PD}8j*s<7x@u*I6xzb${CYm(L`12=yc2wCTV%5QGDLciJFpS zH&KHI46437xvR$d6h4X9Mey+XDOUIOX1X63a8FeIJK5CsI`nA<_qNn-C7=gC9iECV zZ-wX9_PV+~?G3ei+Usg7_TSoGTU*hCm>$IRAcl;1;&)%go*r+{-mMiM?&;mtysJe6 zZvoiaUeQUXg)6*Go^2J~-aEEc&>81#6<$wM+hm=X(2_05;&W!w<(N4+K8R||HC=l0 zWmp_Ru9L(PES?aXQ!<~d6IN_GYIN{Ytk!g~hSAm(ADdC+^rKq<@L^iFLW^e=t22E> z;>ygFs;$aQk=8Ozz9xyU(c*+G*Jp8*Bx^HWVtk!rjMRxjEY#xZrbQZGoK+063M^S; z-xDPL$VC4|&LWPtdguv}&jrke=R4M1S6y4f>@fWs4NO;cG*l0TSbhv*1+?65Xt=7X~OG6EbZ0HOWyw4gh%g9Bn`rq_nS<3HNY#D#1Kk)cr{?) z?>6AkGo-vE-kYd|z8=p2FIjzmW}^2z@T820rsVJ2CVF279v-J-m&E&$3C{^)mBfg+ zB!7>a@M_SWcr1@ylHQaFZ$I#!l0<+lZ|^kWy;Gz;BTIr3ufc?O4}{!`IC)7t+P9-< zDT~i8$9{(nPxALW;OOzbv_jj%lk_CsPfU340B^NKLMY4qE;8upIic_}jnE~%lP0`k z3%vhR z(wDmyN{Vfb*d@#T3KHx0ah!M=*TWZEAIygZT6J!H%$@oq%A zyeHHi;2jrvD3EDpymP>NJOjL`1B^v8z&i)LV;SH@u+ell1H4}WFB5tX1T({Pe1Nf; z49a~Nc=S$GUh>u~zu9{kyI&$9w8DE22ERxn7ql`U~0p7o6hhV~Hco#Cni-a;O_ZJ!B-TlGL==~G$Xe^eOyfy1V9^TRXNFpJ$!utvElJ!e^ zPl5ljYZ}T@vkdPE5c7Wg(YS#jf{g(Q(Xs0p?9Dp?HQn6Mz9o}jk-k+H8jsdR`aU_>3@F&Ziz`dTomw_kSjplWUhgS~nup@;OY37RyhF{WsU`4N0hj&8?y!|>nR|>pg z9bS0~ylEZYx)gZFba?Ai;2qcDRiwasMu)c{1>W;Iyp1XFUe@8!SZgKcAL{T(|E=&| z*WqnSfw!Q;yD0^p^Ke|R@LJ5W+%-D9%_;CIb$C@N@V4pjs#D;#>hRnt@b>HQs6W~9 zN8`hK{OSAKunw;_1>Up{53fHh=^fMI;k985?`quV;ZI)2fu}$7gyE52G<4wnBSNRHkjcaF4Q9NP%`ry+T_zpEIOBu zoa|4ibmF=3>JgrA2U>As2`g`0uwR?6(Os~8D9@F@U@OXBQ2vxv?Vo$!?)l-ywex+H z_gf2W=38i$Z=p@TwNO0sxrLIMBMYT7I1YBMDX({7eaWV;EE95f%@GVODd~Lk-|n}a zyJtH8-0Q`a^A6`{&N*#QEwCpXzqXxkd(&one1VlTt|jc5Q-sgXUU!z-<$s;gq&N2} zD_^N;(|X&d8{cxQQe5m4#E;!KKkT{we4lfcAeT?mw8ppIYGCDgJV)LMmyfjXHs~l_ z{gKGP(1Ba|>vwfDav-7xXt|mgk2n|p=$ilPg^Hgn48MedWfrZVt|Lw5XK-&X zK6lt282(6;efD$1pKMw^$2PPhHPH9DzO}yK$qSnm(%PE&7ehPj=UVcL&pl-S<{P%s z_J#Fq{zd9N7dAsrs@D4MUi+t~@^Aj9SAX^kt<0)7-rfPdb}sk%e2i+bBY{R_$YEH6pEncBs_prFHIy_79+kWUOXE)lSlE$(# z&qLGK&K^e#uuaO`#+{Ei_uj***39~%H_okZQ#P(z*idpP`t2xt%BAUtPYcKUzT9WK z;s5lFg^OLUhuz^X%)H$EI`rU<>#vISdsgo9Ip?TlG+tJ$xDfnSyXC)mt*qP=Iu!aw$X0F((MW{ngI3%0 zOViG4UOJ`0CC}M?w(~Cb;3=(tX(iLB#9Sq(UBg^&YD!LH{PH+_D|}D*N_aiJYrm!S zaeL@$m#%+qNJ0@8)Sv`4xF7t#DC%(=LU~oaalTp8 z>4%Ty`xcrHoqGM)v8KlP-^~2w`C``i*8g|Mv8I{%cV>p~yT6^yuVne>owmHn;_vS~ z=$bBpR`i8dS00~T7s`9>FQ%VpIyU=s$a#=jqu9;nUqh}E3)O&>%*JnLuW{k-0%Utf6WnPVlDL$AGl z-=^!lYnduuJfpRK@!T`h#Gz98WUkg1nA1pY( z#?HPr@2~m5!E4ypYWhPTXxYxb7V1Co0rs^M{qy+k^B-&agCBls!N=BME`NHeZ@9X$ zXznWL*V$qA?o8;4xguy!er4g@sNp&mvO%m-iE-RJsP)jMZGr-|16`1>vXBt2VOt6y9B(7NYB=VwkF z^Zj_?`6nLqO|&hW&to_EFpHh|3`U)qAoahQ9n`1Cd5LyrN4u`)Bl?qPweV?-9@?GV z_Y7q0*tTZ&`F9_BVEq|8X8$MAHk*8|7uf8o1-zQ6{LS1)nu_LHuibi0omdwXprk{m zGzxoL8-v?U&Qw1+Tj!fux5=kz-5nj@#7sTpf94q5*tqtYnVoO4#>O{`YM%E0+^^+p zeCtQ(Im&Aqv|fz%4~fzKy9@Td?=Cno;(vFcxbLxrWqrl2#}?7G6siW+6=zt~`rbtVp|mX@Q+cKHh8N64&8%p0|$GYGacfJ&~1{bBY_pJpOu+ zu)cAha^0$y$A|x6_#5y3+JD2Z5B+Ax$v1-A`(C<_onLL!#^}7WwsH-dm6x>syPxv? z&xO@5bzyY=fNz)YMa+C_X3y?eJ#S<7*$sS+dgDo3xi+G|w{OFV{e0!1tpi90=psFM z5r59-luGuAGOQ#W7}IG*()rFqA7m~n#fkAtxvudb_3pgN<==O<^&E6gufgck%156f zj6RP|AIIo(EL1|H&n!{KT7PE~#)0CxCajI+y4u#}jOiNTzzJYzd<+XiZ`Yl5>?`IlVRW-03minq9 zA=uW$sU7Yy0~UK=ow(}27<@>LbGuva1baYaAA6B+G<6RvC`Gdibo<3DW)Q`|A=d4& z_n&whiYR|*AaXlDSEJdC?}W*u&S-EHUPh{LWKvjFy}ep90GC1pbVw4;E~>dJT)nA2 z{k@xeF;9$%+1HHOVA9#HPv%sGFI>??Iy5cHP3Q0?j6PDN-8logjC4ywZ?Gkn7Qu}p zju|0I7c!Y4hfJ1|lkrAHyQM#?^kg-Mvzg*$&aOr`3r56?{`8!fP6RXyyJfl-PAZn9 z*~qQ=B1@#KZh5HCsA1WZ9}Zf2_|++#J3056Hl9UpYe!@m6iu1oqc2PcV{mqL;NHc` zk!Lnga!00?l$d*XAh_fN-Gk&mm`<%OJ?UgNs|#2~QxOaA--{Xk zU@e!o8RUT5q0DE>tea32uq1;7K0(M$wjdxEWhVbGS$8f2sWi@}vL;SW5mcPF_Ye9* z_|hV1GOC|IuYF%zS8B-+hI?cx7^>pS;sjILNlBVAa4_p)G$Jq#y7-)Ke|Uhez+;ak z8MB+)N;5DP?O>*A!(tC3OPO<5B` zAqNH0GolF?$Aw|~I@LltW0u@-Aqz9oIn#o5@?e@lIwPJq9d{^{X0etXE%HkYGro~D z(^E>KxmIu~Di))Wrb4Oxqsmk_z5qL@N+`Jw$W%8!(4OFhF4iFv@!X!SwoGZdJ-r#D z(l>!tb3zg>#H5`uc{$0$1bB0=*XZ>oRc%fA+)d5fjjl?w%DiK{#h_(fLpQi>%Uq0- zU!Kd|>fK&jleLWYG_`jceWzwpNuJBy)nzejYYwNVp2_(U-!|SGFgnzVl^jn`>3Vkv zyNjCD?&QV9)7|~pX-hUf>QILK7GtOp$K5>a-<_5i_AH|#fgy`UgN~v^ga@9KIq)TB zfV!>~#aOxzZ0NSG$*t48Rj;?zIYrwvr!; zF^k=_3`IN^89X?KkFnd^nsO4+*yLzyU01EE3%m@*UFT%q5_?NBtIi$%&|;VGD^%)KtqQ z;mR^OTO!dN#4BEWxoOe-F)Wi4*_aS?2z-c)n!MyDAWBOLskxF^H1}kPi4Bg_m}wDG zK9-ffa+j}1s^lCh`b4^^d{*yDtRd~~de#ie62NtP;p?qFnm++tN7qn)h0cxHDDPm8O% zI26;Y6MyPj5|tny(-uvnR-ECHF_aO9V4pDL>w?cQs#$jFLH z?=YF5%YmIHoL32iyT`F$wpcD^#1D=UVzXH7!aI)ffpM$#VuqxwUT9^UJ@xKJMr2xA zo9V&1ClIzgjg%3c+!PnN-DIk0TTPu>yG3otp`nRXAUYffgwJdfDuF3R87fYdgt7}ab&~RkQbZ}^FQiToGT$V)zQYOgz%CnWisY@0oY9v--ayFFp{FA5WW>z znz1TrArWmfTY3%BH;OF8eKAxuX+c!iOCmQq24itdV2Lz3COq8awz%xk&s@p1!TL1y zB5DIe$AbB#Y6_U!#9^^%i?;;XvlxOg?IoYf=n(RfDc{sE4A=LM`@^|B%4(lc<-(Jo z;O>XT?i?DEjzZ=<3E(xS_6(W>BcQR{+nX~1>+`K~T}=6&1ye1oo5S3_1uHVyEl*u# ziYL#MtE1Rv8dbIL-O^=-ZSjGsWS_>x-fN9bMxvI-YDHqo-9^d{gX{)Q@P5Dy<0A}? zr~3P8bC7>MX~2=M%nXqUZx$#*zJS8VU%g)AS+T@qBeH7Th)R!cJc*vbn~}OZ9Gz~+ z0LOTUF9{Q%vnA={u@!E2Z(2EUn!v-ODt&^P37c+0Pxh3af(>`i_(a&W7EX_zwV1bX z-n6oenPro7_jdNE9Sv&7Eg4lc3ERo~dE)C(1NFpY$xgDjrD?HEnQQB&cVt&w5&|-6 zPfwe=uS0Fxtu}S2b#=MZ)ecE66&+)vsy)5Njp+2EOV18BB%O+1ou%mv(cIb4)R3Xb zrriru-E>@t9I$$w6+dpxOm^aKTP7vR4d%u18Ox1%G2x_lR>dcsA2OtX4gWFIl$2FY zH~H_Nj~Ws;{Bxk=?rCZ3Tuei1)p673r^Y2O`Y{?E&3hJ~(=DcgY2yZ2<~2a+aT@M@9^X>% zLSw{|(7{o>UzQrV%P&-`g&3UAg2wW&A3NJ7%8YZ(&W`lZ3m zbWV*^&+6$rX*NDBrI)33-kg}`rDwKkPv9WqhjFW%i>FYO0<$Twt3c)z zs(7JQ!YyPKPj>rn*|w!_u(r-k9x8eEDr^LEQ+Q~BTxi60!YAMoHN-zA8FbSpHQFbk z7niy_Fb1OwEh;v$RSH#4Pmi~|SMBJ*Mjt?5*B+I8@p*Um-i`sUMcSqzs{%YiRXduz zK;%G+cW+y>S8c0n?rHbz_42rc4%;HIx;nA(v_~Vmr>Cj4v!_?>>}~aSqZl1Z+ir;@ zDCzfATX^BT6;$#d*wgFj0AE|`wl!?2-_p=fy%qb4l3I6fv&K>EL1w)F12Cf)$3WHF zJnfLdox7V`_1wocPf=6;+zx@!rdf;NN$k2wFkx#`vH;2GsnbS6ho`qy+f9(U+uL?| zRqfpZ_K)L*=csBey*t~Pz4LbmN)y=~3Ayxn@t zu6-R+*s>|<&|UW);O^GTL%#XY)k{n6_U!KQH21c3?p9%JV2@YrX}b$QU2V5hLqK@M z>wc|Tq6j=mwsop#yB^ODZ;!qdpQod({Z4GXcGT;dk*aItrrX=@_4MFepp>9!E^WJ7 z7a7L@AAIjiRzS48Pty>=*`A(65%qTO-l6A_Hx_9juO3&&xPqWv5iRT4?)7SYMn*s? z)Tf~QR7bVdgXe>mB#+rK3SDjSekF+DuwHxT4j~Uon5!|TEn8V_@wR*JL?3D1)pL7& zoGD+sr$=adtXGh!(wHb^gT-SK?2E>eVsgI=qes=~#7Hzq9?M~;4u(n)(~qr_Avk#U z9~i?UQINi|s2UrG?_xXy!e#G4cv2q~?yxBd%P)NAi4MA0hm3Lar2}M+m0$3mV7O#_ zzUgw9E{T^av>{Ou2=cxU@C96X+=}bXOu2tW>2l^^4x3YP<~i-od}o2v;dDBeISZXd z&SK{Z=ZxY!q&Oc`oDV6^!;15W;ykK2A6A^l6z3y~^HIh5nBsg~aehQ`epGRO3{BL~$Hd9I47&jWXo*McjDGK73gD zsO^%JO@4UfMRuM&W%nPpAIUpyKMTB@TKpQ}8~%N64>Mx_QKTk>*Y6ua}~}`nfB_>zm2kb#eM;>N;PXGSiI*7h_FC za}kYws(+;cbH(O30}tY zQ@_xzWv28(6a7L{dJ#{j^{93gnbM1SI?avRRcuOM&eLg4sa?xW=_`18yd77V(pU0y zS`%v5N>h4?30}qVxlZy7t4!&oJU!mtrKa>U6F+5akIKN6VW9OvUFx->x#iHug@uvPf6hKN#RV_KX3xvyU3!d^Tc$3s|QCcCb1F>||vI zcp3Xo2XUrdd90AVZh(u}cMNbbd%*xNXP+>@E7<)8cqI!M;1agW0Iy=#7~oR&A8?%_ zuRK=9x^yr@|9y{uNr!BZzY8$kHww5A@claY9XPdpQ3t;U__sRvAIRx#48DqeQNW~P zHniW9fVF!Ko&-$lEz{cp=jmWKU^`$9XAQdoFo~Svh~95-L;Y96Kf(?5cL{$RH#BEU z_$#=fIZeW!#?4wC90lwGOf-r9Zor#$a06u&myKP^t}(!%WPq<@Kc~vX@ULgD7~mV& zDFf_c#|>~f`>+9C#|91XdbZO5SFjobyn$V5fH$(=#>Nt=-;M15HNaQ1e=xw6?8^pt z6Z@nAzKMOv0N>2|4e&LrK?ko=s#z8KE44MXVX0EZt`;zj8KsJi{Ra{#{b}SYRTTDJ z0n;2%s^qaR3YeaqN)c<+&ORw%kVX0m_F)0j7+b2WWCsLH z&$^{b3F{Crjj5%|Dz;X@nmkGwxjrI(G{7uWN6!%w}-~tm&{-ota_ znBW~ccopzB>R`%GKAGi3>ALE{F{L)vz*`d^V+tQ)?B_r(JO-cMKrB28ucj0N-YMW- z3jdICpV@^685<$^KE~)_m*PK7A>uzT;=f5DDna^F_!xXiqRhf0jD;zTGB!gYgz%(@ zr+%ZL5}y^}4=4nGKcw&p&EYGhlYUWoxaDC3h4(Y|UJBtOe5Z(iQiM-Y_+f4Ar+R)z z;GGrezZ4+}i1@Qp2);@XDmOwt6oQX66r#|z6n>O3mx!nSOX<|_C@dv%3xU3ge)SHh>c zf?yYg4{CD(!CYQ|xx9eK%R&5Zf!8ZSUM}#42?pM?2&w)jMEF$^J}<%-DFk0H3Ag|u z@yqEwiuM*TZx7HTd}_CEQur~({uhOZG&vVO%-CN*zJ-sYTnZtNV(0OVu_hZsXuSRsJFpb+iN>kYi`i}-(`5cof(5b>p=-lT6tm-k1c zHxP`ll|sma#x>H{{S< zh{HDtc#nXq1iV+kw+eWlfVT*EzkqKM@SOtQEMO=*r(Y}Jy9EqK;GCa(1dK{^`27N| z7qBYeIsx|y*ezhcfT3JGf4_j=Bj7;+Z-UUO@m{FfAH^FP9McL!ST$bGME(5;hvgk! znO6@6`X>&k+@K|^Mntfh-onsZb9}lPRbdZO4dGLN+~Pd@Kp+ws59{zWr+6xza*UtZ zP@^~+7KtEYFfgr-`a>a{a?)jr42A|qRgrZd92g8n6H+7ehAB8c>DQO0WfVyR(UF8) z;lKfyBnX7np(%A>bP(=`;d*a)eEi-7%nwc^DOA)@4Nr?YCu9r4CTKz=>;tG#%Pa>- zbeaSq7h*nv0HN@@ilbl_2&i!?1plNzIO2yxH&v4sKH9Pw%%)Sncgd5Z?tXg9VAEQR1@^+MXV%4C+s`1iJog4~?my#IOg8da0-Q>M5 z60N8}Dvkm&uHdl1K;NN8Cn6e53J)_)L40+{znD~m@LoMe;vD1%_>PcNS-ahgJ{Ap+kMJx4O&?DsqoZSw##fww6^F&cq*$R~U;v+to3jy*Migp$H8jozVxZ<9 z98|-B(ecTE>W7%a5HV9#f56|5<_*9Q*JMBs4}=aHz>zRO(!2xVkg6XWD=ZY!0(+Yk znJwEbQ?^>B)LW+1Sf*GdG~8mD(qNfVYn4)OS<(6}mU-%|QtB*)Q)elhI!ocySqi7t zQU->JGM_KG|57!I8G=_sH;?6S zayEn4gUBc!BR~W8Y}By{oW>99$iU&v0gSw2Lc&Rsp&?zWHcgphM_^oc1S4GqR&)(a>$8nW+qi1JV(pvtKKN3uEoRusG*@?80EZcHO zKr3n2Qmn5?a%>=UwUSoW#*%i?u55({YzHUUA%zq|8(P{ogtQI3?GM}F{tCsf!fo2- z_T^HU@ZLfjZuPeGO+wmU*(9I~z0LhUXXebFnVs34)ye_xZ^vHEJm>t+bDr}tXU?3N zdH&S{)%$|o)%S+_V!Nw@M+Vy)_L4AwKiz@qzF>9Wj;_YWLtRY`hq@XYs*l{!)zDBq zfRF)%3?PJ@+Triv>O%v;fqVB>e`H|rVB5iVRon-$qpP}?-kz%twg#H3`-As1SJOLx z&DFs`Yv=JsTs?D7;Z#f>(>FDNT7|}`n;aue+bn`<$|eWfPuFA=pQ_0L;^LE@rpd8< zZX*X6r)P2uT~|bB)~06WXv4HDGg6w8nIki&V=}@x6;orx#g$j0@yekKK-P-U~+2MA4bE18Tst-8G2K)leTy&G%)>zk2 z&pd79rG2)xy9tcatVEYs>DsdHRZ4m32G>Sqv+_3A7T4QdH@V*7+UnY-RJp1_;*Mw1 z{oTxkbwqyii=C70^NPB*RjPq;i^tvK%lw%$dbZ;#-f%~Qjw}6Nm0m5DsiSGAheclrF z-3S2{xDT6fqrlAy5cVS9unG4Pa8~xwdZC=}zXJEXg+5x(ka6cxaCyyL3O^4VJ+l;>z`bnJ zN4UqZ<FEgw7c{#*S}yM$|PgP2_QO{C{dVoECh05I8EE*hIcqV%5`7+*g5136K*?g%L-#=s*uMpxu{(zyP603lf4eh6ihFWEu zVkWJR#t4Ckf0c06S#bX$;dW%ft@%*8J#Ni{+bZE`Ot!P{b_qx0haK)t3AZx~ zu1mu0%7VL3!rhhyHzDEh7*DtF?Kr0KT5JyjS0V*qSm7I;qf#(Cjc1Y1NCSz$(H^*j znu@UsEw8Mz|VEF}VGOW8wG| z7Q^rG;WpMsB3NRleS7Na_xjX@7vFAQ4gbp3x4XW6r*AMGpSZ)vKUea-ziD*$p0WB5 zFjcIr9odhsw`-FL_*=j-Klh@DPqjdbQhRg?eud-wTTFk(H)7;7sepTX{wRXq?bA2h zb@+h4R{dz~uD2w=QRFw0n7K<|HNYAIf+C5LJx&d_b!~ep;lR zF?!MzUnd*jBG4~B2X5`c*O!t$D}W!5z8rysqfuwzgvqa(UDkf#^*Fa$mC42_&bhg& z-aHJ^7Qu2`Vp=V0)4p!a)gqS3i2Q1qIZ{%;?lfcBN~UABJTOv+^IKc*wDD|G+qtQ=1jrusw@eBE|*Rm;yjf+q;Jvn{JUNeO7Pn?J)YW2x_-U)d6<)x~H3yI~Y z^hc&gY#3&_(KSTJ2jjsj(8(GaozXe9YSSV-1=K*aj_yVDuI%Jma66Xy@~ zbvo7Q4-7hns&C6WhHDq?eDQubifS7S8hxW?E3KFuXzBc|ZTpRc7I`H;u-|6TvZ!Z~ zGpy}&UX6xS{*K`OhWfng=um4{uhBKSlS1-T{=Pn&tG4Qvn96BwkIG;WJ{GlMM@q+M zC1@GLdZX&w$vT^Kynh%gZC2x>1R0CijG;!1zim8XLnbW&v5J|Rh>qDz8Z3bD)0#EK zbYwD0r>>nwJ>Cz8z*v-xMrzd;Gi}Oki!V5RwsjJH1X5iPY9`j={mfC@$#M2H>e{bb z)RoqggSR|~VR_X<6te zlaFuxGUQxGmo3Yya~*?@`eT+FrNVF}{^SVwA_^~6EU}lo6;9c#ra3IyRC4rzDSTJb z)!CZ!ijb{zQ^zMeq7xvP$f;!pU**_b-zA$lD*IJFeW_Bx4i%H9+uTMH%5nA_Oy4Nl zD4qZj+=%6o`e+&!)mvXsqc(617>cY`Q7~)*$4QN!F9gCNJ%>kaZ%FPD)i>I~h%mAA3Exojms|m6u_KzgP7|09Lk(YuTtG2qe{v?XZ zN5@({ESH%UNox6f2NUtQ&8%A2ZIxd-v0uljVYSysV~&}eZbS}ao%KkI+M=iHIXjeH zI$RNKW+qwf&VCP*J*ghMjGmEh(n4z8;h<(!XWAIBw<~_QFJQBfpcl}p#kIWsng)Ms zJf6Y?F=ArO)32nl{RLn%evpgd^`#Rdf?a>j?1uv%u z7+b*K9cWt#Ex7)yfSMk-d$(Gr%B#M6?zNd@sh8y;T zn+hlpsS;m-7N`a@)0o|RcaGYKY&jmAPSN{9(>4#YoGG$<^Uzu9KAXo5j#Bp=J{ayK zf{ak0Em%N}8uVE5UFUcH^cPgB0V}G-{0tB(K=n<7LIG8yYr;i1uo8L(y9NqUGkqL< zQsFKvJFbu#e_LC({mPu9en>-^U=X@Jc(%KV^9UUKrE1QwX$ao=_bAzn| z9f8I@d#N^8sxk*L6*^}3o^k$_IXrxHTwb zYGi2GiFjl*JRE_)BD<#s`M1U7=+ugpmvs5Z@Qi<@`kk(jYt8oZ@A3-H)k?bYR>Jgk zHJ)dH)g$^J4gJEZnzWn}_}~znbpsz3b9Gk;2(}83z_BMb;`X3Uj*=kQoRQ)pjSah zPjIkc1@`Z^rrRa!a~51`lX3F;X=93r_KUZ!oZ`eg<=n^OWLW*)EmvZ=EgY$}`ZO** z9Xpxqm-WY9^!p4QDOl@Yk@lEtxc}=Hgn;c+_FY#Fz0X=&xZ;$P;{ewB{f$Ibgx2p6B zrV}&$1n;z1U&>;Je;__HZJG<`hUZ<)d$?_CUdF_t1&Oy5^qb-CeU6H1VYbzIp7}V` zpgl8Mm}B*{G$-1WSf%-t=8nrzAaouY=nNn34!8D%Tf4)JpdBq#ulkbYO6f5+DriHE z3(>htp4%La%htZ!k{7mY#gbr7d8Xwg)KT+N?~ICC&f+k4A;&+`&O0Zuz>E`a8FuQa zab3)K)7#XD28%(j+)f466?tZ0PNY49{&Jm z=5^HnG!AvOLNuf3^Hbv#Fh65>dNCY0=b4wAi9bf4GF|O+TCu#Q6sgF=g32SEPtBQA z`#E`WeqBP>(cN}v`6>O{rC`>$K<2pC{K!46!+$ssS_xb7A5`SpknF*$c(KHIbUKpn ziIQ6%y~;Qp0kv|Ty*?k!G~TR8eMH|64sT%xML__MVwGzdq?W zmA^GOV0`?PUsC_!zC5px!d{-UU;X?;rCG>(urjJ5|J3<)kIeMTnIsss6x4=looMd^ zhT~u)FQh=S9&xQ+X?>P&W;*XeeP}a$gfei?a{FLfLB1u-v!U`H-}D49EHPtxw>wJ> znbY}?Cg8~fbSEj(Lrh0HXnib}%41kgXRjyq4|d(_wBJ}IA2Gc?o1ftrp{I`F8}W=M zV0o&c*Wxv%5vPR_7bnNpG(Ev`r*77MYqFG7PvEy&O3EjpKQaTCF;1%{BVRSSKX9;V z|K5iDwT#84Cr?C7i(QV)7b*QsyLUGkKWfZ7J$$2Ox!0Cw*Xi<0`8VxuE-3x}`uzo@ zA5>o(cYe2U0?+Hgg+Ttx$)j2Btknb=PyH;bIgNFCO*N-*cvowgj9-@WDUfy(M>o+&yrBi=nw6tG4sZc`Jm8S7Tr> z(A{^Ja17bhRJRxFib7leV4G@DZ*NyyN1(GO93Q?Pjuq1g6umRhg*td|Pg{p#xr^% z578_;G>};2GKXA0MrVJ==@a1a7O_52kjQO z*}8_l&h&YuX~oNWUA+gi`VcwsZp?LyRt~oZy8`dUIns7;;I7?i8$w-y0j;O&X9YPg z)qA#Ruyja<$I*0@UhnV2=uta4Gm(l7Kac{e-8dYTAY>RzCu3j@iX5H7Em4fVv8bJj zhgAooVf9lyjR20KF#W)Ho;X1ZAuFM0Kk3UqSWEaeguicMb8~O2w=w0xbsN{h%XgWp zO!2zC9&d@a)LZ8DdRKYNy{o-zyz9KD6z^%p`;g-OsNy}Ncpp~0k0{=cDc-Y+_nhK= zRPlaX@jj+_e?#$pLh*hQzR6|I2J&0|R_95+ugzOe+66B2fJ6PDB$HQn;uIxY)y>6> z@d}Sm>s45*mY#eUyIBd_F6nbapJI>|M!ve!+toMQ(gM(>oFi8RxzHXrY69us0FLY( z&_^oCM&jJ|XfoMEoZC`%X^vw!dEbn9P-?5(n{cW=K{A}WkJBE`)45De$d}E%$%(^w zXPcSQ*^$Ua?Q}RcHo{aw$27i=S+bBQ+MBB1j{;5u-;1wXL~+@}#B zpI1YWMI2$p@uN7Faifs`$bvuSjD~~HZ@#U$H?4yLgg)|}F6*lRF2z%*e?*)acg6-s zoGloZ^=%0_%78cwXso7uX z@w}}r?)Qmlww?d=-Fuqqn;rUJe+vBA*mVEvzsBCrnlEkYygzi$lCQ;8>3QSy(3?N~ z&o^1kmbvE3zqbVJBCanrTjyG?{j9$E^8F#gFcYQ%6xLgS_&E?ZoUe*i$yTXI)e2#$rqM@syQ(&Xgnb?+ z$GFe?LiOCb+Eq` zHLF->=??tJ%UTxQO1c#G=@NfV`5pNR zH&+fUx+FV2As4R`U+D5HOCL?QYdhN2^(E0?jP0sewyT%7>#bK@wVUTymCvF@)&7vH zMaf#;Gt{=G{^4UjW9p@+^djIRx~ zY+V?l9<=^xPo?WwIw~EyEp&f~`COkRsrhT{N!pi;yDHVAh4Gec3q#&H3atq#=M$G{ ztQ<~_fPWE=NRo`zzPcD#-E~7~UFe_3%R=wp`p-OvU7?0hbBI!@8n(<`er54AegTBd zk&fl3Tk8GCrJB?0LLHqiEO{%wx5O&m7GgWM%;AWwnP*qMuJ0|OZL4tPX1q;G*vyq1 z7VZyuDtYPH)RlJ~#5v5%T*8iC+1KHkZHc*ddgoq%j?GtIdYLqQGZy&TH^)y$yu2I; zsdyn$f8l$tx++}5p4daNr(2cpv|PI~b70}~t-<-z<9`toxxM=e(DhsHe+pa?U)#p2 z8t0i$@!vlG;*#&VXM(G*y#4;ut#xyM{2F7Qjd^d{GR$_ofKg`q!Vh9EE^T@IhNU%q zYp%N1eBvgLkNQw^OPpH$Bc`df`(GseE{oven=kgapQub)gbUv}B_RT^dG-ldMa#(qke z?7h^i#e>mUr16Esm`wKJ^R-`n?u_)s5jU^bl{G`pX%smX`7+Y$1NvgBSg0)WW!QNv zkZMSHP!J!67@jFuRjFWva17KR6&Cq2eg6gczqooNG`L!)x`M5tjL#PJD}z6`6^cM9uTX&Q%>8%yx$loN(fzb*1* zs9&SWbwY$3E7Fp9@2Id=g933`De`4xuSz?=`O8aHHT)dMiOn1^zxk~#xfY~V(L3NSI&ZXB+ zkuO8Kka4G+{vuySMwJX`o~_`2W?&g}P0`zAPuwe{Mi5-AusXh!Z1Uu&-#bgyV}EAJ zW%U>NG9)i-1=M4aFGG9QnSU3&F4O=kb=FyV<-eY~ImyIz&j8CkMZOGuDrOiEts2}f z-s~^(Wk{#DIw#4a@=%LKzKkMY#xhoGihLOna`}Q)2QgvAQ_dn^hM02bq#Q-Q4Do(? z+VPMyzqKH85dOt9$5KYO{f2pnMdBh~#*rdl22MWF>EOUhI^5kDGQN6l`Z6pNZAx6^ z%TV7N!^4f-RafN8;EWSy-U-7HW~xQmSF3g`5mu-!3Z>CAuhe)|y~vkQmpi?*5^5xi2m6l)sI&Q-vUxxaAjPnXB@@0q{5xGlZ#YH7A;veZ3 z`7*#4;xF=Lgyk-hCVbF{Hi~>1yLT7)GWbi#nK$uj&q-4>1bpL^@5NL4wi5FaA0*O|9gP{?UF*& zh-BxDs4qJ^@5!)G4pGY@hrCtx%l++Byq@3M{zg8V#kPz0x8rA4J?wp?>|>>8OU`*7 zb$|S=>vOU##Cy=X=|g8qA1-;s^D*~XSaI(r_WWP|)nC8x?IFZn@AL4N$rc~VE4Dry z(3s?T*!>9V1ZU&OCgPl+@rgJaZo;qS>xlzH*kA8DBLC`Q^WcDN*oxoH6!;6Y;TB}? z!>{*8^(}9GO{h#KR2NnFZO5 z|GIBUxlK7sF>hRX>+RkPOVu{qf&H!cc@wO>Bk|T-A~;ZLV8c#shf;obLRs@@f~|Yu z7hn(Zs8D;}hTrY@DdpvfUu3=1!3ICsv927of|@CRH1Uh9mj>9I!k06e?kR;QU%qUlxZX|D-8`P=|LW#8#d~->&3Dz!V~Q`~@ibRZw-Qr)DUYXfM%_wH z@nxp?GE=;l$J2aK-MpswRXm>Nv+A~ry<2PFb_BTDYPMUGX%69LYgw%()BM2=wya7` zru1&~hYbd~ij^4Tt?Z2wLaLja-NOFaAn#yT3~~*dGsw5GKQYL4?DGb>fqljxH?eaD zc^~_*LB4}U4Kg?m4YI=SFvxCJWsp70YmiGAh+Fi{4Mwk5400KJ!619t1%tebt(Ihl z^UVvn8XA50xzHXzajWX7JzQvyS2dZExzHXzfK10i{siiuuG2#P3k{DT;5V=@8sv@a zlLmPcn=#0n+4~Lh4J=@gZ)EQ@$Zuoo4Dx#RhD5sN0`u9wX>v8}*#PpzA3&zE(Y1Vo zvW|U2!f#M+V!v&Wx3l90`DS*HLH4m-2KiRzHpn~KOZvG%`Q6Sg8Du|u!XP)Yq(R=p z`VDe3YcR;~Vn@+GD2T=w;;8J_WExY5qw-EorZHrr;%3#FOk>7I#ly-qnZ}5X;Jo}9 z8j|$Un6MEfmOnDcW$bS>na=r*ikE#wlj$7asH|e8lvvv~qAsop0eh1Fhe`gnNxoo` zA2-Rzv*0SFij^7Sx3ZsV^@U)> z-@^Vylj$6&Qg*NxHJSQXl~TjLX^6j#ec2FS$G)J+YW@xEw>6n&5mibP`?w~n`R!vT zHJPraRmvUQb{z7p3gw}E%ZJtWqdm2&QmJw>l1%kM`+nMwGB&2kDcTP)c8c~0|AZz} zKce(oH2GHABmKK+4_vzzPWe!J;_{<-x)-JRvs(CXY2jbe+SJAPl2FVY_R|4Ng;OZy?lc>ciurxw3P z%Xf>GFR$OIdVgJx%H#EU6ib(cN8xF%RUT$6MEh~A{;SZ}NJcuku2H^(--dWP&(O_` z@yOpC&-IUJ^^WwsypVajMHu7df=ui9V(A%WRyxpL;STWPsBzcgri05UD zWK;^5+cX&ydM>wX@@`G;)a31&d{C2jXfi5^+lRvQ^e8l!t2Mb>lR@gq<9jr@Mw5Fr zd8a1#Y4R>jzDJXBL&($Pq~iK-*W>|BuGQp0O|CZ6&s6%r=t-KG!Z`@d8JM!3$YJe5pw z_TM^uKs*U=#jI{PnPhd2IF_k~Q{%iLr{eHX{{W+q6`e}Lr?%Q(hG)P{&MTHQk#u4@2Ez1Vd?<$(K&PVN^WQneDjXd)U(Mh#(9l#!X~ zX;fJ_5sQwX%S2LE>2xQ_0#JL14Itf}vH-GbFn2r~J?7qM4>NSpEHJs> z+Q5vRHy6mRmW`)Gb}cv;sH^eO3g2UX0L6`Zrhl8 zyO@T3wlPh%F%4AS@I)k;O2qZDha;n-(}=)%IgFmq#VE#w=j-j2lY<0s?j-r`OQ z&^Dou2(o3|kb-%;1@6C?a1Xi}8`5;qPU!nMj%9r>0Y~$2u?gG>1jx9}h_J$8T4}&_ z5zfLsN-OI-Q=&e@H|P6vfTZMXYiZhc!V3F-0+1In%;%dAxOVNBc0$L$ne-9vGkAYP zYy$UB8V=RVw?BKox;7(lB41iVp)?}j=Yga9D6t6~rt!KB6t@7}DLT+Lk*^sybf0>k znhW;|aL)=5_ICOn{{UmpIl%Sde({t8+&plPIl$eA`%WjgR~+I}L)P{39Ta?nWY2#9 zw+8Z^_{H#}_MqQ9a8yU7S_69{>Ar+u{$3C5_4d$kYk*5pgtn0m+Wra$a=xd46ZsxP zyvX-?;3$pA_c7ooPHdvTne%-dIIDdB6w2g$J;UjIC!kd1`&HoZU(dG!ICOn|v&;8J z;H>ifLsPzwN%`Ints>uNO!+_nGot1kOo$8P=Pu@})IpxqVZ>iSy`#Qoenrd`|)A zLA==P>iLXKz9Cb-OH#hmP)fS#*KW$!Gln%Pktz0e`K|-bs=RlY@;w8bC~s2Blk%l& zDE{l`@8iIgLKd4{zQ1LYZ=EUMHAmC=lAWTwv}Pygy9Ky)B2(<`^1T%}tMbykMx-G% zp95~Fj4@ok*a7?~U+O<75xvsDJ+mKN+_fCq)aw2uJw{9Ifrk zxIy3^*KlqL_caslhrrEhI8i5*@9&y$_u-_VISu7of}hCuVKRP_2{@>6YjgfwIGc2kzGPx6OLtln{o2AAdGMnE^ym589TlW0#|_}!mY>84mT>{ z2ycf=Nw^JJaAzbOtw-DGdqTo(%7S}F!fnoi`>KSyAq(z#33p=_+;=71+p^$(DB|PV-I@j0B;j^u!L>`c+q2*XC7eGC4yzP; zc^k9fQW6eJ^|s|bBjM;gwyT#XB;30s9KF{_M1}!6$DGdm5XY_UzuXZ?DhSP+yNo{qJ6UzvpY*yT1WZ z*oMka2D?Hom(WDxY7HM-MINKL24X9rv4ox`ZDBXCic9Oee6vc8XO8(QF2DKH|9n&Y zSk0C>HN@&j@%a*zf;1&A9q#so9y(t$>#9+pM>(J1nkI%w7pvJiCqm@obUtc4tG+#9 z#*3~*Sq*;L%^Vg)vTLi zJ1DnXp5CPCsQ8Mi;rSuYLuXR5b(34STyWRE`l6@}QI3uaWE*>8suJb+9kry1%gXtd zYwKDPyoRZk8N)*P9jV!)6LCz8BMB^WB5Wi+GnJZtfN>U%@MQ8RE zGN-l%wW50Ds@*V8xu|tOp$x5=miUoR#s2%tJZtn5HB@bJ#@gVfG(Lqz^E-Tj{%#+M zv5DxkZ%&XL)ohK&w^Iz?l`w&V+r>7zlep)}Aj7&w2M(JruT^w1BMiY40ao2UvYZQ5nBxdev zi%+Mbv$fq#bz=zxMG_;)yZG9e>Yu20x39K06`PDAE-@X|+-2NV=g(yz)*PqCVn^%7 z>61|TvrzfikH<|h)Uo8cgNKL@?Ax>tv z{er5v)y~7b1n}eOUQR6p@`Dc&?oExpRD>OJmK>ajOgPgj9M9%PXX8VX3#4&XI5ti^)L6Atz6jzJ4b z41dtmqp>)iB(JC@fAYl2nFVG3@sZeyEA)@fL?*%`<1vhm7GsE$*5i&@bTP$ObY%k1Ca;6fFC-II!B!L$&Fon;quj_DUUv7kd;zTS_%csR-k&ztdE2%Uk;9}m{ zs7jI#80WPa^=+45EmHa;(<6KauHT?IPHs=ZD&~uJ8B4oSdKy3Q8jTr{zM|j zWGz2kAYGY=Oed2$ZpyMMEwq3uQ7~OcjslHDCnjc4V(WGlv3|V8_&``lIk02Xkx5Qj z?-b_`^mRJN4myU?i>Y?k1W^{hZmn>v?O46I$lr4)*ftpKT5dXjYuo-k%TIh@zs;a! zUqU~u?Q~v^qMSUHzazN6p+0YO54Cpn9$8*0e_x-?ReNOmfkY}!<+RqUy>xvn`arJu ztasgGSZBoLH5Hw-R+EnR4`Zdx>c&xmj74n5P$S0QHXiB8sSK-^sfp;A&7?unD1d%( zV53@`x^^1%c>mGqD3&p!k=l`o7!GpjGvm#2-s!U~a_Q%EQk@E^Cf4GW?@`;yarQLV zQ;%ObD9%|2+mP1EZESY<_%b{b?QGaxz#Gf3QjwK2&RV=YLnIb2?%j<~RNja4q zePC)bI@#6PT9}^WlO53sxT(*nWo8N<#+{*@j+I=c-=SiBGnBhG%n-_P_8iQUSeI)e zJ{>s`u^E@ONI&hftl?+C{F4!zwd71_V%(<21vJ}qiLMc;37fM}i}c6vuourNZJJ+4 znFtH?^$rQZhsd1yWxoUqbpl1}bk(O|K6iL)(y|P(jm!B}(g~lc?ZOqC#kw_<{rmdZfCdcvI+-AAU z2CQDCmzUI8u?)6}>!!nU=| z4rP}PR|K1xNmjeF-@{~2s>d#)XQZ37kXp|=W6;gB>dayc*xMC9+!wG}NXSQnzcn6D zVSHV=XF($*bl zTY-w}#`R|f)b!XqdCRLrJ@?v7GV;3akAxjY&u2n3r*WR%yMRp-J6HbQuo}NFndUwMy0GlHLTdbNZQb@Oa}KLJZIw{R@0og6s;vH=Xzb|taC|yE5*ZmU?D9bBF+|5#zyK|_JbIIfWY$@cPZ z0me$Y@m9k0igijW<9P;HP13#+S?PK=7sZdyD^|R56_2{aW8C{o? z!ZIhk*JJaVzzX$f(L#k!E_0rl>Z{Ky*5BZ@PBVU`RKkN>Vj546S4v+39syVUS~io4 z6?B_tXr>e6@HRIbk4)RV0ph5Wsh?35a*k^n{N#J9fXc_~lzR)l2;gz6dJkHFA<)qi z94uIY{rj!ycFFpj1((`neB_wzji-qAi?^<9OwPcGcgn+)SZ10GtKYljN*u+rx>~DG z1R%2q3BMn^WSUYN=zW3^)^gtmrc{PXh6)ix(Ni3R56*{P?-by59x+`gL`EbeRz zw)+pK?Y4e8=CApnk^AaHUv=0B_Kxidwq5i%idhjYS8ZxKzA5FlM z$M8%F{18rCFRg>t$6~2GhGmPS{=u$$3&M}^l7$CYL37`_qDcmkHE8hR~W zBc5mPh*|`m1C$GgqFn2eH z7AQoAz7h_8sF?)+m}JyXAJ(X!gkE3m{^%5(F0_aH2ZLeShXVrx!T!N;_W&09Acp!5 zh5P!01HqobyD;Fj%T6|UKsemp8U&CF?ZJDoY!dElY#Znb+#BR!87FMJhU)9Z!qXvD z?V*9zj^2U6aPMG8upik-kj@?f(lp8Is_i^;-U{Kt&hFsAV4%D2F5wuosi|&nV_IAP zV4G@@ej^hfz8?-1(+Cv3Gth-PcyCWzhitvRc#4wp`*u_qEt<7!Hu06Cw3xB9DGG#| zk+su}RCi#oLtRY}%DOra2E)R~AjWDDPAd-L_|Uzb1HJv>Lp=kB`luppui+k6a(($%j-fHM&30GZ1JS?Ck9c z!`Z;0V0fVOefZPYc^5SVDvxYEf@N_?S{AsI?CcGr?FIq|f&+3cp+I+M*L&#`q1{q5 zQgMye^as0wfdRZ1C~8M*E_JzD3QQwl2VeWrjZj-Yr1lWavO@!zRW#V&b3nF{Hx~6m zUOe6%(;WouDwVS<7)0Nc0#GX?qVrQ3!yN(KAGBNCX6r`wb*9fN%|^Ve*VTJKs}E75 zyf9q1XytHwuq*IhoFi=q2kzRPwjtCN7|?pUepaAYk{#NGR%@_yNQS4;bd+B2@5AU( zJ2^9viV;;A{M5lw2||XkbTSqmjYW=5;g%>y-&oX6#X&?z&PBuOr+DFUkmf}>9Mdm+ z=ZO=vP9JbBufm3P+boVuM;P0+jIDgvE+0;U-u^p$hr0qjclh8~7M@!{2j?4&pO~UI zuzVvElX&bOANG+a14@qQAnp2;l7u%sow9+#fN-ds);VuVUYaekxuIe#HI!oF-G5iTn9; znoMOR?&qW?Q^zIl=l4tchzq&ZByTgx#1kbp!vD}D|E)>>1CvaAF=C_i_nYMRo8%so z{4SIH4wJkjlw(i&Up2|!HOa(7AvVJQz7Vh{`J73H8+m=B_)%R_@q;E==HMYb`S=$b z$;5FWwhfS_;(*&({>j24DwSiS z9Cq_^!)_Fj+g(k2*bSAeyizL%>~0|$c6ZQzyT-W;eG17)G>*LjQh*8CuhC>E=ki)j zUa!fkH5o(?JiZ)>3gYTbJ2Vf|EnHZvVqs|jj@9wP5NKg>%cl|)W(8-##bpX$vy%AO zn9ijOD%vUB;bD3+b(E!fX>rL8A0LZqb0E-5$A+t``^i~&GF4rTSS(y-aCz!U5{3x8qqtu)y*VrXEU1}nJ0+kjyjyWvobdOo!OhKwXm1{M7V#}O` z$tJB79G&8<&3q+`W{4IL!MK?fqZT+EZiK_dsnnPqX=?ryunpM=SX*h4C6Gdg$0C0; zSzSHY(H-s_2pn&!4p#S7w^tvmZmk}u-WTkyzBkkt+g%+zGT7d*mxKZQ=?+x)1*-#h zbTu{}>S}5@)YaHfedLa=hKA|^gbW~L03r1G9{wJ#J~R*$M+OEDwjFF&#eEPv zx~h9=ouE3{8fdQW58l&UO{*Kt)xkh(=kZ33`_z2m8v6wwDx3@x)))*CHW4&D$iqV6 zY@+Fc)QzxT8a~l4VJOEXM(6Zu!f`u(V)JMRzk$7sn}z&11!$YV5p|1<^WuUtC_vZ? zT(b#xA8>S85gT2nX!|Gpq-@wYB7_c#7suZ>;U<9lT?>BAZ)rHX?$hQyqRwSiN!3UB z;ZkhK_ch>736K$Pyv2Myt+XRmGsHcPocjJUXRqLC;`5W+LM%u(Osx80L{>J8Jj?c}n z)O?I*r}Hb-vD;YlB~M5RvC8#N34Wbsu?eT-RBu+8N$LcR><22 z!tJh-W-4}v;-C`)4)hq0NdV^dfsO2?@>c!E%8fA`@)e~_%D6>!?`NY?qf z;1SEWBk4O4ITrQN9A^UJsE;Xk_YE=MZw`s_B`#HVm4w)>#8b8I3R&zzjk#(|IE#_1 z#yjV_Rk=d3u6YLDA~)EKhQ=!{M8=;QKYL(|GaGH_n19u^(LG)tqVy%K{E9d#xgw*Z zr(W<8V$TI)xJqlO0rM2uOrB>)G*6*hy<7Y=}F2;g+ABy>>9PKa{Q~O4D=UAkLVEP=x`_d=zK4liPR<6XeJQs9#uy%{)Fb zoe0x}IHuMiJ}v*%=dw~d-%9dtTIhRC z`lKI^O>$Ieb`RlF-3y@pDo>Hm%4yvitIVIpgJsV8RukhJ@FJg;jeol3RAG_N>KIkQ z3U^FhrN78$W%)L))g{h)n6)_V@fH&2-a;)q9^|bCBEwiBDJ}9@X?%flofP@3qLI`L z?lK+I2GUFSMLsK?39HCwm2Eznm4S#}xFk+28)_JF-OsAS>LZ7YQP_!wBA->*Q8nQ$ z+Spi;&q^lWQ+daTVotA|BA=Dzt(5RPQslE5rB}%Hfy%yKR2HlvpB4A`E?1dE8&%}9 zGWI5kE6BuuRphfu34SeWpAPyNDb*qGdPP1fbr~}2e9K&Ec{5Y-s?Ix=xC`YtgT3SokgSS?T0g>UU#BJ}bkhlI|<|QIXF|<+v*HS-}f`t==s- z4_1-Sisq6bLQfHkNCDirQUF5S;S5mbZqv0I0YKt5%-7l{Z<@>$V(95EpoMz2h2q#V)G z*9P2^W1es$txm4QMLw$|MLsK>xuVm-!K8G!yDPl z#S&~-MLsKH<&t@^ihNeYlts_e@*5-do@K00Yql(WakEVA7LK;_8H;r*t=@(}ol<_bi&RBEE4+EC(nyh?8mBZCax)mJ((;+F<2EevS*h>GIIplGpOv@~k-H>T zZB%kW{*iu>&x$S{MLw&r+(m>l+@v7FD)L$F-d*Ig5+6odj=*UOrQDN^G}h@g)ttiN zU9Dv@z8I0ekvvPDwjiT54Nhk58P+?#8MjNh+@fn4%eEK7MOEapD)Lz!2o9>(oHVab zk9t;7^x%Hz|%@k>qd zWjvnxzq*x~;=Mec`lz~jP4TOE{237q7J^e+{m?k(2G`h(CVRQOmc(~)ZCKbee z_8x<*ux$p}&E9YmQr+BO82EdGT*Cg+AeXXd4RRTK+#q||0|t2&dr>BYKzqNS$z;Ea zt!0-qna))gTgSctSv^+ePeCRK{V4t<4yXw9Bl!c6Ntck@2&io?wt?+5$Q#*ugS?5o zL7D0J&Fmix@(t{p2Kh$zM+W(Aj1Mw;`t@wa5MRM!noRAtL0Qe-2SX{S13%(|3urR+ zY2t$OX>vQ4-R!5RPr_55B`&y^H2Ex-OW0p)GWE%gN-6u2CQ~2WsFbl!X)^V>jf$83 zx+b6D@+$TL$zI|*8!*XjCV96>-f5C=Hp$$0HjTRsdm>~YnfjnYL?^V}rS90f zwEera{hiwWJ>XWuVfh{E{D9I?|DgRk3J2Q*Xwq0YGHszfIsdwEeWUAIDy))417g(YV^c^)^A_TQvEdnhZh{j)zhnkHT|#rzYR5$-6We z_08kKDaY~PzT@)knv6nl8C-Wf9^7<=al`RBHK#sMNwy@0w{(<7u4Rsk9*<6eb`6{q z>p?-CKyDYSG`M|ikBLK+1MP$(JEJQe@uQ&Zs2hzA z&m0YN-#gX$)3-J5x6{?Q*EVLiZA`sgOv66gm}~@c=rCYhj*UH_p9A5UBu*@y+K^=; z*aY0>sOOlITlfd~9CN`mO00FYTKLd{DDq<73W(3H%&6p=YFF@D}9L?_uC${ea zC*mkf947$sLPj*-Xx?sB&qq!A2xr9+c%O!Y`FxuNS0CvYo5=TG4JYzF1)NpBn0gt? z@fdJtg)%A5jN1(EKbkv=4cYO{j5`b5DJ_n6b~rCM0-fl45V!{&=vxBrlmpx>I)M}1 zl0)3=2dwoGcd}?RGHVIA^JuKwaa@ld4*B^)_f^ChD7I&ZRZc`qm3iF}j@tW16K(-G z3MU-pBXD$|CF^@d(nozm;GQ?(d?RUngb}zuFyU%|Ye5+0TY{g!J%(dB-*E{?_qYN_ zbbm7LSt;K#3D;}Fod=Hcq#u=A=xZ|JUI4B}!%;p0x7~zW1g=8Efm+%YMl<>{69j=<4;7}w6zo%whU{?Ht#HuUfoHMcJ zYwSs4^`p2qULFsz&(P7(*XXbB0;^JhpX~*Ld3f=;+HP5YLxd0vdwktEH815 zUg900GQG^+xji8^zaym9*p>@yuKhAS1T9}8l3zkY|G^8h+BXx@30dSi zG=5sCJ53QJCPl8pBG+MiXD@kG^y_bO8s2xa>N4gNvW-(TYA=8;H?`{hV%e$foghek z-Nta$xkHiba6DGzIvlm}*0-Eqq!SYs)T@oed4fK%$aR>*FXFNqtjKk!j)m!Z04w2` z|7dgyP7;luwdHYP$Q)mbT!+$!eRsyu~8hZ7l{DJy+mk?Zh;HD#Xm z39ZVZmza*HvR}fpRwQ{@!74rM1W+D?eYG54h7o= zgI&u_=WlJ>zi0W05A3%gXw70VtnD1kJ4>Fb$aN?_>C?MXk?Roe$5{6!iEXOLbvTO8 z$knx66J4QjSdp_1dDk-~&bD48Rlk}P3`7ny0TQcWvk%~wCyx}%$tB+c2=Aj--aXRi zDL{)Y@{ZV`k?7I zd%?;;<^*U@eXYB=$j|g>7)~Pd#S6bTNSfijQ#V>4;;pso(M7I9@}4c&4b`i(kaATW zpLqzdb`4xk8cWw%nJp>N43C5Gg6BRmnT#cCGdvRKo7g{sH^Yxl<}zOIHASw&BG;i6 zZy%n@!&%|v(OezLI&GGF7`^BDt&-}o%gI+ytX~S2qb1wyIh})*@oGwck?XL?bto}* zXx+iz)4u%PDEd^9>(GuJs>pSi=7=F?!OmbX*j(R;7aGGh59u6@Wuz*a8iz;dsLgVt zV>MVODRLbaxeo14-~qubh?k8g<2DPRjyjvJsV~qIC}7Oh^%S`d;d|6!)$_H`a2J+E zi(H464?**<$0FBZk?T-rfpf@@Y02G}h))-C5jXIR*=B%csL4bOo*xPtd8J__OHPTI z>zax7WXI+^hWt-t%aVvp{6((ABG;kcV!1ENN`v8yoEn9@3_LwvsZ$~mnFj!ev$zOKondITNh>>jvJKVld`v*7$~ z@u{(xafv(|ymKlqGm2b?MXp1;?~pAR2?qoH<*&^4WUK2)czPtw& z8$A-oUw(Z%w?4m4uXX)27r72K>JYPT}zG z+cFuyEah)xk?ZgnuQ_cQqsVnw+aB&842Hqg2S@M&1Ht~maQDCgE{6IJh5P!01Hqob zyBZK8eDsj}1RhZ2IxKP>2E(0=ZM-)O_6K?f0&RnxMXtjl*Wu*ML@M?R=Q`9Jn2wN} z+9CX|H`5$>Ru&sE;(+DuEn}IJ^9BLVTblP)QE2SR3%ky6_n}Sf`M>=3TT=JrF`FeF&M>11Gai2v>3f7`*c_}26XxnBCXO&>Z_^04O-_s4!Q?1Q($hSp6VIfLAL z&@$g1f_%Nti8aVWY~(3?2*0;7Px79gxyihD#4~uO9 zrkLX0JU*SX+Z6BN@l+e?<}t;WnB-E9r`A)qQd4}HN%pcPtvoI8*X;&7T%9Jnp}-Bs zhpke1i3hOUAS>)A1k^S+Qv97k_ONdnS*)fnUrY@I>g$X+K! z+U8=L*xwuE%_iQzwd`3#{5sB~NI}$x6tWogOEUEt;_+KTeUMCjWTWC{-`8a76U5{9 z7n)3?#zv)tUC?Ce1H|L^o0?1`J@NRZG?}hC#N+pbWDoJ!J!q06Ci&ea`Bsy>)+GNF z`G}45|DzDFC;3|@`Oi%9@0;Y)CVAQ<-)oW&m}F4L=^N#rKDShRB=b3sAJu#Ldl;*t zJ$UXwMaRnTR5>+>ckkUK?^oNa9LlL3%9|MjZ3!z!B`lpvF2++T#!P2f~ql1tckhntX)z&_jHE+xDuwdL(br;zL~@kEGG2iNptW=m*J@|A|N}6&{OEhfhr4U06;I z#tG7rqluBpFs}lFsUqG*7>Op6;b{w=Jzj(~l*qnRF1~Oo&f9~ljZP(JrlV?R^maom z8J1qWcPfY_#9a&U@&y}IjQ?vTzq0eLg ziAxF1AxiP1jjp3-`H}jEu8Xw2f}f202ITuFLfZsx94Uxr-0cX*e|@9* zx5$eE#qm1<@z1HA|Lp~?{8TK--+qc3hX&0t;yiN#5?f*j)?#>}~ZcaGLN8r9?!li)2 zG?NjI+Fanih+{e5$A;24!U)_aO}J-(qq#5XlX>hOFyX!{;b@Ey`VN_Jo`_lxq_0fE z(K#sFw;4De!U#w8A@pIYYrr*0`qpN_wM#gftJ~=tlyI2#+u}wgTtyaKO2TF1yE`M{ z=-$T8z9%GHHom)OB;006-`jC4#sVC&uL5_ci;mPy9GZFO7Kd@Zkx|+vaI}ZMga}U^ zwdb89URafNPU4;0hvWMC2I=qKy-jL-Jtv+UDnA+Q3b|Y&M>wmn&e2D}2cWF(iJX8{5l`3D^=DC)4_(F-xF#eJ&bm}Clz9GbF zw#_Lu6$rh1{J^gEzgMohl=@vQ-}%Q^l*QABPoIA9^y$=T+UV~%KeGF?< zB-Px)1$Mh6CgMlK$=HXYl)m=W#WuF%qvt)LmYwgOEAhF{Uw&orqZ^(^ejju_OXa*R zbbpBXT%V=m5>|0V;~sotUE=&J-`?~LeviNMw;Rsj=hFBI-REmUq(!zfaj7))(D}8Y zi@f9>rp&cm+u5R=Ph7spYwAtknWbuWW@!h0x8nCs{A%#q$?9i)LyfZ^-0HiTEbvsS zR=sdRsdNp2-tse>D;1yXcPOs@&qZt>m;+rytHGamqaN$KaN~kW$5!~PoKIC zwXOIVuPfql?0xUqrbOGLqGPBi2*YCpN;g7)6mANk-Go(2qs z+i!yW@CSKcoP)NS-o;XP%eA!|6qTKFPL6T8dtX2OL1WC)rOiEThib!fSKnl(FE(nd zjO??nsx22@bh}SIlM1QsNTGg# zzTJmDsoJ8zmQ9wnP|SK$O!K8pe^A3qrdqNqizQXImelK(;PX&cv0VwZTwAq)b9K(O zaH&j_R2yBe#BH)f#Pq)Ykg2{z9rwQeG0PYa>iCRp%ttL_6r?$88AIC6nPL=PhSeM7 zmZjRrE`1E!*j*?%G+3#+?8srma4U? z#ksUz8qj;G8q#vDtU>f!)wV6LKxxRd0PWGBYEI)yEODh8ZZo%_yun~yK$Xt$IF}~5 z$2Z>m_Qb04_a-)!|4!oj=*cuDctWe5W;;9?W5R7A&ro_aXr}9{Ha27YWndGniiH#! z(ci?m$ncUPmbONwQaD>{U;SzC&wC#Wv0MLq{Gsz0!EfuGZw}o({@i%);+uC|2vzPX zpFcOwcD{Rl)y}PR@&s~p-&d0cy- z^s3jT9@mdQzf{T2pM3_SZOv~y!^hg%$Im}-W~q^_t9b(FJ@cJe+RdI{s(b41URCN@ zmFKfh9$34;s)j;zwmuZU*o5Cf4cPtFM7s5voypi7Cq~a%~vLbi?awdme0=;^MGd=l@${*$lw95Cs=)Pp)%=Dfm%sP*pCy&W zlgh@QyRQM~d+x^vlxr6{W+|L4o@5n2cmMdixW+u$`sCb}5D;v`lJXw+;>k6H*oxRE zG1j^%roL}m#p0XF!j+mwN&l8PR&~ofn>({q>q9wMZ2ZgdlGm8`Z0qOdyf=NU^*uj1 z{^g5T-+a%uE1MSHd|9nIwiy1}6H9wp%c2Wcw!Lih<%&gR{pLAW7237&`!BbIrmObz zF^n_rq77!~Su(Ni_{`SZMI9J!E~y|C5W ze)=6>dM#4^gQ|PD1*PmqS9U(i>OL}m@mykd&35-|4=IngogN7!uU-M7;=&uJ)_dm=_Ed1*b&kDun$<6r-@Xll`o1H&b`r0X1!_vC-bp1WIb=`cqWtx_4uB#r`;*|^MNO$Sg z4Q%baGV9SbdlasD0ll7Ur&_G#b?9Qj`HtC}YP|D-g$;`pXg?s&+|Rb)ey0T&!D}v6_CfZsH*40+Z|`)y_8hx;3D06)dkA&1fsIynv{8>$&l%VH zl6kdnDZFoeX6YWBAss`k=BByNEFD2uBmIWT(8F4I3lCig%$Dw4_2TJS*WyXnnWd(R z=Vs}gIJ2~e-S~P-?;3p^C^<+Y!1u;~cl^l%<^QX~*Y&^DdvLN*ofEBk+R6CG=OvLD zEZo!NM5Ntdkv6jJpDvc~d~&Y!^;7qFzyHkDYS)K%ehN}wfaYS&mv0MU?x)YRXlxxB z$GUGKIV8hl%-N7oX$0e7+&K@2OKX^AfW}vOSs{ z!EA%i#e09={V?W-&(5y<+%2I`h0cb?zqZ8hD`-T}MqS^tV70!chT^_sQ9Y{s_l|gk zEPe$X+{#?JPep&}s+axa(o>&SetUn-#uxwa4OVe#+m^YW;EDM^eB%^jx7;#E`}0>7 zrtVAG{qtQHl-tYZY93%UE!QerO3rVYqtTvK{#{4!;v=hnda-4xy24ZGewK2>{5Oc( z(8YtN%V;+K#CuUPH=m8CEmr5zWuX_I_G;TO-t?QTp&xh< za{lV6aA2O@a{g){eAkthpFICIwG5|2&)n_Ruk;_DhgH8Vwzx9q6+B>Ij`b6um%~!wFcK08?rnr8q^}X|(Ui!n=yhp}Hr%si%bc>a;Yw;@-`(f7+=OG#&Qq0%`3qMUPwt=Jv2gL~ zuf=ae|GD@EyX8akB`+zvX6E17`8Ta8tV>{xV#B#@@%f#1Uuk{&{Q8BO&U?13n_qRy zg{!W6yci2k2fCn#o%GJNUu$uNP^0Y&YdY^)s>T&cQ3BZ0-Ke*t59du_(d(k~r)eR$ zP`6OOfYY9@htfDt8y=gCj2*orIg<#VNJPwXV>lW~9H+5UVLrS)vhe1AzWI-9>yZxW z@iquuFBaY`Wi8hr{}XC#h%MlU_WJ{={Z78V`perxC7mT53O`fbFS{0$${)SlQuzvB zk)U-`n%A;(8=qcXfBK^NZr4@mTT}h2WONkk&Yf)0%~qYk->E|T_*e*c z`YqRXv?LC^?WJ}6_|5vnfs&VozEWCKJMXQjncuQ-BmQnf9L@H9*kismlsK?v;rtsP zKZ*IxOOMoSock?|l($05d8~A;p2xirj-PsiB}$wBKla`QKC0q;AD?q}lPpPqkVK3a za1#Os1U6j6h-h9YWIouRWj7?(B2knRniK=bhU-bI!)LMI~dE?fv|q ze_q;Wr{jLwXMaT=X`lTK-%zx?`n8S-mazyszhars*9}MJJ=DS`HoL>z+QT#4OLDZ^ zxP~wX2ytrLv>gl@hgE!%7Bb1rS2*7oo|uU=qrXPm;q*2n=)7lte2<8M9zK`a{6ue9 z`-HLM9~RW%M;*hK9h&4$;&DBPS@@{-Nqk=6EPEY2lICRF5+A(}tGpyR8pO3Vx0W$+uI6?_V9<&3}J{?}GtGYbVy=fI%(*m@m1y<|sz+8d+BdL2?(y(0<+nIYJh&xf82UDjn08_ zo#HWPXl{<5e%V@_ZeWJvEBv@OMC2FmLnaI}jhM!K2;*k9dE89hH-%C_P9tB#FJ^0D z`>6K}$%$}lesG)BKI3+26WBzf21uXIZuO~6B;G=w&E4u#llo*%L!({kQ|pI5NiQtP$l0tHjcb&R zhgQ1KN%#7sbUo{nY|YLvX9;n%y_yu+9zNwf^q5UvvXdvj__BHf`rA=ygyQDs{o}1P zZ|43;_DKVqhki-43+U4QQEQl2^`#2iG|E!Oy}yneD#3vUc5AR+g*~Qld)&&c!)U*D zrbBxf-R8C@`rJ`G-m9&Q$LrW< zPYQKM>?(057#`2$&)O5+qAyn4_n!|kC-ouVTa8IXF*$})_ilBMs*iFzCyi-ilb*x) zmAWq?&$mv4{~#4T(_>#W)P&9Pts3JlNALaEQH{?lnbW%}bszOl|Ku|U%wc#NjNg^k zsfQG;kb21Hy_zrG*XVoRrxm6bHWof#s1>CbH5NTzWcGa1x`DS&J~n7&3EuQFpSQ8> ze((OWLtd;E_;OHy$th+6@of~7#(6FIl=i42p(7`?6a7I8y#eE)vn=iN z26i&MJK{Hs8in}~#XiXrTT6~SNU>R((;Ifk=?yvLY{jZACGE4=Y^T?b{UGe0U<7Px z86oE#qyy$m_Ui3+uGi^qF|QEwkr8Pm<#axuNGAPo4bp5Ps6kN^5zOD6`!y zG^x20-D0j_==Svwr+)m+VqflQ*u!c4s50iB7R+J7x8PUnN5iASA0K`+HGC6(5smI1 z{FrHPeLPzGH)c-EIcA&CUu4@jXNdEZZET98ZNw9{b`7Ea#1#iq%BbZoK9Ux3W&6i& z`05-N;yW$eJ^xfbPqDMB+l6OMPe>_CsB7GFdLj8*u^aMvTACvhnqK1Fz$P5%uwxe~ z?h)O2s@z2?I;bVY@tQ5>TAw-pe0MzO$�~v+;3{#JS^T+=T~4%ooek%h*weZa*XK z;364c?u36LotW!he$W1fyRU5 z?ijPf;XUmRZHL33fSRTCwjqB4-$|o8=yx=nDaMD+F;P3R3$J4rEeU&%u=SG@M9qh= z@Po33(K9qO??ekV+D@`NWgqr4(@%1b!0s64z}Op&+)1+8Sv>D8k#}QBtFViWdnUW5 zyHk0-v@SreTj!)%X(RQy;Ila1J<{Fae({q78dh-dL}GpW<;Iqq+?l)1cZ<4(_|=AvsQo7wjyMA~J{~omx!|zPmic)@ zep-C~hTL%<9>jSS?9b`a1G4iOqu(iZdNZj6$;eZ*kd#)@Tk5>dovpT@R=Je~>)wI9 zPCpn&^&k1-Col5)U$~x4wYObgzAt0U!MKj`OKw=dH{&E(_cql1#qp1QqG?q7cW3PC-F(wcYJjj=(FLXfne##jj%dZ#hMytl6BzE)0Sg0Y^257Mn;yzWZ>mF1Oq z#mZVfuQ&p|jzBw!cc0`QC9Nwc*O7hD!S=IZ)1u{JN7`t4Se+RojM4UJ1z?O@Ct)rw zY}Me#b%&ao9^gjh3~JOo1`3^#4|W5j(;*$!s^VL{2nsO7AO4+AaQ*w3f(@);m+qd0wY zt+TPL%tu7up-7#HmB(K*9Wb6WZJ8TNzPW$5v@?rb>i zP&Ce97-bfk@3|gn7AeLGb6rv%c%zty|4R?NMR2Pz^Ld#{Up*Iz;!#@(b=xOgb2>|! zGyrX-Z+&ESX>ldr7nrx9&OJJ!yqeoS zc32rEu9N1xn^^WpM)E;t`O_JxZDH;?Zu`+#ZHfEU4#xX1XE|Xl>zxkf%;96BVK2DD z63Ux1W?`iKBn7gQv3MRifTEP>V#Ay`F3SZ3`(OEp#t4P`sMhTOvX zOnK3v7+U&ZjQ?ga)oSPttXCZ;yZ6Iyl!l$3jhJ~iy618Y>$|mEsTGPD!icm5?TEEa z=vs`xEID2FKDM!XnFhbrF6WVUK0RwiTbslAb`g=2SK@^p0U=^G^xAgC&Q1+Au(hjjoMf- zI}1|y45Se&5cf}LF5E`zPMbTVi?wr2O(keLYBQ2zqWXc+$?$dkxFrwv3(e*q!Q~NuBN_xKFagnNDkl^ccDed#uG)u15@H z7}81vUR`CnBjfmSiyjr^vE;q7YIrlm4bG&)0rzE5r$TTR-gyTTgUKW5R?M;<_EScntrH|)bXMLS0Nz&t)AP-2?LH#o#hp0QPR z_5SL$v>V0G>|wPfB&;l{T#d)k;Ex%Obr@#LphR#Up_nCBTQAZuTJy&l#N#phu5vIqYhj(_!dg z1M^~WPgm}tk4PTbuK%{V6}#r`I8&Au#r;|u=4+VOdr6N``|P>H;1T<0`@WB&(nLK| znQ4u9drPDHy^o!BtbUw(oBKMqGnsnA-}_JI{p|Z4m)w6R9`P1C^5S0p!jI5?IBpf6qFX4{Ff_%I8lk?Mxll0(M)I=)TB)gLv- z40Rv=FexEMnKg@e*ju=6*ilWRv2H(n4f{JB_(b9pg-te+IOC<)boxZ-3Og)nOGh`bN# zn=?Y&5BU$_B!s6cT7vWE$3SI?Jduj zIq%JlKMnQ!Jg+se_F2(-L(cPMx#OPiRByN9+?EE9Le>#hP>njwaOYxH!1!Jq>TuXI z@V`X2vm=L|?p%xJxQ*_QKNNd#&Q`%QsXh4+OCs-5WJ2t2(p^IP|oc>6~qE^WXk;WDidvP7j9LY63P zla}y&Auq-Fbet1PKkU%7&Fr?Ir8c@RJRHWR91OuZfRp*^13mSPX3G^diQUU#r@(e+ z!gk}iEo^&cR+3`5wpP6>(v+ zJLG5_JK5d1XPi48d+%6P?4+_7r=94HRwLU+?;O38H9H$3+lrkP z&Ygbd#My1U{d$z#2>sm+HPpRRY-mDWvmpO4vJw9t>~q!aNCoM%{5Rb1mK z#~4AI^mr~B&pxCDo_#?3%fy=Rh^CQGi2Od<#E;zU^lRNG$y4*jEL1$LkjtfYj-B8| zk9E10m@fJbp0_wHq%plM)h%Mv?n+|@?Xn!i?jibWR`uC!)2+Z}>Y<-=9YBF9w@DTN>PjORVp89p0Z zZuq(l8FV_qK|UzVB!oO~Vg4QFW=Y?ge}BMtK|5qS@r;h6EyW$yZuc(WySSpH&Q`LO zg}hvI>zz}Q+nh;nbsTAUtK)NgI`H`#AJ+I*haDdWK9TrD;S-Bb96s^*I2#k)>*CMd z{Z>a(BiY8>?JVg?;%T{MT(gT0;|a4*?4yR^Nd(71{KDDOc{eqd<=nKtEO(pjkT3qt zJtL?5&J6U17Sdy_rHlFKCJf(pd4S#+Y zeEC@l()*FU*S6qf^R|#}q1(c?=}vuHtkbq_Uq>v9n~?T-rXPKs_i><;cIi*B(N5vReatW-|y_)bCH zi&S(@0XgBB6P)0&oPlf>HWRj~#T}0w=kXQpt!~c|P2YwQf=zw(@9bp9k&(l0140;n zFl*Q+ad8KLZ0|7_c4O{4-J928KZA|EcpO%5_K>4mNa#^}==%r5v9mb*P*LlWj`921 z-4AAm{QB(`Wr{t{-Ytx z;mzS;j<=bI&E8je_^LOAEIiCVkJf*4yI%j1gNZw)J1`F&G12Z0hrdo}(c3yh?vR>o zfm&3@KI$Jj_F?_#DJrX|##O1Pr^9JlreW(k2_fle#P*&5CpGdzwF^)73J zCx_W_QcD{fDtB^O^33+K_)UA9WxF%}_KveTJb_MfiSu)(1kTSTx6{cvXIa8nqGqsU ze#+FC1tynGFQfY*_?+VwXO)u6SYlc{c44JVTpp9hfKH-NZ*ydyI3g`-mVB2E_<^lG z5*u&lr+AH?)#P)7+2GYDynpIg9E*8K_=FAcVxHli&F4t$bmWqYmRCZyY}Lv>C~RnUZjL>4h9!^Woc$l`*HApc+kSKk`-ZO& zXcZID{%!|j-lBIq>{ubZ+u>k`@EytQIJNvu3RVb3hl-rVZ0fi+yjaUQ*&W?Jy_r@A zVh@z|KTpYorQ6ctALz)5S~@QDs2=*4gC)fgIV_R##hUXjQL`db!)8&X*x8n?goK1^UM9J9G>exF19_bPA z1vmMGy&Lo7j(uYF;Pg82gkyY$IB{e4NOaI%hd9qmk9_-z>dLEW!Y_CRpCb)&Bt0i% zkERSeE@jw3F`wV**jH5RL!U|>^1eN9QB_%8Ol_{1_rK9;{dro=x=%}ec>~T$hPBa& z$q?-1ik20DWU$4Krtryj4kB(#UqB9?Nh7kGu@y z60qyW*TRk;kcTxkuv>Jf_2E5yt=KSPDy%ROE7XipnduGir1~{K)>f;+-Q&p$Og%Kb zrg$nkMfQY1{Gz(>?~Tse(Bg!DVI21r(f*zdrvi;#L1Xum@B6_DgR3=a<@~PG>E|Km z8MW7*%gSE$iFG>nSn&Jgnc^$;HjP>*UmIZTV|F*R-=>{TmMm-&Ht&8KXXn(pKpbW@ zL5oSnzMYv)cHFVAysECcVpa;X?hn&$Q@ndLR>sC&ld<1+WZw)qUniXh%SLU-A2=~< z)QwpeqLzZKjWj_1XtHc$eQU%g&0G1WpjF1=jEC+XYdZBN=EWWR66FlsJb&oem&%{% zq5WT>so*@?`kbcNJ!dkWSyN=A9eYW~jjecQ${ym53XFpL(TAux(tHz^f2NUR*Lts_ zr}a_Gg)2S$7o8JE4q0^mE)@MGn>c3ISth9`wTF1c+QJy|sCHv_1#MtI))k#&jF=xh ztxA%ZdloyqQ@pS0W?z=h=F*to*XLY?vpcwt8v|)~Guo`0sb znmAh*1}~fV6*wEt<8SRIKDfJ$6y$-R)3n5GajWJ!tzCCTv=jQ~!(rG1!rXA$N$vVH zv3d-B#E^(3|E(RCH63R@Og;`uXM5yRcrgu|@(Gg)*w*ol17a__KXzc6|M8KC#%S_p zjK*%F;Y|tlCgSO+$>>wWn;s@KXijefjfiOf*gvFaqeKlDJ&fJ`7C(cn_Ds~9h*3Y- zCy73mkGm77T^g$=qZjDd*VQVD+63(*9@)F8#gU|Mv%w2+_UTyj!+W9T83NrK{SKrx zot7sGrN>)XwqeiCsX5P{;7GD<)4$IqcFjdT0j!J{#D)4)yZfAel-MlyS;sB+S;r_h z&3QW(k9Ie^8_{3SK%a=045K}U-$!*zeH}|)&Ue-GO@0}gA5 z8DslIhG#~C?OwDNvgS}e(@`y)MlRAR%?~^8nC<@<3lY;CjPH|~o;Bm!iRkC?v~kWJc1Uw}eCW)yw-?9TryTkXcK2-K~cAv^(oanrCp;pOvla>&*x2ytq+usU@U(F$Ug3u^&zywp zjJ2cKRNiy%-`pbR3A#2HrM7c>dAb!X)SKmP@*eQoeObOH-vOV!Fsrbs@IaxxD66Qc z=m4H?&~QrI&Q}%A)=;cs4*E%Ektg|Qv&%M@y%N~5d-d<>(Q$aU0CxJcGIwlSV?k5F zOSpFu?nSmW6*LyS3^Y1`UI98efLP)^9eNs0YwwR;pg;cbCGJbuG)LRPJtNy~lS10* z4H0w#JgPnP5S?Pj`m3EVoxr)HU}?N#@}GVaDs{>dzQBBfY1lu}ZMJ&+oQO{c-sKdF zcNm?9(~YD-@y4Aw(kFs*k2_MZ?px7{cSWSrlcE}S_4QM6;s*9jPoSXBPouFFI$a#* zKJUSeEo0rcU_MVHgV^^K924az`(B5ATW~!9z1>KhHLThi{f%Dx*bqGZeeIq(EX6&s zK|At|WAWipr=QwB*?l4Qp~Q30PWLQGkcjo9=68g9{Trb13vl9b40dMun}={dXa-i7 z#2cp@5CiWg!kqL&|7D0FN-6f>D26ywr;iO!(D7z~X1p0-iF`9aC|M`o36M*7e>)nd z9q6qqVmA$1;AcN=Ela2^!#_mt7@{k)y3&ugN>|m*apEP_PJ-nXB{j}7r=`qxuJ+@7 zswK{u&g8hpY5DFwbqY+ z1H?80cRJuN8H;dlWz}lu)as07xp`Txg#{U&^sMEc3v%YBQe`l$=6^kY?lf0#qIrs{t4hmPPAj9oRWtv!n)$b@ zsIslnbH(kabb7kaZcbUo@!G&?4Pmx?JOR7q0%3(iU$YJH^^7|_K7O}RZW=%O>``vr& z+UnIcMSYM}#Ou4bGJf9$k$*$lyTq3ND}^ao|6{$YDsy$2%vD_72i13*)D`&m%VQK< z{%Pj1rtWLybzK1LvJ{~u_hxuKBz6^5*A(MlWe1p(t9I?ci3Mh^vZC?QL&27-O^=SV_U~1W7uuhRF+0EL~WT4X_G0+phis`uM7A zZS7Pvtv+q~|X3VCwA2FUUGR=9Pu`M-coAiLcn_$LRv>752=J z{(iOh7_N%7<^HLBT3qVuZ5l-^EeSa6cQ%4a?Yds3cirVT6)9c5nj$^}4=hSLby(dc zch%PPGLZC?(&h8_G8Xrky7ykO*W|8p|C(MbwNE@|A6vbV`uf&(dz3kUM~FGi?61(wwFa&k4%rZfCEvm z0FPb@R8&$?u^J`rx?T;c3xAii&SRin;_?%G!lTgDB--HO3dD1zFUjpIPgi0B9^XP=TN~y1#K2(k4$}ICO>XjKhmUR^+rQJ*#OdO4fF5^cx ztm*JAHQnww2I#JpH6?JsmiVR?Rg~jLZ~UzBt+?Omd#tgbm^4R}B2L9WofUUGIS%wj zwPN}tie;qf>RzuRcae8jd|dttUmgDXuRHVVu`oSbt~F`3ubaWLQ|S>Cj5 zVooQ9SKqC(O978VBSuB%E?G0%Q(9Dt7hQC-ur*a-4?>{tE6gab>%D91g-0GM)` zB`p_n6!gg+dl7^)an%;pl>3jrROSBJ_*>WVs&2e#eN=H(ZSlG)JkFe#n{iw!s#;T- zQ&Qo_o?h4EX|Q8kjsLgoW_&lv%wzSnuN0B{$QXZ(+q*T;AL!QgIeQ+NC+WKM71en9 z&eu)9EQu}(d+_0Risq{Hb>jl)92Nh|(W7Lpo~BDQM$}bw(+VZgRgMi_>{WJC{ef6j z-H2?8z`Mv^^XqvCHrN@lXzb})0i9xY>sT>j_8OtbWr@KhFh@^cIxo8bt~GTVHQ)&9 zKEC1cL(-Wu+_SnaUZ6wjg^Y~~pMPqPBU^x#5?2BJ$)v}|)lFV~nMeealIo_?KQdt7 zyc>5{H<86CeQZg48b7tC-45$@k@_(my=+Rs}sKb`{ln(2*Y>kA5-e z#cLao)>Vt5iWykoUTgqa75Pkk*szOy96EoMmo({|OOG0;zZ)GK15k2e#^^0HblAKIW zR!I?_2|E@GuoQV=dgefI!T2)(Y!-F1^VTo@ELz^pB%@zk3d(9qeBHRs`ot&$=T%B- zmR4iJ+|6{cPi%0A5YA%HlA3C`6sx4xnp-E3~^U9ujB4WkgJc+%H<7flK1~b$0?#|uyNx8&iO?gcnofoR< zW;3gAjJi8{*tgV6y4iNq}J+4yam*5qp z-TDOjq!@#ROLPjyQIr5D48rLH!KWZE|G3!jGo+q8xE%+GjVm*AVfUW7KB_w?mBEg$ znHCRJSzU`t%2$>ZR@dM)&P8R%Gn`X*N}EcgL05iG`iwJY)9-;&W&zF(U*6q0_h(!=Th0V;`+iR(m|s=4+98BtjWMQ?Nrrki5|1Fbw1?)WB``Q|aEYisEKH1#o* z2LCM~D`cRmqN><~H}TeYvrEu_5&d{a@PLnHtLw^-Yni81)7rA~x{|_bU(N9>WyNDu z$I~Dr2Unr5_IPGFI8HhHxCa4jbBZ=r|_UK)th2r=115VQfH&=Kwp!SIH`}JT%yun>D(661}&) zYU=7|^&yUWh_4GFz~{^^m&e`3U0R@?nd>1Qma6m!W?#f~fo*@qaOHP?rm!bzMD%{E z`AjZbSBZ@pTw1U=-?MO*XW?0WDry&Ech$~&**@(|HpJ;_x3t&Tmc-L%)X!52b1V!D zp3CxcJr^wWWGwPzEcDEnar}J6A<2Q_qgq6#M?iWndGF%zN3VO5*Ys?5AEUYY!&5|t zAzQo`ma>_okSXwlc)#RviAT!$L)yoj@Yv)u+|w?Mi=9q-_obi#23?L1edHh>razXV zi$9ca%E)a=k?FHj0|~F*9A-Z*;3Wy;_(m9v2|7|t1=wNKAw_L z`eT_Ss8SqP9SW7o^L?Ibyi(?P3S{PEjMW3pugjB}eYd_P&^aDL$v^*CZ7|57za{Kv zMfJOX3nYMG{?(SV-92c?n$ES-k2iS~uCA-IJOw zJN<0cMbzK)vu36qd&wdH*(qlqNBRPBY`pKQg|*lNFBU^@r zn94JqT7&FUxoh z9lce6-|%=AW@IBG2U*$6b2GC&xid2J^U{}R^Lw2dY?h3*WHB61%LLnH`58Hj^9wwS z3v#lTA{$eb+(kwt$;s?j&ElE!TJRL)F3ip^NM8uK&YY1t>&%&F&YCrCHvEbPx1|M{ zLZZOCU8)N&!%Gx{F;Mi}^gQU`!bO=mX6XaYQjL~*3N;-!8-!Y z)sep>*PN-;ZQhcC+{^{pOU*HtT(Hnkwo#RI=x*sU#9d_8hq3cvDwiNHO<$Cso>`E) zc##J$8(5a@$)TY>PqmQI=rX^cM9P;DfJYW`&QCZ#pU#j#nh^5{P7gMR@5UN#q*Tm zkTrjiCVF6c&JztZ_>#;nM`6W5-Q~+mi|Adf+4y{eD?x_W%MbzoKOY;yP<$fsnTF32 zd?#DIrs=|iuNLVm))wppxN=7;&^?9zFBM4Cfk~94n0FpwYS)F^(}gv z-5s(;e_MBl{5Hf$*IoQbTam3G)DaeCZ?gLx-eEV}V?(YQwlzF9Sz|%P$ zj$wzQ_D3fTOAh}!I_{+8@SKRall&)Z(1VT->Bo*w2tK5zFns7gdWPW>j!y(WbS2@F zj1T>{L<&B);&TT+_uz9sKHtU1xQMrL(QgCu-wh&Pq7&9x8qX8Axjc3gCb@Lxmo zb;>ggd4@IUVU2p&20d(}9@eCXZPLRw>tTJ(lQb~cdD1_34Mv{yk6^~N3kA)HscRax z$+0=?n$YHuYwcTX*XcKC*)cWxg7BEN84)@B8wtGloaj2Be=IYu$@q~Tb48PF6Xd~f zFFq$a|9IqKTr=<^J!XAV$R_({+ckqH1NBbE)qo%AG2aQwkRDT09v<_Z^oS+=8?-^u zOPV1N!t+oW88Nk;Z3eRWxUtOV-^Kjf&A+dVSvx3lCYj_E^>;;+eUoi7Y7bSJ7ans( zdPHu_6@xBID&!(tma=5TtY0*!vY6YIp_jpISLS+o2fE0JS<~5maNmp1iEiUG12C@n z_>mrSrRZZ&E9mmBgoW_$`7u`xiaciB6ha<|(GE%~m{fQT} z6Rn$A^)jXY&}S3u{3qHlBlHRxAO zeZ-)Y-`p1Rc=?sFrXD>e#+v0AWd^@KXof!6<9`|QG_EE-H(J}dpUQ}-S;$AVW&FDk z-;L6V2YE#oT2S~4T1 zi@J5kc%d=Wt!%eX0Axkz=|eD2&493`em^izJ%5nqspj>D7y||^c&xy{{+&2~QzO=r{u_Y z&o79n(@{}q|9*UDMr6mV9SptE{KmMpaM`+8Q@dl9>#c@VJ?ZSk_}|m^Vn{m{}e%u3kZFF{lQ8%T?(S@F3uOUd&a4 zq#v`r7IXas#tAH0;paggC%qc{_re~>uM=ahgXJqG8#S&i_@R#9Vzd+*xq$0}?qo(R z7_{-TvwZ5h4s(C3>mVV%FXZ2_aQq%Df1=Y+9zxOHxt{@Ql(r44_JVez$1W%GFfJO$ znZy2n72&bvc|0y;ge4|%WFM9>11Xrg=*JtT>N^M1*3J13g^$Uc|KuSkzj>~;p65UKb1n0l;VCYI zoNHlr13wGqS{Lzej7{V@z;_15ror)NnCpk+bPu6@4t4%yD?`~nha&&ED6?_xzz@rQ zOnS^3cpldCwLQLJt@y@#YJC=V7O6dX@#$);7|1@<+e~ zA2{&`LpJkVqNj1}MCs!&^wFu#NF%7HYJ6u#r1RP;L2doNst@zpaY+~Uf&B{@#^CMi z{7;^q&mNievx3)Ga6Ag19{S)DvsXJCZdf-KawBC<}eHd3Fe)M+kdm#IMvo0a5X4u)=TliJl#?%hzo`@j4LxBkt2sjxrmoE|;aAdV|T-5$+zGwRE` zd2Z3Kqf^IW@OguEo<9|B!?@^tGY$-QJ~O)pyWco7TgAUItkh>k6yV^j7x7Q@SYoa> z;VT_nJ2ubR8c<%-dMML)j#Hd9ymZj!Z07M*_}2&j+=O}E^8)me5u>a%=-g7NesRn? zFK8#)M$G#7Pnd6zJVQC&3`PECdobE*&~G4~kXSZIz5=s72p`Viw-56=W;C~lo}XVG z$aTz6=55wJ`8kJT?*Bg-#JfxW)AW!9d$62`8I(DMxjoSD!SpHor`5si|Kc`jo=X;R zJq+$#(rgQ2jQr0Zmrm5)(qQ>qBT>)BH5B{7WOJr9!=UtcW;>rd1o@kFPQShQoai-x z6L}byXj|%jZ_yyVpUABHp*RchpOk+dDrB&2-|T1cBmXYerF8ymT}A{>4&r-W%(_9b zPxJbyq8qtZ4U#P8`OpYnM^_End(DR0KBu6(#&rpPbg~a@;9|=Jmf=Nh3{KxgeWY;> z))-~ZlWf3?&x!7%hayjNyE}|B4&45H|KIC4)V80B@*7t;_d$2^**$hOUPA)or`HD| zz-~0Y7YtIrWY*7o2zu;3wBvu*C-sqDd`@(mFs})Q%9razIgLyBPvyGEi}(4^Zt_nC zM;GR{x)cH_z9V1EcepGsztY3|&`!+xkSNIF#pguZg4zDXa|MC(A%l`Xtrd*x-}uqx z`-(DS>csnsD)>efPR?Vy%1hf-gCe7O3>ovkJlR0{jsF{UI}~%Dp|IPbDChsnd79Ty z(ddWZQy#Q6)PG|;9f~&dzdXbKH@+O_`}_Z2?gP#J&`^|<^7rC%qUYs9UCyDkMGD2J3;@8)05BoMC~6BmX6Innd9?G9@~Ebne(5_*BOI* zW?`uFH}B`sIaAYqB90P?w;JPZ_IRfy-m8OW0J8?^jG4&2-o~7ZKTk{Z&+~#dm@{UQ3?i^6@b!KAk)U}S8wOtvhm@lgGVHIH%LD zzqrCJ^au-%wBX@9J+*Fe4Y$xoa60uq;u>M0kF?+@3m#>`(H0!T`P0srxMD2ySPMSM zf=Bc8w8JN^(H8p2793~6r&#b93qI9?<1Kis1&_1f(=6C&!3h?eXu;zxILU%1Snxy( zKHY+oEqIazPqyGQEO?3qPqpA_7VNU%6bqhi!80s)Ca+(bC5mgNg+7bZgY9dUg?=Wd ze{M6EWqEv~aH^i)gwR15uV3!cN{(-R)z znq#4#!|B2DoWto$0`dzw{kxL51l>T4&E@GA1#Zl>@IRN+gZ;_57W#RdE=FTwa-N0$ zElv;C*S9S6G)|{~vJh9Ag`RG~89Y9nA`n-Gg`R22FVjNL;`CA@Im@!pvpGFD^USu; z-JBk*54VLrkJE$w=R6BN$AWWt{GfhvE%f=EUKWsdzJy&;2N7|tu+T5G;EQ;ymvg!|Krgq@FXQxJ`7X22FSpJ~D z*grN}=o>gaIN#V{p>MR%H(KaToIX2{f0Kp2iPPy{^Tf5uLf_2kLHRdZ=+|&M{WF`m zuCdUYIXyU@He2Y|TJRPgf3v}kZL!d=@`V-ps6x^!as$h*ZDp+T06>MV{E7;D?QE&*0Rd6W# zYNiyO%k!xAk%Gh6+X{BDA1ZhlyGg;}tWm)cY?Xo|nMc9H*+K=6U}q_KBs*EbQS7T= zV}ia$vG)`l%?>CyhTW~;Shh;RC$S3^Jer-S;FDRRg5y}2f=^+ePB-gs40}z%r?Mv% z9M85Zcq}VY@Hm#H;L}*5f}QN^U}Hu36WIF-PGtKPJf7`Va1y&w!4p`Of+w>13O=39 zP;fFEt>8(l!(}f2WcCLIpTS;J@D#R3!Bg373ZBLq6zpPN1*fny1y5%w3ZB8nDR?IP zH#IbQ+1M=hM+KkB-cayt_N0Q(Vz($bl{G5(Y<9VV=di^JK8KyD;JGYL!RNBCrW(>w z|8O4rrGmf39#(J~yG6n2Y_)GP@a7DGX)p0 zy$W8&?p5$|R}Nkv@G5qtf@@g0f@@ixg6r4}1+Qi!6}*Q1ZK65< zwd`jKu4hjucpbY_!Ry)83jPkuSMU`qMZs6HI0awD{x!jz|JCdR1vjwQ6x_(3Q1AxU zsNjvvqu?gCSizgv90hM?2@1Z3MJc$M{WHld-?i*L1#e-`D)>5fzk;{2YZQDvt5)z0 zEMLJlvQ!0cW8)Qk6C0u6o7tD+&GOyCexu;+>`?{Z%2q4*Hs)6F?QFP$cd)k;&HV3R zw=4KgR;=K=*bD{V&1?$3hy5bK%m@pkFZM={3y#&@MCPIf*)tm3Vwopbs7s?Hmq0Q zS8xkEpx{>ah=TX98x;HlR;%DA*@X(;%g$5qQ|vSa|B!tdbdI7we44$l;Ahw?3VxP7 ztl%H9YZUw(t5onlmZ{($v*8MEV}BnTPzUng&)OCIJZn+#3v9cBUu4w^KEMhT{1Q7$ z!7sB21;4`n9(2|t|5w=u3Vx04SMclXK?T3TniTvdyIjF^}|IO}H@Hgyg1v9N!!J3w# zA=--y4%K!mI83`D=xc;_P{F@tPbqk$ zc9(*qv<3x_(n=H@t<6_(jOJ2stQM=_leB-HWY*Vc?RN@3S$k2zaoWQQevjRt;8V0( z1&`5IDEL(ETm{E#i3%R8g(-NP_9+>+yfk*2c2L1i?I{H(Xm=?%QEOE2?^vmV$7>4| zoTQ~Fc!GA4f+uQU#u(C&y`QeVui#|ufPyD!4=Z@Gc7uY?&}tPtMY~YJ@3Zq1JXIU7 z;Axse!7lAD(PsHlw6_&JUHhSeXJ~gTc&65<;8|L!g3r_zD0sFuUBQRgXa%38eKpD~ zPpWoE!DnkPDR_?dh=R}2ZdCAGtxmz`Y8NW_JncLMe@h#$;52QRf&rW6nvp}vVt$tz8-Ft=VI*x1z)1Qtl)2Jk1F_5?Is2Pk*!g%N4r?T zUM)?*K5c@63$<_s7ioW^!CPJ$E7pFl;1cZ_1(#~~DtM)~QNd+exq|=17Ad$~o2lT- zv^WJ{uKg>*kcRB5Li@dfE45b?T%|px;A-tA1^cx%3SOmMtl%0gUBQ256BS&mMJTvV zI}&b|Z?*Od1+USbRq$HvJ_XlnO$uJ8l`D9?wn)L>(Pk?63T=#n-(gI_AF@9UGs}0S z_PTlJ*n=27r1T9$&hYm*dwt2RQxw`qT;iLkshcDweDf_G^96nuxaOTl+)%?duu zDiwT}wp77)YiB9=9xYzM_iCDg@6-NFi-UlCJGD0ye81MB;9c6S3VuLauiytYuYx~e z*$V!yHd(iz6#Q4VO2L0)7by4$J5Ryy zvLpo`W#J0`j2)rHRzSYLvtKIsbM~BqzhJu*{14Ww;QwRao<(*lo_Wx*iu&_3f$7Y% z&dy}#OH5~mb#@N>*Hl5j7io0(_eY;0a0bUq*%jbVOB5$Qqx4_0OC_dajM9I_mI6=2 zZ)!$_lT7lA(!a0$gBFJJ8l~^iURCg8+6z)%N*}F1p*<`yO)H}HR_%5LYiy&$#3owT z**b|y#%SHf&Xt(VGFlH|qZJ&=4$l=@oR$?JfB=bp}%IU+|Vu=em9>LC*n5LQ0`bc()#6q4Z_OBU2J}j$2AI08Ra5Q^a z;-#D(!|qk+v8-0XC$WnqUc%##W@!?O{7z;`3XWsLl=P>tzfL#HGlspP;8WRC3XW&D zDR?X^QSdmHq2SY4lEgwDC;NAbIllzYS$Lt>Ht6!xS-pUQS9^l5B^f?cdo!6__5 z!PD6ciDS7uGniB2$sEIYl=!pQThoNRfuKy(i8FZmbhcJvH^&)lzLGwZO_sQn z)3ewxiKlR!%|68s>feNXZuXMIqP@*y-<4Rj#~ij!Vj*8HyGY_P&Tl@OBQXNVyMT?8 z7~KYN9_x_(q2Rxey(#e)PG7`sQ}AMTnZ)F#h}M^|84?TqozK36ASC}9PS0n*khqxR z0`^0RS8%+H?UeYJ94}|*GnAEv5&2hSnw}o7fHN? z(~H=*Bo^`(v+)uOeU&hW#3KJv_Sa+~Zv#)ilKoWTr#LQSPfG0NxSVa5Sjcl3yINwA z|K-dlv5>EV&6HT^yOKpoEbJZUxlb4Q)0wSky_&r*@eZD!pY4@cP>DDQgKC~+ar z|2u4%#Dd=yY=*=aar%{PjKt*jkJhhZ-%JqsM{;~M`-8-DIc{KYNG#e*BWsa(1gCFc z8x_2f`6Qmr=}qi>iRnyqw7!YWm00lK%*IPhXP%?=Ygn|zZl1oGeU&8Sqxng+el2@n z;>{dyVb4h%%JFsV0g3$_Z)Mj?T*2}6Y?TuK2DVJ%C{DkT&5@YS97pTh*aV5^bNWpz zO5z5NZ)RVQ7xGQ!_!jn_#78*Z&K{Ro*vqYKt;C`~x{c*1_;xl@!8_Q`VOV4zLZ5fA zJ0uqA?_{MC$MXE{VzVR`_Hs81QR3gjew85jiS+lfCnOg7yN@+1cqc26xSjLApUsjO z%?SG0#l}i}nBxc7aEa+mZM6O%`@2)*C;GqdvR_Jk9*_SJdqHAhU*BWjlUV3;H`^ky zkoRG>TH-=R{2yVLN_;2BkFxm^i~4$uohflNr$5eOB^LGl1p62E-ykYm!s*{)k>67+LE`nC-w)Z>XqY6A zNdGkZKw?pzXV_~Ji~j0a_Nc@{KR;sED(RnN)e?*TcpuA_Sd{0-Y@~wQ*caH3qx{pj zJp0+(61zEmp6!uXq^@}xDFT*P+{I+mwnZt18H*S-S&m$-#`yRL1#?ZW3cqH#{0YQuSEQC&Cd5|!|`Bp7SX@3F=}7o5q9RKaD<&*Ch=7g-z@Q+6e9j^dH*R2 zJ8XQ9*qkrvgD{3qE(f)5%KtnH4SB$a#tFL5<9{a0gD?vB#~~zrQ)tBwN@uroI^{$2 zr*SB60YZI^)+xRYL_SgsGhq{x^l8cHXurTuyBU;bj!s?5siJ zJ8j}VJxfpRpwKSxg9!CYG`5>U+_%bM;4I1?^=sfHiMgDxM;=1{IJ%Earbs%+-`E(9 z|I}V-9HaJ|A#n?ZXg9A@h;~E$Q}{6W?I;94JCzUl()dl7`a8n+Qiynu$ooH*_uruq z{C-a%^zz%T5b`df5b@Sii1xILLd5$eg^2f&#CFmn@MsD_ zPn6iuE1ELzf9L=Q^+Tx?o~{dhBYqulIGmtObpI3^Yo-wTr}Y7qZ!U$9BZoqiGum>0 zzN9ag^qmN)-X5e7`C03Sw@=tn3dR3F8{_FA>{7z$Ps=D=W8>>_D%S?W(Ay3QA@4&J zqEJs#_@#~gScWfChk-Y^i1hY_B>I>BfHe6=)ztRe=^-ie9D*NhZDwq zt}omtzGgm2L??Ts5cPGe`5XE0cG8FZdB2bRc)cP2LMi7J6e9grgm5>rZ4{y$+>Q`G zkLZZc`wx_h*DvDVE#vWai}5dt;vwYvK)Tt4QLh;?{R|45Y=STBDGS)F7q^U8Kq2g+ zf*AMvddY1J`^c9j`jF9+{9a2c?^w(s4LtbtVkeADWbcmw&_5!|hseK^cMHC|56%ucy_JaOl8-+j8 z7|ky!45jo*HerX5KbbJ(=Jf=A8HB+vnnKhow||V+oE{?W7IJX?LEiNg5Art2bXzHe z9Jf)3cwBFwKSdb)d4CN4M7lIek90=;B@#yd)_R^# z_o4TTWLQk$KZ16}?Gh>4suPV_$Ik{J)&OSbl)VO zp;v`J=+^uVz0ale;FD$M139@KAg5IiynaAWqWFd$5Rca%%CnU2Ll0gVR#6E4YbccE zqxx|YM!IPfA{}oJpmRAuUoPofkD&VrgU;(6^evLUL#BUF(w!87PW>S9=lVf<&JXFm zxKH{GMM(4KzUtSgk9gt>{#Y_QXSAgCEb=)c&k?z{_j0 zJFZX2l_m2dJ2j6xh92fix{?3!@-gI{OniH=e{Pqk&m@Y6klR1P9EmSQNcGL-f<6qn zczlx{+!P=B<8;I)z0rD$*CWC)MAz-udqs%(oKe4AKGYw{OZH`iu@rBV=*PyP-z7Z~ zo$JeC7y68r<0M{uRYCDjwc*Vf2r&=6P2yb?qCWmeA?)BY3L!V2Z(@GR=h+w^#!&x; z`5K>hB7Q1i#LJ=(>&+z;BL1Zmer;o=6k_s6@7xPV{tXC8z9tIMFE&$%{+##gn6L4E z9bqEn4?esdAU)SNLb4-DpGG0#@%Dmp^7ts{3`&Q5R#1p?^75jbO%mTgARR3Sob5Qi%HbHHB~3*dYqh?|&-sKPW_dA}0^^PmvTtUnl}^e^nHM?*R(I_sl^cg3`&Q1izq}qCxr$d(9;NmPWchN0-+A282loEDSySTjr54WS*G7kA;z;q6oUS_ zywB?c@u)uZ&(J<7MEQs>#pCS|bl%SZXVHCNl855+a^QX%-8acuNEr9I9*Doh2EQr5 zl%C2#{UFyn;>QsNA0u9W?~@)VU)~>p&qTt=zdJtE?@<1{KR`c_EYr`S5b1fp(?k01 z_!{-2gU`6j* z=%hbFEQ-%VNOCNt5c!l+h<47)VdMw;Q*?iijlE3a1kBf9Z&W_=$LV7*j!FBY{*dzJ z>pY`fqCIlEKzro&2+Z{dJVNHn^^5k$^$UCF@xVV)(z#tE*@WGi?i=KHc#xm>w}>~J?jv3v-A8&}pJ>0755)^b zIBvL*mqOmI$IAIP@}EfQkw51H?3S3@y`dlIdj{P%^n&}7CFXhn=6nn~_&AAKQ>7P;vemd-q%FoLQY}i4hq#JT^ zdjmfw-A6w?nL_Aq7KIr1vM4n4i+G%FVDNRy_(r*Senvd-;pIYn!)~~p;Xc=+!N-UX z+~4$Zlt1L)d{JI*N5EW>SZ5c8L(D8xMC07B}AUZoJ@yx9M*duXz+7(NQc92fnkBzSWXS6od=E?dXB2{e8AAPCUG#&0 zm425|V&15KEHNfw6%_Ap5-*eZR*Ah5$LfOLueT>8(N*pWk{Su!f z@d1fPOZ=3?CrkW8iQ^=O-<9*9C(E}};v9*8Byq09PfNT&;tGlLBo34EFO(R5JI)`@ zbZ$SVNcv)lpOo|^5`QD{`4Yo_$A#ZnD7f!|Eiw9KuFnREvH8UD28kb( zc%#IhNZcgxGZJr-c%0l6|evQPDlHM%wB#Ez;_^^z>MdHsTzE0v48UK2TcT4&W z61Pcwqs03q-X`(SB)&=F_aweqVl3u)`EQYUw8Yybc1V1y#5jDxANLMB=w4{ZWarZsX;DOk%9-IDSIn ze@Xm(iT_XH7K!1E;qhA~epcc=5`QJ}4ZU7KvY#_%exKlek>s*Cj5K_zj6yO8ln8HYv|r68~M&e=6}2 ziQ6SUD)B*yZN_>aJzmj-{tVmS4#Z8#Pt#%lK2XVKad!Qqqsf&UShw*e~`FA;y+4UE%BcvUM2B| z5`RbHk0f3#@y8NhCGla28zufk;;SY8RN^{`|03~5iT^6`W{LkM@ih`3mAFab&m`U? z@!utGmiTjtZ<6>6iML7o4~egn`2Qr{DshLz*Gl|PiE&ts>-S5EZ;<$FiML4nFNtrI z_}>x_m-g|E#Lr7Q-l)OH(?3Y8NqoD+cy5W)Z#6klJ5j4@N>-NF)|J$FDpyz3l^6MH z>pZ^V;+m4$T2EQ>iOd8$iGJvG(7%1*@Ul`AVsJbqu% zxKkvs zU)@Oqq}RH7kH30t=WK~qyV~!sfL^NVJS9GVb%p2hl69WC^2(Cx)pcFvP>ZNM5vj1- z2!0>xxl1ys$OBthxe|5a$EVO&)n!r45xdHV)44R@QeNFXkK&RFsIS+oc(g7v@)eg? zdr;i!)ip&Wu(B%O%92Xdl&8q&_Z5~`l-HG$*;}d%y7kwTz+zFY9$#&3by2ymuDrUc z+XDL$$zN9EtLF#7*e7ZaCPO=?BVuA@ta6(F58YnL*7)WUfhB|3T z6C9{ZDGk9;mw!rA>Qa{m8u%xvq2?|5KhN&Y-m`N%dvlTu{M+469Np}E=b4wCot>SX znV*)ND(y?`OJp30$wW~rz#Ze1-pP1^-5gHd8N89Q#w{})&ls7K03DIku6SafFeT~S zbiANV=hBXs)%1;LrW~_jcsn;2Sd{5pqLgtluKS9Oqqo@jL`isY#`oy$n9&f5uHbkk zzRR&PC3AbSP9>R`h(m*rar8yU)*`$^z(uUe-qf&4_p3ti} z-^!an2HGtRTAEZgTNxbM6+RDz!X(^xZ<~VFvBE1gnVYWCs?N0O7l*4%h52yFq_ex( zqbL#2WX7PiuYiT^2sG~{%&2^bY%X0))fgm|-Ze1>kG$FrY49nw{3lbBQ9J*z? zS>c1jtpkc7=%?wMOGVeDf`C>lUXs8jP*sTm?mw- zX!;bV#)=7OqaXqHcTV1)PaIs{sWAvMAqZ&tRtAG>mVozED`FwxY$1i?8hU$be_zA& zT7Hu$Xm=BO$)|9@n~Q_zpb;5Q^Tkh~!Y=x1V~dG zYpIBJ^mhsFb`{GdWnL*gLojCRoDzn^lRFE;j9Mm@-Bp?pviJxSc)}|VTu;oEfJkKE zO&) z%|*fI2?{D{ysl%oLQ4OL1kHIdgYOjZvKimUEZ9-~Q;y!zqGQN9qi4^t?T21p7A`A% zl-oCnALr8RG!4GnK?R$Hz5zUqCgFAsYaI?AiA=%p!0&bD!w3gG_P{VWJYSS`#%DXY zr-~)^a}vLgDC?jHs;q++MVlT^X%jG70?#7jyPrNzk%#X#FnR=~2m{CF5CHK`B@^S| zVGa(!%PiDlGkE!_YVde9^n8QA&gl=~8Qhb>=bUj{>TdkVh)vm8CI?S)e43kgiGKAh1TP}K7wAK1coy3p7!J(lO6l=^ zy6IvvpO^$&@B*N}8CITz_dRmb8i%gv?W29e8b)jT-obm3uNCM;Mny4GdYM_>1O(6^ zzBoWjklL#!CI#Ku0`%&!V8*7v$H<~y;ZpbxgTeIcsSn2KH@{v_cENBSe%>7iTN?c6 zRInDpKm3c85o%pxGOz!cC@7QADa<7l{Sj5b@41-3BE*oN$Q4rLJodgEJuvM~0rZ$3=Hq(tf8&?)q37y7h{d^$G>eL93bZ9<vYKQH91%=VRL0C@h;;1@><<#COET{HPVL7$07nW1|dSN-W zuNRk7hdA*a;&SQ`ms5whoW%Cp#pTp4E~j>JIfcdL6c(3LSX@qR;&N&e=c`RzPHp0H z5(jD(ms6{_oLa@@6cU$HNL)@KaXGb!%c(_NPA%drw}{J0>?691!yAMJ7~UW(!0-lP z0fsw;1sLuW7GStjSb*X6!U7Dh7ZzX`bdCiLS9ra!n8M=1=y358ms5whoZ7|Z)GjWk zc5yj{#pM(hms40=PO!DOs0hV5ZWEVNn@cEhIkk$*sa0G~t>SVDiOVS@E~k*VoI>Jq z5@)MLTuv?Ga%vG8Y!i1n+cpTxscnO>oZ7_w&bCfrIkj~P%c-qXSWa!iYuqO8e73C@ zmQ$O!``IS$f3}G`pl#x=Uz@nM)7CC7r*?5UwTsJ1d?Ce6S6f(IPGNCTTkVdYibT-X`v-w~0IIE~yZA)Z4@z^)_)wy-nOvZxeUa+r%C9R&htYRoqc;6?fEI z#T|9=C219R)LX?J^;U65y;a;%ZxwgcTg4sqR&htYRoqc;6?fEI#T|8V{cII?)LX?J z^;U65y;a;%ZxwgcTg4sqR&htYRoqc;6?fEI#T|9=&DtvNsJDtc>aF6AdaJmj-YV{> zw~9OJt>TV)tGJ`yD(RoD^e+ke zlqmc@kSr<$5>YdG4lp~vU^ z5iYeim6$4}v%8F$R@UG)PK>rDP3wc&ICYqFAZ}YljIu@otR_I zfhI}fKK9}29sN^+IYA@08$Z_TA7pW{gz@Q5!5QD?Pcj>%GCgL|>uEPXd38^vGs!M% zF<&qk>mSkvqFvMBU?eyk>%rMS z7~B>c7>WcV-Cdo*k;t1mgTo_{XlF3e)jcrXYJLQ)TsuhC6jrPoBp(*JHG|a0Wz`?I zUQjZWnO41i+1CjY10|<5g4Ca1A4vS*!r>=5Zfzh1;CmHJ-RI6&GrhU}7ktH%TSV~IPduhHYqvFUsKX? zp%~WV@#k!7@ob*9b$HYVCod8=U4KVUJFUI5`AaUjmI`A_5L?Vmmi@qFYID6EH7C4> z@i_;5fVbJq3hDAXJ1OIArCSXVu!VB^T*ulXfd;O;IIgy!wsmz0pT+4Wci*!{v3{Nn>dpcakovqh9=yI?fLs*T!->a=yG+ zPG3sr=!47Xh=;B32sVuwfwq>mV)+~iPVOOU)mS!1IHP;Wmdx=U`f@q$BsB-=a#|)w zLI9z6^uT?0BAQem5xah>aHjK_#!o~%uSiV-_UtT-Jd2wAjKJR3O z0~e4kS9A2L>_K7r&FvKUo?O|>IhaGo3xgO-)41rZxwHIvWAB5C%j3}JLfghtG~Ncx z=q&G;QQ>J{g2sEp@-yy~vGj~T$(EgQ=LJj7c*vVZZm}wCE7RF$pHP74dfk7LH z4BvgNr3YP>RpCpPWI6c3 zhBC$~G~5-S!e3tiWSrGoEn5K@pKpu}?+k`6)4}g3`l}^kre!Q+*6fHICQ4b$u#5;e zFJhMKLb727vW^KX*cVzke-5g^%1>Q=Jr?uV^H$ODvUON;%am$grB%5Y3)f%;lS&Yl zW2uv4sbq7msFvc;xRi=&tZQU*B&O{g=!x{Iw*T+!RrNb58_%fhi`Tk@(uFD*`hpe3 z*9$*;TGzqH!ulTE7iMqsP?6e z&FrBz0qRV!gK-BqZWI96a@9KO&0nJ&cM6!r7Nvl?lX0|j9BjYq$X&{Du?cou=g&G^Urfm-!6_@1sv**u!F_h&vAL+ zoXTYl$K4{}7I54_LHd3KHzBR3pAv9?#c@vvxX*ChcLm(-9Ct>*y@}(_hX%x{9$d+B zYXn??;;GX8V?*r%59z4u(X9V0wIBq^X&z$PPtsK_`oYVD9a@;zBy%c+IH&x!aNJ?w4mn(ppDnZJw-fpw z_d9T3<+!JTYjWW3;<&TGIo(G$a$F1^3jGfDuHm>319!lITg`Dz(BIEHa4#>l=l5RV zt|c6+2d6piS>V3oz&*-wUxIpen*;Yzj@xvJqJV^fb+G&6-5mEch*Z-1lBF-paluzP zm){nS%K*30A>J!F?tvyn*Lh?KWa(SRaVLQbG6?=M?q~1n;f_V$2||+MhC8!NFSM6S3^=EF|B>VF1rDUMtb>)y6C4** zo%_X~;J69k_OpusR++tfIPTeyy}mH6$Z@b($+CfoWTvAWw-LDe5ik#CZ!O0?1KeT; z!C%HL;kajk+v~u+u)tosq3HVN3}xlKlC#&i-nswsy@1^wtXXw@FZ)xD zyIH_xIqnJIHnGIPUzR?VJy0q0at|AylZ0|%$9gWZ?!JHLPYdY(Pr5^(f6$m0EXj{6#LPWkvM$JK-A zc$j4Z{xW-?|M-p zXMuBS*A$Lhyh+h@#hFP~E~nrJ&2Jt!tP1R4_3z6Z_nA$K0!_JfFzyo^_Y83BEUNsR zc^Ahm>~gl3>J_qif>g?Rj z-Oly&F^+o#IH!2;=eU(U@c!m2M-0i*5B!dXr{T8Kk4?SK_4!(kI{=*1eRLJaJptUH zX&e8r@&g%gTfB=S&esj(IBnb};GpTX4wjFj9Jd#^O%_#-_im1R1h_s2F3oW-3DP&f zaV=oXDc&ZI%LC^WuaDy%0jR~{x}Ab^^twH}*4Hz;T-f6y-@Pb>;i$6&$zt8hbgjc+WyuK&|>b2%J-W z!8j;)0J!-iURHkZ=eUEwJx@3mZ;9h>-U82QjKDk?htDV)?;UV+IMoA8Gv!VISMOl2 z2^uGIS~)pXE;Edp#d|Su0dT`@ryoxP=XBkcbM}zCbGsP`{;;?jOpcXP@)L^Vdxg*B zSiGk{X>Z3_`d&k9V{FSmWgk~z@$%g5lH4yOx$LJE<-?c&^AN?m@Bzp#gW#`-y9>Aj z65RQJVjq7N+50$fVA487+%=!Ezb}Zm??`fEe=3*X?*n(xN}ae|vJWcCy%O9@z{%LV z>(3PBW(j-qKPy+SZUSz_vcm3z(%I^n~T;U6f0#RFs zs9s(6=W_Samw>z1vL>!CTaViN#iDp$1Wu;D-13mz{kHsJxp*H2?vO-2uK5eO`u8Q^ zWZI$YACcpJ2HbrT>AUBPa_RFwD%Y;v4xG&OedS-uai0QCCLeEjOfDZ^0PcQ?av6DC zj(ZWfJ0$Gg^d&jYe@w1DxDB|HM7%!(P9}Y~JR!%;|FT@XH%W3o0dBuUKC)kt<9;H^ zW&cX9KEDW@%zb&!ak=!J|JQQdJ(Aq{UzM~6++m4wZv7j%{5}PoO#SQrnw-7w0ViW` z|Gr#(ei69)mGa>;fAZrm@BcTsc$c4+tIwYT?m#(O;ke3`|1Nj`J`9|U zy{mp8mybs!xvTy|E`47GP9}ZVJS%tqepQm|{-IpFUzOyp`H`HxrzE+N|CF=$9pG-3 zs4pYWN!pX-uK%%|z3&0HUm|^P{fV5t?*k{3-?#o>x#!HcCAq%m z+#M3-*Zrbg`o1E`b^n*7J>X>e2iKpGYY%<^oXqtd`>9;|z7O0XiSnENncVgGktFxl z|CY1&ZQx}3iElkCm*4LJcfUk_Z~3{Ly_bNK>8}-jA$R}&3^0mwOqWfd`XVGOOks@k}JF{7w-=wx$B`PB2y2ZlH|I5a`qmUi|XXKdn7qOe7uy2cUqGBktFxld2;c7TaxRWFK6#jNp4+(oV|}ra<2@? z*}F@Udr6WjERc)$2a??N3+3wbcYu?rSJy0(! z=wd}#M$+A~!l%#M{BwAbZmc)vWxyW=*G=KO^?bhpZ!|d;)I61BfX-_LOyf!hSGY1pb)c zg@pSA#~lamT9aEuxVt%S)lTF3qP_D7w}<1_0@q^NJD+fG;kX-s!+fH>C4}3+aY@4A z^=J9LkmE8WeR#hz?!Pazm*35VTTZy|a@;}Sn!q2^w}Nn=<+ully+*>_%5jeo?iGYf zaNLu?tu*6(CEm}T!gnKo|#R&H*!qszJ5;#`QO@#X{ z6gn-J46(PGa9`xOn+bOr;Xc4|2MKpM;cnu%50mr-3HKI`J50DM2-nGR4-)Rxgj>pS zM+t||G*++9K&7SS@)+UP5bh+$9Vgst3HJq#dy;Th67GW>cM>>OPhUs4w{zTSVs9|Vy~HSn>g-Q#NIl>y_)0dVPY+-S1RHB9JiQo*sij2{vI?Uw456W7b4u(IBpei ztX$d%cbMbW5_@67-Oh1g;PT*)?Lj-?(j0e~#M?o*tsHlhaO(;8T8=wTxK6^Y;JA~( zv2xx(xSvB~P0Q~Y;NaHR^Klj7{*mL(0JjG6iurv#;r^22R=v4wZzJJ8#BpKZn!q3J zT}`-s92WzQUAH$7ZkXeegnJ|5Ud3@G;O;Zy-9)%~9Jly}a=cxH`!{$f((+pcTod?X zKDr6_1&-TD?DY`t9*!FX4%-W~*GsrG$CZF%*DXT0evUgxxIV&N!f}TQx0!H1hRy=b z?_oGvMuXEg!z_EN>L%2_I+!+$@7Q)@maf{zl&hH@MZs52e;f4semg6=8*8=`n z&RYrhB6Ol?elx(ad~74!S2*qvaO{2?Cfw~D_hI0gz#rp%6XC`=?lIul^&KHxAIF^} z_M(KlgyYTt*J;KZBit|HV$%GseQP;=+X;7y;|77-WZK(7xQ99JAaMOAx07%m;<%H* z?KQb;3HMHp8`R3z<2u6K$Z;j$SovK~xXm1Q5V&D8-ZvBO)g1Q>aP0ctK)CZb?lj@v zLbw;9vro(UIpCVWAM3$e3HKe2TRd7WXN_==a@-(rte%b%?vFXH1RTppoN%{u+|7g= zBiuO09U$>02)CKz9t5rl{4u{t!o7y$o+S2CgbQ%o8Dejoa6f{VFIvux@pAd?BHZ6_ zTnxBT@W=E`5bgnvI|>{t=QQCCaNIM%v2wnVaJxC~G_kjva048-c&uzML%0h#t`WEv z@W*^i67G3;d8Osj3tW@QWeN8b$0Z4uBivtb+yUTN`;sTzogDWVaI9S3M!0Ppcbsqq z!ma1HCka<1+$%ZmByjAyl?ZosvAtY=1zZ#OWBE-H?pqwUDpBU93HN6lw-Gp&-#vu8 zo8x+kJ!}VAe>cf-Ny6L1IL3|`o6<) z&ye)JgK&>>+^>keTL||@99N$#$9pT`-p+B0frF-4zi#^pr*YgW;MjBForK%OabXhg zZG>CGaT^KuF2el~2A^p8^^$lG5bhs1?grqV0Dr81?Y+cKJFph=Q(aMaI9Xvk8tnjxK+UQgFoi?Uc&9;xFm2a zeZNPzQI0!Exc3vTpW}`K$LjO%6Rwfto&=6vw?819`vBoS&2i5W?hgrf zBgfTGl+$+~;acsvxIvC9 zk$68sxQjUMAmKhrxF65A=i@L*-^U2|R~+{s;qE8gdpYhXaQ)zq_3w`fw~OO`1sto- zA1B-($1P6#^m!g=?-PXUcssxS!9nmrLV~W$sgi`&W(& z1IOz9rwR8JjvEAy<@W)?{V~VgK)634+#MX3A?f=J;U+omAaHBIAIs%W3Adf&jsnN> z@gU(ga@><7eSb!{3pnl>V(+tr`xQK}>3x0%xF+z&^nH$S&v0Dh?sEE$5bkk~TMHa3 z=g$-FV;r}Ua9<$YtsFN<;{9{NjdEO)*gHzNZjLJv?jgcm&T$8TYXW~Pmxl?59UfYK zhk@%fxxXOX|EaTc&yaW@A>1Pz_Z)Dn9(<8-ALh9FO!m*Tkk z$#S`Tg>Vs$YXpv^@2?2AisRN2?l|Fo4fTiCmtNq8!5{0@UlZ;bjypus_f^6@$Z>~B zynjQudpYhgV()8&yNTnTB=-K6aN9ZVG~vEZxOR^F6>$5(AM^WngoEh|wsN^STfQDo z67CHArsa2#aNi&t=81A21}*^SFy5yKhkZQC9R_aH6;XaP|4}^*H6iH4^S$UAQ3OzVE_?3HNUB-{%wT##@tx^Q8_{g(^ZOE_$6p?jmZn|wPIBiv72xFq3z=E9W-_unqu z0m7Yi;SLe*=Puk~!u`U9J4(1;x^Tw{_bV6fB;kJT!ks4EOD^0Q!oBRm)fdY3Pl0EW z==wGi&ga4f3Fmj=!i1}H;d%*I@503h2UDDd`A8COz6)0(T!RaDfN%j9?hxT%YOpYU zhY7dPg*!^PMK0WN!Yy{;P7>}s7w$CS&UfL?5N?SJS6?jGzojl*BjJ|0a6!T?cj3Z> zTj9d>5)P(Z3a?v?aJYw?=srpk?v*ZFiEtOVa0dv7RVg$Z}L3)f4ypbHlx z+!Zcdl5nqf;Yx&ijSF{xaBEz+Lxg*+3wM}sSGsUV3HLe|?l|Grx^O26*X+WbCfqs~ z?hN5n7p{J)T>n~JxJJT-T(}_NT3xs>;o4ldUc!Z4xESHuUAQFSI$XFC;nurw2ME{c z!W|;q1{dxy;jVJwjuP(mF5Gd#ZFJ#I67Fgj?lj@v;KH3D+#6lE`ss50+vLJE60XaI z3lgr|g$om|$A#-9T(1ikBV5FVOA@Zng)0$mvkP~CaQ!aaA;Jx~aEA$ZjSF{_a9dos z))^o*GRZGxo|fj;uUg-2?w7Zh1^lX!6z{xcbsq;7w#nC;FE;V z-f6da{1kGB35ValMDNo_3HNpv?l|FYcHvGE?j0`N zX~Ny&!kr=9tu9~J7w$CS?s4JH5bk|0Ts_=8 ztp45W!Zi}^_guIj;ok4Ug$eijE?h6+4!LkK!u^2@mn7T=T(}b9{?LUxK)Cx{xI={d zpbK}Ha36BvjuP&VT)5+e`>+dll5ih!;Z76oqb}ST!hOtztA|FJ)xY~)xJJVLu?rU@ z+{azGFyTJo!u1mFunQL>+$UYQB;h{g!j%a3X&3GQ;T~||4iWB8T)4x8d(eeDO1RIt zaK{Pv1;Skj-^A+RA3IJ0_s}ZlD(}y~3{Fw*PPlnG+bcORja;7jeEBJ#zFvp9(H{>r z)VjWj9HI8s&TxBM`}&Tircg^ui2T2!Biz)~8eZShsq>=?Z;cH0`FzY0rg07YD<6$- z(SOgwxg@A!`$|}uzwOMe`TXXk4=I=b?H5*zzWm=Wy{xQRdCcFm^zo$+{p}a*Zsl@2 zfmV8QllfdWl`UP>)HO2HgwAv(RcLBo*V556l~2Y?siwB3HDgohOtPu1rRB9vv0N^5 zRa3k$nMgFfIh<^3A8&b!VmO%~u2iY0#=1r}M`8f=M0!=*|9AGP z>1-)g$i_43o;^uzPkKD9B_`5&Es>j?%w^Z*Ai`uSpUNh${td;LgcuX~sjGW(g;Hv7 z^H6x*cpgs0^NHfsdRq773cH({x3$5)QhG84e)&QwolRt>lBuiLsnwDRIm?cxcdeUf zY93gJ|5$O+-)dsAn1=E$`x<9hQTA*biAAo}hHON#ke*Hz?4eTAP$Qg9sj0V3rKTYD zB#QA=yfjrv*>QGK?Td89wvR-#?!ky-C<>@!8E4Zxr0z;(Q-w6tD~EJc!1;Ja4lJe$ z)9HjnPSj#=S9&%J50HJw|-@D!VKgYfjy+x-t8rZ5qms*R)dS_=G`{Y`#sKt}Dx>0D73!pn|j>a%j+*hU7A&RdVLaOmXLhpgI-nUxO&lLq%i-jr=61R|QJYVHm z>>9dyt5`L-n$AyGsi{&nI%am=u=wQeUDs5Y58hc+Aes=}jGBiRsM%+V*~*pXz*aU@ zN>^#5rHV9;VzJ8O$<^p=GdLF+vusq!P$HGdOhJyF%aHl1 zsd#ap##~j{@j`quWsE2|T^D9WwK%nFctF;s+7**Vjqw&~+wPzx}wW=`~ z$t-136>m;t((t32J)Y;?HHUW_C$UN&urt70Q2 zRUc)HsKrDfou7TK()o^JsgTYJM$;sVCtFPJ%TA^y2M4-mR-w(CJ3BqupUULnTc7ju zwA`>wWz!|W^PQwwr)1ko1C}&gN=ej)DWs&M*I_+~bM7;_LVQnL&@P*vD*kmD!>_>9 z$+%z$pc2hb2uhrxZrvq(MwBvw4u1fRU8P#g##5^1EgP?7#ePQS9Sq)MZZ}^B5&o{e1 z*(_5w*5;@s64#qc5SL6xq8t>9u6Z(5oPh7iOK49HF{W;I zn=DgP3i}H2U6U{r;qoP@CVKG$f-i41 zHp{GcdUjCg*9xg&Yhi=0yEdNmHWF z{L;bQM>nL*^!E4Qi*ppFjm@fHW>;|`v^o%pL^@kqVKSvwtzYTZ5}~P7X#!?erUdWb zQsshXpl6yE&AXE}GMz4zaK2DM@G(oykZ9(iTu+bdAg^SJ6~rsvsN_kV*hEp&E_CEQ-dm1P|e^xv&!(jLyo8K8I8rgki@y zGNbnN42ehPB#XP8DrQc9XWBMbc~!Tj(z_)_06spGSI4%#w|iPH`0|8txCJB!2;+b}DkFq?;X)x_%& zz-W@WVq~t%ozIF2%PZ#m;?hWpuCxE==%TPl)N@f)opPg|lbgaZCYaYFm?kjSg$JcL zyUu0x%Iz|+KZD$4Qm`CKf2_?_70xELd;z{5&y~G=Jgd$5vkWI8&smGSXChrnjpgEn z*}Tdc%cy3PCewmC7B9}Gmjlx&J7)b5fX}VQJLoKG0od3YiOt%8cz$d7c5(gA0*~5a zF0otq;>o;KHtR}|Dc2@pm}ydTTRUW>K~2H8x@M=Pan^U9>~ygtTx?)^x{fYl z@c1r!9fI!zwrqhL7Gda|79YdGL48f7jbWe6Y$q$eEZ_PP9=3F>RR1y2B z4g>x*r9idWQKS6Y<=TwlRsr@d;0(gE=Ah@go#D1{oBc6T)gIfwptho&*`;KmaF+$G zhg)w}HKlxLwPz?g5S>}N)uEp4GY_enkAl7S0W$ddvmdxk!r&^?gq4z*M|+ z9=^TAxmTu{=8xFJd6|WHA(XKb1&_ zQoAEj`{$?Hf~q@*YrIogdi9u9WBG?Rv&PD9Y67NX*LIs!hM!3%!ER+%*U%^vbAF$e zgY9KzlObw{J?!V&p5x3+`6@IF*9;b+MBg;iI#@PPYYuC?P&K!2Rscv?eu|sh?NUN~ zICWPZcJdgTDwVjU(NZ>Wd@Nn6p;<0RZv|CjgF9sFjZ^Rhw=TK1gu|01yBpSsS9}4h z(F{(DhhiKb=O$9Pm|-0g>7JYwV5VI+=Y4Bjl4u1mcdU_4YDGXbJ_TFG$X;hbaJ6eo zctc01b}QrQ!sMPfH|0hu-z=mWZfgtM7d6%#9`;M4ADL zZD9|515X-{-il2U9J6i&sQBtvg_V7#maUub(sFO#j=}WDQuVSFhn-cT_1NWl?G-7I zei;{qoN3n0h-up4oftOdE5d#(ur~wl@X)MB+FVFwU@dv7S@%}s>pR<9lc81>H_6k3 z;~snZc5`qAW@Ez|37^Uqr}Fw@lB9|YYm6nK=hnKK%EG1#y&7z2r{Q0%D;kZA#I&I( z4D^AsZ+N>lJQ9gUw#Kf82CtWGLx;Nx=qEI7s5=6n?&yu|fL#W)f!3brVAqa_ey-w% z?KP=k*hO#KcEjxUXm|g%XiVD{>yL~;Gz1yg${^Dc9artuBiFBj78@9fL}Oh;kS=qx z$Z&XF2aGE+Ya_89BSqHUF1fKAVROYY0a+jD8iX>qZfj3JO}#aE3OUu^+o8a4(5#nk zu2^<+IFK;Z73()f6PU5Vfh`e@?J)>#H9LtN^=*7=lq%&t8(Bay*KR}|(2veGdxmoZ#TPL>Hshd%aYCBnG!eMSv2Q?@-? zSwyjst($2Y^^1kI5Nw#l%WiRm!b zXR!-bK2x#lXxYmu_v@kcXr7$Pl+t7SN-5Z<4mK)*Gh;AxGOi`l@m;v8IE`y8nzK30 z*kV*Omf~p>Fv(iqNE2FMT;~ZlsI^NczmK8g&@{Y?xNT~hP)1?H)|cU^)3;lFo#Maw z{N?8<4N8Nr!QW69s1M8w%nvjK0)YjAg@Hv4iv#C3?Dsdk)8BBLzu{f}h6DbFcl#S| z_cy%9AGpIGxYHlF%O7~JKXA|=xZ5AN#~*kfh*~ekU17~*KKvbpf9E>RMl(MAgTK30 z+;YGVyN{2;@84wHxKZ?PEAHhaZurR`-y$0U*DEi)4BHQr!>8EYe$HLTx$BkBlJIq~ z%P{U~&W<|8ufX=&)=>vLAERaqJL*6+0k!VS#|tlir0f7|3zT=++zXW(ZSDr;O*VHx z!9CD13cUQw{eA^C63~s8WVydiL5&x5V=*oF*DJ;z$l%c33haekK9)l@K4S7%g)j5_ z^stP$4E#|Wd?6S^{fC7s6a_hSPrzUQd5V(3zi?7_pKrPwO!p$w4Muc-xMy@8g}~QA zE3__Ng8Lr^1yV(29W(`{_!#`1V85V)wl0|(o7$!6%cqrfa3Z}<-^duILuy56bfD)C zOT2T1eHt#^;E6(N7fd)!6|_At3p*wBHG&rRP3rOERz0wEM_C7rhc-Q)GTSSK#Ec(V za6Vrq1#MrlsO^dGPASS@dMp?m!Hs{5rC<<3!zhA+sYP5*0nFn}?1s1NY)YGsXQon? zFQ%Zv6Z&eI{xV-qabyUTJ4A z($zgM-AW7J;j)uU!(DPGAN_I@567z+gbHB21vtJM+8#~xQ=a2a+XE7baUDn6E0 ze7*3qr*&PZMXB#08(}N+ESEC>yoR9#{)O|G`Ih?|{TKLF`Y!Zc!@pn;tDSy4e1qbsU$95R4>ek1GQ2LQf-V7j zB^Bxyw6BME96TiS3*vgzHvNK4kLEW&0sprBs71+dhJ5vJn!vwsF;3O>D-%!5d*Zy6 z$9zqAuKvf$sZsEvT|(bE?gHa=``-{Jwv~K7+3Q8X7w`uvUM~XhdJ)*~54_VKxXmAU zmp^d8A9%MvaJxS+7q1uRDo*Ii=?5%3o2l*ve(^ArFA^Jcl*RNNQu#_6en4v0_REf7zWLf2UV-A)-ltT)Zs=b8}(F6OjRgLc&4c9t<24p zgmK&1T{SSkrcQCQ$ZL2C8x_E2s>+g;nvLVsN>8=K(mU}~OPscZV9#t8m!B2b7?gAF@K*$d zy~O27_Z@$oY#TEUaL4i*VyQI)Y&%`o{uZCQn)OHYqOLiVWL~VTQasfXUEZu%-sG8- z2)odpYRPVgQh_(?7)qabswKi5N=YN&sg{7`0xSrz`oBzH1pgXCHJ)mTP&mw7!)raL zah%Ti30Fb#>)EXfz{skA>uU+K!cFmmiSF*{tK`{;pE*a~Ik@%Us^UF!@sSzJowz-E ztz_HM#hx#&9f@*KENV}+WC|v%l%Lk+U!H1-!}Nl3<#7;}@Kj66Pb1fY!mskM_R&)< zu|L7x%gksFndV5f=Gvipvewa4E%8)KV5%^z{NQVZr&^*HOEb9T(twYD3;Q!ODkxY49U&Hcq- z7og}Yt`yx5eU8j9nUOg*rw=7_`+n9|i)daw)e^^#pro3KA4j%w^i)gYCGHj2rSEJj zx^p7XFjse-r&_{`n6igt#WmD5F{m&GZi(ZmmXH^O>P1#Gmk@ZWB~Cq5iSom)?VR2F zo@xmW?b5F!wLcg=)e=%>MxPbFPPS`hGupK-JhNQe1uALrZUzYBNKkXUo>z?jT!Ok^xV(#8wf^ zO$Bw;6V}AY??X%rnQc&5+eMk#rDUPl78Em!lZEzFOHg}-s-JkOC8&o|F=MN08)?-` zdwDvltyG92%3F8XPPLY{*h;0-B&MpVV4@kd-E%CIr&x=J=KyqQ7tid$Swcb2OCG151(Rp`#EAQ~Xzpa4wgx&4u+;z$Z!lSmv@3T$2 zF&fai*iGDZP(F75dCCa!N9~ObHupkh3AphTme+Df&%eXpvfHmbZo08NP;2A$kRJ3m z-1W+&86L0Ea{oN#0r<-f)Y3q*N`jIkC`f{8K#C8V#g)pX_5MaQGS3t_S?<3GR7);`Q$(@Ej}j8dpKos$;jGK? z=itZMT*Sig58G>Yu-~7C6O_|4#US|0IMidJ+(vMhpTTAB9URvSZfK&dgV{p~5^8T4 z+*lUuVBBlq1aj<1!Vi2-vV-~Y+|vNaaD!k#hI>Mi3&Zov$zBA~!_tare*id^M|88_ zSgw?N5V%#KiNX%%7lsqyWgTAwJ&#Rrq7lwq0{_q+>W^Fw|EL~H0CYO=JXS)ye#iyj zAJ45M9QIH|+#1569TC?_I5+*0e!{uwms|_nF^G>HtXz2gk_+Afx-;c2m{qpO!|6N= z|NEngatm|7UuI7YwTE;$67zqSe#v^!GHGc6KkNS>uF%xf+SwM8)i2qP9Tn)H;^te>e2mo+`k`u?n58{5wy+HVYgeEGL{Zq zUuD3z#s?|)od7$>@E@j7QAXjPr@8X~ue>5{&rzF-zn)CzWiDkTv0Y<_{($@~Njk2D zMEtfS9cAJ^S2{QNtQm!W^u9e8*SQJeUxAPpw}WJy^|eF4o*+cO1I{>D7_=j{;YEJyQ9S8evv&< z9{U;qYjrQ%ZQB#&@kDt*2FMfTfvs1lqKxg^w9{Qvi#E-i8dE0{={Yy3Ca2;VkZAWr zd8RyV`}@WO|}J zo+ytYsAFFlS<(Kv>b!WOJbRqAUCgx}hS*EKkSn?0v95*8Z0UM2b7jX9<#E1ndLd)s zc%nRx{aCTcj&scv^PVV=C(6SVcgA3(jjXA&9zrNyUffqKr6xU5o`fgLV-$goafxv{t>%HxUhaGR!)hE12-saiKZQ68=Y zJy9NgZ&iFOmNLaEjT}!^Z1G@q^eV`znmbhia|Ww(6=(5r(_B4K9>E@qRP%>zyXv%` zg>^x#2b1xrolF%cn&WxFrzZhCo1kvbPf>K{b5k;3mK7&m9p_qS1@T0AQrS`_mlKFk zmdnXu=Vnio#}nnD`c@8A#B8Ce-Gt(ho+uBuDQY~+1ZKp$&@&mLf#Lohtv8kMM0r@5 z8Jq30^6^A@JW(D~tx0?{p#;uABogUtY1KmQn&2ay>w}W@)6i6^G?6O6w~bjeiJmAA zD^Q!5&MZpQX2%odp#o->n9gw5)~;C;v1P{-<*|u^x^#VP(gs^o>0J|Jxq_C6Cnf|_ z+oT#Ho7HH4S8IER2Fsjhb!iLJ=|l>xz_!nYbYgdA&JsA50r7@Rx;UHm(w1XSl*be0 zk?2C(>Wq`%56ns^%vq%rMgVh}C-d;>wJ=w=r%O!vsdE}h(Uh_IjYOg*vw{T^wYQOu zMaFXDiSl@&Jc5@fTN9FxXSF$hmQ9t?nK`TGo+uA#8az=R(G$lLWNS)>C(7fA@)(~nK~t;pV>8>`8@@ZEMiJ*k)ge<& z$F7D|u>_>LWlxmH6Xjv5LY^p(C(4tFm&S92No)7Eo}uVK)brq8R8!e$5R=hBFkZvIT30k08Hs5_ z(apNEZ+N?gyP8L~#;y**8MX}_Zl9o^@I-m6XATrktV@3cd7?a?D32$~GdYzhof}ae z*lX7}kL|pRe|?5xSPFk7;cnxpzg&L>HALE1Z?*2Q|xX(=dM$Z5gv7aE+lT${rNEw3_#r< zyZ=1p8#e#>od0~~5u1Ml=ii`w#O5F1`~%8uHva{j{{kgV{C%KMFl=+5uXNblOO#bM z_fo}gb1ze#Wt;dzG5eI|%ICn1r|`0&Zqc;O?N{Dtx(%J8I_1kye#m2;UJm8=f5ASw zu@0kd(Kk&u?o++oKVNy&bQ^qw@-fp5f51PW95CHjN0<8-C~MJ}c`OIN<(&KH%oF~i z|G#tYZ*p#30Kh!A4EP6#zmu*K*2smBcudd2t3YSMbO%j0=EHwA_?hP^hv#um_Jywp zIVJqN(V0X0PWCR{peU&SbScD(cF-QmA^2Zu>NJ5!h3*FZrVO5k$aVKh(+z=i_iIfz z2!QDBD^2&SO!wxKNv1HkwkHE~r1H5vsX{S64N_8>Tw=EiudJ(8 z&Pun<^6)=ep$e~)uGUq^Wwd-cTU3lUo@An=ff`U!o672?%bnHFvCk)(KJ=EGD#7@j zmdWi=96csrRyyaS*9E41)w*62ZrzTOS>f^V#CZESFPT+KFq?u_Z2`rCTCFW2sjbj@ zp-))o6B7B$E8M`0^AFeDUibI#H4rtI8rNFL06 zhkZw-uwC!~nM>Y>SG~Qltw;*61j5`Ew%9X&~WHR`NaVX|QIShwsWCwJK^aJIzDEB0|o#Oo! z$Dy0qfS=ZHjDy-k2VO09u=GI}Md#T0mB3+M*nu|i;JJg6941J{UP+RB7Py;@B_k4mqmb7Uj6-fn)JDfFFxD%yBE@<#;h3#$C>FEx@sO@m)Z~Z6X}L-HNzj!Yy{; zMhS;{bs~Ft!r?oGh}%!NB`(~(gu{G`?A=c|)SVM?M+k@SP>e$<+B*2hjwgV#Ywa37 zyr$jH$G`?w6!Y+rzhE!V&i@)7LANmn{AC>NRIbaZO_ruz2T`*#lnyY}`lNZY|N zy71P>V4u&&ETPRcmR*eMfl>T_S<|jjSyrKG7kEek{kevIxD0-P zme)P3=6L#DWJ)=m6jV7Yk<35axwF@%<|QrQbyKnTy4@4AlDqod5b#=;n^h(fiKaJ) zlWpzeEpJicg-LKWHzzi1fd3csFx>^z(GsO}4%a`T&#vrL6Z}c0U_Mpy>hA3WgT3ld ztXu2q-2tDTqY>ECqOAodpNb~O&-}uAqFwfRPu7-f>}#nf+U1FMd7@p$4m_S{mnYhl z@kF~E7BxCOHuzalJ=;dGA*sBTR8zCcHYaLMEILj(o*T=>J?9{~#XX*AmnYigiFQ@$ zBsGJuhx-jDQbod$YP^t`m|5_ORYw)ghbUqUsS0;7X8mi|(5RR-^JJsQXi81zr^9n# zqhl5}oK|wwR*a?vT_J1s31LE8X_!CiBqSqsZD^8IPqa&wDzw?El39XVv$$}U4NtVo zvG$8axSR`J%zL6;o@f_Stw2PCRBKMLf z+GT&_R;Y0~_h&0G6()zvqWOt^?x-P9>dct?O1OHe=}FwxSG3zMld6KZ(<)}N3CFD= ztoL$eiA||?H^(S^_DGUdHMyz+=CWJ&__(#Xo@kdR+U4FsvL3kZx?9e*PBO5XC~Dd1 z$=TVc$v_(3FbdS&DV8Fu3f)+a(pf{XN6e9U5+aFX~52B?m;VW^prlqFwHFWoR%mo6;Q~ zoJDAx*w$Rx@kF~k(JomvRf9STXYt+(q`2Y?Q)s|Al3fc%Fz?; z@~U9fec6U%49aF!DO+$g0BR%KXyFPE;)I3m<);1JwGMt&H}A{5q3cmszozzmCX|qB)Ni9cNybf+9YVhPio0RTKu+d z1x~@Yx@H3vjmAwEOX5)o!_#$i5rfBf+3U~*w=+JtVWET0Y4I@}9Mso4+Op0*nb}UF z_*BISrt||VC}NSSVpZlwo(8N9Rk3Ebtqs|=gQ^7v0WJIFVu5&;gq?QB*JFV_Pqb^W zr@w1ptA>kW%?qyY+Bp=~hSp1!c2w_?*ifhYyvpa(N^h1NQ>Dr&0)mjA0!^z~8(>jX z>}*Tk`>JMx88LH3#I|OiK0|HGe&czfUA8sdwd(8O0)BIXzT5S&#WA33ew7148^evV zaJ9reG&~pgzZG*rL5!sq+du8#f zb7#3?##YrPrg}M)(_Qg;A#XjlZCkmMQ|)WOx# zwxXQbv)pdNoX_ZqcCoH(BU z&_ZW-r;_kJQC^eJ$xI=g-38ib5fX8|WGY;j-(t_VnwTWae0|HFyfLX1drmsGQ+o6jSNa zYjxRKF|^4d7-;RG)?u_*8|sSngH0H=XT}BxwnQ}cxqzIf%=R4v(QPBz_N~$F!^8L) zq8GxmEgxWyKt1s+SHlA|QuFNKaBQGwOJszS!#jtzZ8y}}Oln|jEHW~(9oVh3JlK~H zk}t!1q-$%mt0y+#iFWD3|2^=zhm}!uFcL9@?#kCiFSPB^Zg`y@()zpL9ktitHQTZ< zJP;l1+F`r6U0b^bw{14B4l}G*W8F5p%35z^u)lVt4yFcOB=hSN;&fKg>(#^`cZ0sj=I`hH{mN3)ANL?e%`AKPvN7EM9W|=hVYrz>fw4b) z9qa|or!VVgA>c1)JlWlT&RwVU5*{_PKFT&IMl+!K^lswz!S3zXfg4X@{!v4UX(t$N zzfx!VV@j9%>y$pQk35z!YDk@dzwAIwr`c*a;r`?cLCXj=sTQs>w3hsrnp#G%89MGE z57JYHHWF-luDf9qci0P9@k3zU4Vz%=Zl<+_8_ds<_K}M^Q8fvob%pRPXr>>fe|TwY_`seZjsBxuXEi7_=gD zDS)#A?A6b;_RR;uD7Me+$r9Ehf&ZBYw(EG@4gV-7(!O~Y$87{RvkgD>=LY`eHDh|= z+#2*S4;C-41%vH1J`34_X~Ki&PQf`DE(QiSmy(4%)+K9$qJ^jdJgs4S%LPf*d^dl*>8p0pKt^ za#U-D=N=&(UO$n&uMv)Ft?>4qCLE@V+2b`po(1lc;Li?LX1oT--Jn79kvc||%NBV! zoo7B*jw;GKm;?SYd#C{tg>7$9{{xR|8X#@qmQGm>kioa>5zfPFgthvO%Ek%}ko-fJ z_18~a*6&+=*-&?S-j#u4uN~d=V%z1bx)+@A<+nZma?6_0$Dhq_@~ytOA5=k(H9r5u zlJieoxaH!B6=#&(JYamQ8`0-w->LR17oT{dY0YTknf*%w$MTPFJF{OgLSx9Ty^H&O zuWdZGcwq5>Z}dn1v3OwH^EZzMMt!U6b<0qf*7`PKN;~l{T%1Pudu`IcDHQue;BD|P z0Kb<$RJVGb9-ne~{WZSTe&cu3Qd6r0!{;}{zlSc=edhOJ+AbJSngXNvOKHOY>%UOx zL_fE5ND0pS&*KW7O|EKKd-m_o>j%Hk6KD4?Q-1nH{@8zQd*8AD%Dt~^zHgNMMz*Cd z|2U>|qnYmdQ_3l&31WwT`G@W}f=tjz-_rBG4%tNTy8A42HJc!< zZ}Z>#jUU$e=G{C0UjGB=SEuLGNB)mz14kfjdYZ9}_4HzaJ@g(pfA`r&1uVstdwpQb z@2kHTLrm!9N3GQjJOO3d03j48b3N~n-{&7vg6}zUMW650^FBB45QOjZUG6(nf2jU4 zW%bHF!r@ zeEUD<-3KLeFNUeptv7&mw2kR`9@5kN!h7yw6a3cF`;Po{|E&j(LHSPQ{wpy5;-~koxdUALr&c_@ z34ZOrV#(7@@ORS{i=JKzf19pocsc-omtIl#bp4ux#{yT>UxDG)_3X_5^ADFS{mKu0 zOV{*ny7b;({`C2Yo~3c0y7JiQz_&(62fhrsSa3;T^tFAPnghp1SBFomd?xVPz_FIq z>WPKV_+Ij93j8{MG=t!FO%od49orEffQ(dX(WR&?Kb=9T#O%qH#3w?6&F#{LsO^snADfwknkQ_H}& z;d9EdWzc%vdghAHJp$L)|E-14{`p3+j?|r4*{@7MJ<)3chM9Nd+P=r1eg1u*Uk2@u z-ZsH46M*|?G5ov#cAwsEu{I!Rwgqe9FSb`1__rT^kHTMUD?SE1wrfitLfel&yL1!$ zJ!XH_;w{M^qj2JXx*k$JAu@6}UPsC$iX#U5aP6KPsQ(sVog?ppEo1M}Wpe|z0~AT8Z1N;fWC@%HXTBP*~A z`I|@&y+0=O^jO#HHy%Gop+kAxiZx~Lbt`Ta#{b*6NB$?piSL)ciMmDaznkoJE4mOG z;J^OrQ@xAcZ2szAWVKhw;yWrHo=zStp0E1I+MzG_TIP?#wlh|Dri3^F>R86UR8R!5<&IJo)jYT0P-xX$zFa*gu4^7ij@eRnb9H9*MDxkVVZhsch83QnMSI1 zZ{8pf^mK_CQad1Dj4YpeD78PbA=FZHa<_L6ZnLlQlPMuRlsY^-EQqhLFJH=GKAruI z?O3$kDZw6XWq;SVZXD`#6MHH9tDZKVU8u)u3W})P8TPtuHo94p#dNW`Vh3C6mCXuLmH=}K>}li0U33J9+?-XO z#yL+L&#uXZntGl#9=`w7yv@F+jW^>mQ$1}w{cY1~oY;IJPaDtE#)C;xmo)C zsV%*oQ61IMa7)LzYBGcoz-ZEB9=_fRMv*03aMFyp#N=t?dD?i>=>+tPVc0V*TGTN| zRZgG5K4-U&r;RtGu@ze*w`U?1z2k}<43KjY&Uxgo;DtP62X^E5Z9{^uW;xB zxqfGXDSe(co~Mmxwi5y^JKKFLU_5O+V;EahJR`Ad)u*Y#>b@MwK6lS*e;IeL1J6jn~V>$52wvc6)PWS-H?2D{5^aV3Ww21F*^d zGY;r!;}vo+hd7t9kB3#gyoN5Jq0Xm{O%+iK+OVVIlKYul57QVfKb=it^ziIXu2o>g zsK@E-Ok@Yy))KYlorO|yOM87cdvS|Zd6)5_Reg{B8KwYKTG+{#l!K>@=V{~Z(**+6iCnQ{bQNm5X)T>Llo_1av)pdNoPX$P zc-$kEXvTjKd<7 z>QR^V)M{a6pQ&Z*<_o*r+qYvdeda;!iPT@D^{}%_v}r-6*Ito&Pa7|-7oTm)=Tx>h zmB+8mAX!&R6=82g>?6VTg}3%}CRv1id0_Vl+=HT7FVN;fDg&$CQ_Z@!8eiYp-kJ=x zs(aGo($>{fb{e#;KX_SVjDds}-ryso3QY;7dgqo=YwTALg5wDIVL^R)4d8e&$z?a@m4 zz}U#v%|T*|qZaqi`u`!eND5+1b#-(k9OZ+6rY+(-OTsbp_d%m>p7MENM=z`9bWly{~#+^?ue--tyvpXki1S~h{JbpZ2<5++^Ixod*XDm7=YO8^n9cuu&i{Pn zqc;B~oc|K#e(=ZgM;!#evPAiy$!~&sR0lh5+sk{YawoF~{yy-ZKsWr}1b@)|7SkWA zVV$y!3%^X+O#FS|-(|XS&-pq~w6e#yTv==SV;X(v4{qbP;cfso-YfVI{m;S=jGMWi zg&(MSz}(+~AGnV=bAJ_nV6A8FKf@p9;Zt6z9J0ADP;RohS1O}6_k~KI&3%!w*5`nk^OXlp z_k`|lP;NKfM*0Fu+~!`O^qX#M)0g`fDyvO5w&BbDi&NQj~&N|tTemSsqWZQ3!o{1QbuQ9}>}Nmw8W6QCqJNtYl9 z3W!Jm20%(`eG}Q1Z6$FMr`NZ2+uYXoHoettb6e-zuP?5gCT-m`ZJj3V^Ly>>&+oPO z)p6Tj=|(qEoxb{=Gdr`G9qcX^A545(u1zh@od2AeIWxOEJ3BLf_YU$U%m_P>Tl85; z{)8m2N%H-Y9FXL0Nk(2aeqeg*=p1&S{O6L49CG|X{Vz%K1xa3#>EuC1yV#D<4z;%iTzx1*gOB4GK<~vf*qO)kd5!O{<6%M| zDbfM|T*ULEgnSIokdL3jGoTX7a5}zJ1`1cT)&vQ?oN-bkO{kb!N#xTorYMA?ZBSM!u(_Ls zFQ%3g=hT(V@^S{gS?02fMZubuEg>H8TBi~V85K5PO6Jc|*6ToYv_A@q5%Ou>=SYSf zm>lhsg6ZvNaU~(PgR!YVzZxq+D_I#3!zs4x0D{dz)awM>y_8^^s*`H}p(96QVw$WWg<#-v71xGXtt{ZNNR}l=y&<;=)B#Oyh%1zm7_& zmAs1i)^6aWM|+~scoq*}`5|FQqvAP3wdDt|9NF2!%Hq*18`B@lW{M_0?AT4sEEU6Z zkO5fAhG#Ogwo>90Jn(%!XatM@i;&ls`zo8{^iw!@Tp*{%J9UpKF+IKyHItYgUMWcH zmbP}!){bqR+js2j+O@mcH1%XByv)FBkj^C!uLJab4o>vIcRM^-t1gW$|@uSmGPAme))KltyzfdEkHdD;iUSq_3T zxA$4e-qRp+9m2W2k4m^_EO1|kIH1zg{UivVMnml2wto?15r=&CBOC;0jynY)5qA-A zT!(O;zlY$rho$lbq;LM{e0LTL}n4!nl z0f*zE{NVOZ01oZ(c;5h=0MpaGkKwqzZv$>GHwI^J?+*Bl_W1F4fGcqU&Ri$s=G&a% zzU>e<*-prL2kE{9IIJUnSmkdFoZ_S$&japBZVb+r_O=r8v;*8LfP2aTE)9br=N;f) zbBIfCb5`EJaEOa`INx*p_9C2_7=(xXv z-=e)V;Gzr%O;N}Fu7rCYaA}6aaW9_k&r3LOwwx|hjgG^6teEZy;JP6U^S52V!7!Hr zmj>Jjgdq;^Gd$fv_$}JI1UU2;;&uwSTP57{0uI02aeFfEB>}g`2KS19yVeHxnt;2` z26t7!U2lW)z&Ix_FWv{O%CT3#-C%?37H~J(;D!Yp40T$jJ1OAy+2BqJI2bCmw3ile z`)zP%1sn{uTH3oP;Jh}tX8?zKY*z;a9Qu+!i{K}D9&k4a7c^Xs^w*U~%CJJ_p5nD6*t zC^GJHaZ6~kTepizy$WT3V+&qecy-=Q?j$3>nV)zO{$^h9CGhW+^W?4X|I6jx%lQdH z3Sab02GZotw!df(ccc%lx4Jv#$$`LpcwbA*U8 zbKaFcuNFX_{ZPTn&gy?TI_W!I}(*}Bt*2(8=k*y zlBB!VTX(+e<(c(YZ!3JUJL6q%A>9erfr~BNBX~A??OKRc4#i)4pdAF(TU>$p-piW5 z$pP@@2o#5ndY9U*6VN_wVU+d0O%5 zpdEM};U&gfF#hKEJ-ipr!{1wQv?K~E$>ckT>!BUHx080#?rL|pw|H7TTRd%^c8|xi z)zjhG*52va(SF|D{;<3K5qJBe?)D4r_Q%}qkGtESaC;PyP`_B`(PIIZ7?u|$juOqv1 zZp5{N*SUF`8&^)V>s74JW|h+mW#fkzZdRk$oW0QgSli=Uo@l+;@*!x^ObOd2=5tvX zSiZ*#WA8{CukFHhsHbMm|<9*NI;=rNg zk@pcE;P>Yfg%aIW38ywD78h0chzi?6tEHT}nq5pSWwJP_8)YnjEA7rq;E7pYR|8!AvTsg-A` zmzD=a$n+6dH{&nnm+8kj`n>`s$)e^|cGZh{qSI)9^c9b-+r-1vow_%@{u!u=nNns2 zmgM-MnKN#KqdiKsmJ8p2vP+p$J!xF}A})Use=A932B-|-3kid;v>Oa$H3T*jbXNnkA z(U;iOZG^VjdSg4SJoB>KZ0;x4yiH`-_p(epUUwmI_jiLOVD4_JF(sX}AX2HPoX9H< z29?Ft#IlN;pfo+NrVI3IXwW0H zGlRxl00wxcY|6MYz2+O1!IV;7=ZVv*VsTiaCoFrf**Gr7Rbkd#Vlk12`GXm&-S+wA zip1IWDVk7g*BpUzr`H$D4-4+?Xpdy!z%2xDlOHK4GTJKN5ydT#IVf;v(P{TqO~EKQS#6kZJ=f) zTRDq;*K2W*(kR6}&l9!NAk}?^ttyoFjtbgn0h>`U-A0uHai(|kHo~}qgM%4qP&q530F9I?1* zS(i|O+=iXIk(ZOkQYJ%3`g&{5?%Zf(=45@blxWoAshupG%fr5zspVyJ%Zn)-Fi}sZ zEckrNdRqoi91_)5!kZ^k)+-Az(q`795g8i$HQP53oJdW)=D;v0@{H%_8o)7pkDEQ@|vBDHAQIku0Z zb*Z$XHrtMKmUN9^bvXl$=b5l?xn=ijQGr>vYDMWt7!5mn4h9Enh@r==Ax=#d2?gN0 z^Rq{{vy@_OT8)<~ zlOMvpU9uLVX%5|!EiRtR!ZNZ*c(lF-t+f{=yS6f!T80gCt6EuwrEwO|cOlOd<@8>u zfgKvgeZi_{5>bwmr{Gm3q?Tc+z*AyWclGu?L0qWX1I)*{OSfZigjrpLb-n>&k}<0u@bbBKiD5qo4+fbDAu z&zasw*U261Q?11F5kE%fU>;q+AyrYspiCm~w|%ndrVLnvP)j1V7nem^>|SHrktjz+ zSNm5|#kAjYxXS{pJ*Df5YWMuKO0KqY=~n!}(c`D3q+ja&xFWe)71%~rV2%yk$Q!d! zlL38nv09oY+@Ezs@zZ$+%ekCIuUhwx8Ow1wa+wWT3-fP`#VS2Hr8MUk z)_}~s8CKx=(*!fq7GK_KD$(?D<6N!!nnIlJCDK5dMq$26sxS+aEUn%a9F+>^K<2V) zlvD9EkRzB8+DMDR==NWN9TjM7GKeqEF_<>ikYgHaxDZl3!4`Q9b&U-6 zmUFPZ*+ODDk+u42Pl0C1X~wfIUy z*oNTyfFWlfD-5S57I1Kou7NaQ_$M<%V8xe(N=EkzJpVqWEfX|K(xSmiYckw86TMnm zh0@tU2N>fdK9fv}}^BNSnri7VxR#`X6w%K)F`8m{3(n>YYj@j4Js%R;4U;kO4_7VzHj{$CT zE*4f#OsS*O>gbf(4{OvLwX02%Y?d8ki>O!vQoZEWvqRU(+vQiFb#(}H%E~8LhK4MS zUPxsVvFx`K;yy#P6Jw_1#7W`_gN5NU+0Gaa=7&r7d5g2bq zUa*}u#g4#T-)wt0FH@t9-Z;y6!`eXW^6Q23TDM;k>D-RlB&MpdVflFFrxM4pD1Cix zPUQ*GsLF|GtdZ#2@(+zrq~@EIF(=5t&`4G=em$K8V=fx1L(QdZKA@Td{>DZMB--H* z`)1oSotf#p^+mzwum~k~pK;|?JqBtmVT~14^ZiYa02zb*nH={9Y9plwdhLV*x-?&zS^xUWeO{264I0# zN7?5wmBE35LF1yvn&ZR1vNrG9V(+?Kej)wAf#HVYAL%{PK>P|y@M^C@8h^a`bX!x` zl?msoXS0lT`b?E$IDD%$jYc0!wP%thN#iz@X=cGmue~Doj$g*DV%A%9mav$2c(=|h zFBV~g6WE&pcX;sAM1eti8P<}g{8X(Z4i6vdU+n8wkT{G+_veb*c5_ezjo8pf!dJ7n zX(R5@xTxTg8f{7F##&cWS=e-8Ooa{YRLVjgh{Zy)adj#N1ASwvIv$-f)DoxW0An|kjQmje!U-K4C&Ds7WqIyW7gi=vk(hdi$w*dtJ^j#xA-Cd%9&iB=NSM^8*~XEPL? zbT>N(*lE!pTJ9h_9M;cVI~$me1%mPL%(M!d4a|kqSoi_>CmKGA6#>q}yu#LrSQHi) zHrD}aHK@B-U?LO~QyC9Tg(LUF&?|8Gl<``l5OK4iNGK2s0fbctt1fN0S_mv7ARlz> zOV5N>^W$1ESkC5Rl`e|UPEUww)5^kD2)5a^P;MYlujPElBB2npO(6ihf+942ETcLZ zfcJy3a_iK09?~-z4VSMgmPeSZ7nzx0wZlD13qx)5T2{wGk-+_MjRcRyjt-RbFdhlS zSWBOoi3BGD;b|n2!+dD#vv`G-Ln^j~Evt0DKLB?R|H|reDYI}6_NYy!69wpA`WFhB z)DkdNCQfDHl_-O2EO0MdZSzss!L|rAXKEVA7l9-ZRM7o^b)Lx*-;7r{Z*3O@*iqal zyCu0rl3OKtizK&^Hn5NTM{7r$q;Hq>?ULRj$y+HN_r%tYt&+Zj>T$1O?dTwH;-=mD zu}zXYCHZ>t2?5^D}Zs)8nZH{ximJ(Q}4%(?S_Q zv>;91A?bHk?I6GQ^LB)vQ zLcVR#w@Lao@_B>4UDCIcj~nzJN$(*K8uVKw{Z?|^pzo0M9po6(V>53d+a&!qa*v>Q zfqsz5-4x#`;XBFAOphlQ?t%|L@HdzL2C5YI^u~SoQU5KFk(Y$azgezw(07slWRQ1} zCk*m#vSN_0Au)rzha54;*OFTd@^$2IU{iCfPs|^3xc`Phc9U~V#`cLE?kOgN2y!dA zkI7gjl)n##%J#O9KV$Mis&6A-G|27b6HEp(5Z^nJlH4uH zos#?y+*xqO@_tK_Uy$TWf^5dI4%I>S->dPwxPb%P2Qr>9ydzEsa`topj}vmwbWCgd zjtJu(k7}Gu9W#Wy3-z0i4@ligZ9a$hX!pMaTl4feSp1X9&zQ z{gZe;rg3a{04dUMp$x=OFT>fbNO*|%2v#tI7x4_~d>PM>&e!k^>3jpvCkgoz zJVSo|49~#z{Th@15zi3+dw71Y#w*nUT;v_#|BfFg1lue14?APN-9U!3jAtNJqVkPQ z20|n%15psw1ECR>hnf5iCLdw)ZA`w0$#*dMolL%y$>3ya&&y;W&7$(HO#U$@`yo?3 z&>QJVl%O8~gM+CekZ+d?rNjc9)BG2_sEM4nL}MQ3qf{E_vbvZ%lU38X+-X^D*m_-L z3)c-85sV30O2mla+{_3nb8*(r8=mR0%7nlkEr2q>z|IT#ubSFhcT1s^gc+eF759QK zQ(qrE-N+mYONodLapvs)A=QcjK~1VdLq`S<4=x>% znY3$&Wnk8>DV{accK_R%=en3o!1WJXmcookbuF>H3ir#z8W2$@VEcac%xVdykfbQ6 zP$b3D%0T~8ze=0AnoXq^;qyb1HB_uiyrf{MDo(B~unSCMvj!fL1iad*93&E13pXQr z?Fsi?L1nyK;zb91)cQ4T)Y9uXn=56O&e?#nSVU_*zaa~$l<$?B6we`F;GRf-|6F9S zZ!Xf`=R0{%q_58xgOC`6#2^G0#=^fRd~>l-?D&xH1F`tA;IT1HJPhJw#5WU*!s<+4 zXf!bF!!g5QUnnpdUh9V^uGz!Lx7Lf#;iBH64~0zf16@QV+F^DfRRF zp{LPI>SyRNm8qYbP5L|yeK+`D=OP}&#Ndw~{P(DYgKnECj&q)}SANQ%s%xFG0cTpSEL!M)@V_b$lL1qbQA2skI{4#F6X6Wk?-xP8z_o!EQIA+8lF z?V?F}|GVIGR6hwgURNmd-`|Gcysk0)DZnjbV`B%`eFJ3PR#5fN_+AEiybFH68~)H< z7ySJe{D~a7`%>EV2Cr)rgE+kYepbTy1RP$+9Jear?iO&6RUHSfnTB)+0rw1qVY-+f zZf{V+eFJdlKg4wiIC!ly*o!Y|KJ}=NJUkkYF1bgUrxCQ9P6~H~f8z+SFpECFD zbQ<_Gv7xYofE

7p$w)3SYrJnEx;0cH}J+PBd*&&dbMZ1JL5Xn_NMENj!%$u z$A3k}Q`dn@lrL3dk|j?g$1L*8wmjVmzxT{%#=EJ$?GmEfp7uQ5{&d@=txs!lHC^|) z)^OmemvY-~2WHvz7c>Xuzp#D0mF8y8X?gYjeSh#-&pTTFr2pzQ zT@R0b|68tuiE%GYNBh@(Ks%G}e|lN_)qNgQ1m0d|o2CGzZUIK^ePkHMuJXVI|Eg;q z6e1_)CeLbf_+;C_ud;79nxFE+kY?bTpS-Z;vDU|1o}g^2SvLe&sKo;H{y73V2(vf6_8HRE*^RTAZI)U|4;=$@D2qUeu?73A1<%bNkEyn@pcY zy4ttOrXzw&?YUD-fc(Z5++_L`XAPUSMrq(qbD3hZ1xQtYYms4hoK2=ri=BJxaUmxW zHCr80YsDJs1`WeXq3ZW7o0ei`&~({L<2l`A`qW4rn^<3*CbIcWi(B4g`ZN%6I_AW7 ze94s^jU1)Tx%6PgRAY?{4DcthwDP*<+knATm2DnsHjc{?H<>;)22GgIyUFxv*TuKx z*uL$~tKJiVzhzXUtF z^f#G4&6_WhbT&-Jw8``dw+7x|H<><{{T8=^7~4x**<|`m*f>exZ)~7Wzv1^7qU5lB%>4EWcm~wsx5kOUPFy{E*+$0J)2s{xx**!$|loiU1KYT zYT9J_6dIm($-o!NO{Pz2%x;tE6UXC_m(kF>s3dBvqUK+#VA&JhZ8CjQo=JgivXZe^@?zyS z0V36AU5uoBcv^8xE@H^UCetTSg=$qOROBYp=O)u9(r=6po;|B@)6B@Firdgsu6V7B_KYA!g@q+R!=GEE+9lj##?o@xY} zn@peL(~SN$v=Z9ED=il(1F7D5U{fILY<-(dpR*I8xGG+s;_VI@LN}Q{H<>;Yg;T<- ztJqq~jFX#8pPNjdcrPgv2UhEYXk3w-OrJ<0$zJ8~MVdb6Hkm%*iQWiHC*_!I(1t!& zWRvN0lj#%hZJSJ=jAe3@=@S@0kwTO+cy2O%YJ2M%cpG6Saii>(2qXz16Ut#T#cp-t+0eL3NhewjPO7br9YkZSnh=jbHzsO`fAus383wqos zo%2d+dbgx^lgAhy_nJmtPGkHQJ!{B|&_Z|N*Mc;8o22io$lqU;O#n%Oix_3MB)5=1 z6!6H)d50h)FXuIaj69r1{T6anAVO#X{~Psf5&u-X+Oz^31^*^Y`bHEN)$o`b&b|jQ0`wFFJrUqZiLd3G8wY zXW$Qn|49e%44%aE5ki1sgLDjOyn-EvG~SR7Ah0-(;UmE50cZEE8mEqK4|ohA3h4m; zLTV3;PojL75TKBx@zB2ec0zz^k;YHs8OR%!@eHIDR0fg;Dnp~A@^wrG(g-R8FCx|7 z%;dY63@k!a4?K%he+!fEX7T|@q;Y;k*o;{%0l}SGOswRAL`z~eL^WmTs!m^+%w>zE z#Y8DVdKQXBk&R1A131MBsl&E(qP>8`lQvqMJ`J7j?q5CA_t4LO&EtSqB3aJ>3y_bL(aE%~nHg#%sIZ+6v6WMHPnehdpLXT%84n!4%V0>Wb&g8Pk zkzkIRg8kQ5a#<-=El@Xx6oQ=j4;a4$=09v3N%c_g(vjXH{VAF6uPWBS^5+0;&F$AW z2suR3^;3nsDl&@t`ueOi!&Ztz1j|J)Dd0y`ljo9nX_c=K?PAlyfz`CG>qWe31!g<_ zihcWBCGqeSBZjNINTi&zo50&A?{8C9JE-LzQ!YDX!f7U#-CnTQx}~k%v$e@YcCUkB z>>gm>2M>50(|!^agx`M&zeOB8hD~wbmT>U+*KNa3Jy_(9@dY{ueNud zkSK&BHyFNNA`a_+5dK8|xAZ(ABM^o-yk4HW`lc4z;)W- zUJ-D1yl$@vI6Gdqs{+oB*UghCmlyrZ{UY<6?FHQTK+g|er!vpkjs-&Y3GewFhi7PV zc^>~RxYItu1vqn@(%(O1%5w&xeZ9SX!oNd9gI@38z|gQpj5go#!BAw}<>HpmX18t^ zle+ltX@WY>+0*0`63-dL347-A6TsE>F84@lm~?y6doGV$IX~}(KdOOn_oOQwxN`nJ z7a~E2i!h!UG^;Xw`dE_DMYRvW(GE!mt3JEmDwu5}Pflu!HjO$L_ zA9t4hfhE;^va`Y`-u0{0C*$jGmq+uG!8>m74tnV-^%DB1 zchYq>0G@UsyWV9jKU%)wN`ic2{>nUiTAj7rOZ;6I_gwY{pAB}M&%c0qsD{Bjw}d;+ zy4OGG=4HPg!n)wv(ON_6W!GeDz6;tt=6?(1ziZvK({mX(_`E#m;x^7fV&uHbzB1-pDd8}wGqH^*SU%k_O8>ifK2-&p20mV3Ouw+d}p zySiP_k`GbdLTs@v;kx#JXFYK3`2O*BJ^l-?tv@W@Ax7ApVq_hy9G(Awet$qah}P~8 z#yoTgd4T&Cz1L_K4pD|fIUjNvjPap;)4LQchar7_f1=)oHi`E^tfg6+Np3O8#yK7^7i+$7|c76UR z(!>|@w^upa-R&)&R?ikso2T95@ocUCo`7ZJM;d-O<@wx*^p9_*|3mlxK3@579)rKp zYkuNF+hbcEZ+)WWVl}SUjc5b#Dd>mp1MwR8QKygJ!JJ)#8*@+pw{oxZI`;F%+-qw| ze{>*&4QEA$}%WbCVIq&v7?Djn3_B`tL zTyT3Hb9)|ld!BH6F1kG*a(h1P_I$+cdD89qsN3@~x98*VF+*%acD~)Hce%G)yKQ&< z>$wl%w-T%CbEE3hz71`RZ%3eU$21Ui|`tQ%w+FB^}yld4>nXIiQ)>YkRe(jD9f(w8|v-9 zyRY}~0BD@~Gm%dgkHT6|*!JK|u5h~ii`rhxET+7~q}UCWB$?C-veZip0wU!0$PxIr zm|xD6R9LiHg6US!Qc!a$yXwWvr1Gik;@hU;v5}j2n7UKq@W5zD3sP_@ z->UgO+J@vLbjIiAVs^?hRb^w~fSa_z+XvqE0KvYFv<65_oLI&nw)*IVt<(axnp<9I3 zoiuI{2|PT7#Y_$!9w0Q&lG0RO_~IEQoy;^fcW6*qTum&i$#e#u=hZGr8~+C^_~bOW4lrs#)D%fTbWaRXo$H!iQu zy=ZxM;euE#WgI;9YIX!zK2uz3Vsj9(42GRQ*z3%Bb7~S+F*N1^Fu*%yQ^tJ?YrbI_ zOc}S()Rt5>a+}4?VANa@-s}?jQUZJ7_T@&3`05B{`HaYqUULK*zrI-h;yGi#w!+_5 zEcX~wNfeT_2d=+VI*zW$yHV8?Q%U5jJd3Tejp^dkvdUetYIG%&U#rqm9oc}FcDn{? zYs1k4-id_<8W8m-%Lp~2DWGP{B4>e*GSot|!)ffywmX=dX7M%vcA_pq`hlS}vVnw4@uclW{6;d!{oJ#nU z%Nh7lE570QcH<;^i!W+jAuWskLL$3p**Uh4vypamj_9gB#11d>H!qBR%hjusSp-|0VHOF#T7M=IP56zJc zr&i6JStLWV+!$NVTc>FT8}JCP=x}sxNL@-UsZOq4n@qsHZ(%f3vbtH8uazn`BAH_K z+g%kKaYyaZi4mokguMnDFI6T#1lvBqr_cHtBD*NF#l>^kmDEZkJldF@wUx=#a^7kf zUAVkgv#_OZ)wC$e>Ag||J2YH^%_FKOk0{5lTK>l^z84Abg z93m|TR(Q%)0k*Ft+=|{u56~Tcfo{Y;f0cMX;s;SH=t=bI(QioR)^#1Q;?y5CulPG>V?_fEXv*=Zq z%V--}@BlUF-x!NkdU8%P>#RkZ6c|6uTik|i)28v@iD1z)sTSAf9mYPYuC1eGl&iE6 zuiN$*^z7Nu$qq$wCxAz~o)WOTBeS54=5i(IASUv4RiULZWg?Y@&9W>Wr?r$(880MG z;WRdzFF`fg3r8n|>R2iX)8(4rKcIhah81}JG{MX?Y-VaUPF0hCrjJ{6GHS9CPs3hw z7Q<$a42{Bkl~iFC=2}{H7af_wIgq)m8ZG2tNRiI`tlL2_F|?5ugVF831Uo8_Mx?36 zVA@zij%lpnLTn`*3WbJy`(e_nI@mzFLsO|zI#qyg8x5L)o++IdTz3^?Ue+>&63!PY zSbWTKR7+DQ&`I+Q)&c;9h+oE2?nREN9G*5yPPX- zj=nR^G^?!2bSiTyy^t%Y$wV^U$jupVr`&@|Y%VD!F z8XnqGmKu8wnj556?I!=$S8!@punn^k3XMF(t7e`i0HaB45mB@KE*C|CU|x^KG=XM254_k|=dya^wi(#3qcqE~xwzK6n$?7} zi)y|AUyqw*FQ3S&O@Ef*B;=;ukGlWg$^)q?ZHJDTf+< z2*Br7?H#m%Rsc4pL-B?USkG@QUoN)aS>RDy%q34-zIbxA!e?DsWVr&z=aj3sDsx5E z*1J`UoPuw4ezT=<<@c<$V##_GLQ~p~E@Je=DPtRg?*oRMfeec`}8iO&LK`g&}IosApk z%-P`JRTY+Q-K^!!EHba~S)j~Qrv}xj!;bP|l5Ml= zyz+CX!Fr{dXUFVoX;rioxv&51L~Y5L7~ny3v9Nk#N*$e6N2k<&SgJ0(aMY7AMVmy~ zEIY;)QLzN1dJd~+hc1`5%dfDu-XY8>J)>Y5E;4EKLMoexWxr1tN9CPFFdZkZC1QQ~ zgp*^fP+RuC1>sc`V!wLk&vn&8n7Mj;#czV&PbA%~7{86`ZR-rotWt zXN?17&PxEPmu)B~0^`ld3tnqYu>(`_fYB&bNJy_t^_EYthx0NEi9#k-W2+bIP4Jwl zWxU@s+YjY@SG-<0_ey+bCK8+sgr_OB5oMXQeqxK)sPJO_-X(m81oXN@Jn`1N!WjJas24mF>!`G9H; z_MfS(y&JP4+TqXYX4^BJnd#i|QSdn|LW$j1ZyPKdsI`POR#eURH$4Jm4EASod|#B~ zDW~$VlgGkpsU$6pw()Y=29A$qN;TY;O`cW;P|#}7JWIBJq>HbE53l$ zR(=Ji#e*A{mZXUkHfH#Z*>T=n#wdhLV z*x-?&zS^xUWeO`upjdxQWpH3%(7344QSo`o7$2yDY~HoSCwIC0Lj1vj;fCS^J7WX! z8PB)#w}mtC4SZ31^e)LOt4v*|MX31dR|V_znOe54#c=pmYZ{F{ma6;GI&MRmrl~vY zwO8c8@yobX%zBH?5*G6g@7AzSV-faafxQ`UhX+4R)DJr_!dmi_pQ@F_;o(F5i+%md znaom#M)$)&Fx_qrYM>Dt`bhX{7WZz%#UzUgE~(L$gl?>LC6$Fu7sk}tcu2*w8i>V0 zvvGAQ1_ON{jz{Oz=xit!nvNfZ8{Qb-lnr+kpaH5nH5vjS6&UG!xIY++1dfMjSj7d) zsp+FLFz_^|nVpM`PR_*Q>P&nxGz-ZvLkI~^a}cv6j;oH*#Az+4NDUf`2c{rjhx&&H z4-Fg|9PAl_aYb%zHXhV+q`%1I7TyngB9;+Q^l%^oKDd86I4R~{A3TMU()V_77!I0^ zu{_b6W?8Hl+T>XP&xqD>AYm#HpVUSZxUoq1SV-l248pydhvSF?|2=m+9GjU{=cZ$G zQS?#>-ktTzfjt7n>WD?dVxr8qk!U;|JQkW2kFc(r|;RoQKX!s~r1UL`#dJ=}kL1Ib3ne7a*g}^cb@zRy(%hwe% z0+aP3GZUIxd4-ijDt3o0 zt8~9V0Cx}n%Ib0{vv3Z!s!gV0qY?;NfT5Em6}PF)!Yfe**I3||w%Q(~u#qk9T%e|5 zk~I)Rg9^GIu+B3nQf_J+@WQ`O% z-MNka+)nklzr1#Am-IWRzU-eJl71)Em;JL-(sxPvE=j*jN`IH6-!18POZsc5zT8Bv zk@S10zFhx%B>lCL{#r?Y9o6HW;@WYYq`zKD|9VNkSF*oX(%&HIZ;2IR? zvj14L$etnYuHmXOi8tu4E(%(+?$S0&7w@dmvs2;g?wBrs*-!198CH|A0it{BXCD z^MVYymGoOk#-MML^lcwacA^;c9!c*Z*BkU(CH+>?V$gR;`VR8*W^6Liu4oSa*JY~@Dl=M5vqXvDKr0*hGgMOE!-$hOu^t&bf zZZdArUnA+SA^isZ9!bB4+-%TaE9tK#+YI{aB>i>dYWd;=|6ecZuP6VnLBChh?npH;}Iw^fyZS8_8!3`kN&EP2^_{`hAjqA9=)}zgg1XOco6K{gQq^nKI~ak@UBa zcN+9wN$(}M8T1Dv{Q2D`LXVBjv>F*$q8}!|hzMB*c`a324on+CVzf02JMUDx27wIAW23a9{4RSB}7rb$^ z!$tbYUmN6p@^yneK%O(mgXE_T@*(n&K^`It2Kg|VG|0oG#~>dedkpeDEe?93W!`d6e8`kb|VlAdivn0Y?o#TqH#P z!XS^6-!{k-4_mT$;@-Z@EkR#-FgFHpH8RTgK#K-#KA~WPq4RVzH zra``s{GvggB^L~GjARUQoD74EL0E0O;rZKcklo}J2uD3$w!7Ue&Tk`#QbaVuP3iDS&P4y{HZ~{fqa$8TKpTy=a{VJ|0eSD zO!iXy`^W`@d^1@z#NSV5n5_Bd7IKuy*oWNh_L4gc@&U4o$(sFxHT`pUly9GOlAC%%@ zk65(BWo+;62MAflbDR(=zlX_i@lg4_Og_ov-(d2uG5I+r|0gDYhRLf;{w$M|O#U2` z&oKG(OinTR3rzlRO#UL1&oTK+OkQE~^GrU?HM3(D#-hR589S9lN|D5BHkmf$ECd^&rDE_& zB3Gyk4=gWhD)71BP#OnxqlxV4{%U|e9RRFhwAOIvVc3a;^Z*x`3Y1%H_?7Vbn#%$Y z*=b#jrAiSXAIm1s=|Ry#YAIDprbp?lgW$@du7MhmqC*JvRt&za(G?iX)jT!ON5ten zo=BCT8v8_}T96ci6({XzMMEEg^ndkiC|?~da#&C5I%1f&;~T8!dVpv z;-D22QftL@`FG!t_M432H`0K9)%$$$$tg7)3#<+LLcXYP%y-N;>Wldfho*eMESDMZ zg-*tSSq_C5{4*8sMMJ*8J(2$YxyWGOT%^Cxck-S{U!N}qAu$MvK?v@?0so%x&Ba2o z<3qj=#Nx+-$Hp}AFo=^8-%KnDTR`|iqk&=HZ0NpWAAX%2_JsnY;kAAe$t?JMvq-L0 zEctwtUT=YDH=YxTOldqXR)n}zTGHj_i zWU1-5(hOUAV%X9V!4QU- zJ{Yw0!JwrN1}%LsVCjPaOCJna`k>#^2mO{l=(qGizoifQEPc>t>4QE?A6UBJkbY;E z9+{?3+;Sg^KRH>yO7A~O;X>a@($IcWIn3r+UhYkCI6R*5*(^P*AXMl@30SFQfGhW@ z1X#5m0@YWhsXf~(!wt`5NR#!ugakLc7_mw0XGxt2^Dc(iN98``eNf)Jl*0{uQ!}OB zFXc+T$71X>>A~2MdHeK9aO#m&mxPz7+}(Qn~D1+K_gq*+C5u4wsmgbv9oK} z?rZj3d)@VWZ@BTMeK+sF#e3l3t-jlCzoYxkyGXFVr>_^rs%~`cci#x{pyNhd?eJr_ z3&tlkqdQ#i!_o12i#CRZ<4JhncoB{@@q_>VO9@Ad%|USHxNl3icY%)EMmWd)wuBo4 zT_*zA!Eygh!bL&9mxJKUaX&5LaJ&k~Z27@)zY3l~=kPq8h2Jo&r5_ykAqfXV6Q;No z3D*m|i zkA!>30yiY3`>aL&{sGbu+rj4nXV#v5lD%&LuG=JkFvMuEcLi|!OmHw%Y`}HFg=kjZ z|19AKEpQ!D{!RkUtQ;Sf?BxN6_f&p>NDsW1h<^DrC?=T>PaGGOa92Pvf&g}K+%U+Z zy}>Q!xbI8#TLPR}JAF;Uod=v*ecZv)<@vb;xDpoxos8QDH*_bsrySy1;fd;dkAgZy3UE&H*SgD@y$cR;t?(iFAyPi@ z9)*W|KR6G#^Hih#V}&EvI4eiVA?`JYxcBaHmhQ_Aabwpyv-iA1+}+nXv-hk++@9;5 z*}Lcv_saZj0KtbjXggS#l;uw6g+TivIxch8y z-2!gb1~)9=Vm7!*0T&l=&`pAM4&~z{;JzmWxR?rF4-B~Ji-i0Pc1YO4ad?L4c^>{h zpkwt*T!1sjDgA?oy~4rQZXX`MF}!LQE$!MT<xI|WUHOS)?SH=G=SF_tL;m(*;(Gtg`p(YIH(S2@vq9H_>;1dn-~7bG z&jqfW?plod0Zo!aYvByE7f5doR1Z`H2xdY*r5o zJer?y!QagH-g?kAPY$>q3_SSogI{?tKQWrQZzPb&Pv9T9YtLoZqlle{7Woz&Eig$b znS2LvJ+x!@c6g&`ceT6QTRg3vEuJ<{yT{|%>gn)oYwz^zXg}|6f7sprh`aq!cl!l* z`(y6*$KCBuxIGu$o)5V_A9i~_;`Ti0_I%Xs`Iy`Dad+kT-@k=4VOWvK<#ca=Z_|(t zKjLr;3S9Gn3+|7(KG1Ou`Pv_awoTA;uuJR?1o?S@Ml&2W~I4DPf>es4qWrWV=#pDLrGgKFAO(Yrs;8QjE}2bGtKhx z+q;|_;lfipZRtAqwwv^0q1Ia2YP$&^u}|!<$Jtz9(4A!_dSD) z1Ba4F-bZ+V-=9wuN|XWy_hCsaE~>Dy0Jv|}QchjXE~b_;+0>%8Ny{l@KZO+3l|(*| zy9~k#f(6Px>BkLSRNT7?Hf$*#g>E|R*5e17p`-c)oSr4%9riCl5KIVP8-xvkRG1wO zLBNFx+eRLxJ2)v7JImls%Ri(^M!5fE4{QwRhcysLaB*}g2P^^|B#hfyqN{P0L=i?% zmcZr5i}$WfoNK5;VBR^ak0DwgDElQ(_6_y+-`&@H820ON=*~nwSv(3`al$^cxY>F6 z7qz{X0e)B_PIT8w-B3Z2Nv#}9y|f%4LS~P^7JvR?9ya9!z8<;)0`~Jk&8h6F7xR*W zU0)a9F4c}L+@!fuXX?K6`e&dXW=feA*uK#ZO`UD6dbCH|16}ZP!|2c59Mf!z|CC#tU;1u)NPAktMb_rM}>n%N{G6SN%0_-4bM>*x7 z5SR^vC8c<#dD#MEN;;Woxk=CX@HmZgIta+NLI@2vn>&8O;dn5L$msB~eIP&@S`FZ&E&* za0P3M!W3StWqX)cgE|`S|8W61w z(TtLZ&S>L>(i#c!b2Y&hY*C)6a+7xCCTd5?=c{zqYO@7o)yuG#Z?Veb$<}D21#Cva zbQ@I)WKWXHwF+z$e@^9+c^lwbh3<)hqccu%N+23`j*UBp;?^Hl&xFd{^7k>v=J`V& z_5lyZLq_Tw{r+j4j>6(8qroFazS5c^PaLthY1yO68Weby;uAzl#H++Sc9X$&~fV0*thoJwOD= zQo`aMYQ!kPbYi-yF&KX=EvJ?&It_wF4g{h!+ZeEOQ3@|zD~q~b0lp^~Fis`>$>j|E zu*j+3yI+f% zOISQCD@qSY7!5mn4!(*w%ofI|CzYBi5);uP*uN{uC>5n1j zHX<2`p|B1caYya3N@1uGrI-Xd(8f!Z$qykJMb=_8&7pg;#l>^kmDEZkJX&9aW*2vM zZDlgG4BJ>$wX&Mclq{a_LY^tg>Ag||J2Z?$M%6QkD96cDFz!8QVR$)LNSsMn+?SbB z!808+HqTrIOj$`-j3rk>^Jxo@bEsW+37-)qiMm$5f|ydtz(fGp>B6G=b(F*;TWKbn zq_@bb>DfPmd3qd$&mMEPRv=+`#2#4{z`Eb|R`fo4V0I!DN4A|>@qEOOQQVkE*KbHw z)G(%#$op-dY`Q4})*#f9i0#E?k(QH=L^&!}t$!s|O#3Z|yDY%kQ@XyWcF#|%6dzcp_H?D4bY<~`Y*G{3e2;C8+o;Aw6{@{fhwc6dP+(Wic0T}em$&O zHcg`V>AZvGT+X6bt=l$BuN+zMA~opW7>iYUa!xbrtVNo53%{;cZBSP6;E7<-GqKIL z{X2|(R9#y~%P3cABVKoSQ#11!y9W$Kawnnzi-82afM(5;rL8av3hodK9mGVwt|~NU zM=+*L;IzAp#Y3{D9F7+fr*IOR&6l8>?1iI~L3J#ZgvoOCv;e8dQ-NSJtibc931+5& z&ChI{swV$TAGhda)MO=|hCRSZAahyVzPpr5(rKS{ zI|yclHqv4+y8Y;eqXLah2Jyu?mMU1zMsj4Qv4#t=72NiCxVK;JJERUa(C*Mws+3L@ z;M+!nW}s(ECk5AC#h911OreDHg$foQvz&R?YUZJ{*innm4vu0^pE#z5k^giYcARd& zqXs)lIGbEvZRnOc+fb=skIvPC<(PmY$8Zyhc2j7;HM%8u2nU*BCmxA4WTvnNbm3|Q zh8>$^MhOO|tViY?y1Se!ZjQb)Ap>#Umnh!&cv+R{ROVEAAy-h7xOsfDti~n-{fCCo zo6WKqhpy0Rt9iz?J9A+f=3y>dj#t)hFjYF+tfDTZi%n~TOW8FwooJ|QWN0qSxx}Kn zkXTM+t-c!6?z)x5Y}3k%wv?sDo`Z%0>jtS+yUD-x6`YzCY{RUCLL(3Hs+p$=z-SU% zLDZz%h?$#MO8M1hT^Oc`6t%lq^IMQuDLfHnBbusdLRi)xir;V=jKws8CbekYdGMpL z&Sgw|a+$XV>)F(Glx8^vi&ha_6*xYpT*Wn+E2_5Mty<(1e5>=DEsfJZfMwT;z_Df31T>}X z=psf>oH81K?*oRMfvhl`npnWWLAnysfZ?Ca41pD27BGN+fP%$e@sM$@Sf$zsR*eHu z)#1jO=oNW0T2~6Cv&L}?lLP=`oWy5=F?~I@!p_F4`T^5b00*zC*`+4xLMof=f94m+r|LuT1FyUwe8KCM*q?3jHmt%{Z+_w}Eh zFchX91Kj3ZEUccGQb(uN(J8eb)~O5c&vn_=CP_BSj6NM8@(K2EUS=Ut$fRm)^?KbKJ!fheZ&=OtLpk3S zuNTg}5}%og1SbRGY08UP<#|~72+)1N7Jb!LMp*4#`KhF8-gzu#G!!#_eyT01aw1ye zm1;;?(UyOx_1&zDrqVfSu4RoS!T9xb5{$WMs19ju@X3y94z{1EuPs#C;Sc*}+vAz7 z({2=e4vSD?_to15%LZyKVT~14^ZiYa02zbbnH=92<#-Bif20D9c}ZFZXVbjPHgJ3_ zQ>x*%Y!X$8M~*wKU$f{*Y5Ht!8HYP`_B5;!ulNF1qZynQ4{lsql4h9LnBg~O$91Pi zsJH88zHg097WD{<*-%m~5tYO$Y#HOUo-5MTqAP)8gGYw?YPYhKDXg4HNP}IDvd?2G zg98JD#zl=a$A`U}ZQixTCwIC0Li&RP!wtnh(tD(V_;GF8xbwG#Gw@}7QG4`OY?5H= zIxRxQSHCJ)r_a=~^_t$kO{3ArQgvTi$89LnG<9da_KF-hei^rlS#QxR0 z;>L}*m}F7GB{kZT(2cdOq_VK-!k7vJ*(#pZKr9xTjjK~J80Z6WJUXW$A8lwleiUwa zW8(H4G(c6SMneFk!dU2dI2cmH{lQoya6ClADlXVDhKj=I`OKVVb}lwLITMSkGx5pL zEF>d9!qXhYEQ#Z)V>EGE3o0`I#^Qmg=uy6L{or8F5R5BwYqRm7mLvT|Cb#f@*b=df zfTD*35%9tN)4@qG_xj)|l$5@=gTrvpY>efJ-ZaZ%#n2|t0(eHWjspo(f%v30n!t@k z!pB0Y_H6;ikIPoY-*d;qv6)$QZaOv>MMs9<-C3_3*dtJ^j#xA-CdzypiN?dhW1(3Q z89gz@oz1HfC*94?0d`vS2mkURluJ|32Bu?yU_3lCt-_`Ob0IYregOW7hL2)Jfb%e~ zC$(a+B;ZXlJflM0#R3zdn3&3VU@9EBAD0LX2-S$iHRfhE6bS`lp|Yn~b!o%Z+^rB; zMnFF3*cUGVtNC%Qg|M8>#VTDCpPil%^GGWTTOlnTZI0yz0`&^Pyqu9x2->C)0A4{6 z8b6j%oeaSH!I;Twwr(LBE?-y7Dooak%uFzU@RVpXrnY%4t7D-^;C{G9g2!S<2g-RE zj|5_@rR!G(ZfL8wY+hmIkczEg%PQUP55V2Szp}bq$}F6NeQJ|w*r)_T7GUUPNyR;C zv+zok!8I1R*{!w(DePifEWwAxG)%HiQ8;uzV4Y{Oq;0ut`1kW$MA1czvRjf{B)L_R zw@7lEB)3blN0PTna)%^uljKfG-Y&^IBzdPKcS-Utf}Eh`<5qG+kXy+cZ~2*w`%$+5 zGsm5R9@#o>Ht5}w-c7DydfcD91^zR}Z_$&+x@sY~Q@nO)GVb0k%6lsE_aJ7BA8r>h z%5F(+AxQz>0?acnl(PV2a;@Yug4{y3Nct`07YzC~N#903WYD)u`gT$>=sl9&L*8r9 zZ9>)627RZb?gV(IYI9t*OH$z$k&nc2Kjn|oX-4k0V{CCAm2dx4f2g-uR*?v z{7add23q?*^4A9WX7Y7|yq`R0kZ&PBZIHd>A%lE?EEwd2q#tAq!e+V~+B5tw$Zqm& z2uD3$PrHHgJ_SIOk-uU$wBOG`{h^Hf54+u4$g@m7NaZ&25hf$A;BI$2S!1$h&qIEk z$;e@_+r5<_XLUKf4x$+J+sJ+wBKh5ON zGxeuGM32fq zDn{kozzIFji|9#|;Q0-MdZ{Amfk$~Mu>j{Z{{=5tJ&UP@)l(|n{($sAK&EFR3cbOx zR2Vi(0PwjL8VUEug7tEw2e!*sVOx0CNgxb<0#;F^V8aZ9%!PRF)Tw3E7I{dlR9H=x zXbQ|gEL9Q#v#FvSkXW3d`{R!#N(mvQS?H{k6+8h9rMuOep!IMLj%KnEn6RbIiV*?> z58O7JxfbMypFFrY?hGT)XL0`xh^^N(C`9^&) z-{H`d4;TP41HRD7I4}U95QBfF0={U-7q}yyEO=~86Ayzp8S%};qOe-W7a9!=`({J;4g2s#a@ZFNjE2|x zNhGu2^UdNu=*5!HM`;ii$ZQbak0wX^qVyXct%l&rB2iV?lV4TUzF}3~GG9%qOT($* z)WDGh0MyypleM5j$77SV;roUFkMC`#3VBs*zP`ahOHH4ZW?8x!VyUsr zb^m~6oL(zU-(gFQr4RZnePHQ=L;Pa+w{v;FeXd;`O|iOkjW_AHPo9PQjp0_)V|vr{ zt@YBID8F&`=%ae3L%rg-IR65I^Du;&5a!?Waobt>uGNzyzD2l$CzgRJCP92963D?r zGm%OxWQdEB&BEGRxX=5i27$1JY|$msw!M97tGlCZmurvvde>gp4X&G9`&h^-rx}~k%v$bPe=k^^tyLORae@|a8bjNOV?Z>_ff!i2ywZo6yF84M# zVcZ?ip>cR*0g7nsbK)@wf7t)y2mg(IV-d%>bYkg-3_4{q;>gzE+a2RR7N+#dD?;eS0(_ksf5$PbR&Dd84DA(n&Vz7G*a zd+!GY_SgBrasM|2h`6&B_Fj^3AF#0ZB?=r zkZ}J6a2^Qb2T%751c>GRb&GUQNx07fPM|;4%K_bGYLBP$Wx$oVAn0UVFT4Xe!F|dh zZZA0bWe4fL2Dm33;7Twi<0OBt0q!9O_7xEn@Rs)S0uH&Ht;%~|z~OVm3ip(NgCPY= z+_M4>h8iq!&k4AjZE!CNxcxS`mj&D{Hn>*>oYw}oF5nK>;K=*S?eCy~L!ZMfSwFe} z_Y?f0fKdKZ=Fk4{X+pjP*9Sj14$ojO&%*=2W&L3;z?tKe{vmVzYzQ^u&mKH-7^$`4 zsLr4L$}iIdb^h!xkF& z;4ug#q}L)mY7yRL5k6=U9=8bJV-Y@V5q{Dle6L0Lh(-9kMYz`@e9R(z(IVUj;Vt2g z^uhJ3?$Os@BA?DV;H1t^lr&u)>tYA}{n8@-CS+oi+POkT zyMkKWCw1Fo6l~`)6vH~HJz!m*-*zuKuxs9(K6s_;;KB7vv+ntpo7?Zbk%pW<=$_v) z>7svHo;(n@tC#pX;f!`#G2d54+#T~BX`bfO5I%5k@8@@=2afGp?`+-n^33bW&epp< zmtRB{@t1qTp1Zv-ciw&E<(Bzf>7BQ>yuNGKUB~W!FK~#zc=wyGHv;p20>9dQt*?Lb z?rVSv{J@)?|NP=r&x^a$t*_7a|J-}OIr5eH-Y@4TI@4eK?)kaSH1W5tzq@tM z%6C5pf5=t7HT{k6UfkF6gU;`M<-4vxcwd-&?gwwY;hO*5zi}GN{a`uPul)^{oA|Df zRy^ZzFtF8iXX|B8cx$@#W%r$(m)pbb@SCjPLR`1Dyh+wQqrftLuxniNTOQ(Jy|vuy zLJsmY=O9Nvx+h@>biI>c9b!6KTUd84n2>F$DS*Sr2A zT)Qv+|LnaFcw5JHCprKr5u#+7qGVf=Wtoy;TebyW{sAdcu^NFOB*Fqom;goDae4`Y zpn!-3U;w0~tP{(&oH}WmIBB+8`h5cAuMd`m)(%qqIrCY(HG_W7e%wm|*vf|`K~=*A6PR<7_1W?0Zi z*Q1_|kNg?b5BK+70Z*_U!nM(GIMj_B7mfH%v-ntEABMb6UpxBbGr>*Y@IbnIt{pAz zzjnR*o~!xb?qKIUeh)7FXfxvTf^~)Ub9C?it9R4V#QNC)&vI99v_bfpw(p}J7KW6Q z*$!Wb_FTOX#qTSApNu-uCe#U6_$$|6cR@oPj;-8}KbZ_eS`Z$Mddv__MA{>*J%lTK#R7j`??H=bJE} zmGu|54Ym6P$9ZGdeQ-0r{ppLYsqN^ia6b=!Z>F+sR-XB??RnGX^No0K-iSD@eA_qP z*Vwm7Z%mx)(I(+F_IdcTdOtm`^(oJ4ed^85XNRl9{j(Bh?e(_4_8zaPvFkG2jBS7S zMfdZrTqiX7Ukhwj)+wy(%J#SM_w_+Y!#w<1)#HwJs>k+Yi1m4Q?BiUYdfa2H+x3aF z_IliS9m4D4^YCX~ht?;bcJ1$awM*4>d-L1E^?6tDcbc1Bp7`5OE6(+KS6aI5K!Vxy@$LHL6VJ== z1+FLZxhx#dINXDej$#u0P#1cJdi#cZR`amKHPtiNb6^3VOXwNw>wBOlp35yC?jd{r zvuAqV=3g8fN{+rAu?Ie1K2azU%hdRIXku|uhod3jl1ne;^wsQQYAKUVEgEM>!Rs%W z`hqj2D~Ws_8$W>~BMZbSjt`$R)$x&fI7eDMGCb^uL&Uyhe)WjCnHILz!lNa41cx8i z{BTZLhm#QS2we1lHJc;kV7XRt;1wHyyGfgc3&~_Jm@DzYnHOw!_sCMNkW6(Va)<XxDGp5gBt`ZQ_YEBE?>hvih#hJ(kxv$nfPo+| z8;DIXmhXt{wG6mmLHrJBlIe!>kxUxdSn4C$020zV3U)_)#XMLF0wdzY{x6(A#+=jH z)gGLb6quq~e3KM9uHF`Pm8jCxWRGteN@2Q`SpoCMKB(u^+|!X>!!m_U)zuCA+r7j` z7jHv^zt@O+#mXn9;U9XMUqD!y=poJmLED^(SL2a}4*;!-#+#Wz3<1s_YRm!!7&)j4 z&=yn;(&Xa4%)to1Uo_(mE66ufx*a?u0 ziCU_~G8p!^SZ9nls0Ix@G5Rdluv+3TWR$MQ_^M)^dZ&e_2(9*z;2>%o7@UU`z^av< z8T@)AX~nbk77B4#DkKYpY3XF9=>oMy?AQ!jl5M_dE8}@JR4QvFK-bgUl!8D@tALHC zw7C@%*8r-LCDHnOb5gnvN;q5e!K-E6JMkTnX7gr?ZvmCKerav)OUsfAMTc!HHnHMz zlFt?uZVBsZv_!$qd&-)N5Oe}5Z%#>qLCMB+3j)}nOfpPe^UEcOs$vDdX5rXrx1KA) zoGy{KbAQWzqL5U0$>lX5 z<&TgRmYf}D6o=H5p5dLui`%p+t)fcHByt=ajP0$7hA3;x0FwdJb#7Ksn+!)CylqaX zga#@QQ3x+a%fn!_@k|+&1p5qVf-Eqbn5oi8J5m#oqvi8e25Ys+!Vc5GzF4tJ_hc)y z(F`^tW2THM8M1fW#JCz5uRO0a%DN6Pu0{;7RJg}5U#3c&7KnzO%G3gJ$53qOMX~^G zmkQcxI~LD6d9Y0wjE6*X+z#T=XgF;wI4b&3swwdCQAML=p=Xw2NNw1;8ii2WL};|X zuVx+1jzy+LZyZiCNkVDSsG`?4EaBsPTBpZwnxmgdDID^Z`L;g6@N%eOPS84KoJ0l$)8Mut3W=2zesxt6O}+*;=wZ1y zmGC8(GjO9wsuJIDc)N8HvjsA&-qIxc3W@BZa&T-P##o^@vf6Ap8nXaWRfl-MD`m#M z=9blO1kEKBon=Mt0ST*N=gz|?5r@gbA?k^xrh>$g7y<0(N^*X%lRm{D(-Larq~=f# z^J02m^g(sB^+C!d&MJ^lE!Rhu^V(^dzy>tJ3OXDGubfNCCAGWtYFeT-1{8!1vsJCn zHW|UrZz4*^;?C0%cT^v%B!mdjib-%$)OfBk`C)7zH>+4pbC|Vkaq)b1CAAU>k2R#` z?AppiY8h-GRh6;|w*3_SJC|mHa@tlJV26USarNqn#3;wn6EHS(s1UpiK1$Cf6zwu) zYWSC|kXk3M0;Yj;Rj1H=TA^_!)o!?i`-qa{PRkq&Ql^%HT>xORN>ThKO7d=1DJGjF zO=Q*h?7LtVA4B23$68kvNLU`RM^**cPD@yP<`~`ZXhF=ATMb0jc(&q4&2C#K+H8=j zuwhLnk@wm5Y^EpyD-g9rV*7F_;&L*OCH31&^`ENfYRi`? z#Rra!eI%FUOT7;}x~*0Owt+R+WCIO(V=`(IP-WHDOs!UgtdiEzXFjWzOp72svhQFy zms5=)g&UofqABj~)a%Li`B-UAtw9pp*x?Z(Hslq{zpct9hrrUlFV;|Jy z)=@LcMcRng9X4uKI-_mCa3nVu4JZ~8%nVwUIE`DQ611^gt^@~iZArX9z7 z?lOu_vL>O&z;ip^!j>pyRI7e9$qPp(f?zy430vjrsR3dMXp@0pGo(QO(*!Y7;9COeIv5COI&@k3!v(g!dq0kxC zKI7Vzxv&g7IxF13*7`DVrIRX&e%>1pwUjP4tqv|_*YtFvp`npbu*S3;qYPP}U3Nd&N(M2`wC_1!tH@Bj2o|$S&%zS?rwRD?#l^%qOyX)B7^K3At&N?`#^pMlIwLg+`{b z#xbf!(nKX_3*cQxAXX}h|JgC|albqKx> z2q^;^4q*_So>;((gXAEjfMK7^gohPh7Vrc10SXR(fmh!OyvPlPLf07l%zr@&ZFk5$;2cvU^%cs0PmR5iPl5tqnq#MYV&Ek@47Inb1m8UtRl zn$>|>3C@74Z1DK3PablV7K>zCz2{XvpH{M2a;(0VRz*vJ4bRftJhvVJOy+DXtj|sA zV^jLrq&@(L)Ekv+Y?5r29I-}#r)qH_x_Zv5Cx^OESLd5^zGas!4yM&2(*VOeDXm^e zd8-hw&CS^=!!m&7Ik7cZ;*Tecl zXVth^1;BPNz{S1T(bgPV3r@zuvHH@D9q`p3vh2FA88WoFz_I4YskKot%R}jouqo-X zbZ@wRl5vBzj?(2#T+Zule0n+(oCt)ch#%N0{b6MnV3wBE_rj{FfYaWq;O$tPraKO$ zjfG<3=cn3&YID&V-&B@f60>F;|Iq7etVB`ioV3@n#+=~r^$ZfkR5VnEhEC}IK0OE4 zXKJhOVp4cHtg~;nJjrN*rWBQOKkm_v&TfAv5t7Mh9c zld;(7|IfVR+GOoTiDc zx-qh1X_F-ZG{Z~B3kj2f_=K^Vz(PmDCqlaMZ2{Jg%aQQ+vnRu`=^1@?DmEL%iVVSm zoLM+vBaknSSTxK>N_88F#>2rAp&1?-ottFJW<`lN-ObDbc8b>r`|`o%%V5t0rec9$ zJUl(6gVBK5kRA&^4*x{MM{q%a@^D&D8QG#yz)UhctwY(x0>?u!K9*yF$#CQ`SbCit zrtg`jS74?ruJgvyWes80l7elTt^%{C=O!{zsiN`=jOk?G@9 zA1o$Pjfrel%KCUH5_k;Wk>H8gk->5rjzt17TGP$90$Z~+Rmlph{G`GzY?)>1{c&hL zd@HNVrOd*4FjAXLgP{_5vH(+yB^?{6&BBx@gU?uCOSgsvQZQj#EWwAxG;Fd?5jYG# z;GAc&WZ2u~|NWg?c*=!D+AYy-65WpeErc)o#A}!M8welUI5(~h5`Uw_-zf1rBz}j) z_egw?#NQLqyCi;>#NQ_I zw@LhNiQg^pw@du(5`PEbW82ZjwL{|HM)=ImGeWmX{M!k?Y!Cl-iGPO_{tk)1Q{wNG z_`3)n`-?HIT@rsc;g{3DTjJkI_xdzr??X@XO_QkHq&9eh-Ttc_se6gkRRr zy%PUE!Y}(lyielaPx$5b<$j5Ofbh%dJ0S5NApCOvACUMD5`I~~4@&%pB>qDZ|DYuQ zpv3n{;e8Unm+;H!@0Iu(;ooQKSCjaCQuscJ-%t4E^68iO15)?_i9aau2PM9r@Ub5; zuHDe*heUzZz8(Dr7DzZw0pz~3VAx1iq@__s*> zThOly{H+pyD|)xUzg6PjioiC%d9|S~iQk1H0)Lyt--dhwzgyyWqa6Z&yTsp)u5B`- z2mS1j_&d;_3;f$8{%z=w1^(?4|913$3j8}H{vGIJ0)MB(--(_R_`4+jF0>->cT4=; zXkOsoDe><_0fE0q;_pE|fq$38zYFaW_Lm@b^pn{pj}v{yh@^9`uU9_ey*(`lP_WSK{A`J|yt(llb?ccM1IaCI0;=FYpgY z`~&DQf&YNSe*jGg{0AlegXoaJe@Nm#gzgpi2POVNv|Zr)B)$)A6!^UozZd;o2mgL) z5?@1qCGh(sejoZ1f!{Cj`_bv?G zhtZb=`VsV-0(}C#SD+&(C(x5JaEh(f`B)A$qyc4Ehs+j-h`q z&~fw|0zHeK7wD7dj6lz!M+N#6Iwa7Kp}Pe7anvTzZ$sZJ52>I$pFn>s&~Hbd6X>5u z9}{RDJuT4lXi=aOC@jzms8^tqXuCi!qU&y^EnNRn=+6Xt3H_cxpGN;mpwsC60-Zrm z3iLbBNr66t-XhS;s7Ihz&<26dqAM;weL3{U0-Z;%3iOlcR|UF&-Yw8YloaR^nh@w! zv#LHh-I6WS!uo#-lzpUUz#qi+cG7W8?6z6Je;KyO7C1o~EVTA;holt6Do znm~7>+XZ?%`a2j;;Pl}3tJ}Q;{dYRMtbf=zf5Vo#?bA)4?Rt3qrTja3Y0eF z9YAlRv=RRU=n+aA>3tB53iLzhegS_F-6rsT$U|vEelNNX{SVIXeIz{^`Yxpnejob3 zDBVN&{pf1~e*k?>pa;>XDE%P8`_X$SZKQVyy@S$tj@|7ZMpKkF@_z`uh0;cTN067& zkZiz@qAirhbL4LKVe~TmvTHxI6*w>D>xVb~6bScKgwpu;pCPo2e^)8}6s6Bn`dySh zPw5{~`V~rFqx65I^xsnYcPagMl>Tc<|2?HYMd|C5zC`K&kJ5iY=^s=24=Me>DgA9q z|Af;2H>Ll9(vV4#zn@b2zf$@JrT-hHK|3V>zfEZurT>W1cs`ExbD7d@l)gggc1nMN z(i3>VR!U@1gXwl=f2kyOh3{(x0XDeU$zxrSGTozohg5N`Icx4^aALsC2#XajG{_g3m&* zS1eUTz3_#olz;(CG0pDayM6CsYGL)XPONI8UU-n{oe2i@vf@F9m z(BZg9LN+9|Pw*n4_yqifjD{Lw6rE8>R6+1G9EWl*trp8qjx8rn3(t;CM&a{*zp9MK zQ(>_GO2dyIi;YkA%ds0z1M*`-BHaKTBOgi2S_;A@l|nck1s9I6^$&~&(-_EeoJLBI zfq9M9{7k9{?|@m-fyH;M7E4$~39=^B-l%un zd%`>Bjd>4+CcWSoHZ$lAor;5FSWLv=pUHqX8uA7XM+OFFBmVx`$UwjM)Zs{fzc&U? zV(=sePp}Cs_;=1b3vK1eVeh+R@e{!l;|6&M$ccz|Iu->xPTtU1V8lBUdUV8#w-}9h zLxHjI+5n1V7QEgW>>;yQ@_LDP+y$iT;FML@_5MS;i*Hxz@gERKH%#!GpA|* zhfc;OYJ&F<103($IbF!>d_UvuA3mgJ`PHm`C2MFz%^Fg(29zxSsG6nDmw!+ls!z!p zRBK~Ut&KsoHU`w%7*K0tK&_2_wKi-@xnHe~ezi9G)Y|A%Yokx8jZvjCMwPl4RjOh{ zsfiI~wHQ(AVMM8hLrN_iQYzt)QU}9I9SkdVFs#(UkWvRjN*xR-bugsVfnTWuzfuQ& zr49y_Iv7;yU{I-p0i_NGlsXtt>R>>rgMOtB`jtB9SL#5if*}M0n83ss9-b%T32=Da z8q?E}9ZU<#LzF0tIK=@wej<+8|7nit#Tlb96>N?3TjP8@C0f66{+nl@)<@<~Y|hkc9`&$1|HB`1X2;_2;r#Lud(HCrIPrcd&0~6# z$h!!0x5P48ck(VGZwUo{6&Ae`sl-ACxkli&9V|A(B+obL?_J8H4JL&)-qJC-$=$he zn`?*r4%bfCF4vu|J+A#Ougi`1YPsN}(@wOv-Tep_vSDL~XH)0qEw^mFwQF1V_8qs~ ze#g#TyYJj{*WSB(_U*sNd+&YsA9&!whYtFBwZ8s=LI2S3p^?$UZ$ZI-O9}S`@U3uvAmK_1+`o}*iO1*a0-VKyBpmOSo?XZVLm!FT;5y+;;%iWr5ow;jSs< z{V%teJ_NK?yx*2^TY$F82i^|=QJMM0-|ww(pObKYpeHQy@hcMUDWI+1OWaQI@qPqw zuUp7_R+3i&J>jtIVtUR?xX%F2Dj$zaxJ!VuDvz*)yR48mD&fAPkatkRT?3p|x$Tm0 zxFUI3X5p9Rw^PF5_ufj+KL#c9dVUyido1Mrm4rK`koR9CTpn;%`S?8v_Y~l)%Hww= z+=~j_OA_wW3fu=I+~*ZI+@8SyX1#w+fy+s_*8yjhUtPle0C0U4dY+bWd!S#mlJ~HL zI{>%?7V-{CxTr!NZr|a5GrvzLaPUc2z@-7_w}|(D!ZTjp#{p+mzTc2=uK>=f{(Vlu zy#_d|`ur&g_Z>yNzbN6Z1I|j%MG4mqgA%LuWrgD4wI$cXfaBW@tP6bI4}a_)(-FXx z@D05fPsUwxi1Wjs&WXI29pd(QoXLC9A+8OCg`GSLdTn3zz^o>L1bAtQ4L)<}_J2;W|l0)2%t2`+uj6+<{c4zWF;t=QA;Y{9B4sll<;uddn7Vozm z;v%;@lXuA>&VPq9c`rM}?SanCNqu?IA+CLwGkND6;(p)|HxH`~PV(_Bhq#G5oyq&6 zLtGyWHk_pI(++Vv?{X&Z{SI+xuQPcihq&)L#65Ahvv@B%#Eth@%X>Stoooz%o6*k$ z4u;0&#qQ(qgvWic2lhVBnJ|+Vfk!a)F|PyX5SoW~7>^$x1OZqc9+&yy4~7or^#bhC zgCPt8ID(=fI85IIe?0C*z~S&1_b~inc~-cWINT8%+$$XJ=WKA7INV!paF;pUQ5)Rr z94=skyUO9lY;fpXf;X*dJJ`Q)x26vRh9k;oM=xGoNd+Z2`ldN|yy4X%&FowUIn<#4#!QpFqPaHni=^BnFm8(f~lJ#K@$ zz~SCzgL{#~Jz;};iNoPGUX|ZhINZ0Cf*f(fx9nb=0V&IxY}U1Y%=)}ay_-R`xexJI$Ry@jy6xbXM<;> zr^Dm%Z1Qw^Hg|0CZ0)$jk+w(rR=NH|c z_q#p6d+g6;o-mZ^sVOjR3m#2N49qUqux*(tU0v}GrAcJXvCn3DFvkumHN?Z{HDkOV_GVQdH;s~R6FD;`E@2~>XK(PSz0 z&V~vE&Ogxd7$)U`X`iIY{^7oXgZ+Jnz`~4maNi-qt=)k)aqi3l`iEhr5ZTr$)$Mb389-1tEX7ntq4|JWmiv@8L$kdE#^em z2DJs%pp7T`6Khy4LJFBR$)753=|Fv9Q*K7iVYv%&^9I$gzT8|{Hc(%@J zppiTY$pT?oI+`P0}6=7PJ$b-29 zum)hC@5o#@S{)FxA)RRv4z7*#kgHeX04MKf_)AR2ZmQwzi$L$ReK zRi9vy3fgHq7SB3)@EjA2heT(IcDa?pX=A}r(ZhXBfsc&6SBhO-yz zXv%zT0an_q+D8tulu)#xB1Q|Q6H`@%!TMuqIklu1G;k6bP-8a=(S^iH3ctE4i6&nI z523IOmrD4O%Ne+-CQru8bj{&yORStsJVvBR^c51>MdjewY>f;*W>OeqNM&TT*>bG? zdz-biO2TT=LoT7{EGr@bBrK$zI}cw)suqo*V;sV~t07FS8KCc~{ai`TPpObdDyH6+ zP$MTbhjN&gYyvx!f|Vj4R7bj;T2*6KfrM(gKC+zGPRj%~pb=Kk;pp11zLZ=7Z?lSt zEmwp#iGa3m0W8i{Z`!KJh-4(6)>f}-6&Z0y_0fqCt(XM!4vpt3lOM+J%d(2qG>0nA z78lQFS5hmH@K}8n+NdvDc5P)MwG74xs!CY}Glh!&ol7%8+4u70KEnVz6pUS8R!<~G zIgXxyvAs}*;N@H)aWR5{d20rHG5RHMR>k<)B#AzLiul z?NcsyDZoZAU0+bU{!v8MLaN zG;WPb(8hAP5)2R%`MQcwOb#bZJC3*AWfa|MO({H9NSwx-*lfN8)g&(*oe1jVsU&Qc ztEUD?S)L38n;`}IpC*Wz0{_oe>r^%AXX>P4kWrJAcp7YoDVEI~2^xd_DyhN@Y_wDj z7afVgJ0NpeJzB_>a!Io7vu*_im7n)EY6G1$2j-?99-AIm-(^$oY z&>FU}J<>Oz_Ydj*2I?Ial`5rE1^BknpcojLl1;&N7coxDTBcCK`-KXMk6F&NtJ-~b!#s4paz6Is<)gW6TMvY2gJez7cVsj+@g$gnApNVVJiTVKYBSWY(VN+>ka ziC0ZLi2zoU=n10wN4rjA%C9!-#jq-iD!c!iR47HGAuej`QC0cUHzQh?m%=h8*w>@j zCeUo1MJfX}VQ9JGO205YaR@rDJc_qUc`7u)YF z(A5^f6`ykA$=Dj(b)`sh1&-}0*YTOm72P=RRxNM}zSa4xj>ef^m$GZcl6n=wVA`%O z;^2wXVjY6-147DxhC>(xrzaNh;vhK*DPY(qGvQ&ymj(QQeSm_)U-6K*SFDmPf^~5r zsybZUiC&R5QMy(rofFqBEFu7mxQS1Jv78>Ouru+hdcg5&fP<-Ob}1t+k=ux^H5pp0 z@=T$fcmrOunvJYj1!hGu6Q7RhlYV{jkb_bivP!nqdtUiDRFGcDX34SoT3Qt?1@0d> zcf7XfECjGev$3!~H>r0^`n0Gw0jmbmIkm}YE}Y?d6cM(DA)xDZ`Eh1HWooLtzY zm-B+*5T?~4(*VOeDXm^edE-(+L(I+DD#J2>XK>-sV%G)@i^6D!M_1HT1-B>T$?a_{8StQ))AgH2f@eY{Db~Mu^Xu>k99saL&|*(G^@l9`&}oJYZ7y)EIdW=kR7{O3 z{Q@;5U6y`^)=x5Su+~w!yot+sy^T*#M}iZ9@D%aVTBSd%>;lZvvie?FH5G8$d$k~M zpL85b8wQNcKoNzk!(@2JRIjpm9wmi$7na-~+)^=-bl4u6dtd^2$38*Dj!DNina;}Ki z2(ATA_(zBPYnQT=DXg4LNR~AmC7*@V{DXsj@la#U;lci<&0L%Bxy$+I;`a}ZG!%Zc zZ?u8%abw%K^Vz~#_+GzgbiEZu5-e3`1gQAxR|V^|Pc2KYY4&XyjC4!Yb*T>9P@+lf znxmzFiWE4WjH^P{n{^s7pLUpAgOSD}STzB=3fR1Yk3{MN^NVnnJmn*7EpcdMXkf8_ zKs%dR%8=kbSO_M@5}^bdkzuZcuV%5~MtqoLQNu@SjN_f_D_u)v!RW%c4hz{j{?!Aq zSZF4$PsU)O56ENDSsiOV5V{v^tJ`tLMXgElCih-ykeqD8(L{3UU$1Zha@xWyC2s1wH z_xBFNx+0S{6Av0GGAA;*g?E5S#4-Z19u7o62ain!C-~Hxi>HuNGH(Zk;YG7?nkLd{ zmdT2xO_l`E3@;roBuob46UJ%+6BY@d2NXOMhl3|VGdwanH_4REiV|2 zczQ|)V*|4xJr;f({)vW<;DP|<;k2GIvPGkSnPhlchq8+Wj)!7=EXM+q;mBjK^g21n z6(i2Bn3|bTBov6jzCflyT3p6*HTSTLfOL?xFO~sX^2dxCLQ^&yt5i{ZX6iVfMp9U~ z7Lx3d>R7HIP_FQpXIL#R}IMJh*L2s!@-%oj`KW-NiX}3hTp{pFe4RZAeM}mtAnIeB9!v1vG)du$5MSchR-(_?3kYA6)_n^NN_?smDCiEJ|ccEL* zzZ2-K=vM{$R`j$$ccGL(Z$l>px*OdIG=7B3yBqZRefTZYZuBKe%HQVqX>Ro!}D+ z|8^rpXmD0Q=pB>>A7g|De^7+~5TzfW^g&ABOKBga@27MxrSGA%MrrVYMdbBSdLJaB z7h1XALTkC<-JE#|ock5uJ znl@P|(;J=}Kd#TgLS-tDOo9dO;L0L<8cUUCz@T@6e-MQhE|~zk;S6LTg1J>}Hkv&= zo+=$%PMnUxaiP^BdllO!C^YE>i{P0-Z|GDUEP`Vq2LDV3ywQ+1a5yqBFdOmr&qfCN zy{8UG`un{xcoKsrF?fOxPQbr&-q~0vc5>MJ?pXXp@Wi-59s+VA;+>8~VfVf_G!_`~ z&V(Kv@#2Byh&L1%3$G2JNM^z7oxygIizTm@m_=Vex(>#;bzSct(PdlNdJ;})92y;2 z=<5f7J~MNw7If%jY@#-N|1jY3fbDc4uk-c7JJ6@%^dC}k{7O#0iZh~O46#bFzBTX7 zQ<3mcUsaFjOGw|3H&2?m$}iM=>o?fD)<@oG_7W0ao|EnkQWCUxq ziT8DfxHt@poyhyTL)^nqP*(CnphKohtj|{f$I2Ab>>k%k9``CR@)kZg{eXiknwR$p zgf2lEd*Dew{9$>xp209m@U8hBaO{Sk-v)np9Eour_>*zhI2?X`Rk-%~vOHYBRJa`+ z4mTkxoR`CGwZZv0+^sgaaSn&`t%^6!;jmvV6>gEk!4TNQ$v(SEfV%>GcCj**eRlnP z0-@tLGI}u_{)OVqv**8+Lg-mWz%RpTgW#)%yV$as(r4Gm5IBm#S9PCVUhH&^^VxL( z-CNu*2NkDu&@CwH9K zm3F5;6x=nx`>t*2%h%DReOI=)w#^65cRk>_Tt*|BmR$rB0L-rWZE2MD1iP?jvGeGM z7mlL8{Y0M&WVsAqV~{=%{GolWdDoL$_K!XJ%#-=!^Psk$b?;xe(%$TR;vQR$bG5UWt(Fn@uvuw{S=(XRm&7S^3(VUfWu})eP@- zMZ@(Oalh=OrPbskRF#9ZH4DcFKw7@l zOs{M$-)h`B@`}o2>kSKU{%!eIGc8jauGHYbAZw6XzSUp{4s6*mopIaNCfI7;kn=ba zzCovPri_+vHU7wp*(@*{IGl$!+u5obueE%u(U-$UM=jrK)IFQl@~uXEv9)}wm6(q< z)3}56sGai=WH`Pc`ZEI?CfpqcZTVI+4{(`1fvjKRP|bjmTW6{@LOCo9)1X_+x0>O} zvFwV1(+FE{ZuwT@eef}@z$8769kjK4tI5VetlsRFZ#8fX1;gqlUWsDJ1t>SqySgPR>!6?XkD z(&~1~X4mza$rjSZT2kBP^Kwu!_^QuAS_46yWlM;l#(bGMv~rJDt(s&-(wlKvNiE-MhQB*4-tw(hEH4II&IV|sBRC*x`BtlaY9J`k%AZ#QQzEHM&t4V8i zE#GQ*pn|<}38RZjH(gcO>}wV5tS44QYlMqC(W?b+`Bpn+<)o~#(6ARewRRP_lf}wG0Kprfx zvkm%o)wR-)02fd*%vp1*|rv@~tLR1VbGf@y*7X80X#+_;Rk# zT~U2S$wIY!s|iLMTfWt*wnJvkaboUL-m%qO>GCEn=h7{VzSq(gn>w)C#8fpE%(Yi- zjV}w;@~s9tPYsu5*f*O~mnwWiE2y%*zFZVR_XDike>&|BjhIcOWzs&-6>a0{l=z#` z2L=7yfqFO^`(oQcY5aqIv2}5Ltj~6V@0R#(^y4-oW~@W(i%kqqnZU!oBHB3590rX& zBp8=LZ>>n*sj>)g1mQv=?Uv{^bezLuUu>V`okxH#u@^WR`(hLM8_+ui{zi$v5$OWI zL*k3R*|0A*QND-xGGlpe1CJFVe-nC0kl!isJJBwIzggmg2MdnxLbnp%XDmJ_UG$%s zLj`!~Lfa%?Z{3owx9yUzw;htNx7#FNZ@1U%>n#lBg_DHq5BBx;K1hF=-hiH>G=9gr z-5XJY()gX~c6Xo%rSUt|?e?Hif!>6Cl*aE!x4RSFNoi~az8f6&ybQnWQu>0sllo!< zXCm0Ije8HJ@1XQulm_P*gg-#(`zSp~Y4G_*_~6uJ8O!OT^bn;FPz^SarN6rCz~gZ$e|3K?;jmvY zJQiRV8;<@NJmBSx1C9M~v5Vop3J-W(6lg2l?@BmuD~6!^H7_Rb*Wd{+?;_CU@w(v` z3kSmE3m*3opm$&fy_mcr&^+#CpsjGHCEOQ*ei8oI#pKEU?;;=^k8Rim!yR(n5C7tL z+4VROB}Tw6W>yOsU({UnLdCvjx-VmSQU#`)*_ z^)x~k83=wEP8%Gs_Rn{yr>DQKub=yOc-Y_5GdR-kA93iPFJeTv!B65nfX=`y>gX5p z$1lO(^p!pY9_x^6-@Yp_qY8iJ`l~KXqYL+rF+Y7H2g^SDjQg)#e+h>I4EARin15#e zEAy@dkpmK5!4kOe?|=T@vCc234fcLm_zZQz0L^7q^i2d`{tyZpWOOA&~9|JA>D z?+h9q{=5+1^wk^vu6eYN$qs<@uFtvlecgTI?|*vZOW*ARPkPhW&^%CIc1@u4rOyH% zrxWgRI{LW#3AmSi1Ns%u+z=jJZ6i8C7!!Wx70)Dt7($E>+P5JU%lauTxs88(C8A%;Jf|Tellj{x9f{o zZaai$X}^H)L64uOdfY^H2ObH(=b~C`BU;P-sMEDGNWBgs4-NMjN&h$>tSmnRWx?)W z=I&qO?mrFpP_CDk<|#j~~Jg1h4xcgM5t zj_2GR7u_AtyF1?F?)U|_=LNUty>8F@+@4=_d*1K%{F2-A0k`LaZgFe{T@I3UTlQM0 z@*r4yoI4>NcH#TL_IF=&f53HYJNoJ$%>&JsZT0wT_h87!kNeEA?N48HJr1$My*mE& z@wkWkx|2M>(n;b#ra0)_KnDAE6&E+ zdb>KbUb?+m?JnQ;y%BNR^=Us#y0x!E>*H}5uZO7ml@8bX#Q8>ybKeNvzESyvB5nDy zJ`J`GtPU6$r!d%dcg@M+E$oTvtX?dw3=S;$&z;kYi|VD5Xba0JMC~m+`?JnqEnn94Dz4J0ZSy3xd|9`AS)XZYbz<(lTfVHV z&aqqeV3y4+(<7J!&*Wghh)v#=T`V`T$jU;=G1>Kze73l>Zi1cnlyxW?biQPHn!VJ6p97&pP>* zFYA^sYv_JUsTFMjR@$sOp{2}n%a?U31;?!tzGTanwV?vj9W`6mSJa(CVugDAB`yo4 zz;=s$vYTe?DAHjhfP{s#bLU|#vxX2x0&9z<)(kKYD7Ld+Ip;Ndr6xJ4Ih4b^m}b8@ z&&^e}Y!!%D520_=I>|B}xYn1z1~kG7y5-Bd<;z;~v|Oyx$WaTCCaUGj+WLhvyC}hDbS>EW1KM>o*6CvXi|s(79F&X*TE49DTT@nw zd1vJayXDKe?02=&lV8i1b<3AE|0=2dNmpw?)gfEHtR-JUb}uCB4~8STIdDCyg`*Qe zeLR)SEh_f?n2n#E&qXE;yx%rnjxAr-mHzBnzO1c%Hn)6PTkECe%bGQGf)DBj8Ye-H z7Pi~y9o?cd|9`AS;MXg zZ3+INTNv}XLJ3xrR`T%awa~0)#L~^Q5mSD3T_dsIbYFWzW0?~ciME(k>_cmIL^v5Y zMQ`9deOa-mr`dS|EoM}QI+_(19@;idZ!KTeEnn8)jEnPip2@Eb8|`QVl?+C4Enn8s z`cuo7b<3A^a(Pu+QB-+io{66l-ai{0OjWZ>nbVHpRN>;$KvBcjjf)->dB!V zaMbxW4%62HbLyRnlU$#VXgg)_!s&g>mvvSeXiF7Hr8DaGd11Av=L@+~E}2^vry&i< z(PHD_>3Ry1_eI@kc-9;^_fE&Fs^!a?4BM(!0=98iG{{j~*;&ibTE497)V`L7>32R2 z9zI}O7feB@V^-MY)0A?tmfrGZ?d*jy{RoeRVi9dFDz5KWEpah;vT#0M%IWnrR-!2E zi@LVzQ5n9TL4qj7Y9m^WI-xriTfVGW2grA8#=WWYmM?27C6$}ZmM`nfa;B7l4^jni z|D-RhE-gu45^P>h)~!1pR+<4=q0~BbGhI_VZOF_3Enn6xU)C*O*1^zt*&lWFcc{W2 zG zNXNf=AQlVF#P!M8aY7!8&g#*bP%JbRKhh6Rm>D{3Re(Hb`Lb^LvJUCtfgq_3@tMF> zED(%`TfVGYzN}YPmrI#-@@4%u*ig24xsXV^CAv+b+tL4m@YwFPakWeQ4TO(v8XMOJ ziN8_eZyCwdeQv7#H{5=wXkHo)A z;@>6l_e%V|68~rLkMJHt>|T$nmk~v{M4# zE%DuGit=$8Vc+Uv_%>7XCBok?(f3HSw<3L?=`bPSI?aVd+AYy-=%XAS`&R#(a^->W z?dZ=r8v9lk`5Vwz1wOPd9F4%Y_h&h}4MF?D(FlBf{~AYQ-|8aYgWe_Zp}pZ~%nT56HM75xMF zfMi!2_-+^Z;LBa$Lwm%@L+&ngS>Qu^B=EPP{~++8Jrelc=+gop+9QF#9eq&XLwh9f zcc6C(d}xmZ{%t5H@S!~t__w3C3w&sg1pXc9xWI?@NZ{{80|Fn~BZ0pQ-7fHRRXj$Ozllc2kjN`k|z38w&--mhx`hK)gpbwxQl$#uAy&gc{6zB)h=LPy9gnhHJ z%Y_c2ivsOK?-1x-6cuO<4GVN1+9S~Y$Su$V=)2&Lj$JM^i2g{R{peMJ9zq`z=wWn0 zpbw!XfgV8-fgVKz0(}_m6zI30pEBo|kSG^=7=1^ekDxyk=$}Kc2=rUguL$%}^prpc z(1JjZp#h-rBV26V(4NEp9PLKmBIz*vD|dtPJ_hYM#^W(YH?-gX9qJRNakc7pZ$N(_ z&>PXKl*ZjsH?+sUPH7{&2R$wDH=&#mz7xHT(s)eQ4ee==(%4T`w|fg3q%`)g*A4CE z9h5fW+lp?$`&&-mt>}9K-G#nMX*?$Dc5g#p66kL9FDZ@3T;1;N=tGn?(!T>eO=&!) z>UQ6To}@G$Lv_1vM>?e;SwP=`!jv}Bw-fm(eIMcPLOTWiZsZce---SQ6jV7sd(a;W z^j+xx5a_+=p9}Qe=ov~I`Rzejfxi!Z3DUu?Zm63tGXj411C8S@Uq8Ho^VRtWhCk}P z@S6tOJ&w>a{{1;hhbVoN(#I%0M(JOmH24)J;a{M1j?(X?^mCMcAEh6q^egNHfQ~GU`{$)xhDE$#iKS}9-PU+_< z{VSACQu<#|`e{mkl+w>o`d2CaE=qrl(*KOo;BcJi`z)nDPHAxTP4fTils-Y}Pf)r@ z>EEFA9Hn2P^a`avN$C`&KSk+DO8+LMPgDBSl%9r4&>NVU>`jzPh0MY#Easu!VyRF{ zEWmG?-4#;Hy^E=Z)zdmL5`=o;L8kYtj(6q2Y3^_~Qv&$;6%q_vhy<&2s5enq(btwz zdODR@OcjtBV6KoUrN$GbMEOyyR9H=xh#V6ZE9LSyf*A-tmw*^JPNGm!uu=kJ63&@( z;SA<9>^Df1GP$h4iRR9x3b9h6Bm~GV;&@`K#e6Ee7+hK8gTMpGY9cE?3L$Khks!Q3hokf~3Q zfRjg_@&yIYX$~tBg9BKVnjr{pn=Q*9hvUJ#>Znlo$uFmHL5SRyMJvI<!h`~RT0dF+q4IGXP z49rIS{j-sQe($Nnk^X*f44%Z`NerHZL!l7-JLjE^g<>a%z3-02PXtel8{{D%CnDbI zSTqm}c|&7?5${as(Gf3R;~w#b0%PH|0R*Qcz22GBldG@@@Abk92Va`eOfaYiqGJP5 zvS|m34vGMV-vOE`-cG!&5nM$ zkk|Q^#XCBn;*5+cIZA0GgUT>{D$b!pN{(O2=~r=vN0gi)B}b`)A*Bw6lsXtv>R?Ez z1HV!Sex(llN*xR;bug&Z!JtwH14ibx&-o_( zy-Rtt!KBc}TRJ8;xjQ#*bM0{7;o9li<+{_g$F<+(b;0}|W}vVNu@miWclTi-8#Z=$ zHg#^^a?93RyS8<2-*MaRckJA?`_4Ug?Y+Ba9|{ii_V>ZOd$((^dpE#gP=H)`MY`Js zYYB#|t>Tmxo~o`*uy%yOc+QJ2Km5V;*}T~OKhSwH!;##YsB)MeNw|jr!@^)VllSKm zZX9@c{exW$_nL$|1%NFK1iuXTI}&bDf%^>!msj9kkZ?}{4zG`}3)tj(hlGP^x@Gzv zmvAs0w!|HiaGwSot`zKI`R$c(-vR)yKVXv!mlI#U-vxT7!6N@M99|dUahR~u^N-;< zkK3Za;Wa)Uw^M=p&l1iHG@lQa-_J|95e4p(5-tLC7nffq@BI?)35C3OO1M1Gy#AQH zWeN8J&_^xeeO$tQ9cU{(k4w03DR7#EdmZS57V&PEa9g0ft>XO&gaxSi&f>LPE8Jg5 zIIjZtH3`?J!2Py_dsu;cQNm3qaQJ=Y^AQIeUk`vJ7c8dwv>`h+ViY;Y%)G{H@zbyx(<*dt#F_d6ymH#$l1)N%}tT5O)xU7*6E9 zUT}!}i9=i-hFwnL{frhq$h7*7D$U0%=dl z%L4yg1ROLm=Ed%#@PxfnnE3+W@~~FVF2wK!|k`hz0BdT43)gkb2zUJ?&}=xUK`xEIoy3V zxbJc}+(xO=cb&r>u)%rO%KCf22Dg*LJ!peFz~LUU!HsaZgEqJc4(GGMo#Jr4Hn=p0 z(`<0(I9#6%?gb9lZ-e_Nha0fLz0BbTZE&CGaQK~2)q}5dxFH+dw>jLf4eq-f?vM@c zI)}q^6IJ>=@ZFESzoRy|og5B-pH|5`z~SCvgB#&+58L1-INT8%+$jzRpN^I3OLMrl z+ThM{xT7|>7dTwN2KP}8H^$+1!95H$&Ff{r-Nrp&?K3pn0`5!iMCfmELrX7)!@m$b z&z^twIfUSouX!+TYjL&;2_*?Cn{&cmK8d zv9T+G{s56~2X?k_E0_-y{T`xxr!PIr#&{IaVj zf4u8ewEyz;_Dh>PUEcN|yMBn$TdufVJID5X89m_I-*v3(i}~Zvyy6)@(1%_`Y1b=Q z0+i9j|TG*T(yRv2f?%>$`v*|4-BIkD>{l@p&ejn@o8`nLc_wg9b>3T#tTb0jKgG{{F_LzE?ZEn;y93zkDtI$scxZ+4B9!mi8ZSxpwcB_V%_P zZ~4(Z!QY?ne0@X4_5FbKye;wEncx4B>xoZ&e~bIWd)(iD);)do?k!t>?Ec9;5a)-E z?g~DW?1MPWdh{ri?$wcx90`7=e=&v``n&ibbH?K_WY9D^8vT#gD~iXVWxTEeq|p1 ze%9l}YqfGd-Rq!Rehm%Z2e!ZaqWc4`W82YJ|ETu(Jr~@bXWX7=-Ja*%o{MhJ^KQ?3 z+#b8K<>QZ%_@BP$T7uZ&ULC*3?Ww3+9;jQj$IsWT9ky|*>T_dpdTrxepM2sx-)!CD zJ&fu&JJzK<@woM7$64*YU5|SEMwBOhZ`Hb8pL%N_XY<}qJRfHlY{xX(#OGaSI-yzm zT43`O{f%I99{7A;RBof!M+dMxc+>T6{~oPRKJD9!HzLkAqK&%w`SiHfCr-O|alPWi z)8Cu@e!ltY?fR7G&1#GJ@gXitGCqCYm9=ks--vg$d2!-#D7$dq9@zf$_;&c6hd=AS zrg?Gm<6--8#Tyal`qbrCpNi+}>!aJ7)gJQi3?8q*I}@t*&Qz{XG(LyC{SA0e;Zvqf z+ps?6YS*8u*M4fBEA#C?o-0GSUUWs@nDqg+oQ_X_dM$ceh-vd4ITyFVr4>{zJJ=60x|Ki|Ka`f$pJ@EPRa4d*;3Grof zdSY==hhs{)WKjo$maEyt)KVskjTB+#=~Nb<0ZQpBiF_U#qJzUr3&dWrZ!wbq63iQc zDYxPgSe74vAj$md5p(||?1qF#OYjIzd#w5OSX76jAMhx*TFS4Mj*QKQBjeg+d`u6F zpVa5Vv5?+BG}xy>HgD1v&%|P~HwOuV(^o5S0_w<8u8>T1qHq?Hhc%7QXBFWC(-LTW z>5-X}htgo_p#JiJb0xGmhDmW?+9xTpf4FbpV1M7CLEt#kW+I;~9s#f5V8Z!qu5hM& zM`W*Mz}`RN53-O5QV6qH$gHIbVyM&_uBQUbc%&!HD7+QB|wYMt1h+T4nXwMuopBzod$T&Ki4SM!VOY|#gG*g+TK^ySp3#C0ezCb_9E zZCR*>?Oivq;&PJD7MIpdu=Ad><|2gZ3@L9;Ny1_8##8_T*r06E-$YSWJQCIX=3?uz zdaej_x-TMC zIO;K+NNAt}5rxo%5HVUF2BVErJ`}=B6?(A4(T6C~!wjDO+~274D~aq^VRsavu?Z`3f*fd z1X}&Yg#~Ooz$BA?k^xrh>$g&}B&5@s^yQ zQb9SCw}cuwsX3IxyqK=(eNY|ga%xpATLluT<@(5SUOO!l*nmb@L5HK@A$=*iq&sP=e}8Ig?S!LHoQm*2N4GUATvqZ1)oF$qo>8_!iHKMZyq;iG4L6_LJ_ z+2Z2)>`H1S5*}+z&f3aEY8fmtR+X{}RwfnwJNIT2l+(7-06P?n9oA{3c5BG+HSpn?zzReyk=VXminyE%B+5Z?f%#Ta#k5bk+@$~;y>xv+ z?fOqubhYKnl;TS#mVG3b*;jkL%x{xDy)LaD+* zkDwTt*rwZl4r3qG3h%MJOhR6Q&)<7};E3MIT>sG#_m<*1YLry#rYe-CC zEt5>?5m&rM1%gKga357;F@v4a@ z5x{B^JwDWIy~|nA;CMyT3zv_iXtX=cuR&IkXzNi`EhAc&m%=h8*w>@jCeWlB%}Pjv zo5lv0)hoBn!hRjOSx&(jCep1ns|sfq^?U)o9yd!~K9SX%-k0G`$W42n&Zfb8*+MQ+ zXk;pD9HVL^O;m!mkSI1X%E4P98}0<)bE`22ZJ-u_jHyt(VFBv>t>xFn_B#u7wMB3= zrkr>(w#IfdDUw`)V|&VVd?Is2H_p3N3!H*)bv~=3apfhLwPH!Rtu|{gZC4j@@Wg4c z4#D>UA!R_rAq;}k6AO58kQ{^*Fzl0=@UY^`0)D_gK*8ZJI0smP7ug~u9U82ZCd0*@ z=+)vXl+KCk78VfzM%=`wz*tU?RoIz$RXyN%HNe4C6?@lnkQD=NHA}Zih881d;v9=N z;5Dn+NSjq)R)RC}>6kw0*C!7-N{dCZt={u0pHC~(hIdk0 zy^!+8rGkc-o3mAhWdO@{Vka@Nfc2%*3=REa#ZK>OnT19CL%8n&j2r9sJqMvd%f`1q+f1gtGFBs^;lf{)Gl2mOO$H&Rs|OG|CJsIMql zC~OBq4@&3Fs-{#9tpz7z;aGj?#%|N<52?|v;GDQX<~#=wds&7y7dY08wBV}M6gjXJ zFO!FFF9~VNRB!$`d3axDAyLSrYOM8U*^8R9l#Cm!X6vDx?uzM!bFIXurz63MKzNEc zzOB+9R(1iV4j_NatI~(+s;Pj}-j$z99EZ}zLNW34Q*A-DxoC}VDoZbkSu>7*==C*L zqNsFE+G|;3PH^~o1_@#+8Y)9WCv;b#o&)PMwbgeqDZCuk**9CB<<3m!ijRWM;Sfsf z(R%A(SwO8htg)bKZr{uRkT9^#5S9({iqe*9fi!PWVTM`)il7lqsy7O-NgA93`KH)ck{ke(_La z&EdgO3;&U+*6{wpk%q#L_Kh|WK5lFqcRpJ<3*W#Ojjp%CNP=b7jQ|y2{i!(0hp&0?#K_%O+$hL6-3M?%+E zx|Yg<(S>mx7P58xs|RAS&`eyPjKM-5kjJ94I(7vfnu;HR25+1h)WTK;$OB!U918)E z5aXef;b2G)4+LY8z{wDKR`J4)Q&bdI&!=Y%v9qzUiRoBepN>z2W*{045}slpDv4iL z9Vd~KQqZy6^;kSG3F)FHcrz-SKSy{v9!sO0Gi>Y*z}A(I~ALaVnv2v?ratg*a+l{BNh$wky718qVaI>L}-RbM&~A(vRP5$O?NZ1 zfSuy?!M=QO`7+oufvH#^7!OZR>0oSNHl)YGkHbIF@DW@Ppgf#bFrA3AMWcY3WO!PK zvWo?dhhlsz#{!e#$YZedIyuM{BhIdvnwd}}6o|pTK&C-jT*h)W_ppqBbda?#GZ99~ zA2VtQP1$U$QbqBZspEVaNnznyNU}$&W4VGrxpMi8ghIwU!!iz9!S57Qew;^rA^`J) zaf@lTnaF6k{9aKZuvsrMeVpop2_~5#vRNtXQK zf|Ps)1WAyfMUgN7>PQrex@^f-66b6VCsEG2jnmqW-KMEs$*G&eaa*}b+oV6YaoRKo z?SD(ha^j|L^nWuu3+xPc7YiPC+IS^!_uKc)o0&J~&d$y#$1*{lC*b7*ULoL>0?rrk zDghS=c(s5F1$>o&*9iD(0T&5)t$^3j_^azC1FRF|>jhja;A;fDf$AgsL@CDxLB3JI zP63w)xRmNktub9H$TtbtCE(2h-Xh?w0^TP0w@r|57v$T)&gJ(2e3&d&&yFm3`N~;_ zv+$lBcUe5Gk&~Slk8pBHkV`PZJO1O{+f}dVp2c>!R={KjS>+%_)s8#fi{blg z?IypH4R|aG*ba|t_;%c-bEO7@lm$OcWhV45TaahN*E#tTLB0eYn?h@oK_!uYOEXX&*5l+5EkZ*wqC*LZ_w?YRe$NHKJ|2DXRlVg3&$+yE6job$1 zu$;pc@CvD@*U34hPwUGV1|ej9v-!`H(-9NrBFIQ(`9aQFt;$>B!W$YD2RbGQj!)NDd;0}njM z;b!<#4twE~9BzS=9BzeC4!1!Uhka1T;XSaP!|h<>upfSs+V&Xj*8$(*a3?&>;V$?v zhr8jO9KI2P9PWWi#N-x9wgPNV$u`R=EW!8iKEb4z7D#sZQ_PJfw*8c>P zy?qL#YjoS4d3Rb1nQm!x(JjuY<=p`Fc3R;bJ(#Fxe-jK)MFT876(& z0%-&EFx*e^MrdGIiJub+8CK$70zbj}C1syd_zuG#pzb%pR~S~}?}AS-OuBsq(q?!U zhqu5T43qtI3Z$*j#js-kZQ$ncc6btb>QR7Y;XxJPxfC%8Tk3fE3I-o?{|SKT-+<=` zo}~tWF>nXSki= z_cM$ez|-)dF{yhG!yjbW&G3g9zK7utGkliek1+ghhJTOY;|zb4;R6hRjN#iE{y4)o zGW-dKZ)W%bhHqu~lMD|s{3(X_GyG|W0}P*MxR2q_F#IltKg;kW!=GdL2*aOe_!z@q zU^vL|7a0yQ{QC@_WEe9IweJMOf55Pp;Xh>f5W`<$c$DFX7`~I?FEbow_>UNFW%!R7 z9%1-lhJBa`D{v5`B9y@42Ye?Pjza~GL?l83c#f!7I6ho46dsry3DVV@paO4Iu0=4p28_bx-`-A1ZLCpCE2&!-hCOVef5n_j(QtG1MDA5DkRK;}fyHF|y%L zA|(nWVv~ajs#5ow*GU0w`X_S5(?E78()n>Ff6%Rwmi?#zsf99(jjG!sr4gP_uv-5qVOV zr)%7cACwA7oXmE!Qz3ar%?*>77quQ+$_YqHB`i8mjE+xEOvd>HSH4}ImA#eQniSV) z!dEjfUvD>VT!b&Yaj86J3=g?ajLfimGBKgGUP^--=VMNc>N1O)I;huhWdb-8!>tE>C`wN-uo>MGYw zyZlvEt^nQ%;GF>8AqyJd-+ivWfH$zW-gQ@?x82j;tiT-z+x)JsKsSC>@A5Xe8(cl! z8yj5Yg-?Ua>u&NLtOoz+fXl^-yvs%RDjR?v55C9fZmRC4bM1P z+7T2swh9gg!&OzG>TswU<-wkwn=&AK_XgTBqF2=;oxEHbiA96jO4?OrCaN)ZRcR=y z++i%LH5OGFiFP&^O6m+H)kczrorV%a8#Nf(p~27$I}EL`!_Wvj3~f+vXoGq~8`K-x zpw7?+b%r*mGqgdSp$%#cZBT1ygIYry)EL^J#?S^ehBl}+v_Z9@4XO=oP;F>~DnlDo z8QP%A&<2JksAKi}TYaau`cAXEUPfJ_-=e;g@`S)17p!!t|F3tXetUXDWFCo8XGlq~ z+1W^2Q*{$Mis`Xk;5Ff0GES%-I2=b0o51VA zyLn7TPAcztJ0FjCpiJwp%KN&&8$wk>^mA;aSypzrZ_% zGChBf2|OHb!#CBb1I*$AWzSJM+M$H40wYA?+)bY!(q`!|L(8gEIS3eMV7ZK~} z`?A2hWWf8BzNYWQaG9#WHbehGOW(C`q_oeA$H4X@sW_qv9+!-SWI^D@+YMV_&Y@>Q{hhf`Dxd1V?N zPF*qNU9aK2&4lOI@UA!E-KOE~HsOtFcyBl19o6t~DvV(~&S`j!CcFnUJhut&Aq}s| zg!hDo=P}_utKl`9@SfN3NF8OA4_?ynT1S)8CW6v`stNH`@%kjZBN2KsVm@^=b8 z_u`N4^fkfuCI9@)qrN8Fi^py7q8lzgx+t7Zr@~BKT?o*F8&P>5m9($VnVGV=@n`E_(q@YgWb3!Nt{~6Z5`9wjo9HS3`HVZykD4|= z<6PO|L|sm*tL+houVp$1W0sTBu=xr~x3xU^vzg;WM-l#r4qJ&0)6E?vX-Lu|xBZ#Y zb^QVSE#32Xn0jTGr^>#LXL9ZE_@}Y9Fvq zzi?02FR$FWs=r|4YTv5<)xNy`rPnCGRd}ub$i1xomFNqxA#B53y4il|3Wi`?%WF@< z=KuOBi7OV3#w`35;_nI^0}}T#{9TW~X8bkcPfA)U+Dg;tu}5fbb^1ztOCyb&o_ZzQ zdsXzQSC+VXqqdo2c_&_zF50J8dA^JHvIlK5Q!T6G__yloKeyqBD#aI~Pefa{Erl1S zAbVz|&Gup=EFGETIfbm=XkULrnZ%yQdQ4y0*P>vovkbdis@YjOh}LDPT;G z(U@jW7dAf|CFxPA6IVytxDr>iYHd7r>=;zG=RdYS^266IV#?>)fB4!H7oSJJ{_>UV z=Dg@%V$SeK?K8)+&P5wtS<|aM--*JevYCr{-;F+t_76n!W^S;55U-nRR?`p>J30>A zm)c)EX@{AW055vL5p5Ihv_;Pdcg{q+58IZ~8jiYhLwEFk;m-ZheBn+$OSek28;MIT zo^5Dj62As^J@sg`m6VYcn1`O(w7Nflzr1$X?wrZWTjpPjr8f%-FSw`kY$fFTH~Y~4yPPnG8O=SK3eCMWSGVYK^>KWxJ? zh=XYn(z12aaGTf9`B*>aTd1F-j~BKCry*~7%ck}ZM4X4aX24c>X?NumhWnuw)KZd2tCCwtcw&dCaK+)Wc42==ay;Ma-LrO=y0V6 z`7O?Ok^7&Cprqg72}K;9RBQJ*t;Mo^**?~KJ*ku@l1^&95`A2Pyq31Z-zFi<-gxP= zhe2wZwz*3WH%>QIVhFR=W9^v3Zh~&>WR~B7b_d@tx5SN^#Ez(T%CC>5|FSt4_8OFw@5RM(sJyZ zC^r08jSVF?+9PY#3yO^B&0$t+orbNd)f$M^n)AD!aW-IU)j->hsYjN#E%!Ma9sSFb zajK*-lAcS2uYt9oDI1cq1T3sszGpCh1@LFzLt06a%ZQyxnZlZ?8X+M*Jn^y9|F>v=^z?0ZRXj zlqsdGUF;Fd8Y_d<`u8t3&AzYn0?4gck-ekcAM{e`H1xo_oj4(xl8nq1TO+IIPp1M_;8P8dj9lW^Gg9Di7% z^(4lE)sw_Vt1et|K7%^SduaPT^?9bHkd9C9GXmLuiZ9a)ZS z#}Y@5!{J!!$aO5s$#bm8nUZpjOF1W`oRd<{DJkc)lykR~bC2XWBRS4Wj(a7?eUjsx z=^6Sxw{$I5J;w6`)bDqm%08WSxBVXJz2r%_AAj1sm5RSZa?HwG zbBjN|l1d)rx*vb~elA>o*3JbX<23HoM^9y)w%<)+ZS4Qz#CZk!|3>?XuYXMZTpT-- z@mOni&RLYaRr&_SSzD$)f_^rwe&?wrr?cTxe#xL3dXl>M}HH$K^uBK8gUvH^PT zN11+ETev)+?Yr!yVL3KBx4ui}cF^`4wxHie@paf1r<{@b&qjXg_r2%eKXRt=b20j4 zX8C%tY)j@Uyb-q5=3nyu3j5w8Z$|#T)+D}*W#hTEjq@v~X7SW7GxLA0A@dZh_rZ+n z#>}6Ywa*y;`})3%UsvgmO=O9zlhRi7+D|BU=3W&4e8n-z$KP{1Q9ttZ{A|AWIWDYbqgUadyH-(PgZgd4Gjfx8MKMPcrY;$oE#q_OPGa+ zlx5yW!sECrA1()fAQX*~eTr~>w1Ek-OJDgAE(sqbyImMDg#VrMbxEK=NnwU)B##6iL9uV@Zwdu)Tjmh0Q7WbR>SYogOcNQwg z1>VRG*}I1)VuRsa@R5D7h^5IAaB-XnK8zNh@He|h{qsr>Txp3VM?Fmrf<;4C)mK)R zRaNf51^+EtGZY<+@5a5naPcv+TWacx>OMG%`}TqMLw*|RdBtOJP>IHHC5;9`4C_wZ zBB(qb#ZA3}xZ7I-*IvV1LL?*OlTH$pFzy;R^jnhXBzx=RRcgwlC7tD6mHuRP>%28q0UA?eT zt?_W|Anp{!M_iX3pS{1h3D0_P6}__cfUxQ;y&;5p&%^dU(PS0f26 z3gw~6&=~FoGm0(w+%gcg8fQWlR^4qeGsx8Xim~Zg*pQ;aMGEP{W=vvLW|HBN1vUXK z1$x_(&M&zR#mlj1S!hB`N;aRfn8rm&Fjez{7TT0jnQVu;fT^a@d?-G=Xo{`3lo=-> zW@ilf!lWc_-a0=MpaQj1ChQ@faS7m5$vQiS&8M0r8!HDV;`mG#isItQ*atU{H`x*} zJwqNlG#V|Z-Qro>an6cAQ7Jf}Fk^2NCAh)Z++E6{*dXnJCm$y*2Y1${>lwL}L(w#C zv5}dGzobq}Q!A!*j{9OBx@ifhosnYpIa3La=)R87a zgW<6;vZTI#x~ftc_nAEsR8bl(-E4r2%~<8h?rxuTZm(tPAP#96wFzom}`g*E|#^117=!;Unqfve{EN84gu;{?u2KlFI`)(x#US zG?d|xK^@9-WL(9+Gp#ZleoTyohYdOn8jUJZRxb=x$3h3fr05!HOv>evSQv-l!lClP zu~EE8r%&XIIAiywDV7Q*=_9frmg6oULx!E>WIdp4YAv`?x>QP37g~?3E>xS=20D>3 z&$*%``AHi257K24xC;`mOmy8mUc%nEke^wIXlZb@|4LX^+R3#=E zyRsOU@etWv7zf+RF*~y1)U;OCbHruK#nELwcj^Xk9u`p(+Sh%sJ~%u$9JEq)O#*>+ z-vDmJlD=w7qr*QMPhZ`o(SbV>S;&u8l*sYH*l2YAu^Nrmb-&(`uQ-jjRmXcTLHrEUR^;Lbj+F_ufjM8^{h_3CrG7GIgRK z`>}~w=upU@US>j>oM|0nsv|{{4}=WHl4og@qY(p(t5mb@5@{n6#7?hf08wB5M&L3R*`A_GjD=bbt;RrJ?7z0GI4;zoSBwj`dFfdEZIkQ_q2L@gSgGT zxv#VN>WCjYt*LIQ)pwq(kkW{8OeYjAH*MLHsyHqOGV#Q;a2fbzr6ZAYN=#jT05{<( zHyrLVASB(6Q zthF4e6JhdVK5d3Fa)&K~LC?fA+~&_P=1!B+IpmB~lFrBK7ArM9o3T2e-aoOg+iftA zkc^;S_GEs`OoQAsF_FLyVkkPNB;9 zE?QDU=08r12fJevIHXADe44jfCWX#p_(IEKNXW~m@xigld1bujHV=7l4&b!0c^PJY z85dp4WQ)&+%IaWMT`*n0(yS&Ts=|p#IEL>w=8=7g8tj?U8NqW-Vxr{WXe>eI3&jjx zW?4$?4x^ce)?9ZRymqkUx^rK9(AU}P?P`h@d(45kSzwDHi2^Xpuu&)g;h`*VoRSQx)yqRrYuW#RFm zU^Iqrj~7Z`G&CMu@V1OhLSC>M`A}pu5gwQb#pd%Ut9(W^pD-~E@<1p)pN5M}g`9UI zfUjGXXV7`%0@Tsz?VYy*I1i2Rc?jPRa3MpCA7M~lFf>302kD29 z97lZ-#@(FtW`W#LUqIow00o=%E-e<)$!p`eu&&eZKlDH1GB#=G*hq8Gd8ml6+OpllJxX;1%e&5 z!HyjkQmsxe*m~uB_Ulki`)siq9KE-tY1x9~s_Mh7nR%z9K)ux$@CEmE1e-d8O&!7N z>iO$cCQ&Yw9zI9lduo0lI=$)A2ZwF}Zx&w79`P1wawa+zGL}hU^g@W6CKSxYzI~>~ z&~>0YPHe>|)#2R2nRJcq;;fn88F{bUK3LR%1ODSela!H5d0;Y5`l&ht{`1fy2bz6d z8D%UPQywj~Ek##VF9^rel zv>_E;%bt#aFEF=o%N?G+xx18EQ*f9cAhR9=^gX3R-sf&vh_H~XwIF(MD&A-m-@Sx{ zN2a;PPos~_%Z!C$qr%b#3#yq^SPN~3RJdn7URV#i`6rRq_2|7XOzRrI_MZK!#Ih^7 z$s6EbKV{}r-q)RBNmav3eU_EaKZ0|staw!soQ|DY_L%K{E}aBk%e>N1u?d?G7@WY> zXXX0Gc&Dcp>9kw{0Jp*<6QG#N~62! zSznd8mf_LZfkPqT8*)p*S6#}rH8r*TM~xY~#|>?@FPSoRUt7~KFZVkuch19ouQF}i z`qRQ8dF0=M`w`yR}~XtPog! z7&me`*Qhg(wPD9+Yh0l*j;osBx(Z}@g>vd?Ij+5k-;#&RsaOu}XsD|ms;ZU`jSi1e z=jAvMOjk<86qt{Wfu zI|4Y+hp?r)FWBAV4R||ycVmUutS&=GRu!N(g29d^FA^ze_U`q0yg^^JC*XJQ_0oH@ z3T!iDb>rxHSD&J`FVNK173d9i^|pC?&>IcK*Qt`2ChfRtGxeONLa^7@;SKbhgQq+`i7>#K0Z6B4UbxQTMt1XoH(OJ#E_1CkIb4 zru4ZT4Mqmdnpv3GsGACB4Q;AHK+9;glYxW|cW;|AnxMM&``W!h<=p~~AE!LgUiadis#t zskMjt=0g)NMcm`=47feLzOK$7E*jA14F-I-;Gb^aZjumaJQCKMlxQ(8aAeij6~wd) zxLdsetuHO^4xj&K@`+H5CK*X|`Ox%u{a$y#o3a#3E@ik{H7njsF)$o->`RRROZgTh zhp>?K1!kM5x2LmJ8%CN~Bp1@?(d?MYAegRrTaBmR>s88(dIPOO$`odP631Yh8=nuF zbsn>m8oGU{a>bP3WIcaZE3=2Hm}X!vQ&`O zY?C=#O|aCRS?j{4L`l2fg0)BafyuGN=)e(Nq;@cZ3zguV0USCR4w40G$yddrbvOg4`kCr2>DcAkU?8r>YKe1^F^6Cu=+_$1*{lN9CzC zu=51@aw;c#jVQ-*LB4{@8&ol@5acTboKN{=KMUo^7v!s``~g)As|0xgm8aHNE)e9a zsr=rg`_+QHkjlwEOUh9w$giSuviF#BTqVfYP3|YAPq|TPw%ag1m^zb5$`E z3G%gqe61i~N9C#TtrO(yshsTHp&aW4c`=ofeKnM$Sdd>s+35=i6Aefa$F+j|Ix0`u>pDSR zCdkVKdAT4j7vvR!yh4!6RGx~jEXXSb_mzUYN^oB#$g8P5m0zj_d5z${Mv&JE{?`if zIsw;Hev@i$s2AirsN9*9?-1k-RNj-6Hwf~bRG!MeI|cbJDo>^7E{JjM*Cb?Va2C9L zd~0 z8y?99JeCA(hjICCxgcK-U*_a1 z1o;a1C?{Vj$XCLCodG_g|Lm2UnR(| zf-bWOSkh8-OC!ZjRj z0Xv6V;pf?@^tVA9{4Ixl@HmI}z$ZA|4#zp{hY=2UKnI6Ap@zd>d`{3Oi-V1{q-UmJo-vly;Z-%Qld<*<{s>_7wc`N*g!?(dV zIea@j#Nl_q`#BthgBEa5aYy!0V(l#SR;c!;d&T0pH+o6u!jaJK=r~$6%7fakz!U z3Ahe1xkZw#0Q;k_<2i*T_*;faF({DiAY*@&$jKN`0ro%Rtp7)zc?zU#xQXE{6fc1$ zhD#~Vfnp9Xg)D}hRGtf$vHwBzlQEhC>?}UdFd366kn-T043nOAfwUa{m|-&JQXs8> zk26g6XfKdf!ZC)gr8pmA3_n2eDhM)6y4eL%0dzBbFU6~&fnhR6QXmz=wG0nad=;!= zSc(4{$YQvf%CCl(u)QYn!Q1G*2!6ofweTH=6@BaAs|CSwEzk_-L| zJtpxXV*&-zW_XcdMZN{T$FO3Lt?&fHN_e)xml#&kXFGg=Ve(90AYBV57*@h}9gK3g z47xd74iy}(fFgz!|7G|uY;Q<-6@8WPLxvT36+FwZVxMYwkdxQIInI489Aa3>FLf}$ za1#xGJ?vrFN%0QY#c&VB4d7&0vG-2MVOR;@E_f1o>QR7o!-Fcob17mHm(=m{6{08i zRvVD`kTcOk&Zo$EuMJeWdfr3s-wi;*L(aFc^BwG5M$YKIpWz5Q$Jlv_oKY{yAH;n# zJ9o145IJl7r}vRh^hlEcW8^#m3O>m2oeUphIL`2k4F8DXml*y%hW|f?KgRHXF#HvU z|C8ZwGCafZ&l!H1;Xh~i7Yv_Z_!WkqV)!z{KVN*hQGt`Du(}>;R1&Lp5fIDKgVz(!~c)rs~G++!)qA+DZ^JY z{AUaoG5og-uVwh38D7WmpEA6j;cqis%8h2v0xZ;%q90X#?4D}1kCF%%w{90}4@H=zP=j8@>w;b7p%_+TV9 z5r~WqCzOwrw8C(r7dM>a?=<5UjQkxpu26qKbE_vj?7=-8_j?WuY3}-PDNqe;4huIt z_<3eL>S*pdaCJ4p7!L-iv?3vF7lsuqNH70;OD<+o*Wy~#!*p+!Hajt!sNB(NVs_tH`>G*^5D5)U97<&sK8jpe6_HrN=w0Hz zA{ILwOoR{9YUW@(lDe*{SFWLn%zJVt>q?iax2+@S3%C!~y1cG#SF@|#)#M7ec6d8n zxKHe8jmvveFYXgdKmh-AxLw^|mwT7Ly1LI_Th-^Uu5#V9%U@OH3gDdp-U;9xvZ5CL z-RJ5HcmsRuU3Ud~+db{g3fzIP&F|_8bmOv4E^m{&!PVovvB5=V95uMS?k3;CYVeN^ zxLiGC!_0WX<)WMA4gjgHy`)T#+Jz==Fo?Uh27|$>9YJAJ)!<;Tp{ll~uD+%L<-wkw zo4`8RyEo955xuG&>11NhNGuxEHZ-oP`W?oiT4Pa_p{TCGSX5^$sx}nW?lcw|$E&u+ z*j1&WsK(eDHOAJcF}6mvu{ElVtx;`kjVfbnn51%*u{ElUtx;)gjY?x{R2o`ir=c-+ z8rou~p(z>+Ezw|@EgB5%&|qkW9fnreVQ7RMhBl}-v_ZY04eAYTP-kd^Izt=O8QP%E z&<3@JHmEhUL9L+;Y7A{qV`zgKLmN~Z+MwFd2Gxc(s5Z1gm7xu)3~f+lXahqN)Un3* zt~{GZ^a(i(Q=zd(GIHCY@Q9;)pbzNkrOCqxP9i@q8h=+~ko@(e^vt`&J%x z6+>j)6`%E3tmqLQiP_En9sTy-o?bYaKyTCuS4^6Gy7=u0wC2%)duq^s{&5|wB*QKT z)n}lJyAH^}N zP&hO&3O4fYCkq#3#)r1@j@pXhC}bxQELon@u~f=kvdUH{U2Q9}t+lPU728T}E*ri* z!tr!`r&RE@l zUcx5te8^FYzbtyC{86t91s=774lh^Wk+FMKH=(Qg{u?i}{x+j*h!EJJ^2j@8EswmT zAnza417B0n;~9bX1l}caQ4dw$V*(F{>7h&|;aTNY>_YgTPCmKrcOTc$o{|gUEYYRfcC&Lyu*GzA-z{_f1TkU;JuCl@?K3nRNiTU zmxtv~TRv3YA%REAeNjP?yIc%dkJ|~?9#jj;G6}!Ttc3e{OrHln!gt<@@lb=TZzYm z7J0>Mt?9cTc~;_^htF_U!Z&4+ciAE@vff&Lc?o$|^640MBCN#Y1&h4iYpjLu`^dB6 zuYZFzeV34DMPKtqYrL;oRIK=WzX1=Y;c@+;EbOdhY3h6R`oHlW zQj>=Rd1L#MFe!TlZ>fDoB263vcmdm*C-Axy6%c*c6@Y)jA3kyO#JkN89MVOJr^`;@>-X!K!GPV&wOyrUW(X2m3LQsA9J zo)hm8e_i-f!#9Z6+IV~(d1yk)!>p6!-6-&$)$lM&Bzd(0?=tdK`(3Nyk+5q0eI0qK zUEXHG%lk-*cfAR(Si{?G!YkA8-fqIXUc9=X?Q&*yrUXkz=U^B!|OHS zJ)q(BneZOc@b;SUp3w02ned*~@NP2UJ+I;2Y{Gj7Iwc^^yVzcCYDv4(fRgjc5F zjhpbU*YGAxczz8pYQnos!@JXjH>TmmOn65%ytoPPoQ6mG$7()Zi`RDismBAzE6Y|< zs*g+hj9T8eu;X}&bWGWSU0HgNGxCTD=;40|;43P?v&xfe8fu-ILtPzj#}22nsR~qN6Ovx#TH6|1k0Wh=p-Z7SNDd#3%&Bd;yFxXyFm8P9Z{eVu37*>#@wvuE+|D$n`X zn)A_BiEYX~b$sfnDcf=P@#Dvdp5s)H4fWV;$5D@M)5EVhFW%Q!Hf^`tPub5&zqY-+ z)?+&rZOt;2eA{C?5p7leO81q{Oi8Oewv*9T>AtRCUWtGGl@*eG+E$|6JHh0~QGP;@ zlY45+ln{}aNoPuDqC_KJ!}ff z&8ggz$eG=v*9N>S4Ub+Ep5`9C#(Vjid-NLbIW_m_HQv+pH;aTN8R|+Ugl+ULi3e0l zFJ!;4@`a)o2uG2g;oT6QPm#1z!dGb7#`m;w)-nZ#;?90@n`h4F(J;*9=h;~p>@*DalXeyc8w~@-XHtm|x^oGkxa=InP+XphpP->2 zbxfXg;^YYo#V3EN)Oxnk6SUq#%L%oGbe5$e&0jf~zpxfOTQZ|ukr-vM`Yiu3>0IfI zO_H!)JaLBPn!Gb*Gx5CU>AbviXE)7AXbbr+=23Q zXEx1b;W_W#(#wspQjh=MQqPGglBdo_+=KR0Bu^4w9K=tob;-4)USnA3eNBFw8c5~0 zN*ca=8oq}yS4j6QKT~@7C(R^pNYmMy%RKMFP&m=@*;ifX={TdDF^t~FU!AI>p~b5c zbyq+4*T|bp)tBV6_ZX$=T4%_K9cU9j47a_SVu=&3W_mNcfc&uJp2+N}4$JNT;$e7oEg3+I0CRexk>&hV88DGV~&C>y%(L7X)dB`@DrA>j$(1RhXQc^$-jcRQY8nsVwy#M&|r;giBxUo(u z|M`rq^9*dVmEtG#7o<(^Ib$owbLq-6d1pb+A!&QG>C)Dj{G6OqSPG_c&TYFKZ_C3v zrFq(sm4~q?^W;r0S+jNKe0H73i*-QO$?Q|-j%44r`Ep}8`(*Zg$aR%@vQFlm)z&R| zx7a@|Nu++knkBE=3%cnKl*&|pF zTy7j7HCrC*%P9WaPM<)Foqw&H^siWN%7MKp2klL%ce3zK7I#PKxse`Ms{T=~rzGjP zbQV(#>!JL|x@K&7S?A#8B75GiZLhm%S#w^5?L`+H+gDw3Y`pkNCloc?B5jy|);8Mu zZ4o6WNu{WvpVTJy7jFb|_kB#R-Y5Mkha^o&XYdY&;{@$zotQd-SPfT>CM-`4VEC{; zX^f@ZxCgNn!{1Z*vkgUC-GqbrUu^?yn8Q+*Q$nWg397ZUQdWqCNv)mYDdi=L=D7at z8!owKY*|^SvhT|}N788X%q!U>cepUGT!(o@lA5q~wx7h>Vpg3_O0a7tKjpdx)4G79 z{B<4|wnC)!P&DLI4gdU8d|rD@I#b;K!`BiQKZ)X-AW!^4^$hSYnF zL-yzV)Q+WUE6}UT&iC3c<(*Y(eQ9b>N!q#U~=%aQF^;>dA097`R!j%7J{jukmmQqFNH=Y*7VQp!0c<(!ss?v`@yksN0v z$63j7ujIH-a-5SK?~xqul^kToPaX**JIIq*KmPu&`?*9Xp3)-N_7wV~9*^NeqI>mS zr=<7Vr1sp^@buq!m$lNfXU^vqrl*6Ro0h3Ksh41OtHA{rJ=O-yu0>1pPt!}h!3XU-zU)4Z%Kj%|PY{9K$mfxOK%E}w6P zpKnHb8ue8&uj93C40$s^+n89oHfG`cFGfGr<6gX=?fGe&9=!>6NYn| zFf_k`VbG=ndE>+Ea3=|Zu?-d{?-io|#(pl2-N{==n)mui$IHE}9se4KVR7PZ)+R1i zTk)2k%CpxS-HpOCICn{8V%&Y$_Sv$p-j50&1KXQui2Isbf1o>PsV z%ifIfm&NJ#{qKn9-16-qS5%vV$}cX z#`hMg>{hAXxAO4>A5(0$hPQdJ&Vk(kFI?m=%iu5xj&uQ7fqAav+Jn&`%j)1=)1X|-+uoWBj1_V zBX36C_2&4w7~iADr%nP# z$HFmZT}5TRb25snwuYTG&TRu^*9>P(W#x8f@5IE|E+^fQVtl{z*4m+(y1|{dgLh5mI`Gy6 z-4JGXQ=iY@EO+!a1>MbigZq2|Z?LMarc%aezCr8XCPoibOkjX;TcQKF6U*-5iP&H` z7kuN<$po=9*|;da3t$*6-s+jGo4^nB=aC+`69`L=dYT*ri-xSKudFVss@ze75^L5B zMF-=%;&zizckYGipSuf5{=m#edsDE3V+_Sc4~ApB ztMEaRPdS=$OD5aXOk(IYUJQqELnAD+x;Nz(ue-Oe#~W<&d(#r+fiZp6S}lYm(`sZC zGlNbzW|5<$X0k$zhhqmv2Q9=zj!#Tt!A`GL;aLwZ<6931Th2RuNQ8C2F)K9ty5{Ii z9-6RVdR-rhQyDW0wO{%yBO558d3LU$x0-nRe#aBIhuoaKCXVI7iP+HSL~wyM$?-!A z7c5jJM+Qe1T%kNP85#=?MnxbYU|lu`11> z^5F2u0-J!Af`w16L-BGfS{ABh%Q=f_T!aKuH7{tPO(~Tp6QdSdy^IZknc`4Y;^9!bZWK`|IG`|NZxki*BWZdaM*fwfOF0x9 zq&;x8_bscP-(;uL$T`_6Wo|*Ho2-PQY1(2le@SbZrdCYrTpo=cOp{YB>A=Tzvv%K9 zhou(7iiUY)AetI1AXJSU#m?ybBcf;V>4EHvb)=7o!e`f zI*3DBMs0!`7daVP^=ZzsdbN?ivCr%2_4?=PPHyt-ted;z)}02GmT?Sa46V<)8P#}F zS8|(oXH{j!!R>4Ecil8MS8{i^L90C&I}%Myka+5A9tx8Ili>dFk#us?Armqjip^^x zjKi0DtwTyK58y~!8p?3UpbpijL5}Q+ggVnI!{NuoSa{f=)1c9)5@q$mKy@s1AWVv` zk;bH49*Ko<7%m(t9~>LSi*))#zKAn+Z#GVnEYoqNE2IRmJQf-sGVC0iyID*CE?R~F+k9vYvZqZj3v9ocYdS}W^0;L|h>poZ?93C7F zS}D6Gfxxp+#?hukO{;)hOas#|LHy-QX|X~a0D6N;9bwrojN9G3%`cw$<(4E(avkw`fu zrYk=Xjz`K3hr0~ON-I4#r)KS^k$0KJE2*VC5*jO~v7~S6%VUWNgHoDwA}6o(9LqS# zX8fSRQ&ZAq8XXxaNHc1i@-vQ6ReE5_d+BnUj+1ga?_g|V!k|~3)GeDj)>wclEMFXr zX?k*218Xfu>O`2lT~C{#jND<1V9+x$4Y&C-jJeaKbPhQqm8A2ry2VOO&t|L+sP|9o z>vkIqBqSrKmpz%^GSeV8O-v-PgBXg=DGB-DXq3sVWX_$@WSNXY*b)nkkSS~?Z-O$? z=j(3s1e?QyI8|;gIY5YVhugCdTCn|D05zQkZ{9MpPv>5PPDVyrdLyxL$Y9valA+;4Dj{?xH0%Wd7sCc(6M*fkTRP&Zl1g)S@b*7h0B`n~!c-Qq$b#ArH<0oHjNu z!^|(^qHEdb^?DmBt8uz(FkQdWtR^C=!ih*YhVM4!Q3i+_?3vOT!E;VxqU7LcEJ5ZA z#SC6%SxTi2qnU@+Tz4D1cCh5Sb6ohJ^ROtVNA{Ubbg~q#o_WP85FVV2 z8IB293V^CYRw{*gm?o(S8)5fC=;`$b=B0+tAr1O**l~f>$R1CJ@yMJ-bEiV3s-w?L zT?-XgxidUE5*e6?1qVZek@+;|q&g)pm52r9K%2X|uAW>klrej;E41Heo^j^J92mnH zonwaMm6YX`XqClykyW|M#C7ICUpqZ?->#OBk8rwu&y07sM9=R>-KjSCnR89%RBsDh!F z7No~wGW&mlVxoE?FGg0?rhd|+MJW`zKH(`W#wFkLj310A45!sHq3P%%aUL4s^ANrt;6jEN zKf<8AU}%604i3(mgsr{^;~dUHJLebbiGWhxu^} z9S@MhPvSG+=sq4BaeI3CIddjFd{iZ$U|NVuos4QT4Tc<;{Y{}+XcT(JW>&(c=U7d_ zp5CrNu%kBEvBOeSb%L!|&S$?4<+RThtHIHGTbh7iZ1%&d7V+_Q9eC9Pl3(nxu?e$^(;e(ofYH z@SlesIUs(!oS8E6`6=H8oP&F{I`G`QuePSPhHpmF>Z7mGGdAtql2Ua=*1-sRgzwGL zhE#MddpZKXfLU#&DgCS%C3SRo`sVIZW=+9iet^t+4AA$K4tbxuWg)_nd8MMYh9*2X z6>l_(?_NT}Bhy^tr_o2|WyV6WQDJF=1=UO{tOc>BZn$SXURV#i`6rRq^{|h=GK(XA zK0f$~GL2z|36*jEmUMst z!?l?#_Xb3F@<k{}U44q$zCcr3SD-i8)!XLnL2on^U#Ci9nzZAp&D3+6 z3c+4qhd0pc?!a)>RX5bu)zsD2R@CFTqN=T@*Q10exwgy1z#X_EVv2!L_qqLOgPS`& zZQ9T$2Tw7k^tl}kMh4BAS(w-moeF0SZK^>)%V@QefrJisZ<{ijpt|<^+P%p&2C=SI z?~@S+^}27bFVNK!?CT8lbrVC9al~Ze;2MG28w4O5C`n!95o_24Kmf5|pLp8RV zlw{IfPakqSwf0cod}!jOhLH3%Fao0j)1B?hc>-W*mCO?|f2x5?wwtJzl@p9l&{ks&!a$DZ|y8n<<96 zZeKDGO3Jq=IfR9*FEHCgy*-_++Az|@BDoNCv$BxNAegSHa0mQeuTo~zh@(|VnZnFZ z;uvgmq++>WaIm^V!v@YXBSYSQ4;Zz*z#$ z7Vr`Q=Lpy#;H3i274R|v=LvYZfL923rGWDVyh^|Y0$wfPLIGbT;57oiTEImDUMt{r z0$wlRVgX+x;0*%aC}5|6O9Wgh;7tN{33#)Bw+MKvfVT;FyMV71@O1(%6L7hJD+DYH zxKhAX0`bkAT|+>=$r{fI9`;CE#uW-zeZ70S5%!E8so>?-lSq0pA37WBq$D zSq0xD$Zr<#Edst3-pSS9e+qdToCPmm0fxyA+jgwqUnfhwCl4FUFs#TWK`y~hn4GNE zZpVMTdwWt7XdehQ1Clug|Ar~9?1qgmIQ2vat+@OS#Zy)q!$2E797-I zJ7f#;YzT4kC4zhj?BV1&f;YXx4|V&zFm-ShetX2wSxRw_$Vj8PLN**r#N|;ATNW1oV;9+m&5Ixyh4yyfR~fY zf?S3QPF^XYvE~5UMI-w;9*W) zFUafRvz&Z~Ajke2CvOns4R9wX-zms|%gNn>+zn51@+Lvv1YhFh9zpJbPjK>P zLEa3fIJsAldtpB(ZxQ4z(8bAH1$isHos+i-@;2Da$$f&{2g^A59znhbUR|cm|Luaj z9e%{g{es*N&v5b%LEZsh<>Z}$yc532$-4x37kr45cMI}vIKjzp6y!I;ot(T!koUl? zoID`N1K{Q4y@I?KWKP~E$opU|C*Lc`_rmLB8##8^VV@x12S4ZJHwp5a;1ValS&-ih zf5ORc5#+bP1DyO;L4GTo)W~fRggZFg58WINK|O~DpqRshAaQsIezsJNJsAxO!{2at z7#`#B2z;Ew5t!oeC=7G>4)Ak$KU8yg42n2>0DeQZOk{@*#^J{to`7dK9EFEDd?$Q_ z!!bC@;W!L%I00=Oo`ebxAA~{L;d|jqw$@(v!H+q74!+Id_rM=<_`UE!4!;i$bNGI^ox|^kCJui9wsQD`kjLQ< z!OP@9m>o9wF#H3DKLUTw;opPv9R4Vr=J3bh4i0}Dx;Xp^sO9hju$IH0gx{ndu`&HV z1^>q3Ps6u3d>+2c;m^PaIQ&^S#Np4uZ5;kQxHowl*3o z&2&f!wn#om2lK5?*_Sp(Q zVi?VU?zh3;ade6MHu!gCBO<;@KjINStZW>_gN z9{41Oo8fK_d*J}Xc*68*fg2fC(z_KJ873pE1yUPq<>WqC&fz`qE9~Er@GI`y;olfm z^0yzJ<>VdkHBR0M4|2E*KEmN{IK|-`ASfyn*3s8LlQ6{dqgVcy3|1m*LwOjxqdBhR-m3Kf$Q~0fO=Td4?ZmnA8JO7+{Q? zg8&p`VWBw0@Cd_$3>VuJ`Fk0@hT%e+;vOSG-D9MvzKsn3gz=pW-_39d!w$wTW%zX_ z-^B1AGVEgbVTLy|jEyn%4=YdV|2l@ZGK@E=d>g}<7!+@3_%{rr@u~Y$3}46aUoec7 z0hND?;c|xmj^PT1pJ!NR7&8O)uae=*3|BFXxsS>*(W!pSBox;$oW*c0!%G;hWB8*? zUp>PgXLtw04=~)oFlK71e<#CFGrWso%*<5&Hio~?@bwJ8!0>K{pI{g>D-Ayu3hMp_ zhA%PP$S@WXDt9w{l;I|Z?_$`)@D#(%44+`w%kbA3#zI2|4R(t z&Tx$3cQE`X325K7%P1m-vNgIh~Yto-^uV0!{-+PJ!|*7>UuF0Xh6`AF>}U8xOg_f&{R|&q_yY`&GyEFE6Ab^F;V8quVE9gkKf*9p z=G4Cb!El`6p8-GxPAaMhC2%?q&hZb&p#o?2Btiptj;L2S-?CyTJTN&Dq^qGr1>P8~ z`2X2^7dSbJ^Io)O_BC3qq}2lu7{mw$5SZQGw^js_ot>T44(wyt89lHa_s-7FYRB5g zcxHCB;$RRUKz0D*M;zkV32}UKiDM_SWBU>x`v`M<6K<|=ezK2~%XLUX&ha^i1CFn7 zh^^x!=6+vwRd;nwcTdk_F>$)3+3v6FUtd*yRb5?OUH$!GRUde^jDhQPz@A*9agZ$s zyl0Y5V9r*7BAP83A{zP-rQV)KhTTF@`_|kPGLkK%fcw@Ik_0N@VOZ>$DCSqwMVgwX zj0cFPV(Za$?Ssw;uyY?bDN1CDu}EJWRxYJeKnBhdre}LC&-PfJ?Y1}@Sy@FYX+tHr zd;`MpOkc^F-jXvtC1<*YGgyj|>{_+}ymZFt@GAOcK>t$uxkXqlnOID%WhTG{gz4-Q zWe!i~v&W7JSw#HQawfjISg?o^S)VZJm;f*EnY^`r%KUAmek`@Pn8+*_Rt&>ns*x$P z?nq>0BFs{o2B#D`Q?2RNHlIB*5i^~bij=gEDO%ZRBnjCUM|Li7?kArYS`tJag)&PB zY$p~9duSQtGux3EQ4UNqqq|AHq?B??bZ8?nKS3fw01>uNEx4!6U6X05Pb9Cr_B$7C2ka0u%+ z-%uzyHlfB6;kCX{G!zewgzg9phZ3Rv(TULE(Rj8u6g`?8=^j8K0e>dKp?EYDzGb|p z=g@dx_o4Bg?$FU&#=E;i2{@C0GYL3@u5;n;o;a?4;jzShC=MV9SXs{9X_)o(-BxPA0O_C)33Ux zGX=O{pe?Y|-O_1QO%;|@Rqfudo&c{z}HM(rA(S5+y8r=tM ztdd%vwUy7${!qkF%-H3sahF<@_v0efro+gqdG z-WvV(*66dhMxVVk`s}UIXK#&Odu#OCTcg+B8a?*b=&`p(kG(az?X6+o!FG4sTcg|F z8eR6*=(4v)m#sAp*c#)2tt}4Nnqtt_5`(tQV$jwOgSKYaZ)=79wno@*Yl8t>8w}Xm zV8GS}{kAsfx3xjPtquBZZO~_HgFagu^x4{=*VYETwl?UswLy=q4SH;C&|_eucWCQYPmyMvI@2UH2Xk_%#ko{51;->* zB;h}Xmtm<)YBo!JgK*dwL4P0X9TR<>^EuL_OQd;A%fu#sYx8#BF8^h|-M-6xZ}VO0 zyT%vt`C;u3@xda!-DFRr|2?RrsktSvsdaPPmaW^`x9`}w>yk?^+kN>JZ@coUJy!?! zUUO~ey6bP)cjHZOzqzAR>FVz3?du=dKX~AlU%2(QU;L$^@Ni@#I(l#{cKaRU6O&W% zJEs%LLx+zXz3UzCB$1v@cx2k)zrwf2e+482Gg`!lOLcen{ICLs<^tXhyWidmkrCg_ zqV&POQHaiuGZK!P$^!RJ33n@CxNd}VeIpWX7{YcSfNg%Z@0D;#I3MC5*mK+-3AYYm zR{B~b9K7na#Qg*^E!qW^JPcaMaFr8buO@)8b~`dHfe9TKh+a8~I?B^)d* zA(vW|V^G4u5(&D7jYD~P_enTdNAMovH}B&h z*mKU5pY2ZeSa$99t9j;bA03JeqO@idT%Q`|AvJ74&bcX%R>_G zWgC4f67F>yeeaZT0q7`rUx8)e<%mhRHXGc23D<6eyH3LGvcc_?aJy}AehGJ_4ekeU zUaa3B$Xj`(3FUoJ!gYdd)$adK2{!^V{MR>bzpqNTF_2-Io4#?}?@732C|A3VGV0^w z67F6b+&vQRall!%t62&6DZsT_q&q3$J_|Uj_B_1nhY^5)$sqHtGI?g!?laTu8$GjZOaACEP1E`e3wYD#uR& zH*ZmnSD-**dFS9JV`abpEaBE|aL-D(M{RI_DB+$094t50HwdQNuS>XZ!gq7f6!eYb z9+7b0w!y7RxEBCtH4e*2xL0g&_}z|ZzkjyD^-H*|&}mq;zsn`u6@atq*8&pmCcwQ* zw~EnD|3Ao_n7@Z@^!VO`{y<|Sh{J#;d*+O%=gqSXVPjQNaV9#y&aS68% z8okx^hH*uGx7gsY4-;|YHn!0>HC;VT9#^=<)%LF zb&30-OWgeB?$Z6POWY(((zq$db1rcMZ*!;bGcIv^u5_pG!!B{nSGm)7w@cg)T;gW; zxJ&mhUE*%P+MT}t=n~fxbf@okUE;3T>rUU}E^+>A-053$iF?H*?%mhAOZVF@aibx3 z`o7{4*Lj^geV=lPyYzZ@`aa+i_fx<<;iA8P90opa`XT>5LY{P?@8f`Tqi^et?r;yd z#Qn%6?maiTOZRVF;-=s3PT!xn#NBeUJAHrP5_e69JAEH>iEHh2r|({uxF5R2%`5KG z{jN*gWS2XA&$-0GT2EK){xdFddwSfBhdu?kQ!cK{YkJ+`KIIa3O`p5+e#|AVwcnk- zdjaRBygzlRFF#xs|i^3`X%#5K&A19;> z#xR#be_N z+%G%e&Iq`7JK&xaaPT?3ZMshjxETlBGXgHE}_aAySEy$-l11>AiO zxTgi&DF@s$0`7hX-17qN0SDX*0`5Tv+{*&)v;*#h_R zM!+G<1p)UF2i(g7?xPO4ivsRf9dLoOM*I7i18%o~`!xsLJ^_c%!FK)g zpn&^z2i%x|!*?Tg`i=^?-*CV!2)Iu;;MN7)CmnES1l(^r;GPt4zvX~?TEIQ!fO|&3 z{k8+{c>(t+2iyw+?spt;FAKO&JK!z~xPR|}3w+*af4}R1+b!V!HwWB40r#{6ZcxDe zo&#=7zeOlXuqAPqh-v^xUF0ZgMI zMuM9bw!ePrzTM}1!Q8>1n5K3-i#T}mJUjz`-+-+FJQt+XZzsNcw(i(MT1bnp#oy8p zXbdz3ngcC?Kwwj#HL$s*EwHual)vSEf6D{@mIwVUr~NGt`CA_Lw>;txobdA0a>)Ok$%7*D5={3)NSCDKXAW4@PI$?pg(ZhA9%3!N@bzfn zHn>FruV_a)w|blY;SGF-1E=QU6nMW`>jUai6C+;h z$xP25>jV<>4)A@q1TK$mn@3Mit%N#BLt~?NyuvN8L==pEVr<}WI95}YfKMG(BLlQX zP?l}kJF8Gu8B&n~AISD~?VYOK``ZCFjOEQ4#Q&IRNa7x~4-V#wT_3jKT?@ z8Pl%`F_+J-QEpcuRt8;`nH6cL6m;RZ3b_}+oGjb&q{7*$fdIKIKmi|+u0RUyPqNS+ zEb<{Hi5it0c2RDCg-m`8sOilG=fyLrEv&4<EW-LmVJ#WZd}g>lVwy=V=k%4#v|;;vV*A)s40QJAk| za}cr&irwEStIT+## z)Es!kP2n)yS>O1PSiC$!Sv--=bl0nhDD_kBkluI?CaG}O?5upW6Q zqE&1T2BWnXitAb_)`N=~8m&hP_ZIb9-`BT5AF8Q7~Oc znF6IVi;JsJV(WV4p-LuIIH_`}43@Gn;0%phoDz=5++&ljp=p@dvb!hnvM73P6?W5h zt)AcH?>rQZB%|Zi##4qP2l}gzeDHuxr)6J41#%m6Z$@5D8cP|A9_a3>IJ<|2$ES`~ z7fXr9ZSLCX{K;H#1MJZWE01TEQ=la)bgC|;8^bm3fk~VD;AGqb*^ldEz-8qqj1MzRVl2< z4l5~}n`KGq0SU8V>nC9@(`B|WhF0RrQmM26>{{i+9Cx`Z=52@aa?vSND@nz%T$W`y zwY)-SFFK$(vgy>a<*3P-7wd;@x==)}Yf1`ZY zRz}BowotyiE2AUnsy(_5kY_9fFWpe{StOajBt80i_JuAzFxs%IFnWgdAaBX_l zmc}xR;5xCamQ`T-vbnztS2jgC-{p;ah6Z-27|6-Ww+5szE4ogef@u`%(l4&$Qzue3 z{W1$waPKgOUjkE>QZ`cnrO@1hjm0_CX}E;CP0#rj%++xe-g}($uOn?IR=Ccx0LRA?u0sA~i3l^XXJ2pmRnUS2^%(`ol76rz)>t!31 zT|BrW*o;gZ^X>c$;~Z5Ft)gWZRa%SHU3O|#He-Fj!1&6Mc-UqlK`)?H^JHl&OoKAK zvQmTrVk%cv6`HdnC{qsN;yb&=G8N@;G@m+#3)vjr1XZLj79WcMl`L`>R?`BcB7=+j zdT4?BPaV`u+PrzI$Uc*YZ3Y2a{DNA2!c%Z)3Y zdLmSnDJ}qCYsTh@%avVF4UA0b(%`DA7?rGL^F>@Ql(%`AZnw_3a%0Xe!XnN^+xg1M6=sU-^(yN8LZNPLaDI7BT}ah5 zG%{5zQje>%sm0W?-2$M>O}8|MUkOxw$1&v(bt&_;-3P4|Qmsylf2%7vRV(O*RSEf8 zZsKJ#PZNOIB=#Lqz3na+MS;&N>R!2GA_d3Q|8=Sqo`|v$P1UM2%7$DNmMOuy9-CzX z^)?<@v9`fw`Nr)qv0p`L7Blb}6TJo3s|hd9skuD7J+7C&TxwaZ`@IYoA=j-(KCzH3 zW@cAX`C1-jwa=(($rIC{%%%#pjB;Q(L6B z1#Y#4mGp7j2TvZX@KskfSuVlxHRURPm${^B-@BEIoPl?B9af*l=?i|B*9t}3j}2I$ z14^91w6rDK*7gf$*6g)SZS~s ztePjH%EQeo(M$4X)~@7>>*je2iv$2;Uc_gEv3xwX!%ip5+5yv500)n%_z9+qqG)id zr*wyGD2dW<3d_SQHnWyDEiH3oUM17Xsf0Swr%vp5RaA>?TV3a+uR~4ROM`iKtlpNE zMN5&pd)5zDmYjtGe(F#nrXHD4hbPtH3AG2lRu>*Ps>zt5EuyTK9&@F_dusDUbom^X z&km*Jbjq*5+36CdRH9P@!!;?*UPxsVa=~I8IpSyx%Ltb9#BNgJ5v$9m9vkk9B`duv zO5XDR;8Fuj_%BPhq>5rHv#SLhr&>(-*Pus9$loqkrVKwnH4g!+h|jx&$X!SJdi#3K zw~?~?=xg+fOu8)Lybt^o0ZL}99xM@Bw~q*E^GY-E%NqOA5&qsf_3u*nfnr$ zS%Z&+N9&OnrQ%LSx2QQk0*i57@+IiQb(#58J}bF4sMd0pnz6&$xO|s9UbxS@^Cyw+ z^;j)pDjORbDJ$CNA8K`-m08sSEXS^_d6dSl zW{_akQd1pjHeu@l)fI3+Q%iwFJ^W^0Z+(_4Gu=0#IMf+@gp#UfhUjI)nZZl49=AfoFB^;E9jPum95q{(-IoHN@vGxLiLioPhWBbK0%9#7Tms>9hzXZ~e+(-QH6T?G-(JTSlX| zrSi74k6TlwY3lAq?Ik&I{V;A9v)ZDwgvGqWvo*MCEPy{2@Xdf89y(~E9pHo!z9r9e z&|oFCf3Ux2uDeG$k)6-d=p8T-OkE~I4b-ATp9x=GM)!^QG0B{QAJ%A}cW$h9C9@1p z7e-W=$X0Q$h7*bCbW)v2z(gO2qwzy(d^(zlP9|@I4sV3Jp+m0%^n|KT3`YS-g^}pt zSR|^(dLoJO@Zl&uS8~CQFjO37&!-M)Y7Zrb$EFfVbt*X)orYutNNkdWm?m*vb%Z8P zYe7xMCZdUCcmnd(-!s_P-`n5U*Es<5id@@tGNR>3_wBMW`yOzLXds~IvG6$9;I7HY zn3#Kg@)Sx+pWDG;IB7P*^2BD{xL7i^$+G~K5w+t)!bCVZrp+es*yFJ~qN?_80p^d5 zM8xAmhhvGUY4y-#;!qq78HEWsy>h@upjaJ=cuY)`*>*ghj79EfBdsiKg|v9IIT{TF>J?7&a*ju%+BL&ZfK~9Cg2sb zd@y41n5}Dw$BgTWDS^d$<5LHjJ-A}pjHzy3%j!sUJbV{iBau52xAhvC8XXTOSWDNh z3Uq6$o03U z9KVT%qhDifYm&m7CAo#-(f6{pwMgLsN!~>9=)+jsHc8>FQu?h@_+}}5GkMiykITs2 zg4{@6dt;f&xN88<^zRYE(OdnyP2qki+)t7$9BtA7|IG0lSUEJFx(30MJJwtS*&>B+ zEy>>(3>DxA-$%@{Uy>WhCk1>1)ZdT6f4si=8_9PCxq(1^3NrCGkv|jU24JK&hc}a_ zP2o_#f=v7^|hnLH3bt zq|qd|lUEEX0;t{XO^CINe2yY_aWHS1u-{Eg2pJ6gyQ#-)kA7(Q8RNvtbkQFB5 zHM9flnPjq-UMm?i$(za70LQl-5Qh9De7lBWxlG`CK|QS_gzSR-9@sCy-VZ$2i@1lA zR0f`EDqqTE;F+c}6oQ6#Gx<6u_b|DG$-PWgnB2$Y8=2hCIFap4+?9xo9)xd+ zV(_s#z)vpGXy~5^zE>ih;Iv!?*W9d=CVGSk@YbC_nK+@jB_B>LAD6?XVJS#Xd-ZPw z9n2JA;X2F!7U-u?5pa-`fUlxf3kD>5G#MKQ59o5#C=8n>GH@@6p_^@dw389C=E%~V zp>`O)MLnEO( zLc^g%Xn%Af1kTm7y&=dpI9Ep@0e>dKp?EYDzGb|p=g@dx_o4Bg?$FU&#=E;i2{@C0 zGYL3@U!TC=BcVfyXyWid=-x!~j>sJ&nz$dtvGLGUA`YKGgrdXY!O(Q{&cP6l&Id!$ z@NjIchm2=uL!oJOE?p>wLe#_jESZkLpff()6NlA)xrOOW0gMi&P*retuBvKJms;wJ zTurO}`v-dW4|I0{M4g^KS{XiiI5AdfjP3!5fkWbB`J5`Y%}|ehNUv?2F1wKK{k9=} zwjteiA%k`S{YGPZD_$M!64$R_tE=U$)9Ufz&aTnxMG&v)w@%iD3)Xb4TK77kwJzEV z@t((UL2o$$CC=9Id0BirY`o)Dtlu)C`^D1BzB5fibI=K<7UxpM6daRKk%W=GD3wXg zW{D4OGNdtra}?_x6MeuaL7H@lG;e8{*yL|*-tODwzs$GWce(FvzAJs#_(DEEjsblz z64*`lG~%62CU*X$B1E2#Sz7|02@WDt&i?tO83of@PVENbr zqrh#Ij#GGaHk2g?BpfXn2MKW$33n@m;rM`WT;CNE4u%bs-%7^)3!D)1mjt0mpFJla;2|mgS!jN#BGEYdl_)NjiAhr<8UnEzK{AWc*w^9 z$J-*tpZR4VZv!P*?+4(A`f%Le2ft15%2JN$A@XfV)#@K>SeV0sOl(A^(DzXB)@i9`xn-`M-gOw9{OGJ;y11 zJ^ca=V31EH?;j8t05vv1$^+Qjb6{Z5B@f`)RhppA19*^(l<)uo?;qpc+d7Q=exIiN zep`o;A8`1UQ-rbt=Ex9o0tQ+HPQVMN;>ZcuH0E0fU-0{UGmZ495stdf0h1rb`FrwG z>+L%iuD#IEaP8|u>D`g`nU*pC!tjMgzkkMeW81l|bHQ`Ig}oOrR&8;7u`#_I4Y&J7 zNpO0hby(vX#Ju=pWFJarC<@D`$qEnw6A|NpZRRviLbT18a2!bS^EBRt zm;7S9M$jEt*mZ8`^`T%8e%yu)x08Ks=bpRxRQq!mKhcgFwhqrg6^VR!9@k-gI32N1 zmThZr4cc+=Rn8+Rj*;;At;=<|F+6p653;xO&xT)dBX}h7-uPyh6UP(wY5rTO&!0sb z+L$zP{9<398~`d7pK!`=+V`6 z)=Hy#RI47QSuaulOs7MehY+jtv0NM{0`-)!_~FxMuSJSs=6{0eBhOx_o!Ay zUTBRH7Z-f##__0D#V=s>Zh^bR^Qczm@askwcF_o0J*rhoMkJa{U^MlpR?V$RAiI;O zSv{)NqE6$=C-tpI?Sc(y(~~%0HAWYgQ7a=s^{7@|5n|F>p{%Tq&P#=Q)cw19RI3`X zv%yRyScK0vdsM5(Evy0$>6EY4qgu74RS~W@k7^ZoBE>-qCq>1*HUa2St*+#ktnZ`P z!vkBZ;gk`c^<5&%GO3mYuys9fnR>f}Hu$l$GrosFw*wi3z)w{297q7Ewrw0zl?0HnH7AsJk zEmpm)wV0eJwTc?&qi>ID)uUPk4?aNICbtNWYL%L$L%4(~9|f>pNPZvn*;N5r%Jt3d zi_x9m1iMn>QLSR5Ev+4oYLz!M6Gdtbw+NFSOD>tpE&z{eRk*;lE+xU7qJ!&V@I`3# zo?D1w-?fM&Zgo<_xl!w^jy^Lsf)TSMg7MDMyD)v7pdw{AhA%?gaq)uUP!?xy?(EYN{lHaOjQaNtp` zdQ_|C_boz$vLBwMDP1DC%B^~U$253UtNa-UUXub>YY7*U#kj@sJqs+S^Qcxms#SOo zh%Yg0NJdT9tqsQV@z@UQQLRSC!m&y86v|&uij)9CFKK7NL@7h8)pcIx^=WA^&yLmG z(z0kNvPZS5lWdeXokz7AiH>lW07phF=ZPgNijG6su@O6+m1r_$b@y_!3bsYEI-&V zux{_EatxPGwU*K7WJKkeq)F1aHD#JN?~L6RHEXCS_zqEQNOqT%RQ zUE7+ZaNvT3$lMPwYBJ}iMUn#)Z*Twvr0`8N9Q{OV+a@WzRSIvF!Z*`!qdc3X@HQHb zzLK@AO$y&a!;SK6k;1o1;ajEfZ8RKx{A=4bDZHJA8~JOO!naG|+okXwQuq!je5aKD zPAPmB4M)G~+O|syzl4Sx_PK=orjc2Q@^;cC$jDtAVlq;?Aa`w02uIeIU8Zoq6z(Uj zEF5>pU2Bftpk)*O7HK##&}f?`U&ciizPluU3&3NfZ@`6Wmi?04K&Ayea@T%V;Hn|O zjrtKmM($d3coTWh6y7X_HI_uOXM1&fR#@(tu8CV3w@X_9Xws!6_ybb*Ygu$dt@vCkxzauX-vdPF?-56DgYs}K=oyeI7d zuIPuDjD0q86R$HF?=i?toHEG)GQniL#~?ScVv<|QWlYx6+e{jmjD6w`e;fI)P`{YI zmfjZfoJrnFkS7kq@gA_lzm0r|$(p`)a*s*gPF76v4)P9D{GDW!$=GM_0CMAACTsb* zq&n{8`x$pK?15&B_<`ei5%-+ixJ%+L=3L2~8~Gh99LN@F{C6@LIFPCQE+!|L3>)$(Im6^JCeJf@gvrO4Jj7%u z1kLX-lYu0W%D>3u_b_>s$;X*|3mCC#Zs+)s=?aLQ5q%_eJaZ@)&n|1!$$09}@?0iA zlFzPXjC1kBBjfNz@uE(^j6gVPAg0z>q{I=6lg6ouRCakfb8K}nRb0tWz&DmAm8Q_~ zl@o_o7K^E4LPp@69@{D$=%z;(Q^yjVVjA-aCkhMkl@pM`l@mfiqev@lls1u^ierX= z)E8sXQ0sHy$&ul^1ZZS2lgeYVEb1_PfVP^`^Jx@b3kavvnL+{2S`)+~MKvdf{du6J z?zW+&?%r>rr3S_V;H2(K_oN1A_xH=3)aAh@LTWc~dp7ERTQ=%`TQ=%`TQ=%GTQ=%G zTQ=%GTQ=%mTRQ6AemkP--X6PBbKNz;_8$W&>Kq3x?o0hm&B%B?m_;(~63@3%TFhlo$kZ>?; zwZ#3tgo9zUB}X~t8=!i5acsI9ethGPcpsJYod!UVgJ93?a!SH|8p6ab`5T0>Qv9xe!m+n)5bCd2aFoYZ28JD>a`eaQv~(-3-_#rB)rZ1j03 zL-V2A1pMV~8&4bs+~N@$ME~%xC`i0d$AE9l5;6of#Pitqqdx2p```yf)VD^Mm%#Hd zZ9||6DGs8MYvCv2b_qC~VMl#dxR8LunRh!}pMb;u$PPCm;E+$=4wn>gS2*D21l-#k za76)kr33D?fV;{8_fY}2#{u_g0e7_n?u!C0=z#l%fZOYU`;LIS#sT*|0f%kGu0CED za3Kd=BQ#Fl{;qSt?GkX;JK#bB4(~yB`RfyK`y6m10`5i!TvEW@B;c^k!YxSO<^b0w zT&Vo|-7evB%Y>YTKALYFhkMYMXMZ>DV4G>ZFFHQz^Knh6bDypklN!m;1e>rgArN*oxsnWhC3o;y z_)WdiMREtBPQUovx^I13XzGHmt@V#CyM4!k@3oiq`d@!(_PKwA-#@fm^W1BV4c{3W zUjO*egX`B0T@l&gyZ<7*Tv#U;uJ*P4#P{0Jrc;Ex_EPZKi)4HIS91q_7p^94KOq-l zo8C`Q*Viwe^5J=~=iif;8e&5i{v|hb;nYlEhM(Je;XdEq3p3$B#23S}0l+ohPHx=3 zu-?`ogs#;`u`a7=S!>K8{P+U9XhgI5EqZveE#-j#g0 zg$@=JelG#G;kEh961+mWZGI)6&a{%)a&EO41bZ)KmWu^=wS}B1ca0T_D=_@5p&EXc z6w}&$v!?9-Yh;$D#r6oLZJe}lrZ|sK+9Q+(3Tt$Et>~Z2n3nYG9%zInBY!%f@n9?3 zS2oqgcJd)zK5gpaw(6v*`!SIUxPF>|GPSPCl!bJ*?h2K;)zqSjU*y+cwbd8D6*MZ% zrL$N!l%_djLu}!)rIeC1XVRA6wbq_fY+LoUDl^Iav5in$|LS7g!F9|mXCvOQyw>-k z<=F-Dlvd$E%H}3`Y+1S0DM{fq{x6LvCZq>SB3>(%f%? z{z&8zO2aI%b!!qRJv~C{Iq=m(eJ*rJoX~vczN`&t(~}}Q%@+yg*P?oa(pm+G9DTBp zG-_ySFM8;%Ry;y!gBPQe{%=LvWAU*FxMfItgwh_NG=DXz_p46akH`pJ z{nbwSsGS#KxXOh`DD4qSBMZDef1Qa4x`qa8(qqY(rO%bSYPlYvv|uLAXPI8jBY%NM zC|wl;?_?%>Y+-faJa~lCsb%wAgT@D4!;L~y;1NoTD;}2D;7d+e z@ailuAY-lM-EOamXz@Hgc_OXQz8?ISi-8m=Y5jMj9BV8qxzTz`EosUC`ZDh_0i*o znohI{UyO|O+D4g_96Z$K7BczNqS=*#bZZnfm0H(YpGPR|5lYjC<+5!_=K>y%CdQR? z{$#GWqSCL{mQ&`*oeEVUA#`Pzn>i~Up>#|bme6Cff!I1lN_5TNZPOKXu=uh{!yA0i zH7npba;wN{#h^orgEO zYI}szjNFqAH+2s=%+*c7Bb4?Cr91U6t1LSggTuIdCum@6;%2TqA%hgUmbf)#npzQ` zZ>z|GM<|`u8==19Xmz=;n!~rvnK`AHDS!t>9E*T;YoWX@qg}}?uK^LVI-QKFxL3o8 zM07f-P9zReaWsBNjZa4t(aGd(-Ef9GJVCby^n^z!?GZ{x)mTr2wua<%crp==Bx4?- zv_~ktw7OW#ZU~|D|7zf#c5&|`X4x;v4U*hQegyH+GqScdO5sg39KAJbTay&tOvBNu zv9>i!;Vm>AJrHYKixeIpubA?`ojfGS$X9%l$>@z6`HEMCa4c`u6z-S8{X}Kq=;a#u zip}v2Wyo96Ah0ZGa;uhY_^ZjAOY-+M!GAmfepIvUm*fT$Uo7$!Z#KnmBo_=p5NfXF;3hNK~V_$;3A%lIGjP`iK2c!COq?tvVNt3Y8NWk&o2oN^P9Ba$R0u9+md4}K*-Y_pCJk!{lBwB6 zq~@g9cs{#=tC$bwS5|Z82(jfXB%aT&tHsPZ9%a@F3&!!!1+S*6f&*+I$Q%UzO!UhP zw3%~V^XcxM{yv#D(+*-H%d`jCQ)Ir0gpM2BaNau9f6lapwB^(0{np9xTbZnodMvl( zD4d5ruAUr)l*p*5xg}74T0-QAMUZ#Fk8d3J5S$S8JrA-KZbibq2(lF)-60A0I>-jY zgTZwLw?UdN?C91CnJ97r_LwK!WZb9*ZOZ2Z@{@xA4L^t}r z?GiT%6=kIl`N4P|FhgGj9IsQ9`7yR55%(+v#4UKp`Tz$-)VKC`0S@wr+*ogiAL_$# z)V1&v`Nd{{-yP4xaEG2pTmXJDE+^n{q-=*fCEzwY;GPh0Z4S7n1l$$}+*tvK<43#v zJuBc~2xyBtFW}HVT%XJ<^%CH|2jP6mMX}|1rM|O96V!R7hRAItyi%btvJkqR zT=*r@KDcRL;HWX^-y1xiJJ<@x?ZL*q zSDe2Lj)K9ay{+f>!O_&~r)FCBwgF;@#I9_;vGvTOLB|I}3@Um!PM_g9y`blL0c_XW*aNkMH(b&b{jCK@w z^%NNujvt=E-1yIu;MZQh@Q8LC{^8v@l%U{J`F%IE{Dl1IfwR9p`r%REje&Dh7XpE{ z^L~2N7HB!&aN}j?nu1do+5`TxT;GjQw_U?mfGzedp#B?A;$N`FDFQZtmj5xZQBJeO zrC^CR-4a*))wY++Il2_=visa+p@wf=3YOS?ZeIw?4tWyFPJH`L-namz_P31XZJRaVTf<{&+P`*x)BCsV`PQi&PyOSm_EXT#cYphD zUnUotS~hLovTgfLcyt8qKKS|J*8smp_%*?=8Ge{@0Df=4kC3h}J$SZlw29_Iv+7l` z)`hF?NI=VLj|67?*OI+H%v~3`dDl7L&0y#DE$16(f0nE18}Cfy$vK7 zPXM+Fuq~wdypM*obon5p1#Ea`2uq};g(Yf$7Sr{$u0j70+NJ$Vnni*OB)j*d?;1Za zy#GlWJ3AhZV`bZJG<({ZW14oXah0&?F<}*cfRj* z!$bbZec_#V`-gVEZwAhZZOSP3#^eFGydV$vo~Ajt=dPXig8XLWVHc#sH?#@M!@sGt zLvM1qam>!Q@4>Mb%eXWE11Z%@s+duiQn_4q z`Irh5<+CfeSg~U+n*tFQ6~H>E!fo(4)B`8exz*di?+;8~cTDtk&I5r|$2^=mJQ`o? zQxkD@q#N9{cdV=yVLjh%!-rzyBg#Z_SPhRHR*%FIQMJ3jw+k1s>kAkxSJ8;etIIFc z28KrtQgJ0<=L%%O4b|gZUw3}&XiZ#+KTE1dsn9i*<6i^kqg>4%-J^NMtiD=@ue0&! z9^H^wX`ct{eho|u(yUC%=@4B5`6oFVZ(^0vkh8Ids2<(pN`4L&iPxDpvcAl5!0YDG zJ%SP7n~G|ix-EaC<+l$`m$&(EANgD-Hw|aDs+^4EAD&s>4%RUCzZF_W&9^Ioy_vl2?n1wG71Sc&eHwIVKii;<* zImM%URCw3qXtY}SENT22c`S7u;8<}nl`j;`pF``dfYTmYw-FwyWKxBbDwoP&buJ#a zI3*m9xyL45Lp{33Rj7JJuMgv9>d`&IR4wyBq#ngwLrfCv&LX2D?9noJ7X58WS8g{`guncI8$8~Ks)@h={a|DJXai5K4BeMmd&v& zfW7y3E~vCP0Q_WDisv(I%wwl@biJD{6AXU#Q@IZ20KF1y^%0$JGMNv0q=SR% zI2&t->aJL(1S%|-ZXA#9(c;NXw~iHWQU~QyTwGa!)jd{^eJ&###Dbc_j*Zb+<~hS{ zX5F<&E0!sEF>mu+>6kXY&@aFp;aC+$hPdk<-J{J!g0t1Ndgg?Y%J9lcu>j9TxvHwr zR+(}zvkaa@ZSLb0(M%yxXWzP0frvn3uI|zPOrNRP*z-ASWrB=$ExpUCOdj`j~?Bl&dBAG zBGi%`&!c-Z-zF$kpw?Ge+KbJl)$;IVx{w_cQRbH4q=YaVHQg57+6|Y%*ero@^>|Q$ z@t~?ax<`-h(fnG*RU`B09zD9p?3(Q~My6O;NgvM?l?=SA>zK;_6O-lSLKgw|7)JjYVYNSp^ zvIxu^W5jFRMvq7L2siHab&>Ycps6fj zlP}u?>sB@mM9a}1i}j=(>w2ud0WO;hPRUnU=gVU$NV-@1>?hz>#O|`)n zJ5pN3T5QW!Jeuek>#dJxwo1Jo-6I|Fi+zGe_n6PZcU`MGPa}Hyf^WnZv+mhk4I3J2 z^62ktc6EMUnwoLwV0p)Eo}Y0Ofj`_u?mE)f+t+KJ0dP>DlQ6oyp7aQuwXy1m9^Ioy z_h_u0wQQpXg=6_vW?*Y#POLm3kM2=pLUdi1?Ae3O0?->eqpGZhOp$s+gxae`hrU+C zqkB}Rl4H?nV3iz+0zXq!jZaM{W0O;dG^$B9RY!UBCi>Kg{Q#U8j*h6b7F49NNhHG) zKtstG0Q&km2Vh>2Ynx6oPQt0F@d)LuUzvRmFg+OvV7iQj$AR+luF1%l#$Tw-RqCIb z03l{%A`wdfKjsuX5{$4s(V>kYmP~E(EC4N{s2!YUsuSVl80ds)d#-Fec1KhN$8yQ& zQB^!I9v?a!OH56xhb9w;;%KGl2*l?uAHYW-%{;SWA|4YHWoO6Z$ynr$=(LE8ADQ6B zW~kU?GCDnd2(Xi)J+$0Gk{ssIJ%TY9^{LT7pk56dCB~ysjUv^k7i!Z(iD7u0o>0fa z@QgZQ@tDo63>BFe4<9yFE-cm?pE}5DhbyMdnCj-Wtd2y-!*{_o61gLBTd$F+(eZGC zwRHWefL4k5&{{rkhsK!_->*iHK8yYicuml;adeNQzlD3;#l26G{gT`u$&I83;&WfU z=r!N0uZf1EZ)a_5lERy5IQpg5wq_~3g@&U~WNmAa!UK}LNs?Qo_^mWN$kh=|)XTgRIz}jTCUpx7x5blHUuQNGF@!KW*cJdh^+()*P4>1|wP_LJeb(4H4 zL2fL*`N(Bt#3b(~H<{$iNxMnDg8WDzsPd7wkrz$!mE<{-d=+`xB<~@Qo8+rW(If{+ z6l83VXlCRez0@T8$^V2v49DvW`A1)1GKe5IlK&*hUy$VAmgFZS`94Wrl;n3Y8T({R zZx6eEun$JQ(|?AH1BCKPA>ZkDn2dca?GP=AP@q2b%eGzx6n0k$2Js`KIBknJq}zz zxQF-w+{1Z_2jx^Rgd@iXhCd2>e^hI~h{Jlp^H41`9&!;_$#^HgeD7wsQQU*xIPMn- zN#Y*#V0lpg0`9M2ytI%Am9J$o=eZ3rImp7tm^{Gb7?Z(xH2&>O?ql*DOum)L<4pcV zCQmT=7A8YwK~{;slgU#|zM08T7#iNg38xbSs;}K97S57zuFJzA`ScYepfrS7l4k*uViSn#Q z#ao){T*fviHht$GByt68jSOK zIs#Ad@!_60ES=6RM1X?hcw}jg9E``N)OdC|Jj!tN1f|YJ1u8v4A`8`M90WrSsQvP( zKKVqie42vV7-8`)4_tU7si8j0@1* z-#g$~@9BUrI+0@P81(L;&}tzwN8UQL*-k{?#*OK%li#-z&9~G)c3Lug!)Ujz4BtV} z*N6Z<9)>bM zz98XXc&o<|aZ3_z1OlHz0Nc2}Q3>}w49ASHjpOiH3QzO=eGi21a}ew~?sYg8ap$4@ z_#DAEj(c9x_kF0*>o@K*Hf1j96ZdOG`MM%dx^?y^Hyq0USQx@C`(|{SJTva0J<>+w&0c zEIY;>$34mH!t;T+pat#*IEU%-?Pb6fxd3|}Cga`(a|mv5=Uw7Ppngz-txtVV}tLU4UaT-J^ip z&2W%S9rqU!E+^nHKG*kE33mo?``{d=yIH{fri42SIJ5)ez?8badnMen0#4+&2U>Yk zInE0>oIm3E>yvOV0gl^mn}EZ7h<0gTH1db@M_iwb3ko=V!(fN&5^%d5a6{J}1MY%=3ko>2Q3L$+4dy{{u9k0b+0t!0{1tIKU?e$+7bM#_4)=h|@$w6aCD#SlpZvUU-}Y~jATpNY@A9!X z_WEXg3*py)>hsOu86OS1F1K^+v5O7y`_~`4NZP~j*VpcYzy5aLNo05r!{4U%`{8d( z`?GMqkz_|Tt-jyW_8Ox*%@k?hM~1Kj$TQEwIsW>wPXdSh{kczqzA*f4Zuh}oNawwu zgfzqOx1s%h_)FTqo-^`&#TW@S()=2EHbQrfHO>tG(6?PHk%8Dcv2Xp%9~-#MfWxu} z8B!~|FSswK<(^s{^4WALD_dkqcgEAWv(k9H818N7`P4cU@P+_DsFS{lq;tUubB1G)ncn7ZBUqMtXpW0Bok4){jSf`%Oz8n(5a`^ZJ|?1$htH!`&6w_o%5 ze&;n`!)xCHD-*Qtv#)}MUk&d#MV@=rx0k%?Yp1m^0yRQ{pP${+K62yjwbL1&(bL6F*|11f%e=YpOf0u(R3ED5&3uSMwzUZ=3+ z8yajg@Dn+zefMnLv4ymd7GM4NqS0P_!+XpO{C?ik#POG0PCv74z_&5{-%e@Pvp#XG zz_;7sAiVRw$9>_Q_oQ~-XItiarjKI*zKy~G;~$3{s5@~iIRihjeQ~>QR36UKJiPC8 z!$XvR{BD18=lkC5Jm7oN@J^P8;hlG{?|k2zVuui<%ePO!jSP}L-TY9~!;OzLoB?YL z?_BpkzY{YDo5zg~-ZA*66XG{9(syzbkwXewP$zxOC(K9Yi)q)?=+UKvhgSC2Q~_@Z zYIIuWnu?K52jAH@*V{ke^~)rcUjnhCBYofi{4L~wb_iZ))A!f#MGS@Rd6cnkFJz{k8_euJyd12AB=`#u|fHJ#i z_9J2kQjR(KdKQvIjY=+M6Ik#RrLgo&L zsigAhh3cZ0cy=l2>g*E6m`W;_tv+2KtIC%dSUV<;(Uoj&&Fs6dvI1}&12q)GRWIyV z5~hJN-PfKGss_l+J!14&oZ6xzy9|rW=PgO(-SUX@L4{*IQe`z%pq`m}=OKHQcjc$)u?mQHYB%@{*Q7+Qq@s#1n0kcoliXtC8VAE+iIPRh0@hP*57dM5Zv6Of`Zj)aAWDZ!2GIk!%HJ_eHd~O}z2xl}t)-Z!#yj-|P zjBZb0D-o%C#OTG2JbpQpoh?IHD3AbC{!24EyK~ExIKPpu)TRwvAe~7COR@#JwK?nx zQ*oNDv`mCeLpqMPh z_UJ~5Qb@zcWJR0jM)x_&<_3WG5TYW^QVT5(QICrPxK*ESh z2VWjBI=Is`h`fy>D^_(ST~L?TY_2K8u=xE# z^l)4Su+1$ktt{6=lShp1l14canE)b#S$elcFUeKkrc6|}9x-}-?C24rd&KA-F*SJYw`Yj~Km**&6V^H=jLb z^D0khlJ-L>ra_ra6>MHFx>5tnDF?LPt%m*vMsXu!k@%X;`XpBw0UeW3o25z>D6n7O zYA9iAwrvW`Ny*CuD}2?JTO40gt}d<2WtLQp?YvxMj~JbQ0t;V?QKl1<#ViQEB|-|t zM3hl3a=y53UR-RE0AS3E_-rs9F}gO5ZD$_jcu!ccs`CmL34DY{8as8GDpLhpUFXvG z8t~<`RTQ2F2o?^J>bx?v6xkz2*QeG?>p`-WQl6)s(J2XyL((dIHt$q#0?aKxn;1po zcyg5sMlV(|hcQIp{N@!E1i8z2M5U^H>apP|$RkDv0=EK=cVR8^%3?uD$los8w?Cui z!J-<^yOLhW=FCIDD&q6Yrc!oItp)SERMx7vUxMmlp$`O&%B+%WhNsD6E0jO0${c{x zjOt?=?l$V7Lpc&2t&g4~=2v}X+mdckTNfgA$(QJ@0tWf{6jIu5oM!B>Hc&f!1XrbY z(?HZCMhExp4(@HtB;Xz~x<`zj&m`_Ne|c55gVP(4!K}`QGj6Y8s}+L|=~mpo=@B4f zz*ytDUzFo1l*D0nwOEv1V!Fw!!7uLCEJpGMr+9Mwa4pf(?mJei)IDN!hnn_?(dV=I zr4uRme7vu>x6k}hqbs|K@xdFe_^!Ir_1P*W1@? z{!r7hBpP?Q^>SN>2>7b3d^SB|bXQXWvY8au594+*={!v3^}`dU(LG}H%$$;0UISud z;Q5ZKxCaJpUJg)}HZvNYh>hQcq~W~+zdg1aGfn$+bUYePL@fxq*Rd5d zZFH)f3*2uXZ;a6BW8raiG$OX+Ly1!E_~i8DL5g8oX=P0eQ(}6L7#(YBw6DA89boqj zBu2jii9z(uN6fNck{cwskz5AxnVVkF(kO*D(Qx#0tZhwFcry)0|G(PSEQPm7azK(d zkD`y+k{O{4xy$SxU4`led=S?|X&{AdB%4v+S4T2J(Lhc;p$sT9A=v91_(xcl99%A8W zIUj_-A7nh{@_j5E`EVM5RmL2DGda$}vB~)${9Pd9G16zC9AV)gg1n8~WRlxSyGh0==3u+w(8e){;`~vQwut;*!8r689koWjB$hgOL&^n^= z^R!05&p65u5AB2c;<$&CN!%Y~{MHaYgEH*ra1XdV?g0lBDinu&Qy6}R?H|QG;68zS zzCSb zLGROS--`M`FV&BFQAWME2fYih_XDX9P|pxQ5Xev&9P(2c$cU&61T<6zG9fDWF!_2W z_cD1Ollzz)Vsbx|gG?S^GLYs_ec(!*>c0juQ9F+`c=e_<(#7mjMrMA-Fk}U_3(Ks7 z({7#b*D7`fU(Go~QnN^?ENCf9(yZ~R8hon)KPcvyu}J@1GcHdjBkGZSwwQ^-yHm|; zI?^H2)2VE6bS0lSxtw0euh3J8OfiYoi@|U_k}7J)2Zi%+te=lUy&`k+1T3tgk)l|Q z`WczvP#CS4-UTUsVI`CFT} z`*!&+^X>Ls?t7c>O5ZiUkk3yClQ7cSP4+bU@lMTYb?Z#13!1y&{tf?iE?T&y(y<}z z=+?;gAqhu|#=>yNaaTyVTOq930{102C#DNS2RfGFP_FO867HKIe}jWy&v7{Z67@X+ z!dX1QHjcw_mWUf_(8gjM=Vu4a01|Nz15PXl$DtiW+@pZQu`S;??w{ZU;<)^mfWw;Q z8;0TbkMP4|2&NlQp3yNR6KNP8-vB=z2W6n-vg8bvaf@JxB1T{v*CFFxa*0dA^RF9y z&jaohPZaic>5hSsPrJZ<(d{^4QY0g1N(3^)tqpl3k|+Mi!j?Qr~g_=y~!GjrNl8ivp`O-vV(AdgG9rvUc^ zoI@O#oMI7&<6co;R|a@t;T+%Z80r!G{bK+8cS-@er?b5v{;E)f~4i}g=?1#@rcDUUF&WW3KpMcvX z=##lS2LX30Z*+j;hcb6(@faajH35Ka9EW@8QgZzKhoAwS<^t?FPU#!$7N|ReWw|@| z5A?a^?uQ;CPiM-+vsaFtT4;a$l-hOPx3`fZ2-`=0 z^lbcd7a>Q%+kbe?_Rn1mkR9Wn171YmhaS7w3Jjk?jq7qR+h4O?Ix}_QrM)jTe*Gfx z`5310EV3t(VB<@0G1I(Z4z{x#TyegAoG_%G_FhQ49nyv$uz)@RDYwfhGp&$MP45h3 zS>%=TxDo@cfz2&#fvqj4{4MwUTORPYJm_yZ?QeO=-}11(V=mD9-IFBCi&~#LVCZk9T;k4Beiqj{)VtcZV ztr^+0M$4+X+N4b#R@4+3*?Q)(D^4GWyC?*uSQ9nXmuakULRmvY2Q+y=<^v5!GB&u6d-QX! zY&_gnIwM~hHa%A@k}7k)aXMy7&rCgZlqrz2J0l*dWKxBbDwnLY#X}9kJ-0X|9FMuj zCS60*4$fUmbIYHoT&w5LZyr4$bD3#xQ^lhP%)q_9m|0ThQ|1rk^d~EWg%B}HWFa+a z-4q4jVzyXZ%*@-&Zdm|<-pVnC&Jt&nv>skFy`MxESZR8d(c&#;VPPAm<13q#6$_um zxq9i*S%<1p=rms>kb`OY_vit2PgKTrXS8W*B#$1@qX+cp0cA28p)1inYFaQKdh~z> ze~)0Y)ncYlbbHIv!1S;69f48%IR+{Sa(Ely(F3j`(HZvmMR4iH-=kaGR7T+=wo9b! zI7+|maGhlV>@mYRJ^m~rezYq%izrF86we*X(a(k@hnISE{nEG2jUHS*%O7$Jcd$2% zl_cVLaare!GqgBPpBqu>;J~8?^ymQ%J}8eKup-L3xs|ldld5r*SurVLJdYkw9+5fQ zjIGu1=mAYH6e_Wq5{r*T)R9aYJ})eHC$eg_<{I$m0d-ax&G|QLnM!gYpGm<2HLKBz ztLhqt^(vYC^a>1^ZOFu3snM9gRQytvdikv(M-g}1Ym9O=d3C4M-B*zmq z)D(6G*>px7&(2mg5@T1Qs77IYes#(fS4W@BJ$k^(M=z$jnO%fccZ=CVE&ZiQp+^ts z(F5uOIeV5WQ=73QQ!8;4TG=haT>>x-wUo;))-?Qao03Nlc$`nDl{Z;IyAQ$q>)dkP zZbX*tOiwAdvbb2Udz5oZkYqNs!D-pArWS?{Zm-Y94ER=}1A}@QXxXC&tY~J8jjKF* zz?6P-(Z;>t^WCEd7M4VW3r?D4k?O!XHcZ8O^ne~cU<@0jyaWI47+52%=F{ag`^h}XDoQL`R_&acWEvegG`(mi^>Nfqfa6Ul1H9IX~H zmA&>jQ(9#;%3~?R(L}Y>Y#3EJ5;wogaGhV8vf|MLdh~!EJ)qck>m4a9A3$0`j~+0) zd>mX{m%IUU=xGca8XSlD?D8>nc6EMUdXwOwhTlfbv)gVW@TbE{nVogkH@CgH9)WqR zah=tYh)QY|T*g$Lt`=Ph-_dtqpu2J{oaCxY~cp53R+&4Lo9dd8T@v5*!?;~cn*Ay=&Jt#&r+J5G;_TvF0UVqt*&MoP=%9&qZozLpCK*NV(<2VkkMTh=6d3Cw4n!~rvz}kmj;b`A{Y^-*V9xx3n zP9&1JaN@4X$e2h1r%#>&V`5|?5laA{B2GqewmCYqF~mcOn0jPF9iCK&C)6H++Ah`; z0Rl!{J3dHFgp*^S6P6otWgb1CM-Lc|36I%&^Nhy~+D%5q8J-M}PaR}*iR_%lbx7Oq zcwA#RR7axY;k#5661VjlEq-)7oM0_|YHB<(#?mz!qw(5`H_wUWuo@mYtR9IaqOef5 z7s!fv5W7q^oF0&D5`2@R*KxD#m*fUXZY0eRpZo1a@9XCHO*Gu#VQ7-Vn`t=uT-LT` zDZGV-qd#PAYau^D2k-i}jeJayk?-#VOvWAZ{c-+2EsBraZ3;K|{j_jD$+2+sJ&k;S z=J*X74E`2rIC}oqHcd7d05rL^B!7Qyr~sk@A2G{*Np2wD5b((Nw?~kX?{6E(+*dr> z{}qA!0QvvS_$Kl#Q+Tr!-c0%Ac$pf2k-!|kh5VKfANlkiHpy*d(Ijsn(};fgdkT# zEAYEfUOnJ-L;JLL69QCiq_qopX>bpGZpewz3OsJ_#{Dh8M~D0UjBgLTK(C|x3xs?C z_W;IvLp{5hjQlegZ-mJUu=np`JaCW+Dqq56Abg-QWNHy{K-fU#5R-#UzK+S)F!_2W zbDp^ynEWy>h>F0I zLq3*_XO`z+K4uu8(-9c>#fQ7&u;MPaFpUPK{Bow#k;RqtaXcM6GICI(qYJ0gnL{W$X?3uBAf1}e49JXh?jo3I>D)%K=ceoKBS2{m!{}rAoZ2~;nO!}m zQf~&K?ryt~LA!u{Vs#&q%Y=87|HBwsqJT1*{-i!c;gEoA1%TZcsrDnA;E4u=Or z)6qKz|9|%01wM}Byc4V$0K^b{gOp6kGCiUoiLx|kya~#t%>gh&K*CFy0ZG}G8-sZO zBMxT9GXsFM6^oLnhi%!Gv%ai0kF~w$czwIhZ)wN6QxYpwa!yXUI5|4!UrxVl9`ePz zk>gE{&dN5=m$mNus;hdcYx*@0$jYW$0(-u$e|=T;RdscBb=CLpK_d9ko=A9XYGXjS z-`_m>eUq}j@tQZMeoI4t-%9E?d^jTYTZ?Jmz71+|7=U9KJm7ImpPN(=e!m32MI1hh z@%hRR{`ZocS7A0H-jR|b(kKOhf7dI{W$P`LSBJ9-UL^Uz#rz@YsC7vRis%5dLMUEE=#M+e+;hZP^B3F_Qox01sWcNj2j zT?Wpu=a6xW1g{Om?HX5p7+HVd7|LA+fwoZI{}E4_s^iKBjj0zs`NC1GvsQ?(x0$N@Cx*ZwarE%m3|f zpicgdywXm7(y;_45V@&5-mf=?_bbpAXb*G*wgox^fxvc5GXPv;feZe?BmTgn{=j4Y zz(s%Haev?mf50u*7``9N^|{qtWB3jn-v96?ec}BN74|-d4si6!_G z+woSE8|Mr7f&8tEV{Lgq`NkhFfxOk}i)F@s`HfDKKaV|bvqrehHdVg1LdADQ*IZ@~ zPMt4qB%9*@dQ)(jX@zd89B)=0Gr4L#-ZJBw9Q~s$%{w-o(_LYyJ94FB(k&H)l;mRrFO^4J#>SEj=WR>_N5bkEQ<7Gn)j?+>qti*Kjsj7n0NFw76T+qq@6pzlC~IBo5pA)mAWbtv!z9__v|g_j*^kNE4s&9=JA$! zyk#;=hHyjao-sY%vNFtM!4ho8jzyy)bJ^2rU>n6AZy947gSR(x)8lgp>Bs;;cf-PO zdm#T5?hb`|T_PQ6$s7Uf+n9ZN(g!ry>Q*nFPYUasNo{Ei%(d%115C;^NI%waM7x{I zJYTK`64j`5Y~%5k!RJw>Y83rfXcfF9Ys0^_a<&|zJ}{GIHNUau)K=_u)TO{-)>co+ zj2^`)ntS%QyYBB+?1Da^-2CcEl@WAj0vcR=UW4r|Z z5^^oepvPNgd|fqphvS`?p<>aAfx4W?CGu7afP_2LEj`dyP&Bow-I*~lZKZBll~A&n zHf_wZN(NR<(0^2IJtHRI@s`mgvg}>Z(8A3s9O+z<*0QW@MN<_kM^6Z|v8C-yPs!sg zgVC^QXSe3@mNhiDVz{3+SF@G$av@Q&SOMaySMzww#>DCB=K^k)8j3(vS6%sm6+N0 zREN)}wZXjonSCvFL`#u9-ZK3S-`R8?Z<)ti2E1*Qu?=?U9PAy z4-F0t8Yi7hOQJDfnJ>4siBR*^&jH&M1(>rvYWTZ!?y+X#HkE1mP{jA!266yjK;4mu z*OZ&Zq=`44u$cE|ILAERGF6=!ivXJ!Wl3VZNx;rkBa`tx<@$g~)Uy9E*TT)@}fA%FYH9}0flk*Dl3 zlhGG3@|69S5RM+)|AQeMc(DxOe)6kK#$=GE%oyIr@}cn!v=Q`{uN}xg&<4C+{Lti` zHTi23(*vF^qwJUDHu6_k5OyF>*)c&zp0b02jJ#yV@DB3BYL+2?+obSq#qjehyj z49I)->joKk=$MT4iM(gu0bmv1PJRsfP)6U`$ZPg%OvX0X?cYxF+`%-J33))0CnR}5 zk`GDp9!d5|@((!4088&XlKiKV{E{U9FOvLuN&cuLZ%FdIB;PE_U}F71UbX+MOK2}b zzAecz&)SX5{#fk8z$^C(v$rO9lHX-A`fxw&50Ebj`VIp~NFG9d@Hz$`I-&7$bVZ^6 z0vUPQfTE3bjS&JAY@{np2vDh!t_eckjpuPf07?!;G(HaGU&A}O3j&e919{qz!Up-* zfEtZ-0bg4Wo`LV}9e4)iRL{E@KO6A4Vf#Vew>X}UYdkH;|F#P9q4zMpwf&4=4ahF= zy3Xgehsm7J4G1e}_-zaiiBtJ@CLd<<5he$jd`<^Zah; zJX_VA-l$0=1}l?Zpd=QEs3>ABxem_7!FNEpQd&<|)=Ozq7_58B!;mq%k*%Cp*9xh1 zU(59s&cGh^$`7Xsgk5l z;Hy{Aq{YH!x>QbVq;11e*)pYY)0NShuYM;H=-bp{DO)IIacZub(n>K~5HV|sd}1YC z($ZXoNnWF$dJ;Qdj>95(b$t3>ZFL8uxI+@V(}`>)S}0A%A~Bd*s4NyKwO#D~7=Q)X z{PeUW0j(Xzp9kE47zA>^AcJC2GHN}Uu4pM~*`f;JS~Qnff!tKq%VhS{6r`cq;QYx_ zVZF$-QKDNF2=k_a*Ds$uPqYg_pO;BjlB;9unM}HbJbRq~uK%dWe@88zRACY;kvg_K zD0AOAgAKfQZs69OcLRM^1a|#LEkm}9C(pWPFm_%p`wf%+OpaO8wY+)w>FoIQhesUZA*n}ma*lPPY$goB}yt{Zj2FpwUPz`tU;Fl5ui5CB6ydi(?YE8=kc z#={W6f4^74O@fSLGk$Q~e}oI7zMlt~har~##`1}{&wz|$Dt>U>@52QVhXRfn`N7Kz zLpX}#*Lwh0;erq*SUGRtc@ZI6( z;7{c0n@?yQeK54A7{mqO@05f)12}AJh{Jo3F1p*U^x!YZ35@u-)9MVlq(Z(o0}BeE<&g(9BS82Ap(;62)ZsIQ_t? zebbv842I?^K=2J=#Zns9v*p%P>EpeMQ~p#K%4M=Ey{q_PPyDzi{#KIcwW;=szK)cA zVK5+4l<3A7E4`7OddHCe9S`kQ64!{p_GE@61v6N z@vf13K<)FKqV10c+5}w_PzkkEnMcm#ku!PZOddHCZ36=B(`Gr-!hXi6SOHJvY4D!1 zbqTN`S91x#65Xa1@Ie`__YjsWnhl(69|4e;sw(4_*qWUPbt}h}=pH$fPV1y3N=Z5b z*I!R+ENaCiRkORKu9!-qn6+;vcIi@fr6!{*+2V#nOLfcw>KJJvAFl3Q+gvaWv_hND zh{o0gpTjmjtDfiB8D)G9qlsMJbb4qQh3h0(Sin=K%X-(}uWI9aLZse9@Y=xrS9#VnFG(r4Ub@UF#N(X~>S!ard&rnCu*a8Ghm z^BW^-CYez!Uu=cSFtw7F3EWISmX*F7=r20%bxdbn(D69rBkrnYxly8&lcj92`BG(z zBd~%pn_p?Bo|Sw#bw0nAUYnj8YfjI`+GIKhEBqX_tivk9^X^crLAeCGRP2#6l@5*0^JzM^1zd*n>$?vpb)X-{b`IhhU{TQ#cP^HZ-4V*>oS zX*(fRjjR7M<5zOZtZih)BWGePk7i_0Rc5Cu*_C!Jlq(c0#_77f8_?)5l5?xtU5hkx zgYJFx&=gXj^&a^&cqgl)wXlcBz;Cz=mWBul3@Hs1_{Pom@U|<)1+*rqDRieAAr`4Ua7J>@!^cyCQxTZ z>AjF!{dxq*SaDri+ilY#+bK7Fd0=t=ji zch$mIQ}@W3Y-(Ef_vMi@dE`tBCnIsy{o8^^&QwEiq!T;29SGQI@W`3qsnHC2%oEYFE;EaJn#|0@sd;XEhuHo|?Ei6FW)8==`EOzYvKv|mMog=SSv)lrn_Ey9XJd==$W}zjfq3PBk3fk8NKBNm3{3;! z()hiR1ra&#ku!nBWS7rZ(rR)wQG&5~ zXc^e2GioZESi#*U*(6@e7l3yHeT#Aijn#A_1xyPN1j9bq=Lzg-mLCRc-(T}C&i zNdjyNnQZEK-?@QQA1Rg!DJt|G9XLwBQ>P~N52c3)&fOz!XfQoMmJ5kes&c-Vh6@x+ zFOsnYSjfxG*{cSn!j-QR!r^2pu&$4I^auN}wxNn)k% z_`vWmNhAhVKujhJ;0-lAJxz*w!!W*a7vMDv$hxxgy?_6>e^qnnkmI|2+u!{5@ABGH_E7GV(`$**+1T81e z7Ba_25V*WK&^NGBEI{lbI7lwNQplv%gv+DsAZy98*=4AhqHsNxBB&shUCCr~6*vz>#4=oh>MR%6OPVuTkbw_}kR|wg9ga5YxA#use`t62F49Rl zeF1-<1_FWYfv&)gz|O$#zy*Kc5r5!Of8a5H;G#e9xIgfOKk%eK@RUFB zQGeiL{=momfv5d}Pxu3$^anoWCj>oC^8>vxFTvj%nI?Lau02+&E|tNL^bcN72{L+F zPJmpE=_AH)KMlvyXosJiV(~u!B}OiSq;6_?x70Q<@ zl&zsR3G2wgX))=AMyzgR(yG=S6EdA$?&(=Tzs2QBPY;B`EC$)kX0j?L{#CPUz*S>K zYcgsTFsy0GZiOvRgrTf?3u#KOk37P7q-p@tfO9)ww5@sPPCrs0|y?w8=Yn0N|gt^v$4G{0+CTb^sXx_8I)(xZB|Z|BYcEIOC3!;ZH1Z4}%UN88Uf4^dXP{`v2!#0oWJS za3g?0@jCJyV1BUd_*>>iSOpwj$3IMm<8Fc9A~!-&&?j;&$hZpv4qE`%CvyNi1Gs+= z;r!q>lQ{t1`94Da0}li+|B2@|fdk-gp(FnQS0><;;ekQw(x3g~!~rlkG};GL0B|^S z0POq_O;G0mxF2fa#BUZ)z6gJFe+z@AlaR+L^8E|M2Y;{s_@|e(47S~a*Zj`c?nPXi z0q4KR|NR#QUH&PbQFaLbt80N5cM36T;>-FZ8B4MEIr#T=|0KEDR}4h=Qo2ICF8+}v zD62T!@aaRGPJd_35T_G{IGq>#osalCAN6-W=I^}d?|j_f`GmjI?GOhW+CPUh@#d4u zSsgyM&bBx};Rkjk;r$=E=>Mee4M`iuJ^Fzi-4gtXZD}jY>!pblBI2t^>)MiNTO`(b zqwCX46JIU=`>9WCPhK0^n))<*j&5~->!rDM_b1wx9Zhge;hF=DZ7O+;vQ5zoz^DXl zvDrjUo1BH2N8sB6R^u|vhNO;9a@^F5mJHaCZ>i zi4j$V&{A-?w{Il4UW9p+bZ{_uWO+TCO9cn}`tAtE3x(X>L6|d1l-HQSN2tM3mQB?^ z(l>Bdf8WtT*Y=|9Sg-&GR+r%t=jt!28)mZ8L6~DPEqYU>N!HC(h8fy2A~DkvdW2$d zGYShI^{>ss$3jPdvYfMU6C-FrkbB+{1Q)T7amX9h%ACbIm&Dc$m6%uNz{WLA3d6h4 z2wTnMTs~>plSWI`U^HX}Ya*&gC??Q=HEKtXP)uY}L-I4zHLGU*ki3xIj-pM01<5U~ zB2>6VIYrk7EzT?TmXOR?xIh+rI@A8eoc4}gHCr>>Ty-&WsutRS(_L*@UR%oo$g^AC zRB*}f78n9FdxT=Ri>5i-f&#uC-y;;WH>DM^P-C$|;E22Nm>!{+-7wm!rjSdGa+-OB zV)W%X0~{I}7a1CcJz6+9nMWuV3C9-~BC2g`qGVo;-N&>w>SSQ8(BTn^nZ8|H6NH%? z-5RfWgkm0{m`5mPdY1_-Ju9U&%oe8;A&vgXBNVHIN{M_5$J%@@-n{1#Y)BoSG5RPT zS(}t|8Py{c)4l8HFY~f}HEJ+wYWmZiX+1(QfffTAHJc>1or@MMuY02tDAu^&YmZRu ztcg{?#*~%JBNX!p#YA72oYM=>bQ<2g|Ehs0u))SHw76+m;>3kaYH@6^%(Nbasm#QTyS;>Er{;pS7Ca2~n$JL26ZX<3%?tsUr6zK+f#6!Qqh@I6JGK5+GfG*D@HgksZH3vTK+W*mk> zXRX#5*RO6l2P5fRR`QlwUoT;(Y>!ZkvwKv>4~bmJvL6wc@{snbiKm~T8gvS+mMc^; zu=+r?nK-P!5$c&0bi=BIlF@~46OGa`0gq73BNX!p#l)!;Hf}U_Cb_g)*38tZ?gSi} zfdi{^7GDYK??Q^;hN|VyGF*h*vL4wZ6ccLIBNQuH+)3$5xsW`Yt|TIX;7;Myiu-L)0%66wzG>E9UNI1aDm^ge==yU<%4nv=3lF-o*9K{g<5Sg+{kO>lvb&7&Ny#jk^o?aUFaEBrt-B6 zKo>wzAEk4)@jBLYYVl*R;dQH$LHpz$0x&6vnsZKhv%Vqk7~d5+A`Y%?0ENZ zKCAlj&SQCmVzBa*8bLuXw{Cev#7Z=nl0Q_Ns13Thy^$29Hn-?B@}Ri9}35n-!Z5pVC;Z7#mjg88N{at&j(6Zc*bYTa1lO&c)*D zTzoRJ00cz>WNMa!m?mubK(wXK90lOaSY$#STb!DnP?7r~77x$NALst%hlYAbz>Ou> zwh$kuxvaj(6qX+ZVvQ;SxYVY?(<1v8OHfYI?UntrX%54q-uXwT{xR-xL6gq-#*?pSj|VZ7Q%Ao5sJMz2*tSXT=Co?5@P@( zg;DlPGO!XE@a@D8GP=$LkjPZ!naA`+obSLDZEn(572OQiLM<1DSW#WzFi9M zlES;B@Eub44k>&m4X?U{-zkOflH%`@!govIyQT0wQurPze6J+$qj;n^(2jjlc()|) zm*fMId>#1_lBwv&^^$xS`Jxbx99X}|WOUVxoK?Rdgd^k0#|+_qDcnykuyCY?XoLTZ z@!RyARA~5HB)Q6-qlMp4lfS=2A{TxD=ao_ROL80eLjm6g3^2C}GV!;Q1A>g4UB>VZ z@{d>$cC-Npmoa=B`3pmMrxe~vo;QRCr0@Xwf+2jn6uzDOydk_x3hyF0L--CUdD-@-5_`LGB?xt=^Jw zci&3BYmjdv|GPoHom?`=N60T2oG-c5W4c@Oz(sQ+sD_L4thGWPM^{(a<&hVX83!65G^%Le%X znKsDRk*^4ZT;1^dvy%LTAR`Chnjj;7Mw0K6{jsI~;ep-@0QI#P&IrM3b zPp#`;uza1yt8o2O?EDNnBLN*8hd#qNAMawEkGC;7#N;DP?q%{jm<&8>If(C{VKVTg zQF)ljz>7v@;2m8>+yhKL%48r-qv6MxtTOpMOkQI0aV962e3Hq_OrBzLlF1P!r za=^!%SXb@_kH(Ow;_$F*(cRdzt(olVeOi%Vgy6YnU@ro3`3aRFbQy!istp zwwsV%pti{NO5_N@a;ugqNwtz)<7}D|VlBC@A{8twA1)R)fvq^PVS`L%%Wk0Ad=_{& z%`&uNm7$elwxDWs8EUSuX^1U`t!7tNYXh^$aseD3##CuMEof@tzDab{l`gT;TImpg ztgvQCsdzM@RJx|v>^kuC=F;h+x|ukeUN4$uAd!MPf>5=bSS#X6?h0^gt{GC6AT?n% ziDLwwCm=JaB$kOKCu*-onOZ8HQ!Bu%jLJ94tJUBABie8B=HWAq&4 z8@BN(-dXxB#VcKpV+`d@O%J9m2Y6`8)wJm);SMokSpdB~j3L!~L%t5J*m#LG7x|)j z`!%A3`$p?dB-KKAO<|>`&0D{ofD~TUi~&V(JWyOsml8R_Rv18U2!jq*JXHm<8dX&X z234suOlsT5lj=y{=s;$8bQnCKaI;o)w0uJ@XbPT>@MreL@61r@GZAODuU&*D2H9z*aaO#kS= ze@Vj8Led!8KRnK-CEU9pnCnI)$DNjN6A*R)0qo$oF$o8>4%rifDn2h_1OWduH4>$V$72qD? ziNe_`-Rq!0ZuEWBCGNku#C;Gd-c7py$tCXo4tM%+?$u4YVdxm#;GT1dyQ9;czF%>P z+Xs_^Zu0lIOWgnK61TS9UAo_KiCcupRI_q?nB8x@34arCysyA({C7#hT>;!Eo7+Sj zZ}$%Z4*u7Vz%n64$Rk4WS%UhopNjzqF6+lRn7_m8FwIFZhyzoRcT2dZ1ROLmibWjG zCyV-?6>#|M;rd>OjEcA~2{>pHI_^&;-17ns)8qPZ4qnvvl7PeO9QP#&_p*QkQ|h>n zNVr!8+ztV^DB-RNxSay-ZV4BFO5k?JffCQ(+a%mU0f*m%IL;^GjtICt0`9Niw`iA9 zz@go+eldNn@Ao9!2|?dJ0r!g%ZeGyWE#Qh0?u>xjFW_b++>(GhAmD~1+^T@PPQcwF z;fjFcc7BTu?t*|jXoGu3z};Yj`<#HoaV@vAoWDx~?yWYs7X{o+Hn=MS?rk=>R|MQ4 z8{Aa^_jVf`S*zMPXoK4;;BL0T1qIw;8(g1&L)%)}`GkP$vBAv?xLa*-O9JjT8(dMq z;TXs&e-{MY5gXhy0`3kQ+~)+`J8W>51l*kh4%;>iZS>{A?-IZhcK8Vw2uU(b2;XfW8{*Vixn3q<9?;J~r|;Sq{o z>Uuab9ra?eelX3{O~6WcSe0Q zCHQ^cBV&EhcA8q@YFqm)uOK=cU0UTDzi};aVgD6h@bmP_($d~vCx`b%wG^KHigw0) z{)pyNi&wbX-p)fl_f^dQx4-A}^He{-`p8)46&~Im#PGMhqRGBsaA|4P_n{kpWB)zB zv-;_=>#k_&&b{`#rM*+WFJZ2Hx1i+vpGc7WOOy|OC3#8HlDtHyw$h!;WMVwtyPVCF zP56z+*aGaNg)`KF`bhMd=*Oe+NsJwv4z7|Tfy?+i@cr!sZG7F!bDy81_0mc9T>0GU z_U{L_Jux=&7ijBI$=2Im8KZjUuD;#}CHbrt-hbn+sAhTfZ%LPC`#Z0^Bl=Ee`NzlR z1*;#TR__7y|SMG@tmfG`Q(X`%9Q-V4sm{Qf&T4<1l2BR4E&gdAVbcW{jL}dFF z4e=Hhzn#X%dep8@GW~m4cn1x~I^+5M{OVI<+pcu7@NG0)i|eP?sNFwH4GsT@_75EC zx!fKso&>vxcSgzgUnEO6`@Vmnqvtj)wOus+uDMaY7PiwX+o#U04n(K2fr;=9L0XQs zYD$mrl(cj4x%Oy)h6ZMi=z7}emG-IC)%&jX>(n zrGkTfeRl-og+lJ`V4}2^Oa|XKlo}k)^gTc{F%(K3I~ELu%Eeq3T<5{sckn+AyRcwO zaA+mJ9t;)eQhH@3KBk5zPN}D-ViE9#JJ^R?-gQ1An~hr9+@r~SV=7sJFW$*SPR&5} zdkc_YDqT$HQ^((+6jP95vbcU6JRZZx-_XoZZ>9*B62)ZsICUbhSttSP^V}f(;U`WA zE0*A6H}zR@yjO9`rkX6|Guf5iRoqP@?x+!eE6KHT*0}49UePzwvDNX0IA-3HsPlcJ zBJGlr{@{9g-RKO7`zthPV)=1EIUJG=AGs3JxC+*5iRF6_DIt@(sVEExSQ*^87FJCO4GB$q9=#yCQw%tTNdCa2IvWX12opNtReK3Qul*!1k{=T|x zv^X|BXLOS6rjRt2GCyze)J~Sp7r~ilI%jdSYEEd?vuO(l_tkJ)AKN%-XUCLV4Of<7 zrcLmRsh3fJWD*vAs1c)#uO?<4mBCDAC6~@v3>pND90*PvZDW)YYiXPew9=@DD=Vcm zOw6VeA&uzXBCD48rsLbqlj!$aSsMyzSqznMe~{JS*gnoy>d}39I@*vD)EWz8-*T(w z*P<2@77xps(gV_-l+!duBdOF?k(ezu4QV^xl5>Yn?=1$IrckZE>yG8JEIJ2+Kp5{> z`DT#}%@UfnEkB4*&^mOvZ=I$}o3IG4=&AXQ5jB&{sBZ3En@pes+p%oLxodOKF>OiI zjaSMAXuBUFh}PQv!6=1Y|=j=-M8Y~Erv&1KQ@<<$B7T6%4IYOJva%}fMz z(v#^N?EG@nvJN{@EuQZ}o+-+0U#WpzDz2ohXxqf(5#>603SPHXoC7Y8%|zbZG%QfT zGo8wG2~&Wq#4WVAYGHAnxZQ9GpAq2u);uj12sF~jJZ4q>I!f{ut&g_^0PP|j)8k)l z?Q_LZI8WyiDZ8Am$)Y2`_O*l;R3D>j&cnb5n0@|g@qETl_x5Hsj@3IPbM1OC%;_YG zA={^sIkxeLb`Khhv{+wbJCLYGMN@~?fY=$nn_EnGS%9^tbYoH770Zw}{@ip~Ee)83k}RvxkvFHKE(LTkL&kEbr{~s;#oZ~JCQQ;Hy6zxXC|HcD zZPTkpuCmZ;*FsyP(P1R#HnZ+pq=~ig!@OgIvWf>!1dEZ0ZNBZ_VeF&op$)W*YLzx) zb=whxo;|b1%=-YwB;QC0SntTW=*J3$3UY@P8>&J}Wy;BP9`^TJJWlH=qY?!sv^AKM zNYt>K=?~qy^i9oAj;j;tBrv|UzbmVaIKJ6=Q%%66ILF#{GjDBC#AIgmta?FCML)6#W@Dc z#+oura}5__D^rn3WVCMp7E`K2O_&u`r7PeF1io!FsRl--;H;rZB^%jN1=kCeEIwwr zs->CfNHf`(xA^SfD(%_R_o`E~@yJ3H9PKob3xgh0=EV9sn1!ZF6-y`AOO|s2t_;If zC|ak`glTk5^WoWWEA+&tV@;{4GM%?bjWRwyV?8tH(%jWtadq^aNus=~uN7g(mrbVC zX_yvOX4BwRY`IWUlL_$s)T*M#Cc^{6BbY*~G{#{lbk=H}as9?@IT>@ha;{ZH&8(K2 z8A=+eH4f#V|N~XEzpt(Y- zRa>&#^2`dlVO2t@nTNPz=4k>jo5XgEwA$`+Q54u-v8DDZ+phj^tToa?h$Z2PC|l7~ zO%vLZo5D0DSl83cfX}(X>BfT}%?&PHq-DLDx`C#E?kKh9)v6|(Pa)CjIg76Z^=Gk| z$g3@Xmf<4gmi5S+tJz9=xsWI|^D3)tqiQBkOoOtVC^s|8f#sAVO+N(SGpF_r+C-}Y z9kY>m(+Y51q>~cc?=0}BEf**HJD~vQ?>nWPLb2_tuAD? zHLf~B-Y8eBXCbse+u22oo>(!qA^1LE$Qj76TY}=$#4=6}(mj<14F6a$SYf>+jfL%UqrvMovz9lr$h-y@1OhB!ENzt+lWd#a=e3_h4Th`@ z=Gig(TIz_FB5O=dLSY(Fz;)KJZ#An|TO?VZIe2CSDk??OV{8#lM9L6fQpMERWrxv` zS(jVz5$UK$V+(GCGZ-6cUFwz7ZrB8c%wq)8d19&k7@{EOp%@W5g9h@+lU3lksO=qh zWo~ZGYQD|Cj=3xVO!()eM^arefw-`Y<5XBfT#!bBP3Tc#^4{h8l;QSM;}Ecc`24o1 zG7r{MLG&|v-KI5t)H~*#$3ia)Krd)~(AFJWp#+8X-FJEpz(Z`~F%{O?oik35xi10w zr`2^Rr^C@!s=I&FBS6N0_Qv&SK#r$SH~!1(l}f>NYpCkL`LS#zn{FU^J*pC)KIOLEn4}E% zxN+Xbrg@k}&t>yxVUKuDUa?=N8eA5yF0W@Y(n1OwHT*H^+IV_|Mu%?Zers&9s7GKP zYg}iwCZdv92d@-v>)9f@625on*hqiehp8#)7yeZq+q_>*3@*2c|rc_=YVzlOs#5XubA%MYE7fj z$C9%xt>ZS8X_~sbQF~1eT)&K4#cZ_bEMYP4@NNxG`O4tc1bj1~hldbNGz64!u$Md? zqQOey=;-i3s(%28IWk!qJya-b?&hEdn$e-pgsqWYmB&Fb%8f{DH)@oPMd2qTg zp~6hHif1((1CI5$Iukod#pwK^imWG***K+g7af$)3#vLZ7J+zFV1(>b1LLvj@TrJM z{$72(=Unbc5I?u5sa=eXP0q#Q>Rfy>vH%G)MH+`Z2eDfpZy0rENS!$fK$HIz1ns8oxKPAXeP`=^1WpUX{4$ZebCyv!Xq; z+(D8YHo#1~5T1>N$Kz9Tvnn_ZSd6H#srSM^^HayMB2+`Mc=qBj3#CHc#lj~eF)@{B zcxGz)et6ZK85F8fYZM}GAu=5a$6#F`w;-!7ZMs^xSVeHZeY^my=A&9MSk4w>wI+%$ z%$^j}rj>=QkQR?N$7%zCdWFlpoYRpAv`ygxSOrCB{8&bHG7Rqr6V=wKzh>(i=BKLn z71Iif^`_@evfAM(MHZ&Q(^NOFWpyGl9ljs#k@0(D#|NuD%s`pl{EON14kurWx141XVg?Sv66>ZqAc#Q z2;~bv`GhV;Rc$Mtx(bV|f%_AJVE6(1JmCgyjzmdvYMMlkttY@iI{pR0PxeJ0A${oh z9gc^<5&K2>laEn!sIDJA>JM2Ly&pdl3oJpZufx$sz2@FY{15H!-bFe|r?1oB*%oLI zbOg2qIs<{g_CQx)N9WGK?#>JT&PV*6kNP_w^LJkKcRud#e8S)Pq(AVKKk!k1;A8&4 z$Nhn){ee&T1E2H6kuzVQBEc=%M;{__(% z{PXlQ1^3I)p+R;hcS^1uaJhuUh`%f8v!%hISksai}G8yr0Q2xI( z$bRyh2Dy#=qCsva4;$nT@;-ySjZ7KjPVztMw!;*E@cO5ij2r+y$R9p4@j#9YALQ>r z0q-Nb$-F_{Lq-hpUUHK`-beffxtn~CYS;epk)7mHb**arOY>lG$ro%`WG zm8aXBzgKSqEE6VA5~f_yAko-sT_x^X;1VV3a><;me0^7Sa5A^%U~ z8S?WB?2PRI^M47?5dV2RL%wKvK+iWB?oZkEKgTm%r{w{C*Vy%+vg>;>-=GJ%3ia{< zegI`CH*zjw{Am_W%Ly{QFGk^c3)iu{_)Nlb(t3h3);E?HRMYs_uDe3o_y_f!0of1n zu^nOjB|L+@w!s|&F<;mYAPE|863&?3G@cB3auX^Dv ztT$1C_aFEuk}i{8conK7mf^h0f58Nm$RbUE7&ga=f$^PZ6ZV#+Ypx=TbD~&euUVAs z0e2zS;Bc=iaFSP6fij_Zz9tyCnBkLb33f4qSKAc4szDy53?RljDgGHj%clxCW(qLx zlmNQ7e146VnX=vX!iwQ?h5uZ`{nMluhW_eCCe2C%^_E@k=~+N_g>t2*2SVXn3(+PK zap9f1o(Fo1v+5ey^qhFT<|<}FLm}NR1e1(r&rAip_>oLGojyx4;8_m;Nu)>yzhjb2 zGFK?4Nm7deOzr8!a#jT|L&@TKWbzhegP1E3OtB2C-1G-TDU{AP!0>Is3H}DMlJn{V zdU0S8;`AkIAp8@g&6!Z6YiOh^n~x89vE1h9_nA59_a5mbN6(Ae@_gq#NbK{uHZgi`1f?r zVk{CnHPZ8uSp44cdnYvUD2S8OJ#%gtsj)Cxy^D92)jcF)r29t68JoLspJ)WpEuK9I&qDXa_@*b|=lDQxf1exH>25#goxahB%+rVb$UVIWR6t)x zd`KnP4UZ?+$4>x>czg!ofzK{JE=9Q=|AFH>@F(JMj9tVF?BKZH09nKxX(J@XL2%}{ z|3Sh%4LD4j9~`#<7esw80uG;_{NOmWr--`=0?csuj1qC@0Ef>-esF!a0|;^a_$CDK zFucZp!(`kwz&-5(ckuye2QF}d4-j&}1@0-pxzV>%b%%QfaAxTuzcsfpW^3;fA=qYa zf#00p5QZY;NAM@m_K_<|LSBMvFbtt~ZHIFJ{{8~~MBK9}LSBVyh{JR^?l}o}Ax+36 z!(m-=+@~enOMt`i6Y4_@$CV`9H9=p8fV)S+oych8Fw}?lG}njsmROE+0uDP3jzc?% zxJ!UTd!asThgP^31>7zh+!Xho4D!!% zmi&-I1EW9_35PR384F$J7S zg0L&mV}KJDwdl(Ogs;1XH6LaGj{&YscY)PGMaS0nIGa{l2sG|7z=^BLOk1O=$rKx( zuR>ebNeHSRq+z{)78$%IR7s{9tT_`+ttFExdkk=ADO;Jx0GIR_;LH}J*V|_pZhKg_ zN7?FHd(&2xdJJ%!7gMl_#{id3RMugTEb{W&KB;hTOF=?VK*8)1~}D~nPA;{HsdkCWs4zwCx*t<2kvfgYrbY2j{(l~Rf>D+ zsbyv}f9J8rdkk>=xou-3j{%O6$SEEJTrLaC3_J$73TLD<_kyCozzIY`8a)TKpB`D8 zlr!(NYNC1!aQZegOZ%cDv$O`IKi!#Di{-L1bQg#o1DwV;StZO6EW%kVJO;S4CRTw( zSaI4?Jq9?B0S??j^FbIVVe=T^axTQ%`?z zIRwLOvc~|Y)5U3n36B8|clYc4l-`ttXTJ#ro#HXTnOn_-D$RjY&fz_yS|RqT?Z&va zIy?rr>Z)Or+rY%?wmzEeZOztdcnokBosPA&70!9*F~A|uKuBn3+WH@EACCc!uC}Q) zkjDU*gw-ipWAPZ^&=x?gYtdFb2DsY$$76u2>2qVuS1Wi_j5)n~*|av1Tc$;7IAvRl z)zNn*$v1gjgC<2RtH%Im`VmxUX4XBF!HymS9Ggg~-*j6-cGar8PN$R;*t51$x5ofS z#{+znWVpx7>cU~sePgYW*0oUKdLkYJoM2FG9P7S@(25=doW}r{s(co!Jx~@pCG9c5Rd+4{ADqVkcgACYEAuayuzL_W0+Ex?jJVEhQ=+t) z4!(gJ2EVnzJT0@YrH*JRvc~|YeISMJT+XI*CZuD2qlLWyl2(Bc&90UOm|LIjVie7p zwX0k(uk{`S99`d7+YCgrvfq?Lt`X)RjWth;=`p}9oQ%ZPTJttWs>B@~)OAzoAEiA8 zIFA9Y!Iop>&NJs|gOy-gs9h$QwtnKUzMkJJ^)aH>-l@7Cv)yNox!?q3^;w3;@)+Q< zmGc_$n#TaAG0O`78d?cogh`p{INut-*kJ3c61X+3fal1qqB?Ijn8c`$;Zl#_F~E5Y zaBdqVcP|AjAMV~d^avgUoW}r1-vp|JQcf*MbN{RFJ9chzRnoC~ux?+xtJ>N4%H7+y zX*Bv+sy~woCQ0Kqm1(BI4HWg~^BCZ8mcwI!W1mbs1~`pq-D7~G z&l>zn?Kn}OPcz_D%chBk(Ii;{Z>?L+`g8zY!mr5N<~#9Kj|5@;>sAd3h3|uC&NXdn~v6p zgDHhz)2iwL+LV^|rf(KPh-ql@c)!7|Ko9gAkM|}&xNrSWzy%Q(1sU&IesG-3w{QUf zcrWvV<9-eXg_TKCZ;+5bMdeBFY_U+WG{nh7oM<2WN_ULud z_UPPeU-%$m-Wd%X-u?M@rh^a zeUhxwd`F9VI^;;;GU>Vct*d{-wQFau-!T2ZMdU5P0FOy*L z1w?>ND56hK8Fgwl!LUFd#z9L_D*<7_($eRaUReqzmJ**!0Pg_Uw4H_pY3>LhfFs~A z>L%psb9YQXcB$j`x!1@>*R5z(t)zE?U2mD)WPo4Y+))xLLax~D%I&A`ta+u)|tB`LwGlNAk9v_48BZWR$#~rPXO#}11 zFb8c0@c0ILEe0QLI6^ z1iMsRNtZ2Nio{GJ%60M-yl$gp5eT&E*|&4AgbCry*d4n=BGt;I`DLd=uXA6yQ>9v=fx#d>@U$+B7(or1^5kluio zq)@ITDRA!!nyM+X^Tl9TWeN%LYz7~GY803)%K5;D$Y!c-RRj( zOwKLPND0_#5AJ<`tWc?l=b%E@#d{8w5$PU}({EhSdg;Py#WvR1Qx zb?Ni?7(6}(e2ly1!{INi9v?&1p{B>j;PEk-vT#{H?i7!YL3mDachJf861xBK_!!{z zUNDbK9)a0(c4c+BP*RhLEcWg2|Fg&78XO~;0F%Cnav$>XKa5)F7?s8eH z8LIm2=xWA<-71y^k z5&K2=Eh-65#N%TS49XwCbkhU&^)S7h%EOojme`0bS~nj2@c0-!K86Nf96dgU>Qhy_ z?ckfX$H%~j93CG7_*G)w_B}oZfpuUZ?(s3eES;fEczg^q>cD_uOzQa2ms^mrOdwH& z;!J=5Xepv33VQ1EKW(DfIXl#8wOzRduhuSMZapjtnyGuny3{MD-8f+slYj`OtKg)1 zHbl`pCRZaimQS9n;@SnIArnIKreDWg7Qo|UVBSZyhQLTBaQkYtFTDTs(BRPEnfh9y z$Hzbi?~cuoH(tfS2vDD`&2=cJ!_n60skc+H$dABs(2{%!`V<)C*XOTX>r9+;TGd>$ zVynTrRZR0;v&zf8_W0b~^!Q|WYF0&;XtDT2gVr@$4egiG~=fmHv1vYE|PxfI40r>1cn+>8!=$Aibm;PEkdd<^};(1gdwV0g{;_!ww^ z?TU}V!mntOyOT9NFTvHVW@y+cq>MhM--t912x%UI-<`XG58(|;`z|5v1^6A_|KW=r zkGDV3_9XC9jO{+XC%@j=;7+XCM&R9_R|}=-e6D{ZFGlf0p-;nD+H= z@V)!br5%fX6h6cLIrLFtnX!#A7Ne8EqV&g0Ait4g739Qtqtkq&#z#Mkdq}KXtvx^d zNgp)o>HQDCA$GVFz-A{U3sij4ejlFUf7>n}El$uXeOa;q5dW$6eadE`@hU@-|8C zl;nUUZtISyibz5C3!zhZ&FWhzZ8BzlCP8G z>m~Uul6+8-Zy>+V>J#sYHgXfW#AM6@a=QIXgX|~k2DyzS401aeH^?32W`n$q_zZF< z`3@2Zv7-$*;4T~F?c|pXau<2bAnzcn26-nrWsrA~yAASga-%`sLtewqT~B{6dD$TE zBQF@_Zt_b8c|X}O$Op*#4Dxm4Zi9S1xzQlMh4>8eLGoXaM^4Yr4J0ba1n$4Pn2h!1 zgZkTD z>@dg!gFH;WV2}@yuR{AqUMhU9`Qg{UVlvj3AO5?A$!Hco zux&jK?Gf=fcJ`AU$lpVIsHT4d*<|TqAB>!c zNhU|B+)g4we!Be~q>ag#|89RL`D-CR-Tnai9VTOWy8YY9uQ0iX%3b6^CPTI$d?z`> z@N{CE5Jk;?|ToBRrsCnLy~t&@@r^(c3^t{QIda8lD{m;pONHENmeCU4_YinEp-ykKupEGY4mszb(j!|GFf9L6Sc%$?KA=O7gfQ-zCY|?)ib~3)v-yLB{Z| zbMS}fyv9@4wWi%)U5^nmiq~P-g6*U00wF0l``@qe*mXS$ZGv47;u&O2zw03u?}8T3 z4}^l#aNYkALgw-OVfY7*LnU^8M7#gGfN2hS^6-qup)$J;dUu12=|l4)U4X}NbyorJ zX~0zo!S;#yK8$C`_q*{d#QLlJ5C6D<4}@O*)ge~st!gy4OI`Ta7ULD?ldLwUc( zF+I6H5$GuW5f8Nz$vQWqpn^9SWXyZYm-+<nLN+r0VdzaiAsWKjJ6u*psH~Ws%wdCo(BL! zRZ68?Yb@}=f>~g>QYfmG>{_~{Zh~_oSl(Hy0ElKv6-N*-;+E5EiQ+1J>^9Mn&ZpEw z`FuXPS}NoV>t&U?`l*ZCoQcyJlMrMm@k&95MOsTMD6`n1# z;*{3&`D}j0y6jnSujy2Dim@p>hSwGpDTHkzQQlixF||=sX?Ipi!D53-S~WBhGi|xV zd37zD14jvI*n*iVTVs-?f(^!vu~KO#b7_d$JS2fv)44Q>T&|GRYK*B68j`x2$fsaG zyffFcIhnJzaD?7f)f03>dQk#iVT7@N*#ul|&C<7aIrBGJa^M;05QnQ&PsRnEPjPY98 za2r&ywu+3me>IYH-&X^$^W(*-UX@y6HNbdpR8sENAP;nFNol=U zQQ=Ojq|a3}^XMo{Ie9*rOGEg2zCtK{c#<}1AOTOL6U$k3Exne^m4>WH!7XXTj~=y( za@11U(SEBqBbMomSn`#R3|MI!K4uv*Vi_`M8PaDNVihoCX`CTT;|y6EXVB6(gOPY^jq4X-_iy^L0`QE^c!4-PB@YKCqqte=+CraRJK>>Ud17l zA)xvc(1#FGxc)q_02sPIV_b_NlL2JtCi!s5fH3xz#vtP`$q*(#vdptzed^eRS4TO< z6mVE%xMJ*f4MDkpw1A>xBKGcrEV+uujp!Qmr3%0e?ky_q8E&?T~MSLe)j zf7iBsKA2bXzr}aZcZ2Un-&=h*`40IH`+9tPKm~03B0iYGBHcdt$L*16)8;j{u?X<` zM&}24d_Vg!CE?)p3ubt$2glta;fer(S9ATqcWpdyZWHs#(|r|w!>hc0aNPGmv50#Y z2s{kIJl+3Q!kw_deOAIv0Pc{UYE|EdCET)wzC{U_0i2m#LK5y#!1b7J&hPL8M0)%V{43)A z5dv^Nh#wsH%Wy%&?S=Nu(?TrA;k_W@4p`t|`pJMhXn`A(a5n+YtUcqm2~3wC?~?TK zyk3-WCqRB0=E(TLb-*+i)d#`!_~sd7yXX2~`pA&(tAMMpIC$dvWZe5<-t8e5xR(L< z85g)5%^Lhx6&nfZGmdeq4a>4ge!CjZOOk#GxFKa8C(1KZJAK z+a=sHfI9-=s1Jg4T&IM49&jfZ4s~&T{|S_f`MV~h3!g7_++_(z^3`(SbC~PxO9C!vgL_`U-E4zo*x;@S zIQSH3sV`8h+W9sc+(7|{V>GM$9T9NY|61Wj1>7ArxJdyApC~Q$oe^;GsnHU*D&X$2 z!JQLuAsgIN0xZO zTj8z=IQUeps(LX#eIy5{ud~_rj?CbHI?x_C>bMS8bnJbubD9KiK1c32czN#&9h0yB_@}SK!n4c1n{O`e z#m=1_q3>M{-xS^U+3TYnQQsY%SN28`8Jsw>M1n88di9Y}DuV=Z+v$~eMh{2(>D9mc zo4wEZ?g(6_x`Ue5ad1#w$OCE3-9eZL3Zh8;RS);}jRe<=FnyH{4hE0V-O|CqzP>wx z@j@YYcQAq5O@i+mN(~NY`W_&f7z!ni9Sep+H^(a zt<1#7)bPY9_4HIMqV^9D_9>9I``Iz>9ZX@B1lm*SB23mE-wO39P@gQWAJ=EqV2%wg zC5p-NahemHyAFot2H_8<03obcf^V$J+KM%yu7iODl|D%aU%c=s7$er}v|EIGu1rZ6!z z*I+ayRj^>f63cFyB1Tnomo5#bPupyxvE5dlc>!RVO%m?psp>>MzX8OyuGmBdfB&Tv ze4cNyCZ)XDx@>_mWi^>?xk4qip2(@_{IT__&78|MRX1n^cs{i@r=Sqs{9(V}V#Td( zn6&VyQb}f3wjiflV1&(b2yU%bnw4qXy1cgbrsdg%c8ku*T3Bm>=FM_u%M`nRu)FPF z!L<)<6xf_0=dGzp@B!DH2|xiKl+6saP?dw@>biSFbQGn+im^m0QM6;MI z#X*FU+sqb2bXc58BpvQolL$0^-N|UFmd_ieHnZ3%Nw8Ty}Uo*(zk=xE+bQ>EEQVT@eMcLb z6vn>gR?V+PEhH=+mNlgZB+Q1LI}ekCF0+L(8cC(Dio`_NG^Fi#OD<2PWI2>Kg=!_K zJC@6`=*);AXpU?;)zQjkkqpgpYjnA9ou(OV!Xmt)r{*_C)J!s?y1934GJ#AMV_C@) zy#5#xnt_9kX-h6(_d4RP+M`28s1l`|EM<$$mnvHvDOXCcajUV0$ZpDfIdwh{dyA&0 z#+uW!u{N2`!A?>~E$grYz~cEXR0l=5?JG5~OU0G66*IJ$Jfd7DPr>WfigSfhVl!dU zFS9@e&o*=TH85o@VKJ9n3oWi%Se!%chD-R2sN^gL7%Wi9!Y5tW4`5OKIx26GWdT6D zNXPW-AHiH5N8ziidBdzh!i%px(h*?$TEf%Q$LL||gdRxW>{G49^BF(JTW20!?~ojV zVNNGe4B0-}bX5kdL8vDY+ndWGEjI&+YE(3JXf0h{h41DT(_I!|?J3<@RJ-S=RdV%} zOV<)w1r~N%O8Q+sgu8K_s=zj~k}RwF4U4xXJ*J}nGRuHcmjZp($tmCETEh7TqJ-#D zgj}IuF{;)}rkJExjVxGzDhzFnMu(A{+swLaktPMkuj`Ht$|@c_5iCX~w)wVyhp~^U zhc?hMs#V&I)m?UKW;SDez{qsr^nBQ2B0(>pS@UFRD@=njRwz_pfS4#YRE5Uu2+EX` zc8g`|%3-vWSXqOqhy*U#YNXDjOis;Dj;j;k&BE$icwM=h36HlRPc!iRX@QzqBSoJ6 z5>!`-W=~lRGV0P2Uj>&O7Sm>~6pg`pm2_#L00U-=;i4-wuxt<}i`Ds30j3lSR^wBb zs;oX}xsJ|1mNZe<6O-fk;v7qtU@u{N@$3a%F_S$xcLr^ssMp}W}g7M~ql#hyKVuR1jwk1RyPRI@Xk$(gt|AQm0|s zu|;Z>@$nh!nK_r{uI7rXqwh>}ttzWBo6fGRE*DB_GLc-hSZz>$USpHtf#DIfW~+=D zFJ+Twt=1XWpTXrEERh43T+Q^C_yFN;2KwJ~ttx6}wcN5cn8|N|Tdt;tMuuYM3W=1u zoX92eRttdYuZy)5?jtb!I@p*lCDYt<&`@B^992mFv0MDxL}mruuqvU{vPNl^d71#s zCb7LBt+u;d6a}_dw7hb~L}0{%cVX*WkXa(iRy0-9gtp|SFii>8^;j$uXi-}l&fnn&9tU!``w%(gNxi`$ZTs|bs}d2yvkY5LTG`uvx^u#v0`jP z@O{9LGmxPtqBu3NjFW?Ox1<5XKbaXW)_hsO3;Y9=whyodZwxj{(x$;$Z8F@r65T1S zQsvx`3yg6QpGhV_&#>w1u@!b9Zd@~GgM(L9+=A&Qo50X~rrvBQvBG*u8VlRyMuXRF z=3$yQv&gvgg34PKreq8uC)Eh1^ThQ;Y%HHVSp}YpH7mXAO5XJO;8Fuj_~)fZQe82D8@-I< zRFet+CiEyVdGB(4%5eLsaR}HzeBK?5-+y{&aA?r@7;)4`Kcm-e+QzDq$3p)J>bSJu z%rU2OY-M~VHWjPyzSDKgj4w7GQ(=#SbH)iW_a%VTt2&g^;b<%JQh%o+T0_VWEXB(f z;oD0>dSz;~e1bk)msv`bveM*6OEuT5*lMkI`SrrR_W0b~^!TKKR9%=Nbg##3HMC=F z*zH~Wsl;_GWh@dietxPis&ab1&O4Rom!_;}+dnjK_;q(yMpfv2yuRD5Hhu#m3f#X> zD?lqyQ+24RVCw}j*w}f?8RNeiX z9sx2|T$k2%+gM1Br>qpglgILUr6Mheais(2$Fh|=y5(x}dQ>GoeadaSF^is*=56ZB zI6PVMXJLboEu^qf!ylurM{;_EMu%?Zers&9s7FxDrjqK3s3g|G zWsKW;u1Qymu7vL$IyTZ@zm`n4w1%WIjmK1m1_y_Xn;KmepQnuR!GoIkk*VJJLxZDD z#Xr_}tcmz>ZP~c{w*`&Y!hE@{Y0h4DEHMw{FGHw;K(W0}2#k|A2bvBnOgI5#qtAHLJLNw7(3FyS&+eC;4D~Y3{!vm@Q z0cA6r$?SME42wf~wApMF2>JiO4CK(o&}e#$(grQxSTt z=7ybMsQEc)`iq*{#n{;7Tr956#U~>RkciiFp8uRVbLR8T+&iZw5RUj;+Bfp!BWr5PYhhiHOY4X<=o%RhGQ-`s!Lf;H z1Y|wv4}lGCX>Dj0wKo<|A*b}Y9Snxewvp+?R`NKRv9!rm0LzHdaUr3_A8FQC6L{=U zaBCpS&lrThn%~D22mZTrdobMA5$$XZcebM;aUIbp95^FTERJw{P)wBBHq;&oHf#-a zh{*OGE!^0=DDkDcj!wX~iuT|;A40x#c89+;>~Dw!+ghV=*g$6>8V=qH|Fs7SPNZWi5 ztb!y|e#~RE*$>YLjV6!ThLY{Ubh~0Y!pnN0w$02Q+@dryR5mZ=Xk#GczXjSz!`AS| z>a-3`A%B?FbfZ<^(WFL2;{}$!lX0GCnq}DiR_Hy-2FC_Q6W#m3iD3_T(}U?{SvM@5 z^hJ9UvE4)PNR+^DEXsz4qxyNGQT!1h`M(5o;Q8lz2_c?6&#!#&NB_41 zji>j12WT{*ez}OucPn%r`4)@62_oc?S>!JnjX@q1^9zhdd3hlJm_)nDA&Jf-|Aau} zI{)5l#&6WFko<{6d&p6VoYHAe%mVO-j%VuQZ_MLDw~Kt1(O7f~ z-EQ&_qtT4$Z~Zn1`Gx+ip+*}Q(%>T4xRAzkv-yQIo-@xcq%m!Np?~aRAPV8|crS#Y z9`$$R2ImNPetscDUXCFgYLDl_7s6rm=r^Gd%DW#zH#iFzz!01tP#Tn`G@J!Z=^{p> zGlNO`|K&cwdV9d@CUgzpbrZbp-A+U=xCYOZgU-s*E>LxM!g$~ge1JpByGOwPEA$M} zJ$-T3^?)y;M7Ph^foJrNjQV`Qg$I7o&nR_&HVB__jI+Cj0(%pq{cy%`a-YDUPAB8<*GFsjn?;hI?E`QA`HtOU$Ae%$JHk`Hj0`>knUq@hDoe$@lb-sYVKDejKa1du$mlb_R zm7v8g-qnj-FKR5|oPEM&3?u$lsKWmle8CNY9@vJl9pZ)Ony;e2^#Ab8cf2C-C*trJ zbnIjJ1x=q`*sev~$AQMahhH4`3AlkcejSG&JT1J(e`9~>fxkSw3D?u`w+Vl+i{m~5 zv?vd8qb5GA9$+{w&%0fY$7P`31O6L+l4XF~k3ZPOc`ELcfIG-R5L)4uf%6SBd3Qk^ zZX*KP74}X|n>|?PX7mmm$o4_X)bh`xow_uuxL%X%ZpNQKj;4mGI!*UmK zNx)%zl!vzBxD^U+9B`-);t+3zJ0##R9V^@u0uH-*j=LOw^D={<MS?*&4nvTa*^f(63G7rP0;Wq zaEoiZYtvVgn@_=C+Zz=mx!Kd?x~}x3`?}<2IQRb~_z!3xD}MjP6-}2nZPvXEc+nrg z4<{CVl&s9V_Q45PSKGOLp6EF;>+5fRot%2}>%|SF`OC>N_wjE{kOS0rz^c-dB`3h! zz`gD#z2jun+S7H*mo?=bN8XW%WzhKZPac_A4&nSWM<$@ODeZ%>0BGE5-g#40~sr>XoC3UuO{-z{NP+Y$4o-W3Fz>8JdAgekRqXuToNpP-rY3! zHsbxnxFFEV>y3a3hJ+YZEuMAMB zo?jU9j=NS}a^~zfxdy`1^P36Ky7vau82_$GQr*4DS3G*oR-HdnztG2`zIyZt*L{&*Lwe8@zu~r^zbxM1dUq%O^{y-w1D0@heb=Ha~gds%!B+ zqR6$WGi~Sc3ZdT2AuGu>CiUj9jx9Y|iuL9Jz21bN^y?1f9nC*F>*(yG1xGzc=Nv6O zI`=5lf`aAau~NMzVBIP@j`4G=TZOc4)jdO2)HkgM3FIis@cikKi8As%s8MK3|2eXa z9BpXY(By4$Q9kCUpy`s+yq0OtU_E>MyI(!;D*Wh~(i3$}sQ;X1*D|ugpF}zSt}B{m zv%0gciO2h?V0Y}(&OQH$6Xco&k1u?@C(q9dwlWZOCG=c@%$$DxW9A( z%_HX4J*C`ML2lj0$>W&Y!_Q>o_VH>xx0FwyC0}{s+$*kSvzxJ{@Eqj_^Jy)*5?aVP z!}|#4qxkv!CUPz>k1Su%q_>y+b9n^QTJ%z0ka(MudL2eAUdiY0zU$H^vbywSaZ~aY ze}D7pEq|}AZvM^>|J8NwS$aKS{J%uMVe$XR$bs?VbFTTlr`to@wsiF$d(-VYT)*S= ziq~7W=)bp}Uif-EilUcc*%@9byZA;kxldQaB|U#p*c zI(&95NGLc>u0C!F^h97xeBbV>rfOdq<38)={&8S`NRv4RbCh$&%Wn| zzu9EdFX7%l(Sl?D@jgxO6Wmb3hq}2x8mtR#Z<9M%-?L)&mV%((`_L4jm!H*qushwS ziE{Iruoqp_bkA)BMyDlBhc|n5Pd3oMAg;ih+{`ic7MQuv$Ij_Lw7D>JtRG7nQ|(Id zU&MQ?t1G70W2OV^pRo_bKJ3=kf+pfSmw2q{P!oaP09*DG6CSd$-?i%I)8u5^IWh;@ z{rn{-zk1$1zvc7^NF{mte1CqE>rKClyy+*dE4MVemLK@7tN7TPXYX*WK7R6X82>)- z4=cv+t>1B`XZ-Pr<)?ZA9cMlVzgEDnmNWkhzkKkk`OJ!ak560!zZ%Z;z^|3?>!vex z{h-6<8&`xTBJp(?*--1x|Kyj6)xp)x_e|Vy zOy}w`R|d}|&_bxWZXcAY|N6#+=kPZs79GYEX&pP+QTo(XAFV(3_viY1R~7vI-%czm zUe@*e#5KjAIk2hpT-Wy}Nb!Q^UnWq#_nEqW4F7V19B#xh+VVN{JkfhnJ7Fp_rWdw-})(8@vRBZslOR7#C`}S)riYGK`0W@G{)*8@SH?>l&1Gk zPf8U(KR80PM!tdOK<%I;?Z#qYNjzhV?OwJ zDoanNy7&3doS4;gSySJ z=uG`Di|^3W%5Pf!#9^3OVGY{!%j+8TyS@`%=neD|K%M!YtBKABC=I`tyRZ(ye5QLZ zER^o|Re|R<2feMO2K1vYhC39@rJe`ldmo6);XRhEO z=!tYqT)}4JcV5u7f-LuRyNy|#u4^dx=QR{i>|6nmFlgHeTYCfrDCbUvAVdOiI$7fK)6;-l+Ai_dxH zL*F*5_{@*H(miL}+n3SV$o@O_>QhIwo8zZYWoYq_X z*@RnzHs5|~;>N=zXO^MX?{&rM{`3jxG024LN-wolR|06S=e*0ciS}TNn->S6CKp4k zzU{Inz)o}Pq1|8liNcRze0)Zji*vg;9 z-k;FY!@fl?Mq*l@N5EIuAk+zmbsbVO+6tERL8GLLn+j=3f9+Ylg!Ne$*6DoI{qF7u zmp#~peU{7p*guaihuNWvS|^R5I6tOv!4H4n>d^bGB^y^^2AKIRQM&dCw+)d|DrEbz@;W!3+B} z{`^sT5?akG`ZGuo>o3)35JYgfzmlFm-a7MRVIIu;OWlU9m8k#5P(c$u=iG5x&keU+ z+uPwJSwRlxFTb44hXtF#lOj1>1RVVdAw~+pS5T2H=>5g}=q_y|dm6%38Ywy&|1dmkKf2Hd#+6d=9$iOWk zTo=K0HCVPLjG>;p?>_r zb(k*rLp}d1r-@~w=JP^q@!?t>zn*}_CV$EPgZcO6-T%ATVuRHjV~ec|ev4&%A@YuE zjr_U}@?KxE?_j}wv+tkvK>ne;2f+gMC4I5Nl701a-Hi}5%)N#Ff6>e3GEkCjJqAk1 ztKaSd`a;`g5jPBkxJOWb5x0JC6w-Fna*?)v{Uv)^3QO*+pBtk8Z>9gY!~YF)KU8uj z#O;E=i)kM(q{p|0tT-3 zIj!f@S?*%Lw*m5bG5b9+zc^>>g1-yhkBMpGZ|gKKO#g-R&Y3iS7q-1HuZdy5aWUJB z*j{mA@M4Y;V%qp_!Np8lY`4FQX9et^SbiHX)|~Wrk!P`tg*@BzS<~09#Qd5)_wsq( zbdG9auvR|dkB^jTp1py$4V`)5Be z>rnoKc@M#C#9y*&S7FIGJf*!Kf`+*lrEJ9cnecqp{9m~(h|gt1=4FA^gS`6nZ~WzJ zfA!bjZkW4AqPn0AFZ6t-MyM~BP#s4O&biNXf58K@56yZo|Dn7O(;73-Sy-~SVXk{S z1od;bmF&G3x`}n>3eeMEau?R#JGYeFb_z#qs)Ll(`qu;nz|4 z;fFOQw!Y>s+3DU~vj5`fA@=KaR1c|N-xH+WdK-4@7sW2(xC(oWd@ga()4tgARUhP) zUz^~E@>zqwr2p27wuXiEfM4)>Vx}&8I_TP38~q4LutJ!buPO!H#RXGPo2q&dBxhl#eeU&oog=K(Rz-$kD=Q->~G9s2KL+nIVhQ->z= zIj-3E{dZ|AGx_}gzpaSRdTb5#zw{pBOgl{t_ViqsBMD|~`(M|#Shg4Ad0Xs{${|g@ zUkN`6I2=n355YI>8@za62$G2bICXAqc}1;vED7IU$Gz3wRrK^EZ*@h*YHwtCcwmE< zeoa4gyZ3!Hz13@b*1wF}OJ!|E z)tbtRb#N4nL*vAfJtG_8lt(zq8qd*A|Dv+@B*673;osg)N&TK4UHiTYsy&dP;(9nU zu52U;r#ylK80xzL&W=IO?x8U+Y7mEGM0+nx(P5o4sX){qhCRGxZD7l`(ZnE}?pFqt zkDa`^v0OhS%%(oUc@gLkp`5x)6_0Zhe{0m!b>1!&z?zTyNa2;y!=97)uY%BkvRx>2dz=TUaCBbojq zOr`2L=jt-Nb46GmlU-w_Gva4k2_GQVB~huwqp)*WPL2 zS;QU%Cxnw#oO-$fKW-^FVARedk%LU28j>V!WbgE;1;Vucp2V~Z)Oyj!EII|4e$i&< z80S!_Gs^~z03*rtY6=2P4``mcrqf$7Y3B7x)+amSnI26qfD!hNl;PQ&(^y_i;)T<7 zdK)cQ7wRpZS$zQv0h0HQSa^t@RHr4V41%4Hls28S+$$;xOiL#LM}1Arwjh8{$`l_V zIX5mzR2GLsISa>w^P|Hf@Sqh-j>bk4%E9Xy@;Igf_4@ku0Or;=WiCX5{+PSXy&nePu@uX zVj^rA(ssV3<_G;HTTJCmp?Xeoj^!{fhTr%ysE)So;05K(B1zTq!pL%7J53dwf<<^i z2iw6xdS6c;xR$bbu+3&AR%0N3eM0f@Weh{kWrPxn1G`Dch&ZZ`HWo!kj#P*?(gWTi zr=F`svKD<63|XwEIW*7ENbkO(!T4Y(Sf91qu*==hp26n$064D9DrF4L8n+nV1)V9% zX9STN2H`$d$l;h+n7*92~5Ig{G;P=KX`enw{FrLYP2B6)Do~Y51ZW<#c!a7EL0W%w2RD|p8XKa#c>p_xSHE41F3o|&B$q1 zfbC-mPtTa6>(0ffrx>$|s5PFi_%RPC=GilvY!)^wa>kNnwj-M%O2SG+E{WJSE{n9B zOeE4#(R5{l@sa*A%jGT$us%vpE~?%5X_Z`V`7)%G^~VOvXfEkaeOYRB*y1t3h@u(4 z%pz;><_mP>*^1F#Mot24~hM-ZlM#uwod7Q<;y8aAb3yYWRd zo1LJX~ReD&=)Z$oi%t*b1F3kqucN4JIYXFa|1p& zhvO;Bw~-vlnOen#*c!S~s;j7qR<4cKOrfArRD85Qo`SuNDT;xaDSb_M(nXBA>`A0X z@qM9`#b%Z>>sq~e=qz@-#kPZ^*sVLZMuX@cv&r8On1V$mIa+Y2XJBkfU1rCWautsE zjHN8s1RNQLi_r8=VG5=(B*7r;pAI>ZP6Q z8P!yDViL6O*vM37Iq*7V?UV-r*rC*)L8nlwKt^jIGGzhQ@3*GwqU}Bl47DTRv)S^& zle0Dc)|G|I894qesI@5M_5u?X;%XJ9$ z2PDma))+1t>&C@F`dy=h;ag_X&5WG|yuml1;N!1IKz>&&lP!az@>6fQhknCur?2plyF-|ki%cC1 zZBkjiQ1T{d!D8&#VQUQ22&U`APEz6#C#Rd`g-)|&OTmAOmlOQZ((#*|lX9I4M^ zYBkl>HS$M|ImfS+mxywWUsGK-`J99P>nqkzA$~-EZQS|O!d}<|@70Iij6)Jkv#v+T z*!9bTbvmY|rRVhYZ5oXZOWAE{9d}Af)6|{K+A}n8{4j16bFx`y35&YJvvp#icLdI3 zfwLL#goiSkXc-)c2;Y*&%P3omt*cvG)mvGm?S&HtY4kE!2&TsuLJ3SohOrVpHiSnh z;>RSt8h%ove-e6OrEBpaICP;g3Jcj$45R*VIM5M^wuE7!56GtW&S-l_ARK6oY=jQ4 zQ9NXW-iSt9>H`3zL}Orkuptl)RyBk}{_O#JFQdUWGE_UPp0{=CVmrh2&28aGv@Oyc z=zwGdNU)WIm?UvswUH)HOCcHwwgkcve@pwu%C%K>HEXNa*3^{O!nz`t))8sYH8LJ# zhP!Wr0}j&&$a>Hp0vp`Y+R!X&Z!DfdPU&+y7z`K98ktUP)s2%GOPgE;u#6}jAEa9R zk!F20fyWL7w+5p6-U6&2rxOu>cWw`c+d871t>MmgG-LptosGhQGXllp2)75tM44?v z?U7)^)-Kl4bB>_*8!L}%rUD&@l5EfHu^0x#-x4@%jOSMppm|a<$jzB2j55s$b z+=8sQ^yO;dW*Px{(6uj~0ao%&dJSQkb%rxd6zOQ)Eb2%L3u__G9<7e)3IgQ{w|PE8 zfdJG^;RaX*NvQmo$7r)3o(~#L9c(0h~(jtz_^y7$4!u|558 zPzl`WhNY9fD4rTS1dl`s{Kf*0pVbc(g>z*`Mqy*IA6~MKQ#ee&;5*NrQ9J@yy8h&9 zk#rH6b}MwALgy>=Eb=tSLtpFqHA~^orhN3Lr(d%begWm9UtawxQ1~9oM}N)wp-UC|DurIE&{r$8SD}|F^m3XX^i8f`%N70#h4v}*H442_ zp|4fwRWv>HBd1@h6#i<3zD}X9SLihgU8d0GG(Gf#rC;R=UsLD`g|1ZSDuu3A=o*Dy ztI)Lyy-uO)sJ`f5MZfA4{(6PpK=ElmXd4v%4U~`m>GbOcg?}UEqwgdAx>4b8RQMYe z{!NsRJ`wcmCWU{qLT^%Nze3k5bb~@SDs+IRkA5=sE1>Y3C_i2PO$vXr!r!d$n-w~! z&|4IGt3rnqx<#Q|6}pY;lP-@oh2O65+ZFyc%1`?k*rxD1D8H4Pi*zXbFy*JmpRmG@ zP`=x+cSPZLl4H_%yIrAoDD+N+{xazi;^&j|@9khT`ccUvE)o{_1nA8Y->vZ7WFzBa zo63WKa{N5Q5;$|nBey6tdKJ_!o&UZJ{XVgjBOnCB$h2Fb^T#0R$2o}`_U+C2L5RYU##GZ$qN#Hfx=%vJ}L1RD*T1y_auIa!Y?7+ z5`U4xUqqTD{-p~4Qql~3%n#0a+~iVnorJ$k!Cyw!Fg(tI+~hKHxrAS=;1`oQ5`T%p zUqXIVR zRTBSdg?}}fBk{co-%HM3!E=xO&oYI-jC@<-FIV_5f0Ott6#feGh{X3Pd>`qP_}3`> zYe=2MU#aj{5+d=hRruGEH!m0Sw@Tr!B7Y~@_~i<}ocJWZrtmf5k@yt~zk>WkaH^e0DiwYu`D=+^rSPlB$0dHX z!mlP{62C^_*N{$$zgFR|CF>-9t-`M*#S(v=!e2+;UM!Y>ox-mpKalwA75;ki4T--& z;cp-(B>oKw{|0hM;@_z7ZzNq3f1|?RNY+aHn-u;{WU<7*S>fMI-bpV8K>OaL@Hdgy zCB9$b`^jHO{Cb67Pd+d48x(#6c|_tjD*Q&0l=uOKA0S&Kev`s)A{7#Uv%=p@7EAnQ zh2KnmeW_SKf(k!K{-?y>qVTtnFG~Ea3V$p4h{O*m{1EAr_$>;*h4>|YtHN(3izR-W z!fzu#6Pz{Wk#>dOPEJYuZ3=%IIU(^o6n+PJRN{vfewZXBenjC%$W0QzQ{i`#^^CvE zjpNgHg}4iX}?wtP3LPD_1F z$)_axK60-_-%t7_`T^1+(T7NtL_bItOY}qJ-FaLatY04{|0vN9lW$1$N5~f?`Vn$i zq8}w=5`CE5D$yS$H%s(m#3#|ePv%JU5%Tl&;tS~aIQgzbA0;nJ^dFEKbo!krkF~;8le+%6nl3+A8B`oKNXX$ai2c!1S=%FLW1^7a4sWr5BJ-Ga3Tm zFC=#{TF+kz>6Q44$d!!tQv6~vSHdqL=ivDi(}O2Dkas!x9;0=6SCHo=`bzSMM3<65 zMq{;G=)Q`yNc^SbI*GoT%w@E0Z!h^Lcz(q6_4JmJ(~Q1}%3DspEb&*6!;IGB`$)gU zzlLm(_$!H9;$KUC2G3)d-cc%l75NsU_4HSh=Op?%@~}i-PevGxbAW~JHRKkFUq)_b zG*mO-my?weUn7MQT|s^dlYw;pE6Fz*t>>?bJjrOizEzXG626A)km$8!y+qfNg%Z7v z{2JyDn4T`bj{K0(dj8jw*BD(#_1{3AWpov#Zy*mbTF?KDq+6mll68#M^}UH)&ghji z{>|jy;CUdOUw9s3^d`#plUErH0obpee38+*z76CsqoG)V-$+u7#yxFn>?$6C`IOdJFlIL~kXJN_2?yOLPlqVDzn2zgBWNqjh_=kzc@M z5YyA?cJddD*4xiE@+_lUY5WfIQAX?iPne__jcf1=-4U{h(RzM5$?LrTqVWm&rb54> z&@U?V#})bkg+8Fr`xH8*&|M1MuF&fgdX7TBgN9<)Lg(}=b`nWx0&MS#G*^vlI*oIVOd_aZ$SP9T#20DTK;{dSZGsUbUOlAPsiB z4MVWwC<|Z25bXJV48flNiXqtTGRQyL(TgF_tI!^xC$%5ghuRP9=wouqS(w5Qip&ScQA1nt9=Rv+Obh!zL zf;9j)X=MC<458e{8GR5#h>z_A<39l*%6|?+DE}8RgmQctLn!xC7(zL`ieWLc^JQ*o zUyO(KweURH2}8&qE%(Jxzff<8SAiikQnWkfvkpUuw+O;QsOPl)n9w-?Ec_L#M-Z-L zcq$L%Qh5-M$^-gSz+ZaKrMHKFbCJJCJml|fCg(p`SPc2V_C@Uk{Cc1l1oMsxQoBMsSq?X_onZd4U2TF8^=rfs+DkKrpbu?F5aP9T8IuR?gVGS< zuca#(4IwSRIeL4>e0YIh2zK0nA<$begm%)8;YK&vgQ3Sw9>x&#c>+Q=5^yc`F}c^U zaHZaFEWMV|tMH8lz+K1a)hxW8g=?68WlS$NSS-~Tzk-F8EUeP)h<2dquhsj5!u8Bf zKTOv*j8V9O^`}tYv|oboI=m0{L9I_7xQ}vqh~>N#>NnO)ypQ$Q{kXmsjP;tzhER^*#}LZ#4GclfFIo5-7UFXW+5_7O)+Zb{FuzL}UCLr#1C|Hc z9q$)zVeJj<&Fyp(-Y;~^;|b(rC&q((?ZWUeLhXk%Ek9^i%P}5|SG3&T%YB@p`n=7` z4@$WT<-vFpV&MlcgmI*gg##E~>ek00Nbi26p?!dAr0}JzvK#;3ofsVUwGj!w~fNHHPoHNIok!TCUJv&~k-*({hExXt@I24|w;zgrHvT z-y=E=m5S1LG5S76-_7VYm(G8R(d~@>ETgwE`Xh|)VDw=|hZ$YQ(vL8@lF^-vev;v# zlcxH7iP1Y4UCr=284Z&$nx9)3tug+sj6TZv?_=~=7`==pII2%jjN4f03mZXY}V8-N)!ZX7p}GpJ6l%`qVxjXLN$m zf5qtA7!92Swa@L0{w<>i7=4V0tf5PZH89kTD{~)8UVf21R|2xC~ z9-|jC{)ZU-W5&OW(U&qlOcJR5mofToMz3J>J&b;b#lM%)|Hf#TT+sOc$mshR{WC`2 z&**<<^aG5BhZkC&hZuboqaS4Sn+*RDqrc1O4>S628T~M$|2LyQ!sx$YG)x|;epfU3 zk23ls;~!@99LE1BqyH!4KgQ_4Wc2Sd`aGkLF#69K{Wzn4#pt7q{sp7|fYI=Ku%e!;M6_{ypSgIPNzJ2Ph7~ z*K3JAaDq5|-aP!5q+Vs$n)Xc)v-FMnQ+YiP8RO&lnu!HyBOCGnE*Lk496&vB4}eXpY0L_TxkPN5*^Loc-7c9Kq-aY7XijwMlGuPa--P z8@b&qDx7Ajvl9c|!{bqK*pX;_JPX2t9UqEy4_Ha>O^ldxv3{iD zcZ|WuU72!I@xkFe@u*~YOO#Dj$g%nwa0ivwz&fb9N%*=As;fy0(>YMFGjn&_aAF8r z+JFfwF@k5E!YL6$x0|-x-OgKp3eD655mG@wKP7fT*imF)P`^<}K&-=2Xq=G7C>|(g zE*#DejmCO=;Zr~hp-S5`mvVbNo{Yu@5_?Q)D`vs6!6DPS!6CP2cnr@&v(OH{e1u+l zz+5ZZO(bIQy?0di*GrH8u)rpvd+8gtWHJHZ4?dBJ=}Ul_VqHo zVn_Q^!(+Sq;XIf0xe1v%fxWPnXl(K|c2 zxmd&Osv}RWvT`WO&I8C4)B{Ho!0;w!-Kyb1&67tRaTI}1@ip7U(DV-4< zaG(*xC&8wZ2+D_Qni%Ofi2 zltXchjOstTp<}n6*J70!1pD^k1gsZ(@sR=e--uzwFHfb$qoeV0I)?6nN@e`6tkr*$ zdOY^SZ_L4czDRRRG#K{psqqDT?Y>6eR$sj@>{}OT@ojHvPgMH?J0p#iwMc~FzZSo* zJ>c_i2vt>ehH5H1LsgZ&of|@xmA)|C3B#Q*+(Cy@@c#~9XE+evUhDf%II^{2YokuC z1F|{fYYVr7S0i7b-e2eI2yCnK;ei`L^3 z0&uh)8_{VTk9mWn0R4tOc@`irXu+I6jR2aq9qeuBI4iNtC)Ab@SuTxCh2vR=!@VZl z-uM922uYsYuhD6@#8-xVHr=*^$nq1zd!YA(iTYSvX7Fi%B#Mq8(jBpDPBWl~OG^_c zxdy~^a%*sLMo9bhv=qFBoiCfIrx}B>A(+<-ow6Z?_D5+T?QD#0$Uvp1n9{9uJeX*r z7g*L|3gw1Vo-9>Dg`}k-M=D&Q=4SBNfMzI|3CNg1N?38`C^3}kBdaHjgHj~ZI)f@@ z)ET^KObR6#d@?BAw3r0S7&iG+Z;F#XgQpH1Hgh`bIO*w721cB8q-~cmCJ9qVLxcgc zmtj^0)-xVMIt;jCzXl{7R@3~9nUKUXOEm_Lxb)tU=2Vy~u$cr(5bp9B1m4!$D2{?q z0?;)N>)k`f?Y=%LTey$w81i}xTlPu7;}<*#@#jBdz&2y2z+35FTLgA&3IGqvkHYjH zj$n!Q4X42W8n|!29ePQ6h#KY65e8=rDfuoAGnuy`CnMkkBH0h;YDxGwK9P*<8|r~) zjiF&U-I``tgka%iN~Cv9MPj=%W#|iEnWETzH4Z=CFgn;X#`?eXa{^OP!WgxhKSePR z>$UMjMm%{OCNR2XWp;FEcr?+skC&+pQy++ENifl@f=jp9GM`>zy*;a`jav)Ws&;%Q(-k#uOOk|D>Mx)WX=w7{H_C#yqRn=A9H9c@Q+R?EyDnyFX&e90$ENxJ0X@goz8`N6bV6CMM)>_(Nt)>TH2t-(grn_ zHmI?*LA9j~sx56$ZE1rlOB+;K+MvqP233|esI;^}rKJrjEp1?Fg0+OMzp%B}(zRg78 zRuw<2KRUWE87I5hN)vx1p!+}csew)!W??&Q(LjL*t@r0 z0%fyj1Axzx@SH2tS@!F#z?s{fR!GBW#uKB2zqLxQr(!xjm%!7|h0>pK}Sjcq}NW3dM>qtyL(Yp$XZMr3ObnQ{2?gTxV+B4viz zUb`8>qBxC>aMMi&MG$+NBuj-eL}saO`tCXGt4pcqcX3Z$x}9F^lx{0~=@JhgIvvzh z6(*;PT&boC8y(n)Gx%)9GeZ+e2z~cM+BeU@iz}ZQOr>39sw}L7Wkfb@444n|#(*4S zDKtYEUk=S+SS*QV;@GmN8ADtemH2!wT)LUVnrTk)Wb0<6l3r!Cm1-_UT0@oM(}g1W z4&R^VOH?ps!j2j`M39ANu4S3au}PdIWmS!M3gRY;l!o<6uLQ%jC#hk`89}y{3dqas z)A-gIPlXR@hFozT#rK&FF!syJ{x#?69k8@_ZLqRzZ(=t{lU370hPXW^6^3CJy0*ueY85w7yx7xw);x+azp)rbGxCsq+-kM;z^rz(uB}ugRA8 z5MM8diVe`01bn^3H%k03z?-vl-IuuP;AegV`pOtDYpE&kOOjazMP|<{Xqn?KoV~!c z$i3LL#C5srN>{0Cxy$Er&x3d_I1ywCS(@+OjY4M4F7V7LoLe;SlKI687M3i!^s>cE zF2CZ+(yNwU?OnEfh3}e`*REQ9-SunA%C(Bhs_L4xwd?BEZ@A&cjW^xA$zR{l7--tu z9Ne-s)Y974zO5r1>D<0!CuyiEhjoyJ?kikN@vI60E26|z06!MG+;~eBtmK zhd79y&G7iWP`(hC{~l0q)Ji6}ZUuKEV7P3Ab9sMJD5s0x;ovuk{BpA&pHpz{aKBN= z9+!8of`eDO={J&G9>?`7xEBGpiGv{IxK0H(0XY1IhhH4GPQgV$@nQ~wkmutH1=nkV zo1@@H0p~T5_YRzU04f=_Jp#BIyumK6-}e>VYk7oz%cJ7Hrr-{PfC>(Rkjwj=f;$C_ z*G$qqsNfDkCBSdk_{HV*DYz#AhjoTu92Zn@-v^wRgCOL%dZqqN0FLtz&dcLEMc%s> z@(LAPDKs@R{oe4%<*^fR@L7a$aUK3v!JP%#YoOBl{kei8pa++MaGsCPD!6>Wtu&E$ zkAlPeo5_nRxN-|zje@JPz|B{1wSX%!(eF*L7n%!-fnN0%@?KSNO%}M%D7YgB$wc{72NU6mUMg z!7iRB_+(kaZG!2znf>6Ce+jqC0tZK0NVsvp@w6~$VAJaj&_&d5zXk53f;(V=gHH=3 zc?T_U@QJE~J7j^|qTn93z`>`Zk~}>3@>Z5d40wLwlSm2o7U0b4{nr)Tgaz)1g3E`8 z0I|Q~Hb0=?76Gmo?(vJ`-Ul}zD@L6g2iz_Wf{^3z`9;LxIi+5_!7h#~hWabw-kzV9 zflzLjxq!p*2bvwdCIGjKGvN-GN0>a$LLBPCFOK^S^iP;BmsbHsS;IjPa@@7>TTq+q z0^F#8<2)62+99qH&c}5k??u2JaFA}@LO9#R0q!}#J?Q|~Ug9j>(|~i5ZU`Pyo^p`x zIlwuQHvs4PIkDeahqwrIx=zwP4Y&gi^3e|GEjq!S2HZgh@*+!|<@YtfImt&OoPX)W zelI%2t${TYC-ROt#4WngnY=>|aqj}oiCxA^o#Ebgh)Z7OEFV7toRj*}3kRGyvGex< z=On+8tDVVv4RD7Y)YF|_@X6xSO;;C-(!GtQf?J6*>zH1o_2^^1q0*54)l8taK{|rBCDL)<<8_i?GWeHoXI=l z5a+3ICU3t(+&PE1-b!cbe%~Q3ROL+GDTg?C8P`$0I_?lxTH~z0dIE4x>T}UrXSf3n zac?`s_18K}_jQN3_I1wWz3LDLZ?-$K-_w9I8$aG)&s)5UU$s8{jD`2|8RH)n+#0}v zTN&fx&s%>7IR1=>%r!W;!5Fs#0H1+BlvfOY{{wKav}#;yp4XovPrx0-;2%C$epvE3U1Mh zX?gI-Y~WTZIG=!9B;aN%xEjD!uyijKaQ^~@4N&9i1>87LSRR+bAJ4}b1^2p;?qUJ= zih_F!aBz#tTO!~-rQqHcaPY`yr28QS_pX4$ZE~*P`xIRMOX+ms(aXS9D7Yd42ai++ zZmxn`B;ept$-w;t8kK0jQUM2#KnCuVg7XPDc(gHapHy&b1e{mEB^6wafLkWu@Emzj zzZ(Hp2Yf7FcoZ?xtx<5Jf;@P{FmMYM+-Kdr6KP*1^2LkgQ>oO z8&_~g1l+X(E~?<31Y9%lF~6$>+zkruM}oZ70&b~-drQDwC*XbwowbN(zZ@g$h%p<%~5b~3AjxH z?k$*viRr#Ar0W-O-&Syo{wzJN)(g026r2xmFa*$iGzhrI6xZvM+@`)w6)aD=ObD-v)a0oSD9774f(0S8BuO7cnp=LJ62zg7YF3-~S8mm39n zZ36Dk6N!*W1ehk)Cm;GPn2VF8DIoS2Wd0Cx)R zp}YwE@$y{(zeU{BucY<6#Rm7XfV$AZH0TpgDVwqNgLc6 z0e6QD?nVKZvcZJ}+=vZsmw+3!!3_wwF&o@|0k_8n_ppH5YlC}Iz>VABo)&QXY;Z3N zxI1ld-xP2kw86bD;P%_#-V$)XXM=lJzD0nxVHq{M{IEK3b;pXa78eYDh58zOCGhsl?u4SHn=qc?xQxi8wK2BHn@<0 z`+XbSE&+GM1~(w!9=E~m7jQ>ya1RT(Kd`|)Dd3*4!96YDK4yb^S-^eV2KP+?_X!)^ z>jLgc8{At0?vpmScLm(1Y;Z+?k*4Q{`H`y(6N!vgM)ZE#NtxZ^gsrv=>SZE!COxG&h?zA50oXoGuQz&&k) zdrQE5Nx)qWzw_XaU+)6$;9O3n-_ctDw?y25ZxizD)tNY#j>D-Qy{di=z6d!1A@cFk z&#KT5O)DSPyp?OK>T1?juU%K`^;T9?R0{vs*4B8vRqLv1Ab_i@@UB3p$>rjbQ06K_ zF3R4I4-&AwgwK+=D!P)aAm^Ste1a^$vSm@zP}6rB+RnktpQ|tX0XbPbQB-m3ru-EP z&$;F=I(gq49qtZ~`1^fJ&z~te?<#sY@Y8?zPD9g#&)ZvCyygerofAyGK)mGSwh6Cy z`-B%{_~F;4(&AO`e7E>S_Y3Dj55pNH|b zO{}Q6=Z(Cghu?75-}A=Ts>t~{jJKlV-Z#Fx0(l_y)T}o`m)`eA(X9CuV;%KS$5)`1H*aWJ@uG0;CJ#(U;^dH!qSUM*^f5J6)PSK*%q%deu^CW6EP>5Pqe*#=N%`0d;XWM-!7a5pTU*Q{lT;SuH!PQxAYI| zfAu<#124ZGo*O#Rf2=O(^TRF0!hW-sx}ZhI9^ZMy{UsA`Dh}PP&`( zf`__@7wtvw!R@-|=Y*a*Uo`7DNSt$;OMAL&$xGc}1C&F&bs&f18-@py!$WWc%my!f z(db1o0q#J&Ys)KYy<TNi4PH34xTnYazM9_ZwS5)u zCpuYH*0X-Sx2$X=2?q?~IWeONI2GDk)&uu;4~==thU+_np+>DGQXlmq*rqTVx6!1qnI|9-A zP#`Nn10N%fK-z9N@-&rz`eUMpm?TQnlCc42z>#=r4^*A(InhRj$Kc4+>{4}{b9EWs zxgzXy>+G5+-(^EpXbiSZGMd&q?7;M=k$+B+>g^R(fxh#qLk z*(#n*WDSl=?M7*rF~`(Q00Q`=tfgieMQM??wopT}KiEo-W)4Rh zrzU)`8$4FQLGiKPSQ7k?z_i_7UT89mTjjij;+Bz7^iSTf64Y#Td!ub4HumPqc&Qd1qtsGVH7 zq4}J(U0W^K6k!S#NK}N1(ULG3oqDFYtl`mVkOfWy5?MNFM`ogOv}7{NWGy#YT5@(D892?~ z9&{>G^G6&*(fOCvm|&s>8?+sZ=Y#yV&Ok#X5SnZ}t-fLX+Q~=WyxyYIvd*Cf+6JAQ zk>``f(wYP7D=TtVx3fOfwsUf^wDxw3QCnX_!+e@c?v3Mu2^_z;FB{)>$pqZ)#$k9J zjSrfON%OUCSZOn>^8%zVX3>Yr7_Ff{)|yoqtXPf?#QQ8J4T3}t)c6kz(W%&A9Gk9{ zM1!yG2LC5;c4w?iKjAc+JQc6fImfqKCoy`K5q&D8t5}vouhCYMWBWK4QjW%b%w)9z zPI#HUd1mZuZo0VisKYUf!7?NFfP~es@qMtC=};|~ zWrRZYoa7wKVP4>DRB$&0%M4{u9ocefR^`khN!9Yg$Z}pgO%Arci#|r!wLoKrzU65U~_x`oONcEG6qf;EXH@CT2PeJzETG}6g&$4T5 z;DtkVEsEbj4Oyrx0B9GPH9h+wn2X~m9DB@dm4UQeSmDU50NckBF2$Im>wBr;h`fzz zECgBO`HCMzt*&aSG0&dSA!T91CQ>X}W;?POq9m+D%GMY=eQ(uPO5VIA5ZDg%yBs#Rm;;G4qsTse_ z6wq=KkY&}@NJ$%ktm-o`<6gF`nnWq1?;Q*b4_nNt4cTVtr6UU#paRP-jKnN6Ij71x ztC1$w!rk?(70N0ej0hGp6I;FQpJD8y8r(_LjC7Gs#p(__H8Y#BKA<)Q!>odDlWv z!c!7M-yw~LVA*k+#Apo-E!Hb@j_M(HQMgfqT5)monW=5M@~XAQ6TADnhf~p>SWo{{ zhI2{RaI?Q^Z7u3OUB-;Sd&9R|y=R=eF}nv~kr_ShO_zT0(eddL)z?2VZFR73Xb<=U zozm1uD%gSHSZ}mD22NeAb`5ebi@{#}s=#b_aB{M=zNw9aQif4EDvAqQU1C(_Xk@A|tkM|4&n)@IBEK_dgM&xap}vH? zL~aK+drG&%hcmw^%nr}l%xg8svZkjcN9HBi5orrYTWX>$>ztGb6D2{-+Ig1k(@Zv3 z$85JWD_V(MSv9`dOhW-C{KU;!g+u}TR%bXE-O&=QZ;jTsM60T%E?0kva=PTmg&I{q z0m*KV=XwK?@dR#}0W_-bn=0b>dtiPEJprtOny^ z#+%+bC2u-DIFtYj{@|)Pr!v&Q$e_F)Q|lfZ!Fj65f`3jL$a1u>`t5RV!tnD`c?vj* z_`Ex4xMfF8bxpNAjAWI^4V0T{Cs&j_7M`XMZBV{9%c`jwTWe?u2g8%oTWe|PoP11; z4F%)!0-5t1K)d#|%$t6gmYCGCtI?yt~t!HpmOftj0m7ua!h%*+r~m_JZ*OpPV(p;8y!_XgL5PU*T)j0 zIdseE*ofg16UQ?- zBf?~-ZszCK*r;ek(9D*Sa*3$L#^A^pr{$cHt{z?UZ>?EhTba9*zC>zpZ%kS2a-=?w zsnt|h*T^3=<{Tf+%M&-5a*bb8T{orp>nqkzAwEBX%kk5Kev+X1>$av@*CS-?`eng7 z9aGcNb9(wVjYfy1?6$OyJ0+!Q>dt2E85%f#7`KW!*{rjKMcv_<7!KbXf%914Yz92x zp^PS4mWmI+x8(6M%GP4*>eg2ER#s_y6MYF9y$lwD>2Y&V0#lJ;tb~sZjf^Gf$0WTP zeo~`<5_(~!Yw;mCbfGZ{2iiq3jQYdjKu09n5{897Ae-7dqwO7maG*7^5jwm^eheL+ zDnM^Uqb>CT08*kcuszrihz6?~!Xf|m0KJ#dU>g~#9Zu0}>(s?|hU=T#!jWiOq&d(5 z$q0~OD+e)2;<{=hO`MiOG!kqHgd_eI(2E@wT2oVA3+swpT1TWo*T^{AWw`q`I7Bgx zfUF1oA+W(Mtqskh_Qv8V<)ix*xwKdwzWp#uz}7%G#tDY{%a3z#DW0h zp{{UrB4&jp0V}J)wkVWc*uOat7E@{Rw**7Cz|t#x=aa@`c4cik0-=CE8~_L_4pvEL&^4Fx?M3L@UmX0Z8Nh67fdrlW%E*wHU>ieTcC|JYz=R$ zPAkq4y{o92*!-bnhFD!#Q8~W)U zm`}6AOMCQ_UE%+H;}`wW1^>SXR~|iK^?Ksof62mmq<|E-3fu*Go_xr-EPl4ZqL1L&q256KDXz7x5ut7@^gt%2h4jH{9Wk! zzXsCa*PZagU-Ch{{ypNVFS+x!!jk>|xy|(dKneN?Q7`mi#;<&G{=L5uXguBfHK4Ix z>z9kjd^hD|yVEbX!q208w1s}wIG}aAaKmP>}W#zr`?y=obdSn7Ar#E7wG5RY}E{^)q zv5`2;E&5_G4}s0oq1|Sfk+?Mvl~vJ<$P!nIJhE?)ng&k}1Bs-(djt#yvzX|fzBrph5fVyt z`+OaE*!ak(&j(ysxg@v+5ao+_G|irUJ@95_&+r%sf=57jD%qV%MnyyW>Z}-Rtr%6+ zmYfPJPUSjFPK_m}l89y^uu+uKi`ytan!lc*QEvMv&Pqq5Xs|ic8y}Z%!DrW_aZ-=V z1Ae1c`h1b*mS`~S-&5lY_}YDqzOBA`U)Z-U(Bj+P)SjsJ1$IUnD{GMm!+$M)Uwgpk z-w>**>I~IXc801deLFXVDl2_qxD$puVYq`Ip27b+e4XJyczdnyL*dBQhOLb{xemzY zkgpA&aD9P#f1R%*u&vIA&*gQ#fWJPtr;22&`U>Bu_R4+3WL8yP!3#B3;fS?0Q7)E{ zSj`oV7^xhbBS5ppdhP2aKB(fxvdg5O0{pGe&BWr+j)|)gel}E~cN3T_wR#Cf5CgLF_oe&O7P^Y9-3y%9hjpz|2;VZd!- zzcJvr8bu!B9_&m5d0KUF3x9KYOLm&u4~9oczcqk60QdOC<*B%*0rxNmL1=}m1Lvd% z9pGLDoLFv_@@{pe-;017b&&2FaCUmc1h)nh0Mi=RDZrhB8$P(R3jVM>a2_%baC0E! z*NG44d$&YKc28;BX$x<*9zEUIbhRZxn#zKT$Ss z8A=ERZ)0$KUGifpvf72 zstRasVbJ>j-=`4HE|SB0CAW*a^eVyot45r zp_6uB%}mNytQ`Z5mnvpF3yE(j*x6P#nPzjApitL&!I(vcuW@HQ3t5~LHW?Gncow=H zO)$+B(-1l1StxG$USzI)hScm0pGDK^4oq;H2OrEo|1%h&Pk5AdMm{@ z=K08=eCd&Mt&&7#`K&Bw;rROVjAx-4&q68a0%tr6p+l@0&qBF*)8ZX2ej%CYLoY>H z9P#iO;EZP>dIT}N25R)${7i+k#~|}jC=)m1Sx7#Vz{aG;lN)nqq}9)O7Mk%a1TPGl zome*GS!l+y5OWlzZy)1%{}xrn#0Qc6soa9w4muQ|>`A4fuPWxC7F&ii`@GNSIaTfO z)EoJ;TYIRUlbmBY%!_fH(Tryy-H%!NAa=nb{A}|X&qAUHDsB~cvW{S-p7AWCej0Dq zvS&OCfm;-Dw$6P3VMy0zXFLn_4W}%;ps?@k4JQ%!*l0drWgxRU4$2B(FMQdjr@R#g zAEV@o=PQ2fI~Mck#=w<@4XepBo`noIMEYc6#DrFhKa9>dCMMBUb1^fXh0Lq(jAtQULnMztQ>bZ@ z9MhwdjYo1v4PeHzkYFag&keIP0O6#r@Dxf)^jR=XVz?`yX%~Z3Eu*4P z=Qw5_axQ40jBw{TGoFQFcuEhrW#e-t=Or}bSqOT^8P7t>ev6}_cE+=i+U#JLbH=j} zpK=&(iDo!>q?UrUmE0JeB3+WrA@Onaa)6IAmY6vv4F_+t69H;Eru_vpbJ9<5>vaJk=fg%y<@} zBY-$pkZK8?;EfK9P>)A^Z=2toWbI2k2AZ+}u8~tgIW{&}#K_Hanh^mMoAE3pZe7`Q zX=$US{Tj`97P2u|hKC=g)juQRjAxKV^M{EJ}IDwlRb>+rSl%GrR88 z1od=78kXIu9cN|VQl8o<7MGxxAV4Ws3I5A5?2<1;I2|71dImC8V5lu>YPOi_qjr_G z_K)+fCS)zb#U=96+COfB++T$dd?81DrTyc2*dmT)|Cn!6aof4H*GkPAC$oQCQCwMUGu^Rk@Ohv@)0ly! zRHpgf86eLf&2NugG?q#HPE*OulVxQ3aBgA2nBnr~qT`2*@Us`2PFBr>9Qpk*GD05j zE+UqtKdhN|{-|L_<7io4_VBmHh$Uz7^r5@P$dR&T_-m;u3YupPR}bVYnLf0A%y6Wv zqB?Mk%t_#G32ZNFo;Pdstn}`&GH2r`$u^9Uy@mx<&ehJRouoAH1+u7ch?JOzOBZgN zXAGE8(x(n}+Z#s>Ij@WzIO2MT9r1`Y(U)*zURe?T-zaoFj+w z=FTZx;M~YsHh0Xl*MyeIKAl639NIBwPtoJ{jFZHYF?jf0(;bITjo!Uzu)F~~v_&zE}N=!qBOCK&OVX4T1 zUmT*Pd1b8g$dcjgkp;t#oZ0TG95S3X&0cuCsp#j2x{JPHpEq1Gu>VY%A$!rjp{EYz zo!o!MX2<}&sxkw#htV42v7AMj$2%SO4w+8xB!<&frWa3IoPon-DA3ox z{`EQekD3VD+&FWXmd3DOR%o@oY_@TXU=u=Bdk5v`b&TB3@bFg4w@sbaY(ZA;5Pc11Lq7u1s?6i?t zV}?&Xckn#teP;}LYl|{QEKZMev9q)2A@F3;>&Nm37MGZgks-*|x%8GnQj+@uS%SV>lr?oNvPON)jcaxN(~9;=;axOC5Y?{>JoKgWETF|u^{0^g6$ zklxCnywh1lWyi@74L6}}@XX+LuYJR8Q>l| zvnnqWoJZz1^W9~0D1YQoU>$~R9vvrvN7y*Yb35k@UD%NC4m=T9H*Mt7;q!ctvJpy7 zXXIaYJl~y%*@?9$ue0b*$Hl`II!-gPOZN?(;^QHMBO=efmL9m?38sXXYOxAV}J zqKE7s9w!!*dq!h?`?tOCl67$f*MRa|B$X+t^Bl|@spT#=;ELO+aV}@+3^yEQ%#)-Se3`Fqx3k=`$ zvD%u)GKpc|mLgIza?Ci0-noV9_^EyNP??jqEDb?BU;?2$hPe-#oL@b)D1X-=x%4jh z7U!(RS;xuZ!lCH_vlHv?sZm2SomX6j8L|Dkd3mP`3-^JN#te7l!Tze8tLDm8(7N9l+9}ZSubXe}HaS z&N1=;vd}RH;#g%9CM0#t0UdJy=+D$Df;I9+MfKb{^1Yj4$Y_tq;Q%aC67+BJ1}B<2 zk(q(yd9&{%CY&|<$U?^)@cH9d=1Z~t)%M$AaNpPAkNH|VjX}jffKm1hGrRANWBX{L zCB;dBb5v3~wx(`i>X-xg97-7Rk97oMazjgK)-eZ4G38*_Z!3cY*zE1`0tkKzhjFx_ zbSXD9dkg(9Pk9ASQU}`>Na~_<3?*!Q&XIg6x@z!=cX;XYM5ZTd0RaiH9LaE4Dt9_n^q=H@kP^inhDbCX^MXo{+cv1;dL`=`e z$vP5m-5m6KdqQ4MX-AhIM7r{mPM_#GNn{1mF$Z+a0d^ENZS;VNrAl#7Mhs9WEbJ$p zK(P|B6RPqIJV&}>e@Yl#*`g~#%mPlLMTEH*9dkg(9MD*BQ7rHbO(5yy(J==!EvRD- zFw=2#na8(qNftS+6n#V}H|EZlAZ~*P=2m(Ruj*OE}!W)ysX%fH3iKdNEr7=wYCo62i#MX{JSI?F>I3AId zQS*(l3ZP>S#2LvkjQZ=C16`%;J*mPBcxUgxHoUe;HjZPoW^`OmDshsZmgqEyRfI&l z=TuS(`|uN~0nb}#u-bcjLw&f73dDKXkWO(F%B<@Wy;Dm|sWa%=+>J*Oo{+zHLLIKD zv5q+q+i1JMWY94Ow2O^AfGB9dBxW2>}&50x;i`^zR4`kD%;a7HMV6dR=Vo^ z?UU--;1+*}mul&=w&HlvXS$}WfbCs4b=T$Zi}QLWrR|lf#yaMJFaR92j+`P~gN`|% zw4op94Nlphj0Kp$Kn-vZw>#kPigy@0{o$V=r$GNytpPDJ5pVz>OD0wwb09js1?Z1r zl}^}0I_7|mIlvzlD>0r^T5EL70qwNI7yUZsfY@^Am;;Vh7e^ToX4`elfzSZA@?YKC zv&p|%wLOSuh`+gYW6ZnsMDi`;jrS)PPaE1HK45|9a2<1CnRB^l3>oo&f)hjzIFwMpQP{8*goj6z^(d zCS%X;(=Q~;lBJzgp=Avl5cH>mAL?u-4{=b;`W!YS%kl^_T+Cl ziB*P4)iv=dxYj!AY}dFb)3T-_S}13ot)+%Zs`91fur;rXyu@-Tny$Xp?y{}D+O?s! z#o;PnQBf8ZjtHIhyT2>sZ{HU3x;lKGAogsf?LohHldIG3+1%6H7xH(|uyc$# z0Gpy6#0?v)XK@)}|G%SS36XA^K5H7uB3XtkDa&X!nKR6p<}9<>oNdlA=Vs-Zr^Cvt zd52`aSu)=unRiO&U6T1$$$Xn+-YuE;Naoum^Bt1;PRV?iWd5RLz8ePTi>aYk`ML?d zt>AMzjk}~<4K+Ch(OR^x4GDOZb+&@oQK&vl#3 zMjql?2EtbG`JErvI9B$@=ULwJoZiL%X*Ae zyF7nvxvqlGR?7@z-Eil+pNf!&xM)AA=KO@#o%GkezlSnhE*b&;?W`R%bJ$j}Wou5s zHhb>6f^CR*!=3BCsX`v&`VGwK+Y7et%-&_bHS4y_-5GmKw;S)kjH)i^o4H$>Hgk`J zQQadA=M?loE_1h(xks|+isTXhUyTux;q^SA;3+D~ec)+c{4x-Ayu{+^Zxg>HO}tUV zn>2g|OHbEGer0IlGg&07=S(&EQv#CO((NyG1m~ z)x_tqcsf4#m8XfH#^O1g3ze8g?pCy~5$zjP@e=7!@ka7V6>kFQhMW~VBhYa2ReUD- zivl#qh`rH!D&9<9SMk~8S1LY-Jgnk#$vzdIM|P?BY2=m2*r4S)bM}`C-auxN@2mI% z@+B2Nn`~9_=aK7G{Q0C>#a}=csrW)NL&eV_e~2~@T6ZpaQN>?Kex~A!$N?3fPwrOn zGs&0GzBCIu2WCkI5|Vj3=4VL~@ya}1D`!bYQYG{BcV?DkBA3WK9pkg43^GgR>6o4+ zWs;j@o{r&JQWkk1?Mw6H`po1_6`xI>lzBR4XGuBa2Qu$wd@lKh%+oPBOUfg+$vho{ zv!rR{X87Wog}8pfz^D9X4S$`6Z`ANr8h*8gr}YpQ)qkmA;8T8{hCg4!)3y*7#S5eR zh@5J`hEczY02v8B0G~cVeLEo=sc+-!F^%`h@wEOl9zS6u$3e(Z>N^QJ0biO=NFI%^ zB^WXAfhCh8`?pdb^0fb`94%i?jqF37=|_CCEXVX9eIe!H)A~}q?bN@L%S+{ibb*&p zd755ABQYLeR*Xj?#$P1!m&rWxXYnO6j~`0LFOvBMGQU{nQ5hBw&@HC#LYco@=CLti z@uf0vk$E&OlfPKztunt*=F4QBR&pusZ+V4M!SQ(qw>j zqVnF5&l`00gnB*1PumTNRqB<2yiFk2?Fn`GL}9l2Lq6A5e^+ORC)nu%f$fYT;1MoCF@_- z8Hw7YpgV(o{q2#MPCPJ(GRyoof}zhqHU|SPj1#;lARQxP|&EM83cs<<)BOSLORaVIGbktA=hl<%6g z0Fdl?n5_ZpuMGW&pTKmX9}5j?@W&ZY!N4E0K%@cvNU$wpdzMV3qZj>69zmG6%rfyR zd>Sm|W=n+Z6+-Y$GW{F)O1TFhr`$(?Wmf<~O1Tq=p!+Uy34K36fKqNF_FVgg5PTs= z_nu0*F~~h1L#{?6_Y4$lk0JLhgempaWyG$>-5R;i$C1OruF^LMx!p1Hy-Fiji3X>? z=i(Cetweybd=Ee_R)4I})OR@s$abL&zR-7xEGMEKft-k=VS+Bw$UR2&#lQf)3~6Zj z#8r7cA$JM}zKGMx9fjQX6y(tc_OX8cOj>2mw5T!p zG(_aSuaSF5p$}6uBKLKT+!G3YRIkYQ4vpMVgSr&nV<_6ms<%x#tyfxe7VD zZd3i@dI@qCFtomTaH4z*K`Z4xf}ChS>c^AILxF`H#p8`9SEP`el|b%tg%!LeLoWX5^HLu@c%?jirKGJL z-F<$%-Bx@s#zMp)wyAR$UujTU3(Ul+74aY|y+`klZGJ_iHDbn9pp57U zlBwWg$ySjP8?#U}sX&5A+V(8+l%*4W*}LZ`OF{2 zErSJ4VH*he!GtETC)8m=vyLFCBSkau#SqjHB;#3oR)CT*z#k5bSsL{8bka?1jIcP3 z9);A4ktUX&Bp4$}3dSGGrC63;51#wR98=m-LlO_t5}>b)D;7<`Yn)y#=~h74zfXAA zt1X?5AlVoF1%icFVX0FAJEZ!ub;tUh7cDnlUOc9gzgLc( zU1XU~5)IS+okoz zATHJzNMA|t9+SBbsys$rOS1s;lc=;(>c( z%cMF{f%&B)NXB{^km7t&w4;t7Dd3#M6ZAy8wid6V=_u^nR1N0{gx!=YRG>VbOWh3M z@tkL%BS@;zj5VW?^|hkIDfS@+v+dInBo!;8jv%RMj1+&wdtg2zh_}a6HNyj*9@mtk zAyY&1Q??>+_4z~I_FfncnM9p+1j*>HDxY@P3F-)vV#}c;NJfnBinmoUKN^eyZK$!_ zt3HXYnz1nw2SWp}&8*l!$Cgna;)^2_^Y%ENETA4!$=6CDA$0^v^_Z}t*H&0t#sgo* zdY?M}b*QS{$4862V!bU*Dy>P(O>!%S*F+QuoozaTWNkIIJRZM26{dhv6iXEoLZKOR zQuFje)2m8ZnN9^ZLX|8E1esPvl+cqCE2nrots_Y42$DL2WVcm?VVK@rjGPow>9B6F zIj2TXx{FGj@&vp=e*gv+J(^plq^nwTeK?aY1Ex($jTI%0Y94oDYf8&))gIzXU3=nB zB2(8B>oj!I)G$}s9|R0ydhIS!=?IcKf~44XszeoY6eOuUKc3Bl`?Ht*S0h^ zyV@FB+L|b&BFkNL4r~Onz7c?eO|{BQ@!Pr2X!_`uIE&c#2QAd!}5hOo;1W9I8w1eZqoNJse zYGYVj3qVX9>n?rlG-ck@maxcMlt=hC31hklFaft|n}Vm7d$)k6>G@?K>UfF8)4K6X zBGeW?y{JcVsXndHM{%yMRPn$GW76W!nX`AvBo#9teMm$xK9eYMhz!8B`bP*-Sz1Pl z%Ty=xv`iG2sSdulD9%u&VBp8XAxefjG#%-3V91!}2iPXUco?&$_NjC5hv5PNL7`ZV z_fa3lwPEU*NHFfrco@-UJnY?17B`2EXP3Xn4-^Rnnhp!?gc)2KE>LJXJs}TS+JSSy zFhWa~0u9EsWs?_xJDyH&Fb-A>->A`-ygU;HFRPcga$TO#re0`dS@N*Xju2@n zB6ah7y8M0K&i`S6Cz0X${48XY=>)CC zeIQq-hQDxA9JzMni=`)WjX|yonbEal8XT<$mJo6!oYJ0tO4xFraplgzFOTIM`O2Or z&KPFo4bAv{Ssrz*HySR_8!|tT{Q$Y=*|!b9n02FJao&*W{*3!GzDsSrn+AoQ_iF%w z*3e4`KNsiiTysgE#fL9yUEUr~J7qR)jgVa)gv-1Ik5~Y-z2=h698&uBsI91uTw=J? za-*TdFyzMH{czGTn%CZg74JQ;TdH5@az$qBI_8jaLJ+} zljZQK(H-94gTbs3V)4k5=AnNHKDeXAN#kgX(7b0jZNJ}Le!lZ|d){+1P!7+HhDCYD z?!#Z`8#NNDG5?@KUkwd;(EX;V2s z!!*yrgV}?uu6KWRj2t2JpEyHiJUP_koBuMg^nF@#k|m}g$s#$khYd?+4M|HHKiu9V zIi+Fa67!J3@`-~B2MnOxzJ)hZ|25zGcSvq+(UtE=Id?iLE@C}M5)HS%?X#q4(b){U8FSbPJZW|uwY9`TL2+kJ}<-sijO zhh*REGM>Y-gY*3}fA|w0*;lxhrM|3q#JKOt$1QvEn1pff?t_N;hV8lYZQDIQo14tv z5nQlG+Cdh-J^ZSVEGitzEt7^{ean2Ac_ibq%n^&vRPyIzZl7td!D853GO(p+(7yYn z?>uhUM@kBZOb0F+CLkXXWn7v6=+ECKhM7(i8=)*m1tLTKqb8-b#QIhf(RYb-DSd}omp^O3m2a4B+eXV6?SXfBmZUj}k95AwO3rOL%vb1QN&M{+^? zJo>}IC+GWEy28i(PKk}3ia}x_hd0#O8Z1uvK`~uVudrOwH!X)XDn2g@^!8vQd4&ZJ zEi9Dvcfsh%ilt>ME&Ty(ZoHNXOG$e_FbORcWo3&jt-ZZnS6Hy??C7vux4g4r#ip|B z31GcL&eO>swv=_N`dIR2`&NUxLb~>^}oD=Mdr&g+G*^wug3IS_-m--2QJRz%$%a@Wy zYrqr7=BOs?$Y&?X)$$LlQPWQ*wA$(RF8vjp)b zy#SF@7t;)TcAbh@sTO*BC1fFTAgCW^c%Z#pwil*BU{8e)t2s> zfsa6goqmcZO${;W$QIgmK$C1r{g*Pq;vBD`Sq4+mlQ>s@N@>U($ zLjLqRK^rlQinLo+N4AKy_lf~n5xZq$2;%&ADAeWM6z6$Z)M9uXjZpxE%|S07$$CAd z90DR;dFy1;Cwj;gtp=a?YLtqkMP)XO)oIS9o+P$U6IUjo@zZfh)5Dz5ku8GSQ`?by z6m8Qo=!{f5BVsB>0W6VpRK`lA8kV@%N@z=5QRFmqr9L`iDot^kCP=FzTXg8i7CN#8 zkZHW~K1;@rh`nM6a0%+Ohgd0!>BtuJP+{!G5_k}iue6gwYD6Tp-#kY;QRqx6knkm% z(4u+Zs3Tjb&|V_HE;_P>SVN*s5}{&&Q^cMRkt9(A{;?8Ubz}=2*+OCXT}QSU{~Rhh zmEz-5B%6fsQ|ibTYS^z-T3fUk?mKF#U2DA^y`6E+{iLO>-c~*NezfYy7K%pa#xL!7 zaqSH@_x8sHLQ^D(Z<&=Fv3E5Edqce)y&C&HkzHGgs&r%vfu4Y2Z>@DW9F=9uT;(fV zab72<)T~sMHw5cS_=0;9Q;Dj$Gf5>|{J~Jar^^-GG#N#8j>)8+6b6I}kzx|1 zQ0a+jx--4`qa#}==7TV-E!zodt!tS?Pqipa?N5;!s|-ak#p>8jNn;x_y-}pBt5rv~ zi1j8(G0fusFsj;7N45}VrlU5vQ*1gN*+L1TFwVx!BqnzR=R=zT9{0%Kio`s`mj3Wh zkW&EPj!exQi_EDUtwW64BEwonWW@dKPPEC{-4a+^!liW_@0#6L}~D0!+2QL?4(2*_T zVS}`=WkmI}7VCX#lGmr>qeU<1$QG^mj-y`F92%BFcUU{UbpM*<6Og10Evt#up(0cE z8Fo^ERLxH+KI%?UXIi#373wM8M0!~uLClZ!G_9!0gIS$cBuvo;s7gmPTOHX#N4C(B zEp%jy$gV`SPO!BmauQ07+z}IhBE97=9nCtjMXPIk-w5=9^x9pd(vdB6WDC`%OWyhL zai$t2>}^h{tIyR7n>S+5A_6Bk`kG+k3?GrSTvaz|1)@Z$DvI@)c7jb89%2MNLBCi1 z(M>7|P%s_YLit!drAE_{Euyw#5;Ry8VWBhV-{K9XJUquGw0insJ0jKD6DPUVwto5Q zmF4Mc5%>@jPf3v}bYzQGSGA68(b&R%mXePp*%&dPIutkjEN!Zf77}Slv8C13*jnRgjshl7k=h0!Bm+NCAXZoXa##H-2-e#jYhBDRp{upF z-qF%(t8ZE(OyMqHzH}u8RFL5pnpKa>ZgR8gwpI}xoDgjWBT3ekG213p= z^6(U3AJz3OwJm@Gp+|lM7zNu%Mp+%%LPxe>!?e0yF}QSOi;o}KLTk5GQyf}U%03bt0~O8*Ye4p;=@hCA0~ zn=J|ke*v7p!f=B=*Lf@L-wz-^d%=x6Gk0a&YP!w18!hs&)E{sYk&9aIb;Es}^``dy z|2yifZ2RWFgED*)Wst`nn&Y~H&x3cvo$J0RLmuL42VpPRq8x*^f?$14!Hw0q4eamw zf*T>@hCA2gQmz>RRxZ`tuoY~fC9>x_*xzXBK8~^#qCDc72SV<*`T}zFH*WCfx^0we z7A=dt;PX2_uJuA$cRGh`1z-50!B$XrWx*G~sjq>IC{OW&`V~AydI*B2HIQj;xkx0o%{UC(8Oo5c=~(AuS`vR7K`T=R~ zCf>~AqwQtZ#Aj>x941f4I=^x>@wqIX&QX5lYU1-)d~{vQBi(X)=Ocj;h$5S1p5lZU zfhw{_(H|6l={yxLk-t)K5BV}8#TzQ#M4nOc8RP*KpGmf>_$+dbiZ_#gQ1RKMSjFd% zEES(i&KN~$X!-NVdIe7~zHBm2>uW%Li)Ef;q~wzvg}i|jkWneB&p>9A|5WkkktbCA z`Q*DQ{sOXF#TSwu6+efxs`$C&3Kf4Lv8ebWlBMEjlHWzf9<9$Tasm2>2GKbo;orZY zeJD@Is03u4H8M}vBnc=mpOWS29HaPGXXSW0XJ$!8@>`i-z<3k+jm*n)oFe{(KFuC?23Oa-rcKlbt`QrzkY{oTXL>dgLdPT3(@Om{GHx2;shm>( zGO7o9tEdlsOdjc&9^f?{q2b8%1?rT$f z(s@GbL-o*jB#E{Y;ydMdc!Y?45bck4r|VeG28>ejNGW0Xemu<(OLWj0V@(}M=L2;fbbZGwb%y`8keVUTTh2C*xS>K zM)z((d1Vp#l>#~eV<`9;v_Z%h1d1a;&vbcvnAZ{5M!GSudppP`7=?TedoG%*wbi6>($A;>DD&iW{>$ZcMq{w`^e0VI)>17sH8U zE>QRU$D-$1m68#9}Pf<7DD2({bd+ z7gWsnaS7z5SsfmKS&k4Pq@wz)8o9^f=rd~M@+Cq>5GF2> z?~4ea!J@u^b7Ol?t=ynS&IAP(Ap~FO`=UmU-jCCJNpYbV?CQf`Wxi`67n0+sC-h+p zuabKV5p<6zE+I$v!AgA=+_%!c6PJ+tBZR1&xLP46;%Jzl&p^lw9?ik7jgX^zZgB~@ zQyP6#?tvKCu&>E-Lf=QYSD^aECG=f}0A=}10HnTG2r1&Ua{D2t9DhQGR<7vNgzQX3 zALNw%5l`Rj>r>OWFGabce@so^e#q@hp&pg4)Y|WP$ZbzSU#mN{b{>XYEPebrOEjY< z5AGQ;W^ju~R>RS8K*!lbXmBM4Z~kU}uZLSKHa@5v9Y5POay5{{?G&MMbgl`xPL13E z8vlGY>f3$q( zC6LQk$eo`+&Z3aJAc0(&LXM7yc=fGP$l>uwT)8HN93H#Gm2)fP@Yo`*TtFdLq>!U! z5Nkb1vK?}n;>Qm>rVqPlUn}Kq{R|;T=>(E5AxC}41w{CjH^j!W-s%ck6q7lk6>9BlJm$72aUVG^5?I7RK5GUA76OU zHxJ!m&p2_9!#osNSGe}6xud{^4y^MWBtz8$dx2{F%_4RD2P{7D=*w@LynjA;5EA$P z`Q8r?j!D%2DDR9Z@8Un-`O!U&nJ0GIbC2C{P%521Y%I+mUgj)xW?w`xYoY(JXYHZW zdD1J#44`-KuKID|_7C2w@sS@Fy5E1R_Q#en>B6hn-@v-SqvttuoF=E~>rFqlZ1?@x zyQ|SD6~2Xt+&sr91)r${?!aT*UHcI ztIjdU8gN=DYdLiy*oNeJ<5A;Of_+Z75)8{y1#GFK&~|k7$FpafV#lfxEc`TRms`bm0m>@}e$WjOn9fej$q191n zbrf3m{a?%_N=Kp9QE11Hj`)bFvF~}}%j+n#0@)}*8|f&t-o9-($<%G#cp}(vv#QXN*Fm z3Vh0w>L|41e+d-etgMkZo@|s%t($ceS_L8I@RGBv7N2JFLn`ZREXY3ZDtG6t`7JSf&1%*Y!)TEMUEc98Eg3KlrkY6$-E}7;{l#W8H zdK3^@M|BihajzC_k_Z(GNH+GUizHF}=KFwo!8e)Reg3{uW)@sWq191nbrjkzPbfaX zd2}kpM<+=(3FD^}h^mvx^la|N z2PYo-rQHe&JK-N{6(*vNLMtHQqIh{J4nYbhIjI#O77XT; zD^vivo=e?U9fg*ix|FxnsyP-LcT`8Ajd3fIdb?r3b#QZ6e5!iItneH&6;7L=&)#0;S2^01NL~-oBFg;TH9e&3;WbiZ%40YCpZZ`)|R!k zjp>aQjtb1HW9{(yHSgHcD-267W^(GdQp!f2SksC#FX`1?q_R@0fz|cPCzsmF&}=5C z130M@Pid9c(1C%e&|%$Rb54z(bQhIKf5b(Nosx3tD75TQKzhH2$~nsENN=SHjLB0A zq|o$wRHV{TXmu1?@jEkqWU5AqIE1OA(58eBil-hNwicTl9fel;JT1XiDB5UIQ%lt9 zGQJTX_tY>=HPjTgtG$2ICe1;L1Zu>>tbUl6N&+#Z(%rg6z+F>a%_9k9i!~`1bzDLn zg|?yscHB}NsL|#V__;vAU0zW+sr0MMR!<_m{O}<4A;-;_v-^Zi`1m||)=|jRbYv$5 z=$d{;?53UlR!t`DqzcV)x8jCy0wvH}qRhX=|bl>A);pt1xx51{moAeYd5lRtc;tWAfHDwboXzcQh*{ zn>N%7$X{8iwxQM0+}sA)1|}$$U-n2pnnmq08Q{0s*3e?BZmrc(Xmu3Y?*6WjzkM4A zC<$WER(eiRXk+cFqXtYnh#MwZ(}PJgZHjB#w!VULv=2<+UJhQe-Sv#bxo29HlWht9TQk_z~hV zk__^oV3>dA>>Uc;0L$huA04?2B$sT6aI`jg3QSGPo5>}r_-yhO zDQ1!g6kt}sj-ek4jYF{VFOBN)Asyhdc+e(4pqda@so~345>n@HFD`EO-q4Rvyo-y0 ziG?K-2tXPLrI?sVagmSW0v}BfcF5lE@9MNg@Y#xsTWjiFwJo+S%ZnYwO~q@A*B9H1 zTZ&gX>Wi;-Hu)=x9UEKMman8t3;xvGiklq8wkztEEo-Y=Ufx!>th{*R6?Nt1#VrVF zK}ZWiY8?&-{%$C4YjLz(y|Vc8Ev@UT*RSR5DzG(m#f`1C^^RhP-BwxL?6|73xT)FE zQd#V<*=x5fliOC=jd43f(W^;&s2Cm1ZmZ}w!3mzgB>SneQTPGYt;DbvWc9M8WF z-5U&f2TJRgFWnR%84-?TPRpv#mU1#@8fHner3(y&hB=10h6@cvhI!HgL$Lwlo?uiE z14UMtrJQQu<6rk9iV6#?7>ad3=fAjwdHb&*Kq4a zfKu*x@N^v!myn}tgi`J`@N|6%~m(Zb=TZlzB6}hiLZo5zhKc2n|(9o&KeGPK4@&yD6!weBw4fHL%<=ECbqpSdtn3j#BOcg`5&2WFcggat}d{=0o*SJwl&W?g@n) zO&?G08HJn@(?hH8C54<4(?cuwu0oD(5JkRP%m<3`^9bU_CHf6NQ!31dL16d1BO(ze zNa`CEm=E6o{sLfcBA1Zc>e?Le_u?sWDAd~n?1!Y750xt`%NRg}JLe0II;X)PG|{|E zBKfn7{OoT8^P!Y1CRINUtUChN_)ZxKtRp_)Fbv6miEUf?!C~My7@Zkcx}7w}u#GI5 zJtWOH%>Vsca?x1|!!`rL4fDx-kv8yXUcJd#;v*%qhsfoD!xk!cc0S~!;lhK4`O*j} z`O7ewZ*ea69X=JP%3mkzD=`ga0B6EbYj#t-2|1LwK`1xthMT6(ng)#REJK!*HE!dW zg^gqS8)w@8;-cfg4fnr2PrCkV>nWY%wx#RA$DL>5dYYwkar5zU)zgCZ6c^xil{b7F z3dqr4{^~a$e|uA$I5(Vf{+#P^mAH@3%{n3WPm{otp>G#0*Ddd?SkbZidct=82q-NL zc!DAJ1xRU6uglZfiF**hvi7+`y{`VAPA_gIy!c9hMsB9Y4=C7dwTjlHe5 zZmqSx)$X#bz1p>*w#DHpUr|v;4_c+S9p*2gt%~0_;MXX)rM<{>%O-DkZ>M(+OkH$% zb4V?Hac!aB&*Da_?+Rdt!x-g2qyK8h)=6Rbc>22KCSS>#obsib#wuS~w(RoqvQ-s` zNv*{^fsVd4{6rxI+l^98_ZB~J8;GXLld45W2d~7YGFAz&DCugv!7J?xz*Hwth&vcu zw562BZ0_l|(1LgaKn(sEyOj>o812Uzi@o}zZDlEKL_0Tz{M~p9Sc=gqpF~=-)S7Gn zQpD#?{>@8$^j(+oeV3B9c2Ijl<3l2^$=O45m)aBshhR~sV&KZLf~@r3yQM}mS>99eOAI^A4CZ&KDNW4ZSN@?{3JJ=39 za#J|2yW%B}Z{1cLnn{$>>IwKKR&1It#lnldXHVK*k>pl<=dM1snO40 zQdw&ptINyMF0Kw6BmjJL*q|;yo+Mj02fgsT9vPn}_K1p1&OWVtsu&F1k~zy#KmaAp zDn=TwvMT%HmQh?+n zEnKWbs$q$HE!lM0RO(87bjB>;Bw9ptv<@5e8O1met%BZW*h4yOkPaJ!8x%cV z9$9Ll?G(fIez&0Gtnn=<}p(d4hGOeEQCO1;NM5q)pILkz8AfNUS@Gd%R5W6K*Zne_s0qf+@ zS41z=d;8+N;z_G84Qi_dsjYV6&O?+%hYe!;>+!fsIM^BIc}7Z|M3blb;~nEiNpzDA z8x$K(i2@l-+Oj)Uvc(?^^?SNp!8k9oQtE6SHfa3(X`U1qQj3iFGl}0kp~6a!J;!^4 zlv4LbH0iKGDWa=XSJzW~aCY0?*fOb3RN$=WutBk2k*7F>744|Q1_>MfI&4say+;d& zP;u4am4r1W42}*Pq{9Z`DET?T(o#TQ(VgBFe+P2XVS|9WBkm2<^Rvr~@03_GP1VmW zjBMzzL2({ICs;Oh*r4dID#rlDPEdyp5?c-(Hb{pJ(qV%dTkutatA3U0w@QZ%(qV(- z7GM_aRf9wGa$I5JK1H!q4FM}OGYiCNsZY&TurdpdHZ%U)ulV&NmIi*Nk43Dst@y}oJxlc(qV(*&rUJ6*eDT)Fm>3V=n=C7^GvyH>99e{uRBv} zG#xf5rBN1zuZd-4DM3q*OQ^#J>99dbhMW!?gr~RaU(0Bd$hUD66NCLyruHacT>6x6 z#^a@AnJ2#!PncXTJ0N*ssl3m+wGVa`sD+18mZ}sM6!9&&x0FR&J*z5LEbA;^X5H%F z6ovd@=H^h0$>@k2Y3%QzwioHgB%Rg}EW6{KBR)Vmx7w}V9vEF%>jLnMi~7KqX>l~e zno7$$#yXqYT-0E?qoI|-#wd+!umG2<-tIs;CHf3NWLoNMS36WdGuLdOh+`Y0P%}Dg zkPaJETkW8ClC_PldPhr(ZJnb)Q6 z8Kzr+L%G&E>TK7zXnk7NR74Bqth2S$@cJlk?`b*s_gMnIDjG7*x@$Bl((c!y-Akto zHVCGH$6fQNA^FHwKYG0XO*_!wq z7Ef(H^DBqUP}L__!=FzMQzPT@MR8~j$~^TbZp_1qcxui4K2^M=iI>RNl|M@ppGDqK#hW$pW^z;&pRI|{Cci>FwWd$|Tmq`W*HrR3 z8u=XZB{`n=U#=!TmxL7Y6sPApg+2qBLF_6%pOmQhnPj?(pG7{5n)*jM3&;y9el|Ix z;?IlV{Lu1IoS#jIry`t}$Un$D9X}N3=QXrHjpw|HT&m(T$V{21b8429N&bZLMdh=| zZ)Kj&iCF;l`MQeFA&aQ6d{LaBIU4>CA`(80Kd#{qYxn~Sp5hEC)FI}~Sp<=JRU8*% zo}J^4%&R8Ef^ccE9KMzVh0U`ePlV@yUrysoIgSPO8Qu`^ix~b803aA&DDwp}4*&@k zf1b>j$^4}L5nN+ zPTmJVuTr3NFJDA6znP`QODISHE9R~Tno2Ac)hVX z7;r7^^tShJb}?%x#mg$<#+1d2nILjjoDw8J?&1hA@g^S|xa#SbWWK6}$In%5JbF_d z6rH2$aCx|>1H}OO`h%#W;QAp;Qq`6c{ zMrM{dJ1190NSh_i1>_lxP{5r@6x)fWny&t_M`--Z0a+?e_cipQzwdMpBrZX(*2uA% z2_g7G&Z?371mc8lDlX(c0IkdyTM(5T-Jj6wB%D&N2E0|NJZ{wigK0cfK>E7l%kvk6;DOqJ&@bYtH}Pwt8Wn+ zEERowQ%5CDP!D8ZJP ztb(KZ=y-e|j$*`#%i`hKa)k(>GSr#j{x6(Tu0$b6Z_S0=6B@ZP$kBYLJ~~f?+(+_bcT5t{%g7@2 zY;+M-C_aanx>3XwPwl{rsI=;kN#~%$bjTz=J)-S^vp<`x3>eivl~YcWL9B!CX)h9Z z_%^w@3kBkrScgnX+?4Ska3+>YhfL~J*%=TUjd-oBLnf87H!qt!9bS%*L?Ni;MMQ^8 zvbDA~J6s6|k7%n@5r$G4kxbddRsc4lBZZj?9Xe!E%p3dofI_hwJ-)nEhfI=fdL(Eg z9WqIWOj1E4X(5ne&pHLnj0R#U;d2s2GG^!a+&~>AEpm*!*?D~#B}zazB{8ag-KmZhTy^XbN8A^m0jLf<0y?@?*$^_e$D?I%E=1Rf3*wFEwz{r?AnF zdp-Giu4-s1g2lJvNe52E0OxpspUI@P>X1n~WRh2XW2hL){WzMb{^mdOz(gyR>RQQE zT2oX^Kf_8oy!)wC%GonvmL#@f8JH+xqz;(`m?U~D%$7ABGD+T|(;sNsFq#jd@l}p^ z;wOKg6MJw)miQ#mc=h86l%{BhQz<*~go(Bhkz%XV%kxn@FG*G+DjTF|Q6rQNnG`+S8u<;0v`#Ew8XYo8^Shj|wRFg&bjMf19Yf-_ zme&9sGD-D9A)PkEeMe2TYpu7Vw{tQ8I09fuhfM0_?^M+z)7t98;eTqvV1kpwYR4%P zZ?L%+8|L67)NphZS5vSz)Z5Y9H6d&_xoQ;iXi_E7A(J{jGagBY!W4N!K5r23M<&s{ zI%JaA_%>`<@2YKRbu>Hi5#S_RRHesS+mqm+Q%Vc44wuMK*3|ZLOOs7@9=s%~K$j{Oyvn^Gv3^ChGWMb{?`Is^~ zCzC>lOyY1{sV+=9WD=f=Px6;`tIr?uw)c91lev}EA(NuNsybxSxIw8yCh3q#5wolK zT&&fx(Haa5tN`rEMxgulZ1Qhb?Lp$<2vPA^cj<}bTiAR|Sv?oGsw@>wDzSJy$!sR- zkV)L~V#Ju@z&g=BZ7sE~4fQU2gUep;S_Ye#is!0HU-}9qO1+(43OPAddekE#8AQbR z*V5MH#bFj`5|vj0zLBDs4wN39d#Q{evpm)-1cV)^b+|g9%&>@r3>$hm@TLa#p zKY+JH9vpMRF;*QiNvs9qN4|iyNpHl8R61mm4w;mEZ0V3m(N!qbd8S;pbjYLxw=l{j zE!t>0WK#4jO@h5=#L$gZhfJ!dSYDRu?2NWs#M;+#9Wp7&kmIJD$G!E7IXt7Xsor>N zQ=|w495Wd^d60Z8#7{e^LbKdu*rAl0REAu_xv13ei^r8+PC3!4E0fD*pA6iQ4whcPYb_blcUn zEsf2twuY9rCW;}%AbW(#2iOSIK=UXwm2q_hn2u7iX+wQu8^^|yrP!gn=C&pcND(g` ziY&yIajc=%W?Msxt-7_gvB3pn18o3As=XF}01iY!k6bQgwFJPA4wso7XYBIeFtGe>_>K6^| za30FTJq5Wv@Y|5CAO4%GK%)*ttxk4lP9^7;18_D}{{{?!<1x8Z6*Fdg<4d3_B z5%uubxCyzW6KO!d(rP00FcAG$&}ZT1!@Z2Kau~zzzt=$K!>zig8OHi)6B(n8J zU;*7Kk#%s{yCib>%M!`>XNlx)m&i{LSHBnayj>#4!0&*og)4_!0=E@$cYQ%3FW!wd zg8SZQC9>;6BYCRGNdEd&iG<;3IZGk)uh4Z6ZrvVF9 z|8BT#a4&vQA{!9ig7`kTTDWpJBg*+5r2jgc5oO(quvI8e7U(t5@hs9@1%J*CiBv=O z-*@tI(6XEa-2rDqTo~m%4OeiHk-QB5IfQ=)^uu>>`DqJ{^wMAuUSoZZO!>4)JgV!2KALuW^ ze;EF*YmCH${%_l6BwOJ=3wIkFO?UlgjHIR8NUnqb)f=KZ+wP9iBG0Mv|4>Xw1~843 z`YyVXkVSAmTdxj}$UM%&Utfs2BK=cvhD!*Uc`4GM9y6iuBDe?Pu7VNt9dO?Q?vV|~ z;Fnwh-2hs6^HZ1)4um_gX4Me#F!H1N{{;WPknhWIe}bD+k8rqJxa%7TDQF_(vv9A% zy$@G$6=dNSHWShfx2Khm6)l9U2K_bAZ^HekjgYtDX2N!T_CFCa1FitB9IhYkAlxtE zK6fwX@wYH%_d^%lgK!VSt@$n?--LS@&h{YU;Qk8N@-KvJfa`|)FSxD$iZa7_4?yR? z5%N{|iyr3nx?vP$ID~X?**}B~T-%SZexNN+{+N&t;A}8x|FdUNmSMEtbA;Rmci~IW z`3lN*1~$Y$Amri?2|4{ov{@K&aMQ*J*$j6J-2Isb@~4>w@~w*vB*TKW;Zg$$Uv40; zt}>8c{)2(6S&Q&G1Nm92fy}uN>&pQH`O;6YZo*xB*g)<$!q*e;FAd~m7&3px`gGPn zzG=W(3Afsec?vMI!*IWVdmV1o42j$VcML8!A8{9Bt~N^Keawl!z&(1kkz{Q!lGSjZ zgS!vzdvFiKUB3}?0q(6YQq(+lnJv_lxGnaxSl-daERM#T6g1_jI|UgUo|9!JJ=AbJ zE&~Eg_-7Vcd9eOhZvnjp^cK)tKyLxP1@sp9U)2J}58uFU64!_BN2qr;T#TJ8A%6>7 z_i_Jb=KneTW$bbZ`E&R;vOoLVoX_|s^~s0J208z4ES`LL@1vA|GyFQ!7Y<+g9m+NCjuZC}z^{!$1UJb97^P48~yJWfF$o>qLek8n& zr5g#)k@aqp^=7hkBjKOQdd#xCoz?&4a2JbzDf|ztyf1}sXW=h}?~ucP!SZ=Id?ic& zPT0Z1UkrCKxfjFDEZvLY43_VU;jglCyb#V}@h8LQv+$GQ5DPyUmRR~1!cVetoD6?T z4!>FUXUOS3$>dIkub1UM&-@eNe`5MhghR~#&+tVo{JHQSSvj8zua)@*#-9vd!So&v zA7$lyF8pT}e>{9IOMg844d%ZU{sWVHE-bNhC&D+eavYcE!}0JeR{!JS4_Ud6hkIrI zVwr!Dr8^dWoaJ*Y{7vQ`m&eQNVJFLXIJ}YR{g3cnEd76k3z`2~_%0?t626wjzZu@g z^u8Sa2IF52U(Dp54L`}`o|WtQT6iDhp9x4u6}~>#4AprGF~?8|J?rzJkg9d-xZu{r)}t8^-@K z{31&SpQSq*-pb;i4Xm%>lVdXCC^-jVhEh3WZqxJYgX z6D!Xf@_2qNyo|-a5s;ym>o&4nhGC_f~V-4BFJj>3q=3 zdpTW5=^&>qpbzZibP4E3WV#IW@Mn2=CFsDdoUQ_0+`#D?(D&@(bQ9?Om7LxPdf0vo zD~}uWz)yL&4>b7|rvspUPjY$yblsbr-cG}R%jw;q&2MvhFX%^3b9x`8SMFf?_k$*@ zIeh^1sjqN)5Oix7rym1-&kdYD0y+@n^pl`#`ZzrddNjo86QE~r^c zx)OB$hn%hgT@&VX4d{(yoNfX=Al=N`WFzP&W^mdK`jLw{?E^h{38w>~eM>k!0D5;R zr?-QCX&I+?gD#%K`*APmH*7q7A82G(%0sY3!oIVBmqgyyV3i{qJb9xN)zOQha%p&CS2RLm8 z?S7Ec`JkVa=|a%Hf92s8&_&BADji8@6%4s(Z{|%>opx2({bO7{YzvJ`(=&D6KS>J63{d_5>cZ1F^*TLx# z&>wj@eG2qFJ)9l|{d|DaW1yeu<1{IteaC4t=x095>3q=pKF8@o&=2k6v<39QZJaIv zy-g53dAW{0^t9KzE(tbPedsf6wVA(4Y2kdL!taa=07xf!tlJZGE7tW^y_J zdaq0mfOcAj%uJddZ{2b#>`^nTDyGJOE_CobgSgP_NXIQD4) z-~B$P&7dFqKb+17{Y(zmUkG}1CZ{c+-{|9dN|eA?OF% zIc))bQwOI@K<}Kz%UK3Gub0p9O3?2Pb3Ij{Lq)vrYCzw4F{hhA7cSuRM$k|0|PlKQ^C`_WviaE(m9;HCK@mnhd_Hugs~sx^YI;r|g->nw-Qg4OijsqGNx1>!bO$ zjXAy<3k#}dEIBi5SYjA9mH+WAbNTx91y$?o?uR@X{n^-dCmDTuY=`shx7H!-x5siX zzR>5aTUb?C{Cd^Bh#MTc8Gj!iyTy6pEnDsU1@@*@S60>T*?4y09Q&N%t9+kaKgWLF z@J!$G^>eD8`=|Vo`|Z<*k2v#2Rzqfv-8@`L{i?6q|9oua`kDSY_K${Zou9Isj_q6c z>y7!y!!T05{?{9eiWgQ9l#q;md92F0wASpdahBq56Z`9SUJm;5+8OT4>q~2=xl3zG zQG3&o9rlk-nASY(B;R_sI)CBIwukKb$BOeFAeYr&?*5GP!V530xwO8-O)k$EzQ~v1 zHdUC)OrQAEOFIS^tiP~!n(w{2)7)LoH|9R*^f>_tZrJ6NM!)svzrBS{D4d-s_bY}f zIScgb#b!dL!y$OYfOQM;gjAA3_<5AZp3jW;jI?i$!aWK14BQiNh#{f>Ya|CojO3oT zjN~TJ`EQ%Z0DSt^((IeDz*H_(Wi0;FF~gPlRbeNBN6(&BhHqbxZ~x=49E-TWy;b%o zS(rKU%TGV^=?CqZ&l%4cjF~6CV*leYVktY^IC{3M?63ipadGL}qm8#X>rd8H<&PT4 z`eW%pZ!nAE?%5_nivghb51T8y_lE_51tym;C{H>_CKAF zMlY83nhlkiC6}FeI|qe#7wDtQ29nm%>*@58Z}DNh|x(#u5%KLgfbPi8p`%!v}|-9J~etbsR^v3?MD4m zvS0Tq+V4@5^K5wRtkG9+u*x^zxo=(mVJh<>WK5$uKQ%18qpI}naN`gEKrSvBYW$EC zn3hxynHCz$3}3N~8ck=z|9N)Bda~fTF*10b^B!k`^Rkg+V`Tq#9Sfc_oH1t^zMXYC z$NZ}^B>U)Tb7uBCnVCPepZDC$W2U{?XU?vk^G?=`XUE81X*hggmNon2(bG9uE=R_3 zyK{xJ_ux;QJDs^sv(tuEKflw?rYr(oO678=4LH2p19Wc%$Uhy8o9RVzB6WNuKT*eyc)7#j_+ExR8N#W|?2H-}~CY6uQS>H5fzI=`^ z!+HDMx$g7V?>}QU&GnhDnCm_pZaOPr-Wrb=I;(wT$)Aq3LGpWrci1zI&GB95Yc4b| zb0DO{ZS)}z>E^=k+OwFibY8u5Sq5{vPiByhXaWQM!>`dtOY6Th=);&fbav4IS+weyd0+Ou#d9-<7od#4 zKWW}K-^GmC*Nlped$kz0K52B}$@}O0#Qy$^=dWMnEA$x_NTa{~)A=K_ z8_Ea1{&>#5+(@oJI+??AefFfeW?C&R$MYu%@-r-~2xN?YbYkY<=;7u6A6;Jp9#wVr zf9}1rWim-73ph*y%)*j|z)Zptmf|oIE`g|F(U!&9fzb9QAV$zOD%A;#Ca5(eV6%ut zPz&VqUnUq!#55?{y0x8wU?&?~rL7cdzZ(*mn*=id-zG&&U7Z{UL`m~cVg@S8_m`P*B@%br2lz2%P?^OCGU*VL6 zLbUgwP_tx`5aR_~?N>?@+sEW9c!QvnUhcFBI%zPFkPp1-_|i|NUG(ek%@C~KWbDV) z$Z@f2B(x6m_O*|ooykMQ)N;ARp_G1EUxGEw!B|T0IPm1**@%bDHwsLakQSr6<`Yrc;X4KVQl*x|w zuPURfbF+kiO!Vw^vT~(yS?*cG+T5gZlMGS&F3NviW}$Pfo^!2B=R%q2(Y_-N(r6qg0>NR{m{{Ud- zdLUac33G*RTDFp_CfA=Xq2+YfpZ*zxQfiwz+oMGtS?byEXsfhrrJ_17uaGA%GtyrJ zQMF3sLB2>kS*W`@jgP8dgqlANIPw=2j1%bh2Z6bQBVQ}6}3;t-0%{s5Rik0+^$BWv(boOVCpU?0Bo7u~<=w|Jk!qpjx13_NsiJb?EOJPYuB z4DXw$kK#Z|FBH;E^iV17?Nmy;J5AW{yTZTg+6TYZG(F0L?~@V(3}6&Ionmh#iy zB+dfrR_JEtCF?fy79?Ks{Koxe8Esb%FjkZ2a7l}-vRx`uh#YWD1ny1zP|FKpSnpk= z=5^t``sPq@+t56bOc~X>o4l;<;WSEVS~oe6Dsh^{xsDq-+yUp5K<0^5-i|)~0)3Lb z_HdudE|U7+lzn6T%JA`3rG~w#;SK|DGvC{QUKYBObw3XGkM`}@clxFn)wh<*H_J#X z?OzV?yOQ@*go4Mg4^3W=a8x*k&>sg)d`=5?>LL|i&fkUlY61$Ljv!%Zx_GjO#HDwV z8L6EMOvD@tPD2k3CwePd8`r7sX>Hmxi*G0;W+uC#WPyc9Q!h3Og@QA8q>n!h_wiE2 zA-79%aK9MlUVlZs)U`uDeGd^DbE@- z`Jbm)9p{WY-DfJw%D6t=sxxK8thc3FS}yCc>fgLdT5rO}EeG&&sbY=F+;*sxnRmAF zPzgz&>i?>AgEukX#IKSq%m0bdei};U&1f~p!AO7meTQ;vn+~am-R5$oWC_szPDH?kclU$*Zq|C znE=0X)5QB2OAHVEZB|I14iK}(qDDv|eK^2oGQ8fezCsj9eV&afpG`3LdDeqJmfjhd z#t$eaoX?dMieyoliCleTV_OfS$Y~{$PATKh+k{2Kc@GZcN+yLyoYia-(s(82Lv|>n z{qNFwm0KvTPHX1!47i{TYKF{in+!N)P##!^%Ipig@uUC?aB|XYtCNa!R?~f*|E#+h;gQO4m=kqkb(M!_)?Kh?Wi&7FFN$>U%3(e8~ zb#8MixI4z?A)(-yK}~b2TW(=yveW+P2R*hpWUEPTnbVXAjCD>vxST5;^fE_7!M8(9 zy@H?LT;6<_i1GrFUc6xNej|{~pkFI)5{?K=tpz-zQfld-t5Gt@iCi9$k}h2TdST0U zjO)j~@-WU&N;f)mpry%fRX#BrFy9LU3be*~Y3a)yI4y+fm8-;XyZ3q3_yLQdXCS2-<_&U7E%jPX<#ZU(?cGz+%>bUcv^qBVK{5q$io$cA+I&s}I zQ5i7g&BYn<@$RS|CQ31CbArB!%~0^1PlK7|q%}iy?Q%m_fz43*IKYsjCGf6$|`Ab7w?m!)*o47GwhPJ4CQ5f&prpg z0oWUR_sU6GOh$}vul$64m3LW@GGAZJIWoKjl4qNSPuvhC?XN>GZZZtzXGl+~nlYa` zuHbV(MN_(&R7bC~tWB=5*Eq?w?*YR_Nx$e|%rrFysb##QHw)=U%#4{#Q5;!mnDcUh zgt?Yp?@ASc8;+zS=R@5mdzd(_zd7JS7MFnvujVC9u(7{G1pGPw!S7q48~9EaLn8WV%E8 z+S4XWwq&7ZF}e07zW-)#lP||}SC>Xj9H{6&C@jr=Oa7{olRh2Xfigt;i)Y?jvt(7K zPu6&Ll-YSmEu`sPX*_FjU{w#xE%H}3O%FT;Tr>`4ZJ}U|tm)BlO!ZsxKintyVsZ7d zhKhLMD9?(O6?^$)L$jP@S|M9ZB>je;mS_-+PmCMS?&YdZf%0&^%<={~X}Lk;_D(m$JQVjguqbzDjl|SQ|{gFAI5}xxH{b~HlFl;>5^#x|?M8%OF z9nodi;3OK;^AF}k8EZN24h5qzU;nVtm`)dKIntvgwEm%BD6~{^6uSBx+rlILo(5?e zSON8hFjjjG9jiT!*T~$0EWnMkYoCl$W%e%o&JS~Bl=eWxrt`_W;wcYR=53S9&8+n_ zFk4GU8)9i#6qY$yE8Tt3Qez!x7I2~LqOi@HBar>uPLgWk+gb}GqM`7LcNFm8kV8BO zYQso}2Zy1@scg@Ie2zl#xUTPs|4$&+6OZo0eof=Ex6(e-9&f|!YO>tLO!kL(Z+#*? ze~08@&qmc_|DJ4alV#gZFXc5f{;blHQs)(7inEa@R%>V_rh1`<)@L?u{ZN*dqc2gB zmYEDyxMfBv>ZH)#=qK3iH*LseYerp4Uty8LvUVfgk*^N#$lT60`E%@4MZ2j8^wPyi zWi^q#ItM8}nsRm|rMLz;c2YbcV;-@C?WbRiJTo3Ycev$J@Fl#Eo;$(mC!J1Wd5+f6axQg9&*cH^xMb$DmJg5CG}3U%fL zpC&WQ$7FIonrn9GB{70mROe{;^ey_E5!x;8lb<$|bca-ia{HJz`IUHu^k~Q9G~RA) zUXbrDPJXy%iHMc2vH#j>INK&4x08%@zQ&3+`E7fh^ZS9=;k@?Yytd)I?Aa3)jtqU6 z<0%if*E>XOO+GikmCtQv2@XWU3N;cok3a6#FaYSJ7SvpDsQx_~gL)N;%y!!Lico6yoP8(^Y{z z6}{$i``nDL)DGZHlv>okfWHst z^}`jO8A;kIA>FYT6~-Q3m@-Xzj@6Y%}h_E7KxoYE+^#{O^d z$;4hMKV^<~oyOM{?^?C;JoqEC>k3;)V`zG!q>W2y1s7)>jxoE6IyMpuLS_%jYJeA` zq{Nz%CEJ>QDa7!{Dz=qt=G8Z?r_L$9;bHnJO_-lF}xNV?H-X!R|kA@9>S;b>yr&^smNNGBSXO#ZXOkI zE+?#=wG0J!-=yoK8vNM1PgZ6f6Y{+{XX|tGKXFwwa`tFPrwgZd8$Els$O`ZmwTnRPS)2ZPqL(YJ3zTr`l`mg&Lm$}IZaU@<(_aq?=g4MRM7Q0 z=M2Oy5BGMtJxx3YNS(AHaeRZjp<>*`ipHa54|&yT%0OFq1Rvt}E>V}In}5vRP_=65!pHk7-|E7lmf#=b zjV^~OP>khgcuxuIN;xTxV>1jsJ8vo?Q;1Y>YZjj%8kvzeX^^`_b0?RykYnS}Y`eLFw4-Q`HhqOl{P3kazNit`26c#-s zjFl8B19oj`d>ZJCM(XRLzt%3g%S-LFzjt>P7MXaXz?z+s0&@6J@TWuZB0UF0(tm*x zc9i*RxTFfXje;ed6SZPLJEW_gt78cJ#QSOczw4*JmO)BI$rRAa4G~&9 z6#U{Q@W%Sw`=&dlpikfzrNMR;4?zHG-xc5QrG5T|y|8F}@w(#ijxmy?q&$a4(q4!M zcBZRDIYh1WdUs@%JS#?4=qPG_W(DPJC|5(I`U@jm&4mHV)j%JJn5BSe%F*b-(U`!| zEbya`;90)sAEDx$WVk?S_)JROaqb%Cbk15g)el1?moX*G(WPb?!+ACVJEU4x0`J$D zE1jydmQ7W{%2EpNTzb5pfFnpuKC93-B`agw zC{OS&b5|*Qbr)N2sH@;_l)LJjNv*(97M!KR5~fh_?5R~LS|6JZ&XXfPZSxL^WfKS3 zYiApY7_!ilDU+saHM*=u$GNJw zI(DzV_Aba^y5*dMOjSKkGQjChea-u#uuPczt@EFAb5d5dlR4`V7K+bT=)b4We$oAW z*>aKF?A*lRykBalbWUkK)T7s&xvJ5ek z?e8n-lM0_IEa-c3+hAdeb^b=3^{I^t>mOyEXQBHS?)TiMHs*jvQh6es=a&R8+BhZb zJswp}tfwI1_$#!99&m;+)v?ua)ymEMX2-REmpv)O>td?3zN*IO7spg7&&E_w;5F5c zNHOY5UuyZ7dgvp6#I=(tF)wRg4t&|rqmN#@IH$Fm-yl2%`6NB3*Bibnw~zmzcUc0H zb=Gh;dC-WuoQKL3?dy#F#&d?(z}p=bz(ZE*vk$vp&VOx>Q8?P8k6J04_4K6uI#TT3 zfDBzVFv6^x#QfThnEJPpuNamsR_)gZ-VoMPm~g(|o5Wc9-0VtY((Fd3;v8cE&p1U> zWe@|hLr=@EF(lbp>Dr)*Uyb^5m+uskX8mwni#*dt%yj)Vds#rWrV3n_Ra>pDcJY6b zryV@WPvkd>G4=I}r?qzQbv#|gRlenz|K>q;rQ^gWSGC$He4_Z&rjtS)#=eRl$1AH@ z>Gy;1IPsG54NH&j&UmiMnlaWPoK zHv}3NC!WNvnRYM+Yh+Z%e;HLj9Nw?0hAeJQn@BQieDlM3mH>(<+$nvjyc&CDEug(X z&dIM^Z1SJ#QO7y1z3Wleo|hE|8+tU+npqXiW4+mcY(}&~&rv04vg+L5imA}dt1FAD zcS$Tq#Hjj<^6QnVYJYC?^+V63w)*+z>pP!W=2Hcld)T-i_?mle#jW$}MaMODV(sGb zKF76ayjS|6*&@Vz*Rp`Tz{W}0-MrXPT3ni}0RLu9Fa2j}qKoEmU18R<&?9}ylc~jG zDz96rz%Iz@gXTTe=GQJ`%n1V7`>Ub=IHELuEk9n2$ep`j+pw@>D762_9&*cAPUyZ8 zuO^dJ-WjeTzOTI5ksni+ERafC_SZ#ed`!d1B^;m#+B~T`pyog2?HC=-5Q|jxQPGLO zcRF8O15+K_z*aNZOE{;ulF87gALpvoqP}63tc&5QUc4MdXbxJ>N~V#SMz0?p9MCu0P~*iO(InCmTY|9X*-Ku>#^|^qb?ax@;0<@ z10H0h4Up5%7SB|CRbiFXT(W|d)NHaY(RHTms|r6fBQ8nLS@E1HJG}ihVdrC~HhTmo zf7);>7#A9;!+|;!;^B&w#!n1~+^+#gm@LMUuPV-}nDdjuU$oY>CB#x!a%g);Nkm)1 z@g+@ln_sB#2>YCw=k^F=N;9LjOkk!@4SZbj{Zf;JfW)Lq^r7_xqF@OwsM73By~(@8t;a*f6G8rzKTzVHntNSa?KK(_fpZT;|h!Z zv7X5;T+fP^AUV3U0lM;*2%QKPkV&wM;HUD;zA5}#F)ROFd8{d{i}7^G8e6r@Rz^v2 zQIysxeSjHTeVEH-sxJ#Gz!f|g+R2ksuQ#XiOA&f0q=GGgfD~5p_A3AnvqT!oLipi+ z(EVs_ILu0i`ZZpzoWTC&(hdc05gX92h7ErS%dV6@x-(cmQ(wDS?<3YrJF<(8Z0Z#3 z{5*^()!R@^CehsJvq;@KfNisNvaMqx{!^S#)!4fc>kGA)v)J!7AqMgS~qi7 zJ<3(EDPU}g&FStH8#wW}v$vDx-`-NPMBg-DY95#`{c&KP^qZUWrEP->exBsMY2p`2 z+D)S;(|Pi(1Fmm z?h9&D;gU`Ik|k94$mL@_iOaa!>A1>4J3`|aE8T6}V_2Oj3h`<&IQ~sFOPJZ0wrgg+ z>b%iOOs2<5U`?{SNWqWyW(Y;F5*a5xyPa7WCt52Cy@lHon?dy!5;2|EWht(Hz^;PK zWiN6uvkq@R;QUu-;r5+awZg~f4kW}WsPgqq%hoISMQ&oD7Bryp6->6ZOy5FnU7(At zQ1Y9-xuE)mMP}aRRzlZVbJry3q9;&g?lQh|1vV`vSNE#>Z*~8c(Dg8)^&~jT7 z$G_{1$x{fvJ@;ePE4{kO%0b2+vxoU!%#QYQW^TLZ3{tFN+2Xk!#Cm3jtwqnWGlUm6XW=e6hvDB76*1xv2G@bFSPG|jW zw%!s4y|Bij6ZMdF8%k}dYX9oe(p03U(sUwfEyNTrvV$adms5B4q2{y`uvjT&X1)7h zf|MI4`=i|y%SbIIemp;|l*ztJR-8^jiq4lJDR2_7El`Rn5{s`NEFj{X1^b+Vb1JXH zInEp7mcsUsQp?z%KSxv+P?x2*g6=_I548NP1a?vX`o*32`$xsgh~HUJ(iEGqOK@D< z;W=DUmXYnhR53xzU*V=$_q@~ic(exi>E0X9uB>(@`VVbSj8bGUe(V!bm7&BtISP9> zu@fgdVqF)-`U?6yTUjxKhdts}l6If3!Fi9bNAZbn(G{1yqA^Ch_zGkGvdr1%+29cG z)I8IF=&9kFpBk?DsnIppX_C^7zNmmM{VpF9(5ACuYbgj>r zuJb2|6Vmm*>FH`edayxdjS=aavqp*QqUe`WB$h;I)9AOt`hEo`sTF1k3QE`eWzH+W z4=v#x+cT4$nT~nnRqe_=lUccJsP}g_xI9gZVwuZ{y-PGL7VO)UmpNj1A}mXHRq(GJ zujCn6icsm5A#bSnp&Mk1XYyu#f;d)+Q>*<{u8_Dan;+`kdt;Iz(?~Kk-83$4**Hk* zhI*e3$HvW2`lIuTkZa)$TAG>7FTUU};$MIaMTuIoZf-{I?I+Xx;7pRKA4%1)H6|=*Q)4QsO97X4@UJU zq6)4Q8?#;^)-hs6!i#d0jaV)JkMgSdkeIQ@UX(Sm`G4FS72UGo^hVuSZ-V3~Q1~Y@e;QXc?wDI6?vIu-viQ!Ad*2^xoV) z&!o+;&e*Z340`$`AzotQ6n&1Fxxn;_*4#c)NGW%Px>9b^=TTX5q3cSSt5SYfPx)il zl|`#67%@ewN}a(=vN=v=93TV5yK_A^)1KcgSKeTad{undrFoZ zmwCM&@aXqCHzgJMrM>CU^H-U9jH6C(a z2e+zk0e+=6OD@#onAEHb;~EM@z|a}63O*gi|5q`f*W zZw`;P-Mb?^+Rsfsxsr??uMgwhg7L0?wU~~}CHmv?78^6~Gb2m)H+Z;%-kpN= z3d3k!=hV9Mu1&Bygw0Tj+qEf0Na`bxB(;unQ>&F7Zg@3-F6mo19z7;f6G>g;W76nM zv;GqppG7=@ng8LYLr$%KTG2Vo*sr(Dbo?!O=IvGC()9i!qCi_$@%V?z~m?#uQzJF#AHNW%k-~d#-@nvo5nCp$CV3tLPB1-yM5EWt)YO@f(q%L^uU!a-7Yb z;}PSLe}|ep^2zXTbNKh2@bA0f-&5h=rtt3<;oq$A?*;r)9wv@|Ti&w#ZMnqO;9TW< zTlU!wICcKRo1kwtB^N=utxt5UGbRGc>Kk82YFzUH=OSO>BgC=_(BzUQnDex) zNeMmbdt^1JK)yHB`{^|Wzqq2PrO0~tl1e`Yve z#M&+teDYMp$`I!o*kn>E`KLH_k<_)m!|>}#lss`7$czu#)@j)6EIHAp$WHVSF|izR z;Mn$=RzuF2)5`Lg8ItF1syOCk1C3<_a@v*2Z_3L}L~JZWzLLKrhYV!KjPAq2I@Mk0 z4;I6k(qa+0@*{E*W?~=s^(_6boo~0!116969&@I)rt={qnX#jc?b3+HVMF5qZ%O<2 zWQe4Gj!{Er$i8nrk~) zOjq*0fe5F{579a4K`OO5BUY}Oo{lTA50@>E=I;?*OMks5N>KJN+7W@;`&ZFVT}>1p|%;WKgl`~yj=AUnmNd&JonKsJ@vAX zwVrly)h|L*7EW2kRqvC(uqAsD>hqunTm$ThD>E?KFE@pPAKyf)fG}qMctBX5?XAWJ zXFB9)B;z>BuOU%wNH-NtVCHEZUv5fZXzkB0r)7i*YbSiUS?^c`3E=A(4{crHJGf>2 zCURA&&jSqRVV6E^jKFH4J6a6SC1$6!ALjvgVG+fX^qe2DqKojp!0rXa`qJ^3>YW0m zEubnUPSQs!!V*1t=4GM_5GIhlGgj7m2->ChFgjzY*4t6Rh!kexy&qgB8yGWty>Dwl z-;HftR@GqdwdW1k6(;No^lXd%feDWq(;R2OTUInKf+qMCvUjkz2l;w;I`_4HVu(WS zeKyVB&oj7oXdX<;Dh9lv60%03y#Zaxd!!V5W0RMwP-LhBiXIbrdg)N_^lPQiQ@lqY zTj_|Lu7~!NnSH09 zv^De;7XFhCzSHl!@+U6psJVg(wVbz`fhugc|d$yY0PhN(EyYf%6&BIhhH|Rby zZ>ICTsr%dGi0vj;_z!qg)!qM8S)Es+*p=g4J%p>__wql;{o~i&XjzNBsi~`4{7j$n zx5NZ|ZaTc_b-)mNRW#M@(z?n@pLb9`T?4!jbYWB)N=e3o$6Sn)E;pd*O}r8nmjO#A6K~1T!di5#N`2mO zV=6-|8tKdh@aMo-#9Yw#;RcNq4T?xSck-?qmG`aNc^%g#A@B8WP8jc^HiRd8CdPg2 zKOm>t^1X|p86?#vNN?vt`bE#wN*6uf4(%)xa+(}B7I3vr1)u6aBSdF#fdc8sqqPpE zO_wpTed#rWwGN&rOK&)!L%YkbyBE6Wd++pR&8WWobW~ru(3jtKE8RJu>9q_)-oca8 zDaplk(m8^E@w>2uCq+;(`ne=_KVAZt3x*?lM*Wta<`UoI9 z!=2^EDXNtrJ7OvB9?!dqDk)8YU26r;R&iBP=;e=8s_?2nXWdQLWTcODRU8{0GmDEN2?cQQ?Z50Q2j zpsvA@cts0p94T?NF%;YxdKR=-#WS-eX8zlMGQ~44f~l#DP4%h*+PaCDuW-^uw(7bm!`Xt-=QnK61tjGoJR zx62gtok8t8zE%6^d7S*6oDZY+iLNTC( zUO!C>HcbE=P#BHF=%WDvYgL-t`!d)?enp`G{ME0*uquVJ3;I4qe~w%zEV5+i!Xu3e z=SR9lBVFjiX)sdaWm>{yZLJ&C*8Bgltw6)-NTWi17*4F>i*2ZvKlhBr{D6xs|q8QBHI+gbJ?5*x9 zz*!Ug67Y}$k_}HG{TkWv>I*6Ke=-B_$++0)wAfgXJ-C^2h}2(e1vEBH}Ks4qx=k5($E!&39m?`50Moa(?$J7>6&mN z{R;OWypD8kKkTNZ;!tX}N;hg92RhYPwA=|tr1wfO5<=N(X#B7j9oHU2={LH$`kmgq zf#_?RD_RZSuu#_j#TbpY?KXH9!K}!x!W~H+W$-Yf5YKhzmxM_v>kHIcVvU>AK_?5NeZ z8m1P1C+CZ(nPTdRjyY~t)S7Vix=6=U$1&%b1vmT~p>dI2jO6+?h3q-t0+OTUN80pPuek1XA8wGuT#>}m2R|;b!vTE!o$Q|7$*d=4HMJPGV?`l`NnaM;PkJtm3 zRYW8Gxight80JA@(Qalt^~t0A?q^-FwZT^?ST>l(M|SY$E^4m?pBOilX_kYpl$-Jj zprI3}?RSO8g|()<$GY3R$Ek4p5#A%R(^$;kojo~vrr)^T*GSH90^i+}qeu43@8td> zpcI_f^d;~|1?C@_yU{T6_;*UQ1OOwqvBT(H>Hbd6Bk0Mi-@*=~`@Qr#x%UQC!sE#s zr#$ZZo;yd7Tj)H|djzomz`akz+& zdJM2Wt3Z+D^2DKEr$O+j_r=Pj|lK*aTo>12uDHqj!X%y%B%I#8gSF5GJU1SBz zsJ>Glk5I6opZ0!^Qy119jf`S6tdxGIp3@iajAH#Q;L<6MYngXNMzFm*qloMCtU7U3 zbvNTJ8s$=T#p4CYI>WIiy)(&A-enu?E2XEYf z9>h%7>%bs^r)44poN-Dn9J6n*;D%@0e8)wqGvQ3Ir6Seb5yjDL{#I|r4doH8R#9iL z{@it|_YXIe&6#dx9rA(e0PnGi=6lyrJ$SwMR`0eOY&fsZdaKua!^Ep<)pZ)_Z|!VN z6g>Z_7E%NIeF_CFVO#CPt&!74DA)r`s{9XJu3Gx?;vJ~@9J8Kw5qDm=zmPZ1rt96= zNU5>lqS{+3F;Yv37e{c$gB>F{<8ydsM{vf<4vI5E!ON`_!-axPp$Lv+8X|aRc?Z=O zfv%fCq&eA5TN%Mo+d-2?aFkl=yfD(TC#HsJYccP^h{L$%5 zZ*#EgSa5QbLXJRe7V4RJyT1|0|LFy`o^x}r4tdGc?2$S^)iY6t4RvtCb&QO89_qL? z>P(x0bzFRbLmjkr+NZyR!&`yz?r6WXWgTo?KQ}3^?qJW#ZFL^XGi?gOTHs&%>Pa7VKVbwql0Gk9)PuQbazUf-k_w5Xx2G^sg7U}mPc ztM)*r0S~|HeyX*hW&cCI1^+1@_jHEWQ8c3Wjp*k}a4XcGQYK5B@&F_ev3x>+2x{rm zi(d-xp0S34KM5`OUJ}-gyX3YO{V=((XmZ$sD53|=$Nf=f;6MMoGwNKK@H}jYT}26A zCfl_hbhkbQVB0Vkc1!aCyE{TeVpL;9G95BkRtLMhL~1!O71(iV zfkYSz-zBiuU?G$7SZIk7IWnT?|2m?ujTgos!A1hJ)TG5NJE7pcv?a*GsOGfH4&GJE~ZB;4Tz?L{cq9XjZQA3f~P>C8}1n%(fEfroL4 z!OPvgq2wgiu?r7{U3$OC|DxBg!S+NRFnQ@M64bxu@30pE&s9o!E}Ea}cIcUdq|Sjv zBozEI^v0Hl|Kqxkos^i;9Ge+awq)vF3LSy!|9Qnpb1?T z*k+E@*Y>T@pSrBD$)Rbq7i#d<1%3BzG-Ge3@{sdqDQ2prQ(bRg|NbL=(1y%u8iTwG zHtcokcvXO&k}Z%us-@RE0ga}G82`5L{J$JZvOZ=ph3i#I^0s$h^W48kE!n!J;>H3h>u}t7Z)Kzh?k+1N`rnTGe%Hi&_B;9R=}O1E z(UOzatEFhHX=ocA&Di^B+}p#o&FzYe`(!wb`$*7cK0UMI-Wr-O60epfqu&L64~Bc0 z&9mUfN*roQtamJOx^fruOY)X3%hzY!|FcA3Ber>|SF<$H8!eRFV-2eh5!Q8loIeD0n_ZEXpwFmx$1xLv3=YXACS4HSj2g&o$@{ zYzj@fR!9(da)l)czAQ&2Y)@c`sK*@wvfe}WRsX<#r2K6L#Yv0c=h{kAzw!U?*T87D zk|n3%%b@{Hps)xXpA_mc06$WBe%=X^nS|TQJlhCnF)SnMlb~zzY*S0lj`Lpd>feuW zy6OO#OjjrkGb?SSFqhSFhJi$J;s5&Ss?gYISTU=mDIMD(>mZZIm-vCHDgTy;GXR~3 z2fE>l0sJl6I~We9bgF}Gg8dm}=h!DZi^$|Uq6pt~lXsq$ONZ|EbGKTW+f7pM#;L`U z5okRv3oA~`8}YbT&={^OCI7UXYlkKmzJhu75Pt80XOJbMKq8!~>$L2#pN5aiX?RC* z;%WIYe3jT?vx5F4W6#msb=1;57b~0LRYyGD$jPFe&IwjYwbTI!S4$H*V55XJrMr4N zdOO(aAP+o1=Tj}M9-hs6LhcjLGx5c!Q_bNv9O#EnV+J$F&>1AsPcD8Tx7iJ9RU7lY z8?c(CaSvXk^4ZKWG-Zt%C;jjBVkN2eHZ62OR@;)XPNY^X{h@1nm_KKvufx90AA}g- zN~wv;4`XoaO(+-x3{Rweo;SB_`H$HB_!4NVp)aRBWRJ!4#G!}NP^QqQnXw+X?5QPX zQp(g>j%5$T;2+0DAmNp*bQj+Txfj_>SNIjI@De%?*(0!0xAktM(zJik)!(a@rnZ9y zD(8xmy{2J^;zTz5MIq<%R*QAYaEZF%60z;4drwa`4abVZv0VE{jbp!)vp;|vH6}-k z-!zW&P}~~A>UgOp?7FmN)BoXA72t2|piD$m0?R9L>TwlODV!xk zNv*wmYdzy|bI?zR9L;-0wX_Ky@3_guqn=K#z2E`<2TT&ndHM57we-K8putEj^KjES z_-9a9E*NT)ZFZ}q;6B8gfqaa<743@Yy4DzLlokGlR&F|tD}b#4a!jYT#NoWiv)GTB zg)2cp-&b2*=pCfC9<}sLAeC3)EL+g`CH!btLmFBRewX6ek$h_D;lTVN$l-v03i|$y zvTA7~?o^`TkhP%i4_hhKTo*7bO-HQ@rM!XEa9Tm%KQMbV?cP8cVo(FhUk=Y`F1$u< z_Eg>~mB3O;H5PqbPh*xMMicI_TH4;pf_ni>h3`Qc+DTdqw-IutNZ+(ht>6>Shl0sB z3;LdMQp)|<3cBAWwo|P0Gn~FC#n6X$)|hrm^(iM02n^5}##(|>s-=aU1bf-B0RF%W z)6niSE^8lpBbBdm^?4GZDO^Z*ykkLu6c7JgvT*0aoHUW!`QtO;_n9B>+!7A|^P1 zr&7%n^sN*(H&8DCYZ%|ECH!v`OTmrMqm%>5tBuG(GxJ}n7z3YxJ$qti==fh!KUWXm zo%PfiKC|yhMldv>i zX9_g_n(^1hRXVK!!xL+tP-N41#|;(P;WYXWR!};i^~I*11ifJ4rK7Q_#JC(|s;<4& zz-HetzB?`@opeR{Gu$br3Q!Nqj|1Xt^!*6*22d*5ntQzwe3hxiY7PLj*=#f@$fBTJ^UzZz4R!pOVOjje<-TGrGmw~ z0-;!hsu0p(ePD5q(DS#}U>;x*kMG^L&dU$lQ*pNa2=BT4d08+=OFsdQrXCTbmD=@E zn_oJwILo-6z4y7}8G?fEgvU84<8WUgk#2ezVCB1jmEo71diq))>5!hsXcQI(GitC81TWuYYE%}D&9!tO_!aQNNbZiI?_-Ub+GuIf1qNE#(Pd8EB&mWg zL#S78Y`f$C{)6HCX~@6Ymn!JN@jQSN&q$5lq5DMG&OWmQ9s%o@br1B7k; z33Jy~l_u7Aa*f+NL{FP$c&_N1S9~mM^th*p=q-c29|f72+G$^7SJKmIWPjgz+i-{P z81eH5nFWezdW>Bmaq8%3+;~_Ht67Cgq;FQihTjTBl84FO>HNCW1|4pt{D=c~Lt$MN zz0Kf5_`_AoKQpE9QQ|)hd*z?&sTVOVP49kVva8{zvtNFcD0{Xt;IY_H@cqz!d8h3Z z?(NtETboF!=Z8xhsArPJkxH)EFs0_!8gjmKYymrRZL6P zZtvQ@-nGZcb}?DBY$fh+N;rWOeckrG&hcm03iSf&GM|>G*=ZfosI_)G(j6;YFF2$9 zJ~=fWvF4=&x#E5Dw0Qb8EuP5&Hny~H-{btcTi>#50)-&W>!^60Uq&mLDa5S*q|R;HTDQt53tiSQpijT_h|^qX;R z;w+cp>p0NyP;*RAB7847;Qr$Srsm7=E8{E{>6;GKacc8YIIA31!U|ZnCau@-R?j$C zUp{B6KCY5j)fk@oXzHeDreKd`Sqn(z^Ubt1MU}EjXJM-0-C3=vj;hxFDte!;D&}SC zbFHsV64y22*687U>S{$#IjgfWm8vRDWmIK2Z#D8(##QQJnJ5ae%O*qCuY@j@`VSU{ z1TXqx52%#q71!T;6uNovbk9PH!+OC$YEo{6CWr26z8KjX<_(x zNw>Qgwt1*y-*s3SG6wWSck4s>l@-LYVdq!tUzZ)GU4Y|V@=WtC`B}Vo;~9_d6g(60 zOfVlbuvx_HNk1r;>t*0!hkcj)oc?uL6OY?v@I=RdDC_XnKwvsmB2Cp ztv_&`&LHdzr5x^ceC4z}B8?+dmoB?}@&erWlPtvI)*quV&kLwCC*YSiYrQ`d7+5<_ zTY>v^KvjPdP+YGm;ow((v-i)vB=sR5$$Zc!q&(nX6Q1d*He=CV?w+>g%FOd?iXJr{ zb*7z5ko53hFWF%7JK?QjT)$6#)~2{#S3++(dDga19uK^Z5!-L}{^Zc~`@S4e)bD<=cp0}gFYO%)v~Q=7)h zmC%thxa}n}?uqu1S(u2i7kq2%{mmm|e|&iCW5uDMG)Syh-SED`os^Nh6 zDKf_THP(!6bOplwoXcd>b$HfB*TQ?dKbgb*i9s)-{kU}-CH`~ke}=`B46BJ?0kzSX z2}@~G?L$9cgO@QDF}9MT0RBZeVCqK^%Vj^AL8Jv`bjM~?Ql4w9?=5dTd^c)v|LO34 zEc^svtgc%b>QtZ=aK~gWmyhhcp&JKX?`Ox3$gBj)=-o$J`7Li=pIFM{o?vzxLS{Kl8lFjp=<5=yy1~O*L=VDu(uXv*^DT^ z!b;cd7+--fUA1YmbmE*7(@)TJO@Lbow^t*D=?@B_X54&6``(Pz zyVG-87jC14jZ1=mgRpn8+F$6-qgt_nHr&Jb8F;Qd{xhTw1(ywUQadm4Gw5~bsNMjy z4!xv-2R3-4_@!RVtA|+DdJN-rmj0kEMEwt`zb>`drMH#Dz)yPtcp2@ZlT1>ah0S ziS%1&zz=S)oqAh#*boNKLh;vJYn)Vd5&Ml&BH+iB>csN}(j<*$P$eHMHa_jheM( z>hNBX!ol;A#@4yl77eGbU%Oq~y!J5_Zk$gRI^hE(+UlGOx;7Li!V{LYCL-l4Awf7> zbXM*%RXb;N6&8=%zIHo1$VkVpAADwN*II8~1>5IYNpQZ^TWppUE)94VO*|vw*Ic(f zp;>FGdyEk`rY8joiv!#B&8(&4F@1|N^@Y|)q!d_D>%+8){!YU2o5qd&YMNM{tw}Cb zr|R38jQBuwNh4@mc?t*lOLBaE2@7sPh4ovG8|~@(#bEttEp!!S*ostR9Yei;>D^Gg zgHIILjOG3>i5-|yG`lfVy^qXQ> zB}Nj9krelCDkhb5rHlRlEFx(?^<}w<<(emX`%KF!jKmOqYOr_kRF5L=2tD0K)0+!c zLsno=9EX;MXcvhtf#APt;ACXueo4p4Neu3BwTgonZ4O3z_kgcC6(|3>80{Oko_dj~ zE8J~;F~RGi`9v#zt-A+{N!>Z)r48Vdo-KT~w|wSICcD>Tn?pyxDLneWb{^S8E$caf zQm6*Zzz(@7JOgjww`1`UIs>UE{f1`7(&)Kds1b3ysE3#oA{{;T#*V=p4826ht^lV; zSMguhHWcp+uj0z^Di+*cMIBaAclYlGuU%92=u}Kq4WA`y=Frhiz&*J)gXjBq@W-*1 zDhnOeyj!Q9plf*I(WfeU9~~6llr;yb9|m2^ZDkFDZZ=&@eRwpHwe0%VT8@|RtR++b zn@u%~F_syB@J|h|W)A;#p#suy!A(a&S90hjxhcAoa;%BX3Tu7|BQhB?{3lA=)ic^I z6|osJe7{Sfz1-3NQDbKFw$im~_WX&`di9j^+e*RHnc@4(!IvPBa&?s7n~QPu2mcDc zo+Nvwm&zS!3NgtouHkR$J5P53{bjFg;OBj87BR-;H~65Wd5Q zi*T1*?1dge99Ltp3oTD4KRFJPFulVjZG0D)v0&AUpz)sPa6?Q$-khbv$|UiPa@KLb ztUnm{Byj8Ac>bK+2bn;Ba4RGdL^|Pt2JdJL?qh%iS-xC>bJeyQ=Uu)QVD=oZ0rppi zJew+>!rg$7B#88;wmOecfe>u{4Gzv<6^^U)82bqPk~Y{_U#*%uzf0^;lb+okt}eOH zQ2@QQm9bXypY}QuKJE1wDaKd%<}@dQIx(2>TKLgS^%e{~FFk=f24gze|IgT)$460S zd*ikAnshpyh0s}mPB%-E2JEC+1vMm41W?($$~GDjM>~m207nyGq(fXfAWlf5^db@k zXMl`OIuVD+AW}P zdk^_ooS4akPmuk6V9_8pHtu)V;p2xfQYg8wMEHIF`Y+dSvPH{cF5VruiSg_#gzncTV zA(BrgfS;F?%CL6@>z=E5%Q4uEV$RCDP<70Z|2zzjcPeXk%nNeSdk57^pm2^B_(7MoDvu&X- z%6{3;DW542`jo24h~_*ysvOVuOb*W!wjrYOEj9_U-m2h{z|F{?fZIX~&5aLdwdqVZ zBd19xWr+{?Eq1Of^L%t8%6f6{?I%j`k~oGLd7_fW58Lr1;pOH;e4!X`tj`Ya0-aTh zc>ATHxbQ^lg5V@;K`_Z$7}ACdp>y;q7Ic73ab!t&H1ewvA^iI?X4*W+x%`o#$j%!) zq{rD8{#A;wLB4=i|6FOg&78iSowvGhjvdkh*gBi>YiVWo-Wo`YdQE%DbJQQ zBXaMo6gDxCK{`&y7RMAP;aOvc4fuU#G!A2J3KN6hag16XcWEZcz)V8zPT6b&esUQ3 zrDzm>%?v)`BR2+qckQ)lGY}>E8fJDD<(z&4cmr}41Q20Eh;EIOzPrUob}Rbo4Ql%4 zs?I|Er!AA97mMI=##kLe7PdZcf8%TXw3qea{)jpVGFiW`z=|K1qTDjLqmU4rb!vX2y3-;$c^+6p zjEpYCnWrc&xYWqg(>)GQ5YMNf(QbQ6ESx-`#9LG>( z#*o!ve_j=i&VkvE;enY0%^NMdO3G4OSbKq#Sv+Uv(f&DF%g(m`+3^iPI}L^Okp9_OYu4V3=tl^JTDMXm<4JE9Tyq#de=d7VJ&j0LCaW5nuZsb8Xt))5 z_$KMa7*QFDZ%@qC-D#V-Bwp>3*kPDxwJfrk;P`Najdcwa*$ktcrx&J*{Qtl`wS#i~Nco258 z7~%45>TqKP=>#_;LpKgp@NJh%|FeRbK0R1kexOb%wj)7BR_Mu!F@w&3gH=tXhOC|u zWF~1K$C5=(ihMchXfw<<%wlJfYV*4vuv?3;u zRLq1Am0m7oGE2)hmZD^)^(dJlbVrN5tBa&alJZ`K{{%(BDBQn>oTH7Oaryy4JE>y) za&c;G>@Yvfy%F0#KXzQ}8qDntV9?8NqxU3x-2q5@RI@YTqp(i6F`ymb-sUVH6kCg_ zPD)2P-w(x07eU`rv1h3TkOsttxwmJ6HI1GVgfyzv07q&btXI$_^Uwq@UbS z3svBDyBS%3Bl^6bqBW8~<6Mg@{VdmuUmavJdEbqJudZ^IdBuN#97E5YG8$YY6|0f` z<<3*L;i(0}VnN}@=noGc&QE>?7>jRlZ$A@IyiIShPT+urXIfTS^x`|03;}xb_#0H7 zxS-+yJsBA&;3s6Zti~DjIAadZh`T|E8Ta;=;LQA@Ppf@9o$$8DzzF(fAFo0CDt_$7 zt{Z4$a@4_&!R5c9(P78nvfo4{IO1qm2<>3+2H)?nF+ih+Ui@<}Gc7l$oyG=r(=6~T zVxgmfS9yfibbMS7eR)FjXvP?q8=W;KU_Cy!wA@!`P-;5YgF~yd!h$=}h<)&uDqLJ) z0uL)@*~}XQGp@3h%Nt9>q?0&8w+3bmmX@=EAJ$tAwR|hmGa?@^U%wr!?-l8Cxke+~ z;oI?&DI1wg`Bp+7li*>WjFCShcOK3Fl9vDkIFp43@3~taqAV5i-tpKw0c^yIFzU*H z`Z3X0`V1(B4;iAy2lrt{x&+#klz%L@& ze(4MR$Hm(?GD>^w#^o}rTt@P4h!;;EK(9p-SZdubH&dRZTLWhXc7iQe%W(CM*TI_a z93GfDxUm9WzS%bP$KyjeCVw3yQx>z?V@)m-Jg^v>)e#re!^cYn8>GsdEl9|x_1jJ5 zd%lo#jhkzd!+P-xFfu#AWJbMJaqAUH?L<#zIBx;Y9l812O%*tIYU7rdX}rYSH*;1l zNLtSyop%uE;Q@n4n$u^_it0}VV(}(l$2OCVX=XQ1Of?E{|&r zxhY}7Gm~WOb4y*XN{eGa%YkZ>jR5#2wr(TlnZpAot`0bUaILHIx)McJ#|52gu0tDk zs?{BMPbQ|N9#%_E@Hu0`Ke({BlX%e;A;+EqcrtsO>naBvgtQ{hZcbvz=UVSNiOf!= zeJ?1|m*{(Tq2|du zW;C)+{vUMO%es`SJCjh~@u4UJ&TO$ms`+P~XUKJ)0m(R3ZR#LN>a0=+{{hNILopGC zllHPZ*tvaUdiekQF0r?dJ4?G%_KmmgCi3^G*kcp6Z0>V``wJ4Hy)2oSp;lY4*kK`) zA_qrG!<5aAwqF@}6Bs!xA)&l7qmVf0-0*i77p#-NQC;*KnHYSd6YyWI+#D1ByUX?C zH!9l$Th6LYoAWm2l_eY z;@BS3$x;XUlx%M)#;6_t#6)Wm(x|}`dR+e!Ug#{ocB;$u&%d`0dp-OSZ8iCTLNP-wc{#CQ1Wu&6%5Ld zrjm|Bk`vt0uVIWPrur^_=SSOV@xcY{ndu>|+Z%UbYv4Ps^3T&D4mbEoVi)`omSsq-479N^A zyBF9!Z1K$G*+MHA*0Y6@@H{zp13cO=IxxuHQ0iDyHWGOZ8dWr|?e5W1yvuZ0g2+>A zH1aMY36NVStf#cQ@=&Pgt z*;g|wV08`boQ{Zk}!_yJ_{)+(bO$d;tV+_p&bNnhip$S-=?lk7MDfbGp4yU2x z8ss~okwh!{aXh-8_cGZ&l!czYEU*|E4d%*c?E3MHd?DJtOu(ARzFg=SD-hrEUdiHI z;&`--_?C&)ocQF{r}5V5T_0kWu?b|g8i~Aq^Ph~%Bax#wrwUX52gc=h9B2Oz&Sj@# zsi3e)k+nCXT+1VoUAUUKmKAp^?C;8a>?9ebR<5h81usB%<=vI!s|f!+lyhM51c67i z-Z^Qaa~JeilH=|QE;Nlqa&Hm_mJ?hEWB}-vYG~ktYfltUDISeHdaJ_mF<8HgOa4|u zYypVKSemdD{6uW8!zK(3FxU0VCO)3-$QRaw4;cQlSuq!?HvRDIT*UosxY!7Jdm%gq zz-arb2?#H9lbIO#o;fW7o0~Ex%Hd72Ua7ucWA)auYBCwbS^-_(%;#a*S(ZMyO zfz@?r;8aA}%#aVo`#iG)xm;hu`6_H@W6{8y$^}1o>W3sBDS#Eam@xwH+THwUYSr|Z zDrVqAry?g`e9!r=qd{V(kal>`8Im~LczsVxdW^qC?M|}9RxYaokCJ^^oHPg7IrqE*e)Dv)0YM z>4tC1y8^qHd1F=hbK~Kvq^V0n7jVtzM(;wVPpf*|@lh2xvFcTQ3N6XjTJKkqsebvD zKofISP!Q5_=D6F57Rih-sk6gxcq#V}A9p6^I#)64}T(;8|RR zCrOduh!W#El`aS4fpwTh213I3*VQ^y_o+~pHTd2mk&zn;;Y8pl7{64=KNg9E;Uj3W z*?^XqY;RE9Ch!f5t*_iHTrOde?~h_zOs5HRW?|ncD$feAWv`Vb2Pnd{ak1gl7Q|yI z5O13QEOeLi6^=yYyHa);tk&R+u2^8Ys&FRoy6M)`U@9=(c$D!Rd~5cq@9E^sRATyf zRz0heHJ_18nR&PO7}V1`HRfyIM~|Hs@JS1|>zpl5MG24;q;5U+t-2ijh6Em?we3bs?U{dl(Fd}(%O z&(iD(LFIXM_Jm$dcG`vc*@@v5*(pI|?}oX2c0%|}w&MI}+4`O%a}hTc4qSU_hbG9M zC+Hv7WRKcRFvkls` zqJsQB7DvhBun-KwJaR$tp)=)ORqfi!#XOK>+Gb#@h~Bq$YxEp7_V-pLiMDuf0pOkP zoNKH?Jj(5JzjR?6%;mIpVxMOFkw6Hwx8(Je`3Zx?EA&Bbuy|Dqn0ZyfmTT>gDMNRd zcjIPAdG2lR0pc3ZiSCW+#q?yLxD1|;JPAr(i)0O?zL9wn+06l(Uqoz$;_NAkytj<`ov8(RYsr8UAF6^SDA-Cdlm5oYbvO|USrf?MN%(4w?ScNaQ-@ADdhiAXY>}MOsDUh zzZAT{?t=SW*}a$HKg>h+V33n36WT;{+Y)?N#dQ{9Z)UJmZSF`$+c5_@Z;Ci{gUOl@ z{1z7K+G@r+E|d(v=5ayV)}bvbnW!%Z3(N7dqC)=V<=+_jHwC{G`c>fKI`>{KCN1*k8fb z7aVeIKliITWxs~oU+}`Yb*bxra?H9Vw7Tk;wKC+c;;m1If>lgbc_^Wp$u1AA#+w$0 zLM}~AJ{ZFDinJ{?1?xh;>eui;N#}wb)|&A2JDDLF%G6Zrc)6}*+R|=tsDs&x%~{li zoZC4Cp>?i=m<7m4(9rT|&OO~})r3~ug1^_=YF~B171sROK)Vu4!e;}F>9Yan6l_m? zCcsZOhTac+*mffDY1@CawMrX{zwT#M7~v)-h26@84rg0+V3jJaDOJOqj%(a@`@(!VvnFXc&J~mYLV{WcaQks z1$GXbrAFLUrf`p#d%+N>S(J6UMmXA^!@pg?pS`!3;yR>S%4AmJ=vK!sTXXtoe})!( z#(WXB%-Yz%(SA<*ATk44e%_WFY!@eid)pzca&#`Dr-%M&@exPI0?mHjZbcSV7uWi&GyOL?hi5CENzyN?|X%J!e+ZLv=5R?=~mc> z+P~k*M2__L$-^>P#UL z8Tyg6p5Da})ji}|A-^rsLts}e+S|-H#=I3@pHP(efV$q~hI3;bec%0;UR91!|x>aOuc+0e9Jy{4ciPSl3e<^MabFPel8U^BU=@N3w`vV}!rXO|{GQ5Wy1jh)#7?OiB7c?lVgvuIm`hzt#4EB=`2vdu@f42S-fGyeP*W$A!1{acc=aPM4m{6Di|dePBsm>= zaj*wo$766@+2}yeoTL}~dYCqLW{33Lj7CUO$*|3RC+{K6ZO-vH!P#2fT3fAfl%DK> zWRkYEpq1vn^eRiM1u|%rjc?s2HO}sXT`f5KTwtGcVzvb`5_0s8)g$-wvE7Z1#6f12 z@pPP-_Ax+qU+aN43+%clX1^o_r@Vx#p(7IZy+CzPDX8vB#u%7zVNHg132%->-oCM> z&0ejAg|1Ut!DfOXbRJr+xZn}-{N{8oiEE@TtuT`2^&(a{~oF zXS4z>BkusTAJatAw`%4bhvhVxwBHRZ<{9xP(A}O(Ubc-aCi+}Nk&9p4%mm}7RXl}^ z_eSx)t`5ndruk`_c$_$aV6&kw=qb22WO1au$mHA|r0)mM>>%>TlPZyT|Zto;r4a;c=sdl zAzQyNEcnayQB7@TZ2z2CGc?5$rZ)=C^n#BQ_d$N%kk(DT;RIqd(t2{}u6gShrkB^^ z9*QX_muX!9+1r6$ixa z>V=sVW0h*9Jj8+zd% zo$l87()}E;39@T~dmi{Qu&d??;<)p=`f!`kx910j=Ne*s$Z?*hXh`<~M`=_xP#g_1 zsQTs!+5<-x>*@&~R0d-YSdk|rODGp7U($K90!;r5eunj}(-w#4i6}cVb6U99#q1_e zi!Hl1p1}y`%sppZRzjFAM(2Gdu^SleUI{L6&|Y_9?JD1it@@HL%Mn#p;@Vw9|7wfM zSCkZ0tSDVpx_h^)%w4Np#^<|sxHlqiEmQx(mpe>iE)#sgRmO-+K40kG7+aB4TDkbD z;CzhQZ(Xyd3FxK?Ow@7p4t<%Tu31vGH)FnOmbk`dV55qC3+wc@`r>*-AM5AT*L)*2 zvdVpU_jVWFF8yNOcH~-efzPo$t+h)!41HJMsqi&Quhch6^(G~@T#b#=uI5JR_4Y=o z!DI-xROhutk4KNF!}9q!>XOgjW%^LMA8fN~Z5uptRUxwB^KQL31sqcP@NcDilgxv+ z3W_p*CEd#xaf`2qH<`sS$AUSU{LAiVj_nRAxQ?S`OO$+PB70bR%@iL7S32)+S>JZ0 zj6TopY_tNM}P%oMCI){UOe?48B-uLDYBQmBgf`+7lREPM_x>-#6{XS6bav z+f?RPYCD@=I}8tMyqTid>titNJy|F$l5MyE&m-u7o)r$Ags#!`>eV@Q;=CPn}A{7P_Q!;TjZ zB!*)e=E#g3T<|V&e=i%p3;p$LSc?mBFQerPpbPki^~B7$FyC+C9tKA|-#?KPuvYb* z0k>90!e`RN1lG=r_wirgO0A5Qksd^TcJ*}!94h1mVkW-_tE;EjQ}v|Lp-9TGevY$+k12#@8&0EW_6d7wQ)|&TVkG4D3SJ+`GnUj~^cDas9 za=GSRhr2EnS`KgVx8z?vzY;dP?xO3jv%3r4DdR#5fTAnIMb|%MYQcE40L<@)cD%E( zRNTQIdf`x+O(1XPLmR=YfLSaNUU5qL&b6c$%sK8xA68q9-TNGfL1zu{b*c|EIe2Js zluurB_pzGqTs<}By0o1ob?bJTU1>EXu5~qsU2oNp97Nit67uoVCDK6d;L;_K_6DX6 zE|J&SgGKUs(%@owojEAT>v4l7VIj^>9qg25uyNvxH%-WcF^A0&KkA|J`Cc50y?w0m zCheJrJskGXIfvzQW@FFLK&ONd7Wg93IWw?Fl=sAok4Ut~hCSa8m=M`74P3^N73{;} z-_O&Lso2vqU`79&k9-Kwj`9EOK$cv(e;=44um3bKSzdoJFiBp2Hef9`mW>myOFLnK z&6M|@z}-!__Cu^EVBL)Mc&vYo^*F4LV4Z>W;em9VPtuJv@OJBiuoJAp@(7j)S^aBoNXTA*`T`&SwejAZurq^WuHAz$f5d(UTx5Iqib?@h$8`M|@~|jGM3tu~V8Ho2g{0&0wNmA6szc%$6;sq%CQJ%4IFc{tgRb zF*Ds8f^0fP_7tp*>gM7CcbTghZ>l*U&8Z|7iDWrK4*odoxXwcexMMq&(@lhSt=1ep zv=O;Vq>QJJIOf44rfZm;&V`O3yL0R?{VIlok_WyW?f6xPY0vNt`0vYm-m+2ssZg4C zqov7brv4?Qk)`A)7l!&ccvRrkb9_{P>d!8Uu)Tv8Rsw5gvI~&oGC%kl(3g9H%;c1k zhfDTJ5195z_uKNpj>lP=oX{08KNgT>pwL=eQe~;4{e8~wst#5CdLwOHYbq@j8)*jV z!|!CisYKCV$@i6%Y_)8q;}tcBwtgpXHPv9&v!!dTufV5MdVY>$=RdGVuvvFj!jpL~ zT9ghflB1EpDDjmc8u}RH9*tB;q(krC`epeYbd&)ex&!##WU>DwS(WR`CW_O~A1X_C zU3MByK?_V|%)8gD4tT2b+l*Un0poU4+c{|jc}eRaUn}xVIbeMP3P|{5y|e|0@o40) zrzr}YFu@pbzOiDl;_(E#l$@_w#)|Rm`VEcJ*ZEFl`bi5orEWyT_t*^3J^vkj;a>C& zl5NN;b`&0Y$?!ONYKEbVB6-iO2}%o-(yR6g@z`5AqXp4hse8|?(bT6`X&c74lU&7) zST`@~c)y0TYEH*`liaaB-RV!EeKD5amNYl8)-BNTe^yaY*r()kg$(!XgHq&;(OG_l zOr7Xs$C<+2usAhhMmrgZ^|Im!@3JO_w7#V3F15bH?zvjGU_41qd7k1t zEo3KG!8w;Iv^FE;P2lA3t6jGmbF@IXLuA@nh^MNyfdYosd_Q1`+dp7q=xgn zb`M$r_n~yJeZhDrjaT?YS3yGy7a~v5d+js4t60c{TaxlwlsBmmSJ}LfvF5eK`Z&Co z6MkbFe3kSzfTdwfD`T3D8KV z^qR{bS$0+`a%!&dyrm8KEVi`b3O=Ou@YR>pPjs9`&X(oN{?DU|kk%VpjVJ?tZ7^D= zd`CB8$x?y3dZiVW;AK*u5SD=1Y7e}5rXUkhhg8f?Xj&pnK9((}-;DKKkhVL)>cSUU zO$XWFmxwV2N2Z4{XNs?M(;b`w-Gi}c;6;t;S^=@aX%)m=~4O<>*Mf+P6&w&NrDEM#rg1JXtoS~6WvTWvB3;2 z`Z+~|v>f~ry5>ZY=NR#=nw?c_j_*LvvEAnK zhM@;w0Zt52J3}N@fj+3WahXbJgEI#?!l=wjzamU>$|%FM!(K1u?+CUaBKE2}I3b7Y zHsz>;|8}=JN70=TZd|hKVJ64eL!<4O-mF2VF>5ft3Ri5_%9ct#L|>5)83IK(rU;(| zuf66pwyVbCt~Xl#?>nZ4cguGii-@!_y;BCAW2X$}zkqZ9pZhJwu{-y}_6zVSpBS~- zv_CdAWE>2eCxocvV_}WOd-6%0RNM1S4FQd3XZ2Q~eS@Y|uiv>sp5yYC4?6SY%no_5 zw+=FSbbV3~Z{BapMpi5A(S@lVhFVNHl;z4O zViOSauyl}#VZ_)^Fe8bYS90Wkicj!fhA(+*C)%$;tD4fu=1r2{IG##;_1*qQSTwd;R83nh*rY*gt^5>qbH_f+~91;==~Y)wcr7`8TD zWAe`Sg9Nk>u}8o?m{@w|gd9benxe!q+02-*DMuB2xBuT*b#`dU{}cDg*%p#TIIuItHE6zl@_8SMK%_t-xR+W=nl?Gv8HrAwbYlN z)S2un3DDEQsDR#Nu(^kfxk>PFCj^}dC;Q_t&&7M>FR&?PZ+a+3zItre23(zttIKiq zE?lj)FaEV zdz=@3>wERS1wyPpReZC{{2OA@*85`p%>GpI^)8k9J$U-f6|O}}MpJwxZP7Z>bd5!w zC_D9jr8IwjdW=$U;g!+B%}DB7qnhy3uh~G#`+HDVCM7` z0&%!|erlNJ&~7!`5#!52yoM6{l+xV!ahUN;!a60g)#LvAaeo8uZxp|~gsXHdWo{rg zt*=dzX3QVJZ{B=0^8GQZ)$TlxQI-HSkN~1{cVb6SVSs;iGW-`;s$x4hSG^Zs4RRRCjcSq=P3n4sciH&f7BE|M$wg7puOu`nGGYjRLf@Lz6NmwRgv0yP{ z$;4v9GGYE$dr1Fkg_GL>t zMnb+PIjr(b61^kb9O@sHU@3`?PAo<^sy}BT)gNooK|VKnboEhrT;s>RHfuv&E&MXN zkGf}EnD961KN{R`)9w3J{mcDggK7_(`RtYa!e_6nmhYOdmk%e<9nA?1Gtn~W9gy7; zy_Pa{sCa5Ew2#K*WZiO6uY0e5JYNC}5M^kHMZ8XOyHTu$Eg`vm;%`bYj*yJa>^F+f zUZfc2_xg*NYmvg6I!_#QmiPLNe5{+PXZLaq%#^i)%2$ZK%H!FARwg z#7!e9dST~}S3U$;QpPQfTnIs_twU^|n*kJDMQI_j^0i!H9j7=Qo6(-D? zR6dMkXg{PO#0KqcoVbHa$>F-5Ua~iz>0m8>2HFuABsE?ma`F80Joff^rMJ&ZXAj~$ z(-cd&x{$^U*Nyg;#aEaqlcbXE@jjAub-_G&W=gSgUH=v>1?I?jKi!|R#ChJAe71t| zDJfrwC z?4PBhxqFQ&zyAYgnveWzk2(K2>N3`C!Pc_1N~ZsyGY?1eMZZ&z_6|D}?i=Wd^=s>! z0xGW#T$2Xz`)-X_EhNa>-*(4(0}|JKa^Xy=V0*eO@6j9=K5ra9X@%$fBIe3^)Y>quR;l}Q(lcdV2lcc5F|5-w<=Zw*x z=5I+;q=Lbk?u=N|?$In|_lMHbiP0Rtq!l5`ZznryH2o#qeqfjXZU&Rgs!xrSnnS;z-u$0^QpWBaZ`7!f1PWmQ5U9X z>QUC5o;aTpB>?Lr{uQ1tNTqwtMTYi!Mdng#8Ae{F5b?&X8?$B00W`shS&-@*hLTJ< zklWdu9fSRd10QOmF^%vSck=IH=jQxEi^P$pOS>i_`UQFhuYpiKHlB1 zACd2E93MMHFi3N$^l zE(2&Ryl{G-NdhvbuquNm;lD!?U=!AH-fVnCiAj?0He- z)3q9~^y#eQLx&I}K%T6rq2a1@wWjleG~M=vG~;2CXuraCTzFp9)~d9^lT}HDYIycf zw|y-i<>aHKySji>(cVHJqjbI!`sQyj@5~RKk~F40l5Pbsjn(i^e=H%S91Mex+IgQU zlsFiEmJM+hWf)nUh%XoZpDZx0I9oQS>^wjo@4!3hfBBF9^X312KmIq!|7~E#i!&U6 zpL~M&)86-`7)BEY%YyjL=<>lETk64bfqk&Xs^)zK2As>T^q8-tG#kohO9Ic0?sRMU zKzVu{GC2Fy*0`?aqNBiyq(ZX3V8J_#3{_obEh_f3l6Xvuye>|1U>M>j-V7 z>ro??uW*)SR~NiV8DD|ugq61&I2|MF8H~HxQ3l!LW@MLSh*}UZ|B$Rm@ePb+UL|YU zR;hzEM+xtZX&0e6Kx+Rd7mKklYLBgQW`d`EnYiL2uR?~ag2F3?QnCVIo58lJs+f)w ze+BdLiDI(VP7(_w=3}XtxID+fQiA-Lx2%p@a9&s(>^w_xR`DF<3Q#!Szc%mZ)Ovww z6)zv0y_r4Iws%VT^?{~=oUH|cEw4vwo*0H=><>wn%56`baKjHH2s@07L`@DQ4TkT6 z-X5rYoez_IktU|!ifTj7$4>a8KE&iV-2NDCGqT^XN#1r^PPq3CnetfpW}hI9jz8f( z0ZAfrFn`mDz1iZ?TPNN^Ob}YgqqnlsC}IzcF5oFSajdN=Nqlki1hkJVAww*MzPL~N z+e|*t=841mh_IGL3SIE|SHdQpBxc+sHjVYj1-YGLvK|S}%3LTmbyM8a${^Ek)T;VF zgQQv{3`UNP&ax=Y@Ib0BEiTze=a)Gaitltcmd?Sbx1EFaguY@S_IbBeJ0;f1S2C8` z%CF%=n5sms25i3xkAgFm^WZTTA8M(lBY6QHV->X*Fj}G?Ax?ZX&?B@{&cbi%gx6FS zq9rmR-IMp3PTU6O=sQoEAinL9pDE|)G-Nl)*&W=-1ow{fj%QwSs9D-KQ~SLD?e^uv2>2$BErY0P>OwWU+HfTe)ZB!t;aO+P%w_rhLhFoB0) zH7t`0dseh<1MeBDL7Ys?s1ZJ5_B2QRq94xv5k9F5d?wclX=daTMR_QKN%7`bQE|Qq zPY{PR;XOaZFq}I9ej*BYnt7}k>FtnAcH(&k*R~q=}_U~@rg$v=#)k=6zW#C#3uFF_$mB)ILb9$RENc92D z-q;2&ycHZPPhuoeK(^Ueqjnz%{HA(8{D3xqUs#R!!w$)znu~}&1Gh}(B4@gf@w3j1fm-j`cg)kQ^t(%5g&aV3TVdBp=P&$i~g~@A_j)f%q(WQpz68T=-!D z80X|8{W_L0$AY)}`oMo(YjUsx;bw$d_+i8T&9^Kp9Piht{T{HyAFauPx8erKuS^zr z#A>YDy5Uz07B~haLwg>K*uWZ}FTPQO|0*?dFvooW+4#0c6wUG6n-j#j$Y+r+*4E&i z*iEl*5Od}H7Tf55?zVs*5uo5xhXlDwNN*xfD!T69#9du@$Ae&k5oNqg%WV~o?o6qjXSyy{&5!Z zMSS0=hw9=`lZ!EX)$dDgk?B{edyf#Ita9Au3) zj4-Y2WYo@4)E(!vGia0Ht|M(9qEBhe)|#im(qS!orbcJC79)>!wCYMjG0GIsvtH85Z}V#>z0H*R!N@B4eVDMe zK6>V7=S`@a6Uw-w!x7Es#Ws4Yn~`ydT%epK#P$+*iN-=ke8m|pnKne_03PX9dt-c5 z7VwB%j5|hi$VjAl^v1vkS7W`EPiQ<7#nhV`FFYOv73{}bhE?$B`vNh`sn|1C{QZSB z3+W%VBYs=2dR&Lj7Kyw$^d)M*!EO*Yc2mR}bJqjGZ;%BM+!ZVJq3Dt3UTs+Gk&wA8 z`VPhC=Yj2ZF1#tXbBi+z#lcG_0uO&c_y)MRFprgt5V}Mohz7U@eTlikV)F$8MEFG*AL~uUrRwMW;R1uZxKcTpr8{6yaSW z1C9Z;(1n(}j)_Em7_!NGZRYC(UtoU~?YBXudzM2CBJ=Fj5M8qnM}Lc>Ox8q5&QImF z%GdsB$Pu7-iV4bZf+O3x?Atj^3q{M@TdQc#CI^>?cMuaU9x2TVY^_2}U|#vg!H9Z< zv@S$}`ZL5sT@(c<&tS{Pi*pXhTi~`7mp|xmgE>(H|Aa3F+VkO~P(N1i3W_6NfCG@p z%rZ|FUlBO>tpHa-S%6OFyw~YfB$wcJRPFC)#?zQcpAOWbv2hc}Nzt zWt%)9_U%1M{B@`_p9OU_PE%>L?VQg{8$tVkCo}i+}tf{4?GD$IAcmZ~x=) z?~o%_d@7d(S9uY~O#TXS!5+jvj7+ z_oVhb)auYG+i)Pm-xu&f$2`}T;nkb#h?VP81?K(v z$PZ05`=7n{3MYhAcohs~#Pv^N1|tJEIuRG3IO46EC}v^%sYH_I{tGPJY(4U(9zie1 zvnPse!<@$zD0Prk#}L#a`t)04qQu7Ul{Ok&@SkJt2ITT2elpHatV-Z9@Nk39T*MC* z)E6+J(tx6WBars_ zD=RysIs6%y1=gW6&N;S;;*#M><#WNk^HYY(5V=JKSqnx_3V zG#ir6b2AQ9@zZpt`AO^~7BQnSf=PVlJU zQ7jo|a0QO7&JfMrb7nH;Q5tvav!Q9wSNX>cQ#p<%{nYkAF4d~;hD}gYt^(*bJUrkD z)1rv8wB_@VNiPT-YG}hfVgS-gR>)eG3EXm_rFuhyl+9=s5Ub?)V5Xz4Ezi*l%ZJNE z(FqCVY;HnH)DM)h=|pqsAbJ})ThE3e>fW-Q4KDeeLX?}&5g z8`54>2)l$%L<8kv9Cz7t4Qp}lwIv%b*GtctnVfv_#aiUetNfts?(JKFpd=foKAgc<=*X&&f|I~FQi!W!EcS$y8iNgg>4LTCt538Sh?&U6ELBCj%nx7E(dmVgN zSl!;XYPRic8}5ma`xMMbe=)66CU$&t+lL^(;N57n5m(Tsi8vG-qH4E<4 z3f@>Y+$t5@PQtHQ-Su4=*SCyo8OkvE3Y=Fzaq2zU@Nyk{b4*qZqKTNOAVEiC>d&?V`Le+iC529i88IX+y`MtdG@I|;Oi5ue|w23~aWnelCv z-_Z!1@b-Rbh20-W@b9KO*|$J4$`?k_(<(fK{MGjc?C|Nr z$O5@Sqcy-E%kUQyHF z`(0t6RrX%9I9jTsXrTJsn?rirn?v!;hxQm`gyX^=T40-Y8-T7q3j28dQqKOC5a&ND zG2vso-dgl1avje+r?LGh00#2*N2RIZPcWxgLuVyLdyAwByB&WSNY?549?e*OW%Z-W zuRQpuuAkKnE=1&0H~~?riuU6;tLc9@>p0GOd*Qz$YU-6mh#AX-9+Y`p(uc>3`SJO% z1iT?}cpe+iTs`dEiW1y8a=_UDpC#t1*GVn^LmeS*S?#1@)H^-+I@CK}bvBiyDVY9R z=NmE(NV-Dfr*8o@WUN&|gRci)p8WX6_IxCN@g(x%14>Qxm=2yVv!k{8|3;~gBGQ!! zFB8W2iZTA`e8^GOkb`GWZGTd1xNre$^nu`Fp$kk&Q!#=UL+8yCo`f$9wJ8gvUV37D z4?U^0Z65G&?Y}&S2O7=-4Ug~E`x6nZ;$n4v0K(R8QaM&;bB-lRAIg6VM&qBg74~)8|>^0XlqX{8Vu3Zx9=u<>fae3(r*8w5t_z_ zZ{SZrKD(cwPGhafa-D9G>oipzgLiF!SEXHUm3&vUcDZx4bq0HFO|2u*tDjd}ybf#< zzB-RXpXY<${y^m7tvDZ*V)gj97AZqi7dQj#HLGsXnSZbAk;hsy?Bg+o7o_{!dumer zOy*k)zrr?MrWC2{@(1w8Qa{|K!E?)!kyRDkl}*@_^23##vfLvg-j ze_C-Da)K=os6N-^_W!-ulGvx^3ZW}}`gcN676?l*7mP%fN{q=IPWCbQ;uz07*CX~D zIv*?RZkr|2mJ3V;vK(whOP|5g>=7##-njEL#}Li4#DyHsq{_Mv#gXJ=-XAY!^`@AU zGoc-q%@Wrk<8f#cWv3l4X7nx}JiCdu#`Z?fOzM5P;IAR|wC|t+<pI7f~dS@3(rj36#A_m$>l#hrLhl@MEeT&kbJlgkkB35TWMG4IgXlYdp$(8BEJ8@{i5xAsHn zW0T#%?nlNZ*s{AFB@T#eQaGz=Fa1Y32kU8!TRiMf6F1Pixh{Yv&?a6 zDb^iW-;edz%)_{9Ij&-6+Jwus7>{OJ@cR#YDSp#t90n)XaVcZQafy5Gu=IiLbW1fe zUi?K*b;e=om&_8zhT3uU4B_9A+y82M7`(wThPb%R%(a1GQPa1WrSqQaQS>2pzMs>a z=y%4idFg6s4xXLR-v}!SV?iIz{k>G2&?zsEC$RRFFL8PK)~g{K&blQsQ|7|PG#5G; zJ3IfbBd{OPod!eMIQqXti(_>l3tLx2#`2vJb)3N2oz|5vNg)gNUb?;ap&$1impro$ zOP|;VAf07pelE4cel!&vvnz5xmp(UrE`4dUBTI&8`yBf9@nE^2k98&17i}tPUp0>`bTNHcURmT~+*sbm(v0O}EIW=Xg}<8gh+%lo>U%ADFV^La{$e90X;gORx8`(LTH`xYmUxs+OcWM9}`?z-{m=eA^tpI1U zRsf?DVvE6Oh5G%xo6C&0+|%8;h#O7Cy-Gy#f}Ln|m#{C#d2eF36TgaFHqB$KAsjQVUF2*4LqCpFkT5Rg!j#|WDjgaikK^wA& z?+nA+J<%kj!%h;_hPd0>kVVY9$xOOCtUtCoHA$Mf9k?5OhUelvZC$!1V$mUqq=53$ zZb=ax7x3Rq-X1CFw+EzL6LJ&T61lU+qJ^)vsNkVt5*k`E#ot{zAlY#&Pd)~O2RJ0{ zZ@xs^2KH_tQ#^KwoylSR`t+O}`&cU;-veDJLA+lsebK*^zTn5wtNx$TpBrH&rG#~I z=_fulrCcTMP$4c=oG?7cST9w9YnkjrZNJ07I2}DGNB&= zg_&ypC=(u0@St9Q&~TjM$kzvkBRfVeJ2>Hxl&E?W-;p?SGR0-!$f2=K4-KgM5^P13 zQx=hIWHlmPDnmTdJ2SAERdkrjs4W@9cTZC!u>zV*DcC^l!Exg93l!nZ32zseL-y@_ zE0E;b(R(mIV4> z0S&E)%@rOLt9q%NmHBbvPyLmMwNM~OUg~C^*nePANfn<5=NY}nXyl{Q)RJCq)(bkX z0@{@a+*rSsaxrUDezrnkI8rdu+|Ov+uRaH~bp4C-+Dv7O#AmvVh?*Y;r*84Li-7F# z@yc%QNH+Xo|2JcA9^X`%{g2<9Jx$uC3(ys^u#|?Dv}Gya5?Z(vs#3s(0*)<3O#w#) zXFe^Wq%EUe)F};1(}+cJ92OlLiZeuXKyjVX&m=6`g+c&lRQmDbQ(DL^1^RuT8*t{c z{a(L6lDj|mxzBo@bKd8D`a`xMl5AzJJ((9ACcpMfN~ZEma%M_b`)J-8+mR5Qk{N|~ z)VesZK7gC&>&$5XP^L2Y$14q+BmDNu$vCe9cQ(gnR?%A8-aoDC?#wlQ)tNgp$NOz( z;xp|mu_`+FR3-<$R{0q_j$^7SgPU=D#QDc7&u_LfZPmBIBbBn2I4_sZF=Z8(jah>b zqF9|yF_L~SmMO&FptNXJ&XtZN_MEJSpleWL`ve$?(a&*6?LTPkI#%WeM_X2n_pb-5 z#qn8mCI)5y^w=h`5uw_+CL_493@mi>7wEI|52mq)ZiGv#hn}7ygO)aFy%BM_jY1k* zhEj*T7(asjr3dF(%(*Xa=i#YQ$U~!Te$ea~`COE*yRr(lFGSD=rY4c?9x{3n(&H^`$~h%HYqnHT(XC6{@3K#6n|(RT&tXjTB%vy#iLC22wR6~{Ui_&VpHZON`3 zsq{bt{Ju)=xVCiG#%ynFr5V2P>B28C=0u=uj;ZKq4omKk2P?oDJB2OnsS-v&A{nWT z#lK1$9rOwm;~+&#F%INfHKhIF85H9nRZEf!k66HA|44AS&DOjUj>z0BaNCAMm<*!7veB>A<6_=WE}g`IjV0Stz@ggSnfhQ=b8-cr5na_`VxbE4y$cF zUcTX7zE7`|_s&)R0aNa5{$SF6r&nAS+a@kGBeF&QZfx5JQw;5cqmA_m?Sn?_nQe;` zy7H_6XhpKSRs88(R&#b6_7lN+MBEQ4(ou^l5^H{HaYeR#%)S%g-%od0ph4P#E$uId zZk77bjG^!qyL5$S(#hZ#-6sAjd%5>wdHdj4`1EYS5%F@{5#ck1iNHVYRcPA%(6@UW zDr*XO?zyG>A{{Jn%y1*&XKlYUP%>drtN?YS&~0bIm~iv;kmrOeyAth_9gNdtbwCAIZM#EP%Z~3aB{FqB0|X5BD~7 zA^o8iQ6briReSqG+r-&GBt`z9&w6Owo|_I6Nl9Y?l9Y!m$~T}?;j|w9+a$dp8}qH zXNDCX*5=b~!$zDhJjOme$L}o%f3Do~7~4bh*&@>JrLegj(QZT@Y?*hdYE+c_ z6Yvoz_kJR7F?}M|KJ|(CVvMp0>^l3x&$XV*7nFMy`?8Uq`<&9PXrcGZw#u9CV-vb) zrg9>ZXA1geIA5NQungyiUlY%Gemom^&wzF*_P=uFl$bUZ@d}j0K$14q0A5-;--z>* zrXrrr`r}D1a13)6x{CX72WOd%ds2l92`9v6Gg!OeVZx6ySg)cs4O8X5xxj~W6WUoh;9ge7!W&g4KlvDG zaEpt<(+l)eVWq{Z+eA@JbJ=5^q^tc2`0wstCgY3&c;!Hl(s{JUSl&1|CFb4~d4M-f zW6OK^;568JF(UjLzRGM-mj(Qm#cSly$(p=qyX!ef#b9;8o(^*31Lt--w2$M@!dAMZ=VHli^kn=R|0 zZ~if0gmm|DC(SVD&hq1E)yP}Id@x$J|19QRo>*cgvRcFdPh;B#sRqF4IT&k*W@FJh zP0WgzA0`%$|B2Xs*>TaaMJ#v_9Ji*4LLRfr$j8RA8eV9aIY)uD24mBMxoqvZ=S=iH z7rOFBHyvDf^~Q#lJavcRnzG-XxYv$26}e!B&>+S_f(a#dNL(?psYTQ_08bUY`` zg!glZ()}cO2!Z@X%UXiyg3!8v>wyanoAI@r!TwP%rw5A^qKWC@RZAt1l=n|R;T0(| zKR@;rJMJHgYekAnN>!5g&Ae#;qbSLYK%X60^`gH(dL{9x$uuS_QG~m z0tU`dXf0MMq`3}jZgT#GZvkvj(BgcGe~V+;npkhk6S2_nuBpqPn}}9HItub3j}E%T zC17&aF3>{vd}0Nn^9;!rH`V9ORo%J^qu;#YPy_LDzEJQ{ICeRG3$fUZWy9)puO%Pf zXZs0xQU%9ek}F#C=zB*5Ci&h@CQz;FaABKXy&Gr0ule(ZJveHqKE}3J|LICCB=WO0Cob48TP&@4 z9E+_8s;o$amGcGxdZkoJ>m{&Xb*@7Z5-=fyu=(IM@onq%w(q>v#!_iByvqIGrQ{)F-c z`{eMYd~66MgOU2xnqA`LtXaX0ny4{w;+y@Sv|#5)}PK*^%l zt{l6+G;emVf;TbKO+tL#J#gD7OFw z9=L82oPxt)VzD<%FH+ko0H4xBK)c#6|Dr}=E|6+x>vfN)F!rR63>3kNQa?(tZ2FH4n$R@`;%(&DrDJBh+mOaL-##) zJrZx^H1G9AM!zIZu6jvKtFrf7YAnz6z*{X``V#}D)PlVV=#%v7%b|O(6U+1*VN_7t zr_%lfDd}sTsc_GsJ$20j*eMDR%oOA~#D0|ve9JQxPC=D3oWM^h@Vt^&A$j4R_y2g| zy*>lhaQ|6NUt^JEV2+)yHX;9)L&?|G;9UaWlGYCY&Vv2(4?M;Y{%rK(?u#i)<}T`@ zy0Q8SVBL}R5JFU{DV&-A^O>})Tw(Y8fqo53LrhB2V&-CQ)*_0JXMTVGjZp5-XQ!TV z3PoN?zSrbzvK~q38x8MYDw8p^3Xmr!C-urB68)ysT%j^yvC!Y28KS%!dUAyqkk&Vd zMe%!ouJ9Y|2eAK|Umn~I%r|(dG`aY;!#AbXD*IJ+4loxSd#ajppA4N-mN0^S-HA2^ zEj`B`t)?@)c?65^`o)De%-X#sl*Eo9css%BI~z|OgN=~q?QDK^MC)|ei?amn{sQ(; z$6-OZFlVpEykKj8zao?lPs~Z455z;<9M{`oJU{2a4zb9xto@JTGGn^$;4k@XSs?p~ z6JQ(#7tMy56_;VB;+>SoQ2`rl?0v&w4!}7r>fVp#%Szrb%Z3!|5MwbW-j-OU-FG>3 z&(Ph8yyeI`-387(bKUqBg^Oz%*RtRM-=y0wYqISpD+1*%qDAW&!G09OJ?cu;0&w1Q ztgouRQi}*{SVvbu=aWU_jAiKW=b;y!^6B|8h_15tigSI_LHPH{ao6R)fca*@7H%w! zt9b%HC5kQRR80y6yyvZsG+<_G*NtHhocRV`>)(jSvY6v!!e`K-fp-eWr@-h#$GdU- z297_@`b<2OM`zx!eI}ln{h8Q--zof-;^)Wj%h~U*x?|O6;^)}^7{6oqb=W@>@5%p6 zd>{LV@jEp8dg&ddpNVbQe+$38vp1Dce}CZZc$-NmF!%S*zPel3be=mpF{_pvQ&P)W zX%1Ys<~ic{8pCdObEbs@_pi@ITbgv0IU=N^8P1JPqc`5hnJ5M0Rce7B!;fI;`Rzci z&NvUOBT(n^&cm=!+1cGyG!7-O_iy9_**2?6@PND8yfkI;LCp5q>Hr_)vlaeyM=bd9 z>}*`sZ$x8u0?PQ4Y^=;Xo+*VbJi~&ht;<%&?;yFjz*R_X2(v`hcJUW4gxh@3nFj7cdxDW2 z>lp~XE3TM+I(YaBw@}e7`5nx)vx`o8eopO4v4gwWUj@F&y9c~)y$czL+R6#(`8jDu zw!6oN=jY_U3tfN=7P`-*w~d5bhNDZQE?T`_vEA{rA1maJED1oTB} zr+*t1B#Ux`bCs3vS!F@MV2^6t!}*G-G}<1cG?3!6e#GTO-#t8tbaI52q>|;ps4RD9 zV}&IS@fM3S8#bdoB{`lpqos6;r^LCZbgJikiDl(9Pig6%mD4@vOD$!&p3;?j%4T@Z zue7Y1=_xJSvuc*-e3|9ZJ3OVU&aWzcbkC!Adf<8X*j=9UkM4QwZcpiBmdEX$^N;O$ ze72|b@sCBPEzffv+ge*bq6}^^d<-oTNh>d6Z=2!cAI4ig{vi#&bl}nx`Z$f+6OK$# zBYq2(4s~;*_^r)SLalHV#GT>z^d2uo3(*JSP`f+GY(m`E1~{c<5J{E3}J)d4(6i zqLYSbKxSa&Oaj0EV)amH4dy}Gk7f;s9CmSY2V&G?ro}jWH8lGAwBW_MsS60z5LmGX zR!rvx3%qDwFV$nr|Pbejp3 zz(4uK{wd$e5ii}0^?%xxIRZCnf8arQx?cwG9ew#&VEB4rsh=ZnX^1-rZ_ysg@6FKt z!~B$AYq-oy_(JFGPsBry{zmjZx(efmf&BwK_(tJDcC4cY_$pind)1#iqNv1Q;EwvA ze*rGK97nQn?z@emcj{k#Ny6P@;~^(1{hyR8d-Ij=4yF_>PULe|X;iT9@Rr5iW8$F^ zPTYI9iG$uUnytTy_^e|-{1I|R~c8ELk>nvL5ULAssq&%M$1Dj~@aue1=-2v;>MWJ(;cOc&2h%!f`LHNofr@Ls;%54CXnY zmZ!6+xQ|fJceDTORt2ZC-p*+WSnrjD`u}m2)`EWveEJ=+R(2;QuOU0-TV}+G=bGnD zOW>#GPN!8RF<<`JO$?uf68r0a#Aw)`&w*KXT9`M~2v+MO*MYk-CH~s78nRmU^N9)N zqgXlgWzj67lUA{VSV2}SRzuf4F%>a}u#z3<&+gA~a2Zzugf%sIXS2_dGh_Kw7S+Lx zdp%woSghl7*k&Jmxz?x$gz?tnAlRj<5!gw+S~T?*rYdqlET4Fuuta zUWx;!hdhnu(2u|ii#4I9pjWRUUM3okBmJdd+%L*0gkDr-<}BAj6R#ymwy)_-IJZqy zNxd*0>t(%r32Q)ID6(8)0dO@lAe|0`W)ATtIV35vICG6l*gwutsyXm>cz;^5Be;}H z%k*=Ol6D7He%V5-#mFA*TX@y$OY}NOx&!QbJ>*BoVVCN=W-mj_hFla?E-Amu@$f# ziESRXso36yZ3eb8v0aSqG;Eh)n~iM&wwc)GV2ijkmtV(rJhpAvnz4Nw+tJwm9or;q z+p!&q?eDOS#ny*y6t*8>8-eXYY&F=vpL077Q<$TQc&bR}OS;b2+qzY>mgf5YG(!A7}% zj7P)TuFVa`A>OVUnuQqDu4%u~l?=;xUP4vlJ#L^C zCdVG&ndv%tau_|$bI)}r1P!*4Kn#y@%UTBdU%pIQ-9j(nmUwfjeT*men!JD9CAm@& zq;tFSbpBM~UhkOw1z52U^uN_76J)@yZyqQI*9F=2u1FDnjalaK_z3%G|7^XGSl$Sq zozd_>=Oz~TmpUdDepe^AtC?DD@mj&MsPm>3c0K&&%B}FR;hVOASsTc0^kfrsQox|H zL+7%~O@&(#RpErV&9Vs5w08hUx8D1Dc@yw_T@Od5^Jn;M_*6@rpH#JWgCQCzw%MmTzKs}Q?WfjMJJw@)0o?%2Vkojy^q zF1j(&T_7ayG_h4T5W!)yp^^8SSiyDTWs{|8{facTUzeuz??#06B1E{5ar9n1iJ!{A zO=!}&2UBeDPiWFc%tVXfc1~bdhiAL(p6GSaZVkK}^t0X*Vs;)85_d-IjM}N)8NV}b zr)H;m=ZK~Rmwv0xH4+iD?hEErY){Fsn*8bx-WunheNt|X^`~3!3d9HRw5Ix%9h#PG zpzg8-P1BU%0&B9r$7&0V395Hw1lucsK8(=2(t_TUxUKO`V_{{ZsDE?WOI;C-sXrgB z=!$9_dFyBn`>HFk5$vw%k)3TR3UlN9zR=0*zz8C4iB*VkX^yrF@Nn3n^ZYt-d9u!> z^MK)^XMKgvy(Fa}Z*TXVLKveS(K^{j{zWk@b6Eu5#%26lAhz`gb_jgQ(vS-25NB#}jux@d`MwA>>F#F2 z>vk;D+yrv@h*kP-6H4Uv`3LDd%48JIWeLkzuqzT?b?d1C`xA>qdF|Y1G2iCZq6OEPX1jX3cDokePAyrxQxQCixBwcL+C`k~l>g0s%j)IN9{1{7VZT>IO@0x4 zT=qQ9Ja53cD7G~wUk$s}?dW#AD-QT8)L`5FY{V_LB#%1QPtUHq{VcRj^sJ^eF+U3U zIl7zQ`2d^T5iYNJelYi$GxuKZ*MzneroNNu+E$ngd(&9+WS4E*<^CI2KM_&-!bdX5v?zYZ8m;q0`j*>#hDt-nefwUZv0Ao!-;$ylkLoBcS3SnC)K01TH8wA z6BDYbMJ_b%RCBD}86};2-Uf$aNP`fn>g26AR%y>Hh=m? zx)baPhzpp+p6wb=gFTPEUj>hGj4ITkAG!8&|6nNVx*s}wIvxX`!1y5LAm-K^4l#YJ z%5xYRkKI+&&fppIh@7HxJz{4&t7f zpmoy{-v&pgTzxv?*7=$6;Y2U)rXI$zqt3fp2@NN7WR}hw1!l6>}(5ss=FZ%r%X?BM0m$+oGx841jqe*6*m#TtNp={bhSK; zG*L=OlQhWYqgiDqT}gJ3r)M(0<+J`{u?9EUT=d;!yKWYFL$V_O5^rfnFdk^B*Xi<` zMY%yH;9OZY?At2bqx|_Eg<;BGxT6cSVs-jXNS zJtG;UYOn^v`vvpBXFxuXZ%FsSyS(ciao#+pknuq?{@0h7S1*2cftLpwW37S^vA6sG z6H-krw0YDKevQ=sfwBC#zu(V(dsf#v>?2Ijt~|Xz?dO@{i8E=asqj28n#DqfU!T4F z)_v*#`3la2gik2W7&Zv4Q+TYnJTO@rD<&7xNP$(AG*)~!Kw|}s6RA7K|G{Xc(E^bm zO#d7uz8?7h8YO6Spi#nUrZFP(0F4q8u~G<+5Zn$LA2K>y&?5L*#2uB`aiH>uFMZQ~ zFIv8-NnC4`fvJ>MRD2V)Rwa-LWThW<4$M=SZGQZg8-M-VsghpdcDsaBy>RQ`2wQ6# zH;!Vdr)*E%{){(y z=WQt~*SMF6CXVK%SzFv<0&)XRQkK1CU7^fGdIzVFi&-DOflSfql;*DqTc~8C_g@R; zVnrC1h*f^1Zu|gN^%l(ODO(OhYgT$6y{msk$-T3M-WAdNBY@!5xe{tq4(J<6!cILf z80wHxSZH&rNBN`o4u(1hbMXZv_nj2qFjFkVH_UYY+`pWEOFI9SxkF5_EmN*N9sM?y z+qKZ8APfRNM$E|Yea_}>o61z%LJRa}kh|_h4nU0TR zs|%7&gk)v%+c_x~+`3X=p87A(F2=KZ54hb1oNK!Kc-?Fvm#hG~{?MO?sD#~viAF?K zSKUf@Hns3wn{GD$nevB=R z6M24OU8^;o5IbV{tdH=2`}W>FdLAG_Xr`<_G6J%?~lvZP-MqwjIg6d*-0a)evS zVJR<%rT2&L3nTGUJj=b4Q69NcYsm$g5&lrp{v30PCk}6ETHUfTRgzo(Ue!{`rQ6xx zs#7-+((cP@;$0pgv^@3cg}8z0C3pXiFaPgfOJA4rKfca`5+TH0OZ5py_zSmP_&;(a zu`=zc3g_pIs$G>_hMm0u+=OSfYvu0q>Sj6G$ZmMSYXY~+#}G?pXo%f*UhP&+v;@eW zj5uwEnegC=GQL7Pz@MsBXomKfwrZ z{dhixX?nPEnZkbI;q&Si6~264l{$THAQgS@KM)-mGYI$n>DxW3h<$PHpFL_^N4Q5l zb%uKCX@9E6Q@I>^o3XZ5=(rjjzfdU-BKtv0q5t!``CKrqph3_q(oPCxha*mJvuQ$62m zeemz-Dx-Sl*!Rxct*=9BeI5VO`j+9oWo3ky{04WW>&#*t-Gq% z(So~M%9_qoz32O-Rv1WzTyv*i*DT-ErJiy6uK$sza30?L|CNXB|3@B{S6SiN#j!GO8=e3!z-ioJ| z)MnZ$@>wp-yWeL`V4n=qI*f2Wdb;CQbgGl0#soe^wz?<9QzP|HyVNJ`=J@j`#e1av zd(2Vikt@kVjvEiQ=kE(R%ogr=bD~GKL%u_?gC7^i+=$ZyedIXGRi@BY&QC!7lz#Y+ zRN+714?IGcE;I>A*h|G8G&rAZjf|)pFah4RfyS23{~IUg;}H;EJ9!nl4f@Wurks6 zt|2lHa3@B1^G}TEC|i`=+1zCi#>6 zu7?+juw8Uk-%LE&#Cuc=W-F>og+H}9Jo7|!rMN%z>YnWe_Z51fx23Y)mjtiPq>ZaF zo_=X;RA^7p__!P~T8xmob1>K1*uI|4-rMhass}u#n29SCi`emQZ8Q9A;JR;68bt%GZ$P|W0@UBSIQHuf@>PEu8hk<|RK9!{b9JPFX(qfs*kSzn z{3D%dz$C2eYG0!T6a7NAaPe)fBi;furDda+N2D)cAf@j=C5pyH4%tLSpa~wJ;2y}K zwY(>eg9SK|BFSHItmlJ@z783oXKxA5eKifdF&w|tR!E3`#g5UO%k0- zsB1&nXux|0l%=MK#)zD%1CmrQxymZ(PpnwQt+iM;offYHvop{JSq;6o%L%DbO{*|M z`hSeL##j4m`cA<&}WZUXXV%8-YH8EeaMle!)$8xq5T+QP&ut!9G0_{bcrM0UJV*xY{62l$1R+BrB?{(^yIL8Lxo=UUBl^4;G4X?i} zqnUDLTO&r{ogAg=KS*IMAEqJ@vL1F^698FdHu(4LRaj>xIb>xa#V;(ZwYr$T4k0G_joNE36Hsmok5gD;yt-*m~fB}ogs@}3Y&4R10JKv zz>Svp!`vK3A(5TwNrO)#2gZ*(A;B;4{}GWnxXk#Y)#GL33%wII%>(Pe``qPF{IHss z@h6ZRLU~yR>j0Ml#_kEtu+eqEPAD-nPcV8-@I8L5>p1KNtw`CCh391!)JvRqvXp`v zdcom?cJxv3aqTp)FU}@lgo7r6JuT%si4_46i`aNHR?UuO$K4!y^;+8ocoT;6|9s%( z@1(0$>)y3rUI=!P$R~7RS&^j?5;qQq9vHT4Oh($gDUNYnIY8XPw)e!t z_B6zih=U#8i4kBNbVSMJ7B95}GZ6f*!&3(quyGX2>3!Jidb)>c!^_wd z3r}BlAPM|+6x|(`iXD;c=^l#Yr8~U_Q3+>Y1fNwh7}^7SAB{7q>|%!^Q-Ab5DK;P3 z!_@wZ<>b{Q2m7YGcK#f|kxKFqk*|3km!^|YQ5rm{ zpC<1WRPD9kLe##ASXN~53fpvL6Gfnyqu_~yd_Fa;V`jx)!BsTXKWm*FrB;Z(w1|y3 zhw&z>8~o99 z%b` ze>WIcj#<_IA}b%5wJF&PGyw3_drJAHUE(BTq=(DqTqq^89!NVAv~GvG-m4s6nB@CL zvi`)L-VW=}M#=i4KNW{J{L}tJ_iI`I&1Ub|Ag5?eIcWXT6od>1TSsEJX+L#*}8#Y!cZ#Nq;_<#oUckfuy^ zdX@vT+)A6UEME-0I!wKIW%+RE9ataAN=5WrgdViEx2avkau{LJy40Q#<&k}9+JvJ< z3*zy-Qwx|42cDh+=y5Tsmqfw`rmz3E{d6u@=cI z0<(up6O4ymgZjFrFIN_EAPI6@KjLAI-^-a2%zgd$^!Kl}ZX55)Su?@)c;Q6+((p@n zjXyB@9cU4eKaH!ee@1`A0nVf`8(ow4#vd?&k*=ccE5vB&>z~wbfsZ+9$g>Yngp`D% z-LSHe?kwRbvC7CrJ@`0OEgFw)=WO=qIju(pj(B-Q)&UuEl?N@^M{;=jC`YlWJ!-** zk#q(SS4pM}R@dc}G}L)O5r5nm!#1DWCvx0|7xzK?mE}?7WTBknd=%3%E~x4o3*V;8 zq5dI*FROVz(EVA>kPN`>_7g_vEYJSFhzJ#)n2fT>@=)%07nQIE775Mn+3bb0RfsE2 zh;Nc_*I&yEW_h?q;xCg+W%m$fZ+NKhj%9gg)~!kK4umqUflsti?Xh^XJQ01W2-U1C zq#QvJHnFGn6al$)hixD<^4hvGjjyc?5Mepyh@ z4Bbk>LTob@(gDl+QX<+RahxPO8zQETVkdf(k_O-Sh(^-jtMTuAB>rfGB_6CmyDeNW z&B9F>Hp`*o#j39fw&MiMik z=dllZ<_UTrYW8O5&*@%G(RvBxG65(TemdH)hE`FBZLL7LaF7y6!d6RII;GzZ3FIH0 zcKCE0Kc|>(oct5U>WP^1uXjC-vVgVSGMb%%gf_wqKbs8{=OhWeY6#s&&AIG}#60lX7 zU3u|1zZmD^kE&tsi3-lX{O#=eytsg8HSpYvU9jcYFMo<{1ei~Ns~N`!m1g2%Ts=R5 z&F?0epnN`grzWtxZqy-fVdk)9&A3&q@uNn@wqr~(3QK;&o5r&D;O}uAxCVHyuKBC? zk7DgKZk*>}K9CS^Vn2+@S>&awvj~kNjhQl($tV`xb=$MV!2XIiwZ)X8=V5HynnM)TJh$PA;H1?wFxd$T9(^8)5OoCTxH@I}Y01>E>8;*^qc z!g2A81=!dt_NS7tzJFJonVqCY>;|luDLPhM{_k*x&LR#kBA!~n-ODldujdEWJ&E%J z>&m!+bu0gQf09lUNLCsLo-08NFE)ltpp;~?X|k!B%ufRnrfP7pL65cJHlQx#m;uSl zj-o8Dgumxx$YCTAuZP#HMmd4K3=a$g8vz6pmDSSX1Vok4`6jXY9x9yytPu&-^$@#5 zin*MgtCo7=2KcBC6xMRi9nDfdY!G5<8`|Q9ZZJ$Jw<4C9Cf==W>aLG+DBZ*f`(b|- z4{sLm!txWH&J@gJseVzvEoYg6TN+NXOY#T2I*#EyhHgPgV3q$Y4KYzlC+%6jXYU_g}&OS@rG} z`{u;J1)s_jzK3kMX13`jzSpJ_w65sjEC(-XZ@Qj<=H}7J^9z|QLN!hWd$l}5J&xjM zD%K{3l-1Nj6E$v5WR6#ZH8}UbxLk*3Ms4LXL?V1YL zg73!dTF`oCdF6c{$*8610`k81fonCV(h-l8BQ)Q@_NH}3`DU$twLAjjy4IZy|Dar2 z8#`s&lbNcM!(6X*V|}@uZ^~dzXOdw9mPd~Zm@7{}f0V3_`#IlHfvoaefd{?<=nKr> zKwwa<%C%c5r5T;G!cyOp;L&-UG$P%5@lQ4_TQwVP$UOe=8 zhz9utG|NkYhA#Ij---T14pt|TeXF#i*we8586iEf{wr7ErDl3GM`JeaO@tKUa3WUx z?v$OWJ6QjBS1pdO#M(x(LB~Olrv|R?OR$JLm)u4yjD1Hf>hFZ59@s&W0XRq`DcuPP_J>$1|Ka+3*_z4A6kBsn46?lwnT+7 znyjkXkiXO&O2{u+(yUJ9D@BigfoATlZ9U@JHqF*zNdIGmq*oP!0AJn|x2_S|Gd6UM z%hWd7`?)HOhtIsTBK|1+8+M}wM8rXBXK?C~D)H7vvCX1WNW-{I5_uH64@Zg&m7nk6 zGZ5h{gZFRFumy;D70guJI1Tj7)z_#yX&;X-X21U1tlWoRA$` zfbIivaazKu>3~(f^M9nKVFma63%wcZjQ#riumfaXwml4rbp4-8$6m?W6o#n))QEAAvpTcAv>_6dR`# zyP_4dnG^dM>ogp&>om`0`>2e_1C8eJ(hJ7&*-X(voEGq9ytd?mxf~H2!TMlwsI9e_ zl>%a|;V(HnIN*vM;Q1^0NSwnH2g-%B7Vy{9+S*0`l!sO1k2;cdoTd3P?u-R`gfZo0 z&4*lR+EqDnQw&?sB`3{`C0BUrU^?!76O!K3(++sUsld~8(FkT&Mxq2#*ga=0tI5MO z0eS?w_pC^%hftSBA#5!e$NqG~0z|_ImVBKwOLN%(o}pulbR5fauc6Hh-er3R@*#0O za^{EF;xok0alABq#>^Ple6K=J*pXG}MVt@TbvDhrP5eG94jR2J*phDQLFj?>Y!|*P zk?lW2_mX~V6#I{}7Dvx7$#(Z1=FlkC3yCmC@+F2GVf+Zvgbmt9ib`^&qZWB^n3oh= zz3$3HZ*is8n_QXf4a*R6NU|E`c((K$IJT!IJNDq26!tJA<%Frrz-@PMsJ~A>6k~}) zKaOC-x6Z@zR1$%f)v|iDsx!a)DmS5AZLB!d~i`GWh`{RVMcD7}urA@Pps$w&n(T+?OflOtL6 zS#JDPK_{(CJc-MHUY8L19@zV7;Z@15y#ItuIhJ)%>lE)Onu~UFXHf=f>)QuLcrRjJ z1W$nUwM%ZH)$QP$RblkFBjAQ^h2ny^#k?GnA7~_Si*}1L*eu0Ooehb4K2`=iWZQ42 zTH4*B!lr9SJfN%vLShBg(tTjJ!&@aj-#fwQOK6%JUndZPr^NgDb1%8TY z17nH@J|1*FTTp?~ZZ~%=^rWc5jPug>d%4KI33B){V_c`07QY>&(sIweFR%^cHD{%W zi<#N8Zh2@Z*^g(bWHYn3iHE0$&mJ13#28Fx4^Q7F?#37o?59sHT%hKbOQGle_h6UU`xEwY*Qr(6}i`4zq1nu_IflLF?|hH|AVp6$A>^c*`_ zlc&d6kWe1awqM85+z5Ojr5?eQ=W6E411M>D2i2TWduE~5Mq+M?WD_w5XnYYtwY#Ab ztWB6htSECQFWaHVdYNSKRB$vCCrY$6Az+22l2w{ufiklRm*o@>Ka}HjqD=oIM#)Bpqa;;4EyYt80t2s^B@+Bt&)^g6j*f)h9#a1b;6(XBnzq z2gH1TXv*LOft$<%yzwvR^Britu1K~BmaIj>H>kHrRyd>-$QH~8{Gxt0MKS_v&HFXv z4Jx(K?0z646^JIK40MSGdwgHKW(>uLA8VC-cfs-ro(b3(xxUcDK-N7+5s!_o^ZP54 zyq(0irO^VXnGCDi``SjVqB_Bv#RWfv7dWAeZ$;#>=L2KR$yF}uqnXglmtid8Y@O<~ z(?>+TE$l0kd{AXI29A_>DN|3A##Gm*!s^n*ele^Nc6&95IzwmmSbxRKX$?YhHSA*e z8JscT2PA#%L#*!1k#Y-=AxBE-UC{ySrZrxAS2vhI>G=idc_uamX>w_Kfl)!a)&ZY9 zlE;gc(Wm}PzHdbmiprq~Nh`o^FcFcUNXA(Pgu=3w8^6;Z`DdCDNb_^aA{c(h3LHCp z|EkaK5{))K=P&qw_&cMT1Ct@;xT_l+gV2eGLfV^zvb%d=;X4#j2}nU==!G50fQRqAH%i@%~2WGqzj@`sr?;gm(Q*&&ei)r>+_-;@=&jpK;gvLXp zceVVSxMl0mim$;Hod_(d89ruipzQA+81>G9$_-x2vt7`b)7^9j-9NO#EYO{~?1c`( z*m#tqPJt&Jezed&;J$k#FT#^63KyJQ@g~JulB}3&p!i8X4u#Cur6^!pdNv>2?1axD zTMhYFQAE>qjy^>00Vi!E504R@q<^M#bER}+MR^-^NLfi6)#<80s$(ha19`yM@117~ z+6w0im(UZ!eviG?y>+PZCB4vvkS&Tzm6)i|MjA&UW+SCy62>5fbUc4}9^KUgwu>%N zZ@36dmOLV$)Pz=%zVA-W4t%H z-Xw(I=s8#*z3J$%W}mWAZ?+5n8T#9h!d-B6t=tWrB!@H5P{C5}xH;OU^K)2Xlh|Ma8#2vONSh->F74NdlR&nWIO&XDtnlqX`!0iQr^$wu53PNY z&5GVv44M03wCkk-_@yIn$8VDN>_b2hFNRE>a%OSxkK)I+!@z+a1~z+{{g2{DwnBSS zKJkhCQT!D9afl+yS?|IVS!i)4mIU4UbU!ReSmWiKwgPGQ7w?6-hvpN;u71UX^MSjw z)vqWJ4B7JDk7SD+ajC#FB4*SHjJ|TzTf(s1vvkhVl5if&V2P%D{TuRSgG5TX3Up%} z)vDn!OL)lE6n2Broti)BtYqbf*tMI*3r%y~pLt9JFR=aa1R? zlu#YNj5?P43$7l*mXOpY)K(7lBE;2Oc8uv@YIeTe>=) zy$>yZ7VI7&`29CyB;7HXYUC|NSo7Z3LE59Y#*@$?$?(D)9c%>=O}Qa57msyx`K|1&0XluS0HHfO6$!Kvsa22*kIwJK+CD ztpVhvwO}^YktbXpRxTT^gB#r0TYFA?qXy-$P=g#78E?;AE#gwFxRoA6V@EWenR2d) zbV4%(J>tz=4IxB4MuKmg%I1litLq$_)xCN0*_Xf+ARaR4JwR3%I_jyPEfS4wopog2 zFrnQ=FJ~zjZRUGMgMRo86+^mVbm+O;-FX zfk6U-6tr^wAC(KTAm29nw z4TjG)*1gsj73FfwPO3Y&0UYgIlqSM{i8r}QUI%NtyXsQy38n7T5A~hS^oFD=N5j&p zAL`uB{dLQnPt-*O)9O2%<@JeG`|FqCTC;OvL$UM6`c&sG^nsP$mO4$k%75?G=NCP2 ztA9{EQvX0LKyOK0IRmo2)mTBy?S>$2FU>8FQ(PGwWTwb(gBc zv$Mq^dzQvZ{jG75MoHDPkm!K__*7Nm_!>Qtg{rRG=d^)uyTrj^4*hgUyNj@JyPbL< zFEF7t&enMQ_TEF;W(ei}2 zRZG@(Cn{T)teW+#2D037`6G_MB|cK3Y@PM2x;1=em*d&QT_u=@F}gln{zSsVrH~J7 z>eke?&ecyOq^^2+?T?8MuYz>Noe=f%*$E$s`ncT=w<8;fnJb}}hwlqcEW8YvgfrsH z*Rg8S^|DaX^_SB|cDy6miCHKPN72x|&}erx^!`wRx4*7Lk~I3OvVhXM9J+5v6-@PJ z)&5XT9*0wfHsLNv(|cj{_*)j(z2V&Pk$lrT_rI-Tj?kD(H_7=zvqURnGpEGXFQwD%l zlCYZZn>Jr;uXG(D{w_C4wFaq9vaONg9Y+MVi(SUD)r;ZdjM$El(O+xO0mm~-vQWCk z6d)6k6G=Cbh9^0b4VtE79bsuebNclLLUAYp-$09=CEUw4oVC0N&u&;)gql4K@&RXl zSsA`6PV0TW%o3dC%f2O3_u^ZZ+D<|rx~D7`QpqC7j5N9}#aLOk#_l7{@;IPPo|f>Z zPiKw3Xo03^opiJ=i}IiE)ATKs<6AlKOUPSl5w8jeOS(e%xcOCdMT2O!2G}rZq*3

DRC<#zD$88p8oMU*D0^#VA7NbA^xY@>0wc{_^c%v;axAS1G1`F6OVM6*(6hK2 zl)KJC=W|w6aLXe9EUJzzRvzn*=L`um9DfG0^OyY#QizLR-YbjxqI`=K_aQl{&aq)m zOG15~t*Z!f$Iu|sk$issSiQ2`>DcO60v4{#_hk;0L^ahN?~j)sM=Xpll3Ege3)zGa|9{!xFttR)HGU~9(g*<8|GSB;sowvID5S5ewO4bF7P-6z1eQ7dn9 z{H|be(l_GgBUCdNCmk2J8A}}+^N*ozH`h1}K8k9}2QBztQ}Rkd_{s}64@g&FTfh~g z{6NW@L3}qq-(iBRH}3fRD3v?>MRp_j^o>3ltin9(=5dfh>D}Hzl#~q7?GfW;Nr|R! ztc>*CVPh5G%&LXT>u%0}2IrP$C54Q9L z^z3o*>BcW1kt2o1TQ({%HzYk4M$nI_M*J37Fqb_VeL>%+kP!+eS15x`NpnoYDp1~~ zu%}!bN%97U|vYD@!BvmZ009UtVPfgjH<=#DO3caqu zD3o}8!pait*?OhUw~HDywaUqyhdx(~5;;b(@}(2(My*n}R+pPhYCwXz&s3aSKn z_tOf)j_8N&5_;7M-?)UVg-q-!EBBNqAfov8s&6pE5<=0;$~z96w>X+>I}rocz`ZTT z8WQS?>%hi^{RBgET_^UFu%BW`s4uR6TQp+dY-p~hZ$xBGZnihEVQGV>0TE$woQ|uL zY??iT;?*2b1~u5z`BVoG$?rg^!}7Sxkt-bU^b3VtlmXbZt6kK?0MDYHh7r2Y?VUEN-Q>A;N{>wdb!n%WL$L2W`+U2Sny zX*tH;;OBKwOdVxpYVN*E9QS!uOvM*!-RT()vcd#JKhN7f#DAZo_6gor`{)j_*ih=- zj@U|{t2C$FbzzC(sRHf6D){Do-~?w_%u_2Wr8~Y*=}vj-!r!`jelp@h%KhVKG~m8{ z&i2Y)AGp4q&>d?M5M^AEWdmaCX(OLqga1>a(?Bhuzq7Qw2(#SpMIJ0Ed61xK1YO9M zbbTZ7qx3K3tW*7%6Rp{hZr3_#eH$*9d!=%j5FqZUIE=)Xa&+y~Tk^o60xZs1E^QW8 zv<6$zt(9qMxklnqNoMcjT86)D4c?&Qh{xPQt27IH6!P3Xfer8pnEc<~l`Xw%EI0&j zr|&vj0zaw$E%oQm+I-=D9%g8<1Xr$ESI%V<4stehhMC|~{Tyq~H?n{)JdL)CS>T_w zJxY3$Hc*C|n`k7A#6+R&$>ESrOa{(sDz=U$EwQ(H8d5iYoZciXuTjRW9ig z{@@^8!cU>$VQ1pr63Q=U?hDNszP%=TxpsK?5Ptu>n zC$(>j3yhCktGoQRc#rKR@d3k2;)BL_F?&TZdDNf5Wd?8KgIpTl)eRdYXX!YIoN?U5 z_@ikSvqk2W<#1j_j-lCE*PN$9L}f|eCh_I`<)TN7kTeU(zfIRS8j-nTyt=-z*phC) z*tWo{_bjVOu0Z@|bGKIAMCZ7mx(S|*K+-K4Hn_Eo4Hz#}ISnNZb*fnnRl9IUviGNc z>s222fV02<^MR4T;Or6~Fam>P;<4&fZOw4Wj=-DKrXzgLW^I5+)K^&FvQ#Y@2Oeb6 z-IE%X!4AYIj!NZ&V1!U*cr4H|XTeVRshH82;R(0Ym!Kuj@Wdg4z%Jxp;&0IA`*dzF z9cSs;3!;kbq2o~|u=i-PlYOLfhMd$++q>bvFL5+#pQD@@PbgKVkcu%$^4qYpe6V*u z0C|nh%{)TSkpwfchGsm4q#>Wf&UHjy%z$qljq2JO*a9NrgOrnGA7NFv8bnmYb~L2~ zT?#$Pu`AUrkVMhSB6f)n+Vb0}ylTAoK3ILi^TW5*+r(Ij0pVP=!P8Ps?7%Ih>Xs*I zwJ-nW0<=Hdi4|yd(2}U#@l8B4$YNvA5{-!LldW$ucslEv>tO3yoN%-qD@VQC1Dym$ zbZr#s?TcQSELVsGV)f~px|T0`IWD@<^=#l-@~(ed+;1bz_KLtHAd;eBec)Xg`>e2@ z+yk8rm9;|Hf zWpAv9Zv0DQoGkK`uK8@UU%Eg9QFoF__fUXz~a!7d}iC^Mr^wn${RgV+G0A-Njq4<2uZ1)FSDk(By0aiBo z{-$S6sO_gGxxMhZdmB>e0!NX`dKzt;v$ubM7($$SY+x%0{50*FXOF2zpF+8D#}rAY z8|4Y7w~C!yd`l6Ss84|X2r1^kqW4UPT7~ED$0$PaV*Wm8#CDQ9zGWOsJ{zuG=OdFm z%N+4X^9HzVGk(iT^ub9j2XEydX;Zq7^4Y28Pa{VdAzCUI`;s^1Q(s0uq!um%8;{R}^}Yuht)zSp^d@on5&jOOOWLf}^+xu@&?Jw>eOz1{;~A7= zOj3heJ-mM0D|vkGHG80CiDNcs?r&ddldiOxDSgiRQ~>F576-95;mHy{aO@x-Okw|z zvOfWD;yT-a;aRj>w&ewo7mOAIw#6bZfWagY5)4}s);BSRGzQbWW0OTd+ZafT3?$f) zG`0mnwvw6@(h}%`Z0L(a2yRH)v>~koq49!)650lAAY)|E*aqvn&j>>L{_pjF*LQIl zjYhMaIp@qd&v~Bvx$la|$gCNDZF@}CSm215tdZbwS{Xc-bieNzYEtd&eLIgm9)JoPlN4JX}dH} zhV8Y|_FBYIF%J7CdSc$a6*k@_-;z#}=O#~0`_qw4@&BKxiZWfT-U|;M(a=6rt=70= zm|7BbKR7s{VIjYgjX@tRhP6U^lN>S9LOSNKOlTa=2Ua2G@NoE6WD?LLCF?$vW{|_J zx`q+|VW}j}+p(&U(-yG3AIZx2cVMZM!BROqWJ}p!TFB|Z;N2Jgc2FB^=6e1a?e(^; zkM!Gqi@6Ven|FVE@L!W9&+dKO1%BMAlnI`Qxj*OU@~LHh@slaB+)eoHYGA#5n(A#n zQkA=FKJvc_(v0O71(`gi=y2(gDsu%C!)jA&Qu?VC`qRf@*=Uh-sB%H;aDQxj%YX{% zSy@b@O?jcEx&xeW@IGx!lci}}TrJf}{jlwsyFDm8>e22%kaTn44pjpDF z#rQQsMLQh~hg~fKDdVjYkAXTgCtvkO-C4@vwTW@POoiF;JK*7o4rQlX_9lyO^aI zNiUmVbS%=Zk?_~=wSsk2318HMy~r79irznpA0yT)Wg=JW3p4NGb0=YZr!p@{2>MLJ z0w1!na*^{|X-U~GTJ)6hPI%m1x zQTQaia*nl(Ji;0v$)t4J&8^PC!G+7CP?I18uu<{x!TKl~`X&M~F^?EQj^Gfk2ZX zQ%`124z|KlV9dJU5$N%1{ZRyfL-JH8;HjVka^RGpn+f7$gw{KqBS=DrS5JZ#8?w0GDQ#Lt{vdHr`0%qJ!_gVe}^cq-GLEK)~BMbg+IMh zjQ1=Jd>W&WEpn(YP7&M?>t`pGbj$kUsLAtLysNEuWVqv@zC?u%c`6N@cI*jd;sq9{ z*+o4y%3w;Ib*yyUJ9oZGVa#fv@VESE%wWxcY>Mn*WIIgSfh^~;jk&m@mSy4bY{^Ik zR$kr5DCqz*MH6H#=5E$>B0ULZ-3~_L&Fd9YTE?UbviOl)Jf1wc8w$@VXf#qW(tXz7 zp{FviTjkb2G|Q$?<{FVH-QxVAlbNzMg=oHsuT!V{f6r2b@COl}INI&#%SRbts_D99 zutfyK#ru(e1xzR<9GBWo)5Ef)^?v74PqKxMxU6QglQti4q7Ka`Z&6SG3T%LvolE8e znNP_A*N`QkL~Sa9*TR-NjE8PW71m!0BEv-{*ZEl>$acAaf~V$4rA;NZxA9kfaY`t* zVC*KVE|nTJ5KoT%QTOkt{V5vj4Cz?eonN5_=_wmG{d^k?|z2jJK6W%3y zQZ?diT5_z4F_T(BX_ySb)P5vgHl@r-+D01PUPmq++9kYb48}0pmCU`zqlK)d{P zRR5tqt%}^^X>b^S8(I{S_`q?Gm5QtjHnS=C^_Bx$qSrFuS~@CPx5D5jt(RW{JAQ!n z0+SOj3o;g+wC#c>8##^!!ui`!>&-0iP|2+1sVM^$)PhTO82$c!-IB4Y8*x3f^;{q! z#qCZxa-+ce-_r>@|1e03-8lqB3@1!-7H3_7|3gDm5fjNWL z6a)QpBP0lyz;it!IEzc4cO!IFAZP-0-*))pW$b9-xi6peQBW|v04%+cn<>osQpp*D zBU_WDYl43UR?#$(_mQh>{P+&s&?m^hG{Q^o0G={UNEwWtyCBM=v1q37S<^J2(P&K< za)K9}*-3$Un4tuQx}T-voNGP)8t>pI$UiOCUhs(>{E6I@$DT{$plu$&Qu2L z#402|`JM^=cQpQz!IyW+QO!hm@fdCkJjk27SvW7J)cC1))HDEpE5vl(xrd#78-&3nKt`Z){C9WvNad~Z`%tUydiPC2*Hxg*Z?g;p@^C*+t z6&FmYehnIA<%nhb@Tm&UPm6A?;8TI^qAWK8iLD=rGT;dompV$Fr^3g99?vIyE&Zjh zS8m_Vyo=ZkXB3%-WPNw2Nccp=ihirG(gp{RSVy*Nf~C_Gy>k^es|mV^&O5UGrt2X5 zX~U<$1%O$fXvii6GR%IJuXoM`bHZGV_OnKD z8Yq^X1BND!i)l>)YNi`m+tdcaQZW#|06cczuK$6Ts;hjLe&xC>U!y%vVt^p(sEu}2 z7x9b$8vzdrES6aV;h86iTlr+~MP{x(KrMO5T8_vO(u!nff^b}iK)3@__I+Ha{Mg+#%>Q70Ke&;DxVrlD|Hu+!Dm70nqbzK zTXVTJm632lg%TAfzobydJ9r)c!I{1V1KQw<} zPxEUW_021&R3Yc$uUuKYv4&(3WL~_06*Xai_8{JH2LFSzOxoISxLi)>Uq%Lfl$$|! zoU|AEH+MZm_Y8MF;0TZ@7Eou z3?NT6UcyIm&ke0|J$H1j9AoF(l{Z39^fPFmULfoWb8~n-tZLC3?I#_;COl|&+j~*n z0lX=*W4W*Fa=!|Bp+b1d5M{P3DLh3TfBh(Z_*S@S=#*GM#UG`l{QqW=alJ0Z-$!yX zzL`V2Ire z?^fFjDrghYYJx2%7L^$O?Qq8&wZE*KF)jmUA#ow$b42@0^arGK@wUjZ{+Y$?6DJwO z@EgN#45UCUQX8Znq7B!Z`$B)d9os4o#*Dp;b*(eEQ+e}(q)hxe;T0?}FLaQaWN*#f z__4nHXSD-gniutd^-P`p1V*WI%^MtPi~d;hh3H?s*1QC2<)Pb;JBVia4;*N>f=Ok! z)uSfJ{B*%H6PRxD&ODi!jQ3WyaV6iSZm|m;$4L~a|Eo3ZkV^EXEpr&S6GI_!G^V70zvGAMM8l}HAIW?+<@S=})!71v$k8@hS3 z*{3nv& zE4XHA5cdz!o;3JE8tf_O=v$lD*I=vgbPP8ZC;-AY^2uHO0&>PV(QjO9UZ09Qo0|(9 z%|o|uZ*-W;z^joH-x0}?1+;yUnLEUkHbf_8toaFHv5kb&BjgIdzDwS=H2(4$%22vS z(toweg0um#09Xrpyy?TQN9$Jr6A)!7@_!g=8}&CeEo_x%EJ!v^^U*_cQyjP-RY7oX z1T&=XOL;n2?pRv9sHZ-wOGVTfvN+P3qlG}XqSwX%=f%Y3U4Ch~XflvrmpMFh63=HL z^7KdYyF%H^DdVOsM{YszrDBJxne-BH$~eg<(L@lcNSU0+<(p{p$9+0^(xCj70`q^Q zVAKSt1)^us-BW{4W)kKV57_WuvW|m?B_G^SH`))9)rE!lK1L&Nd*s5GfMq$9s}COR z8-c9G=>DH|>!khuTrKuL$;MmGNyl&K)+|gW>QMPB`Io@zx-z9@=vIha`@?T!3z7Ao zdvD*ZDOJu>59;mb8kB9ysEO$HQ=XZ4uh)-FHm`GxT9Czkp;qkrYb!+DI zyM8>jpPI9G^;@ED@f2UOu>I0~>!|Ql0+$LTlU(@M-3R-~nkX4FWPfeF$n0nMlSfDJ zV2<7kgg@SwNmc6J1?(|#RcQ-wv$q|;NSP|15{vgt!R$RImQt8W7SBofojtbuhm|ke zshfHrVwMAWViS_8=%O^t;$;5Tg4r`y#(>K#|3-%mg*14$l7;PE zk~AxJK6F!E`VV{K;#TU%4E}sLEj5>udo}Lf>~YSqGDMiJ;%f_|e6E!$|*erUPLJwkY$ z*s_&y{b?w|wzs-=EmJDzTue|tGS1$I=~_SHu2x6P5TZAkAUV<~y}P6A^!gD34# z%hPTa`fNHu6;FHRV0TM5AZD@j2tN0TUnNPl!1NT%{K+@}0aU#P$b|Fa@;1+NsSCks z&m{r9ADsKxoRi3gTW;mJUOllaig;po9OSzOUQJn(RYmN4^C?FZ3Odqu^hf$QhInC{YYSADPZqXd;Q zJ+P>MzZ0=S__jWQh6}!JxE2b9XN&5^WL}?8`mtEJT4ihp_wx17P`HqI0k*58|0%4D z#O*H#sTBDH^BHtNnay(WPhn=S4PZ{v_$bQ~e{ag0o2dzp`#oY}?p|@cffdqOugZ;a zIf=_(Z^f9}a+mxD3t=f?ha~D9p;EF3V<5iA=D#97lsgNI|5G)Q@Uej>#2nkq) zH0GSXck_8YkiD=WR4wQaQXa}|WJQj#HY#ivI*@m=QZe)M`O@?3yQruHpK`4NG$K^* zD~gnU*VAtRueE-2^XAZIs9?I(vPC`GXIIZoWOnJ9hV%LcdqxM4pvX*9nR>$oLnovh z9~rhM4OO?!LY|V2x*l2?hJDVZAtS4}{M&HFFxdX2XFr?&R4`gH)PXtW)jE6mIamUk zKXSh)KLmV+Z2wqp1)lLu#bXy*%8L~XK8JcG>fLcsRw)zWWmNAD*;kuQo7ps>SZoSyNz?K$5o>z9N2lf=d&Wo;k4(mFvZ>wGC2 zj0s#1{p&UpT#DAdj9dg2PzJOqjVGm#LFxTc>HVZ-umz=}g>(bKx6--IB>$|Gt{Vpw zQF}h!*l2I+ngG_kk8otvZ$tc`WR-~bX06r`3zn*f`<=c+OI%m1)E==d-|UN+*$s{= z!eK`~vD!RE-aF?h6_~m%vCg?JalFns_m4kv&TV_i2^FEQun$)&__WxwnXKL-V1c0c zSdOjtaN1u)!YYw%q_WoflPYP;ssNd-NS$kz>0hO?R`{F6Qr%ur(bkNSX2+bu)1};} zdJpU_7B%f{h8DUG{-xSxak*37N+X-XG!G-2<}bWX)KKumX*5HW?x;9&f7Px(_G)Ni zgXMG(y^$Xv+to^)fWq-txawK1Yz_mS5GsC*|FtW2idgZH@KbkQAxBwHVpR;LhrG^; zM1AKPWEO*SpL|bUm#9xIqksmX4KmnV3~Vl<`y~0np>0OSyQJe(CbcIL-X2LOYlpeZ zDx)iKlK0aru0qL6z_CWFQBT{?^r{i{QLjKmq;OGB$_iBvtD?YmyGQ&gpN#l)5jc^s z?{qU6`xnj8`W0B=&B6+b>9-yVzz48OwGA23D_>3@a)NBIb& z=`|~P!aTG*>@nyO|K>D4cSgd$J3aBLh`3ITGHQV*bKAro>(mPvqQfcq?P)SJEt73t8c9NMTx?-iLJtBW3_854v zPTJ3-F8dAZpoJGGHlfzvhi8I(x8D1%6fs}XMk$_!vI*1)vVNh=RTxd{P`X#3(Wiw~ zLwtuZ=tDN4##JZYu;yB*n>$=7n8#Cb>Pe&SeRpt=3fW+CU~s4FK){k2B8u?XgF7D-*Ob!vqzokMvzRE9Kq(s`QdZH^O61n zo8<-9%}-rVq?4z5Tl_)kxgct5*~sobj96vvR~HK_$*e!Ysn0q@~n&dOG?UG)U{jP7n!c^Vbt-#`S;r3 z%q`Le=*DTv-Wn@^P z)K(w0YXiR&Wo@{Yna-zYB-!Zc2XVwf9QzE)_fG?5)&y}ZbyQqS9kq{#5@}@yW25uy zfv3EA{!!B3VK*(LXxL5HLzUnUfN#TCf~P21OYQ}BXy%vVT8vNk??A49OuQoX@+;Vq zj$vEGwbmB<7XeaovTkb{CcnV<@&9su()UV`ixNz`rNruv)L*ooNo__gA9E#Zx#Exh zraS(YsIoD8NW3i)R-caA5x<7NqMp;ZyT!JngkevH=wgSD_?+~T&nd%wz9z#%B4i_Q z%<{IW`HMyKVr4JlYT~H2uC1Smt~R54gwImR;Ef`9T1_Km9uB`4S$&ys1!f+)78)JW zcyh}f)wQDDMXr?U?!^3Ussm!GEJn(;C+qN8{#y7eh&Awm>qMU-Ug3{vJb{=zIPgp{ z^@P(S#;x(h2pP=w>NItln|<{)aZhbpjH3tKflviq)RP9hU>*5%ye8J;GX>xGl1~Tz z%CUdlYvR6I;*WVvbRT_9e8c*gXakONHvVSfuekQb;Bm2}P2>4Ye74P1t!Wrpt9li8 zWT_Zi&lw6=Fp{hPrMas)dbL^#cSKaQ-b${R)oN@_YfbB;z<&rYBJSVSoZu$+?`qb$ ziQfkZ$~zr=f``uSC?(%Xxqvay;r?x_XP?2=d2msvq480x(|HK{KiPg2d-v!PJo9nH z9-Wz|deuNnk$jCqv<<%>BHVP+Ry&>GY3tR-={!KyY2$je)Oq9`y@KM6jDi|kadr!lR zD2vy?>l7`8PQv!+5HE{y&qNeb9v}DJZ~LX+Bz=M@3tJ4xA^zF02FI}Rz^DX%vyk+u zBxLOlhgA{U00zw3n7Xu}9sOvOp!^a{rS+6KKB)1WsosdP(nfMeZC&HK&%_BX^m8yO zl4D}PgiV{ZZo>3VdQc7WEV87n9mpV-!z<(he@i(0=*M>k8H{N7RFo)oeUS_>eoXF zg5F2Au7#Szl=<6~A?I;vHhl;GGbV|%om&V^^=@%h8}djH?HUz*&3 zO=*|zo#>&9$lXbqK7^7u@yL;KUkj}cZwubP$4tK#D9-8rZn3n@;Mp;!pp&2m8GkE! z#-zYW@h66FQ?O25a|Bz1m86%@d4stAzYX$UJN-6BPP9cn4gY_t?Kno(ckm0H{|>gu zD)#B;JkO0>h<;^#pi)Rme_}3Wo&}B(wVM$h?IderwKv5-#&e<-wT3&=GejrKZb(5b z-=Qihhr=6&j>EzvSB9rJ7|r)4_M6lWunRWb1UGQq{WsyLgz7nJe1JE5pq~p*Hr^j5 zSO!~gAs6ehr=M$%tv4f&Yzblx--c(1_dUSLsQ<-z2CRek>*(pw^uYW7rjE`%ga1<- z!r^y^VjH@};)Mx7@~pAd*aJKFqEf$~Jz!JxcXuW-w230g3hOKBYGO$a75=o+cI zBu_FJwrObd$?Ft&FI2TM>8O;(cxYUY7B)uGgE5Wge6ij*59t?_+l6u>M(BBZ@YPTf z@RtlQ;WBb|z0%FzyMv~2ly|hSCGveAcxnUjfrrD%LoGauSQ9j53oSlyQEi)dj}5Yr z%YYVIBwRPxg50|W*q?y)%y9TBdQgeAqVkMn^SJFUjt6_wR~s=x zXy`|jw$sgvrT2HjZ7OS}ANo8%gOWXX&sEn#f4*gtejR-qco%8wgIf>YbD&8K(YLJ( zPZ204Pn0#7i#P~YC9p?2*P5kB+GGQ?psX5b9?*WJWmEv;L?v>x$@^qQrW>(Vuok~> zt>9g&(J>r!{JKAWN~l5k60jtO!{L7oM^&;uaCv}w%*ADdhd{~_h$%w6XUDXBsCl#SncUw?IQm$x6`Z{~nw*&= zEdKID>tT2UImGRgT_naq``;6({RgpnosQT!JWyciqa>|~Ncf?Mk;{c1xEa0va@Au# z6Eb*6mJ5!kod7&!;Nm;qkn0eB5*E6gacFz>IsSi-+iOPN32_Gt|-WwCx* zMT24D+THJKf)l%YKHh?V0pmnLIr+YNxP5jia^%tT*4bxwmXVRqG5b&W-xM4n;jW}S zTG!>8pp-p)`5w0i$(%CbIYZ#1thqJgOw`SkQJf@T;UZ8ZJdrDQWYAP^ob}+YQZcz0y%J_X_%G-glFz-_~<+RW*%qlM*PmBU-vq;U;_##F{b$$h$fm_KGQ(9VubOD|^KSQ#BrELz3@W zD14g+dPp|hTdrzidv~%>o#3~_<3L9Jl5(sfR#SrQgOok0rY#G*o-#LO!w#FBpN(VZ zvfkZLbZt5=w&jiYrTLnGAs7ROo|q=mf5vbz`^Gd8`}PrL!oHZM&&2(;5!J+fWIg+t z_$Dme0{jsrJ7V#c;*VIr)%aV5zaQam2mXp{KSf(C$CeX+K;nY!@;9}VQ2YL?yQ|AH z<(aWM0Z1r+7PtOzlCZZs0jt&MQ_B%oErlv!cH?Ma^c||!`EC}s;qdw+x58&5>RNTv z))w8gvmAL!RiI=YR2HGE|J zPu#Y_G9=@VTFi_knHz`2AK22GsBsVD8r=I%@0-L%%ReT*T1pp9Rp;AeeVeIN_qFiV zyIC#d&bYp* zT6g;lO<(vH-5f~Dw~-89v#YF{9*4NXvNG3MF8vMfWhgO0iDLw`j}1+aU=A&E?g7)l zBa8xj)A#KW3-Ns#zB?Nt`d#Ixn~}S{W{kfPBO+^&`O|z#BYNMu?!4sK% zq$NASb<$b7N6fcsJeh9tep&Et&A&CWL9HKIC&L@I?9Rx>ME%J6`!!<|{^nA6lnrb- zSWyD(PvaWhcC}yOiE9AI?vL5kDzuvnee1$ql**v+*aa1X5*fg?Xs!BL1H5~G{22p= z>RrgKQQ+9!KOv>3Oay8A=}%M*K)BpJhWt3fN1TRnKDN^)sW-uoc9)Fn(YIp(VsfK} zlY{7^R$RIEpt!)A*tlom(oJe%t2(2e#3I%C@tzW%UB~rPKWVflooB1(abDFyv~-$~ zdMUmkqfw>bUg@?g&O!fLNVpX5)$3iA8MQX#^gDH=^f8!o;s*|jODThAaVyzB75k@4 z`&sN?4&*WEJIhh~|7Fc+h+&X@#T-Pgma{R=Q(ul&d|K5@F&h85pW4w24~jPMn@lt$ zIdBZ3$>)DMp&ZwFkB4(5?a`6I!~K9BUk5!cE7#Bbgs5H|v&aIN3NbY?)0O&*t>e7%jK45xuiv^uB9|jTxH?^{!@P z?KqdSaq1edsh%+n8t|NTRiXx+ zyX~k$pc4{?et*VB}Z(Q;;j7L59Ir zW@L_{T|2+d#$L$ARmhoREV6c`b(>Y6=s~`>dPx0eejbiVgT9&EdmE7_ z8>5i01;s!X?6b4y5}P9YsD0XC^r(6q^`FO#s*h>P=0fT6NHbp6%BocgE~V7V^3i8phQ|wW2Kqnm%A3-{`A7R>`oL6h3KBtX%pA+8Rc7NdJz$M_L?6)?aiegjN$pNA zECaK5H$8)Rvy*Hnt6|yfuF5>$82nyvI=v~mX|gXhs6}s}{m%MP!LdzA4TYnxg^K!| zwK}Z*@4rv?>r@6SPlb#Y#3sOr8hyU4{m&jbi}h|)0TP)JKF$=31SOQonYrz6Ptu!fEo2MjO*)gOu~1^OuvY+o{||9wb7#(qoQuJ z)T6Zb=Bh@!=6p_rv9VC3scndy>o^ygvF^;MF}jA>#{0+orkliI_P=u3 zwf|*Ow)CcW$KgJ3qH6<~+by!r@9*CzWi`r>4T;v2_#(Aaau4@JBDS^3z-ZKR;EZXbCKUPK zsd#}$4$}BIaFH&~Gjfg3m)=7*UJv_+KM^S>L1YL!=knjK_*acwP|BxHc~Ts^c!Y0q zB{Ml0OcaPE6c;<<`XUd1+#4r{g0ic#T$kFun)o1+{e&B*nAHKZy8`@`gw2wSS5xy>VjW0U ztg-iSnBRujn-8J%txL< zIvhWP;!mq_zHwepX!q?ILBqU^`8}amZr^X)OsvfcW>MqP=H)^I=LaTWyz+WNKeE zBOXeE>4ksN+5_KWH0mTAWhsr1rG7r9ni_@AT>L$XKj1kX9?rolbL8CLi&{tqm% zqzCG_9Zq>)+S*QHtiu1og)b2XFY1Hq;7c5V9!8D(w)hLN-LTY0P!Gxg@C(p@jK<_6 z;in^rDL2cesU}@Rd?ku3PZwO^0;aOM1M;K7DF+`u{`X>nZ^HP((FL@bV1NDzbl9wj zYQil2vS<*k6SU-7YV-yg|zG8x4?~TS#qEI*a5WC5|Q0sKL9p4MCPL? zET)t6gRJ15P0Ka~!15t8v%*Z(q8<+vES2%PO)2dvc<4&dGY6SIi{*fbr%$U`4nRP@e66!uS6 zpk!bZ9E6`1abrYj)8r;+6w7!J8P+7KihP*oYV<39NUr{A}bj7)K4!rutpPKgia<&CL#8688rgPX>PL4UN17j7!!-!0xS}tlY1a8e=Um-!2eK$W zDL!9`mH-Y;X;Dfzmk0H!JB2nx25Nk#6c2_9X$(Bxbl@&>e2DM)`$v-e5=nCu2zxVT zj_sn|P%CzCkL4B(R)<>pB99Ob6h`$G;(OpCb&i7lGQl5#njH@vAY{q`|3__L(Qk=b zIJ7N=t?g#sW;%ejgw>$3jaL9+rZAz#Rb<~>C}6lnyY+}Y5&W`?8Or#+sVCGGB6+y> z#VV3-D?h=>rB5XX?=CQj(a4K^PON{s_@*m*FUDvy6`|he0VPZuHA2CqEX+7}s)(06 z1EZLXLtl1{;5?$tNlni8Q~YG1po7UOxG0|-j}p4YguInLd4JFhTH+^16}4JyM>#Mnv)t~4`ff4y*Z_@^0J`lCZ(LE$}W*Sj>`ucQg-^G+Wf z?b5YLm}zM?1d7bA}XXXdz~B*EUYi6Hdq7$lr#)vX-{+f%kxTc7Vr2se4P58(tHY)?ND7u+@kt+DdqA zVx(VX_kNY#`_;ysgXZbsi&S5paw{d{PB&BIXmg7#sV62L91Z4;B#&gHrk9oHh^&o1 z5?Zw;qfvikLxqd1{7u|%T-RKqgyb$I^7d?8YkEcXC?U4XhFR}0wp7?^9o>U17F)_b z74mOJ33of+LF|ZJi=O&Vy=Izh(!u7B2tz6ImJls7AWnuq4{B)mbp`Sb!^eRs&8faq zSFFH){QR`_ln&hXZTYyuZ0!nY9pE^!PKQqt9DEADX@jXXB4uYs!Y`gCxi-YUBE6>u z$SV1}?NT-r8RwP=o{moL-@%O})|MCLnxtb^AUf9VYA5wGekK2e$ikbftz{d}iS3x< zDdEp9f=;1so^f5e!V14-D)*AvYCihJ-LUh{9-x~jORk@`WCspZYT*-O-T%EH?bQU{ ztD>^$iz;J6X(EriYuxrjK!rn62-WCLuEHf{F>%akFX$rK7jGt#CQYiG<~#& z&JC0`&biVR#S7gH|Lcw`2;`I@H%HY$T8PY-V4+2;{Bw9Cez}JEcL#8BJH$TgI-rA= zLoZ+twh79r&uYWbCd`6kQC&RAld8dCL%oD}QS( zNoS$k`mI6MJr8~1PPpOj%-{nYunjn1at0+VLuTZC9Iypv3OJL-nSwzrA*&wTkKBvJ zI3k^gXW)jCaQsaiUxedt8nhjxhNCuW<_g- za>g~uI@m+7+Duo%^T0%WZt)ZTy z)>CEl7X1B=>Y}>wSw;&~NctS6Xngzs{_o!y=&w^(DLKy7(6Q1L#?Yq!xKa*1@jt$k zyX4Xix&vb+nNvn1kLxXY7*lt!NZK2A{ZqfC zGRhHlU_%dDVLaF-{vBk!I49KSl38q_8$f=Kw_Xh1yE^7mO6bCh-yxx({^2^giCq7j zYaT4H85pNd4-?w(Q!<^jZRf%1l5*l!yGhq9pgnhVAG4A7b4Q(20pz`0_1bma3 zswLTvOYXiDG;gl^hV_~^ym+s6?u7qma6O**qx_e#e+Ll775LVk|FduQ3}jiiU>{|9 z!5?FJ?&1!ti-;BZ_|OWdHhhrx9Db|8=hAznebc%Y=XB?<#(umlIm?lcY@JnSTYO=M z*qu-6&43xqj`sN5P$BLS%zyNo)ILfhMOfkc2p*V-yIJ#^Nc-2(&jtizV|5nf8)LB!05qpG|T-C{*z*z)j3y% z{9cmdOO%Z3Bm`eP5PWBg*ZRg{#bi)kz`7#UXNCQECtN-#n{vv23;Y&arQFt7tZ6c7 zl3l)7X#O%jm|uPbD9MeO>C{-282G+oUG98gcL%`$p{~DM3xG-FE*TyE9oQP3AD~M1 zqYXPHBJ zeAwLRoB=e>!(bwQhkUDqXTaG^F~Us7-cytEmRM+5if;@vAK1{hpjAW=pxZIKl&lAu zE}JqnuHO!J8Cfp}-r_$Q5oy5Z9r#doQmHKe`uQhTSO zy^+vDR^{7w{b46X_}0jHh&uTt@_3M8J&KF-Mtue}o|npeJh&Z^{A8m}sB0(lI_LKz z3+x493tNr8Ee94wVFI(l{%ZKms$pTk7ND+xlPMd_qbjgWe3*MBd}Z*IXf-UlNwbVV zqmGn$Nr>dhSRlqz4#B27Bqr8gu2Bj~r5S#UF%D=?TfeD_X|>?lS?DUgc11zG1?GJt z$JBQMU2Or6wI5zy;4YDC7saewkCR+x4bcCjmn;_ccWbdaEJp7jny_Sj_#y26LTsf9 zL{E<#l_uohAuH1!tW2$vMMWbbvy%Tcu2c;kf;e!9mg0E}jnw#hF=ugSHT}>C+x%cd zB|W{tY2@p~3%cCa?0FOqbcQo$v>E)fsI~PtE|1{sI$Z=yb^-HqNeX4$2JECcxCNSY z&~`@qu!qxxr#t@vHvWGQhI6SVGY?$}FBv3#m_0lgeg<1hxXi;VG3JfD)9yQJPYI}c zYf!=?K0J$&o`O;t=ouqyzirMLoi8S0d_Ee8mdof{ky3{{(%HZEM-f58^E`m5by4iH_mO*J}C)U^?WwK|Z+*NPXALs#TqtgjWT zDLQLvzzwU>?IgaN3zWgPL{Cud)z(SDjD@mXqLDJeY7!Huk_w{0VU(WrDr{IC5K-3s z(9%J#AV!|e<;9*T*8}L(5uy zkI?yKHGJL$TYmB{1LH`4-btR1JQ<$R@dKV9#K9^uX|kUsWrR0n;W|8<)f^=4*;kF4 zYlE6P@&QOjf(AHxrbh*~5t(`_5D|1f@vQ0LAto*9ZBC3Wn{(s5L&8Uq62pqg$2}d9 z@Dn8eU^|nY6G##j6Ou%EdV(WKlugh$ww0&*6Og%*P`U*FFDXqD*>ts%`MeI_>PnLa z*mNqJ=}f?LC9KA8GYK1AjDHz&&6llq&Rqtsvt^~ux!cR5QDlidU{TVmHAhv@W~v6u zYCZCbWjyUSaN~jw_;#pTtoDw&!Dib~y--pqKu%aBrgs;3=l|S#q}*Fg;_{3|8%V+3 z(v+$TG03DOxRgvoOL-%_!;Pzn&o74?3}+9Nd_}M&?QG)b|NG38|MSe_;?Jz9N*nSs z-w<6P#o60-1ub-Uzs zBqg{alD9x{SmsR=JYXK6gv2V_9GehdMb@nsN;7;PR8mth%R_a7_!}ePF_Nm>1<5kG zc{KS(KRRf*QRg^D8&wBgfYu|X$ikmCbV%_%mb7*gRnwX#~Z;ie+9X=(H%hC5{ z1hlV7MnM7;XG{6=@@wJufGv#TiSIMax0FYH>}P_lm4QB*Dm)F9D!Z)qne!j^(To?- zj%exRZuqx`qiwOXMS23LGU8rR{Z|{x%S(A7{H?gI93^5>c8$kK(pmFDkKO)4&r*A5 zl`0thMPH3ykooO0l&m=keB4Rr8(;%2!dm?meD3Ghm#;Mqhx)_!>tyfU=)FGmZK;$u z?3S{@W#?p##B&Q(HRNl)c14X9i2%y=!_GAIKoZ93-3NcdlOrBMw1W|Cjq674gn z8?3Vs>)J?GduhVUT?hDM`QS3IIaYL_D!<$<&c=Gn2qdp)J;X=-Yz^?c(&lf8_78C0 z7)|Nvy#2lx%KI84^j#LjuR zldK-6V%1v0<`duRc&t%ff8%Z!LRtC=_Zyw&MY)-!vc+-moTD;>BY(mS4*2Z-9)5NCaOmH+rQDpI7*TV*T4Nv7fd5qe`H@P3>KqHC6BN9_$ur^N!JvU>Fwfe-L0&I9zz_(I zUEfB&iVgMKEk;>>9jhHK$h z2TZ`{B}wy##kW}MId2Rgw;8KS;+rSjp@ann|-M!I9L%r`$DoM`le#WQ@#n%I6jB4r$yi zK@6_s8B_2L=%3_?iZN*d{iOj+=q2k2PH!YsGIdl>c+Q}%HUFh9#P-XgXGy%4%4k09 zi?rdVrKd_UXIEW*o-*9e>k>#-=v?-B-SITMl}XV1h=gB?n4jyMYHjFDCDw5McSbnl!$v-1~fkeQc+jUn(hBK)pgmR4kBlu7bYf z>}%m4VHk$kY%bHL6DE2S{Y1VTQSPdW>50d+3G-^uW=osu*f}`kCxF# zXtM>J9O}SQxn@kv94Gb75+4y&BCUnP zK`Ua&i?PmKnfeZJYE?A_0!d|Vk!nkazA8~cA00?sM>T-sr_I%))#|F}*&c;@16Y3AcH_IP zM@zYyovq#)l_id-G_4}pJb^w+`)Dt%B^)f2R)%bibO~WWYZJl!OySv%>>_$gWW3Ap z$M{mJiRzng8#($tais1YJU?`S42&KL{xElV z4bwCU0_7;>s_R^C6)|RXd6); z=?!-dFQ3B%7;i?Y95L0Kt*%H`CtLuqY++dR~#jy1b7{ht=JEJMP!H7 zPj;*N3Yi&RP5sL1DlQJ%23R{+5ai&2J_7|dGD8$Wq2*@&A_kcw7T*jn{74#EzS_+O zm5qx8okm?x8M90YhpvSFbUO`f8(F3+p+DXxD$^EU!Xf#sC)a0Tgv}d@@y7Pe*0Ozt z%Cy7CL-DyX%+!K!=GaNA*ptIW)?y+xN3GKYSfme7x3{iH<{hD|Tt8!v{T@YVVOxibH z_@r~&Xk@$fX;_t8>y^Q$Lc1p)iLECJY)Y(Vvw)?P^?k_3!=JE&)3+v=4vDv zL}KFjm8gM2$qq#7&stO9dmw8?weZZBbQT*R+Y^L&7cIQEBD6;7UFM7Rs2db$vpItX z-~&_*UxP>ICts4!dB`<-w<`xZ*k{2Ku*d+Nf@M$;G$(>PQ11V$tmO0tUTOi;RwMC_ zXgrF(N2SP{Q3XR>IM6&H6dmj*?n{EURc-lK~&+HE51fBk26y z;7Pk?WzW&@^WP~*fG;!?oYcw-GT8LSa-zCR*N+vNI!S343m4icbITej`sI*S)EuSE z25tm$z-GHfVyv~*CN|043aBv3g_sD*;FLqbSY}cjn$LX`erJG0>*XEFLuA!QtdTbd z9-pLWjPuLewUZM3v6F1VIhQH87-|&1b}7y;!S}zqenAjN}QzvnWHEbU(Fl=Sy-0+N2g9xkS)jay-4<6SWeh@p^mV zaao0CgBiFEXu^Ymna)uJFq*>WUh;E|Ff+oSu57}WxQ+#!h(H=LSv7(j~&iZdzicK6RzgrVyS#Eubtr zkH*4UQDFZ(I!0K9SQ1&w<-iUp?xMzns|>x{1ASQoGSC(Y&tIaaMUO}oZVWJ3ZQTew z;v=zrx|Z-k>K2X_Oz=JscGyU`1{OADj2B+Ngm=Rz@B5G;cmoTRzG{KF8ZAueCVJVF z5ix?$@euLy3a769RPyi6l2rhEg*C@yc$ATeA}N^zy9m#C)=A5*G_;gOsOzG#GP-+= zD4USfeO!Fry4{`_I4(YG&B5Bh3vK#$upQHG;P6@cj`)0OoM7%IbLSs|_x4axzbbeN zg&-Kl9k756tfMr#7h}=@mDL~k;2ZFV=QXXMCQtI8geG^!NI`VbUk)&3JBjM(6o)U!%rXziAivX~qaeUz!NVML}J~IWdcVJj0rb74mI% zXe8x}ekN4gnGV{xL%fqr89x-W5-h&@3UJ-^u|o-F2RyKgX`PP~{_>>`IU;uoRsxNh z4lFduS-4Yx`~xvd%C*fh?iH87{|M}i5gJFGdtvn@`HnnC=O6hYHI~%H4_5r#*RpAg zFMrcI^!!}R7%z9*?rm-ECVR*`aH?B2#W3;Tf%|Ob#E$^`7d?NGRmn9dd3dV%+$0}S z+F29mhi>@O&<*b@PuqlCng5Cd3V%_*4Gbxx9bZUX`Z6h>aDm^0wIpTX@F~Nm9mvss zYm1my+b*>UWtr}uhd7kt);7%DS3}ILwq6ZWA6xHH~aVup`pv=BRNtTLgPhsf9VPvwqCo~iuMLiozVs#eukjD zC@U~bIE-f{p516%|F^g3pT@Y^7hLcz#B!Q?Ma8qG39y59zZvJg5}J8)msjJly5Z%? zi)nmK{KR?;^Yox@_$k;Xu%+h0u1dYB zfr>65fz?Xkj`G)ihB#RW&q4}~s(Ga*x$2%TtXByFS2AH!q*F>-AFAI9E1 zFp4UB8?Nf=EuDmP5|%71y(ExDpgUm+;?hZ=08t6z5&^YI)aedj!lr4dJZB=2*ogZlp7@BO~-kECn8b?er> z=bm%!bDr}et{CIqTpN*QyR2Lv;on>*WY{kEmq*sW8&K+yH9JD(kF4EX$AQ!N-GENV zjrk0bAiJe$Wq)}5ACe!ag|oZ$W-yMej;qI){mJz2eA-|wpJ@P`?o=M8UtV*7sSqh%L@)d6ii z*#oO;vK{GiKZ9?hmEIo=Qh2I%*DI38`aSfjsJiFg&taFlNS|sbKY~^|B7J1tEou4V z5)6f!9Cz+&h4tUT5j|fd7v$M4DL6#iL2G(NI%=4^cfr0H??5#Y>t(;t$=IKOMppAupv z|8Q_k@=MYqd=JjFEws4xf3!8Oxj*ZoL6L@eiqBp#{i1h~BfEq$123`{J{Jc&O7_J? zCAj07bCE4*k$u5)$kYe+bHQ8eAP%x(donX9VyXoX?JKb#U0=5t`KA5QwSP+3hODw$ zwfY1-SHCBBA+4XEb@ACXdH=;YrcwU3Cd1>{ncH;NYKy4IqAztT`=*^UX)ym%%iId> z_AY9^>0jX zW&2&k5@B+u%h^gJZSl>SOAFOe;Ln?ewtr^{8Z%!95^g+HJI%XWv>`RGa+J*p%p4#k7Hc>LO->P1v!$lOW;$= zRC!7qufv(G-Q*t${QOYN{Bghl#*b0@6UQk0v17o9J|^-lH%`o%5(8;<=-azhPBgsS=LoIwIWslwA8e@E#k{yWd$9JHmwQb}O%`MN2bbK6%r{ zP&zPUWk-OgBnvo~o~(1e?X2#dW=IChb>&L8)LEdsrkH>lTlOnm@XP-*aeq{#I|j&1 zsgn1D85X&@Uzh%F8QevBDd~Uz4kiRXlCE3c%;SzlHt&|M7kni30Xvz~vRmpa;LQ`D zx!#FYuypZ4u)GJ{;8ruP>H|*px+T>gzBbaUlC|aw!EcZgBh|~_z8@Jwdb}fX{yNHv z_3{%V2CiuC(Yxs>U@V%rzmYJAm_wa!=KZ&WGjBxAtWKE=HaCKOu#>K%S_ICMM={*i zDzV-f1+KRm%s=tX{h_h_Y0YH4&^H;$4%g9IeSatkQSb`UU?zREvh%lB2=zHfA|1Ll ziOx-Ha^2hD#|(QP6vq>x1;d)d*pt6n^C$mtUQk#MmREMggVd#qUhqZt=58Ix`U zFIXB{WL&7isSw*Vk;n5HFI3181KO5y=oEBzRcM6&Sx2OspZcu*8de;y*=cOmTo5?3 zQ&F`aI3gQK+?tW#$L8y8Vxp+nm&m@ou5TVf{-OwqsfwI8Z`wRbdE4yifA;cs>2|Dbr*cKIe3$!J%rOZ1*y?#$#zo@ zB8`il{#job6Wfo-5aq;bFd)V_w7V$S| zE!vl)E*D}eexSGu-NDxfg@|q90sZ z$nK^(PHTJg)dJV_SS7+cS&m%j-#9QnSAB#&BTVD# zH9eD9%5MIb4i3WF1o4PyfH_f4?+<<4?`m#9mQSA637u9km;lZz8878C5DSTf(O+IC zK{87DQI%0+_}etsl*7u=2dhNw9v$e_N!aS< zY+Jc*n{8K*?Oy1`obA#e4l%cvT;YDLM}IbD0g1XQ3pO`;bqu@i6HL^T2eW=yjr3bA z|BhsT?Iinl1iN&KM#D%$Q}1y7ri7+mgMt2=3|kVoOjQ@yaI(U&a4WOcAqr%=%<-ra zHvuJ0qa>UYOk4Il_n|eB?x|}co2RbJhOC9f2-&cP)_9TaOo{Jnh`E3nph~vBqmNHr zx4`|Hw9=I3R3LtyG6fh+yG*mh`x)1T zJ3v^ni2Xwm8@B;GG;xS=?8aytbR6YoC215u|6Q^w3}ritXG zq?kTE=0pKZDE|#jyN2&DL|6Z+GpRC^_`39sog zs~h9oha@Fd5ZgD$MF4jf*S0Xza=>^Kf7w_Wh!}(=Zaw!TgkNNx?%b6EU zchTH<=9!^QRHJL|Y_!Yp<6!2|Bpwg*^c-Cnoxyh^tBF4bvEnqVwA?Tp0#BQTH}Kit z;1@AbKwSS7{}aJucQf{;&2eUv(n`^I#}@v|^OXi2_UF*Q`fhTbV>}yTWuGd=xk$3c z#-+UNOoevDkABa_5FMqsMwx;y1SbWx?uq$7HS!abw@@|?>4;ErOwt?cuqtug($ssD zYb#M);^I7;3f$G3^4xdjuLlE*LM$w4FUn2YoG`zL^oP)#yI*+&_=cPn+%4Lc;bKao z8y0^l`>UY5cy{F*V5uE0Ms(X|RY_6S<{sM| zXzM(;sWCT8)3KoOY(h#Sm9e{#^DCMtm)L@>0{jk5aw!TkZ=OAUFyj2LgT2iM{l2=_ zt2Z@n%hPrKdN1ms*p5037I!z&IDbg|QcMSGS%GycAu|Su`=Q=q$VDLA8)1pI8d&Nn zD@?0kJbde`li%%c?x2Vg>7de~SD}2^nyT;L+u(lA|PMLxSW~NM$yv|IV zDp?etup&!oHKbp}O!a?yUQG^jNi{sM2~P50lm9xBJpj8uj!7pGD-KWY2p06E!T&h~ z3|=wJd5TA$_&M}0u1SZyRkAyP0w&vk9-h8DYbwzw==Jr+pLQcF8#8Fipknc5z_~*e-t|6e2W%wEe*I!jl0avMXR;9 z9&J=)*xQO%*Q2LL;NGt~%AtQQK#jE6I|6?)hitvbosGSZQSROH{SlaJ1-X_=Z!yZ7 z?onmtd#JV&@VMI?^B+A&+)n; z#m!W=|5^4hls&}5nRiH82KY&69T|R-n_q$7u4VQ%H8}N^{%ImK&=k&pH*}^jcAMr{ zHBb-889o6$nA>~?bAe$NcE^2#b@wskyzylKc75a zoGFz(+`by#AHEJF%K|q4&O-rRjJoYuQvEdA`V=#lE|S`b8JX8@nbhF!QI4gI470EEb;|l<2`aGF$F)UV`m->PI1Z5|a2A*`!sQ|t zjlLGKb-ZqxWa4((!IKV+wL_NYZ|5EEcvQScg!Q)@p7qd-zA!$ER+?zGhvht%8#@=7 zv$@zN>8RZcWW^W26KbD^*HynJ;pOSpMxg_-XkE)jM*CHl_+hX2D$0fhTrrb9ho?_$ zSEOfmE*p;7(bymz)kicA;`b)*f8^1UAsCM}QcJ<$mM4&JM}@x%>}~7i3%-&Veg*t? z7j%}~vuQ%|Es6iAtdL$Vh~6}7(}?1>qLhngmpxo`t6PD5bw}Y#+6Io3hl}PHkzN>@ zvkA76BTfa(6y>nhx!=tbJj!fCrsTc%2gEy|PhKwratJF%%<_rUZWszr246!c-z@j0 zS!v=Rrt@*eKS=HRXG?UM$XI87wutmX4J^KIIgk6_p@TR6Dt%iu#6Qm63V{*G8%YAi;$xU_K2%X^BBD(8@ zgb-P*1AmR}qtHQkSopN=JDF*G-B4L?q-OXwQ^oX9VP;U>wChfi402LoO+Ut*@t};k{98Z>_uqU68mNmFUIN zF2uo-pe=AzQbr0IN#9v^OU-C{13k%jJx-F7iCR^EDsI^v}wv_k=Cq2))z2 zWzB--$hEWG@8oIV+deGokt49q3Vx(=!c{lJ_C4>NdYXDNa-w6tq3k%MCsVf9h-;kd za^-M~0{Fa}T2>tVFKz4ynA~Fb65oKVQ{y^=5ffTcMKad~_VW<86d#)`H& zJPCQg3g34puc>#())#7s&q^W0*2LEDl(%_oo0rDcnY-7oFk|g0J|E}a=W3Kdm=aF= z4A7}U&FWe4(Eff3as3+D#DqRYEe%+6m1k9>m;lWN^1SO~WNzqC>rR*k)*LdSi>`y8 z7BjGE7Hrz{p~M^ISZgL6xWZ(^D0isIdcTcL^bv}O(7l3rzF#@8%~w4DEE#E;Ut%<@ zP&D`nHsDm-8>un%h}I63+1ya zxmB_(6y>Y{yRp9NW%$46TZ-K`TVpClc-U9*Ibtqstim-Ft11!Rwa?w!+>aLFtJQ%V zPP3OcNBYS#6~+2a;y7uMRhqqYE?ykMzL7FZ3MSV`|Ix=X1t05Kww3R;&vo}09@Bc< zJ*|&v@Za^=;1->6uuHb`mlz*(FrLyfuBm!owhKJx}!e~Z%x67+ANKf zOh_y^MNs7!-g=5myISS_IEH@Io#Di%2w)PV>^ z_SypWb60_zPlNpN#u`oR8DEi~kPW{(`6%=+Gs`?V-%qlvPN_a&UTba+Bf6$D9>_AX zl{D}yuzi)&>0Ax8qDiZ$gM zX6>}u0z&y+a<5EaRX|P~fEKz3V~q2w-y-e}$_PhqIg0UJgi)RBwLstBD9v)+!&*C5 zz?v>HP>r^!SJ+9iD1{aF6=0$UCSu+Sd!*6G{(8#17H?3Kh5kHSG_cHed>^-5ddnCo?E7NXvTOw`rDA#2I6_vBtFwBSD1#o(PiWUm<6 zs#72J-fuxaLVtb$Pvm2s@ishFI6SFEd8tA;CM}_LpGXU4=X=<{p`W8n3ytiDmHHE( z1%`vQ{24ec8b1=vh~rAkLKAI8tuoa63(B5pUjXAv-HgNoC zXp4w>zs)jrfGLU4asu0T!``d`0~;~1(~~i$o7DBMT;NoY|LxqkMC680p+%_oM0h`Y zVd@KYu)lA9BLfrOyt&;U(i{%A<=5xsddTyCy-2;4SvDO|f=wA7cj-=xYTGu_3GDD7 zl#yloaJhh-IvjhTTv(^x6Oa70KA!VW5!I%%p+$1M(R8d&osb^q$FYC-OzTbnFJ=^z zfMdRs&Fkd-5$ukuY0gRP*^XTpv7E6lG(?WCFtPW#%j|>X_o%OL;ahrGBB{tF^F+6u==H@y)p!JzLi^dds#$|da3vjy#lfrN%n`G2UCS-_^!`24BEg86)! zr5vkgMhich^Yf!gDkOMp;vnPQ&>KlcPKQsP+CEnt$AN&yU^Y>rMrBIE z*e*YXcGML>r?@8ZSS3gQ#J9pc?J_aN$=BeMGKf>rrc1Kk0NXG8kL;69rC-Bp5rd~; zbA6vamFB(>y1O4yH&6Zn*gJUpM-%@CeRDIs|&9i|CllE@Z{XByPHf zfIvtpA^*}Kfiq$yRS%zkjgjfP_;L54|8!e4HH0_|`y#W^+h}ND2=DcP(L|&;vNZ;syA>uf^c=SdSSkFm=ncKkwSFHtNE2;{a zBK$Y^g&oQr^ybfj(@DdMe5xKtSy*DsyvFSSOO1szf4&A^8CS&vsTD4R^f(Q>YoNs| z-0J!j?x$oFDWOBbWgGA*{)?P8JmSSRSt^0{3$HcEtMT+*Ett1W__k#xrc^+(*)e;Y z77%ldme>jZD&6nW%J%hNr3tPC^hlu(Hn!_ycxetj9=5N^wl%NIm!JBpjW`Jyc`$Uc zJ*PM`vCx2rjopSm2|q664G*cd4=iB|7B4`1erplB%U8fx`GQim%XoNu^{341GBHv~ zHu8{+e`%A)7$PxL9`b9)qo+gxJBXPM(&}L;4dwiYQ-Dz<(g2hsVh@1Bsp5^aqSOZ~ zFB&tGr-OJEz()hbO1&eErJW?*I~gSn!r4D{7@z_4oyuB^u^Ncr)7dv2H*H)4yNbF~ zO%ybn=k|rBwuBCnH8@B_BsruD_;Yc76g%uQuUp(?Ub~37fSQ=e5LM0STbefeIMr&kVQ0$deV&?@sqs4E%C-Ulz+XG`d18_ z&_TAlp8e${{l>B79SWlbS=VNsqOuH#P?%=v55@Gaz&8|lXtsB1yiH3KGDkJH4IGN_ zDblZC1VYOk&C=Q_S~B)HF}C?E_0C#OK%Brw)}5T@xB{&=2mBt;54T0L`1UaK)ZZ&# zIZ&^rl^|I%Ky$kedzc-Vc0yQM3(VtuAoln`DW^0RGELjp$naMoZ}V-nkk8hM@$fK3 z`#UsIC$_@!%QFWYMFezG{|Iv4!vrj0C>Z9Nw} z68acA*MOaD;|wz|a#}Of3GYc+uJ>?;#?tbwLm{2kVYafdch|3gw2JSx%?YEsby<`L zI-)uj9@1zw4Ys%o9*kGlhgY3xrFCUiSh`G=B~l(FQoKYZJ-43ZQ3R{%w@tst6W-q3 ze=fK(R4&@YbHTDu`Sb{H`1tev+HU(iuG?Nvn>V@hS!nt?MJu}oyzx<$uaN1!jUs*3cCL z?K@nixoalIMtD0K9yId&M6;u9;WBFEGJY!$W7&6IzskdQ$hk=NY*)n2Io;LE3#^gb z3Ne?Q4PBQa>fT3d$D^hiZ?!bU=sgaraHbfE{03wd=HnY!yb<+Dh_<9V zG+t^EEv$%0_-nOwn)*Xhmj3_S;)K*5qyUPQL$(y9U)YAH44x@QAX+(c=U{dYwkT=p zQ6~tg5Xm;5lI`EBS-?AUCWU!0dkA{LEX**fPDl^~W`eAAIfg;OUcW&yI+$9CL4{BfKH0flu?^DjPx5HH1+04$ED=-r%rU-sVkfP;Ml@iZ;xloS zILxmzaMvPiC|6%(QDa6mw4Mn)-%qVzL2l$7%XrftB!_+j;x)ih&>N;Xw@a?yN zCp-#1{8lxdZ%B40I=OT(+Q7>~KB{!tRzjRH-u?4VHP*kW=7^pH>Y3NU-|9opJ%FAI zJwl6K9ECr972TONU}X`*2Iby~VHq9J?eR?omT`5LY`yMSK3lvR^j{Gn6^JSJplshx zWA~hlMDDSh_O0OOOtcq|Yrna2=mqdiJR|qGSIPb&{cy_xZOsta@iY_EfMKCvS453G zBe*!W*TtpV5W7l9wP=jdboBF0UG!ZeJfzz^3~T5NVlu&WkJzt^*|bKB$OTzekWF`7 zx}U$DeRwh)D+Ep6V0N@N!rm*>RE=^|Ym661K*Bj-V{2r8Se$1kw3}z$JJBDD-C_Cr z`Smu8!UbC^u+l)|HHrPROF7vv{g2 zeF^@>Hh2u?bh}mrLK~!Txz*PR2V+1#`&Z{pKkN7CuUggZ;EOoe3H`4OoYON#!}8{0 z#=y3w9-G8gNZc5+9912OJ~`BPt30<1Vk5AmqR z@gBvvNN=q)(ol=M>tydj3zKEXD7NLzo7;V%R}afaUu6fq2cq!C)yutDNm7ZLJ!e9y zKFuEJRKPi$3H9I5>^T>zx@t$ChTjjm+US#SqGa;int`Qx1>35g`<}Ll=R(h2H8g9$ zu1EKsxq-RI6dg$AUXcp)KL!^COwWh+QlPIT@}n{;fyFu#`sa-!(!Ib_-khri%%Qq0 zWRQCd-gEm1Z`jtV*XS^tEaaCtEUdGG172|lybe1x(Z_K&cP{ur5I*&JziJ2x`TKF4 z?!bAy730E!FMV@wTiY%-Z@Rf3kC`|DI)N5FS1@Y!@z5h?c94x!!bqt+Vm^8qw1Ec;rSu4n9j(Kc~ zs3E-jj{k=4hK#pjZz^=?#&(N1cK{6*_KYZ(K||cNMtNXz4Z$w7*!yfpX^JA~3_Tk-jq}5MKur2SsSCvOk1b7vEa;XYG)t^rdmnV3`Z+0t?0XgWa z@$ip-2zw;Ud%A>BnYUSrilUp59l=`+TiT2q)8W?DwovP4lxSO$v5w9R2`z-qtH~SM zUR=`9T(qXT*}OPMEH2`W@xU{&8D>_olkP~8zXu^9TCUjt_%g*MY?R~Ya#fD41Drz` zkK}82ahWSUhB2JK>8hT=l0{n@TWm$VY&;MQ^5`8M(_bg`7 zc;t(Krw>|AE&6ocFP==SkQj++^7yq3|98-wzn+lY)Ud{UsCZ30ENS78>3NzT)O%Fb zXF{#A98>RuuaacZ4*2k4>!`<(mZ32k*h$#zH~sGhkv#DIq21CTn(xZF7V;sJ?xGg! z55&N0%N-aFlr6{pU0&f>fc2P19QEK7QD<dL>b&FQL zyK0tLh*h9S_HsMq8txj!oe4d7RZ$;l%CPSgKm6gK^qs|p7S8Q{>!BG;s}cOlOl?bU z_t|F-Lf>;`?w6k2HPQ?1V%~7i$I$vH>!cRz9%k0xMgI*ac?`ePbcp?F+w;vwVZ&F=8u^pf@tDoCSYzY*m4H zHn^#0s_x9nF{?7^ZTKWz!>XcHRDYVYdwTa(Dg(>7y^b@X|Mt?elXQ9DNZAbwKm10C z-d^Rf6GkyQ@T7w3S=dEaS;SwjYj_s9JHh2O6=xed=q=8;wo9c3Aonc!U_LT!J_b&; z@b%{PQRWN4bg#7>kk+*(^8(P$xyX1tquc%rcmd6yY3^@{3M`9?3ap75b@k=zXf;bA zkpJQD2d%lakY)P1@Ed+>aNRl{Gv9pc4+3!t^KaffYT(V$o)&fB^Z)Vg&-CgM-L{oi z2JXbSEbE2GJJ5%{IoNad(l<~C=3{>uhgulUgdUUI=l|)=HL#J*EEVtmgvYd*+NTsK zKI#uPR_EGRiL&%mh5}`wZz_hi@PPz@$G64moZxD#Z~QW0nWKHfP#tJt-42JKBO*1zuLD-ai-g_grx60{3vLy?XSu z7HNeeS8T_7c87j{Rj3D!hC3#;>gRN?g{SIja0R0>RLB%A$aWLwFNfWpOcLN#!F*-~ zwP=Cp${gI%XNH9;sivv|3wbR{u9nDK{!dTKdB})didlKgBRDy5COqoo#y#w50w?H$ zo&_@R@O_>~9NgGBo(jifD$VhYOEgTO;l>Yc;m0VTs|#Z?9Z{L_p6E;?n1pYGKg(m8 zKU|UdqU14*^5J=$)_5*h(nEPpInx;bZ_mg4a(=#iUSXn@*Z)4>5M48S8e;?#-nF~vc%e>c91pd$2 zo-n)aY^LnsQZs?0PQlvWm=g_HY4YarOB}XZ~n>u z@#flrx4YI&2t+kjyb--|gP(XaL&s3|bT6^XedB!q8da2WJ}fWTPO-I)Y_T`EJtX+e zo5_wauScvB#rj|+V$*?2Sz7OurFFh6t>vJhTN?JnYLpIT1V5yz&Kw?UhjkG#5V zK(PqWr#XCSU`61I5X_pIkMQ-CSRbP?m0GS0EELo=ydg={28QukbFCC#Rx1s*p9^*( z!$CzJ;l#{HU7#5qg;`>QD;obhT#>jpqFmkG37_?b7i>&GIkyRjtPYIg4JK91>Cn=C zrz0XTSd$}u0aVWE(0%=wuP|Hu?9v5hf@%0ONe!FlWiU5sTlwmDH#;3d^%vG0jNIW0 z%DHwfXt_KTxKhd(73=vFJh@@HSKqiW({_2c%LeUD;EUjIyd_BGegV##fon|FjgJC( zQ;i&erTSV~c7k<1@EE^2uN8Tr^WCQ_VFP-#kRd-fPKQ+eX>NyOiWqBph)p{6CiE8% zm+5H7c&c^u27_1BwbWCGbi>x$sW8pPw|wmSX1}`IC;RIO&l^-}PlW4(H&UDnp1I7W ztpPFuB_aFb&62*mV%m%rQJc3EB6rX<&WV}y1I0t^jg$06T+n~@X0ts3v)xc{G`2D~ z`!pKF`k7e`>5qJDCOEDTo2#RdoWLW!TKw9IMx_xMPH3rw61}( zR&RvHb_*NsX z=ulph<6(?S_YxlH8!jC^-w55xFTm>?W(9X$;|&VG7CeR|MXql|Eb+l8F|lcz^Z~M< zZj&ZkFEx85+uZ%l(f7`Deveq8+8IJxL|ZhxEjC0~eTG7wI^PmS105uqDmS zUCQUQcFMs*9DJm!B0dfyy|PLz@`!i?PnEw5SiXClBbxct*K8>lRZ2cquR?1G+nKw<>T5baShwHhnKgmF@ul6L0dD{v4D-JEWZ0{&d0P zFGarVAjAH*z~+Gk+8B$tmi`QdC-$o1a(w>iz1L4YJ9Z_x zJDkTP+W~pSc`EcRZN4}Ixx=Sp?brrH=e@H$nba6ZkDeCG8NKVH{mM%(D+-)5 z@8W@5<67fNt7h=^3S|1@TGN^ob=8h{B}FSq|5#65Bltk~hOdie!x6VEU)4OQxe;S@ zkGLMbP(|IXZa#aYJGL^gekj(Mha#4fGTI$EhUW-{&T(=-rWsG^F+kJk4qfTh`l)=C zC)I7hIPDJo)O#yNJ~6fShhFHn`VF%$ZYJhylbthPT5opj2RCRs;)|(e27@d9OZ*q= z-(PebxxXvnTY< z^@+%_#*O{POIZaTn?7~g-|#!31#9<)aC|k_V$g6L_1_$sGoQFg4F%lT6mM(k`Oq^r zcu0WJZ0t$uPs$!zc}QVfJ85ql7=u%=o*k~6hRs9d%m(S{f@DN6RY(Sdzm&f9`OwHC z^sTpB$}m2-%(0#{jIy6DbEzLmaf`xZ?%ZXY{FLE7Wtz$p-X7}Hq^Z2R+tq=1VL@U< z=0#ulxDMCw9u1I`0yx5^S<8+faumI)%!dBx+qvpiQahbpKY($E_$|xN^HC(eom>5yImz7QI7Z8qKD64RP;~;;a$Ss`OTx zEk?7c^4)YN-DMDWNZSolaC|&gGN`{48a;^EZ<0Qq)P@<*jDD1i6-SC&(z3aSB``I} zBbNjB2O_R~mS`Q=-!0!YQhrT-s(4Wttzv=-YtAc1fQLD+n7EjCNw$f*B*PQCq+1@K zZMqM474TWJ64e=-8rxw#*Ba+nj%NP>TbvKIsx#JM@5h0?_R8eSH;k~tpk0h+?E^>W zZ%W?u)-Ol@3FHKQzZABsuIym7Q7OJys&=HZA&_=9&QURc3zsq7lT@#~$a>=a3`3n>iM(p zw{$^ee0jK*X68mO6C7m+w;IvE?pLChv;vpI0S@>v@)1vkcUfsw2MYM@llaU{jUP7- zr(Tem<26AW{}$s;4~hF4*pI6l`!fZP9^W%5zq*mW@Lip_0;_*@HuB9?H6=`O_74K)TZVDTXA@?Fq&i9STwhp{FK|NxK&(t6o?yFdj^*G5qjLXUuSAWW zhfmdD<+D@pzG=p}!wsG|L_0&9G7m<(66d%X+EuzB9;+*!%##U4Qrl)k}}#!c6}e<`NERj z(%}Ml;*1*Bi>yZDbe-z5NdY2Q6BrU2a8QsXIJL zzG;^~#MTs#4qFY_n&6ps`F;Fa@VhH3#Xs%xC)i8J-e>qt#jiUn5l2s9Z=`(J_t;9r z@izPp!SAuG2%P^n_6A|^Kls(*_Y8j3SR0}lLBkyVFXpM_J*t_EqOSYZlCN|u|#_U|P7F6UtWI;FTJFIrT4rnplX>&R&)4J79XF}vK{f=uV0SeYZU zvur+~f4deMfiRw0GWIQPO+-x;*b=pSa>di3LA{#ss5#hjk+IsHWu7s< z(PKHb$EEiT8>{sV9_wOr%cI8LRC8;rssa_k10RuFT>gK<%4}s;x~Y+i}Cw+*W);wP=40$#NN-Y68!IT zIdE)H`5FHj>?zCDzGe6gxmM$-P~PWXH@21ayPg|syR0pL8OM5Eqx>|ty%MxRZ*_4M zvlR00`dMd#Z(cTlH$(>vL+f=bJOusO*>*p?62q--KWBx160C2-V?Xdm)Wy};<#EC9 zT?XLn%xpo|pZ%Kgw#(mPZL<~sVNuqQJ{D2`bFe44-7nx=t9-6iKF2|Kix+J*H*k=EYxuQc*w$N9*cG;%I16!?J+rV;LV$l{}Im(FM6_q#STrK*dm*7{K>YgE;n`Yhy9MJ?M z{`bJZq_X^uHp~M1B#x`sB%Np|ZI-@J*FEQI1joa&40mOo9xE7is~Spqe`Ox;ZC|DJ zw?D^c9c@%*w69XM;kbO3Gt@tqT?UD?v7r>#Kl9Cbc2JwX5gB#Bj2XP_8s!z1cHw>U zmnPzUzQp@f%kOjI|9Bta_!CQqFqbOE(@;9%dBxb5TU5}>fTDIclr8}BLg+G=)^oPN z-(8$h*rPL@3Ep}c&om~ML*|!_hqSLW9F+{qG|2FNM2a$yr;d1o!D?if4~AjW(l~Ei zw`aIfZs}^(yts#`uT=sgN@&7 z63d62C|asl#~nXiy3M%>@8WfShj%&Z^x)gf1#%L$_2k^pniB`JI!3l?qP143uCVHYmQu#3v7T^Cr+Lqm`kZ>Ek6m zPdIq3px zHI?z=DV=GdYyr4X@^Q%!Yi6phg1Zc2!K@Tkbqb>)A54r^{H{PeyA|z;{WSW`UX1lM zSx-4dPs+QpTZ+SI*`pqcqaR5#4XNzGQ?2s$5^NWo`a<4*3fp&`O2D?ltPJdiH;;3r zu$`R>Gh*tE%D{UAN2)q^NVZAwuvKhNYy5PT#hGHfOT=5U_0ZI&89$QtpsWzy3P^z3n*^hpYU*7zC>5WNT>cQgT#6tLAhR`n67gmp5?w4!p5PG)BIu00MZxTr@B@5eh~)*wFj z(jeXi%X2gv<|Aonl{K&nvNi_2%}#nyx+uJT4i9qYpwcET;DFw3d!(*3c( z8M~?Xqp!1<`?pIE{CWgF+lqb~E2-=w^dr)m%xq%Y9?WV|&Ax?yQ3!S^vljOeH+T~HEqztgjJnJRrmr&)?M48f|?2go(MzBI06 zvwKx~Tqkl}6(or9etvIXXj`8HWA+G8?)xxDi6=1vNW-wuEHs#-S%^oDi}+ujp_ZTU z<-ilva@kXxD@v0Q>$)mErZXFPvC^;4QFQr^6@3&pqZy64rKlmD@55UZt zf-y_8*(2bL*28;w=80%obC7~>z#C7jUE8rLuZ16v#>v-h)J}b&m(bcN?1cPH3QK5y zQnSt$;tv#-D#doqN=WQv^)gvvSIH9FD@*KlNV!7I6PST^az(%^R$AcaTh%0eG`hMm z4{YTP*dj^XD1AD~%vxn8o_A?`X*=TXic#iJ%xWFZLZF7Jj2O8L9uetmD3#VET}Daq zI)TL?d)%FhcxWP(K*``dm5T^Ay5i>5Uj$Wg*q`)eP>5G%zzT6cZa5!&<1&ByU%>8m zZ522LZr6HrI97c*T>8hOk7~MMX@4r$w-xpMbac)U%faxBC4e1NXF45>4v`Ec3qqb# zj0(tW%I^S~tmiQs$@3o zp+V+355`y-av~Nw&IiwSlRmZ3(~3Ht?DjtnmI}|^*!FdQC1Gk#o8!5FJumjIV{fKM ziM?;Iw?yF5ay|EB@5^o#;;=a0(`3Nj;qEm19^lZqxmxq3^2HnVIM&#Gp{TG4=&rK! z!4Gh6H)j~w`#ts;cfq|HSG|pGCI6}W7Hsdt_B5f=O(oV~yHF^Uw_m~bLLtpP7{@na zyG$@N8^I1W8oneBx%tYDYyo?C6?nF91uwx0lL`63?^vx@_wzeY(}Ir z0srY<@~mi~tDFfL`?*7ztARxqMtF(U##319c2*vczOo&VzOdhIORrpJi^@MB{l&f) zTgLoNjfwE1eyfiFlK^oV5K}Yq%H!|XGDCg-=5U#b17)t3%lsT=9{x?4t-q9+?xwOX z{!$kCy~6eL_FWh#i*T}zxUUOc?)7VylP}lsROS7Z<13%E4X&)NTxXk*|6%2Fn+cwY z47s#_qcjOMBQ83Y>yoohbHJ-OvKBtP(9MmD=rTY5R-PIdEW%u5L9g%bO>h(Y^nbkc zRmt8Y<{Ss22Rwxd?gLU%?#lyA4p&gN{s=N;z!yQ^DoH?|7t6F3pc3RQ0h~k~;KxjM zdZlT_e**6+Z{D&jawX*tEXbz&7I4brCiZcceG!*7+B43bfWGx`@BsD*Noz#kItyFh zkiA&$6}1S4{~A}!41OgUgk5f8Fgz2Sg}6xtq8moDX(#C(@C1qE)m>!%c8}Xmt6n?$|9Z)#`GA)yG=8(rNh>0pmZRw2kPYV`&4&-VWs8*lqH$l!0Tf1^yy^g=biC)T7E`=R2fgE-hnV&)@MW z_QrU=HXkawRz%Ebr4}1zi$6%qZ5ySh@JIflG3_U$Y1uLG38zqOJ(wOwvzjit4t-)q zDocHv+LpBcQa0p&`{i1if8x1qdF#2@uh(i6QWBE$QZ}K@* z4WoPxuDCZTn*(wS^)-V}96XhBHiumF$j`A(AI|0w_E7u~Iw%cu3*+zg-htc;F`4(Y z=}oz!0=DX2XcME^>z9BIhWvW7ea8giN_uNWdPoHPe3HNXHxfm z4&}|WC$x>TkHWgxu*_uNl5C0*ewfZ0!T)AggPq5$5ARKr%!beMHnfbh4?|zqvuk}b zr*CNayTsYcMR1Dfv;nQQh1SJ@2(FUqv&~H&>5cp-tblyo3?!EYGTXq8q>lLG{Cg|+ zCp>Q}t$d|Yo%Nh;T)sM0bxoKaQ@OwLIorhi{f+lvy@mHHATcWP&Y>mPkpz)}DVQO@ zaK%Ph@`l&{AcJY|*SyeWGoafni59gFC%AtM{rM_q&YYVAnTp6EgCM^AYPB1Z{k{_t zx9EY!NzM=RbnV-uvVz-zz;v0)vG%PDe8A+ICdP6Tu$EDp?l~`AqcX`kX{?=+_L?}V- z2;1e0*8b2iFqhl|-`#F&4bVBu57iL9G~*7h!8xb<*=2|%zDDQjDs!*Qo>!NrY@_>r z!hP4Swl-E`ey01D8Wb6tHd=9c(m+Qlq~Aeb!oK4}U6{>~EVM=ihyKv${!7P%BEeTjjdehE)Me3ds_+*9Q<#8dW^A=;l) zrjeg1A2sr3lsr)4Q}kR3{{23h z^Js3-V^-lg{Sm#WKN6DH;A(&c<$x7=$2FQgeM*sL3%&tg;%GKV&H}K*Wx(721zvEq z*#6XUX~}Xf!^XC_lAk9;;zk#8k^@Y3kabd+Iu~8*GKZrMa(u3cvWW zEFd%C^ID!|MyXm=0;^~%Z2kmuT7&!60gjYs!M?N5a?Bm+r|T(Nv&=MdcD#+EHTB-9 z>sEk~a(^S8C6>K#DRy975zPXB%?QjB6g{C>o+)zMB3PhnB0S@qnRF^|;U?tQTHCB! zTjJKOn~!^E@>AKPos?N+CNFdD*ru|_-wx|j0z3&^3)kPztpLLzMYN1&C31fQ&!Kb& zxOOY>zY38b$?y*i@)BPQ$=?3Zg&TD3Q?mWPB#!c=Tl&LS6?louU2SkYANRox!6o`{>M=iD8I5NKAm$WV7;Y3 zRNS0%Fjl0M*&%54imU0cL~g;{sO+hRPcX;k51l@|IZuC3@9{_$J}SW|>J#R4Z(i;X zeUJ4Z4yA5hPODm{gZBeRp>XixQK`&&RQgIS^!#PH(DU7jp-k1n!DkDGyA<_IphXi; z2ftwkw{k+-Eu?#*Hu(FbN#OFauBQ}_xhtHro8!P&y&$pBp>>}P?e6C%MNNcUO&uqi zOWw*09NXnQ8`{~=nHv__9cK|$&zXzuWinscNMIM>2dLSi*#d;XlP7>r?vEd5yL{HQ z*zp#yRDM^QxE#Dk{!lSuc_}uu!{v0S0#RJl6v%_D)4`Qj-gmU-SLE4{XVBr;We5L5 zzuiuFtyWjM_^!hrdiZ*=Bg&BMEX?;WIt!H8E@*Cqmv3;4Df(30hZV4q{=tY-)5dzG zgsPp>TM=2+;QWVkmh)s{+uVb8M3q&a4NdBgnp|e*>ge7Ym$5`exrMF9BFe6}$f0$* zrgt8LFTieIgnDH^fVmA=cHsY>_ndJA6KcijexuV|vNLb$(cd|MQ@F-I<9B@KT#x=e zEa`J_?N1iR!|FUmtVK_ zC7B!di8mR%l4Cq3)T%CTyqCVrU;Fs_C+)`&vGb18R1#HRJ7cnl*d%=0`hjozaUVZ9 zYLdC+?YwUJtA5yrRsOLJi!k4!KVInrnk6+2{k!i~WoplPRci3OA~kSco%-MNLh4WF zxt3b=8+LHhff!`35XLDnY6iWjsZkcHl~5ppOuHd4K4qex+z@CM^_v1EwE>Z-#!h zL++p)p6i2*e0OIh%K7Q@5WEUQaF+u4KcYk`E8x%~HvAv`YOw&8I`Wv;LI($rgc|Rc zCjJmy9l{!_oX5KFhz7M#?4!HD9cvZvv^Gb7=#Tw3d5Z@f;n~j5$@k|${GkSRDRH6? zhvsf@{SX`z64FwAlxIMR8r~g3bb}r18k`kR30%-TVN5pHsw;z@oGA7d) zD*zr8dJAF`@y7}a{-cmi~SwPY{a^7mp8kzOOhPh z!2G}&{Pqq01m~cAYWAa)w1-Ewv^@t zW8)%PB9Ti#eR{U2>0(U5r>01}zIt=0jdii}pf5^}HV+`)PANpyMW38}iWS4gnAi@N z627c&Gq2kCwi(&P%|GCwrz9XY+2(#*dWumB^T(fc1kYk(=eqyTr@5hV{NZWQKyQma znIQhO)8&k=n{txFY+E>V-1#n}=+!glBBN3Ab^poR*CT-j^3)Xcg=#DwV&@@#5`AoQ z-|64^Q6}~;E@<9o{BwM61v1n8I{4*F?KkU-1wADGiHHl$9)6^b5!;Y)!wS?TwI88C zC_s#niq|Et!1{%xkUd*`x!ci9yW+dxWEkAIf@W>J7 z2zN9=d=Ypu)QeJw3GxQ+xfxyIx0ip)Q_cBLA z#GS)wI9rFa5JXrfzneCG_q=zQS3<-^@>PFb7VT{s<{`QJYe(XE{7I-eWBBlm)eIp+ zP}?D*FuaYdrTe9(W#G5+ejNg@uS8dqv?83hQ-u8+x6b_>Tnw9)OM3kfF$>mUL!%Mi zEi1wa0rjtAX80|s#je2+aocDSJY%R$(yJthhuh8DfXkPQy3nvZ6op|xKVBDb=|1g*c%8&kzva#LLrLsw`W{J@kAqFi(G>$ri z)y}l>ulURec~52K+HhsE9DN@m=8ZD=!imC3$hjf#5ph^1xES!L31WIXW|(kq?ribk z6^;;zo^d zp5u&@y+2~*BDDE6d|XMt#hyw4{x!XK*m(KTyX6m|+#jDfM?4Ge)aT6}j&NSa8b&;) zhyJQp28&&Y9E!nOzI4Tk{c!|wQsvk~s=wUN#MNLgiT8q+%4*BVRhS=i2jo^4W))6Q z*lse$h{BFS4xXm`)>XHE7glXs;l3mtvoJFsu)k>kX?6}WK>?8p*79S_HShJIkE9dX zA4$jXJDv^e4`jA$-YY}P@ZI1c0=ks|4c|5I#UbsCdsZ-F;V9(}t+aduI}zepm^X5_ z(VQC5G&41zZzj_gY19uRDJ^_+^QmJfYW@G;|?5*HItu9tdQUH<+AOdqjjDnjZg;uEschUXRaeH=taDayB*8d9L44 z5CFengJ`wtv-6j)0Kyb3?4lzLShAwkrb|bjbCh!)zK~5m7ZKX)OB_TmXmtdG4uoSz zV`38U#ozMrbDnDLzM&F1U1(&iJr^s3xE=U&&YI}4kDve5$Ieg!$IpND&$v1lR_hz% z=YPOeW)`v?_4(kPmEp4Xjp6S~7XwbI1aGFA??6o9Og){y>c?pgPYZY|Do36mfC;OC$ zv3w3Tjyb-4;0S%*c%O0${hjICC;v72lv~$fe*2KCOA!OQRYq4$zBzWb?CEA65`onf z;9(6uZxEi1Ifx^TFT%o>&G#@f-v%}{GlT9J8_SXuyV0{SP4X+q7gd6v%DEmh6W@QV z$X+Z{LX}U88m-yjQf6O;EbjAuGZwIlL9|-=_&rqCI;KXM;cgjlClb!O*qNUodUdR1 z06h73`04Dx3bb=QHqO$tCjuVfg|#+qM_S<_o9aq&Vf5sq!@alI;fZOHPTo?6oOz7F za#r;>wkM6{1xwSK2*#lEgclyOsX7f#W#OB)(iY4bk6z%D4%+(M7RY;2rtbA1%%)0k z!@!Eio)C#SwP%c({h-U2u+Bv&deE7Tl_6$SA(Sj#;R%=6`+eqV?n0nsFvfd4C7VM$ z$o4^*GIY8j?NH{;tAUfi8?U;l)vECK?ZQow`yyVF*mF6{Zg%oXG?TAgnC^*?!d7c~ z(m9fu$|bhU=PmVp3hTBK5q{)N+@tT^{J=8XO_u9hAJm>+_^OR-FDd*!;`{4#htGS+ zr^h=zuuXb+CJGaT)HSe_<-Kz?#qx_i{Q_t?T#dKs~BqEW82N}hD zJfc|W$nGn3rejpS9l@SGh1a5v4)+1aPrvlixI~Z&y_VmfkVmcWJ4xF1@68i_qUhbO zSubfe1NnUktc_*L9$x43_K(63S-qR#P48RZ(d>ChJEZm+Z}NP}gRt+9mORAHo0k6I zvi%Q!+Yy+ubXgaAF799b9*-O-D%r~A^L~cB2h5zO!5ycs^m$*$9`S2;!2u;=k^e9l z2(MA4OTD2ah@f>*D%=kSBjn$(C7Q=3e3t@Hio#&~k* z=)h=rjNuVF+B^D_7>|6kd(>n%Jh~~bN~OJ=CD(s?baPC$d~L@l>$$o;=aJ)&gnImK z+0gi58$1TS0@@Y{`VIf@#OM1N zt}vjGQ0Hxh8ThMnI|>gKp6_7-!JQyKQy{dVvM${K+9}smxvi*qKFXgL#eX%Rkk8L3 zOsCi!hPOu*Mm29j<^?u`2gM!1x+5E5kYIr?cNuyVjGV!mMq~qQq?J2qG}#_FQ!S{5 zc@@5sCottbV2hBK0ohQHj|_1)6f<#svO1$h|8P2D2J_!TJ{o2^=aK7!O5mFppFVZ! zRDRPW=&7ol2OwkK904+{^KrYfXPI(YBx09R-m+PTwL z@~QN!CFp4>5cprQ1z+&@*EYf+&w@knpDiBAk``F%vh%VV^WF!=UV^)g|LdMu`5x8y zJuxHygL`7P^gtS?Xi_OXT$s2@F>8Xv1A&RvWZsMn`@K~jYfy5}FiVq!St!G0Jr z*KS1LdxjsrnWdTcpw`7M(OufDkGQD~32*s6@{=B=viG`QuJ`A_Vp{%z^{;Qju071# zH|K?moI>MTnx|a3Hih2pHP~68SH^dzIIG)O1A1_#$i6nr*bR6W;(sveEqa-rQ`V_T zh`^()=9R!^^C3ITdCU(USRqxc5;2SK;oVOR7t5K#SY!(0LQ-8fuhTx5;<5@ruSD-_ zhuiRVpx^5$2~dKMBZ~VoWcpDcV#s^Z0LfRQr?y`lex`J=lm{K(6Y+Ueh$pmgb)lBi zM$E7WHhP9Uk zo{IMBU!9GB6^GA`5WtCHHK*ciw~@~-$+l&mzgtQf7J{*Vku0Mp<>8327MjAH0kShgLh=hCJL6u z_(rzQ=RGyb*RfST@9|MYU>UemhoxYA_a$R2^kV!;79~FKJe)b4>`c%JtSX|Rq%|YS zkE`~1zZilg7@UqAhh|aK!&igkt>wY6_+_~KV^u%oAEgSQp{Kk2<8=Q88i)Q-X1W8h zhuzY%$C=l4Jqn;OE6P$4;ZE=Jhf&a$zd3s;HdGo*VuiGpl#=&CNRN&Gl?@BryrKiS*vU`Nv5frc zm}N98m|v=7PTm#Gl|?z}$uP;FA6znDp1w*^F~N?uklF3yekwK>-b)_e| zj_J`M+so=D%IfCA$}FGvjlso*Y@x%vz%>QBP18-Kaz=Jq#73;uMrciEc_vEiH0YL& z_`Dki*(#>`kmmem7V+IHnRP>KFCDRQS{D}=>^jg)zL3GNQ>BZJby^RdspT^!hl8h| zNo3ZUvYTv|-9HzY85IIoqd}j15ociKY;Yq3Po<&?l1bQ3_5HUB-~E}8upn#h?t#2_ z9}>*ZPR0mRyBZ$R*Uz@9{AUK7#bT#1Fe*HUF{F!DlwfTdrjT~%MW%)56n3o4Kw)1! ztsd?qkM9sV$jLNj09w&B7cWzpdoOU9+3QCjk(I>?37|m#lpMl}##nec5Uu@Qif9D) zJu4bn^c3~6f)lgys`Nhk9_rd7qxS`PRtvQ9i-&c+ypFsy5`|z7;q$dE>+K-@KkcQj z+qybP>iELVR?)uk!Z3sRc_&hm`sxJwOF(&O#o||&AWoZR%&&@>IgI#JG0oB)#SEfL zo+ysDvp|B`R=lW+L+NA1r(s!S`nDF&sSBuD1g-wA5xR3@@!V#!J=yuHbOvIK0=fyl zf`ydDAF&9Gj>h+Iw{VguXrDEu5p&2ikw0&Wy93qijbq~BQu41 zPeGx+T3dxx$?GaKHHT~w9TYQ5*}s&CX<@_~hhETC1y=XqtG*+z(sBnPH;@0R*P(;G z8av?ukEUi|vm-(4QdAv6WJ756iKuH0dG=$rPg|}u071dL*cEZNjTg{HvddW*R5=E% z14ir|Vl9@I2y2B$g=rqpG>Lt;#K|3D%g4NL`!a7<^XE3}fUvTOS&djd;E{%KRcy7+ z6)~u@g!S$QN_MS{?{p-yE{&wKo?h1JE(h=BNbvWKuVUgB%Bbh_-5Oz6uC9u(5LTfN zbH@Adj*l&TOVCD84}#DGdOlkY?e4iT;6ePi=d;y>K%;a2zxCiz0r;KO?BYK}s4LV} zY~t>LjCZxw!8IXOu%(47s#jwrhrKHZD(vf=Syi!n;QM!I-1RP1Zv#IGnw~w#?*hu& z>M*J#Hlfir(8?Ho*h>=SRZMHxm zHUQ&P-Sa$VG1u!`qN+$1et~H6D*|869k~cuJ_)l@T}^Wm5pF%DsP~XP8I;)MQq{nR z;&`+tp>UGt80d(mN>$AeKKnUZuM{e;M5hROn$kK<=0;dXFg)EaS`J@zl8I8Kn zn=%CSZ}|0*-8mmTYGd<)CXRB%O(D%CbiVM318+PC4L`DL`@9E-?mPS6YP@o{#zfzJ zvRq27-wWIAk6Yi{Oncjb`cCO5WsE8OE%KY(1Ic~DYe#RCX_R)#L_<-YED$-nypu=B zi&D|X)g?|*7`wb-Bf!ZBNpdMJp6OMAZh!809TtMktXUM>JpK2Hn)_MHe)v6n=8{K0s`MYZaQ{?spY>+)WJ&-d1%$w06G+E)?X8OTSv= ze=16T(dB)4nD-o(!Wqas3zYJ`Z_D@o)cvXyZlQimhFp<=xGTiaom@n=qE>4AJ~uFV z#jm?`y$FlJ)4RMokh{2)C9XRN_LezvZz6)ex!UCc~5o>4{C{vZ{y-Hg+c zT*NYx)<9uDSbs@+witE}Ndb?&x~D$QGTHqeW&eb~nMGWUtSb@Dy z$kSJDpR|aLH@9*|;9#>0fl!%z1ztYz&M?4Bz#{6~P|H$dp9K8!OF-9y2R^dfq(T#J z)DL-YNq_YG1M%i;40)QR%BX(uGNY`mra@r*)_G1B@r?z$STp(3PiNI9;{^d2<5=y_ z!Ef1eL47_;dkNW?46gv`#U<74xTkqC5HZ!`wL`_9gU`C*W@nu)V$5b2wUmI7?=5AK zi9vC4e+{`zTxzDC{4 zX={5qjSIUP`A1X$^K1sZp!o_<|2w^qwhc;wuhBb!j}xbBy?|Jj)k5f#Y+~pyHsBj; z5jQG$%B9Twd!VzO>Y{w}_ZdC?M|us=3KQbc{=zWNJmhlWC3ZIH38+ToDo_7j_+O{OC?QNoumQ)16hcxulVy_GA)yl|BL2!x?N@edzKqncD5HSf!7@n`ho8CJpPha zid}N8Vf&7!n&a&C_FMh0^bQ@ax5wGFz!cVvqoLjEf6VFEUx{gzLb_dPR|}tK>Ftw* ztnBjAR3WN35H`@)+QyMzgdLb)HCF;XJbYU(W0nECQ2c%SOL$&7o=aJ-NEQZa>3C)c zw4H{$tFJ?s*gKuq8^JAs%G$BhYT!$U*lA(9rOTT=m=I$S-n7papS){jCSCuRvPPZg z_dcNH>R%16q1+Nj@clwwN47!7t!9#u)VE&PS%7;V=upZy@Z>+EBpQ%8TkNSOX^1t> z7XQ_L8rdIM-IvLyvrixRa`EY6S)$dwWnT$AHbt)r@s^fTiT z2W-Z@(xkGz(mnMG$lt_^DqZk+;H>bb;A>PA>v)_zB!U)OiCwh2MC04cEzk zpB_G*`;E6?n0yI6xe>VXIF7GwA%At!MZ&(`rGieX3~kgjm*kq7FBz`&-|Vg5VsZB8 zu4}%5v#Y)0mRM-1{81~j#nZt45aCO_zy9x8% zA(}flNcI-&Bxk&8L3DcL9?c#uEaWU6$2Z;?!=CI)2BXzt zs@(%jvl7mfQ^G=rL);@p?Q-y-d?D)*=ko_=i&r||j69he>O8(7T)Z&alN$if`F2PC z*#KZ2Yaz{j+d}qOae27FA;PCL3tF^TtLxo^>&)t<|A5pwAGw&hhqYv`{9xHn@)I@K9l!H$>QL9*K6x~*K5d^V};NSA2P&m=J4{d z;60O*?Hta_gFkFItLu$s48~4xBYembk=5yHJL#0g{r>;`7+hawIq(ITIgr)h-Ms(c zCPmz3H}Jv{NltdBwAtd9uiuJ%3121*_S0e?>zOTX>5P%J#`lBEvf}IA-(|&jq0BOK z#FvooZi{7c^XXhfh9`M!bUj}ep3GiUz~c@ zUyHq4i~CV6?rtsqfWfSF@vV!I3oOK~@K_M>=D_X^E4sZSSK+bQd3$+LM{ZPegxzlm zl5Itxv;ArH(ger;gC8H!RQT|zW9zR<|25w%iHSwoP;Q!o?pjryldKxu&Vz3|P}oygWm8;~rCU+o5$|yU4QNwgm@`z+iJFd_XD1_q_S?dH#K&4s z7cR~=7m;N#IsZNBE4{hsprSmG7svPu`f8iKFz_OudM;v*O?Tn#h@PmdB34wh8tfD- ze4NOpM?YFU4`4si059-MJL0TLeBLSW^Zd87pfJK5)ts-A9|X>{}{{xE=6kw=7ClGlOqK)AxXx*e9v*v zlY@JiFcUO-IoWqwucOxG+?~jpm58Q zwOJz647})23$1SVY{h#hj!>_*LL&IWU>tDlK=1Sm?JM(`xB}M^^^Qvx%t@6IS*n=J zi1Y6B{(1C=j1LbFIffYQm1}_;`^g|PXQL~}?u_>LfJVSdc^nb7|Al2|VW;=K(aJ#; zdZlUyk`+8O=&rZGVbgoD$xGZ@?4KzYUJex z-G80#Fg4N>_<>>><#LL9iPQY7x%o@yoe>E4Ol{_nQ%hsfc`7B9A$iw2>twaoWfh#! z5tw<8BX?6A#!e}|)kd~0asN8dQxkNy>#{5C@WBzsaw@Vj3MUHb&eCWmrn~=HZ-g^X z*6QYE=M*Z;^V@zGjaXV-c@kGnV@w@kr?V}>ER;MpUc$&FGf?u-ojN?#iAKr#J9Xre zaFk^DOGHNj)tQPC+jt3slAJ=dS=V+v`aYD;_r}6U>_j4-2{eQgi8+ND`I>-hv3IT^ zrt`)xJLH{-o5s}?;E>4{ygMDpf)K2ix917C$D^>5z$S7mcWI(vAeAt zIO9AjWt&bpg+j*kGOWpygec^yxgPPCh*zX71qTWjTEB(uf`Mmml+bAFyU2JrcnC>n zr!}p>xN|3cUbl}EvYl6RcOwS?cd|COyI;6fn_B{;O7i7J?l5>yg@J~zv>(Bf+MOoQ zQqEOxW?W`?O>^Kj$jbPSmaDn!t*jkP#cl(eNUfOUR>FbFC$~d(5wxVnb8{i9zYOiy zr!AZ%_-qFJSF@8doVo*sc(fbOxOCWadRi)@??gl+qZssS-+POI*P%$H*sP}vbkr#A zG;q%Lt(5sJdf1;|zyxYXJ-S~^uOhprFHL9v3G%PQZ_xhRq5$~BD%M;AJz?Ul;$esJ zS<=KFaKIPj#^mfdKU0UMbX;k zZHU{3e(Qemoz}0AKfv5rQ#84et{LRMvBoLlnsyiDw*gBNMylhmMd;8}BM1G>tvy>~ zglO@tE~}F?OiD5Uq(2t%HC9#3Kw$dz^!_+31ChMP`5n#^&RV}Xo6t?gGC$<}myn~(d? zrA-tUBL;zTQv9s79(m9F9?Uk`gEc|2R>*(~mYV zp>ioj6~%}XJN#Feb*CRiY>}M5PAP6~ecRKhQUO6BI`LD)f|B=SbmF7|CPxFi4Ixoh z=K&EY2f5uWY_di1SNzqXRVHQ;GT#n)W5?uH2blEJkM{CvTw!BkfW1pLmH_0&+sXg% zuCI+YDip{VM>wI3*@pI)tf=1BX7B2M^|o9ZyUN)p#l~XyNUFtO5xOQ09yO~PuxlpP!oG$KsgQ0>z!_bds5X~E3-MVphbY*Mb~b5aHe>oL zVV{a0bu)8##F8UHj`&5V2viH`fW;@HS;}lzGmHv0d8sKd7m=t*O5vC-SWvl;y#Uw+Va^!j1i7cX&;DC@xyA^u6eWtO z$U=Hi`T#a69c0O)NsF6Jk4GZ+9es79kc3#|%Tgsv857|ZU|lQzgfQ=4d1Td+%pRhw`=hI6tY+$x4Ae|aFR&U8gD z4vd$7TTJZ`+Q5=Eoj!`5Qz z;a7+$L?2;&{}dQdII^aS-?g7EN^VZZ_c&*%w6X2kJCz>jE`YGzRIFH>v(rD0D%WXz zO=@)!-ui_rUrERD+|{DD8yU{ZscmXaw#&M&7S${ZaGP?gmucJ+DoHw7D|C9-$=0sl z6zA;9&f_aI&ab`MBbOu(yf2xUYsRkrD?rci$XTp3u4MZPU?ecWq`YKU%XamDIRMKt zq6>0%PN-Td{C>v@w0Ga&!$SxAOW_z z6>w|yAvWZpGKBovJ;TGAOgl{l3R7*t)q<7atbp;rbVB}D^iE~yywj^6G(88M2kI$I zrUI&GdTuZB>E_^nqoo%An=BhVdZx?~S{)D{>^ANs?~3QfCZJ8d$$3Jf>Zo+3cqG?@+5jdAhwfMu4(Wr|ivU;T>0}K;~Hu_(-5);p5US7w9u%h3!~NT3>zv)gUyTvO$A|vu8!$ z3DK;D(k07ekR`i2u&*Gguo41KMD* zG;L^D6|Jz(a+OIjh6fv(;0*$RWOH>3qO;dND8=Z3^&0;go!K62STD`69xlS3Km9pE zh_QwbFc0foK$g)TP^d0#w63#mv|V73xAN0N(PFTDUkPS!1B;{P*EAXb8FL_Ks&0RLglXCb{aDg(GJJ z-JN^)?niL97WtqCEXslGwVQr}tafXTz^?(msK`jzGEL6Go5Uu+Z;N*WrzUaZ_SNbcK+6FYdL*ha$q63am9<+B&G;(jQ)k4k zGtO9hnRG8ur||xa19{7iNDKMwW)2vHo9xK006xd({dAD`Xs{1`=d}$hQVa_Ez|G0CT4|35Qt%SXK`%{S7_P@7+E!6+FwHLS&+#F&m1y$2daqqfC)sAyet zz^-(9bL4R)&UH1rMEtZXwVB?r2NvZB0siaIr;$!g0}U(TrQZvbFO10D7*`FhlJ1`3 zz~$?!A4P5iMPk-=!%Z4>4QL*6)pzZcEUVw#nktVQTcL*Lo;ObvRCYxhTc`4`|50`} z-$w7g#M1AKp3S+Y%$@>2w{ITTAPP9f!-85w$njatzBA6NkF(X)wn;8tmUmLb-*&Mz zS0AN}VRqnpfL>zHyMrYYEn~@qFtED-DS$Cy{q1x}Z)1kPWucXcm5a3~HF5UOA=7|+ zl{#RzCESJuVsDqpu82Wv2170rAKs#a{d=0&4vpz5%T@5_ zxU%}MSe^EytPQ2k5}K1_9@OC0R9mE263$WJD~3q`qaNLFXeax zWU3WpKZ9wg*Og{(?O>CEm+Qn-V~J>ibPOm;eHd$)BHzh_0P=WKCOH|^bW z_P8{Kc>WmEvg3n&%-iqpV_y0N$GrO($8fMaDD6QmJ}%V7#!YbhKru}Ql3w=aax+uJ zzjW(7KBFSn0V}5hHr$V%w9aHbOLN(o6hoT=3sNFRiF^bUV#P5LRD54O#cq>7YNG34 z(Ki^M=`4$U153rk?jR4J+X#<;vT0TWWmG#`;r>dV>CEMS;0sYrL=r;peA68Q)VuG2 zvK!FqZ(*qzinsOGXh03geH_vCzkvL!9FG&G@!f_Uzu@)lEQ{zDN?a}$--u9zX{XCU$LK60x!DB20Efbfk#1D?a0zL12o5oEV{Hwit zFrMB0-MxF3?Qr?8DCH|(^-}r8UXuFDfI>+3@bElA_8`~+|FSF{dA3<&1kiLGYdCSu zAj#4i@qtd$HpC!~mkQ98tWWH~yroQV3kBq#Z?|I9zR(+lzw}!Zi$#`A0royg+l_J` z=OgzyCm1jTNyfu2;_=_N45hIs@ms*>h)1A@SPvUBa6^D3Vif0Ip%^?m&%-${e&7AF zv@kgxGn(W@zdlA>e$#vA1Je7Ew>;&EC%a*=kOj2#SRq;L=uX8-xcH+{t#%xhEcwh_ ztN4-wJ7aRhfo{YYIxxzDqPu@tuVb0c^gcUdEv4in}6roHNjc4>#8#ddenuc4`s_ehp&2{Slr6S ztPpgt9h7ze2?Y6wbQVxb&{%rE+O01mQ|(@8glPY3cH`}#Pci^E9^)lCUp*?VG}w?k zVX4IcOW+I(m8Xcms`S4toxyMB&-5Oo^8%uQ6rB-*oRu2K1NId0$d&$W@58#nnEJP- z3Lbc$o3^DPdYBgL^{=v?uk$o`PIf#;jbA_g#3P$4=?$KXQx3i1(v~E%tcKVr9pj+*R1I z3j%iSucs`@<E&liKilO^x`7$fqG-2u%7@|8A{&6IO}22WO_ zC)WyJ=&5ngO<*|`C2A z_m}p5`+3x-nVlre6PI;cp<7#s87OwqUmxNQ^@yw|s$Ymm2o`9t3*pC}EWQIh1?>m{ z&2LJ=Q6;>^lXsHOR{IEJ%K637L4(0RdyKN&I$54Q=bdfnf0ZKqvV3p;{^pgSp^MQv z^9uV4^2WZBg4_tC=~xAR%a=S`yxL82T$Bqsbjvfaa8u^xfXl7C_7csyG|akxV-?eS zR~R|W?=*ON_`LH+V2Km&?WSG;aSiz{X_neQ1cuCQU%t<{Sz;~co!~JG-o^Y6b5%$x znKR=-C1XpLFXPIgHHy7u?0s&@5?)vl7{WuKwj-9`O`xMHlq- zEOL@fbK|Pzec;@dI)IxDNpGIGp(_x{81z2X;$sIel%~8(#+gcw+uE z#OUwE-`!th7J*M?`VJQpVy4WgW|J*#UvV;efQ)h|Ujc330 z1l%p|BeaSIqD{Vb=dQ)wLDg~aF{8Ww)|z?qKpaI#X>|t7g9ooHjshAzX8CGhS*3^% zTshaHldr6}qOMsG^+}H|@O+Ot;Ly#Uoxknr+4;iF@1Fi$&v#G1Y^#GcXL+Ax?aQ{M zt=~M(#izL%vA<33QH4abe1cq&&DT1e{T(sOk=U zH|QOI&x5N&@W$-R^TmI5(_2x`lkmP>UH%#fx*9E_V1jDcBk-{@DUf9< zu*{0pLv2)I)W2Z#1I%hhd>2`VS7TJvs9`v_L_FTAMt&*7IlFUf-bQEn#NTOtv6nqdm4qOybBy7Wh4 zt}bgF?(J8%wnwgA7TDH+SQ4#kI7;g|kE8c(%C`2&yz9dr9k&?18f%3MQHO5?GNe1$ z=HcR30_pfu+xxdXnZJFMYybRKM7qlJ{;egM>pQhL{v0EQFIt5WI}%bCERWgtt{=uM z1b*fIG0XUmFdZyxUJ<8OVMexU(gZ{v3+VDe1pyfod z7l5NO7}W9AE%G%>x=;fRF;SCK5+~T98S{Bh!y9F#%uPHvMAU;Zrig!TQ(!i&hleHN zl!hAZHO`yhq%TO0&^{m+z0mSu56dz!pC%r{@n3on^@F>7-hGhJ{gm#D!8^T75&u<9 zybon^tDC664)Ea>9ufV-srtNUP!DTY_APE3{H62lqDMhl>Lwac?<*N!Z#_%YEERUl zcl~)N(s+0uko^y%yC&HFg56ElulV)YI|;*ZH89)!bn3n~CU&Lk6>!m;plPs}UXs$W z|0>(^w!=r(^u#0kz+*NRWi%&0yV&^>w5TTVaF%2?`FZ?L;}R*oB)zRKbTV->VTX@} z?(l8PKItv}w~zX~o8je*9W-s8`1@Bwl);RCvH(h+zf0QD& zV>~D}Ra|~VQkB6A2|F!OW%^zUJgHbpttbYcPW$*016e^!9R7FvHS`rn7DwB3L9p@gr7I?Zj@STAZa%;UuHqxo=I&-xoY!j;TMpMU4wR` zA$Y*g6PII;dn1p&-tQz>u;7ufR3C=&X~?#;9`ycx_@)k6KxdB=wm5?fu{qn*mnFMk zVZa#ubFc@VdIoTMjxDfP%PmgDoh#O)ftQ*ue$f#Tla?MUtV*0OmUmr!G4tlZ_}dX5 z_vlpTSa0P05wIU(ts$mgT8txl_9{I4>no%|cnh4gxS#f4{9TUkFXPQn^yr}?@*6!O zq&IW+@@+I$f00s5gq4|Uk~J6dsMU^-8jxKer>u`Tiq^|9Zij4H7`O7l7)Bk7af=P; zIAp^<&OL;2L#aG&r`dm5YkGiV-S z~j%X zCjJSRc33w!?U1(jK0XqB=X~**PUIGQT6r3XcBfQU14gQ_Q&FX?PQ@MnY**Ac1XYEy zMpcKXnv?0EUYX)k9p+t=n@<-7zaUqo7CMA>bFAJKyn?=bHQlkFfZXfo1D97da`>!gT$ zc$1%+k34v(0$0UXXNnuzxtd}@K@pyH$_nMl40&8`w3~OeaCb(g2C~a^3wiUegSI>q zau=OvEK^^gGHAY$FM!6Zsa=KfQq%Zj_cRE~n)%Qt5bn_ngY8oE0`;qrc21ZbrFCwy ze;=hn)?V=H%zW`cSA^;3={MoGtLnANW8moWX)|xb%>gBg*hSWLa2Wp5B^2p-!~4`wEoO)D*^P2NzM8{3J=jVsm^IE9^<8QY zd9TyC|Jv7`cdk_*=?5 zW4*^fD%oYc<_#RG&1H;axvSk0Si_cc<$>T*RIu(bFH@~WLPuVY_qjpxg@yJsHwb$9 zx3c1kfDRBp*LA8W33KNQLm9N{TMJh;OK0PEG4UqX*3u(t!)4=cCVq>y77NZ-8%_7~aT(>^Ti5_#BHtqzgcb6lZALk#uI{>Oly?vdi--lRVN8yK#I8L zeGk%c99A*O%!|dHuVY6_gErq0I34j}v%;ZO*PILNQ7AV{igPb4(_u9#&K+F_FUlJ9eB?hhTlr9VGU9{4_jnIt&|Xx zznpYEg!p~KQj2S~QoBh$GcYF9O-5Z4vYjUC71n{L^Q|Js`0G;kn2|7CiD{I^ct?Z3 zH0>s5J1>o(1+tL(01)kv4kkLJge1K0@_Okuu)(dFd`m~exrj1ph-b(?i7T{P{=fdG zdS%jcNkFQx`NxgN8$q6TRxUpwIkxVVo?A;cWM=wLq0tCW?1fSJ6`8^ZAZ~1SvrjOTxZ4WJ|su2wo z4+{U<5AB3W*1oXhW3~;hxj@PpGaa*KxhCSM2}g{0#GzDZjKT6doO#+tM1pFnO%{iX;ZV9{Bx`NR9M3lw3 z=3KP)O~TQ=sC5ti{?eU<`zGUPri|MYi6daL^hM$CFWfP>HWf!pP%;gFf9_87Am@_h zO~@F`^v#~8K}&KPcJ*r(wz@>x6FYF7jw_@+sq@F{B_-dy-ZYq$Jm+q$lGv}uYn7y$ z?w0P2{c5~)Z)(Kd(&uA8A1{4AHHcP!RT8KV>{V5EGaqr57!C* zt>MM9DkX5i@#{?EV&fy>@SwPmbtQkiIG!Xg|;Xmv7weUFP$DcoTf=_1QJaD<%_xz^aaEB$ZvQPiXYN597rGFIZ~w>aXE@AC@sVbYNrN0suC z5=Rw%Dqsq5#w-25={t(H7=sC|!rLfO2cK4wI*+C(z-v~=P{!}KVzxEc=4B4--w~0k z71u#$bu{H7aN^HP`P`nUAjCJ6peEgey?4h&=@`75-b!4R-Z0$X$HY%Vv>eqhozN&f zwU)hgET8W|{;|>z9SM_9M4V`V|L@vW(Y4Z3wrd)7e694v+FEHlR%@w|>tyhZQX{a* zU@=2o@UQ!J8cX;@O zbRU>&dM{d^$O~aQ2OYz4zPk_oUl;#)w=Q3Y}OnL}&1vVi_ZFFj4X*a#-w@7A4khhbI-gSDMELpuNiFdQbq3 z@O*uwFhyXe>qH+i5eEqTJF)Qa!A||MPSi=S4u)GC$w7!p4YM#Yh**U`$VB+D8-)OY zuv>NF&m{5!VHicmWJK)|dKd#5IYZ1m!?dKpS5e%3j`sI6YV3i`xt>2oOMhehqvYY;Vy0`eu2onBxnDcEo=Z4LFMkLh@h^G$%Xq z9Ssi76=F(ugnKHR-;-ue?}NqCn37!lo-}>wQ^h*i%q`h!Pi@|&yyR>SD{zu*M-QWY zPLA0kRI#%oF#>Z_#odYF{`i9*uDv^A#TD8u%NuC_^LhXH0mY>g^3*ik`}&9h*YC3? zL0XTI>qw~c<_C5SOWoQ4 zMASL1hFgxz7}qZ65>LY|L#7#D1Lc|X+`%}vW=7(AcIF&+99r2}3J(EEaX%vUeX9RB zf6m9=7Y)j|vDD|y9Jy!wC~joJ_|ah>(M`Gvl*{p>GGGyo-{Gr`-Z_i`@fQb9*RAB6uu1($r6egH)vsLr`0=4@_6TlU)?#1#8H{#GZ2Mf z;-7RA6?!BF6l4M@$%M>-6+1v#CQ!-KC@I8m7k3L}78;H_zQmC$lL2TCmbCvX>6k$3Qx#?0ZK>}BC79J_k^_B5BvRXo5sdmGMB2au4*=;;ACl=_iqa(^Dx6t? zrgEm&60*!43AvOh^S8lO`MfKD83nw!G#|1Kw!^nrzS8US?jE~SzH2O=IC#jqe%&2c z6_0t60Dq8qQY27@mz;1g~4o+@HGibJt=VmdsVStjHE%nVaFh$HP_8^Un|x@pX6hbS{I?*SUpXuK53+WKoWv4d`dgrX0Qux~(YHUF_DxnNn6;B`mX z7iL(pm8bsuHO6GgJ|X4L3v%YcuAw~rr#vP`pBrw}ikTA8F#9~@@P)ncgmi8}V2jn1 zhO)qUX}3B24WEavz@Lyb^G--Q{CPf8T@tOoSPTeGBk7Q%=d7_ z%%IHnp8nF_CY!eXJt=q|J1;_Y>k==QKG(~50%lO&NV>8?IdIuuzN44W+ip!{@8xl& zY<|14|55;Ujp>L%PQ{P%4~2*7oRR6Qhj5i^)aP&xL?e8we>4*%4`XM7SW5y`b^JveRvj)O}cLE6?eQ2=_FguUOXvEbm z$HDW+QWIpO{N>i$=ff&t(ICGyiZX?a1wI5GhO4TWB*|pmYvbH&BUYD!q9+H#yMp=` zdxmE;O`kSUehRYbfEQ^YT-YGQa)pDhjW%}lr`=*^1!W9wd|4_*{-UFCT-%#*!ELOk zEH1#s0Xa1oc_D$X3E!w-Tr&t)`ulDx7NpL-22V0--vW-X)W#TtGcImSA8@P=HlvRN z)@96$*z{=UQ8U~2rdiWQ-e|#QMJsS;;EfgxtDPb#HU1hrR4u@Jp>~L~oR%1nUnb2@ zOordoqBNk+CMukpYytTbaGshNmQU|w0q+%s+&+Pp)y`;?2dsaanUQaF{tcXi#i|jH zHw0 zp5N2?3d*5$Ou<6akP5WL+B}qoSK75=)ey1-C6>SjbWB0t77~EiKJt-Ns<1f8*MxTy z4S8c|@z?T~H{nVOec9SPCpdyiyVCW>t#fPFAQuD2BAyQIZyh516Gk)@&y!~b?lUB# zjaP}^En9)H{_eJRAp2*vd4C*l;rF-Bt=oVW`0*CfhHCSWqqe!yo+#Yo@z+whP%Epo zmqDgr&3L`pLqN92yCfnfy;e-YU6_M7nmcq2+Lcnp8K+iUHbnQ!cW(yzEuY>K$fKVo zXpdo?xiborzHvpMC)EmSK`Ld1Vi?>&fkGa!e;N{ooYXN65iE4B<J(eu8JtOpFx*oaDQ4bkK;mnT0(UUIsXtk7&bE1w0JIU*gE$rdE6e&xC%)P1j)U zDl4_qJiv9l@e9 zIPfDkvAbhqTXuu`l#whJ3v3!3J23u~VX!2R6n&r!8_z-KNr2+8@R)Af0uhK`suiA`ZU z!;l{fD2rTtHYCv)Aao@uTGB-=5Pkjag$R?KW<&yWD539Jo9CypcUR*7?7%uwjn7r& z3KPm8vC3Z_vo0BVMM5}uF^^h=liRdn2gcmLc3y@ZaiMT?8_-WjkK*eaguI=~-v67h z_kfSG%KnF+XG&($$fN)v!7wF+kN~Dpq&bLJ=L6wS;w@OpS zIG?q#0B$6F?}LtEw!Fjp2S%^l+px~froHxFP2}g$6{KFkox+@k?QEt#>1=^RulxY? ze=ZhA-qkANzBrwqQfr)Mo-As)J+LK}M?-&~XxPAp$5Wg&zQc>F*#>wKr!gDR76<*F z*mmV{vI?^y6n6;lVjzXW+sNa4AHVYG$tHvt3 z0bi7ex6-tZHq7mVwjrXh%+C zeQ-3TSaTpnk>@b+^&Tk+{;l3832GoDs1b$g|1+F4HQ~pucAn`NUM83#tcg~Qy;v(| zwKOU)M}(1y%}VTjy4zG(z0Tu=ZJU|A{68>6hm*G1iAjl7X3>(^e6cZUNSit0gy@J7 zXD7z8)DiGzEX1;e!HOF;#U8BS@zyzm;pL^#?0Us8vmh>BpJT)=u(-|dcdWH2y4NTa z-N77Z4vt}LBn#aQIcNcXHg+kAX3# z6hiwSEjX7f?+_h3z|4_t;&26gsgA%MfEE^IIJ_8fW0Mx`V9!9d(i#q)-NAITg^?+3 zi3?vuPyP!lPQI|EF>&GYY?6h(gEfcNG1Z-p`vWw}^f;M)NFm!&ynq`tiNZLX%qsA& ztdm;pRT$oHl<#Q6&oMlu2!_WUb1~ai;$~{);w0-wiMS^t(zh$7;LCAmNt1IyI}7?{ znmbt-G1v8f-@Kg-A5#cT%G`w!nd-}TY)ybHEVhZp!S?4j-)KyLH%qZ~f2O8&z1>-MO{DLyuh;URZttW5QnLZdE2H+Er68+085V{Wv@+Uak4t?S;qLW%bsr(G(-4vJpP7*{eATBBRm3M0*J#1pQ2 z3xHo;GNA;P!?XKi)=g+FaM+ZDKW2dcy7&nt*>(|rP&2QpGKPPBc=6>W+brp=x2&D? z#+65DoWAE4vF_42kqG;MxBTGx#>-16@6&)`39yj-6DZWeP_5%NcNBD0qMF|VQPUZh zO3iQ2sWCJ7dpGMB$2TP{f`7)GqM%yX&m?;D6>5ha~*cjt0Y`pO_D@O=; zDnil`l8TTey&*<~q(N^<>u;Db!kmG3Fh^w5J|G}jQLCgy$xEQa?NEASP4#Cf)a55$ zO?!z~7Gp1wqs7~hBJy@;jPi^i%IHCy46OS>Cf42Lk1{=P%FwK z`l4KlLK$zKz-#Bn9ZRfji|`TCx<(Eaha25~%e%aCS{ z;ROj=^W-(e#mbO}csy|--Nx5CIxg6V|ZJRTcpi7&mJ@g#yyFOoFdnea(%`t>{x_^JlsJuF(VY=W|nuJXC)hqF0PE$towd6#t{Q=7bV8yy(%L6&8 zE6VOXCDMb-im8HL0gd5ZW%ZVrvTxZPEmn_$g4t)79_u$JfK8vznaXkLGKP4P$Fg{|KUHi1_orh?Ak2!KGnUNlr zS3$Q7&<2*E^kZ=I*(kdSmUufr%jLEiIpAG?4JsfJr>>9I}Se=AxZ* zGD{{v$L`8{!=h?dci+O>8~e^2w0E(Xi&trLWUHklfnjaLnW~P?Y_>zUkOfP{_i=Yw zG;UyONN8c%q>0zzejdq*#JeG{1##vA{aHXdADsW#fQGQ{TPj35`n3Z6Y9yXSx`{Dw z5P$xG=Q(H9GR#!mb&97~;}nq3=(Z5y@sQ4?fX=>yJ(9DyK?x5@hZn;NQ$GlL7UCSr zi)67$FG`V4_2cox(_Y~kk|eWsp^!72zuZO~jdcDRho+gVQmeoxc2Cn{^&cRRo>eN? z#I=KpW8@Fa%v3Kd#VJRMHR9!KY(&*%X)ZW^JT#^PR_-%XHJ6o+7)7ygA_=-VeR8IXkPp3E^Tp%PQcir7}5BEfY79w9Y@!&W(C)yT}uCl=xhq|V{ zxb3%H81x0&Sx-`I0^}KuqX{=#=*;1C+V(~ZJnkO`B!`^gAuR|wlSU)CcHtgjAf@If z-*J#t|2rLN;~UwTF(yZgGFg=zbqH|zG^JIvN8+9XY?z&*H!erWklM7^2QYZVmHV95 z;eezIn$Mng<1D7+v^zC#0{%_Q%PgVS#jgvbANv6MAECj9_N2D`2-+tt`d5qh#N-fo z!1}L{Rvr?|V^NyVaR;&@o;2gyb3!)OA%l&r!1)TD?rqM4hSZP`O<|>JKTf{ys5}dJD`3H)s#N3jdlL^gSKdJQb3DAuW_G^F zLq}J-DP=Cj_S$ray@tc#l`RfMrP;ZbW17mQ?h>4|r&Rt6u`h>Ws8EBI2#v4w+UvSk ztx%3MJGGUO-_g#F?j5KqX`ZaXJo%6Pv?dudhQ`TL*ii?h7|-YY+t_+{~c@^LM(9#Ko0{dFe(8}SEzQXq2~`sud%F> zz8r^9j(CCGguhepcSzg&n2}Sz57$GQ1Z4dlr6_P`0r0f%)m89O0_frIsRYVf4{P!$ zyJ}}ZTE}c^TXYuopaJQ9_Yl7K*WkrR`o;ml=j@u=qyY-dE)~4_zhF!353l)xm@YV< zwe9II;&lZje4JO>Zb^WbJG>6@^razj!NxyzM1;8-)p$`3^D<01s{GOhHqDq6lN<|N zxq(?KHn4(u8`zZM4QPiA%o+y|HQ-;uy+Dvd-QcyHJ4nnO2UC%%9`7t*)wynA|v7wtO^@&IR+0lrro&+)XTMr~2{kIMp@>OE| zqV*Q>Vlql>DL9{4wPd{|4;miY0m%QwhaekdD&^){b!~J(d!53{^f%0qy@cuPZg;R6NOt9X@NmF?fHsJrpqiqqb1hplmH zftXuoscr0N%Q~lkX4q_r5h^Wbnu+s427?{b8So#-5XzLwT9Zn7FaHH?m z$|aS@){(`k&>VbNrwaZdPB|5ocwq* zt^NVYa;Cf~ir$M&{Xw+hPFzi?8hmIhEXvK!@%d)sVNs4Z>P)19ay2`>NQ?In&U{*c z_X6=AMR}9iwIY_Zf}*krbqh#|>;}pIx& z;bzxuvGIK7`=wg4L77JOCx~nL6ni(bvjKPh&oTY1b1c<%j-^+fVZ-6?HifXAR<%Aau*1 zB3H{YSefIE!oC)r1Io+@Sj~fCc0Gx94pu}U2FBeqzci(}r|;EPlal%#ErNC*hZ6yt z@dwfDbfev}fgMKQbLu=lUf+bx7`#%Oos&=_BQUM;2SLV?duZrWzmx!sN~PE|0{l`W zZ=V;j=S(kGL8ozxRbyO+IRA*<&-AwaEVarnxuLt(8odIA`te2wZxh!=)LlS3QJef6 z$W+qzP?!yEP>!%~kSftw)cz5^{vy(S37nu3gw2STzxQwNQm@bmEb7`)s=_*S9Uj3ua?)C5S&Y!tj}dQEc*X2HH>*u>ItcD2=FZibo%fZRUBQalM#|%r zKvCC0Wwp1P(jw;{hsMFPUtS}-15_u-}!`aeKzbDtq-Jj`ux{L(Xs2Y)JP zl}PKLv((-iV+8D-X|y+>AO0B77%BIf(s-nQG_a|mU5)!!(Prm6pn5%vA}#XVV6ZEOry`fDJeTu4^lP5WISyarx%`>K=Xfp+9DbMQQqSRT!@MU++vt}L z?!Wt`Dv!|RC~1kc+hDVqpM{WTJ;ZC&xGUqADm`k)5M@i_$Ox0|5!*o< zy?IDfKkWB~2wS84+9BmdJ+jE7?{ds9X#X&t+T*r-xv%6l`2?j#qm_fwH^D`lGdG7> z>AePu*OU*NT=c15I^(b3j1#c-urvyJqfsvDBqXw5V9W6daUI;%BYUY*ax3cE zT&hBD@>du2j)Rz1#YM$%6Kqe+u5Xaj=Wes>+gQCV9X0>VU1A$|j>6+M`=txe5)*CS zW-X5^7$LWX!pPeP^&%|avHu>3_5{a6TjBixe8+lx5#HD2U$-tlh;%Xj{VXwyzOgc2 zVVo=Yr7(QIjMHci`Yg`am1N8CO{cL#4#ymEzpoL$5GQxicOxa{i2J-|_~%&D^7Tly z(v3X`Mi0T|ZrHM!%Sz0yy=VnLJl7X>Z7Y>&^EmBTiP^c4r+WbDHiXjM&1vb_yK(<4 zMY~QZw^td3p-DFMsPhWA#BOW9oiRIgJN@unN1Sy%FK-;+Cu7%fILAHQ8h1jrgeeT_ zL;ZTC)Gt;0h_lH3O!#v+q3hwpnW*J@UuYB{FYtd(l~=wpuA8yiJ&^vTAEk@;-;M2wKzn;Qk#4v1)* zINX&I2CFcAS25sA1mmk80DOUkk1V{bs!s&B&o5KGE)2bosctNty03W} zQw?5frTk+&8+|dJb%Cy_j;mtM_Qr?|XbOh>)TYF32*EgqsbZk>nc`_v)`s1%hQ&-) zbPMz1B9%8bg$brOoHHlX$8Hy^_169;;_G9NpJcO20^mdE*d0Pdp`x)iiF}{UwIpV0 zE}dhuvd$+eyPsWl44x(6=gzgNL}(nywe70{!64}hiEG2I*Ihmu9zd=o&n)VSFV$pz z-h46f;w^aJ`a!?+duDcJ$I|-$%JehH@VdZ+1@bDN3CIm`?quUKXp0S}flu{m{G?y1|odK$fCf zhg;*(9RrjYQ8-UnXq|^Q;DXZb;5jxxkS(YBsL&@?&j)>>Rf|-(-y7T?ibZzS*UhAJ zsu-=tD7_w}5;w4A>U7lLAYP|El7ECP=hz<5UX4A%R&s1RXje*)uvHv;4%qV9N7z#w z+W>3@u+4u~J~S0o%;62Y_kBBWx?j z<^+$h7uDln;Q~J=xS6FOPo4P65>pgTf)-kJCUAIssSfRtkY$1lHy|t1ra49DPJR9D zlWq=n@%epo zf8T&~@t0HLN%T>P3i>v>(FCs@oqngrR8XxqO|7nBALZrmEI6BBvS3CQbLTgf2+xWOx8l;gUG(TV`-S(za zVf7}axJ4de@)&|XinlJc?E}GO;9?6Af)^HpVW(spuj^*IJ4WMa2V2%ZC|!j-d73RB zO5@6h*UbrAIh4kgPkNeTt3Z1dwB;Oo3bZSwK1fa!b2YH#vwe`92wMYe1+a%XW&>7; zT<+)C24Hspo6WIJ!0rS#lVh7v!Z?&rz_G2sZUZ(kaGJe1l-5fP_Dkc;J}LKInqTtV zl1J4^mY}2ARYJ2)Pha|NfVUCiZ8@dJEYx5YhAHv>B4UK;aA))QJX09reHsWyTY|$C z5Qlr=lz!NHHYH&_o0=eY>y|~G#O%GHQBGweCKWkEEqMdfgyW7TX_%_i@SCBv;Z19Q zSVxOeg`N$^{Y|l2y(@^f#lmZ0ed-vZILQ+A4}{N+yxMq@4bIZmUTB<)HvnRkVc^M0 z`jadL`|SDN@IBDHM1KssHaF7}96_)yNOBFNRK5#Ka%*ezU5<*Y>Z{SoB5@tso5kSd zjNXy`7<}&FGO9%+uf@$ZEb&L;e(ko1E$Z#+?a^DJgVIAm9mW%68pI9jwyzYcRW*29 z7Sav&QM#Zsk8`-ArTLINNN)O?$uGxIOVOV6*;6XawfTP9iOTct_kdT$l2qW6?(>t^ zH&`TL%>%dNtKibupfP}){>*Nc;ZA|3z&RJV9V1y!mahDG5A$Xj4m%jkzaAN`hN*|% zOnvb`sL!$@MH-e8I;cY)M(8MYI%R)lWuUl7<&W?c^l*Td&m?p^J7JhYuDT8dWzntWHgCC-+q-VV)U=8tVJ{2VSUguVbH7IPxsFXxej z+Ny87uh2a?`$@CH+@5c4ds56bw~Go&2}vdMMq5#rZdng^8H!W2>sk3uCv4B(xd*Ti zz-!BNPnPfcW*s@T(|z{>m32vjU$XcC=b4><%0GykwLyG+ZKF>*4xMZ(Y{tlf@L3zZ zS!AjYb37U_pf9rd4JxuI3v;Xtq}0P3G{SOW(T4cj!yL~B6nH-@(`q`Fb+0(aY{8es z;0#rz%2kc(Y709y94%vb?ZACv?n(c>oK6_rJ z%83AFC;0ZVvl>$}+W(g70j8vCW&I$`8sgxCjt@p#)%)N#E|*T3aQctFhHk`1U!_Fv z(o8T1ce30uHyS96@K3xuS$0~1u#@FHdbRODa&1yF*ZstsX@s|7>4>caFu|%R2imj0hoO2HTbu6yc&CstYymT8$YR!r(64d9Ka1D zakOnDW?E!-n+AMHZ-x7Ma3P^a1aJ8xY!a>u`OX}CRi!T+^Gp!L8U4`m1K+*gtQ3^P z>HHQu$V-C?A9`?5;qMSY_o51O&ZYrd;RDHP*JC$j_4F2e9h&}oe0+NDgi>RXr}wE81& zw7gGhB%IT2^9Vn|=__Va*@PeJjV}}vz8AQxD-$@K_Wz;$D~P_e7pL@(!C$vfOy$Lc zwwmX4C(0Iz`<>0jO#%vCitiNocT&DSX(2ct)seJ>Hj7Ux3k@mypJQW7VaJd5m%pmw9ih4XU8Uf{Pu5G)&DD1nRI_t;ha0E1hhY~!aE4DR zms`krHGi5jnB$Y~4dGvh@Vi2ILOu0=h{9^T=MZCk47X+U{I<+ctMWs#^&A0P&*aVFuV&g(3;%Cgrmd(!#9J8Q zug2*I&j{o1&*E(wd(w=@tg(7n@Y$o`3ltVSxvAL|Q^Q)}HPEx3bzOyqX;nY_aqy?o zx$vdH@Os8*pR|SA7}y&?whhv&@lm0B8}VFL*#VopH}U%!d-c1n z$=^}MqVEQeOclCYpH!KuV5K2ePseS?46CMI*x`qlaq?`TsW;=!tlgu8eVYtl@u*+d zLh^z~1%YD2pBZA$hs}ks%Yc(W#p{&fiswsq3_jP!W6j+ftif$JSiUK7nky>3;_SF^ zyn=nt3rvSQ4dju*gqsqvvtIal11xOXJp6T3_y_Hr*58_%h7&vZoBOWf-hzm|QJ5)D zEuC5Lrq}5jqgnuuEkZa>70PRX@3nqp9bq>^vhz!`{jk{^@wetvQ~q*8t6fx}{9Lw_ zQrU}pZKi};lC~Fvb~T=K+ba89iww=R$R~~KOmt&wCR0toO*;44sjYZ(&i5?sZdB0U zr&z=6vzayuZ>uHFW~!)>iBZ|rmhP)_w8E&<)cV+JSJs-@S< z7Zxlk_&8q7z7RhH@5H^*Z7VH?Zao;k7ryk8tb1?*8EK7}p|@@Y6k&ai<5b&P^-1`Z zuZ>2|Cr+|{SpliazZSe*fF5XB)4KNWVGZ^DGPN~Te}BOgmmX(!oen{@z{LM%TxvGs zl@n^8_k1E=WmjKKQeH@sTSje9ocTaOk3E@CdqH&}ied~_UQfCnFXk=KsqMNu9xRaI z1(xfo>rvt;Exd)8U7yE#`N@gd^<`|hT`?+xhkk+3k^CIwt5_pEkPi#4J|{XzU&RVy z$g&2K&~&FwL3&2)AWG;A1U%mJbP7pUG)FC^KIw4}#{RPX7T6C@I@y@XcOV~?lExMM zA2z*aXFkUYz(szC_s*i4#bJtJ5kvLXG)Q%Gh|5|OcC+*LQreUFq-h>e|8?gdU6gW4 zsaI+Xh?B(Dah4xj$3Pko4Kr!Ygg3dz;02icv<;g<62~3xmd5n-=OJN{mM2=Zfi1x= z77~me9B7hTo36JGzLYY9`T;vOJKi48Q)VHI(!~OkW5@KSjKtlRW5^>4<*DI0^Hp&i`u(B)Y9TX4Efft> z3rYAX0I$N|Ta(nneSr4?R^bPE2=^~i!?X=or2y`+G3YQ3W{_==m?7UL%V|?$ey+z$ z4ap5;fvtAj4X)^ue!=d|4_P254ZAF~S;K6vG&Uf>>mRHo@8;c?v}W)S&n7oc@RUU^-_lLkvko$& zrb50eItQmRK{cebWvx0`MV9pYmi=sd0XNE2C+N&VFwoxKCvEheV>=fT z>;u*r--k@Cwco=`I?=JVG`3(WLAkY!Z(F*q>GiY^|Ca5uW#I08xS%oQqCe!^7RwTw z%aHAtj^X@p20S$dmXZ_~-Y$yyu2j_OCDdyA8#=>0(+fXGKvo9VGeAcOdl&6Nj0D^x zQrn>?(+|aai*lLLH62cu?aRpDBP>6l$IcCvmm4ZC8|9Tl_X8;xXX1|>QV91PQ3$YK zN+tip>K*;>(hn1N7!2fhPkjP*^zg*!lM=k<5gl#9E|XOlmX5dMqGpnZMxUhhPJ|pP zRI9pe^YNxewI-DAdLvQY9@~iD+Gy8DWt3l43JHZIr=*k#LpAoe!UTipRcDiw9vu)z zH(9#dgrQiKLg4{PfzZf8J^bqLw{%`4TRYlSlFz%;0kRaZ3_c51|3xVz;`jXfxJQ7$ zeElvFhn5*Ov8sDi;0FKp9m0NKJI?LActb@2cn62S_bmck!{M)e!vOE*@Rze~Z&ABR8jJqh>#hd=P`1ALIf@A_T_e2Bwme06}2aJbR8AMjBQzv?>x_!x(e`f356 z;P648!+4avs05TUa1*+YI(;>^80>_yEhSI zzd^_Q<`jqJQE`I9v~TuGM>wqD@Bt3fNvc=c&0+rK7O%9e7ZdPBTY=dSi^|v#*pIQ@ z(?ZYm#Y20o4A6KWiG32d{)xb11+4&m_7`%!51`(p?GT6V!|V>+O|v`bIfB_F@Y&?{ z(CkxixYI+kQpMq4Jv0-;IQ)}`W}lYB-+2_6eG%$?s27c(T-0fpJc7{XBY@@f_S(>1 zjQS%5*pX1{CQ{#^uh;Otjt$T}J;LEgqF5;JHTZrNFq|ZY`pS zPd#emIkeMm4{79i{DWWLOSy*hm7yAZ#ZSE_^Av6VFvOAP`lo&+U^)ClKaDMUoHQeC z21=*iJ4>eFqF8z;&+&T6 zl#M)=T$i<>GUbuJ3K;DoNAld3@~@XEi;04|#e?RR7Vs~SDGyN&e7{bV`%pV2tiN{f zwy)*++=;M3q4t@^>mkqbd`gMBr}0?hVMn01hUPy~^zemIytZ<9I*&61@#RsdKSvf; zQ3e$sGlP)ome8Dw2OL4I1ewtb`*>*JdolHY(C8LvAB}e6Wd;YIO&x%-25|TW52rCg zRx@7dhj+-v5Hnzw%KGdnI$a{&@8b%;^rV+Gr3Y+uKBVX8L(o;5#41%aG@KK}TwA6G zS~>A}K)MfSU|G=AipN#ZPt79xU1*Nh;rw6$`Nlvi7DEo3JY$T}D>1y7_yO0QbwPJy zvn+0){=VvKV)v&uv3o(em}quJ%_c2fZKD_a{}f{uBvFb(>-s84&G0cB+=CsRfECUw zt;5<%9E9N2SeJXkS7O~Xhr-K!M|;B;`CjRT7x=Px3ZSev-p0_d+#INK{4rI z9tUlfPd+~|JHN^Y*MS!HE6C>M^AHE$?UkNJ-QeqkpB0dfNvNQCQ0}ACMxi+ad+(Ya zJ-{q6?McH%7J$#e%Z6>VPQB_4{s8GO#*?g!5^hrJ9~=Eft~e!wyZPGhxz zWe%*z`F-6@9Jm5wa2VFq@_E!Ji-G0P3d=DXpE5rt4*YvyN8r~p7p2}u=lI|gG6$aJ z?c=~Ri2{BkQwo3)Kan}oMC8!Jfyaa_0c1XVtGAB>4-ci0DMoJ}2Of;{m7y98@JH#FKgO>mK?7nR1+R=;gGB zP&?wZ-|{w=IqhzQ4GOixc3uyeZ$3{cQFocsZuInV+O{PF&fG43{r>Z7tKh#l4y248e8O& zDyF+O#(SkrD97yj1I`-A7o)emdU))|8-En_E+`En<&ovcRx_3Q)Y7KO8l(vkQJk_;nj#ruy zDw*sNi@Nj(G4qgxvGDx|&U%|?Kz&qoD)yV&@P5@r@DQZKw?rNPJIkxm;q8ElHovqk zxUwPohE^GclgECjsowOTbh28dQ^O!$TlGphw6CnEe+1f)a4HSjYgs~503$7`2K>`2 zd2vphV_0K+TJTD5xfg3HL_nVD+YlUHgmCmn=+J7F0o^TI=_EK+MiT$`7`pa!z zX*5E&;JcR@3PPdn4#`%svV{U7k5plLz-D~J1N&A`)8H**DM z=rS)(;;|wc&89Sz+<@Dtdh1$a=4P){k8p!wt#L8nI!5-I$qEC~1uSGs?UialH-dfx z^qqjy0oQNwN-wb+TPSY&O>sAZJ{ zjvOCl^;;=N<4yDjSq7H@STTAXUvW3$XMo;<87E-I-NA^f%Dl)5n*wS@8cSxx8xm^U z@qqX7eUHp>a?a>TzRDsE5$?eCUj(gE7Umhf&pzsZY-XxPml;m8?L$4%-*KvN2=ETT ze+8@nTm$$$z>5Iy2K+YQVSx7nZUS5bcpu=`0q+5P0Pu0ZPXay&_%PsofDZxQ5BO!k zM*!~vTnG3l;BA2S13m`$Ilu=1p8&kkcbdHlTbWwe(2g^Eq-WrfkakYOP!;lglLoc0eBAJN=Rp!cpJP1ZA2>| z!LDgx4ZcVl{3gm5oUoQGG0l8$M)<*zS4Ke`JS5m2|p)aFSQvlZ@ zoJvguOfA$8a2(*L0P6rp0iFbS0N^md)Iy1X1;CF3P6F(K2c2614+h)?n0g}x@V^1) z0M-Nk8SomwM!??#eg<#?;I9FnW~oER89dULUK?z?PO~(Gw<5d}anb>Q0(dgu48R`% z9tn5^;CBHJ0z3-v8Ng|Pvj8^&9s)QA@T-7V1C9fH)JtVj*&gYjR|UxoUd*AnyBn6l zJJ{s@eo5;;%_jCIf0JYfb^Tpk(^l+9Jb0nYjP-si=Ee3#kF*ZbM>6LY_IapLV0K8B zMvVfZ{%YrtPU57qF)J`4L%Z069D5D>TMM5T9_d(U-zrmH30U~p0uQQHr(&p#IrOU+$5*Ns~WMVJ1u-f&RDn z2+R_1qx%Myp=z%T`n}-76Cc~=w8DK zKyLv0ouM7jYk*1(8P8+>16uU_J!r`zfF3rSK-kNGiVf|6_5!-gknw^?+6k!0un15U zpgRpG06hoj4nsR2l6z(vGG6q+reAL@G%NzN8qjpZ2|!N(nqg=MQ~_wJA>$>F^hZEe z!y-UsfD#QS0L=$9(a;X)AwZi9P0XzKNcRJlXE*f|oy7O7c^;|SUx5~AWFY&S6-(Tcdpk095*uimEJ1aV58DkrI@-?@7gZsSZw=d|<{!2Uuzi&JL z`?9+lckyV{?#21UN7Gy2zoDr8()9k0V9ZB1=*3}Mc0^ms^yEkZQqvi4Cp*es+jx|n z+NiM)`j61l8+&Rjj;0k!F>-C!>eqMhQXX>)U8~B?v71<<`Y=Mkogw9Vq_=$XjCs(F z8IvQ=7=AjCkN!XVGvvLx=SAW0i=x1qjvKMs#UodbG!FWBdDr2Qa-citDQkp}WJ|f+G+qa}K6)NUhLd<4 z8BRbcJ$38n`v|4r92z+k@H(imTFU&_BL(>`GTwR+rMtZrXhf(k9;uV>J7qrmtCwmb z^Ua^&mqU-(6z4lHu<$kFf@*pj#?OZ=c7WU2olm^1zW0 zz7^#^%+T}2a?g9Dg^-8vejMg3EVvLuiG?EeYY@zk?9OxkOYR0#MfKEqM&9FJ7sb)b!&;(1L1 zEe5fkLK}?ruEy8hj$NWh%0~EVq*)EA@*|`f4*VIuhQg(xg#ACT+l>aqr2YST!(?Ly z-~oW2<*~{w9w~-n$OAej{d|w4;rQ*w0f;FAej54PNgoB88~pTXgV|J$KI!DJ68kxi z^ebS@XM4-Z@d{cWX*GmI@)r1KQB2v!Q{$|6l)VT)abBF5uEYH;oY`edNHxddxf`hyX#V9|)OL4oWM0&K2wU$phQX({-2&t&OBvQEbZ_N)+ z`SgZHqixuQ+rzjKq%#+^bl4!}FY?!y!Q)xAqDri<{uy>@C%m||q^up2oLNF&aHs!$ zx{H*B^WMgmjuhnqb40r0TEsY2zQW$p5g}|a3!{qK7vN<-SK|2_VPS)DgU>d9aY>lH z1~-6l3aNtz%3oHZrv2(mSxp;H!B5(WTQKq#1mQcWL{XawS{A&x%bq465u;7N_G`}` zVW;mNhwv!wfr2!wknH@rvpdf6pFjMxQVc{{^ zdH|_XVD)b*9cyn-yucnz5KruxrOLfOlj|~Iqw1EP48RXYBf{^Wnsl=9oJDc%*W`tX z6iWvmtm^uKCvo>EvodK*V}nI`ZA|_TX zPpXDRV$i_t6Zw9mM;4lyty3fHwd(0yeug#>y{qx}~Id^RN!d zr(dw)hi1#{%r2Gt`*AmMN5Ub&RCuI6;C5Tjy|V05a7ygx>Fu>c!JzR09y0@>ce@4f z6tio(=$3Byo7`nX#Zkug?<>UC$Wh9+CbndBB3_qof~Vm@s_C%msAG?fraOdjxa$<{ z7Y$AB$A*%|m8|vX#;m+67naF#>(H}~ru4gBI`v1~G>Eard=~Rz&#wmaht9*r+qp!G z7S!Z!MA$={`_(INJgd2njf4DCkJdT~y;Kn269jM1j551ki=~rPk0il^5SIij6b3n% zWupcMOT5x3oRJ)y|AyBAEn5RdEJ;Nkyf#MdMc?`=tkbyZQSTeZJ=i1HbCG|G3UYn*HsvH)H z(GqWpJRVgYT@$mj-!7jN@K3~D4OJGuv4QjdTR`ns4GFL$3e?}|JO^tEogGe?ja3J= zBu!=yz9CfW9(*;|1Q6Dc?~zvEc0rGvkq2FL&w4+KhY#i}MLOkR=~;seoU)fwl0y{I z!Fr?wCd(8rV@2r)9X*XmT7|ScU((HbBn6K{x>+~u=xBwfaJS^5^WtJzSL%khSfY^T z!Y%#MbMu4O_ZDUb1+~ZR9IQI%QL}S?zO31~Uf_|U8Ei0&3iNA0nuigEJ8KxVSy-`h zk=J?j%o^;`vkh+C#J>$Sq!rLD{W%y*bFw*W8{H$K`xVrtGy}gv3XWqxMJte7darps zykd?pJeM-FLCoxTd11pV9jYk!)D_G(q6GNV%M82R)*%Yxxc^l0uR%W@Mu%#6D!lZG zjucajQYqjRs+3NG+<23N#*`+Tbd?cyg^?)q<$nrN-w=hcgF$%zI@goxx1Y#^BE5(~ zr!p?seyd@zIU>9E4f5bymThBeb78-?46k(LE`T?m2XmG9_x{`j{9BSc7M?~{<=WVj zxut+s0(t_!<@l}0rTgNLRg7+Uo7jnP(mGKXwXqvsS;#xwhpY_YR9~u(TPnsE(6`7K zZl~h5at}5I7)c{CZBmdV5V{*r>BfZY7kcnfh%3jW(cqTSfKw^d25xTuA7)gAutdf+wGge?fg?H`K!AaIh<%&q~T-UBR(*O#!nfXS^+*fd}*kYeSS zW?)pp0OVsv4~+vJ!a}`pD?*e!uYpKSt5}rL>>7x+@-1^qdf-_h+yOihcuQ~WSYSLZ z*XgcByK4JFkpF6g1i=sF(G-UKnSV%#lc<4p_^FR%&Y}YT%T2fz_;*Nac7^kPn+7XM zw{!_1H2NY!eccNDcHoK-{t@sXaAgQ@@lzYq7!;A;S-(6FWUP_jQ>Qs0pZvI`*>VBjM!?89&&v)#d1p?U(nc}V!LV#ZmAPH zQ-VUZneUd`LFeD)+6DR#zO|vR{3r7MnqoWuiM-cfhvY!)i=gw|oIis8H+T@I7(enD zZs~*G)IWiGj;H=9lsXZqPlxD5UFXm;CwXduDSx+A*PHqmq&~n?{}M{AL+YKN58z+2 z4K;m{f5|p{3Ds>n=o|4RV|aZ$NWZ4%yPVy?p5VE4BRA@WJhb8x&{KJA7wCWBbXSP3 z1O1_1x&-=toG#r&zbiy9>T1TfOaq-DIe$t&xi`HV>Bj;~=5>Dwbd&c_PJml9<$WsMw=)oz@b%e-P8kqmyL_QbI&PPy#LtYI(+ss0K`*_@?`Eq_W zNL}r{9W7yYw$Cndd6v1Q=XeZYyu>FEW1TlNo}FX!-O|&XJ{&nP^m`TP6`;?i8apdM zC#wTkgon}}1AQLo135hpwVB(S+ZVv@M(m=l6LeE8$Lw4f?}paF%)h=EZ4$&7E-9ybUhkq_q;)X6 z=#-7xmO`RKAwlEAND;=d;WyF!&?=Z+!*MQ1bQj0&0rn8E-#j~6`WT`YA>?91DZ>6q zXZWEzVsFH{rE8SJc~2>N3MC#aK>vqA@kxws9@Yk|DQhcx;UiRfT;uLWE@HtxmS#E)HC;Mj-Uii!&{>F*LvGB}W z7Jpe|?(o`7up-yNGb5z2Y=vW%e+MMF4Upn?Kx*3nNvI%x^T>FXV9XnrMPeIc)OR=I(H> z&86KmUNoB^m$-sM_!ln#mStbkWPGs`e(m0-IHvO*5z4ELd$D_`xOmGkmuNfKieAbF zwkDUTD^T}U_$@c>we04xDb^0isWMLAL|%={axYSg7}_+^sQ>-(&slE2YJoOYq_!}i zhVk_6x8jRROx2d`tD#!+wpnRX=3Z??zVX!-s!uwVgEF4TRc3$OxCdb?;!%Tm3SW`C z&7!Fa4NxrLE(K9e2{v@~wA$agdDGax;}iUZ_BXp<$S zRZjT;?#rU|-hMgdM!Z~{8S@Yt(QfG|&bx5i&r2z2Kdf+A-YMr=8oHH1iyTUkwE#*L@qaS|%~&2vjHFeT^NlfmVl zWq8xRKh1hWa0iP`P?`qebwRq-ps-`7v<+`7W7i)6pIpjquw=oGRWy(eFAF-ulC$#J zv1m9AO$qgS1=g|+?2|k?fwjPI#PZn;8Vkav09yfU7{{#KhXs@L9P8=DK^*Jp#W;@j z^kO8(dU{dCv7TP^;~e=k>*+-o$9j74H;(o6;?ErG>Ba9j*3*kuIM&mP7dh6`i+|%- zPcMFm6Z{`jF&lUlrC)P#X``2BV1P8x@QOz>X#{+d3-eHp(G44c-uvvcm^9vJjc*;JLrPP20v=Fcc!3-qLBt+|nWo6(FH(`c^K993BvYz1h3*0I0g{x_2b!ZNg` zw2pnoF&$_PptW)=9GDx}1&%3zd4PS+F|U{AXC3>JV_m>*19pjHzj|qY*0C!b`w`eg zU|)0WTVP9peZ#R!IK6lcrQ12y2HG;vzUSB{z$$=U=h%5*R}k|@j=kfpV{jIawX(~* zk^KxPh+8|g| z5x>IzU*1Dm0@ zM&1>8);q$XFK|j-Vy08;p!7ljzEB{Qd2uF0meX|d3r-IyYiH?SU^UC6cad&8}hQ%l=9i;~2 z_{c*GGig2I{0?pZ1Ja0lyi#cZrzhAev@AO*W|}G8-qLBVmI@{<@e8%d{05=I5zXXN zB$>yktZ_y$O*HtVTsLtWst>I@KjB+fU=~|=-`VNJz*5JisO27^7&qPj=WEkM{@wH~ zA0urar+Oc0`#9Cxp!IR8)4=*T)k$D|oa!ii*G{gf%S2! z^(eiMQ>_NAk5jDx*2k%q0PEvae{lD3s+Z9&GN(%R-^{7*b^kA?I!JB6C9i3yZy%>J z!{U=>?!Pf}*NHT4>iDjhW@!#$z6x$*Mw@@!&K6l+TpDU3MaU+>C zJ>{bv8ul<1GG4)V&%}v>I34&;-n0NG|9zb5_lP;o6{C>(Q77r&xm@)F&QkuHW`Y}Dr5^Bv!Iuf8{>q0r0X=QYvNzH0 zJu@N~>-=@^NIoOTzlZ2p_bzNXU<=Y$M_PfYp77jXvcC6Dujp75*ui#y`wH-!e#qvP zD%|p2l6bs;_Cip!!&fs#0dch74+<60pCJrrr*&Q7PY^a(yv{q?E6lJ zS8P$9h5DJi&bS(xROS^Y%NTK!)8J7Ld*SlO9fs283bl=Oxc|~~_k~Hbz4UeS8~*Q` zF-*$$PQ-{K-#Z?dQbxGRwd&(#Yw_MJ=%NRijX!YBmy zY~Z6N9~Q(u`F^w97w?=SyP7D-QyKWl=c#lG(vlj5+x(HOwC=5EEeU4V6@xHB_Wy%j z4E9V#UGJ4bBQheYIl+|3ePA%j@fJ>PxEFTvdnKZlKfOh#E7ZT_!;jc_%c&S^6@3TJoNT4}&Nan*uyWWjgM{>1tv##TzWfi^@}*3A z40-NnW_Uh(BAAYHZbRI7H(u0PtG22x%eSTW&d%ZT=$ECWugBiD$M&AfC54`JlLa@v z(*=5K?>2nrKLY(t${KaGkfz5dP#)J*t9FLfz-4&J-gCvZMc?~4hQ9O zUc-6j9@gWd!clbm&Rwuej%0&Z2rSA`$@ zyz{)1R`;JE0r>cfgRm}f(<+UdPrS9Rz<;tqCzaZ8!Q9l@&fFZn#%xp%fCtq%xj z0kg9f@G~KJAK)iK@P5Ec0h^r%X6w<{baDbawt$AqI-YfX~j?^;?=B{e=dc6hhk(t*()pqEW@Rb=#M{m8HWcQw;^om`I(M+;>&veAa zOtv<+6=UpGwXDlaK&*JXao%r;>cJ8R=D_dDLwavOU*)W+l`fMhJ{ffT#Y zd@s(CZ5vX!Z-LLin;v^lDUh#$^*p^`NH`&yblI8=mzyr5AhC@Ab%|K`vWP zzu!~Qo1S7)p4FWHZNp0C;U|JV$%|1;yk~)5_K!wn(lwv#F>DuP0`Tp5VQBv+ zF+Z3z8S;V^KDy`}lhXF*f7jyf$g6-l8Uy_HwCrE39J-IFv$DTr@Gkuer?#_4`)jt} zRai7r7^WDmh4&WG6t*3{39AcdG~xAD?8J9P?26nq8FPG{|BO|=tH?1fTsu^=7b!=F z?NwwJwQp3$Pq}~9-c{P>Z&%?RxhnE*OL`Y!n{pSVY1EJQ7DrjiS(2{<(u@FZC`F6~ z-@x4TjWv*8W=Wdr6S{=u@7iKvZOa`tS;*qDgR>b;h;@VIMju&6G*VcF3vq={+p zOO)nnOgnqLBPyK6L4rNsb$`w_i+HKpB3>3Jh1s`Rba?IfUQ4wl>XJB`=Ebjg`F1lC z)9Af?9v+mmz6U?-%khfZZfG+HmZdu@gh91>t21vySVmpzUZDnyCy2=_j%j zLxo{GPpxN<-m{)PvVy##zlWEq$VaqC`q3RQy}<6w3d6s5WqI)L9kX6wMOl-q@vu); zzV`M#ziY%8L?8DrY%>0?0OQ7lmqeifi#cA@(NEXMer%=>kq3BdWVGew);=*XS)xILnAtZ6V#qa z?-pzPc9I0BUsYB$UU`?W|5q8)%~-3eh(aUbivZcU^kAPsH+8AA%SpZ;dcr>7VeQUu z+35`$lRnL4pc-ew8+8xwy~HxC{cEX3a2o{sXWBJOkdbKD4CxkY32u-;`!Sn`kHWsW zIA4oUNlFKNBtM+PMsKAdfxhQ5d2*^b>pp^yAR?oU{NRzZYa-N)hL zw*73MPSa)271D~MY9oaz#Wub5ubt-E${L(x1*liZ?t*qMvW&1CYyK6SsfRoVVoxhU zi+zphTF774Jgevp?;zhv@Jt9lvXe2=sOLz!&c(No7F)(`9B=By>EusXCP}YS-l5i= zgVsI5V-)9GTt>(TBZpw&>E18wMy7^jxDlL_`2YMPF~k9i02Hy8T3wQc0@ea1S!Rek96dsOL(W07 z2X|UfN4l>@d{wRWld`H1UJjA+rNWmAl{Yrx)n>u5ppsT> zoU6D;ZMHUyX~Z0?sK6>gyX6sXF>UeY`3?V%v3G%ss?Phz&t-00l;NTdh&mT9z=+L& znq|99CGpebZgw7aIymV>!TL3du(<6CJ= z?gGw4?PV><#j(>uq0CEQ#LDTC-9ik^Xq&m-k1%@A8C~2ai`qg*b zAt!BMr+tIS3eRFcDc;2OM}t~Q$H?rJPxhuvyrVbaE|LV(yXo__fs?(d6OBTp^OO3i z^QX>F7br6Q$@>55V4|T}F|e?0S2S@&H=6h6XfLslt{&-rX`Rt}q=SnN`m<^oc*BFg zzuLUoCz;2(Qhz(VpZhh%a9-@>GB#XNXyN^7gUgnvR@WJTDdqy75{yM-jZFpzKm3(p?#``z%_cs1I@fWFe*7Oy%H0IiJXfa{8 znT{1-Ia>uU<~mcsQ*#_#`WYrhTG2#$6^?*fsF)IYJnHocPH- zh>@i4Viwv24tU?uS%{a?dDp5Q=t%M^&3PMEH$B1szs~4}N9d!Uk~e4*E8Wv;E;Sww@bcTf2KM5dj! z6?_E3enX)Vu)z8(cms4~IJ7%VZz(=YC={i(O;tE_P?e>QB*JY2tZ0&yoMwEgReUc{B5l{XlQmf4>-_&<~LrxDj5rK5U7 zc}U~lfUYU<3^ocjRgiG>gw^c@;0rIuTyE-%)E4OxAOZXN_FmNMj_~s->gotczvAFk zlg5f7rC}5iF)Ym!3Ox$n0t%jkln}fQpyv_nqDR2C zeiIY$pd4vVI`F+Xvle*6c*;fc2E38X4|vP)j=T=gb3|WCzeX3JFVH!7^DRAVd+F45 z^kkz2p%4S>LY*?t*(evW;17kmWukGW&07l?pgnUi^w9VGAV|VOp=-d-ahCU##?#DR zg2wxP_h&(_n{ZM`&+Tka$UQK-$Mg{K6g~^~blrTLH(>L!KkM@I%KNr1HbA*U@nfu=+53;>B*A;C zLkG@`&RR#%z+$A<%P$26Lp;_;f9M8&5jQJrv@BTo!u7d~2_6oO!t5jLbneAasI<=k zf0Syhg;}5k8BmG7K~S&zDc3^DsEgzT4eX)Z8~fB#B>&Gd@4U~@Onwz|fLXHOV<2^Z zD73VXP9!7Fx5ErOE%Ke5Bj40giX*cV{4C2Rj3qE@5BADPs$zApI)c|fv8X5X?=VhK<%Fg7sg5`-)G{6R z5-LGZUkpruYINfM@f)h6*Ov)z%sHY0AL_l{6X20{`{&Z=BUTTcFN8ahqyYHStna0! z!vx3)G^6Xt_a`GQNA2Ktx)GlWG~U)(f08-Klj%(lEHfKO*02AQtWqK7DXeof7DQvO zgTL9;`b=GYA68wTxn})I_0V^lWwO4nG@A3g zDH^lZi}+jg=7>ghp5SXtn4Z=vPvMYJrl;#_Ei}Nc*~;Zn!0c#rWz;_i>lymWihjzI zu8E~Qx%=d`(=1A!%z=;O`>`X1L-pY7kThYeB1K`OFR)4(@K~$M&0DNe`2F6TxXq4M6E^;&!@+D=c;<4KJ)my-4jo`_>LTuJ+F?_ZOr zt1=BwB#(wXfheyeo4VWc1Y>zLnkiQw&E(i}{)h?|ZrmG0gSSmWW6j9PAni_%juloQUh5y$e`8>?byj!^iI@Eecter3 zYt}c)X{IW}4%x^??zI` zTnG<86+%yF&I$I3`+v69QsciB;keuLmElrQe;kj5tCndWjK}r2l-GeqU1V z*H<#)x1qd~jQH=+uTRnYV+R;9QObFl7popSuv_P;dO8tNhZ&JGjgYP!id=oTj*ynV z*Bt?6{~ac5SuV>Tikcj&m594-$>}*X4u+|a&HDXW7vDtAy%BQ&{A8Q0QZ*$~?S{S2sOQP2U zY_g$N?_IxTr~I&uyjE9>Oxjz1=}V%JYdT`JYQ(^Z752c-_W95aCHBQiUsOjdFeZPf ztG7mccok=z;^%LBu%)o{73U)V;SRknd(3`FGr-9Ryi!`k=xm;xxsAHpFDEmI%*nTN zQ3v7gc$CbQMYlyoX>nz&!5o^u%2TR8UHi<+ft1K9o zb|#+xV|+Jl=T6be%#x}u($4m4)JVyCsHLzjW`XGy~@k{tc=pbaxZd8`F& zwsjR3$P|J0_$`}x^y7dt&R_F_3!2Ce+gh}$rbw+*FB$95TlkHx!S}CFeuMzO6DebtN z@5Nh|G2J0)n>CQJvZg>ti?y94J#y)2aSTfD#tBF@yS(c$77S*Zho^Mw>MZHsmuODh zjx1^E%a+Y_4$~8&PSv}WJyf+wC0L6zB4_<}-86r;IQqAY)$X&d=P2s>&pwrXYP0lu z>z~@ojOsMD<)l;Ha&(O9*{$5`rERS??;Go= z2lJR2(jPBVRQBQ0-1jmmsl};vh#G}G2$qae*rumAK6CaS+bg8J^r1KwtN)a| z!S?%Qv0k>~o{OD2Fo9~}Gr7rrAm>V>Rcw^s*YINdvYFn|o2}mQ-gIHHz*cFcbF#Jgs`px5 zn#haga;J^4PV@O>-}Kf}#%l8=9EC0Sy^BGGWl9Yf7VyEfx{twQDZR$kH z|5EBTa2OI4iXRX+XC(e&(kkoO1%{Oj?&JQOXUIlB41d@v(CFci6wY_eI2Bc=vSD{c z4mO?lsTwKf2OFSwDMRno>G91ArBc^!M@-W~$$+aGS7r&W=Wph-4dsnWAFkM=YNKMb z+9)+Hx8@Lra>b=5D!F2Z>tkbwC(u7#G#+l|rF<*#ce7Uai6XCBWGveG7n#L!cK(}A z-k*@XL_9DD>m*xk?ewGl(A#MGFU0#uH$<#tGgv>>7wK6Hc!g2T>`cu(u6+l$NH*K@ zQh8s4A(BpcZlEl8%Xr0Nypq6KV;T1x@?k*Q@nKNKd})nS>q8`IoZH{x=_Mz9kMw4T z59PUrx5u3tcOujtidl2ulG>}^V;+U zx~{Er=e6n5HC zTL;eq6Jmv7o_V51h=-=rH{pl!UlmQ*AHtz8!;FP?TSj!x;V_Fcz>6Z^6#p}r>owsj z53)j<7oNVbW_~%S!aTuq8CtC}p9{jiTA4T1OC!Ly2*ZQKGPEQMcV8%_NT1gSe+giI z;oP87I+XeVrQDcp^-wAAV7^jHRYma*>1)9EP;Sy-^mpZ=QSJ{vD!1>Ja&O&IF6Kw& zb}Hp&Ai{PMT2?&B3v-p8?Z%xEU#6aQ45%yyjNZ*$k06cuPce75DEU+esV|oXbU(s;WrN4N6Y+L2CWS1JOUo`STy-eDIc>$A@xKG^{v5GlrR<4irB49(-ZU6bhHJ z(~M#m(!6J!U5#mie2P{YEJ*5Q#2M0V7RIpS)q#<{>=t(FbMT>|g%(a2F)2%&MYX|3 zCC&t-|D}R6xWFixT_34212ra`E38fI@WcguuAB~EOkh+mJCmN(c;{~=4i$E|zrv}ov2n5dn1UDXYpWwx45gK34SV7}AAV>E=`WWOG z^FV-B^Sg*y710trF)-0<@Y=CneXul*tnH(?MpFNHOR9N*S62Q@xJFW6yd^aeR08b_ zFW?$UExjdGHK0;be~W7*b@MH$-LNN6qg9U$sD~n|ts9u;O#@VnRAM^$Lf4=__WjIg z1BJiHtMz21)}Kb)&6~4RGVqME6Qli8`Ti3gX>R6o|F3*em}weum2Zn{t+~9vGk7y^ z9`Z`4lg2tmWW)nbm0vY=*qAW<(QpCA2)!?Goiu?j9%y@D59TRaxB|R!hqK2|Q2gUE z**{U{@DIu`j4p#XA{4!9B)HKjEzx590zb5Y65fTK7jzgnUpQ2F!y`C^bihOLjc1*) zfJl?z#Ms|AFe9IVZ#-!mFjD5$D^nkC`1Y@Ch93J$baNP1zPaAhTP(9$wCX0Ny@YXy zdcbt#FOo}xTwmTWdT&jomVq*&m_x6OY1Rqx_~vav~{3@R)YfVr47RG34(`fz;?=KVVhx;Nh zdFX~JIbZx+J2U)q#h=7*2D>G8Cc;W}C(OW|%5E6E%og1#k1_H$<3uVX1Q|#{lrOKU zFbz8kefQ>Xq|_5A<@m``B1+BvKT74@(0QTV67U!uwK{x199ndPu^H-Fe4CzD-e9~; zsSf7=ogXw#vu?21=OU*8;+7jCt<3c14Vh5X}$-@+2| zC(|f8FF}Y-Ihpmy!wQKw9m4SJ7SZF=-16=;=v-?^d)#<+<4of(jZn`X*;aE<^;*l2%@7l0UJr<|_EDNdy+Qte&%& z@ILnvokg6uKui$#%6~Sl^ES$#7#FKznkqNvd7Wa_GQ-nMT2j5vNIR%rh~O=B{k}}? zP?-dj*^V-m%Mzbnhc5uZC|kyNNdi<8lYzQjpImw;P=^JU4uBVZQO1+wZi=QCx{)GFi4 zRAs}EuQRwNlntEyF56Y~rSX=&B%v=OB|~$&XcJn%Z8+U)th1n<)ZXC%8ka~ZeBM#W)W z;N27&pJrLdL`LWj9fY~b3N`tu>{+y4{Lf_(TFvCM6__Qq+2}nck_L2h=#h7~hzB4y zh**Kjp!Hs>U;cyVdG#qjc)kSvbxzFluEH39VA#{E(lhD0RyMob8S>wRR-#DgkC7aO z$2&Y*c|Rj5K*)3;g}ZC1d=jYmHW&Z=AKXe(B6s z9h?0j$Dd!88p&zEilDuNFhfH8sAdg z@t}&GoZb8&A{8%7)73{AnSjp7bp^)1-R-$M*7tTdb9aodw%c)cG=4p|AueB6+a|`W z3QRR~feqlfwwYt^W!fFgWW&QnX)9kZa=T`^=DYfgwf$Y4xvrVsXv;EJltpDbhFETq zotLSKF`ENQdP~EXq z)1zajPn8~Mu_I<`z-&py-U;os--Q{pp6Fk|Nrtv+T zrt*zTQ#CV^7FMFvSMVqnKtqvn&zX!i-JBhGC__})&%t#iuU;CgB2{2h@;L)zTJ!{) zotMmKgf2Ze{`HQf{E7CfajJ`&juD6@crLi5lb!m=N})KUnSy zZIfAJ4Aziz;t)9Q~e( zQwgj17M$!fF-3?Cd}WB*ocb1WvYQR@NR9XY$#BO;Hj8pee(VYsv+$K+?$e8&MoS#% zZI<5JgVvCbvKIy;C)F6VgsBh6&oRy-z9@mKG&B?eVwO}zgButXubo@JLg$b?jH8X$ z--O1tu%&2qk!iE5jWb^@BG`Aeu@;BKY~&=+thQNgjDt!#x;**|%9UYOM4oYi=uhk@ zjfHg_&vVvzA8*a{0h{pYiqsZ@Ds`YI^t%B|5ie=^hLxxRJdo(3t3^?pIeaHUv#cJi zantwi!QD1Ds}A4G|j9Nl7)YU>gyRMem-F` z*uNS^Vbn(oBLW{7P8ec0XKsF`O{FtPTjMx?h9>H~8u|)=E%UpWNiMKf+Nz4(2;LlM zNWx*5`jZ$toZ_J8TZo=_R69BUVuOCOD!^vP!Vez&=D3+!{i(+Rlh`#E@*-Bq=F^69 znfDx$r&hy1q7J+p(2ne$a)Fsxlf2?-#yZ2-&3seKOnNvoyIBQ@Ob0}6@0ju4xJirI)jDOEqK7_1=G3l*~p6K;s zuTylK#^L0Tg?7Xx*@(7}&&TMMB@5{R5o;j9tCu`+W*>W7l>f3^Q4P3=P3etocpqQa zUlX?&`7K9*_IG0)2?2JmX1m(%FyZnNa8 z{fHroxgczELfHDWq_sSeaGt$Q@B0Jz5;QjIjuEWh{LfI+;6`ms6TQLA%*mF@h+leBaOH9$HGJ(P37zT@YD zPaY#kdHz_+fo<@;<_cZK|cvC^6DpBiB8S$Mb6m_hGs<<3l>qb=42uH@Df zL~z{7kF<_#PMTloNIbtrto-eEaF{<;aKYz|i@ip%Y|a|-c(1{Bz{$5#d8<1nU@c;e z*9?|oScVxNlr1*wFs|%;qO>D_)JBHWr_Dgj$Pe^%GJ3*B!-#o&F|>h_Mefb+L5;8418h2 zqi1AnjllIXIP~)XX5yTdKTmfKoqLW7XT2NkIA>F$GFTa@1-gG97%}d)N@s)AsJ)?H6^c0!-$wkW=HYkRA3N zPOdSMQqkMUFlkGD%*5pZX3B#;((C(^r$TNtR`jlmUjofJMtap#BCmt2(_z}~j5^mO zZ!krh7P&}9$F+aRk(Z9J@)b=W22!n9b z1MPfO0GbX)7I!uQJpliBmj66yu_$AYF*dCh&&coF7K?i!dB4j9D9kzozkz2EU!p>8 zFmf3O>X)RJ$PG4jB8}Yp#uZyCo#Ps5Y_8T-$lbOJT0;|J1lU`(Nsw=UV5^YN8Lwhr zt*|Zb@3>Z$Y6BXGiW0dco_15Gqwd@#+;JxK84lt9R&&O4AR3-Y_=1u zHN{^hcN;k=p4F$%^!w!Z^^n*))?$VA=-=+|=w|yz%z^<>?iL& zEMJWpNOH{JPmfyR*-g3X0dF4y-n3S&PYch4AKHBAON`Q&HNg1y7>m6Gqj}1ht~Jq{ zGT^t3^7A$$ILv3{e3pD7=0Fm&Pu^n#mlqNa)M@l1I?e_7vRNnYS?812ns%m~koOz+ zIL)mGwIeW&`Sy12`Jr0$9kb#_UZ8g;diNR=@pQQUF~}lDr<6ORFIAvbyfna<;5xR> zg5J=b`&5~nZu7{3jj^~M;vYJ_);;I+hV2{Tz2#2Lx!AxM(|lKLyK9`eMH47PE{~jp zoIBQz!c&e??wGvHwt_j{ZQOboc&o9n8qde%JmuZo$LQVMHPv{ARPQ0zL*Tb#ta5Tu zmm^yE4@fuhef_J>EFYT@?c*|HeN4t=f0`M!7(d2uo>3RT7mTh)Ib8FM{G;X0)JF0! zLbwB)&iT0XB)=MIE0L$%IlK|kg&#d8{}OARZDdXGQ<8y|3~v@xVsE|elnr~ZLoAci zjBG}3%W-))_L#j`Wi_~)+rpUXS|+<}tAJ5_Xc%SPE@wD6A8Cius$?ZCS7NA;jkzA= zVW*Yg?s!KcDD9PFRLK=`2KIapupGjZ2$wKA*t?(s;n;52D;u!~rQ3#OM7N+8b~jGR zGFTCM(El}{_i21*+h%%QkFq8<+x1YS#iG*Uwd3z`z1<(|zTd@Hep9=|wf1M~_VZ6X zs$UDuBfRhWgVQ4~TlBmVQhW8bOUc#HOY0ozlFN0{`Ir9gZoXxVd5LR96d&Nu zjWI8EJsQ;{L;bGqj68eM8F{XKRUkg2NuC`a*PJ_+?Pr!Y$#dgRU~S?)`*?q6=TJV= zy@A!Duh`zlNKq+x7w;?n$WdURJCtDk#kM}SV-`~8#-A&0bSy{8-1uyauVj34G$(1b ztnsAd31?2bMm?fW8&b8OWB15k=Qq@99TVFaW`=82#y0tDhV?B;ZLP)Za&znR#+1mC zjm6HRNaar2(3r}K?83vgyNsD%94Pt4O6M;+3=yhxtp#>vU-6lk74 z^UP^u=2XbK_)$35lj_5@;Ys$o7lGqe$TyhSfKJc{*mQ^VH_waCXkW1-K`LUjz6yDO zIi0f1>1fA!4Z5tMmZA@y^h5y%7;IRh%=H>ze6c*u=jdXZ;pI5Fr}L2+{Y<8Lrx{oF zbL9A~i_#;hA44Kn_FFTKRRUYR2P+bqBcQO^m=Soss|@zcz~^VXfx!Y} z$?eDJ8w(b^hP|XhpHNI|4HOr!iBI$wYT5J{|GUn~z7KNZ&mo#DbU&e?SPeUm!IS`( zJ_cz#V58qy>r6o&T_b56ElXvjKX?dEuiL5>sr{X>e174&Q5A;ASKp3k_)GhC}=fpMDb4JFvIY2ZH+J#@8 zZ)uLkkCJE|4{GP38+=uT+-qFzT@5UvS-*Je9;XJaI%8zu39VPpdE@gx$l>vZu)%mg zVd*Qpz=~{n3Ra|UX0uh@e|eH{G*v*=z3WLxl)GPglFqqIeqVoIx67;GC;GfCdtjY7 zZp-CjCcsSsl;eN7{4bl!i&BLzLux>@Miw~sj|^ms1CDI$3EvpnM`!1wJ|%sPNZ28; zA<%>+Q&5ONx5$&+gIAdG1fr{R5b1P(- z`KTj7{fv{pSOVOiaJAN2HhZkq+zh%x&!uZxDtbHeKkZ;O&>w_-C^M07-@y-?SCtH! zAa{N0aL6ORf=`Q$y-Zs4r4l&^oUkLmMDENbDsg|9d5 zT>Lu5%9Jm(ap0jkwrYIcwGU=$e9NF`8a06r0DqkZe%l1%i9eRgS{L~%aY5C z$YXu`=dGxP4FS_&ScH>YOpQb8r;yRBS{k8|F#~In(IK68&8F6hnCnPuQ+l@vOyCXB z-3N0@fb*I`D|On|E9WMMJYm>a5H6f#c1e0*THUrS3(zkQyuIK4o=Ckbk!4#y?t*0{ z&?TH%P$GwH(*r~e1Z`OX&T8`)q+XWa-xlSY$u5(5@H;iollePF>Y~gCpc_Cv16IYP zy$-BY-Ks~)L5A)*rItY(;o!P55r;y%n!PivwnLF!uzAi`GUzcMy(tfS#uGmZ~ zsq{Ch?%zG3>aHwW;Ijc@zd&>fP-yHR>=khi6jp-UTh<>8Ryt=wzF-6wZMcut*ZBB6 zaYe!2b-Pl)D?Ue@sMhfv}5JN z7Um|bzVr$00V-jZw+!?WXJxTxVFh5O8f?sjGxABS$oKKrjK6CNyq66U6~ueTQ5gZBnG$>`#2&_DOUjyl(lv2U~m%6fS__5|a(lrlg`rE?N?1)aSNO4BuUW%3O@ zdnc^8FDw8?R3`W9J@O6PLF~$~>b?-^6TOK7jx}Io@4WTxfGr&IVioH^!v$>d)^SR` ziBzXejr@bafPqt>oJa1*wa^1PcdfO#L{M?Y z(FH14dNoL=JuJLTXu0)(;Wgk`GtzsY$v?1NmW%c%Sd066yvEh0oihXZ*53e5)6Etw)RD)GPp5tDHmOt$Bx4)d)N=Zo_S&dF&F zfM?T(?Xlc0+UJ3JQ~Psrw)l?JftwLe@O#i1*Ya_@CYJAy4Ss|x+n<{Kal2Y~yk8C; z@Amwv6f!&HGZnhlxyqf3Tj<2xRR6o)j zW8UY~G$Sf#OQT#08kXo&8V}ZT528_Dl|uef|Q2VrFlx^ zbnO4G+&{^~7rhQ@@?*>EpdX|0yV90~9J8@^<{*cV|2pWr5;;Hjp+_Ei_z#c#;o*Nh z@~?-_$e!E@k0=;5@kW7PVYckUI^sC)s0wqv9C!^Q{Y!y~P50fzW1*Yqc>tq}o$iUq zsk^GbtiLz$zk^jJDm4nw@Ni}Rh7`witL6rp~48LAn2I|&qRGs zmi6~Y&w&qg#PgPOcni+WMuLMaqZbelXjMjvrk|TWBLy*1da$2&c^;s;mZwJfR*Q?o z#RaAC89P3HR>~fDl^rWI%M37%B-3b7-LL5*3a2PNLOy~fcApV=;ty6}307bU zR^S0S#a2kLVq>j<6-$ie6{n`<5d1$h%OyjwLJ-l5oMUa) z+@u-?L%_C#T#W5)ea|^#&qaeO{58gAww-T3%^!D`)Ke*HGhu%0%+}gytGYP?bu4f# zaMy3aw}|iefo z4y)<)-u1=Xgh<*x$a4rEtnA&EqeCnpCh&9N8Tr0^cG}P3S@a!@&dbj8tu@Iz@Qy}k zqiv$VPMR1PxnL80LqBaaa7yETc^`97sPhsfPhUyESK50$!Wsqhyme**y$;~tBVhe3 zoujy;n{wIP+3ED9SDa0)M9I*)rv5~~R4T+A(g>rVr-u zSw)(5KjV0s_$9fZ=|2V!?bW&o%9K2`@FHEdRnKW#ybt2G|d zUFKVYcpAso;EAe@bFmlI1Aqivlv~LU15WQz0)6@E2lzqoqJJ=WnTZ|#RjESMSe@}i8 zGUjEVqPC;PsAx*jMN>+hydT_9PkvTs}@geoC;6(12)+4xoEjbNKg$THZV9> zWw2wvlPTA>N5@nl3S$*u?fX^OCbLxsoWq-uV$?67G@?Ir>EyfRMZm-%_#=4aEk#B(#KVvljuc*-Q!}pmI_H?iR+(WK^Qb^fJEzXv z`~q+vtb}UBCv1;aKLa`hmiFa?@XQ_!Upi@<(Bf)!6$csRcIUtRG+qaCni@&cqO8=6 zUw~ilvvDn~8T~Tiq}cR;tJtMOulz>sel}w=P5@}>^qw)ZSrh%%_r^lQJk6Fp>#{Z# z)|Oc7=Boxl^899p^5r>Q9=oRFBuQ&)ob+A567Z=k2rqpKoq70OGp3Qg5$ZxrV0e#}`6u5*Xx zY|3|YHfd-Z$NZhe{JjIn@}XZiX$R=nfZy>4!=Y5H zFq~58;fJ=-3jIIh#FARb##zStAN7dr1li_bDBP1)deONc_1zef& z26HjL01`H3<WrF~8udk&I>z(l~B1GqTlSR=OnHnEP$-0Wil6TF9WIGomlh|mD;l5LH`18O#| z*jgFkF4-6}@Dn5NP06Q|e8~@ZMCEd9S-BijMmseZ_2_YM=4`OOo^i6jyQ2zUyvchS z)@*{WGm_@9**gv9zNpS!;5KhC5icqsfV57+^v@YAeNn-4DQh54BdjgLbs}5TLBuQF z@4cG`E@*$Jzo%znUsMnB_VyV5-mc+^vizRo^o*ByPRoWk$Pu2?@>J~*&k3A#BL{8( zFh1}WZw%3%5xkc#r})cd;3UoUN1Uv%*-tNC~6W(?NXzp+2 z4^FK&Y-uL`pb^-+9efY)9I-NNutx)Dk@$)Wl=+WfpnNkpj~f|tRA7yW^o>JvYmCNR zC7Ea(_5K(!8}f2$F&bB2v9hYA4Hgv@D?4(y5 zF(RGcGiS%-YyDpA&Dlx~my>6vWJ7E5Cj5|n6uuHa7}6uc_>cLMW4yEvIUw)-;Trm8 zfOwV5{~x@{9a~&=D){&33)Pm>o1pV)<_hWB2ui&ha!CF>WSU0Ko0yMh<;;L=)kZSa z3tE+u77Zy@d_J8fBqvoQO$*C}`K9B)-vsvqJJ>VFXb&T(B%U|MHy3bO4VWw&kA1CQ zKNzz0*?~hkF=N;zj**qU4u0rj%fg|3gIpRb=zXttuoSfpR`avkW7!Nr;kGUehuC+C z3wzSW10O$$ohRgv@L_2!?8di52e{}BQ5B>s0?iPth?RJokFT%I1tyl3MVwDJbK4Z( zLfUcjwUR;mm-f%%%>JmC(UyjY*GF9$T2rk;yONG+_QP`b#!t5@hRy)A>MwOaZk3Yq zdur8l$MmmUl4qkebJ3c6(30F-wC)(S#zw7CbabpfZ950;9PErZN6@kcRx)VbZ~rtd z#s9)}k2ca4cn2N$>6R#(qiD&-|J4#D<@ZE0%_dyby3jW=hNQZX%^EcluPKMF_x@d-W!RK&el)tyny(L}ivdM?r%Or8zfw%;35H$HjC`K>NiA$vM!x0IJn%8t zYzsV3aFE`*LHAraNz&?@njDa98cA=H=#OE-9?*MSdWAx_jfDQxU}zamaGL>%395uxI^8ln&}q<9>|1C-YMDuYXE3^Kv}>_yaV(|1V=Q;_jZ4P1 z))EbRg(NS`ym<-5I|b5U0S)EM%BP)-%^2nfzt?z9Yd(*!fQS27o74GN+hS*ihnZx+ zZZ*;mKAg#?O#uF;Go|2+yJ5`Qq{ccOFhcqU>?;fH`@R(In8aQ9aT`cxlHolmGe**H zKo3#chnz9ZR}9d!&=bdg5sfHPb@ij@WSFGz0gR)I;b{d_CTZc!g#He`pdSbw9kAeZ z2Pa*>T9;wfnyF^wu`NZ}zxUjg= z84K+xc%_0Ls^gn((uRnY<|Z73^za~+Ms&xe_?UXAGj6^r4wU+x@Qyk^x<61guwu7$G@%~3e^5Nt;tOQn6aKNp-3H#i}<>g?o6h49dB0&0H5+_% z_u1eV;2?gIOI$)WleBMA{owe6R}TpQ;PF%NUJ{9~XNz#3Qi>D5>ouDO7zSJqz>|;8 zi~QgU4~CxUzljg5Rd~($_GUnK1fQ_tJh-{W7t}}Abc8OKW*tzp#)c#%%t#@nIAOss zfhar8D}-SV00$-7qpZJEa=Nkr5yacj`01=TN*+CNh5~*j%n(%FM>fWqOJyb(``WC3 zgxcPvZ+x%i;-0gk;DWddc8V?eWFe;#CKNE@G_Sf_yYbuLJE1h#kvAd+fo0VU*Z`Fj zs0ED}Sf}&)VFmV8!7-7UbS-$K6MDSBsV{`nKpp+eO}ctEp)Z))IcfVNtN*n6%hi*1 z$fpWVs6>7OSzs)LpHlLE(-S<7lH>sa_{qL;Qd=`K5wVuC4lO?fJ^S6zvsc;kHkh#< z^46vlv9Q@(u{9eO8I0*-=mfrXBebShHQhMnnjd=&_HDPLFL=dEzS0jYRS9nv1Yu)t z^Rf7gSY+-BSBqa2TnjGlB&$EN%-9xYCouu7kiBb%*Rsw~5DfiV#=SENn0{X{DFis# z)f>DLGzwk8(}0Zw>TswE)`$JUvJUF;li?YH3~8VY-nM)SentTU?l}#c*)%n@$5nhp zVjs~yza49dE!S2dl7)2yJX^DeH3wDZe}qhZx=hX&l^Nq#1>TmU&AO_Td_Hgr9<(6s z$pTEl5`HA}bFy5XRVEM5dKTx5PaeO0iMOmbun3+ive=)Eho!K3T3PQG8~FgYU1n0gAedmXM3xLPCe+}e*N@w4CYDj zh<(9*J=J1Y@C<&L3CCn1sW@L+bVlPl;~RtJvET; zK5j;ot@EQX8=Z&;RW0@hFG!L11PMEk4xL`59fy`PnRob(Y-Td1`w3Q-Z!k$LyL@fA z{G^_Rzuq14lSXT?>o}!F;3scu^zqTf{oZQD2Kz2(?VOj>vMt_}o#^4zN@s#U9d_}t zQs^=ZOUk$9YbGkYSa)GHLEB`RF!qb^#!XQ7zP}oybObGrz@8j@_PBgv2Q6=CJ;6^gXXWzvtkHGHOD)Q`sMQOlW2Jh@$VB;SAlZ}S4~W1z;gRZE@MVdh8L;M3 zLpq}?J6fs|py|8@5V!idV@EwLvYr_$g+6b_3a!C70@4z{4c36mt}NJl*tC`S}zz+O|JYIpH3@2(N;LXB)&L*tzy zJ$`X6d@b08$W!=|9u&ZpZA8zoI{Ny;zS7Qe=R=p+EZ_+KqZk)GYHgA)#@7_EckFh) zUr)7O-hH(6aD8|Z^upNG`X(8wi}o}4MGf(LoYR37Tr)8lS-$XX4&P{%tqD1x0sA#1 zaKkQq|Me*sZD`9KLv5LKF@Rkkc8-HbN)r(Gm-98rcWrtyU{jflP$(y0`%A1z&>S`mveLBIOzj+PoU$xSsP zU~W7hL{$ce{%26%bIeK7`fOl3h9G zi|g05Xrr5K!asv&F@stG^{W0E{J8r$XPl4VXa~HHWlO1-s>KV4-dv3_?+q^KptU?1 zDR!h)wC)TXEj1DhEjj9ezpeph($Uhnf<^LR%;}`9S!DuGJzE-g`OS?rVwNy^9S84H zoroz$bu*W%#ok~DyHF_jQYZZeJ8MK*4R0CESYM?qyzB%&>mn#BmlqoMYBj#{-o>`j z7-t3$`DP2rShA&0FQ_|WnSWB`&ErSmkz$O0XcsY;EwA=&-@LbuE8Y&7!wqOu@0EX{ zUxeSg^mlj{ZAhxn-n=%s06)>)x`#a*jI-IlP-lY?mv24R0vLjy=7zTeEu*Zk* zY9?KV?W@7dV->*$687x8u#3?KRLusgK#}t-GuE+oRhBlr`x2c%S2w- zn9c?VJ0|DT?01T1gK~$eJE`ytWY((g)WQk*q?7I*vh*AkFp6my(<+h2*DR3Sn~PU_ z%X??*v8#fAb#FL7Kh1lzpuun&sZ3xssCmYE&2PykdwQCO2F%2a6VDXDYE)#+(_Yva8Fe#G@#|JVJL%c_aHxdhSR7+t8jM?3jYPH>@&d5%H>Vo!qT@v zrN1qIsLyj`mo9LmxZalkraz9mL|0YqlDZj+HSz+$!>_^yFG@OaVn0Wx?j_jK(LLb@ zMA7D~PaGcM4~NBRc-HD57mi_D45$F5xYRQJxfCjfmffso^rOV?)#e-T`|xcVgYK zh&`cVMLYw3cdjp^*@3j-BxbNa%rFgZSZ^nkjuljg$fu?ao)NMjla0s%{|w5N(#L}D zq0fcCgde02hVF%@8xLmqj*~RINy6gNO7Q!Q;0BBbXCMt6g2`_1aG?YE%WytwUaV;M z8NrJf??L2%{b>E1!O$G?IQN`K91JBRCSSxyg%Bpc3)I%Z&|lssJEu#s4cdm6!1=u- z&p^$0p=JlDr`h=0TnD>19GV=yB&!-03#)_`;KJDOm8qWLFUIZH?~AWcd^9c`47~z4 z3@v;K{ju4oy~Ig=;kr%_zRr*9tOjr682B?vtqlA?to~80|Bz>c$20fX&AKNd#vs)R z`^rIz5~@erpF-Qg#}W4(gIy@Bt1;($j>&UNn2x`C7K%UTqt5HP@|T_LZuk|fCnXM^ zAz5AIq&_b{K7Ma+qJD0w)<3GtbNetzcs*JJPGlW4WYx+$-gi3KFp4PUeZ9s6)*b`f zCN7SLw?l`t({m8~EkWWmJ*0m(@w{BkngoZ`e_@TdL%0AtWPD+2xx59^iF^Gma;)us znXe`upxc*bjy|mFxQG2DwD^XV&J|mg*66bo!0y`CtQy?}?Acyb$AhQ(g8Xw^3}Vne zKE52X${rtKX>3NPkHbDlsdq!iu|kf+se0Yl{$=!0j5YgYEo0eQt14HQYs$6dy7H)U zZa@EG3*;<|us&B{eLjTvo!2xbVVab7F+E@geS|M0?UA?W4>~#6@^6<{>q)bn%~DxA z{1~_Bn|(Rn-WI36sOnh7M0YG@&juU1Nrv+-B9?sPfBwtF4Wy^aOf33x1Y!KY9|v5Y zeS>yn#ynLz`#JefB5!T%8_-{1;RSAh1y8FBbmcY8H0kTsanQmaCXgT8NU029Xvc?2 z#e7#P_m)!W=tH1YeT?+?sa!Ncz@kX$snWjB={xKj;n4H}qqkjbST-1Xyua&9%1=9k z=FnI{`;zXJFg)2&Bn6A0c@gcN6%K7Une3%qX)yF>SfY}5fIknMx~{{@-gA<4jHHFB zLb;rO>{nu=_~-8Ur!|6l&mLh!K{n2)7%T6e35!UUX9N93RZ&;hRLGNU^I*$o!#A$3 zH!1jk^%|o$LpkFT;Q`Zz{dc}FU7FtVFKAp1HCHo zV~S(aqW$~jkJK}~rJH%!(-O`)S~WU0aeE9-$2?yQFkP>QvpS&h^j;BSmQ=qeYdo&D z=!`9!A+wk}w~bGmxf#E@{>^X8q8oSOD8%`4NN)o3os1ouEzg4lhh)6dr0JJPE9O8s<*C4wh!&nA#er8e z+0ER>NDq8hOM_CX!Mr{&6D?)GYia+@mWq*LuVr z{kY8+FEVL!e32F#zx&qz-C{{;vGk)BXG(v$e6z&^+iv#zW2MC(n-c=u?H}9qum?N~ znubY>z3}|pJAfga4XQg|UB7ECrJW6iJD5qIe?fA!4+Ti}v&!qNkB-yEHC3<&<<>%Jx^+#}ubzbXJ3*aXbGi5BxQ8mZ;%H`*cc{wq@SJ#_GRfj`6 zLrAhmXSsyd;NqSyA7TS*v#&n%>Uvejd?n?|qmY&a<3ck8y-6QfCGzHy!=Ho(;77FN zFyE2HrWEkDPeR?wb8-Q1*B&_^G)Oh;^P%}L-1e&2VEB6qy|ex39kB7Nv%#yu*$ZAP zIN(g&rScPHM6k;SNELeg1K1hXIhy_ zHS5_j=EY>BTf{5ke+B>8u_IOOkBpTbW3@cM+8%^IxF14lquiy;bC&|M3@lsXwlxA` zZ^G>-%H1bs%@=G(5_3fyZ?}jo!HYpAZEIKRTd%D@2WcDZ{qdVEJ>{C@?=-V}Ka~%# zh#u9E#4+U#>A>aGz+0P{+qQP8-um&^X`RqF&wIZAra$oWk4u@^_`7O+@AI1Vt7!a; zy9}%Ian+ai#^L@|aaYP~w>+Dm6Kh`eT0z1tlA9PZ*7^y~w|4#aoBMia8zWxXZGs*9 zd6#~gi{~zFL$~}WxZYbZpK_ibHU@7u7D{0M0Yf|o-%mx3m zs$kd7E8sO|8Y}Cl_v!8z3GzJ86b64EsBsW=#EpRMyY0QwRPVI<)HMXnU?~vcU&6G8vU!L_@% zrBBfPUiqo~-+6(}+>Z!SOW}?AR}0%*YFMi$bK@c3oxZ>ILlzs8VlPER(VIZv|Rdd)T8Fq8L{wm7aRGaL`Rvt#7MvQ zE5A#X-v^9*8^=V(Hy*lL%XUH{)T=Y{7{g^n9u{%UAWtCfGR95Cnw}~8N3guRiDsh+ zcsQNc%G^{QySNVHx%N=eEm)e!2~jG#~h5 zcf+D`d6)4%r_c^Jjqno5S|NwBYyuwhrk6Ld=21ucLwql9;^2MSfcpWN&s2k7Oi?S6 z@!T!b?jILm&31wEej`&(yOQ@yOJHrhf8h$~JM_^ky@N2nDy-#IIMoK19 zqL89%eGHl+AH(aG!@0xBUgVK0{wVnnKI;Xq)l7bb|A_V{;vEaVdLo`*Mjy2P5lSu= zqhQ6m3Z>79kYiKC<^Is~LuII^R0cZgncobRu?yF}jQ`2LB>v=E>idYFOo{Yer}RA@ zz4~x4()UE%zdv|u-+86)I@1WGyoHpX?mJ&jw1V!aqLqR%&>Uwhvp_BOhgP6}TvW_a z7H{dz0>YKxKxZNPrSlI*be->0`a`po(MSo(V^Eb2k}?# zAO64Izys>!Hor-rmbMI-pdU*uYZ`de+0el=hn;LIZ&8;o6`1kd(Jz)^?Z86q*#Xs5 z!(_G0#&r2phz@y<_T`k~=sJfP-a)Wuc+7}bQM8xM+r|_u-}zPOLqrC_-VU3mVFE0w z(kJ?N@(x4rGk{=}+Kf$WjRwcn2b%DAjo4!JVGz?G5gMPcIe{ZM~y6IOiRBKgl2quvlSu zGg&`>T5E^rs_ve9yq4kxz^I9f&=X7!k*;&ZpBhM15*)tjQ+)BX~)9Us+V zJE#b1x|4M1K$a$p1UEW>7;zaEWmsGg&_QLC1W<4ziVGlUA~1r;*x-iZ%yiO$?hr`d z|8vgi5E%8H@4ml#zwdYNdy?wssj8=*dTQURa9`}e`VU$P`EYJ^M@uVn>CIV~MOoc| zwK+Ev=nl15X26{TbOv9F)iu6sVHHm3ukqb)Djb}=uP~9h3KPG?Ou!mnj*(ioSaS+e zbUyf?|C2zgc%S&WcuFzpO=yfYF{?u@BT9%>p0i*K`F)vYR> zi+}M#%85ptm z(PnZmeW3S&HggKvy>#$R3yqxv$0!X zjv)tU%D&x4x7Ak_s&K!i9lk2#4|^W=vc%E2%aIL={U!wKh+MjI@Wtl4N6_pax9v0U zxsH**jONeqLVL=*V&uJ6ulZ{vYV{6prsqQHnQFiVBW{;ki+7r@weP^H9_1s<5eZbLD6~p* zp9d84dWfa+(at5BsN-;>%z9u;{fCd?{-MeZSpVQ2oVIr591L}(FNQi&f%nF z9Qec?YzT2B%-e}uUC6KK2M6w@x=PWs);G~W_H_2i}^?613tzZ&x`Q-ynKW;;lCR}C9DvgxleYp^$kb{Q_I z4>PUGjA&Zwdqg06TKlD&WUA8VlxLxiST|mUbbdq#uMepY*sSrzA&1;m6L7h#%VpfZ zxm+f@lx$eiQtZhh?t=MwM*{Wj4Y)bx@{6dQ{N50(;GaQE==?;n0b$iN-&Mm6@zsAW!^gAYk)_eycxT9tI|0p3P*<^Y%WQ z8Tw^~*sf|^`Y-WvE$W~xh%?;8(?oAv_`SFJsimB~=v2)Hx=kTd|0VCze)%l+IZ@q? z*H4f(e($>Xa4MOt;OW#Q?ToBSUsn_93d34Kk7nHbCf=cjH?lBG7t+)-C8#NA!eUVg^vq~LaTh( z)7RVB&;un z-_WkPQF*f8w$wh#_|LpO+E4pxHpR3s9;GS%Xv3bC@u94B_|k9BMY*%tWOh5di`~oe z*?RUIdyGBBcCulLx7a((&Pv(8fP0`i@GzVoa3}_#c~E`$A^ZcJlY4}FoXh0L^Q&O? z2Dgj*fcu2g^F8<|EYs89LDtNQ_?i4e{Cs{Tzl498e}?~*e~mxPALDx|bRx|!plyRv zDmr+)MRI9Hi{G2!yBXuKY3AqJ9~98aUbz!GtUdYC0I5!S?uzjYnPm6|!XyW)BYyA9 zj&Ux^c~l$jI13E3-eYi65_7+{WT~4|)na~~YJI==VYIS%#T|22NLB1eCkiT?&s=`y zEOG7WOSY^$OZ~wX?@JwzXnNqqp}yGh|MjH^QI0W}|M`<-ySBrL8+-dc$A(1V-kqMR z$KjqRAQx-lN-v1T<6DP2xv!x zZONK;i*X`oxlrbrvxM9*w|NPFZqwr0k5}E48Po|7P)U&jQem5;Yz%% zp1=NKeOB~hVDYi5qaWVz5Mg~*=RZ6Ob-1bZ*t83t_u7^=oC*p>ZN9=VwthY8Rn18n zmt$8N_MzkK2WD*|Xt(!<%wP7;=qaamlCZ|tU-n~-FTtSC!mbsA!KswDHwvC{$~(iuIg`E%g~UttTup*?f1ZGTw%qMfWl~I#lK@XDaI=QcSI@Ya?zn zwf?DgSRIGC@<(dlX^99md6w1E8t5qVA@AMdE74d-yF~lVSrX-iM`VAd7>mzP3N^OY z)RNCJHLGuPwpP?G^-bAyk4!V!c&AKL)J4NQ7WC*R3$#yv`fbde4HuKebVpBhD%}Wk zd+pDfAmmLR`_UF)w>O0J4sQ#oV{n(zqV?=y#*zu_p@j=yO-4ubMY| zKF;J9M2Zs4DG5D;)gRPpthJ9Q(SEGhsby)ijqHpR18TBMWC_iw}j%g&?)Xv{Ze1fCOYRyahhYS zld1mvZ&dehqF6oMUL(`qZ>(@}ad4+R?76j#(r(FZ)nE4AK%4~gQr`mtl_9R>UA_}9 zz|k66G4|JVdLL`QQ|9o1aT;nFsYIlESVLpzTR#N!gFP{BKW?Hg|HUNkG+y1nxiYbD zS+Z}(e0e(D@~?327cM0O+T#yl|HvSiaqhb>;e4j0k9nj^-{MsGQ;cH&W2rCY#Td!w z_LS5}Sq2stzw;>0wNtDg#l8p5edN-@AEnq}adac};M5cgONv1MH&JE4Z!c8{enV7x z{BkM{c1-z)(|bIz*gsCC0WGPxZYcJWkz-c-l5sjuV_f1JV4!wgX_b{({{rSOA9IYS9j8_4JVq>5gA(saEt~pn4Q`0DgzaTRnR~7Cmijp* zC@sxcpST|&f`yjK01aaS-ttns*|BbY_$K3S1Mtxk>#_(b>c6TT7xJ`v}=dD*%<^=oL z*7+Rf_l+_0S7d6MpP%>g1yd0>6sLsxbNw+k>A!KFskLm{ufd3~Ek)P#J%!=IqmE3tWL+-DwtjD_ z&HS=K+iYt6`i@U|Ntfsi=nI&-@+`RL`V~bOoc3#-9I2l}ffome*O@IR6 zFu+*Yu3sFD-k330XKzOQ*3J7@axkO`4XeWro$ql6^rj1sK8Wzk{))Za$Pm0)&ASqC(! zU$0DP|0&4avtC=TO=$bcfOi3(5GWV2{?w{LXZcwZh8Y(t_Tvf1DM#lRXg(TepTsej zfYDHnAGKCe9?~W#&5xToAqTDa5zoOky0>BG(%XJfC*6S4=;~)QtHPV!!8?dC`pjPx z2^$;kMqgmu(phGeTfu2tp5TvoW_YRpIBIEks(V3|x^$zj+_2H-z=;tqJ}+$zR{IAm z4QdJJb*po5_eBPJ4P!gBErpD9hrFXZ_V_+$N4z+5oSf67-uSiBd>s3q9iL+sS7nac zJJlRl%*8jK6@<^dNqBF^xR>tNN$8Z!?>{@GtroOVof@-6wCUMtgnfi;Kf?Xp$(zkT zomH>bwmi$T1b(G%-IM1mn0ra^)`~avbY3C)jw@L8_WG{uMSn%zEb$)U{`ll1^TD$l zabka?ucwjZ%=$$)@QA0{6SY^pKFqDv3~1Wh5)vBJq&Ts+MHPBObBJp%?g8ipQz5iR zbC^rLAp)mhh#w!{$EDub2fO}Ar-<+ABB-QQ_W`)mYXIgAv9F#RAo4}O<&D}si2rvm zMvN<-YF5RMa6f#KB`rCt*}w+T4P}ai1E~8UlW~@M!1243Nyp@PH!9<#SOdYy0(BZ%WCiz3y4xe}YMs8MVBTqG4_6Fc3$@Ox z$Lo}t^;}Cf`zZC0x9C#Ayq&)94JVxi^XLUG<{rI7+Y+l0;9oy3!>nx?qdMfBaY=|5 z@G3y7=iye8ZjMraJOM8Y9Q8HgjjzvU^{$Di$A06}eOw5AOO)DZ{xDUIe2|D9By)$u zf5c8pHqTa{s>9sc8ss(wzh)2K^!zYYu|~Y>&7-=Y-e|fwIzPrlVd4@-xYJK+QNqH` zkUj))b?(HkXSC}_?%m+)i5?@}GS8}+c)o*D@vwKRe{Ac4VJsQ>0(Re5DsZzQcKIZ2 z!0m5MwITRDQcLGf6r+{s34U5T)~rex>x&(YkTL<%9>EP>CigqFh;s|_x|}!E{SSK= z;vSxxn~(y!Y_y+7%q>oDQJD|m6w~L%%$iwBQ_D-Wa(s;FEyf4MLV@z_?!6@P%-_lr5c|?tH zmz)T4?Li-4C+dCT1v$7hl(_14W4%D}&4tC^>VE0uJ!cSutwHfp3@Q+VYfjK?rh2_P z0V8`A`wJqEETiyLmN-^5eDeO%Z>9z5f zT$BS-&4;}wyUMUG{$H-l8f{C7T8)ry^Ys*#E>hvWL%M~%4tvCmkaBqYI-D=tgR=JI zxn+=j3eT^8b&+7_-Adee5LcXLzSUiPLh^5a=K<8DBqzlZ!%otFew$D{!Fc|q@pztiut>Raz z*X!14*N_{w_K0VBn+jvy&%JX+*M%MA#sYm_2U2q7kS?hPf18R}qZBhLdWSuEu8vX> z<(EQZQfN0Q*5sORaXzWrO{HEGGCZkTEgfpkiwsbD{4UlhmI zAph}{s&{m9Ny%pEY$@`(VNLA%%*AcRuUmd}ZZB} zo{4_Mm&^`4ph)i9+{@12%H0@qB6P)+UwRFm_={%1zJ`f6YEG=V3%LaQD`uB*X|s#& zay|86=TPjU7^=c-SPaHGcV6a%DXs|YgwJh8Th;tHUdbHa{P=@h%DCo1^BPdT*JDmZ zi#clp_Fv3Vk35bShb;5wv82<^UB1o3cKP0CyL|5ovrM~un}*FWMP=>sH43|YTSeU2 zpxvo#c~?!n?sMK({7v-(9#meiI~Mhxk~#i7r%6TmK8Situ*aDn!U`n4gwFq2@r?4B zUp;?q!;6p;k88? zhYfd+Jk8(Ot4W2GZVgs`$vn=id{zBgy1VFWHFmG!_2i9o{)!jv2HBMx)7>__v`KWd zcl(CF>);#u8Dk?6>+8&ang#!o{82;Ade=?;)g7w)#*CowkmTvugUtV!na4IeY&y#gcV9Emc`uWsq7#3?t-4}IpTZ(TG`h|f;NeSo-oe@CCO*pY_y z&#?!+eQAIAl-1Z<$=hjv?|So-@ZW@0ozuQCJN^-M*!v=GLAtY9iGA*pJjy%9j4;Xa z{Mre5(qEhZEaahI$TL`yM|lUAK4!#r$TL=y=a)`4^rj|~iPoru_|H6ZTWNea0TO-F z=|l-UiI)?ycTNR%45RKS^yNRttKEW2)AAuV9V_7|P4Jhk<(@v`ncqUT``f7()7U=C zOm_!_G^HX`2fe#7->ac6VR$vHPcSTSxV*cQ)tTvnq%Cn zP7*)7xxjeb$HPJknw2ddF}UE))*bXt?)!-9L0PcNMsGl}HFlCL6w+ulC{~_z^2f*rjp#!vV!ofuJrII52*FZ0 z1i{CNR@X$~V5_laxtc;kFA@IOi7+rjo6{76uuGvBikE}2mj`dM1mc{-9{J8cDeQ*b zpUrxpe%T5Z7aJ|i)5hOz{LE9_BFtlPg+?uMp~3W-$69ZAkGDH^FJ18@%A4B!kEr49 zSH7ma?DvlDL@xGzqCPZ_3z-k0CQEh#i^9{0$Or*UdPjXO(@OpU+|GQp`6T#9+P z_l=7x{+IWaPP+SyZY|^E6mhuQlgAnxZUR{&VD}g9;MpO3f!p%G`W zxA@lLl<>d>EXi0r2&Wm@Ge3D(wnMIIDye?JIHYRa2CN6YYJ7A@FEhUed+;&(dDo~~ ztyr@QHyu%Uunz+B-liSco9|SvM%Y$T&nTnzX@qZdy%V!_kzp=R$OSsZ6`cB1Tr$=H zC!EY;lZQ>Y*tsCuMEXpeHO@%IUEf$)p?AT;afUm}PKnyt%J4VEgafXF*5MGjUsy5)9(@>MA&8a+}t@z};Ucbfn`6gO7 znS&YHq?4bX4+`4q`*MfiQa%p~epo|8`{x$WsV~N0Kilcpq1*PwVwOOG-Skz7(-(1r zf==#g|Iz_>8h;FbBPebJ1^WJq0d%_>#W>E`o#Z!!H}I=9E^gQ{v=TVaZR8RZt9kT? zvxBrP{W<0NTBuweZ}M$wXjeCK35U| zr9Pd>iwe`Wm_>@oc5cLE*lo4!YTsbkkom!RH5WSWBi~lX_)9w67oN*)^=)wMYTst5 zZ&w?Vaj)hx&Zja9PAQ&mz|FWPu!4)27HAbW3@7ndW~MZ0TSo8+uBUy8R=VRx-L$KH zt>eCiMKS90A8;zyuJ(1J?jU=tH~)P7`AsQ;hcMNG4kE&pS*ZW)fIy^y&bqGAo@$#<0WJ|sTZ8OP0T^Z za3cX;%Aq;ADK1arPU0DiJ6Kq}R9>2YlFpScrjmv|0(kd36?++WDvH}UEC1TJkHeivi629*ZN@$)f1wFBi~ zyOG`iQMULvzjr^z^HLr(h_huZe#*to3-4z&j=DsDe+ZQPHSEU@bp`V&y!K)Im4hdKxKE0i0m4ax^~8M_-HTl!IOT46Z~ z9xDp5N*WhlzXr7jhxLh-!UPMM=<%BzH^DZ+zQTrGwt~L!D14oO-`KcA_!Z*xHmWHO zS$4Ls6ZF=d?Hhy%R?JWdEAab`a0tIHL7#sVvP{75Ibj8Ue-#el*DdIADz#0RfM1`m z0>77qL--vWcL;tN<7i%1UzA(q7%%SQ7A3N-m^=YDW zZwlPqJ2A{=B^;_lEe^dgq|R?!SDcC{?^^$$ZkgB7T@1XasOM7r99-VO?iPg)4 zxX(;Cl*dafH#GNfv5hGe((Vo?<_x`_A8@*!i}QM(Yoq=`vRS`AXu}xy9_;U>ow>Lh zsg`aE>1S48E-K_s2^K^J<}Udmrp@VkPTtuBUtb2?ORn4~)|^(R#mfY}9$B zHhZ78MWHpC-JVap2?;}D6gQ7{@Cl2DY}>au=>e>?FIG(XWt)=jiRfc~*Kx%`_g~N+ zU{!AKI=YK;3)-6*m}}z|3c3$tUr!C~4`zvKbCMY^*+!qJ`OJIL&ka{*?W}nYJ7(!V z?+uyS-RkCpxS1>Pvb?nGhhBqRP+w=))*tZ>y5bUHe{rYKF|qYM5L@R!$toUVT*ov$|ajJA4_3AC66J1(@23X}YzHg>GkhL8%n=z(q4qGB_4lvBMk> z-7(P&Kg5QWEepc$wPwNLQHjQEO9|t6g;J$fYqVOOULO<`5*!?2h>TVRNAN+Bs!*q2xrbYZ$=mds^v+1xDdc5W&+RUw9(i*=aT z5Z=x7Tv5?ksPCY@hx!5PN2s5m&O!YQ^$XN_s9&M}0rgMr$YD39$CS91nbcYlYS}{Q zRzPvkb4)KnliJ3o^UGKjyMqzND}#E95d$O;M?lH=rlB{D9GWI1SB%IQcGJiVA?vPz ztio1MVl6HeDs2T-#pPu}QspRNx~;0ZqRdt(Bozwzi>hpuLRGm?Ww!}-o7JIblWe8s z6^n%GO6y$PC_U57wAECN5|T;^lc9144i?5)tE|@;WLAP}H-Z^e)`IykDa?iQu@$y5 zD}1Q3mXJ|0Ou@rkVY7A9=9Iy|?grU+PU^A-6Ukmk5z6ngRY1(bF3Z8fBx{XOD#=_N zU=t7)PA6GQO3Dj_B5QF;b%jkRD6cM~;1t42lvBtruc|6973|hZA>U>z6TMhiQCwAJ zE4z+nlwhn$atszq7M2Fkg6fKj0A5w@kWe_I@ClVtJit*6f<3Uyou~s*P8kCIZ&Y@f z`&BB68^KXtULwWcz;1zGcw@P}ODnPziHC^fT^56d>*=P>ugWPDW(HE_YJvbmOxeT; z*0a)uthA8bJ~?O7)QO{n3hT{D$RIPb#)^qUK8bXKt){>RlpU`!p7RHH8{ zvCgd&fH3{c>0_q?OHQhR^o|0ch{g&LR60aZ;HV7fMMTd8p~5IyRisKFO#;ItkS>AY z5*Ps>I=M;GXGmbA1X2TxWKOBX3StR@Q0Yj4r7@%Cx*uW&J97COmU;%eB*~4Q*~<#8 z6{UGl6@s;}P|6VqVL?TDUU6ZKl-=^HE0H0pD%sdsIYMQL^*)2?Le+#Finov;)$k+gu2uN76sAmlQaM6WPhUtKMrGpXt*ZaprsA9}d zdd|;d(63}sa3RsTWV-Bsqa%B?dmKR?&z};EYH9TleCIG@#3w`MLjsU~)^+-TeW<`R zB0u)D=nu$NlD?|?zJ-#xBoA77(cX`b_}S5Xk$u^+VIutI?WrO}EBP9kzy0;wUyJSy zQ7r^pJ=e-<=q8UyhxUXZqO}LX%;{N^2J#H-<1mi66J!I+O+Y{RzD^MC)qup0Abr7rl>YOl0 zc&$DN@$fv{W9YyP2sib-ry~8i$&5`0oP&7y9&jbhm4LedXM)a;a@z?#efL7o;4jtB zs8QtlnK7!TiJsti{1Jpsghri7qz{qlDFkHCF{cPoPs{X@9GW_<_Avo@8YO)nS#KC1>H7ujSwt|oS2M!^a+lO)o+k21?$S@xOa9!-5k$UL z5;QCOY6$Y|R~@+@+C|Ttq+iWR@luE=kldR@xE2vl_J5Y`W01h4-zV#-9U#3{DY@4m zs!4B<_0%wuJ|dU{KdGFNKJq$!LYF)*i*hoySxMPC;r$-7Am zCu0w)$=xj3p4ttvr*?xNwHpL;#z}HoWV(@ZdQO!gl0%f+A=|&NcwfvnzXzG}7t#Kh zOc$iQAnLzW9Q;Ff0e=6L`<}|4V)z0uzDqy!8uNgC0FLUS`|r7Dte==4{0a$D$)b29 zNb$X{D?P5IL-7>p2ol|<|B!Cme@NFT)7_MKQzFSjko1 z%Ju^LOe`m;HAFelU6ISFL5$aBa=B+LQndd9d6@Vi`-t!jt)vIFsOJ$OWN%=HM7}&5 zBkIvQihOyL46>iec-bGVX#Y7Ph|JSvzOSR4iF}mfM98DUAib6yl=&J(J!7w2!*>kh z4Md09P_#cH^BpYn{c9KBbct`c#8=4<$nh{(=DY2hcrY?PTH-6w)4T}j1AMo4#e*al zk9MEz8_~ld=#c#%#Yy^PesCk1xAKx6)}sFw7AewGf0XQbPSQtm68+z0JvEeMAJ1+Q z>2Hwfzm@eiCeaV&BzuOdIfyxaqomt{Re&x7oFw&FR09ddeoJo%Dj zu3wr?=ACkU=MQL?%)>Kd$oz^NU-c0_$vmbujLa`HK9=AIp_fH-223)S)qci+tc(I@x9*O(&fKYf0xL50rcd5cvt-% zEXk{q6LeB)QC@`BXMlgn{(9fbvXy?+=8-V0xD5 z1L4_&3`+J7clj$!miVbeKHsQr72yK8zA;uy^vh-Xk93mUk9E0k(h$GL1O81G@Pv+% zJr&S1r%B?k7x|u3oD=hD#srD)nl3(tqFgV?dY(Pa6Q37l{TYOx^jl?pK(4>Y`ft!L zB7bJ}mgwG)%>(IoKz85IWgduc$=`il=I@LC^pg7#a3<;%a(&%T)>8>4|NO{UB$w(s zd$p_&vjVDjuhR!zrw_hPA99_($94M9>+}X$9|%v_b@t)c z=_9Vw-*BD2XE!~KdFWe?{&kZMH7ejOw_qGZkTNPdb7KIOK_3o1gzAUUB6{>&Mf)~c|A9)G!ZlRMs0=ORPC7A7n`uTR$=44joWcL8R1%2ss#{Pv)<*;dt9jSD(fw0>RI2`Vu zt8lU$xElyn3-ti#q5*%H$ynH(jQtt#F{sni7&`;Ik0D1hRJ+5;MuKnmF9G^1;Cq~S z&tNPS@E@T20qSPxIrvo%oWixR#5k(3)M`YPiEaWST1&ZKgC7lLdn|{b^MDUgC4CC2 zm9KvFS_xOuhd4fqVnXRZ&v2C{731^M2c878KcImxPYiwgcWI)iF`-WlX5GHjXwqzA z!T9uw-}b*g95ZnD<^M5FFj|$YE5AwO8p?4T;+(z%X*gq=gS2?=1fHkC3{xh0bFaS2 z*cc_pp}bIEB>Pspq&%9jrh7Blrm<>{!+;`Zbs}TA8jedN8pdW#(sG;;vE1)L)blzK zC-cU8^c+VCgKwKPh~xS*R#a5PR@#C&4lF*J{3|n7hj5%g6pWdc_Tac!#u9T@v#8af zJYJ$??YG>40l0w=_+@%Fj3>Y7bG{SK2lxx0MeqThlCAWcUv8}^6lY|IVXC;gqM*F2 zsCe#Gih9KPYp?2A(0>uOp z97{Byy9GbD3dNOqShu288(LXdSdv#!Wy>orzt37x$s9#xd6;U?t6W%+mk;-aqRHIK z0&7`bLD5`MN5-NCVJg|KKwlL_6Mq*+)M4CD_!#yu%qfbrES%|Ysski^B8vcyDqPe* z0UAUJ@M|M;VPR!b;ZV$EFT}(-qseSwq6RbmSoo+Euv%3qExQTb)rlBF&hZ z!Hnsnj2WX+)4^UD%q}m{Z)05~j|W zB$O5xRFsQL8w;&f1@^-7xk6EKg{@E!7ssqsl<>(&@ba?4%7K*L0f)IZn?o2|QVfAb z(gdO;f&x}rT!tV!$`{%ySV46q7V?lg(ij#@AVYzTIZE^L3rY*}u%u}##JXkPLThmq zt0=dUd09z$Wo2GDY6da@ERnKOUP*Cf74wJEss!be#jh*aAQXG5)elaq!%76E^nm}> zR>yt@t_5Att~wUU5x#@10DUji^;F%j0e%AzqJLpF@|28^nOVo`Ktbjg!E-P(n27%m zv+CG+K*E^(2K;bhivR@u0rnQ^3hDvV8$KK`N6wfGcJE1K=vz?NQ(q7v$#ez^P0UuXDhA z0h0Sx;MBAc&NnDnw2TJLj0jKu|DDElHfY-NSTWvE55mR7c)+IAyK z3~C!%&({Y;Kz%4y3lJu+&{kGiT(w9xsDx{(IrFXE4GL`~T?VDrvTADyicFzRCZP&O zMo}v;tnTMkSh1hrDh5v+Rd$J{)LI}DLt>FjQH8bCmS0^_S(Qf%_!Y%noU3XUH-Pg9CzadoU*^OqnJh1l6_k{glv~keiYvnb zEt_>0x>94IGNFu6sZeQ9=myO~S9cbALbGPd49PDg6v3}|N#*(&;KGGs)X7x;eb4|F zRBq`b|LE%p6~Im1a5AGXQ`%vgtP3C44X^5kKh+HfDt^R++!G)27hPE~jEW$R8N&MC zqAhw#`{x(5%(Yv=4nqaLzkU6vh<*aI#%|`%0-yS(f^7v{Oo90izwO<4{D)5dBQgrx zv2MJn?=i%fHU!-e>VX(X4Ic>#X#gt^V@19RWn}DkiyHYSYvLqf+}N4OGBg?=IW*Nc zbQrn5`lSv{8#xqR8r0M9^Lylvtdi24Qb&0O_THop9X4Vp@>aJm6Af@-L3!yA<4|P4 z>%Uu{lghG|y~`DLwM~JXAW;`kP0DQdp+;T6it;JB*{pMqV!a4sMnGyS*w2rO`6C7p z(fotRE^Ec|mu!?osjykbF zE8?O{>1SNd^xLv#4q;hoQayToJ%XDt*AbZF~!YW9du!&d0D>`yu! zds?Sw>vciwd0jBuq6=Z$;Nvcx#TXS_lARdtcw50Pf-lMc0PveQsjhwk_;{F8>0Ar^ zKF*0aF|p@>w*e>fSAjEL!W)23wrHcGwbCx?rE*v8=%y)L zSSIS=8T{;qqT5qqT_hS5l~;(3btQ%*qCrJX@d6vh5hRINcIR3#Sb+nKLWa+kxcs|$ z>F-)p{|+ZnYDs7c7AvbRMGKEkLn+I*qOXUs*j)5es`E)Vd@cpwT2_@;Nc~Id7h(vV zN8@heZyTqI-j)}XR2HBkY0WROv68Zq!tyjZkl8@j=DfYOJ!4K?T zxqszPBcBdh)FUc%IFYxWnF_dV3-(Xg$`50oDapR}k4x$?wr=s(u@)5s;3 zzdE0Ia^8mQzx3Zlwl^3iMZ6oGB5deiGwcpiOVL@yXZo>5YxXVUuFRgTS)!SsIiWVI zJCxgkN=Dg-ev>%9PiC)0;oEy;>dGQdM~;nDMwEt~2(b#;o6k85i*BE`(KKz?{^UK; z$<`s0Cf)2ve{pbS!iV=>zIW=qTkjc>_t?Fs?{Vbyy!X9T`ztjC%knbs`pKO5)csG@ zJh||R=BGY?^6(SMe~N!H`>(OjJhfQ+KzqfEIX&MB*`D#{KX=`?{V#9cz5DOm5ACjN z9JTG!RSO=PGM{Wy_GP@;+4#b~zr0!bL1g2(54I{%En`0ub24X>Qb4KRs-)o~Oz`)T z(ytiIy`*F=wh6yzQ9@v1!Y`IRO`Ao0vxsj~`q7#+DH|7~FQOt2FN-{11~)(3ApW-L z$QS%(FriK7SKP$bgF_8_ffk!gF92W3eTDj3%f2F>!gk#l%(nZ`GAY^DYI1w@>aS$N zPAaL6J1M#%Tq)vYLi<|2!W=M%Ujz~3QX{kA4{TVw>Lhlu&sTGrX6?s{M%KzwIVblW zXXQKjeaiI)li@wX@v!QMhocthd-5;xQxqx6TU8s?)3i5+czdPv?MRwCcyRjbV^>El zjoJ})I;tw_#i-AtY*G87S`)?&`6>P6i270A=bTFXI8mE4G3kxO*2LjS>k|7VH4eY; z7FEu!Tz=YR+qY@)Bl--xe;7BSGi}bWGsDLWV|SG1uU+6@I(fsC-HzGM-SPL?hi@;w z<1e$<-JX6&;qB7?`%bT~{Zhx}E9eLvMu#CPKq%{v4{_m2!GJdh`x=R!bXi_ ztok;_CIaq&YKO|e1j)@XTL4uFH5q2&sc%x zps-p1)d@u*7C#c30-}IYLaCsr$)u*6JfNuz*72QdOLF{d@s)%`0HP{wx1F=@QU?#eOTS>=g2aib7?fs!&~sr6Tec z-eV1yHnK8Wcc9*a3Q7&7fzm>uC&u)m!m$Gd7N0q6j{yU>3k|*-QXbeyYH1FKU=>W>~5CKltMnxI^u~A>V)P z{-MHP{X-9MnvjTSw)o+P9$2)ny3$cPAOA5}C!CC19G_)P>=!I`rOS8*w~0H(Y5B>p z`GsWwcku7?!3sO*$j-r=6x$RAWt8Yr$q~(Rt_d8JI9XGIzfFM4@pp`i=i_+?FPW1a zahAAi`7yjiK~&^}q^P6ULn50kZ+Kv4JHgh&gi*K@&LUgkrgXP;4R~6q^JH#U=wnu_=I1 zY$}uqvwDA^oUn6F1CoVlx4u*zJJNK*qI@5sLj8@GHO*fKV(tj5(p$ zY(OYB2Qovky8)rtJ&*~C-3thX7E)?xaiI<~a0cFhYQms0s0|u}rk6(04AGeWFj4=z z?*EYazghmVEZxa{$c;XP`5eN060jNYL%_EIcLuTA3aCpsK<1rLd7ohB887$Dc0(3Nu~41gI1! z%xd{YL#EM;+cBEet{cr18PE?$`5X>;{=q{*j^TjA35K)UCn3+1VXXEC$nk>#IN*~6 zqo4#d3tTh}2}q0fPalzZCd-4$j2MRTzrwR9GIU%EPKO z0h&=2>1oX>5sG3h8_EJj^;&nuaoADA^SJzxPO(i#`mdN2c7BFAT5X+b5; zM@sz2U-FauA@?*#|9jyQr0QPm)k7BQm2z;;q3-4o6b>C@%v3QB9b*o%ap22=FNeMv zhbcu|TFf}e%Ar=_;1`G7&7rN}FvrWmUk+^qcPG>=D2Q>*N9jW0hg&i2C=UKePn~nJ zr!Y}kU$3XQBYVgo+EW~mp4u*=r}+3IJ=u{8$U|9$^a1}UUP({f%RwQe;nS zmxKqxmwcVR@H+j0>-2*WQxq2g_y2F{;pP9MAFaTamz69MDyto|>>#8LktW52)YP)P zwBaMBjh!T58b~NBFB_7YihUF`PednQg+kkX#RaxF>`RgJJ(eL$7qL5MVFIj(;)%ZQ zY1cje0_pi%W|W5lZUgE3TV|BE0(9N;SHP@$9{W$sNLDK2-DRfyMzWGwKo-h#0kiJ; zj_iq!{0-zivM00d`H$?$EEy`0Cj(|_-OOlBhUmt0GYgb2;v0y&?qw`s7AR-b9}JiU z${P6_FhhMI`a%8%%&2}3_!}?_#2?A@duFiu-|{tmPO0Slx5}(zF|E%SOjIXy|Ik)Q z|I|omG|JG>(&AEV_Nl}+89?lHsjMo(?j1CTm3h|cs&a8BPhLfh1hH?SvbeIG_Ag*c zR-8euWcG#7V}B4PwJW+CR>+31#4IWt5V*R!-!*@WdFD!S(pcs~TaReV4YeTH+U0Oy zs(xVwW`l7Gzr=?5TbeQNW>9LaoZsD`J1#C{V`|%hy$G}vP+n48ut=IG28%*Ww#$A~ zL9WUN1$-+nvq`}ztgc#Au&4l@78J~9S9Rq@g{9rJ;M7frYZ59-u>^o^6=j%DhD$_` zxW}P#A!gJ?i7J_di_3P`n84LSTk%|bl}u4!E9nwjc7vS+QZOVvT*!JP^y+4@|6!tB zu>m+f6XoZZfm4G=cmr_Qh%|2lN0}CBJ_Jr>lIRWrr@TWPz5-6|6{%yusSJ?$x4@}P z68gW}#u zz6{}?0jITJ!cPLn zV<0F>Y@yXr+}(_DEh5XA!LiChM?ooCv4Fh`e17k3`ci zkhaMvh?~&3M`0R%lk{DWVH^*Otx!X_AwbV^-*q~X`J7C}P3tr^_ zsGeHL_4FrU20DrLQ&e>dNOOVx%D000tltS5%K5)X^E5l{e;PDYqK0v=YlgFVc;z`r z@rZgjy9nJCK1F?ujnEte4b}G_bA9{*d=`M?BN5qr#gfiQ>L~Xm+^^>js-0rE@>!-j5u?aNq&k(e*P#}1HK6&B`$(pFo{jCIp|+&~>Q?Sn z(0t1^$~1?%(NH_H848k$vZ7Zk!Ww>4Coc4WDeZW{`$>?w4;zL0TTtBBNh@xc%~fpb z?2mZu4{4}fB6%d4-{KlOYq0QBL$4Hd24wC5`+BH1x!v&NAos3JGl|(c6POuwy-u7T zcpEg5%t8EKndWtt*F{5Zo%mfRGnq-!>%_L}_h^2l5iR_pc2fL)gHIxt2pM&(h?#>* z*h~6K7OcOYJ*cZ?ZQ93Jm39^D(5z>VX*RPyn(gc@^_%QY^#|;->M(m*b%NcY`hn?G z9`*qaTRfyRa5pRCu>T~D`&2QGTcx;@yH_!v8=|O1MY)bU&hOy1^9Q-*{103{<{?bH zfIkzke3&eU&2~^6=huN658=Y)z2LA4oIX{gfomMN8{iAaeW3Kf*B{{f2}p4m(tH4^ z-h_19A?0RByB<=ng7l9e6txJ={RmYhLRW%N7O|EfD|J1;~lrhW-g778KtYvF~wRh26?nXm*OuWEN z*GR6T6gBEb=HzgWSTR&BnNcmnv7ub5rWWUeYuRdkkNODPz#YM9Vwd_=Hj{f5r6>|K zcJ6L}EBmCgmAUynok!Sk{}JZrU7c6hTUh_pqWutQG|#Z8uK<{iR~%V zHha#pL*-E@ImaTCj zrUdZm4Vnw=&ze-WhG8HCn$7G7Za!xN%`NP0_BiB;1r6foH^W}RFfIX2U(irI-^}hu z&iUlkKNiyaL2AmF>jjsWw-4KYIGTWI79XQ^?6f3 zw|O0^dBX+lv_1nzUFE{j%l`Ls3fB!5_bmRzH%pRA-x-<2wJA*PA zZS>WswtY`6v;FU&LDzp4kFs%{J6utt*6M?M7{ViaM#aST72*^73$f4s_}em=`q}@! zC&+aJY6Bj%!S%evQ2x))|HQ!m#K8Z=!2iU+|HQ!mmt%l#D^{87%uSvREi5h>aC55? zuQQbuzfpX^GrLVcwAS47Wa!YIP08jjJPj8khpNnqlUwWwZmnXAWs5y>Xck_?*f(ono+N7TMci#}#4B!Yzaq=cD{!;9kxx*#xCG8+m}E@YZ2wZDIi_((@mjp0 zzPrP7VM^PX8|ap3)<4LlykM%N8^TphMm{Pk2e&`7gvRmQi1#yFPSMTBmiYfljqh}7GH}uydrYyqD=N3dxPU=WF3n7eCq9%4}DrEQN*{L z^d%aDC-u!5Y9W10ONyOKItVi*Zhj9=Q>D0?SrWYj*W`(6O*Tt@ZgXKy5aS2KZo@x3VB7dcr(Zp7{gON5zog-wjLD2M&E9QM^I$O_8GxnfEokk-W@gNksYCN8K8@}6q>A9d5bx*d6_`I+;}A%{x;RKxMh$q z&CQay1m&xlKIP5y;!B1-&OW8hT>$=aePYn>FIefs~LriljVb$P`QefrH`dqe>Tj}>c>rbxd1RgH}7)&2|SMB9@ zP(HmIe$^ok?SL;KzgF(PDfgy{+?t!fNdWgg_Ws2mdGftnLV{&jZhvcU`*&8n0Xq@z z)n5MVh0bYXM(WK&v;E%3I}doaTs-Lc3`3wwpC517;TlVK;+5n{11Bb1H10X=g2nHB z+VA(i-ih4g9@rt+)$WWd@wtLM#?D`Gro~u<+yK_E3uEp^AB&I8j?Fpf>D9)^_ZG2m zl=a@(y{RM#L;o!bQip1 zcdtok><;7w@{9bm{zJi50&d^?D6>A|ME%R~j-nx64{ld3 zBVU*gcvCtUa>tamP16o|mtI0$1KkGH3seKXvXAYHTjmsbWS~rjn5WengoB>kHYM`1 zQ13ivWK_DBS~A|-3V$MUd2??&!#gyr%`x_yzPcdgVC@Ou7N+lk_dp^pA-822-qWN6 zpJ0OFy{tB8Rirf%FQ+Qqi?Q*w5X(!PizP&vAJ23*8{Rt{hqWWS$sQGz;MOR#!`5Zu z4O4-`s}IO9R=c2b~ zPG}l#cB1A}xE{Sb#K$|hw1&*~=I5hc&QzXc18;5`(fgU+3~z$Mo#s=#&&lGIu5h2m z$$Y$%OUu8_*SsVO)1j_DJ`D0_a>i|NJtum4^iMHNP`Yr5S|bm|8TVxRn%U5()9kf- zqFKT(cORO`4cnP{srg{k_fafV5-DhJ_@m}g5Rh|=rsiQ_}JV& zm}vdzyh0nBix&*EiVm%Bym_E20k48+H$g%jON#NSgd2Q1yvD&dacC z>A1jOx3@7S%oeBTvq5w(o%K2l++*{Dd+%wvDA`?9MDunz;g767SL@ zk3HZ{n2%|uQ{2to=8X52&dYMMtfl#m@k{3=$e3^Ua=XgRC5D>S?ohSg+v<FuJb*yy&UWJp6!gD9FzO4&*6-oaxo@4_rQ7FDuma- zRd}IFX}+ho-@DX59_^XQJPPIdV4DfOnFF40+srTv&Q62bzBYY!D$I_z-3~JWy)2af zHhK{k;T(Iwb8r`6E!!7}PjRsp@mh=7olL~3cS;}o*c^(r=lrG#V{>1zAB{0h*l3uY z#jRd|l%%)e4VSo<6`9=W{oYNTL^-W2Mpz0a7fe!$Z7g?un4P&&?1~E?7AS`u^)Z*xo??$5s5*VNc)FTD&MthI z&$(cmuS^TKuf46M=^DEN(N1#d{LtIknQE^!TZ#wS4N39ID)=x5JUH;?T)gN*Z~Hpp zA==%0ogH^G{CA#h{?Pk%=P3KZ^Gw}vX^CfpDY{=n$Hmr+Tn_Cgg>N%T&hYF*CeHFf zi@-%(;@r-tPrXXtNV_s2)V2H4Bdu>)rk2kM1J!9G!^=3y)E7uWTbbIs- zZqt-soBE@_*+19R>QC!qNtnk{5_1pi!;2`HF=GECSd1IpaVAg?gg5t<`xhl0D!e5f zlOx14yzcySI}@UEKK86{iJFvbsX?AO;8}A)Fb}bR>N#~`cZb^zX{&F`3d?=z!X;ZD zv>csFj~lW58g=olnW4-CbwZ7qNDa0tLmdX*1a$!FBdB9gw>!}`wd0;+*zbTsKQAuE zp6NEAUXQWIx3P*C>N{hs-3Pe=yf&s6>ah!Q+4Z{x0L#RCCq`1Hj){z4A-i3(kozw3%V)(w$tb!n2jT+nSj8AYdI_ajqBE7kwd1 zdj#zMVHZ-;EbWO1jZ!2(uhaz|HU_;+6_~>W$y$lV>0&If=;+<8z1N=|Nb`?{L-!X^_ z1b0@IY{37$$&K=HxJI~($tuKLO4gcm@s09#$#Dq16W)lvS>l6Dtg%scAoTZSa8*mx zNP7dhYT?d>pEE|`_s3+&^YZ)feHtES)Z^EKTDy}u#GXOOh0@pYE5I?63+BQ0d3qIW zif6QXl7eC$PP5!pI9~8dE;%lOc)G=~RHqi+?$W@Y%m z4x5(5t7{b--*bqMq|*mW>%UTcp-!QMk`XI}e!?qsF;r}^SRZbFy8vZk^rd)5(mP1@GFW}XJq1&2E?SE*8 z1-*!+Id#sU!h_Dg!b)4!yxdG9#yN^RBYrQ@@8bxoh0~oAVW-P01pqS^;Y~XiAISez zKAL1*UNsLpaQro!8T;_^4#N_v_qR|iN$YQ6);Te-g=WikwoG1|eEayt)e_n{Ka$3K@yUi;4IC*}e@l;IPouMqyFeFm;9MIwF*|19TaILW8$1)b zW)b&WxQ%e{p0P8F@jDl8C0sJxeTW;eL&e;8($2gO`ZE0pGg{5t<)Vd5J|lc98~9Jf zXFP6LG5=g-+b&`}5}c_}PuUP#`bcqwN}4@qkbYF8f33|qwm|rLmK9F=1{(Zzw0}Vpzg8r3k)AgZ}ie?OLZ~v3yi15SjlXA2P>@% zvf9`sXXIeeUQnz#S$sOb^}1b+_1C-CDmxhiS&R$M-g@1l?!}snauRH7ykYLWkjq`( zpv=8X#@Uki)8bMo0G#=0aWHCTQ_NP*-8T}Dt2TWK+|f66e+Euphx%LWN($U!lopAuxoY!hkNiE&;?w@yGicMXv zsWjUTx7i}?(X9ZMV#_wN2kpe5HW=GhfZNU{m+oohD4G*xXc86?R0$berMz->lbi6a3 zA7`6xJ1ySTJ|T;({zPUB37Lsm>Z&;FU~8}yG-+~j%xvp_(|Ds+YzbrNd&Zp_#$es@*}> zkm}G(D<5P{9)3#tO(#Ztcsw7f$P}l=wj;ei^!}iPUL$<10smPDr|pE+c*qoI;7GQ( z^5J{O-p4PU8#Us$7VbD4ohkf=Io@pOvL)OPkBIrC9>o(y{{D(lYgJjzV2q+B|Jr8n0<{yuh}l%?WNx zyO(Km6ddhpm5+3_wgtC2*3@>j3W05o;(#_sk*>}08*Q88MYhfHth1}N<$GCnf7sR9 z$#q5T`g2#S#B~jMlIsdP^%<;|elNS-6SEI>^|sb^^>%#F)!VM$7Em!R)0}0V&%hFU zaP4Pu*j`vx{+Ci?BVx;BXrXp zf=2kMC!;kA)^feim8ZelDXf}<%VVSF_ewu@56xr}q8ga^`VCBv`3ptf~(KS52uW{YH9s$(VJ;{m!&lbziJm`J=L3O79pbKqU>6b%xhXc zP{Gb?fu`jn`ekS**x*&)+@LxwUxa$%AUBH>L0^9!X=4O@mkS<2wzH}8=C%xggBg1Z zl9~K0o_W1dZ1xzOb^KVIZQ=QuyM(uZR~iU8W4r}>BgTtK_*YY13mZDf6;jQZEy7uQ zsPcQ#K4|wLP&tcm99GjW{}8;}2jAfMLA%+pfHQtzt)T~TZl_=bPyi!)Jys_>DX?i! zHBm}!Q}8a7=1$4m!%xYBC$p(c!uL(7JjrPj`C*uO%pFkn!I*|yhDNc-qlaDiAAevb zya0Q@tp3v6e>6?y@8+4YBi)VvrQ}Syg%ck|{~mEsj~@2J@?g{0y5QZKmfsQP4Q%Q| zbFVZpV`sRbCY7=OM_tE&nc#+*d~qE0jxo{9o9xl=rdhQ+Ed+C8YUG<~0pPt0QmBum z(7Aj{em?RH!m=~8`evOE1JR1@bIl!X>#E;MI|J-9p=#9N!d`a<|AVRnc2}l(Jum-} z_&isVZzYjM-~tn4(z@{*nd77J>Ue=#~|u6WsZ-vo=SM?!G+cFEb~9Ax{*dHChO)UDbA8@MV^;U*zp@BBzw z-??gwVYo?9t5&T~=1+-RJ*Jnz3C=Q=Bv=dTpAlGw{)gf}ov#JI#cmtQ?*{ijrM6z4 zUQV*{LkjL6bTNq!xR`MZTx7}qK36sEkLFAl)1n4fe@a~GAr2+OMe{JI>7hDpSD^5b zWa-rL)9Wm-l732D;F*dUjSt4$cJyi#R>x`agI2a$Z>+KAZ86~HR;9|kp~CI0T9vnc zF;X{)jEU-Nem1xX{LWrTMfTqvq1Cu!gmqk& zAse}LtJM1%VO6Kxi!tLSxR?YpdXji03|vP`hnly5TL}Y(pKblYI%=%0OWW~e$$an} z%^h|=sgAhPs~vs!Q%rmopn8-}4`lT#b8ya?0vJYl$Kw>;caKFDR;Swb zpmX%gkJTA$A4$hLsK%omQ>_WGhdU7aUMad^B<$z1u#_Iin|PRB*zT34deyk4@=8Gs z3!SP&?vmORX;ryZ$?<}U4OhS2;e&D3az#$E591>a$2#doTh%n&O}{Zs z2^a;<0k8C}x3+GgQ&YVj}po`VO8x&wCINM&rBFkuL zA1DcfL|g7WZ8JG7HrzhLhV{E%+|4_!24r{{b!#x5X3w<(;GB!wf!|^&@E( za1D-B!S%70h^(>JC#-A*N^*>et4QF3<0tb>rB~YRRq+qk1!dvR4ynPMFD(st-U|Me zsO&LF2?j{T1QXLR82eB#oLBl&gFPSI$QFyjli0WXCI3*DATnK%#xD=iNmZ;i?M7t! zD@#D9+-%C`{D3Sbf%~=+cMe*2B`Ex9Msu-Iw19KO&e{LpzO#z>cN=3`nxDNSY5bXn zCfSpu^1P%viC^D+&-n(zKQqeChw?+&(L9}eABgr!&0f^B3g-wehlMO5hfR3rkkI6l za0vPaQ;^+jinJHZV`pd+hhO^sIxDCH)G5BQP;qsYUrfF)A!7Dk_q(n1WF%&}}#A-FrcM8ck}tfm?<1 z1=Nwg-hft0x1?=ZlpY)ItB0&h7tEtmK+P7r?K80iUpi>{y^zO0Y1wC6ggaQxmD5jE zYpO$ZDVOy%8^UnH^SOAurDp3&=6Vb_y`Y}T+HExUpNqvp62>hNE0#_Ly;6RIw$1+J zRCy?4KU7dJD>;V(bDxR#p&gCV&d!#ZJaKO{TNC*tJGK343uBP$*%?^RIck0zX8NGS zXO-USqY4rV3JRvc;cpgGE>AR+z7ps>`zqr;`^rx-HTmCYCgLpnU|PzB-@h`=P3fvv zed%*wrS#pJ5lXu0!q`{GxJ&bM1Wps_u|E^(O0lu#sBbnc=Tc+bn_fNpYH9vYv5_8_ zjB#&zr7vVzr*4{ReMT5gtN%4>NBt#*LzM7dV9?#h#Fr{POKc$;xE{1!e^UqPd?EU1 zQ_lPoWiH4uS8UpATMVoXX(4*A(3RI{4N}dka1Z&OtWJ7Q)+UwO)chl``8^h6@t6Eq zO>9VPxO$e>9c$KJ%JEd>?zV7W1)EB92f0U?S=U&zy2-RahnT}YGWffz@dFQ$^;FfD*P54c!Ssv1&<#diyhI;hl z>zEG?4Rtn`=9TR$tI5Bt3H*xc-nZN(1!dkYsjCGq{ttnemPwN&Bml^p;dcKAqf*ubw&%Tm? zSvCfzm`uVn(8JF}qr@bn;A^AL#L%{6oJl7D^A8Jj%K4Ap75R`!&FU*H`7CZ_1Ah)MJ^?qJk612s+(ZpqVfz5YnL?J{_6 zz2d{22YeXWF}TIsd0N`vd#@4PCHBh%DKCGB*=!}qxo_w`%Vu3+yWsqT6|#)j(SBX| zJ=qSa2Q9Pl?19fjp?w9u>WIy+ny2BXAvT$(*ndEt9u8R6&>o+@i>KS{P@KuLm7j@k zLn6CX-UT`BGx7EILaf-&#BJ>lD}AcX>P0S zuJ}`8uw*&B%r@Hgacn$pS7)M)A3JO7Za#LGITGW2N}Md^+UCWrin|>9KGS0EunDXdtu@zC3jF}TgYyx#%a8^3i6H$&GMi{y&)e*4^aSwQ<=WxzWzKE(* z;`H{Y-Ql)xaLV`>XU6VG8wbgGu$!I9p@obp&h|h-ZGv-!TMAb>DsxxEP z^xZ+W3sKW68PisL$3Q0sLnlCQC!%+;#)Yza1!IcdHmqWB<*;3u&elgC zj|;0{XMTC8XI$u|w#VLz3vstRnl*yLVcS%f?8Xp2tb%b5+w*uF`Zs!Y^x-z^y7jI0 zjbYUWbAn5AX^1(<6>Cltp4+(89k$DuIMtPO!Je2VEZ?}yEk^&UP<$+cyAY+r*Ez@I zrbHY0%bBSTuQUQY!71@K?VWKEQI`;ND9S4h_Hshb2~TvcQs&F3RL7V2t|GwOT)3|= zmP>WGGIt{vY$OY_PqaQZxPlX=pBP*n49rg2xCcFE0L7$@;$v$3nm6iNIKB3!UQOqm zdwQ9KG$DTDP+6aJS;w`+Z5+FwxXfpS@LgsxC@( zyq}qVgTt-&N4=cDo)91NM89U{TDv!}`yP-@LVbjq35kS#sljTdK1$8(icvFb@!K^_ z%|zqZjQEp?n;NTT9)o)p?w;9dra4;8AEdoL4Q28B6I{?#HIoQ83+_I+$KjrZyA1aO zoCr5;0G|8c`?=o^^l>F{)R*=zw6ic3ID~s_I>vPd@B{aIxF)#sGck^{aCUuTN8sa~ zTRLgyXN9|u=G^#2z~h}Sclg4(+ro_SQ^V52R7V(2(1$_-Slh!1M~^ob8jE7pn4@{Q zNQ+G0R~X=*u`7}8ILNL#D-LMJHX&AW&^Gc(^ov?;Es?sp~3iAphxG$rsl{NWb zkFls3;Z#Re=9gG$_x5Nfq_u7=+XoE<6uVuCoztU7?CLU8@wFmam9HtQa#~LyVhhT2 zErEJnOMn_H&5(kXPpfz{R`Hk~T6>cpqY@jG62k%C!^dk1bFsE}M}=cGFFd|3TWiEA zT5C)JVPF?O%AL-K#jnm9?l>hzddOdtH3|L@PabH(@cpzliJC~=c}4sDc(|tE!B{j& zNyUA8H=QbIr|g1US~d6U%bYO$I5$DtlPMnt(o-Fa(WClq!j4o*lw&dQqn{9ne9^_1ivqN<>hn>7$hQFb z_IDFznkirL;^GJ{*q3kh<>FiU<{{q>wCOsQ>X@rQ^;?9_AM;@+)iGUxstj=r$JnWi z>8C@(K&9%G^i;>p%(NRS(5UB;{-bye<(5OJVWp86y>(FBTu*C+#N;^WFbB(|q{%O4GXo zThxJs~x~EHky7@Wioz>>K*NG0k){4gX{`%-=8vBYI(*vkP*X zTEmoLJ{qp6m_0jGj03JltAQFe4fA`<*`sjpA#V!8Gz**xbb%uI|D-^!76-yNd_S#( zRELjtU+-!zG8X$+31~Xf`e(!F4{yp!!OX2~?ZfDv+n`Dzhyj}q;@7&Gi;b)O5Em;D7x!Viq${vRuV7n0<$L+l zZ9Z(*_hb8yA3mKOeA_CzTUkX*mG%o-31@iEeV1AJU9Zb=>2h(LspgKgl6dvLCnXUstKHsv7V?+TxK(3PIRgf(_Rt{ z%BeD%iXee>vhk7IIN^Wls0R^P(SPVnb%f)ad8*-eXya;Ks$-A>!CMG@TgNo?&Go~W z?+tJ?|Ig#h;ytW|zaacSnDlwMC`EE7VR8qBlf2Tn+e+yCB~U7WsOzhl5nN^l_`E2n zH4pGgk)7O>x|Y~bp(z+6lv&c(l2%`O@6n9f40X$>fGU|YRLN{o1Q*X!$>1rV{~hkrey+^?c8yp1qGLb54=31+el&lea7CdFaL!TSgaUTGS8C|srXE$`yidtxEN(8c z4#*RPJnwaIQ;xR8qc6;;-SQyAZaF0BVdM!wD_=$h0qQq8;>QQJaDo2@)EACk#muiM zWVXc@r8?McONzK{Zx^YyT`f{?i!at}%f@^v>j3>fy5A4i5ShKlYgW5x$DmWN7dmLR zA8k>Gw&2t`IP^X~t<_;y-_)xfDfH!=rQ}=U&le2H!hq$Sx8<3vvk$J(g}ucL?M4m0+fMz|croAnyzDY!LplOIcUY|P|@P<+|+wM?Oi zfa7uN(X%gNIR#5zSO^junOTunH9PkeC3P%#Rwf~ z&|&2JWSy}xlQ2g(xQY0!OFFjYcbg3S*!`!(j+XFhHf4_R<|asGkZpXj4lC?zQ1~2e zs$-#l+!mnDR}_fu100zOMEAmnJC&kqiX@h)@FTO4?>B&Co&w2KgbEPKP(l+C%5R|g zKpdY%$v+Blk2h?WIeQ+s5Pd>b#>mdi^32Sf8<#*aApgnuiY_-IFje73Lu9=mb6@JG zC?PFETJ8b;WQ2MpuQ%0^l&Ke3u2<^tswd28P1$5B`a9Z+i+<dey%A z9AgpshgYrCM^wI7`Wr%2U#i21&|gtse5P8d58pQn!T3(U5Od`txGc=QdiS6rOf?I*SNpPEyz5uQQ^YmkcUqsoF$XA5FIU`=MI3CE1am>3#;>1Q$1{@#z-w&kTTuZ!kXs(6xNjLn1K|tugsdfHGO3` zq@*Bagpz_=Z@Y1Avy#f8#-~gSIZ_=Xk@^#*+LiJz<-OEb-iG$0koq@DRcbe`Ywk}?b=XW{Nd2O}=9+c6>tea; zC=OT)%+wfdre3MB7wf;CXi+WZ#W)&Ej3JNta0cV;#rPdSn8g^rp^Si|7roN&_K)G) z3S0xnkTGpn@@-dA29Dux{iD0dSLU`c+@y?QaW9SG`x|Hs%K-Uvy)=gF;ak~DV^{*8 zt(V4d9ejDd76yzV1AM%IlwbN<7%+x3x=$k|(^uxUF{J&Q=uxjUlTv+nylotbK4JWo zvj1%iA4QHB%JH*f_#je)`fJ~J#~9Kq?e6It;XB80E>eG@RHf#DV|b5$4FA@{3eojG z3Gd6OnF{_d_9(cA^!8e0_8H8mYpdfy6?>&!faIcI*1QnKU`-R|V>4+t z@0GUnaNuA6eT5ZH4annLdlCLTh5dPIA@9??{59wZ&C3@t4;Nuxet|hT2(*UgWgxk@t1b9>S#$AHLQ76lTUTe+%=_f@|(iSNhH;0$SLhfEF&GF5_5+_GW;Z zXcUz<7M{PURz=D|;Ld!t(0V)IuVs`{%MJA9(SCXR9R&x&fP)A6*^| z3sJOgXk2oO>3pJB`V95z{Wzy}M6=*@H|;e&rG5M08YSmZYUUncMC5pj-s+^hFWFLkTIT}Fon zv_u8`vxyZBqqM!h^dJ70(vK^pLr^+WDZL$~=l7T1`oEO6^p_s2lzsuFgZoQA{lAos zzoYaoQTk$eU%zwym(tuFrBnOQNa7Sswsx_?g#NfFCGI-nO#R~n>=!P@DOYurPdbZ@ z#{Q2S5yzN@GOUk6(C}GU8)~eHD_Bbd*NFjZCk1W-@@2r?g|%}GYp4PFheJO5C-(7J zl=&2E?Rmuajp4vHU(du_O|-cOZC?72PStV?d!?NSHGNnCKb>3Cj=r^v&d^@Vi~yzW zl{PA&RL83dzlrhhQejRVU4IR;eKV-ti(R@FjoyfPwE>}L{JAUir3l&lA>wCM;Fzpk zv>WUz>XjZrt2;lulOyx-W4}Sk>@K~>p2r!hvEx3Ea5}=wD$e)_!p|Z+3t<`ISineo zMM{@m7^Ffvdawdva~Ed>m!=|4wpSX}bvuvt1ma@4)M!DYv_Sho1j5WJjncwmgaZ+l z5vCS?i7?ltMhi$s3yTo$>?CeRV+8M}>Xk&i>Y4aqA6579GXLt_j&JLl!Ep|n$QV~a zipxZ~zjemr{4#*s6182{y7P*dinoh%ivu{ywIym*23wKpV2t-5=lM>e5llrcXgXW5 zZ}qH9u7WZ4O7)#@ugP8Gt0BzYyqc+qUwcgnvlVZz&0R|=Tt)m#*A$QULIDVkF>IGdhedD?L=mik zfHNwS`qe8vkKX^Oj^^S;@S1AO#}D92F^?YspAwC^xfN+an72FOT9IcYes^FFKZ4)k zn6q;+XCKAha2|PSA9)x4@$f$fhgpJi7iyDLuy_Etnbr9=PG1O4AC7?o1*-$G$Qs{9 z&M}>|b21ggldu)W)q8+N7Fdkwj9+tYwXcRj?mS?z536iHKDmB;s`~M%?#HL5AD`NO zd=d`(@JSfFg-^oZC}7ZZ8wQJUN<$dD(7_6W>TdOvQ+iqe_&@6S-+Rg#pF~b)$L&4M zMNc{O^xcmCFZ9#`>O(#KHF~;Bk?Usz=7&1yl!{K0d!>aPoUs}HRQR(y@`{W_^umIq zxG4%Xor98Vj`nd1Ol5+Rc*u#!J*7jTci8zUmSlhg#3pw1akLam{J#mYBRZ7bP|3SM zsbM%`BNf~c@4!?pP--AvUEg6^eXW?da0Xm>Waa|Y(kt~qnw;*3gKilHA*a|cp$03k z-b9`;I77H|F6U!C6k={WLCcG!|;< zydCdJnsK^5$d{wYp96GvRYo~-972v@cXM%nj^dTRIxz27Wo$%_w~>SBMSqUf{v4n$ zt1^g7FGr5S?&dZ9Io8;Gb%1kRl|kJ4I^>9QH?Qr_vDTksE#)9e{4{dJxbt2@j)_kx zvzRDw9%AF%%}VS_C6>7Khvk}eOCjZ?I;@$f2YXYF%m`aZQunX;RT(x&=)XeVH2KyT z+aRx{I(~uJRQc8z`(hU&cD#IRjBUo1$V+l$ysYrh${71%dBhHt6;2GXHls4iJkj1D zS>dS%#Lhx2gI@SCIB`|RQ-CZbvqx(4Dm*swKIN}r5@K(7jefbLFLoSazxVF*%alyz zQ$}4&l%Ak7A>~Ui?Ycf`lG0Y1bS*L1dxj(J4AKG&K3S5|h_@Yz_@mxF`J*p39I@|t zYu2GIcPwX9Fdc%p8ZYQl5^Av!wgWOTd!l=!Dla2kIPn2!Y$VRAteBGyqRHSxJ_7yz z5iSq!C5Vq!2_scKlHFTVNN3Z(^M?y@Lry2t`~2YoZ*GyPh!aL~Oa*b8V&taMg(j{@sG3ar}y0;_ER3jC))*1z>KLi7nbXGwKDjFI`e*GB<=0l%x)M*$yz|C3$@r~7o1hw(?AJoxW}|3q)9 zBOA1|rU>JYy2N^{mfOy?z(u7nII$q=I0q%(?bUmP^ve-_ad#oE8gcHt*#5W~h}+hy z7woFb;Uo!C*~y68ggAV;9@ZB(5pin~r&IOCm=W`Q?=Aj{B(j_v7iZ9kMXF;|rrIN9 z<=nV2ZtHbMg;TMmJ5(4nrM$7=rbw1!xA#cd$b&O+)8I@h*CVAP zOe-av!YDBdSO`V_m8QNDlYxts^;5xH+yMXZ0o**$R~OF0Sj_L2F}ME(9^(S$_RFBZ zUxPQxP6HG9&tY0 zQOsM2`MPHy?$`mitNIz-HT3v!SJ98V4|)i9uMNQ6d&on$+w8~Py9g8RHu!P3rzh1> zdK>Px_b|d2$Nw8HXy<$mkd~m|ee;Ooo<`hn2H=9?mLqPZf(y<_GYPvUpNF_S1s90J zOrp5Q5x2O9cyz)B#XO3b1-IdX8-R;n{0uH;_;HcbkBcOK%)Oa?vtn!y^_)jyJneT2l)MuVd$ZeA z{CDLm1v9t?qP5q$8QlL9_X1wDaCAI)(W2oFt|GTc1zM>FmDE%ii?tQG#kz`p#d`3o z0pL~x!Tkq;_YbbPwmPK3xMomAR92(-iJ0mbmO1=DkM!s6)@I**z+ljsbzG11$8Ne$ z2+#a7pht3aH#gHsIPoZSQ{N-K)%|Vre_IPKtd}aRo4?}z???EjfiK4+cg6$1ua@op zTGn*`x%oeDSGFp*D;WQ7$Iqm0@~8f~d)LpT+Wo0H-CO(+ul2XZcbE8Miu^Hmbr3+r^^PE4%-2G(pc9|`I{Kl>TMp#lxRO#&^lDqJgf_u&lZVv5Kf$21A_uo+6 zUxQIuQoIjx7^NApCj~--NBrtsNC*^jtr)pff$3buBeAs#vUIA5U#S z+&W0b1fq*A3?7jn12t0UiW~u4@cUw$oE&!@H^Y-lanxR zehC}$n<86piGutFPM)BG{HBcRmMF+?ehCorn_r^V^~-+xe%TM}5P0wF0m;3q{XLL7 zQ~sm3|L>sql^=>Dox;`scewDKE6}>x5*1jnDueh#;vSys>^oiX@&Ayg{bvly{PUkN zaJR|CDw2u&&luDQjX`L%a^j#tC;_3dN{G%W#vzobghq5J=D{ho_{t2*v>2ThpW95Sk;mv3R!` zSrN8tb+k8et!K&pA-mbhLn?+;$L@M1ZLMeF{_x!k<5c(>!-y9CB-8iECTFU{kU19o z!SCgv)q#qRw&9tLVq@F%y2xFLbwsZtcY94e((Cf{-FWRJv$Ha)W2%_Sh+R?D(<^$U z70{)DFT$li_}*LLTjp8H%Uk-=s1EPmdC=lgxC@}sKfratg@RU_;A%mm-^Ont*32iM z@AM53eUrYmR#TzjxA0mAdS$HQgSIt@-uA`WafQryi%?@cG7gQcp#U$MCIwjquXfJpgF9+FB75;Ofu}wklplYnYO0Hb9 zI{|O`m~ARR_+Wdm8}G9ZKA?w=q6v7F7H>pd?|6f%A7O$jp=G1VxH+f2XB9iM;?V9i z)i?OMTng`vbJP1vl}mkdo=*FEw7WSvceA##X7lgc><{T~Mi^tY+|9`J<|tid^XALZ z%~ASF)63sS{}3JUI+Vj_(<^^=%+TEn@ak2&e=>9^^xzwX1$9I5DlW!`H~(SyQlJOF zhM?>i>tMW$I3@kHM++^ikp)Am83W$kGf`IGd&3ZA+~V6X_lNLFHhW!AW}|eVhaIJM z)7$w*>75>SN{a1`H0c`^-fa)Z>rK*RLV62bI))*=j#_AqjOHghS>=UWWm@+)c2Aj4hbX%k^PLPOnj! z^{zLDGdItu*_0*Leb&>@lV%NS!}qQ>To|b(Ei~Gj3y0B{Y&kbxhQ8Mjo)t#wPvKoW zyN>^0bTrDg!9l9Lx)(=j_*!h`y_-U|x_d-D61!vg&O?HpXK~GAW_GZI$>F`3w;{v-7BgfTnSEstv1ox7mLAje~e zb|+?`x@Cbjq-Cgz!~4{CNbioT9wo1>9MY*07mhd|Wz+8~cjVyb`4J(zo}#e2`-hDZ2M@nZVZ(9I2}Zw3UMh4!s_VEA2` zFF1>xYL7f0{->;G<-JM4)$hvN%Ng@r*MSw0wr_OmuS_`qkF+9WJ-C8q_ioI}PsG(N zmiF1Is&u~&s6~?y;3D6;7JY(R@fEiOC#ahG${bt)U8|aikQnE$pr^LzJvQ)K_N3e}U+X;jDaa08}6N{LfVcY>@vv0K%gKAgoKu#Y9peQX~=^X97$jK^L_>YS!k0Ythxl! zTve5($LqmQ#BT%xc9l=WuLLe36nokyVk6S0AU#+~KkrXJE3m*cje0WlhLdi{VZHD( zXqVRevCb%_OpSCUkK@RTUEF{4SJc`x*c&%c9X7eB%~ z%-{xt!2+6XfFpXO=Ep1#*sq@WC9G7##O{jlVC&H$DplFmA$BY3>g$&QP5v6EkD%JBC$ zK+&|RRr>phxUj#RrF9g_?UH^W>u0O1j}5@i;sJf0aYz0Vyh^nLix|N>@Hpy@oKGn= zbGFFz2?OdLh|i!qN-Vmq?psit7uzLz4Nha^gZgf&d%VhKy1}Wyek+(?`k9sRK7cuoSNLc7++jMjSWFUI19eR08Q z(FuKfch0BDnDwvRQSt&xvQw$#h`J+f#p}LrDyXMlMz{#5sHRsv`hIxUOVA_&?I5&% z)=0keH3M22h`(PBXsHn}zS*v^F=I3WtLcOB@c|`o&9n33j5|t}pd>quN)C5^puotv z>6hL?Yvb{0iaQY+ChZYs1%Hv96w4aT{L}7LY{6HQ5{cKsgj-D~+uxTsKm2hXb$?uh zMDm z3{bLf3^+H9fv@mHFCP7X`0?O_Du!<@U$iTYC|-ao zvo*@JD^2Hew(ZObZWw8T4Co#Q9(}e+6Ys_Nos@2NVAgTInRZh8W5)=?X>q4WbyGam z9%eZy?W-f30;=Wwa<%yuJ={>M=3fkEM$dAG#oPFiS!Ph~0)a8)x5LR^X&& zvnxRlxjn#Dnq8Kqg2wJ`&@V)K$Oc!i_#ak5>k)64pt%4v$-~5xUNyiY6=icgGcmh~ ztyDob%nZa%hD5;ZgpM-UQ<%`L14o{MkzBS9V6sYU6qF zl+q%L-I%xmq9g%;`*0x#h!5Ya2z|&kwMZ*ZBN zTzsr%LRPwmNul<=-orN19Ic9vv`|>Wyt#8HpmsOj(bLaG&PKSJx;fHvsBqoXpTa8` z_AY`V?S^LV@B#Shqk>dR-W|0Z6g5_M40JFYj(7Z-^BGP!>!IRSD4%UXB4WJ)5aJ$jO1e?lQ2`+ zK^kCF$F$te2b*JH_I*=9)?1^?jPJ-<^fP4x!9h%+hYG&MQR}5AwZkzAmn2Bq7Wk7pz==FsbgDuvqJp0nUp#chvU!ZS4*mmzj6u zT;HNbyOHT;tGfE2^VX;jgw@brCdYFcy|ST<%Bs07|3Iwk`}12`2@4C*Hf7J=zj~%mD}k5ZMYfO&p#-6ecTA`6dnQc z2)=4I!>Y^pD}A*O>}lnH)c&n7aKr~TBM|El+^E$8jI9<{i(~9RIQTgQY_}=cnWiKJk#?UrF;Bg zYg&%SklrYzc4Mc-Su{ypjZ#uK3qR}u!9Nb#V97QJ_2;V(nTDO1*NqKZ3me=Dt2;dI$bI%u`?N!u(eL$ob5*wUxh zGX}qFAbqOPT@Br6VTR*U1at_IHKG&Zu+}H62I!jCJCEb^v0xra8}(A5Y_+;!7wM!l zzbDVOw~etHmPAFdroC3vi(&ONYtD<`w!|4uO3!xaVOK8BXt16TTUrb@jnyk%@v31H ziB4>$TNt6ZZadD7hO8hxM{-UuO4hf`X=Ryzp!Nqkn1nUZ|HuYI1C^Vd99{6`p>%#m z;axnNdeV7Uq6*(_h)t6V5_ul8Q-vI<$nhi}F0<=S-_+=9GqfnnOlob4DZn=#njdU6 zwyvl>X__z1g|W^_d>%^u^@q_sYr1ADa~c5)Uh z6ctBNjXIfad?n+dIITNehB0xJ4nnEsjKgzJUSLzWsp00MO*mV~IVpX86u+-A&@VO! z+VR!EOj1h{aQd;V;cd>3th)P?OzGAX+a{~Z>f^6}?VXCd7#Uh0V;ES~(KE1Br_GMF z&8pL6N893^8r0_3Ugk|gaINJ#RxU<<-?F_kZoNaenXcNvw z1UE*a9JU9{R-Jn~KN{AoeiVoo-6)UenenjsU`nx~wFat>?xR*6+3>WQU+HwopC&Q5 zxws%-G^n1&U0RdnX$Q21fu3P6J11^}ML}-=99e&tmd_`ecpzBF_wKo_WpX@T%)&(q zeLau!>gJ~(apGj%puV}D`%=CbW_)@Z#>e_}B2Ki{DEj?QN+&Q^a$N5|y^?Y!(TxeU zYf{>^-qvom->TwyaeE63t%D3`$VrKZd~6R71RN)&i5(WuG4f4@1|9peKEDZ)ICx2K zXf_-Fk*uDY^ajWR)$p z&VGFX69v7U?9`tQsVB5z4&Jg=M)xtNS7fw4Jh?J0#HGHJ(fUjHqM9PyS?v>zmCz)d z)jkQop-qi)SxQ#>WZWtFe95NMd64rEo6-7U3i+oWA^Q_*UX>TZCpz_faOMf|h4#I< zmbwH!5dLT2533{Hk~O(H*h4xYKH09#bmx+9NxL-o85E7Y347;uNoqpWK-l-13N{X5{9{>s-kxesw(Kg=v8I! zfwe5UgIMg<)F##c9dtppjAjw6mSH@(H!z|}8BdlxdFn~klhAr^Dt+?wld5H;1S;`TUM}&{MbNc}8m8st;@gWP6ZRZ;UX2wa zmC|etH<^~at>{%4<|dga4=V+>7;yJ_P8`-Y!ugFnIQh*qmFpYa>b#Z4Hk}0zN?)G^ zw5S6}w=d3U=U%&zh&9FwWH&=Dm5wmRNV-J?MQ)VdkeT=dV~}FohS_!wvVWpZi}N4S z&Zjk=6IVdH9;f)8Y#$;Bp=zYyYZIivUPJsW-~(_@ZUhCV_yi+C&FnlUp7r!%H#i|e zOCWTS2IEWq(SKMHkupIp9mWeQG8ha-!c9}F%Q!7 zb+GXnaD_?69VNbq8HJseHJuZ8coa>3NrUQj*kxq&fS}*vp|gWQ^+fx%}kH3B#~d0Xra%mP3y=H1?|PbjL+HsYwo<3H^c4 z017z^b`9-0LgS(sTVyEbDTp^&D-Yq9iwMbGN~&O|cUy-BEZ;Y_|$I@v)ZMyKvu?9i!v5Z@E5-FkgKLpY`! zvrzsJ;8=q(@Jcg#pkI0iNvNb*xMpRqWP*N$f+me~f^FvgKKXP?@8m*eTpD#7}(<}WNl$O$tVph=a;4apbQb0AfwI%RFP{S)| zIZ~kmxylKES2_&aXJJTr$x{fJLg4#_Kc%Zj3)>EAcO1{b(gw~TG3yjvy0Bg9#+tr? zx$FW0KUG@_hU;RG@FkTo`pFY zV8jks)+%2&WI&3y1DbA++LUK~-!$4dYrA?c?#9@og44X`l zHnmL8jf0+dvx}XUXL~d4r^`dLVLt$xC-L1*rK(b0si{n`MFN|QFrl}xE)ta25SHvT z*$A?CS{Tzgd_@A=iY;;aJlmeMe_y6P&*)}G5q@zNRlnsdd_|$bR}|1#UnWmZZnnLx#NXROwwv}YXU6<JVN7wJL zqnwof+zSg7;fuj}QR$Nc>@`kphV>>(IE9m2nlZAz`LLkJn%^j$@3Jm$lsq%*EOegbIMuV$RE}0m6KqP$}XoSGi|O_jq>zl zeM+M|8&|p%!DSbxG9WD8ngnc&jy6a1PE+u-zJ;@a%|8 zb!9|$M3$zK#^{kA6>qJ(2CSB2{$3ET!eWqxjl${GJ90)cNrPT#nW9}=haH}2sM}P+ z%=k?S^9EqI9@)gy{gz>ZiLsWq*-7q=N+VZ zrOMvDHdp`<>OjSOYi8;(I$zWATWjApY{6OLaDLdEjnddI!V4qp$L_!cG4bzX#@2{q ztYz}6wbKFL>W-j;XXHQBj^o*KZDomK_r?G{?4TI1o1x!}Ghn-VJFI8avO-D+_}PS) zTzjqm6jNHw`C;+RR!g?kTC>!G)5@_+mM(?OEb&{>oPX(=bK)C9W_wj+RT_n~m(GdX z1%14VpOzKi(74ZuTZO4vDqbHS;HVc*iphMyfyvpE=hus?Md&Rz4BeFkD?4^pmhxfA z3wrRIU|Di(sa#l~2d|ot?-iZGwD_6)SMnO}ill;^?v>oO)`k}D6=R;gT5KsJLx z*_fomluBoW?=TGfI$<^Jft4{XP;%HA?r|@3IP+{nGE3#Z7YxbfcG9k<+Ns{D*_mLA zP}btIZbMzz{CNJPxE+=x416ZajaA0g_kG%q9VJW$#<7>?R;G4=Q*zLv{o@qOBH=?dOhPSG)p3RdMV8RoREP=&A9l@`=gx%}Ve1Q&bh zYqQ$jW;VfQMrimeX(L^g%Pp-RJy4kzgP7;>JJh9GzRnoto^LFbHStkcx=-y%6nOZ zQ!gx1Y{KmYeB}tU!m=JpFGn~7VNO`wOW_QJA4d3V(b-DjhY?Ov(tA27oP_WcCH%co z-xP$WE8!3&eR?vuO5qEvy#27a-TY2d`9Y9z@>f5oQH<7nOY;;WY@W zg*Q4Vyar)A!aCu8C2U8yPzldg;3`CTvr_(HrTk`uUscL~t@QR)gl%erQ!79&Mt!y^ z7v-lA)(K%s`cnuODB*odxB%fQl-CPSDd8%V|2sxUC;00BJ4UArVYTpq(q0+Dn-OM( z14@53BYadz|E-dK6yZiC{HX$eBf`fK)(Jb6{KpYKhcIq86Pt}SAFre*AY2ICX@m>~_Cny!r7<`| zgoiH?u3eb-2GrLfEl_Z8nC7G1YT?XLNjXQY>`=4mapPSkTcy0l5IByz^tH&hjCNm; zzgsXE9BI86Ek$N-mDTu0sa}kf@S;%GDE<(M8NF53G81|BPlXSCEt*?iJaqjR?9^J= zW!3Vk3GIi-A|d0}8%)bfWi<;4s9_Cg)Oxtha4MTietuNJ5o$?gy6`N8)O_S~^gAbW zy}T`ndaCLCK|yqGj5GibZ8zMsoo~DA(4@RFrKfmwe z`~Bm*-{-u}d7t-rpZ8f_=e2G#*LuHgvmE4cdY+V0>uo?h85R~JE>LMIjNTa7L-)u` zDi-HZ7lrj%8ISf4&8_twYg>=^)4j3CKRO8e05Bzktp!g6tCYS_Qt9<}tcfzWbiu4! zQj#>>ZOGk*{?V9XF7M8D$M$acDOTH15*yL5DK@-eODyN^VeIEAjSY3Xr02}kg8!k` zg5}(09egzmgs+B|P(q8AeGA+5H)3V(0mcGJ5od%)_tg(#{Wb5-EyYM>WQ^Q{RkT+Sau$$D%AJ5j1R*B?xvb2<%28$y1?(&MbUr1)C#@N$OvrMP zy12vwQsmDkzy2#9Hqr7)etZGhF&^@$hy4c7;(>)_$2g@r11O6e`yWH)&y-6u`!3++ zdZ%PoI;BNpoKn^TH~Ta2KH9I>%5o|7;d1Fdga;5Z5FSK$7~v6wC;D32V*APT<YT%5uF zGT!)bf>WBEuuV$WzNpsK6-W=7?boIe0qoX#mdx!5UfebgzHJz6MPky|LuU{_lv z_3L)dWpF2N5YypP*QS~Z?;1MiJI4!?+rV-sCe#+^R*T2d2zPQgRIo3?tRwHJJ! zZnY}x@DAaZ4^lQ7A;E-_{8;NfX#D|0BA+A~9cZb6_~d-@5-uS*J0OEcTd!(Lnk z&tYkeAr$Gq`lt_gI?|~uIlV{Mp5L2KMtzFI*{A}t_U;1m5$0|e=B>=GJ^U5@GGl~C zVc!FvSzJz-D-vJxu~gZ+4wl5J%)Oj_?LXc0Z)Q z-+_~WiKFSakX8wgpnMEV??GB2+-L{J#p-*FrIT=q*v!(eu=HE_+ZJIvi_1D`{3RA2 z!Q#a%Ud-YJEPjH;*Rl9Fo%A$i5uVPM1B>3Q3dQ?0cz-#oe_1|-$@C)t?ZR6t7<6I& zaO;WG6KRw?&TUr-N!`cOqV7_EI?%r5rkZH<22fi3uuuWslaLE)ib`n37u(qvr{b+D zVLWC;H(vGl!2a{`AJKvfVul9>M%-b3+cPIwM2FtdKSo0Xc6r^c}KaF%|f z6RR~#8(DfH`%WHl74T_?beBQ3N?zL}ClMA!(#5x&$Pj8fx3vAgyoq3B8kJDx&{%W2L@u}L!ah;)^2S|C|qn;Rkwr2?ckY^}A%QJ#c z_r&q{d*b;tlxfw@L>XV+bkA5m*)xHk>Uq^%Ko%mDV}1MAiTA&s-jz@9Jtpx9o_qN? zJhO}+?U}-l^d$2mJh{BdGlL)MN#SEWGkJq2mFH37@BCf3{)3P5r13h>Jifo@F}|FE{}Fcm0ZL-oMp+}=k;(6oTte%bX9 zM$agN*!gH({IJ}roL-nWSU+z$IiG=~$`OT?qHnt_`v{~+LB zcxxqz*=im5#_N)uSC?Fo)|BzqkgYqdnr&AkM`if-9@`_f*NWGCGa;1{z3Z;sl)@b* z^Z|tmR54@8^=|P#e-FsWMZi1h@5{)9UF~YCu8K2;mny7#ulLwF)AcS+FrYD;pbd1{Tp-!B zNx8)Mai)4#kJ19$%c-Y9JA=jw|5Ro~DQ9pi$OW3xv-rHGeAtDj1ST7>%wDL>`1Hya!_^{Z5~QYDO{>pQ2Z z>S^qM{W<6{Zn;@Z)}}oNI^}a|&oMfs>=pSdeo^VuxN!QpuGt;Ei&D7m+6{|F;Ln7- zO1)fD54o^%*b!br-=ixuf@aq(mUWa%Ce?@12i!TawL5VB2sJ+p8g%G8#wqR6Wg zYp~KgWSXkJ#$DF{0sri{cYKq9p2Q@l3?s6)B7Q3T$kNy>XpV1M0bRpb!A*5(O3f6@ zxe9ybMBqq~^e_pe&q~lTMtU}(5(X;ad}nORdCZdI-Y3NKm@}5&2zhPp8P4cH|FGOIBF`CQZSEJj{)WvKX1VTq@QDHx)+)Gxt>FFU2fRzNObu3P|p5nfLToj2bhk3Kc@;-S{vFUWA+{{qk26@RB4v_&ac z>8OA6jY+-Wt+f%9#2&O%%mSQolty{xUUHI%DZoeQr;qrP&|9N7BUYkwW!cD||CHb;>Aqa~bdcTI%FaN)m#=e+>@v zNvVZur;Xs;oMGP6YH00Iy<40gF;ddmNb!i(er*e}8SSbD;H|vOMgQh3p7Y>J^zfM% z9e2e$P9%D|((@(Pym?+?c)=Lb1l**QE9qkmfv5VP#e2Yc{Fm6zZ)yHK`;?@`4&fJf z2j|=q!1wYLGX3lABl)|8jXzNCZnyZQA94vT&#f|DrK|aV?Ar4=ZIz|@r-Z?P_{DH= zG~=u{y$4z-^j1ROtJtTNz!sHp7{NE;bC^E=r&XG(9OzF6lts|7qcy$c)4D9pzb15g zRM26wL5nfVyaO7I9Q+zu41i!JX7T5xVsoe=%8}mk@XC3P^WfrhLr)n7Ip#SiMfG3a zRZSWfJ*|HzosLg#sedS07$h%8Jn-jue?2rx=!oD9yH?Y?-_W=kWew@gen_nY5<^RW zwT2r3dP@t*HVWbLfr^3Q6zU%;({l!=bPBY9lL#M!cXY`+t(k*gQyQDnY|O3RM4Vokn6t%Zx|=~0_c|1JqlbQ7a`92tyfQ>S%KEMyCx!sJ}eXd(yhb4cdrUBHF}J8K84}|$GyE;^IUSPj``|~az&?XoIgt~ zo`-}ZWLjc@?=4l8*@@omg^V=%Z0C6DwRk`SF@6SZu|A$2J9*a$u?1As9;FebRHxsM zvluO-Xb9g;VrVJinU6mg@Z4<1KE?@+UDtj*{#QBKhX2$5*$qs-GS8*N8Nmd6BTq7c zGi<;txQ}_lO|+a4Pu5adoR9Gg_|v&B!9#B%zJCVul^oX)ou&j|`ZhN;DlH1TU{u;b z?1Cn{5%m=Mr7B$-PX0&_NTt>=zwj%q6;;En(FR3R7^(60Z!_n_+12lQAa`c8s^7i% z+`IF+v7yP0E4hT|QElKF(=U6E@qQw}(I#~h!VAecv}ftZ8_4NLI6~VtAMvKJ!hic7 z&7JSL!T8+tdmdxo^9!B{@G`^kH6Aa;E~lVxp>3e2>j$4|vhr!LkOiqPn=Ss*pfvEk zR9kN9h*GaNMB_BIu0644;P0R@1|6U)+C5bR(jcJ(s}S-MMTxScUy8}z4?Hc{0qxGK z>chC3dTZ}gIr?IT-&8fi&KdXF3Z(a;ZA!oNjXT`SDs3S-jL>TiM{03@zE2^!g8P+T zg`@)COTVE6_e`V%-$G2w8Z`KxHSBxr?0fpM?-`5l8H?{3z`o~+O9^Q>DXgI1v&2BZ z%#618LEbF)-Dyhbq}+y&1Y8aHbayPCC}B@5Wlxxp(*X&SMEB4;Im=m&5jnpiC)RC9 z3uSdZ#o&VhzY6$ZH`zho8LEHEFc7e_@NXIQhd#qtNzt)B%kH*RL1Q0leJzAh%=Zx#D6Mt;!c^dtjv$V0rJ2XUtg)=PlzTasX&B1j)yQe zXrIyXWM(~(fv>fp2Q1Kuec;a6p=HVpX~_GYAFlwl&^2LON2P5YnLFfNU3mkX*6VwxF*l^Nn0tN^fk zgRoPE(F_J2jA;ym)#KR_40f}9P7STCUSDPy#vltjv<%`v86$&ilT_CFsx3Er5l(M{ zejlF(EAp^>V6*kW%rb$J0_-^DF8pyw%rHK1x45V);49n0<^z>wagQt{AH^1uF5G{` zeLwDdaIYN!*swzK6Yj%Jg=8!4SCF1QypXIwxC&VN-54L{LNW`_%pQe1!qcM*$-0vp z2>pM&(PD7i3@7y%XCG%d3`yBKLqWD|fo$PjhL0EaG88OS8Yp!%y+z0ji%|@bEkbOi zW*8`Wi}G#LGPQbVW>FRw6EY-S=o?kAaq4^`5Jo99xB5P_^y>v`FZPBR( z$qS1X*GuO5v)N}BsTL<8zRpoEm0K!f>ZN+iOk7V{Y`C7Ym}Am~-WteNX4Ff?2%lSI zLsZE5Mq4j=fVFpI)=PrWt4VHx#U!CQ(fF5u@Zy?~`ZM_PyT`U!D9OY6oag7+P6b-T{x(D%;*^g2%c#e|kgWo3$ijc;b@ zB$nO`EH1DzOsv*2@8IbzALjLk&6$q`rM1k}iFNn5a5Hm_i~3If4muwX=hb@;38zu3 z$#n|3?<0;HvG>t+zRpkOav48kDm?WLmD};BvMAp`fgN^Ea=mv4Xl)gs*FC~`lgEgI z)O$Apc0fk)j@E=7pw-Cmj(orrYDyh>*?}I-;_7TH;JFciIc0*2G~JMcLKaV2Z>%D% zv3a1<#e)(j8){WFY1Kyix018qQVt|?iG{28_7u+H-vh?R0BxO^(9fe7cOvO0oO7M9 z|I;m=!at`uz61^4wH~k*!0_Jz^CvKiJ^6{ylm7`&n~JtPKim5wm4X%W6A$-*1U!`! z^NZ_(+I(xf%W~;xOKQ)~eay8pmyV4|h!exEEL-jgcoHMV>@1wOz+XNg-pwd4wsCsM z!BZ)hzkwfZw9zp`u@1f}5j-I8R23wDA11}%undOYUAd^R(iZ=mp!E#JEIv0Db9}63 z_f%`Wq!~XE)EPhQ`tmj%%G|;ijPgu1Mx{D1MvV5}c7^RE=6QNcD8BRs5wg`T(z-Fv zlQk0G_^fElGFQn!cWX|#_M@fQoAASr^xQ)2;SkU!PIV^&WBe^mx~ViD9l6i3^%mZt z^H-~>oJ^SEQqD=~I6p6QS7tyzV+|zlGuXU4EE$86gz%_0qL_Gz!edfn7+fhtc2p+WY)?uI|KOI3r?z;#_oc@LEHV6YB^)RkHf3-vzQ2Uike!Qm~HlC%wC zdgnQ;%D=$R{THIAgGcT)%n3->;IGw+jTEOKlDe(Qg`^DoE`2_*-;Ck-k11)8P31I znnNdTPuI{KH5abhauGv95<7F7$4aq*{B(mIyg9Lx+OYl z^p~its{uT|2Jd4n&_8fRvQeZ<;uGRve6vv)y!jP`qo)Y~V@=KOuaAFnvEq7Cr);dVV2kz<+c-T1aT$Qf?@?!>cWA zzU-6vfwiK<KT1&0C^#mOk8*+<-=a@Y7ypvhn zn~a{%L(j`$w`+(k+onU#v)%k6Vj77Y9dg>*767)a+p|aqn?DNx`L(T2TA!edZ|}4| zsj|{OX>tSwg0j@c&ZXle8|cy51^WsDlJR?hjmjZ;OV3|{b6DA(bJ+O>g(T+G1`=s6 zB(#lvDmdaeC?~^l&jY@6)1`zx3ln$+gW9hyo$9K<$n5E@uwPx;;4Sn5vshrjO0I&n z#XWu#PTJk#aW*dV@a26^D&ujWO#1d|_u7 z#$mDw-Vd5FYO)_qrIMsrZ+39tJX9u`7S}hw=Ae9x zpYiYM$zzA3%$}Yyf{mCY@683Y&P|TAGz-q?X=!N~HEC)0q0jD11165RvNRUf1mE<7 zCyw(6DFOCkpOFe{<$hYG_Bh($TZu#Y}A_sKH1V~!65X+})IDM}Unb>2* zjGrUaGkylfaQQ(UAk8d4NtTQ{Mpmkg=d)2q>Y9fn#V@R$&Og?(@ptuv|HpcgevXjQ zx>lgB4BDQx|E;dnwZFCLf3GVZbxlTH8~4A$hoCCdTR-1qXbENBX`FzGm>9x!}+%L1p5Evwlz2 zKqhZM_k8e?A#X4cBO(TScz=uzy)f_lJo?XP_wXzi2O2({{|A#|U= z_--MYjF9&aIhhIiN9(>qHiqWzEhPF1oT=X{B!3626MH=!UwMZISvS4d58innk(DNe zTQwJwnr9<6>Z_#Y4BUsiHJ+qq8)8un4>Y$Xl_v4-D9>jvQi}F+;U0{)p3o3nE=)(P zFLXHN;D0*I7ZttF$J%B0#M&Z|m&!_M5Zi&+%d9+w(emKsa%QaQ7P|hoAfPqTogr!kO%uaBc9$C(9ackBeyCwyKIq}NH|B$W$Y?$u;1Ur`=K&rS zI9%(sq^A!{{M&r|*^88!Kmj$UxX^ zy)J3l{@pVT7N|?LY1-fI-(BM6PE8f8uQEE}Yj@}(YODi25c=KiBY)g_A;S=M0BGF$AhNtAysP#u^IE!fNl?=Ir7@$+628Id-b# z=Z(eG3X2hZneApe2O>9bO;Wla+pLUztCEMi*K5YAHHx91_Xw1EsAZ|w;S zTjQZSQthon3mhcJTI2m(00)13-9c`grTJe8ZzTQV9*;fJK}O>%P6))5+;EJj%(Y^5 zJ9Mp7#54nxQsDApICkkK+t^j;K81G3V`DJ|{QB#Tn&} zLdQvmJYQx^&Zkm;R3lv(v<>t$`n&)EeUh%UpRvc<|5EuwPCy2+*cw(5qAzD{o`N>_ zEunUoEwHP%*6vvzvK2HSEo3{&xK^^_JLuzdh$=`cR@ghm%S_{QXnu%(dumt()7B}e zhR)Kp<@6b%z4*~+zQR*5_}=Sav7(FA+Z0WUxhCS ztEl!~X(Br&LKd&s%x%lChP`ubxx7`oifRVZw7w!sL^$i1XkCbUskI`p zYa;69P;cMMGU(Diks6{8)OxUq)_A)Ri<@(K;zuV>zo)jv7D035aYRd#9C8{-H+8f2r|hR%0q^ z92TtcPpn1-YTS8AIV`~%qUZ5P$t%^~aet^WJSrb`IG-|p}(H*B#JX_t%rGX9c{9}1DAO{8eI%H&0g9qAao#OjAN%+N| zyHL07L&-|ch>cx&xhAZkuR^~<4QXKd7HDh`xv*R!L#OB{RZ}j!2Ob8bIc)z}3@`Cr zm}4p(EO30`$NXNjZ@CV%uH)hv|Gwq0>YYXB98I5K>3QG^b3!{-sn|^78HO*Au;x)3 z52z($p;K*?ze{Pz#d&a6=Y7#@OjCVeg$)LpLr)15`l(l8ge?$AuF%x8Ud3+Zu3bqZ z+>yYY6p)Zn7z5>w{GnWSuv~vPeHysXyY%UDoUqPHo8!Kd__#w&in~J^G&AdO$-^%< z5n{O&PGs0I2zCyN0g<|QXU~3j_Pg)SCJN#loR)VuT_BmDy)Fv1S{Es-N_(ewU30qN zSak}u$&KZ(cPqp7U9%e3a1coZ_S&`Cd#>C;=xtgxqwu&E*^~Jv3c{5<|{*}tz(Cj85 z{omUNdmO-ZU)R4n4?6%SJk}AQQM_L8Ixr|xrhIj*-O|>ZgOnKoFWCmVxH%R7(`oiB zrhoOcHw9EyP&=$QZJy<)U>~4t0Uamn{buVMDb?O@T1~DLSPZL%4n8EWI?UEr0sW*k zU^k~4{^$eR_dAnxb!uw{#&(yuu3b|VZk%_mBn2}1Wsp$LGh+|g)Vd`F@~Rw-7qwDZ ziNGj)CCFPJYNoPF6m|-G<{5EQ5FTot4LEO&&GL&s`7~8MjH9m6mM(9hR{}kAqVMpw zd6_+dIG=YmVvro~)>K6pb=S<+Jhb=zRzIu*a6I%UfEoKmH|ptW47rw@LR)ihYfcKZ z=?RS|wk}TL7t&Zl>vm|^+ZKk!DlfuPJ8Bt$R%dXT?3tKW8=e`$aiAP1SPPBIcB&NTIgII0D~_J6=r5j1j~qkKO(U`P{n7{e zYs>db2RJH6xOZt(Ccc6%guYTN9225ea#C{eS#xhKj$z-zZfE$Ow*u&npCtYv++&9h&!tG8)N zWx~slVkjY=Dy{L}tE6rY*0}c(om9-&1T(^Bgq;ZC2AWhu*8R~o^z6pG;SK-A#3_X&3)6`xC{E@ zb8#u-_1Ur*}V_$4_-=s`?qncoa>YsyJ(v_h%7vQ|!~NtD^UT-5OVa;}F#87c)Cd z);&w%;XsPT>2W8iaLL!~cJ;-{w;Hz6V(q=L&+Y^*yj^_4Z^O>ZN@*i-nyJL@OX)W& zJG8EW#(t&!b`D@WEp#=o&l)hch9Ufv;v`)N7e$VIhd}q=0NvTtAh-8rC&W(iG&JM} zx)e=3Ip#glc0Gs2qY*#WwvWYih#zdrX7Rp=A80eOxEArZAP+?M@#EqkNDI7ms2DsI z^WjU_#pf*BP)WEL^9gSm)1*&qkYm-4dF-SO954>!LUqi$qRo!8Bd=04_2rIvbKB@i zlBRS>Ww%LHfmAe7^V{l!DITfWZN=bT6l7=H!kA=5Xqp_hE~q?82;@;hK%3|k4+lBy z8}3j#Vf(hXjP!cONle(6Xj=u)q)bzZeZRdv$Fi&_sn=IO+DCK8B9mbaj~iPEJ(22J zCv7(Se%s0DxjMZd=Q3>q>_hbLF!R@2Plwy6~p~i zX6w3I3hnZK?3I2Dobi8?>*y43K=U{77an8h_owiE!eLbo4+ZmT;vbablO@Ix5)Q#-+}+PPDRs0KzoEfH6)|WHQ-K>*c?5^vV&B6uQp8pXKFdo zKtgI1sqz+iol;_+Q<{+Xv+ah}u&P>|#n#is*$q+#OQ) zWM3J17U6M(vFkw_(8)+sq>Ri)y7J5hLi=Jd;@JpG5WdE|xQ<}PSsC_v;h&;G;(Nt0 z?#ti2Q3B=o^KnLdlzkiij^Pk!CLH$;G4R4`jXgcd_Iavs$RL_$O^>A7W2ZrpIS&5+ zc~EnRsm%=?k$315x5QY`d4F`%GE{^7xcCyd_|t-A6v3IN!GAk0=66sXfG10D^9Ryf z-hwXwDuxw34XO*$E33Rs&6CoGKpO3yv`MKPI8w0hu`OWVV?xRV_FpDJN9J*NY%Y~O z#ku`?Ds|f5Xg1@827c-GR7L*| zde8u@SGd|;jM+zvv3ov06TZh`;9 zY72$NU`9M55SPNHy+bcc4${jy!P|tr0gmc0Qmua2dBFWO$YmTC-*3nM#bOmfdf9Pt zAL=A^jd!hQJdUT+$gsh-r_+@7;!2fuur0l%41e;a_5gl+!7%~Ur84}>ux95?8*sNX z()_7@@vz?k>~;)ic2SP_2P`#-qa16Dg7#_F8qW)`BClwghS~DZra(Lo@taKwgSuh@ zc9`o;R3~#CPbDw85q&Ps#=N0^1m?KZ6>{L_hnm$D3cXUu`Mv~@^ptRqy5fP95YGcB z7b%38lqMeGhNh(VSqnV(wnX+?9h~aRDcUC9=pR9^2NW z2w;bsVmatchqz@XwOd^=IYoizA8poD$&J@-zm?t!iE!vcLzh|&Z(p>`^k%;5x?KSs zYSq7$)VX)TF2&eByOR2#^axgZbTj=H6N{UgO^6R=aRc7e2hWos#+etyA|G0fal1VO zT2KhDA(SDMXE>#n4Bq;kxUMTI%?ybw6NwB;b4CSp8bDL%gzU5l{9OE%S+LdFO|1-R zm=&DW8ba0~v|-(N9qY;7SBps};{2x@h#&XG-)tan0;WN_{Ne`kKElnza+3d(ldMMh z8=q_-e~*?CI!*$zjG&l#`$9g#l~5XPLh2asQeb-qJbs&PF5}gjQ{xzaMJ|}Y zi7T@`fIVas+e21jeV74>N;=~yM~q4U4q-dQEaXgd5Bo#TB+9uGrXgokP#*6!a103S zKFtJ8%E(|2{SfdA$aW%J?rdNyi9B9m1`-Ri#`gJbY9*no&~*(N*L6D|4(9uz!w_UXUE$%P+Cid zW>PLNC~qYJNn9hiusu^d#R=_l*bwsAd!R*Mdh1)1*0M}X6`w;j|2v_fLTj7pr(-*y zA$#GmV)FceBI3liskBOR1@Qum2Rd3*!UNy;OyP6rlLw_eIhiiw^G27){-rkpvI)kg zJ@!30UwR#g@5|h0N1JhGk5RS44>EmAKR=~Q(>iHg^)3VKBw9e1eoHi1ZLmZj7iRis zEF{G*KJJ6{A=bh_2c;Tn#8$>PU#Kr49}O!aeWuCCi+9GUj;|4~F&;V*ege-}hu*V+ zi%tytZ133@+OFG{*cEzXroyIjKL<}a2XFIv=fUrYML31@ zBBZJ9Hkv+;bT-m*p&2rv7Wjq9WOMO$Uq1mX^9i=+7C_$AB9uGkr^qpP%T-~*l*V}v z%!5aAy1Ru5iH&p?R62S^sh!6#S80m}qpx7A*1v|O$LXV4dZj;+rN@JpMDug~0Sw^g9odX8 zqA^GD|LMP{W8lR>MdSd+DIEtDxKBrZ1Mb|wB2r~4BCU57ktUSO$Ng!P?Kd0&=~*#F zq?fUX%r+E}=W!nod>qm--iILPpW(teH$iDrf+M9&Rbl1P2;W`dJR0GxE4=mI+IJF* zhzns4!fl>d4WvHk8cFA^79-EtMurZtae7z@gDtVhRIE&piGq||du5UbQY`&}LsKc> zekuL&rMIPkePXtMXI1au-!?(^{sb%n5FxdL;zsMh)jt7?0CXjc?W8?ZBQEW_Eww`G zYVW}}BfK-QhyAs$J&Thadz-DQl0>8&x$tbozfd?!s1$H~bZMrj3(_40| zm`t&L;Ys97bjSQ5CzZ+~2oJXB)$n)V{UCEhF~+akb!^-yA+Zp}#?5G7V2!6z4Fect zh%bOY*6Sx5`Y=ee?{*($&_2VMd^Lza?q>Moy|vS);NMRwB46M>8TT!?55c|ZUaaZp zpVtw8d@{xZ!bQYsf0f}B-~d&4UMB60!>}8*ll4nwCuDp8IS@Q&)rfE7v`ZzXsU?KU zydL1G?S%cDSg)E%JT@l`@+fRYwlg*pMj7utwwTI6dK3D1<{+)}o<+SD*GThOV3uY; zdV1H`Y*jMI96Y~@gH&T{LZX#=P4bH$`pGaktWwaFEfdzzs7*fO$GWeidj8W4MS?C? zf?vV(mUG$l(tYFXkg>@a2TC=p(>**+hSZ#K_0s%tR3?mm-*0C|pZF=(XnJO>5vMXa ze+hGn69kU(l_Gj^_DV_X2(iCd`AN=pt6Qqqs!NNfE3B1L@3O*;XEz=^IKMG}Eg3%F z9e=;_*2lzAtn$p3;!7eWuH@=;@QUK{liI${PfBn2F><`ryArmgrQR8Pr%j)3oEG)f z>026&5>`k;Zz;JXYv`>I0-9UBs`Qw5UW;mXIP4sTm}Nd?oXn?bKIYA6xk7Vy!-~H_ z?NQ&d60;=pL^N>`JnmeaEWXEZ@5SD)es)VKBU}5t8hR^?a9b(8D=co?K{YgaHT6We z)M4BRPE~@jfXWZ_WAX$2nf$z)3=-udtS()b_yP>zDifmwt)-k7FmiUV*VQ2^^I4pU=tUw?2Vy&(ok2C7@T3_y03;w84?1433;_ z2j#au<7j`l+l>%u$Cz>czCRe=^cT5Z0G%s*$RW%`aI$@}mV|hNAeV7t%5{hEx6|9Y zSIC+MliXyzWvVVCI=!uPWvHb9dFS9|r+Woy8m#DL$<);&MRN|pQZr|E=#aNk-ZYq# zSuT-{y1Dc@=r(>v;m;1XM1zkF{1JOWc93i01oku0ddz#Z*$j!l1bC(CTzM&Hs15DX zzU|+ZCNQoTKM~ zD+bDA6Szol7ter}WVpnQ?J??>n+&1l9&!!mZkOnVmE8|KkC?Qq%s<@`;GxN2Ben;{ z7$AQnXYxlr@kDU--^_MM$_=A)dFxc*?Fey6!1r;dYaD!lCe!)-$GLs+-^MVs|4aPh ze$Z@xo7>%mbZ*}s!=~Sj;m_@t_6>AoYTJ}q7GNWOadX$2n&=?Z(l({n zPMk8~tD}pr(cOkN-`%SMR4l*vOxHQkYN;*F7Z_Fo9$mL12-#`CDIR0@0pPfSG8Kk! z2AS@^xAxam8A(Z#5$-YIZ;uv{!}EaK;=UH?yXF9ALD+)u_zW3vRqgM-L5b5iK~2yZ z1%)6i*d`@pmqGyB(`l*F+=0a#RDiwGd2j8C2aCuAge?fu5oRL{NBCp^&~rMio%YW< zc2d9HKQxD9{gc=ETmMjKJnNr@oxk-Dg;L8`esNysxvGA_)=;R*K;;S2JM+*ZR05FV zZJ@JsnuBTJx=7zbd*jd-u7`ok;$DUO`9~1P{TR0z^Yg6VgQK#f{!UvDbqRQ; z9<2B#PTYv-b!`3MtedlB>q|Bm;4 z89ZNCi_@VsKPt~GM{1(#rKYS=ZIG%ZT*tsy#u*~C64!sfypJj z=g{sx7KszuZqBFLBP-o@FxyHk3j4)>bzya5*h*kuzTK+r*3-HJ#b!zFNZNSrmO{Rv zvNTD#HPEWN8(&LOPb--ARB`{tb4}zww5tFAXjKo^s`pr{Xlu|awB}f(tdzFsxAwgK zpWCy!=(k?l6zC;6?WIkX(x9@@cY3Mcf9NF*dg;ryP+&Eow@z_%cR1=j({=?|?QeaA zzCjDZZE2omkzY|gT1qli@$~)ezkR1QiS!f#t_#7 z(MJyUaM3ke)ig|wJ^eZP&!M5=M!8S54}1C=E8>_{-5MOhlPc~1|JuX zT9*#--B+hC<;n^?E+&aB#n^E5p} zYxv`kx2I=H&`}LsNjPSDXd2lDO+K8EZ8ps%tkkdtuD7aF6~+$iSOMzC*TM7am2E}j z0^Z+*JAGHZUFWJ6m*5+D{wlW)ODv`;p+Jw@iWcVfSfHgm8%bKZg z2`W2C`5aUi33MR*30NEwK7ckzgs|yic1{8)3q*erTwq&{S}Ua$Gge^8Ft0U zATmG>b@6}LzCw-PIqy)_g(!DKU)a-C_W(no*PT^eFLg{S@oOJq9#(GQQz0MIxTiH=ZO$>-+MM({|juw2rtO5Z-@}I z-&3s@Y8T$PaC91dz8p4Z2;-D;rLo|YGJYv!n@2(`XC!n?jQG}N7`u}}g=MQ*Jmdop{-^m>i;Cxd!qSGr6hFd8^7{SBH1? zXZ`uJR16w7r;iX$Ho_ih@;*r2TwfS(G%gD8&nvhi-s5e7(bdUj2<00bezSQ9hoDhz(T(iUny z>RsIurdKpY08^X*pGWirL3t8GQ-`HNI}r3&n{5hs4>9a5V~|cnFY}A2Oo7>Y#5)C^ zYww1oVk%W|1olg2*3ft~;_+=d7UvNk*>)4S3bky}7rbv7uF4WQ^_`GHy(e^tFLl|` z$GwEq3zQxY4GdxJ1->fYxG!rcv}6M^>vlGCDX$^!3-A;0ZS?zgAWZ%n&LOzpytRSQ z@3!O|@&4^Fy^cQO!1a^E^lCa%kL$_9^lCUla*udx57TS(k$~?E4MwvaviN1LFnG#P z*{0hTk=zA6VX-tdQM#N0ko}lCJV6h&E zz06|ah`j=9`eFDxesL$&&4l-dYEfO2hcQrARZJ$gp>I^{$rW!A`J@%}xq<6RFWGt~ zn=vz!N-)g9cmEPR?e4(bpM$xd3rQPZpPFis_{WZVKk;(I=&12z!sc!stPY#a)@kgG zsaV;c!{1M0sT8DEAvJ}iW+Jr|smUxg1F3~>lXW6eU1BuT|9TwyU%l998<#pRtqVGw z;2&f@h|x9yvYt#6Z9DW90JUY#U|g}$si2TEec0E5L6>DtLfKeWBYk$Pdw81s)*0DD z(m0%lAGAN{io=PxFQL?4dLphjbc;W9Yiqc1Jx2e8)5+je0!}|pJEeotWZ?GSg&jj# z8n7kNAx`V0W3r#H==;E!>?5qW%vWVErM7yq7X-#+6dRNDJY0|e`tN;A`+XU=p0twn zB(CRrau)*qAAPk-lG%>)Nc4Jg4$rMvE+cb(-9YI7qH96}Xv!MwMll`6oaCwqk1^*V zX)GwEkZ$VW#$q=favk18yqEZ#YOy!tztef&qZ;#`@yV$NmgDf>KzF2shFH7O21*Kl zDThm#lYHD;ER@+ShhptIKpJx%Tb>1OPBlDm^O-kYy;F414m>R0=pJv4@I*kPNbA@g zsaxxS#i6BwF=wWvBD?2m#wA1I|GNE6ctlxZSEXLI?F#CZ1oR#$6?GlHF=V9-d+RA! z$_;CT1>jpBDPq>{P0}=GNO4-iPlXOF-9P(b{|sCk#WuF{g45^sI7v8kTcH;UeQ$$^8!i_j-%tZ z4BkXYYYeEj=J*B1^tLZoI;2j><(5g&D6=NsAw3sQC5*O@q5FTK>ubrRF{9UQR5F42 zPcWGfQ&fwOGJSoNgPf9w>4lWK3YR>#BrI0#ZjhX?9s&HHm2tv)gojj%_p%hqvM=N? z=i~eY1%(Qk;XXAC|T?+8&U1 z>)8%|yn>kGfO!Dc`>1zw(}z+U&ssb*3c5|($MEp4aRmDQmC%aXKBiFm(6(<$q2$DM z(Bd~1Pcp)yL7W!X1#z(ZkV%9$yZ0@TjS8=eTE1&J;TvJEdvP{wkZ0#HY$va_Qp!yb z(S``C{E!BCr@C2f?K|_RSKd5Drv(Kq5$!q&KY-_4AEM+0PzNHwQ#aKp(%<*-zOGWiDxfsU$*oYNEJ>6^nP&;N`;`*RFsm@*3LNU9d|TP zHX{Im52@R2hQCTf532^g${NLi{`!L^V?~lv3RO6zweg?VAqI=?Yh{VG1A8ekM+UHR zeNoOSZB}rJ^#{95vWu&LlWZQd9f5~T*OoC6DUG6xm3c{_arHFG+|(ZWOSDAHcHF;? za!P+0Lv0t7p!RKJdLgzIWAqdB;YhqE?=XipO=9nIci#i4^qE85!|?nC zIfvRPtWkWoTQZ3)&=wM*;p0gGT`Flef6JAu5AY z3VWEh_C?;a-2|x+MeksHmUs6`fuBck3+P+zu$ci{1#$~cG*0PU0^JGy;ypM|9K!c+ zN9ch*_&e^CaaSQUBHoPf0Ro-zCKqhNkAb{>OqI9@dnui(&Q0MCZgVdO>@LPfIZC9l zylgkeM>(iQ*ceD3)aT~SC|vR?tXl-Ixhar$BeS^4(7v8UMkN9}{|=lW&|M&r8w1ZP z`p0A}}_`OL{?vv6l8C0Jp z40zGb8HkPPgV<$p738R1>l=yscG~|g{uS6CC<>4WNUY_8f$asb8xO4ra9Qf@q1I>M z_x>ZVw$))Ju$ni_zSvc>;F z%VG6`w4BZ;8}+s{I!@`<30%+UI%onvnn89+ap^k^% zmO9M$H^<1R&V_80uC9;uZK=(i2wCJtae9}@m1vDiIgW8Xr>krceKH!lyF6?G!i7HKI(TSla=fmA+BTM@nzKB%0ur(~n+UgRl<4f#5_a zM%au{g0MY74IDYzkZ3&&{m&Zw!yC|v2ftGBTW`m7hQp(&9{nEGxj`yRRW}K8^ex&? z>9+L!IImOtGaL3`{8HXIwcq><#(@%4f#2#OofGiakhk)P_s?yy_I;4uxDF`}W9BV; zwk;alo?h>;}Enz9Boy5zSNDipVghtc-qd5 zdETZ;*q+qt7Vr+L`+mbhB}-$*l}NoF4oM45#s9Yv>|y=jSE~wgX~=`6o#9po^ryb_ z(>X%wiU+}$ih=r3j!3~ji>I|H@kf(8!=RUvp&Vc^AqBZl)cmm0Da{#6C6Sg3Lu8F& zTxYp7Q<+%11nWqCBy#Z7^OpT(x za~tfHo>07&63CD2+>QLY;Cd|U+?jG(Iu%U$d}Qc;X^vt$N+duRCmzo?`L?C($9_WV zl6=Qp)J|@~n7ge>(0<~rn=rx!-+Phu2MeX4io@7#xN-Hmx3S*K#`hTgi@S%XFeQn# z>kHq<2a6<43~zPdnKQoql1lMsdD)W% zw|%RTe(Fy8P2UPUpQjAewi93Blyn?z-%`BmL$r?@7cm;1V^l5fJq9~g^+w1TF2ZmP-d~*XMCB+J*R|Lx{T&N<$D6@&y|+8nw2!Y$QO#z4a#|}^pn21 z$o&STr?S$I`W`|1WUA%D43Z1$j~3}voFR#&`};Cr-!)1V4+$swJrO=L@}pHMmJ&M%+Av5plC?qTD1xlvXK+kGuaO4r69w`GxN;>ST>M`c4F;?ed+;-xA1|d31 zNp9SwB>j+gKj1GTBp_aayhjm!Mcz|L+Yt96_>c}mI*X2d-0wr^i8_*T{{i`95sV0% zkZ%IK7veu7EJpqie0!sKq{H~T7XGz^54KQ-yb5RsmP;{;XgbdVl;=$qRSiu&SICf1V=;vGd&yb8F* z7!E$EN!@g`?*hJSJ=(ku?WAkM?e$H79z_~$zcuR*8XOA18+pS{f21U{l*g)on>{|j$M6=)lXx0V$N8S~} zm^5eva@VsHp#5rG5TBNfun&Rio<_kd8A9rsC7^H1z63x`7?0 zP^y2}FAn$X*?0iV)+jD$9|WwBga`in)R}LgA89X{0{Xr7#eW+z_?6aS_$MRf7jaC7G(kv7ok?ajFXk9(A~Rm~D}5zm59& z(YUI_5!HD!9QMz=MMtTfDeBX8De$mpJaGX}EX5PAHTO5}%Zy+?UBRy(qM-cx6w0yZ zc2Fvna!0%P4_{(cJZ!^K?_b6hwv+Q#pzG=LWJFcZ&PkL2Fkr z>1FDb1@=LN4A61|BL`f*+S}!3x~MF!1$*;clnUfGApgtHsZ9&oUM<>t3NrcB`i2(m zodyZ_p|)(>Dmxjn&!*6utr4l0hLi% z1X-LhCQh#(_sk-m5~W~m7av{m3qR-N^3$w6~AT65uT_0 zx!{;O2~LMkOlhFgXmiXT`0g^^p9t{cP4g{?r~TK07lG$DJ86m?C5*d6b_P@&v?Ny+P?~fcKbb%`KwEC!PMj`ELhFlwh9{l^;@jXr~@*eg` z?1F#q|LpWTazfKPc%+!s-pv=6_NZ)l)j;@1QIa9@88xbXT0%9+tXGp_?g8T)j{f&R<*EZ@W%zVE#t?H0>(3AG%R^y0)NpS=IxKj{0UXZqn?1Vk#P8+b2_-?od#t^nU;{Eh$2 zH_c}ML(e4hx0sy$_8B8%4jXt^mE+~{ZPVVtOgWf6v-mdmJBknY2en4geE)3d4t{6i zSDVv7MROad96aE@@Emm??(*hHvmK}IC!OY7y}$7<{Z`%T{f$3IxG+BbkpG>-cyAh`K-hD_|CJk7OLOs z8@|Ip=LcC0#Pm+iX`nx&zfAXwfEOV>c%T9Q26F+*DEsvr^yTZXxG&>ctl9lxnFt1? zAJ#BTp|Y{cdW`+1^Xa#7PyWCmo0km1j>^9(^dSk=Ln^g|upuWGCsgF+CY7+jnrjEwHmef-G8LZ=wQ|mi>&2mjiz&IyQIo9sNP4}Hz`jeKg zV(|WTeCmsxF{u|%4;hX%WG=1mKV8Q+=lf6Zk9QyYPakltWj$_$Uq2pq>_P52jVakr zQ`7ju!MOYV8$aImd>XqCx%HhBa-D^Je7Ns73egYT>3FRD^L8h0ailhPrxS7WL)iD^ zel5l7SiOUB%PfP6RyEM>^>~l$!3Ns!Z6g(e$75ewM!%h5&@B(KtqhschWO9>@W(pw zzM{hX0`7-E4^p;6FXHhAMW?^DYda`nd*0cZgjQzBNpIGQ>;J%ZlyUOh;M(`0f4I5# zbI5-+ziUDM1J=TjDeXmrO7yg=ancndkI`{pzPfzMf%fLF`K>j_U>cr;84@!)_Bmkx z`R$*ai1+x7mAsr89ch*P-WR{cJ3u?o?rmdy;A)e-_jpLqn}~z(OdAiWxe-wXzF!gZ?Ue1=UH-JwzU*cDE^h1l9%eF}F4T|1IFtA^&gXY~fYt!-@S3^c;SfkK^|p!M6pj z338J6|9ReI8rBBi5@0GEUq>LX@p~&YcQoWZ0(n+YHa~}Hb-vq2By zw-Uei;CCf{ndS`a-*owt&SV!I@=r9+fgkc;3Ch{0bDMXbcHekv!HyXfUJdKg=?}#h z4mf_r-`|KCyuH)o*nXQfybgC!oWyra0JFE=cFOvoy4gu4f~5H{WpGh3imr**22#R4Z%0N zv3F2~uP4rRp?cF$K*XDCk4I`}=snM=b4&&-RN_Eh`ccK5(u$&4?d@V>)^c@BAx z@u~KQ+n08(AjYQw-%Q3gj-36L)Zw-V{`=+v-0vqhx|Top_(FrS-^8~FV86EGcLRR$ zohIzS{OvZ&l&F2_g(v-v@0_?fc8GYJo&Jmez-7lDFz}8TO3qF+TlKUjl_wMql@!zT zRQs*%r?CG~HLl+h?eaIC_+yYX<|ZV$rgN6_Yv%fF4ZGh5 z+GqNANy&G6)a9Gv(5J!gF5x@ks%D=WaG?E4e-i(V2z|fXA6R(G|5@jLe7TjiZG8GE zzw^0f(0T~JEEn&fH~ijMC+?mN+zGJ1egD@9_ayAgHs8-$*11JIv`+u-pyW952Ej*v zX`tW!xq*`23VeHFD5TvXXEreB4ju|=UxPah&V576E^laEByVV)_FsnmduR3#%*6bK z+tdE*I(@jwG@&{PJI+j3ZO0aPUTj^Q+Wz*LUl-ymU(b0u9P>1L=$*m$|JR$omJ9mu z4d`PUnbwlm8t50_H442gozGqtf7|}{kf#EFc7OQP1`mN z-)F;)ZI$P#_B)aDXUNgt=^;G7?@P`dzmL-oAYF{7<2Bval>nHsu}8hEFE>nk8Q(1K z#x&>4rfEAnd-uq>{>yujC5HF>C+?U3bgPV(=u*-=WEVBPwSB8*C4@vCojIR z#1xMFa%blrMeR3xT+!eq(k?Es1QhoF^5xEF<>}j4_x6AKx-T=vBFD9{^EDUl6ii31 zgUha%xa=_Uo%)bI-x}=;K>HEbQ|+g}co}Eext+JMI_{4f88%iTN3iDs`=?**?A&Fx zy$fw$gtm9Nekpu-3U_-k-8*pu`g(jb>6U4Aof_Ue8?RQ6A z=P=Im%=mg+<<8E(xOQR{zO(ZUlUAk+)JosiD{5VY_BNu-efWLA^)kLj^m6AG{5}HO zANrz!V-r2bF8FaW8;2``ygx@1bR{>syUmyPdBVY=C zTkv-meh=dB+4xbeT_kednK#6RQe0pRnMs264pXsOaZa z&lPnloQ#`&{lIs7I{h0?D-XZZUoI^| zCUMFeYrMjV1~udH%@$tO1l~$c7%~V?tay_A`o+N~>4TTy%Ppt<{m!U28oh&^`1%dO z*Lm>FA$a<{28s=?f%s%pj98qz;O}>T0Y^*dM6_DbFf;c!?9TN z6{1cX;yAoMe!BgAKi(dGvhQ^G8$&HateuwW{k&Sj)aI_ z`EJX^a>P0KoF(S{4aNq`hL8>LZKs4@n+$8(8$DqU<@a)5FrO#k_I79DT}=FbgI{i2 ztvBP*_D)%w&%@actjdSLXUn!jtM}oiz*MZ?_~Z=E;N#|RXU_EZ9FUkqoaSPG@;m>f zShc^@`5W!(_bfQ+m@s`yw)$cZkJ}`?8GhP-2_g=z*So)2#A7{4Mr<&is5iz#22V1_ z%+?inn{d()zG>pL{|s)Uh?ZHS4@Obl8xw_5$yb@2ICvTWXsGzV}vnM-~hE}X3a1N_RbdSpir{ zW%E5Hsi6Ey*OFmNs61zwr=WV62OyAoG8i9sVpz6&If4BB!(UpcIjs+MGV7FFGzm3Mnyaeh`+VMTsrVb(BDmKtm&Ecq1`-Eu)W1ukOw z>XDUO?O9YFAilJ$s4~BJF(_A3HENhg{ZGuSK&kQ^X5RS!Yv!FJRY9o({i00>JLY&i z7;SVFa#ER9czb14K6+VHDbkY1nowRA5Wd{9oC=S~w<)IG8DkYf*pb}AK=HGcsi?9{ zb(wNlUX(V2-2oYA0u+b2>Ab?C@{0V${AY2#$lwp8phx~$lF%dn(gFy-YKnT|;qt*J zXO%DfujPYJSjUAuie=^b6-8xYAS!bq?xmjbu3>oo=_ z6DSra0-+3Wt*Qc?3Jj1mkzZPwpH*30Rt}kj&4P3(=?U7PZarcfSX2eA7Hu!jaRn@+ zD_|F0xndPr!U9cpSN~uArPOddRIa4+EKPr8K(bTXM&Yeq@Dj=Wf=LuNMiU@Z;|IIDwtnX zTvc_u8o8bpeSUrkPf9$X!In)4IHzeU_bB_Fibxo{6-)B) z-Pls~tXoNgWdl-?5|D}%B^6aY>-AJ$o(b7*ni^bC?lF-=#JZcsOrZLnQ;-{+u|Q}g z=HA;O!TI^+=A3bMreZmFsYglE#GIYkZDu@q+#A=pB`k(xQv>Wb1y0RDWyl4C)of)p zQn93*wF}w7$pA?aEuQHvEePs)6GStSpa-DHB~2J%eu&dM`ca8{nl0m&2n&MKBp^4}>v{!TUjRwQF8DfOgW z_5;i0@dWxIQX-NnypV~ps4B0phYYc_fe96!;y{O&ROJ-UugG7>*~%^z2E2l9={ZMs zWI#(iMS)r6Tycj9@#HTKv;ccnTox2p{26fX@TV9uILARl8=R2;t8HWZSX|aEu>sxc zsab4u^U5kJmT<3>Oazz&+DpqSP46y;gyo>F0by2COth(}! z0Pl*=@f@qms*AA>DS~Q>@e4R$L00B1=%yXER4FoS>Ddk_k(t%AtI%@{ys2C&(cQP= zv!>+0xQk82QYRp8-BNq5_b>VpoP{cKs)GZi#w}>40v_kNmM)NQlJtY}J(XQaUC`r& zZg)@WY>pr>0fw|rw{ZXQoh!g+Hx?qTqHOvgQP&H1=T4&DW* zC@VSJI~(Wf;p7HPf!Wm_>fDpR-43BDUmO^^K+>$9uUvMsOV#C-EIuq>L0RI2T71k0 zTaXYRDqx9Cz66p$056qGv0)0ZQF+|sT>tkzcaX0^2lFhx26Kaa4d$>=vnmbC8 zD_HEF-qo~H5!Ep_l~(eKqM|C_<75-;ME0V5EUl@cq^Okgialjnxr-_)tEjxV7`erz z$VnlXCzKfGsiJ`0=2;{HzdFU@m++~$UWB6@q)`~*69|!3Z!;ZfLWc>XOxOnyUofC(GaX~Xz9x({ zVLTw-lA?=D*w2I)o6iTDFwkxV#12{0$<~xl5%KFNvbbE>Cgt!?k00h0|8QUVhx^Ds z+-Lq_-u3+9KJX9omVcb`FVS4?6n@g>U!ph@q1Q~$4K!fF0Dg4r>>rbW;B%7zTYxZ= zfFM4ns(zfA#y{!uFZrK)f!R;wm4C^9rI`-)ROK^g`Nx0d5mnygKzDgXKzCXZfbu;2 z_;Jd={wv=#>!+J(GM{_Rbh?>7KLN)B{4s~%I18!z5dyl~BO$%+p8F2B7@q99+g*@$YPXZTqTQ^NW`tO+M|MITvpy~d_kix@plb=xgmb%k&ySP znKuMbtRS)H+^v4yt~mw$FZCC!D^3QviZJ=h8X1XUo*vOS6;d1TO1&f{#W}YKp{o4K zN~gQ5w5p=4xH!K8k+-mO!WTTLoRft~6cLMD#4PyV6!|w5>vI>~FlW|;>t}(8${d6@ zKtA2#C(7T+f2kj*dzjmB4|WfA$Gb0b_j5UV_Z#ltyPt7C>)z*n!u_OsyZaIM4);O#A@|en zBkt$jFSy@y|Bw4E_uKB{?swdObHD3;&;3ug&waxEsrxhcf7~CrKX!lO9^!s`SHZ5r zUBB7=&aMY{N28w&yHebb?tX9A>%0EG>yh2F_Po4X-;=T@b&ncnj&V>*N@*4Xw;W!T zz);SD5~7dp(&)7ujjEfJ@cs&N@;bgp9{34(M5r%gE^9uCnNV(3URDWa2qhvCh=JQJ zAsl|Tr119KiXu;8HBXS^ib@xgT5(cdz&}mt{xemuNyHC+pClB*Zka@pV8CZww^*tU znl8Xu?NWgDOADwnuPlq_WHV~UVqBG#Th%j5W;@Jz=K7xUL2lJTDy&R(ff*yLc;^eh z6L1&UTKxXEbgvHFP4(5%0Q-XQ-26cOb0JsgW#!ohM#Sn8i>X`FtxPE|14_#(N~oYX zC$A`{xT>fmzk-Sp_9pf!ii=7XVa7(B{F3=Oxrl2^6io%ONV1@B2sP*CEhw8$MWqO> z%|~>tG%p_rd2yAMn^T$Z$;zv!7)Ow1tsIADe6Z5eAHlFxF!VCs`tFsu*^kw#8y=7Is?mBN)~QhA87_L(Y#Ols5bbh7E$DkMYT~=f#j6M)&^+ zhWiCWjPc;y^J567hkgXZLxQ2NG2_c0Vz6ajogG2je+0vJ!4PL?_nsd^FWU7Z7%(&v>etr>a=@m0C>Y=3<#-OzHpnYHT`7yATUKoSY(r4^f?CXi)=Rq1+OD~K; zY3ULBi#MDf18eDpF(@s4(SC#ISbz`RG_aOl7=zN%Kic0}etsHQOD~K;Y3X0=xgr^7 z(-6?o3u91P`iA|}7k@|tV_+@4Fb1Wi$L))A&x=8{^uidFmi`_7`1vugmR=Zx(o&y& z`GY+%Tq*Jp(9#QIP+IzdJ^G6CV_+@4Fb1WiAK4##=lmF0OD~K;X=%qf64l)cI7sDz zAQxc@uE>JR5#0SIMB<7(OE70wN;6^Kxqzd}t9mmoKvCM=#)QskL7 z6VByiKJR!`6?#%#i;Cek z6;&-!c*#>)iF|G-$SJXD!|4bj7X4h_vuqki2%3X7?G*$XdX8O2(4Mg8abXO~ro9$U z={+&b3}RrLc3}+4ro9Fa3Rn$>^(OS1@J;bkVg)P&LuoE|DLEeI3LG{?}awlrg~z)OSBDd}-W01lFLs-fUmg9Ch4+gO9+ zzE)d`2~!P@TU%`|6OJ+AXcH!zaHI)Gm@p{_IsR?6B^m+99<#Ds%` zkmJ%;o6}HmkO>F=1cfjEAMqjb>aJXFA28E|x0vuI6N;YVx#%b0wPyZQ6N+9Ue}b9j zfHLFzxd}xNkxnzyqJKz_HPfPhNQ>S9ULyHdn(${`qKA=}cZt45{;W&%Ei%o7mvxEW zMPAl5QtDmWC3+WmX_x3-erCF# znZ76pMb9JSy8=-3JTlfy$9Ac7T$ku=WL%f%E1>8h$|=~_gfYSVIH99&mx6I!ymewl zc?J8LFeaGheJN{XOjiK1H)@US+to*4pDvY-4yILpl$myzu$Ngs(oFX@VT4(~S1_&W zhnx8kUA(nqjkKHfL(P1<3B!WVRXtnqxvFO~@!HICA;ISyDYZt1cJW3E<5$qurSdJo z@(y`!n0PE*Dy^CH=w`lV;?>Q1nwhT$%PV@cU^;;3{|$(kYd(%=Qf1YAc2ly-O7pQY z!O71hX4q97_Jao@=c~v(XBAj8l~$OsU$ut9DUj;?qJqLen6t07FC_K959c%_SLfQp}vQvFBG+VX3FeViBeOs92JPlNLpJIRD)fN$~ku z1oOTD;=rmTs6VS_aaloX&f>uOkc*lH^YV*}&n^nqp|7&0<9h?$MX~sj+?Zs`lwMP` zb@qRZO}4f~;~u#ExGk+NWOFYY?(=d^37fLt-}_tZbR)fgM1S2mWo)*#dnE3&4(ZhH zV_}%>0@#0!>f78 z*`3c_^CtF~ryMDZn$iz<792Y4IH2K<@grsX{psKO%ARe{`;x!fkamEE7ERIi;69@b z{I%wPcRhH@N(SyHXm8&DyjMNP_fT-HG2dPzcUAlwcOQ+%on&49xA9Gr@p9u7?xDb) zr=vgWnqZS}0jqn>_WRd&T5uahs@!YVT(Pe`>Wi?=xT|};Q}{cw z?f%K%`3jEU{@A=K)x&4o-}xc}_ln>KQu38O)4ud;=ajGgy>Saim;XSQudLnwaVLW8 zzVKmAa4@Hnd;^CiO|kHu|1}@)M$GToY+OQcgK@Z3Z|gls_dXAUZ;_P4X6(w;+bG)D zDL}8yypbqcUz+(i1D$#9FpKE5tN5{2ASv&tD>&6auSll%D1i2CUe}oU$sz|^*qubf>C~kBoa(KpcaJ@88bfgcbU8C;Q!Us}e z@(iM6-OE_^GnRST`?Y$X^{eW=(n8;Hy2Xn=jMi%yjM2P3hy>B9g z3RV!W+nAPgrg~l)le>H#rE87SG1d3isc=*o(G>0396!Zv<&t^8S(3S;19vI%*oOD# z{!udeH}XTmMgAx zb(&}Z2zz>k>c&fzIJJP`$Fu!ZxaV^Ky}lK~aEq=n&u*vYk$Wj_o9<0UH?zSWgQ-Td zxBB){A?^l2W??euE?L2%fs$HHww8Bnpz6`b3hY$i1I2>dsdUc+9nK|m zYUBeQXC=k2P(Ue()&^kp@Bi8e!M(Rau$_kAfy@{>~m zFN1#))pMrqs|BrG1k@D)4e=VrZTR3hV4?devQx{Y*d@*n5ysWI zcV+`JmDuc6IQQxrlPmf+$Ge}LC(p#7J+UwQb)BjHol5;K&}rc{7h$PW%wnm7l|p7F zgux_mH7jhdrefn3wl7Z^?=U!MyweJB2ntk3Q6s3C?xd(>5NJ?Tg3$*>BJMRd0ra}q zXaO+pGg?r=dY$nWK*ZI?T4Y)uH8yhUa(&tJm81BisjtnX=K52v0n z8jy;(TW>s)MiF-#b;t}Gt6Nz@T6DcR4}gkYwo zi|V#isi4_(s|Gncsgn!!PQsK-w>ptxr97$EPflRqWt=CebaEV+DdO$$(yj@(8U7mS z3jJL=M*ol=Q7iehf0DCW^ZG(m>jp(!Btsncssex4dvmjGs)aUP1glL5676_)+N7pbM zS|3a(`d6DClM2=;y7m$>W7wnzW|`g<3fV9{{t|<folBBRji%gH) z{^Ynrdo26zj`Br%sU)PO+B!zoINQc_T)IWl>!(hLTe=9N`khA9g( zf|>GZ^EzC4u(U@>n@7!a!pV_K&9mWP<(`FX0X0up!WY+4KONOf}A3ntc$e<4IMpM^W=UZk?L>I?ucw46&xI6D!)7^wKlFjK;$?>6Ck4~kJrA=Fr8BTFsY4W(^Y zT)G1(^kF-&^tYrjNvk`MYMZc0P4lR*T5o)Q6KS>Dcu)p@{+xlDbF_Mu+KOlB5$1lh zP_vxgfq;R@Cnjv{$jGM?sP4*F?cLS$+1#ykqLn$QwSfpQglGGlHEObX#O#BzFYBPw zVx=0Ocn5zA!?-#W3Of*Tt=(@t%=&OY`ry`pW!Hou9jFq_TZd;?P}Id*lTz5N+`>LsqM$`-nkX!f8f`qp&){)p z>tAl#K+Uk%acdy@08KhgLbJbR7l$oT4F=pXRcmXFL~nHqJaMgAYpZ_+DcUmWsg9J% z0c6kSr1fd`n#AMT{*ft@G1VpZDGz2keYNPj7SVbm4+je$P>U2y)VR0ET-DkDk^)$i z_LI|hH|i<-(yZ6LFbEbw*S+ne{gIj{6>z<~G8+=+ZrAJJ#%QmSkG}0F907yNt}QKS zy*Fg=Yr3@sM(%a`D5D_(#Gh(ekuaBCs+F9{3xHms+S=^c`i?~MIUl8EBZLS;*+^rN z>ige}4JZj(oG+}g0&JPMM)P|iJv91=BCr<@^?tNF|dfs)P4mmT0sbpIx}s7Pral5awtwIv${m!(cBXqay^p#5LLgSQxtEf{{t z#C~d?_$I5UNn)e%VpiKLZv5CRw@KLM{F)k`>c@tOwU@^ZEe#VRg zSU@qC2DH)X>*Jjmd3HmLy0?kCZ9h_T4aZX^5&TSVIiTAz!by+dl+kiPTP@4jy`H}N>N9H1>3;Ze-2*2XA3Tx;+JpJf0UR|uDqP3RFSM4jl_F};^`Oz$0_ zy3l!)^l0`Yt-K6`wXvhO&SyxE<;)PDnRy8W><A3jpeLL4 zR71^h76y^-roxHsq>rHzfLwP^L4iFJ%F>J&CU7#9zBtF5J6W%R3&1JJ3o3BmtGCgz zY%4Dqmu0ThAR?!ft#iJxx+C{Wx(ya=VwxhtEyAu>QWNEAT0VJ~Zjw2`Q`>9nd_~#4 zs$?as8`}w!YH28{FEwlTz!fvbL(cT+xn<1->e&$!1NnfopgPc zF^v0gvzem8nj5=((W=61RFCdaoh_I?7lLwM_zQD&4aTGQ>!!_u${_O>RFwHJ7}r>{)r*Q zNNpC?MrtCbut;Ost$!l7Sbr!6b6J@f0ezvV?`Gcvnb1G15pX`6i9iusw@FY0?obuj z78vo4Y;6QIhwZ#}Cpq$|kUk;(Zdx`kn&*yFljiffv9z_`Ht}w$XFGJB*oRh?pkYRhiT(D<&{orlLI)L=Ol0+;ACvs1e}@m)L|$PEAx9yG=Pm_VgSM^ zrZ0MHqls9~(Iz+&+OwGrZ87~}j2o$A05vg*oPA;ZCni&jI3V$$y5#v)PJJ6QO9%13 z%zC3*y3!nVu{2~{0daeU^aFYXrULzdsYm)!7*72Fd0QJbEPmim#A9N>8mL!uKD?(* z6qCx&=%767d)$2H!L#)gGnNY9i6;H1PV@ScevpkSrVwe5V?o@|L3Cv^#f;HwT3#VT z$(gZ83&%6eTtCmi>Ux{D3JwT3c#Y=fl&od8Lz36fkR#eEABDv!A7$cEOj3OUEts>D z_H}?+%^7j<3&bQCk*b^jQk{mW%s9qk!*fn-mTqK#6Msc-6WGt%m7#ZxBQ+fV)-6~V z>951uOgZA^0gny}$_xxnqzn$E04!I}w8nX{aCDWcsaoj!h6quWp*O;d)qTqU+>XqZ zY>B|#4ggppb|l!R%~)=>j%Kf|_eN{h3~oVR#T@)Vra}GRT5W4X!?+YSIsoKsF)aG0 z=-3R3`V!zqifRX#OHmyx1+=zJR;`9z*D?$O;5DpaSM0ItUaZaxJ4TFGpIGXBNY2|) z&uwq|w^EB@#&VJ4eL(uf%8%_&6IhFaL8tI zc<9v4{gS?bj)h?L;-T9n#~!Ier!Wo<+%+;ej@%(qZzlXDP>nAwKbvD10beRwTn>z; zmHQB`HzM4CR1H!gpXfS^RBzo5AwuR-Fw3g5+B26N%t5svcK6pV=ad&L$5h~jhxEHP z(9(>hiJhmx1ncn{b~3c`JODU@Y8V~2K#ONUixtlj!QDuTidD@HLh4pd)uLG=QLmYL zlnf`l5}fE9M$W0PTwRw)&R5=}qYIV(B^o=>X_WN7@=r1r>dPR5hTAl2BBsVT5n6yc zeg;28gce>p%b->}FOKHcXuUbLRa*^flUAc>aib*Ge=Af&ZjglPS7_ri61koorUaHx zXRuYPm3pXf4>^?7fr#-LWvV2!u|~7Du<&)4WYnlohYDKnjLPoTm7q*kqd8F1C-&#+ zwV5G$Knhd<#h9UVS`A0u_2$w`kvjusbTheUNT%pRJxsdxHy9m99fTpxIJg!XFkP>! zlZnBYqc^fJ%u%8-*BHWV^@#ssIb(TTunHmcs#8eu$v0uPe!{@2RQkF_F90|8!HE;bgZLQL=QuJtg z$oA5+u_#*VV8MEKTQH>9Vk*(!&+8S)u9URCr47hf173@1-UO?mWx^)w-g)@cWL0S{W5_>j$C*GuW?)fLq@RzmCi>g;K7Sh=N18RtnYV zijA4PTzfXxApcsl9u8MVRbM6KIwwMbp#5GoDjNbC&N@vxvp}y~Z!U$T9x_d}FMNrM z7%I+ZW|~D52N8s24sM2d;^m{n!HkD=f>UZd#EU|@m#k1C zdP_;{niSTAQ^L#gjNAxk@}d_kc+$~SjM>7Pw008YlcP=2>8SU$rLwi5FN4Awe?f{@ zin2Lmw16_+98wawRDnaZETfv5o>rFjILw6@fx9wFnG?K}#WR|^os9RSLe$69H1R`P z`w2B8^Yv4BhK~J1Yxb?aa_y(u8$R99RB!Bt-iFv!3-u7NqvR}C{j;e4g&0nVsbvl; zbNu%I@KD+6{1RsB|cyl2kre#0*qUX}kw`3SC4{7z-V%qc= zo?%Cy|N<-fcRIkC72tpVj!tzL%ZeaJrI8DCMAHuCr zg7Q7r(;WGlZ6PaMToFubQ7UJ zPR_jnBA(4*;uX2r+JKS_?W0m$-4>m3P9Ib~>`6fzCn4(Ya+9N8UwU*6Sz_UNBvRUP z?Og!Je^iv}FD5eb`Ucl@68YxW_G%WKyoL?%MSGK+Ra!lK_9&n12ZS6G1qwOF7L2!i z>XZyNPe@?#23xHMS8L1gd2CFyVgyn}Y!GMXcme962zSij=*TuI?EP1=TtdwNNHxKp z&D|!uG!~Z-n1&+QMYN=vDXk%M#enjYblcJOWcfLrayL=S`#R4@mdjzU`?H_rL~7E{ zFr&*N#^+ww;d-Bnq=H~^ysvOxMLzf1TV2ZUahxR@jvxylk=93MLuikYvqGjG%R{ne z1~6cyAZ{2Ai+`u+nB_X8BH@ncwM-JH5N+D2CdC~XoK586`478ZJ7GiScl^0O7%AHV zwPNeQPqu@m6rkC^lC#oG8BXYtWd|zoS`^QYlXH=T*epu2z(EdNTQV_0V?x=cEzMlP z3nQ=3>TuOy8Gj>L;OkR0Pc~RMSWKOs%c;g*b5+E}GM~AG6qa6zWLe53H9v3hCQws8 zA})v)O2mc3FikKCN)$E4Gcw~ZmQo2*SjxzW`F+w70YevQhcbt>#CkPv=8BffYE;MW z#)3*R>w9LZ3U^6`%W9;;oZ6lhkjWM1)N0GJ5o_M1)Ua8p;XZ71Y$r<%%*A$U;%87w zeg>u7r(rV~cIjNTV9Ov0g^JIxS@YH6SXf{ktaq=M#{h}l9= zEB!OJVE9A+s9SMd0D6R|5q3Cus4z2&s`XOQY+I_al}n}u0w^2|e}50=MxHIC*^pFm zaV(Fq`eJd;&sdq+4>6vDmjJ7=Uo5l(D-FcR939GPys5zdU`ZNhIF^z#yLZFT_rT8{ zp*bcg5R7Zvuk%{e^0N550ABdJmOseaS7flkTh$L9Ct7$PIHPsgtWY@l7R+%Iqsdi| zDdh4kE}yFRXQXB!rC9f8afvN|M)fRmV4;$cCkvH~0&@JTC(gEdow(VzwH3bJ7uNCgy`YF)+o)S$A-6Yj>XRy=zf8uto07xt`xSRSgQf+~_FE~@1p{N&y2hN0F5Y$g@H^DH0~$Wh+TrqH%Rtr-cX8?j+j-{MQXeL_lL{P_bw`MyI&GD42(e@Pek`vT z4#8P)@oaA9eQXXW*#5J^`;2AW;LmdKx8f2lW0 z>ha}Ap|Hp3veh8I|Dcw9EZ{bNodJ86v58{6u&u`^Bo@ySw2VU-s&;bTMTMh3po^DY!@=^l9Sk_0?9=?@{FNz70@|Q)64Zu0vm3BPP)gohmw7Ww zF?l?CTc(7)QVDxCgk5nrttWTk_xKPPOnX$>f(g=k+@n9#)E=>I)vRi7wi(ERguuRh z0D$3#uCN*XkP5dGIt-2NFFyuj0 z;FPxRg?=4r+l&#Jn9d~PNm2h%3y#mVb=W}1a5RITQJ*RfJ|U>{cMI6D8~QMYqIfD8 z3t$$3Xy{i)oswpEJjQ~86xze-l)zdB&Gx5*+u(Vuz_UO-a}wrYf5=m)KHakPDa5(N>L_NEoLLC@vt-8M1X1SnkR8vW0+{u(hG~~wxE@|}npxx+=8o;; z+{N`Q2Un|cKgQK9!^C-pf2~M@3yxVEi$di=DDJA|T-++v?7c<;ll!*Lr(r_gQf??T zpcOXjEzJ%WmGuEBJd;B)TQvkJaVSQs6{nP!xx-fV!|KzDOo>r1J*9@@lrq$?3^M1a z837aDJj_+g6oIYgoTIGp2M~>8l=g%c27qRL8GquaN=vr&>$%&=Ij>*Go@D$CrE zgX^RPV-N`BK#yY9r>Z&@j5J7Ckjd_kqUBQ_F`OYV>tRKkMMICvQ5S?$nxkQN^RS=+Juv6`Pj(K`k^l+)G%>x~6JmZT8& zxE+YzZ5*f;sDs)#Lf)U+aCC@Ik-n~6zb{nk4dnrT$@MIjcU0z4P7Qz|lL{|V^DLl# zU!`6`Y78a~m4YWX3$FCPRq7R_;5>h*Qm-NvM-J#8H~UAV5P|$irT&BzMhwRY`Pnga zb1FGLQ7QO*(bLHRp7FESkeVS2@aTf>gCR;Eh6q4#4CX1mdaI;x`X)OaPSg?drF%BB zD1v93;QlbOBiu3VCJo{52DqBMz|pFC@nhIFtz&Tu_|V2&WMZy*UQlCHP$XdFw9%4^ zdOmPQLVMvPS*t_}tTRO)hUZY}#3^4-$&mrK-iXvx8lIzyWEwX?^sP5)UhDwGxFDu= zEHCEPM#;OW9iy)1$X5)E4sX0W*csZ?y9EH#^<`d!!v+OrQHthSh6Ck2;*r)W=t=?0 z(qowoaT#(XRckt=TE}z-XJ~j4>apV@YG^G`bXL(RxKzn^K+cYx<4akUt70v~Od`tx zHuu^`fn$Adqel^Q6|!;_uz)N0l8Y76t_o^x>W zy4bpumw^E*Y)@f}8NWrMlePvG1hP(%X2B31sx&1Gy>C&6%c5nCU|lQE9Eiaylgzr{8ShFa$n-c|$( zug*DMAj$ZLGYgnw$(hLKwS&&$pI3f8T58GnnHJ zlKm3$Ie(v!G)9cL^*M<=M~y{bw|0a(8-ZN}wR1S^YHZp8mw%H+&nsrV$rG)0=ZgsG zanP4j7VB#giL$;X9SaX5?`prcDHt}lAYN`h3p;?5V_^AfkVp>cN$ASjA~=V)h%M-w zBp~VokpkNw?voHjid!!1*e{ zoZ84n2PVNA(A(yWzhYyIXKh|`V;oqrnlWLT#v^taR$wFHjY_>(%vG>UG1#QS$}Lc2 zIf`5oEV5D+X+jZfDc=h)h+=qsWKgUH-NZK8SF--Ic4!1&5p$I{Q(wFPUPN5bR9SbhbUlc4o*P zV;dyWCZQdcRz44n6hxROshRxjDxF*dH734{-?vK1NEKcqqL>8B{Q~d6P8z*S6CA(RFQ>x zqxUe`7GgBn*VnyRCfRDCByhU7!vkDNagQjHmQd-0O|F6^T0ACi_-_3eJVJ%f*TviJ z1Si&$^AR;vzk+eRq@(dyZ1vfA_%g>*+A7eQ+ED;ABauW*43~5is5OFZ2QuMma(f5} zo9!)A?Jd&=sP+b`_5}5cZq#X%b}vw0)=>b>F;S!Sf*q!O8n3fxG@;0JOXDW!(TwvR zPtc;i5|+Q#CVRwa6rmy!a5QU^qkle5112s_o{q)NFqW>Fx!bwpW87O4fTFi+$x<|7+w^< z#Hll8ffV9(pi_59-*rb%;{hi_*z+egR;&-)G0g93CONx*V8|wNVy{40ptPzFJeE5l zsz^o0aF4V*I-KkbMMrou11#Wiz~N3_=HfUYN3$s!oxYBsaX2W24SSrStJiGrNh+#Q zP)9A(cKC+4qTqN!eWR3v6%`}P2vpz*GQ0$y&Y~;;Sh0r~hk)Al53^aWXF0e|08e%7 ziT?#wm=^~Cyea@t%K^0Dcwdf$+rE=?IzV02x}vG^KXhtVpN@?85uTb#w(o=%4mQqC zl!)1EtVvEtdv*&y!|5po@l9BMFixyH76Y~LA=fWWY^#%=-pOgql;2~02Fry(^a!jNnrCCJ*45M zlo_Jh<8u%*EJ;qq3G8HN&WPRBhe61$zKo?`6P8}t*lff5N61Was*d&J%y`Af-c2V} zW}KAd3wry#D1M6O^A|&v8?>h619H|ap$}%C3?3W6bsA&wea4!_E=MH~;wjS=d zS$su%3b!zP;aD-1_Hk@`*eO-ssEJc%LwlNJ#{EiPidR4o8mP~BKwt?@stCJ z%|!c^@RRfBUHhhL;cC+xh3jyb?7a699W~cMh3M#vdAtBux;BWYxx zs#=eRstqD%Bda0rzpEaZ&*YGU{dy>@oNnM(aqKfN4RVTS!$`*xy(T>xCZKS^P0y6Bq44}kJ77{ z1~GoSu-ut6zbOfuFROSLg>LGxL z8rAxfXHoq?AhRdc4`3-<82%WOgnFOpmLpe?{Ux4+Ste{p9w+-Vx{U|tX^2K8Ie(*= zRbvjE!imY$nLrVCfJBN21xTidFn}=>5sopshaw^{;Ez+poq8=~H{wq1=JdxY?g5C# z)%;dbN$YJLqwbUgEcREB3Gdzw(8bS6Gx-_DJs}C692V}pD~oj_TmZr17)gccdkL>5 zKa)9!nk>4JIhXA3$Z-}sR>`>oe{SyhArjn-Zbp5g-IqNOAz(SxVt+?vey%n9{({3T zV%F^Mnf>Dtv%LC_v4_W2om@HjBq$r?Xz>6TbP$sbX0;F3BT~}&fL&EcY4BEUjN-)ynEig#-I{odSW3EFUE|w6)~pP%lKok0Lypy#bQE)HC7+Y94iuV98wm zi`^MWO{efEs3=FUxPSWcn?#-Bs&y-7Z8YmkeuYMUA;gE?41i{D24Cb=F+LY0Tv7or z9={z%GIQ{kin}{>8xPe9-8*$Vg|-4b2_WLOY$%;_uAyaWTEYewcxJqQ0%t33q)<8k zVp)q64$Oq!M!u5GK(1!*C*~=%zS}&d7}IJ%b&7E<2dBd?p36E0oEx;rc{c0^ z$U&me4NBZL7^9ex=uu_?ihzg$+H^m_{0^5#8;O$$kX^!QrnnuFd61tKP}==kUw*bz zbqve0%#Ga@RL8bsg{ilv-LD$juEoB?6%-MVXc3%Z%GPy^c$jhOarY}^yR=?Co}J)l zmhNW`X%_W1(;s(fHLwN1f)LFSh+<7EWbgz|UEzjzuX!X~+tcdlYCJ6!roEusYEa|= z6v2oHJ)kdTu{ogMhpvdSwUNbxHmVrCjzrh&<=D_V+9C}g(?mL^OZxiAoB3y-l3 z;@u=Qs4r9Lk<^Y6FABhn$NQ<%T6qEs?5F_ zDb#|o6mh(DGwp80#K-%h=hKysQ3U4VZ-FUtU27)qpf+}ItM2{>n`X|uFFTe2bFlHW z$#ONC*bY)Bc7>$(QH0n~tC&9k==@ZtL4FGT3`DGMzXmZmOcRb_;Pq927NJYIbj#8NAJQaG+r_ywnj%6pul+L)!M$Ia#7jdXN2!Je0?Qb3u9RnC zLsUb9kvWx|Yt2lgZYAeNLAIB}VKXe3AU*-`I{_h&Mar{ec@{GI-@(Z=v(bk4@KG}M zF}3#@t~NcxHv(rQIqS^f2apXQncq+FG{M0fj?}=U(~xW$(cqXHgX}BrO!si<`ELkPsbsX+aF-CC8qc>ql!q`nSDA}u|wa8?- z=2bql+JZ6JBc2s>8j&a{o^U=KD_S|4uW;hMm)`-W8qIL8%yD6NW8C-B$XWqmcWDu@ zwCE8>%tkH|aP1vRz-oc|t2@OGRxl-0Pxq>Ns=bwGrO=}WAj9P#>>Y+J z)7r3G9o2xCRTyGcs@@*eX`I4<#$CGyK^ZKaA6DQG(n6BmEU7obO9(qC_9aZsPPUU~ z1mv804`tR-^Cy~Bb<;cth_|~C!jPzg%ZuR3f|VVi`DLT}QbG#{nT(gm=KdUHd1K_&=EBiX_M4 z#YQZ>lCboWj>&=hu!FjdyYf48h*br=fdB&^wqNgu=vLShngMCWiWVy4Xlc-NN#P{y z$PU*E)MLx8Sa%S%btI(uKsIq#}6B7tqn)N9;7w4HVj=mlnPxp zc76OBR2#2P^u^h&Mhbh4<2|*j`Z5+hTpg|sw}`_N_Lex^VQ(qQ-Z~exPX}uC>|IcO zH96NP%Kial5R`wwIF8{y=o7#!&YWQhkC%p4#)|_P_Ag5E4eS8eGU=dk0z0T7IK2T) z&8$z_Iz_KXJ!sBZdL&j@VF}rbjX0R?WQ#P*nJk}QQpxJS(nvXzL171Y-vawbI=^=v z)+VRh!@e|wTu3eG`V&&H#3SDo4>#;9bS00R_nA0lQz@)VZAEWK3u{6~cFD$3*teKk zC0NynS2=Jls9sDZMjA4RCAZI@k!K{99@Zt4P1k@rk(|q!YIKZ&W_D#|{8`-1C+EBO zIC19#KnytOo%#xed&GEz_ttd0q6DcE&Dlod;Y&@A=LH-G|2TZgZ$ct`%5Opsm9SFV? zv_sdAL{s=k9&lqSXR^xZ8e_@AYMy*ZtQ{kYo z6n?9=Cflkdel4lwo2hw_j2IKIji4>*o^N0k4`nVp11FeWfbd&r%Y^YrLFyV+bsg0M z#7n2Kj>DqxxOxE$yLyTf+AeVtWdLGz+Lazn8A`cqsgT`9a+)m^AQeu|TCr{sp8+*H zAm*efL_~b1G?gcf8P>gJsBi^2)z(`$wjK2}a;hVE2(TBn-tfh-b)r?_RX?g#$xB45 z!g1{yytU+2G6UJi%9c+!-Uh^eYWO{x+8338>88gdY!JRuUQ`RO*Nw@KQ+R`h-N(@j z7bu=JAhXQOOkQ}a9ES*B2|q+s+uYP;F7;Kx4(twu;Pg#6U+xlgzR(pe5`MpQI(Z$s zIfI<*RSWCH+=p+F_)GXEy>0@mqB^XH6x+J6u{~`aF6wH;j!O80RQLvzgb#kg^EW-f z+Q7?;e0@y#R@sc|)rqj(jnu2N=UK+&of>W)VnvYI3FZPm(e#aqmR&OSgl|-adXF&{ z$bcpO;&uw>14#X?4)J^XAACeQrd2_G*I-GC{;lu7_fNX*`ArmlP~D)zx9iw=5`K1G z7-nCj;E`=ds&_~AcEy6U}E%Kq;RRv z-lIriX<|M@$?Uj+{HztvUR2^{#pOKgzRJZtSn#Whdo;NW2%Z3}RJFRP@YrwF%|bg6 z6x~SIS*iKr&%qubs}Dope~x1f;r~Qb`f4-NvPu?Bu?~+g1gO~~OMVZ;8)5)kR~(73 zz}Mi5f&e(Y2-R-HWeC_KLdpM;3gJF*2^DbN5HH6$jMmU`ojG&)^rbMk7`SehhXh%! zdm#l8Oayi&cOr6f4;|!_KpQ)b@$Ou7#3ts_hVVbbf59H6BVUX^a~H-R&QRfm4dI`( zGqYNze~ywXT1F{yoAapzVUc5O-J&C!)C+v!pF(I?k`vX@kRVIoR|t4QiLDWwv9)K- zRUX~A`5p@A1?m_KfEwvD+OxCtFa28)@zgsmtD`2o6B=8u>)7Op&_T=kkjD(R8gfVz zF#*a#oB_|Q0S#bp)Yd7;u+;PEYshH|(MDP6M?@fCGuBuYCSc`8u{OOWwAmDtR?6A{w@U-zHN*DdYbt9$hq2pOG_XqkKMrG~UXL*Lv2~D_ABM4YdK(vN!YU$~jS5)f@$r&a zWMXWwgpx}Xw1@bXD!!t^@&brR=1Va6MJ^O!OC*OaljGAk6P{Hd6BSmHaSt&5!ZaE~B8QY7LQ1TFaFkz~$%AFjiC^NmKGLkfXtMWmL39ccs<l%)VJLJgX+>gVIp!>ncJp)_9qFRBw!AuoB0@60rLSkciz! zfMl{`7s@q;?AV2J!HIfUp~j@&9d*D8h4*hGnsm82={da)@jQA?U8VS(ET|&x!`TCj z->*T^!-&`MCS6BT3hzu>N8L}(6M85;CzQ#FWNfJGQzi6i*camz7>^clxm>>kklm~A0lsi7v8=~n>AuwFU)_A`^r;ehA!9Bn8{~_*6;Hs?B|Ihor zmkYAq%c_ZbNg5Hv3y6TWu?vcVEP@*sWDyd90L5lnu-qzhZPNMGG*(u&OoJ^hsbzaj zGZVJyRO8S#X-!3Wn@gth|32ru@8w=(Rr~y}Ud}z+bDr~@=RD^*&)Jx99HEP?C&IBv zE$IC?gy@Q40z(M)2=ZAnHv*~sj~C=g#?5y;4ZJGMu#kMXpbk*3bnme6Bz_<9V%;Y4 z?!?4?6zp#$to3_^b5J-hi5gLo6uSO(N7CiC`V7v{9r?m3fb-&*jydG>=_uqS1Rg=% z^{6|CVn9lOHXtQANJ&m19N4phB)zB+RCl>ONODc0`k{AlOB7wX!|)n37!zG!_2GEx z2-J^YCZxq~T#VT+k7TAb1XF??Werl=Z#(5FgM>{E)f5Zwd>^1^hg3vJgi}69FsSZ+ zB%W^L-5w(l*<00u6q;#xS_c$zg{04O1%#AtPrk#(0W=}lQw}PjK-V=!!it}^Z3C>2 z*)9$wt2_^%3?FX?x`$PIf_Zr$kWV|Yp@fdNwk9h;p3gTUy_FoG>t%Gh=wiFG(KV|VIKY$<~5w}8izy2O1$W#AVA|@TgtnZq49>#v%D&@>=E< z$}`08Bxj86Ax(Mgqu`bOO1z}AQ3nViWAd_(_CxKg{ zyb_q{rLlotk-SlHhvL%XTTNcGcn|QRHNI`^u4G9wN?DI9|f> z#?tUB%xk86)x1B!5#`NPRug#+akhaYsKkd>_~_O>l4lsM4J8=4+#PmqqNP6!Y(=}n zlK%j)BHy|W5=5nlieW*mVrCLXJg?Wg11$`<2T(WkZUFDf*gTFo5Z|LqE#{7Ev>Z)P z@+xSDUbSL|(gMwjXP}fG?n(%-_PT}dMEAM{<<&9My((q|8iO!#s}!Z3)2I5$uusqt za<7|F_x_KN1123Bzh2x>>Gg$tD^zJzrIj_3n1OcD3g^?}-&*7E$90~~Ea;DL5O*I; z$932)P0kJbh~KAK^T8Y8yj-Us2NpW242-`|~n zs(B|{hkGOnABKihY;7%PCyUp-_2^1=^7tKZy>Tm?4R3vQ8#{4)%U@kriS~oyQZmMs z76prCx(00>v`X837HPu^y$#$USXKUxzrn zr>*%B%D@6|!{t1F%xfPsxj^fOtKl2Tyq!g{r>)t~U03Qy`Ib^G{TF*!j>A z$P}nT!7?CCdbt_Y>nHeTP$!|`>@HD)y>tX-%U-|mDVx_XG-T02hnTYQQ~R({(gp!< z35NOGG$>C=DAq%sovd0Nc(Jf~5K4Bt2Csv+oAifvy~)UU5^qmwM538PK}Wz;=nu!& zP#oq=^f>o<)N_lH_b6^r@*dU0qU1&yv$%8VIqA(7z(PvXWpTR125gp^95nqgLwW);rv-RPYDP15Mur3xX&asM>Gyq3`h17 z5*ITTCIyo-o+rtHI!VAD70xcd#8LKZr`<2>8x62#~Q-q^~lj34>fiqGURSG9a&MDz>ZkMB5Ku)aIq%gIL=btbi zqhfImbHTYc{)d!fMsISZ4ALeyEK}=gACl1I6c=Rh&enW1w0dJR4Y&YxCjtf#I=L2Fr9h?<0xAS^^W2)i)Q-HyYO zsaPK0ZfxQ}>BK2-$ka*un>pVT^0N;3Y09 z$0%*2D2*}ZltHK}%=;zs`Lr&AqI8EfXA#?!kDJRLVM}lxwiY{D$prNfis7^T6o__%z!&=up=tgy>HD0c@-TFr0HE1bOKPK@QspNu*(wqg6Kyym4)UnCg3nde149uN~U{>F(0dX`4k*6(}(YH z5D$C;COt7%!xIBE8h-aL+4a?}%o|%Qun5_XlyJWL6iy-Y{)#Pmwc^&NPVh=&dphTG zs?k1LRwY=PwSS%@p7Ut~U*eqbp0>J)@=*O(LDoMt{2u8G4w z$Vo>60z!Z!10Ck&4yr-|!e@r?JuE9|a38Gdk+Trb1i2r^6#vAlkk>mQZN9T^+bOT2 zxN*F5`Gkvt;5)vSnMY$#1X&kiYblb%fO{w(Qo1tpSU6@lqIBqk=$n92b9_tNUvQ#v zUJ#YQF~j5zSB#jU3!}&Rq=^zDp%3EB`2mWv)h*=R0tiy}@6(VSRKkpp@>=bLgf(*e3ZTTUgo-*o%E}pCFW8SsJ(X9}fYBGW1mjp% zZMu^Alu6KEw4EzH74Xq+WuB6{TGBY?)5QC`PbD7)|8gC7-htEdsN}O$U=4c+-AB!L zYP0Mm{IM^eI?l;>?28!M^A+B?{BPurL2ORKnIGzL2GR@2g3J|ppWpG8R?S+QVAd+h z(;3LD1qo&mO+^-KNHAgf;z?4vlkk+D0o-XZ;exLhnZX+isqZi&^a)hjn9FL%{3Cqh zI!wzzf_1EY%s=}qDya5EPPfsoLt9xQMx93K{lZV#A0pagPMnWc#f>B*8?6yW#wsDNhSL`m=Vt(N}gOO%kKvClXyg^Wj4Af%7b4h`BnX+qlk zS@9*=gL`9MD`Y;Te+uNWQ`-oUH*W^yAe?Mwl;Pm|WuX>2E1s;9u=X*iSnuUn6Xk(5 zC|{K}jrqL5sk;_z3hKIfb1i|(Gc>WIOm-q9m^KHjn8JKs!OZP*=JP5i0rV`q<}ud% zy5ykY`iRj`HM;^O*xfLVK#j_ni)P0AYOggqa9@FucK3QIPFC;W}recT9@dj%= zQGPEAx*xt;E0TO#yxa@(_jYbQkZvme?Ww&Fz*&B38|_$XlnNhWpPKMk2Bz^lp0>`$ zG=9fZ*6T5i-|+-92E%^+xOFTxP~Y{GHDw9vFos%XUFulMw<&cjJGv8r9#lGU2xJK6 z?_(i6PLNtC-mvibo_(6?ZoM8u||6r2i7{BfYBRqKIcG}Y#RUQy|X&+ky$9^cZIEEs$4Z|bzvDNX zCxctj9Fx>n_Q)iJB=VZ#XPCj2OB)h1WJrd{BgxRhfw|t!y9Km_n$*e;o^l*BC<0Gx z@W&`)FsdR*NQRRtExBl%V{L$tcpOjJ5b(jUeayz|P# zt@)rX=C^^ZlL3=_pr9)=Tn%o$6RWvYBk8D`WGeY^(o^8_E{3yJFvExvlF|E5Vc|%Y zQ86;OaYx)DidWk5eQA58&<^?OLqj@;V%#ROPvbMb-Dz49Mgq5pRXy=NIqk&{vG`rk zRClKx3ppGZ!gwcG4<-8f&C%wG*ckg z%aO!NK4_{r6#y+;e-CTDn9J0nkF{13l*30K)ZP_pH+^Ky0D`8ENyVW!n?u}jYeqaf zX8Jdae-IPR&#V~<@O>_P|FLFFf$uBf``Vf@6~1qT?>k;2ssrs3y5le$+CmxsAT}A@ zuHQ9TB^Ft6uG;(sR(kbU9r=&6t3)Q}PVS%`HuCuckT-sXI=Bi4%L3%XIQ^CMSV=Nv zx91}$$Oo<~JNw}X(~z;#-h3EOx5_Xe{&-(KYV5c%%sysMh0R3CV^A1HzuV9z2M zf-#)K;w*y z7(W#$KO3^cT1%6yvta|oRuH;`tqAla2lONd^dtxSaLEZ0&Pd_l?ji&NC2$Dg()ubd zy?Lj!<@i<^JSeaxbQ#dS&=T6EbUY5gp+sLW6x>6H0aHUsUYqy|Gki?LZigWX3wZGT z3;q2K2uBrbkpy%hX%mgL0!nFb2llA6tx)v-P9Z8!3J3C9^mi=7OZR-JkpPoySmC&C zy6HQS^0bzcOWM;kN2eqz&DOPhlaCI`V)Sig5zK%&EC=T((79v{3YE7F>JKu2 zp?`%_wOZ*k4B{XVF=o7w&_)klBN+eCVHJo3Vg@5U&?J*jh(k3yHsFG7LUGFx^s_)3 zyrIu?MTx3OYZD_i--*;}1u~2FGi)9~%Vcc!Xd3twYz5g=jFs0AeuUf@g7P+uji$9h zEXYjbm~Bd-L7!%=aQH3Z1SOOM+a0RmBEcwXjF;(QUt_q0+W~1!k>)vWqXjNw=*e2; zD0G`ws}#!hdtiYos zfz~}Ptoj&4kgz!-9|@$Ohk>rIb&noY+A15$iC9=s0Zcxl-2~+0X^-Gqws|_IlDZi~ zTB=fs2TC=z45{Eb2bH5TBkqH zpJ~4S419}O_%j?qUx_V!b+I(Ni}xcB1E;RKV9iYI>zWUXjo zI(_K(wzLX9Y%EyCTTG@0zx-=tdb~3tuf;`xz6RoCyeuLL zGQy{~`+}g%dfQXdFxZ_kNKMJfV|-C$AE|;?1LfOrCzo%CKw^w|zFLgMzPJX4p0B2R z7FOp!eGLTsUgkR$$4a)b@Gm(D+`qzc?`g~zkHW)=Fsl7X)`6jYqk1_X?u+dnI3Mmi z5wu=i9y8H?K0M+cYi<;g2m3>y+9Ep@^oH#I10O}*&q%`~pi(^`T}BSx4~OvZO@OSs zy*M{PRE$sjnEMaX8UaNH5BlLA-N(Nnr#1WyJjBjZq8-rjs31z>J5APulYLWVdQjar z63M%-_W5#})WFF7+jjaej^&mAv|K$~&LX6MIkQVgz7 zL!gI;tS5Bg!}S&(qt%KD=EKH1&LLIF8&k5G37Y%-tElqo4OfIaUX`ts(C{Y#jY%s7Fe>X9Fw`hlD z-6_|O$!$c+wazIggzrYNd~3}rl!yMXT67EWE^QAY6$e*0((^mMH%U_3UqBuK`eyj* zhzoGBzN!T=4;P0TEqu3yIIH04RcL@R7JdxvjybH_eYX;3(&iQ2a^frI&Sx6ZZs)+) zc*-NrfizoEq#v9E-w>FIB|D>YoS4K!I|p*mY_@YC2hFZ`4txV_%Ev0#Cq^>g2jSzl zAhbq6RXHGq!9MSP2q^gl7aov@M>-XUm^Q2@;i1^&~pNVFEpGiz;*upAUN8(}yA1IWX|G{Nr1a*AuAN1Clp6 z(21yrzXj!M4L|dWCz()Ntpw_7Z_&WO%R~03k70b@$Rft7+=IUI74tm?+ss%v=m8LN z$G{A)&=3+!RDxJLzEB2Cqu~~u;h!*x@N6%>y>u_eDi|1$zUHXp18-F=S%&8NJn?&`k4eP;whlxtIM|H z4Orsj2Z)nt>$<6Ub=fnpKu)M*expUh(GYT{ymb`GPZpud&(Ulb_fZ|>Qzjv4Va+c7 zd;Z>MKnapr$bj(y>Z^);F_0ezgD}Q-F%bEUCv+{Ru9jCqfALE|qpG_bu%Cg94`Yl+ zF&Bj~&M%g&gRKNRz+#Va&HrTahOzMvNw45CFIpJG+z>5IhHIp(J-*?8jR`b0p`$qJ z@*1rdZxu(k{H~^kV_SujC!9tc{NnBSFjYJM3}-1tELhbaG_XY2-d8 z95)f@ruw$>IOV}^cI zBXBVMYYHs!%LksEBh}G~FA+XOxVUXC!tk=e8vYdeJ0G>3hqKo3Cj{F(L(?73wAFkl z_p1g=fvmg(6*X3%TL_+y$Yy?G;^%%)&?S~j8)T@8_=@p-UvZcb-*A}d+J0E?hsp>C z2ts89Pw>rpq%!6;P>pzZBG3(@7i*x=wav`0nXANbbZOv;X1;&duNfLO<&#%J7Wi$H z*Gvdv7^l}f$(@##7s+=k^fPkMH<4r|#ch;ZgtL+|Y?N;m4$Vo(M{(lq+CTwHbNcY4oyw`Hb7bU3pp#Pr*0rsjL)lJ9SKnR`fd9_dwg~NGY|3s+V5`E z!Tus1G%MlbdWhdPken;Q5URbui05~|Bot(*96eve^FtqlrsL_w1*fN2;sqsEN~q=| zGNan=mU)fv_7hcQw?OGH{K>vakCTOmp6r9QS5uJvXj89UdG>pX`n0A>`?Zo*qCM`1 zf=B`JdtLy0t~X%&oPh0j0`{6(EHOhLb$_{^y1(XJccHAm&1aFM)1r$)cO&fyW~TOt zaV-2T-VFmx+SF22sZ>3SCYm^CA=F-KThg;=sB?c$IARsi{jl)i&4m)la@{Y^NPx>F z>bDNFWdEz>+aSyR>(K5rOwfSoQ9qwMSSI5X{DNT0MyQP8u)ow|nuLZsE2IXuO3TKD zBCZ&5OAsgW{U9j+O>dO{&WZBhtCYtMDeuVH*9p*P2X26$`)L4dG<9S?0v$1X9#ksq zddx-x9AN(ZsGlIDIS8_c*8i@1R#5OM-eP`#Lzk(x9Ob$Oiv=e~9EBzzlHk-LB#J+= zH@UN}m&&wnP{PA)-I;Hs{k+niUR<#7DKN5opf8e00TL_p}VbCDmO)W^eORV2=DkVAci+{4(#PUiA z7XKoVJ&W^T?6htkw9m@@r#lgAh7-CqAQq+UK`it}?JZFM{JxpbztEZaL~UyXN~Hp& z1>GpwrJKLS2??D4>y~c*gc7Cf2c_zMP@=1I9E7oRGiuB(Bm+`nx_XYAH~eoDSpODH z)lIr)C(Kr;Sc_&9GY0<~)eLGNx5@cGM#Bqw9G}YiX=}PirM%$ld!0(Z&j~ZaWq>w% zxSuxK)uWAsc~Kh?NZiLi$oDx0NX*op?DczzTP_16Je`Qmo$x_936S`XNF=FxBAWuq zs!2W)dDuk?DRmUWD*XR!@%v>LC@%g7uq*hdBSQ`B3ivHCG`0-@!$P5M-}mMFqva&L?n)YmMNx zlG-P(v&Oz7xBwY2WAOjGDE%FF-EoxuH97P00Tc5h|924g6_s%Js8h`UUB1cB|EOrO z4Otk!Su2gk|^75<-8l6Ci}}Pp&1AG^SEZQ`v!|Ae5Ei=diS{dj;MAtfCuj4<|PD-kz2r7 z0er6*ZhI4@YZ>^K6+=5VBYLpRNkIk+(*$7KPE1=i=l>MJw=Kr+#Eg&o zIF)V_1z}sJNJ%>zk;EyEFAD^iF%KujOv_Leu^4>?!lPn-I4qB>8&0lN~VMaaIs8TN-Fq z5Kz>&kRt>g2O=ZWRSJIu&%iQ$Y=CL85JMQd3f^^sYSx+%$+$281Nj4)1t&B}%mP0k!$< zOdBzu1z>d!P7vqMf`YYZKTMXf*EYhH&Y7NwaJN4Gvc|&g@ZIq;+Z5r!9)Ah>Tp<8e zV0^k7u$iwI1#IS|!uI0*?`Z_J{ArP#{n~Emc$7$n|tb>#acnsAnZ!Wwa zN@7)WGp>Qb0YwDX7XMCPKr74W?|hxod67pl*q3g|p6mhPxCq;4v@MjPzb8U;9o1ua z`PBPs>)7X^cz(~616t{;C!q8{%j=%Jk_8A$e!vSjr(fRu`xhWT5x55i8;awDO~4Dl z#V;`E8PRVyz~?dQ=p#@Py-ME}bI|~?MCiAhQU(_yu6Ajvusf0CFK;b1k43vN;L7`h~L^nLG`gjJLmVxt9(8I{L$GX>^k2Ve-eL&+L zx|tLv&s(u&B~S(z$hd?Q8`id*a>F%YxUSS~EH42UyX`9pRPVx<+OAMsFm49=X}3wP zK}Ybsnezl*J6r%CUTr#-crV{M213SfXS;B(So3z=hL%V28Y&!ZJz0m_!f<%McE^TO zfq0ywxD23C5Z#2zi)At<=X8k|0_i4xHBb&i-2<`x5Jp3Ed$JwYmy7EJvE7k&@Rf-> z1~K0(Nv4e`>#(0M4m+oDckMk_APGNwgM9*IbA)A24jjccAxR-N78L2N%OzeA0;>S* zp7FG!04aI92a02kfmifc^M(q52k!8A%-h&-sJ(MXZ@R=qg9qvTVpfai?o58zujs*L z0k(_VP#%9vi^s)bH{m?U2|~gTTS!ECIyfW89NiH3Kw}6|=e`0Ar|T1dF=^D(bt|<$37u?{)+h zp*+61g?4tt6-nYvEJ58OEoFQ0do2E0Y#oC1UMX*fFEE)ms(ST1e3YH}@qGH@@~xmm z;9^L9Qlg}N;W5^@Rd|uhj|HyAYk;>Am0EKi<>SLV#MOh{_}i81@H%E7W_)N455NUI~oJI~4Pd@{uz71Q4Fxceq;iauae|Q`A6Jf8>(dQ(0Y9llU2onDsNZ>?f)^#&O}-COp6;U*PZ9I_XL&utn6JPP43K%Wq~oq$}II1F4)g@O`HN@#oGb5cFTeP&}7yoyd)d921ofv(|+hpaN?lpAaKqaQBa!* zTqAH{6e^J&j{QuFV(-2l6f2O1uy( z;A;xRG@_g2h!cSyOR$u7#IJ z#XrQ=^B~+ai|tQAVl)gI!RNj~p*#sx6|rxIe7!5=L7{_D$a`gtU5>2b*c|cvavo_f zwjAL~lV%6*@pHHFK;nXKmXa`PpWxF+%0Oov)Wdf6B!2Ekd*p+Z+RB1rFcd%|yQ-T9 z$9alkrELx+jPq6l;~fGOec?_{rDjs-{BRCMpfsM^wtF8ge4xCR57n&1pvZYQeg?4K zh;|T2m0#Ncf_mHW_b=2VWPj@$PU+qGoR$D7%Z6y-l4r@)Ag8o!w&rIHat>UJKu+D(sN0-q##^N|>K3O!-nOk#zjF$7?lR5|*G)m#jG;AC z=|Vz7NDurm-F$f9ME#@~RDKfxBpM|SrX^5fE%?P<^s$yeiiCR^+CccxK;*}fAJvt) zTdKxu;iXc$ALWm-rxWReRX>v%J}s98yQ|^uCJtxJU!7eQuhGLOIcpis9oE8g!*6%p zoa0Ap`HX5f;2x&(G}of~Tgxdyi#IL?BG*?-PoZyKk-VB*kU)TQaFIU|;UfT#yCOm2 zsGhFCJ8{&Qmqj`s0>`-jFy$ZlGU1gt!gLc4_hQV1ABh}|NxJ0QDHQ(m%16FL%BR8C z{95@un<$5;)55j%8a^I8;(UA#Hxq)4QwqXyI-;4xp3&?FCNHaO6uQJhXagaC)Xwy366|8J=H7KBI<5PgkQ? zPgg5PbG7Vd?ML`wqIXZ%qK1q9MSLXcujMDK_Fa*@irn7lfc%LBw`ch%hlf)x#E%Mg zCqEmmxfF_zK{zZ}v?KG^;^BuJWBvv;AG5nG5#hs=)OeuF{VFH}-s%;8H$`H;2x`zMKt_^Um^-wsa=cgS}b>4&>{QZ}Z;9mDiF!~gd3XH4Pxzq)42%y-qw zd2IgJ8EIF9W=_K!E%+2p+B42iIuzq3vDitmlcGwaBOB_L)|ea1tLq{cN7mQX)kN0E z)JImAH!h>UrOTSCBI|4GBI}nlRaVzDRWw8{si>$gt*KsK5m{PS5m{4T7TMTbUcEfB zv7xfGu_>~0S!qL4$TVa;hmhDt6Mun5ZdJOzDN0sivst$e8#=agzXy z{m4@1h@dHz39*wa;}$XY^hYk|QP5M+pNH$%4_%V#CkDdvm`w9iUWMuGeiBOxb73Vs zr}pQEt}OK@VNx3s8mNqptR4-cA zRME&LHa0ahl`eu?rTuECsF_$+SKHWBUfNWOh#Qvj1Z8zgmsZp^v5BP(OD)SQD=bwN zrR5b3jAd0X3JuMzxPDnhV^e4-Vr!}wvF7T^YD;Bx!_wx`h6+pd($d8h7J_G~si^HU zvbPA9ysWyWJjsr6XlQ=MOiN~7((>5Qw9uT;)X*8B$)S0n@o6(d=cMOUPYO*d%1@1s zBTpXw%uEW+NefMyniUgMkQEzUkQEahS~N8)Iyy8DA$bVNLr7*?S{nWqh8E58>T1ZqFYMY?(|opBP< zXk=D4^hlfx%^aty=~BviZ!;wviJ;cr}AtjQD?H7N=XJ|*tAq-CW`l2#&>9cC|| ziaK_Z7wAH5OnMq_>fpap>Xz2m)j|YJHGzptmt2sUm1>@upKM7=or4aPmu88cJSobIvM*6DYql(E>XuOuc})#IgxEz^c5Z%Jk!7Y+it+}G z?G4VkDwczDdJ8hs$gvFAI}}k_QQEW&a+=Fer-Yd}9R9c3fJP_mcli6HW*8u(7a)}|C z8=Eg3S^#FQDyzQa0L|sgN^2}-Rn?G=mx_ccu4Yx5URuBy?JhaMUkTGo%a}w}&Y|YA z%EgzM1cd3YK!oPTNOY}13?YNl+gzVse zG5`;Lq`W}PFHK8g(tL3w002!Xn;ClvL7DTjv$Ik%k}_vmpn6;K@>4GkIL(kPb&ZzN z^3wXIQd0Z-hnH2DnKN(-b4_zKtWBgASC*Cy&|e8;j||*9jx~5A2tG1%4dH^9kC^B(4=KA^pl(nJ3GS}DD zlr}Ur4lq3R3-n?ucquAohcQ5f$|`DVmZ8SIx2qOwt|)E1!J_#FNL$%Zy0k)A6nayl zH7I6#I&)G^=3rr(lkx|hl|G@m&+Wy<6W&pd5P zA403|8k&J^=HSVw)syEkXQWMujv6w$1<6_2MHiOKoRibXs9n}@Lw!>n)w6fV$VW4<(f3t2ZHC14EZK_z>JDBcx^CDQbEleb8gS9b)|g_mgm(T zDPav;aRY3bgRCdz5H%iJDMM;VDnw-HU*GCkpQeUBRry|%ikb{L*C6XsTUuMktrwAC zN7bA3yR%Y^r zF|^vbYnLz0sHmyOnqcqaX}4foR$JZF$N27mGfy>GSt$|^5-_$t49pF*L858U#q-2G zOYgO>scR^0F6~1utC41M`?2Alm(0Ahv=0-&`AO@m`k=U$v_Ex;#)zhxJ`@Z!(p-%N zV(d%kqxtQrYWqOhApsYW1D4nS5UhdIQqkDcd()hkvQNW`mU6%Z{Z30XD0UrPY!b=K zcV0%dOS!(&YZgCbofMNE+k5rw0%?F~EFzWGNA^3i*+Ds_b@B|QkbXN?A7u?jk?77! zq>Efy(O89b^FGX7eIyp6^o3>ZZ~W}5xS`d{4kfaxv?h|*lCRW9HZ;}s(M#=F%=TZs zWj2>JS|G>=YR3Ly3<!(oY8os;_1KL1*vZx-lp) zsTnCWan8fGv5O+i#W5~&n`ujQLR1VkU0MdxEBli~1gfH`s-gjF8yCSZ1O}REbzl4L z21Q%~vb?&XiS`RM^s$&VI6!^vJRDr^oIaKv29yVszr4Tma@{asy_B~3?0|JjHH;!aYW5aMa+Ec z8(z}aKI5SyxTpqu*=qW#!JS7m9@()RiziD8qqjOtA*4xU_2`= zw=62HDXr~m1JKY(x3rv2CG@sBcww;2l@~V-I#rmE;{f@e{x<(!1hNjWu`8kBVg~U6 zk>>@#nxvjAxzu#;Srs#mS6uSObu0uLOFz5+FHxgtg_wU0R_(1e=3k{#^jZ@3_4Kh# z;8GJ0RJ=Ila$x4}$FP3^wW+DVu_?}8mx_gJ%PsW{SUtW}@ajuzEth;OqfN+{Od>Z| zRX0^Esw-`{n5nEdMs+bbsSwPIN*gam%fWWaxQiYHu-q!mp^xNoyxeus+b!k3$$douzaU83*~-4y)3);Q)^8uDm z&yUv7>20-iz|=i5N5`y~=2V#r0ieMw$jh`8&a@=YvLw&6#Kc@YT(ODrQo(WNi1Uts z3|#Yp(cxDk^oOs*4GM!yCazl;QeyPU9@dKnZ>RT=itlxN7$gK3{A+s*NkhtMUbL){^weGq{ucqqoY(X0^3Z_M@l$6N@B;E{ z;y}9xWN5t0m(hnz+6!w+Ef?L!U`gq5-fX~{_snfhnVFZFH?-Q?Va!Y^xbU22btqWj zY#!r{y^>KMgIbxiDvlJ=LjX zvpD`?xiDen45|v-u`i5toCs#he<4bOGZq)sh5`|Ff1jleSI%5ag&g5%gZ-t3*Xz#A z!Lv{fXpTcDd9yE+2fG0bwT44%s3FTYdj=p@zpTgJ?tUoLGoN{JJ#O;A^=wT&j=>EI z2HD4|n}#5kyNkDHHRor|87$xQmc6XUx#XcCj*+Ey3C@V0w*odqFtjZmWUQ?0v5}%5 zFxoIWXid(Z;X+ln-tVpH2Ss}Zb8n`kp=30dF2j{EgKg*Y$`#qoNi$-n#6=Gsigx$i zh3CXAd6QzD4>b;|`dZ19A9tfUE;0=@f9#}$i^@MGYRX0ASML@a{A{5aOQq#v=soX} zgkGyIGMu;SH$d9Kj;YImb@a8N1IFI6DG%$N5`1yl24wUZoK5z&7lP@ z28P`dzN{9P$MVA@s+uYX*7NKF z0k$A7IU_qS-;$l5k(P^M9Fk(Ws+L*=F4xJ-wxI3ulBT8QIhK;1G&3`6E=;dD z=hK~@s_TqRZdz7aQXcjNY7|tPOPH%20=rWH4{rOiBOzKoU2uqsSwY_UB+Ad7HO&!6 z-dMzifUWk0ZU#ZScH^Cwm6j&@j8<__h58hjpXzAINW%OewU=qO9m$-`?tY~L!DhXz z>}e`JG{C$v9JbcVmejPYq`BxLDKqk}p45$0dR9`N%IWrA0j?xG#Q7|(!Ma1vyPdQ< z%1-xrkRFjsm(?^?FS?Sk%q`mVzWm z$4T*)*qIr>wKUf(T3l)oV^mdHIc}7_VH56#K9g=39>S7yQ)c4IH-0lNUBN3!y5U>k zD*7kK_&$)5!ld9_BIG%0>!tO*F21VRlJl_ri9 z3smH6yg%8gxJfbmzFTnvZVcp&`lQCcCw zyY}zfx36S^iFF|@eGGufkONn&53i9*C~ubsLh9Aubf<8W`kNjvSfT!=`-5-fzZn~a z->cMcqD6^5i9?)(3xUh^Nua>Y5eTP3#^au41lfOAslTgm6M2pLdsh^SSAUH0cm8idcaGiL$`r8HJHR^9~q;Jx~ z@q2~(+u)9i^`&n3sp@ZnpQZf3S1m_Yp-wO}c%#T%|64vSE@=M)O{-;BSW%Mi)Ap0;thXcl}ej=3E$lGj_|lSVNdR zVOTlCOCHP&!lMoDi!VDlL{zsO>hW%QW5`tRJ4EH!2G-DmhKYfa-ZC_ zL+;usckPn9o|M4^2zyiR`kUOxN^Ee`J074 zGwHJmpW7bZNgwNF%IQkwZ#DEOqK{+T7#>HER#(%NyfGL!}QZdZP*tis<_%KOS5QS`dYbb4Kh zE?Jj_zgfCR(CAz6cZ<%E?x}K={2SR<4whTw8hMdCOD>WRqG|7!?~w17W#v0GZkzm( zoT0=j;YuJHcmv9-N6D3nBb))+4-|+U9m0NBkAhTy@t1e?@v#a&tE^df`L|scwJ(qu+RC zjD>|kR+=E^CWzlr7$TFB7>mVK_nDa#CrLRujD?0uQc)3xt3*k<;||cIM3U~j6XQp@ zB&}ahep$ZjF7nIrh7EWZu}YRVZp08+Bg^;PgJHK`mLGl?Ls^cZJn{&Jv3y1O*S|0< zHYv)NUqYU)P?T@KWo-L)MfvVKJi~HEQNI74v4aP@T}3K?6V*tBvefgN#B@?7X+&3q zgs@O42g7O+#==~dA?0Bx&BqX0fT42^E0PK^Y*w=EQZ3sjEoaB1n^~uH3p;b(SCOWM zd6*c;kN+6_@vsim5e#~G84J1tG^8<%fxNds|2XfzBDuJ^nV24~CtMe}2Dlz@{o%Un zT(?WQ7ytmsV2NEOvmluT_%go&W-MnuM&_+BFMsBd!`#c+u(8Z-EOW&ZXMs!~z+C*8 zOCZzvG2L&NZUj^CT#6f0!WrH`kwF2||WE2qs_6{A3hZMv7vxyE{c^ zKp~dkhE5XhEEk?k?=~7P61eRPqaPg9w^!h&BI#d`F|lxO{CE%RWKr0#8ijpRs<68jDeOwTzP<2>EBp6R zSN6n>pd>z<{Y0K6a8KUs%AUK)l|6QgD;xC>S9{v8{w~rg{vz#bNc%A0Jn^n8TMSr~ z7JZNgJ&W(#|0RW%v9l+Hd*?}+E&fJkKYxWzhgXOs zl{Y1%q3@;qlyhJ&dpzX3I%w9&%F#;5w6W<|7{)yn76uA<{w9Ql-xl%OgdZY@nGI3H zqOH;I#ym2qJ~n#t*OTv!OOO9LeqDlT$}>}vr@lRP_Lc8lIs2-&uS&jp&(-6u`TaHQ z+Nx{cxpq?G-HF!3*-1|(>643-pG|g4nV<4x%9)husoPRNON~rho^~irm!6rvA^k|Y z-?V~hzn}L0G{2158Fyv8m7&YLHgiSh?#z>!rs;*#@0$MdbldcZ8O1X;&v<3VPcwd# zH79FL)}E{{v;1Zz&8(Yw-^@2>T4$PO&6u@(){a?!on@UhDmy*9Hv69J7qY+1_RN`- zGdJg!oQHG%n)7{*-|U3h3ud>>erWdVvro?U%$=BT4);z!b==_}g+WhtTkLACS|3$u3FuGuBL195-!N!6o3f?IAyx?5H zh&i!yvgcekXVsiP&DlTay*b~`aV<0zPA$wUtSMYwcz@yE!nVQ_g;LRoqUfT`qSB%j zMVpEqEqbBo!=i7CbaOA88$CB;Zt>ivxp&TeVD8?zf1mr=+|Ie)^Ty6gm^W))*}N6= z?wa?&ygl>Yp7-y0)_HF8gXc%jPn$n?e$D)r`FGFXHUGf;f6V`E{!jDW7K~glaY538 z`~`~_{C2_m1%Fzwd%-IUK3s5O!RZB_3r8=ET9~{re__SK=7qN}{J(`yEIhRE9}EAz zuw$WA+|66{QUxP9Acyf@pfO$v1tXQ_KdejQd1(GjpKr6hFyJ0Mn1T=a4@xCY=|lF& zPVpwFM)Xm$vtalW9sI+4#QVeF;Sf*d6E0f$6A%x{WQP|DKf%`E&&_eh?}RMMBbf9l z2fXJKyWxQXXF-7y1Ru`n4qn-#nz5K0w?G%t&?rH*@%WOx*eK*jx3Ai|6Nm8Qamrzq5ybR}cS_-F{G@b9{(^^JaH2 z5BOUTe_Id#`#t=}diWpfLB^GPow=g}(`5-IX|4AK{E)bIe>?n+tu3(Z{(A=HIp){6 zQG?f$TRqWi^wHvHa594er@}+Pwi;7woj_|H-d8A_nvZ7r|90@d2|t*_9#2gFf;zps;&=Bb|6;krV~5NZf&-_(EyVXde1G?V z%$~#dwFl8#@$qEtE^d0gJ1B4xZyW18WH07(&UnV}bUJ5q%*5MJtax2fAxhD7Q+3;)5oeK=_>XHK)`%admkG_-T*FRE}r(f6UQ0_NKN_hQO zb-z{Jld5|{b-xy_{yVsvfUw&a_<SXqGXrj_z52P_rwsk2T=bF@8fX)1($01 z3EVKaAFKY4;8N+wRQI34-Kmg%NygLlatT|9?{<9eM)%x~FG)7~EX0?LHRRUFfYT!U z!_=^zaR}yU_LlE7;>a}KTbvc)Bm0QM{Fx6(&iO!rkIbkUN9hFIaeZX}4B?S|#C?MB z=sw~;>?2NUVXUo39I?j&kcZ;_+9Qt8p038d+Dlxj8b?x?aB=)-acI6+v=%jQG+dg9 z$B-QOASwi;As(BAU~1(k;Tjl(Lt=-Cz24cu7TSJ1q)5X(5wyAUScp^=Voj9XcS}FD zNDFMyi1IffYGW%*4H>VNF158BWY?Mi%s&djQRxr-?z(i3Cs@Z-zbv%{5}-r`@2al1 zm7Hz;p`}iGx5lO%sQ0+co;rAlA&@wR%XiuG&OT-vhQbU_QPvNDMaTEQ?6R#sph$twBd98Uz3u4F zhW)1WWwyrCH}YZv|AvSMZF{#fNM!zW@SQ5gEPzrH#^fUl--4TaZ~zQm?86fiXOgb?D9w-~E2)c2l`+ z^NR+eZ>kzG>|B>=Rp%(uir9VHt(m@p8I&}j4o3;)yeZPyoXM7rpO&J)Jku{Yf6_p ze)qE!y59B{)%txNG#-Jv({8)7ZFjwpZTl1GJ^DY0C|&o`skbCHUTIUpl(uZ!fA?qG z>YmTGfda2j3SnP^_`yu)#Xh|OtL1D9|5{XfRfY{_@X*sREO1 zIg~35!P(Z+h11iqxgUkU_>0^ATWnvwaEt9T6ds(2=mY6UFo7aJ`NeJbEw;)RZ?WC{ zBGodu2+_Lwn`}FODYg}ynQ!yKw*ud%4p8*)dPK|5M%h-J1{bGC+3L?l*>ZW#s8xs> zHe=+9NxSd<`7%R#^t|zI$MS4HzCgZ!=+WaP_`Z1|&vpbw^{}BZ0{lZ zC@An!YzV{8S9p6E-bAV};QH~o4BOWnjo9}QH0?)!X%CeLKoA@JgOK7hvDv*<}!H;R$cRE&52Q?d8tP64#(_akdCX zuxYm&81g}Ok8R0*(S;2YC>Usb*@Z5M=VzNNKHm-+y|(Yw#8?L?{BX@EH~Pg?QgU-ac&K6 zMU=}C5>kf!B{$8nx$I+Xj?Hr)4Wp1pZz7t7xwWzJ`nGk+Z@!p#*}fNtUH0>l`e{@g z=Y%hi((6CCyK@&)IyQ73zWK1L(sp;} z-K@@b6O!FT$%6G>thMu)Vb|03wx}~duUnU_`&U%eCS<9#eS3($R9N6uNaoVUp1aQ0 zarQdfSx{ha9PEVb(EYX=&@XTn;@$SI>P#)^e0o*qHSB&{g6OOzh*;IRj!9^)5O$Mo zl;|7v2$mxcov2Tg+LoZhEU^`#OBz}bY)V%;mUOPNy#R_RlKXlDDINEprcUj?g?rvS zO~T1-J3NNx_|N-z_(Vuj&mH_{zMs>x$TcgVd{i;e0of}t|RHRK7GRODfneR?V7&G7W(2MTR3Rw z@9zpUB9%55FnpOUaUZcU>Kuw-UB|P$2EO6&pyQZk*uHsD*YQ8p60j2xD49x5`Go2^ z&anlyHD{A-yF1->>pCt!x4_ncB!+w>3B&02=r8upQ9__PzB_A5AD`Z2yW>o@tqoYX z*CW`aWBM5)nEP_>`5pHdZiHvVZe2Pv-DD* z@S-1Q#@N=LdBnE)-~**38~odNs@5|Q8KDo`K76s}PbPxZ&V${~#@P0O>cJ=A)unr( zrk-aFyXEOIHrqjh`|5B?jc4ys=P>D?(`{#7m~J}@dF$V zrYBV;ooX>81{+FV{YGc-pU%EnWstvVVVgP+n~WK*;el<&>AqFDqvaA)`fHt@#`(4f z&NSJ+J^TC4e;P@;tcKfUJ9!qJ{*Z#Nbot4zTBHzGKgz^*PByV8mzmg(XcOCouOg*B z%hB*mZ~fV1NL(L~K04iPxW@;H$s^M1ZE2@3PoIRQraotY|Jr>NI<-e=7>!U?fH6GR zWNSUE!w~Yx88QAg*`DML6y`aMqFraO%gIjo(9{std3oY`$n(Swg&7Xz2D^v<^l>7j zlHm~9!oi?X$dPoTJl?HMfjnb324YAJ3X|GMmPz<3AYm5LM4mjCGBT@j#SUn0`t-}& zSK0pav)k_9tQgfEl)-T0s1LnJ70|CQi@O;QIE zoqO&#vvh1sdUgkM(f?r3>)NCVSfLJ!Y>RC-RIyE)*8Lgko&0!J`t`Qvu3!u}>ypR4 z+Y)xgyGg@X2bPvDpVJuA@ZlLza8^V_!=#L~__idLlU`?A)7ARR zPd~JzyZmBoc@#00uQLn*@86BWDs4M|PLxa^WOuZbP@3wLM6lyeo%9>2C8RbcN`?;z zo;)@@orRRyZa+sbBvWf*NX_9>SZe*cCDByAJXk;RrT5URYZd7prO1P-bjG4jZ&~qS zr*6j&D_Dn*&ixySp-tT0xZ&B1e|NtBv~&eq@ltxme%%Duwx?`$r%k&*?qrzuwRD~_ zK5Da_#-^Mjov!6ap0bsmW??05k7AsTLTcR+O1G)=j8uQXwqka=Zo*{<0R`^98WRe` z)O6{mmGyr=$)wp3saKpsVguXm{#)q}38}fk!=jsPBYBwHZ;|f$gw!{l-a^VzSnGEl}GAixs?P0`w4t8qg}X*6vB52Ndh3r3MpiCtTb+*ZF>H58jJG}7DqhvsLzIUysajlR$z=P3riOL$Se9dyLM_M_Cokzd=QqhU zjCcu2-X?VnAn?pgJBhxiE{raTeZDtz%>?p;KYgwL*F}=sz@d^uY8NostqvV6=(I8% z5~n=m-KpLY)eCO0L+jOr*o@Yz_YT~TuUS#z{I|?Dhzwf-ORN`mtFQKBI)_DxZQkqE z($g&3=0r3GOeT@fPLjxrz~Se(Y50bjy@ccig(P8`@S5uET^J&{OFGTOB2#CQY;%s1 zPj)9Kxx;A+&As07vif#!oiK|3jrw(;QHWDsS2y+72_y0TPrT~@n^zG(LtqfdlhY!R zq|Y_E5upho_&Ff3>mFc2xgk>qA|ir7ovGoGp@h(@>ffW4LJPjVthV>OHGH2IDymnu zWrlvC#go@msuAAh#~l7Onbar0uI}zP3NNeg^%(nz8oLXxt2_IJlK=F4b?IgGRL?81 zQjYf=#eJxbrs(Txp#Np{#h%yIRk8bw(Cg}&{%`AeRsBnp+UqeP{?tK85OgYmR`qKj zy<5Ex9eq5I$Ohq%x@KUUmqx|X^vU(I1u;EWeB^mFqhIgX_{RlS@ zu-RCXKmx=ttFBGwqg`$?L^S)5GzjDeqQQwIPTzR1S!C#aqzkW%x30YD9bt2P^2j6V z0Ol3%#^*DernfX`yKTFSh70xxPlI@7I~Loyz$q?{B_a9daD$ea3<<4DJ5@N)I18e@&A{dG{8j5TIYOM3a$iDf{+D0+lc@7`82LX0mPA+dX0 zdAhW<#4MzXf|?87mUX@I=4-X<)sb&SFnWdPl?!1SLJ@+FuD^`R7%}pO+6unboktXs zw?ZwB+FDkqfhajfa`$QD$rM57%#yAAW9qgj-ud^uwBW3dlekXGaUzvcw}x z7-%0m+HZSXo1^O6(Ut0-dIF&}YE5sGCqBGJeXY+OV)@soubg}qlO#xp^kv6TnJYUi z0g^ve&JWQ1$>E{$CdA64_H2c<_=6r>NY5Wp--&JqvSZ~OQN8c5^rHcR$4l%4%^4+c z!9rn?t<67)6={tXX<^wLY0mltRZk-+JIcT)Uw*JbRNSZaVYb&)#)~;geYc5GA7vj?|HHSR(;%FgJn4i(sY$*7;-6?@q zB~RA2U})p|QE3@^%0~0=9G5cG1cTsSRjW4i=*b(P6l6^0U#t5E_W=U6r3@32!>VDx z(4Bz@6M#0km)aTdCiarpUF?|!`0$UEdSS;SmG};83rMjS?Q)&D5lr5$-Di7VbK16R z_uGhc_grzA?T$CpCwj!tbni$P!6s(9;F21b-H|Dw5%YT9P%re1bWDLn@}_bj*e0+WWR(j1K9(PWw`j z=RLylsmf40+ktRcyTd(0?br7ZetHMX)71Ch=?VDT^F#@dmVYwNXw@v>0Y1M2dZodA z+opiFp!6jZPozf^2s39PdMsH`p8J8bW`LNl$Nl7Q%p~|&0@;J-?Fc09PO^XZ6fEgP z5jGnmeItOdqUsdzIRz{5fgzONst*mkj;>RuB^*^J^%18*KD2rWO_0cjlWfko8e)m9 zNSrZ93e8BEiG+Gt?`5*tU^2zj%D|3r5|yrsRcJkhEE9YM!x+-@-f(rVsh?|2>c^S{ zto_n(rGve$P`0=3yGng0_c4m-QNd2ih#uSZI8;+STn(5-4t6NE6IN`=pmPhY;U@KU zjfpy$GP52TMlCU1W1(>nPcA6E+$sQE?Umc!^n>*j(z%|_Qn0jWAV7FAYt`0`f`?0q% z;$FfC`nR%a*Ya$oOxED<(`R^sqnharGSxTV6 zL)u6S1zPf-E(AHCquxCzVnP|Q&zH`0ozZb!+jP(Mq`9_v5-%SJ4S(UD#g~*Gec`+5 zw)Aa~ANjI4#g_pHJmj^L#QcALnwU?*33hKY!yi>LN{pOHue>X;%QH@n7SJ%sA1jZp znC>Tz)~;4#0GMa1E>rqZXkKWdRH`|uNY@ht-^f_0wI)sElm(gtMEU#-W5KmgBW!|a zq(YD9V;CO=5TC^Gxxv?3L$LXqOJ$7%39ufs;5Do+zlHT{kngb3)Y$x<(AJX*`=MP`19t1)V8x-XDRKfqx!Bh;15=f*lDs} z&|jZ8a!tg5?>49YSFK?8$#~lEyUZUcgMh$7pPlfgCSdnxreIU4mAx76S&v=z2U4BY z;ooUo6LI)6%2gp+C(!--w8DA7*Kr{ACz4Mxa}8ZP$Vkn`&!3eRHXg_iwfQVHpl7Hr z!=T7M3%cp1^w!U7_2_1kX5tsk(ua)>{eHjt`+>+Yltx!)?eJU-w>A?11gWTg|CS6+ zI-^lOSbs<}05cZSSe#~S{O%d0HEO1&@4p8%O9Oj%XS71RS4gv*Tsy;fg)~*8@khD{ zJ=9Ij#?q7BG-=o6XF^1wN|fK)0SNq{%uZNGSR*|f%Vu%mYt5wLiw;)gmW;o5ko{}1 z#gv{MJ+!I(vZ7Hs+46GWi@-_x!W`0NOs3bTBs+z5s%g;B^`wnvzV{_J58v@*uiob) z*QeObBI7gI{<(-tg9_=yQ{|owf2hAKg`4$VG&whvAR2Zi)a}@)S1NCkSqUP^O{jZn zt-gy({=>#UujMwyt>ZS)0t=KY3H+|$*-d5ZxXruPHEGG@Tre%*&PemSFwGV%MB$MW zpKHpM(hVfLWCf)SKCRsO7z zhQ+?Y@g(ml=`CSmCgn-5uFs)319IrC?t!Fu**nV;eqOuVRy@lPmNLje?towYxF0m& z?Fq`YmA20KBo5r-KwPnMr%)(Zm1m%HVNZ`|eA6s=>mVh$*v?9tB75-mjAvro@?+ak z>vrw#;FXnQT7nV{_%f*f%1SY#xHFz!S;p#Er!I|h2Tyi$NnDqOTEJE5l8m?-l1#W7 z0RdkHw8?tetmwOw39{gxh5I_y7kx{p5)4gGexak!(t~4ST?f%#6bsv3U+vuc6Og9Jn4yRn;VL(bag`bvP>U#`RiE+v#4L+RKzH=U+d^XXF3~n z{Tz}_b6%0g2`QO-+!+eooPbX?7$rt(nP zCC_RkxU*?NhDjI&BJWF~c-ELO1R|tNNKy<~zIQL)t0lMUI<2}93$hpcHtRa6E_(s# zrlhsG$@6vlRKYHIh3QIKTZvF66oGYX?k9X1_~iVw5sT+;zRf+9FW#NKfX(S*!9AG5V&Wqoy0U=udDm}Zxi&d6blA68zL|D5xzpuzy40SS-ER*{^B@y`T_^8 zj#xoWo}2A0zNvzQj&ALFSjf`{}r~en2s)xZ5a+>o)A^%MfsNaUPHuK zGP_gx@z9*xg{AbA2N1Zc(oX)?ZtjW$Owm|dP&m{TM~i3uqbVbS z#0%Jxl2?1rO6~yH1#y(rYNB$QaPf=57z+Tj|RXS|wiqHuhcA#>s;P2H=Ll0x)fo+e8&25fgE8 zpAKRwYtN(suD^?thTVd>4@@AVZ7pIz_gmn9&||T#e)|eULL_q zBlY5qv3;hwy$%j={p*+9{B;3$^ANStW;C83$`V^QHsm*Mq9L+h)jjh4X=@>pg{+Uw}Nl0qWY%wTf-=iao77uxrZ*cey`5ZD%0a zZN@TV=*S+Z^F%Jb5L-^HvqLB}L3RZG;1kiQx*op8+zWq(5~`$vcJXy88{E^_w)nXg zIr{>3izhtqw2#6Jc?HPQmsQzY*J~(!3)IfbmydmKHUy2P3*;9QI!!bidkQTvVP2Di zrp|birIRBlT?Pd5egIi9|H>Cp{s^|cUvWlQ)3Y`6E!<`|17`G)cc-xHTetyW?ij$H z`@#r-RSW~{F#xP=7+@zovjMPF=Zx@k!vLEMfK|l+X3WnU2AJb}0CR5rzXKTM8{BNa zaRh!61J-rTcI;c=C})TguM7d`gBXCOV+mC@8%pWq=F9%?fyNCvGXsqU5U?)*1hP9} zGFXx*Cn-##@5Tx&>r^%>9po2S8Z@p`2l%n&kqJPJ1)#p5ygjxEmOLjsT-MsWOQ4YK zSNX#d$z^MElF-l-@1oL|$H*pEh;wof^FsHca1emeydQXFO-CAfDBbV*kI(iBX8p|b z4}kWFs=pdA2~p>5(A3-}4}E!XFzTEj)9ky1q4x)Rqt0ykb4_1Ia?IT$&6UDJEr(}u z4YQ-p47mkb98=qdfF=i3geml>h*53Kr0oMULwlU$Qf4>B!hu1WC#(er5a)~KO`)es46#}4TfG6A8S zLSz`{wVlB7GSLgKsk?i}c*zEs=gCZL7*$Wb#pD5ZRUnz|#7I!u&d{NN9tfo_d7XMr zQ>3)em4Jn=Q_pIAOi9i4d`8T}^`1%ohB00c(gXD7!zqb}(uSmmh0X6K=8xYaim8cKb) zl`u);I`ubiIRm_33W)wFulO7Mel*}L_b(JQ@k_OGD?EeK3dpX<9RJ7sPDcv{(j}S zR$)_CB&NTCk|qgjZn^mn$`h;p?PJp)czK-~uNehpH^XRRO+IoRj_MS`cI0h@FDik|hCHQlRoRlxQ6sp8{j;ec))XL} zI8a@4t|k;~@u66YlZRW(#ai}l8v%iYg?944o9YtQsu!Y8;m=qB51)#)E>f%~i6C5g zS=qhO*LtIlOwnwl@s__jIz3h1r{zF2oDvpmf}yqQe@0Dc2W#)cQP!R*cxoPqQS-%X z)z{t`67eSEYdhp zhx&?+J%kBwyXj66YnrqQF;0$58ga=bq$uott_>7w@jms)slX(PuMi3HM?CRufl0=T zfn1Xk!JEDRZe<5lnAC{b;xo26W;s1|Z}6V2~j;v4QV2{acnWq+i9l)YGdc9WoT$ zJ=XC~%6g);YR z42I3UQmy#?kTp;}ryvdJs3o&dWmc=Moax} zV`Zd`TF!q0%a+?(-Znj$Wbf78__X8~CX3A8EjXFAS@zd@MU!ph`5Eujme3o8w#5~@TGZ6OXp9e}#kBD?DwAs5sO1sm;xOPHfdAfp&2zAw!=B!njR5&RaluWwLo z)22a9z!ZYFK?QW1kD1Zk<~#Fc9N7cHu~vPwCk<*Bn|r7F{5zC?Kz+UkNU}fL^PnAG z0L1Q6Zw#_%8mWb8j%&qm`EibW?N;8U_776Q>~cu08pkii)yO+`dg@pPGwf70Bg@90 zAilG79Wuz54o~eUrsF`us@esP-gZoWqi- zWUNuIpwCuW0a57cZ%~u__)vp-XP=T0RZmBEsw;bDo=)MV+L@=BsUI`>W2TE~#cTqO zwB{#}&E7ictY);e;u;6BBR0MaeDHn(w+@LvR&HD+qNCUQ89hs%B8sLvr@8)+ibBBNIdU03vE`HZ6 zb?v~pP__DMv=!Uz8Z~*4(N-hnm(;?ZBG`jGH((I%L9h1oF5PY4?G$FIKORsvxI%!y zzaN5(NJ+`7R1)&$D3-i(h2OYCyAPJc7UF#5xCWutWCVbc_}=xNM> zJGOpTS!|x_M+?E7I=f$8GT;i`^}UR*oEpl=A>)sbalvt9B-w3Q{RMoxK0m9SlZvHX zFdm8vooOLTC`31UHtmJXq_E6oH28IXzxddlW!1|rY zDcNZPTRhA4h0x6lspVnhvOGoj56#Wcx{Z;VZ}l!=egz3~^R10blG$~QF-&hk*%&Dz zX(9}$UH;kZ+3aF(8}Y_G5ZD)6>`O1?A0)Pa=;&*7IqCtdVG5NX45~*5DkCNfqu2AL zI?d1kNIl7KNU^JxoYQ;6Zj03N8;U~I zIY#C%p0BFA2Z{peN@tn4AqC0>#`~s)@}<$dx3;~5S&G~Rwaeeyc+?6AD59M_J-{jK z^~AvR083y_cdd0wZYnR@Y;!=16T zan7VR+a$w9Zc@CgpJb73lT1S+7M#}6ZR!a>ZvIEdWXUx&8c@(ZsTqRfJCwk(4LT=m zal4JwB#eeFIQ2J3jU1?()o&aYoElK_f?-g+9-9wNX}WK=|4y$Z04^~$8$SMm&A~qb1pDc4 zC$qhAPZL9Mf7YB}_YHtRc$pna4j|{JG%6~A)q)vHSSGjCC!~xXosp4|@8dU^{ZC<2 zH}XhBQkA%)j4Pfom^}Qnd(b-kba~J;{Inp-DJe*AAaMssew@q;d(qgq{lyz-Nbnzl zuYya}daX_V)8--<%)NRrUFY5fpF%LpLY4YqG!ec5=1_u{)bn*-kU6@rvQ`IzhhIl{ zaUG*Ew}2X8{BJ$Nc7&fIFk>s`4YvTu9-?cy9VIffjy_YvCikYf8*FQzuWh|iOh>|_ zg_`~f2z<2MPHJ`e200&wN6CCuY{{nZy&d|AaDehrWu?!O`Kqb1vwc;Z6wTK4T5lXI zA-&d!t>lq1vuKklJ9p?RBT1C@>bm((*y4&$MkvPwOHSb#^;XaL5WD}q=ly1#!ghsc z)Q@|TX$#Q_L>@CeQ&qnuIkM0A`^aYQ&cm<2hb+~SqQV`!sb{b zTopywfS0I3KM&&D=a}H=eMaThBDWe+39f z79wJ#w{YbhBaMGXtOfCoHa!!XE*6N+lg4n4^yCxbbGAy?26gfOLYc;3TM-K z>43*28!sQar4-*YJxylTX`_^x1>@vX1*7GO>H~ddyN<6_KacX#TJ`Z>r?69fQi}oB zuE+QGcf7Dd2;SoU_hK~{^#(wvHnr0Hx1rx>J8Z5(wy1X!DOc7#dGPd{oW zZX}PKuvgg2?UE<$poeQSm-1rdbaUU0Ze3q8&x-~=)E80H%c>-EX_ZKMqcB1;_L7^~ zAVNl@Wo-QCn9Q~AjAZ8xsH|apuglmnEwp&|9vD15yp1Z$(-&`ZXPBMc?eQ2aw<&x+ z4l6n>WbtzKaiv_)jOmeFO8pV6?(^9^@m{0kJetU8{%7;RWFS=FJ66HfSkK@fvDzD& zS$14|!REeRo1GF^R5GumR{g`^(7dTo_rjj>MH)AaO$5F0sCu*400Q+{HU!XerS$tl z`@o2`GR^5p$xh-fz+96xbI!WZcM?^*km#hDd^88x$Z$N`d&?$}e)vD75(!ImYb&x<+ zNpXo22I}hva~~Pv^cEh8wUrr?gg_>9APfJZ1whGNwVk=4w_EZpa`gs-c4%Cxy~fX` zgTcN|%{k3zO~2dZp!R_J^{G3-vA?<;&e{m!WkzxcXb}b`{V3XYf)TW>Q$p~*;-0qD zClydRUY~S<$%>EF*hzVE&V$m}O~<=_kff87peNd?*IyvgHnjlD#&$XzA;#gxhG7P@ z-6+vg!P_m~pQ~dA&ENq_0Q^VQ*>F7Eqi)a)zTNQXV)**pB@p2l%_9h3?P3h^<^Zy@ zaWTRobf0#Dw3?X|+J9Q_2tr7?Q%&s|IY&qIvLumButMiXDc=r6d^pi(ska!CFA#mw zd0z6XPr*y?qkeBllC0T7sYj!XN7aXV8Hu+Gc54j4gd9f8Sr1_96+!jMa6oAN(wYo} z0SLUY0y?9z-dMAUBWaFJNEUvOU0z~N`S zpW(}h&+q({7QlTtRtcN2l805oyYGOL4+O=*O?=C4^#hoRa)2R&C5hSnGS%^7r177) zeU4KKZd$E=(3dZL_}FT-9QP@6rW4xH}EvO(;j>MO6P+-3hAj;wZ@<3*hwirT%OL`%j36EilbU6^#T8TR&Rjx;E z4X6e0w$>sp0M z`$;GXq9dmysRe`Bu>(7_X@ud|yYlX2u70Gel^JD#Lx&3bF`h6tc2^Eh;MPEnyKtft zo{KOdX}I$U0Y3wrcQG=v$&oN;wK}CQ*qpy-wYsP8%I>DF;w1g0#!a@CBbz6IrmE!| z*BemlcC7@p?$c(I#`SEV*}+g6ir3Nkjj^J}`*JHl8s%roW*2o_*}c`B?M*JZvaLaL zkx9AxLw4Ws9zfvmDmzXnVD2Ku%We;RGcNDb?tpKH0YuEhY9eG7M1Bc1H158My=Upa zVr8dPP{&sHmEHO-H(_NGd-3)p@1$H-_Wn>JO8);Z@*0@s|1NT<;o~q%nN>I+TW42k zMbQv2Bz1ld$)mXoL-%0f8ezBn0*n&ab#ni9?ZGPlXpys7hZWM)`NW zhiX>C)b7geozUf3FR~nW_f7_j9SdHAxLSRxcM{$KfnTq-!(8b>H2gvJqaL5C4p7)b z@WLW>)nE}2<{J2fZr2{G;)P$Rzw1G@;y!I9xz@5zbAskch>3||!enc`!I3jJxR`6| zJ}sYc5O%XteE+Xfp6eNsr@Ww6LR6euh=Z#bjq`%~<}futBE4`nNSzsrctM3!CnoT+ z_{>2@8n~(uftQ#OWk2SX85?0^29zQQhY^gAKoW;=7?@CxI9R4{MwTf)*Rb8?Il3M1 zj8@bG0tX+1_I#qR0YVYWxLIiorf+H_k2tYw%91*+myS1wCi{sp$=|r@S8&u+aQ%1y zpa4#e)Jf`(dYb^K2T58>){`%_b#@fFT%FU z6)X7g*$D_dzs63sS>rdD zdad95g8bS&v*bj{(}BtjM!d7PNhNv|LzccPWk)#OyJCFcmuACqVbw29Unc@@SgpMV z_4g&oBpC(#+b^TmkZl~4oEBB-l zA(oOR!-jQAtCo=hiEnbN#-~twtCo`z!APei-p%I5R@KrMRrg27V-?iZ(mFN?Mmi9c z$B-PD%QvrQQYtbs@K>whT5lMN`Fu;JMpIb7E3*bR*AM&7mdk=y`Q-bh3|P^Dp$$mBkU9-nfi$Np-kpU}z@)x0Cme%cob6@y$QGJ{FB~n7z%El9gB*WA4z}qS`&l0` z?rR6}knD?FndIFn+Ti(WF#an7^tL%|^x{Xr&t=A>-4V`*8TQLU_pFYP~pZ z8dmcWcV--`JHlKu8gCJIHNoqZIC6F1-IC z`glgZ5NSRDmzeEH!$>5M@N1EkA^Fp&)D{^`f~Lp&r25Ccv`}eDC4amxa#P;|76xnz z+(P#w@$W!Ix$C3qwdgTlkW@`Sq_uJ^GVn&Mq?M{CTGX;s{RD<#+tgc8bIX(JfAzjn zQ8nYZc9wI68oMcc0f_Z5-YoKOy$!Ixaht|oXsiJDYEBGWltxeyj45R)82|dD%Jc=B z*W(0+UqTS!HkmI_2e2rdvS)%Za7Sp2<%KT9aSsCn$z7?MqI*%J6dK7NP*?Olsc!4r z>$R_@xm2uPT`V5g7TRdtQuP`5&>m3l8X(GlfE+xaJ_5g>e-m@)Nsz1ChFfO4@RL}} zbm1-kt8(3Ul`}xzwLeyQz`MTUM{`L1;qEFuEW0jHUZ+Ta){baE6V_tRM4aj|I?O55&h1Z7oRaQ< zJG0JXY~v0uN4q(T1UF>P#%vMIrAIv6#S@tQA2gHP$_Qr>6m|;2RFE;#$m{CYgRiT66sgI6 zO~*5Xz-?(XFTV6uPe;(+@2AS+_7({Kq*XyAn{@V3+`%+}nz&1>OB5z@-=_5p98hQA420;DOM!FPK~W6P%)m3lEpFUP5gP8}$>#Im zrm&4LZsR!apZ#=*Xe^z;>mR@^(~Ep zk*ZNwV6LiRpZZB3qsd#T-^13Uvw}^68Kg$N(u-;FP1K)TtvvBkb&Yy$aD|$s+0l+F zv~1jP%Z@~A)OFD;??1&YYH2U)P0paCt{$ZP(|~{!z$&Ol)1Yxc(;(VG(^#W^Iye%D z!yM{|@{;nBTHl-2l7OP~dYvIj{W+TX7@7&L)=M49f=;pt4`xd0rrzrvY@l+Un1bV( zc~S~GU$j4s5 z*0V!Z2B@87m@aZP9*7mWY7QQU%+t{;u*RWj&7A>KfJz*2wux9{B1bFdiI_Q5=qNAS zDI|+E0bkk9EHhkrY63g6QpP2Vf)7)gZEfq&i4-chGY)tloK+GP?qXQ77;jxbhi%v> zr_dj=u05ckJA2>gP+$PgP_=l&q&Mb|fp8nP1g6CC1(Wzl21#=zD(~Ge@k1$+axCo4 zUJTl)8i#ziAqr*rz6{_iAn@=;VE^hH+wd_d$GO4eOu9&n!34G;CM$dd25BAa%DXyZ z_eR%0I?NzOEnpta%JV%2@>BI@52qa2@DsIuFeq?#xA2lWdB7Zr(qy2P`F-(Ty$D0B zP?2PV3+1fnOp*CpXwQJf;b*b+Hd3&R-pKbk;VL4gn)2WZ-%7G~1~N3A z`;bR>adDP$g1*hDFiUzs;DJpzq-?^Cc0;y4hg0HPXg0~omFCm*YcJv$F&xD)x~SAyYAbEP2|~%rNUyGIn~8LNU>ZuZx>gnSUEA3gGL&jHZ4yy6 z@#Cr|F45qfr}EH-kV`RZ`?}K*6xc>UXfTf_U88uCif34=>3Jd6g~}(JNFM&X;%DrX zg?_ka2O;|TvKPl7`1MD#?kp0P;GB!kwNuBTn2`1RLFiC;?t|c|BSujWpAdD5{>T!w zwI_1S4E04EGir}}N{erV0>lsJMnGV}X3&JN$r7J}dBf`(CoX|I`%}<5!@dH^Ig2}k z$8-xe$IhQ{(l*>1n7!F)O%DrM7FX|~m)z+F>}E`%ey!JVU=0?CxzvDkUYuG|%xwka zy#(h=D8a0!G$YV!m^6jR#GlH?wR5a?)b>YKJ7O-7oeIfb>2O~^G^Nk$hq!Ub3yO|^ zK%Em!3q1^dG-)B@k87pGZ7^IoiQKjj%WF|^`~5`@E6~&*lbL>4;vjUNpoy?HxP;+dWtj z*(5ip87&J!b& zm<|++<^y%W`SDHfL;v_!-Oqe%PiEeqyVN^+NG>nw0KnTdKBUwTz3~Fg)hjxzy)=My zqr3oHYFaFYu$b6dq`1ZtUSi5fURncpPqqY)YfZyr-aI_!$75s8=GepPjseUgn`iDh z_+7@j8470AdCZ>yj5q;G2s4nd?|dksB?5DJnj2K^MBPpplDvYlk5s{kFpPVw>_WvA zC}OPw1l&QKNu@szm{lFtnybcR@}0uE+5uUsLGTCaV~tO|5UJnciNEx)`r&}v!}u-~ zYcqhqg6Tz@0Y|{RVxu^7g)M;{J**+{j8X2z^lm2l*c@4eU1N^i6yR`Nl^miIbLHC< zDRiaAqK`X&Tzd_UP{y|7TC?qX{a#>|!`f@;4#9G18eSI1$yg;_se(qpL^whkr;^!t zW(Sk{aA)Pj50_*5t{g5_4wpOLr`t~)7R+dOY;h0_EXBZb7+65y?m9pKLiV4jXEdi^ zgfbUOH>o^^*ux|Y z?EH_&&o%O5T(>z67K5#1gEgX9*?B`1oy7V_d?|wE%EdG6i?w@!)!MB$!;h*xnDr4x zO%FVdy9@TV0Cp$jOmlIkji*M6Gl8PhNn{HleU^y3 znK<+1`DGl=FxcBe;CY;WnJQM;+3)S4m}etCTOHC*jF%A)Who~nDS*I~ZFVx$v=bd> zY!~M`hN5-YNtw~SrSOyXBFRzlWnBWKM=pMcB19eP~0oUxFrk*rg zQ%^cyQ&QPk2al$+$(5Z~*3zzL=T&wdvRj&m-sV?-m`pAZ`?!4a**LqiY+h|s&q(A; zCDp_ET5Xk`N-gQyTUFWF$P?saZ}Y@fmXA+zlFyR(hM4|0NUxzKwiAr!9}B_V=yDQy zSN~j((FU0yDeVmEM~b7$#2e$1_urK)jwnl(XhhLJuz^O#QESOa5dtGXpm001=L#2B zk^nn_I5Ez*U^*;IBN2>8oM>TE8tw&Ip2rgD)sM!=V15Bt3d54@MBpA$du zkz4!4q0?pxgDj%#{cq1|@RIH=NA|0GE7|XzNAOy+>jdyj^yx z!aUXe&5O&1vZaLi`XpovHuFIr&K-%DU-w;}{$c%@Tfuodo2ze(0|XpTU=_F{X2^Ll z%F?nM<7_HQ^nZmC{U;8W9WFmwkrKFkH`le5({-KYj?9_=lYKLe%mv#8^HB>LXAHAO zrOU2*UZng&3;~ZCUBPxuUp+}=^;%@_^(ZyFIS4=9os{QAf^_d{db|I$Q^K7x{5xY| z6@&ji-@fwa%bu@*U;%~e!f6l+^Ac;FSxOUa5-*xzsBsU38eYO|Sa>ix|3-^*8jyWg z8QMjeNgf9-!zR_^Xtw$qn^<4NlCh2nO-P1B+)(*|K<1N}&f&IU#xX%*y-ARXGcH_@ zC$s!*3h#U=nfO=JbxBpuE)3cA^7@wl_m za%Ig!mhzgi|3e0mWdPql#q4GVMmc53vdFijEMxkAcaBXJGav(s4N@!CnEiAG(lLH$ zVdcGZsWS~=7#Vg+(CU|2)WzpeRKh!z=pYccgmxF3-7c{8t+DrDGydbm z?-JY4#KnVXq3c9$S#J4lbEZ{nzDvCA`_o7V<*W_kohG_48=Ybr#+$)W4Uh1SsQ55I z0+(kDom0?C@VKubeiXei>CN&7VcM<$D&8PgCqC=+s*ra0B?5REKtp3a9SdhSsV?K?gk=jhi&$o zo97kZ)aJF~nH?D8w_|=lv{SsAX>p1lX+*m3(njuq`ePg&P8;!87e`2SEG@KW#g8y` zdjo8j*s1pws}cx-YyieSoOQv_3>HMq<%?S$SE%@p-{tOzkr#1sI77+x<;~r>0mmSGMxkGV4!~ch-so}p&3wfFx#n+e@)O?LZMA|n z#-Sg@IwS7sfw&*V)p~#AtzE3~`~!hxacJFIAX83+Y1L(L)D|hZ4ClR+8SrMtTN2(_ zaA$-9t<80wzg~=aB-LHktcZ<6OkCN&F=qn+$qU$Y$}xBMjpk#U5ZidzCd4)$_J;s$ zGXkb@-OI4}nbD*xTwMYE*f=^XeT}*s#%qcLV(qT&+)?*gEeOLqCMDDFu@m=m7RO_2}+fwzk7tgvU5c4 zz3e*cd3Iga?&rGoTsAq}P4$PHzY6a(>0pdw^OLx$*f|+L{T(VuJTVUp3w7QRt^xyA z<%8`e%oofhlfsiBR3**=P=9fDW?OeU`b$uMRZe^Omm2)_ote0UCxA5gmk_z&KSy!b zlR(QaVX!3PY9wAeaI@eUmK9Cfk#G_O~TsxL+R)b|JA$09nsZX5|c)kpbyaTNbs zRf-ax?eW%Ks7G%%^Y^P8;Cy0z7O%S4>yPmIcX}|^j5n{ZA^9jJsxIqy`ZD?a3a@{> z_s#2e+PHkYw^)4h`t7t1r@PhmcUQJq%=Idd=6V|utoGtym7UglYTpgg zwVt)PcDhbyFOHd<{xta!c&yk-kWMA+AJT3ug!ySUPk!9++(`9rdP%Egnv zKqJ$Ndo85dpW)jJX$%Ki11R=EAK7G%9eAg4LA*zflbi?UTE*XX2la*twJ<`Y6F{j? zSS9NwtO$=#j1wM}%@Z=@dnPOk-=kOxIM{YQ9M&n*B&)by+Nm7J{id`-(IMuZf_aF^ zl@i3|(q`qQRSDwNRRJXhCXB|*2?c3#VnMoWD_9qfS4QJBfsBI3!Y{2rniW4(URsI! z%B74ixb?K1y!04eAA4BIU4x?5EK;V`pt73#l;gPHteLO4uirEJ#q0NsddpKRCtl7e zaG-*b1>@y01*7Ej0wJ8LiYz4;&04-PUCBjPmaj@xURsU#)hUW?&cpzn zm=ey#`|{Os%1dbH)ip*X7wumD7^h5If%dMb5Umn{rB~#XpdNZVg1rHP15ARP)d__C zeTsK zetkR+=5xXZ-z*y;f}~QSw|@5WtbetUoD?PA`%CqWo_P4R^g(KTql1-YEHcW8Mf$J_ zwC`6PJJlR0ocu96PG;9O<5_desf9U8;neQUm{UNsvvICx5Rc|f9y8&$6u^WXCqdD& zU7&pa2|G%tiS{Epaw6H6^-M(*r$Rk7oMD;{Goj)SH2OXLPLZIqZ;Qy??>(R~h+&7K?SbkA|sAB~$rh zr^bGW>ve7`t{-z}ag{l4X=UUZw{>}Cvuw+odoA)4&c|Mzj&vA_H`ri=AbZcWNNJI`A2!CnG zC-}PRx%n9eN#AuZ!BM*382b#7Ak%P=3tmGX*UfgrFZMz{K$>V@d}N3ERxfdc%Xg?d zHR6zQpV&hjf5AP}w?p01`!P(JKK2GBkbj=m8zaa|eS`+nio0Rc9si-%(^>4{Kni+o zM0y`?r<@G{uyWb{W7Ihb^ywt*h?8VJf&syZa0aplvvjH)u2|i)Yd#J2UGL`l=yk5E zietLYG?9!YQ0AY2-9v+C?8TE^dbHf_Y4D7?2x*wdb_slf5-(ov(D67;h&L)mUay#W zP5~vRq+xLW(!o0W*_YI~L#^mNj6X!K&g`oqG%eKFPjU?eA;sGu%P@4AsOz`ncqS@t)2)&(8P@ zW2?J~aUC|Cb>1n0L39c`)W2a+7nN^U4@QaOf$|-Iz~$$lH=L>MQ1|t$@)67g*wUEc zeQG}msVvE69s&2NANT3UkMFgpeWUNf+XsEid?vv>JVKvq+v_SLmiRhhkpOL96UlbM zN$g(rcwf-$?yU2-#>R0Wj!$d!*xSqwq~X6!^Wy(V)96WVi~Aq(&;GA?+Qw>tE7W%- z)b-6VS9apB<-GF+lC2lrUNUAD0CTUpzHg>)oD(O4T^fhkz#*2MZ-1{U_34G_u*>?; zpciAdWdF6#PCl%91P8)AU>}021Bvfd@9&%HV^3^NDpkbp1pISRaCzUv@4g>#4}D*Q z@AvdM0c)lZ8+?WY-zI5TtNlsPk0;y75rp9Otm5GINyP+4O|Rjd*rpO&ik(;y%n1Al zd~-kJK8d)S2&WKQ5#B>Mhwu@CjBp;|D8faA%Lrc~^dmGOyn>)097iCn4-pObs|XSH zjym)R*rSgCrBHjF|6aA}_m~51&$F*tP55dBt>$8XeF1(m0{$C+>l#Bz3{B_#5eba3 z1cvVte2cUEv)R90Z6^#r@n0dK9#RdR)6~9DUD5)~kPM!z>f9r02iu@@G)T=$h6w$1 zP=&3gNix`tVg29e%FXxSr07VH6p5qe;?Q_;mYSpehm;%plH^@q#8UDU(q5R4u{+7p zD=xlN{Yg|0Qq;u`y*NL$@K*b*SPm#WW9%*=B1n|Y5ZN5pPemK*>2|ci#XKzj{4>}U zSL6g}p()&S>&iVQIjtgBniZjjTyb0lS}w&1wDgJy6>t*XJhZ;NTJc zSTL}V8?Xi&6@!o_ksKb+OqP%){^3^8Z-W-`yx(neqxUsKMKaKeZtWm?gE__deiv|;_%)H}! znG%LGT|p+3Opxil;Y@G!>Xkp)F%164)E5U>0ewBg1por)er|_WlT~gYsb0O5Dq9ui zC9p=V?{kGpL+qJ}JLuEc-=$IKMPxFbn4gfU&^O+R*JIA&tkX3qVP z9`z435Z(vD6=n!wgJg~Rb6BM&$*-&+I97uz(1jOh`U%Ad4k=Egz+Ri-mdNZIAn%%1 z&H9&G(Fg;DJozykyibJ@n0|%oEG zxIhZyFBhu6ALLu&SQBIO4!Uqix1D}=mIMRM&|lE7znEBzMyEo^&tr&jc3dNBmbHsK zTte&(vpsWh##bG}UVV2{TosxqLF(_{P#ZHDnoy50!*p-sLeDCKpO6s<0o3zSz``svMn$mfywOif) znVki97jKeM^YwRE0%y<6IcLr}bLO$LvoqA0(TCFq{uP@=Tc|W1>iPj5*f;(HtZlUR z?DWRxcl~+HVj zZ+q@H(;gIm_%ZCz_}VHMRmOoNJH1=4UuB=hs+axVuAkk;uD?j=&VAdyT|(a}{VNU( z#&WGX%nFXrv+ECHVO?zgiPy@_?`v?Lv0OI4{f_xtydS}L^cViE>u2|}6DJ0L{lESV zA68wgyeM7Vg`EOPoDS?7L!S6#tsg&JR^15ln{JP|zom#*0akQVK+f3e1BM0eq`7pDZ zUN^4=*X9Mz?^9p?M+k=j2KyWQFgESRCJOYvsPoq!xq@$2c9h4r-LduphDmo-xVH_j z@~t|wYP@#-u$x#Mc8~IYz66i?H7}jn`pLcEq|ys%Ag=zRW(gQ2tehRTJPY zRZG@C#XIJO(yuT^2aF&_o_|GVpI&$wICQ)kVoW>!&cr^l@V2ipeB8ui%%Sg5%uj$r z2dV+5B=Cxf{no;-5JP9FA*S?u-yxi@p2LT3@)}s+OP@ebfrPSM-y+nHBTG6&4Kd}` z|88OrFYNq7Y%Zq6tcq_gXMGFrN0xMK8gME??~&M-7e0av=*S7gtbXw$Wo&5SXUO0w z1*g*dzA|=X;V)ifj804g&YBmo#^T7rzk@R!n1-0D^Lxq}eI}t?h^c-KF{WGaUY}ox zsTtp2#%^Dj17|wx0WoVIzNL)4b>Xv+nI9`4RoBM%63(;8i%whvPF=EtVp@PhN39{I z{sB)Jd-K8Mpq zz{EbWaPrHH(NS!mYB)1#Vjo+$2#aZGzl46@|AhfCEr z?0;(+JHGH3i073A+CLgxEf2rFj2&ILOeLoz&_2&d*!n6g@VQTJWjHH5$a8&E$z$7> z*OWo<5BO5j-}vf!vi3Nne@4Nv?)o^D<3muLHXH`Kn;!Zh@$n;uwxmMLcI%}wc6i}s z#C%zyx_KNcw1W$)Aw6v=1)LqD@ltl@f*Uck#S>y~dE?Gf7F)OodFePe#O!=!f^dF? z7}^^MF}J=NqnO9RnfCHQ%&zZ^Q_LJBq>XV9(|F=rC2VG)83uV-;nUQ)y^Nh$@WbM? zB@A$Eu)x#5L**p1=N9H61f36u1p6z$mJqWV?C4-P#5i8<#b>b#^$>!Yc}(-&ui@0b z1wW|h)HmR?JSCN|GYcJvp#$F#)A}-6uQLl@MV1{(%szgGQs}~ucpJ<5VJr2rxeqT7&>Yt@* z^L}uq)7lW@zW52E`hCRk&-SG1&W0yT+1NrQ%8HI}1CHmR7OGl*3lnrJF<$dQGkaj+ zGbjK$xD7a654BUwS>#TKt|6xTkE1gC?7}Y~A)U2`7@x&YHU2wf6eZ@+EB``mn-_fO zYquKuzTgv2Y-QCw4`Ax?p@q+Z9UZdbNbs)ik9%`C7$qCK;>txN!7=m zmpIzdb)uOa5mm%m@ih8KnqLx-;+=JwW?N?3B?Ylxu}*bwuU$6hR9 z^9yCL3tuNMRloHoU!$0hA%@ni11H@12b>C4paa?vbK>k~nf?C4XHeDYR5rv!{2eCt z#KI-mj@H^CX81x6HHv3}Lr1kCW+aKvH9xWN-;p~V(}tMQhAxV^1kQ9y8)BlZyG`tq z3l~vxv=7OLKZW&#JYnpyJtp=T?ksPc|0rfmr-qv{Zek88}~BSc@#_P&eRAoc#-#{qDlEprRK_ zh?!jY4t4k2z?sf?Lm|?XG6I?!L;BP&{<@sG7JeTTbif;8rWZahv9B(?A2IZ#g_w9{ z88v7-kk1JP=dRJcv%9{4og9ZS_S`;qX_!t1ad zJ#8Q+`P>mRd;h`@kO3VIhnU${8cWza7XAu2bV3|r=FaRSYu<~xLMOu^=2Yk@s?^WI zXmt1+V&>~()W`(Dht7XP%;`(a(#fxPXa z5_9)O2gS&sqO;$C^Nu%Okk|_gSX>Aj@R)nv;HEAGA3E&~IPV;NnF{EykvkpthL|&f zFA>!xP~ogM{~P7+eF`I@|3JNc!+ZsoQk!&tH%g13nZ0&pjetFfHsPNNQ?!YhQ!u8q z0ONdVfqxpW&+usi8(UWP~-1Oi#@u)!WI*=v0z5 zMG}+Yxv^+?JQ^8|CK&U_hOO3t=v}kXnWWW<)QQ+I8%~T&hU1as$ao?$86KV;GsKKd zCnh6FO=Ng3nwW`APidowbRs%+GC9s%v$2U$XG(IbHPqc3_641DtyYgUVC}T_SY6hj zb&sdlI^+$+TCARKODlJFG|d`5g{x5HUf-1QFx& zcs%%f#5x%C1c%zJ_XI;d?w(Es+yk)NZ|x8HdOcQ;%h_%X40wX=R*%!=n`>rGs+Cd( zvrP_1M;oVSY{^LCWHdQr3poe6JfZLrpWD-EQ~oBRGt;w)k?4$VES8u&6-h)@EcdY^ ztu3uBM{TFV!^yCk8b*O66VnqD(L~b-bNW%Hk!WN%#xO_Bn7g^jVP|IdbRrp@Z|rSt z8jG`%6odw?tap`MferO*<$8I8be*(G+AK9lTjXt$Ray%Ma1SQoWg4rJYPHUTm|Pe6 zqZYjtF!`){srUO4p~Y(l{G&k?YcUNKn&Xkn(zSJnG0H=|R31jWG2p3bgsa{g@y3Ct z%0zhT{jGuqFCFZS6#5fQ3vly>QVqs2lJ2)sA~e$D@gvA3!KLKV-}*4}Q>T#nt%?XA08cJJ9^u{i8@ zhvsivTdT#=VsCA=bNmw(@AUY+Sd5?IDxsBGgz!W;%acl|j4`rh*w~uixu+-N(^F_5 z_F3RX76N1NQp@fpdz)o8j@l8mv{-fwQ$0q8II$`;Jw36{g7#u$#Pa6W(U#p~_O~zv zY-}9ayVug#I1`_UCBrk(ktAA%8B5~`;!aM@S{kQagFb(!tvBQfJ3EI^rGlQYV|R<) zhP+p(-cjv4;&g;ZCeVIOOb<6rBlFQ{JUTUc;6EYvQRF@npFNPO&Zyjoio{1|4#cLC z(Zs3g#GRJL{uca_vB@aX;)!T%YGh(|GMkZ%s zD2K&VB_`Eq^$&zRN5j23jL}4l+IC%BbPk@9DauCu$SkDSWHA?BoiYfF!*NMmROoh^kdU7gA{DvZt={&=` zZ22{U(iTaK@DaE=`nIWq-_)Qp8@X*Jk*6ccMQMw~^Yq0zsq?prdC6_D_*@=OEr>_k z(#nm@S6JQ6DTNp!EW?4cf^asrI0mE3S4!nIom>H4Q_*BBPa|EBnK&O?Jf3H;Rva%| ze0n01n3>7bJ>_J&Tm@G`u@sLy3XMc3CT5{==5ke2ZPCcg>97jr!5zcYYgCz0$TWyn zx!6*8HfO+BC{LR+R50qu^yFl=J|Tk?qSG#zz1qni9`v|F9{*D5Y%cfS-AgC#+MA`( z%C4ae()tQFqpByTvUPj*I_yP@JLvNFA6*)iEfC1kYmX#O$CJ~fXJ*c$QJOFb-x)of zFWr{wse24_k?3BN(aFqg7SnCRm}$%8^BR<~NR~EKk7IL>NBZ(I!whF~B0833(4gU{ zBHGlOEUeY4n~h^C-F7k&#WY+r(l{~^!%aSZMtmb&G=0tzTNIPOM^QvvTl&Q58*!rYcaEsmRncpS@^=JBsPlyjIRcq;sdM!>e%b%qZY8 zETR^)FEG~@9vc}87gBd~2!Xb5*cCIpIY>PsY1|+W4}WYXe{+|IN2nlwEQE<|W+V}d zFJG%zybZ7MV^djX(+V`t)XeDVsmbW1-{)GILo5Dbo0^;Kj!wk!4lr|ny4b+aPQ{X0 z`ge`Y94mJ(Z(wOFkTI4*S-n()lqVT4ks|TN zoIP8Ll@3=26q8BL%9SNA(bnXAGqXrarfZyx&Wz)|d6wy}EXYbPy)@EX{b#o9iqk8_ zrExqm(a5#rZ|WNp$>}V$G(}=d-DM)Sjm(76kmoDL+&qe6kZ0C5m6L4-swyL}R9rqW zGmtd$r3e$#(^*E-ip$wZz#(kqbM$+@dVZaFGD96)~iGl1Jf8VXBjRQBo7uHVzM|KNK9i&aXQ=h zv_MwbUh@}Bo_ltqAU2)dZhCMIV%gZT46{7P1+|TqMz`CWvB)x?p0KYkL>#R;9Tb0zqM{J~|h;cH04 zeoQ;A5F4A@-J5-8u0V4yN~N;n&rJO*rK_zk8ap{YJe>%SL`KG!)16auN-vejg0^6{ zvw3$L-LI4}Ls&O_XSQ|5#T#>Y0&CeOvd&i)&oG*tUny0`#%ET{2gj!7!sC%;4UKdK zJ24#@4G%{qB2(EG02Ob#$x-?WA=BHzrSYK>s5)#Yl z#PbTzGr(+;_>yF$?QT@XhR-Wjyl}Od%;a4Cze0tgW@5VsI9%bQxX%9(|tBvKeGw-?~^` za=vFlS35I3a%a{DPc_-5uDZ%1avGkxraU}}X{O1r^1WL=;wawLHD>xWF7=*gYHlW( z^`XzBMgogjttY}Aph1otqI|zY;xPUWw$qe%>NO2EfrT;>&`Q@$ont?m#H79VlNL@bIWgpI{cC zih`c$DLsc6wjlr1ykPbUdeLT9WXnXXmf%3BKN#+94fpOTNR|v@XR7CUUZ18XtKwvO zTbdW!KR%HQQ2qg z9}47v3I8cWmsAv`ZFqKu#;F-5{FlMU7BqglTpTm{{8T>#Tmrq?9H={i6z9AAHG0ve zU0PA9RJ8j-*lqaUEU)H9YMZ+^=nEF7ZHh;)dvNKLHqjN#>nF$x*8sUM@~|CodRIag zThWb*)*2dluoN#A$Gew^;gM;n`f2#ly39l*5i@LUu%evPR&1>-cjF?i!nx=EB(iWm znHDkSrN-yu>90x(rn0#_LH+Be;z(^r0!7wTRbHO6P5JyIytKwj&uSdYv5Tv2>GVq( zB2vK9EG%e)XsjT`DI+0S-1-YP-gfDC3twLKDfxBSPhFTsG{4q z6afT_&l=Wt=dh5G&UP}6ojkBzThj0uTtPf&ek_(OqFG+dK1FH^`G*Sin@r>*hVPP# z6C6Fu)SdW7Jnaowk!)yLJncg_W>`p(gN@pa7Ce$m5iE7+mU-Wr93rL&Y?-E#iXpT` zX0c^Vq2-*GuR?Bf_O$M8a}>`--QRBMl(yEE7HndseMwZ1`fAQZkG;^AL*LrczAXB^ z_PxuX7rP4<{zl!TEZCcYc6eyynKmY(6Zn=q+Q^e_kv;9Z zn@1hZwo|dO7$>JaFZp(JD1qhhNX>-LPR-25`Nt%qHu|te`MmS$a<@gNu<1f)7!%oH z3d7D|&@&JU_XaW12hbZB4ATanp1#llGQgk3+wzGipO z?;P^*xU>q}DX;>VJ?|e>*bW9=-TlE(xIfhG89+7~6knf;Bsgj3RXcg+ycEK;V`(tt z?1fxnBgod)rZ&tgs@w)bZbhQh-Y(O_cVN@SMGUC!bNXR}V}0&!t@NqMQ)tSc+hH)8 zH0#uEcDe|rO>L?oz%p9yG?CEj40S8B2`V$cug4Qs-YsDMc#*62esIVa>>mgZ_5}w6 zWJnJt@iIjja|XExH>R1a65x`>{Ex0N)R)QsgtqrXe@G)zABE3Q&;?HYf$eP!v+v8+QWBv<4693_JmdUz@@lfZD#C- z;J^K=irox4+6Q;%m4AMm;@tjTOQ$pB#17n`+l!5gn_Bj&$UJm3HScXwwv`3^A30jbL+bqz?}_&+H5I!k;W$rqG-A?Z-S)H7i2IU@Oel0PK*2POZI z)a#UbLsIWisn0L<^-BT26bMOyW70ssG%#2a^hiOU6zq{g17)Ej@?db2#I9iLW@hqB zCciAXDorAyteZ*un5nbWbf{c9RAK5|ZCXr}J7lRH2Tm!pB|s(eGO4>#!@*4CU|D9` zm*QG-JClZ(=^mVnQYj5BMthklAW4BTlfM#7OtSfkRBx6gzZs=$61S3!?CQebU)9zqugY#l6F;@I#Ma74wI>)L~5!rDSVl!LuLw+ zN_&u*TxOE`V5P}bW!g!!$hSn6LuON72{ttbBs19~OZ~Em(zcW^X}$!`L%X|^kQ*TS z?IijY$%@-i+?rJ_unjWNLpSiCTeI2J4l!1l+94EllMdP0AqP9u%nr4%L#^!4Zg!}R z9ooYVwX;Ly>r@|Z!ktefp6{9(nSSryqI#V^2Q)H1e0sQVBK% zudOrJ)?IIxYwP9O^-`UwuEAld+k)Q>&2pVZu5&>B`t5T44!M4pTyK}_9rC&+X}!GO zA#ZR<8)-vvQ^R(L46>~VwmPKkl3j9m?ChwM9UWw-IEMmgIB2iyyHUSuRAp7|w>6oq z9p=%8%#S>8Znitx8|}@Fj%JI!b)Vh7Z#T9!mpkfMhXWGtsA4;AW@dAH9oyHy_TS9B zh&8oVvyLsS8wsZU^=$ukwx43#tJwbQ2&YsE)x#-6)$l>2OHzBa8g~?TGEzf0jamjm z=w>P}*;UV6c4XI9&DuaO-(JrGgaLFva-noC4j8oqmLQHK*{g^@-67}2JMiDY;+(pU zC4pT6Z0}~aZyW2}&gCz|At|o)taAfv-NX)VX5CxaA>f(!)v${an6$jU_gX>w}2G+cZ zwQpv97S?wo>${1p)(6JY{3a+czmD#%qq};=+KRwrZ8Net$g_cIc}ci7v;EtcOSSn% zZu68?VY8zGF&h(ke*@P*Zr@1uES2L8ipAm^SsW!Ichs^D62xB1>~(Da^=vQ%?{1!IU$mW`1n?qG>cms27Vuv=f;caYg2YJ9oc*W6r z%^l}O&Leo0%H8#>dlyRHkCML;c`5!S$td}b>lb0Ey%qpD(snBUTH?8$xa;l+A-)~l zI;+_Uq9#8BfxJ_2J7|FQxxq8d6obOr#a-MCDPX$&HwufdW1%MU(i(QuDr6&F2#c&p zv<{N&I;ss^Z@ME3aLINk9-h3xP>;B9WLb$!BehbEqUs<8ba!$9{z`rxsA4?DPdKPA zrIO!{yUr8`@PZVSN}eJ05!XK4ncBBfouI-r>)hDX-oW;4X9p>viThsr^}OcEouELh zjFJUcSqj@K770xTusTcSLlttT!lVR4pM55VBb4{8Vr|4{h{^Yq$wS~{ z>SOGl64r;<5-*bjrE;J`4y=~DDUW@0t{4lHv(8m)KjqPZ{!T)lYDQ0nyKW5bC=Q;6 zYF94rS|jhO0Z*Jc(ptirR#Rm($xSsf+GJVYRfVKB#yUz_YbBMl8Dk9elR56rP*!TD z@B*UXnfA-zIgkHqA;vr(V{$>HKuW@+bhn?_j}qBY&Wdc*3LBwQmOEC-?T}V(g0y9< z6Ng7opYuBY917sTD%}4g7!L-a1@6c3%g_T?(HJ)lP0gUQm+NRoK1V~0 z;rJXjgCiS`;%o~VHh%-ZlR$n7^4}O?7=qxqu^XpYZTXce3+%=OTU%FG4^$^BqnH}I z3#WsywXDYOW@V*oN?484tsvJpJ6YM*s+)o90di>>v!Di+Z7sbOH(oWViG^O4h(E&OTOFRk{{9{UTH6VKs{ZR(4$}&egz3oZ~QOP~{U+`Glmh zn@X)9A7u4AH^K!l?x^3np%FJnSlPDH8*p<}Wq4fV<${7-43~?QtzWZ&)wrNeQ|X&f zNuiFC1a&xPmr$q11$C69E;Xr}m8~mX4=Nv$V2v8rA?3#I@{3Gey+UReH05^2lSJJu z>rpl?s9e3KmRVe?$}XsUYiTQDf~dJY$dq|}^qT(Dyd2MI{XVQXP z0?$<&DdZk<+I6Tc9+-vuya(#=ygWgX7oPb9vhYLZC5w?3cotNWypV9` z8Yt)`3CTCSswa3M7`MC^oE0i~ICr)#@=QYRf@kt1JXVS%lpy&A>mr${;JT6Hv(yD={@)syuj*6`2M_d38b4s!B8kT{zT++62}G zKU73T2{x^1V>R79tp3)Gkg&T~P<10O+Zr5Y)va>I^RdFY8w`nxb;C)xrg&~vl6=sV zniPh|=(0UkPFCYniwRHF0tXJs%hadpmFCUd4`JqoOK|GoZKB5FI zcv4ql@L*TAy$0Pf9`C9vsea)hueyZaw6N;!{HB#vZ{#<-S@mXq)5fYB_{|YLZ1zr{0CwSpWlRo`553&k9* zDX)b!dYo+i+Usg?<7Vrdu7l}%V5pW-^zJ>}KHHh4NA-jrcmns99-pXaJv})6>^kD3 zTC4}9!)r>9T622_SnZzrUBDSIZ`iV_fz|Y&lzH=x2@J*HJx5uYy%fhe^&Dg6<>kZ> z^~<_u8%_s<_wpv!5AUVs)Z#})<5~Dc1!0&4;dW;J9#(hjdU%T;rE}{#G%|isI?S&Y z3g%0cLh-9kg6R_xLrn_RILxMq82Dj%^_BBAy%3{vT_v+%mZhv@9V&h=#NaihmzqJM z>Qz0e7nO*b)0$qjJ?!lk-rK9TExpujQLXG%P1g(4QFXBNq6C|%Ry>?cjAMAr(o2oW3dmoB`H+p?)FO112MT|bGGGrFaMTwXIt6Q}m zV~0M{f^&wbRq*GUKIG0jseZBsQ3af=j;-H_8|2Qj2&lbG0J-CIIvf@&9MTeiRhujK z09h3SvtLT40oA;LK2ZdL0nyq7L_@>^stqw=Ca7RB?qdOJh^QC5R<5}245S4pW2%>T=LPs!|XB{}{ z@`%iKGdw+oR8a?Ed0r@kkcV0u%V4i?5{&UnEaojV*uSo_yaMHpsZ(>gL^sFKH*G*` zGpO4pwu7%(CWI+`wCItwhXG zJnzr*ITQ>ka&7fJtqp+kg{fYs{-9;Dm5+ zC4{$N7H!o{WjEnwh^;PPMKMR%`Wvs?ikqXXg2sN9qwsm|07s9rDl&`Z7*4?B_4F8g zUb(?sx^e^kl^cxPlpFLS%FQ1221ej+d`wg{c1(B+JMIvre7sq`X;E)l)tlYwO`CeN zN4;rRZ}zG;q6jRImU>P%cBxnhy&NtM;405QJEP<103C65C!Szx( zCie*jJ07!MDwVF7t7@z2>aVZI{I9)Mve!xbub1}Qc`++W!*Ix}Qngnz!_1#_e6tj| zQ96E$G}I`~HB0LilaZL~F;R`O*ofPW;8F_HQL%x`eh1FIydu}vV}2Vmep2@?J>7a} zTECvj2T|hNr5Y$(U*ABY)=Tm2l9@`l7F=sZ;d6K6F0)R$VuDsTZD|7XIw{mdMTnS< zHvOlL^e=lgNSU9_HCCADoi$mNyrZO$1^&c$9zHB{5@F@ zb1+p>wW;A|2VNL_=CeT6y+b6JuC3ssUUYWudI4iB3;rgi!u0;pgf}NDOw%QFcJ8c7 z%){5NsOMl3J)Mn9?Uk}!)R1c$Qij<0HZw_cSanUi+7Pl zoRCY)Wi;oyic==Tu}OTg8K%Qz>F8UQ7b^?K{|^q##dpr?*}|!1LmAhS6?{}~hPT+i zDM#coH(X2WbLe*Y`#=QzBEO^yPi{IqIwSYnc)nIImB-D9pnJG3zbc26GiL>u;%&rh z0G{@pel~ugL}vLgfJo&@c^w7b69_R7#tGI64b{OLMH~WtT?QW2F~XttgY+dBb9o#_ zpjMe!fA6FTCE1Bht+&%WpXXGL_(;2yKt?gKAL)VGC zXXJkO&w1{tGjeZ{wo4sfjdz{Lum8t(7Vm-$z2CXiU;T|s?i)bMH<)8j8~jE_w(?F0+*O=_4seOe)a7R zF8|NKFaCnr`zLokboou}cb@BbeuwwUum9tUh5z019J9n<`pX}cO7C)&ecKqnecsa4 ze$KMJ*&Asne}+=aKg%rl559VNEBoeUC;QUno7jK5>|w87Zem*w$sN+p@^g}<^1>H> z$!;h=CtJ#Jcc!}hoXH|zU^_ORyJGp^fbr;HcN!#)#c2xe2X;;HJd6#)t*|*un`sZu9U%IsLE+uvA z){@uGFv@xBw!L2Uz5}sO^4N}T4#X<=@45Vg4rU=*5At7l;eF55d#ia~H}?K?%bDjD zsaHX2`P>fgs^=CU_ZG-acXkesd)Zd5rRAGHD(xuwDBD$kZe92K?ilCtsNk>$9Lmq_ z@|rHR-?H&sr>o?`I8R^ooW;BFQmgmZKkQ$);!xtG9nYLAd+euwt74eD7hYnFY^1hP zUBXsoFB`A+Uhlnd`NaA4-qMd*ycfI3@}!St{8n!>Qf@!L*Q<}0?zDJ;;Vkchz1`pu zd*nHGQ~WEh{z$GdzlNnLH&tv=}@+4Ozh`ilp>KjrpSu%sQOf2-o}5;=bVvY+Q<7Jl(ZUto{m zUiNuS&q$9@zR!t#tEeO|NEa(EmRxMVrR>7G=Q>=Jr<(V==i0dp4_`ik}<7f7OcArX0J`MFiyiZwc1(uIyMl)qHk{rV3T4`MrN&w=n!idFoG>RSAT zjlFf=JI3V`e~BCiE|2c&xGbNqK+UL>lsas_VaK@TL@XA#JX*Om@J#H)iLG0yOepV) z?vAbO{--XVVXDQjGz{>Qj9Jd2d@bHM@}i46*7yr+nEdUHy&HYfiP*Trb3A-`w4vj& zbiT0sRzG3Puk?w``Oz4Gu9_FVK91=+-Y%gfDxg&|Yg#24_lve-H$dle()i)a?G5Ff zbWi*V-Va!9{R+z^TiZu6(^!PAYaJ@N{@3~Y#+AjklJ2#?Vzt!LYWWt+rx<)1>#E~> zEu9))XsD&7`%FBIILn2}cj+OXo+Hq{@k^CgfT=)@*UF`h)840uegkf_evr#Q)U<3O ztLert8~#egkAji*cS6AJC_E}ZytrhTxn>XGN6#K~Q9S+dHi%(~1p6R_Lh{OG#KpUYJwH3_W8X!ms9qa-Z2-jvmK1uJkxhPMcqwU<~8L_l@7* zW$`Nfftr#96VD8D&g>!lYF?#C`pX0+PR>er3 zcLjc+lg7wR)yV}OZu}nB@hZ>BYth1sHpWsY=Ed(3{P0Y~y+O^R8&N*|emg^2590jz zeKbQ_AL9D)do)AZVZ;sK_puCVA;b;h_i_A;zJ!-O>?nSpz>oYbkip-MBkj%jJ%*p^ z392q{K^)BqeiA<;?-PiN;P*TD5%1eG@E$=L)v3qv)0ADeG`{sj2WUncP6Uh|ovrM~ zz~dx-Pw04+=j4^C>|&t51HUKnW4F|wle(1>^osGMsyk{Ko5b%^_^smpD+_Nk-(d9q zY%))Smd1LY#!sn3*?DA=71KR@eg^@Q#ZSHGAvyz+H;JD*#-n(Oqs#Qzl`C{Vho7V6 zNX#4a;i$?4eW}WE<|)4Q2z|r4m~aA-7$00QMG})EBUt5pcUA2gR)z%?WpbIR++1E# zURsV%LCRN^SCp?Vt1Pc7J0q99OD?-tE_=6Jc2+KXk6d=2T=rhM{C>IoeRBExN^O)8OxdO-(v0>A(2dD5iawbru+d8)Ri`+5y*#r=8>OpX0^4SWLk z+cfaKxUbc~)QIAhaEkvI4DbcOn>6V^Ho#_hrZ#Hin_a9s}J$N z^5MF>uYGw?!+)*IL+cO2{|WgAkf(Y*fqLMoJAJn7J*D@Ryw`lc>3#4Fcim`zMcrxF z>ID9}SHG429prz*{I65<_e9-kFgt;twvD|Seyp}NBzvaz?rP^r`Jce=YU@dDr+Rhb z##Q&Wv!(ATxzGGw)BPx&a2@;OKl#%?d-=~#Anj_)qHQ}mke~M&wjJ8MUC8@dwp-e~ zY0!Nw^QL}Dz0f2Y%m14ApjLmS&$rr^TgVgNcxE z5e=<~?WIlA%1QBBm}t~8qWf%g zg{BdnYKKB;j4~Nv90wYop288+`z*Ab7lE+}>=lK97EKQH!#mxeoV)2gio{QmZaAwqbS!#@o zC|Zo!xfTFPR4TohIJRTPNp1X)CG6xzDJQ39EhI@4`+bjIwNfMx%-~MkHYw9s8v9|^ z{$y+tr$#lx6~!*u2bz=(J#%1W|{P zX=mf;966p2O^LEa@0yLy>d(AV_Yu{htC2Q!<4)`inHRw}ob6m!4HrUEj|3}-qb+VY z0VR`coU3}cV}71RD<xu1JSII1Wp@o-)I*CITmnt|vl@e#JCa@WJuG0exP=dtJak9;vS~;=6 z%r-s}TXBZAQ92Kv4)9rd)|t*6D8i}J%Z7}A&SYgJ1;dPoDJ);om32(6yy9eICs)`6 zobAdN*QuFC+DCf@g%upHLV>BASG3YDGPTk95?8?xs1c`T#;zLU!h6abjkCU0)Yt@) zuS`ke9FFCg01VVYnc+OIqMHF7t2~DX7R{Uvxd~6t;IS(bPezh4!yzeY{Ahdj+?F8> z+r+6@yfO7eR5SsnUm8^-HhW$=r7e;e;UnMCGV9B1-YZF&JIGQYx=$ z91E~q1JRk2u{@1*L1yB7Y;k(FUKyE)mksC4V_Wu_Jl#`H0hg=bN+_1%kw>B2=UuC* zHk|o!I;=vO?X9NT#uAaqXxgcwsS25nXLAO8h4QpHLj|LbV2&zVpO8Tc(P_U{}RJK4MORudQAV_*eNJ)M(bhac&xANTsN{(tK>{(Q$cgNCRGjGPyl>(fkVObR znWjB3F_AWZ8gDHM6pJX9l1otqNtuXg$eiOXqdv(5UTzeo2uD>kDVnN4U8W*aIOzpb zWQ}k~F`b%MxJ*Pkx4b&M3ir;80xrWMYC-z~b8X?Vkue+tndQM&Q`$L%pmT~{F~ggK zR5w&O4}Z*X*z6K`gbMP( zb7)byr{*TRqZ2q}Ixm;msaP^g|E`glV-?y~D#!&grZegC3rSc7XU~ymvooHUPDD;c zvb4)0(MBO}V=@buhGv_LWSL7&M~#nXvABwwYq&&xMAC2yd8!79L|cp>{gkcvQ&>}3 zMAjhiCNgh+xw~MMor*<|*qP0mhG{%mJWbQQ2ss~1)cjIobme?9966R-zI1$b#!sA9 zmYF=&AmvHMgi0jdn6qa~vC`q{fMPPqS-G<0RmebMk(5l`I2oN8Z_GN~l?7SprI$vU ztN+ZFU2%G)xHOJOCK|bx{Jnf*A~~JqF(5@^OWkE6wqYF%8uEO_n43pY4D!s{rgE~) zKviV~mWskFvev8B!D{_X7SBGPskzAp|7Uq!|tVJ*8^Ey;E zI`jxxMkYDs&ixFNn>3ZW1kYG3(&bpaz(y^T%|si}=AS+iaAuiENGX`fJw@I&!NKO5 zo=#$b7>O^b2=(GB=jCSargWb;N-ECyem69`rq0pV#))^OX%;5=4GEZckuPmNnG&#Rgs*a7% zte6juP0fYJBg+~Z=?ZoNr;CS&BNLISY;O&UH{Imu)Qag#yli93>j!lTrxxdv!yBs-63gkt^9s*1z-*HE!e@n=kxXV1ImKsJs$yi!WJYPtR^EfOg`#F+yBe;V zF(cCTn%Iq&!DLw`utFZ4G9GT0H@FOHd#=phkbO1v6116!;;SUyS*}!3OpS))3A{aC zDSq+DRCvYvGFpVZV$OGJJeG_OPe&5Vd6ZQ?qgswkf`e^1GP9gf4lRXTb|-+>t;#d# zGQ0ph`aGd!GswQab+NkSe9wZec4m6y&a4lfYO+mTb(KZrG(2@pd6+)2oD3`9yX7N} z;$2;1rcdKiZDF! zdF?>?+JJ{g)v2+Veu_K?+hWDA1=GJN%*9?oFWStCDw&AYA{hwv2gALs;odz3l-ll0 zVrQ!7>90d|+|!d)aWcIv&5Layb~Mj-6_;HG25Qt`&=)?^8+P@DUA^IEd`GT%eqM@T zHf0gzO7YQqL^v4IPekXJFuyqb#IRiQDo2VHgJvrp8FkVydtuN`BZb1=cH~G-V`L=A zI8R(iPAcKjb-43IApAu?0JQ{RR5p zV#&jziaIv>{8T>#EKV3suQmtnV@K#J^7kSu@IK3+&OYx0L%A$ICuoN#A$Gew^;gM;n z`f2#ly39l*5sMb-_4y@T!;#KZASt{)>Ktqp0iE){3E=y#!Am>9LuqbbB}cTr3@1E zT$WXaicQ3N!00zg4;zSo$X{CJ9!MxCX#gaud%Na;*A^%XJev^rOBvEj)or#=w z?ZP+WX>Y)a)89tR;$g{IES8u&6*26rQIPm5rLDE4rB(k?W6|_&`YEDf>04Xcm##VF z-)rBy4Em6=Y`pNN1;e&+`Lk9C(%$-IG}9t(p?#{6qQIxxjAXo9Dn=pk5JwOEoOW44 z3l4=$1*Az|@WXgE%B89y@A1SV89df^o0(f!Ryp+vcV(5;a-;qh#ctj4Efxiu&>!2^gD+< zJT9%mb_%ROKm2e|VLKRfb@vBD;r>v!X8_q~P<(wVlHjDBSMB7P^HK z;Mm>V-nzSGcWY}?8|D>NZUZ5=B2nr=W_tJz>~Xk=0o8p@KWuQU&)uz+J~ep?P5E;> z3`Ub?okAut>!yNfQ=6&?u#A>FJxKLBL*2@3f=cc8^?1U{y9LZ2FJ_{>9~|-p`v<~< zeZj#18PbCZxm4j`k3em41Oq;8roy)VK*;Cr@eF7&14nvQW2;3;i|z&nf!n9Ghx+D2 zqnDCA;Oq-J-63CpUl^MW40^&r-*Nm2_zqA(z<4CTDjp&v8w{qK zC^XR5rInEv7I`68kGtcdgP>d&ta&M?#I!3&`z>*6A|1@&Q2s_!>6&K?8rEFEJ4gL=1|7Mw3#e@UL2#3EeKuNTol{Q z&Lr`MaU83yqZ}RMFnsVyHI=Xu$s`>yn0DE(*G5T956cGFWPr^ExP&!=A05}FTqTC| zQUhFOfXg|3hf0pq1NHK(;^}m>jdHCrq*w5CI{HPqDh%nX4R9sLzh6bip>dQSor9`e zO8OJ(X2&93O=WBir>A3XlxvNFe-%$3R+CwkA-$TX(@|o|Rc%PG;pr|lnbjE5*Banj z16;@H=@=sAs$*Mq<$a?8wi@7@4Dihcc!wdsod&qk0NV|43zyHTipN?E>1{lnj?+-C zHbeSe1N~k@`hElbena|gJe~IaR<7F&=`I7k%aHCdz}*J8#{l;k;KK$uWPpzt;Nu4P zEe8060Uj~vH)2R1Gw3&FNRRP!+Rk3NVuthyo=#iOE7yb}eVV6lQ9i~QAL-I% zL%PhqBGTy?Iuris=}qkOB0YpQ$An$)_34Yd;3ql#>6B#^_-zLG?J2mG^Se7upEX+f zWr^uw*#Mgiu$leU=2RAt7wx?UW^xJpE?{atsZWrR{_{;*eDnu8{8IKyq!T{Xc^QZG zeNl&x{z8Xe#$FKk`#63X`;ZPF{f7>}oE_GsqyNyQuVUMD>F7Un=@slJnoaRd4E>2N zeKmVUmyZ5KmtM(!PnVAVLYKaV&FRw7U+B`Sm{XUI{z8{t%{J=N(O>A&YuL{<2OgLh z`VU?DTK50w($Syj(rek{y7W3jx)H87q^~o;>kaS*1H91yUuS?f8Q{$ZxWNElZ-BQL z;2R9E#Q<+Lz}wiv!XB@}|4i&gL;8(uQj;zrUBy4o@vR1YEAt9`N|%^5h5sVQzsZ1q z6I(6tDP3YWv7c?gjkqNC4)!-X_#Spn2fvd&t%J|759r``vAcBez3hk%em6UygU_-X zb?|%GDjj?u`xiRfHznVD*n}jqsb9S%;7Drw-o;zm@$}oz|Z* zKGoqH;Rt&{hmY~94&MlmvWIo}7{BW9jqph}t;5H7R)=qd?_fAfDRr3`#sF^phq#-@Y{z9bF(ViwYXGou8Uli$UdHTE| zeV(00I*qr8zE(D~1AqyaikV;u@J+a8f}LjglA!1L_; z;71qbzgFJC5~97Q{%EayGy9ZCC!DqNCs|SlKg7H`_(N>94*od%{u-iGuC?-G?DIPK z0XD0HpJZMg{1LW62Y;CTt>*l@weq9vlREej7S_QZV_S9bN7?^ctx7}s{5Jc%4*nE- zyAJ*|^XTBmS+x#+g8j|n!zK8AkbPPQKgcF@@Nco*I{0DsvsGGoKEXb(gMWv87>+~! z(1BmAT+V_5zMI3Vm{q_Z=Wqr4DaOx)-^tZ4f&oq%;3EcjuL0g*W`Iu_;6n!3YJk5-h7%X@ zf64&gZGeLY_+K;!qY?er4Dj0w@G%2?n*rWtfL9yfUo1Ydb9?-m0sg1~ezyi*3;8At z@KFQoG{74S@Q*ZytdYJi8sLu@;Bf=oW`Ju9@IQg4dJ+F`7~s1NaF+pYFu=d0${{Y| z_frG>4+i*K2Kc-Ie$D`Y(f~hdfIn=2-*15LHNd9~@LLV=Ap_iQfOi_;%?7v>9Wh0b znYPJqVc)}emf)QnZeza`u$99tY(|G4V!H%PZm~^1&I0J47WwUDccH%{n3~mXa*REr zSgW0#@{~v-?DT3jJ+tRKNsG+(c!JOfR>u=6tgX+K{@0WsE`tAD1rQSai~&~17ZgqD8u1YG z+7+@x#h}E;YZZ4%c;W>NCvBn-u$RIqi9JQ(w8WmHuuEbui}+V51RnKA#D|7E1aA`| z4NoZELSaH;yC?+zW(tAF)88cV@mj^(BtEXJn34GSh(hvH3SA=fQ#dKHqZB43Hca7! z#HIvXPT{P?+9@28`1zF;b0YnS#O|f|ki;IM5bzTS<&)?aD7=Fy@`1jO(vdIck9;_P zz|`*(Uv3Y;+#cZn3dMup&nN`{Hw0V-gH!x^3W2|a!qXCa7NI<;)Kij|{HtPK;^W>5 zuf%A)Kzee0q2DNAd7Z?@Da2r88>Iv9puh`I2t1w+ya~d4i?Ao`OXE$luZ(a@i-b32 zN=U=c3Z!#>NT+M(ojhPWi5ae)Q4!K02-nWHiEvJYXGD0f2$Lctqv6_lj|k6-FfPJ* z5hfTrfm?a4(9b5UI|Y$2+v52Nac4*j6{cs-KegL0zudz5mP-z%{%5qwr+U#9Rr ziM>c6_?;KwAB*s15xyeA3nDy0;qe0Xe238UZlR}B=-DCkJRtPkFZ4Vp^z0ORx`m!7 zU#_Q1=y_D=d7DAc`?KizcA=+7Vz&$VxgIE|QG!uU*{qP#vJ^au+* zP6$0BLXTmg$B58lROk^EdW;D@P6|E7g&r}X2g>Og${+Ic@yOKFGYR;B%snZb7hXlE#VpTtm zP9gj(Ng;^mDTJThO(FC=L*a*EKMGM!C^BA7a1|!Q&mN-CgFmDn8cj2WA7#9~qOg)+ zG{Q9$eo~otAiRwN9|7C>JlZsb74KB|>?9|^wet@cvm%s98G^s6%u8&!Q|Xsd@h=HH zw4)sFya7**|0AWpAbL9xseR`7f2zc%;Qzs++0Iu)_$?8BM}&VV!taXk??gy1!Eh0O zx_1762W;m*itvYq{8hbvEb>?3e-`))ieAKT2clB){oJ7MuM~V4gHvw*dZizs_Lh>>z~2+_B?13Lz?TL5hJeeVD&<#6A?P;>xIw@> z1iVYY<3#s6LLc;_9DZED066@FfYGmV_(=iZE#OZH_-z9Iw1Cmya{Q+Rd`7@e3mE+` zPydX7lLG!-0i!?W>CXrl{W6C?E8w#N{+xj00{%S#&kGpFo*+HZZ*zJWgTttI9KJ=s zsCOLRDPYt;4qqqWuL>AO<@Bg`JpBd%pBL~J0i(Y0^jigtdd6WGpVOnBad@kMUlFiX zz^HdT{YC+!{&CnMVAMknZxb+_g~OW!jC#r8MggOKa(J_Ve<0uu0!BUM=}iJgedX}Y z0!BUMFr0|Xk9x}C>jjMZ%Hf*?jC#u9?E+ToDayHq%HyMOLJHw09R8RxewIHW;?Z7K zQu?E!9zP=5fsdoV5b+%pBAza4XE{FL27*DigF?XVJYC}RUKAe?@d$W(&FOyIKnFM@ z9pX9NW6E;`@!!b#i2RVw<%52mB0fYR@;yNz@VWhvjw-}t;NMRn;72KheyB1W|2YbQ z|Ds5Lg+kzeSHPD<$eOT1uPKtmk~n-Y6P;mASRI#)3?m#@@345e2}i$&aUyzn4rvoO zBYSK*d^|MdXgz|x=0<(=5igyi&YH5~hTV>^qvc4<8%tpqP3^({lS`s@A@8<6<)iII z29T#1jw6u?d{{F!9cv07?=#B22V2lgVg0XX&R~PWr~*ABLCDxTHG^H&>9BPEf#SHr zYcx7Mdos+AbxVGooZFC(N1))X0Hi*P_hX!&A-e zV5B#wo=-L;Ehli$xk#rrF_hw9P$x@1Ml3C_be(gjYAuqcrk=Dg8)R0qNmsO4>Q@R! zDQc>~(fQcuJO_D^k)hh`=>_YskH%*7o|?kPj*e+YF?e-$cPJP!iv(#oyPG`&tyDV) z9DDnx_zqK|{sw6iu#~FlgpMT=wx5h9!#Dylrg7{v?iuto^Gst`-5go-w-q=NL#*?{0$iX3V$u{p%K6)XMQq2nXjKqmx(L_L( zDk8&JAB`o};bbbW=2i`lk?Gl~WRVOU?HUFJ<~?(IlJ`P%m?3P!QXP=8kelf%O3>IG zr={zg6-J(%R&WjnF9k?A6`k;mb0ps8>}^hK+8iyk8&#?=fzK!`^_4#}7U$Vc)l)B( zqlLZ)%D_|CR%F9U@87bBn2y-2Zr|m?H%cj0((zj8FpqTkG9YGFBptCCJ6jtWE;jRe z^YB()SXpNgrTLFe4u_M`dGg!Dym}X%n;BocceE+@%tc>mIa7lkt2NZ!8}2+EI9;eOhM3NMWB)#jp$;2mhe79q8%T#Siem*HfXni-~4cFu%1JK{6B8Icgf$yE$P%c+t0 zX$mKzQw&FEjZDVb7!Frt;qb_OBpjbjV6drdHIArAG%_3u6I%Rqs{z)56A69tL;_|R zoe0d4b*Nk1OWmBlmhL5W_^~MPeSx+oLzQo)=3#gO8{*-^XwR^U+J=EokAY>ggLsOb z7AJHQ`{eA*BL6lTcIm}v!zdivG<*75X&ZueH-?+T=<0mlIfp|T7xH6LVsNWe*1QqX z4`THlfl!Bc?)vOBU73oMu5&x7JUTuSUsSg>eVnH>oT8jX*M;G%DrIZBt`2UWlaXZf zROIxcRa!IX!!f~oGBR`LB4$f^F*;hw=CL>qMju5drZIL)x?+yqgp4L!k3H1qu#*GM z!`R_L`i2aJN^!o-s2I5GN)D*-qqH_M zmn#+JcYUq2b=}?|IeFivfr8o{3D*v5K7Q6^m~2i1Bb4f$?*^@{}@EkV8w zrc-zp8uk{YO5%`-8PxC0nrC*h3<_j)-Hdqf?JzbE<~!F$6P^JyJUY>`2-2ccmee%r zRG32PO<*P|`8X<5bC404Dx$W2XGPLB7kz2NYxu3I1Mhnxac&EJ9n1GvK@O~^Fmw*a zWTSKIiFIwPk+fL1*R#&%TL!F5ZK6>SN2XFW@X1l6M$Gi`%!HvYOaq3Y596CeolL~T zO`53?tLU`~8l2->bbKD2jYUCY@!TxKt|IE1(0PJ9T!hkXkNOWO6fUr znl#gFQ0~04&qQU{Dl<*ad@{8zY0q6*bIeF>d@3rA+V~t<6t(gBsW@W8V_y#9qC7k8 z!J5zF70%uG9G-)+m^y%FPyg7M$4~Uw>5tvH#44h?7+d3f#xgXOX%G2)5NaqddPJI; z42Q#x_V5wijC~jngW=u7ZLKYB(Y-)8zB?Qq7&wZdT)`B3K;an*cFz<|<7g`;AII)U za(Xg0f_<%~?!*IPG7y*x;vu78LG=vKO@YBu$Va0im`Rv=TOheaYCMmCx+vW-Sm3&2 z4>sgI5t|Gomz2ApPcEGt!cQavcN8Uk^P==E%}Y~!Wc*I#9GN;@WY((T1pUNBk@TwQ zBNGV{eMxHLA-ZTaY-;w2|J0;hmN!Y% z#uhi(nrY-f11T;;>J5;-736JZ3ZbA8p(2!?P3Gy^jQvI`vx3HsA~Rk0lir~ySZNag z*`!KG{7s$5HS|V{K9ed=BSu!YNtJZ^AVYPMj2&vG;?5w4zR%B(uqbB+N`0kEf0>tM z0MWV!-AcyCl~$VD%$(xLmeSImHD!0!6ihv5&Zl{A)|9raDJ@x3?AcNrS#99RY6C}B z8)P*BEO0y&UgGKiBIS!3bc4OLwljsMul)v(*EH~pEnNYxa8vD2p4Yb=FXQ8qW{x5| zlHs+jQkx7a;Du2t8F6!g&y>)RvMt_8E<-Yqo6q2f`*i5Hjm1_(djYi4pFZHOZV`!GbaV7LG}@w#|&wp7FM| zvA4BpEY3<&5G!3%*1JlsC|xVn%NwMP(sj~isX^K%StYp&bdqc`W6|3dGrp<97tEz) z<*O=ISFWk5u31}KSHEukhK<*4+T3vcmK!Wvx7}#H>E<0fZ*6R{J6c-X_Uzra|G;e> zF1N?q?d$RP^&cJx4IVjq{LOE9>xsz7=-A2F9TSt&@kDZNp1GTw9CmzHxJlX~(}(Hk zGnrI|n_3CqstPISla+$6AC-d&*rkGk*6Eow)aw2B4S3vE8SwtXfVUqwDsMtp`TY+A zUMJFM&ANK2cqc%tl@Ch>**~gC2vxir40!Y%;!X`7Kz{vQiJsqQkgzWU-WLsc7lGHU z!Bg|S%Ye7T#Mqe(cn1x5&j9b)40!mYK&NjA8Fgy#R6X!%f)4Ld;C-14B`$#c`Xz2C zS}lVBZnXSVycZ344+D?ZWU7~nN8i6``7wB3Qbj_j;td(_lECw4z-u(%od=#OE1|3U zN(Q_?1s-|4dZ~EdhF!Jty$U>9+p1oweBV&;;`fRKEBq1vNgaM=!`mhBR2j43wF*2G zdrp4)1s=97$cfh}@Tje!D_g#Pfv4Ig8(v7@(Y^+BWy8B&;MFQLghT6~>B@$8x4^?^oczj$cUIu7%7gcSz*DzT$j0wsfmdPR_eJ4%lqX%;^1USTZB)=w`hM7;?}8@Z2Q~SA$e=H_ z4&~o833gfYtppzFYd7TEZ_u|Mc&eT8nPIAYdky+pfwx1=6rpNAqn-UC-xfo@&4zqK zntbopeYVfpRs($MZUKQL>2FIhJ53ieCb<0!lU0ahJ61|dFKMy#&O>H0Z56kEX&lxwroo> zB*QZ8h+MuTQI6yYBta4pNg)LFu<}@fBq%_p2n2jca@|CJD|Q~fHo2;8+Q_ZjDs6g| z)A;J-;#g^t)=kn>N#l#!ORs90UR7V(%1#q2ZCc;|o1IzA4zY^`NjYtAC2;rK`OWvu z%+70PcV~`+^Aq1Q!fv}}H;Y72)A>2YEX znYBqj|A-Ean$AnX$$UlMaLV}pJvcR;*Z8y>7IynJyVO5Z?ba!F@!7R)_lug{HlKF4 z3%hUA?4Hu>b}Dw?quBjr&F&yLnYN@-9_#sv=9{8)9@Oj>G`mBJU3@NU$2YIp&4ZJD z2rs+$3%mO?yB|P6)pUMXu}h!N%Io_CIEZ$A^n%%F0^OMf!h20^|ZbnPz3yR$* z6uV3;b~k~O<(Iy>me)6`+1(DPQRt$bOg}w8kAow-V}h03 zk8p#d=Bp`i_|N;3_-x&_`x-cicD{O8a6+A{-46@9G+IKNv>Vpq`%%R%K5w_}uG8ZC z32>V%RStc6e9sHJt14qTWYS$||aUeNUQDEjC#P2%YHDNSDj-0Bkg{#wfi8ATsH z8@KhH7x_SjFAok$V{btD_61GfaYY|KQ@8a!r|CNZ4*%^<>ibn3$YXN+c|cP(Rdmz2 zYj8vBhkL*$_XBXPN6gNMeSWyV@X6hC6XSD>$RN7qgTDah$L>8C<~=2q zVLwZss1JSw&NH0_cX&-1yMp^WaDMc?bFDvpe+KTjk9gd(&Y!-Q!1>X)=N5n5OW-`O zhe(&Vh5e<=mwa;D*89`<+djGV8~o|}h)?dSTm9+#X`kFHKDl(npWQzL=O-WBbDO{G z`w}=m`98kUpWQzKS1MoaLqV2hnPKa>-I~LNj%lm5b_`QtIJj|eZNg3E{se-m?`d#@ zCAj~hahJi3mf(^a_YQP&N^$UR*%jsEEV#=h^qm&%xpaE&j$$0?oQ&_sH14zDBJ!pO zoQ&hoffFXV$_vLCyMQ_xQ**EYex#53AMXH%p;dc3`wP}{9O_>!!jCxWm))#!pFR?EGjkd>G2I^*yI?32?Z?JRTUru(|hY+);(YEs)I(Xxu5qE~O8g zdHUR;ac96$x>5R3KTvZ2TIGz#a|%b#EF|~G8h2K)OV17@_c@I_r|4Vd!JSt)bhTXd zT~Ii5pnB z*LO74DG2-K5z)15U3kr8e<1T}v{sVDz|0C^wOyg>QwHV)H9$Z-A?(^Up74D}zxSin6!JWc)zXw;9ThzEB{ z;U4wi&M4et9^6@lJK@2dQ@Hnea2FKraS!g2!ad=^v0p3ZtM_|wwF>tE4=${5AN1fF z74AbG+)jmi(t}GV9E}B3<45hbUe1RU?q@u>yu$sg2X|cIKJ39gsc;|h;7%#rfA!$b zDBRC^aAy_nqz89S;eOtOyP$Bt;K5x|INYkcUJv%`#r%g`IajV$;c$!L%7qmUw+^mc zqr&0V!Ij&oaHl-Dgu*@L!3`-KnkHAfd4)q0VRK2X-8!ytDDpP9R^y%oC)+_>8k_qH zj@5qlX>g4=N9_>~ZH~&k%AJQ}o8W#!;i%83ahv(C0prp}$>1{cx&7~O^b zDS7}qKa=l1i{I{-8(F>^V}M=XxVZb;-@n*#OVu+!`rCYWuxsEVyLRWxSaISatEzhD zHJqz`);b%0IZ%zW9dx$#d3l!M?EBlR&b{z`<3lW5`+Sl5M}-QtSABgp@d^k_cXSOj zudI6JvSROn_TYK)Q~P`;xx()Eg~o4OG_O@%fB#}~x6`$A%~S1|)HY(d{J^$T`)Sgc z?~bms?EMpuGwCb3zzy24#gc3;d~7|K7Nf0n(ns=5*%(P6S)-LoWf_Hr=%z7wB6etbd?J8utUmSme?^N~+3dSxej@RI>7exB(9`Fi-7CpIj5Y8}Pn z^=)0&Id+nyK-bWrmabst8<*Fdy|e2=H(PI=A37Asd^tnf0^!TgSNI)@Qbgz*6!gQ> zli?jZ!u#SKu}(9&r=ug5Oj0`5BJ323nx4S=Kt6hu(s9Efc4yVO6`AT+Rxz?(`#g~t zyN(Bj*!t+u14Ex53Z$Z`2U4F;1&~U-$ct-L`|N{fmWud=pBde-=&9>?oY~3n(DRq8 z*{S2fGoz{dQ!`i1d@mRFawiv_H%7K?T&X@`^9YCxy&Kt*38woZYR5| z+4YbEna2;U$5m|ZigLOxTfesM(>q`7Z(kqZK)LAki<$Mf{&is5x}LvyDH>RBg=W5K zWPg^#ulzn-_ra(c?;nf}bYY@Iimh{79Pi05j$eI>Ur`i!E<52B04`jk!C%S95U&zSg@GZ5^%W^?sqhCLM z@*EENxrB0#7#e$OYP6~x`mPru=LWIo^AWQl9KDXM3NvPojJ$~j?q9az8a&gg3Dg8@ zszTMFMWMx^nouZoRcJ}*>YAmYWi`ixH4g-99t_qz6s&nTSo27*=FwoyW5LjgVCa3p z(Br|-6T#5?gP{)uLmv!=K7{IdDQw7%?mUL@`_FE3@lPP0wXiAEnvPc~asVbkMSc*+D-@aT-qtDdCpGyTQ>*->@J;t&qG4Kh6`8p2P_8^J4( zA1N*5Mx#LOEAM-F@gs{Kt$wWPMDT-w`&P0qe(4YX@WrnU!R<t^3YEvo^ND(Dbtp0UWqz^Mnc}`dZ<);DdTyi>IAQRd!?=?_1NC%w0)!E zN$t1X>TnQU`JRW-o<>*RpIAxl>=1sX+P0c2)V8_T`3u{>RpUL%<9*-5iyog%6G-Fc>&P9>=O(aP&RtP9sgSp)JU17fT$Hcwix3`YAY#!P6P9{&(*XL6OT8}7PUq6wf zl@hQz5Z1rIS_nCFdSWy^mYqnCT8;U59_wS6SixsFH$Dm1(QFFhbUsh3 zGVH+Pjb@x2$xrXFXAQy}LO3;sQ&?eTrqxU)Of0v8Q@QCWO!T^=eNVi%)94#)H=~_< z&3*A?%xv1+(r6%>mCbdej4|h+9xK`%&W)ybV4P|sy@bUlV2sj@mK>VI4gVO@ucIY1 zmT19f*W6PVbMK18-NF->WIb7$wlp?xYHHlt0vCU2lgf`w?lAa(>5*LF-r^D0J(C?x zhsBaBY5v%0UQrksv0^aR$YTJJf=O3x5{t=T`4p^uhjkEexyj|=#B`WKkFJ*nYFmL5vo%v}lCm9ADU_)G343?3qUB6%%7=EG0wF zMoOJDx?<76Jp(bby*E}CFtC)PFUa7fJBv$OA{?qo(rDzV!teu5rVBHejkg7+T~F{4`fkZ4n{AuDvochAwAF`Dy{^d&8lR|A=ar=O36c2UCf>|8_d z_u`ed%@<~xvuRo^&=|=TMzc9x%JHe)H7JXWUH;byNMK8;jig!jN@@7s`_U%S)k=G~Yqlxax3d>UAWdu|aXyVP2i zsTDnqlXoMVpDB}5ed)kmv{$?Dsl!)`;YY(fG7wKs5fHA%$fGkl|42z)xv2%vh2`tA zWh!Z3$;9;-dAhHj??p3gT}D1Pp2EV`Wtu0?0M0jpc3|caFjgDY!%B@Y1aWU-B8lutmtzI_rZ`%{=7>xDK)t}Mc zv2F9*J$G+&skGc0{;GJ%>zaTocXfR2t)ur7D`DyD^NBwlc_A%B2of)PONMGO7Nu$}pHX zHJ%=G=`<)BC1}V47uB-px@olCje}Tz8nfc3>PN=2I4Gx2=XJSa|6b!HcA1{ExkFxgQP<9~x1TGi$B-|7mQ4fd@QU=7k@3#C#mi-R&81u#%UQ7piP5m5$1s-ZGg#zf zE>X9AAaBA69F6GIQEw79& z|GBed0Oye+@)U@q9~LTlcUEb4yODZ6w3aKM0mwH(^8npL#8ZZkp@YvJS zTv4Nu&$y(x)aun;qBdfR9(9-MC<#X+i-+@AGRNie+th?hkQIPek!9_9H^EY!q^Rxj z4!=#h4y;I>WdYCI5~;=Rqg&5XlY`F3sP;gRJ1tF?6W>%eI_+t&tu7- z)YliLaxSIR_F~var92yW_hn+n<*v#0Sw=@i3d)Sy7Hv)5C_NI?T@W2;O;{OAgSYjL#z%LJQiT1yIxP^5m_e^y%O0 z(#fbu%U}kJC%O!q`BK!5_f^t`0lfU^)?M_ahF)aMO_+&74nvCkRm@WTQ=h8b9%%XY z?mfEUOHF4_2i-U)@!HtD5@voG7ru>nEEa2PY{pxtX1RW)S4~8!(o>mq0naw(Q3gm2 zdZzqE-8o-kQZkb*Ows#71(%0ezOGWA+na~}d?#EUJNWY5zi(G@wt#u0s6&qt_j=LE zSGWe|6{}==WV+xwCg3XoQiWkv3iC)BTN4`L=tAfj>`l%~4S$E!?8UI-0;w@NI{Ms4 z=6oi1F;r3=zh~OLP;oW-)7gWW;atHSNsVOY)0|UvN)MGN1&w4+v>8i@<9MMGa}Zsj zd)?kMt~@b^$1%t}?mAvsxx)0+(S?fYSY~p;^5EFS43_quSJ%jKVaIc+QFAyoo|;pg12S#67qu8$VW2Ssq}CzRhZAMto0ey ze8MC&7{jT_`Sfz|I^~vmHv)LvYTbj*BNsqNe{68x3f$jsEfyEg=PYPyCvzkBy54w7 zXG6YqFN9;+@V;N&9GUwl*DizKLGWR$=O> zbKIhY0Wi*&_*|Hhx5sYmz@YP;IS&rEs`Lq_kEm=mptjOr7|Ge+6ncfm!YfW@D{Q4a z%PTlAxI1a~wVHifeMPlIuuGNmGLKJZJImmddRkhR);u>gAMJKTW-bb(&OOPvxv$S` z?>F1~%w~K$uH10UNw4)1g>2Yr1w0)ypob{%6MdnMk4?Ztu3uB&Ss>nKK>ZJ;-sD1rIfyCdJ3~c``)Z< zNOj*vM_)3Y^jZ2vxwCcjb?lkDPeU{XN1X#?{$l{^MIFYzXxBo7rSeKeO${YHcoi?3 z$FrA|cFQ!^_$m76z05+YkkzI(SWwMWVJ%2{mJIi-+YA3;_x>c(zaH_?S7mX;=i{>< zm6Ww9eHrbsr1SApWnPVai3&@q!?Iz0{$b9ovT~}*;C1Y|B^^%$gZ$5>li&=+ysn`Y z5b=H=CXCkJ+pqA_sCr~$Kc56DrLW|hnf}9>K$_ztl;qpyng@#tDve=<7pmg=&GvwR zVUi`^y#d{yaWIdWJcg&IrnJxCJW{!+gT}|QQx#OpCA=Dgy?g!Un^N9KwC|ED3piSq ziF@&l_^c;j6{?}v;*pGFW7>-p9%^JW>igQ+9_HG0D?M+GM-XifMya8sN<12=X-pa8 z_d3tAYk4=KyReQ+Q{`I5vW3G(QraswzJf1(8m%oYt9z}n2!Z>Gtd+b_1tJZrbNWIxl}URmu%dIFO!befpZ z&ZNB=O(tUlgJxe61AP#?5_`6QAN?+D`w9zh`L&yrx6Evyk~Db zxqHCe)1TavpoENJK+e86m?KcV9LYpnH7e4!H!&FR*cBU4$;7@snb`7D(h@xbd%*Uq z=^>wdDDkqK2crGSXvbiDcfX0r2KL0vWc&dBB;q^hLLl)dte85Hq9ROSWHr9q#I;LC zyJJb!N>{Wm-g^&*Uh$nzk*DZ7Lo*QTjYX3&AmVa}%ViB$D<_MDoVU*ogmvY+tQ;aj zwkJ6|i3SJyyVWrAi$%E*xYu z7p!<@)^x2!Cp+B_p!T4tWoO1yIN&R#4IjfKvLhMHSb{Ud7(*E|X#!dLyf{lATM%wd zEQ%>+X$k`~gSV~ujGCy5>4Q%ysYDf~rm}L*Ty_5qTI$8#0?a7~HMvTYt2KEM`xEG+ zS-h=nk>&TX?A>TTcNqH)$^ zr^&Zya+rO=k-v9n^4*#o)#MIMj%jkYCdW1VyLkK~GWu+n#`kM-LX!tHc~FyQH2H`o zAJybz>=7kBs@W^A9}_a=xhl+}J*~LYtlC+Jdr)%^GE=xynW@4*r~fLpN4O7Sg6=A; zc2SYJbH9%DINYz-+^=W1I^1v2+;3pF!JX!+ z591d^efn=#tJiC_#;;~CIoxm5+;3!`bGYB6x!=S-?r^_ZbHACLaJaA0+}E(I!+ovh zzLs@4+}COD>(~Z|`z@OLEiB-04{Pqayk2wPpvkvtazvAF)8vhse7h#sY4RPKe5WSA zNs~8ea=j)uXtJTnjhft~$<3PFqRFkAyjhdCX!2G~Zqwv#ntYcgzgd&FvmcAjAoW?Q z*bdEo2YXF%55WBuAyXfwirua8ceDQ^+^Gx&;QqfLTgR6CRmikP1hq%xepc{S`}P)1 z-&@#k2zTJ%?_nQw$OqVzLw-9u;E>9r8i8!69c@$RTIhKNLHUNRLD8n-2M2_8Esf&Q3Yx z!|YLqJi*2ta*ho+(A+!NA>mG|Q&wTsR;T|M+wSn+t+{uzr4Ijb%{|V3SiG5l{#}~8F88uO7d$m1 zRam9f8J>RjCE-rVQpFOQdxCvjxKlG)g%w<#{s-8Hg*)x4*r4V<$le79Do@mHTM?{g z8zIvgEVSAS$^U?aybZ^+8Ys!1g#2b4Zxr$jC6LAEIL+S3~{?jw!v#{~w`X z{;nc_0P@!%(>(*ZCn5h|MZOX8A_P#n|L-csZc*f?Aa8?At7?(|cSDAVo+rrx7Inx$ zEWd8KQ+lijRk_J zt>mBO!45X9R7xG3fU&}TMneKU41Z&wh5m3@k8_9nq`a^YGUco*mWGlQY*)Iy&vbTy& z3)za_b?mJU8M#u(bWge>xSD+n{R^^Z<(C`TSs`2gZ(_gYkZ)#>JLEO&UWdGv^$6KY z?{zHVkZ)mC4mr&Jo8$U1_J}6WDDny%AJpUnio6`hcPTRQcWUzMGI4qQ8T+;-zo^N- ztI5Bv$-k({$2B>n$vZSTqRIb;aLJ9re;F5+kO+Pog1gwu*h?=YSBd;X*K0#?IeQ6v zxov>|vr@pGWLbXc^m@pr6?c+ld6w?7yh>Txw!FRaI_0}{8v?vO2>zy3j|6|i+ONAk zfDs_LZw&DIk=$W|t*Z<0wY5nOLte5rz&6o-eSo#neocVgMSCn`JV5)~0=#}&a%+H5 zIUs*jUV=X?+N1KY1c^!YFzKQ6Sa(x^*K_M`3~)OXE=ou8$MxK7*$v)dg_Hb|JK5#o zLB+}KL(iztdmrfy2iOJdDIDLWJ@j6r{bk0!NBh^T`c=k{+-bY>nArc6*#ETHzgO%Z z5&Or){(WNqkk~&U_It(tkl1I$J}>q(IDqZW39&DT{kYfA1n=6*Y7Ip`UL;g$_GI- zT$KL7#o{{unDOfnM2@HWI2f?-*yT4dVO{7^5T%#u=j|3Py$eRv~u?d6$r5LhcoEH)Du83qro1_K;5q`TasZ zDddj|`LvKfA>`+T{8=HtDCDmS`Mi+7E#!+r{+^I83;D-F4h5|6AgOtHkOVw@C|X=b z5#;hFA!o?nGa^37r(FJ|kda@xjE=}Samcq^{*;iBf4TgukdcqM{NII){LJOw6EgBO zml0{M5BZzRpBC~1LjH`9k>9!d{}3|rJ(rPK+&=^^KQCmI11^6~$S4n7enH467hFCo zWRwpse_qH?%H`h|GRg~=zaV6k8!mrQ$S6Nt{*sVUj=1~>LPmMw@*fKM9YTIl$U{Q@ zBO#-lasJCf-Y?{@2pQ#$yMI;4D1Ti37a_}hk8sw~^)hggX^-pbkefvLY!KzJQItE# ztN~AK8d6huM1mKn(vz$KPfMm!!`Nr!5gukYVEI22E903na2v;(X=6F_z~J7dM*i^9 zjA5b>*5KeqQsa0nX)Kp*ptlB1@$8)5L&xG?lct>E#Ka1ODOa!NfqvCQ8@=dcVhWsC zV#e|_njW4$X!02_trPe%aB_-tnh0OKwHPp`gQ}H#%rraE@_Xi%;n9}ibn}*CymqP4ZE8H2o-(sz6PUg}mKe!+VwodY;IR-(C=^fA zX08N_J*K9|p$utGa|nnOo0XOwGA(DhwB>V0(gkxm@8)&ZC7-3Dxw(J^8)vY{B!ZG1 z!EB)B!9ori6T6g9J5pd9ty<|H-#Uo|Lv}8DiJ^QTx6cYoQ!`K7GRe`@XvKOocVvR% zja4yuiKB`9F|il33!C*2lQlSUU{Yji=SekwP7eqAceT=cscjvI!Z0SvhEZbn^?;}}ysRmUCFFVtD%!Gk?&eH`K zpnwV2j+9~O0?a~WO*N6j`W?rlHQP!lXVNnZplV^($x&3D{4{DCN2#<5RBAkXZ~}E? z8n0lctpdgKm;-IvOqt9ondW5nJ}P!4D4rD$Pfa@zHJdcGQNG43#<{{Vtk61v?_dkD zfu^lgXZG>4ebz}!yTdCl5^5zj9P2NY%VM5>`D?%CNGZRRAxe2}q%g}`i3)i7@US_R zK8jLPC>)hX>6yt)@wjP=b1}R`?7yqGsVS1gnIz66afYS=!{2?8 zJ;_*d@0Q4Wl7qWCc6D0fR){^lk=@Bev?CUYwMW|`1F^TYMd&rDwn!}69-nDu)N+-& z487UmNMwLk|D2qPL{Qb^Rbu8m$yezeh6YEw+1ZRNVz)ih6NU6aOqPRsw^#>KHIKqo zq$r)UxtUbKoJoyOr;83{Jj?PiiB(>;R$i84w11R?sX?^O@+ORz4T};5g(@yHHHmo} zsFkt4gk!vowBA#uwTJ0NJI6UvjxRn?f~L%THjQbFsFajJc%LDk<3@DUAyeBSTAb7r zx*j>y*rqu;nG-b$gj6~;oTZXAl0RmPXzP!n=u@`|7soV5jvfUy)6|UP$*egtj%b=w z$MR`JbSxK}4K{6sr`eR_N_Wte#*27(H|$^`Z#F3Xqllg_6m_Mlc6rdy_qr74c15{OWJooSMoV&W>1BGd>(hBxaJPPh(Ec$SLq#sn^l;2&$Bc z`x12F{iL656h2#;$*1qQZV_?Cw-~TFo;{qHs@SUVJ2f}22=Mq+;*jqUHy16-qVrt@81tw)83BTjx75J6G9T_iBa4U``>dA`yHHzdpQfNzL(0)0)aTWIM>^mHX zmbltf&u)ONI~&!**V6-viv^EOu(*EHDdng*L))1cKg4O(5(pw%@ET3pkh#Wf9DT+^W0H4SiY?2>NH zu4&Nhng&g-Y0%`F22HMM;F<)RS%Wgt;Ox1vVpp8;drS11rt{)1iUtN)!++jeDP{P> z?&B8IgI*iv<14-fqHrHoeq3et&DI-q_vX9})W>mV2g@4jk#|cOt10jvzu`*M_Jfbz z%sQ)%+st<4sV|128~gVY3+0a8akE}-03tGj@wGyFMh-$W*x!G7d=zMZafmO*Zz z25t_l32X>N0zrCs8wgfa<7wTx>L8v%utke&LRT%hdg(RGuB~0ZV&$squD@aRjW^xA zX6?FL!s|EO8o6!b?R9tD`KC?v4Mt;Ab4%;yEnC~R-Sy_}JMMl91~$6myL$T*1B0xi zxuK~M?;qS0SQoq*YSH&%ff^jF2n3f(qsy$P77%@G7w{mOcQ?og)woVL(!1PplXgd{oZ&kOhMvX9O>)1i={pTBC?V|S@eWPjC%}ai zPU>5sai0RWssxwP?7j%DQQ@TB+cfSnxaJbv%Zr@xrS~vomE{`Z>w!!;MQ)P&C{C#Q2EpMmp}k3NLep1^blPN7#juipRo`}SYf5nS8n+)@sq0ar zaYNvam(X_sMpe5Pz?F*cA8P6RJ#e^0_6Bo&drIS81t-&j0Ljt&X{y~Hx^Tazh407U z)chiKr=VNaw+RlHc!;b&HmB)ZgK$JjaHbZ%osgvt!eu<(s&Snz+#MR%;m?iB2=1mb zTwZWgtJCJD@2KF`S(qz#TyVFP;Z6uHT!wp6aBItOCj}?Vx?4O>362^s+T6I)f}?ju zX>;Sw2u`*QZrpQ%lXbZpcUExMTV`GDz9_hrWw>*KyRHm(UT`bQa2Et8>nyi;TofF2 zNoaH9E(uP4rsT$5794hbbK|HorE+vt87?HaC1to;!O6PZ&F*T!;q^Ygxp85^$+pIg zs}mevzx34CD7YIm?w6pLY@nLwTN}7KaZEdD_vdgx^`FYgun|XYw6)`auBEIScS4`k zLGJSSE*#4;L+3leQQG|!et3O_bHw5mM6Nq16ehrR;=J6XzIWq5)kp7pQ}{^VYxogI zzcKuwuu6R&1t;?gPTTRgThsTnqVF;|sjo%T_X%*a?o;*EYWlva==+hPZ;_^t`n9FP zNBsshzTZ~#{j;L)C2(qdzv~h{yu#MBYwEd2z@3^85uPfT&ds@?X z0vs-#y-9s|70%X8jvoX!Wm82rox>~fzPK5m+{@tT+f=#9L*4E=RHW~h5cY1|Z-Vm^ zk9DZ{{BS?xlUs~Tk@qJvW^ogYV9$-0J;?P+ikCH<7E`pQsrSy^d?$EeP3Wut}=BhOA zGB}yebdMzU(f3H|^$0yww2RAUbM#%3%GH9C@kJK1xyLoG4O{~5lrG3RHup}AI{{9H zkH!XM`1&>Oq!PaM9^5H~+u*^SR=8U|xHAeD@!+0QxZ6CqvkJG-gL_fosBF8X%Q=Ok z>*B_pSGYSoxC;t*rw4aY;ojuIT~fGB9^7SxtM}ljag*hv!GjAaoZ-RMDqN!nw_4$v zJh-sJHG6P%3fJPnH7Z=I2iK->n?1Ol3b)0B>ruF^9$Z4+Ohu2-L2IxM-}cZ3Wrbh9QEIEaL3_J^;%Tn@QIj%V~-T`DcxgM z<5wzOLJHTbaNotTquvEa^(fixSGcceTpc)BpHlrR?S4k%+7xb&2iK!;dp)@Q3P;@p zH@g{d=ipB9*zdu$Jz9*%Jsw<-!X5D7_AA`mJ-Cd*y~Be$s&Mc0;7%yqyF9p)3TJw7 zrxk9UQ!h<`haOlFjmfzC~m-pbFQ@D3~a4#xc z!Gk-maFZU~MTMjLIJbJ}vcgR(9I~aO-VL27=D!(*qdHx!pI0l~5rw-|Kf`EvK514=?+f91~0+$3V z5J2!CrL3oQ65Daov}vd5WAiN=6yv}yBv-$Q*=5z9OXT7uTx7o*R z_`leA5@oyq?G=W*}37xw}e1Z8I$;uA!i^M9QG`JdPSJpXsSC*LTP-g`)oI6o6g zkpEWyk3=SCPoF-`a4sLxw2}Wq)BefldVYrveMZYD`~?M z&v<|T>Eqh4&v)cVSaWtMeQ3|t3pKK7F4_%?q-yV?DHsifW9<9qnr zg68=CK}I_~;P;k^&uM|bzx#RZ7N75}w|_?a&*J;SuWGjr_&xH#*R>yt?|=N1cBIGm zXgQ+={=W1*?dTi)y{&py`$7L6yX{Z4zxUslzoZ@8|Gq9dIR0ATGZa+^S$FI z>zeg_{^zwj2Kc^p>3dqo_n$3kZ{7dyN(XQI+GCpg`}SXsYyEyt9QmBazFVKxPW1X- ze@r{!`o80RSGAtsKmMZj4)J~0s}q{~9ea61lizn|C$t}i?~i2uQ2TrOE!CPWW4*nx zVK$6>v1l~Rt=hI}KiHNXKXg3;WwPn=HX2CRy z`BvVj*UHtF*>ID(P@ClsnjI)r^QvIw05wcV({!RYkvQYQ607DbhMETw)iCnSEyFOP zF=J;3S#H&uMxkCeV)@zl)RZ|5&?C`_e5%Ai`uU^XQ}fQ57nU zKB%TeT7}Y;$(WI^R05~xqO4vEOeynMt`hwYSv4E^mYH73#*FCn zM!Q;Qm1|X_fUX8DJe^5xXSS2TOeVM2&gYEeWUb!hEuOd1h6!py-zaaIMWa=ghBkT1x zNmuKLXZ@?C55v2pqmy>oq6!2l@637B{hr*4ty&`px9k*}Lr-or)&=Co#FGO@995`* zLbZmDxH%Dv#*2lnLq~Ti*|~NO9>M53hmY=bvX}H8K>DI}4I$lWWj;Fwk?v%&tMnX3 z0+V(QB;84+lDvnK?zB>3ufZfRWyf$5jM8&J>4UU$Na;%KF{lKEqk}!yo3T-Az~;~IV4|QV(5`kQK^(~N;UgP5>}hiwvxa7LB1wNA zq~W-8ESWH7g~bq^5H>@0(qL8t{!+i+osAeoda;qcJ*Ejpy^?PsTU$oKD8$Uk^;j&9 zzMh*>4%?^;W_B?c=GsG=m0X*&Uu=}O%|_FX&10mgn~ie41aqpQ05L=w}DO1@bF(ngtCe2rR#%gSP!#SYO~ zZYm}$D@z|NYQ5cR)sROu`If?shGr=Q*PV^(%7Yu=P#slFo|aK>m`&bx6j=b?$QNLd zT*JJX>>`0owc18w?Gx6m*`Ud2(cFgVpyY^wZKWFNwFejT)nWy`TD?)OHOj5BiVk%c zL}K%&7-p2UU}$PIqpde;NCK1E$`+e>vq+}oe4P^$mW*iEZ8-7CZ`F%!qn>Z%w_wAf z+F8gfi>wW!+XQ{JSli)qZ5xGk7kQN>^%NokrXVPGD)}l@1$EYpX2mo)GDV+kUA*BsAtIamX1uFrYAImIF7C5j{L)RyDK-ns^(W9Yt*V@$< zinCBFa#b=qst2SwOF9?P%RrNb%V_)EfjPRZH#sK z4Kyi8C|Ox>*0%gqL_jd8wP{>Mqr*Uonq10PS{6MGwrB|8-e}jcRz@8X*6*Y=JLpG9 z^XPgv%8e~zHJcuKLTg-NYDx9)Lz~^w$m* zA^~b<+xc>ZluMlho7_uw^%^orRl!QlTkBAaU6Ho)70l-)3)cQOs9$qNHO$R&lgh=7 z?#K`HNwuApN-c6K7&S*WKz3cu4$kV)sJKK|M~boAfV1WYDOA7Q@&fh9+fE*J9>xss z3YozL!(?u4S#}~@<`!m?abt>QhmC?5P0(t|u0;de%2!cywrF{m6u>x$K7gyH8-js; z597c!#z~m!U<2KnEtoTivB#`tv0m6>Jz1whQfQdPvgj*qc)3<+ zRn$^bL15|)s`JW7;}Zl^k}Ty>R#!1NQe{=*U6RQGxZ#2Nfwm(PR{3n8S!_WGS5Y{n zS`E_@E2B(1EGM0j$b%BedpCpYg2juN60P&I_6v)JHLi78q$tihOh(s$*vP}^TMV&7IGL4M!VX~Zzw|N8(U0D%&D~X z!d7!9Uyn}Pzo?4I&}7X1wSEm)rBnMfGYlI?84XW{^@<2~2$uqcRFGL^iQLELNSJ%-IOZEfpJpK8(iWW>krynWsU5 zb7bDWm}YirJFwt+6|@OhEH?>Qq?iR;Y7*gUtySLO-JT;xvG`T;I>txZ*HPoFzC$o* zU~dgmL!$<(O6ijXlyw^lh%Er~`L!)PTPc#=hN?H(6+_S9Ju*ypM57Sm#c+Ce2*YBZDO$@K}hVVNg|oY=?=F z=)|hXH=hQ>C=nxx5?8?XWy6`81ByurYG;{`Kng^3Y<5#oVM_IMMi;Q!jX|GJ+fW3X zEuJM0tZT-)nTOzf$bebIa;G3F)m@3T3d4;~0B^OFFgs-Gc9ReQdv{{6R1&dAF>F|) zQt^&OL8!IMZf1>Uv&hs7Utn;llUtY7wF{R>rWo#sOsow%pUF{^n`l2xODHj$p zruPj@u6h0RqGDiH$*5=U#Gpk$E4EogzgsPsSkq~*V^7SkTQ;QGUT+o}<#pb_lQ4jJ zpo=J!f74DDsGjszWCwbOew){-1y-cZN{wbz{Pch}X>w+eaKYYlU~fr%ddW(l{ePC;1bnP0DA ziLeRXGaMd=lN?uQj+w7ucyPuGqfY6x7zyu+96;7$)nVI27O-(j<5ClAFJ*MGDD+C1 zO$1u`PE_c`PF$L9UV=#&c1z1!ZLCYOX*ZdN?X5a(5qGk|GD{gIld1m+g!Gh%wl1~$V=mq7U;wro9U3ZN-Rk9%!I`B%!2^>WI;mZ`iCMMTa{2oQmd!z zg2VR0VKCI%n*Wex#-ygkRON-qh9?vtx*aT} z5^eJu2EZ*_CK^Wa1#Y=h?Q}sfhb-i=&;z@rK&P3k!GR^oh%wmk`br~$i=5U*H)^iP zj*4#eNfy&}6S*!FT+%=dV&JwAp$aE=5V484+6UO!=yQtg*0sVlv`sgiqta8(yjk$R zMQNA}Rkd!cYE*R}7eTu)kX{)|8Hl#C77*5aCMOf#8O1 zDHBr0tzlyE3F{ncW^BXK(nBLpdnu^>e8Eterg=9;;!XClQwI&~R5Ym-cD4$PN>Gnk zakoG_o;HxYBqKr^tJnrpjay>2+yq7I-`o^~q$k9Wbw`8d>A0r(l-FjvUayoP1=glFjgULN#nlUV(<-2Gr^ zSoC0a1Mlz^RY^dHk>FUDmONzK;L4|00 z{fP0YS8MFBt5|)sMJ50cGAl);vj|95HOreN7@6|wHg{A|!WkjQ};Lz2g169&Oi!69sHf-AL z+<9eD$^=QIhAjeYf;pMG>=&XGOX@{)y}jwOWC+}0-cY2sd1FIdwu%C%spcM!_cD8I zh$kx|+3sLfF*oxCoHB3>(!|Nv9`XQktHG%?Pm_sgx3CP>nVg?pL==u1=b`R8CXMw{ zgU;()(*Q;nz^WlU|K{y&)i4?lL&X{IVNF;Fo`#AA?J!i_5Fgf_W(mE?!t+VzS(-SN2s05zA3qL+W9dwB@~jKaXVlrTzGBm0 z2ji?W9CW;lE$S7v;yAxCou8a4%uY;toZskx>Ea0Cm*)uwHNJ$t0=4oZikL28~kv9TN#$56HL~nD%J1VGz7nbK@Mz)29x;3fprZK$YR$h%`r6bnRYPEH{V!MimPGyLDaT^U&UU;*L zhQOXxi2=kWwbf`mcncA_p?K6LK~;j0O{e3~;ZPo3?5RCFvPP#YT{uiNW)(-0*dXt$ zvkWMYq}UA|2g2;SX&sJYXQR;0r)MWm$2Vp>>p-j@I;BqZL5DiBmP;6y&R@u=W!=Cw z|IQWcq$qX8D#0?2Sn`7wR+KYOVky}^Xz2v=qVR>%F%Gfg>%*TFuLa}%1evv5D66G8 zv_}Vj3&zyM#_Ysw%C#orU1d*4AWfBYyQNKPily=41Kj)I^c4WV+8<2O>~28-M`$O)br37mWmM z%%-p+D#8n}7!tI!oY*S5qt@u?uZT>Nc{^9B%;&3DqFGp0HJqR2ELBj<8{`qoqXdg{ zW{YIX^8IDb7IBVnI+x&Qu{k(hg`(SR(&m!i4Nqdu zVA^B|XA*0xna-G~BWi8IiE;t^ZVrS?Yfc1&6%I>z+#)R51WwtR1W~uBEY>qJD|biT zP)O;Hy1?!;*eR3XZXA-;BhC?(p$QOd)_Hce(5_*bMr{-O(DOJFC=wAd3pMPpnwMw| zj2DuKU(8oFI%AcXtl3(EX;v*<6NDlQR%bKgXoc*seZkn6F=x!l*}O+141%w=!QS|2 zg6A@@Di+K%o%UnD?O&O4buJ~8$3Tdn0#~Efu;7`lVlRstEob0}nwM-TcD3E=z_jBO zRJ3t~nw%f>s03I8vt`V&X_5`UL<^amj{PL2mcn5?E8SkBK;3(M){LE=otf~^cK~!% z-96E1;7lZp_{{R+2NPuOX4#g3P$z-r7U!cGcGZNzsdjoqFJ+doQPc@!or)42^Jb++ zcd!ybH>*i+R%&zyD*<$}%6Mnc8SP?a0o|jjAnT`>m0<#7};=JS_Lx@#ZK2UPF#b_zFkN~HJ^0vZkIk76caY9Eh zra&{mSHTo^z?YV!m>K-ElSPQ+7FiG>2RJ)t2?h(7aww2R$VLXHU{JZ@6rMwfQwId| zH}B%(<)Da~OD`jJ3{_1f@)Ayxr)mup3QDojx=;#kvv>0UB?{ng9 zhU}#@oqeRW9?r_CGlAQ(8ZL`qqaXW)X*kSH7WPpKn_bePL3DPqIMZ7#-uV7%@xq5% zb_}+RkVwwu=Fm5w*kp`l>#GqCWmy0+H5AINqLN*Sgd1SkD^BqBK6Kj(0TwFM5KSt0 z0~WMov2=12r6h2uW93Pp|F7dP1D4Zy)&ODi6j7D!*i<^T$||^msdU9QqE)DNREBo9 zsgG8Zai?tcwStZnzxYj77PG`eIEyif6@sD(7RNIsMWiSyuxz_oCkk8Z)H*waLL_0Y z;@ANjD{VF`o`j&zin@IZL|qmUNuUj=)xG1bsx9)u`T>?XtFAjuE)R%JDXMYEt%`FSMvAgb+JyD7~}iWRL${9NO^ znR9fpZV7v+IdPp($|PD3!^Zhu#z^KFr@WPnFG#SEFu9sottK(+Uo$t`m3%|0N`l3e z-W(3BIF!MgG$okyK}i-jO(kL0q^sgs2)FWx+S&1n7^{iOuu=^CT#19hGHopjW5+9j zY;B`OmjT)MO+_ipF~Qvdc4U&eK6cEVFs=5_0yJ;qKST|Y>ZVtF91yq0WeQm;Q=BDk zEU{DSimI&qpc3>dc~`O7#e&X4rnJiLrZAx#c_meJ#!4z1YL9l5dTQj&6b$Oy^Lmw@5}Spfo@` zuDy;)170{1YqXu4E#< zGjzYGy;jdmv_V7icjtjxNMrPSna zWe61vti~zAS-R6@k4ZAt%``{v1qdMhM$6i&cSLl^atZ6K7wXb-C3>qJvH-P1`XP$M zRvC}TU8~DZh_GlBl=Dh{9hMQVnH%=RA82Shwwe&I6oTJYKJdF!xa<}d4NJU4ZCPAJ zm&FNv97fKT${Vt4CgE~W2o~2wP355!yLO|LE|12FkhO@%a$rR_Vbo*C7k42R+QLe( zd1u;{3Y6(cAxmr6s6jM^?MR2ZeVkKN<7LrVTx7&*l?$SVnS>Uo*om85dvM3gH3%7RGfGzJoK=I(^yosck_P7Ucs~W%^@vj$O1w!Aytoo4 z=auY1AC^5bck*>y=rg0PaLg5+bcN$qSj=%KXHGLo#8^GC2%|=b`8-9W6U^@9KV7xQ z>O&bcw{}$;al9L}b;y(lJKG%()ur-H*?SQe#8~O!_e!RQaTiN)ik1-V6Wh@MQ1d$Y z#}xiCZ~ie){xQ3$$O^fdnC##`sqmll=0EAlf6|M8yn}yS;UD*86!&7}DmpZyw4zh1 z%$2w`dbv;u^PwV-Gr6w(x|46mIRb^f+~^Hx>y_)ygQD{P>IW>ecKjU67$$fwW@`TaFzH4 z_L>W(5%eg4Qmi~)Ob|r89Nc0!YohGA;EqvYgBB;JPESvso{oBKy9A_AhPXf!80Bc0 zHFeIIZ{Sg7A*P6;g2GIKEoLOlN`(e20TNcM2qkli#xkD1$h$jp3CD8aQn@O%BVwr! zcBLTZa{^(R9b{9Rivy6wBL{WbTEIrPz5eN(rqp+Ex7nB|#PT!ir@h`I3V^QYG};p# z3e8+v6T2h!@~j=lXM|`tq)m#pXCf35ilv`PS_94I=2jNwA7%|%iCkryU5uWgUBJUA zjRkt6Et^wdm>x7sY^7=er#fVc&e4jvF4cA{x$yg94cBV0JRl@o&X=n}!HQ);j8`$? zXJScSRz&uajLKYGP<}4qb%2Vfhs43onMC5IC9GA7kS&UqvA3{zg3>NdY!srgDUZkT z{E?J0_CrF+u3SuGfbWI~h)x;ko|MB(EYckj zb4NJN#1To{jWKIXsZlJ)N-|DW*Z}J(3||EIAt@JU+@7PCgz&@xm8+8ry^+NpPh!Vq zafr*4m-|E#OJEZR;ON$Yf%9$a*urr#_DHKt#|79OcPDC%jm8EYw{tNO5Ikn(0yL2} z-sPgl{%{6XzJhEu73YyFzA{soicaPyV_xe%j^kXO*lNY*;#<83}L(mv*NE_P0>Q|hECh9{d{EQ)@_5^zT>UZYc)iB1>r;*Q5Du%IN0 zmV%K$RWRKg4W+n__hh9|b|bL0W&wqx1ek)jYlCchpg7fGQC>l}WY-lM@GN~01#~ev z8P6AI*S(I12S8W!;OvIHxU1EL!})Cin3yfRd|spX^z5uL3_2o->!LUX$5!Mp#j_Cz z=28cv!8T^Mr!o17dYcWSfzgJG;rxWQcz4}W6w=`LUSU+>F~BkweS~|8P88-S!m59h zxSLLIhgx_AwkZLvPfyImHl}7gjF?zpB1QK>iBJMuBIWR<9YLB<;L7Pr?^t=}l5=1^ zrC%rOKvB|RM4e&kJ?$1@4GRhv-oq+5qBrkALGK}?XKATDu!5^}zdY6|GU|P(cVRt? z3#JHe;Zv;?Cw-L;%|%E^Tws43>dssVJDYW}Ko5b?^$?AIvZ}|^p&-c(liDbu(xTtR z(vH~2WHnM^NUti^JwXe~Dm#13p-`*il_?9r2BfZxch~_ntJ%~ZW7C;pzQF+;DnMx zhAxscpKE?*0Zcur>v3ZR!%P3(>1$PHgLuVSOL zQ*f#Po`Q>K!uTC(YXO}o} z%+ZWZ#@6HHGr@JX+aF2kL;aA@XR=q0*ehm+MhPckz+y18!4#>xV{iF!?+p;-X+B@QRVbrH}87HEOoc~1~y4}1H??wWU_X=7$=fP^ehY{e!iB0??)e>Kn@rXY{wk(?K&cb%m87JVFz*yQusUAn z@lOrS3Xe0{FZp<Wo6$}}^%5U%%$717mCECR7bhbpc1JZQQ5-08(6W+a zkEXQbt0zw8DonXfY$M@zCXz&E;XsNm`PvZWF%LVEKV89Ivv5b!Q*L&gHSXAbsk2vM z;#*kM`LGew)nz%cnmBBN$I!bVGUs#REp~b_L=}j^9IAA{)rSpiGAuV&rG2NOvv^0R z%S2_-;#m+!K{)_;q}RcV#$aA=%a!%oReH9i$)46$s@gO-dsJIshv7owS{>KPX-I_u*|2SK0igZ>C)A2H+>vJ`A>!)|xT_&5dLJE+ zK$Q8TY1h2DPz4|gCl5R~ge!U*d7Sy;P&`eJw@DxlrsG(w*O>n`Jo(6j1i)Ly<;^NA zJ9H$)@+MiXt%kP6uFwlCHm>ZHD|m;nVLx-l$%qB~8I-d{Dm@g%I_*2wrBHNdM? zgYyWEAQw=uKD}eGX}fTQQZUSTe0l=M-#d-`-pGov-wPQ=znZRS-i|2oEUp?Sibaj0 z=E*aq#uXmcmogM<7qj(Xo0JM6h*K0 zDzWl0F*}Oz@VYxsd{wQ9nQafzz3 zwI|6OtWK>@$0w&vx+CuIV6``8%-79oaN169dA(_+GdORLd41Enyyo?$m-+7SoY$LF z`l9pnp4S&SHZWYSSbLL8#d&+t>rF4E_wuCI7d3=;I%f?|%`9y64h|QseUf9D)a9tP zCj$@9dI4!1-t~IYNDq6)BiLq~yi`t=t)>fqYKV(F+cQOGJrJ{Ah&ivwiyo0H?zrd# zMpR*%C7FNF4vZ-_NZRieB{Sy>*{BhXTn{?La;)#qj127tvj4JVl2)T-btmw$eLiiD+^yp2YdTwdm|>bsdMFi!0o-VV1cq z^hhre>qU|)RpUlS-a6Fmjb^EUvXk4MFsf72oyD?6_mC=rh9G#>=tb?Ni$L8pamKu%iFWk8!9yc zW;#u;7bn;87F1W$sXLW4A5ddme&&PGb(&1w>Ex*IZ7%gi>oS$P)5?5ym`UBqq>^KIN+o%lM%`(p#9n4mV9E}YC>W)uIn)PfrzzBx*uxA8fbTGYy5c*`pNUK9 zL~_BP(TK*mG#iBJS2pSbWi8M}7wD0d^KqO#D$d}(3!Am4nQQxGoM!P!*eA&*I0nEn zCVcSLlY-g0FDn&=@mW!&j83rq5B8L*7(SHjMJH%vEA7xuGfXNzw5jkISub#x+9IbP z9`vV)9+`zpVez_cavfQ5iolRqUE&7>3hT)gPrW6(kcv6D7b!H*NjXE3iH91+0kq^= z^fZ+>KlQrIPo;GvIZNwvR(6a{I(q1(n^>&DAK?vvJHv91^9;!hH)RwZ&+r05A{`(Y zhn;aT9(UeZ%2ZCW99c1Xz{?v|IJ`+_@Q@OU$cexTdaKoDCl$j_POKmJd-<$9yW2u(YqY(IC_-A9p@nm4iLGqa2&-Q#jh;5V{zP`M_DSe^I%0; z30N`mkdlj*+6s$et<67ys*o2nUch!a$U{RmA66gSJZQ&*6_<_2>Vv%; z&t-#4Z_9TrCga?LEX#9zGCp}}4vX?)J(KXA>lKUxYBfL3gb?a_bSgFzpPHPC&*1mO zL{#~IdO9A7#7<95#aNrTeCVf>OR1ruAx(aUw3C`0(zK^d200LCe@<%mXk*&Z=R&3b z?ltXj_US@$V0Q&B605BT zB5;5kp&;sUBQkYrVmiWKn2tn7B8RtJNwGM9Al7A@bw#;^frE#7}5E zI6hvOosEo-H*ss2&RnspzRk#Z0dbqvc4WLZe<8iJpfBgC%Euy|%31NU>%a20OmcFcF{a@O7AVF z*mFBoij1dE(N`)={jI|RYZ*GXp*%(^GqJjsOFm>QJ1~lLd8gr|Vy6_mqI7zkq7C_# zBsNUEg@NwQGg43C&7lixNn?H~*%Lv>rIkQPy4cJOhFs5Af*}g$hP`v5^HbKnxpKVV z;tKrWf{5nQTM}2hLRG-)Kf5H;i#0TBk1C*+w!0I}*ErX=w!?O-YZ18I~k$M=wxo?BgAN-WN$SMY!gUSG&9491+S zas$rL^F=&b!Y<`>=eKkzo#~CCS9Z$vab_6P(n#L~jDB}i<5)k~J*A#+6qp4rt#4f# zzn0}g8gS*01@&g5$3W7JQpa}w?!=~asX^>g%NDs_u5b6Ksa-QbA`p-10kRQj*z78W z;4nZ1VhT~&=x~I*J$R;gC80IMJ>Z4uak)n)9Y{@#k6y3$FxL9xrPt{Rpk}kj@YI#* zpc&kYj9EN-WJn%p@Ge&g)lJ-FGi0a-E^|T1*A%?wA(D%3;puakbWoo9TrMywU(O7S zE(Yy>@%0BUBon#h(r)SW`NZth?upOM`gB?zdbZ4x*xGhyEhvfuCHUQ&8yBUC>wd7KGcb$ zCrbI1p3JbC*{YZuK1PGWQ6lQ{hYxF?SWfM!WiKK} zwY)LBg4a$@0SC~CEa-G*d)k1jO6=>>pEzIAf`vpY?TS_d9W<)&X3Znw7{ za^NlW0QE5l6TMkzlmTPqkURR>cXPrS$w@e73h1%?e%??#ZQ%?Qoy* zU8xofD`;QIkpnU&ue`m5B&@*6Gh{sO;K#U9YvgzGKK-%)>h!nE8h!_wjsvaU`RGKg zmwYrXQM;K-G)A;4KCMsy^)fbpv0Ld={1#T#M`Q(ob&);O>plcab`p!$>AZE-f$6)j zA~Aa+be)z+E|!hXH>R^W=QgUf5af?9SNuRa8B4{zvuAZkJ-}Gg$=Aobj%*ey2d*Q~ zPa<6#mrq(j3<;Z*R5wnC@v(F6v)tu_%tz_nk#-wD{gUf1Uly0~Qob_Ia>;h;$LUB= zuOjG5tiw}%b$e?t9(^(Bv1)5ct2dEVZh={Gy~Ok&8D~ckDz%!ARc-P1O3x>?dR>j678FP(`# zV0x)`DKqD@kYHudtHedxy5OLbV_6u8`TDMk&?%0>OlPmqmwkrQz9dXF@|$#YwaZRW zU;NUUMR+X1duBzS?TNm);SBq3>XA!v%NT$5fX#}}&RbtOTDjfocN2d=qm1LZ0!?v)RaA<07Lox)yl z!XP}i7kqL{*@4(J*p|o=mL2zqjh;v>`>)Ies)y7?(MAnPCE2k#)9PO3RbMgjQuule zZV%u!aFF5LA!~MVE{2QtkbAF`3I8I6D}LvU`&Z_A1!vjlxw5^I&um@YD^?q&=APBT zjp{ZoY7Jx>ISQ6MTN&$lyiVq~O51-~Y!$0}mS5tfZ(xsquL{Fr$hdYp{JXo1GqwtE zoJwfiP~lkuSWObQMm%?A_b@9uE?C^ivLK6v`pCVnL29AMMD!a`RXr2BA&tT_C7kQ= zIVP}2)xc67ehg+@X4Ub~t7Y<|&wEziDkiQ(vFf!~Eb;6n4vSs&*(K;-;dML{x#wdU z9YWr-_Ow$fw@mgF&;UB*PZtg%li;AQ<9(U|1fipl0}le&D&=#~0R#b$m1J&U2L9(; z?Yh`?p9Mp06K|;d4!9Dm%TrfAB6r})Gv(|F*e#>m-62Z`ovz%EdtHsQ_Iaw?cum~z zSgindU0oz{JTd6V2KEQsVe~`{4<2i1agg1sbl}J>Ge=~{&H_cq4JdvOumj%-c7|M+ z20OXA(VZvJd!^NAU5y98aUSCH5CVLrJg3KgxNAA*nYk`_n5xpVr$NNj!M0y9^epq- z5|}+l?_14NOg1lKS%Pc1)vN*cKg*{B$>JflS3B>qecB0@;&|<)G}dHE&ne$e>6?tnbSC2*>!{ZZhic;5t` z>%=ZCD)|+%(VcX$z>EgB3pp)nj7c3Qz57bub9@NMfqSRgjm|iwPEV!Chf$nXS6>o1 z`RG~q-R1t6(e=|ogkkiuJ4ifyiJsta4kJC~VcY0%pxmEocUP2>ir!f;60ZAZJtcKh z>xt!Ty3clJ@mNk=*jm{?1cTJgg zn?Hpgoy%8d{|vk9temXqv9m#PLiD>a5}Z;DREDfHMA1k-| z=$1W5_1x0M0a8XA58Q2grB1IA;*NO74p^6-(TfeaXb}%M1cg<6Sy+ zlc`_&_~gt$^s^JQ1JH~2%!1Dr_?u_m$89~cZa%i-kS}Q<)1!W-XabuH??3!&{Kg(9x>`EW$9B=kd_B!2%1(i+J|hNXHV{ zrMZhq7T3{W7X(&j6$?5SINJ-^`Nh?2&RESYCfAURf|6d5NP?5Pt|}4NatWT8^=wOR z{ZYJ~XtP4D(sN75-oq=2MO83sT@;yMQ*!8n)|nR6mlN$^$Eu|i0hw00(;C6@TyBvs z6i8-E>GMfLJ|Bo~SjN+0g8Y5qVmiCJW?WdwUdWJ+l9(1-ddKsBs;0A7|FUp}T8XqVAO~CXvV`E(BE_>IB)gF9)L(9G<(w)bD@m&Q;4RvKU3*aI zw%pmJWRkZP)>2rPVdT=tcy4YP0P%usG=A#zq(TMNQG-LvAVnC9bC^6Vc+A1AoMh5= zqZ1jyNxr4kb3$oS?JUQPx2z||LUL*DVaSv?pFN|P`T8~P-HhJG9AC%c$p&292yDb$d`<}4ioN&O$&Ilb#M7y2FLH?GtAy_{ZTFS*saHI(MGlKP&gDG4v&Nn zgb#*C!{P8v;X~n@!-vDSh93`wKNJdoI28U!DEvey{A4KnR4Dw>Q26Ok_+z2)$3x+t z357oq3jb^<{Bxo3CqtTc7-`7Q2!33~*DKA@q0!K2N1CHZbM*1h=!Zh19}bOvBsBU& zX!Oa@=u@H5ZfV{j6U5*5;X8Nyu_s2J9DXYFb3;EA>7P*YKf&_e?HT=3dtC+o4POIf);0$65LM>Ui`9wdaFU2*=;QL93Ua z5$(0_|CJKPtJm6h5GJYlXGn9xL$2^J!>3lvKf^Bgh%0=+6+Y++k1~GLD)?vA1rNKz zH@VWkN&A09epbL>82#H9mHZ7Of4}DlhqPaDgom|99pMoz=?EXtPCCK|wPTL(sP?zY zB@E@a@_Y zj_{kbD~|9j+L|MLtM;#v9}QXUJ*8<&_)GZoCVdD)7|CnV0ZyaZ zo%l=g5r6z+e<`0{=|l*QblxNI&eC5cof5*KyELsre{a(?76x+`Mq(`dHW5B1!fzL0 zD1pH-)G++xA`E4*FqFXHcZ%?vMEIQ|d{l%ZBK#HzaSBG-seB8T6MX2JP3;tns8)U* ze@pTgCby@UXJ3OoJ)xaKMER85pfH$A75)x9xiJ=CHCD`yJs{rrsv83MU}(Vi0_3^2 z#pJ?SKumWbFZ@fNqPNg+H&QzVW6IdxFr~-f@+mca^1st8f6&yN(c~hg3g;O{y=)e| zfY?TYGZg{%0 zWpn2f=NEYJG=hsuW2-bT8%xg5&5W%jADkJZrH`4h4&F9&EOdM5Ekkz;kqLvJ5CF?46>?xC?E3HY`AtLc8r2k(*#?^T3p?2#YI`+q@%%I_frq>czz$~WV} zy9~S*A&8IU_dg;`{N(3P5s)y7lfVC4{8sT^Lg2F(B$W+&R^Y`1=o82o)hYQQe#GY< z@mI$GJK(AE$+X;fD-UVf;l}$n0r6HI)?Bt9XYS_rHQ)u2FZD<;ygv?zck0JA z?Xdv){e9qh$@hDpm34yHMBcAyM~5}--T3`3e5pKO#%LeG_a=PhXTsp|WG7Nt5FWLI zEqqnHv%sUeMtERr;bmQTSAj=19^s8DcySlrrxiR(N2W`%s_DL@$ahN@yz2_ytzGcG zr{Gbq<(F>wvaJ`=n;+gC3LeZ-U%ZnF9?Vl;ycq=#W~wjVqJnpO7rciQJeai>zqjHy zm81NWE^FFV*%%Qie^Q=Qyszgq?VJ)J@#rt2>-fVy_rTBAPs#xPN<8v?MCaDIXRqGA zz2Xz6r{VSspWeQ`w2!j{E#F>GYfoxt|G0kc3;3>nV?rbURiV_^uCE^Xlk16h4nO-h ze_lTqO08Yjj-36*kT!o^8y?h`jUwq*^`X|XN zn2q%p3RZZ2_^X{5uK|Peo;v}~$A_Q&o|4{&=0h(L&C%x<2#R#SBRGETx^YB>{>k<1 zsuQ|!;y35Dm$Wes`AaLEqklvk>*wa~n@hhq|5sl<%jEwy_)R?bk!Mz4)eisJD+iO>r@r#a(EG{D*YGnF&-+8hUwQT1 zQ_mbu{n__s9zXi)+K+tc+0^ByF8}MxZ%!Y~4_#h;^^Tj~nbPh$J3*XoXaE1kYq>)| zmYPqcQ<;?Z%M_nU9ZrAcl~D34uZ-kFzeh0#{_#jE^l9zh6EA$M^z=FH{=+Y5k+a_( zJ$vw(=dZu|QEPl>e$xn_%J1lN_OGGRO+-h&-YlGXkcGMW-4A}?nZJGQ)uYc- z9^MHLZ@0oD+R6JyUi!7WZ%g0Cyqt}`c3AuE*W%&N{q3uNb8l*b`AdsOzWB=U<%6%q zwJ*MMAbj^bW>bqSK605ns2yf>T7=}JS}f*;H2aFYH^TPq_@2+|#pK#za&7@Q$ws5r zh>!z7Trey*F|muZaGRZbz2bXwhltnF=d_b2UeNBc^T~dlyaRsQM$eK4j;COR+|6Ud zFCgZ%(2y=Q z${bJ%cAp~qme=!dzvejYcQOm!+9+YYV4;p4ljJ5lMEy|Qz4+dTZxY`ZU(xOgr;efr zA73ohXeoTDgue=$FW^i49DN9fzF1aaV=_gnu*(RmtK36kM`bTpe-9%K`JplN zGQNM`(Z_4$7J{c{QeOod>Oy*R>B{~Z?aJ&{-^L8OJi2} zv##)q2xIBZf`7vm9zi8k;di>iGYDg8u0v;Xhi@gN zjjDG+(*DoAPnR|e6+O-OF5`Qn$8a@GT6=oE(^S{}ki50lLbgAB)eoMq+pQmMx;?=? zX%}XhCv6r1@6h=MO+fh}GrpUF&A6t~su}HS(cCCk%_0XfPsn+kRNKne>vV|%dz0(z zan11}POBMoG#97QnrGnF9fuOV+*EJCb2WCPw&OVWXkdE^SeS9*R?MFI&-R(E;ZDOi zHcPkg1nilOTBBed($aJzhuo3Vc4`xrHF?>2_ygCjmNNr6EzdW%gs!KVt|<&x;SMcD zrzc|fM*cyE{Sw5?{Z&<&IUPp|9boXywkI?1s2uF!po zl4|6>7j*TCigiR@9zWmrg6{VYwW1;UF1C0v3+HLQ9Db<;V*55QqICgm-wS$B-8xmK zckz4TQ7~S_csX$23%ZY2gWaf5cx=b`Q>e84-c#Q#W89+NW#i&C#ZlPIv$$EfL6Yu! zLEra+Zh8FP_kzyf7~J=Q9?*pF9I5E3hJ7#S+^adRI_-Nw?^c<*`mLsGy8B+x*<^VG z?isn$bMjCxtd@N*==oL~%Qd<*)VkItoJSqV%{!wX(7n6GW8Vw9=Tu6*R;&18?>bxc z$KUsYZi>dyMMwKy(1jy)ecuaurHu9CeJ|)O>6N{QpFG8vFLzPN^k)$_JD(@EmNz>{ z;hWTZy}%2zy9Yr}3NB!Osq~uxxeVELLB%ay-~P;5PWq+_m>28m^?fhsCT-3%ZKsin zMr1+ndqKbAp%vT(%#kbgeJ|+yUeNJ!l-1`;N96Rk%Wgmi+P)WbY;$Ad*=r4f1_L-! zw+3pO76-)a>Eyg8Lf2`Dl+1Ne63^yzm#-6FuCR$0cf851fvX1?`wIJB&@Gqg{5tEt z7j$~z&g!SEs-%ql9&Xt6eJ|+VTJvyy-NUcC)qVA9yxm!MvvKW0_29AZ1>L?$17yt?zv===)yK@w6Visk&>#z87?+mT{%iV{0*RNagE)EKkoAGF|2? z<6X$*#>)T=ci#&-DY~b0y-}i#<-{ECdudl+X zI-4`O{B!kXH0chm`(Dt!)-{xoD`4sDdqEd_o&BrshB$m4z&>!a4=-QKH4aR$6#=8Yj1i%uhwFf(BQ^pfL!^Xrrt%zwC@ES>-#>7lm4qRP6K1# z3%XMA_%s+hl>1)LUG-|;3p%wkdJo9a7k9e%?g5s&Rkp_nrDyNt=0T>GoIdDvPygy2C$?OJ zw91$N?u)zo5La;S9v;~IO^Gg2dYy*uDTQ>x-Cv89RQq1gaq^TqAK&+at`4#6x1*LY z0}m%C9bVOCMxx&M)@Q5pXz!g5|3Xf_{q(}Y=_-E7w z54*xQxx$BB;hSCI!>;fxuJEm{@DU~ty{XMVM_lluuJCQH@G(YD?@{y5F&F%}3x3=M zzg^pO=>OfW@I5a4dtKrCU18ltzvv35wG&Eu1U!caoQL7H%L%7c`G@Mnuojg;R!4?4>6MSynPF|xg2x%Zct?KT zr#@m0KgZ5+$Q2%Tg-5h|6#8N9fcBxAtt8=e>wvbYgookD&&#-pL1wW+yPY(FaF8IybGYp0A9cZxYNs9W+g$M5v=a{aF&F%p7IMIkyWq#Q>xxspVR)BumY+NP zCKvq8uJBu2;X7R6x4Ob_bA{jT3ZHO=-{A`1=?cHo6^^*Vce%oMyTb2sg~zo2P3Y%5 z>ew*6E;{w|ZtYJL{S9eT+V45S)7mE;;nP~%5uVY0+!3DD<{aS%w0j)kAJcAegx{lm z$8vr~z0(=(e|3c4tG(a|{{!u}9pSUu&p5(!+6NrrdF_%ToY2lV!VB8}HOdQFc!gq(qwO6U56`x^v#B%a?hbOep1E1c`Cx02_ z$NedU$rmE|a-eVqVe+j>ew8TvW`utXzkfu8Up@f;y7*0gl?eX32!Diri*Oa;U&3$l zt3>cAg#U#S{#$hMUqzUF0ulVbNBEmc_-7D400AX@4dHhx;kO_>i!k{YBKlW`d43R$ z@R0Ve9O01mNfAai03X)=gHm3%h3?Vr16+P?3njJxL2){8Tj-qj6OM37yB7tGfS?WhP-w{$FYllB^Z5Iqkc(!MOhRG*H8Zq`04!kqrF z_NyYy%kLKLBaZN`T1AA(hB*d@^bb1VN3~f;_%`iM5$5H4OdD~8k89sRd$Z-cU3;IR zk7M|Khbuhf3X?xx`62v2c7=c46@JPUuDQbRSHib}-?9=W{^wlbm@6D{g>Q9*|4s^v zzr^qVb%p=EEBs5SPsD<{g}X!dYTrghqcBJj*0p&7C;u6Dhwj&2#9#Tj8%Y032Jn}{ zpH{+mA*_f8$ZOxHc6JC2O#VGd;osA=Q}p-0*0i(q_qQ}{jsE@)x06DD03WCbhd#;W zI`sSEFB&G2&<_2s`1@Jj?hpMp+&|x;&%n0~!JpwikPrPc?r$cv&hty@GWy>Z;eXEC zJ<*d~7T&X+@r+Jn_P%K#<8xnJ{EdmfXT{(5iNEg^e;37H5)PmHGU6}XRM6+X1@ZSi z;%`d)T@inm#NQeIH}r?xe{ASq@_dAz6Yy>E_nP?o824$7V%92%3f(2b_lfYkMEFNV z_}wCWzX;zW$^l`p($M{APt#w7KOw@uD#E`e!lWXCe@28qC&Hf>;V+5smqqv`5q?>O zuZ!@vMEH9m{C6T8Mg=4Ohv_fmxkH3ci10}fzF&k(L{}8~LAkN8DZ(f}7TyqHlp_mo zitt$xMr4Kfpj;WeEW#*X7JgKO7e)Ar2&23i9K?(s<<7!eB8>89;i?Fu9jH$-?zgqtEfBf>u~!l)k%{~w7k>In<~f(So`Oj16PucP$$kMQ3q z_>(`CZ?zib^>)i_YNwj5Mk~LLza{yrVOCD%8(RikvKZTid<7d@8@2K&+IMC?hK-_G zG2v|n2b;FaRrsAL8m&^p%onv&L|Qc0+nWY^6pcp|YSm_|m~Z6`;J;`EHnOag4z zam^x~+TKnkXQT(4^h!2nM5i~})k3RWs~R9}nO9rsOlmu`odjkwxxIEiXCxFNqRK;wXEu(3|Cr$}>q&uMXcC$pjbeLP$PH3%;EY!Aqz>n6-RW;LUvgA0n zOS%l~o#-Y6Zo$`UhcpE6&k2enf6dq`qoA-6UaJlGqW)G5wR*(;O=}ht9F%8Y0QS!I%Rm*i|C|P6N;@`BS`JYP8ost zZPm8Tfc!G&w*#@HrV@lD@jJyD1zH^3HEC)|!L3u7Dkg7GDnyi_s5<7>IvU{B77C$p zRsJ%!iIm5h+tF$MTbpl}E5$jh&5w=c7MG25c5XX9mK@8BEsUKXn;*-LolY)~!3R`% zaxD2!4nCkLki~z?b7Pt0*xUn4vDk&Bc=Wym&Pt+ zli7>YV?UM6oll%!;K9=fE-sC&W;1h%a#?q_$LE9~)aUk>_S>Yz$s~vGMMTL{CMLJ9)Iat)|w7gRFAlirFw&k5p?e z!|_#q(|oXPw#^KjC_7_T%pF(EIkTlv7iHv|O|#K5t$oh+$vNM zd?a_#B{S7!%EW9|_B{*H=At$y_%VCnw~Uq%4hOXi%e*03OD>3t)yq? znsg(_srOR23m(xZtCNj(0ZlC#jn$f&M!D9&xg(?XXr`1oU$7WWEo1Ds3i**O10Arj z*{B<8$3ND)LHF4Jcb!f@9mlQ{>8I(V1~s<~!-&QV=@ZOA%{F5B+4$6yIStSwQ--m& z_7I9W0PbnvCNE|en|)wMr-Sj1PUTy*t#ZMj!z~7m2W2wbStC$FPEw3uAnlK^Xco|g zRX><%^-VV!Bf5ZjoECY+Nh_pRDQ{(3eWoZVTe~5IsFhac(SWkXY*{B`{bsOGx`Nd5 z)oX#1ld2Jvl}cbrDJVKg6130k!F20`YC&{`{qzb!%#%KQvmh+{=~K8l zaU*POpDuA~0&UW>=Z~NEg~WX!Q9sD!j4x!$7XnklTejG&FJ#&mGU*HP)j`x(2T@-g zM16JOtAZ(iGtxQtQO!u_yvG4?&UsXjI^R*_U9*Y~5I0uUXlst+j@x{f z$vvhkDIP7he$}tJD=SsdPKS1_(F1_q)etXF8p2__{P9z+2h*Lf0MPu6&G;Ou! zMuATfifeGzp*=c!rc3+n6zn%`tO&;W3U$Kxt&O#`xsPMPg-sW-xNA@@V24bLvI~zisHw(Azida()~|}Q}I6IgZFh89trMMZnUome)SLIFMSRJFO0v`&ClX;K_RH zhj&8Y9pLPI`HcxYSr`2H-7oNN>%lKB@UV5rK7Rb(Bk*L|`Qa@HJb5(74{u4}-QFYJ zoWQ%O2j2Sy9(Aeo@k_TT@MIbL;Z+3Q5zfw+UrXQ}?}7K2z&q9h?+JlNb&Ea-vd`0~ zzf_;G?ZG~u0N}j%O@9cF;6H`0EOY$SUK0EW7h7};k8rW=!0GvQ7bHrTYNV zRr!4jcvJ_7-yaG*;z#Y8wKu`{eKZ2flUcTuFP6B0f$-F5t?e8^7*cr6*gUkP*LeK8>33_747{5}IbI`1Yw@~1o9 zucPDpd5MI-et2~h?h^sdBll*Saj$oBgrBk}$m zf~x6O6n+#h@xJK7!|JOgAC18h?{{2yk12R$OGvz*b>Tgs;8DLX@ft3?PXO;E;FJ$k z9Sbk(!uvyoAL&=}JMF^zyn=@!wD9PRgQ}M=0`CsMDP0=-CBOdyu%9KTe{%guHaF=Wj@^Uolx-J+68Y+!K3+} zAHVw*Jem*t;l&la6J7A$qu{-x3*Lf)cV`#8B?a%DUGQ=WUZe}&`xU&qy5JQRyt}*L zRTR8;b-`;Xcw-7)4Zqd;{21_Ly{A6ZuRK1b@Vl=I-mfWm<6ZE6OTnXlOQ!pi_^rzK z8Q@X-rgj%-S=DOfLrr^zY!TW@Qm*|4`YYN^%7rf6Xc*!n!pI7iw zUGToF;GI+OsIO7m<;x1*qJl?b1g4nQ=Uc%0t`dP^mwjj~R-(19{}-BejSL9!k$ChM zcy$^7@W(XmcVqy6B_6**PDegY)$~Xt5}k_8#HS{w;xqU?F%eb%pPr6KBJtSNG(h-V zKJ?ScrPR=n*v0J@9H-uv^o?ON`3A6>XARW zo_Oc*vw!pF^>d-r+I8*7*>4PK^VhZE;b;FEaYvuyv5{{KjUYBbu}7bmu^M7OF+cp` z3*XT{sYQ-HZ)5$1f)$=0{%R-2Yrx>V=T3n0@!@B`r=<6x`Or&5bM*NIf+F4T2##O7 zZX8jee{wy$>Vz(w_|19kC2fpD{?bb4=pPZs`nkC~d3xVvc_w}~1T@eFhmbZTWT>Rj zlnz~f;XB4BGuJi!=F%_D|J7H|GWov^e&esadhXq;Pdqbo?dYpRM~-}T<{jVv>;Lrq zho05$zWuJqBK?lMFOsIe95QoNJ30Q=t+@87%n_;0=T{(~n|g!9Gk zX+zIETYL4kL-(@qS6Qgf+D>QBF?MG5Efv-mYczqAP9pZ)f)AGu*rZ zP-Lb)@=R#)`RlKKlvM=BfA2?#jtw>Yb@yNZpc}u_V?`hF%CqhMz&IA1Qx!=$l{tKa4=yO~@N1v}hH^O8%pxyC8{rO1cj%PU} zQaqWeqh539T_rcZc9P*Mv?OapP?O#{J>jXeq1O&;4<)qM;s@W9nqbtC;?SKV&`>I?n;g!KJ2fEY%{)iI3 zjNde`lJpR_?@os48k;zy^OC~A44~w zK9VlvhiuXL!ue~m^+%E;e--?ectA~zXo4?tB zM6Zv2Xuc~yr|@I$_+w9uJURRnH1oRXgzByQ&|28s@t=C4TiW5Fa46i-SB246g&z-v zKNJdoI28U!DEvey{A4KnR46=1Uv(quW54;`%f9&sC2d+m?N!bZ=}5bdLy~4>GIDaA zZl*;hCnoNVi8o2ve#|1kB7ZBHL6+DSMUM%MkY}e~p9BH1xa$F3Ng?jsp zbr=&zGZD3cC|rNrjvLvGfxB>sst7^pAj=8X&4v~g+Km|rpGmyKAA9+hX0 z8j{zU9`90io+fqALTgA77jU=W5c}zi%Lg z<2sVi_cYTth25HpPEW+{k4~JP1SFWc^7TUV4BiyRE#aM7M&4{MVy0JMl zK%FTRcn&ruSPl>*F{vP%xH3qWXW4yX)Bu8PR@)Jh!mOLs;_FqQR5v{|$JAtLDKfqa z4X@H_9?(%q#p};!PU*et9o?43#oJRQdR0?>SyTP37q*&Z=s|h-oyAB$F^Sc+T=F4f z*@01Pl()@>lgiwtTIfLIQ951MY(st}3F%GMGg40_=W-X;lE(Z}vL}MRUh!tFav>z0 z^#Wy-w}%`Z$o0IB!#+he#uax$x61|B^V%|d4z^9^nXGs6951-I0zbGQqA%(#iL28> zRai)`?vhL|)&i*BGesiRt#_Yyoj$9xyQL0Vc-|Rc{x)}=H1pYBs5Oe^nz6^6^ybdq zi3MhQsZic?hI+A`uNZ|=8U1&!w%bMjx~f7UD@LJ0rH!FyPZ?u$*>i?BNK$`ao@z(e zk5;*F*}}%=9;<-0g1s-Uo#r^|#a>nb!SMzZnB=^tjn-zWlkb8(EH#DmPIKdiF%CXb z2Cl|V$@iut@hHV$DgXm%lr1}*{&|`k-7@Q7<@85sWOL5v-}`3H9?PgTF(u2_TX}l6 zr+dDaE~PWQG4#q#xjxPe+pI~mTTdCh6pcBsTJy>U?L`9^_R;MQC) zFuCq_?bH{gp0D>9i~Yo=bZNBQrIsynyGa2*P223d9s5 z1YvCSI*if5GbMS|T6@3?4jjroI_W@aVtn*EO|}OuG~MDw9@O)VX0yle)K$PiGiV7j zK*lT{Ju*}Ub9Dnju3yaM=TFwDJ-ZPoK-AgX87`qZY7WCKsY(KW7^*LuPAZnJJ$?8NZeGO;-6)zR2+eI09UJy16C zK7FXd1~_`6lwaw|3@ePSin-xqG$zRGyQ*sRHJuny=zXQ#?XC zj_N3uQ+sOJi^x%(ZVa#BwbN6;0W=~DI-S{`HZ}?ycp%MZVyhHk7a`F1tRjyC-M?rU25qUZ5)n@Tp6)#jSrRN9Zv%R%w zR^a5gCzm!Jz4aO2l_F(W-A8$Q%;3lY8RIGA-nD@qJZ=R}o*^?5@7z~vjr>mDr(YI8 zo&I)N!|y=TxAHz~$(^Y6l8?qEYBzI<#t1mc_0F0A>Sb)=J|Zg!tc&cK zUiTqbvXfXe_H>uu!t`BOkvw}M2=lvpdX|kow{|X>!_t~_8`bLNWU8I`a>Wm%ld)9X zJ2|UE>H)@@PQE_gb!4+xIdC0;eiG^0xO~zQeOA|n8=I6=H@;;yOXI%FT|UTsl-?a_ zxAD_2x&HEHaTzb=E8{GeY+rty?v?c_g093m&d5}^eP&G-rEdN55& zta1y?itCkC50Y_q?x0eu`B>E!Z?E)hVnqXt;rNZ=*u#7gy!UGG_;{OB+u z`0Vp_mAm^KraP$x-9^o?i*yjJ2kg|mbSC80AG%$(0cf|Wt9>M7FJ1qXe;R%^jP z%-45Sgidi3X8Jj^YBu~1%k(8-s*&HM18QA%g8Jf@&MYR31^6}a+qLhD+wxpuH}%M+ zIJ_zEv&GYwFe^SgZ~Za3=woE`#f3k(KY(iHabCr2tl^NPpSc)F9y;9!zaN=K4NHpb z$fnmqUO-lU8(M+MyRU8pVzaQApow!9$HoRy%wQE4)H*q6n3;fkl_{f_UD>TCB35Rr zWHzw3F+hDGHn2?Df!{Wb`_(_b@9uE?DeU!|=>bv+L>qJ<5qpM86SLRV{rhA9H1 z^Bc1ySeK`+d_?ZRlV{2ex^KB<@cVAPh)wL(jeA{&bmvL*UTHO2 zSK|S2oQL>4gaDr@&*`xr?pn@yX08h!rmA!WGl-Zv*!C-ip6$F-*i9Oa-nW{km~39e zvINNujj~Dy;av+9QNd3H+dNXzXu->Z5PO>$gb53SKbsU#GU+0mz=BeK?pq8iTfek zot!dRIyc{O(z~zZJ;#TD9I)VDbqz^W5Is_K6=)Dcey`ibp6z60`7ud zb_a=vFU2S0lg?qJCqK50-nVLZSCo>99S8Fk>RccTo&%(A^UyEhg;sUZV%L27?Nls{I_1GpymB3TFL~FLX}5AI{ODX}Bi|^y zo;KK1&K)PV_LjT*5La;Sxz*LB#Nu3fh4~G2Ux^IP$LkPNPikBr@7yX0Or_5!v(D|O z{z&ypnLb;pl$WKf^Xng$oAmygi<4Ce$FT>c-;I&rlwzPVDEPDjzx6 z?=?TqlbOM*PzGg&ODNd~cUuQ-2L0x+&w}c^f3pZ67+ziqYz?^S^vyb6@>p-TTCQtw zU9@cTp!KnGtB-EkgH+EgT?|@pyvPd;=Rw>41jooyyW5IzxAA05&~olbmy_#r=i{@}(f+w?lp9++ zdDmiBAn_%o9-o|yJ1;f%O%MMH0qr$A|4RDt$(e!ZXD4O{pwIDRC@}8d2=eN@02&nEOmOqkUcnu{13vzS_yAg z>Cr{HOj6Y8Vhz9Ed1JZjW)+VvEEssu&Y-`>TsE6r%NfgAEc79m%3LtWd3bUqcLp8a zf_wpqUKL;whOs=K1R@J8BroEPMk5_dWS8bHCRtoZgIy32YU00QeYq^;1aSX2eG)WUyn^Qi^~~tK4agV0kXL$QKGE_5aV_yTHeBoOgmX1CSVk4}lL!ltfcQ zY9vzlAn`Pe7=h| z&L&i1WtE3QCTBZJ)^VuB$@#L*hI^Zf6|XN#dF>6e=de7nOpxctPYk8TCXC~wspI2RM+sbDR=vagpIXzY z@gX%)QEkKHlSBQ-5)&$N{LvAu9v#ecA|cs?wApUrI24Vll_lSJSg=k}?-RYFsows{ zp|Mc|Mh1>2jMUKM_%lBAP$!h4W~m@BnMmanN#F@`Xv`P^+e+`zL`qF1**h{c{1|;2 zbbw;pI)jRvNDL=>QwcysTZy(bm#G!cG6MPFYhF^R=oU${7$T+Psml7BoESZ-rp;TD zx;}J^YoOeF(CFoSr-l;=^IG9o3Li3z$srVcvUdalf(faktBov&S{Xyt(FKPqgDS!p z?8U>wfWtGm5}|z2iGpA!-|*N`(S)+v`GvrB%YI@EB!+t*L!SDNr5;l9kR0w!iEG8W zuEqW7%dqwFy=C8Y?!7X%tT7qaE1$-P=!({YueCN|Gt}y^;<`X+2yb%H)wLBCa+^> zp^t2Jo5wmWe7z<&X>vr9H)wLRCU4Z_O`5z}lecK{O`6=I$y+sfny{$t)ooyhH2JV4 z6OVKQJ5o`ehZR0H77j7H9MSfzO8f@4j(x;tqtO^6i>@ zhbHgRZY;ku2j6^7#9;`1`f+RxP}hofZ1WptFIsY2j_`$3!??{|zjz zg~!=DML3NSA%t&%Ors+GNdAsOU>RZ$u&>$Vcd$RO$q%v@ZSq6x<2L!7tYnjah&^tT zdsvT6?q&Db53>ht z@-ep8CJ(d!vq|QL>bpa$Z(Z(W&)M)@8eW$Vvd4j^wjwUCZQ(|?7c%jJ5?2Jt-@uLV zZk!XZ7sLgDX#`~f-_GHwyz>NI)1DEtc`TK^42{t)EXAro&G zg^xl0FN%CKdF9X5HC{jj(nLM`+)u^u7kxEx`(3z;~;wuRBzgiM#o zws151JB-hiU*gEw7T(CdBxJMxHnEq4+{VKNWh_e@-FDmg#R+2}^n{QD+X#PX9KR5sH<~Y&(1;+N1|7(mrOzu}0dz{=aGPXeO zpE3qYB-Z?8#y(8$UoiG5xM7gdy+AHFF+M}?ADQWgKaYAB{=Z8uNVPAM3!Y=T4tM{7 zIet+(G{dHJM#)7wJYA#{6aG9L{#4%P-!tPkgJ_VK131#xjA=ae_vYUhGAfbA%VrE* zQF4J>PcABp$3wdJko@P2wTp0E_FNB72l_bvvT%P#xbUazwE2(C@wEBhGj<=zUoyEh zoBssk6y)&#!Pqdle_5G7uK$uK4=P9IpW3(iGXCJW@14S>K?BEqN#ULl?gPT5#Bkg< zF5HvC?Gf(7!tE2Tc)YolJr1+mR!gm74q{!{*;hk6!NbK`4u6f3VHn3g#0BT ze^tm|6Y?8E{-%(x3;DZ3j^IL}^f!@<{OlC+E+Ov|@_r%DQM?})h|-hlTtRA)|lr@Q(@^{e;UO6EgY>mp?A#Q6c|?kkNm5_=`eDKjQMg z5ieTe^e=CcJ>o6j>YAno8*@xO4IhF9X_UGE+;Z4Q{H7wUGx!%dBK)R=AjL zGhbE^F%9UIN(Pv@}=1nwP=Zj0~90I^&=L8`<+*d7)A} zEX5SelpO-S63&7oiukdO!qUP5ULsej&cb||Te3XNWY(sdkyXKq#KT;QJA-#DSQIo% zU76$zxP9Cc6`?N4icpt?r%}yT!p7NbY0mtJq%sdSqzE=1?>J=EmT0f}bavs1ia>56 z$Kd%}MrS%V&pQ>_`i1Qe)&|-x1N2p5m6Mg)jK@d2O@5$`_5@J}JwhZw9S3HY7Wn51 z#tc4n7#dBr8%L%WVbOG@)X_dPo?ISZPNWVPFkO&XhU-VsbUK%-uBZ(ZWNFrhwD2+t zR|oZqsbZ1Ynin4_qdRj8MXW6|KV?w9P!)w0d6ro&&XvzQy3KReN3Y#_t*b5;n;aZ5 zhEl!DU9m)LJT?$J7VC?pVuunVF|dqf55y8DC&4mCLJEIIdSl~>SnmVFot?*ryE={! zcXq^1J}}(T5lg`*1)mgr$e;uMJ{mioN~BJ7$KIQoJl20~z!VQb92|~~rN&`ZAeQLs zJsg`zJaRZjFT4)N61{yx%bjdEI~9vf5MNWV6pMi{3)?OdhwRTs<|93#--cZ?G_Le&YQ)?Lwm6_PC#jK5Yi$<n%S_c$&gUo~PSikJsF zDW>nTc8juNMA5pVF}-lEh9qSr ziMY934RK|5F+NguYc6InQ>rOmyQrSCg~Q`>bADzG-{PMv9Aw{}nPCpISvM^movIf5q?ba< zk9W4IutSEn2z>E^!ZQxB-OG9vFE@ z+z1w+)%-mVf!0XnA#v>*t^_$EL2x1RqeDygNd!n81dup-7o(7Y$cJfK&ZpN!+II8JBd^8txOoIkoRm4fhK!>C*Lu^5&m{OUFgvs6TJu zQn}CSxK{*D_I-%_&~cXq4%@Z(;f8xn;BKyhyCQHj64BwN@2dhQ+s+MlRp4ZsxZ&Oq zxLeF*UDLfLaI#I@^j#OYo2ux;);8WAc)iUJH+>O-ljEx!u0`PBc5%Du2;pkFmz8w!n%7GAgTSfjUI9*~Mf&8q zHEsxxuZVPMoz=92bTk+~Kc>q1?;yQ4GxIec(1>0D95~?pfgc)XR5$>RZ7;5`^4oj5ctveP2l|0 zOAa?8KRDVi?WbN&;Rb`(w$|a+zSn@eV4>XGw}czQvp#U&1EcxUT}&^Jp0;bCJ#g0*+-E4rr{MZLa4#r08k61H?V^Gk@W5SGa0w6G z6$O{{z+F{vM?G-Y6x^T(jwXMyUk!QSS`^&F9=NE2JLZ9FS8&4~xE=*J;(;4iaH9(D zHk>!$Cy!IWEh`?Fj_`x#6pA?ue%Q8yuH0c`P&T}DbWK5Iu3OM7mc23eqUlZ845{Fq;sF8my*h34vS+Q%>@|3 zdf7W!&u{0CUdC_i8|^HQj?wz}*N)zlynEAuR&P$l*FLEFT>U!FH2*_+Y)ala$nN=@>rXz% z<_;z|Acq%|9kv{9_|D~b&%G2CIigfITzUNZJq%c$n}`Te{hqxRip(6m>7`fu%DMZG zwpeD)%6VydnM$^PnC)qN^E%ht_?=hsufEaJ!}cKL5+U~vwM5^4oi*+migGtP)Xv>I zhfZ;KXcvW=fA1K|bHCe%$j|&cw42U9#Q%PH_ft5(`C&ztp}B zSJ~AL{N91z-S{Q(djP+!_#MV?J$|?1w-3Mk%eM@NQLcTWT$h*j%{7YJBmWidKWFnh z&;4Gs`MtsY-r#<(zLD>d_0sZkoMFzV=#r&^BTGIJVtJlaLxO8xQCvX$e*5v z$ff5UayJXtyqv>5^gO~E!#(7X%hQF+(}l~^h1)2?dAg8!x^Q{AaB03z@p<}idHQg9 z`fz#raC!Q0dHQg9`jK!CMQ3n%`fz#raC!Q08$~!zA2LrLE>9nBM1=G7A@lU%^7P^I z^x^XK;qvt1^7J>E>5*=d=^jAyZWaxh=^#^-uXf?b(-eL*pCKIAC;aF;0`lX!g*=Go)dmlZt3?L`8Aqxsb1(u-zJcsl*w%ueiT>wui%_;RDaU%Jo!aT zKk0v&{7$kSN{gSf9>z|E@h8e&f!l*0m78?npyF=fZPFex`yy2u4yq5TCti-3aL=>& zL0mt8KlD)8Lz#nLi|{9W6hGcBhncCX2Ocmvji7EL=fjcrha*pgBOeGyE`%dbha=B~ zBYx}l!&TB;tM;TdCV9|vXz%v-UI>3Yt>7UuoKL3R; ze%ZU;*D4=!%%SW=c|Ld@3?mO;J_T9r-)g(BRr-{sJbn%*ecM+qM4oPXX8i}(J=^%9 zh7bR9w8v8}`JjA)jxoQufKPZHh+yTLC#+6Inn?&+zXpKvQj$7V%BlOa`Bj zWM)kBNT-RYm_BcsPv`Tr6(64-O>v^wRx-F`keN9cR4P7%#~c{gY6TMcg1~QKO6a%;$;Oy6PKW5{T;V=G9Gdt5#7R-R+(GJKD)W zm(SWt=ckJg!6+_18KDmy%4b~nau!U@Of7F+MVOv8OEBBcO8^nsJOVSDtwnsUR03xf z|9%XHv?%2C!cvrSk%8sqneS73QqOegX1tcHN{Y6Qp@PR~?m=z%g2UX3=g9y0)ls%kb_hvn}i-uQs;d#&a$^-=V$g zq=_#OY?uX@Y4+lEQ~SF|Hf);W#j|UdEhvl6O=s6!VSI*|x`|q4?NvKjgRh}y@`lxG z6qn+vySl4FM>F^J=hU5xa+TdFE=n+Kr!!ldoZf&+I9qJRrDf;Jt1q)c1S9S05FtMu+wIWtg}2nlJj&foJVi>+p4h_soUR zP)7&it)Z%k=L=aFnXk7{W>XUh-WuqFoq}wYLE2X}aXs;TzRF~+HeJL34lCKkDz_(3 zrS%qYEedAos8S$rCSn;HhjEc}hLoK9fDDauD@_%AkJeaJiHrA+5Bb#@@167wC2K!! z_XLMrh?}-=_3|bUqx=1n2|K@(S826)@xJ~ec2eM)A|E~CGHAJ%Fpk^~`L9NqUmhzy zm^jkWUUMBC?;9So(@Xj(B##vzA9uNHo78SpPUrlXEU?Czj0?kjIoy-vn$|i^qxjCr zl*8jwSZi|{YZb_B+GPy2W8(dD>Cvjnu)tW#WoBI_4T?qy1lN^kj6!-oLzk|bMk_oH zQZ=jvXVR_Hxhzgxvg(SjJHFRCi8TV5G%g~Gtp&21j$=-#%%ZNf9*bJEY8}#q zS1XKn&n;KK8Fex3anr3v<_nApOqXOd99ljmTvhU%g? zw^)FAQkQXA1jfnbV~lg=Dq!*Xw98s@B{V{6L`ma^wyq!%7|-GrKCFVc zG{1#faLKX);6r59^yG_i=gN}mB#PGQd?Izu=Zcb61$aJ|$edYobd#bHR8ZdetHjF{ zKfxm99Nij_ss!UjMLOT=d1td!*|0XDmP9-+E|;|YOeD%tsj6G&GsU@9*X1r3uz8nW zT~x38r(1HhmCMr7I+xD1@>25m@~vbAvRV^(Mvh~L%)&BubT~Z{Sux|*nNtShH7TgF zYHOtwFQTaC49xPYmQ9B!t$g1>ZgJ6NR&D8aO0OJQsR6FA^~PwdGL!S0S${p!p|m-l?0`SyN>@s4VRuA*m@o3x%<_c^FJ)tMLrx`!7Z9q)BnNU#d%)ICMo zaiJmJx41}#sMGmXHK9E_in91o+Ax=Oxt-RO!(<_Sn)au8ya}pF-_ZDAzcG-R#y+^! z^Z>2MBfb4=p#}G!HBd7O>P+uJxq6?9kDhRuWYkp4liZMD9ogx_ew9pN0$U{Ari;Gv zLz^2H7mRVd<5-;L8#Y&6LD7|0}nt-p0kt*WmpioEESekGX z?p+H#lf$XH)bOpF#xRy0*GNsgzkkGiWzJ`Hmvbf6@nE;e zb5n~2V>%79v}>g`HQ3vEu$xj?D~*$w3Y~G=XIy(_PUW!3oO4~TtX*NIw6a!3ot-PL zSs$ETSOzObT~i}lcgZb+2xuyuBdUtED)0Qv!kU$rbj4@uyARq5Y$@bgy*B^W-e;V2 zV^>0Rol-+gT1n|1mdf?I77JW;L>o-#NtcU`$;xdJEmlpFN9<-B2j?^Z2x2Jh-xoj#4T z-YzXHgVw@z6~YYkTwSE->C^T;g!cosoI%D%7#wG$r)Y7If9hz%$X8}I&x$t-@f?#OH!>d^~o;PE1y<2TB(l z3@7oZN}pi*D2fSpdP?`mMm$ydO<{F-&DCt?%}mQ4SvCpLO&B9x#>gRGMRmxw({*0? zI@G4UGFWEE>1}CMv=+IebLD7l$vG&HUdK~I#-k%f->A_yVszpQbLIJYH5rSWn!$H5W?@(KQ_-pi36OeONBq&=i8lN0K;kVy7MV~I%cLvp#aokxJ&VbLl;tg1h zY6@h?YienBR@+G7p+*kOzT3`tab}h5n!aNb1uRdnH>%f67`$vtw>P@Ch@nN;v<5^q1bC=7n#P2$AxUTp|+KUHTJx2{a{)cwucD{|ob zVcad|YKtxsR`ZT$>uheO7(ZKtZ3eRN(8?2SEo5@|mORtSgX7(YrjDdD2Rq_tv$I(q zy%h_=+{__bpdKC8O8C+OnOvlgNoL~oNsakQ=#AAL&n&>`!hnH=Y=c~*HQ5L$o&Bld-V+J#S8>4(2-G-M z&&Q6NYLBP-2FFs9#@OUwVgku1kfBit5}MR?RSBG!>^Bp$o>3O3o`5;SvMQ8nsCO8} zdu+6SP|cXNE{a0%M{?8!t%nVWRqrtWr`B|8d`L}HRNL_Qy#Dt0*e{@8v zM+f7aNJuszZMK^@4n?DCWyv=l7OYd$`$X?(s<(e~Xl&Ggk%8k0BQ^9m{)`VjgoRzI zSt`g$v&kJvm1s+I znOgBIBajci<|UPiZjm&LAyPV?s;s}siP58K+Po#H>+|CAYoOeF(CFoSr-l=WaUPYU z_>f@`g?DPQcLV_kI}djqJaDk1tBnkYS{Xyt(FKPqgDS!p?8U>wfWtGm5}|z2iGpA! z-|*N`(S)+v`GvrB%YI@EB!+t*L!SDNr5;l9kR0w!iEG8WuEuNLPrY3!4xAWT3? z*k@KEW4YS#i)2jNIzr4Yhc&rDlN;GDAU@d$HjhRvd>s!b+r8$oP77bp!=o~ot=Gbv zcsSXfHjgGPJi^1tRS>@=iB3Nvcg~B;hVMa%~p6958tANZ?VFk=ixVL z;Wt^~f6K#LwD1-yoHzy=z{qRQ-&QM}Y@|1UdE6ep%?dxv!?$bU+pTcoKxhDCx;_35 zE1Y-*8raQR_|5E}ME#oiyG0AXMGL=G3%}J0r)F#blY>3|om%*9TKH{NxS9U#TKMhk zYWb4F)w!Gfp-sM%{ac$HWj}3`_poy|c`q|;@?Gp8Wa5RO{BOhcw$Ubs*?$Hn1BKJ| zzAfCq{sb}|)L*xTo7v}tO#N?bcoX|YA)n{r8`-l$rv9}xyoD_a`2{X-W+#M9{cCIZ zCib9^sXuKEw{RX)oN``>t>K&5tsE=2kr&-Vw_*Hw z4iQOyip%TRqL8CpUeDesWV$DA3pcU*giQCqZQ%&pDrCCnZ3}N;VkipfW$#-Zn zaj(dO@YkdOm*l_HWY8E{2Zc+n5c1p$Sy2a{H{T-8%I2pSi;?>QlQ+Ei{ooiN8SY7P zFEF+s!U1K?Pn-NAZ+3KlP(<)~p|Lxj)=t;a@HMl)%ybl;ZPp!Tpqw8-*JYE{${H^Jf1g{0`wyaYe=@RDMSdPyWSsSL{rSufsIeCVqk+zx4)Y55#8!lmO+#_8|n`hYCSuBCP!W6S@ za>3ZhVTHSx0n-4!e9dsI7MO*J6y2ZvjLeF;=KxO%+@iYN|f{tI4CGRB9Gb6Fc$H4M;8i02X3HdQP#CBr;p<+sDe(8MEyWVb6* zz*ddyBEIax8wsRcSTRb-KjmV%I9ERJ=r+$;A1y%jS~VVvO%9G2L#f{7u2>>A9vg@q zi}l4)u|tWG7}z$l2V#knlVIB*A%#C9y|M8`toMQ8&d%e*T^+}VJ3C@09~kcFh^63@ zf=>!Q^l2mhJ{mioN~BJ7$KIQoJl20~z!VQb92|~~rN;4nT`bYpdpI_cc;s-5mVOS$ z61{yx%bjdEI~9vf5OYDX6pL}nktt@iEq{SyvVR!4#k0-C7LuU@1L(Wc4FO);M} zW^?#JsGJ_pFre5pS@smNmAqLhs|ZRKNMpH|DgpVk^UeX;&S~cW-o`xpR=VjK7c9?^ z*!jy01AHllVRUpFWjYgM+L-Rl9GL3t>_U(+F>%r#E^#6?=oi`14J56_oi5}JbpV;?V-p@#zaSgH8=8;G2Ry>)D8CnaL-GShrYw;1b^!T zw+o$_o`>Y&mhOJwc1jRjH{1Ylhkf9l1diHA9&Y+B07uU&@{l-6gPKXU?{mO8l|#q9 z;1hQdIGGluEzfm*pYw@(#Ua#WwiU_dIY< z`pDl7Jmf#?1NSN5&ilaa!f5M9-)CHK&8SFOmz3OobSl}VB+GN6OjmL3!0msO5auDn z{t2QSGbrR;cy2w9y8a=Y&)`S;s6T!MKUA4@eC>=mZrlSO!q5-V*e~Iy;`ZmtI9&1; z?kNrTBydsqkv?4V7VZh0tNK0#+@QcwdNSP+4fnUe?G!kQFL7AbvFZD+lI|uC+%Bvy z^dOw_M|WK}eeVK}>Wgq&Ja9QhA93=!>H8H0M|vfW?zd{ad=ofX-dj9yjkrNY5l;EL z)dLp;j_Q|iq}MIo{R-|j1$P(D)%_~k&Za~59^1w|hIO6Jd(>J5wc6;DT z3XZso-Sk~ha8VE3CluTs58P)I++Gjd=M)^(nam&6c>{j(_&jh0d2z#2o)Sm3itEl} z-n3rED&q(b974_Gua+76X(_;!`p%x6F{X3#ZHw_JKjb_2uI^~GqrJUD`3thsXtcAd z{Sbn1oN9hwVmKKJNlm14pQV?QntT^ea2@q=FrBlF=!va=e{F1F@B)wZ#uE6IJ?(^oRjm9;${^jrd+T#98W8eO@nf=MoXZI$D zl3jy;a-CfyjPVWD{EpW{&%e;O4)OLsd^kzIhp+zP!2jA8xiomKF>>Fh2fuy(kt65B zd(NG2d=q2CwWd(d?d;7+^B?|wD0%1q`0$%^JPzAO>2K-TbY&uW#PqrA_GCE9ewH*+ zXnXRh~!VQpab`UKPn*i|_jEVfVw?5bWfcuzh|`uv9&T3v_=<$d2% zhtnsw6v$kq-(&gYH~T3 z$*7bXkqsTNtEw!#vR3e9JxQH9U{`fzQcvTSmy4^ji0i@2V0MD0bQj7M|0H5P~=dThkSNz16{Lay>8&{QJyjKX= zRV^x3b21UItJ(%2t1Bt@eg}HjfL+z4)*R>$tMIj2!&kM7*ITvM9Jk!44mtvM)$+F* z)@{JM##Ud~W=zSAx{4N;^UQ!po(u$ADc`yz8vJ>TU>;WE~TGTe~{ZhTcfs0lTVgN?o-r z0(Mo$xt#xc3)ofFM>u=E1?;NWNa}x?O+H}RDluSJRqlx9V=&%O2JEU@zY5q@={h6J zUbfjqB~fRUVEMKRUoLU`;x)qUJJG8}4%k&s2JEW1a%HE(D^lh3KxfjESfvuJMGn|i z%@?GV-&{LXUBIr|pBNAnG6B14z^)436?BKHmI!ROIBoNXFeqSZ;(r5nRX%O2T2Iof zUfjlvT3cN^>j>CY<>wgkW?9)wU20CTd0OUet=O@(%C=QmW)~xx)f?3zM za5R7{XnOj77JhQew#}@GHHDhOO%0L8$hye-NK+&d*$`=tY;4*T+0t}A-1Po%(^KK5 z4}_a8gqxlYH$4+>`d~QnY&i0vaOA_`$VbAFkA@>33r9X4j{F3Sfw!BcWBK2mFw@(& z{p^JePe-0<`r!I!*L|q*!wnw^e>~K;y%a7sZ$I0&aeVt(C4xA8schaCwu;|;>sJ+- zEdG8LGU+yt5c`C6PWFdG>>p$hci(*LFBCZhjh_UbqL2>a9{i#bPTX_9smU*C@-v!T z&}5i5w+_v-NM)uxv(Yw zNpfK@`$ckLNc(f-!ie(~5q_0ig#QoWk1Alzuo=IJTo@~+dI2S($wdY`&pF^gDY$Ab zvTPd}+|3sjr!&POS$;N5rk!dGU(OU)q^mfSpPmPI*#dZX7MIfnR`w*89PS6ovDw)S zf{5v9Hd~lKn=XL)7^zR?7N?keS^_^A%pcFEb0DlT39ig|@aKf{Ha}86y;LZGj|{v~ znduBKiIHFAOY>~Dkja2wh!e9I^O^bS{5hg1D$BWoJN?iP4)cvSfsbQbnzS@GYT)V} zMduTAHv>2|8EJfw-fRm?+MC-s@y+fqQQwfwe1*gYlD|XpUf`182iX|!QZ7!qMCdq$ zpW@BtAjmKZm*+&OpyF~6t{f+XdC0H|-U~#0UV`9C+!)R=Tv*3ffNMt}+0qB422U54 zJ?B_a?dvx_W?t*Wu|T>ge`LS^F8own4mgT0xfmo)wOjKuJ(K@ zHo&g^zppfLEAR~V?_ocGU(@r=T;o$b=L{ujO!i!R<9yRqo=%khg3RdJ-@FpKi|u{) z(7QQq9czC5cVKyb^A)zY?^`WDRusPLuH^aI{v^Bh#aBYn$lmZCt^s;`zIEq7&$Zt< zf9BKsM7}A{zjr=#chB|4A3m~zzjr*aa&8yLbL;nJ8Nf;Vx-2Q%_uea)ud^4>C4Xl3 zo^W)-&k?$b-S+y)Pe&}Rxhp%aoj2BW=CqL=vdZ$>OY4v$_A?7sIU3n6>IbJTe&;>;yI#NF zYTr{Y-Li*jA8mW}?yIr{jVyens47huLzB!ipKDjO}vy%L$A&C?0yY(LNyjm zZshy`>v-5e^1pta`fHd)8ByJ-2juD5(+?Dj*%=C>^Rsv@Vx8yHMtZ3<$2w0N^97<0 z#c}xMTOW?>F_{e-*_JD2T|`fXqNhX~n7js!Z2gtZS2y!K5c|R5SIyoO;XaM5@ydFB z7EK<0Rn%t`7>o0n-PO1^vS%mpC0r6c?b6|w|N45%WiT{c=KTo$?(nO()Q}sqww!Zg z)|Ndtl7G78<)<#Tqs3&YPgtd9cZG00nk9bWJ6F^HaHQ`F+qdgd_+rbeA=|YWdOpmr z#ZG?hy$!ukYKxb(p$;38VTBvQ)MVD&R`L?~>wmu<~CS3#OhpdY!8>NQij`w1wz*(59R;k>);TtI5 zM4C(ltBghlChCY9mrrWdyNoQKJ=<~fb=YdN;AQMVZ4B-Gib~$F>ZJL{Ap!HlT-L>M zq0joS;8U2J&N^=Ea2khPI+gjMnA$c0^Ml!4XHTzPf9G||)jI8@s;{|(k^eQ!tfURN zVR=P$+<@!`%n!r^Z(h){2~j5j^Fu~_Rqc0}C9`({^8>f`-Wo7J*gwCi7^^+W1On!V zv(5wp;?`m^3gDGW$@_lbS;Z)QdxJs$Sn(^u~ zB&^p4%nt$cgJzjW>2;jbp=$pMm>;wn445A{S(#)`@V*7>sEY51t<{DKr2b8C1+pqY zyy$W6;xaw$Z4gXm)QXocu@JSwmWh>V>mKB+-3ktvA84i~xgN~Bw3Mn<9W`k=s@L?c zT-{D_yx%yL<638}4#W%9GV2*RK3y~xmR;CXte64wgHi*TWjrLc<`x%S-awXX&4F4W zV1B5y!0h=9<5`>KR;hLoI5b5$a+UeBcNY9z{Z8qNxwGJHSWOA+8sdG6i=`r{@bWJE zBK#CY5>Y71;zu(JnS$HylbVz!3+dDIxO~#I-D?d>JTyMoZwzFn1LlW-`9Usm`s$DY z^Fx^?geVe*5{bm&_D-YYpyBe8&R4aPs!VAvQ^328Ixg>k`9W^vvoSW*QKL3J@u7w3 z+|rB-&8n}4o){mlBR45Qwy*{&K*Hkw2FX`ZWM%^92aidL&4hBm{BR~$&&6Y_%&8m< zrsuN7dd5qe!hrc9V18JT(?OqHE>5fx0rNw^{D9B1<2Qs3B|eK8qS#<5-iQ?g=7)g! zArrUV%a%&nTs?~!He~_xgEAium>&u*PagsEL%{q{`FLDOd;xNdm4oq#$&cVW+{wa(X-03OZ3!mcGwC~)Q@R|uWc##Fmggvr+JvlKsmNG`VjFCgW^5T$fr}wE< zUY}M5%j`J4Ev<^yA_vS5<_pq*`GL$G)@;Lrni;k9HmCI$*zzRMi(SKLpGVb~X!@@u0T8Eq7MA>nk%T+&Ik@JGQD`1GVHk zu5aS|Sd$_iwT{3;S(GWvyEWC}G$K*sV*CEv3FD;U##>+GZ)d#^c*6%%4 zkKyyF)-f8tE!Cb$o+OW3SEhxAM|~^>ROH_G!?;__)fQbOtmYlh#4y!YgjJJxHc#di zT6vmWTU}4+YE*eTe}hV15Xg9|GowfcZhZW$5_9 zXMTXW(P^^H+l^lfe#HN9O1L+Y2Vw`(kVgzBz1!b=0n88V6wYrn2L&h$tb^>BpTh4( zr@7xsk+ENaO>;-yi-GOAhM^EAzW9FRX{VAWvY+0&{mBarPg5&=f9ga{KmX5={$Zv3 zukrMGA4D~rY~KFf-i6(#QzT9Z{J4r)$dE6QTwTSF0=hUNfZDN;z4;*k;zj3 zImmQvnMa7(!^1qB`l5M+weSWWUbd^>poKST@;Xgk&*M|On#X!AyorZXy_-i9D~bH~ zz@q`o0$Cwb*&EnKHZEks6OYS7HaX1p+vEne$tE|luQyOk^JoA|!JpgY_3W}uZeq79 zGDH2Y7jh3&gpj{~5_L!U3n71hW7Q?eTi6$D@=ffsHo1lUq)pz+&f4T{>_=_#CYG?t zo7n`)N7rf$zc9{zNXXQt+rnYiCS+>EZQ%yCMaY!jZ6Iv&q{)2XQQ|La;qTJqhc)?LP2Qr( z|4n8NF6Hk(YVsdx^1svMU)1D}X!5Kkk8AQhnym8p5YLa2UC!gP3;5=^XkYO6+)i>k zW5jmSe1x$RsK1lmZRB>C^-KCuwOn5xxu}m}A)g=@^>qqv7$hZB-=vrH z?0&%HL)ne`0<{ur-YeP(`eP(RKUDMlbG^v#B+1ZE*CpkDj$G)c>yGr7$c28c4|;Y` zIP^d@*F*O$YTrR}(VnBiJxMO`Q{)0qdZ=8_l8f}7BNyqtNG{s_H_1i1UxG{NT_G3s zL-`5cDR`Y)gd7zzGQ-2s8FPd~ez|;ykWr~zM(5?>Hw*b~LcT@FyM??RO4>jn(3UQh z3Rx_DXNs&1->sI?Q*h_x8I~d1W-?PtrwwjOgtfuLOhPb< zg<3{K&16=1LYajktc)1EGHI`gSs(PW(V)F{Tu(7GpU%%=fy`w7;{Mds2&@dCB%J(b zGP(3QV?LY1w?6n_d10ogXq(A6>03SRn94AgKj+3UcGxZ8pj$xa0oRarw~&rQt|3H) zhJnC1UC0~iwI1u}V9Hga_U~LKlQ(8_>C^0A5<8l0#Ig-yVzg5IsE<01R2oRXPMH#J zj!=em zg9!MF1MYT!2q%wSAb68H$WNZ%3=ri9$?+o!T#q;>N8*S_Qq@PeKXKr-3kjSo|Fy^M z^&<7X9lBM0-v#bTC0!Y&<5qsyoFhr78}6IHeL{kiv~+#v(Gkx3z!Bl6AKZE1UhttW ziiu>&0ryYvlXXYIp8)O}8s{#Y@5PVm57RsLHT*W&-hD>zKgU2zX8 zILfD6{)QDCrthw}cPTh}R+9Q|!#TC1JaWL@Codj&%2U#<;y#H7k)g86)Sfv-3SGY~TG??i>m2{r%*}NRIUGhs#p@z_2rxZ+1zAcv)@{}8PH3v7E#2JgMV>_u_ zyG2>4%q=fB>}}j*asU!DC0I50zWPQ>Pov4Rd8ws`?Hs_5+OKnD-%4m-qiDbE3X6i@ zGJ-s?q2IvShWkf*V#ksXCp(gZqVV8x=GrL=^oxdq`nMuur)c4@&R9sK7b z{&UMvzy=tw0b2GvRi+(b?+pgO-R-eC;N=JQwjEQB35ZRnzJb;^EMpV;7d2k`?a=}@ zz*W|F+%!<3GS01?rnMy&19=u0_SQ6aq%c0Sl+GD6j;_6Gryb-qbn42s3D^JwHo#Vs z#>&h7nmT}M9|839Vbw%N?`My)GqM`#fz?w%x`ot(;0}R*z3mNP< zUv@DxD#t%hqB?UJ%`bO*-}gOr_`1RS(ZCzD{)|WlzwGkb=?d5Y6TOqiClZEdJL2Pr z>}(yC&g0ifb7<)xGid2Tv1qrNV2!ns!Oc0lGBln^7ta||s)DtsTKwYTz2igvv6H@` z<{ky#aL=bzS@yV9I*YdZk>iQ}$%Kmm+v@S+ef>uc)|yF4K^X5ldcu#-j!gyjX# z7_>!+%)7X0w8G=33pRE?m#n(t>yB?OUR6z&^Q73>_f`|f{8H`4=yA4)Q*Om_9Xb@o zyXWdr12#bGlS9|~1>?nZ#)R=xf8E85<+D>-h7$ueKy$Pylcy*(B8}DuY=8k9pvGlq zO~Q)tfDMpauCj)+3YtIX@v8zBpHENwh34m6W>ivZ@m#T#aiIYdhGCr35`pn7UK|&& zSGo#n!6nO zl2rk#uC4p6jipfDUpyCX%2BDREtWp#)^`D$lZk*0(4|eRT63Z!jMqdb$Ss4-V*XaG zeH^$+RuQF4zgJgeW%d)W0Xk4j%q&jBrpUbA)Um_G?a-*$4B)|NZuPvlQ&cN-6^&bN z(kf4PRw9mB@Oqx`6I0Uft)>KGcZlE55^HK_klyRjjk*OJyF zMo+j<4%bwoN&Z<^9cAiUEa1zwiA8+)=Q3UNl^^U?oL^ip#vP3V*H%IO__nK#0#S5F z`-HXSVqma;e7V~o&WgG!2JCrt6eeH;BxXd1o0_=fT`S?- z?7}iW%&u!{Wb4zpMSN*KmBuIWt9q1_D+@NAH-z|Xt*$yJ#=aY=J75DeH}r~GKt)I4 zgmzA>b~m(9ikK_njd?LXv#@5j2dADDw-UM`7ll*31#E!!X-Rn=5TA!p5z!!P)w>pE zh-GEPl{cS3>(eosaM`M) zqFatfej!<+Mzp)i#PNQCejE@I6&PY$e&{CRz0%?mQUzyoF z$>dFihw>HIWWv5z%z>tE(tOc{PZ$6;>A_yVsv)ex^3l4Vi`*) z(nO*ujGLP%*GiB5!ZT8n_J!!`Ijo)?&RF4DV2dGJX{82v?0BRD5 z;J8k#)uJs*zy?Tl7O(+gE+Mb>%KjlMsJ8y=c&o447iFwCS#IkevEOKGjvenGf${j& z<(v5GRv$Ai#?Y0Owa^iNv^TjndTJe1toA@{l*<&b0Up48cV$Jbhcb&{#p8wlejBg> zR-qA6M<wVm}~f-K%ZeTBG~hrQ7Zy67O(-TUsU<2<+w#-h!J|>489SEja>UjS2e0BWEV~g z!@z!l_~GS`p;5tX3jti=)qP7Oe=9)Nj=h12({b4Y0~>yi7n>y_c1-ejmK` z7(SoA9i#EvQtg@KN%FXLWm;(PGi$HNJr=3y+s#$vUBp~%(bec;86#i=Y#lJLHf==V z8ojAhVq(%5Ngd^4a{Rb4K9NWzMkgQYfRAdUf_oUoNWcb&r79y}0}R*z12#Zwo&Rx+ zAFcCCxl(rOTqy%fb+GIKpQ%DNGi%Ib)2C_URCb#D78Z?}47k^44D(|=!2m)*nD~Jy zWx5ota?e&Dz0I{|v2IEh@~q`UIZurf>xY{S(rH+UJ%yhWOI{=t2}c?tjgfVc^^vAX zB(fpW9N8Gz6xk9vAC9~~9C<1n`9L^wAsl%+9C;=j`CvHmY&i0vaOA_`$VbAFkA@>3 z3r9X4j{F2nh^tob$zr!#noXgma8pH^O-Qrpe7NcT;ijj;O&; z6`i%)@LSofHhClao{S7Pgt4{-`5_3k@wPC|giLKp{DEIbc_^IPkoW_?DC8)Y8`&=l znc9f>1BuU&@YE*6AGjc7Q(qJNPwsLX!tH`5sLM^_X=y z@$GdYlz7tKDcn(V!LK$&?mosAg#R;ecLPWDCi&#Z-9q8_f(wCM{GoaveeV)(UbqyW z!hc!FoQDm(Y{b1H^${=LF37v#($!9S9u)4wqWk)eXRW5 zZR(|b^76(_juzqvr2K}F*c`c%{|zJ#T#gF9wjDy2{BM%qP4d5?k~tok&ygMwM{xOV zWxh8q?-p_kK=t##ac(hA+m%~9t&pxc6MB^i-0Tw`>=7%%=8n$XW(R4sZe^OVvetAi z2R=EAMXa=F6p5*-%=e~Iy=g3O3Q-dgmrXBWm)1OZ*OnGa1({gns80Ewj0G@X3u|_M`D`&pwODJe~%%S?#px^ri1v8UgT%yA4$nW ze77p@YmhfN;C@cSy#e`e9dJt;?n_X<&jCl&UuwF<4@+swL+0-=JXG8j%o$Ef5L}6C z0Z7H|!@Ne8o#2RO9s(!DcHpEA@{{NPh;z~>k1pUgosd#F>`izP4#E8Bc}z(QK2nFy z8`cM0NyH(?4fmVCJ?jJaPVk>y@PYdS;QXZ94gRyw`Oxmb5&UOSROTL>(~sJNrVD?FpUTS>JH;6F4NNt7-4QN=-*4cj;@)-2^d}spBXKle zQgJiD4Z@Fb)Rq$WV>nlFzjDgV58((SagS)Y-vv(UTc_aYI#l&Frp@bv^ihA6`tH(j z`+=i+ARIl}x#1pEaC9BJ;f595W)IxE6dcWU-Sp)YoEKl&lM0T?E77E0;UU|}Ze}5c-z)#}Ey;DsaB^32^9v?x*3L`$SBc+AmEYRmbmhL}p5#Ua z!=ibxJ()D2Q)%NYr#luhF&xXV!ioVCJoqkvH4HVcJO#e1{Lx4rXzBlK0)7P+)P$@cC6Ls`BjL}^~q)1kQk3izb7rpIcmxk~#`-|?a0f%wQ|pP_Bx zrj3#O#T=PW^4LHiR%`j5V6jeXPb}bp!tB}ha@6_?NWOsUbF;>v0OFW}7Vv z{_m8&uVF0#rwzt6UwYU@TwfJHf!vI$eV4PEyp&Z{`3SIP<+SNN;DHKwpaLE!VlK#? z&F1NYBzgZ1c%XbxHi-c@j-9O8S)yL5LYpL?2Lm1`ZWdcLwk<7Sl=*y|??RQhfCtKM zLc+QcI#iXMSqSo}fCp-kD#^L01w2raz{;Y3vQC_9tjw=bExc|Xr+Rs$ycW62#V{98 zZw!A^)hgmcq&;n?{8X_N?p+v9V?Gs810E=AMco=?^-2nOpcYCh8>~g8G zeO{&>apM6GRKNoj@IWcFHiB)*`GS;GOyu$feV?#^2Wob);7wg+-Kgmi+qqhW9fmTp zD$P?>fSB=nrzal^gn2xCI8-ZMF4Ku`j+~=g!*rEk8{bkb*wsh$y3ttKwyBranmrd? z%Tf7kZgpf%bwu@7EL#FKmdh%k6Ae?fw)2b}pDr3T(Kx}dWGgSq^n5W}Y~|(=Yf=#K zKrNJVi;MX(4UtJz)yh4+XL43kI?+~?8LvDaI6QUGi+PuQ7}etiJWxbKr>?ho*O@tP z1UyiyuQNP%4E7rX8TxFZ+A!!r^dfn*>Z8-Kv;;g*Ws(TfW_7>=Meo2XZFvVgP|o#2 z%v9LImUY{A=WARgCCk}DX(^pE3NAYi{3&wVdFU^8zyqb!lQ|xwgkiio#%!q~Zj!^T zg{FW9%H39f%A_ALhQUr1@IXxmJW%CZyw6S(@Icl6XkfeQoY;Em8unD48L$df@EQ@# z`wdS3%RTe?Y_2XE%&OJIDXrqu`K23L9L!iaMbq~sk$?xvVOCMCN6Qwfe{xy9%Xuv9 zD>?T$cm_OBe9f`uwG~@4ot=Z_gQ>-I0bg4UmF;U;Z<&2H%k<*HZ1(i3*2u(qkI)dG zN*C){vi>(E$rJ+l|)EYg5}$)fCs9yau6nHPvTLP z#*S*$#;K?XKIHH@Qe`U;1(vBk#UHMHt2g2H4gYmTmJJ^8Km|Nd)An1N_U@a14{hsf zP5{5gniX4^K6RR!eOjVc)CW9J*4{k#1{0O5S|zQmS=5-YRb3>$($eDeV$Oa;swoF{ zJ@M4Q&{!RrBD+BKWQNC=!=*IRT3dbs9w`3WuxclelN(}?Dsv{)R@crt0v@R9CNErS zE{}IR`MFFXohvF#P5O?lRkm%w1Enz!)z;bZdHE7d1fGj?BBw{kQ}sj-c%T9vs6r<7 z$nYvVQNRNwX9?;ow9G+e(JA?@Ux%pi$>9_AM4v9$H`;m(+fJzmJWw7L7VtpLW()IY z)A)S6>%ajRT2mKpebt*9zuPy1X}R8&_+1AM*OmT}_9Jz~m#pfKJ=%4k>wukv-LWQ2 z4kG96wjL2G-uhL+`h7~TphTi&qU!bG7>z%L))Tj`O!L(JEd^BMKH!1MT1yDlix=3e zUdmIy%gn?}u%cX)?OP91RTb^=%)&AeJ_S5bM1sYsnNb&XMGlCOMl8}vQ8RrA+(6<) zzymeWJDLi3paLGKA2c2)yM57V#!kUV>y4(aQ4NZd(Ob@n7A;Xh6fxfHAWL^88AeU{ahnPJ)%)==e z^9XC<4LqEh-8>q!@J1d^)ny)y?7xZh$stai|DfcDID9^5lf&#&Ho1Z2ZE_>~W2u_E zZ@%>n5l&7B`Y$Ts#L+{x!Q~Nxwe2650^AU+jL+EQ4eYO>h;&gM5vR^?3YqGJICXwO z$W#Z!sZ$U#m3dpZkqy9=2XW$np2a#y2EB@PkW6XGV=v?ggmANIx4#*jETCaw zI8UZ>i_>Qed=O!r%`VJ?L|HkUd2A zcj+Ap%-%EBfK5cd@&14?h5Q;WUm8#3_)h!;bVlO)euSfRByL8-od=H6Asp4I#8E#|^*yKH z2qSTKX}A{@9OcUmcTvGnI&Qej3Xbl3Zn!H7PUY9o`6jLc_Ycq`57`fNzKJh`7v-qZ zKoUnT>M1Yd-~6NQd=oR7sio84nuy}4$~SS~VEbVLMyvBpd=e?b$LY)hwl~<{iFx7WM+vs| zY{v*%K8dh0lrb++0BIEm}!b}z#tL8{@>GplRAiMZyU{_OXf|vl)xgunHARXl9Go0Z&+T}_M(;9MbptX zkQ-1D&>V0z&<4f&>J|#*=o4@?cvq#H&GyyBYAv3#@6xUq%-qtWnDKOBdTwCVXhgJNgT)I#NYZ<@xiwn3K0!=aAJ{@p11Y8Z8=@eyLSX#ihe^vV?NBJFUOt4SIwEw$$@`Uo8JO?kiD-O6C zV7I!2PjU4RaIG5+8DA0rK1AZ&xs4=He)sDSRXt&;&wXJK0TjVD5XnT&0yT>G8u3+I2*f{yb+@(TnM3RYPHEZ+Gk!z z2MxFyoSP}&YH+TXfU7~?97Z2KW(=?>@C#Ri)>m)GuhK~Q;P*-Iz2t-vfH5cyru?w zI}dgf$3$J7O|b$#iH*1cSA*AMlN`Kk%^PqvxU6@0kcinTFyLxv^(>+@;LHta7V$NmDY3<{_cSdzsp^m`^X@D{Op_kjuKgZK+);Z9-nN&KGbsC=Fl^1DF(=&!Bbm zD(DzZOxCTy{WVNE*PicLUFSee|=gREYosgwy%oTB6oDI9JMv`Y7|JF6;{s_ z;-FROoypKlt^WL(dhF~SMrv}PM$Of;Bh0|Lms_z+>y@|y^J{%kjbhrS^OcJ-0YOdq zA&ZWVyWq5TR&yoJ%Mn+{DIt@M`!)}0%Y>4=Cq`h_(f$=r)#lV=$GKt1+M3eR0mg;Z#|*d{jwU7z+hq=8n*-LS z13RCEGv~ot)V{OkiXB`2dzOud!$rHkiOawC$+5BF{=wd%QG@z_mHVMb?K*8@s+tQ) zolsl7%UGOnp^m8WfUCh)mGY)qPnC-OfW~4zW9Q8C-4{$64OP!t=S%8y+?nY=pJl3r zRaRJ8fy|L#MKxY*Si~r#3)zf)vB{&PRs>`$zf@Xvy!h!nEO|^Vl}g%Exv#VXu7+$b zTSBwN3)zL!sK(h@jrG~18s((IciUMJ$_7AG+taZ_V ztD&=8U3|0M#PM-dzgk)5QoaJ~6!ji(H4G?BA2==7QEE7m80VEZ(w7)8_>f^t4vi#I zlf5GdIM{i(>)?Td9bIjQ4k)q4hj^UhsXjbwj~Ii!AbJ~ccm}sR`1nw2xc5YY#}fP@ zy`#OuV@E|33P1Bg;HY6VZ~w8xgfWm9?tKh->OYoxNXbKTxHl!P73;dfvp?lS+=cm@ z9YgUES5rsl<9JcfI=_@FWv9-SV1j%uO|!PvDLh=v8Z+7S>4n8&DLYMm3ya1~22X)A zhG_!8n8P+}KFMpv{H=t2W~FHPdjyY}tXOp5Yqny&lT1dNwneAeDcEJLq-lt-8%3Ew zrfZ$kY`S4-N*mNj+B$Yf!@2MwZi20fOcspoGIFhi6IXz0tG5A`j0Y{vbn@m~s;&JH zTW7PiAA(hEnDgf8HS8=*#MrxF>IEER=M79Z^j4`-|OwcDBRTgv8UdQ0fo zc;3wvW3kD>5o0LTyWAB^#KvO-v175mSSofXF%mnG9M2wzB~DHbbaa!D!k>}e*mxq= z`@nE#=kejLj^o3f9kG)S40m+IQt(N^Ck3COL?VH|kH(It5~&m2vG=AXkM$oLFvUX< z2Zv*0Gz!HMeZ7Zc6NyI-$HpfTsl%~EZ{N^zr=JRmp&I!_jJEWx{<{1DG2_loqie~2 ziBm?lovF{tL!OgKbQRYPS-tKgE+KF-{)0Fn+u8Dv=j2cN?nD+*g3{ zV^4k1#qPRZzTXAzGSVR1-O?U7*(KNQi$4jw>*SA16j!^uJ@AhzII16MH(a*|{wd&A z5H1f{M%^Cx4%lZuDFXqPr{t>kz;m$84U^#3A#w2o9o)LN{3GwYUEQz^-rkNt>u)#s z45J6SI*)X6aCLj&pL;h?&awwS$P%pQxAR9Y<2Uw=cGw1o!Sa{iHvIpy_b%{l9M`?@ zU;z@~LlQ;GwrtBbC{Z$Hiv(YiB_~b@l7L8=6lsBa_>nF_5)={hfe<7`*=|hPk}N-x zD2H8;P+wt9OhKN>d47v2AvodI?i zyLgb4+TZunO2q7$bLPyMGiM$mL?qc0fdk(!_a?BeW=U>DkQhOZYE4#nx8_V`m0>e*Ftg4URVE^@O#v$?@x@yOI}_XNfcOmYivt zh*(Zfxy8E`sNe)XyI z-cir2W9_=-SGAP{InT<~GqE$ScOGUNqmFkTb{uQs_~PYeeB;I^fcFc0q1%9G-c8}y z8IqwGwOxe2Li{<}S|Ja`GFJ7*T<4=F)i+r|Cx(?9gR6oof{x?GGmdgr?pW9O){l2N zo+EkkSl3y{3A&r+^5wDCvux9v8BpAtf8JH-pS>^e6hV771i$(Aa(3w2Q}43Q%9&T* zWx=f?h41W37aS{!X1{bA6pEv~HTb=GHmz}AJ?lO9h4U^)U9gc;ThSEHcFw)hMf8pn zFP>7;=SfQCIKe8FnLMusDT3~w-f&E@^__E$fn}}RfAZbw&Tq|hzBAo8eY#}s{VSZaZ0`Mz#_Jkuj-LKHbWtDF zYs34}=9Y$*lPzbOUVGJfa-Sx(sH-C-lSkr*8WGJq3GNa1PE0@g z`fg>8hnANvLr=PtuB*t8guJNF?ZKaZ-uwT@JZXF}ms7dKy2X?q<9`tJdY}#!;0sK;yJ2#9#cHW6wl*|=LyC0q~du>@q9$_ zd{ps#43i0ceUdF*?s8h$(528V`AU)3ByRLB*Lnc!Z8(|#rO|Wxx^*k=l)81JZr#(0 z`;g*(L~%c=xDPAtBZ~W|;!an$`ZCj8F1s=>UH&u&l-Fl*(^PigaKRDJQTJo{$MPO` zJ>h&3j`y0%#@h?a4m1@7`0r%dfy-ipdf9$tC!4=)>;pR46o1))9?)9b%F^jg-zNVf z`ku>`XC-tgueWexX&?TwaV38F^-j-OJ@~uSb-fCC$cyUTU-sd{Xcd1;_ceq76{4RzQE_7IvkG0=mj?xb9zVVi;S{ zRYybhKnzg>h{F2GWP=*&Qn8qVsL_dW>{z&iugCg2x|>wfhGg32x4_kn-ibJURfH2? zA*GMjASs5Ho<>Ki@%Fh23s1wN{gFEcM#uW_kkv+eC%n)xEltI5XN=B6t=)Hj=fT*b zR3DBH3(argnkU$-v)U~+b(?ByXze*m#f4*i@jI~J152!Qz-sc2^PY_MN4(sZqrS|G zDn?(QR*HcdUJ8H^b=x-l#$(v`fKS5u=pYr?17Y@$On6BWzNCEltCwun!T`C_5<2r% zbwb~rnZH;+l|*+?wi z>nN;tS41YsCJl_VC?C1+oG|XUm+vwSGy3WKYlrQ@`;?r`9&X0R`V-wg87mPSd2a*|6VF!c3Lgop5E zFp2?M*9loR$y`}m?R#7_V~jIPD=8RSZs=URq-0x5EURX&SA1A4y=f)gO)X)SC7E9F zVI_P7O2=l@|G@j!(lkBnfL>g!fq@)}P2Uvd+zl95W%z(GXXdogULB3&Q7s%xcXFYe z^N<6f^qR47F_d!x?mK8NlLlqpvuw)++wIG7#>IXdasI?GTOQSA1CM6(WX% zD?Y5Q_^`U-!^-sWPGXFa{I%;hokdr6a^zcyz_=KeuyG5*D?Y63CdWFrC^WCE%Itf}rgoBUzOv+# z_{@7j4AZR_rIZOC9J0)Wyi4`t6f!Ih=8!@wac;TfS^&9hnf9sIT=FYEtm4U$PUnO| z=R`|;vn0$O&uwCvH+$<$90#Unnq}>#N$b1f!|I9;t1CXN(0(J~@d>=0@Llm?m2^>M zJvh-gbj62N@>7U}=}5(x-d^A%DY@d8`1;W5X(rK4TdO^R#-dEpS5z*v3s0DCps|)K ztBFK1DWBV1@nJr!ut~i_^(7c*V*vlS>GZLD=jX znuT~*d|2gbBBF;{fGNnn?TQa8!wZG9Hg3`xo;zBb)s{#fw#6;J27GXxvlLt+alXka zu?;XWvgcH^oyH?F7Rcm^4=ZaIFWBk17>l9g>E8rrRo7R1SXtN36(3fzqcixPT14k$ z;B&=?72lSm&60efNZ-U5oNW8LaPq|>RGi?`-5y#Lo1}MskN>5^xF)uiDVK3o~Q3^~On zE@>v|H{Ivn(O6cB%*1!uJWG)nmql+dxGO%a?w2z^W81&t!-`(`PBxUb6U)3~GoPsYdXS0OZ{=nSkg zqvYZJ#$}8_)2C{HeS%I6_mYEq{?(&_p*)(|5P8Lil~J)*d{`OWafP)0!*H~ud_Ac@ zYgPA#(oTaKD}(WgSD#jKG84Q5&4AWX*4G8oI$lYAw`xj!#fMd5H9O;LY2OteR^%8) zf39fX(1hs)g-MI4o=m}yyC-(`zg}YV>#4kv_+ZfiVv&i-AO-K zzPG)w!dX7F`jP{m|cPx6Jw$yq^ z%AMjOH+!uZCOKDpSnbC%j+`E)cDndFU3;6-6bQBZ`o<2%a5NA9Brs=RhDKI{IQly` z^GHpft?LSXv5Z`-cC=@-BqIy4zwe3$ca|~kHszWd=VTKrgu^l>T1)w^>Bl&<)&f^R3i z{8Bob76?CTZn=3x7V7%g+tfls0r5&WJ`~5r}GM=~`%m^zc*lB`Y z>`#%N&PmrUmkFQ8@yRUmO!#~g>^8w3o<4aNu*ZZiFu{c;xQM48m*T;Dhp~Lc952ro zrc>^X_+=(|xd~ojD&GndzJ%lHOmpojG2vHoJe@19T`NuaQjX^iP&h#;`*c#7h$%C{ z8(6arPky#;6EL0IOn$WLb$Ie#bF%@jnD7d_LEuS8PW&^bcXFxdhji>@$y2H|_$m|r z>J<4N)ZA8Rbnwe%gcTF)WcTRko$%)K_~E2k<8VYxf%bAYdY)Kf>RK8!}-DZ^jMvClX$P8}cJ1;eSh-G}2$g{>cEZW`ARV zuVtS%z}K;l8Q|;LgaKZ|?lr(SFuwu5k=<;7Z(_>~u$R3p9eeTem9y6j@LD!wfY-6l z8Q==`qyb*fJ^+~XN98BKcs>KHFsFdYY)cgyMSJ@c5CoHsOW_#r8Q2HG zbWVS%vWx`;tl?L%e?Ufrr#`JzDP{jofVfJL*PABzA5HKVP4FL@;3*S)p9yX=!S6A_ z6(%^}1ivALMM(1gy$R-yqIBgsB=iGP_!Z1&?E)r!uZ4rbEdnN+T&sB4dI2KTRWYi#3m0(? zJS)Tj@ZBQpq3}aE9G=1{&1agjL#uxZDc`~y>vh(2L*Wq|{67xwu1Ps!qX*zOHarPW5z!$mL*r}Gk^Z7KmWEY94@ge*gC`e#kgnSRK4);x{T>UE7e=@Zi86i)C{klXtpQ_bkV^b;|b#SFl z#s`!4wOh1%_MgXHYN*TKZ0j$zJ=$AQv5R~n#K$WtxSNw+?gnFga18#8Rrpnm4jkk$ zk&!q~mQfFo36tKVaWt5O%M7iVj79cG<5Ulm;h~9$37Iq)BQ|N;+@Pi75sg2+byaES z9{j0{tK@ou@u)- zFf0;g!dJ2l$wA6gH5>`|M%CfSa9`{oz&hS;1_%)!R#g=yA&aE>Qc?TVzAgQATQ>J? z23p;IwVL~sR{6PS6%Du9Vj65QwRV{Lt+trWwwO9Q zOx-qHjBR=9>TT21*kNjIbx>=ogIZf1*s5SNOPapc(!@(xxgAe}c-mjhZgeSYiAi3*+fz_jRJ?5YijtM3Wvscby0!*Sz}Go$RIUR71|{a8 zwYgFUo=UaU%Z(3{h_$~yEuKB|1qmJ<__L%;;Sx6=HPP`BN+MmF!zMaB${75kOMZV0 z8A(i;FCK~5L->=IqiqI(Lkm0tcg(g2mn>jZ$e zh>^IYd_OnwdjbfV7m-T3FX3L#?>G=v`95i)dj@pR5hHO)-UER3{93T?c1{u@lyqco zdb$cAX#G%LlJ1-+hg`mE0AiISLMZ9*=+F5{R4WkU642qybT4N~SA+GQZ1{aPOS;uC zs%-c@l_eeAPP6GO$~z6ZZ1R04OMc@X#-7O{-;#pt=$;2%Hu8C~u#^qm)1W(^g?tt0 zY_s8a0(AO*jck}Mvt6x1Bg%%~F&nyBVfPw$#(o1jY3mdx@4soHV;FK;uudf}Dc=lk zWSb{kOFv^ZsJkHU!}ue9)c!sVI#fa88Xwa7N$M+!hW?O@O`7PQ0UgB?9hyLbj@FI! z{64FrBYMein~Cmu(0PF;el!kBx)KxJcXj-Vb#!mwUZ3v|LAMWa#E(X0$?uCMx=q8H z9*Ay*j_xrN-FrcYWjfA}^d|ZBn&^f=*C^;#>gXCwbkBp1^g;QS>gcePX(-2+b@HuB zL-%zZ9lbr2@|pSlP)B!l8oHn9=&nga_l}Nkbs9Ps)_zHERNiaT(5=$Z(fr7+92Gjc z>(kIR=;+p@p=;66-H?W^TSs?e8oGWR9hR?c%Q3E_^QNIYtfMPWL-(|fZfzR6&+6#N zM(p(bWgT5b8oICR=&)>`;74^W$8y}VAA;^rbsZC$H@~Q@=;usp5yRD8V=qY?S&>nO+ zBqy3@R2t?QCqB+|%cC|;7Tu2?RSCMv9jzCC`P&)vV_vqplJv=>^_sAd3uVzZ+ zch5R*&i{+fIk#t9utuisFAu&a*p!miy_V8A)_LcgtZ`0Z%5mj6n%V$`HR=ZB2 zmHsuN+^9b%>aI)b|G#cS-AVmZsU35Q!_mBE_RCz0Hy=ut-BG^LE9$`=X)g+{4SGaf zET8F|V;(I>&pAr@H?J1_vsNFT3l0zE{p}#Ers%HVKAH1hg}|Xr)V!8+BXZs``{ITE z6+3>Q&zI}ey*5}BRDNIPDec!$u3`N*kYOW04^VM}+o)}>;NcJEs2SeFM`AoX+0&!OAE zwH&?53jF2aFCTwy{9)R%np%$8mYg>`Hst?#ZLm_-M|XL!K6radOVo08&#(>828}i~ zxyDhE|L4w|%ac6z`Ge~cJg81xLC2iS;c3pF{mXYBc-Z}F!AZqSy$(VDl}*LAYh{{y;ZgK!%G0v+&XaRzR&}^;t_&)F@sW8?BgMyFLJ9kKyyaEi z6Lgfze#ix@e5H%3i%FIqFPb(*!ClSZy&QKrgS)1&08v!@I z^}lOk+qncARt1*@-NCDQ|4Oz=a(wgc<%+AyGt=}AYq}LZC)4GwQIG^q>SsyLnYkAp zLs{~It{zz$H@HBG=klJWI$~>`PrIH*-Ite$mUYM3GxHvHX1=hb>rIE^n)Nq+=G}*z zF5d2(b)Rf}%hfn{#`(qK${S`~l_yX`j@Q^tM^EQp@UTZtvvm$p&Z#ef_c&YY(eXul zW!KG;6z@5=uB~9ovGJeJnyG3|X_};*oXAOej_7YWN59%VVe){v_>0Ox9{UIWp0A$L z?mabHiRy#0G+lxpP(UWU}R|Qwf7V8DS##@7RXv35j z>A&iY3!QAk(UVS$U=5`IamPAs6mx!(XsDjt+9+op!#v9_tSayaTc!0sT^?*UjA2?j zIfi*KhOH7~SYF04OiN2+*s2U;n2-)*Sc%0L_Ps+W)0gG=<@ywrNseHv(5t2&!B!U1kVHES^ zeGy|=p+C4)*4<>SuI`|7F^1hB#;{xX7^ZR3jbZsenQwWd2xFh@h0(`VoDOPqauj28 zMK5Xg$w$y4HJJAoy4lMIY3_1&qR)KeEY*0)T;q!1Z2zX<5BSJb=qPW($c1t~D|3=o zDaNkCQH%ywc-`n#=va4`YzYag7GoF3+3Ar+FXdeSrayf3bIGv_GKCCdm(-3XafgjO zQr@6x^fIPyG>u*w*4Q3hYiaBf`mrdPbAw}j-t!xSURlRG?g~=dmwmg`puMFyHsoP! z(v5HT++`Tw-V}A^T5%QZ;ccVB(|7j7|<*^Rk1 z7`I$O#mm-nlsCHD9<^{(aQ5MANY9EJ_zU7kDyE2$hPXW9y zqgdwUzgUBCFdCyU_utNLK6-Ln@FVlZF|AFI{Q1=HJ;us4>rEFUxoas1Dy($L^a)Nz zDpsD9RpjI~QB?e7{+a2+jYFb+Ek_XM5#*~Z>_w4A#Vv%g}r*=fxF^3S#hTtAR4 z?x(+K53HS0ydsB$EOQvAOA=bqu+FuP@?uk*que8{%$=XGca5IvtpfUMpm87f(4+t8 zNynVi{ZDTc2mjmKC3zSliygPVZ?^H)O*3q*Yc1Q*`R1Cz{cq>54hIL{z9}4e`|k2( z%L8++ya*sirDrBEH_h)|x7<0~`Q|59f9&+&+aC8f-}ZR+zrDiorSr#ba=+I34)b`< zAGo>m&0p@N*ub2Jr(qw*vr6;#-f;eH`Q?4kFjGKIF1?igI;ScD}i? z&ok3JH|?a@-nZQj_VK(gd~e?M3i^Rpz@^u*&b79I^I@CT%;fz+c}(NCEZFxp<+uVV ztaGIKjyvespseRLdeh<4!m8G?8(^u*y5L6f{N@U>a)I0A63>XdDAQMW~X5vmAvODIfeNh z<`tDe*Uj0_7aeG0R0f(8-UeBVgL#}AwW2(g)5~+t6RXd7$P4OarT``nKUa z*Q$67o-eW4j-NM&14QwWc-8(9oWMHTw7adn#b@yq7M(AX_&U(?d&(@|x`tZXI(_oh zYfPLTR6Pm_`XjN(NdF!GQ6lt1gud9s9f_B^)dTSMSQU=-#qZ$zn+}YQ-S4gHtj8a1 zJpm3o?!=)JcU1c_%dKMf;y`qNHFrUw|3p@Q@9P_mM~#QN@)&v8Kr?-Pw@)>mux53b zVPq0kV`QX7`DnAugz*SH`Msw>5*g{!edw2wz=yqoSrN&j8?z&hnGR31l8v(V$wPQE zv(-+*&Xz8Fam5MS*$X0?Q)Wp_?GC1Z#(KjgIw4N7W_fq@T~qVNqJh{md{ zkFZG*(INp)pK~@^uJMBzW*v6Jl1F91WvC3Q~5ZUa!_H`1*Md}a4f@EY$rBP zow--cnA{hQO=hsvtaxl$SiSLLWHn->l|pb>gaPRV(JB@nrc5rrP?FcE@sy_AtV9+M z#}P#{bkbR=iSzNrVi_iDx$z=@AmOoid}t9$TWkTBqF@Og84A=F85){EiLHw(vA#$+ zeo&QA23r2Dk+!CwJ9sQ%E0T*ZLFe;#wPnlG=kLy%RQvQQYjQDY=SuIpYj>czJJ7z+ zbiStMZJQUKc>6Y+PRl~iiD^loy)An+8dCXM1KVnAau#=YQ+ucJ__%cTAamrYd|h2O zqqcU?E0xn)9_>tc_5R4gO!%}eF9xtKiQ#oTGHlHziTCwltT!cnsMYnZLZczvN25?+&=C+$g2s)R&DQbFikQjz^W{`nLJ3e<`SZ!&_AUV3T zvd0X9a3;QZA5P$3e5s7y{s8h#3y z55B|FW|!pXiw)XnTyjk}T@pvpTjwQ^z9?P}kKyCi3{)oP4T;8_U^CLkyU1~qcZw83 z`JHw8{3I2v(`8AC<&pH1841!pmdJw28M8Pq)9k1!rM#*1a>Y-aDQPWqqC?7n#v71u ztSarumSAO|H2}F}lD2W#BdjH>~bqt zf=d;S465R#Ar57#bb5nN_FFFPT`U0nV`M(s0Z$lgn1v>@3nkTl8Yy=D9L$-aH*f1e=*jrnG6E zVbUi}U>9H+$tqop*0b!?taL59jwk#YE% z!@G?|vcb$WYPat$E9H_blhLtp+AlO_^D-+tM(u&cl%>n&wL?~U@7#N*%3Tixaa!Oa zq%iRDwT+~D9?h-&>{?W*Lc$r`A_^o~__R)8DL7#e_AdpW?)K24*o;j^`yy&PmK~Rf zjjy@6!+vEhD?6kvN=hZ!@nteWnWXZ})ynF+T8wU*qPB7$L({27;Siw149dGPPFnRo1gi%@v&ojVklK84* z;j`V0Y7#lc@RiAer_`A zt}aq?_&hL3g7*Vv7$0G9IyKx&i-Y{TO9PF3WoC#>d9y$f@&%Ok9bgK*5p9G_9}T8* zGm{&4qG!r$Y<$YNZefuDXpEcqY-lVWkL_r8bsP80rJ=*4Dt&^PMNu}xo9Vt>#qfnj zC&o;3;dIhy2skh_E<|TmU1o9k=i2Gy)qT&M zC0Vwfdv%<-%ix^YXXo5kpM`b=c<*f<_S~(v5~-lvO0lr2l&R<( z1~_#!4zw9dZcgoM?g+Jo7ACi^qj~qjQ~JbEFlAgI%f1B2J;}qj*B@L8S#s}G5*jti zgROYc7~Z{vO^-|qEuW4b?S~u-k3}OnT770olbor;S`vL)%AN9fk-b*Ze-fEJAFEAF z8B^nH?+Lg%Gd`wgoyyk~2pL~L<(Aa9w=2h%D&^%l`?SwLG(TY@rbm+;B_Ur>xtWJi z6iUC4NrI8fqUuo7iP#UQj^f0b#S}=-M-KK&&ChaYX7&}=1)bv~l+axZwZSBVTuYc^ zMdjSTB@#fe*o0|scNz_u)A{ztaFR#w#Q3=B)99>t(E3<(Jcn*MnSCOuue*IuwsvEc zyw9|5lbhh^|3~h}H{vO8z;a|m+v1@{avzs%VdUVH^_Z4Ou+XWS^|>`^N}5O@POQmV z)Rct2@C1&G$yPNs$$kDi8@6q!&7F(%A-3?8zJ~hx2IEJKS?NvYOzCm1y8iu7uIU@< zw=OFEwwi5=NH4aHXaBTt0PpMjwV`*w{AHD8(X|9AZ~ZdRW;>=Pxoau1e5$of#)qZM zy0lNbD4}`o+0EKhB*^+<+%Dxpi!L(O%kJX`_r-Cl3C?Dq6CSE~rd7iGW)(;Kw%pdc zEgacg>my&gJb4usg86}SsDZ`sNUVfUz=dgye@xQvqYrDePeLy(cVA=#hc2|JIM7a| zQ1ypGfnD8dM+ggj0E1n-Rq_rO*x7vtI=mMB@fYAHoPq4nHp zjiAHd-Ks4VNM`MAcLr2>d?31E8BdD|@_zT8wovCTb@$HD?k>_%01J-^y*IUMS``Wk zb+zd;6|wDI-EGZx26pM|q-$@7NsksMOd=z}f^W9lwHu6f>XjwmcqGW`gx+`gcZU4U z-EEyaRU9&~JD`Tz?!ix2+Z|ZgCCySnaAYEtQ_9|r)hD$h5DNLX2SWN>g8q)S_Pep< z+EGub1wHA)D9x@wd%z#Uen6=@QJ2~>wJtJA0Xg`Zmt-o;BB&KZtq`al@E<+_BlA&&Y2N1#oN^L{+ZS}fTP#rZmv4wwi0Q@R$$;7)4euYpLs68zvZxvv zg=1_wcU09r##0C34;DVhfx-j~UwWb)FO9oN>w{1G80*0?uNQGS`5~>hGUcJ=rOV*> z!R>G>Zl}lP$@AoU+#Zjoz*Fccau<7+yQdZRA;tZO;(kn4<61t;yUVlOtS~I?7_<}2e~FQ$kALj)p?oZ;O9RJg^*h@$U!Z2s=e&t z%c6%_kv9e3hcB?EvIB<;j(Co`AIm?M_qgi`=aZ|L#or)lvm{d_Vuai~sKDzgjBoSEJPK_oiUA_yCXp9sawE|Dq3pY$|@6i`vT$ zTo%2NOFnr~yAo~bvgG|A(T8a+&$JTn;N>;8+Z}~v5BiI`_-}LBgH60&`{wsAi$19R z%Il-JF|=j0r6{CoD!Lmj`ttN~dU*yd z=xuvB^0Uj+{98Lyg&YDs?VjIdw&;Ylh%V|mA1k2{~>Gmo*h!m=qYTjCcp0NiW8&ANNYk9d>_zx(;G zhDHB|811*cY|7RKm$Gd7XR+Tw`TS+SE1!8Dz$l4l9@Gea(bM9$i9i47)S=yO(m6JE zu?rVB>R|Ftx&bgf#Aug;8S#n5QnHsL)cxWEJ#^7J%-X;+~MUu1%dIXyK-?J73mmvKB*j&?0G;g@qf8K!nE zH{n;9;1UzOlBcIZOuJT^@TDfW%mlA8!B=s9G{MoXt4#Q-P4G1)cr{N?51`t$nt6pi zQ4yW&dbkFaID#GQmmWQ=u-6T+lf7zyUFQv zt}(zxEZ+bZvwwjvdwDtGdFwj{cscu$0barW$N-nHM-1>v7B#@7tkVFOu`LF86}!p+ zU&Y={HWujfYW5EX_!{=I0bb3n*1-(z{kP;`9T(M)1NHMW0c&wLvTqyUo7hPM>}8)a zz~$^A1H6{?8sK%T)c{wpY6HBUtunwH*sl_8i{!hRoio6d>~9V5M)te`zJ-0l0Iy*O z4e+f@HNcx#zyMdVTMckETWNrO?3Yf`ly*6=JoZlpxR(8m0j^`8H^BAmxBVo(rOH+8mnazNgBAr#m8;p01WXGdrOGwzs{*Dzt5jLd4(aNn6iWJ#2@aazbtZU) z34WIpEiU3WYl5FQ!Jja}518N&m|(vNt}wyHCU}mNp_AvV3I37^{*(!ho8Y@laGeRh z-UR_%QIA&*X6wiYnVgWWhvZ4GT~ znlYF!E5uVi*=ONl#%PhI@NvfIp|bE1lu6)e(X9}R-(+WnA7-pV#NQ&|Y6>4>tc$|? z82r3zbW;?LF?LMEe_6m^7x2G|&;vnT^!a@|R z5SiXcA^0^=2tF+of-l)0g(n35F9iOpBK}`RSPZ)-x@r-&i|`%_4>I;)0Y4+cuZZwR zBK$dpcq(wYpzE7aE`-GIeH22TodUj(!h0DTqY&~wBJjT_@L!?uF~+`1A&iCUi}>++ z1MDUJJ&JM)JvIuM?4}U)EbE)sFX(8JO>zVg-UyibLE^hf#6vVz7-#ITfR9sn4`W{t z@M!_RLLrcUE8y=6_{S8EGxoX&e?=kkLs!oEP(NP?BVSD+?5qNz@^QvWhz^;11^pTk za(SVb7J=^;@zVn4@`3+XMEnma1pSGXcJwb4 zf*&;);!`5*qg8~16avrf3iu~P{Am&XK!k6Ju$1fqa(F3(9W@EKSA^3d{9_S5Pa*8+ zy8`|hg~;a}0n@Vy+0WG!LJn?cz;7WK`E*kV`{|_+_548!r{N)6=x2)v+bM*-@OpTX zv9$yv8w{PSp+XXM*qsT|3>C!{+pV4mJ0-PM9mK81%wzc?-W!;cC1P?)WR2Y<@v#)maMDV>ab)iY&_ zfbSOY9Rh9=FoY$&D$N3Zzkpi={2l=Z1bmx-g95G-@OA;ePr$7LzD2-o0^TU#9RjWt z@SOsNvbj7k4le(D1>7OvDgmRg9A7KoE&)RsJpEk)-X!2%0!F29d`Q6C1dK+``Q0ku z-2(Orc#nYV1-w_ln+3d2z+}ADcsX7j9>*JNY-EkZSv6i>kB55^4$3=hDyr^}^iJ$o z`H{b@8WGWI^2K=|41b^lIQQiM&hk+C>54jR??hZZfDP~wbu6+Ur#eT*)XDJBM8uM$ z7e}dJljcaonkIaIMB5KHHW3@g*YA-yj-oR$!WXh5acm-0>FqsAk`R*wiANym(C7hj zra3+~I+TLOt9)$_su@G>`Xp;BT>t2S5q_eH+^=Xw6vpW|YPhsVRLn!JnfD#q>xb#fpgHdrvt@OX{JB7NA`)(0!RKQa-s!o-In5j_I# zdPd;D7H1g7b>t+kh-B^2-inG{Z;BeP$ecn4>!~9{;e*&xs#(Yo{LSD{3LMqcKY?o23cW;5f>Sm7{*s$JIv;7wwNupn0i}GjV;Cw(QunB##T8Ew#uouRZhLFa_ViBQ)jE3I$Pz`*(#^b zRynn{I;gePL2YfKE78vrXn1QPFX{fo9I2wByR}1Y3;8D-DgqT<6)hEaRy0+FDsBsO zRO|_MMe8d9`?_0dw-6A*PlvyvD^TITy}hn(cY8za?)JLcihZ}Y*Va~q5EDX72r+bw zCw})<><$G&d$v@3IMjV-^PMdkcpJdh_KHs0f>{x0@^7u!6}W3_1?_U)S`qL!wN2KE z0nKVkmK-xJr(@~ zCq@)G{OBeCyqng|(2_~T>`Wh#Ix{n2wON@d(q5<5bCTp7Ey>7sewHM$n49U4$$5@3 zQl|kyYejiO}XzazQR^y|6qeInw z%ui2uDXC{6xf==p)cuM)cY2x=)(BW}9aY?$rFwuFytdax~mz3`*6I~7J6OZMI zOY%ElqT2_$XCxC)%iFt6bng^t&&ZOYq-!wI-3KMNB2HeCj@IocTI%An%dp;|qm%Oe z7BqUgzgVuV;Yogy?k6U?cR;sF5+RiNeg_Hk{5&vti6e5!@05wI*oN-EA&s723Fv5z zM_!WOA0a|dR|&eOB@sd?1D5g(bT5OhNk=F7Vd=s^_gm22XhBEoNcw!&z(}#Ik+@{O zp8;c{lh-)tB#z?bJ*{`^>83#UQ>?4VOX7Y{&^ZO-o&jSzNp~~w@}5ZV1>Fgeh60H* z)4dJ4r?Q}Xct2y~S1YI`#9*bs2x8j40O=pqs$3RE#MCB!K z&HDT1{fs>%i4fY+HKX&(Mt^?=x@WTB7aC^lcoua3D@(fg2xHG@!SANg?8@* zCqT>x@JIbd3I0Yvgy_U|5^M7wKn?h#Jc*9ryG?X2g3gP0qN98yUC>1LBhZ}yBch`| zN7Ah~(Z#TqF7w3@o1ptG((2`#0$nBW#E-@($?xYTx@UF#+&a3yG0{B-y48XoP6J6`HrdN^=Lvey1y@%G9V;|^x5Jz;yI=bB^x)%>6<-<^%;8$a! zn*|+AmGi?8o1j}|qHBC4$qz$Qg6>ziH^>J%sb{hish9s@qMHVtthbdqy04n(j_K%D z>FEBzM0Xr?jff+?T!lZG?*#7k^38%y)*FrMk`AvP40NyS^1Vh!NBs5t=0I12IEp8} zlHWQLo%hjX{jNzvSEHl5Aq`!lj*jLDcKLSc=x$0w*Q2BJrlE`J=*rX3P3!2^rlC8o zqg$7T?pYmOMH;%3I=b~~=w8v$ZAe2mtD~d7)=tmobaZ6@c64((x{Yb*Xi`G$hwSQ> zG;}38I=mLM&DX1=+mwc`Mn_kbhOSXZSDl8gOGoERL)W9DqxR&&AN3FG@TYHYF&$lP z8oFs69bSLh@;k1h!)wC?-L<%P;!j@Bf=<8Z3Ed;VsPEF#eep58^VSJ0=_mwUOiRVs zwvTIj-y|&Q60cIKM}1yg@{8k!Ex50#snz{%!Py|*`mOafHALv`DSSB49&|V)CmM$< z`B*ITcnY%N$|IYiUiu!kmnoH>o>AKFn)hN@j%~*eFja5Nb$&d!Ea(ohwU3^>F?iRF z|4-}1U;g$Yt6VeVJbC8zxsP33$JYLr_Txb|qnvMYbkCQw7n|-si+koeKh0+6U9UVJ zaLvrldtUi&;Hue{`SR&k=3Uce!B^%z)5E7O-s+iYeCyo?HdlJcdA^y_IKK9V)2U6*&HUN3iqFg5u)y?W}v=Tk~h9t{r6FQx`72zhpKv?=5+FW8Q0>bB={r5@>cxQtB#vry1-U!m{l%#*eh>;vtaDmf(r#j z$|u=zUZM+*!f#(_#I_J;UeWnNR@vgMdF1q8-^j|96IzMiH+$yX#amr7tg1pGB;j3#M5m@ zEp8}b<&E>M>+>|e^Nt6d-n@B7QQo}rhpcMf?E81l4K}Ws>!GyYm}k@9K&^ZOb@Gk* z;_1)LmrNg-FP+AAu=7pM?)h~k8^2T_^zNM{7*gm%&&(7U&j_T!qp4GHB`zkA6p;^;9$EO?La<5dp z>=Pu9D>ygkzwttkXNDkeP_wkgx87=Cw7P3l&;=*yl-It?fmt-Ivn30 zS0hv7R`H1Q;*YMmFJG+q$^76e=vZc8d-?axZ|FMGRDKrsuHy5DU6H|$G`VIzH~7h> zRkLh;JFt$Ct%)K1j?mFM%EI$9J>+5egO55kxvALJ2^<3NpJE>X| zym!qXp3b}V?_d4dFSIW>{_p`eQxDgEj{#m zXe;NyE_n0HgEd+WTzgB<&+jND(ZpW3zCADaEK28sHT-)`>3rwIvDg{XVM#)Vjc@%MD4rdxN1 z)@kIqdd9(fY0M2?xJB@-Im^m#=J)&ldIJwDPp#u2Lwmu_ysG!f!{s* z(i$G_JGGjJSL=SYl&pLek1IK)!7Fz#@5;90J+nQYp4OgYJ>Tl_gj>VM!ruyedRu#s z^?s|@)7RQ}tgkC}JT@D1cuP=%5|rQ}$p5k^$9oaVtLlvl&6-U=b}TPA-+buw>&K2Y zHO~Ed`oCT%W{q$Ce|H^gnx1=SdhmgV+S%L+mUqG9a8?%oV8=o4R0*u2C$_5c#LU{5 z^R+*jI^J|_=GmC%Ak{{(kIlV?R3%8`p8d)Ei-#PQ&9h47>RC4Ty%(Q5wx;rxxxbs% za{k%_>;_NEXO2O;#mAaHgm!o?%*uOtxzD^l|LAkaN-76ld;NipHw0FD*1j>NoIm7n zv}o;SebnoTc1s-AM%gWaS&BKnonYeSY5Cd|JAa7f-@u+| z{K~WMdi+D%9zN?_n}4Cq(ef4&?+$m*{m7hirzj~&3@T%Fa`SMqu4iuhspMTUtJbv_sqs|*VvHe@~9+rQuZO!AS ziQ;9@zj1bO&5_f2Rj*-0@NoVPoz}=kXr4-T!%9{&X*aPKmUG%=y5C}cU)+vTq0gZf zMjFh6T-x2|dRWyvXJcoG*F*UG4gMrQM_X%HoB7bZ=VIq)P96*X)BKCa9|=yh70fx= zO+k!eCqIK;XF5vlZ+bhm=~14ei@8v*>v)g;^f@hj7QKgd=L$Xt9lN)#o_X=zM;~5y z)`ijkY1GZep!X#G5fPtVi^ zr`K)_YF2kw$Ja4Z4}_mP#x^vrd2V{go2;?%&7zuT!#@ve=^EeqFCz5S!2 zxBt$(tLHoO9`yL%nJ?~na=xIa*!$#s5qlDGe>U$b`Bw9v&0~cGrM!)o(u+|@vxKY9 zVH7LU?q8W_C$0N?tzY6cyw?BLv0ANfa-k)%@^a2`y%@(|j}q0_9#C#r+49uj-wl54 z-Cu=o`qiOdZ$I@$bX(6W53mcX99kdkJm)Cas9AYQ>%WF6-G857^-33d=MM(&48Dw! zZ}rT%?W^V-%r&!~&rxqa<39JF}=*#KQ+2QTB#^MX>zK2e65q#J!Y z%}6@mdGtffOSyQ^eV0O2 zGv@j`n$Qmv*EL~oEa%mZHc!IVhz4!|W1}P3Lvp*9PU;~rI)t+zH&@qe@oJlsy!GBn zex{ih)BKIz?$Obq+r9kU8}Gdh{q>s%YCga;u&SzW8_w#hipOxeCU)&`pBXro2j>%4 z?H_>`sZoBIkF<5qn|W$X;+#!! zh?arE%DD=kzM`UZUcR&_AMM7QF#1Z7=g%3)Wu#9Y_=bbWG7|W((J?C`=}IO$;+W~g zWGmSyYoGLMm6>fk)klaWSB)-vaRq($f{54snI$&u3uqSSnCWWRvH+IJ$W8eIbEKp` zxwX(}VY%c#7Pa;Ct1~#Cwe;Cmo=xg;Y{OV+>A5#E`05*@?J;Rwn`Kc562rjB7eBCc zVu6`&urIpg41N9NN0|1mEdn#6|)i_0%4G6a`E0$WWm4 zeo`gYhws1+suHrc0g3hTZS5)E=n_3jDxJ^Y)s`(!pT9e6Qu;E`ZcMO{LJZnjvzLQB zjs$P+4j8@Pq${l{ov*2Ro6%)yPKmc~v+1<#OX!2NZP}|)%F9#vS_9i^YjW1n?xyxm zqYu?=3dvLXy1HyeZO!o%mD5@t@rC345u;h z)sYN@ZTe6njjwqyyfY&+tXz%{MFwmp4LXjJ5T1C_roi`@5o)@2920mSTs~nTHWIGt z8;at_MpRq+MW;`G$#{6#43FC-ETWNPM=1bQfWn9YCb;sF=s{{(uCJknDmyL zRKJ#VG;A|irj#C(SPh#xxZmWzEYWx@Q!FHxoGOyU63dWj=UZm!$S1bVB-4^qtM8ms zWm%Sl6Z$HcqgYPOSov0o3}$(0cx7*$mI5w9BeJ5~x+b@%1APN~d(8ZT38rwqNC`N2n)3Q|YNWA~x z2tLVfZ);kVibf`fTO&ho@|ls#1in?Y8Q*m>bE<6nN{u*6#^lQ=vyeoUb@rT?&RDTw zJTy8MJ`gtgl}y;NK>8?5vxc8S<{J*%tR<(C#s+OPE=ki(muQR_H+ip3NH37SC|>m9 z`%RnbPf(eh$)>Uy>Em5w#{AL`!7@KdMeB6db)G_r1&;KT841!pmdN}Pb9Dc%?SXFc zsgpj}RC>AMCw$ykCr@-p8PHhM3CF6^j%*2523iAmrY*TOeB&?N!3-uk@z6q zoZBpS*$``^^um&+8$a!`%dK1qE>$=}rHYr5zp1aH6HPKzLE6N=zBrC}8D1QZoET(S zwM|Iti=(K#cdSapWfIdONfqCBFf=-9GpkPUw#qM=*q5Nw;;JqU#|$&Mgb*2o&CVh% zv_)^%Ga8g#I*bT5Gn2G(r+fXz-g_On{2%Be&<_t;D_a^liGNC(j^LYyY-SBZ@6 z8pVX!X1bV_JlIT##bUKf94xXJE5}B=#aIj_PyZ%3s{*yOHq(Q1C^BZd8!0P3i!)rL z_R)bwTWjjn+RbXiA}X3#MaBmsV|cf*NH&<6M(y_9Wvdk5WOQtt_6v>Kyv)juk=@S2 z>{55xymrVc_0GL_s@xT7(BB+bghmZ~d~G9rLlcYYGIuSiRG|nCnzLOK$VxGig-`1g z7NMF1Ck(>=rQp-u9$FNeF@9`hJC+@nh>fqgxx;>CE=zSMrIPIUGZT3#UhptQ9Ur`- zt5jCs&Ipb&#L22^Ul@m3E)~~MtG{mZ7Rq6%ICf(ybids`nWK$;UFUPNVLJLQ%| z4+412sXc=(LJ;uS8R%X#1N;50Nn1?&o&`fK&N#=R_co$Pv`_B3%9c*j1$KDs;oYZOS}LZnT(IyuR>_Zw5yAh9LKU7B*FUuGwc&|YPgpc2l+RY1{(Rw z%n+IKW`QE)3n+a2)g3VI6-z}MiB;o5RAzGHPV^MnjNE-=<5LY;&=@!ISqK3>n=K!Y z?Pzy(XVe4d2|7Hg(kGbNi0LD8tEcodV)#O--xOvh&soizxolcq#>BEpc6E1#)Q$$V z4dY9Y2&J5PNbYT%xVmf~2wEzL-6N?cnvwLQ1&EEveB-Jv#hZ-?5nQ*G){>*^NI zSKB1HRD6t;iucsUh3L$x%PbB*PCA{uy7Q*9B=hCMQzM2Un^rGOWz$I^QsC_CoaFIo zhh?X(wq=u(Twq?9oQc#J7gKh6=ajwW_>d(B?U?X|=*;SX@ulL!4=P^-Gy440I0ei} z9X_63b_dOO?`^1Ws5cHH8Ts+o=p&}lK4YqdRi#WtXDX=8rti(N&QqrLHFt#CLb+)_ zAwfs;?uDoHiJ@T1xImVD36Oh|hi|VxxD>KbAF(8SuoW*F!@HNT>5*xn<~?(A%DZuPhA$& zUzKE?%GVSK8DBr;mejYmE60{9<>fj1w9h{@KSnusRz_Cja4ENDlA3-YlLRA|Mb)9E z6R{sq9gUgx?dMoEdOmWnUyOpR_*w4E%wEne)EPcP3Ej0&8%#3DwS+lVRL=cdA^`-8 zO_=s}r_qo(oo{~(CwahK=uFlcuDJ1U{>!q+AmE!V@?$CR^2{ zgyYfA2nuGe3>()$JxUA_dmI&Z>Zn8sPx-vwk;xk zx3+CO`=^Bic(dNG4ZSIcBv=+*OOW!`F9U71V``FnPEX&K$@s98S(o-{7bP^$J-bhnD9*LFk2{=ZL@sCORee_9<_DSfa!}lw$(L<+WmV1JT9fdwg{@O zPAoj_*4XY2HMMqzy4B9^*1#@gqa$hCDTxFp{kp0o+|}KzWtMnG8SVWb&PhzNLaEyP z?I_;eJDXeef+f~PQ3(D>4qecCSc}L`ET~B^Wz|xOfI{oJ(;7jCzq?giD3Gb!+wKgg z+G_(W4JR|v-|ybj7V6xk?%o;N-9O`oYyTYFb`Tl1ZPU3$u{ zy&Wb!TAUV{R2ScDw`(^T?bItvzVXl%T0`&h?+p2yyW2WuE4-!f zE<+`!m!WQd2N0XGlI?XhpZ&|C!m_!ZSgZ`sx zcw%TgN}kJcQXP&eK};_ePX^%VIlO-a4@FV>%A#sy6h4gc6bRS72jNkDSh&R|6eeK! z(i81?p^h1ohnV)!v8?=p9|glD5oIIr(X>w=(6S<)zD* zo4Fkx#pCq2Jb9jckK5z%6nF|fMV?~Ma?iBlIiz?VQ9O?-p2Ldgh~hb_cpg(c#}v=w zisuQ%^Q7W=O7VO|@qASAd<+>Di##bP!Cw#ltn+j$?vy;;$kRQoxDP4rM-=y?iugwUW*z zE{z?M~#UF!1IAP;#h=XEi8*mJ~vH2<-@W3I=YPoO4x3d^RNij)=}+*>wvS>)2U zN%Eu9gTG6y3or7J*BbN-O=VMu-AD3|<~`;*=6sx5M>;t!jUAA$pC0_>R`%TcKsr-i zUL&|k^a+nS!i8n*>)-g>Z~BYc#9dR-0%Xd)k6a@KLU% z#a!&d#SiFUlGq44*ge2gd9=%6!Ydq4?OeMQ6W+=3)IVyM(}Z_v{7G5-a+&aX98Ysh z?aDLZ^Ep0Q=6n<0ZGt@}xPYgpcA;GbCVZiZf1wFq#PKvA)vh8FzL?`_Y}Bq|6Mh-T z)0|SfmYML&IX+pB%T4$d98YsX?OI{Nmzdy{oSxexPq5O2FXi}TeV3Z>WhQyb*luAz z?}ZFbc+A`(;70IwvTIn2fN5NC!n5VA0;cSpu(xXru!FsmEG+N}`#S^dWX~C37yGCI z&SOIcIG=SIU^lBXz#dj+fD72ayGb(ba?H%djD5lYFJ})K;1w)l zfJ@k&26!dA&H$IPe}fAZc{y1b>(apt?e{$bCL3}<|6ag!-zeZhzz^x*ci`OiWgYw) z;NR%rza!_j3HTcJ1p$+ZIZ%I31J>>}coHy~x5T#tcIsdsU>9JGW;MGCFsYp4h~KYq zL+w|>KgJEUcL{$JH#BBT_)EB(~whT)}D#@OpN&0p7rVljuvR zd^fZIWq_|`e`kOz*%uA)M)pYqd<%Qf0N=`b4e)iWK?ko?s#z7G)y@8$Sq?2`fp zTi}{x)-6>^ScibAPc2nevNZzM^ij&l1ro`l@hfBGcUoShxWC#2 z=bK>iD=jag|7#OWzOCg&_`@c6)C9Mi;93)WtqJDBiwubW>oPNh1pmDW{+0>;nhE|> z6Z{bq40qy*i}*(pkd|M_1aH^DD?z_O2UB|T%`7j%>xu^lm0Di|uT8v40o7^8<>ivKi)i2qX&|8)vc2(q8TC*f-n zc@`dFY>dKj#-=HR5}p?E)NT|M;Y)%YwRg$~ zD&+FWe5v~`Jgn6#(bHH#u$RI|w6TC-t}nn`U!ddpAbzKy>lPu;7j%OJgYJ2RRQ{79 z{IUpN6yeJhLatW?oR5&?<@}yNeG8b^2lx>^)!Wx8{1{{Zlfpxqo(msi>`$QI!l#fg zh0sSa?11E0MIq{$`Z3DSE5Zs2A>Squ)`-wWd>_G|2&ujZruIQ0l5ja|C zQ7aN>)p$8G9_~drDDUvnyt+TqJF#EoM_RIKL`19UEeyRk$H$xFDo%t{WBAw~xA^k1 zFA|TBj_K$$=XfgZb4>2qP{*-3EFMQhe`HD>4##5H=cG#%?~nBjt0HONSfoEXo`Q|j z8>Z;!WLTe@mQbMj#)nc;jYan3P=d&qI&eVk8}5f2Vz}TN938zsh4Moa7MY3?s$)~4 z%qhvDI2AM{5+?+xJOG@J?PkX*h)!@Ra z@zPG69EgaQlIYcL=E57IeUO=u|zqGmNP zGztqH9T^`R9pXs@nLeI!MoS%vj4)EbaE!_CC$#p~J25Z-)kA}fw?F!Bjx&!(Am||W z#^~ay#(_*lPz6}U_rp_TY7%KFvZWY}g^MA?qEg1A4+t4Vq}ZjS$(58}#dh&AGOSoM z(ua@6&B;hcBMH^L8XM&bF>nj__p4)(;nB&68itz3pkk(~;Yhd_)f>T4T$2$!+!s4& z0Efl^lI86mi>dm)vBJh6ZK$`}vDv)M7PG|`Q*Vo@vBlUS8g8@2G}vNl?J)JW1+Cv~ zo2JeVQ)jE3I$Pz`*(#^bRynn{I;gePL2a$pP7~uAI&;&o7aki6Yu$kfVHgjSR9dGT z9i@I9dne$6HXcEX595I1epT}cpbkuo^sxan#rU8pGO=00dW=q@`FP1an5yF#A$T!# zBdLZN#9?_l%$U|?(q2q1UQ~~iqZ#}j#D{qw0UkKfMje^Je*7^V8@RmLkDgZyNZ3g- zFrdR~!<0F82**qFUX!uq#?$ z5!lz=QoDtK5PmxR69A}nzHGm?Wb#cDn3=yN65h^IZe}J`P@byVVs`nF*L47V-{00 zGukjMOGWCYWM*XQbWBfSoQi1}Ik<8q8b?-*Agd`@W>QfHRQlx9D~Bl;&9o}|Sp_Ct ziM_R!8?FuCmF;c8S0~~F*+l15-N*d2V!#Jz=Aeh<=DOyR7R>c1paq^OMcbe!boZ4E8nQnuLj@G{`@T@E^$x3!3|8zm7!slQK}==On*Y*1d3Uk@Vm{GI}xl^tLS z#6b5f=&Z`|uCOba&-0*@c~P9ap939K#@|i-U-sSxK8~xr7e4zTX)S-r9|_l2gmK`}HpwG27)>kAsb|A1?Nh|Nhl6JEz*)k2-PMpLJ0a6HUXwx=?lp84hA)ET% zLUCo@rfn`ax0MOEg*Lo(ziz(TUfDRH7y6R>f6mOAJu^GAJFArq?Qh3k%{+7d=Q+>$ zoHJ);o%iI3ci;W?aB~*8S@e%JQaQ98RQfrV4EeJkH}>>9r}iW9e5@BZ z>d#_BFyFNHqMq0foLN53B3#6wh%W=@#Td9B$7qT?O&ZsK3m}}bRINA?KZhYYwsknAg! zaDD^sTfm8OSuWvd4kG8b^RO}=P`Y#-5$Ucr;JybOwE@DdlyLuyV_Dy=)2VV^CE>nf zz%>B(I?j>4)e`P&2HZwG1EX>y9F@1Q?^g}DO5j9&P`?p4EY0ieYmoHOGc|#0FyQWx zaO))8W&^HGO84Cva03$Vh77n73HP21xJe1OF$3;|gu5{V?kNdJ^B7Ss#{51n;cm)+ z`vVE*&47DR!j)&heNVzwWWfECgd^Ln@^MANRc64sKbmS+TQcC*OSqde;3_2?jmcK_ zHApxbKdf+V5^ie-+<=7JmH{^+;cm%*o0M>PjHlW6ZXDBiEw&TD6-g&BtniKcsC1g0 z!n4TdrGZ4?Xb)UmiG?>YA7c!U54BC;d^>k}fK&jyVW}oi;dmx z<)15gKh!X?eaC3+hnXT)R}b&P_uJLUI6N+3nVZg`Egqhz2 zzCekplYBudr+lyzl6KmZQXhG*TEd1aX+E5^;EGz*u%K6L|4Ny26{0!A@};Rs zyx5ap*+PMslo`B*=G+5xs0$daMVY#Jie7Y-$l1chYY21KZj zzd@bmvs~+t={R3=Z@{ijU-N)%sPfLNZMb^T&K2*2;Gj6^M?Sano9Jeenx3il0Rt<7wFlpv!ai!oG>@wG-m7NpV=5Nnx} zW8qPYNrMRx{#rA}NQB12)OD>iYT-UO2FB8CI8?2?o@tS9OMKq(Gp&oT|z&uJsRCItywnv9Y ztvPVBm6Bovu^_ZW4Zgm$%aDB?otA8`_H_){YL6L8lrqDW_>#lmjmSS&(fCgCSvX;_ znr1U=6UmVy6ZpEMGtiRtijXOH6Nkn-!ebzs$f{)u-{x3c-zA$lD)Uu7b*WOoHWib{ z+w4XX%69S`OkXNmC>{fG+~LrKd8%rlkM?|p)F#Xa#yh*vc*LT_MdF#JODa);d0J|q zFN#OMcnMp>wGvC8xj;e(&qGhD2G@nwpIjEVHnK}mS?2PT}ZMIlQ z&@yON<7(PIRfDf37MsKbF=SxQ)2^h8ROZ_qo&fQg#YHkFrGC)q(g*ON$*6&hXK_Xb zdOKQ!ZQ)_i1}~-s=xe~&)!e!iT5$bY0yW)m|8BNUl~Z|l-(xY!$Vtlp_aKmmIW2f! zC7kGsVZv-NU9@EnUN3~xgJ5qWHW?d^SyX^;oj9x-svi@{95}gbW#X<>-H$ZIVS^11AADdJSzM)VupIHuGr`(zM zMF3AIm3z=US`~D3w-4m4!212xRJ~+;&VoyAGDf~XEld%?KJnI-U7UEQoO@av4=Ufg zWs3~wg~QcmpT?!8V~3J(-)PkYl)#LuixeGBE_IgR`G8TzM;IIz3=PrZApfdThY^p= zbSKlEEYJz@016*}fpReouMgHsLH$Bhx;7(R|0a62v=Wok4K^_Pm-tMKfSw(ux5rl4 zzJaXez;yzLTUGi5(~g-wf(Mk(J8k3pV^aykTsVW(J_Vk0G4J5EnMD>gNF=AA;|zA) zX3KOFv(5T>`r}ZY_Vi$3j@i@FtY|}Ih4xdLJ1$0n(7Cri5Zu=lZ0QcRbOq}{Lz=H% zOO5c5=%1^=8Z z0E@Py$Jfu9dTq5ol}lYI5Y;I9{8T>$%*_}cUknHK`R3(n;*ZfM3|ITCRxGY6MJ)2N zppZ`IQgX)FK2BzwTa(aqbhYkXd`zEuDVWwTkl8LZA5u^0@a=2%FNH0+4=QqLNcP}W zyl6ZUPJ|4%OpDE*q>o-@OoTwNoMWrcZfQz0jW%%62{jjZO8JpwD;>DKjjwHx34$HE2OZOr|eTc|4_&lavrSos>n-qZp|Y-{$eHx zdM$a?p;9L5`+&h1c**n0kgP{stCw1z>6@AMn@}(63?HHN-@Vv2m{O2y4s)!ioX0mU z0t|~!8Q$&AP(sFdz5{W1@&M_{q~Rf^EgiHz7M;vtSWYFcMfDAI-eb4jm_;8pygr+o z;TZoX4&oc}v?pLWs-f57RlX6snGqK!+t)NL!eXax=6-83%oXXUd+j>S@xur2x(9KOp7^%wR=r9#;|!;YZ{GT zmU79EdJ{)C(mZZnMyne3Wn33gT2q?!wr|F*VlFo8YQnPZxF-fdL=s+2;G2QmD^&AD zt5x2cY98#{dE3ygPVbSMi2LRn{EPkT^#Y=A7Jw93bO?+Ntx^ab~J_wVhcGHOQ$ z)5;z0|KyVH?+wU_s>RmXI}m8y)7~c|d-ru2%F)DsBoY!;*geqR*S8mny5+(WPdqeO zy;|;l&E5UYtpkCc?jW26>}?PB2R?{Dy@5NiuuCON8QHJoSxo{fs)3$hS9^bd^X~S3 zITe3%SD^D=EV*`Vr`Wp2AmjSlJKLN4+W}GQO07#}nOZuTLck8b<|UM>&BCu_LrrOK ze|q^1^mXr+)8;ivO`m6v_kmRFL8Yhc?(b}G@8wZBiVqnqt(C%F@98!PmN7RhmK5w-7W%GB{(yL z#gkF62Zaty;HD@_Us+U7#Da>O(V+4%o=OBqL70HxOHcIUd`L^^=}&3`0QM5T4dU-R z*j(J}>MhLq;HtGN;qAM`QR4KtJZ?{sr`S{C@pzVbN3Q7g`GnK+gwyj$r{_~n&!^#|T;^^d|JBzzP4aU$)ayt@;(DA}rP4yF%x^6->iCu>pTlMiDTD`J}^eJ<#8>SQM)pWUhL(mSmw z0qA1Rl`Bp;P#@Q;0_k4^uIw$)M=Hri;@)}X92U{=tahcbUYq_m;smxCAy6t%n`5XS*+H3(UR5mp>Oj$;`&0{LquJTfO#9DINCZT&qd9dttI zBOmIrz74=l@)*h=5oW|aVSyv=77WX&4P3#L0C5@6SWW5DxN*-qaXHHfcs4m z2(UP$J?bJZ;!nUQx|tt#q5u<5+-hPzub8`7`C;F_qoEEi+HLt^e*rw%*fc-vA7LM2 zjc3;d?)Trl;B9i0yWc)O_|8v${tm0!FxzyWdY3X26tz z%6bD3KLdj6XSHWn`YQtu&!qH^f52xz24fX2yifAwTdUcxC ztB2R?%@-Wi>t|Vo*Q7?3_K>Yc$y(krl)9$&;bmTZ=?aWl8<9&);FLUa%g}?GbR{4# zvM#Gug^qo8U1zcXp_z-3mHwuU7YC^Yt$xm3?s$QYiU)7;-|uH$$LC3E{04iP_C*m# zxpH(d(zNN~pl6oOR{5PX@pCj*4owb&hY_wwlHhH4W4?KL=XL&7{(p>=_&>DqA9)Jf z{B{0DKgCisY?wXw`uuVHnsIKHbSysJLeJkVR2^UC?+CoK;3@n50xNr$pKaYRizBvT zj$QINzQ2IFt-z6s@j5ADQx~qgc)#CW&U42mF1&9K`Y_LP5j$|cH#V_~`Z?xx`fi@>1uDKlpO&d?Py!uMh z>EgH8ij517m%nvs82dH{SQYha3$IV{>Ljk0pQ8bCj0OK+kXZQjnw54x35>3Jwr=t z1Zfp`GvtRF+M=phuq^OqSa~jxN=SH85Fd!>o-LRasbGe%4b&bP7I-tVHCIu#`Xa+? z?D$Y}k>#yK#VOj!lYC<@hjtH6v4}F{@Zz-EiuN0&m7}fj7hK zHJ<#MR*ElT>BbT~LgmCE)NTvB8Om2_a+wr(Gs2lv;|p*ucg47QQ*zM%P?k_z5;JXfj2{?K~dgG&5_Y!1fEY07{0&J=2enYdd1f= zF>Po^77a4xn_fd^^xj~aNRofTpLs#W7?FHB=-=+P%m{}nImtPeVp`VBYtA|fycr5h zPs+`(R3c)%xxkxo(4H=?u@xxEEo?YP0fYX0`lAx81V7SoeH43~Lqp`%e z`OvL?MXI?#r)!T*WL8>?tN`^vL+11hPb2W6b*^~vyg_|O+dR5<;mQ(>2Neb042@(% znM@RTGjs!x)|8}czX@@NufUrj58J6yGa*aJ!o;BsU)efuX4RSIxEakW@MfgGQ_-%& znM-W(Wv$*M6?ii&1|5?&F77u3Q%Hd~gI*>{5epg1r@)(GU|tdh)N1XqGDIJ?p;R+5 z)ll@zs~dI(4PSvb!@T(tEk(#LIT0{9yE^V|1>(~4j(G&{2 z8AOR}dzsC204?xlNDWWvGI&B+;LR|!t2BO%0&fO&ymSf%-Q*)ZSUjyt`52Psx7p!( z_x;(@D)46PSBWrel$15~MP89bh0FfkGFLfg6zS(fkuGJk=c!p9pQZ;3bIhKWWoaSR$@a{25AJ$xsKGW7~GssZ%2*FWdz$ zCIbcD4Ao_8I`4+4d;6Yn2kcLV-6!89wPonlEJ7od~3{S4bKPycrn93cMNI z5x?r1zrdSO-B#euDDY+|EHVY&j9)NshFBw188d3jHn1lAygC>0+|PM4e7x_6&vn`c z@w4L9C`sehC;_iV$uVciac9Xx&XR|nB`2IEk2p&nb(Un})!0A@sarSp&FdaK;d;dR zDe_}Jh~L#t--|TFwiAiAteZYj@<{QcMUS~px=vj?JDP+M*guV5^SX~I<ywO_LHdX$%yop+~MD4$XCBA>Zd_RH<Fz)_wFu@gqf#x*v0$gcbL!V=w;c zpZ)nue=&%#tKAQOnQZYQzhdjf0gXxSM_iAhOwb#L*Ae#wjZehga07l#-;D1b#QtiR z5&2mcn;QpY!$$mWq?5lu8*W1KUi^CAtZlmXC802$P+3&qw;8{Hhi(1-Y<%~zO>4mP z;F_ylaQgbb={y!F^WZF-B{{IE@0;EQ=Pk~Y6!P|kYj5{XSgO?F7VK}v&l6{*9r0^# ziQq!1f(=`_9nR9b;?5P1$JwfvegXCnp9$JhWVIuYFq);|^UfcHsBzX%-3n=%&GIZwZLMuu(g?4ZlVbPW~cB;?($a zJ4|>VevZib>1E$6pMS^UX}$L4LJUahTR<_B2M|}BUy|ucrk5)W@27`Q?LB8D}J6J37L-!BL<}idic{t6hmCb1gckytV|0|oz5boyTG~ZP= zw;{ZUhtpg^*@_I|#XOw)jItFQ!b=R{C5CVh52yK}vUv>Q%Xm1=XO(Rkd%s%0Z8+g# z%h`5Sra6R*tz^}zO!Eg9ShLDinc}<99@gmO3Ra|(H?p^j2&rr?b`$$YoxFuz(8*P7 zRwv)WeqSfourKK3I`%o8+`vxhLro_$CsU&oqt^7ZV!I{95}l}=vG-j>MM z9AH5ES5>ZrJ!?S1_(RB)H@cRuajs(DlJIMsH?UvV$(z|BoqQv^TPJ(jHl2JkbLr%* z>{YFAPvx1fA!Z)&?sO5#z2)~K_vno>`sBms!uc$J$uL@@s`?fCp7WOq=cn$la zDl6&Nv0qnZnnhGN8`vjQSxN6Uc2t$=YFgpEo!gE>zEvPUly2#eQh&6kdUcj7+>9hs zdCniPM$zRMH;dx6*zP^C|4j^3$p60ffh!pgn|-(q6LT zw^jKJ?VrxaRFV6#v)e;_=r@2;XkTE~) zBWn3qpskUNcywK(bP2x+;ndI2%=F<%-x$vI53A*l_&mRmdA)@gd4tKJB5m zL6v#EL2sj){#~?(d=Kph6>eIRKdy#9uAYAidn#|3%AD;ghb?Y8xQtAW(Rob#x%_@r zhOu1!fGXFka+4}!V$8#vRT-U)%Pp#mLg8|&Dq}*=rY2P8Umg@4jRq6pkO~@$9SBZMBtxTNBPJd@n0_uC zK4`?jQ*=;b;!`+=DJ8u6fgt5w`XE^%#Z;;k4Mvl}sW_`qxr(DT z6O*yX_WIydh$+W)JC)-x={y~a^O4Ee1jmCRgA4;#FV65#`OH`vW=xM68Xiv`4#jbD zXlfK%RC#;-(2=^GvYa}`d5v3nB00%ffNO?hD$VjxGRbOeaV=8`Peyn}PQ>5}{s^Np z$&vW*crY2B0847@P$(gtq+;LB%w$G5Yc*4190PvvByJWW3geD;zk|`kA;o|$D?CoQM{=b zn;1zdfr^!AMPuPmGORmCSs9*6B*GJu!FV)0j3yJB3DJS?DpgMr)X^iDrPw?bZUOZ@k$+R;8@(5}CE2FHlqCqZK|?pPWiEG=OAm zENrE{(JEkvRY3hN%aEOxA=@oOYOO-*ZnF$&uneiA{07HD$;o(3%X=_1GLk?5`sEN> zJ{Q9n7m|_xFx2Q;t;*M+XbnGYdHs>X`L#!u>AEAyhHH)zl779B&+}`Ia>DF7qlSdZ z{{g>PsYBr}{MwTFTB5)1m|k1xl9E5oy!0ggmxEv)QzV*ue0Vp zFXK)^envwn_jV-y06!T=_ZD~133U_th$vge4LUJzH^Kdm0r#Mbu|ZWA?S#Hh;8@o8 zDsVIp7n{Hx#t9j>9sy=JOe=M`PQsbkM{#9+CyJD3_{Ma929Ok;Z7fdNPFP{zj{)*P zhWUK+0@tP<(@yC4SA#yn{TANe5SzgLgNj4(^6mVGl(iXw6Y0_#3dIrWz6>1QM~O|~ zFpbx2ps?40J4OfUCek(HBKIlxso8Mzz`Ytr*seEC(?ZpIEo|EeF```={^mdS-Srf%H(uc45iW?lhXYI z;P78d7mVB5*oD*lJto>4^ScQ+vvj{?NcSlz-TR?OsMkEc{ir}R~G5g znxvfH&f!#k$DvfD`x!&J`+=kJL2OR-z?kkJaAx^^$dK;$q;zRLN2GhqknTm`%0!~r zTcta1k#5|O?#M_gzcDG@2}8PZ;Oyjg8aT83e#DUOzewrErF8Ezq`Lr|o&0*R-ei_8 zttrd(`ygpRh>RZ%CIGA4R$eC?(zWYcr&~0=QCdzz5#9>-poCkK0r!N2qxEPjea}d^bs2D9m2m4b;Jzi{uFHUX zS;AeP0r#qedshbBzeqTGAI>Vj|1RO^oi!`m3Jg-B-n8g67JRvxcelWF9U8&!qsQMJt*O@RBxHzCnOy8W2(YvtH3R% z0Z83w%%W`#elqUAVUT=M8ps8X_Q0WcE8Fg0QJ!B3S>SxT>b&w+x1+wXVaN6z4LiNw zy4qRR*?pl!e}d^v4ox`ZD7~2va_o@ zz0=Mr_bl_4oqOjeKYvI3Sk;DE<&4>p)9Z~>4AK-oyRXabe`uy^+EL|%9_LJ)YZ@CQ zU94*3tT-bdr_xcvS>>&9Bc9}9Ry5btK}XJ+T7Uf9`=4`{J6=$bV{`67w)qCX)9d)W za%R))%-ctgQhK*ZxczgEn~QZw1+Ao9^V|weV=FYa4W1bM%E`~1d1&ycYBMGABd>z}x7T>mXeY{9 zrN$X+jg7}+6G-!RFTQc|k{BHeC%ijqYIl04;#flud$)V5hNhxpBi`+`wOhRdvDnz{ zURuN(_I{{gWc!ZM+7B~Dtgas3waZ&wos5q~C-KB#cruEmTW>Wui>ePyOnIwgEqeo< zZN9F7mf+t0KyY7Iu%$cL(iN<)Coe2k-k9XC#MNW&$VYL*6Ou;W@- zxs`IF`ryp2Rpmhejb%6ywIJ5?}mQP!ge zmbeIbFEH~Nm0xuoPFB;yyd^YN)p!*uOlV%xPMcEdo0^Q;xayf+6-2emT};w^I5~P1 zN*H|@itS(67isy@)FfOD?^!t5KhTz+a-tp$#*%o`AQZ=I7?{Xs z*4Mc&(3>6M8#^40SM!N+n){Zt5r9-0B5*P1WE3UIBl>x*?ewY<(-%q%^BK5ylVUr% z&*-Etr{x#6|+Y7MdOFEv{YL zzBneM`DaS#icKzoF8IZbW*MYy6%*Ivi^sD})^gJY@|CerBALu`dCI6X-wZBA#xxyS zGBg|>8=FFo&FfW!`tUB}k)V*WU`G?7aZX)t7w2p44cNyH*oM;UsaDqnkr$t4t(ei< zRxd8{ckgX)9cb@dY&>5}>#iM(kGy-A#h_)KLm#XS*e^zrPaezH(Y~v$HfMA9wsiLB zz4d8Vm<)FESias~i>vl<;z)clM)A$9JLgz7^P$+J> z%q)_wSzaAo_FJc^fq9gOsOUiNp`F3e;nAR-zMH`ajD15b(aG#XTNWLi(PZ}FE{l!< zTkX+~5?^vS5sl}ct7v>@axxK}uvkr#dPyd$CXypZCdR|#oq?9cHE5;1_$CgGcZA2_ zP(G`csR?)*w};Anl}}yTxJsW*#rSe4dux~?lm`5?s*H|nOIvlbXm(@TY?K7<5 zr@?&VA&a%-bZ9(cQQ`ucX}Uz$h{-XFUZ@88qIl$sr-y%}wP392gyPj1 zuWaVn#YfC^p|MCy9cwa9BvMhS!m7u^$q1gDTP$~3fR(HC;-cEimd-YD-L#o6&FJa~ zXsEd+{#?GAsN%BKbH>QN;bag4d44)_QjlfURarAIn4;O!jX)%*CI_yiyq8pZBSP6a7D0~nPjv(^F2)Fs9NYET1Ki$ z^C|U=GX~8(v-%Qaz|PLtzTRewg@jx*_*!DINlXy>35@Lmg^Wb0lTH-I?A#$;m>0 zB6NUWugdTwC?|b^-j3E_8@}xxvAA>0Nn2NQ>k<@P7p^}`pr+g6$y-i2>b}Qfl97{^ z0qzVSk36;DNpLvP7sG_vV!CL{9=ukF#o}OZB8DZ!nAQB$rYfrkTDGHSeiCd;jlwS+ zB*N^x3MRjXi`c$EdwY9hZGEtAN3bD}iY8Uz$w)YXXB&B{!OS#j_1>MW!X;Y{MH7?s zzEHyAVU|5bR&O5Ki`{GS*uhrp?tOcLf$o9!K7Vs-dmbgK)8h+F43ACaHDvbXm8^f z&=_9ggoB!V#!Fp}!;{lXmDSNma>?4@=)|F5B$U_GNSDpA7#vLvh2TBN>Zw8Qbum6d z-x-)a9bB9)-)Mfz+#@m4}&$r`1Z@jL;nCaK?wEOogXv*N=C z7E4~aaw17(+*$e-WR{5UYBW{Tgsw`bFii>X^;oBJpYtPK|n*Snl z1K)M3@k`Z&;m0kWz|-TU(iewcz$L$y(M!ln)}IbX;B#&$7D`yW0b;9Kl+UR0u}Rh7 zBM)486h2<3+?n@90FPUhd(b=#fsXF>fxH!1zu%gwmyFL@aH&nkh7Vfac#2@3c$>+> zHs4loU`57tYDj|S7V8R7aj(X*wMn4E5~fziLj zXJQ2O>@dAOw!-!e=--*kfWxgSeS&GnOdr(dYKE^rHkB~Ug)>>Bz;iC<9o#mv$f5>` z2Q=8#5bV0mR#r{SHtXkE9-pQM3vs4N&Tq-^K z7LoP|NcNm(H-~?IoylJ5TWy;#yR5a6W;A5O>V+Y1GFCmdLu{*y#y>GnUv0CKl2~9~ zoSj;1To;wE$EEw)oRT-aKG@Wtd|aPX9s2gkpXHM~V9ZlZ7W{Lv09?G19$&xl+vVJp z(dVc7Dc~aFi{ZdNYqi|4gxAd6igs~TDPoa#g7(~D6QM*joMWrk z>Rw-Rrkc~<*jiG%({3;9Yai(8>1^$24s-{p{Tn}tw6DkPWuL6E@wIpQqY~S(d@b$$ z`o~YXMfL6L&9SEndwI$}<@1l=;sz_dDstCA6$f*{=XSS4-OGIC23NB;p7EM~ZN_1cIo`zjJ>vGpJ z8cmEJ4jEp#v1Pu9>1)`&y+Qv`W6ts6Ay0nDlxzHk?TvZG-&MOSkN5-1YvcCs77pVX zIJjEy0bnA{NrGwCl?Z81{jy-~UQ<)rl^8bfYE7f@%To5Tw2qsX(L8l~v-UI#Y~PGq z#awLG)r4i+aZe0)d`Y-Xfo}%#@KDVYtyXz)s(G+)=WRo~Lg5{CzQdr`;L)qG5X>FU zp$78Np{<02C2A_pKPDOR(T6q4C!tqYyDvNerweUCIJ67WKG@vf-`+P6?CQrtA4Gre z-e7NEdw+ZPz?~TI+Js*(@+!bj1cO~I?ErG2t^J-rYkM$I-`d~Vd`~++m)2q1R8(&d z7M}JhYWMcHboBHO1bYTL+WU}<1POEtkg7>uR~5j%fmS6k?H(mIbU!>Mrc@zUf#yzR z@80g#4%skmT@;z%x8x`bS`TYeljExmDKTx;QkZ~D%i8H4sjGRQLs=*g$~psk+JnM< zAckRao)#0t@!op^{XKobz1{tLd#Q}taa*jFJKX=tCEec}kP}slt+RI^(7LC+Pe%6c z>oSz1iQh;hB&v{Jw(HvqMcr~?i6m`r13&oBQ!T zpeQ=EE|q0!>0}B4JNTNHP^vZyzmg3#rM>;>^U!8;53c2;H<0Rd zYDVxTUuVy5wF*VC^NzrEi*^!hYwv8n7dEx->AzF5!Qa{3ul5zKU!h%-9qLtBt<}^S ztp+}b@uPZtYHTt}lx6T#2UjIHGla#H(cnllbYKEEMN#_7qIx0*LOOCW8dN^U3r0Ym z$6aY+45lwV(T{7iA=mUeEH4S_)=drWOotiUwur5C+cqz{Lr>rB-hG|T-M4$;U=|)+ zK?~;{i5;Gxcd)#}W8--69~<(LF9V9;ZyrFMsnOKW45uchI0N6U-qy}8uLkFuM&Yz} z#2ZUMc_J|tpA3)GKuzvjDI0`$+IO(IxFgwHnDfC^Yge)oR^ljembg4_Pm!nCQ{wS> zmU&7&%S%>xR+SucmK=AMJmf5S*jaMIS@MXpTvyu5?|RgMGvcsKuh7yh;^@8`z@{BMZ=-N*m-^1sk`&C9R}c@bqOWluSD zlcR8TBaV27B$G$&pSu*l`wGOt^x;k(P6efGPD8khhf^a`HkTnBDMCMO|A?Op4f(HC zna%;t{#YkF*>C7%7kfY_yV?Jce3laj_i0IXfayZ!pe9c4kL$ucEUc54u^&J`Wv>Z8 z;($J{%9Ll~fPO}mDUZYfom6FNxWobdAxR%`BDWaiO$M3xqQpk{e=^8_X^?-{AQNwl z*eL$}2KhqqM3WT! zfI*hIcnD9v{>4TzaUF8;;iZU_7iVwEt$C1c;(}rw3yTAAu#Q)TCRvJGHzPO$ zE+$g}8S4eP|{A|9uL!-i32RfPm4=-@X%;jodbbpIyzKY*+=felarN|2*uK6 z8mFg5`$&Ai;O*7Pq4D_0R4^VQuMt=TQP^WuV%rC%qLUo0%2X0u&Omdka^DV5j!8&U z?psBP5(K!qF3DrzS@tj}H-j{5;taiHGOq`Cf|yJ(+){?bDqK*^wUoM|81y(B!BgWP z@f=0wFp&($gUK=c<;hUEiB>I}6g~n6^2jyk%hfjtPMaE!9Y&#r4q*-pTHS*tIKwGL zpTfDCIkIWW!eoP1Ivt+i?9F^Fi)M%>5W&2e5u;={7_5iO#fiyLEArIbsbK3e5wW(= zGE4I$8a$Ty!^z6ZfsU?VpuhQ0LuGqqZ)IEMp30WW{>t0hyDIPT_eQr@w(lQktJ_IJ zKmK$zSN677Hs9V^U%$7rp>A(yeO=}L+dJ#(D*JJ!A7}b;hCblK-+h&P``i2P*;)DV z{((KMd)gH7Hi#Xal|6LxRoULs+*sMyes^Oft#33|wl}u~4%Mq1sK$<~Zx?*1Q20zU z0xgtbh%k@LhX;9B$e&d-WnaxO`=#L({R)P1Tw*kCuLc~q;U_k?dhki?W!yC6C+UQ` z2^>+l$T$x!I0FKNy}&gZaQ6X6mld(mb&9rsz)wnsMGzo#P`Eh$fdMxL+!sxFHeXh8 zbls<|Y`-#>RU}0prH4zgF5MpicT9k!Fe5H`FJlkd!2KWKUb2DvZ3b1zMH!Kr zh7Tbxn9I_9Nbpna2$+#21Q96VpT|ytGCOX^`z>(dABfJ&v83{+}SmC}Z;i!FC;l3r| zFx}B`m}>HTVaK_yu&@+|%FAY)yWn7RoZ?NLr~aeg^E42oLY1kP87XEV|! z)}}0ZmUh*{rzdUMd6t?E^5it0r5bh%Ydq`rJN>MD^|OL!rxC0>?8(i3cSY2{obwwI zLr>$m3csg=scc3hZ}t}j+!dZ1DPH5bsj)b3Urk7Y+J&QoO~-fh^cXu^cGtr*>!#T) zp4nAjTt4T(e$5w4=A78C|DtQob<6tMcYX2QUp%wmJl{9%*tTN!JB>kqc!nuTT9HmKLmwRhuGpqrA^pW`q#HF0nP>qMzAMF)@I5A=2I zYwl|&YiSLf_FIxQ-cI<$@@`3b4~Gthy)?%egE-=4&bxXCnfF%*MgHPv%R7tw>}KMt zT6KXecA&%@)kU1m$Wi5)b=>T{K%tH~2L2)!Sd9iFWv4@tXCo(fk8*~iH63$rIM%u% zwSJ0U#7ZxSqoNBkI(+OUFCliECZ?;DmMSn%k=?Y#&#v^l{cQ7!it7T`Y4wV5Fj8F? zxL&K%IO=q(f1QM=@H@)aO0vVdI^cI)9lC&Ab$5w3FL- z5EJCk7zm44n$0{sl!ymuLL61f5FeNSXW+HscYXZk;9BrnNvYvWs{*f;?m@No&{I56 zEbv+tc&&&Q3ZAzLyjBupOx9i_oWW}^WAP`PKJHKxUzO|Vot9Ktf!B%%v+!Q*(v~U| zn!e;|He%*d_ezUcVp|m&wgRt}*=x4>RalBBY6+_>rL@3nrSb;iwJ%O~MtzxxvzDYL zu|}U?twDhp&kf%h<=m=tsa^c&((5E7KZNMkXS9@shZ)EGS~c zZ9+yJw)(Ce4Fz7SpsixU+qBWq0dXlb;&WX~Z7I>|+ zH@USD&sa#D%u0drL-Ttn^H|Ar?>}bgXwI|>yjGk5Gnt|RkV-`O<}dJC9W*Hw+*uD0 zIaYz!%F>6m)JGMnDx2N2z-y(O5(=^^+A9nD1zxKHua((ai*{XGJU!K-39&NuZF9TC z^(EuNO)4s%d@YWgDvzl4vZYHP$9!oyEbv;TzVp*&ZCdG=u?MBtp3EnSHX}>3A5N52 z;I)D`{_0fW5g%58*NSNML9t>^)})DQJ-%2(jE;O z=}fYs{pff+RGKWl0Bi6JZEsR;s!xU0iI|W{=(Bu@phe_SCncWwfHo>bx z;giQSLsze6)KFJbcY)VRSxHr=)LH9-W-P>~2aiQd(~-?8TuY?DYbDLF`6E4_{Tj-D za%m$in%XW|Qz-CSEoyB=S4{<8tF$hICzJ(VE5n*yf!B)GXhY-zua)*vR`#MR@LILD zx2ev%6Q;jiv3X4v*8$;7*d@&+-BYBcMZeB*K8tkyqrdeO$wMubgY43^@c&!S& zR_z190S_n6b~m-z6Rd4dUQx6G3@JV%VR+uVvlz z3C|-Xj}|{xbkcpw^>`*yCXd78^rR6|c|b_zIp*{ncX}RjdLDLqPB=Y}I6aR#J(&op z$alBcig7TA-__3h29Y541>68Cb6fve&~ra z?4%@<2m41LQyD6ogXzPaJe>NmvN;XmE*?&OPT5?Ba5oQ6aXYvT;YB>0@}O)*hVWt@ zp7N1jYzQym;ne<>t;7)S;o;OqmCa)aU&g~vh+wc098=4O#xWN-$EH--!{wDMrVC%i z_Ny|fAP%$-=wv6`q?29jZ5JVx%>|}`ztPD>>`!%aF?&HLm#`;wvWFef$;;R)GBE_| z`z2K-`yFg0JFCjnR~>8>`yyoJSdl*inIQC|@S`}OEYOeS4?`whLT)9Xx;fYywpAyu zWvg}aI`%dtrs3DKztzdtv2W|->)C(N$?sx(kkR6=W>dQGG8R>3s=qbP<;d3?WWe{0HqKzY6fRoo=)Z)0ql_SdQLp@-TH=_|vY^6#ZR z%7Zv+NJbJ|u2T2ZPU-x8>OP_FBiK7@RF1ZrRL(YVzKzlO4XXTJRR*yM$3rO(N9MV_ zRh4g4j2iXiv zlxqYAXP6+E1Dm-*I>oa=2?|iyOoNuinFNQd&^dFOm>$}J77kH!v#62U{Ev8k|Gz|hp_D9TskxywL57YQYUlhfe8 z8$KA8x$VdXq@nP`aZM?%tRR)PQk|kI1=}32CXHP!7{{F)m4XOPNMv&KN+sCk#zIGe z}M&CPtDBk%)GUswQ=;9mT_mVbUm2fI`WzCXaxwtv)%SQnyiS18o@Wh29{M zjvoMZN6kohXzD=@Utq%mJ z@Nq_p;*g~y*ccq=D18hy1}+`x#AqTm9vnTKYE9HTcwZwD8KoU0*?%PZy3|mmj$%^R z=YyN*-qQK>(Mt~0MlR{3anv#dS&vu-pcsf!qm>09tn%h*Lzu`$`shT1QvU3D%5X$% zlD|CcdADIAga112Jen(r&8;5XV8A_r^D6`hdx3i!$FjbsA-C#p8TQ! zVJ~nrzbBm7z7L!TqjTao4v+^jg84@CcC&ImV9-Z6Gp@kbnj7d zBHfd~nWc-Vmo6Vq0e4a;lfsO+jo<*Jxue*S9N&z%CxJVrhSAOnR|c*?JNixl_n-}Z zRJq4&;EvhEu@BqSXMrOQWl?9`tdB4@gUY%ULM?t&Z)Nz=eHC#Bifv{{;YP$%nU@{m zsJ^c^;9dug&J&K(5jeWflJ(6?`lxLP+=~WW)o@B5VFd1X4Y*q1nsAQNEy7RWp1`r3 zZd}6AJ+8nJ?VpUBkZIE!p!)S%8l5lG?;2I^I;L@ag8}rd2;piUCD&74O4!3=lxQK+q?Vu%Y zTEgKrOvB-pP8<7h$W8+Hh!_MQi$f|S7Xj35H=&$!QD`!vBk^7>uXI1|?w~R9)dZFik zT?ogw#EZC0sB^D3Hn~We<<^LTJp1qrg|e!Rv&2ogQe{+Bq^k0sD?b_pd!>VI_B`ha zDB1gPEm)W{CHf1JJP}z&az76 z_bIZ?aq~3Kag~fw%_6pNE>&_3{-{ey-Y3{t?_uyDmp2@%*dk1!1&LK`Z6zo+UItgHriV z!hI;Z3YZ8-!twCL$ek^F1D$QYu7Q@|-u^&vUstfDJJ`|{tgol<0Ia?Tl3zkokLAxf zq)u7jJj9Kr?j9dQdE3PI0B@U7B~+JoQGY({(-jqS{J=!U*J3} za2_grg?h&mX_wZFG6d{ zRC)@WhXu|?bEI>1(rcH%CT)W&kS+FJ#uJgaCCSyi2jpx zn8~CF@mr#k7LNj?zLG^pXEd38xXYr0(-r2MnF8nG!K9B96lN{S0_UNDF)5wMa6DwO zmYfbPa2^&o4<&yR+ND$*^a`AZsA-tlNc|Kt_EU1cFVu_J(qAxauPx|sugSQK@SRCxd zGmhABY-~{jm1+@@7UpG1f%DLeYm;~e!;_J40uPY#DBc3+q3FmuuEIP@RHw%mm`L}+ zZgPi^p-1=iT0Bg#H9YmJG=q6$NT~2BgThj1DsUbaI1kM^SasA%1BvMH!LfX<9y)bH zW4QR^d*^({OP#_3=V5{KZ~_j#Ep8LVl||QPOzHLFvBZ)!O3MVW3^g8)!v8~FBRD4; z40c9`lD-Tn#iy=nBFO^hp$YwZ_I4)94J4amW7njH3Y>>vgdKs?jM(&%r7G}vXd<}e z*RrX}XkNE@y2e-FJd`Hq%3=c^w-z`L3!I0c$L0Thg;Q&(dYr&aI?Gg3}zHK4-1@!+N)CrQUhD0jy{E~P)|0R_6bOK z%>~ZG0_UNgxllLc85&TQkL1bo9DUS~zTlsS9$!DcB+kRA;Yc*DfBKM{F+9F@mAH3b z!}f;l`pZaGef&d^0_S1YauTmb`gE*&xz)Y74&T0J|I+BO!=55{6AOFb3^5wVvzL(J zmT8e?bS_5mVj7=MPUbqEXnIqWg^O&yDFwnJyNYt` zY&nl_S_BvtpEA6$o?%Qd#`7JBM`OXEsmV#hXK=Q3(E3<`^RU2q*tZ*;QE~@|J0-rt zSKvI1CdLnk@U~7vf%7o+?yTwHk|OBKKFFr9dC>>vo=}RnFrT=28O<+>KDYy1garl8 z!vg1FFP4RS_72>sGP`y3^bZs`4-1@!D1id!VS)27oWROrHRf;ma~`U0Ooz!`?I3q`U_1G_lh45zB(6a91Cy;tKYUVEn zAz$r2u>xs`jXZ`A;&(06Brodeo6LVle1msLzQxHw^e)KMl9kQD^x;k(POVJYoQ7~0 z4^O4+GK9N%IF*L7xeeh(2DzBysrHnu*brV~kUgwH%}*2jcDuk5SEI@gHhU z*x%^n^#=aGmFxvw_$tn)NT;X`Imu#_FUizqh|g~UARV!h z{=X9f_9VY-kpIvi|F%IsZjciO`5uG3+aQBNPTMH`RNqqUk<90OepK$IA7HG4_Tak% zB^@ihL*dpS{=N5;yi2LCQYfc-C~ag6^d+nmfuI>+rFD!=&>p;g)7Wp?uGV)MW5*yn zK^$>H-Bb4}1@9kE7o-%mB;yaY2f~qlC&*F;RCzz`p@(?;HtkgS^+?{JhLavT&t;sa zD-G%KU{Chr6u18d+Qa@z+BY(WqJXbBlgf+iq4apUBE1O3+oJOAA&|>x#A9?G#1LG*NtHqRz-6y0Ba>V%S7i`W za2d*Zd>Fyy&8mzk5SNiz9!|sT~6PmW%| zKicRzdXgV0f9SeM+w1trxNkwej{?+9;N~F9xD60C3J~@J_xlE118`mw+-D8A0pNN~ za33?^o(GQdA~umOXy0`9eIK|@0)#!LSbW1JUWfZJaF{-5o50ZKji`9A~hK{`-3 zD_qNdd$>Oa?u1Z=y`?@B{8Kh?e+8T!eILYx^_UHPe*@g44P3VcFJBolB!v;V2z}d)a_{5I9UT8R4kT z1@6l@meYM|Foh$GzK1_9WxH}|$D>L9aB^=Gwt@Pa|;V|vD#EnU~vJAKfC0r)nyC)5% z_l$(g#C!Ku3AbL-_ih}Eu>gncTfp7npd)1yherOng(37eGD_V9j`q+O7v~>5V9h^A z{ICl9oWwr|lDWFt+B)g)&YcZPcr7QO8!SEA-syKZM2gf;sbR+&ga@0Bdoyc=l+njdvx>Vnt>PSWD?6H^oJUS6UBN=6Yj*D2?1(k#F?N#xa*Z*SO^Y}ga`d_X&fuBR=DRj+L`ALgxXZ&oj|DlMAK2)9V72XmCryd#oZp6ldO^`Jxpk7M$lV#vL;*YAH=lzmwVp+IBD6 zq+*K`wyZO?g+f*vLK@Gm``s#@GsTi^87!%=w4_$E1Rsd9vdvC^)8%DrIA`Z<6PHR< zNwLuZOI!v^L`ct-hYaN<%DCssW2PZ)l<^76kcUk}oQQMMG=#LBGK4sJ9+t0>YnDoL z%^H2pDwettQe+xJ`F4~W;y`!L6-TN)ZEm_;OnrOS%~M5x<#nt`u5zVRiN2nmbQi`Ced4~-}p(-&w8Hlvzz}Y^3V)M@LPK38vS=g&PRIY-?{y?zkFNi+^GoL z`u@3PTQ|;@Zgp>Mo%3w%n7iX*d0bdtFzI>x*6I2;=*yS_FkA1!9(ru11T+f%ytyysRdanF5>6}06T>CTE zW#GK$f3(|q`Eg1o?aZZj zKCtP+x{L3;rj#6;4}RmRg`KQv-hnIIPB!vd*}QZ0`dLQ>>b3p{uQmA-6}$Kt#+i3f z2i2^}zsp}+K{ePj?^u5R^vr_ieCxEQV(a71x1Ml*wx#-&o-4;3sHw8%$g*$#_cP9| zp4suh`{vx(j|FaJ47@wqdn;?pZOyWV=p`DDvsq{hmS8k>o*Z=OHn1dH)K9W8Ti z?DuxOf9?Yp$r9%&whiTTsnl`Z-15kKzWKLjoVU1Vzqe3>xt-HhJm=OVx65$>F>06H z*thA83qX{ee*4&J&n(V8+dk(w#ojv3Y8OgxVp})N9@}`woHMfao8LX-*j7YXZ_7MO z0O@5n1~y%~P)%vGnN!7Y9dpzztXfUi-%}e`&6S$QY1-tt`-JcWG{QCYQ@~j@3nTO51Ys zw)MG%yU{~B23ge&v!7eok8}0(8!SN!YvMILc)EGIck4YZ5$}tLnFZVBflAWdUxsnF7tN&Z{;4GY*gk%%bv3{{_%N9XbKDWG&vD* z*OTRaESmU`{{FwV`Gc6ihha*_`jfaO9 zWz+a@h#moihY~T0A3uAYe}$h#sMk4eEZxk!O&gzX`S-u=ILU50cIJha6MSBW`C0{L zZ$IqY_$0r#Dj%eKsK&D^p6gVv1#Twhhn;+m>+pI9UEXJp(acNC63O;(au~A>J{Rx# zS=S?&AHFcX>Y1DTpYfmcN4~MZ?<;6TP)A+w3t+dttenMt$Gmb>{%;+z5Lx^>xVW9O zrCtU7l}jG>cMH#c*7@tZs@A^prMFqxu}vFhyW0=Xed+CEjNNq8EbV75IhnFAX7|r^ zo_5|^GFx?oRW)5MZz`JEFiWF7EC1_`p7}?Y|Kv>5LS>n|-1P#bhWT$hZbRqy9512S z_*3^HXD&V)Pg$(Yqf7iRJ?By9-4vr9F|NOI-mzg8^ViMIgH$HU-1q;{;Wiz|=va6D z4fcRiZVG0$qwa=BTVivYUqznQd;xvAyM5c-npYh)qjMuaj9p<(bsIu+u`B;x_U)EU zb7wII7tQos`IR{3#EGlsOvjqH7+W*v#3Up#oxc{t;{Tx=XJ#%P3pUTO zn`SOG2k*Sl^y3%brR3qb|M|N-+LiuebFk{y<=SLbH_bl#_QlZYORqVU@^4eisf3Nr zweeQa=Wq5m@_U*8vcR5oc&Cq1Ia1lt>|B&y*=Z&I{);{HZ231YvDN)Q@VvEr+4E`% zmazBFJ1+|kW`}qE+)C_S-ml_P|`ptE>iXs^)zc zT2bp&{-<6;D_C>)h7GgMt#ubBFWz?7sSP*a*uC{wd3^5lrTL?~=C)isbLk_oThM;a zyv=U<=v>jO&TUh3?+tvXWfJQWSff~TYEx`(>s=RG-aWVaVpZVo4Xfss-E{hr<8BYe zg5%Ad(8G>;X4@_|Is7Qmwu>tQcP~`p3gvV*V^4RZo{nDho920sgZfXy#rBIe7i%w~ z+w=8M8s}-lW0T?01Gguq;=#l5kWsD=hC}f~G*waxybKv9R2_f*$wj*HInH(zTif1R&L(7Gwj zYuTx_&n>S#e#UsW>nQgwIN!6J|1Fpc~x{yw6#XZ;vAelQ%4 z;{i9Gj;p%Ympk5S!ad`<=M?=#+Gy#GR1Gq3WYBx$g~5v_Umx_IstQ${D!R0uDY}*8 zvbOSQdP?zwco@iUwS%FN5v)50*u0A^JGusQHry?s&Bu4UtE#_Sf%@?>KkoFKE^ldy z?|#>-tN8Idwej6WuMU2_xT<>2Q&ly$;o|l9y9r@5+xKFR`PN{3_lk=%Z-3$_<~OfC zTD5le*DzAv3@tNQ=~_OAdm|h_`!EKtP|GB`9{dctY3ZAkz(!8mB@b_=@Moyltnx?g#2>$-{g%|ko>-c-&0$uBH9)JJG z1z{ocl7%Z!KeT4E(qHUf?_Z%^zobnr0^W0O&s$TvQQY*{8{L%r(Q# z(db#!vE1*7vtPYOD_0)E(LlPk* zh=>6vY(@koEFvn}tYd;<5rTW2nQSDQWk|wiT@r|hii(PgYY}bhR!gW_wbJ0ex4~}O z){5O++k(}8Q*G=2dCz(8%sn?VSs;Y|f9?HzX3jkKJ?A~|dCz;!dCzk1AT4^qNNPz% zYHEXX9!uJ0Oz7JjzK-=dYMU`pOtNZ#^y!JIPh%4CR{Go!Q=bOwQ+OyvEFCE&BfyE|TTZ2_{AM?e3fVJ-UG z;W>mx%`5r)8##geT`A(@7I7N-CDksVOWz0Wi2;2rRoSLhmTI~B>n@@aJl`U2j?}BN z$82ej8>Mwv?bjuAiKtyhBqB6wn_VJbSfVYcGp95Z-;!pOlxAXkLU?^S3HAoL&~74< zseT|-H^bjlOJiYUrM1tR`dFOL80V5}LDbXceENO}wkxX2up$%;q3_u2GmcH_jPtq1 z1%0V9-plPm#_QVYnvmd2-d5?$v{pQ`KJ6UmQ+=`CzW=mac&HBn-v&4l6|^us=dq2x z;j2@9o?}OMh-06|_%&x|a!GKFf%Stq=$Rh=yrnVmq~P+=z8du25AQRiUnx9+<#TpY z|MU;(F~EnBZ7^e7PPZOXwL1YFn;!u|~u-JPWLIlLir;@b4beR(x1p8{YVXxHxbdG zDhHKnd*190V~Z-Y%cnGH_{RB^uVCr+)%T}<_|?K-@zL1BY5$-u{jTlsVUn)Kul5fP zOHKOjVf*GJU4dUjqr1C56vi7Ljx_!a&q;VjZ&Lb8=@{#Y_Z+!NOmTM%eI%~aKxjU4 z$?oiGYPk#d<|JR*`JoSMb?$TUos;C7ca-!~T;lRhwX$YrW>;r6x9&KmjMiGQ8}eCB zjyoTkUKCg>CO+Tg!YN9b$XePd#*cb%lrMwh z&fl$KK39`lE%v!h*Ks+!kKA+5zEN>6eEfoe)imRVt|7ag#_Z13v9adqyy?3~c1_&1 z@#6amr|iC=%ab~!D?as%nsY|iWr$;6?zq43z26iT9v#mAF7oSc+mL6zX>7`_9=&Py zm?O6sd(!u~_KQ@$snf{L?>*i_8D4Wl2uPlC{NS-{0K~FYCha3dq(ct$wG%6Ue6$WFb%0LbBUc zZ)wUp_q4}Fv?{G6Qul7;bo{G#hFek|{B zuKPID{dpM=e{2|3`*-I3?l<@5C8G9Kk4Sx!s!a>iS{&VJtixco9D5iPhG*Y_{+;L5<;|Yryeq)_^J(9F-;wkg!R(Yo%m(6px(Eu z84}q?3QjDfM6nLo#?522exbLXl{|U5H^=Q#dGgeo&|T7Xjt4!?L*kaVHNKJl#_D6X z<2(cPJV+O!bSB1Nz0Xm7nb;rcqB(yUd+{lK^ZnK1*^{?cz>pdjbMb>Ul&R)MGW7~9=EM7z;Q=^t= zHP$fDqOJXWDzEeaWgErmo2xvn)zyK3;yv!Fzc1O?Q%zQ7wLj&5 z*w;~1zc~f#=azm-I>p5J5ZO}}pCi!iNv!sSEPk1`blIKpm>=oVl4g`VSXd0F8W~Qt zy`5&dG1F`agncLF)lfe*GzUCIS$RGF9@mc`{JWyLrcMN#ni|SMX=<*d<#3D(F5k$a z!%%ZZ&9!;1-NuFJ@i%U5IeJeT&R|$&R+{g*9?6STV}-pgDG$6;%rF0^2dhO`RulH~ zGIhb#QY4B;Z6(3ynt0_gV#2Wl&{q1^M>bSd)X9B;)7Eak&G$}MR?CeTlVClQveB3P zFlg!Evdtu6&+Px!{-_^q#BOvu_wJfuKK~etlgfPC-UZWB>GPBx%Q1P7WrQ8 z60#5T)DSib-s%#bA~`l%_JTVivt~oyER2*NXQNk;{MFeMi~?7Vt8smtXPWy)xJK-a z8y45;+8bwX8$DtSojrU0tx(2`JB(@fzD@Cu$f5Y~*CXp#RO!+WpniVDw$v!KD>7*g z5sz6!vcqeSSgJK!XsO;Bu;f@_S@!BCUlbc z@v|vw3*+7*y&0P(?ipSEI<$LxHSLlb<2H7=Jhxxw|o$Hq3BZd`I{S zxJQrp=it*SCgn_>+YvZ2Vfk8E#qN-cxVKKm4u@->OOW0swp6vySi11DZ!Wh+64m!p zOf`C#8*(PQJ1sxX1q(?h3u!gRDDNynkse4ZW+1*FlP}ys^UgS5e3ZF!V`Cj?CTcT< zVxs;=b)@d}RBy+gJgwz=0yKYABcRJyc8q-lBwui7!HCZOj(@5@c00yCvQ87WD<*>9 z&2uude33Z}(UcDCBOslh%f^_cyq;+M#FP;oI8Q@drFT4sy<@Alw|Hiu6<8xQc@3nw zlceVQBJ1pfBJ1ov%1U)ZJ?`ZL)Z@y2GIST4s2h?`J)Vp! z!?TLGXzj;3$H|*R{^q&{*mxV}PEOC*MQfkZGB(<@O?QRep=BW+%-^sN z=TYq#>BD|}e7MBq$G5nZCojbE=GCEwRkRx=&+K8gr6jDYtXqM{(XbwK80KN{mO)9D zJQCnJicICtQj3f~%9xt?cHqd=E+Yfym^wtJz^`n0Y_!QW=P{}c7go0-d#=_BvXO~3 zc_+@4<)q4WEd%}< z{Q3atF?FY_cnDU+{?WPfgVY>V&s1ibBi_2b)%VVao@TLntZ$R=8lNYNdcxm@j*$KA zyItqsb2}dKRy*?Q-jewrp!fbDKxI>!Sk#U?V?PMEJLq1{r$^_gn9JHv_RToueApRnk^IM*51%nMRi=6sG6*l$o7B8K zGfCdH>nGc%NOB?g{O|NeEZRR(u$VT~siz98aedZAO{&e9 ziEw+0mr_lTQYnu&!WWWuO#QHH;X3qG$>(hF#qS#>j_|ea80*Wx-aBR$Td6G8X{DVX zbX|Y8Y<&e?uH+|Rt0^5Lw~pK@Hh5Z6Ix0N1o~R-tl;vvc?3O=4{y0 z`owBab5-+X-x=`!(v*H|C!L6I_&meP`ie$>4aNxCq{nm7c=jPD{OkkTUq0r1dkuru zglOHznDl{99CMZLa6UC}d7hKXUxO^daR3#ak;ARka?@qLWVFq=J-@>+FfbQ zqg|HW*u8{BtZQfvH3nD7c8`1$WUg*ni4rN9sS{Ps>GM=SM!QJx4s%C$TDeZ5T+cJ3 z~sZAm%F&Cq@H%NmHDz96Q10PT8INzF#Q|^DGYeFm8#@x+f!rpO57gtNoF8l~j zn0@RTJ_Ju9xOd|h&YqrjLu+->4ZEs~H^uDA;P3^U**_EQGXKXiNtvFN#_X;*cd*H+8+4sO@ zz2uNS?0a>o(8nn3WF>AB6RaJw@ls#vDGhiu^7&oxm1ikP?|UD+YCBFgZ;IcPuqknq z=`lBr@WgG}*)>9pnwaxheh7VC;JZMFZ!;ee#~kZ(%aYKXVQ)LFDN`9vmU*~&T|T2@ z2zES^x2c_ArNtb_t|G-4B6rfMj5rNWWugb-6-{+l?$y?5A=L_D_8BS9A~cRm z=_HELjbbvz>_&+@E=i_|>qbc%b6$q)xR-zJuHLmTUbq8AGAs&gkl}{F%QAd95Kk7K z7&?vSe{-YH|7d|pE=+g94;?zmnI@zCkr9~vJR$&xx2wMHPe5w+?H_cv$ zVW(mGww!PY&+a_gXFLcmA>1p_X$AJyaNbzpag5ZrMF&=LgbOFNj4=tklPj`jc2;Lx zvBOh+f8Jl;@@z=Tq?26g{M?b@^K)69baKv9ojHc6c_K@mGPS(Gtm^62bUz-SlYQ!} zQdYGXmy>~ASe8l3V_PwxlPJ{N?A@u3NUNHqwM#eFft@{)81Is&c&(n*w&n)2!K+VX z|J1c`1pJVsiEFWnd7N*y^pV6d$fX!9Z#A8C9n$&KK4aKX_%?@~jPJN%`JJVEhEAF? z&uYISYj)=h?6yQk3rnX{I*;AsS?$T%Ko+<1#J4Pqqi6BfR!!fXF)w0q?v4e%tj=im zR@9!b=Q#8$nLg#)x!Zld^gXBghVMx@Moc_x-ih4$irP<#B1JY<1jyH+xdc7WU5XF+ zc=Vgr99y^F2n`HxeCNZVHANHN>B?zYhZV;&+h=#-DQ~n5s_CxXMc8vJ6m2{5i_`D; zAv7_)Ggs*fF=X#|{i)lm5zX?4)cwe5^Q|p-j%T~Mg--vIX5F2)V_uhp`JZcFir5w) z{kgVmZ8xglD{I-{SwCXWagIE)igtZyUP zc9&c1!FP&q;neb1*_a`e?c@M0~`WM5k6^bIsSPr`K{O37j`pK3$QDbt}#wus5wv5oKXdtLw3$Sdkuzwcxg(vUkf*?%Jtl51xPr zPdH}esS`K$6^Sm|>rm%;>5=bXd2>wzIsA%e$o@Air$0}tIrnL)FK@wF$;1viF&U4YT-CDDwxw`CV3h(M zmB$kZ1hxj~m2JZ2eNW)*obC&Zf>#rIw>Weey2Fzq&F_(o!8Z0$8!`)zx7&R~C?bRH=iwVhD-#H>{}c3r4iinKP;0If%p zWn1%GD?Vx7$v+#daspezfyBO|^S2 zIG$ZoWTRb=k&av2@ywJf-j^C41$Utj(Q_n!6PACxm1A_h*VEJbsO7R{e))^e2_uIB zI)9gd{!&aDz3l{>)W>$l2h`lc8u6%hM{JAOz%I-yy2ltgFLGLyB(e7_F04+;zADDP zES=4zF~6_RxvItP$Ubg5tYJ9Xprv_bL9`le-ev@LcBSOBwdlPAoefCc=`J#AhChio zWo>PADgbM--S%s#fzW)d9s4@e>`BoUX1ynz3lP6 z;yuUT+g`Cr2V0qiHo`Bz6<6)s#qYqMnYL zj6OxZ>0x4v;R&?Rh=}%&{X=>-O4WeX!?=8J$TQe_&qTe68ucT6lImmSxI2;Br8Rr9 zdV#K;(PmN9CTJgV?_*bNcTX@k#bFiT#A7h$$LfWiXFPOo^*fN(c3Pe&lpb$k*@Qhi zkKs9SqI*KzCi8n@Qgkl-1h6(<5EtrGUA~k1QDVE?CmgWcC+w%(KOYej!O z1AQW1GK}_^^i8T;>gz<-nQ~WsiEUkmJOuKhCsX_(k@lNQFYn6VcD(Y2%K|C$x#a_4f8Xz=%I& zVjq#D#2a7x;SFIg0p5_{Q`WS9m^NQb@c7Ir?#{!0Qv?q%X*ZS6$V%9qyysZ#$PMo# zoYjsw^%OjDo;75*vB&Uqz3<6)byj4!rtJAOcK_hN;e(6Tm2cYKf*s&tSW#8$kIL7& z|4Cy~N@m*q#BFsuomZg!l(ZQ8DPofO5cN|zyr&Z{j>CRf&ZoaQgV!{ViT9n1lQq~+ zmb0l%-FL!nEe_8$Qi`*EL*-0NOv&ijf|=UZytq#E4IYw4aZJZ(Kr7XeHGOLy(3g6) z^~06*!LnNNH~Q0$H#P+8{0&uAq(f_c1G>yzixrL*-<)}o6^^;xRygD-AwK7UQ=!$P zzE5iq4OrV(s~1`PG*p5Zi`5HS0U7$Xef=XxTJ-(x*6PRJw*;R@wbnJrVxXJW@JXar zN}ne($7IX(51dOsDrc-(5n;|o0%Q*4=I+?NV_0Y0vGJYsh6p+Vp4yqP zhfc9${?$pCPT<^Dx;Vo<`H#O&V4aH0&*4u91N$dtT-<8>oPWw=m@tO$EJ#NXyyzlIGyelG?o)k5(t8X5K6F0DLdIAM~eh!VT(CNZN->LVl+djs3 z6a0A^8PvY7;y8{+*>}2JnC_4@2hs4B(i;zT8zD4xfgyk z{FtLUC;QI9K9qV6+T)uA3C3YQX@uNKfzVoL{4AV!9F3h>`Q{;<51N75CGp1T2E@So ziQtpIAG#1RR4LUS9K}#)>dY}onI_&0umNudSj2AzNFeLPI{}L6?r%oov;)0$MeU|R z3-at|-1bG(ma#rW?--&hzo9OKw@TMHpX9+ysyzg2YAYK($4|?i?O74R`&27EGd)>l zD{5*hJTtSikM)!`G}NBt2{zW1mwV2eRWbAUs_d@|1*c9eKk-ETZ%R`L|A&Ze1i9#d zKT^SezD`|Mzrr)MA#Z7MNr88MX`X-Sl4Ac^^Zj`X{CV^JGiG>^d#wLWxBsOc|30e# z|M-Y^TH(K!z4V4%^;$b*Q&AbhiS?!&Twg{`p#(ibfp#p+C1Nj{Faud_{J&Ti(j$D=Jq&ep}=!ya^ib zyVj#yH@&{X+|s3s3;lT|g;7)4BX}_y^eK{eS!F%`RayV%;AmMAM{g)t+c&OFm5nQF z@bd58W2=90>}$Nfi>vs0`z{FoV_@%+IR07?rr`Xq^{D!bn#^0#&FiES@LcN%l4X_GG(u1IcRZUaTwE8fF z^tEw%nd8BebzmE_<^Ya3@oQ? z{;UCH4AqQCfzg|E4jC+ zv6q3Qr>?b10oetSY`h^% zpborH7O#fp0pNwdv##l-lkSt6Bp+`m)Qhv$KVDw^=S#4$si~LYsYj*cyWXt?^r^m$>pApITFh=0sauyy1A>+(pHG<>}2W?Q_)fhPt{~ zV?q=uc+l=MduxzCV`*W2X<^C!rt{|IpLqQKCqC`O7@bz^5_%zRao^Qwl~bnj78Ra2 zJ-grHF3l@hc=rCK@-A8wW7IBhToY=>|Dn~!Xsi{Lv|!@DsB%s8oFjB^PqS{kBd-#} zYjb5?bT$#Xw+w4-(QMupr79Ss57py%^Q(gkdS!-n%jVk3su)g#jiVLOYyF79nvUR7 z(~ZS3O!qEpti&>GWpHYFZ4G|(#?KkwiTjNj@TrI2HeQRuR)V4);b)%6(GB zveHDm*Q>};@{Y#G8>$U9;|~C1nOBd6>Dh9fNgIMO2Fq@xM@%fFtzLt*%s!TrQm7L5 zFPDB*BxRx!^z3gr%Y*;Ai{;8kjjBr0?^Jy(3wAT`M~YZxmoyMfCr!vtD=h+t(@(zDzC!pE@Dh|brMPXhDz0y;SW}OOnoElF4oF4yE9;6XYeU%C zi$0!4I<^(~m&+LAyG>>ptFL{firh!W_=DWut%3eVx4F;R%g8cG^wQTh;2FGNjDDGk zUJ83y!|xW&TNjM61kgPy{+**o$-F(eOEg9_*T!gtO!U@Zn-{y4F{(ctt3HOvwg|F| z>@~lhhhU4H6^q86=nCi-Gv>mI6|>g}Jx)t3E@2-%ckyY3rC3_iw^73jL9ydoD}G2i zbB1qL^x}m(q+ZC_L<)wc_BgVIS!r=K(4S0tY+Nz&>Wd>0NlL1lO8?7%o%0yWT`?l7 zQF{N9_B4LR%C3Lq3UirS9ju)yODXr|r_%pC_f`cxCia#$`O%Rd7>|B2=w;P5EUmW* zMO7YH_+D>fMoBVN9!02aXo%rehj~ZKFOt|Bj;HQTJvbbD@#Mln^dfBEEHa9=Xk)%t zgNl_7BSH+%q(`}Xp2PH6Ptpfe402f!LhLeQp|xFE>e4o3kwV9 zWY6$VKi=P)U)fVnM6BfdC$YD20BwNSz%#9hb?&ZD$|WW%YZ{yByij9|&8)sLigog^ zZ>bl>*mmes>IG+=?k`?YT8O_{$}cXTfH52#d2D)FMym}>%k62M~N zRh_~Cs3yz_gK+LZ@F^`>azJe48B%`EVjL3~Xyu`B2j*NZv5zs)ts(Yl>isAU{$YYEWT2{| zzQT|9@ve@sOVEE2LwHm0fRAN#2zkJaZ&h_ob7fgWu<<~qvg$Fa1Cfb2c*}xK2jb=6 zIOXgE9t5z>spg;uU{&C;ps@6S8N@!{8nMM5_gOI1;tv-tiaGJL$X@HzRSc24#k0tS2i`reAs}AJ+3ZN^58PvhOj@N6$=;-VaRy? zU>PkA$|oqbIM$Y#cC*{g0^P7Spwx4K-Qw$H9XTEv?9R;@T|bH5TV9RLt7r8gj(&(Q ziV)y)eAMZ2thkFy^)qul#KTmT9>MI3m|n2$uNdAX4J#TQzHm>{sObGx^YK!)Xo;;F zTwJEAnc&f-SWXI}-qii-QIK^3K>8tX6Nf33N zxIYQ^PfjaaFUF*9C%yZXebn)xj~vtk_5G?tFO&@7`BD6`6;0%)Mp^Lhmjqsok9Udl z+2#H*qsLEm7jQq)TirqaIcLq9IcugqjP%OSQc(X?yMI+_rJ^?~`12jloAoNGGqpE= z{*vM)`zN<|e*V(^PwC~MV70zL*7p)1_XrQ~S-HM}kcI4hK=|M&UQMXFvN7nGGVO2q zZ2ah4W@E6i#_?){0p&~`)$s^#oekAL|0ud~uwRpU7J{;5tX!At4)$4StoIG{RIg7Eo1e*<1C zb07t>^RWi|f#w(WWM4G~`U@ zT^7QdJjzxyH#;7K>k|)JAFFBZN4FfwKAhBBT5@Jz?Iv3Ca>sMY{SzELbp1tmM!ee& zSU=g&v3RJls>*SYq6apXW720&E}US0UAO4(t?5C;Z~}f~O`k>Wme3nqfmg=#wVq=n z_vW5H>%`g9`_HASrm=2S&~fCZPvy2!dS}g?IZJ=2vES)u>q|uaO+Rbqoc%93W2lgVMJcU{I#dq6_V z-23LWcaxyclkr$7_qXVrv0Zk|iSY`)CcM=I?`EJkJWQ3DPHn`$TVQWusw8`7pHOyU zu=4onUV0&(Og?gGb!)H%9Ba`+EIch$Y?m&{D_Xdu)W5K_sBkf|u|+9fU`1k1_H|V& z;^NYLm09?;Ee&NC;w_00Rwz|*ZV8Ha&Vu|RyI|pUQ4~T>$)O8c4=dp8ctOpA-Bv9v z5m0D5cUmKupIcg_77DD?CB>%~`mNUoq8qmE(_(`4d+C|QOBOEnFI})?=_1lmA*RJ) zz2o(Nc1MDa>7h^MID>xGvQ)we4mk2IP=yUKUd}3!f?m z=d^T5cm0(vUT~T{Z&{OM`ryrNAYwhJ^oZO`N(u{ATahhAb{YQCVideIcRmQm&zLjo z_?gE~pEd1-nYL6=9W^+#3{r%@C>N85f+%zFa7h*wM;aX$1Sk1Q7M{jcXsKN`1j*a7 z6MsQrN$xq2DgX2(r`TlhmEn6-SBCi-A{(i81C@=ndD zw!4bWtIZCVFaB!tP16_un|Lc- ztoSK$<#DA6?!;7An=9lF47t%YBL1==84{`3KPw-Lzm?94KPuscg!@xc zhyFU@?!;4uzB%mf#8vJ$hixA2GCWdFx0xg5ONpz{@*9=#yiDhDyNB#a-IX?BNLJE6 z(?%Vhl~j~G>hRDJ2J~R!L;7*y6ORw+DG?v~ubv_JB;k{c4_y=R$-;;JVZa+i;uiIJe6k?}p8|QD^QXcd|RhJ=EP|x?4^6TGPGGbhnxAD@^x# z(|x7s-e9_~GTm33?rTi(*>Auc%Uk??KrCS%3Ab?M_JQIyXGqGEqiO4gt#Y}89 z6W5xF>&(P9Gw}*DalM(?*E~rBgPkY+gV$i>N&gIHUE5I5y!7U_Ay>H9CtjJbA^s}Y z)p6ID*BOQBjppe|>8tXRi{v*F1n@c7bwK}IW?hr1Lcy_0pd;74xyHzG3RrZ?6krGFzgd6E1EZBX=*V+n-tR8&S@ zdQ*3sfowr(Ec4`dh5Yu(?@QBH4T_u-Y;vmlyQIx^McjJS9;&h=DgBb%Y`EpcSD! zC`fLW-~#&Q*89q#D$9GA}(!-TKl4&=~5L z+wCI&1<7XaA@Ec4Agrz55BsTS43eK}pKqu!And2+rqc)jpBXhs-;ii06zi{e@ zWm1x%JwmdD@*6dZ--kkPYjqj((pQtl^2n2fM3}4LJAgO`yT4CC9@a%GUjcj$cAoaW zsZ{o*tJ~aHB(6`mGJb>Ws<^A=+-vdqN$IQel2_n6KiOQ6zIyOwn-Z&^KRvzKL`9+f zhwz=BT$sLUF!VAZ6frA^a2gY~guf$smnmc6rpedI`pbY=cvVCGp5Np6b#Ux;u-1ynMy=~={Lsg5HCif-oF#QZck+`@AGGnayL|e* z4!%F;b&wF>=g4nZIDQY-dZNct9zxaLW)jqhyfe z7-b28(DDZdbA8V4Hw@N3gvVCq{}dZgYonJ_FMA1Gg3EK0OVTfgoB@2I+2X-k|LUn9 zI}~{im8MM7hyF5AF zB6t^@)lF+sS_#A8>*gj7?)br?5QQkwnXR%VsV6CIVYryUR zX3_XwG-!JS_IXLQlt&wbR%5poV~`q&a8$;cmJEu$*k!BggKTOwJhmiJTQyJ4tBK*kPlcq}=5E9{1J; z?wN?5<-)=OWH}Ua+3jUL^fhqjiTnSoid{#0r7UaO60b;DAAhB5L)=y7)!0jDHXGB| zM2-RuPMfmN;l7Y^Y3GXZ*hjfs2QlIHVo{`rKKS75)ehF#0=pj67#VI`;qy)Egw8pG zwm;jGZ>we@*nL6|ykL;#`y*f<)-?`4dOP<$kbS>h7w1Ou4xe*SJHn-d=EE$q6oGIk z&gD4P85&nh9|rsS@MLh_0pD^TT^;m=(;(d%T64uwH2Doa0elX&KWyLEp)wo_fAmoM zG6H`MR`FaN=C|vDcegD;-=r zw)<=?D6efkly5!9sm>Z+FlauTeSB5x>w|x8!anbL7JA7`*X9~@ZmG&VFMUk_w1aIU zc76OO_!}h8p&V}xMgDesu-a*4-9SAdv2>8u3hefv)^G;Dec0zQBc(m`{QT-b&SMT` z-ge#7I_IJA{r@L}dUwfxnjQ*Z503LNgW^Nj+XMX`%r%Aov^tpmU)(0`zGSJ?!{GXo zc3V(m4~)9(O22YU|SK_1qn z+LpfGTRuqdC$j7QP@Dz$Ps+ap6*AbiZ(nB#A^#}zQaXROCNCK$2l0Jc`kFzpPy76+ zHilfw2T2yYKQvU<(Pe}7Ub91OpHom?>pCAly4eRdaIs|q%Lt%02B+_$KGM1dYmBnz zNj4C`=V15IhayjVyZZ=b9Ju}Y{=e7pP}}|-l;66Ny!G(06qu1P1xrIhiWa?gK}DzT0iA^Q2_7rq21&k4~{PE zZFMmO($EDpDy!cWN??XE{=R;Bfjl`f+hwv=?EGH*)S^%`c^q5I9h#(%p*Z1g0rV(gu8GJe1EJr(J*n!V0J90lV zGV#ehH1g1{g7f-(R^*OL?EC6d8zv3vxZQybq0>zVj&op__$&BN3TNq(^fPUk==5(e z>QZzI(Z3uLJt2G}-oZb?K~HedA9Bc_DC5(}uC7E!e7A${cF>1NI(Z}N8seZQNjmNN zt1HPtPj=uG2R=-ur`D~m!yNRXl1{ykx`sOF!yGu(frmSAnggdx{_Cm2R_PyGaPt~1CMp!qaE1ez?lv_&Vk1}@B{~*=)jX4 z_!tMya^Pbfc(MZ@=fG1Oc&Y8@4*Kzu z{#l%r{&-1Gbwx0>clxJBbt$@qgqZEff3}1F36f4;w7O1k(C0YP&vDRCbl{U@e0st| zT_-u{Crf&yJSR)~qOkmmPXDf?E=9MH5OZbv1>qZW9sEy`^hkelii3Wtq^r@Gn4IdM ze@)UO_4PFeJx9{%pDfgsM73nabDN-hc<^g>CGc%Fq0 zx=+$0_2F~SPm}aW|9P5&UgW^VGJZrq#SZ#BNv{seJI_HsUD6}+p6;NRNIFcKuM!7+ zzNAOwo$sJ8ko2pqbb2~SU5gy_GbBA?e`h%8izPkJN-h>V=u0Gh zWthIiK`)i`iZH#@L0{^?XFBj%4t%!cNBa`qv%w3mn+*zyX=QG@L%*pa&&ADNGMK=w%N1${h4^2d;47 zN(ZiT;AN73OE~{!4tlkuKOUx6JLol%9thKG9P|q%JyO049rTMFxK_rG)JLs@UMK0l z2JM3o}N}$gM%J&;N=e7DAPyUTcd;CoB^vKNdatFOd(&vWLw>apn zk{;B^sjm9y23$UFX<8a*E{G}N;>^B zo4T%a&^JhWWIWyApkL*{SIhY8Eq3B+2mKmJPYBbmanLtPdMHfa=%8OK>9t|{wGR4q z4*u6U=+{enWZrqbgT6`9>13$7HaX}wNcudBEN*bnZe7Vy>zste@E(iT?2mNjb{hN{=vA1tJ=vy859vQzgEbl!I`Zh_AyxC)$gMP21 ze-uuCuY-P{q|?84tLr`o{aX(FZ57{&F23!ce@D_I{m*wC^!p_}VsH05=nqJG#C{%d z&>xiaNPqmGgZ_}D-yW9lAqV|oNsqLbhaL3qN;;h$QrCAK^hYE;(q12N(7z|?i>&10 zdk*?`2X1%Z9S;0`2Y%FnA9LWx9r-`*p#MP9FAmH10|)&HNsrXe6At>5k{;3DlMeb* zk{<{h@>Yv?Kqg9rT?J{38eMkm)1yoel?mmjgfJz|T7Ha}NBx1HT~i zdn>HZ7aa5#9rz^~KRX=%B?tXw2mNIS{S`@%=>HW5{Z&aX3G;u|L4QrspAFMrbI@Ox z^vL||bqDL*@P11iUc14U2^hb>EXt>?DS;K~C)vzg6X*f=tr(u^kS;O&S zgoYEumor&(DbGX32O3TkZ)(^rexTtY;sy;TiB=6Ki{%>oq)4)N6Q> zn5W@m#0(8*iIEyUR&;so<)18mui@jwD;l06c4&C2xJAR$M2m*KBB0@Hk)z@1B3r{V z#8?f_6#u4%##fw}CH|n{?q&~SC|#SBOjvSBeA;SBXy|&O7wCOuV7tYOzDZHR47M zUnnls@I}I};aV|W!*$qqw(F-}>^;Vg8^k*r4vFt;c)7S#!;PXw!%d<@!_8ubhF6GT z8eS>>I?0~@D)CbduNIGJc#XJS!xxLoHT(^+M8lVeYz<#3Mrrsm@vn*Y{4W>pX}Cqa zqTyEYh=$jSRt>Kcehs&Yg&Mv>oTTCPB2&Xxic}465dWB9m+va^j)t!mPigoXagT;K ziYqmIt!U8jbz+HzuNQMPyh)7L@C{<9hHn&KjJL~ollZlUH;acfe6v`g;ah}H!?%jV zG`vN;InK`iHgT(lZxP&Slj0=}KP4W}@DIh68h%>TX?Ul|*YJV0;CLHO22KE0 zJbo$uex#C3rTL}!9dHWh7Jdns%4gwr;1M=_7ci;VqHhHD08<_$|8ijKGDMd+Q^Wrd zCu{f%k*VQdi3AOQDLx)$aU=f!6rCFWmv~IW{}#7v_$zU_hJ{g~VZ$iauxU)waGa5@ zVVCibBkc10TKrbS@y2r+PB8A*aH4UohTTS^hKCquX*kK4tKnoLQ^P4nf`$(>K8`GA zLtjIU-5UOlcwEE7j5{=(YP4v0xKXL$G-IBI(+#hNM;IeCe7NzC!|nPSY5Z2hM;Om( zc$D#ghTjp_Y4}K^NyDR!vo(B_af*gBjBy$sVKBr;ToP~e35QRL-u}*@vermjOR6ctnq+`CmYvk_&B3U z!&8iNH2khORl`$_@fx0HxHarG{+wo)FWY!i!_$o)Xn2Nkr-o-5ts0(XRB8Bl<8%$r zHl}NMj~J=p6O1p1+vS;K?9uRv#tRxg$#_u1CmYvmc&^c`;ZuxrG<>RYs)oO2jMs3E zF+{`fiN8>1%9kN>jh|{b&v-(^`NmxuE-=<=xX@UpVV_Z=;nR%i8ZI(MYPi_=a+oCz z+1EVdJq`a(yr|*RjfXT`Vrdvl&eL$f$kA}nn5f}0BT2*M#$Rdh=F1Qj#?LfdX*{XnD&uYqFEiF@ zxZ0@E@E^qj4c8bmHGH8lO2Zc!|4O!`A^WN|ey8C&<0TE(8xL!^!MH)gA!DV6mmBA4 zxY5Yf@Snsa4L2Fd8g4fBCfVg%Vfy1}6yvf+E;Sa^l8ot4}Si?6OehuGb6li#}ajb@KHil~W7UOT^2=ir#TaC9g zyv5k5;oFRD8ou4wpy7{1ordo)7HjxU;{*-gWn^ghZo|;X`=Jb`zoshs-AH3%eShR}3g=0@SX=`BG)3{? zGu-@zxPUPgW4QTCu^4y~ep53dJi#W=HlAg9DSevxi17ep zax2ozcH>qJ8)6+}Vv}Z?Vhv-GG0ltFM3C_uNk2?1WLzfkP;nw-ax>G+Vd6-}N}g2l zuNg`{Oshd3F5cB}ns|}%Vo6UIcWd+!qDjMti}M&SlJQ519L6fYBg6y^j}k+)^hb)n zOt;H3TD+#=qr~GH&Jed~c#Npj@K}+j;iJU_#!4QK_;_5I1Y| zIbt2-lO+8_QO6i&0R5dLPGG!1;<;ipW7Qr`5pQw-q4N8hc!)8b`A;)*#LbNJWcpmO zim^}PJTXs8pD!jeu9EZuF@*6Hi3`Oi_(A=flFuhzV658PY2sUqReLNFYZxo}ip9B% zt0ljA;v~ihAn)m7EMs&Vz$K!K`$NTlzIdJS)sntI+@j%y;zGu>Op#_T5;GVp{hcAc zfFLCQN=aWLe$Kc;;!^Pg#%D{sRBUDZ3yIGZ7c*Wf@mZpbF`ZdYGtUj8hJ;rMM+%8^Ztj4Ey@i60QGX4&+Nuz&XtYECEeqGctR{DHH6f#!!{$nwW@kcWL zPsHcgzoY!WkhoL4%~+Lxw|Iu}za{-m@uZ0#e5K*{0}gz<17GdH>m2wp2VUa9*$$lH zz=i|=feK@j?{x?Mz60Okz?&TyD=OiO%DdiyFL&To4qW5Fc@CWAz#|>_^KkCe{)PCJ z19v#^9S*$SftNe5-+_xAc#;ECziwT_A-v!ppfi)?D{x?<}H#^ zkROG^TsV=4@E>uqzf1a3#ZNL^a*s9%4<;87{qs0M?JFtSB?1%onsC`rZr&4Ii13olP(0v*IQ!Wp}RNNnnkn~NV6T2y$ z%O&ZQ5BX1HQQlI7=1QYmd}n&n7o{ITA<|R%DZSKdKjd)oJy2}r-(NmfI?@a2%fimk z(z6vh^ReQ`x^K~)q2y<)Z&^RE$3>*yzs2FnScIr=^0Nq2J16{a3KLwiZBuwAwHbsL zQW)nFEsSrEQ}^jvdTIw{E`{$yXr6C~`zgeIryLe8p!`w47M{RZ$_aavA>JFL=2Z&OZm54s8iI8@3c=4s5`tOr>wcZw5}nB4``kKQc~ipb+|}`2m%0E`^Yz zh(eSz&2fJo)6Zo3R)kb<_fd%aob@ByC+sMj;{RWqkm(`pV#4T8t0`O=C+Fi-uC;`r zw=EPx-fvTgLOn|17jfc89KJ{)>b;Xf$om$B(3`9`*xg>j;Fm^v2cIGe!H3pG%vZU* zpr1tXK)1?2i}~eHi1L#j%sac6%Zfja<4L;$KUqG~Go`cH^CXT(c4Y|U${?v?R+K>o$Qf9)YtyzZ{;J~Ngwi;{XX)O^@jY*Sk6l*MEZ>gvD_>+ zQHXL#J3{;tq9eZSKTs}NzleV)$CK?A<6kPpLn!rubh8PgUh_Ep3<}%g6kpg=0kB;! zK8{yPA?%`-LfC`U5BSM?=K3W1*-WoMNPNf+DWr7fD_q}@SK0&Qm2x260!}CO5Be0s zpiBOslUyXXEI0C(?F4eKr27c(<521!_AlkL@`2rxy%9f|4)$I~7~zE!f*G0i1xLeLX`Ju3K8#F3eo?(P9fs`hUv1sfbU#tABcA@g@|_v zyltFrBZZLT777th>J9YA34_1vkHLQ|%PI8%fxn#bOOV%UOkV}>ua?K{XRc^$S>5)$g?vq_v^2v0NYcj>R$tCL% z_3EShHu)^QYWzWW=5OhJE~N*b0y`hbDfIw3oqCY<1NsDtZ|MQ?Wc{H$i|Ib}5a6($ zLhxTnA(xNp$3qzDrcsD=vORz<xb=`b|Jc{&QdTYt=^v@dbY=H~7nX0RL*bk8(=+5UwSR{G{C=el}rSe5ohU zWqpAz^#^(h#RI>WIlU!c4q@;ur4V*t>7|k5wJ}|`1MrpQL;vBX`)E%x1h)9ed~NN| zX$P{rHoKGhgj@xjAK9sW+_Cg9kLgza2g=8icQWzq!TzOPqCO{3JcQEz5f(AN03p@4 zlneT>v;^;XmU<6@_sA=$(5>$iD?4$=609`o#?tqCc1Y zI{Y=+uOl2s`Gb#a2S_jVjgah!(&tc!c(T2qoH9PjIfK$6pR*}MIc0fK&Njx^QHXNf zPa))gibBZ$EQPSY*C|B({EEWY;=~>b(eHo4`0o^=J<%c$^-n1jLSHC?Y=89>g75Pb zg72RwL^-72jeP%282U>xRlLy@BHknlp+D(=BYqxX=x-i{DEHYEqFfaSNpB$vk!dr9 z(8FpDFQE|nk#>W8JR~pV$)*tb$aaW)$Zjcp357^c*I3*ii;&7E?|sq(vy`N!fz{SM_X`vdd?S)BeP3Xxv+ zJ3XY2#n-AI6MV)#6DgmpfAFL7Q@fc*A?7*t6hdyRzOEyT_OydS#Qzav+5aKlIKH1o zA?!7eLfl_KA>=-n=~DkFm*fk&?6*MQ#&pRa<$sma|BTb`VfrTs$sYDn_;*9vjrmV{ zVgUGaI_ZxPlj2hmk{pXEL_Sp%qMgffSowkeINje7Ctjp*BK$Sj8p2d0!#e?59NHNe$oDv4<&nDU|Jc4Ex{6e-fof{*n){kFm6SOFz)}47zXW1@|X2mU;k|d@MTnc!-X4 zQz(q07bz#=N&Q%Q0k-t!lt=0rbc>&~4`6AZNFShlfJ2<$W`yP_Gh9y=Un^gW&-oM& zdXn-Zy;Z-`-cha#i66?fnnJX%wG^TqT}>hAw=?~Ira#K`PbdUG6Lv@Cm*oVu>>!2d zmR!=_z|TYX(N9mN5c-=%A;!G|3N8I2o}^nCd_5fBDwoX9iU&TjT!?SkjkGh|mwL4L zSn+}Tn|>7K4>=@Xlvmmju+$^4tQTOZKj2$9{fkljTRc zGzT8d>7?FJjuK#M7m^?RGpTR%U-CZcUGjrpBFhWEU>v8n?ENIdHh;L3@OR>rUk?AE znK1exSuW`BM#9LK+9~-F+bM+q@;HU?Bc4Y{{m{!4V!XHPK-wS5V__*Lu!(qM{~DRs zd4Ne@*%U%9DhKKPLJHCEUq&J9b3KPrzo_RI2_yU&-`_(a_7P;v{?!Q0w@uX# z{)N|FhAY3({E#u6uv&`uSH?>j-^@6`c!a6=UBoz@@k++<6J&m^j9pCM$QTI@EV0=2`TE-=e6IuTGjInMf`C~C%+Ru?p zUTrY~ar72`7)WBpR5U(EOs#@N)A{JzV$l<~uivFRb{I~bqEcqr$O$%LeThw0}q z{x;)t8CNhqk8vgA^BMn^@z)t+6G6&*0b`7V68jk+!8pkHWlmql_$a2AGakaYg7NDd zzmoCOjH?)TGG4|Q{fo@MnlXAciE9{p8Dn!u>SG$?TE@>YzdFXhVqDMoHO38$A7hNk zndBGG{FXCLW!%VkJmV(D6BuJsC)2;p{8li2i}5PP9*)17aVFz6jDNxLv56!3{haYP z7?0!lm^4cIFPVNR>>I ze?8;fOuv$G3ez_*K9=!Sj6dS|S2O;M@imOIIsUbb?`QgTj5`=#&v+N(O^koa_y)%B zFusv7CiAlVH!&W`cr#-+njj4^MM<$stl=5-Q3!uVf|zsLCh7;k5c#TXgCo$*tQcQF2v z@%I^j!T3?e|6u$WW6U2VzsDK>lkpE2CEq^j8`)KXN;Q||D17v z@h=$P#`u?vXE49F7&kKg*NoRN{te@c8Nb7LE#u!ZzLfF1j8`+>!}t=$?=i;VC}~f> zV;o}qd&Vt{|G>C`@t+tkXZ$|nZ!rFV@e0NtGQN!QM~qt;f6VxD#-A{5X8dQy>lpuq z@p{I8Wqc*$eT>@}f6Dj@#(!hHf$?XIZ(#g6<4uhJ&iER}|HpVE<1WTmG5!Z*99EP1 z{etmzjQ`2_YR3O!d_CiTGd_&%<15C`Fdc8ykmKp^85@jmWsK*RB>fh~ag4Vxb}_z) zaXjNX#)*vU8M_(pWITj%63dsw_&ug4GrpVgc*a$XGZ|mN7>7Qjynam5rsXc4KP}kY z+*nh#qPen3OlxXxYz~$othRnNR@P3ds4QEt%wN?Qtg95$aHD40s#O*K)y=gl{mUww z{Z05(1e=3ST3N8UyxL!0SK%*PQB_shXrr&HsjBg>2q9Iazqz5wUl$B@qt-W8E~{y3 zu59$zt*C9TDGxR^`-2q~jg?JJ{;GyXe@#7TRl#z*Op0$0DV@1AuV}3IH&j*m8ykXk z-G~j#mep4JL&5TkP{gX5T4dNQP9?-DZ>+4StZ%Lf)7L*Z7-j>M9#n zG)K#!2~lMtQen&pp&;rxDw$N|hpjAIhB^u1Qx>d`S`>T4X!%IGlm=XC8e;RPsH}zh zdd*5ki<(ieqNc%*;x?>kEU$!>)d!bV)}f~S<-t&}tfsc6xrWT%QDx9=sId|ji)!@; zo0=NRYl6)+4fQb#973c}bz`upn=Mj3Y4+odKq^ zjc75^qs==z-;IgR3RMD`iKAI-W ztApqeYNL|MW0*;K`9(cj$@J-}kvB9(=>+O4{N+vdj#~9mmAD@)mnQD)3Lac)Yw9nuhNALdZEYEP z`)-kA_9N)to2j6EPf_1c(^T2dB$YMGs>?9s^)DkU6*c~T$Y&)(uj;R7uph}WRPRS} zSsS)~x?d%hw%b1?aTD~{HUumBm$Ixfi19pHnoxa%zp1&Q+jy?-2fMdRBB0L?c5^O> zp!C?hs-dx)S%zkWr1Q0`fn1F44g}Fb0J%G@p*iGV)mQ`n3!J-k)e&l0O*h-AYpAbj zhBZ<@Nc=17gJredof=h({_+*jMV-H?Dne_=xndbUtyIef=*X9`KI z4%T)PmI%(skh!rkSOI6L0sc&|zNx&jrh9&fRaegg?aIo=CU_c7iNo}|%DNTZy$mA9@)V_q4o?x|0lXP<+5FKu1S?u!9ZDIW z9LnhaB9R-LnrfmI#O@x(bnYYro5LBCQ4fA(m`Bfkq#iA5MwKgTs9NAaRW(G75XCK% zY-0`_JvpG1vhNP4j9u5QbC9>~Gna0zNw*m2wSvukh*lSDx(Lod#sA0N*}%tfl=pw{ zBwJ@$iC-aaP9i%O;snd5JH6Nr4(RPS1e4_Bq$NN~T`-hDpiUgplma!u(3F3gx-_LgLu#m#8fw6h|MTqb>^(cTvp1)c1ONVa zKbH4q=R425?Ck99?#%q)+!x@H$hNjRcV{tb?M7%`$RwXj0O!{BAvqLJ5duChdZL+ z8U`;Tu&Cj}DxZia#_>r~__(E|C!x2BctP<6YdlIMccu#JcqUVF-HzdV4k!iv&IAvr z(Ck2eIj4?7H%@y|gGcha;DN5>g@s*Mr-nwqQ|WIQ@^H(Adr)CqEsWVQqfHGJR^$>w?kzNB^0y0qNe58FEoTv5=V=>0pm15K4! z!alI&Eec`wFsc3O8SU#c(#JqY1YTssY#4cd&@~;!uT)8c2xci|f%c%0cr(ld$g z{dP?zw3mbVbOxVT^U0j0%WKC#H{8+>3>*Yul6Lc5#LNS0+vS0$3hK z3Nusm(SmrGt+LJQP=bv^QKVDC0zhx=^0H4M-sAB?w6s*jI{G^VcRGv3k}}SemLYg& zYo8K^!<~B)UNfrca(Tk)X%b7KK&J80ap>b66soQ8aId3isK2K0kqx$1IhRY?jk4Vs* z=hOI10S}w;UCe?N)js8D9WD9}S!1;9*|z=A>zjnr3LoWmP2k75)Jj!_?{-kZCZKNs zccTfoTwB$48;?Xfr+eV{I^$-9FFkg^YjC)~C@b~Pc5qGQ3+(3vejia*LJw3~2`!4c zeJrVt!`l+L7wO;qwD%NQ_-+GlkDwIc#j)`UfOscI6Jy|Eyc~dsS*XQE@Zw!n=kaW4 z`38TD({99ghk~zu=CSeQPIY7#exp<(sS&?_NPoBN_d^oXsSyP;xFe1CIsLNK-1w0Z zo3fE~2JYl|H#e>l?d+QfoL*CkQ&>ina+=96BA$y9ssl_!_tHB zyhje2@1aY2`)FUchS6HScko{1YXy3dx1yLSt<21B0s?3d9~_`1Nbb}UlZ5VU4tn)i zFe6joqi0d8a7lcI!C>0?)LzDE7r$0dw!!N>{Jc8`wp94BTESWff4IlW2(>OTk=1tN zIb{Mmg_(q+-J){%Jr@(0hZwTsnOu?_$KIE%2d3RFfOavd6R9+G4w6t$NAtwmXwuG} z{#XqaNbkOAi8791EQu-jtOrks*;EqSJ8TD>5xg*<+po35%2+O$RPZwaWLH(=N%)9} zS70IwYnfWz7AIVXoEw~Y5pT<7Rr-D1k7vZ@N)^z8mOzp=ng@)MeT27G2;&RA`B{WC zQlj*)SuONw6Z(WiKC9OVecFXSEkd7Wp^wO8)heM6o>ALVxGE^}X%`kwyRdNDTZE<4 z9ugK$dq`M5?IB?SwSyv~AXDw)R0M@()E*QTQhQKbO3mV8Y8IDMvoM8iYlP+0wnkV^ zZLr+0pfK9j2+OHW9Mx)JIkl}8mQ&kmVL7#}5|&fjDq%UbtrC}0yEyUf;&N&ims7jA zoW%Cp#O2f`E~hqeIkk$*sa0G~t>SWO5tmboIA1N|a%vHmlQ>XFTuvczIfcaK6cm?J zP+U$yaXB@M%c)shPR-&hH;c?690Th|B+uyu{F09)4x3$S&yumD?E3k$GywXgtN zR|yNSb(OFHTS4bo&~UY`5*AadxG>rsyu{_yE-t4waXGb#%c)IVPOai{Y897LtGJwC zX>m~zigVl|E~gfUP~vh5iOVS@E~k*VoPy$V3X01qC@!a7gMcnypStTr|7IF8pMcn^v5qCga z#9hA@ac`%kOn;*NTYxTD@8?x=^v9rcj7qaG4>)I;Kqy7-iY#2xjJxT78t zchp1Tj(SMkQ4fhb>LGDQJtXd^hr}KAkhr5RuAd=sM?EC&sE5QI^^mxu9ujxdL*kBl zNZe5mi96~caYsEQ?x>3|){wZP9ujxdL*kBlNZe5mi96~caYsEQ?x=^v9rcj7qaG4> z)Wt1VP~0C6iu>b1aeq80?vDq>{qdlJ2C?vDrCh4;Il zxIZ2g_s4_c{&-N_9}kNA<3VwMJSgsu2gUty@trFu?vDq>{qbOnuwM`q_s4_c{&-N_ z9}kNA<3VwMJSgsu2gUty@ohXP?vDq>{qZ35$9HI760{*v_9n+DmO5I?U!a!M6{Z<_VY@w-b_=g0YUHY7TWM?1~Qe13ndZ$Ryjc5ZL=hy8>8 z9{+lOmp|%X6&~>4*gKeN@rSp>dV=lfh{AsZo&LeFzw_EiD6}ck8r&2K1^rvDjRb@K zC>)8xktiJL4~N6>|7QQDXgGRfyZ`oRY<>6o9^JVLoP81h##sMA*dOldT}+0 zI24Yq_J=#W`nQLSkAS6f2g#hml6iyV!y-3lkoq{x`s3ycN`^Ahs?{&+JV9chU^hpQ z`t$Pxi65Le{3OTC4Ws~kuY#fb+!1r6H+S4|J|NHH^@IW7n#%JLXf?0&qb`2bvmd+7 z8K)3$Tl3Q+(C7Zyh2_R;3y~7za>K1Tdk#abd9paquf&JU5!I)WaRfIYn)5a1_VLHb zKvT{Ohgg-)>2rqo0!x#*d|XIl1T@a$v-i=a+1Yv-1Di|yv@y}P28*MmZ3EdGWTT|H zAfxpx+S$tl-TVJrz^lex*X9~ew+%(tWFgx4_M=b#Vpc8ggdU7TkpWt`1) zs~`e4QBE7{SXm^{z!fLQRTk7TuTCnc-JCk9fW`TAQaBs7V9uqJ3PtA85x&g$B7G_y zOtGUuv}t!Zy^cGmPp#t)(rI6H0@CSfwqB(@C``YxoC4pI zD|*=nv*~zY5PfPI7ri-lmOrkqeNb|GZ2DYiTc3)?+kg?B#T7G3JgrmEcyE|~#vRh9 zp796Sv@`CwV9FU!8Pm;557Vh;yszyvGajN-%!psffK%#M$<(qk;Vje22&=d5WSW$C zN?8S==&34+!MuAoQFeZ`v9R%{H)%U>cqL>%b&O_AJP=yDv9TFk#g|34xhcVDdQ4AI zei$Iikm)azBL>?yMr8UJDTVS=#|SK*Hb$Y6DPzR5bh;SlX`gob(hpzv(K04e#B^J9 zdYFC$Uys=Lh73a{U~S{f!^J6KhC%FG=r04!ao)NQytIMH@Og-z3a0zBIT1Jw%s2vd zL!Zm0yKzp2{gg1VzdoLt_>-w%mZRouEPXbYy`PaVEg{_WFG~P6am#WLO2#_v%g(nn zq&W*qTb`pB#ynm!)l1Ci6Ol+Rh!LFPWfKy+<95gC)UIMMW2O_G)>YzZJEg0X!W$@? z&Sm4vPvsIKaP8Yp<0=WjP2no>$LU)o2hEnxoVrzl6sK+3dg*hnO1!WGVZ0=_^%Dfs zZ#1RpES3U4MXSU*L)pX=V|tbyr+o=1^`O(TN_@$bEE_*qP)47HhN}XU_-hk@^rKp< zWho&2^NqgXozBo{I`|z$d$dH%u#9EQnjLY&L@9F`mL37;Ma*(tNcNh6%wqxz)`?d3 zpMy%U;$2spkH!48yp=S(Y#x@}G^NUCX_ZdK!Z}#}QN<6_u>un#$(1OhBjeE@$|sY?$Ap3SXkSQ>%#18 z8faZPmQ`k%E@k$4bpvy}^|Kdv7J3(ZFYsLGxyW;|=Mv8n&t=|a9=~TEn1I<2il+{K zEQGZrCAW`*xCGL(4ZaojsIR~_)H1;B{Tzo$W`5|;em`tzbTfOXO@KNRY-8MBjvEF5 zmRvQrTI1I+$GredgGni%?xb&R90$wq+H#k194tGm>1!~P%w8?WErx_QG6?pJ`w@sK zfQe%H3An%JxEOG_J}TRoy-#r*EMKfV#UR*&Q`_#~&d2Sj6>Iq6j{W`sXKxR1J%nTN zzJueQ25zSf7w5ROU;y^;tLw+OfobKG75cRR;@RFJ+n#~lKWwtwvUSj%yb3G6NAxUUJgGawE_>&vqO?m3S8 z0dRKh!52C1w1E2v$IXWOnO!}&gX0>3vpc_|9Jf+nuZQFM1op1sxElrBY>pcha6fpR zwVZPTF2l9=dw^Ta8W-5JdT@-hcL2E6gk$Z{BOG@OIEcdB7=K31spdH+_i*b#GHm3}LUmvJBExUU13w&C8%ajlCKO=pv#%wCM+P5{@#AlNhR3XW?8_ZBPw zV`JPLj@t?4*~K8(v-0~7h=-Qn5#S<(WA?ttaXz>XQ1^;$jC+9NRs*+_L9l1s1jii~ z*o$!73&7dc`=uOrA+(2f^KErYQfV0c*r#TKg z&vy3i;kaht?D9LzapS<*<+qvR9tQ4!&H4Dn0&9L(L;vF;8}4fy_Z)DIHrzcNcLq4S z>*yAai@{By&&J;M9Cr}7y*AuZj%$See%6M2b-p#f_XD?uaI7BukmFti?t3=eS2*qo zsAqTDa3AHkj!P8ghBp69r(rHZCs&QQiZ!EuiPH_RZ|vv@zj zaThMLKL0ZA9*$cM+;SUxw{YAbaD#+n>08fn4*_R)-rmS@CxP2wW3PeZuD!y({C)crzTg8#uf28{oKOz^$-} z_Y#gf1Kf)?+-bPa({g#?4fgH9cR6nGDrna*ps}%h{58jAp|U*4AlS2da4*OCt_E#I z8!pOmi-Cit!`xWBZ{oOS;GoKw8;kd1jvE4QgGm+BcecS=E)NN~f8@BI0T;8e_c@O1 zy2d`gAKGYVZ$Xj?i6rqZMYteThU}6 z?;?)t5O6=Ox0Xu`IJ1eL zePLXl<6yFqX#*36st0&bGyo&>IgB@Xs1eF2Wchk!mC z?i4(?)BN@U*JHzdnd9~Y=eObR;<&@W4cl;o95;WBeY}@(Tui{d4DXF-J{|ANyE644Fmkf686}~^D>3bSqM&JQsW9Mxx&%Me1`TR1D zTXLQK^T%&yS>r7LNAH6y-XC$?*MYOk$JaQn7DUHeStel5?0tgcRs+{#!{K{rS}wbR z%i3^n=eU!=J#53>#Buk(#lC&+;J6onyU@noB^-AKIJ06%Dc zv%q0hU>mD{U*)(@cPI)p<>tn?k8|7!;8vPc@ji1G$JKY*+Z*M$wZL6tW3QLv#(;yS z)7)74uHv}8zzv&JvA%%ZxTRcv2;74<+&|Y?x!qm%_4EkGJqDazybp2Qh28M{<|#%D z$=w->nCBwkj24{+Rm;7$>a#arOG z-Rt2#jS(0dUWO6V`T|rSB?Y8)Liplh*etEMA_w zPm=R~O3vPP;0|H}j7=2p!bc##41&FgdjPn-65Q+m-1`1mWbf0!fk|@{aYLWBJ}-#4 z?@MyG{DoY8UjlBwnL2T~Y(JzZ_e*fI|5DE01HkQ;uy_7vZh}zsl_3E0xlDm$+2HgFoHF15p@e9^|u_)eO z0Vh-c?tWD6db{|Ga`8R^+yRMv41Gzi{(TKNnRaO8F*)wHz&$9Dz7Kv`E`9Z1k!#oP z15W1rUiQ~=+-HE3$w%)IxqN&DxQ8Ul<>trbxL*OcPr}}vPsnlgN9Edsdw?rQ#QR&| zWYTx{lXBeoUzLmZPD$<;!0nO9$M&b>xL-(e+y6$cKK}|hnd|a{Ps^q6^?xhJeNd8n z{nsSz0r#*(IbZvCa{2upa5DAp`mf8``!R4b_HO=$T)Xj-BzN04s#kz{%9VH-A^| zdV2!6y%N`3*FVVR_q)K!v_q56%5nAoD3{;cfs^T9)x%&A8SaC?$&_>b|B<`z|CuCr z?Q?SJ`x72@Zl6T?UH^()`o1a2UH{*b_JEV= zAB>!qYY%<~oXq*X<>zwgdkMG$66JUMFXYb0E0WyU|H#>U9ypnP;@BCv{QelYha~cQ z_b=t_&Hj~KK5hd}rXBw+a5DAz?qAE5%fhpA>AM@aJrd&fXJ}T*&K@YBxRuoJ>BJ)yQ!ll;rB+{WbT|7_H9&j@Kq0oFe zd!GmHfW&>PcY$0vKLwo3eXtAGl#t<`0?w`;ymX18EFkG#y~v}D+x#ndpj}+6kIR6a zg7c>E8F#iW4d@NGfi{gDw z5btALyphGl{9Z}o{UR6d7U1Sf#5)e0U4B0U_E=ic%n9IzI~CaI*<_F~=PsTpi&Q zjyp&=jE}|pZx>th`!M0K92oZ{jynWgBlu%}>k0R9jyne27K58hxO+Lyzga)OXzx72 z?clgp;F=A4=M(O295)Ia<`eDBBitH}OA`*yKg;h$99JOe!|RoC|8tSG{Pq%VA>p3q zxC6j7f_UT+OB85_?7mJ6H$lRL_BO9%&5-Q+&WaVrS7gm8Cq+*-n2 zO1J@zixBQI!o7jxwi51g!qswI8aP(Yjf8t13Z0fqf!JG0xG!_uUcxOS+y^=C0O776 z+-)59FiD@EaBt(dLxj7MaH~1)3xsT3odAy2(>D_C9UOO(*jqukVU9aZ>@^XtgX3ypz$~jTD+%`oj%y%X zfN)-pTTD1?S6MlK9~u!_&PxavB;40I&JP?bmlnc3%yF&6UMu15=D4-MWx*fYgEqpY zIPMUMx1DesIPM7HRuS%Mjyp!U)r4EbaVLOd=VJ}wehG~=Ex#WE2baEc-rh{OL5@ok?k$A7oa1%_ z_n;AP2jOOM+~TdpcsmLA?{HJ3<>v>k5&SV9U4;8Q$Mq0<-GsZ3<6^*Jdx7?P2$$lx z-N3Q)7A9OD#~mPCFX1lbxI=_nN4TFtXMyJTY2euT=qKDaIqq5DSU#>N+$TBiEQxnL z;qK&5$+a_+YKBmznclS zj^hphH)zEBR>Hl3<9-MnJHJ~AcOJ)`B;4Bw_X>3OX*r(;t`YpP9{d5}zQ=Kkhl}N` z67DM;7Xyyf(_zB>DaY*wj^!gxxVt%SFX2WAH^y=MNxTWdt>d^a0M`iqnBP&tUBz+F z5_?I)`8e(@u{TDzm*C-xmh+N$vHZ3X?(aBmD{#Z$kLepH+#?)!1UOdCDZ=gLxE}(? z%J~+;-O6z%iM?A1*Uxc_M~e2+gu8&_mH^ib{+N#m!kvPLS6VI+;2I5Xl5o#(T$*qh z!hMP3_5;V-mn`Al%W+Qw$I9jHgxkn*#|W1r+$xTHmT-B(y`JMv0LRW-fpBLUtmRUh zD3;3<;l9Ihe!^`h++T8B4{$8MI|z3#$3=)eYzJ9?ca-DOgxf{92*>RQj^+0@!ZmT+ z7YO$b!u_ox_dSmLAxYmm3HKF_s~s)cyPa@N`#pqHInECpyDz+pa2*`Cmc)A};pTB%58>`2+)v=;6D_|8iFYsI{*mKGfqN4C z@%nu?;f`>eKUqA#cN6Yo92WuZLa>GQ-b1*1IBs;T*lz42T!!Ng0LSXVdkMFZ;|>DX z2>uxFJ%n4%aYu-~_YrO`$30E#?I+w%p^#}g{}4D<@9!ntcQ~$LTQMK^5$B;o#ziwq(_Y}v)fMeJ1BZT`?jvFQ1pA&8$#}!EWK25j@ zjynL{a`4CV@fU>K#BoP}WBE8lxV0SjEJ@#A67B+y`ysLS8N!`~8#cYp&jQy7{+Pbc z67B@YExEOrzQcrjoa0)7W99rg!hMY6dIO}H4x?Izq2!nJeUe&ASrew=VVj{5?!_XOdd@mkB}Y2a9Xj}q=M z$DJVDlZ1OO$DJnJR|%KoxQ2;hxjaR>-z%^ux=i>zjZVBQ3&4F7%xF0xhYYF%7 z4qSwAKXl->67EM1T$*q{cHnjs?mry3{e*kbfjdaJpEz)b2=|f$cZ6{N>A)Q$+(`%S z1mS+_z?~%A&m6e3g!?ZCuHo&)`gh8KTSB;(9k>;Qd&PlUOSu1b;39;>widcKTD!@& zLt6>=a|bR>xL-JMy9xI{4%~jiopIm}67H7{+#$mK%7HsVxL-SP#|U@UfjdFC-#Bn5 z3HMtE?kwS6b>JFu#rmhfy+(9?mk`e5z^x#h*MVD0xEcp8LbzH7ZY$wnh_f&sX~NBR z;C2(P&Vk!cIG+P|kZ^MxxI=`ici@f?Zmt7&jBpJO+zG;+=fIsL-1!dNS;Eb8;2QG9 z`ZwQ!TSB-64%`aDEp*`45^j+L7a<%BxfIr`t%Soh+(g$=nsBdo;C2)40taqC;qd*f zDBgpFyU2k%M7WC`xFdwS#DP0TxFrtU3Bq0Kz?~%AWe(g~!d>pbH57{VuhD^9Lb#<4 z+zP@ibKuqz?g|GkLO8zzx0P^LI&f*iy}^OoO}MKZxc!7%?!X-++|>@;A;Mkbz#Spn z8y&b~gj?ajogiG319y^eD;>DAgbO%u4O7MX*X+P8AzaXbTS2&x1GkoNEe>3SaIFs9 zR>HM8aB0G|J8-)Rx5|OrPq@_%+(E*vao`RS?pg=#2;tu3z#SvpS_kd~;jVMwP7?0T z4%}J7y~TlR*j}uE9S+$ekn{3ADEoL&&8G2e$|zx0`TqDGRy%go7d%at8?qKZV>O z!r`|s(ev~X!o93XEZY$y5?ZBl8ceew#n{e-O;Pw-4p96Q0aPM{C4iWAi2kr>r-siv_ zBiw!m?gZiPb>L1C?mh?ZEaBeoz%{_d!|LDt4%`yLeZYZRLAVDTxV41)LkBKGxC0K{ zR>J*}1D7V;2OYTGg!^L$Za?83bl?sW?n4gTA;NvwfjdIDKXKrW5$>P^cY<&qao|o8 z?xPOeS;BqHfop(9nbp6C9JnQf`%?#Q1>ye8fm=(sk2`P?!aeN3Z6(|%9Jn;$KIy>i zCfuhSxc!8C#DP0VxIcH`4iWB<19yaQpLO7l5$^MZy9mCC)xaOyP5}4l66Pwd$G89v zQSJk9@vLqu<-jy@S?2SNXFS?`9p*-V+ycSSsz$N}+d`{b+gjRM+Z!8$&CNmbe|vjt zV`HdwRS>*j8?L`29O?CVm?cc(a`-E5OWvmao`qvcP{sE3Ff)JS={vI7b@LxpuK331 z7Y)DqKfirdS$^SBZ{z&O=Rf+5&s*Kf6;=YRbY~{AnaSj2;o8Q|p@Bwprqan=W82E+ z_Qt8~XuObYY-wCRGL=e?Hnuc3U)>nXWYX6*#&Z*iMB`gqM_by)n%}1A&Zefsnl+70 zP5Ep(RZ#QEL?M-#%r`bA;Mlgwsm7*E*QWkRPhcR{rEZG$tD6VZt_^C}fEo$~Aojq- zNOH6(lMfW)xoycpJ`n31S{II~oBO-NJps%An|lJO$wD$W8BYgx>=;#dq{dQeVmy^q z6PbyL%;d@pL^+zwCMQR)d(Gk;g*X%0sq4Bkxk7Sh(?ILWu`C>lXA}ABwAAj%Z72!^M$-1Cc_^?gIho9*pmy1$qXf>z({f-wncJR9NaQ4t&rIbK5^2>r`Q#eB zd_s&1rhNXmD+{VZPyfbg1`CX4B#PcPMhqH&%A%ED`6|OV2zs&udYzqa>Sa%!eFpM{ zcml5Fauv@Za3GP%jixf{3|k81cg$R}z*t~Bk(zOXfzhdWT5GRo-n7x4&a7d$m(93A zxPxge{|pq_W$~)Kn=O z?bADNSbTEVu45{U8*ddAh$cic6Uf2?RP~u+wlakour--1q{=kXQpKd%31qYIFzeLc zt;|*+n@PuW`Fxq%lcUjUGdL3&Gi{W~P$HR5PeG3D%aHj7lJWd5mAT5WW4ZW5Qh%pl zcV3v4fXM|q2m57h20CNXsQ%7H8aHm*mGXfbHif%m;mCBu1-iP|v`s(ox;27E%ch*o zZb>-OFJFw7P=UVinqYIq$=%cy*|=qTp#p=0g1dGiw<}x7U_R|Fk0$YjiF#{tS2=&j zS0-cd<`HhMh2(_2nWBGS1m3mT)p>%9#RYAsl?il@$2XKU2JbTq>ExK8(?BdTFu;BY zOtVW@WYP2wY|AC#HC!^@lt`!GM>%^u&$}xQ@ARI;Y+3SpS4dA{Q!YL^D(oCPhdGya z0@-xDFqX-Qs#mehwHMLW%sAIvK4>N`xLKCu9!Pi_wsRM}%Pf0p^kiWO^H&97DmsxE zi5|eYzs2XLkP~+0ZBacZ6^D|{%Vc~qqrJUog6e3zPAywvc7ZI_^4!>xubs9DtfEBN ziS8fV-mZ=%##EVW*C7$m_KkF{yBK=*{tI)>9J-L0NFPYB57eD*^X|Z9OnoJc0_ji(J zjgoCEby(7HAt_NCrjU}3UW2tD_PI}Ia`7E;LAz{t25|524!;BoOvDAR07}v9xS+%t z>eOArdqg2E=wKM0ffRiHg|C%@({ECff+Q0_Ya+|W=X?uh<`{+d9{W>MLJD83FtRM* z_*lZMn0<8p({wau{fuh1a$=sn@q?f(q25;e?3oQx8E^QA6wfv}-q}o37S`gZBofDq zOAwb#N1_-Mi>_%RnIDHQ=YrQ=0$9IGPcNv`{ZkZOW%)9#G>ym8Oqn+H1uFA~fQ+Eq^@?toz-(3Qy)po19CPU{p}lS7OJ);SH9sVIfLx%jpT zcopIBC8#2M{eykoYELqe85MlAt;pIyXZLjK5m#^naQ~SBGaCe7-YUw`h8qQ)jEbzp z#&gNI;I)~Qp)MG&lFSWdpu;TaE=rk!A%-wOPaVu<;FV%V)IXIpCHl-S9o+fthLo9} zzHWSQj>539stTsMiVL9w{o!zUb#q7!wyEX%l};@Yno1VNVRU6u@cb=RE@%dNrYX_5 zJ82`^Q@H|;7s?4fX2}^6jXabKJt+9>AQgJU=Jjg-hFEy0x3fE3MXO@56XS4m<5hKyEGIUdiI1uy@pODrGytgb zqMI1SIR|!M2d8H%Fjn1t(2`+HoMuq_&uQ>)6^SLbVN^n{nwxmp#A^}2+azP&$V`_z zpOpYiu$b|aOC!lUj{cvalfohioQtYzmz%&jxhQO7f^j{9VFEK6qTHIK6TG^%RS zWLOA{#Pikka$q=Rd(}4q_}r>LgH}-sz{ZAftZD<|@vX(n#qm1}+-mcg#I3>yPv#w9 zqpk!=F5%dia&-b;Gfk*YbBD|{1d{NruE}m{ocWz+a(liYoNQotI=)@R;PGwNIt1Sb zEZG7#Ov2DOH9mqb2ep}%7KVK?vm7k>vVaHJ2Pl0WUPN7q3biCqX*3)Je zn4Q6)*v6O*q_JYeBNd=ojzS;U#UM7I;d*Vt0 zPA{D-+5p^>N=ABD6us^JLDGUg(Y~_NvYAfNADPNyKh@@ie?=(>SnLF%{M_ZrjNx(t z)-K>Q!n5X}`=-sUEv+rq+ele^Yz>3TigtRZl7+&R7SwKTzFFCn@}UFW1JVBI^wJ#| z=-xE_kOAXXu+#d2Og;w?d(lQ}IO@^88i@!+$dXb?1Cq_dC8R}9PTWWx56Cpk}qHtn!#c5P>f?^+&~HkGpu7G z-IFr|Otn&L%!8Yr9 zfRe9%WmwsJYSFs!EG_r+Z5vFxEtM}zaoDO7t;H_aYcENG^uxF)5T&&04a zUmn(DfwdWMg@-0B(xzN84RgtpO`3P0ebvaCc(N@Rz=iU(;JD77w%{C`fog1+Z^EZ0 z^HW)EGRbHFC)VgwLeH)BKynfmUFcC^K|2-qYG*VW9*U_0QFze@&fdXI>flf~8r~4Q z4jQ~3whSGvDxe)u)q$=sfSRKxd?TzhsP>1tqmj-V!`iWu3%19g24NMwjhl3{o1$HP z8>2CGW2`Sc1kn(re*=RIOZ2@e1BYVWdSvFZEt!#9VD-eJDaciSX9Ti$(}wOonlSUd zC}cu=B!{xV_hCJB?Zl$90cjK+46zV4720-GJ*Zx zbYp*X%&8o9Nav>m7~oXk`NI) zg*e!5XcHLPKnsg~@i4KFQSL*X8={@vvHp!4R9IwSQ&^4m-wgi^_FoqQqfoM#5m+)2 z^Jzo@i|X`mR0qP*Xy>|cl*ZEAInW=u30}Fv{GK9@WnoRtP&g9qjKX+8R&>U>)L&DR zgGB<;p}q4m6QNg&UOgK|$~Hwy%P%&xVI57Qb|$gvgKgs)DApc0>BV$MBjK=qt!P(@ z)?}!$e#m&Na{xSy^-Y7VD_6CUP*8Mu!NHY*1)=tJ!ox$4%`>=}lfnMtMQ3CLM)E~A zt}_aa6}y&W%{HqiYEL-Qc@w0mdwujel7`+$XVkb>%eg3yrG!WIS~ohFNP%X+j%} zGdTE>kFM*ptj zUP$7GpZxY6vLJA+^75;&3^Ca}iq-Aq+%=rLR{0DGUjwTRy#TTZl8i{p<@(y`WJe=3Th>w8&AnX zZ;gUlFX+Z%TIj7+^tF(|p}7@U6S=r8glc@);IRrX^Ln(fj93Q#s1aTd#!v^MevzUe zhwgFMd(TspH16S`=04wW*BS1)h8v7%{&3A`JPLxZgr;U?ya3lfycS62m6gyG6yhVW zA7{Uyi?(t!IWo0P)h19YE8#$DrM8?g42V?o(C9$lA0~Nca=TQVyulN>tT*=&J|K@0!r!$HjVJ@{Y0+8V_~*Skh>(6cRIjX2B7C=_Is$qj_~l{MMwRL{cMu z{}3+yn=knN5E|YiD41HrwG_Ze&cv|x5v{{Nz)foP~r)_HRxq*%Vkws3jWoK zz@ts%5o{Iu1eGrA9(S7O!S9dt4XFLm&h4%Kuz%3s<6rOZ@<;uv!UO&rdk0f3{_vJq zPp};wQTT75(?1yYcU~I_g*HW6gPS6upnuD?kzmjtg(Fco5``l;@dEze?B5g(M{jKR z-yV&v?_S@dJ6D0TFXG>bH%))It8=w~D15_eKlV#k`@@}G{o6yd@NG^zIW^oVxAW0X zH}SANn|`PO=5v7U!=dHYL_g-)uD6{~IyXSAk0;|JDaF$RKf6OKgUw29H(3l@nPs|^ z+2_>_%<WAWii%nUGm%P;Wd7u!+ z>lim|AJ}hn!zHh6JK=xIT?=k(bJ)hXo8bWEFq7C8v5j%7;Q;0S0NmI{v5j$m1_zL1 z8!jl1Z4cYn?+?KN$`!!<=q5%L{jTD;t8Y{kWZA}S@Z3j$+sz=@i@1w6%W;1s;64Dh zS>7?a#ao~&0g+)@<0;1cVtHbkvDsu>;U>Lph9*`Ej~q0!3MAXY?Iv6e_%W`P_^C!sOth}d1VEjD_48Xn-N07Iplubr*uzai#~`jn zZP794_)2!&lkm6krDi3&4)WF4F^+pU886iIDdSJhdh)yrk9r#MSnW@h7ly%$b_qS_ zxC@Nu?f-{3v909u$sR9!9-r4&@_6Bc#|z&cukT%6-<@9HU0&Z_ukYPn-`!r{Ogvtk zt2m)6r)@CtY`Xdv_{~FCz(}mo6fm>{py?3L6|`~b_-Gg(9fhu28Ybkcg^W5iIhq_x zO(sY6=SEGx02DUViFh`PpFW_EHlj_5ZNg_v6YljjC3Z_guzR+n-UJS>K?M|n5P*~osT;gwDhvy*dWkAk zOfY6DHRh_9P^l$dWd^l$%))WiOKhL~*(`ISq2l$OiF~EXji@DR-00RC+iqWpt$NK z!j(!%BjBo+fb;@P3^CuaFr5+H>#u5D^%9|gm@${vyiwzOI{Q0Z3CYiEH%|Z~%L0y% zCCmyp&<}>YJEyOdXK(zBk@EJz%^O!4@9B$>Ok4KE>DFr|+mbGJe{t+c6oX<>yXqxV zFl?oGw=Vv2)k}(_Zp~}FSb1y&CS3KB;@!xxpzy0a%z<>(ORRTr=Q7iqL#91auDQ0U zo~(6r)k|FU5*RQH^FR0+;i{Kt#nMDBM16o1%!RNn`zd!rVC9R!oxcQ=7)w>Sm>E~S z1S@Un*>TlNSPikLj#P1ru-LI(7qzkrz*R3H7r5S}M2&UEU^Sp<6=#aBi#|hUnB2$= zo6}w;bL)RrR*Ps}UG);%kD#QQiSHwpa&*;8;sx#z*rD%iDY|na)G$+5ovU8LiU zWXUMD{>LqqPREhG#uI-Fn`>uKkzS^ZL;v;kzbFP7BX9= zu(Fdfy;I3Tv1KTx7bgqts+XV!3spgJ)k{zprDVib**4Owm)7#MRb43&N0hg2vvO)B zZLyh3yFpB4Q^CYDD!b-bC|A7%MxN@TA-JTL?4sqgp|upH?KfZPbLgs<=^l#kVamNG>A zQG;WR#a*w=12-PR@>&S#`4Q}kZm;sV;l}bn&5bufdeC2Y*D4c6csxf7y|a`@V9z$x z)Ihelz5J@CjRA|QYuXsFxVh$r1gRnPrHbEc9Ls>LnM$A);L3MJWm7&$qUVaMWS@EAV4&E@G|lhwU}n*zZrl z0m^BaVi4>Zhq_FZTMO>uJ-EodljC~84NbJUF?%RQLhTKL8_R-ijJpaBAjh^*_<{FH zwlP1Rdkz2@E&>K*xF;pKR=9uJ*$YE@SXwddj{wK=h;H^9%awA6fb)Yk3fq`pD;xkX zb2|>Y9vyICF&w!R{?H!kkX!+OR2OAF=yl+6tb};}kn_PG&ovSbdnh8VnQ&-F#B~tP zNylW6a85cV!@wPd_}IqEh1W5;{B58=Q|yA7Ws5u<&a&`-GOQ@KGY9OMy+E)nsL7HT z|Cu@_s|7kHt6M^{Iwt$DqXHdNJeP{HT)9f|E4+@${735}-lerK`;=Gz=eMu2Jsz2F z9MShm+bkVcyQL{(>Ckjm`aR1%kaEv)uyYjuFolXT41ccn%Ky7Ei?lsQ zjVk_pGQF3Xl#|4EjcwWu@^>WdxB?RKyOMU4iThmX-Qc}u82;#WdoIp%BgDZr?28y> z-MMJ@K>ecIJLg`%NN=TG-JKjfIhtcd>4zKrx7oABfh8!p#}26ZBq$7NszHgVl^IZN zk&)nOzrMNa2DnjGQSQG(2_A9wtIE;ulOm7vX?DeV;B&C$YnwUCm#w<(iu1VQJRk?; ziu1q{EL2&h>{U~VM$L>G3yddHGj1?2Iu%cYV7n{MGX?5(bgYP7i&@FJ*Hw$ofysa? z&SN{Mv$_*j)X|y2Q&u$Uiu1VQJOgSp)>B>W!sRkuaUNHkM;F$y&X6o={~YyRTydTq z_8Kq7oDW^}C7a6>oUd5NLT0u!-I$rOW{P=NoW~XC zVahur@UD%_tut>zC}f`Bl`kYGTydU+E6$@AfvK;<-p&i^PA)!SNSJ8r!*hY17NsZZ z6nfCgWOGI{J9lkMPD&;VZ0n0GxZ*taZ9wrnn(G)5(Ur2LY!}EVa9yqmrqvmXp3S5! zQ;}kNMkTAKZRU&x#$9n9SDc4iJdHGLn(R*5y6KAZa3$!9^Jr_V;%%{z&X;NAc&cQn z2eYGBLYCFuDGM0mSnaDgi;o-Z>WcFS)>@?6KWzC`yLBzh6KdX=^jqyjGC$rF&k8<0 z3E*miI^91-(HZwm$$Xhs?DTc)Yn>Uy73WD#7SfrFK#a0jPBtqzyW%{qI1kmivZ*3Q z3svqS6o+)hdAP+<=9#d%nPT10iKC{c?YSDc3mnVF(G zgPj{Xt0-dAjw{Y%5eIeX`dB0mHY8Kq#z!(aH4#sY3x>8yH9{7v(Z0@5Te}LAovS*v zx$UV$60N|H{#+_?YkI~KIFbethjc1mO?zp{u`ABwit|Wxp)GaBPWT5#CFEwTQVJu0 zvCI=$`1G2asms$LrtH)?jU;c#*}Nu^1V$$X6DBHeBW;U}<;E4~am9HA4^fsTBpaVp zXZ&6^RY;|0teU&xJfvxG#d$<`99Nvj73V2c(Rksb-9&*h{~~vPG~VAWHdgPFI{q|3C_=UFD0;73Xoqd6>G8E6(GJ z^Q7a2u}p5lT*Iw<0M>GKYL1;(%b0%1q9D#p*a&Ry?421qGRu6^GGT*}IguYCN;4zr zBK86>a8=iXICqvyMr?6+8d?H2Yp57E?wvaWw&`}oc`6k~=?X_9fz5*zUa3|sn?!C` zwvf@6S)GihE2}(KQ@A!}wc%ygnX2BP=b*eT{X$~tqQ5CmuW&lW7cB&vUOxoSwKxx~x$Bw5R^Y|GhjV*5 zHz?*<_*&(+un0V^RjhBdoc}D%AJ=f!w^^M3Y|dTB*{kFHVSRB+{BtxO*QM6CIm#=z zD80EYQa(!DsQ>eT;l>^6|J+CXG5>d3{JosNSJ`R!<9hn2|6>ggtIQi)LG#B|?e$G} zqr3xkHlM`~Uxo5R9_#c%D8K&#`{>3xjQU02Hr%*g^+NA# zjx7NG z5#n#BuY@(S9ukk~slQfHmKbio;l_M;uLD2hIOXs-uFYQmCXiLa{aSkt?c3SAY>lFz z4%B53FWNzSD2w2Iy`k3xVilSjbez(793t1;7aDE|q`9v)+#m#^xvw$YmmBUk8ty9$ zH)Kk)cd6lSGTc`hZpe)0zZ4>!j$TwQnda4l;Gqx1o_3_hQYcqb;+>jIq5M;+2TDXu z#1m?KbQDbFZJE&|23L2aVU$!hvm=?y$G3x|R63Km)qz)5Rw`?y*=Bk8U#(Py=SfrT z%4O1OHZ_@7^hc)AL_q~rpiy;dQY&5VsCJBfKvA`qZ<(nAyunk`nH`F)$2g2j=X|uf zz%;Nzt5o3v?kJtrIyROVYa8RGvnmN@QPQd`pjcQd)GU(R3a%3RvTrgaU5%Ir{ySpL>mD!kkyxw^a<=1~-tIR1AX~ zA1H>+uJg^AY1ObM=yzb(gXwy;VodPIHuifd$HA@Lmb-xCple{-Mw`su)9{8B=;h4yY(b#|BKQ$3jJgm?gdG1D-@Va zK8^#o&nA5*;TTIRdT)W}M0O6)&3^wo{HEMi;377fYyS)!J@1cf)r~-xQ3>cjHEp#g z;WyP>dt?~Zy%gnj@P~2YpAY`-hd;_4AJ*#&a*za*!+t2`UIcDF97B$3xJ5bc3~(&o zI`CuhwsKr!ycjRW!#LpQ;qd8J#BCv5g9A5CIMl5Z+1p7te5Md_ z`v^DBfqRf}m~WB2M+k@db0Y3B!r?O%<4}?oE(vq{I&fCaUEPbB* z%d+FM#uepG=72rpXs2>zCeUbV+pQ94+qJc|g)|+!;rctmkzS97Swfr3O}iM?;bHv0 zsBO1cSx};F=X+EE9lE+c<%)}YJ?~UfnhxF4ji;6Q+OJ065%Cr0Yh36@C z%1r8uVf|wpo|j?x``;cXwjF#v&xNMfVu*)r%isrSdfmrrP8E7m>D1({jc;uoMd9GL zDe>HdcA%*V)U66B91GMmnZajfcv^#pvb+l8gr+7(lVhpLB+4OyCoF84)RnN}S$M+R zroz+kNCrovG>xX>;Dqlw_{4o(dwXjL4kofw*LCBEo}Enttt-c1#h<1zICNw0;PzHE zI;i#p+u@M@xOZLGrv6AzU?A3|Zi@D+n+Mdc4Qkhb8Vcb!MbT(yIxxs_4BF<+Jr-3j zX(6whd(&%f8mvn8>i0v)Yh|XYOe7L|-5G1v>JB*J{H|F8|L3zXmc$X{Qm3GCuY$i9_ z-8T67X5AZyupueElmdo!RoNR+#TIRc9?wWx1Nj~2Ai4P+u6UO#-sOsSmFgumfxw6J z1t(HR!jOS@E-^m6;3czdjbfw8Kq|Z4I(WLW3@{t; z{B5VbB9#rh86B0S!mywzWmTULCb*S?airB|irI3-yTYBZO+#VTu|ij?PG$;kRdM1> z8?JblZS5C}aoHETn0LjyT=6cZ%;k!ASr^MDA}iZ+Nm%GU8Ec*x%}j2eD0lwNBDS?r zk%1IEVdTbyT|G0VfX$-+<&tR=q^Q4DRbWzz$?fov)O2p-z{)5TIu=ebr;hz~M;n1r z7)CXXg3`jl9l^RXso8{=i_<}X*g2@_JDoI}fvYL?D$3dr@H2##rjrA!g+Ny(Q^>;u zQFdCVP-rZ$4hPYRMxPW*(dO!7?KcyX>dnQsO~B<7$AMQfkYiW83uS1U$T@JuyGUV( z1*^J+AGD-{JHOqKGSk!7J-EGH#YOO|Qm+89t12!gSG+56t6gt{HC_Xea5ben7^xz( zMRaSX?6~4xu6UQMDyz{eu;_GjcMqtrfS~r+zA;)wt+ZHm#k=f=07%_OEam8mce&zS zu6S3n5Ez327OFnV6W>$@U~bP$wN;LCSFcGVu6P$|8TE%AODpJjh5~tbp5@k(mV8-Z zcR#d`3;P%|Ru$4on69KLNY0eWNmxlUm)R-!NZplpckhbSEVIi;l*a^VaZ-BW&lW-E8a!t?>Y1gi-l&Yj=`N}^48=id{30u z=Cd=C!^OQurpCs&ffNp@VYgB1dk&cZtmby#w7IpVwZ-}-#K8az%+wxsrDHS$1ngcV z$;8A02I5nrsf=vxE{RtU9_U=(x~3hpY{-{NsYEadt?7phw6?UgHdhzk74OmpNS7*b z>n(6mFRFYo7g|?h^N(8l{KusGapuwooxf4BAicCT_}9V;Q5C)M?nW4Yi%B)pEjh%IiVX2(_u| zm*|>H-pdS4BUlt2*OCVbDqSN97C+bAu$Vh65w3V4u;zxvur)W+T*8IsXGjCdL8Yji z6w%7u|7Utb>=9H~5kl>#cv|~pQb?*}Q7+16HkWPTa&AKnV>SHMH#3pD;5K4`#sW)sYLWfTw#BIM0}!yo!y3t&ugfIW8Bns z?hKSHMs6#FGXky1ObX#F0(-SHt%36)FpBLnyR)=vk-&e(hV43T_rf3LL>f4Eaok#P zGu!Y}yKms0*N*9dW6ROQ*jT*0CJeUMcrRodrU^HmdjXEga4|3-!+jk%JFS;I#KY16 zKehWQOFO#R?_1zE<@(^>*I}c%f|Ulm%x&LIpg{r$P(K5;bur(D5thk?WJ$WhG|o_msTc>YB8juVb*uJHC=ARMNP+2gf9P677`@MjwgJXX#?}dDZhm+cgcxpKM${y!iBFr}+;4<~0a z?6-`1JA$!~``!+JKKMQV(VC^RwD^=OYOnV!_3FPH=NpN^Z20_C~1-#5I} zu&*rWoc-h(Wr4?k=|IC9Fb&EFJ-arYX;nN|D9bSX@RFxLU$^4rfAB2bHw)dKrC;~r z9{+YW-g^eRnvIaww|npZ)=z3Yv+kdLzxNUJtI_i5A^+o1-(g6bmS!wtExlM^kG=|9cK!+3R`3tk2Fm z0O5N*S9lK89;jWWEWNN-Ie@mbqj1b~MeVX#OCh{=)N{ZKe9byMT4NraSn}x4f0gn6 zL)~F-x&ze{B4;`;uvR*lL=CP;FEZ+0j%Wd=KAHSn-_V6A3%7eb)JNoWe z-|@OZ~@}y)Yk+bS%C6cq1GcTzbjzi(dHL z&y_oTNAF+yy5n;d2G()q_9g&g>f?pZqb_#E)xlkpvWXz46Cs=%+qOO@lw(tkZu z`_+zL%&D2%z4gph^DpXt^ZJX1Lztq&*R6+ZJ$}*f+Vxj0#sA;bf6?&D{);dD#`uEa zJ-&-B_YJ=h%JYr=9j{DvK#Q;}w6s;bZq%2Qxof|3MW3?Mv-~Zm-}u=p`#j?dPBqN) z9L0UhycH1Q&CBjMec5NdFZ5sbmeUu1wq|@$*Bz%{kNeXd>gn%%>dTA!j{n5Fv|}7= z$$2j<0N=XLDn}PU>vhNJD?j@foL}#E>Y@Gf3}YRsIeuZEG7j}bs|6Tl*5NI^kH2{8 z{h(t8?T^+r!6oB^>!$(!9=hA3wOgzW@EdKx3fN0^KZ>>= ze{p^X?2lUSwRlPL+b|sX->!>P3weC4^ND>5KF)KY#e{t(wxLEEXff^e-skCAq&)r1 zFu3WtJs0sWW|6}l-%%Lx3-j*t_`JRvU#)MJZ?><_=kv|+)%)i98hq#b_IQ2o^7`)d z`tI`j_IiEq_WJJj`rhO9?eqHH>-F8^^}WyQ+wb+=>-F8|^}QeZjPP2+-0aTrxyY~I zj8Rbz!tc&SyZ6?#|=#(sDDDN7thK-Z}5~-Cg&d z+52X_xAvZz_i3rh)m-ISv;)}JB2CLln(l_*or~VFchLK3~2Tb&Fnqw^{2} zv>qDZzx~=XJ#*h`{OX!(wpYmFGb(PbUS1A_xASa_P3h<`_R_R;7_Fw4r$6I@l-u^P zB+l5nZY+~aBAU3OQn<7xAkVHVpSFT?^Y{M&uvv1`2E+((=zF5 z7uZebII69 zUsW8S3W+mUBhR|tKRt0;u{N2DVC$-FDA33B?aI_tn^RkA!_~;sRv0f9jL{(J2VmKw z!t^c&O-Yg2f)VwpGL5w3$+Fl9WV6|sN)y^DBPl0UBdg7z7QV`inKsH~$azg4<{L=H z^Se~$vM+Du8!!b-WVt}+V81*YlSUKp%1X3ac4=za6P2`i_WX9krf_#GY@ID^-pj=C zFm1g+SN9t0@;Vg-UbjZjXgS0TsqL39MwU-4RG=@sCTN{bCX?JvU6GB}*?!WY0)vBs zyLKYCD_h85KJCw$zMhJDYf`XQThZTfxhQ_gUq4p!p zEViq3hBHlcZByI`(iC2%Szyt z1&r>ub9`nWU7uzN^G_<}*&9D&>WY1EvkfWZZPB8ugq?msr(3U?Y>Ro;W*P4j$|Y0l z5x5$8@OiYT=~nz@t8eFOaG5ZO7ie(J|ujXbM17i#Od8hLy_(X2F15=^c}o~3VH zNtp#)jXYN)Z(0|ftC5GgaJsgLtC8nwRmy)+W8Kkm{dota5oRKQgPuiS zkfgF=S{j6vb!H+(u}HKkGny2R8cB@^UKmN{s%R!)h}z9is+c+LMLD;6yZMT&@}UEd;bWvlXq!g4d!WC$aG*F6(i_8B;bR8YVD9)xeAiez+QWu122qvy4RK(=q&;ID#3x`}jXZt0gQ$3hVp{@H{nE9ZBldX` zms)l;@{HAV&9!rPu4Cm>vf4DM+NB?fSt!F0=M09xZh28U2+RfKoWxF9EuMOGZZb`)H>jA)BevQhNYN+*jp0K?2(jXYS( zKac%g7>k^NQ6f0$emW;om;4Lh^i%6Ik>vTL;n@{fsnCjEgSA;Ulbj-M*;KIQB`V81 z3l#vdT37|$dZU$&lZ6gw3-V7h1q0oirXMn3w4pn9&V-G?=FZ-ku~TWIVxA8ujbfex zu0~#{w-wg&CFM}m_A7b3kgvCvPEN^`NO?PUgP6*OW^!Sb)if5$)yOl|?Zz|t!gM+b zmZD@g)hf=0_SFPND!LkZ>;_1?WcqKj%w3HnXc`YrjMxHi6+SSM#mF)+(>&h`gX2Ho~mlfUn-U1>JN1n<+_-hmZ_u4M7;(#LM_@9 z(*lALSl`BIOx+mk3l9~A!Vu}-z#zjC);;!KmDw7Kb#q!?nUPzP3HWZ$2wfUX?Tp^E zq1({?GAE$4zylMIu0~$5xcWE5!b3xwKtxR!SYu}qPDmJL$Fov}Gp(2VQ0IndXLqcB z;|3KL8Q2t7qy0C-e<1W0(o0qg2&b(WHX4JsPbx^oMLXApqq-UWl=OBE^ha(&X}A^) zZ3w>Um4R|Y;YheM8V02FEwkld(ZSa1V@8c?(W_^}h-p()*N)TTGLFTDHmsv@NBY-? zwW<%cjccH&u;^;!g>GI4%d<{Qr3c7ZycjE^QY9QtoC(=$=fm(8{O{}WjMzPNc5tJ}-DYdCkU@?!{pk7=Nm z^Pi>pUu^o%;{0cG?mCUfwWjs0j`R0%?m3*hUJH+Fi|boG=Ra5ThZSv&Z7%2Ez`4)k z+~;fIalLSTJD>BPr#x>d&-t8t0q0)GxtA&LCE-z1@STPm*Jwvg!Ck~36>BCe{$9@C zt0WA6TvH!41+C$0jC?T7K$MZvH>@i)N^ymH-Tk_f^nDeDeb@$?e^$4bbJr+eB0Ope zE+B5y6!e0d>F}Tu5W02A9E=3&8)n4VPy^8#ewOmL7XR6t|7_*c7XLcVzfRd}@%M55 zK1H?o&*A*%D7_Z{dd|OIx!mGEm-C;i{IV$P2<6|v`8O!fTl~-C{LfR4Sp3iD{LfcD zYVn`P`Oi}x0)H%j)I;zp^OO%6d){)e6NdY4&Hp^*3B!$T z_CoLZ%9k)9#)cZB4{`1faPIA#`zFra$+?$vZq#RE8^(7E3&+^d{m+~mwdB}_{vYSu zdpY+Q=kDg*Eu8yG&V3Q*uI1c6VTpk~rssL$UI1<)@um4cLj0G3KQRYBFTaZG{$B=y z8ojWuhy573->oQkzVP_{u=ifCC=cSkTd$Y(Q29{fu70PYfVP(6-K!{#xbM>Ibv+2} zfo!W%zgxd{>+di$U+)B)czlnpA6Wl(T^p}{m!b^g@pl^9t`JWa+-Mi;5!%u0Z3oRh zbVG%Y;U1u^xCcAKxZk7e{?)%rQ6MU%9{$^h`@0n7KHNh(9>6`sa}f5JA1oh?2irFc zucZ&d`_T>IufaWpYs7sL8g zV|nhzJ;c8k_v;`%h8uQD{q67vdpr+#U3!-q+P9Y&?q!DiQp0_P;lA8(M-6v};fBIW zqa8Ten!Qbi8!lSSeWT%q%xUh;hWpKidyC;-Yq&w@P_x%;xNkPxs}1*C4R@>I-fFl* zhWl-Xd!^z21H--CsAu3li0K9Q^tFBSxbkl%Gotnn-Ov~RzwEsYd>hAgFFF7z0-`91 zl4V=AWgC)VTXqaCza=`+4M7kjVSyw}fRdb~U4kGeAR+-604b^UP2_JUaT+Jrw@usJ z*7vr(^=)%o=R2=2u9T)9X_~f5>92I7HmcKCzjJ117PEuh#o~jm zZ_BkQ?3weQGc#vqXJ=<;=bu}GRp@F)`z1Za^h&k|UmB_Wb*oD8u;Eayw45$lBhtCG z)pRjgPMbo~x#Z$XTFqonXVg+54cnulSyL#kSwI3;OXX5pRx|5ZD7r$RxK_}j_mtD; z%01cQgQTY>Q}I%=oFqN4PPJ6lP8UlhB0B?kEU54FWYj`7SB1hNusrENQ_xbjMEzoq zT3lNO*Q?7#@EdsL-!`K%a9Wl#MR+7sb9vZ~^SsbZ$=U33R%?&o^%6Nt*)P?2x{NDZ z<{-|=WVSpF3?YIlmOq;=#$gv;Jurfei^UyJi&AJMpE?s-T_SqpUrnv41+-8~uBX-X zxonwb%MwBxx|NpIcSU`=fZK4JvqbBepdi}jjX~@}Fa`=&wbld)y_|7bBTcB3UQHG< zu-&x~jzOyLNZ)+1qNmda@fHX5cYM=ah%X0s1@#KlH$7 zJ3QJX96Uyt;{FMYiT2=eM7NE0xV<|h+&Ji7Kma>9u0z6I0llAt;FsgRCE@mijL&KO z;OBn>0ie?JbO3~N90b4I-lrvd&w|W#2@LCbiWEXtRsF{CE;-nm31l-fy82nn=+fK-{ z4shQB+%pbv8JG;Y-~jiELtJKuv+{o1AuiVC%-(MU?iWqU5d=qaU!pp*v(n~J=I!sO zgj)gJAk5Y9gWKqZ6W-=g_uLZr59;n1oU8DM_PXKk5a6H+^uxDGNH0i!_(Kf-;q?O3 z)COD(a6Sk}99#lA?yulnv{wLJjNzau>bT#PaF+m=VK|)k;_3dZggcz8qzhG}Z#m{@Ef*EpG$G1I^&di~Wc6a9jIT&1s90)EfexCRc zgGcw@l9x4XxY8L$7tSGSG2d>_8rK{69m zxAC&?(p3^92VZuhynV`*32uNl7hIWx8*cdRpdsyW);@)Zju(ip`$eeHQ7k|DA@H56 zq1g@M4bQeu1SkIRD!K5&Yj3=BcEi`--{l_;7kBnXa&G%+p z2S5MAzyE&Q58MC#k+I$1{FRJbkUiggHPa@@yZ@wj>fVLe)q}JwdtTPcb~v*Hn2n98 zkmu!gR@xtX@UuUBZDaJn(S_TmNTz$EefK*q&u+YYd-3y!v%ZZsayaQa_*5JB2>u$q zb}huJgyPvgXa~WKHdk<=_oC)+auB>ZiaPu|oE@ch@jN@>qaKA?|M-iqTzz!$^Su{G zC-4k?gqH^Om#_WhTlRIiyzO{*&w zzhb%H+%&z!>+-rcBTc-H?8>P9KzwA3o@;#;!T{nCJ11 zC$>G={#4rsphYt!Y@Arg=U`&_ULVZ8BYC{G57$sn@33#J05iX7-+=G%;#ziP32x-Q zcli?e{K~yP=-%*~9pAeLmj;GXBR@iTKp;>^7Rz*BC0yE=Tv}4$B`RzTt(NoZT5c)5 zoXw??=^T`&(>eNzl+Px^3dq$(_%a)`xJFVftrZHe2C{Svh7qt7HjpZ;9fLhv;U#8Z zda!31_~Zi15OiW9wmt}}ZPoEUpx6rJ*UE*p@-ezNU71ddsnS*p_z5yyK#w~P+kAGT zeTBx~CMlMm*(zr%FNY29$9nRRoAu@ND!hR^2BZb4bSH`AAaCgARq%P~URX#0Q|zlt zYlDmMfYwB1BulHTE{17cpe%c_Z@9Prp1$5A1E6u{%48u`ItHIR!WZkfdqCxk+Fs8t zrG4<`kh@5gO5aq0QYo!G%e}NbAVQ``M&RF4VTHb)qi-yrt)S*~Zq0{zq6=x?3RRCS z+{DM!p}IePfmx`F*>ZL@4RC1c?Bn2LJxcA?3vYsQ%h}UC8T<}J{1!w!S5m8`Eci&+ zWP^tA4+=wUVY&gaM0wGTvC`|Y^RlH>N2H-+pjmAG)9K~FDnG(t+NC?+buPw zWK!9d8&sCok}L3qM79P!EOZz0-CAq1n*R+hM1pb1tLcaOrdOFw#a0=H6&|g10vOz+ zoVK=MqE~5KS5nIs>|!eRbaL^MswB02st&ga*aSy_ z<+G(4G|_ckyF!-1u=5+c)Q zTyiN{fK`OBXvn_Y$Piu|L3zt7r15n}pz#}v6@bs~8jqJZi_0-dMtv zr9D}waWA$@7jJ4c2G%vBE7`)jaTl<GPiRYlJ-^`t*;0+$lWjqpEufy6CY+?( zs8Jx!_->vQ*DC2`>AcFN8d#k_)+tU2#v;zK3CGZs4HFA5i=yY2kLVqn=Qnxy%svD> z_l?F=#zG^;ZGiQ@%Q}+^OH>(~9I@!MY$8K$BhKB(%SmG?Q{j=m-nz>=KNg*Z-3rY5 z4x4<^SV}Brao0{2&lh0-%(T@e{o1~->Y4O;^OP%kHWgwH!)a0Nd-z&<9yCoS5W8ZQs?$@H`lNK`@ zRiy_cOr)JV50irqvxPAlNu{oe#6;LMr0sZ1E)RTPkg^zLnnJab)E&!VS#)BD05nH7 zom$h&W|0ida&v4sZ=I$YY{DbFq9d{OVRbpRtU9@NZ8Cv-ua0G#R*e{XD` zD~`e`a)-#0v>B=1-|#Hf1hC<^eR}#BUEfNrUOb=iV_TA&N7p-~8futONfrXOcQ)OW z0c#NINyPTzvPjFxK%x>AD=e^@E@c9i(_I!|?JnI|RJ;49RdV%}OSclpBv%5ol=QuP z0KZGFRRy+@6M}r=Gb~#U_4M4D(Vy4KrV00JfUY}O$>%Lb)wbzXA}cyh z3kz(H#Tp|yJricm5i;wnMVfdEU(DBRP*(Baj$kn|vCX&rGmL#yUE4s*s8ne)UU%53 znfZ+M0mIS!NuUvKqy$C_%2+;Mh5=$y;u+EJXS%n{nhz_8!m=Y6QzmiYoz?1-x{OW~ zlc#Yho6Vb`y6i<_Qz3O6_E3POWu~(_by)*a^Hx}a`%eqZ%otgN8mq*a6VoloN`mev z(uAQgSg(>U&cRYktKp)fdct*(`J5W#lsrx32-bx*(_%2X{UQuU1sb0U;e&HLU0iR< zG0inxh^<7z;qcMkezk8%9c;p_XewRKq>J!wqe(L`GHs4-74x#5EtYY;P|;$=fumZQ zwpw}UEOt|@_cJGtt8{zeiC`$)ghvf_OvwuC>tN=ZDpfoU`;%DC2{>{qH=$^qLKCjh zEx}DV*a|y|XuK&i#r13|twv$mu|;N-P-xnEX3n9zE4kw4=rfbVhF4!J!j6xZRhdb{ z_GXLuqMAykGR<_(2CMO@VE@oCdb3r|Ou$g+jMX~h`klGB0xLRUBdBKjOGAm%Wg}Ht z6IHUDDYdK(F6Y)^qr9euMuuXp`SBz;%cp}PD?oCPvv+<_*4VS@Ktm$d& zQdX8>7)t+9wS~yK^Wdbp!DU>$bD39^^=j${N&~xpvdp)tDu6)%xJ}Plyd|hVi-lxP zZTY5tH|PLkT*POR39vI{`gm-G1!8+A=_-JOM^*d; z(=j}fORcO)6Pq^KP~!PD_-NR%c@18-n}=vo%p&s|oD(>wgq3zySvSeH*>zsy^=Y-5 zXUFVqX-%{g8L93Kj%~yMw<&#K-n?CHkz}jv7+XXw?qcvRFBfyPQad~JTY0apRzh|5Lm@*}eS=>|;i4-N~U zk=HkpwiXlk21__jg*C)12QP6pp?| z&q;Utnz?AKDtRp23Io{Mj5k`xY4X?#rGBf=`+5#wTaCtJR(S7QVM93?oM?@mdOH=- z8v9-gzu#EF3p}^-^C{ZeHv|Zp;m0*{8+Y}O*fFd9#u(1PdKe#la%2acie58 zMaO-?;2ZI(H(>RZU%_SZj48rtVfby-vGeo@jSk(+_pPxhsUATwn@XxDqLN$#$|$F< zsY+Lit^|({jtuwJZ)G`KTs@nVmfSeXK98vk4h#$$KWeNyKI|?lzGSL5{@}pTrs9wE zjx-UUlS(^&TF~g+&6nGn7QMp%UOSr=tkZj{9K+#Lt!XrRTdF^kG)Wq_sZ28qPDbrj zxp(|9ZWXi9qO*j>yu&jwY|~hR{a9dM1>E5wKobqX28{46c{)JV%J7lJkz{(PPeJ-H z8XY%6q#Mpb4K!mzp9x>f;nt1#G0BpGpVVldgl?{NC7pv!7sgefXjdsKc`y$2<_UE= z4ikMqQa%xzS7USGcz7m3nasugC1?QSF;_+2b6|LnM}sHABKLXa@t)JDBRBi(yk>Sj zJ~lNQPpGqrsqh>mY@l!FAa?1C^Qs&;mtdUo`ZG#?@x8##R58U!+k^23WM7#_67x!++=AkowDSVT;exh)#2=Aw_CoR<7(vdJeT#7xk|c60M!Xhw9F zmURKv&-^|YoQVfRiOB4X3g7$Bht+uGUGPsVatyX0MbBbEPN}qG7ux{ximJ({qM((?*#< zv>;91CFyrpezq+-Nx zBQF{B9g@C-eAb}%NO}+Xh(Yg_^j`9yLBCznZzm@V`c6sTNsco;HuE;JL(=ac_X>I! z=m(j6nBu!6d>6Ty>G8*fyWztLo^$zcph|IXZ`_X`_1^>;`AN9^8teK+~926+#8 z(jf08s|NWR5;w^E$cRC{mfUKPuOoj0o10^OV*ZfJ{nrh$o1AAdwol}8Pcs=rklV@q zOvW;y`~xslvA2!<8IuoDeFyoxLH3Z3G8xQ3d@m_68L#2J?(O6hlYL+mx!UhVAUlvd zyjPMBNb)X8{z0Yjf;~e1A4&c{B>DFx`HPbLE0X;4lKeqQ{*RJemSk0uqmn!<$%iGm zOOpSNI}3iXyx)}M7bW?5K{n%Bhw31=+^6xqxPc4X4>JB@cxQqTYOFy9jKp!z2EWoe#YGnoZJ8-%!e<7W(8}#bpu8OV?>q`F=9AJGlD9dob~gEXM3zNA+Sgbpe!)4^Fsccruf#~QY@!nO=wxg z{opH<*ceKQwsqcZNr$`hS4g=lN{z)@8;7Ql$-6}0;Zi-BJd>U;Agi|^QKE0Un2CjE z%MvSV^9y)YlLa ziXP|Df%KXMU0XROk>12d~do2#X*YfSQSNf?Btw~21;Y_MaEhom`VYe1eQE} zDiKj>=II&DP$Usc=ayj78Mdn-==8G?MP$pyte-qS9}~kkgLeP0YQ=+~rqto#k%1$F z%Of(Qb{(+{4BK_Zvu51xe=GA{mr_Z%{$X1ISnH^+Cs)>>zf7(JA$1Zq@K?{Sm0=M{ znu3ZYQYx~~+L_%w! zGosg?(C-Q=V{eHU9q>}?*R)Yfuj5?4oLxR|1Il3$t@XS^7E-D7m0MKLVSn)6Xn+5F zbg*we+TZ6tb#Jt<&mV`7IE2I@1V4?1e^2`77C2w;bs{oW>}3&U9520}RQzreX@4~F5uU06AIy5}X_Ll(Gyk#Nt0%+rEX z{Tv2lS}fGcxB(8;(27CU3Yx=YR|&q ztm}No>#o;2KT0y4{{xv%T?e11yr~+aEO{2WW|3#M?b&uX-?xyRI85~&&m+3yS?{x+ zXFHzX{;U>P(;YtF9tmFcQI6Z4z%aYhc94?z~9Sk(-ff8ZNRL3 zfE5D=Pg2&^oErkH z^08T5q}WGVrP)dz-~EsdKVX^@%Kp$}?T@!Tf$W?MAdBr<^!;Y=uVR_;fX!F7_&{O3 zinwG#TU*5bt?zLyxs-Cu0y@9+-l5fSQ&sSmU;(9NZmJlm|JArZvB>ZZ`WEA-VF{nU z986g9QxmYo_*tS~{nkM}%BGlVyH=Wu3T-idimQjsnk(n0;r9d0Ws1!n-$GlriwwKu zY%zXX?BLso3%3|Q&*=1=4R!=tt2Q)D-Q*VIXN}!K8)~x^BFYw4S;goU<7b|26D9Zr zDMigbC9Ajh#}8}YftaDS~`=G4FCdvF}Wm{PWJ6nvO*+PY$ zxKeS{$qpz??RO~S+AYRU-4i;El>QL4#rO$p-eAd-zS~_ji>k84_{m5^w-`S)#>y?m z&oXBqt-%SScQ~f>rMBBPRz(FKF7rnNGo(FRj%f^yFRH#&v{}VEvc;w$ZJ(9o+||w9 zNlQ|9EQe*$w}0JY{M7h`D+Eb`M>tK;7USm`6R*HSdID)fw-`Sy**%0#V2kk+=n7#o z1^tPQb93UawqyAg<7d9OYJMAH`(NodYJ4nqh?Mt&(<^}6tO>AviN>u+FVNrXTa2IV zU1$BS+Z1xcCdLPb>%)v!a5HUhF@9>3uIw?bW?j@+bl+HOv?i^5(|9;H<)Sd<;oM^U z6h>^u_O`|N2@6TRlaf|U&=!3L*0(e8Y#rP?;t1ZS)yv~rH(J;EGCTy&s=5MRu zvnRUeb)9hIO7vQhw-`T9Z83hrmCG9)ydo7&2l^*$$v&#lQsgbhPyMw>&DYXfjGvKE zc$|OtUt!KPbYYSg#Xa40Zc#qLtTe<-s>gOrGGfR?CEw=nBpnuDi}BOY5EzZ=7UO5U zzN|(@LQK?&z`Lx1Rs>qADoLe_x z8xdw|o!c>64P7%fC!DOW#qwBNjGwUbR3qBlV*C_`CG_0TO6UNuyizhSi1NS&TVI8+ zvuOi-IOEh%ofn(l3pur~M}UlNF@B0$q1be36{l7BMz)gRz=)m{2UnA zV*I3^Ou_7)X_KpvOxA8?6|DArQ-2JHPqlJFG#b4vHJBug+f=5Rg)PQUsDUlUPf8)k zNCmeTKLg`ijGtSKpWzeme4%bJer^Ker-8o_b`&?tZb@#FWQi{l_#m&_MhNbmtQ`_R zBrt2B9`_g44v8NU*d35>vT}GOdAlUSdJEn7fNlovT z^ltJv!{eUQ$j@nv-==2``4QUaZv0x1Chw5+T~+z}tBMIAD{v8`?3Uy<@`nN*`8n?t zWaQ_(Mv#$@)2QD@t_p+*ZQy^SzJvUkLGO|D9`X&QkJ9pbCB2t?MbNu|H37Ld@IW2_ zV273P+sQ8pdSI6&Pcs?gxPY~wWRQ1}2MqFV@=k-?P4<9{``}}>A)n=6fl!g%)u9QXZEm-?sa#NZyD@+$gg8$b|AmvbCUcaNtXE@7bX1z zk~}KOcT4h3lDtQfU+0;FU(Da1OR~6yJ?ftq^k)2z$b-=di4vH#7NeCIg!g z)dSxm)!)kGdzgF>5^0_%5jJF2%RqFemXfOlAk&f<4pB{+x@yxHrt-N`c_~>=lAgs< zNo3`c(txc7i|OR5j95x*37OJHiIh=fY%RO86x7)v{r<$%v>J&A*9ZM!f6PDbKkgs% z$Nfjb)BY0^vFv~!xa-FIhEa&aKhr^fto7VibK(0X0<36u(eIy2KL~_uWxqdJT!k5- z3hAK4ccxL9@kxHwsO3avjK;4&mM&%snGoe71d_hV7?7${lD^=0NR5|^YpHTY%rBSE zCX4AfJO-D6AaI=^XfAzvZ6#R@WsCWbJCy;24nu3k+ zSMxb3RV`3AhE#%_0T7tK1O`BC8!2_DcX_0Dq(3e5{?)`9*!~=#tvUYs1|f$yoOgZh45vP@$cKg9z`?d~`cYBKo?Op}LI6T0y4<2wk zrsE_k2N$N5bOHzw#12g43}$b4~A5c&+$;SU>%(=msb zzi)wV0RimbxKDsA;*fuj>k!J*{V6#2!XFI%=-+ zApmjwKo0LR7vPucWZWf(xIswBiM{6m_mqQld!gV??ENC(E;z8~2Zx#2dq^ldn)x{3 zxNlMB=OsAjKEm)%fFfbS?{)@s+~47I0lQxR(W-9lzU# zfV1OwBgslR?D*Zf1swX9mqX?|^8xN3LC+6fr!wE!b&G@?5T5fn4u9JOzO#PlX&>Rn z;Fsf+{{CS`bw+<`@tqA043B6L7CPS_j!w8-+!ES6tlPz;p7~ESL7ngHS@Kbd?+oHZ zybFa%;B0$`d$c`54tq2EE{13;9Kxz4u|mH(T#ROf3IBV^(~-< zgPDUH?XH6h$Vb-Qob4-Qw957s5^RZW2l?&*pWOc`*Il|l?yC3$ORD)~ca=|k8&|1M zCN|tIujVC#cii9|^wL%8CG=6-eXa@O+nebe+kepo+-+EQyCd6uoteE?F1+&q4TJNI z?%fA2c7UFSzyH8Rw|2hqGK3@3-S*6$4fpQ-7ro3z`+elDJy8GN&_TG}b}wMN!1OBZ zf)spLNWs`HNRqb;+DrFWdHdZrc)fsmf9^-3h0k5fxB#`hz2So^ zxKMb}F5l0Ed^PjUF_`a4eP4k3zM$7PmbruF9mQ7H=oIn*{TA(OGz&wN=}^vx zTn1x&Xy3G#qUA88&-*9pZD^C&4{CKrX5~7=eBS0d9d3u;U;V(}{ow+@Mb5b`F2y&4 zOVR7z3_d>`OUdq&^te53-gfUcZ->|8 z^?J8A-X~z$_>qAVr+lBAk^YIT^xt&t?h8 zcop=f`#`(~{sjut)^0tne>?pUzALf1J~yjA?c31i_;wV^ zi3hAmDdcnMT=`xftn%=om|aO1eM3FH!@jiwEL=+a27HGXacz-rpttufUm~Ahxz|V6 z?c~n*-aWW9Fq9hk5yArkfdZ_k$tG8T&OVn{lS@l#F%3&{N@_W;uH}}}%h_BSx$Z%E zI-N@wAq90cSt#I&kka|p#rz6vIulsRCP7>)6yPhS(y`&;!F~u#71oZyw!7u@xxn;b z&oYoC1(qQQ7BH<3s_~c#tC=7uzgC8?@s5qnN224(bYe`Mk4My#)9ToaIySBL_bX6P z`uzs(abx-wjJOK|UwfoXhvuDpV62>lg53Pwwzss{ip-b;@O9*$9k07 zjaY@{Q_I=YJsJEKO8g#5JXcbyr7XBg_-37k@GWjk_h(uvW^q-UAy#@F+p9^Cf(!cA z%=gna!1di>If>|4G+Yy)EUuWFRs<^uQfQZwwV-{G!3FH41fQ7Yjan_G>DIT#f}5i4 zr~t&|*^ZKqv&-<#Gr~Hy+U1jaKxhi%k=X{L0T-PE*PEt@Q5F4@)rQljZMM2EZ(CLWOb5 zExl+fMitz4p@p?3SUy{-!50p+KJKNg)m)mSVg7PGi(r;6tbx?VY5Ov5x>IvGf{1*Xej%+%$rpL@88Jgwh*mB-FO*7bpM|ed?V(Y`|a%x$1a_!n=0yp6u%Svw! z%r3JUHlo>5?e4CIjfA82=){OpO2Li;&6g@$7>3Os;00)74N%fZ&V&QSJudC8>W&~O>Hkf@zJq8ukr!E4rrSMtT=*`!6k z%#;fL+Pn>@f+?#>i@D@#Xdz?aaSpW`F5x`__V+dS8B;1*SP=m4*e$AGN98QCEC6U1 zSu;KUhTT3_9EFeA4w3S9-+F(;vse>g`&h!Q=wtNY++;WbQ)|=q`K!kB89#_xMN^_@ zTJMm|t?O!-(@7Qrws$sjY~vB_ZZsBYu|CUoAW?~mt`4lGOPPS>be9EKyGu6~)mgC& zdE@s@hvm{U9moK)C$&W1%Ll5cm#UkAVjEe31vj~Mi>D?%W(^y48KBDRl{8H_ z-D@>zlPCeY6k#Qww-{C1rdNq9cz_xVY>vemBRQv;b=D$HyoGPqExLW%v}ruJBUp?~ zYQ?pAhOv*TYa3`8l`3t<>$W2XJ$s6ouUX$V9L=8uKIukEV6>o&<@042ASMe9RiULZ zWfIrlSuK{Sr;N%(F?kx7ve~=|s>@y^HWgCG(4IP99eyGl}rrL@*R?!lMQ|N+g$B zS!=4xoNKC7@pNjfXgMd~$T8f6qIC*QxJI`GH{oC_>?ES`rp(Yaq-qqV9b05Z35BMu zXXYHbyOJwzjy^NZwyLbkOgeiyvzRZcsbnhC%erGPOz^c0y%lXRs4W`TIT2<8LOsQpUa5=ZGX5cf2R^@FapIlNGlPk%b)mwx5 zUAHOx^{px}W=>g#8!P<>z8J6HObiUf)`|_-)^_z@4#_Po1%R@Z@TRue!3xautrR zDOd5!%vDwU-mO;TG`y<|n0*>onW0}Vl`WUm<}{`4>>@@_o;J22ct2ps8OX3`p5oNx zB2Es{&mj#M{>sb{SoLNB1NaLl?K{9KyiskGRO3WcwKW-TT!~&Qtz!9{ao)lt0l*j+ z@mXL@ACIlDa|z>`IU5{2s^TY@4vI1a)ODxo&4v=sufa#dj?HWEy4|eh%`7snLFAxU zrw7&PBaZT7l5Ml=y!v&h!FsitXUFVqX-%{gxv&4+WPQn*7~nzDcjnF8)fQ2<%8s!` zRDA+c+jX_GLqD9i%dhZdy+fE&nnuC0Lt05O#z`kkj#32Ed1A?nhA0~O^2u=?v9WyW zvEjamU*p&1M+FM18!){;I4l56_~)csQe82DG_r)_RFet+ChRD2`P=3CjN#{}#vxz> z@p*R;df?>Xz~F%KHd50beT`nXYa6Rd9t(HGP(#x9W;Jsv$5ukq@kqSB=BV3%-8CAI zS=pDP6*iQU!HL$`skc)Ry-_KX0!#6L*9dk>ksg_x*N}s~OIlK5A*Z&{QxoLkW)LPa>V$FMdcN6{Yt=PCckcfQ-Q&O^!zcay;d90e13OTq~EQ zPor(TT(N=kW7#rvp7m#2kE$f1Cz^?#Dmw1AO)?Jsf9?!?BVP3etiJLqxGWyrxV$Va zq_8o=Z=;T#r$=aX=w`lejZGHy2#VQMQaursWLR&WO{AuAVyaQj-ZoO5@ zZB2`=MW}k~R|D(xo?5Z4#c=pkYZ{H-mTLRbI&M>$rm5o-asxSV{4idXcNVkJqKna4 z-r?CAc55ubt|qWI1Mct;pos=xA4d3=JRP8FW%$VANHRUtr<~0$XKCuVA0pjw4$9w* z4SgnjEr&Ze;>RRQ3Vu?feGhxF`fK(XQXzU~Xp?EZSB22@oF4%E~ip|0d>AYrkK0Y=z z8&9aSiK*}$BqKl~GaSS$iSw!)IF|@%iRsTM`Nj9bmWLHnP^w5U3dMV1CNw2xOrIBp zLeNKY@CB~s8E47SIjM?RHEYSU0EHH<;~c?sFfpY~6mVnF$nmhsw-1DFn1|zJ0zaQW z5sA;vsq-`O`55{r3>TR0ci0n1^mIHH5ff!@i^dX>(DCq`h>V?_mi%b4*C!;zs}L94 z&CP?M8PQq%jfW2FXMUdx&cuVEL}YeGg-r(L!)iS8F8C)FIo1zG!LwM9Q!pJ~NdlfA zfpK^`9FGSl!*MZ{iQsf3`T%|!G=Q-UjX}iCg`?qMJPZ(4SFA3zX=)*`f`EL`IWKOM zHH!(Y7%Zjvc(wl$b2F1-+O#II>4R-{4OChWRC*=f@n|@#T`TlTpwl} zov7pCXz&5ZQ|Ng7n2?8wXfV#M75%!xZEtmd^IENh=r!;z=syChYb)jK;(6GzHkE;` zN+4trrZ|>W+^#kU4@Fu0$^y5x)pjC<4Q+An0yP86tm#&o&T#cW?bs>lcTs)CKf5IT zZmO^NXSby9mh|0{evg#?9!bAf((je@*HC?>iCiP;_fdVN{`X1xYbE`)lKwiX$Gye1 z<2p%yy_Ej-l77Erf4`)^LDJtK>2H+MzfscPMD-Q_-z4b|P`!_5pB#|%H%t1PCH*Z@ z`nO2>TdBU%er}cYKB}+q)A%I)K}mm5(jTJwO8yT?`r9P^ZIa$k^_BMPm-M$&J#yA) z$L*5-4ys39A?>(B(%(t-$ho5(cS`!hlK!xyzl-WC?ei{4e>c@v{C78bywcbq$$4_E zAh(m(-q_A$2-zn)k$=`Z-VbGsDB>fKZ=LUV3r0*hMGw63p`kmz04EkM? zeiwPhpx-U&caujA`ff?zO>zeP9!bB4oHFS5O8UKI!l1uK(qBXR4f=hOejmBnpubkq zUrTlv^w&xH>&Vs0#RvYsUeaGr{$GQBzog$!zG=|kAn9))UpDA(l=L@}PZ{(#N&1_} zPaE_HB>e&Mh(Uj|q`#Rg8uYhF`di4fL4T{Hzm>e*p!Z37AGzJ2KPc%BlHCUVAxVFT zye{x(w~^Z<{cYrBgWfOc{p9Ng{q2(ecJgV1{tiih2l*L;{!U4MCwao4KP>4FlafJy zm!!XoEE)87OZvOXaY64QJ*3|tD`dYx?j`?%9XC5%q>ucyLGCACGspwv1%o_De$pTh zk%tWOFj+LnN63^xK1zBF@(9^yknbh0S8fq-w|P5x*&x4z{H{ShMm}kf{{#7$L4GGW zXOKt9j~e7488^sd)6d4>Q1vVOS8EcsJ|93#JBknblyZ;bPV#rqU!#3|rrGP>LH>ftqg3u9UuQCoIrqAEk{6h)?V&Jadf1Sy{%H$WA{9l>;DJHKm`O{2JG5Ir0KFj3KGC9rU&oTLbGWqjNKF{PY zFnN{9Uu5zbCjW0tKF#FcU~-np|2va^iOFAL^8a8mR6g~`FEjZ!nfwb(zR2XCX7VK_ ze}u_jX7bN7`L~$-Uzq$ACjVz9|2C8V6O(_3$sc9%?=tzPnEZQ8{#hn}mC65+$-mF! zA7}E{nEYWT{{fSqWb)UU`~fEaA(KDE%@EAOr;;nnR=V;08nD(_X~$rq(O_|QOg%Xl)0Uf?DEiDb z^YDd{xn^$M!dNUcH*2S|NGY0J%cU}goP}X4v~(QaT;z+@;lY&^O$9y|97^MWZY-HQ z(_ahFrvrdJjMf_NJq&x1kRIS9Q-OGkO}`ReU-LQOBRivu@pL%~BxJeNc|9mrOfRR) zsmvH%cMw`#(lt;6QgjHR-ipK9HTn$(b2U#5^ieT6kSEh+sK!3gs1_uJV8uy6P-9XE zO;FwCJ4hkvGn{#e)_yf@n4 zKOY_Jn~(PQ`A^*&?d$W$AtVkVaR|ZvH{jos{`q(~eqz}FzIftz==iuM9szMG>Yt6r zU=s*`cr19-KNr6Ls2|@?9`%QVW0CcK63s69{c}jKRVw@alxA;{XdTbVWVSq!FGgXr z!C6>(NjKjistTlUs;c&ls8yV7YD!J^C;NtamxckM&dr^w3m!fZpQ4SbtAM{)Lpx@F5{gyuHv-Clqr4RZnePHQ=A-!jpZkeWc+{ze=-#OX1N*_N-;lkKS z($H~JCCuhtUKvesINYA`-Yng$AXFGd30SFQfUAtD1X!&R0@YWisomSF!wvUjNRy4b zgao&S81X3_XGwzz^C5;fM&&-_V^BW2l*0{UQ!}MLF6Byn#9|yY>A^UVdFzZxa6O0B zkc5}0GTeIWUo_kVF>s3bmtc6BTv>uK zE}Rp8nFODL2hwCZxtJxcqj1_D5(tmUHeDheJ3Z6e-JKnKT>ISDyY{M3!EwI=o#2T%8cRF12F z+s8rh%W*jg*9CKt<0iNtk#I4xK)_ti1nC!VOyBI;H%b0-RYnJ}B8M01o?9 zet<|1>`O$yd=eB>Oou-l7n5*TKrxB{c5vKLkVSig+stu4km|P#IJ0*8iiEoWIJ5e= zlcme^^E}|nTo80J?f`V?PH@jS#I?g6)rq}x4sqXeh+FVFOZO#*xT)>V?0v~0t`}ZV zIq}Oc0`7u?dh^4O#R={g9pe1Z_#D{-++z;%cNoTLPV7DJ5O)|}tU9s>I46ESu-h5# z8NfM7w;OIoPH@iv&Po2-_c*inm_uAUyhwhCR1WN;@R0k13xK;oHQGN`IC71%a+Dq7 zUU7(f&pv1AUUrBZzt)+(FFM5CbDcAL&pE{HyWW|-rySz`*&(g~H&rL?^sg;&-(vSI z-jq(=P`Q_4SUXevv4ndM;2t{3V`=wNlztCzaO>BPZxsmXg=^_!5b|g6hxR}u{~d79 zCF_UxVJ#d@!mWhj;1)n0mvH+99O}^?{^GhD(cWPJhv6J|zl1v~;Gj#_ac`G!Q-H&C zFn{<|%I)1M;bH;~$5|ZLF5ylIxSIvsci~(t$AW;nRlvckX9F%H;0_A7FG#q8fIB4M zeon%j6L7Z)xF;ms1;Al_qF-(oa2W~rjDWjCz(pn8a{>~EF7=L8&`wE`?&_i{O25ODX}*t;a) z-fn}tEa33@$0~m>3%Fx8xD5gKA8c^s(MtP!rwy)Kz>V7Ad;%_LgXY-^0T;5t z#RS~A4Q@feg>7&J0XJcTyCC2uZE(*BxG5Xla{?}6gL^^1-DiWlB;bzQ;4TX|?2|3q zpMaaT!EFe*85X4X#(f&Dr2a1zg+)7ZY#^0SCh*_|Bnn zECB8wg#Z^*!Q+7ecj75RehLR9?BF>3h3Ewy{K{novCG<-t8a{*x%(#BSzBL}owfJf&(5~>onU7jeeY&xp1uWk z=Iu+fv+aFn*jZ=a{)^o&x(+_&e&YxK^2Up=bdQpQvsW%GfOOGy&^v*l5Jt}-tXl}9=Md%-!st1KjS6A(9KtRLVe}lryvAG?v>Z+uLJ18e zB=8+rt$xULySmZV@r|qG(ze&#-|u?0t?Luvfp2&+v#*YIb-dnn<(EUAh27^bUnLhj zuXp`m@>Q<~WtX!5qFdSbjVCj|9C~tL7W7_S|K!4C=FV5!+CmGV%ty}u)ab=ezdaOM z_)6v%LSI?ElfWALh#Cke)6&3N`5&>e)`MFFJ~`h$uq7O3X>#z z;nRgl_XP3n&32CMzv%K6CP($KIXx`+XkpR?f3yGi#)GZ}a?tf)@WF>4{PKf^$+7JH zqrqfh6935E`!2d3MeG8!$T#3-BE; zc6xVsy1ctQ7u=qQ-JVC>o=4rD$K0OB-JU1ho+sVjr`+BTxV;~Adq3p%KJE5?*zNrZ zxA!CN>iNHa4{5@*B9Y7K-UQ!fART@rpbH9K^S;O2KjC^`=QZTF|0uj;lKzGo{+(cU zCeYjhBqX+#+U42+<6k852st@80(yPTWj+jg7!^lVan+NbH+l9sAV)xEp9KJXBvi3hN}74kV)t$(i%H)26Cy8>JN4fXU6`_>AuFedFA@Eu;n zwc5Uc-rl=>iF|(LULRctojc=u_u$gNP-^5y2oDGZ3dv%blEC0TEXk!M6}~J0_FJ`_ zSJ!e&>E&!L4MZWRJdOOPkb=6JEEI5`LHL4Tk@8Ola6=arcdvpCTS~`Zm=62)1b}Gh zn7#m~XBn7>1IrKu3&Ph2VQU~2R)<3nuwlZ+k;mw^IEu-hM7Z1Xo3zXb_n_>7%>e`O z6$Fx899zx(Tatvu(j@iZWmHQ1Ul%*F5oDp_Jy;A^K*UY$q)P!fabiO3)217nnn}AO*jU zSTk-y$v2@hzwWRwM z8k}NUXj?`g2eGYL106;N!oDKxBx^@K)rcjfbhgn-p-gLrY=JQ)lghT-pt6Ky!pQ#6 zdedebR@c#}&7A=EpVsCS44Ur5-F!}4+c2>OFqbSF8JAj<(@k)~*-`*5EeE#{i+%we zXuJxT#m&oWYcE=!U8p+ToVAN!W$GIp2Z- zeoK?cVCufO45n%@Pt|Q484}cd2_Ei}1^9$GEA6mfWe@lEwf77nl$EpDLVym8tM=74 zH7P})V%^DTMqr=N#$zhUV#pO{wt=^KG8MhD2y<;_HxL1`oV4gejTj}ANzT+X26K?*mGrX3ph2+6fk4M& z8w2()O5>$#Wl`5F!21M~#_41rwUUJsi>zAWn~rZc$))!|8q);JVxXAJEm;nZ?c-<@ z^;%I|ZAams5ZCk}4tS-)*tgt@`?aX~q{Yp$s`P+_*|2lx;oXSCY+;N>QmLyVF%dQm zX*=GM%Y($&7K2Pvs8*7?V>v8~&UhYx=E$Z~YkJu%lA&2{jxFb{(=>xkc!XDUB(^@R zE~l1(L(JmAR;WUoOdu8ISXQEP({Dr0ZA7yYQ(*%(5{}wqjlxhPN+|`jpv{*mTNp-4 zik!u4nnU;GN=xT+tLfEfWUR3U%`WcT`s!4A1vay)X=N>!EnD2*g*;P~)4oyzJ2Z@h zMzu4ED96cDFz!HTVR$89OrA|z^vg`C;4hsaHP2iXOj%7@%q3St3mFTKbEw^L3GWeQ ziNaRDf|ydt!g2uMi?XPG9VIc!R-4JCXct*CJ^NcQPmiPU5!>9YRY;kZwknG?0c`kf zpPoKO*I49$t)^Z)pYdZvH|Ejx4ylG3=5&&UfbE@4H)X&YgnAOOy|^sWax##pM8&EN ztfotufaP?T1z5XFHx||I{%Mt5edW@v1Tx8$04*hbQy(an^A?W*dK5)JGmEUiY8&Xt zYgMDYjk*lfn6=eYQc6%%+B*jHuv*zPi4vge4p#Dci&3?1+bq3GWWkHnU|@4B))>h- z&8)K)Y2qz>yI!+FS;d1pg2l+hHsAKoF!oV(Z38W%Ql-s!-C?I@<}=m@3`g@PV?m3F z1igS}&6B0AFbfLq6AJ^xWTBxdG-gLIrcC1EyR60Sw5}XZ6qBcMA)C#cpt|fuVpAb? zJe`6CbB(kBsmRm8P%Es!{ig+HW`Nz#Y@Vtv|ID1Q7-ZCCC6R%h&n%|R92pve^(yJ& z94xoA8ZJ6AgR3C(Io!m%oKMlkpA9<*)`m9IVlX;?iPJWJ;F?H(bS-m-TG1jO&Gp7B91$dDm*? zp|jXAi`Nd0V$YmBu11g#bprOCZo;DmJ4z&%T3KtV%baVfRIpR$TG4V&z>#CP2}SD^ znsAM732wr{R@g~I<4u_H-0&re9Um{N zGLz1p&MfAOY6`cIZfRIq<&7`@pliwPJCov~VHT)#6HS76cDisgJ|{RY$JbFC`s za;DU>Hn^NyS2M|`hDL_wvXW0Osf)>#WX|fXLH({pS6R(+hngGluvG0gl)Qy%ZK(<8!*a^urf&l9x>b7y zZ6YIJV*73ykUGu@!bM zQPU5Yt^zoCRLw1CjZ@?{X6wy{60iQI(9XODuiMR9QOqLqDw#{n#?|RTb^3^dS{pLU zw%K)F&py{&%1-r11ARu1_z9{k(%~+Ug|4FV^zsx;dU5mNc!HaW=`eUN@zMB zi8q#SWbkP`rowIo=Zq6%&PxEPS8OOJgA=XD3pTBm*ny>Z*#f+KNlK4Qjh0WahwCzn z$znELXRFui-sm|~%h+MH+7Fd{S3O=h_ex@RHX51=MrJ5GW{vw{^({d6f!S*4nz?|l zy{li9IF6-^h2zH8PxVDrPR8oIQh9!9%8K^+huTWA-vPo1W5k29w-IzsB6&-imX3t)h9-+~poB6&qHd)joC}vYh^+Z&XYp`XE(|WE- zSBtI$j}MLv_tkG@Ia^#ko0KNI9A%%!R0anI28|yz)*T;qaJG5Y7Vq4Z@(bw?4jgSN z{z&gg6Y&$;vT^563uocY`jU3*t=c5P)OA{fs<(bMuuku(73+09eVaz3x24*?w2s?U zrfKTVM(tHOaQrZC6|>QzvxLRG!?QJP)mVaEO<->Z+~FZW6Ai#7jPNaaIzZLR@R7xl zWO}GiIh$S1(&z!02&P*mLJc%yL!Sv>%i;Eo_%X?nf}hlApM-9%btRpHO&7*hn8;S~ zR}IGF;kkr59fyfN5GP{uDzegsXA;Mt!y6Yj*`NWcIz1K!AQi^LCnBM+8tD(kqrnql z8di0|jx$sYX3uBmHM8^av8ma3LY+-ah36m{0TP+vAZAINSLMLDL`X|ae@4kKz87{p zteApQMS@W%-UBnCDKTUEyeJfcK9Ykka6W9DB}em(O;kcN}L~uG1eE_Chrw1^$p)rWKxo|WbjE4cj z>WbB+Hcc%ARuGU6I_JfWvSu-%6@#TTAFuXbVs2(qOqxag+~gTth)}uc zSV3SVUvzeoRUvmfy%4Bv-cHo`zLi8GV z7xW*2)wPv!cJVyySDVVfRwWR!2$LtvD(+RAgNLFler19C+G-n-!fv*uGQ3*Mz%uJJ zg~I>@zVu9$wXJsz|9*CxD7uJIc1v=bB)3cQHc9S~WRE0!C3(9fcS`aON$!&5oszsu zl6OmTwyvLy5F6p^7RC{o%!JccHpQ%zJc@`LH3b{4Dvy;Xpj$)evmN;o9SL?&+xw>yU9xsj(WVF_PX0h8h|JxkHubSzn_8n zLm7D>_PV!`=a_tm${plGOh$gey>1U#XR>C`OMaBe$YrqCy`3O;btSz{q8Ri$$Sq9P z^4mpr8|0nj{{w$we7v&vx_1%IL5_Q|?{)7cf64S({BH6`OvXLw_qw6};g=tKLH9ft z;P(*2R)Su8V;zLf_h`Jdx4`eyO#V3hqWm0_Kgs0JGWimdfhL2-M?WL}+f06i$s0`m zXC}8p;V`{!_(lAFCi|Iu50md@@)(n2OwNEEH&n(7{_Z1$$~Q3?ctNRrfXTqGNo62q zqxgeN2J$s3-^OGhS)($L-%!b1nlYtD7%0N;^(+4s-Do-&PHeIJOkd9G3km*qw$i=99J2;^Sh6+8>gsmS}$E9 zJ#Z^8Cl}#2!_VLmt7j>_xOQ5l8z7J#2*~zK#$a4Ho{qqF2>?F7N+aP8S@6Xi>49zY zRoEP!4H5{0pM>uy(y(QQLFPgtfBN(aYD+vMUM{Ys$}|OLAf7IZfVp%@4oEJ|(tYyB zljWq4(i{v{Dhi$ehSELjP0)Hc2gkCxC@k61*2M^c!3krK=8!nQP zyl+@LCu8_P8`M4T_a~;N)kr+JKIjkoWBzgfasQYjCH6yosD zbkH9Q`-AsJ`}^mkgMIVS{yzVyd!v1Q{y2ohAtVkV_^A~9d(uB2564do``;H&91k5I z*Tf?rPDTB*@fdus;}4GokNW4r_aF7+qvTP4I5-wr?x$qxI(#BNRUf`@ z81VRbce+?m#pdfD9JJK*S!o82T55(YHT_na{t-)!Wv=@NEaUWAY5I;>YAk)wXXyh= z7Yy->;or~Y{noj5@e$SP(lvI{Z=E~~{f(ik=`rmz{p-E76XhLek3O$wI@v4EjPrLO zxDrEH3t|37AGbP{d##=n@h?FSo?HROm?ZI+NiYvL&15>cm?bVsItyRdLO&mv9t7eR zvQ3vr$4<}mc6VpT9@jqi^{)M{8(cTJ4!91v{4V!SFyVs1?cOx&_B71iCTe^1#VnmwN~NVBB3WpmBKQ0E%cFbK)@we>nc* z2S3NLv54cGx-#yRgnI`7xNXF8dl+A|2g4pZZbl3qFr1`ERI>MRka0ZC4{mQn!W{+! zhd2m+xjh^U!vA`n?gIt7kslnlTf!}YLM#Wz{Qx40_TCE$9Ix|(;lGEVaM z3g8}cU~dT;sS|tOa)^sU*W$$9C5N~{Xe>_bJ?{{A0Lb5+*n7qyt{obm6MN?@a3_Vf zh}HEyz=_u-KSz#aygvA`0l0G*nH^j=0W!a)P?cFEWCPj)a+Py_=WaM3gg+>vew@k> z@&ZWs7>8-%A6}=o!JmlpW;H%$#NqXBh1)OSa3;_ScUZvfv%wt|aM#-4rUV>3f?KA0 zO2A!jgUbjwc!amKcTT_|r?XXgpAv9*AF;xHT)@GUf+g;G0S8kJmbfnpxSMToUlnk- z*xz*T8|pja zI_%AKT^!vY3qJVsE)*u8J?b89zmMFtC$sOOH+1k-@EC*=(rXbOvk33D2p_ZvPgsQS zvj{(G5q`=de7{Bbs73gKMYzu*eB2^@$s*hj;cb!5%%P2|?y*-d5%fKQFjs`0kf$ai@Vptco2kh$$ zJMJR~_bj+Ghpu!VI<)cpoO_||X3u>$(vS;>+zZ>LT=Y-NlNaK4_Y!{>{Gy$9%=eX1 zcjrQ9hNt-~gb&=;``JC2f#Z8Ny4rVKo_#gd)qaon;w5AgzuXh?-s8L6bJ z-M6*9x@XVb#~*kPaEV{K=XKX>!G%A8GmpRh)lb}W4KRWqe7)Nl!+xK1k(hskE|1*|x@U_=m3%~m}PGh+rti<}&zrk`7{}s}Xzjz!9Zg<_)e$gA*o@u}AzN_n^ zC*px~vT-YM-PZOx+3=15+xVgG3C(W>h==vocApEm$TOUa9R28?f+^6AE`oK4>1b_X z!_EDPVeSYy)LHP-I(LK2+XmLT=RR_{8?Ig7#wECRFU7hSQ1XUGUwxQfv9zA>IzFdg z$JEYFu(OTY?JT$sw_R>O+;wrAuP}+JV16rof|vLNAKmwRJMQ}nXdmwH zx`N(NJH%^a@i5jKZ#<@@cbcci%lZx|>+F@$2Okb?|ArUx?YlBsI&|gg-rF_`p&LV; z3wRw|`u+|gmIZx<{u#aH(8jH-Hqk%ZAS}P}MjOPRYx^$o@i?@e^nUn4%(rnNhSw`z zPg0uKhd}UKYQ;3-qvy5i4H(Ygs4B3DB1dJnUY~!vISm( z1SwLn8i61rA_7U607cnx_7Vg^0TBtn07yw)CzfqFb<#9(+O(UdY3iiuu3x`&pPP01 zym`rs(kA_~{nA!R^Y&%;+udgS($;aiU8ivyy=)r4GjnGyW(IdIF8g;ckawN_I}`-_q~qi=5}$ehhOmS8gX{5gOB-RHR5blKJj}6y9VF}e9X_i5kBVe zd)GYtS=XiY@zq_c{|F+>Gyh?3!z8C;Bqn&%@uF zscc)7XTEHE-*owWBihXy5vP@p`{u_Q`#$N7iE};rB)rBx4}Vte)8ks7@~kzczTWxl za&@_XTH>s~-Zs|X<25yQ-GH01o$tQpe#({ahA#gr!OhA#g>_xs|2E%V?}aqX!=F_> z?pmjMY(IxspSEKk=lay+UR&L+Pn`AFJBuRfuz+qP~SdGF`nf!lTHjjBWIGk)UrLG@Vn&n3=( zE@RpHlqc>V)OBcmbZbAqU7vj7_cDBe^NB(}2gfr`^y2fOm;_JM#onR5{^8!$0_<>2 z_YU?RS-|HKdI$UakM<_=`Q;P6WY2%@V(;4ni-SX{(RU#Bz~?I@i)CV)8Xpf$E-vbD zGz6S->E*n>np;dSWpn98~cStwxhCvaqBfw;x-;d7=sK2#6qNJ}S& zhXZh&*q17-o-{Yp!q!@Nv;>df@WWaFPAuzi5&|B9lOC{VbCR6a)hv!mV{HlQU)`|7-A81mZVB9$53uPxSa z#pV>}Jh_Hk&3QuT35eP$k&a4$NdVcXsHIvggJHjm4aSIrYS7ISE>K&<4$iPe z+187;GNM;UrLtB63_q<+DG0Q*4%mE3TU#-44WKGn60N|uCZ+43gi9qKG%f4Vi64kG zo0cuM0xEI+(%RZa%aRL4hixsku;Ox(FO?MT2^;FPM8VES%DRgXbOI@FO-X`f$mVnl z0@$QXGEiN2;}S&Gu!di^aBQ_z&zIoME?Ka1gUgCOIv0uAYX&2<^qDW2G9yldaHZGuVoZnKEi*$liey<7!~U@`}zV>pH-=8ZpCC zyOw~9o7>hWSsRa{`p(*0y+A*9C+V$c!uvHjJghjL5cDZGf0~$^n3yq4tlnE>S?HO?45^JcSECS0n+T8k`|H-x>{xVK^vdBRlO&WDiz!BJ!y-P;r*(P^=Q;Yt zw8Al8g>UN{3@?cqMg^^-sqnQ0SZlKyKsd-!QqhNs7%h}ZPSq3!OOWN|^paxIz)564 zaN=MaqL^GsUX!13%MGs5H>7*~UoP`@jQkD3o!`rQsm_3kT{gx)tS4`#>m6K!p zFvcpqk=0hq(U={OnmWW2UMVy7HMgREBWOOU7%Z!D4@g)IyL<&cj5tgd4$(*~brmFz z#0X&jt|aFNJL^+SGA*G-PU;TjFfXPTMjup1TVJGH;;aG*)pC7gIj^0T32Z_mte_(? z@XooET2i}RucakgV?aUJJX_8BY?Be}1ShI=Fz!4Z2}kv@MnZ@Xt&{>+Ma}0bTNuV> za&wB+G>2Ksl@_n$R?;ic$XHWq&aJIXq?f@GQcWqVVBt?OzH@0ND5rg;0d^=D8(FWN zNQ`nEJpp5LhYG>V;Dhv1QqeC{riOpX3aNGCs$d#8S#=66WE2`_QthToc#J4ZZnezG zAZ2P<*b4xLs}#j=q9iX@)nalf(nZ#c&wdDI@i7!0d#rU;g@ol1dt^<3?Q02(&zz$h zo-M$FwtcMCc(&q4jc;2AH#?*nY*^Dt7JRlNn<+}b3Pe4T*fuUjTuvqum7rMFzLj(- z<5MnoDZs`k-B?h&@lzFDefct__`t!jkK~eksrO-rx3!AEHn0X;ZJ;A>PDWh+gf{KL%GlNzoPUF_7 z1Z^yzFT(^eDLHF3huj8*X=m`xyR2f6tV`%=@ZgTOu_en{$^TnpiHyW1LSRBV1>5Bs zsR3dMXp_NEE2O~q(*iM5;BmxiovJQy_Tx! zq9ZYQ4`e>4$1MFL*H?i;$`4u&Q-VKeFV# zJ<>m*`-k*E6ZH;@N|(VYFMQi*QVh&Y$-dx*+W=0>TDDlm`-O^%k6F&NtJ-bG_cA?gA6BVRRrLz|@3;Cj+N~SW+ z4CjK>_(X7EXc%j=Rq0H?ROq5=pK<-lTv&!3omK8&>un5N>7>h|zxO6YEoDkAtAk6q zH9eDTYHB1D>~cQ2s4pa!lR4E_gZj&2Wii*X{9;+!Qgh>=kYQ6Gk!rX3x3P>9v7Bt! zl~8PE5U-hd5&^6x(L+Qn>PD>8L}MzfwyF=XjHG1rk*%*me4(&NwDqW}mJ#8+zAk#h z+h7#i1X@(1P36H&bCb(BKOS1w2K8?026D5UhI34$lW$c~qcPRtDqZabXVl%I@#xbg9(nKX_3*dCPiNb{Kl*3IA0`RHScn57FAs}Na zoM>8rdVg!BF4}%)fuXhp-nEo3o{X)rT~~@ESK-*6avh(_T+xm5ZnXlZ;ai>0>S$bL zI<{6St5+cmrtRt?4xYRq)*<*lAfyavID|oPdU63T4wA!=0)~Au6CPH5S-=n22PioF z1zvuu@FH8Jba5f7TABpb$EyJjUR85T zS#gQnMr^&w(BkAwoC8f6sWISnt63eGmEa8c)dmmH`s8s(X|YJQRXeZ#94bh!X0zm2 zeJ!ntmI51|rn&drMg%aKv+;;NH>r0^`n0320sR<5y0vQ=`#8UaqJ#f9kFIj@}@ z>T6w{Z_WjmUA8!wR*y^r3~f?cy^!)&C0?7GvsH#=0Lyh^Co!>rjiu8J4dY_fPVc&+ zw;UfFN`M9boHQiW6;fMRE#Y};IiDh?9voE}TD(wLpadfYq8u$QpIxpmQTX_&I0bAV zJnIfZ56%S!1B2o)Qd1twSY6G-`a@^UxL5_iwlKiuy*SX;9a;-b#v}2@(v98lH6F6! zz^@fDw7KBv*2t;1Q!&d!>6EY~>9TZkxPFpxhqaE<uq9sIvSb?My7~2*c#(u z^$=i|meu#dnyG-(-mBpASbR-)97-Dt$HmW2^##@DVs*AumR=IGW*q;}8|$n@QJK87 z*Rsx>;P8!162w$ARfdL6=zc&w4;EOSXFoOYoAmOQ|7dRf{KW25Ct+<1K~TW%=XW>75= zJ?FIESi}r%+;O*U6?{3Hy9j5*tGElE2}Y{amR*>TyK0UDjUS=+6# zNun7*vsy~3C!m&G1(PvO%eg9EBe)hk8yFq-*Dqx$TU@!6l+KVlNaa~En#AsGDWEC^j$g)AAsfv)jhIh6yc2_+#u8XH0ox4Nyn>HJ z>H`amaF#snBW!K>_`+y1J>=IeWtXxfxDOVBiM>Q9fo5cwE8(j-Y`YO3CRx<*ks9Mj z==w_6(m61?Fs{QwwvK=GU_2h4N$8XDGlV=Ho7J&v`S4WYBy@P=yqOI0K-VY7!Vr!S z3Ofe9Z#ILI| z;7lT9L}tFDVJ4 zj>jT=q*QIuSRxWS8=m2jvAIb}j}}%wE9xSf?Pg{{&=jvM_QiwCw85SUPQ`yvhPQt=2)-2A*c_Ys>mGA}`nbs%6@p$k|IL^m%Iyf1LJ_t*$lY=<4 zP#JjKOgI`2#$i7oQ!gz`W0{(JSV2HK$eI@uN~^_bqx#U8X5-cROUz82;o~MHiK{-z z9%%!W+5?4NNq0ON4#!APf+Agpo`^uk6TwMf3=NC~h6acHfj(?s)Jzzt4mUVx8CVhe zL=avc#x35#xd4?$M>7ID`J&TjXc02ClZHTKvwEVBhoiv@C`evnCd198pL(qTtR#unG*@Y`$tTvSaQzh_Z0bVYabZn?L2QNige98h_yfy5Q zf+^cl89ps$V4HQCz+nOcCp}YT!|pEs@9%EqDHjrHw?ubHbSL_^5WeCYuT$c0Abf1= z+_*MK{EZTSqr~r$_+1j;Bk?^Ff0M-DB=Nf?ez(NmEb%u>{4ElHi^Sh5@wZC+Z4!T* z#J@%2-y-q1OZ@E;e}}~1A@O@8evic8De-qo{9S~PZAcr}E{T6D;WK;B2;D02ZzKGQ zUHsc5{%$G!Zi&A~;_s38dkG)=jWMph5`Q1zSJJ;v;_oN?01J-xOZ)?bU#Z^*B>wG$ zf5QxayTm_8_{U8CL5Y6{;aAdkhs5tCeC#94xOyf2A;PcZ|B%E#EQLQT@$V%3O8MO> z@x6rK%c4hKiGLU2SM+n2#J`*HEB+AgmiYG&ex-l8N8%qL{7U+cNc^LOU&;SbiGMHQ zSM+iGK?M3;pKRfwoKh?IQEb$McKM?qLO8h&~^8(*1@xAC10{Vjfqn>e2=v?0cPmpW zD9?w{p9=Il&}RkuU!ac)w2mGV=y|j#&`A^#=mpd#&?&T2pcm0iH`5lbe`)kz1$qhn zzCd3<|3;uQ==}nnMUM#dJJC6TzKGr;(95V-pjXfafzF|qU3~iT=uZW@fL;*jN6@bd zbP>HcJ?%UA6 z7x=r;#{_y0dWzEcovO#Z7v(8!$lr$+C>>Vw>0^XGh&EB$ zkaq|AK8%+*{g5q)uNVCVrH%Lxp>GKM!{{rNHu85T`V6IeNq8^%O-dW-xeNUgrSTd= zkNa-)7^RK+at|s}+K_hyy`9oV{72E-C~c(oUNkDu_n~_P{4sQ^!1o~!r49Lg=q8Lm zIKOw3^l0cMN*nxs^nX*jm+<}QD*}H2eO90c(I+W=FTn@Udnj$BcL=?c()b;_$32Xu zC~f5bIC=}Ejr@)vFQp;bfFDI$D2?Bdd)z0`bMVWq!_ZgYyi~65z4l*#aKD032LJv` zgqHE|Dy1K#^d(Bai_%vp{e4P5Pw7`F{eMyVA1M8Ml>SFb{~e`&K)N`H>h8z}vGN^hj}Hz?gj>2FfnL+KYNy@}F)LFsNvf1A>qDg7x* zZ=v+>Q+g|RG9-$LoHQF=S2|1G6=Q2Nu9?xFPGQhFz)uTgpzrQb*CTPghv zrEjD3uTXk7r9VdLJ(PZ$(lEFXeSd(``zZZkO7ExiM=5=P($7-*c1pj8(g!L1eoEg# z>0hLDFQq?1=|hzMIHeC$`m2<_lhRL6+Dqw|D18^DKSSxeDg9+i-$UttP3a?)ev#5g zDg7K&x<2><)t4;8XCc@vmM)<__(D`p!i1%iVR!K5zHc$TuzEo!b~RBSJjnLVghKk6 zbU6fm6)%=f7t@bGkSi-BC^o+i=9o|)IAqkp?;!mGh5EpiV-gub=aSj->3ne_9*)CS zkn(JSK8G)Pq3GEde5o?dHPOfM2jlQqd<0(}N$kc^ACVV~#G=u7FcMn6IG$az;6(=F z7CiXyEk{Eitt`@%P`NyfWsyTz6$pOBLu5Y3ga`*jHazhQPbNdtA_N|Yh-hLQr(Di! zG#;tM6pe=`;jEz`8J-DrBq5TJ4N2`2yhtcM0Y4$5p@tYmXA}}u5Il_}pxn!=rOK1j z%gGDEv(u9?*ahHMmGO8w0v2Ft`0>;6@kzfNyYVzAKQ<)NEzoiDk+hNI> za7w(8kpr3xlDKG$lvG8o$mSx9jrmmqDMKZYXLAB4#s;kgnha}!B3lrs$npf!g-Rd| zN7#ZuMV2R+E>r@ovm6+iocLK1MCeKSip9%%Iei)Wv0{3yl&ReNhmCtQhPOHe&Cb*7 zO-xMck$7+|;0=3Y-f{0)@0d64JszI)f`i!Xpf`Lz0S;m@5r=;!gWg!!8$1ym7?_O) z{Ik&kzxVu!sNe66!;?5XiNh0YL<|0%^UgwFd2ZPI?s(#C=Ya|qz>M1=i znjSblI?@k(eP-r-9pLb}_(WZB|1iMu_MQvHg3gaKUjOiMH7lTI`IW4p5jAT_%^Fa$ z0;6h{I$wc7b*O$NYf!C?LA5pp)!GL8%hK|ra4fKms8N*xR;bug&Z!GKZ+140vy`pm-~mM4JtgU;+=96p|3 zIb^R{9v~G&g1-ujUdeQFA&XoiaN7wso8cwTHyP+# zDxeJ}g*I;On%v~>-nhfH%e~vR$FDA30De2U;Ozb` z2}e|6f!ijxVc=Wg{!qe|6}aD#aIgexDeuD) z?o$ffs)U0jc1w8=OSo?;a3Ki?OWc<7yb=zU{4H^tB^)eGTjKs6zAy9T5m4a%Ou|JK zxX($rMFs8?67Eq2?g8T5q1vWw}tAmKg@IIDa-B;l?D&Z;~j67GgV-l&B8 zjzZos3HK`CtjcY#gu@ld%Q6eUEWh0n4!3(NJ^v7t%@yRCETNcvnr3@m2l4}aL-D(PbqL8kZ><5aJWB#|IK>;H3cp&;l2$xtNiK`?r#Ct zZ=vUD33mX-MJsvtOSmI|J7OX4n1qWdW{|7wd<$Vlr zR^|J33HLnUtm@xqCEV8lXH}m+DdE1Oi1+6u+)cn)>A57~I$=^`)xWGz95h>U-48gv z-@v-S*FEsZ?lBz&Tp8cci}7UKb%(eBOzND-d(I*5fXA7VL#5JEVJ;d%I{Uc zImrj!KkfvV>2`+uFAi}rm^EK@kdGUHbCSMssC-UvFFM2>gLelf@}6~w+qKP^yr&)F ze&i5WxW!q#-*JdL4~^1^UcTlKcWMVh*BsP?F9Xg=ydyo%aG!RF>)q*0-iICHJiDC9 zd(bvP0b8I>gPx zYJ-z}eA6LrV!tzapLdAshslPM^nJ=9ZqMz`UR?2P=9B+2HnYxN#fY5e^r&!HsaZ(>AyX4tK@| zcb>yd*x)i8E@Feb%;CriE?}+d%hMe0tc|>na5!AomGzIqP1@jIJkM0>U)%<_hr{7MMWw$Z9B$SIH^Sl0+2AHP9PYMM@t)^! z=WTEq4)>r9?lOma$OiW`hkLsX?js!TVH@0Y91i#Ks{Fpl;r@jU?yDS5x50gj!_C{^ zUgB^`8{AC}w_tGZEzzTZpj8W!Qn30;LdZnj14Zs;j%Wk z%N*{VHn^ub+(jGQM>yQF4emJ(hu3D5^^e2lY;a%YaCsZtw>VtE2KN$&d&CBJlfxBl zaGqbR)IYptrONLf4u|KxD%=qcx60vQ+7IVgE7u6%PQuz5yVx9U2Rz_$tN#k27htV{ zT?~hR0f$vZuA{#NI7YxP!)XH}!@bz)%e(jWJ9^b>l z?WvBpxlW_rZ)Cd1_I%OR3s2#hJMy-F{O#Tf#ub?`@vg|z+Gb$B{G8$265T^^5Tlc(FWxoeAOTh~>0*W>Q4C){06y1TBqyPk4) zy~o}4b8gSmZqIw&p7*&uKkxRu-|hJYx90L3`<7lh0A*${(joygyqtze7a5D zdfc8W-FiT`o~v%p<8IFrZqJi$&o#H_DYxf6ZjV#lw&TS0c71dU%d)R~dD_R>wJvpN zJLD5z;1{@%&%xoQ6TR4UA11TQU>tg=uYb6AwE!DU(!GPdM;7qGfZoCW{-eE#e17>v zFWGdTyV(2oz~bOgYV;k5J@EMoaQun54aAoFl8cKv9Iwi!N_si3ujUrhOW9m{(JlFc+^>luffEq4M21O;VA?0?(m&ikaLnJ2jY&FGXtIzh zodg5!;3EdR$f?{B*=t#F?vD7aN=B}m%1A0@?jz9_LT}?${oBs5(jNy z9ujjdrh}!a!VU+MW}||*|f0Ya*{8Vmex(M^O3UdB82J;DQ`_l!U_52Q~(0lq)c)jSa%B$ zMAh(BTDNfQQ%ld6;N>n^0HX(B6Tm*-(YZ*hHbPszlr8wk#JI{6OH~rFNGSjz>yE|{ z0+!_)52+=KDKZ0Rvv19Da@Fp<*;ud2C^;aKEYui_Z9~`Y6>A0umndtZyP&$VjtA^C zmI3eWcH_QnIvkA{P9!u@fk-TfX5zG9EaFtA7ECyXreI-9H6~c3f)3h_#j`;kJjsL-VbN)#U2dgt+E{2*^mJcW z;4`C&PD`Cb4N@C%u11z#5=xs0kNW%T*3s-(bXxS8>?D&UlopFAMs34iDbA;LdJNa* z`o*;9kJXI1!q@EHy78i@;qt{gnhIZAfVDQO{*i+$B^7#X9%mMcP=L_puS0CwkUcWpIfM6;4_YpbSOLq@_;eRLv3 zE2Y55L-V=H7KX7Cvz%fz&7q2OrNt|`mGnw9GS*myHtLI(TU(h(FM~;fno?H5SfOHk z=h942_M?1d%rL+X1!EVOwG)X^j-w}FY&BFNcsXB8UP>zZWy;j>ug%whDwwvCRIDXe zLkk&&#u?OZx`fAw^0J~8Ql^%L?EqjuLQ(uCDyK*?2OwQ!&G?v24C|6);us2#Jr0p2 z$=|lwS1_410k*FtOo};2H~bERe?$B9RpZ%;A9amr9o+1YYOrBJC0X#V3s> zUeQX;Aewn+6D@)XYl5`tYSE=D}|?v z$qRTRo6VP?y5vP-6Cr&(oq`Q>jnn`s%ag%SE2O~q(*iM5;1AkrovJSVOr29qGU}3& z$bcm=#j=?rL1VCAC0(3>?Ut(Pq9ZYQ7i2!C$BOxKK1DWvHmsnK@-x4~l;Dq1xzzG% zQx$J~B7|R@OmQunO6yTrc5IOtEfktmugp2Bhq#Mksbb>D zJJWQl@~TaxvllW8`J$dmrZUY8=R#WJ6TyL@VXVzoDKi06p^K`0#`P<6VHp;gmzC?4 z^$SdwFSjbIOPNy3>flmtP0u8oni>fOyPQuh>I=!`WKQ+fpnlb@EaqC4Uo1;oYHl19 zGHePYQtdYXHkNTBmXi&;5{k_X;x!XbB7oH-dXA{^*{;)=3ahPZ7*=IbWA}fH3Z-Op z#3gM#sw!XlW<=}KC@f=weLae80B$AWI7m)I3K;guOn6xJ zWdT26AE4myS0XI#6{}{8U|n2@stp%+qF1F&l&%%am&J7piwFQCZsJp5EMJdR*qKC4 zJ>YmXz`?6(ZYe7+k=ux^HyK*I`b?pncmrOynvJYj1!hGulbDX{lL3A5xPwv~vP!m9 zJFos6DoC$pv*cKPEv<=`0{aIppQ$f83jyrWY&@dRP3mJ)`q-pC0H@WtC9XyirWu`XIt}A-W@xh@4Sn$tDLsDHKwT0CZo~K$Y_%|U(i_2%1>l22LpNdn! z2Ew!MAoSo|U@$N!4kIBH>;UaIkXmiHEZ(&E%t}g zc*u$;omR-u=7OhNBd6X@#nhA*0552L@N)(lW z?b!8IkLvJ^OcF#XO_iac6S^Nz&w~k?W-`RfVS|0EwLT_}JhkA>B8Svm%1qvcB6czrBeZYbGiP%RNX z=d|8f#0+iRakp(1d^wxD2xr8rzJS%2e+_So2Q@A&Njpqz#ITOpaoL#x8lAdX+pV!l zq8UK5T1u)Xpq5+(lQB-qxhh^GxE4Gc7#;T4FJ&oPT)C8#ENeJQJ`1S@1_uM;p~kwy zgB4DjcWr*;uH>JKKQK7bRQS>U(I&ztjBVr2-xe;x_xeR+=&dr6V5vGIK-E{j8d#@e zYDIcoZ{L=|$gosfm+G)hC7Q&pIa&&+N`d2-aaG7hvrZ%C(+=;}V5+eMR!zXJ0yeMU zBa!;R2qT;&Px}a48$P};noJM*wM*HhED7#|gXyfIJ;ukqz=d*C)rq z03^hC_*^6u)*}O#7VmlL#4+neQn1g?EC*!-^=#RU{aN>^(RYn&1;=u8Tq@$SXPM0Hmn<;4Pa@wB9*_NJr{{j&*-yL@!1&GQ5e?ROud8o zKVH-EScH$1sx2BzL_%l7GdwajH!11S!q6u~#EKAawwsv+K~uc4*cT5IHbC`06P$_% zLy5@rlnzD)X2W_s@(}zJi=2doU94H0k@H5LX%z4V8JX56!|{0VOgPTRaymE}i9QHR zu9Jf}v``s%+)Owc4#r_WAX6_bOJkXudssn0I>?$A6H2SaX(JmnrrCJ4{t`1&XZW~D zN#d$cvParLrS?FfSJEAihQl!ul%PnLp<^%5@kDSE7()XifuX@6f1nRr7&Q|Hs>2Nq zS_W2xJ`seMhjEK{a4tZl(b0^+PQK{$8Crx)?W7?P*{q)E=`U zdTSUW1#7mYGJIOhz&7hNfx`p@PI{)WJ#_gR#|E>_%Y{VREzunk-HCz_9@`N%u1<-+ zf$*8lUob%~@i$80H%k02!pC-}jjK!IdnCR`;%}1po6wMu-<{|W!8kj+I??xD!~S{k zg<&0FMg8|UKDMm>+XCM$@!jZI%ExK$fd9ns6=Aq6IylW4G&s|vmqBl-O5cyc-nn_X zT}Y(e65WAb;qV=htG979a(AL3j_!c+5&0Vs_J_-^4)C5S@;4&vSC?HKVAoybccK4P zF-s5m^+CGRiJM{j|ud4lose6=&V5Zp#4DON4UIu zK%ajDzZKezzCdYQo;~2I{O=*Zn2+mx59seWrEwkaac@9}1^z~~jnYQ=F7!_{K7;n4 zzZU3C=sA$XE+&i72fJ;5cUn>?m>vq;Ix3yyC@C5#t035p$PvzN*|^4F-qS> zX&!Xm@1(RwY4C+bef5G0}xy0X4x8TuDkc1V{{A9OY4w)t-s1J;I>tL#yc3CLf7nvJBqtC%oWjdHjfhF$H$|8FjPnT!F zuy>Mw5Q82rl?40Y3}hfe`BiK@nms&|E}vdbUWmhiq16(57|tcZ*e>cT7BB1IzaA1( zOs|zPm3#lNagWCE1UG2r)ay-5OzM$%a4p~sdt=^l?^*AdH|{+ip7erc@a&*Bd_Dn| z!7&kse4S*!`^qt z6K6wb#|`p0kP}hwbUX(8_r2k<;D~o7{J@A8Pc28h;ow+gZ2(2H3tsOGwv1dVd%eUw z`U28*Fv+d!x_?BMEoSQ}IHz%ZbY!954*-2;=6pTq@VWRzeR%&c;PJffLb0Ip^};*Q zuj2TRD>(rr$FJgys2D@6Qmk*yd-GHzJbzNvBiaaQ`*`!DnXCLly|-?`-nD+xqFF08 zEtShAk@*E1EuEd zxkli&6Aq6-zvG(>fMWr)!KBc}tzDCw+}#^@xOTaByY{&Dy7s#cxDLC#E;sfwxao1Z@zer`*@j0iXV-rN7)Il< z3SR;E=GROkn3acZ<*fX zA1ni3GHyFCoZzlG#NBj=TZTD}lX$=F5SM^yu@iY;b%?tk3d%}e7<9;ViS_wB;8>Yr zn%(1i$>UxC#$^j%oB_Z=7R~F}!w6l6H1@(1Km1{NxSqi@O7OAyx8UFnKfe|J@H`UZ zJn$#ue#GH$^Ht%t%va>$`lZ4h;BdGLQQ?kpxNSDL`#Ib#Hn=EJx zYY|G{T_ZyS;KB>8+P=GvVdrz4@2(^0t}5SMu884pYuEj*Q~dqL2m)_in{KcCbw=D1 z)HfGkUwiE_gu}Qa-I?tnmNSu$4~ablig?cX55(%h4#+xyM0II#!Ynn(92s~JLZE|wjcG} zsGt!|%U*&B0%q_0jtt6pLff&2u`B3%S5KjT_;|kyWVsBVV~{=%{GmgxdDkOb4v#(Z z_#=fg^Psk$b}wMK(!SpL#3QyG=X!e{!;=|xoGMRp&3QX}PmMU&!^0ZxZSC^89&zFk z==F{hj{@pA*T=(}eZ5^jZ)a~rK0&>3!D05ck2U!I$A5yNpNm`Yh6ig!S;s!s-nn== ze;VeCO%%zS!^fJD>!vaSPSuF_zMoVdYeWT$@WrL=V~yVcV}5{VAGg~+*0SPWHY*J= zt6S`Vw6G7wG63B{;~2=gKlsWhpHr}tF9vJ-SZh$}Y-q!Z9W_YnH87|O>GiE0vrL=Wa-G)W)aF%=h z>n=&yY~EbI4FcGZDxG<2BrO$DH4fO;EgT;NY5Q0+y|cA_ta0bbt16SNS1h~IRn`z|1de+W)3NjpE5dE2f4O8w8gSLIF znFqPd38JiD;#kdqky~e~H9|Qo4AZb%+sB&W(Xrx^g3}0FZ*Kco<9+clt-woq0y}DJ z`&g5WgjlugwvRP%5Cz9qP2DhWX!zGy0BrkM%NJLyJ9}zz#2l#cYq3M5Y<ggs zM`=w2b(Sq5f;#hM=FrMbTCH-n4czvz#(e2oIk9T{SgVXiW;L=>6!Fd0_OXUtJn|#B zz0Qn&gLz1+)r@Oijvws)(pRQTB7Y^tyEbI zwtO3)osQs$sO@8|{#OG*fmVLKnwaO;l->5RW-Pi|Rc5QQX!}@$`9}2|w{|@%F}HDT zA8XuI~EnsfDw<<01YS(a9-&3nUhYE?U zX0zm2eJ!ntmIAkZteKm#YOAj8V=WXOXO;ox#@PmayXsnPE)Gn%vw)gm`cDCfQ_WN`7hm;tzARMR#~SQBHC&rvA8k%utMDDI zph`9*H&Gg7B2`{4wSBCy0g%_Wac}Cp?PJYKNw8{TIE2$oM`=zgq(#uSk2R;tV?DWP z1FYVuo9VjCX^duowvV;8kF}XI;e_tI${Aj|%md@Kt6ascS3Ov#V`@b@eIs)AR%;oI zjG^@>lDtThuuUbJN^s&CxhnOJU&d7-8_hb6m`{5%{?Xb#*4jSSsPC$_kF~aswRj{> zJoL4FtPQNYkF}3;w&k(ac#(EXbcaNDqF;mX6+aoB5`Tll-yrcf5emCJ`Yud)uE%7&_4+{F(je0p6`()ciY5aqIvTf)1 zSf8B&-!1Xo=!YFf%vgumCz}|aGJ%JEMs#oi-d2^q^A!=`5W(+y^MVo6@&a8k}Sh{s5)# zrt~1C!S@^CgR$ymET^B+LzF&3>0wIWOX=g3K1^wF0z|?eqx2}Hy&!abe8z#hwTK=s z7gtl|NG@9jUtZ)1e-9quB8fQj|3=udQ#krCmo6sD>G)g(JCG}`7EE#DXmb1p& zc$QQ9oEua*gL_kWqkD7I={Jw_H+zS5L|c`X_vT6VPlnGrV%Xl&XB~Dz)JmUqc%(FZ z)^%@gwbwe341+TppCKZp-@2Q?<8dm#b$=(}uzxT-7ho5gj{aA8z{?v48vEm77sGuS z9`Lvr&{nwLlW^c(48ibgUQFJv!4qEIHJ~f=b;Cav4ut0yJnq9l@4^gvF?l7RdE9eA zTj8)LLmu~epr3(1b}@OfAG|08!gCvT!E}dQvVXgW09R%p_{DMIOUC_)L);id!E2KXi!8ZEzOvUnp?0U%m6tI9S=^@?!V6-LNvm&mRVy z6Tf=jdC5$C;V-KKX#2T7|*dEINY8v&I5lkF2UjK{NOEeI9y*< z^2!{}&JW%-4u{jPlJ{W_XXgj+Qyh->gD2et?Z|-a}l9W;K=C3aQGLRSb;tNtqelf7y-WwrwtC&<)?3O#6M&N zsO_gOVMMqgK;k`uF2Y;Xsm~S8T!+8um-`WTu0yUvhhBy^s>qjazTm<%x_Z|b^Vc_W ztm3=Rxc}14XK^UNV83?3`N!wKH1A3hIUwPAEP)IE{-^F5>wcRnvtz#J_8|Pb13dBF z_^$i@(92soZhW`%dK6+l{K^m9dqRe%KQF{L{mN^8*E~AJWCua|_RqQwebxQi4}SdG z7hc*99`&YQMe{&?(KUfG*FOV%oKCpM>FDR~C*WT85g1TBb3=IaN(a#i!kEb8&wIvU z=*YO9$8vYUv(C4nqdPLYzUT>Ioe|G}=ze&mXXof4|$c zCq%suA`cDsX-WS$AFM1t4Q0XZpX2VI#Do!ad+1f?ye`@UDw=QPr19^%7x94fM=e=&v``n(NcYEIN z_WXj|^8vT#gKlwd1w#&!bzAXXsPZIOf1GC% z>-S{H$B)O%v7L`yb3FvH!@WBG_3^xi$GX=$PCV|v-f`O1Estw`blYv4PgQ-czdrHr zCwLzAdg~U?zf^Iqmu_FLI)vw1?85nkwmOdIY4h;6-u(n$uE%WST%Y=j^RCM0dX?)N z(N68+>{_S3!7k1>Lbq>3KHG6N*Vo(Cq4m=3>(%e_ecu}qr`?$L)1+JbIQ4Cpk#4{Jn;Dn$znO1Tn2}}xxAiS zT-1x{<$S87m-G5+ZZW--&84xoUtkhfb?{kOUr81U@V!?rU0GSkFT=5W-(ofi zeOep2ZYm=`={~KA3fexcq45fv)J?XJ(>mM?iZu$3S+*%J2c&V6e7N>qZqh})Er$_lmg&URatn)$^WTh*%dU^)OQofC6YP9oZ$Q!DM|{chRD0be z2}g^YQvnEIBXQfOwY@4;zHJ)|yKExaTL6V{rwfTr>*EBTybxb54jg?Ki|w|!c- zeOkltTTZWN3$WH^H3%(bm)kzA(`h(#mGq_BKCKNEm~N@r+P8z_<6;if#Y7RRLSrcIUTEe8T zcacPp7$hsR$`@CJ&Z_OxT6_gjd1RhRoUhUw+nH~8^R9T24&`%8*$a;0R&VJx$!Pnu25};fV$&LS9l3o-4Mqh#6kNXC3K?44r*&QBR?)szfY7ZH+A0jX>FyXN|)L8X`Nlpmb0)*UBpJg7FL&* z(nY7e1e;WdtJ^lM*$lu6#kqrFqh7vSSuC!y`r8cLuUzu4wEi`5)9-N0-S%ni8&Avxr{Zm&)@`5G zbZN=I{ywe$9vjRyFBcMNw?ubHbSL_s5FXpVHm**Izk%?vZDZrwAn`X!{EZU7i|{K+ z?2`B%iQXjPH%a_%DZXxrznSo{{{-XOEb+HU^j3-9CdI!^;@=|0e~ZN5F7dZZ{2hdk z?KT_N4vF6*@p~lxPQu5&MvQBx#NS2umGayr@oy!3Y?Ir#Zk71A5kB@)V_dgM{N03K zsSmp){vN`wl=mKqznAduX5!IaiN8+@zfa=tm*U?q@efG+0}}ssiGRDqKPd4JO8h${ z{v8s(SE3I|_(SObttbby5JF{+#y-|Fl*aDWI>2MvBFD!b)Xochx5Rg&DayxXgng`w z;X6#tmkIx{MBgdV-m3I{y32%s3pE!KX}3goppS5P>|_1!E0qVrccMS%XzXKM=4g~!RMW=#K>cPV_;65B-tA--X^K@S#5v__w0G zz=!@w;NOPcA@HF;68O8(8G#S|k-*=B1_VCzM*@E@x=r9ieeGl3w&_~eUR=OPMy^f-92=u+^MS;E#VIQsRa-n1Bnn3%|I|aHA z#ROVI!vfup4hXa#xdnOvy##*g*yTcl=uZSXfL;*jA@os!9!6IM`Z!t==n)hZ=utEv z&?nFyfqo16F>{g$iE^R)(RT#;B>E$P{u%VVK))6Jia?)2j|y}UEeP}&8UPwU!o}7D z{W<*4(Qfojk`BYqat|o)qtKsYJf36pK>z*Up*~?6SF0ZP2K0vly%D`YX*?|TK!5z} zls3Y9&|?CB6UqzWyV2VzjpuYd(4U4Vjr~>ixVNA|N@G8JJ9R8C|0Sit@i@`DO3(*hQ~HwSaxuHG3d?z@uT(CUlMC>hVRzu?rEf94 zuzEo!W`a;3JjnK4(&OWiX?;8$$z{s`zp_GtVH=TPmk#xT;~0HyDXnMH$;EULnE~dC z*>ZY3Sx#0S#mmLjRGG*zVexXlfFqcJ;B!fcf#ZN98U-sYFedYhX)c_>oQC}j$#OQI z6F9N_rF1b~2B$UrKln^22a25fq>}2V#E3oJJDHR?~{` zGwJe7x>U&LN?dB-p;aQ`aU_8gzFHCloL){|uzDOhJsrxgLIIij1PM5KL2vkc0-O|KA`bsd2EDPcH+UjCFfbbp_-CU7e((7c zQNQ0ChbM7(5{D;|a5xPA&Ut6!;rO{>@4MrPv!S!&26-IFiKurv9t(!T-tbs(#5)sy zV8n}8xktR=;8$SN$ud%eU{(*l|ah4f%-Y#>Iq?Lg5%F+#3&Jy}}O zb=^Or%btw%ls+)zA01pANdrKinK@q%I(#lZQ6Jtv40z~v^b5s;&i5?d(E$}_WK_vf zN*ftehUr&vjvrTY0!ofw#Tgz^a)y)~r4ELaIv7&wU`VNhA*BuiN*x50ItVCrFsRhQ zpi&2eN*xR+buggR!GKZ+14LU(K&gVEN)Oc@7xkZlanYC!nPclu$~gJv z8SoO3N#%HFs+Akf-#jVjhH7Dyww`Zz*ZRr)gUvbW*tN-aHZ|_LFonE}F!@O?FXDN) zcM*BZC(|1un27vXW3u+sAn;W>}nqQK!bJ|4G6f%{_#=LMS22g~n^5^h9+ z`-Fsx0==EfFO&Cv3HPu<-p@+70?@qvn7m~P_cYL_EaH7g!hIEJD?N`(xNj6O(<}|o95|8pHHWxU zw>Xpcf!!CmKY zxJ{_)!3_>KWP|%Qha0xRy~5#++u#s<&tvTpzniGix1Ga{+TeOQ9R5D7lGo4S-eQA0 z#o_L^!NoY-NgLcehl5YY%JdaD+*@sMS2^4%8{9J-E@*>$mcxy4xV>->Q%&=F9&opE z4_N;U-L`=H%FiP754fYH7sKIS2wq^%Klda;@X6P_7)~1u4EJ)Ee`sJNFf=$6INsaq z@9+0>{|*ladV2%@5x)^&zWcFo^t8*xB;oPph%m-{`vWAp4Y*w(;5~`1qEnwMoVgBv z(=Yd!tu~0aJjs`Qkz8HM%Ja+8QvsA+e2Tv z+1UZ8Ue~E__y6cM1X6GTPLCx|@R{#n-{kNdSB z{P?vmytMrkIyC+2)dEmo9Lq!w9)5LxZ0zNrKS-n-IYE#UL~=sYPVNGTmc)zUb;LoZ0>YI(*}1=k?9qE^p@#UEf2QEib!Vd&UlY z5gm0M-hO)f=L=^Zf8H~Gq#r$lGOp*b1Sq448#g^P|1OaC-pr0yu1*^gDgElzTPS^J z2bO#97-)D$=rBkp`9RxW7|VPJVm|!p)#Bk-P8Bz2#$MiXcwcC2{)x<%v(YR2PJR8m z9e;rJ{`H$4(EIone7`UB#Qg8SbJM#ZhwjM1|L~cymt7BhX#uD5pMLP#_5K&Syqk`0 z{ZC)XeByiETekd7bW7(Cx4e4S%blGaKiu;DJ41gk-~H_kS=ZkLrRN>VColfN_gxQv z@^7}dfAN6(Z=P^ZzjDWxEkAVs=uU|9L#OtJ9#8c{9A-Uw07~)!oR23i;_^AwgVXVN z3hQP=1Ra5z)3NJ|r(Q*|UihojmB!O|$DLjGZu!QIn}O>y2XXp->C~~8J4nicBxPF( zxBvP#?hv^y!o6|x*!8U^M9!BMaE@@UJfcb-`TSo6-c^n_4=wmLxH{kqZYp&jay`1OXDjTL?Q(UwyE;6b zo(-Ojo-U8av&qx#+1$0ov#sl@yX$dx*AwopC*57w++9z(yWZpO`Z>4fX}9OSZqNJN zo}YJn-tYGOg4^=}x95W}>4a&fdEs$o9{zsX>)pN` ztxrDf`-?Xs&Nrfudj0e1ajj3BcKzad#fe{kU+?z$=Bu~sQ=YF^U(C-Baaof2=~J$p zec$^=wAI$diRYp0!ee`I=VRkL;ddVXtjC(x#m&!$?dKJ5M4anWm)m11eqUc7-M(J^ zA>U^3dx`_y71^8OrsVEB3~$ z53uEQeEK7wgM&gRdSTOFFDA3gU=41luYb6AwE+7P)4hYeM;7owjNZZi{-eE#e17>v zFFE9pyV(2oz~bOgYV;k5J@EMoa4d-U3GwCfdUA15hhs|lR7nSumaDnN^inp5%@kqg zg>(*|0ZQvD$wC2}qJzUr3;AU*^yXX4CV>P4M_|mYbP|^32jF3fAJEQ=2@K zi>bamBni%6t-u+mli)BQmF`B793&9y8lTWA!6&9A(D_g(oPA^tY#lUSB5<;V7RWFu z5KPOe^bhwB9P{@d9|VpweI^U3(n;_P4pylz<%<_9cSQDDb}`+H_@gW&(@o_gl`^ui z)K9VjB&2n86#gw0z;dAumM-ymC8#Hub0N3di<6SZhr`}9#g41Eg?@=LO;dJWfA0cJeX@VTc|(eDE@QYOIJLycJl8;gc(0%~Nd_`EOSKbf7^!rMbDms7uI4-;)D~y$lt@N9L(?;G$g;s;+G5^;>Mdi$ zK{e>+EsT6xRT)hogw)waQ}49!tmC$ED8$z%o4{HsUtG-Q?OYQzB1tP z5T<2P*_I2`7FUzYdMcBJ@to_X>L`1ne?f&btuR)lmRDhbYN=otep)VYol>gybk$&W z(x|SNM2|d87nUKm^~H6mlod)>l{%SpaeT3R>3&PPh8 z{i`OXyfq~W=Ea*+0SI7|vPseJQr(S95T)6BVyIgiZO#_{6OvOz7I!8P!vSfi%aOahhxFYR{YzO4*LBZd$8cn*Urb-A#n8d1}eC1(BV*0USzDP% zFN0mino?H5)}&&5=UO&FIqfSAutUMv;Z5yCVwB_P2^gE+R0v+q7n7Hgihh|gHT-My zHJ}Qntt1s|$<@$8Mxk*AwVN*CF`|sWtXoZ#C{xSAUI4H)q$qw9l~W{{1CTDVW_+Fn;lXOHmvC+3qISC z%@ieI1)`ovY#Wy%E+-R-N>E&2zLj(-<5MnoDZs`k-B?h&@lzFDefct__%g|5AIT;8 zF7GRr^NLn#2GPtrtH2s;waKk1-kQviHDuH!pvJ0gCC(CLmGq82^I5IhW)Z|k_8lze z^NLxuDO9&7|u@7o;8>ktT zB5g+N4m&j~ozXsEIGUe}1r-YkW(KXQCyiU9611^=z6=w@WTBxV6qCaV)6U?XcdE@Y zb*1ohF?j)RW3%}ZRF}L+Y$624%u}#ku8|rbWf@Ffw?YbxKP?b5HQov#=M^{X=@7xrAuxawc7bZyQaDfte}U7u;|W<7};E zi)FlDsHpgu<*1YC`GXlu*2(I!XW&p&6Y*6RI&K!5|!Lg`7k*-jtZ)S~iu|qpcg98>VFI+y7 zlF{$9z6M!EqOC_&wTx(88ii#{u&+n4O`t_Jnw1bfAJN?8vUcURS=etNH_K@_$3%v; zR#oBLqFyM%*W*^nD#*{CfjIFWVOo}8|;n<#X9iPfv z(T($NwF0N%TbaI=5CTE4S5BrtRt?4xYRq)*<*lAfyavID|oPdU63T4wA!= z0)~AE6CPH5S-=n22PioF1?K>(@FH8Jq(g(%(qy=}6TMbk#qwow-NGUQz=)gp6d23b zV-Ys)~K=Imn6uw|YyrNro0DXW|@-H{f-v*+`pJU{-=NiRrjL8PF$> zJ4%a1vaQ;AjnAjmY?d6WucbB7QegkUnCO#7<&j0UJxF85+jLs-50- zMQ=GiIFtYj{yAw#sw)jMrz7qX{j$4jTI#eg>7NzA?dtX&6LWawa{cd5^pTs*m+vxAvHP_ToxC| zoaX>yugK8mf~Q-NmijvtQ=?*fU@Km>0N-Ac(koM=`Qzl_eVN5%F`KTl*4IvHMKbQN zTB1+ObXUDzIM<5(kx1uqAb(ZI%WH;)#&^HY66wYgZGEtRF0#H<;| zKlH{rD^XM?FYUFgGbcEFBa;L%6-||)p%c2RP|t$}n)>Rym=s)-wylCMXLA?fjCj=-u=?_^;cfAt#-$}`BZZ9^HaIyhJ2OC| zQ#Wh7H8x2!187!DN%aKOlB-}c#%VcM#cKrDf@cGx!~XiEEMqda8uYNVK zPRG=Wboy%S?Csk!7#Wso>rx%IsYH|5oz2>-QsDSyTotm>tka13w8OhK*l8?*ffKN+ zfGs@uNTfcnzzAo_(>}u1hL10dCeuTH?NW9rOM?4gA($APgA!;)hPe{Hn!~mm@nMoh z4Iim7j(4uFbS<3&qYL9YEM)8WR}aSH;hBU!8Ha^FAWz3;b?gv4Je4>J9o{&zfP}3I zkO#UxITi*WA;!b!U`b1l420s*;JGk)R@Gp~DJll5=hL%>*xC5l#B@BNPbVhAGY}02 ziA*sNmBg>BGT=-iWJESS9SuzcBU5^Q;hkXcup$a_6$wTmdk;>9CisMz>!Oee@=6Z6 z!0Tb-G&;Ka#>lEwOO^!4G%p>m5ljXX6UIUT3muJ|4eQ2d16UfaM8er z_-qX82rm(udI$4=yr$!^2p=g`TQru4gwBR%cw}sDQqrS^mCuU0$Y#5lSr9bED~o;c z;4*EnXM$7lU?>rpp3=d{z-(BLM;?NIVv&;rAQUu)HuA_5st1Sf$(9jo~Reb~OJ znJ`ctZg9{tup;z{AiO+`TfBpF0V<7-W(0QfMW@fuB4lbO4S~pJ^+X>JM}rSSnnGve zC%H77jt1kjt(ff!8@x63%}TZM#4Le_p#Si#tS*U$jhGB#RIuTJ#6*WOF%PI%S<-WH$Y z_}ByE6@l-T_->S^d~Dad1O5}kcd)34@8S-0uS8={vc`p*Y6m)2mA*gbo&CC9NTl5o z-GM&K;XA-v=PewK+@0vJE0qc2+aU2bpx+nx8zufm^qj!&lK5TdBLd$e@jd9Oz~3bC zH=#9w-!1XGQCi?b{~+XVGnx|kTO|G#G%WD9O8l+psKDPQ@wcH)fq#p{zXkoEipZmEAVfX__w0_1^#Uk|2A|) z;P00ByU}d|e~-l9gZ=?G6nb@_y%K*f`ZIwK{hv_2`_N|u{(gzSAH7H5ANc>-dl$es zj{1K5dwY^~mStO(l|*(N=PaLJiKW%svWbaKr;~Kn=@H$@b`rwrB%O2@%hKiUB-;?M zY%9S|3AEO>m5p-yq0ufKg74?IjofX6WJMHwy9_p@EY-1v$2- zoP3KQ-vZyySFJ<**k%%;8oz!{IiFakw42IqZXa4j+K) zIots@4*TH;neC6!ex2}j4tK$$9PWnS;cySUiNm)+h{L^5g_t;zY%9V3lx(-0!4f=& z?gW!+S|ZuuPqBOwO!h`8!T$5d*!~kt_V_80^5JQQ75)nNLx#!zEhSO`e1MZX;55T{ zLitKK&hZOjgkcwzuYw+imGFw7k>jt1n>oA&R&aPN{1>*zB)(*fRw5O{w-{E^vktz@ zuoB-A_ymX7!xY0x_@!`&!`Hy;8CKGNE!@N~*;}PVx(>=1R?<@jzd&Nfo*Urr8OCTM zeRi?_(JE9jE>~8Ga|j-3&j(a0kQhVi-4qr~1*D)W3(}_b}{c_+f_M#_;bj ze2(GwGW-^Xf0yA?48M=zqYS^F;ky|A0K>O2{6U6qXZS-5-^uWY86IT#BMcv5_@fL5 z7{0)8AHyGG_{|J|oZ$(Ee~;l43_rr~NrpecaERegG8|_3_ZdFJFcunW-*JZjfMGAg zf5`ALhCj`4jN#8Pd=JB)WjMm{A2Hm<@E+sJ;!H_*62Igi4%= zNQDRR996GyhPZMlGB7a`qU$$7B|5|^-7Vx>d>=0MgxnKHsUNbwCw}h_mAKr4lo})ty1tUk}fyh{LJaI5VHvUOvM1fRdVlYKjD?S6`!zuDWDS%HW(49%~KpdS8&! z*A_`}=~eZUbfa#xQEDQ|QX_H+M-Ni0G!T z-+Nqn%`TXTjc5b%4vj?62fjkhB4R}3N!_0AF)w~nDr9lG*v-#{w2N9ACa^4O1GZEW zkd(<-^qz{1O^i<@`3zUSUY=LH6=zM3Yc%1*nS?LcgWDJ3BX3+Rj~T;5+=-DHc2A_n zwbsjMaN`@9<0FT{sln*b_y}3tAsHRV2SHpCc~Ss_8ja|cN}fjosZ1n}hf@l>$9z!GSF|Hpq{nwuZ^8v8#~P(dKnFgeuKtN z${hl`U9d8w{=Ytu`pp>)k%#j}gCQlu<`4INb7HR<%W=av{Q;?KvWgB+)j?@yO90&$ z-n3r?sqcZ3uTeDLgBX5yAPXbH%0X}q;ovwtiaX|p@futyaO2zwgd^dB7}#(+2=YAS zg{b2doprc(E##*WtXN&pxl$@zvCdX1U1uw^ZLnQ$+hi-ZxopyE^k>64&obDYN9L3u zFMmaWV`bs0qSb5G7OyK=UwX~8*OhJ9c>SguHs9#nQohx-ZTpU$yTDUZSzU#*T^nti zaRv|f8t&}`TLE5_*rZiV=NcPcSUkuaJfV}hE^^>B7M-u9Ky%$8@Mx4(l7{CNc(h#e~L za{_M?<$C%)An@)*oe;17;9WtU zUbr5C_pb)L%>r-EfJe%Qwp^`1P=;>mq1xqt@IuSmj6km(kY_1cUL^v(bUY*QnhbcK z5O}@F)3e{b0`H9myg`9?H}dq#3wdUPqO>fIfXv^k2a4&jU*NqJc`lWNXO*`};C&o< zdiMJzy5s+JxEB#<)2o)NZwtK3i1qY+R^VMR;C)2kJ&%|?Pf!mv9q$o%FCz}BBs{C} zJ0|e_sGwiNQ}x{?@IHeAz4EeG;Qa;i^wPUZ;9Wu9CQZ0%{ASS&scAd^1bOe)@DS4D zTliPYdn?u}ZGNb{%L4BK7{pA z;9W7`?O;456o8)~kA$Hf#1`ZbdHrZuE4=3{^4jwOrf5jYAER);YLVBDmE21Fp0LQP z!oJ*!zDF$b%CIxCqVK##9;~#cFJ+PUBa6H@V4;7=LcaY3c~;WfkAo#Eyyq}BiBCiZP87unETjar7Yx+_ac|Ss)m3kS)#@R|bzJok67E=$SdVYAF zHGSW($ZNt*#!CDyTIB6qZ%yBaEb@v=t=Z)~@~or-uCc~TS>*i)c~fep;n^tPqBw}q zi{C+wAEM?v$iuE7eW=%+=%VT-!sm%Td`7Pxsth0NrpH=D790b(f_3f`UO$FEq7RE2 zy>G&%EPc4J@DcYu{E;)^k^6$J_|x+0G`yQkcr6;<%_h8{hPT^BZJnD9~>UZn|d zTEmk~cn@oMRVKVgG`wmP-bD?s#)S8@hF5FCdrrfvGvR$-!>c#p&1rZICcHd+-$E@f zdrWwx8XmdFGAdUt4G&*YG33>0c=+myA+JTldz}d{sNvmW!W+`?_M7lh8s6(oc+(ml zz6xWQj)yh8CKKKx8lKyPcTvM@HsL+3;dxAW&uMrqCcN)!c%+RoDhG2KUaJW&@2#2g z*Ji>i)$rO)crFdkXTqz~@D7;pS~R>46JAim^PBL7G(6H57}+nS;dPntrZv276W+rb zUXKay5e@G)6W&D)uUEs{fY*47l|G(E-XKXNJJkLShcz5;#~FZYaLlV7Dvz8|UtD#+ zm|Szq0VTkevhzwo5j-)gg|nuyMw zX}u&U$7gAP`J`P2l>G(#IW&DS-gX&(-7{4X$AWw6Q7HfJ%RQIj-OrSN<7IFL=-+h* zVAr~+{ffg=+;4N1Jb%iwu79hyGev*-GFJmhAc%-3+iacpX0zYTh{dl@K@l2osMYfrKVXY!0dOyf&Ah$ zpM(qLD|Z%u+ui)vTi5-!{l%}B{N4-SyT{iIyH@=3GoSM{+g>S%29LwkUkSHk)Vb z-30IcoKn(u&0VoY*Ujdw-Fjt1bW?xnf$pDQy=Ps2$&KrM>-yLGiuzaHp#0Y1wfZA& zdHriK6ky!Am`b$5y;fE@lF2$dSx9waBFHAxH>{^@cg(fJDJ1Nd%xF_B{v#FRcikQno@iNM= zt3HxM3(hlP{G9kB^(XI2emg`jzqAJ8ZT9pP0I5GDEgKFLUo45j&hpvId9K-$E!{Jv z{->n_!yaTpYaF#^v9UGepn@J0y*zV*>8x$RYEhW*S4rw+|x;`q+T)D;GTg5aHqN%$KM zRAE{-bTn;~X6$)Szm$(DU4bbDOzBCQ()^jymT$yKepKnC)sZ!=#20N^n@*lQ2~{1% z7q5?g_vOo&^F{XWzWl`H?_gMe`BHvMQT#8lWccIu*^_za<4vx-nf0Ep$6@R4*~>-W zjDG{|ABY#t-fDjjUN_gSr!gXSbR4&@w7+o14zp_kUhse;-Y&Sb$Il8bXX8D`Z7XRD zM}4`WC;pJ&@=&~3a4BZ_R)uyWX{p1r4Q)))*T}A?J{NBzbz}{ep=Y+P?+@Uwr~`I6 zXY-0y`8Qzg&4bcQ?wKOn7W{4K--0c)!?Ok31Z;P(eI_Y#p?{KJBroHSmvrUP)+y5} zJo?xgTGN_Hs}?Pfk~Xuj{bNyrK7Q6cBe`w;aAUgN!&ZybFKrFYK+)>f ztsU=3|&oz4) z`+OjJfpD&&*UTeSNoGpgJs{Xj6RX_GyXzbl}SAIz3@R*IuYf`^S zJ3#t4S65N11SD?G<2BJ;tL}IiVgo&V?)V}_Q+fJydood3z*f~W?+YEwMJsK zmg4SboQ>F9HPXIg>ao@Bt9{NUNB`<{nyP4uq-QhnYh*oW#)hOW0gG#%?-?v#0sPqy zkY19MGGb>^r?92!d}b@Aq3C9;S2y>s?bsA8otwJVaYZ?Ay7a`);MSrSZACwS7E1_9 z$}WKu`?4*&`bjI~@Z|YOxwSceM*B2k8`6Kl7F++xE$;rSTTan3UHtg9e%SgF5&1dbmyj@KU;z&%&|7_*;NO~70ETgQQnsR;wK%R0#af~ z&X8W!`O*)Su^I`N)bHK+%cG-6wGB|lXQWOkb?tJmSl3t`tkHMB+&tf183p1ft*Hrr z#GV=b&kxMw)A-;BYNiR?_#-hQ{KAfnQP@>J>yXOlV4xY>tFlX|um73ye4mnEWh}Qc z`I?s=flh%FM|phMFfR?6F>t&M$K1}f9q`aIIK~a&PbpCsu*FcuJx(_60W!kIaSyFI z7$-8q-q4>JUlUskW6{|HyZ%@d!`!mI1K#xvY6#$Oof`kSseUK^9Q~!Jf35=IQ%QO6$1d|K z9(H{1cyRD$u-&_+WHl5(fvrF)usiY``HmHi0*Aw~(oyJGRZ!$uQ!phJoRSJoO9f}7 zf@!JXKB?e-so-sr?c>{WgS&kId$!Q!=%! z18wV=k{qWb$7#uNMsiF`j{79X{gT7Xwxt-3dNkvOd;Q4}PN(M>_QLXYlNvCdKSaZR z({%oQdH37jCcT5)3HReqTedRkcSw$TWou#S$464>gIxFHPe071E6>_@LC8Ffd;PuB zdH31xC#g0Le|gfp2E%`)!^FowCSfj*oymNxH9Hq9OW7)ah0?68Q}4wvo7cZ-dc}SD z_vgLMe)iQUUkj^Kxwm6ZOsjef<3;oOw@yp<+4>6C!_$A|UUdgK^`pCf-Cmx$Rfypk zhq*lE{2>g}S~*{yG@G|4MrqDHzqRFD$?ucXN^UEe{Yu-N)HQ2%U!L}b^y9gwId{9e zFdX%G059C@-!g5#Pr4uP>`4{-vU}A4J@=zbzpgD^8PJYh4$`=sj4f>JlDi$W?<%|!w$+wj^85` zy~}0eh4qb#tEXn^)UPv(zpo+hDOewa8MTeM-!p6PG5+_BeV4zj(x02iy?klMArZ;k$2Uu7hH`0xOFU2lw6uszXIZ9M>MB z+sKoZ+`~gdAzTJ+d@vbGjfW=2hR70Tks)Q7_mRjL?#qYE!5{#Bf+7qe4O59zj0+)CryJYVl9#0HL3c*MA#v-;Ri@+uERq$bA z^Qyx=6NyFT2(GonGNgfK2*IK$s~f6nc2`%Cy#*}VGaMgG?#KPSaQQK^V`}D#>Yj`Z zMVz4hl%FPgQRx^QRFW}VMU#OL`?nS~svOM0&^wh;%%(A!ljGD*rRM^l_+vZUVxzu&sLhYd$p9c6XX7~H%h zD?uI@)mN?6LP+X%^p-Trabfpey|_`W$w*=ncZ}i_uFFo&-)G!}XFa-#UfFs?Sd*6B z5JKDMVSAxyii&OmbiK(#<5(9L>{Z5Qp4!iXp$)=M#Bfo@g+{?@=IMu>Ooa!JEI4T5 zS;mc~a3i|V5^Iu^$CfTys7#Iy#+F>6JTws=#T{W{*q<+~08y)PCS-Bd-5xWCLanbD zyPu_vDJop1m@aL>Bvxf686H_;6VO_qw>|0Nvg=r~0;`sVF2tl}^CgRET!su&H7{wU z%_x=0wx~;(YZ}eRlEcfU*m_Tya~5K8#+WZnPU0r6i!%W#PzPngUh+BD08W*xvq{)u znpv{Ja%en>cXr`8E}@L$aPxGNtpT$$(kYFgxUY-QGITUM`j^0=+2C+NjZF!gGNaX2#bCpUZc)-T+18-7Tg zYseT|pLH{;>7>5ocJJQms+>dYYxZ{^UYIYrr^lez9!#8wr^bne^)(Mg$b?DgNaRE| zxomdVO{PSZ{Xg~9WaRPy&b8^40u5z2Y|w`C92wX0@5-tSryx_Kkzs>DgGQrDl+_CZ z)rs)Y2&uY88q;!lBoV=BxJbBSa5RP&+4PBg5$EjRG{-X0Bx6Jt#R}XDWXN!EoNfn{ z&8-DL%8*J)>Qd{G)#Yll+CV2U<|S9O!+6-Bvz(WDWa32H@e}x9#A39F4<&-Rg_2W7 zl0Xy>=J!fsdQyq-pur$hm#U;BXI~c6G8QI#4C7>51r|p(oto9kdY-sqxjee8mrmUX zF2W*eM*Dgu8$!c_!yzkm*CZ0y_6^{6EZLj3EIRzLWcKDRiw@kE$U=FvqC`#(CSvi$ zrz#e2z}=(p(dWVnBCC{R$)OWtM_kA@BAlILlZ<52^P zt5mb$66qsSR4Hj!DwGw*^`bt;SWJ?8OGGjW2$ zoSBtidRwB#EImed_qKV1A>8cVJk3dH%NLj=nD%UGRUDTC zxddWbxeUUxGLXo4C8n-8id%727*2N?kd3Np%RhzL%eDOoCrl);o(UFsaEVH(mFq4>6WdxRX%N9)?FBSB?gVFJE zgHd%_w`}TJV*#qLVtF)X8Od3VthExUlVI{-K5Kz8@`pWw!N|lk-sbl(=3dj%1(b|T zmM+HX78^A^o3S>a!9RYe$89i?kWQdp@nm7kOoQA!KAyq>VmQ8_Eaao3Q6{&MH}7Hw zon%fiY)ynm$ZKpSPl9sN=j&-F`=t)z>v9Vz0YZ{-v&p5TIu~1K99H$iNo1f;rmPw`a7(URl7!&d^ zYHV3hKo&SIiuGL}e@_k|J$53?*~cBj#sht_=e7(8~cjV$j!UFQ z_INstXXY%LI}6eP2ag!NXPmn+2S#y{dDL*eGIxcM)bXWC>TooOYGd3bUCpuR$?)$HZp+{;WlvKrm^RzhMiop{#B(*STb ziG4)0)OHt>BI5@ZOP;yfK$50!|1VLdsDa4KQB?I(BQHy(&oIsuV5yCVR$ScR zGJD}Rnb==IYDOdY9TV-=mZ}Jk4Ta(fe0sc8`r_fS(31CMQ^KX^;oP$;EVB0@zi(9L*%Q>qao#cw``sx_^hr%@6)*STd!l2$&~Rdgd#MZT_oPa zBYYXc=L1~K5aUM}lotvQkjX*%F(k)PAB1s^^PVga2lW9Ie*6{m^6!ex7xUy0KM|Fk z&cBI1FK)bcIgvWf&s*pOfE@lMJ_C;K?XeNJH<;B9BwQJJc&j=#9OI|RP1NQZ4LLCX zn?f`73O#2tD@oDwtY%4XusaaytP6GSv5;%^dePRa=kp(ja@yyM)#&IwEzQanJXhBo zZ_6z>9R;dWU%(eS)ER2-3N?3zYHAj*S9ytYsr2wA0-sa!6VcgCmpwXkBY3m;YIcgZ zNRxBXsgSWw3bPkN+BC6XJ`No+HHNMS-FadwA*mi07SFVA>=);~>77&Xy8VMi4LIRH zCUi+T`IHAHl4P8!GvU7oJ#wJM*PTDeqDpdP^7$!01k5cm)W6yscy2#bS6f%h zcOzN#sd33I6${Hs)fZU{BjgdjH_IAR(YNgB4EO>Ii?`hA>07u@nRNxn`3W-XDZtP( zI^;v{)}@FGDOyXS2VcdD#qrroSh!_cX!4 z*A(WMQ8~A7X%84NT%XDEXh8HQkHm2$kAaC)O85-U#L5{RWPU7`%Ar}-@hS)X2d$PH zJ@13U>$AB<99!tIBlwN@yeD8esv)n%qZx;Xg%>GI)Tjd!%Xydfu+X8K{<<|LQA~S~ z^`???@hFEUaLE{}`8+RN#k=h8sN366ox7IdSmNlhu<#AJrRb|Z<+|G1I{u@^oc-gr zw%UhGx%#iGZCsT9y;XY`;XkOnHg5fH;TS#xA5yyBd5a|ICSCC`@2OuFuGKy@qdlj) zZ(VP+Tgq-rW50`vG!5O_sC`}xEZ>Y9`CMqyS-{%3kWWvb;hC4YUGR zV8n09BNbFEH|!bM8;;ah%g18FG3vbnCxYpEiI@Y6(UG1BpBN)+HI6MYCz21PgE4UvUycTsCIy!;_FgL zOp|tARVDTYJxXBR-F{EI+t(EuAGjMAJj|%VRQcR~Oy2EXo_1}-((|I22zpD7wjlFi zEi5=Tp{BxlvzBTUFwt7=WR9TI9c))73RK^IUxzoOJT}0o;Y=Xf>%N1&KzDDbuPe~k zLu};5+v2p{arr;3r2{=aZJ^9-{+^)E)8XyaGJ6hn3U<_4_qqdKq_DhVd8tfOYaBBSj0c_bQkAk|(W(?57E)he zzWsu|U2WR1X-<-&Pm@RMK&JFyrf1?E@O!;VU7;-6WQ2k~OnA`UiGuo?#=832`s%t$ zvc70KVrV*2;jm^9LxkGhc=OPra}TcZkg0SmA^0Yrzq^fPp=x$o5vXppoP=7ue)sJd zCr?LUza|c?es_S?m2|x#3*M&ft>$XRC7lCzVEa*VbYe6W8#sZB)ec5+sSe zIze7S<(ajXO9c6PDt{pDf4v|trE;?0l5&&^@@uG^>_Mg+*9h`!sXVi8`L%-lIw~jY zTr0qf%E>zW%CSX|ms2^}e?U3P1^HGg z&%|%5Aa_yudsXk?66D*cob0=&9NPr>cESI4LB4~^Gv#B4Am2&l8T;%McMI|gL0%!qD+PI_AeX5;lU`YnR|)>B1bMaKzgm#jPc0=7eihHr;Fc-yLUkN{F1+@ryE$QR`KaFCO)5acVM ziIW!y@&b@KxkHdUpc>_5KV!1SzXT50$njSS{FNYa@PdNGYg8X{;04Luh$Tz_mPJV+RzX4L5e6t|m3^7iAqaeQ#4svp*Aa}y8oP3KQ z-vZk?dAT4jhf+?yRgiCmd`|8X?Qji; z?|}c#44E)L?}YDh_zmzC4&Mcz;qV*bT^tU(Iyrm2iX4?M)-1Wa%^33qTf1veumP9)n(a6I}eJZG>3f6Fkb1|^amWE_tYIhg}0!SQF3 zjsM6!Pl=QdhZ){Z@d{{WxSZkw*u>$LkjJo-$_rr*#~(yLnWHJe!QyuqCUY_+QW1QG zVKUM#kygVWGfd`ON~AUL0fxz5?IqG$ILYu$6c1$YZ#M%CCc;V1G^0gU;x`48G0b4e)h_6@44w3k-jW z@~?*vF|62s6Wqrz>847g8(@-Q#U7jC2*Z9VzYz{Id=te^a5GHqsY;|Ru#;hO4^|?T z!?g@6`nEy=!(@)2L~_A@VZbCkWKN(&+6FH$tjM>+a||o?*a1&4ti)$0e41e;e|EvU z87BAiCDKiBnqeh=H$#lWyP=1}6;R3HN+@Gk315c)!v2QDSJ77m-(^^lSHm|LR_s#) zpW@`TaGvvD2gevz%1b>AFx*Vz-v9>~c2c|t_A%T`aU(bxR_whO3K&-6w-25~o_dsE z+wdtB;JF+zNlWH<@hZ_%c&80WddQjRA?ImwK4=3~uAUDN_xk}ze8~9??0h#n?&+g`K1N_`3}MjNw0E z_~#7&KEuCY_!7e}GyEQg|BK;|GW<)1u@F#u{WrsJW%ySNe~{t-VfbE#f6ed|!&e#p zFvD1SsQv$qVH?AL$uPG6RQ|^d+Zq0MhVvNy9ftE6{shA-7=E1L0*2qku!G@uGQ5)E zw=rDE@HvK8G5l8y7cu;8hF3HEX@=J@{8@(AGW?GW7c=~IhSxFt*9@01{Pzs6XZTr$ zOBw!u3}3_WHyOT`;U6-59m9Xda2dmY%kTz<|C!;94F4&^*E9SzhBq<%7{fO({4s_% zGyEXKH!}Qt3_BTqJHuNTCXGcUKB1}%r|_{6zD*WMLM1*yN`(jT996II$$sTfWME<> zMAzMfN_2=-;xpt>;KbNqG%+5C#)ebMXG&UOBo)L>=XjSE+=`KRapM~GM>S5pkzo(+ z<#@z%bV%ds!^J=~uq7fmc<=+wWW*E3SIy={L@OgoaR*46Lb8fHt||qU7=aLOpU57h zfs(dExYS65EE=S21W2Nz5j5lS3ls6)$OtaM5J{+#@R3MgT*Fi_O%45sE6t0gTE`R2 zdd!j7Dv(M{45nz(l&}=X@X>frY%G8;SkTY#I1ec69t+~%NTMY&FRp3-nMf(zU?Mg$ z5=k&yvB0R70RF|d>qc4=k$ZH+Jrkp&+B7QaFnYRZQwHhy36QTnyD@jQCPk0FU;x)cn@DCn zw~mHKL^oR96x*O5TGe#IP^zFp^B#}U0@#UPtuoy$;S+vbWF-{{Phz>?>_GI-%N-BC z2$b*zdvL2vM@u~adstva@*`O4hWwXPW-iwDP>2Zw5y@8%Qna55Q)hKI(F zWr_-)L@ut1NUUMhmH4krB#wttk>j+PnM_7A*VPTmH8hhqpWNxT(&Y-acZPfc_hg;R z>*{f}xH??Tu7GQgx6_6D#l~t~-oruMFP4A+{^@kPdb}?8K7UP3pTDlU&tFsRI=s(c zUF`~>O8{L0=t9=i!oP=HeF1OaV1w(efnbNHqeX#x5VreW-GLrl*vaK>b~n0uy|*>G z$U8@kF0Z@UH(3Mz*nrE`OSa5Rrd%$%Y3=}!=Gsf@1ZiDp=7vJJcWWpVs@@Y4wpI-d zh8nBuYU>+n8&MwW?L7?E$=-v3_MGU|4M->N|BNK!A#F$Fs&3e0EUGgWRU3-x8;wQv z#-bWSQQcl+k#V}}YK?tW8H#F+tx;=ijap-C)EHZ%#@HG)#@47dwuVVAR~uWS+SnRZ z#@47ZwnmkqHTD`BW3Qnt_8OX^(a;i&hQ*@M&<>4;X4qqBg*}Ew*kfpe216S(7}}u0 z&<6E}HmEnWLA{|3>J4pBXJ~^uLmSi?+Mw3Z2DOGZs5P`fjiC){3~f+jXoDI<8&n(G zpxV#|)rK}OG(kP=rgK)*9>AQ>HoJebK z9k{y&{rex+WEGiqnN;tAD%0O`=zid%UCKiJ?u~qXulfF6_xo_Vy`^v$QaK2&Aq+b_ zIuuTY@futyaK8`dtiqA-Kn!f;*-suW$&5E`6`ggJ!*R$@BUrJzpmU{ExMH2HRJzVq zX4_!9-nPkBZgbi2=@HJS<1?)?*qkT%h?4vj1&)=4tBO{ySzElWWPRy1*Irk)VdM3i zZrFUIb4&SF*S76DcJ8|A=G_&Qa#eLrZC!oCp2ofVz*AF+1Jn{}qiwT99u(nC4A=_r zqQpkucOrq{+@#gRiO+Zmn>_O&M;-q1=#}zEy)G4a)DAklLV-u-?p57{uIl@5ywHZ* zg0dk(V28>h&zQA5@{EE!e^3v6OhJ!l1l|+qO46bps=kW?52xv2w@SjZ%KJTmhtr|- zy)%`nhWieI=SQBNzDa?19CObZZPMX&3A`r^c>jWaQIyVuZy{*c(f1{R z=fniI=JYQ1})h?R_UJ3L(Tyr)%Vct$n!SS9EiwF7ifRHD@K7!hxZQxuMT|yHDU1Vg1wA50!UJ;E{SCSC!#eF}xr z-lzeuT;Lr?o?bcqIEJCk-^<85tP}29L0=g*k$UCtWh`%6eSYMX>FE2ez#BrIo}JGN z@jH$@y>y%qc$bm)DV=af1YXnu@F5*upTNso3Gf*m-dBZmJc>Nsaw_n?fjm7se^lVP z3iaCq(qCxpT!%cpdh|{~-v#99<;SGJ`+@=QE`fK&fcH9q_ag(|Hi3t)4eQ2lg}^H_ z;Qa)RqP0tv0q@%auN`@M<@s@ecdvoI_Y1s-4S3T6?=#5L)^kiIJ;nvz7m(*?GICPe zmqP+C50&lI;k608-N@_L;Z+E{^T^Yym-sl9v-1Vy>6NP;7zR?)#}|;7N~4TSF<1vlj06k!Qs& zQGAKTN;>KEb=yOu%_=JZz0c0xc<%7^j$%o6@4u?TH}4eB5$|Tn!XDbd8J#d={swY_bZFM zc)7K5{}YS6=vHg#_>M(hkIS0Ar;%r+{x)s1RzEHy&q}$f+is2bDT};KI8dZX{e6{?zyl;KiXq~VdcYQxQYZ^kaKGvSqLc(<7FTpHef6JDK$_j(gvi-vcr2`{MOHJR{+ zG(5KnFQwr%oA9PJJdX+QVGXavg!hPs=QZJ7)bLtOcu#A1Z6>_uG`w~b-uE>;p9ybH z!#iNY%lq9-`Rg#@m1=l?6P`=M>onojX?R^GycP|w+k_X?@On&mLmD2b+iH6t*2|QJ z*K5L?*6;!*yoWWspb7604X@9HcTvMTXu^A1!#iZcdrreUY{L7#hIhLOZ%)Iz!-SXj zzD)VM(}Y*5;l06x=hE=*GU3%}cyBb}wP<)D6JAim>o?&IX?S51UP{9oFyT#Wc%)A= zD$fsVcta+M>M3GbqYH*CUtTEiPL;XS9}MNN3$*YIK{yg3c;ZWCVK`!nV5hzYM$ z!y7f>xiq|^CcHWgZ_I?(qT!93@PZm%+=Mrz;oW1xOKErs6W+9jmo(u$tl^RIv06?y z;I$op>hTEjcIT@oGsY!jMlJ6O4jiY+z?2<0l%)qbBafJX9>LE5d|m~3R(W!5W1UlT zs7sF3?QuG*tE#Fse;aUdP-jE!-aQSJ-(Psr>uxC7;n3bzwVhTh_}Hm+u71f?%65Z7W~J-s)it4eU9-HkH>alHo^kwJe2b*@! z*zNXd`+4b?wih>eY}4_!JVVLXJhs#EHs!DMVEOEnw9aEY6K|6q?Ed-HcVYzv#Zn9 zmowz5mbPujLPq^rO9_0=bTRNMqxy62|i zh%TXPD{+M_#NFmp+$3^lZuHuKm#5*;Yr@mG(Q9-o*0|AYbaQIl=ry|OhMPy?l8$wi z62o@tO40#U()0PxuYJDkdBRboXL&y)B-Gxd36Wl-+myzQUSBG{_~^@y%UEtwc{BE{ z8$Cs{SButp+%rX(wYGEa*<*MveggB>oHsY+&dwuxsxIcAd-Ub9%X#Ow%@*YE^6Z|q z7ww*Fy0_`4wrl(|`9&C$iToM+de>}u-bPQk$9C!hvZd)N^h?S*Et%=EUOxAHGhfz; zJX6*)a^iLhYfaOUc-s{IF5?eI5#Nn^TftfKKw)#)C7UzeW`6+6r_QZvh8Y`dx&%9I z<;AVYeS5quesT3#Ki2xZ%d5^|JQIDN&#P#;;;6_!KXPT;+*Duw^!*R!pWi;0Y?Wq; zcKc^m6iGAoTGBd5GkJB}=A3^2OkR;@8Z zOlLmY#+IKyy#lqNhLY{GFRf^vDUxbD+hz;xTRomxn_W6%pZ?leVv!U1A*jXHGG!B@a2_-$~&n3iS&N+y& zn43zTrm-MxOp$c@%xR3phkvNFdbaY@wB19?39W^6j^!dPUjRNo-KI;*)#!xeqAzAgRhPS?@VBHH|5HYLL_nO`0-s zrMW}XGzSTm3+P7TPjZRGU+Lk>=hR%%q^Vb$&cjl42J>j^+zSQ`+_Y?QH{rsqY(Yp#dhY&AI;k0Z98Ud7>j}janv$}{!4dzcFew1 zaEoW>Y#|NXM#KKbSqyu&D4&E)!+n$5HswFK;{3L`q?g2=#9AsZ$G`UV+h;H2k(RBP zwruB4U^_6^G(cLmA~u#$!nfUb8ZCC=7lifDKDn#&Sx`v?D>al~(Esu`p@1Gd!if zziaaq*Q_lsZ#w_Myz?ZFw#~kjPfCXi%gW7IRwStzTW9+jY%S)s>7)j`W{Wev zYca1&NY3BvabYh+dJjcIG1c(TKg9dGi_+Om9p8O9b@_eR7x#PD(NUz@s!t8ABqKa* z>0wB9YZ|gY>!)@sS9^h=D!UN0Unx4LwEEK2f#{b83eQUSy|1|hHJ^Kv?S9*qQ>RIO zkukrm3G!@B-LqG#-TkD7;&^@PRDzT+W!x`ed6MY3Uv*JR7|F+e^nVo(JATwRICwMI z?p;%|8VaDmRv;DF9eIv?#|lS*!{J!zD0HkUC~~YRn34)kNd>2+f-_RVv{Z1PRB*pk z@HWYDR&tz^91lp22PMaO$?-#RV5!zOhUu7{`p#=EMGo;?dbw=zAQ^xV8k#c91H7>qza{uulw<*AHG9!%qzzZEXTQruPw*; z!iY(j1rERO%Mr6v<^5mykm=4=-N0I|!e1fo$De*b zw>)t;uZcs;D;NiDK9DCq%ntXEC>YyddCFcXhHo6^^4Og`b);plpA5X*t2*$naU7N> z-DZ8_a`hFjg{jh(xadNi0^IAG{y9d(VgP4!aU(3&2?=Q8seXZQS)($Op zj^MTWX*7@cf3sitZRyMA&kHYqe!dpw!p8~O`m*`9CG-5b-#csjPyA5n6}e|xT$qb5 zx8y$6_`dAbn15NGao_)rbS|vi?!-J)kL~ms%3G%G_euBL66D_dufFVFCArnBek2;r zzbr@lpKX3`sp@W(Y5+X%MjJG*fAe(yeR=oW-zJ^4NdYDKU-_zg)k$iSuY47G{rJ zJ&PYty&82TTRNAcUw4@1=kk;x^RdM8)D`nKVR^zVd=+e)ZLViI%FruyU#ER0c^qxa zp2ZE)L7{t<;W%(9#|_%&fle9+eD|jd$D&#CdVU+VuzLh;_~d?pKAY?P%@2P$%AI*T z@@lkQuTGfDQMPWOWeeZoyU+Fpa;MdgSnnR||I+xF^uNmC89y2yAHyAV_BnCoQzwD3 z(MZBsUs=`QoQUJ9tr2IfbLRlrHN#n3Rkh0*93LOu=cGGQj2&^_SvOQ$Ke+cUP#r2N z;^9Op79Mq0RE&*>!b3wL+-hiiFd0gXhbG2`BEzw<$dDo&iHwmwQ6izE;dmUk842O8 zJ_F;UNt6!7!U!kg@kAt<+>f8=)u7{Gd}4okby!?07M+IC3Ag5$tP2HtLby){I*ro} zVfHuo`TQ+%XRtZc7x0A+b%vU|Ld~6_ni?4s`Ub6-p|5 zC}BAvl990qCy7cVj+@o|#$-Dw;yU)F#!TDNS<#L8(2W+0ARWtkY;16J0t-r|oW1yl zaATt3*hpp6S>dZBKebS6ujRp`$ru_cBUN1Fpu4xt8w`26dxPG?p-zr5l!#4661=a- zBq^&LO>vURCN&cne@zg>5!}`YYp$-N-0F1)`+B{hX1_NpK^_>@SFP1TNHT3qVpt$_ z;xUgLC+(9JVltALj15{yiJTmtz{;IntHQG$UB;jb z!SuQz60b5A7HYrjMMgGILd)zzV{bL{^utc3a3{G12TeT7gX4*z*m!7(HOa|iOBXFv zCPxQjORi8Jnh1}E2BR_T&$CrY6Z>-}WO2p5ingaqs~EeVC0DpiFsYb^tCodk*>cHZ8kZr%RLx6TX){XYiB!x&ua~nSuuvRJ4liMG&_o#( zTkk0s81tpcN!$i;aV9_o>Y%K%ZV6S%!R~Iqr`_%Aq8s!Df-Q?vesmx*6dF(Bon1JN zyI0~Kq2~JhhkQNR8S?0{SiFJ`jEBS7hEYVN;DN%NgHe4XKIL#?kdDCB z(YLG)e$#_aBkyFxl!Zl^ZnYAQXX%U0!X>?BmR2#VcR3cH%u-S<>A;(Ivwq)Hhov6F ziiSlLAetL2B2Tp$8iVgWHL+l zWU6$r30#VVrFCRU&|qYAbOKYXpRcM^j)apZLMqC_rQ3Rw`5CJ`+1=x_&J9|o4&tVFUhU*>>+^boUjIV<$<3a<^$Yjhw%4H1GESk4vGrLuqnb|YOK$h> zt***Bx_!<5?!yc7CHM3g^xA`o6Yw@ywoETXTy%4z`0C|(IP$;5=u@PNdi$knBOaj=}9FFhw{2q zB_%ogvY3{!@Ypz=y{N$A$fi@XT3OE%S1gxDm-W)A8^J|bM9pYl&tyYrcyKsmrS6(U z0^7cU=9uv0AbpFZDF#_|_+!cJ&0Q89K}+S)iV`_Fn25y}pQ>2AA(=|xqtAsEL{=%s zl0zrPjz*69ea(y0GkLTkJP|$?HfWcbP$p-SIsADv`DoZ+3Sd4p9yPGIN;MlUkv<|to~-K)l$cPC;ky91 z6RSb?r&(hLQPvP>6PYzU^DbCbr?N=jV;=uB({N%%)tQyRhTrDlrN`*Xv(!M4e~g-L z<KKmX(1-#w#&h#nDJI zT46ZdWk6PX>4kYU>pzWx%Pn1LEfvx5Xa!9reNtbMNR1oR(zF*jeWmAF##e2|CJpYI z(mu23$Vow#S=&sQNldCT0!zDPD{VSnD(HI$qvPWSqw2J7+0?Vf0#sqe@@UL5lCv6F zYb8=A!Q|fb7U5wQ&Hfnk{V{Jf#fBaC7+h8Ig zoj|?f$-^6X6l^8k@!86PBPT7vXd)6em^QPds2Sf^i6naQ zT}z|kq9rxt9mw&qP)}kUrxfX%pL*j{i>izsXj%4dKD%K_O-s9n+&BmDwXsDRW^n}< zeak+t*V|ZC6RNHcWgAzTwM0Z!Bo&P$@Y%*9>HtxLBUAcb@Pf0LD4C2UQsjN1gu%ls zOS#l(^yZ;8-#rG89W43oI@A&Jbp^e>t!|HZ5fDIqSVlLNJD;{c3dJgvd7bDJTqs}+?iOZ>gYXF_fn-* z?ux`lq66cJ&|r8lx|r^qG^gaD60x8hXm{7tH<0V4GG-8mLPw0=GtS+Z1Ecsx=cwU) zW$p?ispCtP)Zu7y$;#mH*kmXgUewTt%h=KJ@K9(VJQ^M|dI2bR(;XceTe9>LUGnha z`av$iX@yj)*~`BROE^`l(T#5$#A0q`mCvXa6DOuY9tbBF zGs?l&DH|5u3E<;a}4{$L>6EqJc3Io_6Aa5@T9C*ce8#p_jGqFgFH ze2EB&pMYdHUH0f4@_D@c^tPat669QH3m{`96J{@rW1*;*4;``^?TiQAd15OesU8;= z&$Mss7w5g{om23-{ewjfIN?7gbV)h+lm{k~WSpuq;lBtyazOlcIX7kG^HY8ZxB&lZ zbKtrCP+e_ZE#Hk~)khzr=WN=AWu@witc4Ns2;ZA!jj8Bc_H+h(0khUhQ~OypO6%zK z^ex<{%({Z(`~;cx6kzBX9r7V}>r%ue_eMo)4NZLTRlHanpS^^ITc(AkPos~#mzfAB zV#3k}ORAYPSW9A0-FVNty|5m4^G_nJ>tP>#<(5YLe0=_+lB{8>zT{?afPegyn^*Zz zPmVQ}3t3h^{|GItvEo%l@pbHlnT{GkCjJ*PNZ@0!s6136!rt!-jpGV5i%F1HkJ{NU zwLaZ9Gp!e)9<(`rgc7)Ip=B_mAlDS;m{B>mZ)p!0Fa4d23 zSXg-F#!~cEpK@JoZ5{tnW6u5?_$i`X{nyntEzo`JpLNPV?@EH)gY-Yak-m@YVn zIj|TV>6!3}F|u|e`Iux#CLh))pM);2b~!SJi!QW;a6!8eIfvYVfVVdo>I~pSAHvq2 zzEDrEH{k6G?#BkNMO}uDtSUeqLZQxPFA^ze@gBq}t&p$A6Y#qada2vI3fsb1J-CWq zcb}rRFVNiH9SDZHgYDj43`Rrob*Ut#NjtBq5_^LlC9w3eE#m`sMKCFcW$7bJDIB(WcjRGcGtDVddbh?A>%0z+c+wbe}rk4-I zW>|G6lL_i|-$7rXyEoL=73k|BHX>7mX}ja{e_BfidVJbInc4h3L7%6?+pA^v9O@M8 zsI$r^2Bc;odD*VF4;6K3jio;ENYiSV-Fw|#0k+TBSA_INiP{4Nw{^{}UuR*0~ zS&|T3GLfW{1%WfFzV1+`HxO{Qc>~%|THT#K|Lr*Cir@ES_{0``YO%e!+5_lpf6VOuPeruUDxn zw5HG|BNX&u!h`Nk6x7!=*45Y6SJzdN^+nSWL(`E8hc$y3BGm52n}-&idvJ}1Or>K9 z!8iH*-EGWhs@Z9ZscyBLgj&3Q_w5)bPe)+CCJwEBcYxKEbiE=A-lpxX=4!?zodb7Z z`%!UpVl)*SIDw1R4n}dQ5_B2B$&=v_S*VtLR~#c>S&$WPm32sQDO<93K`4r^S<|I7 zu?;3)dJd-4m3K4ebL%tL05;&UBw)LM^8}nP;1vQc5U@kQD+OFA;8g-H67XsPuMzNC z0T&B+oq$UOyk5Yi0=`DT*9!PL0hbAQgMc>*_<8|v67UTI-Yno71?&{?76F$Fc&mV2 z0^TOz?E>B*;GF{ACE%L`e6xUe3%EkSl>(LpTqWRY0oMq)R={-vt`~5FfcFTvQNViz zyidTd6Ywnp-Y?+S3;0$6HwoA+;AR1P1l%HEuYg+x+$P|50s91eK)@XW_6xXEz+D3F z7I2S%Zxe8@fCB;!3b;?e2L*gcz=z>}Y=0-yP4Hnse!GD05b&MwCa(SdQz+8lJb3Xc zFidvZwqyJLE3!pL`mn()!-`xIyA9LkU@Lehd1;24# z{93f}k!-+YNx*if(D3b$2X9-K4gx^RgGmjxL%tx-hcG8!A;?$20Zv{Z$O~XUCwB;P z2gsa!r66AkH*)eqL0$+2oP3oaUj;uS+cB`i4n=~z2>y+euNLI1;aN_;Mv$+8OPqYI zAYTiQbMj(AUJM`RZLOpuqs|EyJWht!7+f_ww~kdto|0zaIXalW!8_o8S|i z{02dO1H6lqZx-a6;Up)&QIOvVM>)AukUQZ{PQFEuZvh`CFBjzH(8$TR3i7Ss;^Zzt z?t&6dzD9@|y(tP4GTW zezPFI8Kyb;Zb7~qCOLV9Ag_SCIC-TYuLLhAmj$^Dm7KgvkXOM*PF^j@tD%UK*9h_& zcxknoJEZ>93i4X`f1JEdkk`S}oV;F;*TbWnyg`sRz{ffH9zl-dH%{It$Q$7vPQF)= z?}a-!`949u4_Z0->je4hpplc`BFJw6Cnw)8$oIoaPX2m9{(AViW{X`r+$zX#g@5Pd zO@h1${+5%w1-ToZCvO$xtstx+y|>T`2j(G0DiVgTmCx)c?W!tlluj^AD-dlor1g*zQD=51bG*H zl9P7}@@{yTllKVn9yra(ZxiIV!9AS3SCIF@ot!)%$OGWz~KhsAA%oq^237sFkIo}w+r&y;ZHdE9fJH0_z)+*Q;^>YXEbsfgy3!t z_d^ed!_dIt0ocUhL6A5+1V37-rk>0OMc{8ZJPa2(JOUr!a1^FE9D`vF-wl2aAAuSU zk3t!TkHW9X)`{$}!5Dm>!{hJ_hvV=lhwp*+ayS9^aySVC98N(yhbN$t!;?_T;bZX2 z0yTETUdQ2i4xfN8bNEg084kZ0-p%2A;W&ri0&nE-TfxKOldzM+Q?Q!Dr{JfV?Y1y} zr{Nztdd!UHJ55tS(MwlHo_#OBM4!;-voWs8h7dZSr zxR1l{hr2oa0qExN2ceF`AA$`W{xJMHbBm4n_YwFv4u2HB%Ha#}Sq^^;-p%2U!!Zv3 z9=w6WkAR!QpMdQg{v@p8@bAN{q*{xV|4+f+bNCP7iyZz#_$Y@z4bvR{48%D6S?J>M zA3-gL{}{?R{3!en?q;qYHh2vFmBXKduWn=uYIM*q2Clka50(U@~n{g7Xu{@&2A*7sdH7$gm<`0e%h_z^x2#qVJDTB!BxD!Bk3VK zCzePX;KvLr>Dvh3WLQbx_3$Jo-vqzU$!~!7Fs$U~W;n&+8)2NoPPmK1TcCr(<*<*# zTVXrHioLdhjpJ{JIV6(wZKw9x0pDX7&4B)Q!ryUt7hGgmN$*YY0ftGp zULxHL_cN^6XEz*YI7;Oe5aQ&O(8ggIsyJK)n;2HYtA;fUKS1@>z|Zjhg2Z2u*TO$@ zxDLL|;d=NS!%F-b;1Pz;Q+<2jL5|-DNe=IYH*o&0org=LL+}E_WRAQryeEPS3Ic#JQMsW4K7Da!pb{I3lE2g5&S7`qOtuMp2f|FsNnX80zCYY4`0UQaNdTNw^A z{04>-48MutvkX5(FzWvh!FYaz;YS%J?SK>k7$xTr0L55YC=N3`!tfx&n{0~w9Sq;V zaH&o4kBOlEF;P_CjST;Q@tq9c&+rz89gJVj@UNJBE5m=tu#4eG8Q#V)cE&V3Y&>cB z8yVigFgjBCPKGfvDBi{JuNg+;Q~%Qp-^}n|FpP}>m4B7t3WooV;YxsvUtze3VXP!n?q>L2hMO6FE5ja! zrx_hQGuxRuUTiWrlIkM)5ZoZfE!zhJ6hG1H%Ux#>RujuY=)#Vc5@bis4R% zv5}(uE{2O){&X|EhT$HDix|F*VQdVj|6Yc%k)b%i@I{8P^3(KupW!}+KhE$$h96=0 z5W}Bj_%OqtV)%B3#~8kY;W)#0GJKX{Y;NjKIK=P;hWi=*48viD zvC*gL9bov67#?K!O$-k)e4gP5!w)b#%gJRT*C6>2*VFE z`6$B=F?^KacQZW3@XHL3GyF@2;|%|l;d>ZcFQ~Ul0!%2pJ1OS!z=1^rgg|GAA zTmF$GRN|XGsqg@vqv{pDaalPO8JHLe(e==w5*=cd_^K4HZRx|s(~*1PDD^}3%fae#=RMxSen_zU~=FB_;+_G&Dt- zD$qLlj(d+QpLBX~m+m8+qCh0&^VId=n@fXX+!UMzOkHbrU2Ak*t94vG;}c{<>5NKT z^bI!-kJQa`sh#IiGtZ@3<3du=5}S-Aac8=WvwMQ9%s^I{O1q8XOO=7q@MNSD7lGhh zyXg+%!9;9iL=#2A?;eZvOpGRVym*dxaymM39r#E>Uq9XdTTgv^cyu%n8B3053`0Wo zbo07Bo|aBG3#}KIrHFI6mbNzUdZ^RKIdpsGm5*+k*~CZ!v#y8i&xOnTiSC+`gq~Y5 z%>sjz6CH)M1`2Dtj09XrwK^e@vZoVLje)`%qmXL2kZN>7BIQ{pq-ukZs*OUb=0d8T z7m|0GcIa1rmGW&QxPxObDTw>bsTrs9>PM#rA>9M)pf1W zb*<)Hy<=pl;RLlc`KW>y27BjW(!P)ugIDfFrYhkBz^cmWAo!@-3VBkAQSv%7ZE#du zGoz9~IG-AC_&Wdp&)&Phw{e{Jq66>+QItf9vMoEZ49T!9IVP8HQLfz*1VIrtUnVF^ zPSPwv5EKxR1Ok8*<>T12EkEMgj`C=lrcUdoJ-um~v}&5}y*~XZY1*5c zx~+OnPV3rf4xPG*PMXH|`(|ervxD8m0w5hV-Ic)IZ|6VX%zQIDGdnvo|18*IGBL-@ z6VmQ<72WA9y3--uiA+r-7H46x70|SZ+AzPl99kI@LJzHoLg8u1XVde{$H3s!WKsQs zHw`HYPEHnl!$vC5OlDWqd}0Nf!)#(Xmn>X&^lH~+0GBuf^~N_4m>M2cBhlb;cOV>? z2n+`93=9OKfrH`Ez}-U=sjfiy*wkQ0FA7okGa3v`gag4_M>;!?jC6M#8R_f@9J_U- zqazT7J5jh3g*&);F8nu^aaAffyibX!$p zxdl~KI}WNRVPB|)uFkpc6);a~L5-{N?w-Cw9lbN)u1-!KBhJC$yQ9Np!8>{Zj*9?} zXEUnUs|j@W+BkJt`)apz>N#lb)NSq5Vd>P}XYJHu?bK=M)OE<($=VuS*4F5*68T7 zv_?mtr8PPZT3VyyprtiB4q95Hw5=(e^-x3x98 zt*y~*ZH+E#Yjjy#qs!VFoz~Xqw6;d4wKY1dtzlikc63--xGwHvC-=MvB<54u97x+~Mzfc*h;G;X`bOwRc)dG*!;76TeslSZ!r=0At3eno2a86TE}zH?Lr8|vBlB^vz;Zhs7vp1L zZTjXNraQWbn=bN=juhjDhn5@bDbk2jTbu-DVN5PIKO4)(;F<*TB>0E$F)Wsd&7_E@ z4=!s%xZ}r4>u7h|T!z%?5~<(PFuKXxSijw~(|eU?m*;BF+dR8H`#b@U7v}yD4@}bA zMfTKs--Al(>KlBU8aFp>*}AQH`;L~KS6q43uB)$k+wN=kT<71r@A|+EH{P`Wz|C*J zrL|3I@96C6?&&?)cj(rix$X9!{ki_&Kxi;Lba*&&$DJdiW8)KdO-84V+xZ423bt9bX8r+vIGDmr^`w|Z4dz;z$S0vmw0B2TS9+7abSm;YjxHl~Hy;H*Z zprYV)1*V0kBO>9NEN}-UT(br41_`&*0@otpc3I%O5^lEz?z?bb%wIpqTY07l>3vzk zwSjC_?*DHIHwZHP*AH&LFH5*#kYSpeesJ7xOSnZySF?^P425@HOxnIIP2e_n(zMCYRAD(A3ecL45Ef%;-P|n5t#d^t1-?t^) zAmGgG@|P0s7~rt&;s?*S=Ox^Kx6t>WCEWKda8FCPMrc3H;&-ov!}i!Ly;zTlcDWgF zPx3^-nWrNv;l5}Q?$1cLKefOGB;4Ov#IISxy=tKkdV7X+{1|X^Ch2$;5+tT~78)5d z`~A6uTd}~MmvB#7;C@fSJqtLPZmJ*POpjlda4*5SIVcMH!EujCxUXB_mL%La0cX|^ zOGvm^EpWJQN3`FMEO0#%ZYxw8X65f{33mlr1fjcMRe#-*)I}#4pgF@A$9}sl67Eke^ud%vLwf(r0tZt!4LF={ zZx%n80&Bqir3DVA4jXXavcSO3tM%PQq=3%F0Q8-0u+gJ%_lttDS}WEr+-< z7^HEMju#x_df(~*H^X@@xPK4R z&h-7UL)@*mIMesL4srWho$33iLtJBSJqogj`wr?m%25TkFx=wr%;-A(G$HNKhq($o=i!I?;FXDhxd;p$ z>BpJhA><-R`1KdM@Dv9_WCWT$11|F!%|GIB{0H@!;Z_CQ&)eY62)K9K;GPw5u$A8PT)Tiv z+Ti*HT*?MFA>iI)gPRs`Cv0#T0XJ`hTNQ8%Hn=kaZqWw!tbj|~;LZxTj1BI*fP1eE z?t*~J+Tbnj%XMHn@HP_kJ7Pgn)a(1~)C>e!&Kp z5pYl1;8q3PQ#QCW0`6%W+_M7i12(v`0`80r?!18epbhSVfcuaQ?xKMEunlfazCbXxbp(;*KKeY1l%WWa2EyKZ`k101l(`h;9!eI z+E2%R_J6j)H4C`kvcdTU-2Y*NYZq{zvcdHWxZk$HO$fM8+u)`J9K4EHmeY)YgRZnC zZdJfRm&X!!M!-SSWQluLz(Eyai90LcAge8L=LH;GTH-DUxX;<(E(*9mu)(bfxX;_* za3i*6aL4lZ1shzmfcv6=yBe-*;KvU?;NI83rNaB_cDNS-_d&nEqrJUD_}dFaqyEmm-p)RXpKg30JTm0*a7`G;{f2k$ zd3@0!qz>PmaW>-t;5q33Qs(e^_>I5XPBMq#-8<5lY!3OR@p^Zkr{5FNu1W1p1I=IX z?0vlE%^&>u&F5cf?k9W4-&pMj>6|C>l}j&E-!~0B(Xe-|#^ZT?HR$=5k9F+Ww(a__ zUGly7;r?4*t*QCSC0`#%eP{Z2h2YwUVbny3e^YY%8>}@#hZFt1n@Tj-pF|Y4&ukZa{-xFTnFL-@VdVNoMeNTIRAAo^}CJc%l*w#$L z@25S?dXsc|H^8>=2~j`rI@ogmY46jXp%(JhKbrQ->TR5px5`1 z*Y~j3ciQWF#Or(1>vNj7_G$h}glScVt4n7a*!8WpEsm$X)nWc5@)O$^>vT43NV#o< zF!8`Otm#GAis)89QbwYfg6+`!J#Fp1{w2CWo4?Dye+D83A> zC;ad1p6%+1ANqO1Z?v|;R%iKCY+hrGjLpufxT91&r{>e@(&B7lF147L)f|r}786<6 z3rU4-zB0&&4*SNpkn!hu_9y5Z36l)zIlVNX>cp>NURA|T3)&mC_ABJ)<*{cZs^J-U4k_j+n1bel9Z zH|~#@yA>vhg4sjk?T3%Ts8to20=w$4Jn5x*g0gJQj^6gpTRPg2#?+xnW0`pFb|r;- zcAZRTPZX}G?&Z{M!cW9SRXp8QB_$r$QZm<0QvxDH_Yjbhx8^eQsl1wl-Q!>%JSZ*b za(r>gkFiN)V8f@&Df6+cn-pAXQr)8d)^W&h?mx?;haa8;hjf>Eu1VJ6KREIXnYbVpDXmH%%&Zf-ZVt?sz7~D?dQPI7D{ND ztu*#dGtWHiTs{^*QE|}dSpjDI*;E>~L|a!)O77(PMGKTE$#`nr6)Lk!v3a1NPC>(7 z>XEduzrlnouFzu9`gDC2LkqO-3O6XG>t37`T0#}*-mJ3;=u@!%*>y743Xhh9YT0qg zVj4Ff!?@;keP|0xm8E>jL917`A)s0~nVVb3;vhsB6gzJzD~$R2NJ zcCVu*`DPNdL%&O^}8k>cEabwsOx7RmvG%`^dq0FC5Wm;*+ z7`Ln~+XMAqnXguOZK>R+63fPE4_tq@Eb1Mi1*G&*QORXXG$eLDl~|@kTWssQbgfv@ zyOPQ*mnf-@bimuYUAu3q!%>UjL_-w?2=kFwB3i~~pfg&1qPVVfejRizCi1Bgm9!%> zQ9Vi~Q=+q0o-QSWo3ZC|C7LH&rPU^IJrbttD3PFeVt#%JQf!{D+*L`$a;H=-mB3O? z1{|evic^9U5$D(`$Iv(oZdtVnJS~bITZJ{+j@9!<{;nh8&{TM&Qh&-o=ul7Po(~_g zsI;t8s6cEZ&dtcvNqs59;X@tmWk>hOz{vQq%6usk6Bey@JbNmWPh&dGHP0q+z(hTf zI91ABv3u*rfl+9f^9dNpG;19S?#c{|wUvO(#VqPjK@DJ(P%<`FQW=aw=I0Z07M%t` zBL^z{!a{X6wvfO_*Gi-At{l%MU>GhDYmLvR;G&d1886Fa`?t-pLNu|D$fDSqjV;bv zc8>LWAg6Vov}AEVX7@@)*(7W;Jqq7GtRjVF*&!XXXe^6T4@ejdTR8<|nGU0cKC~2< z7fQJaV9zS=<~WO8K5N;Pmy=GRT1v|H@AGB}y)yO=YT2 zRVvd9^jh!@w6cPz<+HMwn?1F-kXRUr3{S6#XwP3x-=k>S>AE*6imICr+z-2jh&2H)XU6K!L!X6ei2Mrh*=B)6hkvf3yX88 zU3UrFh&+B`H|r=dML;%++xewmtUo*O8V3D_mzu zfbDAu*P{2)gOi8DQ)+Z-)INU2cs}9>Ub{Mny3M`o6;cUj_yQ8kwA!|8x+(+KAe0k` z?Zage7OS&t2W|>p(bTOAiCnVPa=6O^thLgWd9`alt%55rUAmUmWNf~brjmY_Z_Vb@ z7Eh_}MbWR!JS#BgW^vi#tx5M;LPuE&N{reT!puQZwH}y$uT*I>@zP4?9n7cG7QJd+ zw_@vAumDxqx-l9{^yHjI)>(-(Nicq0FIk|h{6ULg(KE4)xBWYey;t3}f|60l(rT>k zuu?O#8LI<&N76?pf))b_dIHUgCktC)8kB)_Iu9MhSf-*ZG)6~IrX0p8cvh2T%8KDo zHg+5*v)OzJDobBvVmJhZvdCaqNePgW3>)3AhZbmm)@#+^MJJ;yEmKL@ z_uOLG%#or2n6Hw^PQs*1tL~yBH8>M8y{JxP(=en+r+}LEPaUeV`poaxyZz{fBQ=A= zA$)O;!nCof3{zdf1>XwtJ@&PCsvSLQseYwhO@yiv`6RHmCM@2#9N7icK+lv;5Ux0j zQOR;Do5%S=S&NTZ&SGOV^U#^^35(ATj(m?Dy;F^hO@$|ifNHafTE(D8iP%kaaul!0 zs!|nA#FvmwxrzjF6^d3VtcNCOgoEp$XKEx`l^QySR2_j~$8}PpghHd%BXf@O8>=Y% zP=m4J>gYSu_!yF zIEMJ4E@iH|cFX-o^tfR@b>KUAS!q_A5xud;*p-(I$Ak zitysBn#sb~#r$TSiq)oR|h>CYGzFmjlx& zd#i2);B%|?4q8Pi03BoDsj3xN&u=X}F1FuUpsCHJ<0mX%Jh`*NXI)uDxd_MSl&iQl zb3xVCyOr{sfNyoJW=rGr3BQZWxxD3K1LkNux`^Im$BktOz7H5;1~M$dpg1))gM))~ zJ){A{KZF@>7JXU38~g(lEdH7b8|R7@I~&2OaUiNR+&B}xC~ijWN;bb@9JeqD05HZ$ zd=?nf*JCT}0MUvrtO164KU!pC^boC`BY|>a@bEb8St+{ zj}n#FE|;eam!BHDfED=X)j{ZD~mX+KWZi=CXr1fScV=DVr zLZi`0w5-Qk|3HiEy_Ne^SW~cK93XR^0wZ_u(csW}#6>B)Qqe7HjE}%&ye{z)^x?eB zY%H6Swl=8La;BQG!rHia7rkCMkGuVnNauRYCNY)t4a>)iKb1K4r3{3l#?MdXc~y>1 zl=-Cc_|lLSZTW{w4cZsoJmq_cp< zxWl_OY}lBC{a9dc2HfGHl?K`hTQR~~@rf!D{Z;)?8hr0^U8>%`w5C$L>2E%tpLSZ%18H$bs?+(*@MGx#CLruWw`S=k{ z?UCrf@OX4e9iJKwPeL#PBr?W9Op`dS%7K$pAuTX{+m`gqdtlGQf+|Q=Bsc=eyJsvk zEJjQp7llO7S8}igj)x7h;Mjl~7mG$Mc@!YgqIMi37!6JhYXb$`_ekWKhe_BiHH~|Guz0-R3vm~cv3`8937SHXtLdB z!CZ8*-Q*EaG$tC0fAJ6!tvOEy$D+Z|RAhWig-r&Igw<%|9q?x&ayty{qGd55$FwxF zSi*>EWLzB$N29^R;iwqOP;fLdat|&I>O$X!!XV-%!z1Bf6y^hR^Rm3uhN*>{1q8%{ zj(KsVtXK?b#fOD-BwB30smZa!V%Rh%vFOv}(PyAgdLYva@s5s!!`ib#QMAfXry`K> zso*F$^mO)h_jL7ibhqIyqk6=^boju*lYxd%hlB9)Flh1)E_f(BbSxn-lW%1FFv~)2 zcKRSt-MpNrgW-|jJrJkRozdHcI1G&hqwHDHpDWz?R<}3L)xsS;2i^hoN9)4Ud_FaE z3U;lHCt<4+xHAKTCvz(9Sc~h5Q@F~abuq1KTam(^wzzkJnuKZAbSq7$gK?#299f5q z#}9F%aQ*NQqwJOB8cD7tKLG!HUtiow-{`-Ny5s)F+EFLD*GqB(#p52#+R-4n`y_c2 z#p7Pa+ObJ;Z`?z6!5w$4f49NiE4h2g z6mv(L)WAQZ{~DGKjjygo*wGzxu7+%p+_x6R?{fteupz#O7-g>{*N{&L_!`K+AHY8H z`r)l5-xA~+0{JP(#9K%HRFG?cncnDLPd;UEhx`>};%y*j1i1#-?2PU{vS4tB{1#;5 z-9#n@xduw2(Y=xM8r&hj1(|p^lWPUpL$;AxgWODBEl?6b?rtX+4Dt^0MT6Wzo-xQf z$wLPD3X(L)SCU?k@fH?~9gttO2H8t_7SJ8b%MNc1`8CKdl<}F{0r~SX#JAvHM_ytw z?oq$PTTedCWPGM}fW1G&WZYYQhu25aOvYzu2iS9p$y#`gq|YF4CeH(oA3MMec}n=P zk72n?;CVqkje~^jg!3LaC*kY`zUz5B!%Zp!Up1AlWHRtgQyCIL-8-0k1Cu+M+{)xG zCM!(tX7T|h_b~Y;CigP=dL|!a^4po*$K<^b$u_8{+hTdBJz-EKkt1zTk>+DFa8B|o z=-{@^CT5n7t91D}X@eW7w&*?4(9mI6O%#FU>Ht5rK)vA(MX+Ltw87@(Ds0frDrus7 z7==B%v!|jbwe86VVv8qaw@H``lF>f?7n}|!@-THB#sG74F;ob)$ce(bsHI#15?gFVg=HdO)Teb!R78iI4}_y4BQzQ2t)%1!=nM%WIfdtfM~-e>nKFw&uB0( z5e@`z9qH^mGSb~~WTdkraO~ERj*dVS?nL2E6z<^q6Zm^Ha3mUz-rXCxKRR`1=*~e+ zJP6|ONMJlV0gE64;elXZU^0AHUjX~(eSvUrAhO&^Mp83@z$9)joy!LTbf@_lG8uxt z>BKRaHCN)#4q=)wtSou(#`AZ$~>o)XB+X<>AA3M~BPx z(a{S&u;+X{n^DEG8R)cj>9X|GZspQ((9)&b(xt=7rO(Qtr%>1~$ESlm;`$S8_Ox6+ zr5=0CR)te&nZ@tJg|EDd`FBR# zfU)?oZ;O+_EL4KA`Po=L2G=BzCqZN}iX~z*DdK@fhSY{|lwzfIv>TWuNS!W``YjEk zo4k$n+dVtIS9x}MuJ*jmv)i-J6YzMk59ooOz%H_<7F$wMTUX!U+tj$3ggVMOUC^h+z{h81#%My!I|sB_=vb^kaxk4AJA=~$6vu;5w`-enZExj z;ZB2${V9HMeb2%TQQzl5-pN65=J7+0O%eAZ$Y$YU;Sq7)u)sk#hvMKwkBjg(uU*o= zr~?lfHw6w(a4$N<-3EqOr6Fm5tit^=;GBfp4t-xIxZiY$+XWfmMBkGRaqxQNNMGIp zcMq6}+XyZ83gCDdL787qz_p0`4&d%H;Ugag950LLKl$@O;s#1E-w(kL^bl7jW<@rH7082# z%6x$T7$@Z4F!Jo+I6Q;C48Q;P@RD|#3vlK*rMt67pab;t5jrbAz^=|i2YVgz0Y0}x z1JwBd50k+nK0x6AWBhwt2axCQH!08G)&b-R9C&q=P+ww2(yLmyYCi{ze(2|)$i>DxT9VhV)zn=7Mt^))sCl|!*qaD&vKo^5{N z(lgDdVe7y&WRb{==W-sd54R)M$+B$=oP$N#d_v9+yP8?(`2 zZcG`%cFnpBZA?96U*B#_n0!0|$0l9wRej~DIOwNcS2gsPIhl1#ygD;Ed;HG#RK-?$ zc@VGCL|2uLfA6fTXn|RnfZs>FU9Wh=*Zp)TbrrNczBR+n;B*j}cnFxir1;+i0&ZM9%88Q>jpI_Tn!fq-t?^vS)mdESs8^TPcF~Ah zUCLETN+g<0U^aCrSB<4fAia|)T3yQ3yiVuJ2lmZ-?Sc(y(UZ7fHD(uwUdtmxbtzXJ z5o6L^q3o=-o0tmusPFUYQm$$Q&jp4m!6JOT*`-`PVPX|{NvFK6F6F8vy^8R}xsaE7sZmvU9-XVvzSaVb{~6_8$(gtp&=^Hp&vSH)_(U^Nq-%>o0gVABGL zt6qJTdU)+s+r4nuM$e^OEv)m@$6M?zR=KS;pPVqYf*j|)Z1@CZ|03ShsG_J1tvX{X-pzXS^*7E_1wY;q}AvCtOhj!U`9ONfCgwTdRfpvRO` zro0EhrCb#raIH#-vdz(93*%@NIVF<0t&P4l5m6RHiTVry`DOq!&RWG+(_Ln<*K1eT~ttLHVAovB=JZ~ z4V!72O>!##K{m^9JrI|2RWK-TfCXA`d*eY?xsS-u(BilOE!OM&U!M~50*%2h)_(9EGw%2r;*xRk4W5jwX> z@zcPIpi8-mRf}j1^9_c}d)Q0sb17GOC#MtzxlP$MTYXlt8s&_i<>e^%OfQiO`O&96Al&e5FtGJY_s#t3k zI71m%t4q1s)#XyI(sfWUI%eAKD6o8%?rapWPTN%3hr_p8Q*U%IqWnnGAgSM~BF!`$ z1=7J%@8m_XclSEG?ACG2%6S35VDa+Q2m zBs~JQ45RFoDeN=ZSimPRacW>RzzV735b7kp(Yr zC+&ia9JT=_Bee^1*!l%`WN+DNaQ8~?Ued_i@q`?fc4+cdTx9OM zisF|9J|q1APE@1pmE;;SDd3UA_A>%!4FQhS4+}DK*c#pI$ioKrdda<>EF0V#B=-iQ z8r*%7yN}#yaNi`kZz8P*_eRORkz8SL-z>RrCLV)(ljPn+{;rTEkXu_M_bueS!F{Xb zzLk8^;J!_A-$p)QaBr5}o5{Tf_wADVcCuh_-yym0Ajb^uEs}c+88o=>l-zfc4uks@ zlKT~8m*DOpSCcordg+6w;TrNk4f5N_|6`DMlixSU*OFf{$a~294Dxj(Zjk*XVvzR| z#USq^R~Y2$$-i=fC5Wbn1jyeRm- zkfYdRkc&Brr{H-+Jk}4$QT&VG5oK(Xb^vGeBTU9R8##(sn2c=+~I8^{{!+D!`H&wLS8V)TM6>Tp*yw#JG|S-2brwtYbN&@ z zbB^S9Fn1tbr2gN@WZ*)k^1GNk#bn@$qxvVA{B9;6W3tNRJ|<5yd4$O^CXX?BhRG95 zjx+ggCeJeY4kjmHYX>c7$pS(LgpN}0EA_Dhx-)8PWJ3TZXJ09g! z(-=>a=p{JY?x& zX@gEn8+2OQ;4Nh4#)sFf*7Qo;yb3d`>f~xo=MhJXI;i6=A7XBMPH{|*ToYeDasT&0 zDvlI0ri|h_=)bHdqj&)HaYpf`EnBxWZ{N|f^NMxn7Dr-Y>~muu8;@@ILAPB$`1KnA z5^>PoG{wCt;jFmDzainEJ1LBX6?Fd>2?yO)Q{3-JIOs;3a+PDe0jj4L`=Yzx#}EFB z_Yq0oX#n^+2+rIts}k-v!3}N5500CWaNh)g8SV}V*93ACR|aRUuUEqD0(qwi?n()F z3&{BX!w;_SU*HBf>2|rz0{8z)xDmjah5J4KI0JQhj-jn78ahY!hIHS zPQu*@hH!#=+#&8q4sjV6yKoZjw;ke+K?UbT-%Ad0{SD6aecmB%zt5SzXB^_1fk@s- zdQUsVU2=$)6d!tw!e3st@y0R0<&RP)`iHxPLE?2f zI=nPPNI%#R?_=GM`mjFih94wRKbl}%0`J4H4S_7AIPgZUho6YsE#Pp39rc;vZV_-e z@@|E@O~7G&WQ7|MaL6lfg?pEPyT%4LFW}y0gS$__?Y6-^Dd4WP!9643_SoP)BjB#H z!F^f4`E7773AnvBxR(XoJ{#P31RRzTtNi$pfD72*nxJs<@^^y`ZnuED(FS*mfWtP( zDt@;KxcxS`5dn9=2KO!jce8-QG7C+Re#`@|NqA8C^SfQbtt=997V2nza2%dNUxwe` zzeLE>T!1sjom3Z6xp-Sz@oPs%PiJ3uPghU(LBGGFy}d*D+Y6K2{GA6o4t7%LbmIfz zks%Kby0gPW_Un4_)<}Xn)L~sh!0kG+oAiGvbND>`#$RnGnZuB$pMPP+v$8EPzUFCa z{DZ6R*pc+SesQn&jf*oc{0sd4xnbW6uh-UmqkmxKT;G39Xou&)OYm`Fg{)oY zY5Jk(_5Mw(guH&yfBq8L-u&gvVb9uir0IubEwbtT1a*Do(y9mVgFXL=T&#)oul-x5 ze{FTzH_h+uU3QZZ^BU%%Pz#@ZzrDnw(i&h^<;y`jFGsZ$+xw9*83(1gCAI0r{VY0 z9wruSIh|hJwj0B|j9*)TR5px5`1*Y~j3ciQWF#Or(1>wC=Wd)(`Lzt{JK z*Y^uv-;-Y7Q(oWGUf&1c$;Q@#AMb&SV9NuiJ;xhc$XA1#?}We8a8JzNjZQb#uGV30 z4EysA+b}mKf3a7h9WLi|_BiZpV73lGoA6!E>Mh)4LE)_la1JleB^KZ#%I$OMY&_9O zB8!=&ydNySkXX#;;NuqZro@u(z313?RTRxXNvdhB<*X|D|2`R}X~JD%X;=win5V68 zE5aG$Tw-aLSQ@CTaqDZBSX!V2F8S2Rt4K6TaC0W$bycP$>J2xXbVQT2cb}O z0^jilL>EYum-4CkjnNGB%p0ayIi6UAO#|2Sk>gqD5=#r@mQE`#T*>GXOS{C<8Yy(Q z{c~^2RqPT=pETzuW=)GmSe(hG^Hms`>w;ydsS=g6ZDtwtxWv-t8Apwb#&L!dJF0ph4^iG^gJ2EjGg3TG?F0r&rES)HaPtqlpF0hazjdLU%4)?Wp zsvSM5#YZ~5xw50_L{*7=GLeOE8=H|t(-AP3&Lx%>iIOwv?79_7Q=VT8K#8XpGO&ClyIzl{O-Pxg z4Gjd?id|x9lV;H|-E$^AZ!zUm&}z;3Tl6SfQhy^ow@WPT5=&Pw^57Cn#}*o2S(M-PJ_*hKN53aOpzo~y``C) z!L#I15(Pbqp+uA-(lpUrIy!Vkyj{8ljx>ibr&LjbW{1>Pq7R^ZE-OBYzzJqXv`Z}AIyf~M9E-Zd(k`*IKF+_v#M1w} zhVQtGXAd#TUP-QzoVL}l){+cokQ8~qoQA%8`Uz_y^t zjaszfuO@FUir@3XKJo;3QjM}#l4}gSvB+Dz+2FsHtQEF=hxpV}3fnT%x)d1U{X$ymmaNA@#J#+|5l zczxtkaOTH8rkl&Kwf&n(5WH6~UeIlfClovbMF8;vApms;5)CT1F!@F%1BnE6zlq7P z?KqY9Guh8%AT6N&_c8fqCI=vpN_a?frxxgB zqo;CHFfCOLjohhy*VP$7$L@}VRB+BG7DgtdyNUeWi8#z6n2OEJBSk00PGnPQoX31P zn_kKoJwz5$5O_AbqUIATc$HYrB@5R-75tj23fo`45t8fnLxb@^Jq=ZIw z^$ouDrzb?7JZL_2UOMDf!FG!u{Q4!hA>#T#=5C1P*Dpx8+d#&4jvpNNMYtjA8w6P= zmw{`J`xOcId60L)j~^WO2;30$y$G@yE-m3+2HA|4?udkY1LOkJLxJ-Onn4;aoaoUA zk;roa&KM^=WZeA@ao87dqHhk`c_+AU0q(RGCHmJYe(#2Eq7!{zcZeH;j55=QJYhTz z7@;o%j^`=L{2I%Vh&vAs$4vOhx&a4C)Q?^7B4h&Mh#XmOhac+0e$@5w6M4px!1Ipx zp}RxxBhCju8Mh+fu%~Q=dtAV6w!wW&z%|+6J|*C`*x;TMaM*veirgqhy*GJ){`K4Z7rUB~wQvKxiB7UjBFi8gPAZtHIn)^2GuRZ7U*X(V-uE&m?b%~I^f!Kxpr~dZR zH&)4O{p8psKRJ+meBkKUNZ_eU_5Dv>s_pmrpSn~>ZX6=NlpI2zO;pyduUflqTOIgc zy>{?(dK2(y|MCu?*eMRD$xAKN@f>W;l)2}g!}i6H_-e0;r@O7ct81vwZNr? zv5E;?TIc?G`~&CyIsJkCr!Yptm;BS(mG8AxG9+9-I*qaMo+bY0Us-!hyAFQu-V92R za4G$sn;L#dzW>nKUmp6r7=XLX63zvMfkY1h)u)7t!n^LuND z(Z#d(@fti6e>1*Z!qMQ*9B%%?LuYGg9(rjWYN>!Ukf$y+5dSI9UJt~FoJkG&X?l4W z&Cfqr_x>$=zP7sK*?(DWUWIbL>+65}3R$ab*tB`ew(TwO>Im9B@bkj227a~htAk%X z{4iu6{N98gA?;sy_-xZq9gT%%)oUY-$!qV7Ldk0m`KGb#+HhjDvQ>2B3DXM`I z)Bb#WpSK_F()`g+nLYqS^E7O26kJHAm z4`Lf&9p?Hyo8ohU@4;{7bAjcNAJcF#&~oZ@!z1;N);(7Hc+LB14YB;5mQ!zu9q=8E zA0J{DF7IRYypJbUK1W!^*??_nhm?;;Mx(tmk*YWof0C4sQlhI$$G;EmM>(Ti+DDi6 zQQvoo&oBa_OTPP)V=^nYm7x6&6k-5u0-#|IooP&@nSvU5V1?e0yRizdF72aB`{>d> zF3lQO{5yYY%_%>%yOlncjNnlym_SI#19E8}%~qjQmth4q!gb8Df>M|EF|BH4TCfQa zR+=t9Dmy1(@lSQR1`7Ccu2GA9I!#)6?#00TYfx2U&41Ym#bskI?W0Tk=+ZvM;t7qJ z5lAF>CBms1Q_J?Xfg_5=d7y<8D~-ClBGEWnMAZ^swSR3es${T~amUD%ScxBPP3y+! zDM1V(P@I`0#=hhh%&&QMX&?2)$%UsxGLlRCxR@8o7x@R2l8=qPeXi)+;bUs!*QI@o zyR?rIX`xUjy0nkR{e_G89L=BGBABuev-oUM49z4@*=x8k8AX`TzwSe2U zTkY4*RN$L#2{nsxTH%)r&%To5;c-;yfOTX^R>zV6+mC2GX3_^VSSM_6m|{F1zGF*_ z&Asc@bO~qJZ$Fl4WgiO5!B+0kuA$MRZBWm@f7%Y87rdgWTPx#ktir3aWElb|GhKQL zUE0UO)-`(XP`8d5Ayq5oRGd$zGo{M72{T{8bAez`yVtrg8cV!qI83SS3x}-^{4j4( z?U(ikEyD2%j0|C}xU`QJ0}1w4*J>V49H|VX)A<~{8)YiWLQ7@J;lv`)WLUK0WyNp^ z_Nm8(>#=-F+U3sK)6DBlm-Z1^`>YvIxP8X%w&-M(m1|SUENm}O$)nB6)BsEiNMt9| zOP1Y5NAZCvrVHssbt0S2r{ig>{;5M%S&P{dj=l4bI91qXa5yxv+^ZsAja5I|QFMSN zv5Hu@w2$@=)96UJ8tYDsRN>n|*SKDKT-wJxQ0?)yB${A!jT6DKU==3T^|-W;F72aj z>x}h%DxN?t%ADfTKH_&iN6nnUZu9BbtU42$k1fWlX~_*bUD`*N_OX@D`fC*mBxm&% z9$Hgw$(&33c%mA+;WQYR_OZ|{5zE_rLS@CPsve4UL?W*w;9FhmY!;zbqj4Iuqs8;=(mop4b_`ZB=OZ*ugEz@sIdC-I+DtN$jY(g|oad0Gz5;z>g(b&<=As!} z>l$yD_EDRkS<b^m27J9IIw5V%}Em}YzixHMvdb$PCQiFb<^1hoj#|!2gPhC$tJ2r9+lYAYzp=h z6PCV}?_CMr*?p)NSkTJV!pRpa_ldNP-R;%+?==n)IZ8i|IfUQc)mK&chuRNS;eRSf z>k{X03mRb}ZF=Wm@p3k-|pV4b$91?`#-hi|o}-e|K_ek5s-)NfUhW*R7UVu_)E zqS(WlZ(QbELEM?oN|P>ncWECJvr1wSHeGOOAE8PF&dbm!C+-80)iiW4s~{eUM%1ID z>cE&fFsgQTf`d!@=+Zup4ul7V(gT-;f)O1Fhc${+iW)c)85vZOeJMH>90iA-&c5!R zuAYwWwu4=QuZakyRXq|NP+_5yIvj-glY@qjL2w^vYkB#LPDG+3!MnrM7b}x6lW%1F zaAZup2du7<;0V1lGBFhi-5H)#2g4)5dmv7sJEOM?aTpp2Mu#cV5H7}pwZh{-7kf;_ z#IieY740MGY2Z8W;@Km~UP-QzB=04EED${*kL8z`jC)igkL4Eycg(*}8{EB;yO%u6-0_4wmPY?IdQ9`w zy}-Ds$;jlR9h$teD1JY#;|MqdPoq)xN^%W(L%<`C<(ME7;BEXlkdd1~J8H>p!5w)m zjrcn9Lo^IKYJern=w460Zg6jq+=189;O>*$edNOi_f3-fCXzF_H%jh}0D3GNN4DufGv_Za(&zYA%>+5gP=A2RP2^@KBk#iw?-sJn zAa5nFK>i_qn!0ZzlPIub2iSI4k`GF8;}y!DqqiJ&UYJN zvY)vRGr5<^um?S;CSEWe^?wJGyP13^lW$}42$O%7$)ilZmC2AYj7Op&t zfa*9An@On)iG}!lwwpxniH3#_tKnl)k&)D5f^k1jhC*s^VxV(^erFEN!$il>!YnyF z5gAt}Qj5VMhNCwqg)S;k=@rshsD;8o(B+WYBj4(lZ*<8wI^`Q3MK^lXj&}K`;Ra`R z?l=h4&bn!66ys{w%%Q%Sx!HD^9lg`JY?z8Yw6Nu>C$fH@|Lkx)2u2?cTnS47IR38&Z`coys6gpiADV_S1Ur@ zZQ(@gZP~3*XBWFbeJ$TCUAfWvS@vdC=gGLj18A)8ZE&piv_TXqk$mhp)b4@6QZ6w| zE+6`AJHqcm!*uz?_j029mg>hgQ>Jg|?XD}+w;%M?BGdP##?4Jzwr*?QzRr~2_1?le zAB07qdrJG$c#Q}4t?~FFyqn99*LdQ%k1@OOcp%Pig1ZUsVYvKw z1#o#Tz?r+rxOc%Af)m^Yhqyr~U{3Ts2e{J?;&&U2sXD=(2i$#5^nuZx;GT1c>)u4j zGY-PN0Jx7hz|8_lx)b|-6L3z_F|}D67vMo#m4l0bGYj`|@WB0`j;W?X*+dzN89l_Y zE4*40k_izH!R?QSKCtGF#(6;pH|@}1>99OxD^41<-tnd z;{xt#8{EeP+%-11PYJlU+2EcNaJy}AFABJ8ZE)WdaC>ZUuL!v7Y;czZoL|79jcVY> z4FE{(71{@YmbyIfYE`LHJwO{2=^oXg&}3Ye{NI)9U$c?W{4o(@2r# z{iGjLfPC}Zo#SsD{seHzKbZLh=nKN%`eqOOg>c^c2?#R?e`}f_gukTuE15#PuNfwR zS{mO%oC~fk!?n``-}7wOQdB@}9o@h3_#YNfyeewY$W z2k^)T$&C-4-8Qs3)IF3MYNwp=JXN2#)ZiyKAG+}Qp&e_Unk^S5_I%|k^4bUAyLYX| z^WZ?!x$!st&wT&)7Iu!Wd73^xaKm4dbDw;ziG=sOa#h`HXEOe^8uBR(l>t<9?O@aE z@U82b$e!_6|L#7|YtP(w%UVs-lVPgoy@1%>H25pK$?K@=TQ7qJp#bbY7u-V*wEXpL zkf7NGmy_t={D! z{At1bYW~7QXKROe{_s)+|4UA%m)X|m*%%&hyD--?Ke4aCk2~NZ*z&;Bo?y#;v6crc)4ZPH zV_$$DLvX=($RP%53-%?a;U|_aZugCf!&w@K_noeJgz}Kz>z!(O-&-9A{B9a-VR0B} zxp$@IeQ${!0uU}go`DJxf<9gUNZq5gkJUU5));76@xIuCk%PnKNMBcu^lU!vm?FJr zX}CKIpM$H&g3E#;ou;{}WW?kCcXrQq^~|;ZJc(r&Kx}P|AA+R`t+@epokxVN5-J@NX*p47d{W+Iz|`2L-duw83hm7qrv)DB_0t55*6XTF zNyby_u27j>ip{I>q)U)4@10b}<7dNWzP=g80&)q`%@)>Imth6o?sd$vf>M_t-6cpL z)m9=2tD(y-vbc+bOOWmoq`L&^ETlWT zOBoIy>M-sl;v~9921dq>yYxBsrA$mrSfr5dkcCDvcP|j2mvXmdeJe1Ro2x0fy9DXh zM79#4x=WCrZ_VQRq0~$X;zGT`$!Tqzk)_?fx8-}!f>y`5v*a@!WQ(~92#oX+vMOX?q5*esY&+@`>VjezfmDJ)A zq#Kzyis;PEEm#C|3DW1%*#&cBvF$?jhPr6GUH#!LLYCw|FA1=HE#cwmeRS=!u}hGS z-_rG5(Q7Q1AUzSwFTv+kZwsW_-g1&xOoz3DQlh zOo`Q9f^_)UVNt1>*^Ip;F*554iYMn%<8;_AK{~dz73Y9b9nUn+h0#PVxel2*273US zjaJ%LSaOMQ3DPa-E<BaTX zSRW{Djp!e#wAGC22ridgIw=X6Lxi;;geJ2 zQFXLi9X;qIN6dKL&7SiTpHGXOd2|?ci6Jf}(UNE6H?LX&*D0+nu3oP;iE_R47$3Z% zB_O3uS2{Y3dr5etC9T4mYP)0!FsGDfq8BWvWvOS(Vuf#z*3o7xa6o=s8F{JTQK=}N zJXn_?-6cp553=IOcP1#W)N@}hLAsIHJUCRL9gTG1E?!WE0WT+v zk650>RkG^VOTD2ZTBel^L@=Ujqx-XAW0WOSPs7}m?Re3=iMUQam9S=|Ff42jMw_2&|#y9DVm%WcDo zc+Q;`vm%c!L3&r0OOVdz$C>s53T)n`OIZQy^u=5D;qa~2)EjL>%a0@tlKQPG(oBO( zkPbPZ%q*qmXJJ1(=)Py-FsZJUW>_oG!@+v=L@RYxdJoPViY0nFl#{8s6g8h=lIGH4 zZYhIbn}N4HpUCC4Rg@d6-6crZ$3NozG!gwN$x)Ks|NQ?lKUp|Vdjo}AT_{WZw$YYJi^@3avpGhKgf8^ zwdV}7m)y!^EKkU<{U?xLh{tCP`L5v>mGPNEzUyzZ_~SE# zeAh2A8TUCyzU$|htm*TSXPJ!qup{5~epJp5Pv9B!PT@I7X!$^W$b*jeF`vCR6Y`sQ2ECtR=SI{A zdZ~WYi!$oPGw4mi*$d=8KtV&iKqNzD*qEQnKuSbqAfll%kP1<`lgT$Sxr@pBncU6f z0F!%|>}PT>lYu;k>O08feGrN2`J`c^Yf2}bPc0;5j%Rd3c2Fy~#0qTPt@Hkx`A#eX zNwqyB2D8fzT1t{NYrLuj-c^Ao6l2WTq<^ZJmnWw}>d`FBoSVp|^V;6&NQ+Ew$5Q#B zbT)cwF`mq(>8)rYKZV(g&Tu^#%WKz%h5K-=-w#8+B7^cMOs%4x!kCTv9i7U!SEMpV z)5E`>j;>f&XI~MMaVe~k$hb7xn#Z{FC(jj(G}yB$T7*72@uh4Qo&=3D7^eq<{o80M zUQ7cudm@$ruHaJ!E@7!mBVjOACEb^qc@0mjgq5CF*;RT{FCS`JJ1Si%5prE}`6S{p z<=2JsVotA{g2sjNvl9$iJ$dav^A@?7nC zn`gIYpC{n)(#|CGw04m_wO(wgIlb;W6YGNJc4)uhzs^YuO)Bjh!igTW>>QAAG-=EY zPaJoRgu4yg>P>K8fO}%N&~>1F84l(8J|y8@0{N>P1ZR%J{+Fol37! zBcFDFd&wbgqQRNIZvgH|lW_m15La}b_7%z;%3vmXybOPNn()Rf;HHjJC;ErGeFG$3 z2GHR-APGGSO3?oNnQDgX--n;b^_iU2`qG>q6T^id$kP(;Q-C`I_Yemrr}0A^_NzsG zeF@-(g?os@a?SNkNVqeA!}uT$Or+zwCET+D4#VO4u9t9U1zeL2?!17*>d;Ex1p&9! z26s`w*>S3_2{=r*Rk&oXU>D@Yw8AwDID9vYlEd?0Z;w+B&tnibICKur zJ>+dg9G>3D`1gOD@vV|S${cR?k^cH&PjdSjQESfudEsGTv0PhyFEDw+HPlmmUf?}E zeK!2PBNNDeSx-4V$KQCL&X|dJcMq>7o8MSf+b?+b)=~sv=kWK>Pki?I%BG4fg9NA!H~sY{K(^y$|)FZZ(ZzU|VT@wJP4FV=qL67hH#ruHndC=!3|MR=HL z+%N{)Sq!eZ&^$sIQV)ACgxw5b!w=X%&p^n{a>z_8#8cBd4N(^PYI8L2tuD-iC+04X3>gk9Zp%^)@`_^*!$Oz2ED5!t475ukT5(?l1EhB(Aaa2Re3cO>?mtkbNdRcVR;dt(UH z(~U*iqF&uzH*=AEAZ*Nmd^Bbz#>eM#6gOxbLM!Z(y z3%L|LK*IVRdWTQw&W#~QTii$n!-y^;WzCXj7C z$2SuwZ80`s%rQ_X3NB4xVZE4Han(sG3R6wMWE#_7h4yx70$rLwm_u(mXTIDb2phCy zXH%REEq8Lg3ns8m^5W{!1e&c{s4l|_jDG7^m%wb#Rwxw-%(|s~%7WTOXp!xzIAi$| zG@s1PZA_FwG2hZ*;{sThoP^@NR$T$;dyHd|kri{;Iq zHGypqFiI#H8!HK%Pv!ITi8PG;$!&T-o~2+2SmM*4?Y7`IBe^%MFihcv#XK zUAt&x)~m#i*1T+t9-V!tqKIjOat^(gN8mS`UO5FHLY(VnRw^%)audL}y0m>)(ranP zt?1GO!d~r#hgaWWQ6#Yw9~F3SW5c}8OQ)$)hq-IxSBbz*lj>Z24tEbPSr+XSf&YP& z^yQ#XS(dO48~g?xE=`~{i=s;tSRf}8p0_1jpzO5C(!lhud2weHf3}Vaf^0T=b!h@A zTN>7Ru&qvsN=`=M5V^Vai;(gLQhI&EktG4PAJMoLX=?_TCeW}|fZiy$G=VNnptfCl zF=>hU16?ROCKM9|roXB@yEK8eR(5Fu#W^#217dG8)?IaJ0xcQ>lc$-#SaM3f$i#3+ z9ZbYwkzoaox2(;j2~5-OsBD+1WES?XsKUSlFw-EBorJlSRnfs{j9@CRS53$1Oiy8= zT6qs0Oa!f_#GrTkNf?eEeT||4*3)K}t1?V=1=pnsbZG)zn!r!?HMJP?;AP%x;*SyYDcAgkyivx?sz9E62~SnF2aT$(_aCeZkD?$QKmWM+l; ze$E4E@z8N+mnKkRRp&e=2D>3gT+t0a0_Si;!|R!7T(8)u@I^6b(Ca_T+@mg<51 z(mA|rGh2J+8IG)GE=?d?^v5>iMxH@#AD1SO62lk@s`PPOV2*JJbGq@rpqa7;l%?LK z3DoECTW1(!q|~m1kYC6Lk5)>-&?5Paw+*4U)WmJ`f*WdCAU$Os6ItfNCW;5E$vK57 zkyfqHMsS8UqpiL3l?W!ENq0y@95+F8%z^OHVJ!_7k6Pd`mdwz1wMv4 z$-SPs^G3p{_C zyO(5`JMKY^ynjajH5v^5=BYa}0BDCM7nlGvxv?mIe^yWdgasaAl)aK%L%u5Dk@s(p zAS3VJHjw$A@o4{71rh}00W{+4$kz<+^^$u%<(1=UssUyKqyGl-Yl45|)qB(+H<5XR zyoF2}wPVUr2Jf zyn0w78@mZX&W1+dd87P#!0(3kY3v{bDBDP5JMh!sxrgz|0iWBuQN9&;>F|7z@$MZW zWCi7)A>;`>_i6ctdUi1xd1%nzAd{1D_U>eSa1aS9U%_M`exNc$Y94Vw+(6|3ll@G- zfyw)rd?S-N-`q`1ej6yMo^OtCo2;Hl#ZSnTak`_%;Z}+XPGEo1ea4fC_z86$)@H-* z<3O85+JLtx-dvzZuCZE zN^nK$I7EejiYyzMnn*0p!iWs)b zVU3n97>~p5?fN|+otuQM;A0E|;sj()JT{-mYMwOLP{ z(^SyER{FjQxYG`B!_c>Of_n*YPQvX6gPGwTfVl9uVzfRFIQXw0{CXMgh`8s#VfLsF z)7=)~79>$WcE5{|ix9`%aA!aKP#>0yyWm%NV!uvVL;Tdol4*Vu`+E=*%XO2^P z+Pll*5bHbG<&;Bg+2cwWD_ z_cP}nyhH*IUfS8(zx({>ruYA^KOcXiKZ98L_xvl({hBWFg@@02D07&mv+#HPjaAA# zRzqDiOzmEu|G)hs@oXM?ao?7`=W7wIxg65i$M*m5f>+n(+yAd$t2tZi|M^R`uVHBC z{(1ZZb-;O6cZcVVi?Qt?&otg4=l<;wDPiJMHy7;`Kf1^*QAn!}nu3KR23l4Bvr+Ee|~H z3AWsqZh0WoLjLS6i38Sk{J?f%8h&Cq-iUPLcmY3<$CYud&9soO{@FCh8y&uwW~`Ur z>M(hG>~frCkHgX#KINf!vJRgWp%`c3om9C4O#e#d9dnwUTyAfVMyuihyDT`(v_w~x zj?0(NOwL@FzYNBr3=gNr1~=##VI0`rPFd4F8q37@Gs-7|81}_<|>| z0WixleFu3Xhu3V{IOnZAuL=|vx@6gT`i#+Lv%xA%G~1q`V&B#an}xD&VK{AnDUo@q zs%RKFhH@v@Rhg2Er`BDe%U|~Yv-d7=ZXD;GV4-Ko0f!F_hm=goG7U*1o3e!Id6Se) zhnN`*2O{R-0fwafNDl_Ua3Ep;7{ClkTd^sLdf1j7IqUOk^H|F{uh)0${30jTo|B7~ zO5$Xli?he%=gaw*%|lMIyY@PpAD#0<=ii=n-&bALs48?f8jq2kO}E5pd|m(gs_Lui z>gwvM?+=T6-Cbw3(uypyvCdW)YpytK}$EMq=@nPFO8un7{R zb)+U?1$KM21`7Bi&F3$3H>DFfQfsloz;V)gOg&XjQwCvcA81`C;FMim-GJ3pOg&X< z@GN#q7l#QB?jHHWreSm)9BwpV+Vi9XNXCWDu+164)4l7O3#Ne*(zTxvszxuBb6cI$ zRg`ymwPYZZE35-~DrBpmN59UL(WOkzHNSw5F7RNLl1Gbd^6 zZ&s@ZV(eAh!#mbW+UC$q&QAmK6!*fo&KK21ZH`&Y=PxS*F|4<0rUYqTE5q`RDA0#B zOvWyf)STe8jZMvVQkVDEX`4Zhx2a29pT8`9L1-u3e=pQ_5}T)9NyF0J_F36-rHM)v zH)^-mc-XfApTErKFH044b2wz*l9-DP*FZhDfnI?XcLCPmowIhq3v&ZCg*5FVfuhVE z$UldBL;3t=_I9#*afv6a8Eoqj-5xad`QkmP>%>hhDmJ?CMz*pZcAV~V0Gm(g)}neV zmXx<9%VlLcybcrtR8xARlBCxS8ghRvvmQ%VNBZwCB&BHmFOLnaGsG`bST>ko4%W zLOQ?M7UknoTct{5)0^d7^>Q1A;VN{K)UXqpeEu@$J5u6n@%hVq{<7K=(PN|W`OBIg z=1O;+9Whs1-5y;cZp7h}gl?x>$LYOoPXK0q--4f+T(ZGUSE0)ZQ3O=t4@Vg0Y&1w}LuP#BJ0fE<$c;K8nq) zNKNA6dajyXEvCv2D?mIAq|?-)Pdj;H8uV501=PlU<@1-R6Pui%%)zKU*yk@(7Tno> zSgZT8fEW0ZbJKmJWas)|8SL|yor70ZbOzSQY(T|ka)jBvrQ4XO^Ci^Z}`rQ1~Uw$BHT8hrjTvthFOG|iz?{xjY~ z)Et}(TO=Bqw>3(j)~b@n^7+er{<7w}Kda@)zD<1oGP;Hb2GkAjb57;doZWdW9a+TM zh^n7mOtcf-=P$!&xl|i`v7^sl#vg$7gCEOaK7W~=kzif9&tFys);8VZZ_|DLGDEzN zEDt%H_{`@o^ZCns{<7pkfbW!xzy&3@w{nQL^G_jb6)CYNJz zoC;}2hxJ`(vrySA(aj_oy$YlW=9bXy)vjj?;B;ZySV~3>JR6Y&FnuMBxdcq~fjG0c zY@kp3=)6fZCi=Oc^iGB`HyH(>$o1s&mxZU1QDH8UoHeGnP zG?o)F1{&qfvLGfECF}YLINrsE;DV3 zcr?05qf!*@G7O}RNF*b35HLP+Y;1gVe0Xf|=%^5DF-GG6vmegO8?zC3ft7j0;5w$x zlUa<_NCVlm$b2Nea4I%0H5p3eN3Za9VoXQlkq049Q>POrggnf|BMHX!_Y=ooHpod9 zz^5;IK9^-pk-HSRTakAt@=itWQRJW^?;`g?e$bb+dF&!@l=63g{Gs5_9r?_mBmauYm<;lj$>CirA13cW7eTN2=7Br}UBKVP4^!S#m%lDC zJ>ct-WlfR0$X{VW*nxay#|0Vr$_@!K@{`HoJIMEHS%&=WRKjfA;H= z419D<#`;A5vu^;fhVLdn0DUN<4{hW(`xPc*o9owhkpg!#O=UvfqsY^WJfg^l75OGb z4k+?>IN1P8?;DEzr;7X)MgHFu`O}L0Aw}L&5UKqlxn1Rnvl2Sd5RE#lEYDxmjij&@J{Z9K;-d2zBZ(?K^``sNF%+# z+ctn_;C*`woLJ$Uay3m| z!Pl;!NlV3x*>WYdm30lv~=&Vc!~T1w|jxuS^KNEK4& zvt={Q^&&9+Nt#LGawQ4mg2q(*w7Jg2T>C=F?9Qfg)tO>>HW5w0=a1@giC#@Sm;kT< zTa3pQ3Fz&R3~v!|BVrK9!-5QoMM>6rDqA&EGP6Y$!nK)v>OAD8x>+IfXJU|sX@kqB z%EiqR(?&;y1`y}Pf#0u?zD&#uK%=*ot)|x}H`ms(W#rrAJb1%LMIJnA@w72II+n^D zUmaCB@EU_9{yQ&lXYRX^Atxfc;iHZr+s2pY+%w3Xm&bm?rax0-)^#mEIXrc4yn1Re z(l%Z4PfkgG+>CoF$wHb8WZ?Oi$^$=V3VxG;Dv6wjCv7Jg_K@}k8TNv^I?SP^I;N(A@cRu44u(#)xC06fhDw%h)Ct2tdOQMu#dKlFW`!XDhJ5t+2ly-E zaQw!@5Ws)GQ^C!GjAJu?aNK`{3!=WC1DS^*mjA}`iMUUIjAJT(aNO_11rdh=jv4vE z%L_v|isRP@09WOL5T@du^@!U88SO9^yR@|Ui7`} zfcv+CEit(yymtfCI{5Ejfh$;V{5S`=lQtZH{|W%St`Ym}y9s#-l-vcs?}LA+58oYr z2L6ehedkgpS04=RDF$&t_;*IZtpE<&8shLC?95^#H5^bH9(H*UX^0#4-iQ_Ha^;NUgMvAin+4(q|mE+qkn{D4llD*~=x zz^UAW&j4;*Xh8g@%02jdX+nm1=L-5b4$oZz_u%()gggq@_`z`(FJ|!d#^fa#Eb4rE zbL?0sG(0pkEc~6A0G7g$F_{0PWQ8leAB@Il0s*cG(>`LQkLfJFho)w65B9-44LP#& znl^i7U7HQAkWlFq&ktVjnmxIG@*jRWq=b+*xVX~k(7VPmqvLBs?;)x328iKs`uK79 zTPfx7H4|SAiv`#igCXY&o1t)#&iLv!)9tvB(DbCUp3Y?pS$}+zCNKg#y*g`EP{=o6bXaj`*~2W}Cq3${liyWNq&rO~ zW2Or8#;wQnNt%R>Xmw*IrVJ zZCi>U{$x)1a$wgC+%f|?;<<{0e@US!HPAu%mD()~RpOI0IXYw(s$&yYBwqH~7)>z! z+pvl@apRXal;`A8C2SFPRGcrCQx{VXlN~Hj$Fs{EejQBTNI6Vw)k90`4(=B@)Eo}k zn+1E;hNMY8NfUigft~oIt*bFPh<`wX4M@%6g{Y$=Gq45DZZgH{)fxoDgi5LuX3v0T zu&qaQ8wXk0meg~)2-oTJT2wkBXpL#9ji}y=B_+^gxvUb}aU?aWJJ-lQNt2tm@fyRE zFmj@68^ZZw(Sdo~vbP=0R0E9--ZQ+a_SPcp=vjP{ruw%JSF5{@7`(*PeUc_=KB5_$ z0XgjKlrf!67u#YS;k-yd>(Zz*wYz7`yN%bQJ_jU$9Z=(wGzl$%QzLC`6brC{rdTbe zi*0%DMwX>EDhZ?W4=-(~nVy}(7iV-O-WE$idkq)ajAGGf^w`jdF+6TG8dusq*7$e^ zRrw@M^qtN!Nn3PA61h?vEltwnlQiKvo3$PUbdeUc_+5jNihDOukqX_DuMT-cH7?8d*-ncF3Gi$!V5Cuw4y z9!1L}>ba%t?sImH+gAO2S|2PR>%NvYL@SYfk|yi3NMqBPKDDH~LWxA(i8lmz^`tB~ zC-1 zjDhdcrB3M3&qiiCqo-NsH_;lkGU+v!d-CgvUFXYNB_)JwtWSqAy2%UDkrE3zt!c*Z zY1^n>eZBB*m89sX*>n&s%)5BkW4DN@VQkp#y$K!@<;8rSWBDXaxTX}Ds&w=u*}{lI zVOVOb4$X|<6BHH=`Xo(!j4h1cShvI*z3!7V*%`^|jB6xCUOP^ksCqJfrk&_%W!}c6 zbFxc4pDSF*W?jp31c*ftuSjA%ZSG)Wq_txPiwUPkS8xra$=Z;Z)KFS|3 z(J68+n9k>FN?Eh;Nt%ALNt!|pp4sBNlQfMZJ2OoaU{zSlWljuT8p#ZiQn{F+!qCx? zqXc|)n$qxCc8uWcJ>tejvm<1+m?~$gmrGf=K(X{fIlBe&@bJ*E2`FrCoERA)m#V4! zS~>gP6Qf7RhK5L`T--q9Fhi{Y4?+d?42=zqjqtei>L^}5Hbf6{F+apIFuV%cPNy=N z@`<65`-dX;&m6sfc=-O+iTj6-lR^<*JWdRg)cK(kBje*Fl^Qt@VjA}XoQTBZq?8(h zoy3(~6_f)h0r=%FrOu~v1%QDC0G%2-5gr~oe&5ld@niRekAjZK)|ri5#z+rge(oE( zls*RfE|e~oi)(AZE;4jt95QsNM57)ZBGpR}w3@z9Tstv=z}1T*LnG%)MTk8H2gzs8 z7uPZy!sTP^ARFn5-DRkll5jnfA*djeJHM98S7|*AA5$-_W>3JyQmT{z<`no%e{QAn zxeRVkrE(gjOHlB!5gM8;Rm>8d2t&PLRN4eCoftm`^`FW>V=<~&j5T(Ujm=BhLTVK* zL3LJ2n`Ltq1IWOOL&ysJdlil@>c971qCLE?e=q4FJ%OMW>u3&F) zcW_T|U+{_+d_)UAss$g@f>*WR<67_uE%>Asd`b&`NDF>g3w}fkKCJ~mss%r$1%Fl} z1U*ml1HCe@z`xfrP4p~Xf1IzmRtA64-+477$mnf31#&HBfXLw*4ad@$hepn@_&*IL zMozC`K_7COp>KVDbb(j$4KC30cU}e8t;1$RIRgV{0vItV4us znUHvHbzoo#Jr`H10|O8W^BCk}ZY^i(`(g{^XGgQ@t*;n;9z z3vsY9t%cm6L#R{((1S3`n|v9adeTMap>;9djcNEfH8MCnM7m+ij^$dL?64%Vb8pYw zF0FUx{y@KWPzaLo?)3vgXbJOeV<0Y9zZKd0c3FW|XlM3@KH@g#`&8*X8G1c8(Q`wV_? z+?(M7|BYd5=e%(<{FwvpgP=o5hAch^eF!9gJOG?C0Q;gkjs!3$UPs;o%nz0wf2$k` zCBWfz{DQ@H@9-bKi-@<0Id zpLp&PxB&hEI`W_9$^@J~J~B#O`?EidxBy1Sjt!4cY-28fgYTmWT3i4RLM@#9&C;ot z;NQZ3g+bFP$YYFr`w9ubzgK_oqibdcyB@%6TH|Y{5!WT*vQiJaMc)hX_f>6{+z}`RXZk2@Azl~%krgPbINS(WL!2J1r*4ST14Epi zD_YMZTF;|e&tqE8Rjuc7t>+1?$LkOW8`?jGH1XzB%UK&fcFwjqK;Z{=B#{FjxT<|D z@S3Cz;~wk4j&241iEU{+%Il|zR3hT5Naxy;Xj>%Md9CZyPZM7)|Hr9MY)^h0+MfEf zdyZ~*f9t2YefKBYmK|+yPT{HplXWV6oU%^Q3&5%btg*QiIARVLir};!dAESwxB|0b z#%3XtUCR}+$khaalxP6hT8)iVsgx_62R7u5RqB)?oXMp?+$;e_Q>AhOD7j!V-;UmC z4H%!!%q(t=!S@1VdKf&Lhl`ul(q?sg7^iY+SZBc}iGdFaooNgfAyJs?pi_siN;949 zC9wizAq2+7*^tWp@XnXZXD=)aJ-9FqZ_~w%Qn3I5_lMxE7*Qn%Er-SjhbBUsC74Oc zhDJk2RyT9`OlWjy=$=rrSj^uaf?1PPWrLY~f|?v<;MkIkH9Rpia^LXK(NWJ9qa0bV zb`Vw?Ds?KMV8#fu%og+`5 zlHs+Q1vkHKLUVOU+r^cr$H?G&(I*yjaO>BK2^k5RyQipD6~iLgmfIQie&`0rjA=0MA1nS5d~vm(KHiS;tC+SjBAqiulx^k!N!md8eEd6^Svv>GO37fEWC z@UG?RA5bW06S};&PFtmIScLnA^NGbS2w+D@tZAm@vNnNMUYfWYZrOWWyrj@8xrrL_!j@4aX z?yT&&`FQt<#hPba;8b8fu^2892n+4Zq~PNAnLp#eUMj?J_HEC#B-e3AU@Nzn*%9fJ zuwErwUV>GVZSiN}T1TH)%%-}1VljK8=v%pRbu*PW$_^_IJlzI!PAd<+#rBEC1Us4C z6X)`3qf6l`bhA_FgeIR@%=u9u5vlmZVm`5$+iMelYnK|0Pb}8_Fjq35Pb?Ouv!L~( z-G*kO9BF#GwAt2ULSV_Ws|#>JOc5=;KeK^yyg@@@8cxCpsp_tVAoTs2EQqqWfuFj}zoHTcA0e3$^ANqu55^;X%cRB^$p z+e|JZz@3%U6xVT6tkA20tTUXETCLy`h-yw*aK}HHNfCWwG1;&_u^9MAt#PC!%ollS zw*dbkP^^P4X?2qkticwL`g%}Q zF*RR-6s~KpV)n3v0O#tYWA0-htUikiIHU=E@=;zTO~WDNW; zc^(a@@$~bhT+vwFtX7q`a+jW=rUU24a@CyTJEys*KCzhBHpQR2Ef3x7{noftmlZ+J zP>(g9n^|2%J++z1ffq4P?_4zpJ3L)8x*j<_c6?&Ec`e)ld+RZg7;J2)z4#MjZN(oO zJ=RwI<3q>Wh|iXddw*Lny{Xangtb&!p3Smtay2fi#@Vc4&1XsTF?4Tl-)cfM8htFa zm?VwcR;HN-pI8iPz$X@?ginkDDmF5eh)2#uMG~mm4J#5wan7*i#N_NkBIy&0MU%$z znOI_B$ylCGEH5INRup{COmlAz;QmjvG%$CGY-Y^<@x^3p>U4BTL@u74CVcq~I1IxfE7W0Y4qGy2K(@4al z(M4*dxyk6XLAeMGq$^1zBXbZiK5}eqd~|$xY!Lm3a?2to8;mff;m$yYHDfjs2g&9g zT!>J+=~zRE%tzu2r&txTYbKQ%)y><9F&&NnWD|>VAG+dshe(hC%oMV$DKfAVN%(G} zfsF3$&7)fh-=T!>P{MaA;X9S^9wod-2@le6bd7EvK_z^b6240b?^VKkmGIq4_--Y9 z4-K!mhTo%v?^WXORl@fv;ro>Eo0RaIl<+=9-cRvJbzmO*mGFK=KA^}475QfJeI!+} zj$0J@KJr;19J#Q5p2_I48M&)IDTE{Q$%mzIO$pb?6&8*Z5nb?~9KXxTNtK4bPLXRY zI%fE-b@}^CBy`~ia9_!?rpR674+VS|Fu~j{$VBTV2L&0qyX5d4j1<003ExG2P73c;!h1gRs*GK+{$=JvDYx~J(rSN`oMUoGYRY^Wb;*xwb`GP>q)epZvrN~bR zGI9ZK2r}a56!|_y-lNF>84JS>jQ_`q{O=U`vx@w*B3Bf7MUXMS5kbcE?o#Bviu?nf zIXEN!Yl=*XqJ;c^P6$VCL_r;deCJhcH-{f#oQaPSLghyl`Kls6UX!6Yki$=zOqklo z2s}YR{*WSnSdpKo$@n-u{A5k0@js%-Pb>0AYcfP9hd*xes`dUemansT6|Vm*J3qtD zNJIz6;ZHE`$NL!fI{JOa?x+JjB=Lm<+sWR0a-$b-WJzXjBINQ7XTO z$w!$C`j_#^eZ-&olWQ zOomL;{4Fp!$K=yYeu&8lCSPDOa{0B)ooP;bT})Ne>zU$t<3cWdfeZr0MQ)HyhvidM zV1d{$fbG^OSJOr{x4~I86~sn*(?CkteAXxxFJ{Y?)Rqe}ldE`v=D<~peTL3EWr%*} zFljT4eDR_bTMS#zonNmHq~BP8%R^3;#xsLrOYfLX6*53^!Ak3-LjbbE+98$V(S$PD zx?;2Iz|))0W=qD!)P?M3$u0w_4Ac>X8kN*W3914XVrEktQpyUXF03wbjKK2*q$btW zDskjS9W<#^%jHW3uxnB)ZdKN6zlSHx-{dEU*EF#hnTifXCnLuOmZI-CHn6x9O&lAD zMkZrhBlc9U{PPUdgLvcAUrw)Q(-(|9IMo5(7`TOq1;Kj>?iJdV9zrwR=Oo4y{_yAwsV z5MEbUrD^llZzZ6F*EC~*u&PB4pf`l1gB8y(fU?FgjFC}8=?qP8qej}87&eZ6fni4*3_IEYNYfp(IhtUc7mV2DGR0bc|$@oJVjjl97`igP$H~$vG)G zQj#MfxwaSL1zfOC(@4lP*_V*t+c=Iic^}JuZ4QR}71B^gn zuI*+D_Q@}(aMk(v*X(^3-x={3gMY&GkM;W(6dWxijbZ-baXzl#-Uh*3HzGOitb&_{ zu!9I-2ggk+IG`W5#l1;wpyXMXT7754>?xVs@AUiAG7z&*?pg|kz-H$#EE==+dI-2dkh_g<)YFX{d# zkGKbSc+-b-uU^uPK*!((_ku^eikxMc;0#^v_gBjD~=aD4&}2TDAD zZ%}X{0f*m%I4+>zh6LPA0`9Niw`iA>fJ3`s{bD}3zTZ=Dvx2_;0`BJ(+&MvCzkn+# zxD^3+K)}r_xOD+{P{55TxRQXoS-{<;;4T4<*T?Hza8C)iLoT>y1>CJJxX%eV9M^I? ztNHtqfP1|Q?kfWBb{E{&1>754aNiVghh1>52)H-8;DQ@9JBM6whXmXmF1RBC?oJon zF#(6Rb+YrUfE#eZofB|(yWrLZ+?!l*mjoP+ft>R9lz=9wHuv?(VW0whGpW>*@ar*e! zv5;`^MRIs`cxY%?_zQ&Pq0q?jVLZXH()+<^d?pa!n($e8#CjfLA_LHt;n;zF34yS? z$(}5-~Hh^cnIEcWX6nl=vwhcpgZ!%ru@jv zOW*t9I|3mL+ev~Drge{A|AX)SaOvKe08I&gzvGd~p_y))TJc6#_gya|Ix@4e&NY7d zmEe^F*8`zX(<>`0eZNlb+&^Qc@az}NGv@RAG@oX?;*IWZ9`f9;VgA4Nt$@Z;{q*`H zlRejYcy|cH-|(_22f(x|>w)*(`Wpux`0e$NPu_gpOn2eCzfcgla3_yGo{~l7p+c0=Wpk@t9nin!~z)IxrrYd1mG#Gs#(uors6l z$&uhS{2l!EE`m0``RfaxUZC~TLvFhM-1@F>2X{U(Iq?^0>tl+ocfLGH^(@?YbqGrG zDKmWdw!Jf^<&FPJdQIEkd;KjlZ)KK$d~#8+`eADIVZrL3UAgJ{12crB_N6bFTHj1l zf;uLcQq9(8Xo!Y}W-#onGn0_gIhxm#(OuU~#Oql6ZW&l1km^m_i<=3zkcF(Yq-nZu( z33Z2#N%?-|g`Sz)A=mq6%>3?C^zEMgq5!x)lbX_(y8alGNnagKFqeDaYgp$Q#{{B#^ypc|a-ZhpP z9bX%I4>84XIDH(p--IhA*f0m*_^2Bk*iHrH%;EC|a12+Z>yvex#o@Sdo$mQSXI8d5 zXT+_Qd}?3EP08jIY$jcWZ{BI}L%RkA7=&F|;Y_xaEo4r-W@&==<}mobJ26!(!w2B- z+}Pk65NL-}rF7*4-6C|cSiTSnFTg_V1^mnjVWl#B@J{D9Guab^dgF{5rf00db=;RD z?#&T@>*+M+xnK>f_5P*GB4@b_iko4<=sx4&_l`zzo-j4 z3>pG-SV!RrBHZ}&kVLStcrZ62_ zXfYb{7_Rubq)s{jU-=So`*TB;`<6Kxp5)4l7O3#Ors21IK^RHK(*Fxq~h%*ra2i`5S3 zDrBp<2A#AgGf_QysnlSw)|@VI7oSg+E0qS1Cs(EI7O)cqvvf2lP&%8>Z$gRf>y?M< z*;M7S!KDURi^$k3PLC|cyknD|q2`ib&v4hbRbF=8DxEbQ1bhFdl2O>HF8J56dfvwI z^vS8?$`zd%01#>y!yj+`)snnsuO`t%d8W4oqnRWG&^;hsqdzYCSb?pKSpM z^O@CrcFkeXU;_kaj;=Avsf{d72RdoA!u9jzEKI{?Q{i+z2R|IL>WFVUzS}&Bb&poe zp^%xya2aHr%=gUE^K5s;<3rr8ll-<^upH0Y&H-3zZz=UgzYyD&vzlu6y^SuuRW?vut&w! ztcTVB?UBa)G4%Kg=3JzHo0JMv2m>&Of>z*r)!WmbONSGdRM>YhwzLxNUT4VIc z(kXDK2F|nGQ?1AI89#_xN10)Dl2(UguiXlUN%d4I?D{ma$F?5P?Lp&^7VB$V2NJcY zXzK7rwz3Xi&K;(^9KhyNy0xg@iY4WZKQ}#=%gS^Z2!p~@6a6k9uA>2}Zw9(+WIbIm zpd)Y8R@`+orNG|fsZG9Zch|t7LW@@U_T-6{*7T_GoM{lJlBb zZ!OZsTKHk!q1$&&o5q7Dg2Tw9QQS+H&u1N;mF`ik&=y)otxDUmy6cF+%AQ^0;(Y+4 zac`vrtas!@@RP-26*+8IW*pueo6^=EPdl%LIe7kbpfcydy{g@8Wm6@ZKjSdSXi7_R9roWkOq+R9 zGzn`WvgIXklHoL5^rQxs7;Y2`#v**=fE4ilu20+!A*}PcoipOHGX?xkGC7si`^VnK_T9>4Oo6 zX;FPX3%5{5z-oYomPZ_L#^EELQ;&Q~_CFk8LU zsiLl}S6X@-VB=D$de;hD#(Ju)p^>C7Urc3;)l@!JaQbS{yy=iByi>NbSjRiAP+xCD=#O@{qc5A{DbY>wF6mZN?MP zx1*`rCbTU#g>6c(uE$}SKx?-$O~f`Ouwr|IOAoEVc{Ozlr9r2ZX7lP)6E0*7SS)tQ z;VVJ&SuCXrM#rCJxCpsp_tVAoTs6B|OqJVtl{L3fwUZ~NL0?T(+8O1*a>|Le9|G{X z)qDqSqg8>9`Dn6j1$7LdHbY6*?=0|8tQ6B19A7+nu+CRqIb^vG$Jdk_8!*kZVVL{f z8b!{+x4N+1*0@@+wklP}%?1TC&~ZxZ3w;(NI3%;HXKo$ky^#cLAtY2!thUK z(#5(j3-$c)b$I@L%G@R>OUkCfdTlCPUWwi)t#b8}Ja1u>0AS=rd=41f*JCH_Qc_+s z=YoS*)xug%o+5XH+r6c`;Sy;^JMI0WvbgH@JY!vWIb>vpUn6#CQ>En;UJ!FS&$ac%Guw&aJ%qwM}pcxvnGJBy|U&ONCURVXCXp~o;Zqsh6AUd#) z^9knG@@d6}=c2iL+_{-aIR_>j8}-xR`0DYD7K!Vc%(ewktEe8-5XN4x3OC z?`X9R))X{b!X_)K>Hf`%02wQ7Dr>u4ETqQMsWbo8&1$vixi!>u;QSa+8)Q8XMr@+$ z$@m$s?Zz&8T3J5psqj|Dq5m&jfIZ@MU%;AFgUjNL)y=gvWg&%&8s0H`Hl7us)u9{E z+0b`%&na3Fbi1h}m$KDG)Ki<_mc(m4J4Dwbr^k*@0R6AG=U+|BTCTitF{LcI@sxcY zQy&{09g{aTHXR>aF}9p@NPlefSX=Rr4;^nKK4ZuB{9o zOs#1*V|aY4wT(s}OO0*m9Jj4Z)6~6<+Us)Q`DNTGW~)VK35$7$cWZFXR{^&v;F|$G zJcMbYVPLX@z2w<24b~@)t{zWi$A`gL-dc`EM?ZVi;T+UJJ36eH@XbPHvqU$OWOUqE zV{QrEUhR6e08SUC4d9J8@CKA( z-Jk;FFbCTC8rON<4a*tP7Z+gSY1vc@H0rYpiKMZRoQ*C)!b}lDV)GotG>P-79JrKZ zME45|@u}HJY~CoYJ_OzqYpP6MbtvA0^HZ}lvrL_}iv&tbU&+B1I3G66!s#1aO{|-> zJBW zC*x7k(m+EmCd$mliQ`4&;@LUHjy66dAt7FcxY%xKc@fMn8q3VO02^U;Uy95pB2&rO z!n^@a29~2nBKA)Bvlu%u0%))-7UUdEhu7jJk}&&Z%taH4$f;;TOl2lA7mGiLTZ2Y1 zw$vCz+)^|ijU-?_AU7SWOLLl9xL89#KIohmSIU~jj9Cnp(sCjhn>rm`6782WrxPcH zJj}!+33jho_Z9j$wd~DnwRXj-fpL+wGYM7hxjCELM4IH2l1Vbm-=?V97dt^$AYtuA(ZaoQ(((zvi{AFJa z5Hf@g;Nf@}9I{`9f9i1z9jjYMfcizYME}Q+#R4mk>Z@>cQSZ6;67AuA{d-9d=?U~` zJzc@>;Ev$VU{5d@+!gE%?(W$W+}CqO>v=@$c~t9pOzXL-^*pZiJfZbGsRf_Xf*;a? zAJ&2&(SlEF!H;Uek7>c5g|-nFO12K|Wb(k}t38kJd}7Cw-A{FWNc&hIa^RC6JkxvN z^7L+Pk)C4kcWU<>{yjjx{CmIu@4xZ~k=+Kp7&&nHwa7F2&gaLwX`Z*P_CCJriQtnx zPwo8Bjt_T#r0ZjFnXJIS?Y1BCAn;=benbwu@9K`nyPxQK5^M+Z3jEvdJRnyDKhSS~ zJpkw;yUG8S#17sgrl;oSpge3Qo+a-BF(ImN_e2Z!~{{+Y$a$S=5lJ7x&F$%T;4Sv1MWUO-y z{zI-D%p3mO4=jbh1!v^cv1EqFHqZ|Qh`-2Wtn+@Yn>@l~tmA%d2YHVq? z5}pSLxddko2vV-#xsO0ggX_l$5MsjlE<%u(1JVU-7#WUpp zX*@%IKFQA54lw`E;~C;EeT+d zAU?JujK6|su-8sFqaNgy!uW^q40ybc5Pu(@0S`r{_v#+W{m&g{3kWFOS!OEQ`uuR4RjVD#LpOm4W<<%7>YJ3zOlUf`)@JXn2UpNP;y8 zuUdntD!l)|XOV1$48p5WHMI)ob^Z&cs6;kt0tB&nP7sXmJQrbiS+?#fvN@+pCH9&{ zIUmp?Z5O2P>C1XqhSN?I5ffu2lKY4ctLZ24U!LY^`NkX`tS6s{;c|$gfbT4h%pje5@hn zG$JkoG&T!Ba&f`f0GnPCuh(70OqeL7-GyMXX4-SD3V!^^S|yvkK-R#w9R5jV$Qpjh zBx~t>v63ZeGX^lWXH%;=1N;o7OP7(+Ta+a+UnZDh1=zXi4~SAMUv7cv+kqSWHDo8} z)dw`=z$V0LOpM|h*sNM1lQ`cRu^RTkKyr4@h$SLhV*}BF#ewO8(*u(OiGichxq&k? zi@DK(=(*(d@B|78_%jz7Sd0!t?vIa*EXT)&m*XSD1Ly9K4-XF{;7S6nB;X3}eK4|ww0#Bs>6CqyT4 zzrJqtLybdl$p+ZeNT zXoV1LGk3vn&T|Mu5%PWbC(!qiucrz53S5I>2(@cBoP+T1FW{eudoDxBH{lxMFddG2 zLBTzhC1jT2ur4|7;|lIN;Bfqe`Vhl$Wd%ppYWj8vxCa#6Ea0$>qdvT+xjwwN#By8_ zaM)>Z9NJ05eF<=AFVu(a&<5(ws-xP4zyE)-r5pbAKCtUD+tsF2U zb;KPKa5x_4`fi2aSdaWT0=T36=7Ed+C+Ze)#ya$W!Uc}QGh8lleZLF5yKswG2gm8- zM@J~_Bm2X@b&MSq7$S%1Z<8l-Y~;8Zp)pV7L9>Ijcq04BO{DJya)}(d{aVoE8VvQl z*!RWh^}l$f`=zHR-+t}n_di|g`>oQc?n~sp!`FI3`1|Vmp6Rc?LQbAsKY80Tlh0n$ zW=QC^6%6Tn;X1_Ae(~w(+sv3Re*W8mJ*&|p*H&k4Tj{!V*Kb@|4@{d3djwL#!h;ir zfAm~%hBdsGd%3eF};*qi7x!AVOytYreir{IPFp9zlnVBq`38(WO6^YIL{7QwME z%fgy4yDGDM@$+>NCL5a11Sc*@Yr=5#>dfD?9U=ZdH=12HSv} zR*u_Md?q-P*$tL^`Al$b<3(5QE?laNY;q2yO8oKcs>9R0>qUdl1ZQ|M6Rbbat@%uF zxsna7qiz|;XM(eR8{!^&>Y3f_pPkNl-DiSJRX1UR%kqL$Z&Tf8f@5TIy3Yhhnd5vW zxGHC+YrqvC@EMsj9n^kSWOGu^zSF9U+8jq)27LKBvMAW;HurM*OmMbO9Km3gD@30O z&g7k}5oZV%;q(zc6Wj$GtH7HzrIYiS;2gca3wNB)1P3%$u*ue%W8s`_csA#jeI~eK z*@3l+`9-lF)HqLP|HQ3BHY9p$2yp#~#?w=F)Wg<6_x#o4`HUaib!Z>mdT=!eZk^Dr zWePdBagdd5DPR2g;yQ6ti%JJyt)7#a)yUi$ z-48azXtl_~=*MS*12#hXJPOw=j|_4?6C4szicj#GeQX*R?*n`$xR!0E`%G}iHz3@H zZ2b>srSqBK)Q*Z7Xv*0KdkS4OfK~0DCj6eo=B{~6P$hXMH08R$vS){INFG* z>p9(Lf~z01u&yA%e68v}6P(S!&N7m~*~W=p_WrOVQ`=76J`)@p2AWS$=^nGI3mmZ^uO&G0>dcMonuyN? zC*0o6)=>L{OAoEVXM$^KIz+Op&jjZLmmIN%`djt`f5aOZ7bk8@~X&g z#h}a021~V@W4g2=K*oF~IB~|?i!Ty2f@DR@N-KB5I5)q;;{!K+&EaV_|S7Ib4T8{i4U85uGn z2R?W;Fxv~fWRcxb^Arc+HMawLC+2n#vdDfGxC3F3k^AX_AfvZpS=JP}i<}nl$dz=T zBx@4)P#1VIMnCPf<2$d4zSjfbNqedm2-p0MpFv^Z}(Vn3r2U^TUv;L#3K$;#N5e^BnU2;+15*mYwpBF%^eJ@okNb^WW+}{%Ez;EW zMcdx=CxsXy4ox2KH@Fq(f&Sz1-sA`OvHwxHAmU~~#(S0@9H;UwTmb;y%lzQDpMeXg zj~~y&5A?y#5B|Ff7ew3_LH;!x-i0?SxV1CDPs)`EVJhyg0r#{AT;Z&}KH6^x@&68R zA;>UvL6#qV{5=c*M1T8x9yECe@EVqn`=3Yqi@1XV4*bYlxVseG?SR8{FfP_5*Qes{ z6L8QSI^y0Y;DQ3~R``wi;71&ApXUOcd0nag@m~SlZ}C6@hnGNKiL3bHyPW*vA0M~% zk3V7WAAfXWV%)2L{DBY9)Ghz`8w42FUU=;Jz&iPOWIgclE4kbZkbiye(bB6w_|dCf z&yyGXUg##l>wR|wLU<*#f}Zrzvwb)9Zhzy2eKU_e|Hhe{XS!z=zWbT?BId0#!8`YT zx|``BM-E@>4s|_$a%o_BZsba5A^*p*3X{PdmgCO5L&AHI@i`c&@+oA>v}!}TG47rWSs z{tJKWM&uWvmF$Cd(lxX1ffU$i=ciDYX{8sxdE=4p?*z$bQ(yiTIcr`IUgK9$?hc_u z(}4DhEfjLwPwvdonqV!J{tkc@Ui@a?Ni`3TKHoiqCCSY!+<0}wOr!hSUwn)7J$33I zSX=nV$<;t7>;yJ59Ap&>+rZG^kdV*I03$GIqSe~q#T~9r#(|MuSes-A@Oc^7Hahn$ zB7#Zz__VQUm4WP(&&$xTHQJiYBt&S@-ZpFsozv7=7w?se`g%Io(cGazJ+qn08|n32 zsq?DszUA9?GcFYiZiUL39QWxCMu5c+oy{pIv|Xgoeomct64~?^d^N7w5!f_LXiog9 z&&$yHrd6X0=wS1zDfM|7_&qGx#OGzmvOUjUI|N*R=<_o8ybLC%!kBwk7OXXs<4I^`1lro@GdVF36`-<~<8Gy2jPPEv!G-sZLX7N5R1AlHi+tlY} z$osqu*=(VjO@-4wFN0|Ui&}wyrM2&Q1n=T>!;KQzoRsqz)#qifzMWe$8mfJ(xXxKJ=UIxX2J}(2M62m7d>=$g%$*CxuBDZgHb;yRa3k?D6dw_d-%0~mAm%+gu zw@CZIpD(V{=hjo#eAN294Dc3urz=Kb%Yo~pW?1W&t&XM?P=^w0Fn+VY zTdb7q++w#7rADpLR%F47J}-lf`(B@y!ER}aYh&hpo6pPO@E~Z+W#RKOIM5FGybK-&1)5-{p=WA&(-bQW` zj0&LxDs)(I3`=!8p~>fEuo>8~1*MX=WS^JeLcX1wM>6JW9v)TsT&112jwGUP={=jz7zMUIw3+p*HpEzF7%gIelIR;9-z%XrGtC z=VeGnOpksGOFl0HqYA437R$FYG0uBMMA`!BzG_7Q*SVaC8E5B=$$4XP&KMbKUvDOh zd|;i@GVWD~f3wZdDOcTcNgE8)7Dt5(}(tPQJ@$MSg@d|rmu+MDk4GHkT=9N@n5 zo3lHQxtGF zM4C_k$8k^iX_hzA>3fOx@V@@Nz%SAh=+Sz*g5AL#!JWaLU@*8V*c;s4vnROkA4h%u zIPV`Z?OR^sd-tD8I~MyWe1`o~=%d6kV;f^^MyG&H=|8N1{92AxkQ?K*PV==IAN@G) zA+c`F_WZ$*1)x#K4}9=7u``Y__<#5i3xi9vc1CR&K*0ln^ zx4UhN_Q&7AT1M?31N*DTpCFM7JCG~v{}g0oZjoh8k-NxO0gq!}^XO8-yJ{yCr#qe20^bK{f+ql>Fb4JVsuWgJ1uG$yi?+{C5|V z(JUIUZaog|5%D;7*2r#hJCn`uo5=T}ePFmL_mQ_r@-5_cNq!yqduR`}^lv2>S$fz9 zBR682$um^$CQ%_j{n`%F#bnHXzt%(kM#xXU79_vTWGqj=wu}4{lLx5WOCDk}WDCOg zkaJA_9F_Nyw=o&Z)35C#e zONxJpd_t%n_6!|lX{1HXoRAfVurxf` zG2>}KEEtFD+6M?(#Pj>%4;+Wf?EHv%|Mddn9P;Ji8IQvib{+KY0~ynY=0|z~kK^jz zBHq)0s}h3k6Z3s1o+00F$Fq>{6&4Ofq~TAn@K56T3L*az&zA|o`v~*PQF%= zZi5=uRgrxA*CHwReJubxKVF>LRi!1?0_1zMb{*`m-YR0Coj$(9!+C5SS7Q#0RRYGaR)3i|o8F(t2TFn_7*^P9*Jmy3W?nozo^r%ym zqmIgs4m-t}a7<^yk+*ze#7W!uamSDe$Bxj~_OW#cP4 zgpvYkPXTKPp@dt{0|$WA{mF41hD;Jj>L&ScNkYhdr5q#=lcX^9k!7F#+Ed3Ryf(^_ zQ@~-7bVcrVr66HABwcqH3Mm+yVUUVY`*quJVfdqjH!?)su*W98Yz*7sjucBA>f{D( zhdK0BVIV^WU;t|Ra4uH3uLtMdD~`*ZBJlb{=tGDE;LVIojSLPCk#6wW2#>Px+}Pk+ ziR`c>vU6|G+%Bzm=l%f9D`~F_917eTxGnJd!0my<+MR)cz)hecvNT5mFoQ+<1MtV| zvDRhIYwTnZ;Ps8p5AygL`w>%c@cIQaytRYl?ox0ifWWJ{b>O=;9yqs&`Q+(-6Mn<1 zymfHgw?MIodm9Km48c6z-&JrY9dMsgaMOT0Y^7S$_kIPp>Y#5~!L0$#&MsjE_bA{7 zY|_PfF9@>i@>vjY{(~P7Opkwn>mu&AK;X7S0LT5gg8MSaFHsHVA8t#G5C2;_u7Uy{ zhDfgOSp|o4ly78{5Jd*asM3xa6X719QTWGLB#bz`{rpOmgDeV5OD_`a4`KO;SM?ACKcT6fU|4Q z_-z8y<;U9;eLSyM72HXXKLK-O{NOrZnv3d#V0wJ*oZRlYKA1j|(!Bw=DvN_Bu202f zVBYOv54e{B_X!WUD$MJ7!3DwaUedh^xGNsg?S8kn@?P?Y`#X=gmG^i{_iG+;vp?<4 zE?@SDJ85{!-xodNj;wgAkIwEv`0fBO0@K*EFF+j1 zQ3dymfWve+?u`oWS->5EaMTAu7OqFZy#%iV!BjCQS;1&Ug&pa&eUIF(d1@{#}-#!6{-yFqsuM0RF_40B&q~N|T z;LzS2_keZwk160k=cJ-2hw&!m+#u1l*s)Z?PPG#ag>MDBxaHaEAcL z+sn-Y?pXzQM9_DOfWy8?Om|4Yy-vWvXDtbLOu!uyaBo*|Ck5QC0&Yyf%>wQiTtmCu zF5vD`a904w%lifw+%p0W$2+`!RejG1IQ-=3gnM4Vg?0=nbCk5O+F1SSj2cIY%^{oiF zdtGoP0e7DZ?uvj5yWpM?aDy(m=LDSYf_q-T4Y}Z65^(V8)X^^21sr@rb;P|a;P6wb zQ@z~~aCmP!;mCVy?GHXxTR7|+;1O&ceSrHV;R1A{^uRt?xJ-TpIS@ zdHn9r5CTI_>)^PH#>LdyU{MdTV|aYz*x2~!_}D}!G(0pkEc~6A7z>3)#wLb_D0Zdy zgVFd*Aiy=@_~eN7zJdu|hp{*uJJ23D>bMzJbo9N@6DOfNE|GfXw-uGl6@0uJ_F#GBkZ;g@j)G=8Z>=Q5htN+fA>$ zb>_~QVS4qy{g=KM0`~;3QQaX^D^LuSiUpv?y*~sKK_L{W$LjIHp^4CD38t^Iq0!Kh z)y-T!6B->Fx+jz@7W4OqQn=kD^sceY==j>udx$B9!|CJ4L*a0x1P(CZ+iJR+D;6rD zFgVc&pD%!i>f+>bEIzHzB_|EVQy}`^@;*PtJ%s73nm~UhTY~A@6WfzO1`+@l+b67< zHJE3EOQ}-2a)Ras=dVNIg;Ds2(|{0GD#LeHN=0#EP;ZclM|XhD#EK3m9^bF%Xlo)0le3N9&*VI6_o8+YT3y79(}d1Vw5p0msF-ZR1+s5H*8 z;%Nn%!gOq*#b`QEp0yEGw_Llltc14NR%3guJX@3Lly<7+q>(!a{Qj3S@R7d5n)J%W z&SeXf>FeoS#}(?C%~ak%Cyao&R5sPN*Hb}*&A?sW@Q?;p~AT4j^4C2r8;^U>tL-3nlDz?woS432fODx zL(X|;Y7(5ewPylQzz1b>V;xl0z=3tsHvDsi(?mIs&&|MLb8>9htNn6%=FYsZxVy zu~W8b?8d!f!{~ahwAG-cdeSk`TD{R?czR;E=7MQxqXCH-p=$IJ3`W~86xUUB;GOc+ zN_g>LrD(1}C+*2hRF7UNH5jZlrwh4`Qsqje!Q;tQX}bmNM8PZ_4GNUb=JT6SV*572 zL-i~yzBjnk0J~OBZDh?k1>s%a>WjD*-NNaS#h6!}dL-!?3JhkB43svxU=MB2>iI+d z9m~cvWsX zzS}&B)w5L0p^%xya2dC6I1P^7<7}rMdmay~zig1PrtDBmIXo=u5&ZVNH2Uroemwg8;z*mb<6mZw@yr5#?qZJ}mKnvUhMEEaiY7@8xSPHkv0yGT;A z+#X%tTc>RX+pq|)=-A@cgt3-hGrZipE}4M7Z*?+PZQQjr&=Gg!1Qwc7106|E?a_-8 zy^=2HO6`{_SDL6)%dmZ`wT5WcvtFoVE*D^jQ9L%;o}R6Z*=!#6lQz_{3HtyXp6^0+ zP?Y;qzV>J{!5$S?vrY`rV)BUcoIC|@IxEf>%c+Yghkls_>UegU!>@zs8!3mmNZ@$X9Un$*jFqI)N}A*7j^|WRKJBPIAmD>&@QrJdVB|+d#*SN=jl8m9Vb?J z78?RwUrV?aYm9DE3WC#H_x#o4`HUa)muny0>W~@)!-tAgDeU@Wvs6h~NoXb!*PF{B zE!Jnb4kT(((bVCMY-Jt3oI6Z+Ie^WlbZb%Fo}W(1HCHZ6OBgsw!?cw2yL=e;sc zf(59;@b+kIFp~3{S#K@Uroi}NzF~uMiU&^whmnbEzTMwp+@o5dEwqeUm9}GbkDZ#G z%~&5W5ig!yj5tgrSOv6eo-A#hY0xK&#VQOCQ>B)wP|l8^Oh4teSf;5Q&XiNxIe=AG5qEa$0%lE%u_rX9rKQ=g*!tV)M!9(oAH^Vf|zCdi0pNaI}pYT579Q ziEMha>^LXjsX$zXZgvW76vfg658+5B^d#enw$zl7k=%&Gv}1?V=u=a3&NFi!&0WhC zS4ZEO6n5?A9#h!y@v`dk+1&Z{)neI5r_$@~JkBMpiP^}=_yk(BQ^rify5S2>>x`Q> z=4u{R-GO7ScKS=H#M$blP8D@+z0$EZxK`K#=UiZvUn#!jNPG1e0uZxWg z?k2GNI@p>neXYIcpj2SY992mFxGnx|BeQ~TSd~!jSfjMdJWT**lh}@sPTO5AiVhnr zI$pVAA{DbY>wF8cOGMv}rfQqew%io9DZ#oPhh+jCYSFxgU{Q9PgUg0@rrR?A7D@x| z;#lT8)r7%YXQ>Qdk2|HWlqwh7uR#u>}nCb9JWzra~oAVd14y$)l{XO zQ4TDpoM`(Y0H0gUchEL00y^fS$+i{Xy2wUKT)(rxqqb5^UvPZ!$b>)y+9geRl zH#T6JX~Qu0yETdoj&jpsyRC7x5%L!JmUEniFaup@7cqM3yxfN1`+$@)kfA4{I3u-+ zlY?~6q=ez0%%qETUl#BJ{{Us~1FXZ#!Lp=m8m!l*!sV6djnXPtFO7M?$cy-FG68zV zZC{U_uuDmK&72DkUR7}mrk892Q}elIv!N%7n`LDz?3No7-n5y=Y2NH2^BP3wa>m@4 zF?ZBcQEjqqcc0gP4wbam2lMRMeJyQ>Rw56NTsqZUayAP1C1q!F`+ChqlAY2cw+JJV zlqaGao33$o&c=X^+%3NpV6ty}gtY*sbm&c~XXM{aI9dd@aNBue#fn0C8RxhVv9)~i zWOaBh)~)nzDtX)IgGUW8;a^Z5NlnEBp7jcjQ*9>v+t8yY)V<5iDZ}lj@({3v_`Exq zdhqPn=-8JQn&;Fs79KW({+y#@46ifbzPveCu;l%dN-M*`wf+ zJVEBY1dw`7hkiCP(}}z^->Fy@mGc8j@p2{j_L5RwnOZHMpbyt&mQ&?iw#ioCIHxtu zbt|?yn(w;T3-8*K3k&h7*+^{O!1mwZd05|*TQ;y;#MCesu-m)-Q;FwT`eZaAe|~B% zs(yB{$vc(jm!_yn(p7M2#~STrn0u%#X@R4{d@^Ld8}?$ ztIF1BPdadZELUx!TdpNGhW+`UG%gvZ_`}Hq5m&jfIZ@MU%;AFgUjNND}rt}mDEf`J+%ogW4zXLUAks;J#u>N_{4DYTGn#q z4WyQ7J*GZ3IyxqAYV=fmo-)PU_RDQ; zi*81!`|8&K>-Cvh)6U*-ahj;HJ#3@V$5K0S+sZUe-P@?WF87{a#+_oeT6C7Mn0I)$ z2B&)!{bB`tGoXiuFikXE22wHjHW8-5`oz)IJR6ZjBD$0`<`OW`2ja})vaz@nO+@FD zC!oWd7TqV%3x+W_83iB}rlV(IO3R3iOeNxxGf{f2?uMOasKo_n`pc%;<;3LdLLzA_ zBxj>bkc78F3PE4V z!4`N&PP63LBpny)W-WOZpwOard`Fs#BxlWu0vBM48Oq7`|zL<2h-uTB;XA)wqVRf z6N$*FXhKY7CNdX`KM1dwbE6nrY78Q7DH@MP5>bG#x?*){PE!jPYY4~(o%7;KS+kfi zi@{P_PSo2kxio)DOqgMgln2yFH z4?>=%PA5(Xd6GN+|!LRP@3 z>#J~dQTM6$67AuA{d>W^drzQ8>*)%12X_Q_277|R;I3eAaCgt1;J%(KTF)a|&!bw; zV_MHut>M z;`=8cqY2F;K;&>uk-NwrvG^w;LKoRV{ymfN)CJZ2Z<&nxxKX88?ce%(*MuiyTC_rT=~K^qY)C40D&+DTgC&7 zv9OUwFF;^pGm>V|n9&1`1lVyh8c8EGwjSe=1S0Xq*v8K|G4W#7Nt}cv-d!hgaxrTh zI~!j};$)NEBv&Nf?>brMhTU}@ekI`GtTxGA-*c*~da7!=dwL{6_S;qKH>y5;{&lMA z)U&I*&tX^f4D5}M_Jft-#6E#Ron4M4laL;mfa`@(ZG;SJzAmZXOKp{lBB)5%D1=vZ zdIbSmO0YVERmJXPB2v*C>mJ(;u7AOPk;l{pqp1f*@MTz!i(cO-jIOZh5*zV&I+~gz z!LV;nt;g?a^E7(4dFnl3&jx?9XGfqdUgPoa>S(N5k3<;$HTyhmevfZcsJgl{R9n>< zs;=_v+7zm)@`T|^7_Nlj3Vu!j|95&i!~XD&^_~xgJGM1!Yt+aMKsJRutvD5W{Pn&% zPrHA6od;K&bsoR3KDeh^cNC{IskP{3h2X1F5) z4u^S;TL$O6&ft_B1>6_$gdJSZs!xIUfG@DcfmukDMX7 z-+JR)6Ll+B1ah84-l54A z(D_{_4o$9vaKWiVlTh1~_CS~iGo@WIKt%8AK}Vsdt)6Xkb34LNxX&jw3#%fIxaJC=X`RLRlh=<(q0k4-v?iTnAd z$;y&o2`wAQSanGN;*;-Ay2yfHp;lrhq2ws_op3iT)5^KQIh5;ggAT|)|59sonV=A8i=)$v6k_qd~M{;AXBx%4(A`9d${0m;bCY6c`L`GrCLkCwpH{b#?P*870|X- z_cU2mAJ_;I$YGR`|2Kyw%gIa7qEMH;<4(It;w{OHn0mp$qVILCdZ3uzg#w9aXjwi-(7e3Cqhr9Jp`T4^7x(Mn7C z1bXtNN6)kT8p30 z2@-cxLTkf_#UpY2&O0s&kTsXnuowDau~i(YAZ+u_uxx(U}SSeuTr+fP-W z9zOTS;{2scPdLlQPHjHj(4?IM1`tQjp1GrDB7XYmv+oKPp<OM$)L9m#`Ig%&?t!sHG z3Kr0-4v=(~woVsu!)=ut=Eu|TI^j2mYSpib8g5BYNHQL5k~pkCh$+Fk7=UZoB)oZivxGvLSS}U8aTMst$DP8@da^t?!;D( zsW-tC!WcWZ|NgB7p(FiR)0k>koSzZ*k*=<&){a>o*!YZNAdX=-wd4he=S=*O!2JON zqXG8p$0qa1=6*-n^%LYo>lrc^`u&2XC%$^txuALCD5R2@INR?EINtC%$QwT5xb%i5 z$IAVGa1KT7@a^=Y$fBUJ=!PzP}Yd-a_aOQ!t zrcoHd;4fwR?ccHODEe#pbtYgRx>P9&ftTArNaYsMd}UrO`mEA21Uv^(d- z(fGGuX2V>6{+DmZ*96xz-8Fg55sj^Mu_q%7}`zNnC`0}Ky`0G7q;&ok^Kdt7!_=PWArMCg71FVP1<9UHn z91R1SN26~Zy9&G()dk2Qlr@QM_XIh9_tB>(3r-e3a6|w1Un8r&Kbe2>AI1xC93q6K znRAp-B%*1IHAUb-iSj5-uVFqZReXFw=rr^j*Tj4}r)fS+D7w_{}k#1)`chG+PnEu9cVHfO^Hc&}1$VUm{x@4|J zpQr1wcT;tR?aUFpA4VcACyro~ex4I_tRgG(yPf(fPRna41{UqkA+1TvBP?` zwAofu7WNZ7a9rc}AEhUt*Sw(JgA}pxQoRR31eg0;>Hg!*Q$H8h!F;^bbm&-(`QIGM z3*dduZ4+8)xaL~Vg%e~IIp|usjIDz?%cw>Z&tFW# zw&%&Ji>M|qVw%oBabPlMzgDlgv~~;V{{wKhd_{Mxdo^vnCojb`T&%xSH4`+dtevIW zF6s!^KFGjFM7S@4`)aUlO)A(m^ec?laK8kv<60Z{IS>zl9^!dt82`)Hv@3*kvFrRX zl;b=+hQj>u1NULN;D`DAubd{iF>(Y&Q8yZa?6AfO4V$H%@5p!Nr#+U>hsW~y`eZKaEq7yeQ|N9T* z-s8GA=RTYnE=(V@+sJ$B_eb@5#S6@4h+r=RV+iFy}+G z#SC;7l$s z^Yw+Ob2p^JkHc`{gFPm;zve61<=k3w`-RDeIIh>xd`RQ^o**68TX9&wAbJt!Rd~k8 z*Af>z?F+qL^*~wqu?0?)&l-Fs{Wo2(JuGYo{D9XJ)AO>Yo$jr*(*H0})w8kv2j*?$ zeC;`1s5P!QM&R?1F8H1AIqSb;nipz4E9!PO&6)i?Ow_IQKF-YD4~S|0DaM4^Hgx{l z(0>=*&bHgxHZ+ybamBIkze``4E$9FL`-*t4$M#VFOFu)L?Wf7Xo}Tk#l3-T1|8;eX zb$cQ1x5e?O0@CEqE8&!Y%dy1p5PZ|V$&FS)kc$x-U=4vm7qm-6tvKYZCe5*Zza zkN$gOeet1KuVyi1H#*~l6yRm~L;{W8jqDrjrp^${(YiKEy9MKe|FE34O5Rif1yo9c-sdPX*brAIJljkdH?XH@o{IJh4r{Oj9kWxuCK%Y9!Z z%{`Ei#f@M$u6!f`mL96D`>NI zG(HG6{>q^NGW(mGD>PGKmTd~GMxbMa3hFjhH0vgwd#T6k^eeh8M%^Tj;J?erY9jUD z3{i6mlD75}aT3a-(2ioGK&0+im7EPLP5i?ry}EL~lZ|u5Oe!DwX>_ z$}Dyy-H(K!R1If8y9{qXBW#?>oMUA`;&5u)XFoFjY42HBuU3tmFq_P5PC=ldq2}r5bY>eSExgvq`ecVZGn3QvpoG06faWn?IjwJ%N1^@2U|eGyI> zw*k)eQrnJc9?SF*B^~GWwFT|U^!hq%L(x#C*_>dI3pQ!n7SAVnFdN;_;g>z6Sd~_Z z=dEwpD7&@HD)Lsa0B1O8nU~NDxeeM^BhN35S|0S9Y_iBSglZ+pI+o3{=>Fr&p*dQ*g%>hs6iI59 z=SPc99D4j`V=n$my3Vo>-3_3x-T~(`>3|Xry=F&|qvZ6s*rUY*>|UXwP6%Yyccs zW|T4p7ROEIcOlOdWp}L9z%~V=znjdNM3n91DHv^=n+P5Nckp|oCgU<=dNHJ%#>SaT zgL%QQhb7}Fbv2lVjB+obw+)R0M*1ppl)Gp1)f1#@v6 zg*&dsx=KUB28T5=Bf#>ugr}#k(KYub;LOB2)pR`H@ne2ajHByaHUk^>bfSrJ%b86V zC1E8Zn?x)-mq}W7780qbsOs{;*hqi5>2{Y1SevD%7S(G0G)peKa_Lga`=bNpw3PHo zeR*GgYItjI0D?*tOMD@{T}J>F8LlU(1wDgDBf9-` zj8v6QN9#5RH6xv|F<^aYcxRi>WFtW@pi%Q=X?vLjZ~gG_C@c`8i78c~oE<@!cPqXQ z7dM$Cv&vy08QqO9qggx&%1U0at*If>80&$T-loz5lp;6#8fHQY%s(?ArUjh88SPVL zrJt4^CX0-$q;&M7XQXLlrykx{i6z_N1xT~yqOJVkn~cLlkv4e7G2BC6$DFc);BC$6 zv>1$T{Y>9hff}0{@WweDOPaooWJ}KU8ZN~4qBEts%IZkfx=8IbDjG$_M*Cw)c(yT3 zF|abFFY8XZiZL&H;>l5bUnptvFw35H&E7n;7rV{mv4gGHEjzbGg6J+Y;A`+tL!*)$ zZ*Zt*U~F1LX8W{C6^`|cB~AAPY$=9|@M?p?G*qKYf=Spn6LLC2;c1CU?uqxrA|cpz zoFOsZhK6SIojIH8PUVV=qxVdTe`$S}AbY7TvH0%(?%`ylC)(3LoxvH0Q?5a8xXD+& zZar#qrj*$MOQBoM-ZRd=*xdv09_E1Qer5IoW256URn)%zkr``)eM5U9{n2SHjiibl z7zSsJ-O+*Qkl9m%>{U0|J2YeEMOogy>CJ;ufpvjYs@2QCQ!6+XE69eo5|Y!I#4~1| zCIGuh?8~01uXgRGlo*?-j$u?6@TM;vcV@l?iIu_=@t%*SYM9V@=@f=3!FxR>uL;ah zi`JC~C(~P8hQ&F?xHXu+O+AIu48-8GB-*@YstFJEM&MDL|n z@3*GfqUCcIm}*DBbF=A!{`GAx&puG$iiFV`WApN#c!th6C(#5nV3wVJ)fP#;|I{fmx zV(Dxd9FaGoGQ;IJ(bMuKOZO&6$K`zsg9HF0zr<&PF}yuC!?t&1)B~pL1svR};wP9k zilV`d?$Rx?;SHyMQUp3dgk zF?w2>5v@e7svh5(U2+Bj_@&NpFtW2bQr{A(Z;n*M_v6AA*Hkj*)n1aEDLHbbM#3HP zMs(&JX3h@%j@>H1!iVlQVcu+HYGCM-%I<|yHX#=*#?GCV$}o&zxKC^+B_45V`P5^> zyqNZ;cUH+8&JQ*vz=r>jG9_gd)7w2Zg6mX+4gYD#@rE0NtywiJFVs9}R4a}bKR=b1 zfZ1h+#^=L9!;L#@YieucX(XdOo|o)OF}14XvCu$8q(S-KEMrd9*xrWba4Hd4tS;2_W^94DU`~U?%c{O>0Kvz^i!i1U!3*Dz{8iEuSC{Uu8^2lkr%V ztzNHtS#ySxalo2sJ*4uTc6(u8D;=$^p@t@3uqA@+Kf`>OJ_YDHfbyk1b;+0u_}V-D zQHkwX-gK|6#wal_47=J2@1UVPeszXgD z?0vw02?Fj9#+ir}a_b9K=W|wgop@(jT zZ^YA{fMqELUyBDd_Vp=mm{^G61GDYA(<4lE>1J%V#v+S)1h3InQZ^C2(J?R?W4E5u z($%7SecNg`uCK~oN?$xVxHqc2a$_s|Jf^p{rlwZ@s4?sK>*Xz?Y~$C~)J?tQkpGR9 z8>bP!Lwjx9{@ub}cn039O}%MG5)6y3MM!(cPEASA>h9Yx8l9Fh>(V^#v@%Uo zx3_9f%Yp5iakH3HEjmkB%sbp$#|L^xz#a?ORX__5! zU6pq)SQ(_z%V8s!8Zm?#n2rp6Cwy!O4JzWtB)wkzq(=KB^!!Tq#)iP?LSqCrvLhHq zeBrRay(7{bhK)WT18tp=wswEm-_o%e2E0aYn+B~4&AelzNt0b5ozsc^0z}W0wmbNK}?dkugZb#9SvGy`aQ~U z_bp(*FeM5~74(ImcsI5*G>IA0_eG%)^p+fSf%{>NEIGEJ#>uo@OP&QNv?v|#k(zxS zP1;5Qj~xnb^GCGD2Cy}pN<=*G+z|}7wnsW!!kulXBR||0>v{+Cf1;+tZ9y?nrnXR9 zN3da=zguT0j)mEUDP(5RyI_z-JGf)wcCLi29G#cE4 z3lUPCjuiyncC1wRs}$O!&{rt*YK6X1q04A`=ub{N$`t+@g}zFmuU6=_3SF+y6*N8c zhov1A3g4^Hl?q*@(A5fEqtLYqy-uOmEA$41uA})yKP%c%r|>r_^d^c=`9s^J@UNkK z^i!uD*C_mJDIa|xX~(q+f3w2htnja+eDsZ=9oH%R>lJ#7Li-fDUZEQlx>2G1G=21! zsU3cWAE5kH{Rb5OR)xP+;WsICP@!*7=xqueQs`!dZc*q~nx9mCv?}~Ih2N&|w^M$~ z*T8m#-%j~0TwSDH;fE<%3=$gQlLk_u7q0zgbc4++fq~-4u%Q*r< zP>f7F6*`9;5b!y~MgGraVtg057x<`NoD-eE|E9ptA-M`ZmwXHOh{rXF6Zn5E;pZs$ zIpp&Uk82bsnL`dr_&f!lM;>8#T(dYy9=TJ(=PUSpvRmTMRrqsBi^MNb_yxo#@e37x zA*qu1MGC)&ES3246#hJtC-LVi{Q2aK)M5tO!vclBfV>5K)HkkaoWP%u@Wl$gm^>@- z7b^UP zWq4czImr^TOu}ER;4da~CH_){zm)v?Qb?E`Ib@l_Uq*f?@h?&Mmyo}a_?IgDOUXkL zzf|Ful3OMIWeWc?vQ6SISNO|GnZ&vqIsoAU}}!D-}Mh z-z5Gjg};h?MB;lCzK8Tl{3{gx6{Jq$uU7c036c0$D*P+S8_UG0nXHre*D3t# z$i))>dWC;Ic_+0Q0R4N5!rww(k@!A^?<3!k`1K0Eo_t>7Hz@oD@)3#OsPG#}LgM=s zzMtG6@dFA!Kq@8vR)xQnTrBaM6n+!=-9=*i2rB#_`Ck(M28DkE`J%+%rtr6s4@>-z z!Vi%?iQla7n~6{2wPZRDiH->&etlcN&9UE#Nrhb4Yk z;fF~=;&&+g4sxBu?^O7mWFzC>?8NzLhr-`MK7#96;Nd-o1NfH%z6fZ%Cq%j!=u)7! zFglmXs{=ZR>{R6KB)=~K1{`<~*N~$G#fGm~hLGmA|%?ZfQ5P4Oihsobdbb=g}=-bF)iB6K+C3=K(OY|sdlISr~ zA<=utVu{{Me!oD}*El&X(fi1^CHnp3DT)37`KUzSPWDLjpON=S^asfniN1qeA<_Fu zfkfX)euFon>~N5~$V(D^H+f#750Fnu^gZNmiN2TgOZ0uDS)%VJ)e`*xxmcnfB!8U8 zbA#>cL*$<&`XTadiT*J8qC|g$9F*vX$(TeRBsWR)N6GaP{Rr_$^q-Tt5`BpLI<@%% z`FoW7NTLsu=Op?s$R{QGF>;qge~j#w=#P_-M1O)*N%Z4ni9~;r{Gm|P*Qdy7iT*VC zmP8*RUy$g}kcTDuvt(4FKSyqq=qJc^68)ECl|=s)$(QKACU2!S=RjXik{?R+=gC(j z`U~W7iT)zFQ=*?DeG>g8;sYATavWb5!TwCCL_5j9&(-+2KeWi1L*4+I9xy2^bnYN` z!+4DGZ-Cz-XFiED8oTi#=Umbz(FLS|(Qe8wBsGl2XE2MLMdT7je~t3zk-3~t>G|Y` zFd1Na*z6ZMi^+40zKYTd$)_0&0q_@*I~c8%uY~kU{Ke!_M!PBgVp1sKmy$DZe~RhB zogBzpMqXmHChrn*T%s=}ACc%%GRSCbc8i>sk!Fd%oLnW*my<$9Yx;JRe}Vf)OkYcH z1({&AyCBBywNOUE64Hg5b@>h}XFp zk$#D8CJl_fiRQ0`EMv5$uU7IKSPWu%8r?>|!Dy}jY$wMU-9qEHlaDf58-Kzi$!Oez zU*zl{TNtgCr<1(G$1fV6knbt<3kv<5LVsML?^Edg3cXLElM3CX&}|C6L80d=^gF01 zb}WK1`DY6K_X_z-KcLVz3-m&ezd@iey%L4~w>+L3)Ia1$p}(!rPbu_ag&tAp zn-sc1q01F|fkOWpI|@56f8SH+FDdjx3O%aO?^Wo4LRTtusY1IH`n6o1J57HtEA)32 z`mYrFL503mp#utCrqC{hp1_X74%F8(3jJw?{(wUFDRi4cU!%|~6}mv7-%34_qV4M? zg?>_@?^Ebo6?(fuS19yF3Z19W=Rha?K>hqwp?{#z&nWaK6#9OJzD1!s6?&^eS12^@ zE${>Lm#5Ib#=({y$UmjfUsmXkDD)nM-lfpjDfFcZO$U1+{WCl>5MqA*k3xT6pE1)Z1}E8q^#8>j0tnxBkS8!)?<8Ntu+~Yw zjp2Vd$msN4#ONLxfa8}f_)zh zp`h5z3+6isZWkP?&ULUJ$M9i7+!$g!3_%{w?*-RGdKfNtl9d>~>!5od1^@0K zxE?8h%0_&_9484ui1FGmY<7|k3_<=b7Si@Q;_SVdpFBLkx*h%@OuZP z3*K?iJ)8n)JeW^RkH)KUl3JuekGEh5dK_ipa~Og?U&avh`6~=TZ%d&3s7E)3K$oFD zAfHr!pdYF~(4&XRsbFCeLy-3fh9K`4h9C#)3*(=}5aPdxA;jnP4a*yX^MjWhZHh7ce73C4d6LX`guhEV^{ zVF>m3H4LHNPhtr5@FIrAOwUW4RKFMx+iSsD&=ZDGK3eY=L;J#fL%d21p_8KCv7B`n zLcGNg7C<|v?Z<$|^=H9vSv!JoHN#VRAeYL6cvK$Hp922!GY+jk{F{UP1o2S5b4<>E zu&@})f&Gi>3HbFuV>%%We+N6B7(#gx5Mn-2Z_d9Vc@muvc64(*)EfspDI`pHVTfc*r^kNs*3gqXiZ z457a?VF>x5{Rl!lmaky)pnp&rLOff(iqR0#`kSluXDo*s_ywTHO&9`w1BTE~`Z3(> zBzrK-can!Ng#0`Pp%V!>mV21oD_FQ%8#k6;$>=hCV*zkiF?tOPuV&#|mcMeAFE&{$ z_cDGZ3#(XIt?3cxpwqNI?+FmfWYbuY|_chu$Spa&a?eXv#fp#Me@pwLIeL%k3@jA5EE)1c*#ujgKk{s#Kydb$p;7dYkl1j?}s<3YJ@#_$nB z^@lXAKj>F0F&@lUwBFv$ex9QFImhY`YPlNa!F&^9;rlRzd8Chp0~lW9)aD^b?_Q*# ze?Znq!5`Q>59K?GG?ec-455C$gCUgf|HBaU`3i=9C;1l)15R=VL&(SPF#Mx~xLCc> zdWG?V)+>~o)+;1N>lNsJz&r0I1oP$mGosPZs3?60qwit#os4dEX#6J_-Nxw8GI~3s zKg{TMMjvE!n9=1d{SHP~F}jn{k25?B(lkF`V)RZ%*D(ApM#Ex^mgh!Bdl~;GMjvMU z_b~b^jJ}!C&olbHjQ(>*zmL(mOkRZ1S2Mbc(K(EcGI|Z8yBY0ZbPuDiWOOg1zsS;y zG5Yh2?ql>{GkQ0pPca%MeX5_2Gdj-b?=t!pM#CUM^>Ztu|G?-0Mjv7HAfrFU=pjbW zWBDCs^a4gF82t>x-^S`qc387SR_#WuVD0@j9$g) zyBPfri+?wx|BcbGxS;X>nbG$!`YlG^%jkb)^nHwmn-^N2_cQu3MnAylHyHjwM*oP> zA7b=BGWsD#|8GWrn9={hXjnYb{9VrEKg{S8jDL{Pa~c1mjQ(GY{|KZ1j?sV4=(CJI z#OSXx`cX#zmeGe9{ToLA1*73+i*mBP5f9S)jqLVJ0;Aze$cpAP;-vqy3SdF)-yf z7>UQyGcghyjUCcQU4V$8+%k&N9o1|N5&%T2}xhxf!HlHyHK7EK|`=BvYPG+rHR zqvo#bv20cvUK*LTi-7UlMA?RrX2CVo9S~~?h5kt2c_S@a|dw>c}&j%u;ihyxS z9E5P7NW)rJQp{L5SP+dwdwbziKog-#-!qnSYb=(CLCIBg8Q} z9o0L$*Pvyw!AU5%MOM1ScHm#PCV5;Ua?ap_#@<`VINoq=DuU4B0poQxQfB z6l7}lrXvP3mcTWdvglAt7e6D0DMLj-w^8~Q9l>G2GLne(z$hs%1sGFOPuj{%?OYO? zHxa$t%3N`sXR&%iRgLsVZ;eGpH)4 zaA<%o&PYWRX8S#TG4@qAspyT4Mo9%!$H=I5+6@D{`MMUH%pmBu4;Ns)IEs%9z<)i4 z8NVW#9FL5~#_1fo2O5=rUbS93C-rFf!>6yoJ)VxH=14H?+f(cDd)hpWo^76bPuR1; z-|X2DXp7f){JT0DtJWhChJVdIPn+N4+Z3vO6j5eQ-}T z3B|iTo_1}$KZO9A_8lB; z=sYX2j2G0V5LqsbOogMh!{J^7Zf|S=T7)D|9@pryTjDEIK3i^EL1g*y;XN>V!a{v4 zCNualKoUh~5b26IG^ZFa!lk5%i(DOIxVY81xFV$EdP)jj!oioV)KiSX=n$;yg+W=D zLdT;NkPbHbFr=eWOHAofDjqB}(GM&eFok-E&~npwY(mpBm<~u= zK}uM0!UaeLJh#sJgf~5X_x!@sBGan?qkUNEo|E-4!2)$BgF6j z^a|4_Uix8~5bcyt;p-Aj^h74`vD_s=3uEya8 z4kLp-V{H6O-6yaNN*KLW^SdYpVxu+ONj8Y^>bXaL-TFyZ=D;Tkhin@B=#ampDO-U~A%I0))Sn>={gu!RP=aPtYQ5gf=X!KWsqSC0)aG zINb-`UmH|OUosXWkw`QKIfFTBum>_Fk^{+Fg(lcRwf+RQF_Aek7>PvcB73!t*%PUa zRo7H^*Y?2GNPGLPj1d2haFY#C)p`J-DX`tiL`2-o^;Fl^nX}fJv#L#5H5<)Y=GmyJ zF^^Sg%BtRA&O+rI7rDC1lvQP}jVg0(RGDj|(p(#r=Gv$<*G8qOHmWw7YNKkSsWz%M znrfq}&Qu#!b*9>=sx#F_)do{-RBbTTM%4yWZB%VA*T#BtZLBxf#(HyYtTWffI&*ET zGuK9~xi)IewNY!XjaqYU)R=3d##|dU=Gv$>*G9FuHmc3FQDv?T^Wm$i%3K>&=Gv$< z*G8qeHY!cEvC&i+8%=ew(Nq<6rkbcTZ5DN=dZ;s1!v<3=Y%o>A22&lZH`T#uh zgDO)URGI3)R0Zn@-G5Ppk^7$qd% z^w%~UQV$Dc5UlWx_l_)Ka#8W-SlUC<9+js_PhpJVu972+$o3x6eL^E8$M)E1hKbCGBh|{WQOLZJw1o# z>QXA&ReYu{T~2LwN|%*q=@JibI&HL66(*;PT&blB4?3_Dr}5d2XIf4qA@to3>A86t zUflUiV=Db3JRSr(9&KBn=7lHI(nD$E$LpRw zmH2YN9{z~ELidzm=srdC5=Vz4aFXfO_GBx1h^H4sMF;3h0-j#t8701F;mujP?@JtY zaO!G6ZyDp|&9xPM36iT*WX`<2=DE&-ISU<&ofkWnI+i&ub(A_*Iy?^NJc#E2iy%wM za+h;A3dx<5mp`|luxQ@=1;q;&l`Ot!$;C^TU2#juUNUtbH(Z_%hp_V_1f|Z zZ)H_=P3^k%8|pT0y5`!=*ImEGSKrX+4{U7;-mopy+|t^%y*=E~xnt)p(okIi`yh*) zmpGQAtqKA=qQsF0CyN|Tw3UKcm=7Oc*gVD|4x;BUJbo|a65{gn0R>03WPs~daMuEc z%SJet_l*KMUHlFQze(hWlbw7{!L`BlMxl6I-rWigUg@UaNOE}`*RSB71Kbu4f{^1n z72G7?@Eaa}aNGt3*8v$X<{$`pIWAFfy(YN13T_l|ZUcGmfZYSglCIlBfUCs|?BMx( zS;2iLhtO|%RNOZe+(8gf$w3fud7o2oCxP)DgLDrlxci|I;5Tgi;PUzu+~a`5Hp35& z3o5vm0q5o*2sy4^X@8S|<2;1(`nXDw_eT?X1q!Ydx|&h`UeA~7V;A7yvk3j*dH6>K zcN%E7j!Nb4>k5uQKDZ2o^KyJv!MOmp+Cbi23J%L}Brl@iDok*-3a;7&w?M(I2V9Xs z{@wt6p}L?N=uvMX??nX{Fu{FB!QB8jE*lfz`WsbnXm7+wFYi-u9e~5Jh#x#ooq~J9 zMBWkw_oPYwUWZJJdik=6yyq0$F%x;WD>$_0!t;)0;d<#&a9;!5(+yFK`7Am;!naKMc%zL6}cU|ISlzp9LJ(8NzvcIRhu6Uj7PjTMXp=P{I8Ia7zqu z#}(Wk0cX@s4=Xq@btjqz*Yk(#A2ENWfb-x5cJMO6C(9CU3oOTt^ar2(OSqd&aA49x z!i@utr-exan;x%2Uc~&}Zh||Z;P#u~;L}1$-T@OFe4;Ah?l-~Rpx_=d!NI4al039~ zc@rxm2E4rRNu-2(6L3cD{#y!e(gb%%!MWfjKpd~Q&i5<0#enODYy9B2_rL`xir(hN z0e3S8LCA4<|03ehPN^F&u!G}@q5X=ua|=>35X$vZ2soU7pxe=75^y(jCS2k22$RQI zh{L?_gX4Y=;}fRK z^fF#*4|mQcE^(Q?a=Z#SJME+n>e@Ep1eagaru?@tp!~EP97_DFZN@=@q0Yv*5c#_bKFk2A^Qyc zP+l?o{wLsIYgIpLk8AglN8t)$@Q3%6pH^_!0uDtYE*E|rcZY)e9^hcAp*Y-!;W*qc z71KQ@q?;$;wkx7KVeZ30>X^1-JGqsdQnBK*xPr!G!>KKa&Ty^g3?8 zf_n*Y#SDib*Gsp8dlhidRB3tP)>_B;63kvQW;NTLKw^YD=O2Pe6z`-q_p6&+~ zoa_0NJbX;f^YxB?q~m@Gol4Z7N5H`?kd8a4 z;MNK_xV6!7pHy(Q0?sYq5(@5G0SC7tx;(TaFXpciaCN}P`h{B&9apR1ZWrXiEryO; zq~Hz+IFEq)1q@1Jx(^9B7%p{r&nUP<0uGk?I&NISJucv`6mSs*_XOaYfRE)Z6L8lk zxHkoPYXsbK1$R!sT_xb&hQV4a?;iymEPeHI{G)<%eKpmdVM(jwzM|lY1RN|?b==1k z++qO-OHdtmyMikfaIm!0aW^YCkATDRgZH-$3T~}{gC(AhTcY4<1sp8hblksyU{Qb9 z3OHDj>A2?=T%&-4rIwC+RKbM=+&Td_qTo6N+AlG_o9H?Ea1?u zfLL$e1DqT9nC^7~&a2?w6y#km;N~j0a{_LQfO``bVPd*}6w>txxF0CE(!Wj3tMvlz zX$7|ya4-eXax@6IM-*JGfNK`LW$Rgf1DaA5LU!o4ZrwhA~f zMK0ma2{;@FdHef?L&p74zy$@|-zqrQ*HU`9LBN6OO)1?X0k=)SfeBX$w^+c11YAJD zl?u3K0SBf@C3zmexq*-EuSLN92F}Iy(kRGl6>wiya3KNLCg2V#xDLP-!!=BIyMVi0 z!Swj81?0&b^*drH8C1sslXVmZzM?j&48c^&ZM^}7nrMcgwlr1E#81@1)wcasI~ zB?0#y3*4&$?q&7qP&31YDN|u2#TBEpUwjuG<3FA>eu} zaJ>Sq*8(>x;9?fI0|Ktk0(VHj?Y6)@A>jHgaL)+1xCQP-0e6c9?j-?ts|D^=0XJZQ zJ15`A!cxR(Unhb(Zf3b=EBnxN`#TlNLDFH&X5IQx>?z0`AimIFEok zVu7m_aG$ZjH43=TTHrba+~+KCy#nqD3*4xH`%4Sl0Ri_{7PvzK?yoIyPYAdtEpX2W zxX)YQUKDU&u)w_};J#>qdsV=H=xVZxoO$NpQL^&V=EZ@b zzz-W*&%n!{YnJ?!oG6|ws=R57Yt^DNjs=TP-1B<7vprutf6wx>r;5%xiXQU6_D?@- z2uyn1y`{x#fBK`j!Q`{VO-^i|bh~#W=gfi}jJJJqRpni;=M+8ky0iYS*S}d!&dz1LRh4(Y{-agM z1F0u-Uk_b$&+A3G3o6N(1w}7Tl9Ssf*OL9OJ6!`?4!ph}&hFZ>|Mi@N53W{zt^3&o zZkVvcQ{MQKoEwUdKhodce{d^t7sGuh9+Sr}YjFkU1(MGu`pJr;@9ZDW`O(SW&Lxf& ziLSE7L|6B-8=rpn-~QuWa`0%sYejv3f8gNOx1K)QPx|+7jW3_;a!oo4=N2uVAO%64 znkP|nfI?K$@?2MW(LbLe?n##RZO50l+--@d}*z{{@(3qwcykJP(PIFBY?aINSMpsZ)QNLeYp z(jVxCbPjGsu2%LU49fCPIGb{U_jeID>Wf~3%XP=+hMqWEl=~z|oIAm#J=L}J`EJkw z$|3GLki+o}!-I+8Aus{6$qipLx{-{7I}rD}ipurwu>^dp8FSaT%ev9Bvb(0Ta*exV zcz9rw8>|-h^tj(s+gr1)ukyV_Bg@NsHg0s6myaaCz#!U*8I6NgXm@!JT-!Y~<}M$u z?+k_-z0Dol--x8^Bj#O8BA@!+zTS|?{@NNjn^u`ikhjR0IO{W*q=}C-j z);~{$k5%DPG|@A%nSS+(wjtf+tu^pN12ez_E6nkso`JF6*yajv=FG7V!7KXR<-rR4 zan*?D-k!mcIA}M;)vkCueC=EP9g&9C_74B9NVA0KO@i^Aq#R2#q9ehyOJ1~5JqGy~ zlIV+pd1^2{WO&gV@cTMC+x?OHkUt~93!X-7fxNrH@M$s*t;irBVv;D)n}`nB1CGR! zd!YGbE{S(!cnl1uW|peq>}QwZ?Pr92be%aT%GcS@6dHrAQ;g>A9k!u*!xS;97a9xI zpAAKu2%&9us=2pYdB$mj$%r24%b6OUMPx4+Ozn-M)0i2R^NbJ+r6-u|BWj0^Pk zj)Cu_p8hzDk29r0mRBzuPiIyz%vm!o@I2*o#+#Fuwoq?R-|iV!0p|2PC}HnNIdm-> z!?NAZ>17hnUtVXn)AH;>=N%i3+nDvTRs=}iJJL6U%|XaA2(~{{PBG^*QGgHkhN25FvpK;a7i`kDEuK&E+dKUY z9sbZ%<9X{FHm;j`p} zwvUG8G?v^O!wnNK!niLJ-*U?YobSe9dL4}o8jDHsz1^_aX4K{dNMF=s43#n7hW=-V%(Q?hsX(o9pUZt~+Z?#XN zk1QkFQb@~Uc@lj`n=Ov5sU6+0v1xi=@4u)ltXi5+o>5d zXB0_lmgh&7{nlxi!D(oOS9Gv#&-zGTPahcGH@UGDYTF_cF!puV$44^{Z5d>Qz}NcJ zYKyg8$VZ2*_Lw0fRET$^CmBynzf|$WdT@^guEM5Ow4ssSeM8_AD-^7so}4{{O|b!R z*_lzw7`R?AncszGK~Z+cN)2pN@F;kZ&zwm_*-oB<$IJx}3@5=Up2@h(m|hGm_VCkS zUa;A2T#j^TqTfX09BQ>(!Z~7ez@!&4rZ*0cdBL==HfUC z=N@BSr6El>RyZ;v!1A_)OVQWp+OyPfhx`~--v~0t^Bq5kT2mdUH7=e$AZ1{~L!@Y; z+;V2qMM+qR$R-iX&SjF8orOdyDyps=UDCpnbCc~Z6RiI}MhEF*h+Mj}IdOzxWWm|p$NC40KvA_7n0_r&Q4OM$ z)AtSrhKEg7)w*n>^iq)p4N!sQ=SO0Om7Lwo+G~*p+QO&n85@*YJeUzoRwkDDw!Vk4 zj;eE~&@xh0IvuUs9Mp_-#>Rm4q2ZlvK9h|Ey?{o|lcnut61?@p!=tc3j3%a3g>rTT zVcxA)FUw?=!$2~+8=W0nJPFE5Ua+mHA<`H_$754z0ZNgZeGM}q1?Ha_5YuAvzUiD_(Vz#Hczk&KJ@MoyzAuzCd6;FZmYU7pJhT_P&E&Czt=KI)w?%?29sc%!ufabJWk_(*nwXG)nJ@ZRvP zX73qiugvZN*kne3doz{4*y#97iR$YgnXxw5H?#-5f=+8`BvtIdaI`nl9R=5}W={>W zuZzK6{IEP64dHbd}4@w2b%u#{#pViC1)5xqK8{SGt&RC-~$~;W~c9YomAv3La zwJ2Wrz+%QLS4?EY^6mc_suZ4x_k1)}qtbZKOQ$eQ3Eu0O&VnyvZ^1Ps{XS#*i%T16 znZHdvg{CkNgO8tR=4Yx2g9qY75}qEZXPx2gu^G0#Lw;w@0tdIMLw#|1i`)usbeC?052t@qm>Hh6 zn%8-u$X+ciIWn)o_KwzYq`5ZIyunV5Fi{fJsGnzee45VY*)e)rnh~u;uBsm2YLr6( zCY<8KS%pLa{F3sW^7Q3uFHz2v9Jx{>>L(zXRhKzC)Tyskeg&_;HeuduWNKh&$ja`8 zQZ^wMEXK~A@~*s{2!{K_*+iULK6$cUm>1LD^v)`I!}-Cc1laHghs{~lp%;`4nb%@^ zyT?XwoocY*pH&WIIo`1P?Q(X)@bgo72{?uLd^l*hac6B!ZH+vQWR%Ahl$~m)R+T&! zT2zQMDBqi9%&8jN+t3^ihNqTqZ*xQE)MI+tR4^`Ykl8N*q@I%D-RTR=L|(AH&xjm& z6)&EEXD?CZmT9Wx6XfB0naOA}u9!BMQOP)9&9oj;`A)mNu%CD9Pa^Hhf%2ibj_k?^ zpO23v)z>F8rpaS@>;2)-)Domoy*t~o?5R@9UhVUb$kYZaSyVr~jy;`{VEm~p669P= zs}41lviJKU!(disIt3Et@X3Cr3`wi~19J<4~<*<~C? z=%HKT8}YO!U|EX6*Wy8qeSOM{6c%Fm!o>DUPLD9vrJJ$c8jCFI5xhoQN!dj7M#sQp zjNN)pOIM5T^=+%&xV|cTDSh$e;NGaR*<~yHJf^p{rlwZ@s4?sKU^P#C$dqmT+M2p) z#ot)DaT@Wt2`<}r3z|Ja^gTd+L_~Yj;jfNzdx;+b|lPmNM(oJnpnIO;fkG zYER37?VEA4m{Tn}OIXZ1+!KQdz7ep;0=5~@!b3Stv^*IbfN#lT<&^DRzoC0$G`6nF zyEon!r_sw{BbXYTgBqBQ41FhjY-nUGK|dzx_2MTr+9#psSGqSg1V$GcBVf=jf?>oL z4*T0XBF$mg=mRp))){GQ_lNy09h+gmYvg9=(5e8v5Q#L``vFLaM*ogrgFh0iZU~2b zJN)!oT8C|9s5Y>o*V?Ix?F`p9wT3$)tsPDNc1T8m1Y0K}$?G+cMmJ z3s^}^iGorEeIY2`jV%pLV#f4+Q78nxB?n#Lepn+*j%}!MGHutAX8{T=O2<8dW?x5> zwo$-ihl1Puy7@pDhWT~eOyK98JA&cX_DE+-xU&s)*jNNW+uc(ag)K*$$neMRqAXvrF-s8GA z=RW60&~o#I$ireG5A)%?9_s^AzYuAo4>NwOh7+udoO?2rJ>Qw1))w=jE#~ic=HKbe zzss3_w=@5MGyfiE{=Lq8tG3AP6Js8*>|O9X-|c@bq`?pLE#fQrfY$y#;;1iq|1AY2 zxBCj4=zo6+`U+7G^kv2m7diXxKL|8h`Th>j*sit1L1ey@^0D7(hg0F_P(JEHJ8~4h zi}JCpYKKeV=TbhFOFMEE{v1XA9EG1p`Pde;BaeKOm2V4N$N_IwFEAS0Z4P*g{j5;_ z94P<&673{|5}iZB673?ZBs!O%?=*hokU8XylnHf6FOT>Int=YR8NCG}IUs+RGa83h z2juTv2=ScL@4$J!K>rHPu^r+y#Qy+7emJ02KEnwJ9b^GPe+>L^fESMaoPf|l7Lq=R zUPPKDx`@>_4>B6th!g&X8I5gXku!&MG8)^!BBzU7!Dy`WMb2C@ zPr}b3Z-H=>k9E4pnMeJ}!YMr#F)XK70*(HAoZwu9<_AJbgJFF*B~A!E5EhiDt}jM< zjphdt!zM;|u@L(Z#@o+AE(hb`^+gb3yfQ{(Jvf(Zb>h5|r3;zw$Lo;z0EQ)uzJk#p zgz~}GKjmM4P|TY<3=QUTNdXtW!` zetrhGWfi@#?y=nwYBYgV&j5O zNA?X;)u8P#kVq=JM?hh)iizy$i?KBnA)$D;$J37H#z#gy9^k^>CBcUP5x$K_)9l&T z1MgP$43B{zxCw-tm)*%kL{zk=&Wy3nj8R=<%BeKtRBbTj)S7ath^Qt4kBX97b?fy< z%hxkB%5@*XRq2Qn4Ia<*#>VAK@Zt4njMU=>flqIh9#2P8b0iq{?Wy(nJ#C&w&o)oJ zC+ykaZ}#j6w8d*Y{#_l7RqK%m!@p*qr_Jy2Z3nn%tT|*kBOrZP8+H#sw#=A0d07Ump9jf#{rV7Q)JG(yym&if;kHvi=2y{7dw_Z zmN_nQT!@ z=~2pGE#UUUHGXh;D()G;J;Xr}n&Gy9lhOk=a4!N*tT$76H`&YINx+TTNVgW8o*pv5 zt%VGLYW3qgfI9;hJaDB9epny44w(nIxe)T>x%X-H2+Iqq6U1S?{sw*`?j+zaKH@MP zj+;<$6M{UfOO89H;9eHwA%^2VsNjADxJtN&>E;T!ZUwhAlFA?URW9#31y?5EaM0km zS_M}JxTSCn(?z#S90$uKNiS`Jydn!+mw=mRflCNDT>qM-yI;WJC}@T|DB!UE%y35p z94t{yaYqFlu4B18)nC;~z_s&E0XTk&vUwkeQ?e*Z$U@-)$6*MU6NtfMRWBjX6!e4R zyz8sLGga!~`+27Rs;W1@t|lIt{Z&1)lP0J8tIDILg-Pqbf^Q*QUnGY2#*!8AJofy$ z7fL173rWp-7!n`<>W`oJqn%j~Lv|b@F`Fs;Q#$D>tdUCjzO`+j{&K~vhoMZ(mFrek znb*RmpwQN>BEwg?vmS;_EQU=*g|i-pZbcQ$aKqF^&UzS%8NMHBH69y{8B({`eHYEB zTQI?0&#Z?b?fYFp(dZj#W@-|4JEu6~YP}TSoaaqM`Qjt%Rwaqb@OfF*!tpieSr0?A z9)^-I1kQRGLdRIM9)_~>s>KIf{8BRBhu(@ZIOO3gz*!GN)D$ti4yupZ+_pl>bCB^Y zl#ZMAFeDo%uu!Rf=f>O`dFy9A49$8Ng4YI(ESJrC7@GAk#2iLx50TOCze!Uu@I_>8 zom+6)aO*hIDUs*27TWaMHvZ z3j5w(cNT%Sjm8sJ8Zx5;p^O0b+Lv{D%DZ9kNlLbOzT?NfW-*SgPh1(;u$w&VVMupJ zq%9_9Jq$?$klvJpx!=IW(X59d6RjDzmC4|?vmS=*cOSm8=025XJq%GNxIzo1Rz`K7Q?nk1=)$=?O+oM~y~$pK08Mvs z$J-x9=MN^PFjR9fvmSKkH&p^{?X_6d66UtdlciveKL&7+rjk#fF3lJ=J zg{M(dqVIwk62n~r&9FFn&!pJs&8`)RWu5gfWcYwcXlCZqk)+324@1$>F|g2)x@ooY zi6^Px0+Pc-Xch(E1rU^e!oY0<#-4Y$b1 z;PRX3nIg}67~)=kY-q~dNzk++^9mO&VG8fO8B{s-=M+wNjAZmYHN)f6bT-e9(bLk5 zXeIKjhav3&DZHMLS#`4>h8p~h%#5<;EoTazC4`7x&GM_zm6SRV%}la$>ZFGzJL_Qx zeH_ht7y=8(jmD3cGqxsfl55t((5#0cX@y|F<;cF741E`+y|Fd3($$x^>`OPWZk)|n ztoI(Hx1lrUf;+g$PVYR{tcM|Z^Hg)}GwWf9&H&aLt08{DgQ>Z9)>IwmgeclZu3uzIO}1k zre@Z|5dR|Bu*s#I+GK8JDeSbI^<>wZ2tT5|#kT-xwm-5%nwC)d-zvcSSJx7-W76giaU0m?)zx~I%zBiW^K6e(J z#+>=a{y7!o?GyXA!xiM@2JnCQ&81gsxZ=V@=|F&-d3Wxo-|G6r_BV?Q!*4EQJS~Q6 z(m`X2aXx<*JkUU#U!1yZat?_HTxAP?TuJ6n6fP~9bgXSJ{o%132@i$G&mz;4dXgyO|G|!PWCm z?4NX;tgLBB+|4K_P>o2M!Rt!Kzw$0RxESh*#zG4S^RQeN~EvS#TC zQkFkazG~m{oJ2n4^t;Cf>s!w_3Vt^EF3`-}HwwtfV|Ollp!E6r+#eHn?$HP7skDs7A}han40H3d$=;J!Ps}~Na^jh@`y+KH9B;T5uliwI={JrImVUf` z`9#_Hk+YSKxoaLf@!exZKR$BS=g5Wg4RyJ29;N3y>k41~`Y}@R(^Ca&=KQeN|M&^l z8wZHvjV-Q!`msBZc%c$9^s$e9Y+3Pf7Xh8;ES$jHI98FeqW{On7o0tpx=IpD4B$t8KCBz4TUp z4OV~ERvOyUUTU>Bp!XJ3e#TctX|JJbH?~&(pP4zcd(O$(N3y}&d;jOaWWL{-?|f&@ zymroWq3I%TxNzZzhv;AH(3ckG4N{3rId;nM^ik87UfMg;_3%kk zR%Kqwu+8OhUFhn_dmKDj@YbR14Hp(z4v|5~O}((-uS4i-Q>CH6bHo-{5qQpozl4sF z3UdA}1Ee7H6|xX*w;*lk>T?=K3bV?crcu*xUVYMZeqQYs*A(*dd&Kmp52a0$?tc+9 z`o%)@i}`sjzw7nUmQ802uRiA&Pqw=D{FOY^@cwIAFPtQ3=k4j_L=Aez!ItMR;-G)w zi9@?*??T@&yN*1WKigC}&&AuzzUtj4pP6MI*#9K@!7ZYVQ9d(3lF+gUH3wFtY$z!S~Cg4^+PjF+jyi-ykf{pcj=DI3f>k(O6< zm<-Zz3+g6o@6&`45bd!lF~ZP_LV!c zTZ?8*czmonx zT6>&VpF`{O)hEe`6|C13pk-;V`L9EdpOA>?H;oA*;U_Wn<%`ZvbS&L6aF%PEi~o)kR92ot&gUtlg0!R3yx9-S z=?kobPvp`0`Eh5#;E$YVAAJ$?^oy7sXN;QCG1HUBoGC}{8Z{BYXU{Wz&&Tf8I+{vM zyVm8Ag5g8v0kqC7RL4)9GX{%Xv}S1t>Hz}?kqC=F2IP`boDt|CvtOlfs#f|cVxp^N2XfyMu8*< z8tyA64i(HHC(5P9TvuPpfR*+UXelZ#DP6o|>BVKsJZR9Fm6x}sS z-t2pc31`hdwlJ^vwHEO?Wd`v zv~NvvS$TI|v-WhT)jM90Tyx2$_b0Ki!kGVQD=T`$X(%oRgn>O^U=O&PTj&eM$mZ*~ zhZlX>ZD0==*aHUk0JTACU=OIRYl_8MOqc-qr_;b5(4UFJI00Ty??$)a;>d>WJ|`+? zU=JAB1D;?6vm*Qmw8~lAu-e|(*chcJ1vduzdT6iIkLTa1xv%qXj2ACk7|<7snDCDm zZ*Rk1o8F2hqQbt$)0c>hy~5|Ik1N>e@9XRIu8Fd{rN~tX0#_<#im(a#C|QT&?Q4Tx zZ+D;9Q`p|=2Qgmxq|?XRCkf9$2KIn~J;08{jvGZ_VyP1Blwm^@3QPNO2asMOc2ZRy zfu~8A{wIauXEnu8(=A{UH6qNu7}x^__JGEci=x*tRDrmI$G{%Y)S!Vqz)Z-|X&&Fi z#hK)^Qgn-4zsrr0)P9v3o;ZbMTmkt^V(k1h2NwPi?A*19I^T8x`n%M7gB5A`^p^oYQc!iCb*xugj?p_xK&m){NV#ZOg00#Cz zl%A|(+~2?+=q%Kl1MleBuyL)oJ6=E5sm(~gOe%4lpO(ll&?`c$)pH^#g`N0`+yT#9 zXs|nbdir|t7!`=J*)X2sD3sY(c)Pv9Xs1ucrPLMltnI>9gs0EnGoc38+_8Z@Kwq$r zHLWkO84T~swyigaThOfFHT}6qN==oK5q~}(MhU-kzKzh z%C2!ja}F)bI)AXQ-_z+1u1TgewN=TaZmdlrwF)y}vh*0(1MFCmJQXwx%z#Emy(5V# z4(luc)?y4yYNzGQ%5R5qxas~sgvmbz>GZAmq4aGk&1OSSacTd)+m zu5;1~*w%?(@J@ekGV`VCjt%SqVF);4B{@OZ1_OIQX-hxQ6P&b8sRx|EzzuL-wkzQ8 zjCL41pYH@S40b#z~z#iz^z^(mP^mMQBt3QQ_W{|(B zWwq{8dMx?ou}1vki;o-PAv$n@XmA62pv1LURECUvK*0+{(5mJd_Z4++XT955=PoHx ztx3neBo?V;MH-grjc@E9i8To|tU`~vM~wLdBz_6w7l)baiFMx!dp-$@C2CDjp?P99 z{l`@vYN1f~C9kFym8FvDNWzJgQ)Fvk4;a`3VJHk?2Yq~SbX=H}(!@u}1xFAx2G)NoZgX7}x`Gx?BWLApT+_BAe)gw>CwBPqn(q*xvp4 z3mL&JNUG2*cLRICz#ec`Rl3~<_CQI6+tGYweML2^3IluKDwy3jum=q6fwql(|E<^q zuq)b5T49Uz6fQGx0NUFZ66wY>rcWVhB+Zm2rJ1c3Yl=11nr5|H)2$iS%(N`)8L;+h z-7HyemaMl()-95Ct7N@Zvfd_Hw@KFRlJ$1UdWU4aQ?lMAS?`vt_rUOcJ~j9%UpK;c z4*sX8Nv9Qft09GOApw<2zQWl7s4rEQkdZkEz+k?bVN2b&g zW}KNWRznC!npU{eT~7tbLtN`XIC8$SC1tDSR`YGBDM!wR`iz{fI5K@XUqM_e-03cl zvJdS-e$JeYThg|s-kNfoWt(|B%H+&hCspNa{5;BHL;m7w1)=CeRXH1cIkb<{@Y7u< zGmwY4NXgTiBh#Jpl?s`GY%AR9Zl^rtAuifZsxd#Id1w6d-rqwRE)tah|8`annlbFiS+_nT zXQMN7Mb1XVx5Az7wkby*;`%Mj>N|7RZ%N;3y*2H&)NLu-Ew`KRz=*2I>7BMsnlf#> zgkIe(4Q1r?LN0Zil)7DVW{Tut|6j~ulHv9|s^BR)%ERDkUi>l2DLiBu%_o z!&@|b3QJGtNPeYg;!{~X{q5mbswO^-#nU;AUul|ntAd0Tju~sCKdN{uc}vBolV7R$4Dy7E&m_B4d=}ZN;-`?;!+nF6>*T3lDtHr_PQI_= zbI83aeg;{u;%Aa;Rs5NxLdBm&7O41KGF8RTA|FSp2emt!ysF~oke{jeJhDf{XOnwW z{4{be>X&9g$G~*SMEYc&_W9|OM7%Oj=gR4lnUu>s{hgUES;%=ZPy6_EDTPdzdD^F^ zOR3~WnWuetx|BvfK>gDExIQa+N5!X;gECM1>~txE{6OYg8J|hMDf6^XPM5OCZ8A^$ z;B;vUxf#B=rX#LjFz_kAR>NPd;Ttr3xrSe+;pu&di|RjLFz_jVj)p%|!_&GD7sU;u z>xhgBz=u)4oB$ySK7gOTKz%16tEunc^D&M0$?^35X*_zShfnX9>TRR`rCeSrCZrR* zgqx@7B~%jQ0cyo~Bx3y8GJk>0BYzfOAoKX4Wc&h|pC|Jd$~6;_-7s)&p zMl8Ni=4~>M%4PEB%Di3X=gWMN%+s4(giVq~p1!`IzpcN|+e;SVtL;8d8+@Ojg5J(W z9p1M7wQgoehb%&Xe-Yme_4Ky;{qDXVx6ivlj_B|1^{?%Qtz8}p)5Sr5_gbCE4sW}^ z3tvR41i*B|$>Nl2_w;%dAz|IR$^E_V4*yzzA5|*r!1w(0lW{p4S}IXOSzt|PkEf4@ zBMmEQJm5NU^X&6dcXwZphxlo|A+bumGLY8^kQucyD0`rYka0q&!2WV+MaO@rD48;RS^faTm> z-YzBUFX;$Jtx?b&!QTG1a7;%R@(>z2O8hr~p&Myyg8{d)8|0Toi&zpZVsUY_n9``q zN~3BkEs3VBWLeahrBP!_qsA0Piz&W1YRuxOF~#KX5#g|@>awzY70jV-C)XMD{zYOq zX$HJHLNi*~&|m|dQ(}-Shm6px8eHLV6q#hks7_#r`4_2X3jd-QvxI+?IT$36Eaw=3X5XdwT-_j?XYkYE#8v6%&jVOSv%W&*=v;IRPAT^g!F!X-2;Dp?K&`LQA3L@%{`qAWODC8(EZ#21lh1~QQa*Gvm zIWgoa6>>9T$h9csX2y`~P{`5e!D#o%R!jqVKA4JE-OnEgLyIE@CaitXJgMU`{|Tg+XhoX9#B8C_c4@Sn=L?* zZ_)3cwz4=&IF80M>|DrD`Ec?7ci>3!YCqjTk}MYkNzy=)3>&Z&_$t886qZ!wM=sUj zxmfbT-bDNa@@dqB1;x4a3I@qI!DJK;GKr)Hl4MV?!%sKiCL8*1qK(2zG6qBu=!}!D z(B45U!?hbolAZk>QLI@h=MT+cb3SVA`pq@@-AQC*AW6nFg*~AL6Bv~Sl4K!WLQ#y> z^}TEC3I9?iJTf8`%`%vjmc&bnCX%45-c?&v5^)7g=I{!XbN82 z{P%{s=6kIiM-95c<1< z4GyAWcpFHP9V)D`F%XgZ6aE-6dzUB5Ym>2}0bdksZXwE79r`)TMulQV+WlSB)O<7( z@UjYOJ}Zuz?shh<0W31Mps;6`m{k0Xg+6;+pvbraF<+vIn$T>M8Ay_@!uw0BW&Tl$VgJQwlR<-@h&~Ge27rGD3At{WOomL9i{^l7zg)JeSj8L5_iTw-{JKJ#V1ezi;Fp{bD1aV~b?pvPQ zWYoWj+<{ty0{n4Ol^IBq;cjM+-;VY=Z?A6>>c75nGL&3iHwju=d_k`VN7VFox)Q1y zC(f&QgH1j7Y%Z9Dnu?yTuAXjpW3Z>Mr@bfIdNH9ARp6CzQYE1;w7T1)AHqne6qVH# zjq8@Wn*l+TRK)-^F^QWokR&OpW^}NzIs-{k(VIDHQ&Up-m;!V$iB2n2*!iR|8JY|v z$>?K%PElbj#fpkLH$62%AGaEsld5`!Rs%_L!oRPo)-jMI1+0_UL60@LtE!H|&rMc$ z4nx^Zx_mkR->fNyZFiR&TnMhgwVy zraXbXq94vzlsv&-+^$ZqTW;*+7zv{HpRt0jvZKBuTO4Fpwk-BuRkHJDOHR>LF+#Nzzw+(NHa$#{yvLy-$tv z`gClxXayO9Q8nksmDVJtK#NH$5IR>GNRl-bRqE|+O@k;50>!F!g;=845XvMJ@^oD4 z6N8UXW?>*nQXI!|S2Fh2sd+a~r@gJem#$NFHvFS^8QvFU6i+=p_U6i(h9n9_KR;D3 zOUG9jmR?K;6<1!dxO8#p>hYCFRM7ZRi8C(~OJyKQ8c328>^TOKq=6(k-roT=(4h~< zbjH{D#-^XhB0;T1@11YlxnHe9J`czc884kX}(PT z<<&$Kh!Q1QW8-WnY+`U=$VByr6QE!QlBDuzNQ~BvRGNV#nUG1;F@TVXcF!>h4J1he zNit5Ci-0!9?`09$M1NDYDeQ?oed{J;KTG2;B+HVeO{&nchAR@-!5CBeZg1cEp5S#8 zD7&0;qPMP0E^lMt*&625dtueY?hjBKDut}Lg|JzVZ^^xdEZV;G;Zo_rHms2s~jUPiznK!j5EbL}wewm0mUSjd| z-uNXEYLlN{)T8)R*C_N+ysJx9Jn+JpwD@!K)Lk-3#Y{-wC!!diO1ODm9%ur-)jvXz z%F;4Ye5P8Nr)8q}OtoB;{iS$AWg7l`4IdAG=nTkbz@RbB5AaQd@i2N#?Nn#r55orn zl0v>5@1s79Y{TR+kznMT@i3;%c-Xy97C(pfXScuG4>Sn{styb7@bYkhM$_Tx^N>aD z_*}r-4RN5txYw=m0(i%R&k&+u#_**YeM!kPQSh>Qc`?`N>08qSjVwzZ*3sU_+41AQ za0TIe!>J^HuealW81PBB_`n}g+>mG%)*Q(KfzUjFjQjV21X7RgOvfUI1-lmGFSQpg zE^3FIUUUp9wG5psB%dr5wdfxI+g|0_Mq?oG?9}cDXv8 z(4obDutF{o9EL4XXOrV-K0yW@xd*PNe@WQh`!cc=Hr=OQx@F+L(Tx2&w?B8%G&O5*>Ys|TsB5{wbWzrz_0jZ4 z$^9?BXZpqT8%!5w4O$*ac_ih#)aJWoK-hb~5>ROMJ%sR+ao&#Q=k?m?X1&|n?P;UT zn)P9_(}QrCw_%S8%cSM!b!3pj_eLCfwd6e0`L-KO1*XAP{M`*F9in;d*h?;0?xGYa zI2Un*#pMl=d1bD-J{q1v&KR08OjD#CA~r6WH)yf#J3g}68+(Ima3ws<*PLi*wwdCJNdTO;O?NPKbn6|-GUp)0*hQ?(*-@jR2RwT z_i^r^4|lu=_jU&ExX87D-G_yw9ZE&X{4!@9{6X;X&9?Ae(fbNDG>nkUTL)&irjS=$ zM_fl;FOFsnyf~UY;09$G$Qvx!KnkowJ|8XF9{iPtXr8%y(+AkS-t+ZQvY*U-?j)Id zaIo7q_ZYGDUL(24Ld&3JlU(UTriIf7rG*V2ZEBQU(vW$fbh=|*;2IER8TP_6}X4Y1sy|I z4X@ZuOY)}AIIblt^)OE?j<*u*gu{!%F z@_@-^ZEf|f7`05b`8I%>QS?mfuy3@r&3ED6hkcj*knEaK#B(UwJJ&z$hd=R=UAdJk z^#%FE=3NJ$wQbL066PJ-_L}CJHf7FrZ1VUVtz_=z;Joe9W^&a*-H*-SeMHmu7VaBh3;JI|VSk%HVo%bv4`$nc!u7e~n^ zjH?}~yP90Ihh6D1KS*;=bJ6?E8!TscX=Z6?c$q7G0KMxTVtf5vKw))s5He4yk!U|0 zq`i$_DVJtH{qy&TX`0KzdML|Lfy|Kow1w%FP?GF@b5VLL{8rz-UGB4fm&E!`=>V~j zeOJ^v>TNE6uxq^s--Y73#CBfqlnhp>_`odC(~X7XB{pD&*(eL6Z9&_TMMX<({Q)d) zytYzX0oyIJl@=8(u(kB`bY5b^sDHVRqo*&z`)@H`vhd?a;(Q3U?b>02mu}vZ`UZv{0eM4PjH^facx2 zUfGyd`6C4Njq6IsvO%FNt8Bv{VY}V3eBuR>hf4ga)r=_v;bMYSW}jprfuxF|1*Mo& zWp)GM0%rH|D>k{c3Wd7IJ#^<8-BHWCptkKNyJJ$!0U1ieK)BF5aFbkvMSvG3v3o_7 z+UXgT)1w(c6sJvb;y>&Oj|@efPza4lX-ORQNv;Z@KrG4(gp1f!8O?nD#8MT)GUUWl z+C9PcDCUpEsxMk`qZ?vOB&FRGh=Vp2D_{Ck5oci?H#tsGtc!!il8}z26RUk%eTj|T zn5B?MKZ7huz93AEJ%9(O$xgqh0)at4D-mlq5H1Xa3!r$^wAibwmK7Jp=`CRc)ON8D zVptUuOJ#3tY>bjJxG{jQ)6g>d@f}`fIO#fX6iW+{_?V_7*Mxy0^s|Y?+uN|$rr5m- z&yNa`HJ&JQs9MHe;q%nTRc0Vu=vQ~p)8(bRn!SA2R*hB>rB-96Ih}gq*gy>rCf%Ef z-E+0~G(PMJ1K}bF=&;1P3xm)|v@ya~XcPbwakJ4&r0SMR2AM$wVRp)2v;sjD>B zUUa+y$@|R)!i9lwVIW)pp~fqlx{+}t^k)nKGC}eogVmZ*Pz>=6GHFg=2Vv^Odm6FCrgbO7e00pp}tSLhmt$}7>AY2#-7Xq{c=X#cW=GPFD_NTT>5z#2p0gr8vmocs%8y@i_Sv!hG^^x9LFh_x?{XON@&R7eKdat zO=6yh4g=vrEIAB>iwLsA7;8X^^{o!vfkxb}F)kE4F;FDbhl_PGphy#{ejY`}UZVqD z8cnvTMQxfqh8(~cyVv;DAkeYI$5{+}^H`{eSn9d>xT|>y>;$fs^HL`kA0$xIh3>k= z?z)Q;s%@QO>%C8n^ZImbv?z{&aM40dg=wlo!%_$jJ3nlxZd4?VX~|JXGgqT(drj-G zkFetkBx;6IfhdunPOdpY8=DIC2Es-7?U-JR%GD}Y*cFv{z0L6@#@8$y6+{o2VzTrY z2p7sTxpA9P;9?jE7Y4$`_=aG(=NJeV2Ev8LibmXN2Oqlg7b?!G=32Xfa6wH8C@RE2 zxCno`BtJSTS8DQCgNaU8*u*dpF68~X7y~n0P0T!izt8XOwYLY=2W`ihywl%(9ZWF6 zu&4TE!#LFh{oQNbZT)N3!1h#viyQIdr2d{eM!w+$;^Aq$;ACOkiA0MSPGHxwvJ|7J zV-gw&7Y4$GfpCGHDfR@L=+*)^569k9@*fwvw7*Qd2L4 zWKGI_RUz2aQo#xk*(~pA`!eh%MpSXb{>nmid{oG1_cwZEETT$0s(~P>Hr+I|U ze%9e5tj6AABm)EC!eJm>$h`+0Dbg_vgo{3}yWQuZwlNFaf`0EBcZc7zmVR&IZ>M41 zJuo^N@OF2&VN|Hk+a;Uer%_nH^#%PH$8mnM)sH;#o~gc3Q-EE_S1bI}jd?+BlZ)#W znB8{f^leGsYP~h>w$yDY+by@7?~v{`RpfMEm65Z)B2)S|cuv40kXE?UUA7sbVDRU` z2~3Pu(5E|Zr5*eY$j_N`!5C|fSdBd&8m$n92_Lk|4575wS08|9ou%i_$r zY0Kv|UnuXLjv+_R*X}ksa%wNl`5HL&wILGrszbu;g6c$g%KEF~l@u@7H{$BAbRTH1a;<@E>Dv_p%x3c(1 zeOWc}=^8$R$i!4{P z2gPBUsp2K_HwyA0UuL9uTg6+*3o1T^JgVYT$tD$_My^!xR`L%jKAq&N_zaS!;xoxf zvnUNMe->G(;0gMdL+0uInsC4QGS9J6vPp(Q-b8Z9h!oLhA~VQ;s`#1YITe2<`L2pT zi)>Tzxujdg&mt`aL6nWuA-1T>g0$?|lJQ5>vOay%U~(sTRSi#Z&BR5^*RA2#YWQjeKMnHdDR`PbQ^WsRD2GquU)S)@X!vhy z_&YQ_hpFL#RNtkV_=Ot&ObxFn9w0L0NMKvAt4j8(W#1+HH3Volz%{ENq#V8k0HE2F z2cA#9?0?cY)v$3)6#CYVW}=Q2WE)JJ)*p+3q>#|gb3 zs)xoSNu-_--yz4tBSf@=sDIQuoyRhO6E&UsP8m0Dv5XsMlldhwk4eA>Iq5=~M0xJ(T*W!toK~!b$9d@kBtHB zgf~c|@MH}IF$Bg&(Nyc#cevX(y6Dp`bdw?)5$EJ1I;@2i~gz_9T|9eq4vYmnzba)nXiuP3z&3f%xH`E}F;P>R)S|Hzn>DyQdXw@E5FSI1@FFX05_x(zcDMV2J>5O1 zbcV1Zi@=a9wWLVjfKnfI(B}&R&5@vGI=$V@YY%KBUFfYn?PN{R>m{`3f_B6BaChGt z+J+H2Oa;8bc2rB4hbYEXBvl7-yFFe{o8R5#?V>rj-6g%=;Hxg5gn+-44 z|7hR)ABKg=hqsu%1s)~~4Ua#0>ei18V`zpeMm1%t5{W@NcDf!TrZZKKk%=-*N0A#_ zP%+}iB#@_Ob$Ik?Ihvf9XcSX2pNi=WoGid7ukLW6{%){F2e59#e>@5C3ri!iO{S@5 zk?AcOx#tjmqZ~&)A?MS`m4U}{HGB!Vl^VGn;0wZ15q)-z+%r-1nKg3R5+TC~6PL*M zRRqvrale3dV{1>X+<->T0tGf91YhX8TO&uG$LX`AxKIps_2REG-%7~!$#K*Z`mlso z$vuMzx<(Y2kfZBhr9K;;TWQ;gOUV5hLR3y%Eszs&G)&MZA!G%Q>R{Ju$k8>oxP;ts zjXo;(xDH0_o3fnHX93_e)h{lg?*arU%a;YYhlG$KPAj(ua?1WEbZF)BuOVbhBKjbw zY>#OA@~%xx-|htE^8Yb0eS09cD}nnccPCbVuR(580{X6LO{|`eKu%8|-)D(rwAzDb zM)Vmx;*n)=v>(uZ_BbkBiN%|{mOty^5sUQ?Do6XzCXHMp|IUW(>Ikh1^*&-;afyeM+7j0{$+}+m^a)1sX`4V!}hg?8}H(jrfX}#Xv*ST&{kDbD*(kqN< zU8X>@=E&9z)4F6yQAwhh)&z4dt}v!`E}2QL-)r8s^DjF;t=M+;kLR5I;FEVaQ;ytU zWgQHx$gTYK>=EEY2Ud9YlEI1%JAiKdV4gbuLlz%+`q+CG?_c)rg~UUDdFZ3PqZ0K$ z%{pnxI`=PketLh^v?E)bnTM|5D;1tGWG>7eDskny($A*Ywa~xMQ~BhHEa~+_CeYiq zmH#+*(}(X?`^b-TTR(WW=Et^CY0hQrZ(v2>>6xw!m&Ijypz+7HO}-zuZju(H51AKa z4qfP)<+3r2t+UA4fqk>K)%^J3O{4GTLQiY!NAJ=b|DT3Ut9QD(rS@{W+(&RMgdZ1K zo-_(>?3@fVS{%Po9nlUSRTRen4K!N6`qaN(4aryw)Y=L~d5K@8;)9O3buR?N2k{%4 zDr*`hn9L5Nw@Dyqxj7k(S8f@mcv*EcK zXtXK|bMb1Kp}O%fV+Au($>qt)pdCQrPBfj}S+PuQ$S#3GicIa!70aSP zXvZiq!<8L(c?~pL{VG$y$Qo$0Y7?>H!PRSDi(^VS&F3lP(6CxQO4UZ-RJG}2?UN|7 zrE5ev%fcW%24ueeIBu)mOSL`<%XtV|zt;Y1YV$Ak;1EeMH7-dq4c1A9opkiv_B7XK%D&g#z zFg;BlMX`ZKiy!sA&ffT-u-F-86F!9X+lWr{RFkj;m6%lgjDJQrJMTmgC0HntYc z&Mu6Bj8|T~dkfnUQCR2>Kahm2(CcdtN8{CxCr~K=28>5`;t6A|gY?TKeqUm4pGT6i z6+xG`*H`EX_~YG^N|>)XCYCg@+frx8(->&9tX7muy+~u~fKkS4Qk^7)?6Zx|o}NHb zi4`j+rm*nzXpA$-#jKpjoyPnXi>ZUYn2$0I$4_VXcd1S7kDZh3IxU1eH*8$%jq+k3 zcDCWz2{dk`Nt3DdBwC)_9^6MIMZ=adoc8%eA@60bLU48}mC)$eaGRwK9kWHklMn*@T` zd6_JI0Z+HPtrG)g46elZR+g&%VxZ9)Xtaubx|r`-a3rs{r~Nu_ls9tWXuCLd6{Y73 zHDNhBHYdF>4ejpg>43>-jtdemvA4_9UZ@8l5*ZEadi!uLHi{x18FP1$CikpWEAVL` zpTOhe0Ve16w87?(r+v&JZ1EyYRT63hX-t540fny;TB_orunKehOxUg7h|+;c)rhM> zG2;})ZlKW$gxCaXDmtKSQi(L$>A$(u+{ zBB7n5ghcNpF|(!T=BbUkSlu_a0^Q$-1aE-jBTOW38CjtXwzaTM?dxgp(HsyNR|$Zc zqtIiZ(JBwz$E`@w0Sq)+1C4fkLpj`Y3^ZB;jaKt$5_j5BgRdHBv<4b&e~0>MH%1rI zJ24nTJZzpP(fKW$0IRe>f1mnUIgyOyboR9YSn_~j?mo?@(Fy6G`(q3fcKpQ-C$+=i zQ8LL5G+OmeNQ{Qlw_B4)0t1b9acSw|qD1>?xT5WA{K2mE9(;a|^h*~fm40z)SyJhj z6)j65z1SWLgImUX9^}T%^^GLxb~&D4%v--WvPl8E#;=b^p?F5@VVE5^NG5Gkg=V?i zuSjGoU`*)~ei)CIa-z2`XRIuHGDxz_9v)gC86DxBa089jK%=c{aj&|(rn#ZXy{f)> zRU?Jtt-@YgrLg7z^M6X*-{!^|CBUu>;#=F;Qd6d5?Dp_xntlK2(cFB6XWW7VO-YHq{ zlB{=2)_Y*Kmzr)CmkmTK+~=8R{)F;O+a#rJmeOvP(r%H`wn%APrLi6`}MW69$

%Pai$4zWg5PCDIvA~w*34i@AduoVmm({*jSh{fdr(1 zQqsjnii&^~6#!|1@I%gie`kjyjMJ8%-%?%Yu4#6xTby5&-(D z>q_LhRW@VP22r$X+!o45L$imIIPYQO{nR-q3;}CaVyXmLQL?DGh*&Cmf_>f%g>{P; ztqG8nFh^3Sq}8QM8L87u)1?{GS*BdmEYob$98;d@9BG~@--Lco&?|_EA}mZ-4mI%6 zuSXC?g#~5|#XO+nUtGe>{Z0fZ2a5Ic6yn7t+6_NbD(r`6AosqAM4TY0Z&qMGeD~UD z*bj>Bc3?on#eOJTS_W7MT&)>jtEzRGOd>~`cR@IRT5hYK{*7Qi6p{-``HurD_QN&2 zUqk{ch!1!SgYsYE*jT)G2zU-=SIVWWE*fLnNEXZ(l;)b|{^?z&3qQU*+=Ot`TryXr z4LqGyXK?`mreMY(xhSyDM&(Y;-Dp}M4dw1N&6S2p!C!~ST$}4c-@fC4^6V9|z5>f& z3h*XOHP%*&J0XXXRuIa?y6MI@*ZcSR04@XKHQ_Vcgrb5M>}IOX^` z-Tf+d8=szeLad*Xz?GrcuC}Weca$z^Uv@2FD}MwO76v@QK0iH@P}toA^VA)91_3;4 zue-0u-QV5e#lwV`qOu^89sj1Fvt6D*fI`0F38jslMl0;_d%*Sw0(jxnyBu&qB}md9 z=wBXQVPd_Bpfw1>GJV}*cXOi~Yjy(FQB_y*(xQ@! zii<8TMNDFK<_Wa-F2{>=oDHN$8Y2|bz0Qy00Yr1lN!>+zJHLrFMeHWPqNL047O${3 zfcNhBB!``*$IE{jv$nh6MhoH%06X||ZCC?72;)!nJ}~@lN%8(5u7Dj--U$hbFG3O% z4rmTO>6MLUJr2|!{<&cM?B&l298OqJ96RT@786Wnzz0pV;+VM@ z73k08X#&{Iq$)GugADi}_5rp5AB2TYd#CpBqwdd$=CF?Wv0Ob*y~pf+NntI&N|UKFEL% zqBs#sTd@iCJ^828fDh6i{lXZ6-RtSy=oVZY*|2T*MCI&`#+t-sTM`zfX9P6gO@x1A z#J$+Vr4`@zCahlk$Q$rMvPrGzb!uPbtZh(#2$4Wb@KpB3#wehF?ZJ%!eERE+W*3Nm z`R=~X8^w%GBtE7kjR-uDe%FY^+YR_2^&A`?Tn2m)hc4oWSky2?aSTi=>X6w(*CdX$ z**7Ms0Us1TMHHTYw3TGQ2X*%q;vkj0&6{}d3>)=SrcSVX#z+e@-s_gS*R-#3qfk+1 z;0VfCEJaA~^lLuG)awRubkzEz;kqcgQXCyEFtrrrp=X>*?7i(le<1n0@&}f}02E$e zCRN4Vy&W67yS!bsHO}Pptm~@wb_Tq`xLOiK`Jo^~v47N|JnFkeM6Mo$Mgei*H>V#DM zjKh*~(ShO$#C(Y+YC=4V$lrm&j8p7887nW|z3Cam3b$Q&R@2uWj-EIQ(1dY^V*SwQ zmrK~vjJbUtNy-*q6T<*XB57i`rOIHO_Z7awLYM`~dI;M}~b!nX>5m23^5-V!JfDh8K2TxEP}J{$^wV z>GVu72N>`{s-?_$>db%-GT?*Quc7j#LP8w~$2+4u+a;Vl_B;KA)EMwV27C|&DA4&q z<%>$Y3if9LD;V)3qtau*2dQx(+WYZM>qdK{qu!B36*qfjJuS7(NvR30^S685wbB={IaM6^kYm-@-$r|i!p5A00LHz-|a%Hnt5_f~wt^64@IUV&? zQBHg*#%T0s925cy>`~vcM3lsQ&l1K5igGVwV1W{q6CaBi@Im4QlrW~J7)3hZFv8%e z0UrdAoTir5_6jz4sJfj_wJ}T`Dqf@W%}6ZyX7)3fuzD^&Zj`3z*h8Xs81O+QuEnA< zIfY!3_8y<$hX1l@>8`PR)Da8}TuqBsv_z2@Lok13su}1u!-e?{XY~M*q02ZYPf**2M3g5!pl^ytOG3 ze5%z=#(tK@Ur3fEOPf@oWeo;=5L&>14^l$a)Ra^-*E%leKsRFhJNz3Vpl2vFjzF|o z)$FWpXl^m!gADi})PT!TS5teXo9!6`I!OjaqWwh;X4F(wTjgl3f=J|JqEc)+bCi2U zU_?UL>k~?wtD0&YwQd(jL6UP?)jSq{simoYg%U`qwq|9OyUxk5o!pE7W{?3N6yE2b zT=*cE2p)5tLk-G@FB4Jol7=^Hc#DQl(eSBc4)jy|#QaLt#HVR^tA8YJ%ex+;T zGgv&e{micnGF5dynHv5~vX2@YmoJJ(vsdP+NAY8xP{dQK?hmWtB~83U{z;Cfwu#O7 zr%rDcSuxxIvjP^0;s}_TrG75L`7_3p@8gIHfDD+3nwK=ZnG7rB&9Jb4iGnA zK0_m)LGG2~dHZE*;xkE~BA(*)T&>V&B2$S|#b=WO6+exfq2i~Lk0K`jQO+Flii)2> z_N(}rVZ0w&K8p9V2Juvc^Ah<7nWz1S;{Cjd`ls=nw~+Hyd6n-k3}SW8h=>B@6+&m6gGAp#Ht<8x&`N9F+} z!QyAie38tbFZ0DRkIG}|(aD(nLYXg>`2v|oAz1u8nO`FFC_GCKC?OV~kHStE2T5U* z8&=2H!q|W}NYCPMxVY}MUU$2vv$G8cz{nz4CHF5+eZzK0R2c$#t%51 zF-g~Y`vl0+m^g2@2PTMh5_R}{qs4gr_~xE0iU-)VsKe9ef#%=_H!yfu!PfQqB6RUm zPLsbM0Ho$dM@3WwBpj_DizUS$G+9Hj9X(i$?;~RZYnm>r=B?(ID?FBnsCtzQYFxp0 z@HPOFRd1Ku?Ji#8R@pyyx4XTI7cVU;ZCi?1cT>}93VM~0Xw~J-)#DHb$d=o!i=S0e z8a1XUTFe9yw4#(C27(s{UXM2TSjSZlzc}MnEj)ItYU9zG>Y&INRfo&nMI9(Q$luSv ziH#hloX6yz`}b3H#h6zCp6O3q`Rj`4WVudEUgHEWi;LCJPVzgT-_yzZV15SyK$?Rh z49VDL6u~P2R5O8TMiI>@o|#0EqD)wIZASf12~EmC$0hy$C%4S z0F|N63ilsyO1UD19DOtwa?fex${??^rb1}wrk`X6>_v(LZ4S7 zw_1@e%}2;B*2wu3`eI?>1r++S6#C|C^lehe(OFpJtCicKkfYd*(d2e36n8J0+>k; zU*ivUt@i}I+IQdfa5YXMbW-HKcie0Z=p+L=DQrDT7!-HbRtd`o2?IjN78k?^ma5mw zx*5pBCSk$w$Z2Q-mc;~<8PG`+tvLRLFOUp6{5`QgoKyB8&CFQAT22pz#DGqkY?WdtHE8k$VQTDwpnu)u>FVj51YIyg;Eyv& zCsa*Lk3A3o`gF35W?CCpZ>r$!x01j}MTCxy54qt>qhon$~K$<`sqVnEsPY-~U$MXw$MI?1j#vGn(Od;1cds<|-x zt3R#F07Wq)BS1$9irKq7QTCDr9+Cl_B)*5HJFfcGDw`Y#|D;E^*(W5U8ub$bF<+u- zgv7QTzO{*6KFw!ZAR8&99I*IyoGkufeUEk1k#kc_=)C(f&QgH1hHFh>DeO{hE-JzZTr z-R{O<575|qI@Km`!fW~jRTl)Q|!^YQ7RggzXltQIP z*C_M&%GH$AT{X)nLrL6_Pyu_?bW)fMO$KyQbo2Hq3<3i>>AKEjP!Cj<+1804|1pN+ z#y1*O3JvHa13D?jGp+d5SM?cP@E3}Vp47Y=56OmRfNiL*fFA|~K8KtF{iijPUN5`h zWR|7z8%1PdKqo2IZU%IcqB0Wv5%2DB2ZB8tHcr-%2za{Plm1&q4Vvj1x}9Ef13D>2g+)wAb>JgmZ!qD3I3}Up(+`s|iH@Eq$?cAn zip zjaSqOoGN(=)v+WQ!6~Y#Z>ef(S_MV*O28oT#zP2GS5};xfL&{z4!1>9_ zmWGDfifTtqJ+to5%o2&FKwU@h%H%3`)H`Y$R>(~#s-1yFvFaB6#9dic>$uWQJ5BTQ z(nu$8)jFDaZ&u|?%i-VvhT(TwB1C@6P+T&(&`Gw0EV@UQYvJXJD5$(#2pc$sxmk8S z`HI5mEJEIxOURV}CP%8t3Y!1tbyYeW8!d0Zx~_b^akq*5aG6A=ULujR7fa;p#S(d= zNFobLB=Q}*M7{!gJL2wz^H3h{*O1!|e-+a8!++;u(71=o;O>QcDc4NC2lvvMX7T~t z??5j+%S>I)t%RJ{fi$3BZ?TX%7>fQI=u>cW;f^7!7)G)CA2N}- za2MZiBHQmXkz>&FRroaSkKHEn9^8j;#~w71ckVHfR}uFP`0Kx6BCo?QMA}TaAI&q9 z74Vnc&C{CBL%Hsf$od7TaNh#{kpo8I7hVG009<(IOBfGT2zO!5swU(K?0{?f&_ZZwKaI@+V z4p#$rZ9O45jf8v!?hUvP;7TupEZqDiLb~9#w-BxbJ5_e;31K7?`nEsWXS&;|Dx+!Juize~u2a8JNF9zz`5-{6}6nUE{s zy5N2XxBg#HW;pL2==@hgz7BuE6a2oeA3+(OL^`s%8_v0-jF-$X(enaCR#o5(K#7Ph<+;k736vlbJX^)Tj_JtlJRPcU!7ox9IO?%2=g z6YnogI ziNC@axo`Ab{HO2zmyLVIcJa$=a)RVYP_EVVN(Zno{##B^jq1V@omnhJV<@=QON-3|CPm)j~;rO z^6!M+V){a%^S?v+P{{QF_fwfa8hVMzkA~i7a-*S}nBLLQCKmot=uVdZhan3~e==0Z z_&F(=!r!jPWC(W|{vs<3Etgbuv`L^nMU} zlj->&v_O`BMV8NF`Fs?TnEsDK-(dV7Lv4)zAoMLJ|9zz;^ z)BASlWfuN+=xtVxw?Yrg`fg|X-wfTy_%}n11s-qq1##b zYoR;j@L#Zej)g8|>E91kvG7+zolNf4P!mh{YAA)}`)cUxtQ@a|(pdb_(3vd!XsC~c z9}P(?{VSn^tQu{(?=FgS+S6RA4p=Vh>he8iB|FGO&-U_)`zC)qaOz*#k?qccxJ(SD* zH$!(Z`Qgx2EdHI)E~fWb=$ni`7CM*7y%;*ktE9eCQ??|GYdNo)29qhwo?k{5sSk`_;^UKD3ghe?IhWc3-~^d0F~jhkncaw?daN zxql1&g4N%@g?`KUUxr>~>EN?;2SV#v{EMNBS^d5kx}3$o7|N9WtC-yX3w@XAeKXY0 z^t=<=&F=R%q2(<7Z$dj*`rm{eVRDBX{`Js4Rz9>Jiysb6XY#)ZEtT`{XZ-7-cNzbB z=x;2)S3(&qZt2mtvdT|e@b15Cv0Eu1a@{gg}>fgbt_4=)29xRul8p!4fFT@CvF zt(?JlqGG{EE{7(7uD5-T=Dx9Zqke;lJnfHqh4hIK2b( zQztmRi_%LsGyS_klVzOV1N!(*P7i=?>E!e?pzpt))B8aOf}B1Gy1JLsL!d|cIDG{4 zjE$Tg2K~{EoIVcv{+l>G0{VbVk5c+;Je*7;WcOxHTR{)q%IR#-TOp@6fqt!o)7wDj&*JU41N7St9=;27YatKc4f=Qqr}uz9xSZ1i zpsnSceg^d722Sq>J)?=!2SH~yb9xB$uIo5`gofY1>0!`s-^}Ubpg+BZ(<7iCx{uSN zpm*)$G?`AwMUQgY3cB?%PG^HYDAT#1egDG4ZJ_hM$LRvl!~ciVMWFZmfYW855A5Z1 zIp~6?Ib999=owBog8p=n)2l&0cYxEaH2k-m_JOWE%IN^;Xa0-R8$g#Y*uvUw6X=%< zIlT>Zb`hs{fc}F_?*je!-+0>Hpbu2>cG&~Ev4YDFfWC7jr=J1+g*r~}2mOppAEfju z9zF!R)5GZ_pljPXJq-F&FQ<=#zQ3E(BcNXnaC#K<3%#5sIkfFKZ3X?pS2&#wde>Ju zoeTQ$t(>-j-f$bI3qWs@=_1f?Kg+|*K2lDWCpldW`l3H^x)Jm>K2EO&y+sah z1-&P8E2~={=<;ct4uIYv(;GmyULp5?(A6JuJ=;JR-N)%2pzoZ?)9wOIW^sBq=th~| z1NsYdc=!P5(L7E+1Nu`Nr}u;QUBKyspoe672=tbZcwR?9XFtNrGYq=O!R3#Gwl#8k zgv!)&dKC0E-{bNWu=x+)=d=~{GyjLv*`Qy@;QDhxk4)pV4fNZ+Tu%Y$9XD~h2=ta8 z@U&&1`|juA<)E$K;B+diD2t_-fFP?&EYT=nX&Rv=6l9=bR2ud70h-`p7SM z_$JWX4sd!K=udye=^da0zvlEV&|8K$y&H7(VNUM>eg9Lu%mbjyPxA0*K(~%^dOzqr zxwo?ZaFEK(;q(ybE%P{i1oXC2P7i~wUC!y_pf`Py(<7j>zr^WL&_%!G`I4ECk!dUF z#}CT&5BdcUm(Kv{& zji7Vqae6iAgFCp+R?su<sd~3qVh+1UfVz)IL7H6pj%FG zdKabt!0Fwfv;WBHJ)oE0X_0xTxLJ$;gg&`2znr&mw5>E=xaRf5zt3o z=kze>%Fnp`anLgeuagnbpUVAYl*;$r#@dveiSgyS#qaQEK5h12<+{vu##5KN9In)- ze&M^>=kR^@l-c)l{|6tMH=ps;&G1t;r#@w_Hu=bc&xU-iZ7XIBkbTe0C8X{D237>& zEH&10QeYl3*JSvlij3C43hb?%!uWrK4D&b(i`!ozmD5-nw+V4lO}cN#yltzg{C?=8 z{6q7$H46UNkDvGnv_!q6OQ-p=TdjFio|fnG>MLrY+v# zaY{qw_`BfHXYYPG*ReXoH+6na`P79chfE7iLzdz{ziTaCxiY7GW$h!7CnG-_-Q*%8 z&yQ|)z4z`4g#G?d=DBlxuG;zKx%qFEKZLk}(VOx2+0k2EN8WYR%$?_Ky!g`cn(eDk z&7b9*HFTNpiz{b2XAVvCEnYdR{G~5v4?p5OV`#rCYj_!CW;v}xWz;W!!1O$PTW&dX9r$;QypKy_H{h=az{xQen&g?_^S&xzn>Mm-%&NXMw z`PJvw6||CzQijgl|GQ>#Bk1h+EMxx=@ES0BR_{kyDrP<{n7lKDlol=Hx znwRbT^N<{ixX<1#dYa5n9scDtFI@AOGxa6&Ns~GC$WG^<4-s3@zJ`%gMMe8epv)H* zzBkfvi>vNvb$RxPnXEjt(rF$sn-9-64`*GIIZDb+MZ27z96I;H%oD_Hs?0b#Z{%EJ z&E0!^FwmCmJB8{9Y?Xa54QVT9P^7?TyVo5(EC->}mD0gnFrPxxMH@p{1u}9#} z0#yvEm`n$CJ*ex+6i_EYog`LDWrNB#Q)(KhY0`*Ul7`JLGJLg**d&xGufTioW13~xvpI+viDJ$k04_i$@r;h{vG9o z?}ZwE_%S)RV6fpMl4Ds|HfWh|E;8-3jhHQ`LjQSc$x1TsrBO04({;Zq$92K*p;5B? zyH)dEGM%)hnZBKNBE$NtlO+AX32SQl`>Clvbe>4f*A`c%%j$Aq7J2#5KRlavX|8LU&s03E)jmvPn&wQK zleQrJXs++VS>>~>%W_*6Ty~}Jvev6w=ecJ2w$DymU_Nq{?}br|%`$vda`0}nA>(Vg?vgAnCKsVjXYggckh4?edfti3pS7i z7ay|jN`EMScIwbPl<`kTt-I#BQbw$=%yZ?}s< zD;M~3eWrQR$nQTnb9hF5@rDPU&DfP0&h_7E*-nM7{LGYp=J44o z^L**UZ~4x4rVO3;zB#4cm$`ShZ`X=^-;}*rRv$_kIrr$yl@?d7FJA!7rlNcyKbRx{@ytlkE5J5iYeMW5ijt9z9M(%zvfHp0| zy#(OO;i};};G~taeWsGx^mlb|HSSN`8>Q(?_N{@8J*PrLpPdSAIYnoH+fHRXnEB1A z4;-F-#)DJ7^@|gx^l1-dKiFOWo7q_pygo{9{@IC?%$=1bz9XX~Tl$zZHO;=X@^J1| zl{04L=ceEP`smvachq(?%=5i6N*dd%pUAz$XWjYB6H?ZTqj~#HBUwkS52k;7)AgpE z=8tdcO)GscBds{|rAOks`PYHDI zT;NK7&;iW{kCd-;G|ci*`sYWM`N~&j_*|}UI?Y30M98y8&KsV6Z>GyKJkz(VI_K=I zPV=GJt~uZTrt{A)mHK8sL3S>!Ug(;ApK0XLBmdx={mu7gmsYmo2HQNabale%J8=g0j+bPM3Dh zuP#N;U4LXgtwY-ba~{mSdJgV7!0&hy?w0JhFJm^!={+)=_Lq@+j?$K!erkcs?3(8~ z6EUlgoISv1`$0Na(K&?9VZTD3{|~qs_nFC+aCA;fRcZcZP*Nv`VrtT6YdfQuvg%808>>zG5Of}(%>R4e zfRg-LKA(BZeRsd-o^$Tm!2Krbqd1V#3x#+SJyeQ&yOiSYE(7-aF8R8yW9TbQ^J6^t zJ~5%40gQsj6Un>nC?9NA^D%rP^3Lj5bDT^y@X@_0rkHOZ=w)Ua1I++pBt=I#yXWuYrs`$M^Z zv~S10)i=eMzO`JwSw>oE|8juemAt1S6g-A~Xz+U6N8QKp_QxRupVNY!x>&`R^LL@X znsxVl%qP%(SkB24V~ar=y4Z<9!vaP3u(mwl;5?%{P=1Ba_`wvd~1t zX&0N^g>FagXdizp_wiE2A(vCMbH6IPB+uol_BRU+9wLw_2Ffv%(Y0pG4)@NIGv&YU zOJv!rtK)Y9r>u)!r#!3It*fSDz^(Mx8ay)N)yeRsZ@m(s~m% zZaILLOBD~QjBSTXnfYg%4waCMX@M_GH+U2B4g6}!wBnx_?I)o$-iTIn?2P!g-*qa- zw`uY9u*+Dk6iw~4KRNbLaPfQUk<>RgDaG+f4+ZDmoX-FGtDKfx;PU_c?(GY@X0@Qq z-?1mzjk-~$HDusP+VudXeFng<)I9lq#uUv1e;XCzCxgVOF{$yU5I-1XGZ|hNP+uX6 z#D334mEY<%_IuWYKNjB^oX!s_CY{d}6^dj*nTcHeWMf+|qsVC`Q%))4&RgA!NAeyV z%oPm^jWFA1b*J-6%!g!Gi2L8A^D4DaT%GRY^5cO2)u_4R-IAp=O=?zwZ;R#?JTa!b zvcbnO*-52_j3IyI@eH@tYnMz`CM(0G6-*fsfijU{W_f=wX>BPdF&2_B7+Ap5{7GJt z{_lVx<6o4L_(?{OpO|Qlj<0fkY2fY{tA~VwnI=yH@e*lBhj?$xoe8H#oV#d1qS!TIlTme_!O`K8S! zkzuPH5rGYxRoT_+3payv2lbQlJvT3Z{{27Pob2u`%5vxAeR!3NB;uK#!<#Xl>cY+7 z7pf1tv-8;MOKviatG=|Eh$nh36)Adk45>C3&&Xq{3yTY`)J3w@hl_nYR~_>)5fAqq z-lXV-5oqlCNcH~9F<=>A>bY8^lxv!tN6S6eqZgif@SHmK zd?+KjBRRj$q3B?HH#m=9_e@r{>+|N}jQB)PL@yJenCt6}jn(ur8m8U9UjcqQ@blvL7yKyS_ciXETi4856g=nG zU}ib-!C|^~xgoQgwJ7}@(&!%M#E9SNWOyCr9e$0v&$w$gpYF30dVVfxu9UXhK!Yst z_bCGBr8lhh;+m!HzD!*dB`6NTw8E1)lEZ)Ew+gUFk=`F5GwkA5o;FFeCcA5vkZWJy`ERy1>2e%*by>vZ!HR){?q#`e zOJ7!U;wM8pP=<(q@yvgFwxr7ROB&CPG8+%6g*c--oo7vUtm4m3&lcu4p zH59CoG`(7mseW7fhwC_BEUa1HP!Z=o%Ckac#a=#H?~@V@D<`az zsyyc}2GaReGHg8F{W)gpc*T)kEzxGz;3OK|`w!-L8Ea~Eg@RF-uYXu+N|%#09qElE zwEp2>D6~wp7drdx+vJhnt-&`9tbqDL7^^LZj@6dVYb0)A7U0Iwy-&iaGJ6-U3uKOr z(jJJ|w0>z<9Oa?Pylqmsku{$NW^3teLn?h2+{^8(neM(Qv8fI;3%F2nQrKpVVaWbX z7fCblZLI|&(NK8BJpy=e*e)CdwPD1=LnF}RPb)NzFvVyz^C zjnuaiL%q9()@MxG`hg^^Kwl!lEi)FC+%h8;bx~+<3J~n}n^xqq`cRkBUs$9tt=&j> zxP7SxtDa&czo${c?8nOK}Zy?4)=?!aQOJ+fKh2!`C>p z=h%$Mz(Jf7Iq~7aHtE+kGL??&*S3>_qBo61`mocnv$J@-DH*Y(i#4WUc2t;AwufTC zW#B>>?8aN2YI$e9irx3dN_FNWza}%w&t!6bnrlwzB_WJgROjgX>09(_3GEj4Nk2D| z47*r{a{HJz>D4%e_*mx?G~H(QEzEZnCqGiNRKUvD*na8IpKX&GZN#$9-&D~iov_t8 zzS|x%lGiqp*E*7yJ$t;uZqdmcPr2M)-!QE;`8aI}yrV?t81Lv=qp=F9CydpO8SRrt z>QVBQKHAG-x$JqltOa$`vM)#|xssMo%QB(;w5%bYT=&TL?GiB5RGK#uoPR_o&5gXP zqUG@}2b7GCb*O`xD%T}2Q`5lf&^4mCxl$^%?QSH~l;Fdwc#5akSD06#ymmfAc;4-o z+SgY~8Kz10RbGcXZoV=@)xM{qFN16EpF{cncak=I1NW+WwGs76`AaNkPe|Iv^U~kq z?EHhd6%#md@qn67^Vz{kQW$t>V7-8^Hjn$=iaz~m{Ylrkq*G;U`PbdULH+Rb{6k?L z(aL#~%Z>c09l)C?wRm75e?QLahbuhEefop0!{BPOfKhjM(7Fy)yag`mMpC{0aM@cf zJD{g$K=GSt5*s}axYf!J2e000kz%a#c#1t5Q{Kk&aPW&;`z4LB;7X*K>n|xxa4L>E zuS66smbAbk)``Qxz%9!CuEP4fJZ$wMuZ@|;WbekE2x{Og<;aN)X%gnfG)xlEM$n7kY0RjFz1&u#!64F$QIH2s*{z@OD0a~-Ql z=g%cIlrg}&n$QZsgD#8iJ6#s=2XG+vy)CDuP14G#+N_)w;6Gp^$^p>Yx`*1Ne%mJW zD#}LbMx8_J2UlRMPim8hsjI2lp^#4iI&kxzR*Dl#nzcMhpY6{pCTUqRe?TlVaHsr2 zhCd+P#I8#9C*J=#IFKVtft7$iCY{|Tb0wo32W@kX{zen{j`i#0wqN@n?Utb3+}2Uv zB;0oc@cqwiq2TXvN~72s`@h965nHA7v@yzg8c$ceYt_p0;E#;XD{LW6q2Ck4$k>!t zaB=356r;1Kb0aa~&FDc{4e(-wm{3!)bX)T;+|m58if!eZ`SnezUJX;#lpw~&D)^(W zV`UTl9csmSzqH24WSz#f4sUJJLwNfD*ERB+OMY`1C#dbc&jBNCl-FXT%_DFb>UO`B zhxgOC`XxPEDzGNz$Z+t5n@8O^mlM{;nudeBZ_@Qq4SnR@Cn>Xzx%0g^XX|qFKXz6$ zakeOXmlLOVD?NL+NDA;5wN2%am?U_zJ#R}2YgRc@tyN8R4%Xi$O)+J7J3+Zsx~itV zjzoV}IsKx*mwV-Y-fQflUqRRF95a!+LhkJfTe@%zkUC{U!o&twL&b#26-`IW9`>r! zmF;cv2tL5|EaBJozmA02wG-yD<$aOW< zI%0r%^{fGVBEbuqAW9)hI|<~Aju0`72VRS?RXbGZ#RIlofJ6$z4*)hJY>a`@^avYT zSU~%O`pdSr&~t9EnM_siGkB+9&i@3MrJSBWONjZ?9gb4;|M#pI%bqEH5A=@-C>9Vw zyP&J-w7%R`UcqLZfyUtZviQI_Z&W!{fkF&F(|gLju9OpFIo6{0+jv6}NhM;zt=W9M zkmNHIvEt6|Xo1O42AI7HaY;9*UM&F!K*t~q6Cs+%IU?N`7;cgIj-ryKlvg)xAZBGT z`2G!l_EkzhvmFNx*%eodYnT&RZjTgydSRdR3`YI4^}8g`dP*ZIfn}b$wM%+teKAp; z2L~?>K-!}br*s;>Ael2e3yU6hj~5jxJ$7wrTsr8CM(ppVS93Sr<)t>--+Q_Xiwt~{ zn>9K_1?2Fd;E#vn1bPk#fBzXu*ih!La!D0(C%H{>PSlG1Y!|P3uBz2&pD}9050Hz2 z++)e`47KJw#TFEMP)MT?`^c>$>WK5S?x$_QA+}^MWB|xLWB8v+x=-9PY`Ja6l<|1m zj6D51y2hJrHeh}#XI?Z+%pXYoR$5LYzS!Ns&~hbmxf0tJ`R#G}?Qy_GT2=$*=?$C4 z5*MKD|8{_0O+%E5l2p*j4Pjb49Q^zy@W%Sw`)Alw(I@bW;!uZ*hadp8?}{7n(mwyp zR#-H#cwO;C`#4clQl3L2MqY>mcBZRDImAfujh^r-c~*|D&{5R<%u34HP_BlE^%q9D znhS%JtARccDa!!Ul%vssqcMP^Sr|Yc!L!^Q7^UKzsJ}pI_$*4@aqb%7bk3SL)sH|V zXGxVgy0ok$InO3whcweF;Qbn7r9*Yrw5iIys+7Vzmk}2r;0V%IjgJ4jbo?vn>`ayC zsB#b-S*n!>cEvgF(+XX4vNEQP@&x}fc9*hOcd_;Qx(fbAxwFoZ*a{qF!dXg|Fol9= zPpwXg^s^b@JUQZz^z9H?HeryxcD9KKArn2BGU?jZB&Ycb%X)x^L&5d$?JTM(BI34F z6-69hUNiyo^iybyDUY(dk*kWWWB2N6?}7}bN6I)sdL%iUAIasG2` zPRy!yFlRmPMZ)tHy1RARFS?#DTOn|p9h*3u_e=Gaj?~sey*kaAs~XKo{-AqtE-Q*R zA>~P1=`Y;8+x@j(0|nl0*Uqwcffb_sGN0{V$wOK|9N;AWF!1}_j{x%I<)eHfpCbHd z(?R!d9XYLwuuoX=)0;{@$A?&W~;0V`g5ZzZ3_d%)iu86fo;ifR8zZWT`4l7^e}%Tt1I{qII;J|dTDh6uY`^yJvZvf} z+UTlCe^t}-OQNfkXQQhp@tW#K#c1`VFCzKqdgvp6z;%$+=$ADww|~*ltBYE@B&W5S z-{5{4@=1D5uh)NBZkzb~zUA>u)>-}8KazuJM`WB>MD57wu^r!J^?3J~E_5vvkaH>}wYrpocM_qefQXFjP)kJA#SNO(z zvjN$RV1}Nf%B{(&bA2PFLNmXvETY~ivK$d2>Mu%fRH~{2xxVX%o=IyB@V@IipIPo# zwflP6*zfs$y|-f51$2V_nmVC&$wa^XS`_Z90?=#`V!Ug4yR^{CiP=58&`?@jnydi- zX3i-6XK8|y=5StN*0azfeZrGz#X=gdU8cY;$m)mYJX-($n!#SeIlYxkg+9HJt5yrThSicb znyY&8as;6{Xg#ZV3*cvIyRJ7TR?SBSB5M~zCL3Ne4s|~&-lbMmt7+X>RfY=jo@WIwwv z6ukeIx^AskhqfOcR14vqe3v?+o=jC$pZzLsNzXg1XR&KNR-R(irGrY|iuSF*gRHm#a{4*KnTjtf%%Yl0RgerL)KZ-3pr^YK%gJ#GhoT7N4T8yc;{jye>=;fhsBAL|dfUI&gan377q ztT?M;&QFn_Xsv5Yh^emR(Du%fu(pKbOPcF8zfj?E?{j3H+v6Trni;WW5;J33`$rYu zEj5T(ZiPxztBBU>{HSbv>3C6tlYm{+kdMlArPQKC>HkGhYQKFBe}&k~*E5+6EKrEx zFD-w(elszg)n7{50}2C5iE;jWfHB}H{miC_o*kP>hN_2|x7YD*E4O*IWV8~qo~QCz zO*8ai?qv5mU~>&*s}$x+ATx>K?d~|NMc)9!3+_;GX-LTn;74q-v}p51k~Xd@op(Xn zzhy8YU&SXw8`}jAxn`-=d#UKP357-fSkGh^u4jcykQ`mw09|=Ym`(%>$Q0N`@Y8r^ zUn;*=$jX0L8gGzwF`iCIW386h$_Ozwg3>yrA24IBm$_V~`m%c^xPpg5J9%>I4PP3+ z3~w)mRImkb;|nW#2NZyZ*#dpb!uulwp!-pg@;fUY8qj#TasvC8OFI<2NoYX78aDhz zmR%|RbZ4*uroMKG&QHvjc4QYF+0^B>@$)gFG;c#OnL=};&jM}Z_cEq^9Wq)=5tD6M z-}M!>1)+TOwr1#t!B=NMvy$d7+qBpB{wCw8-xuyIT)ScQ2C|ph&zLZuKfWorNSYQh zx{#F^#tF5KxWJiB)v)J!7AqMcm^X7*J<8RvDPXJ#z6{sO4V=*E=Ni0-rYwTAn_j$vnBrXh?4iSF=RHNAu%(uA_1w#!4(pI`7K7r^C3taJ!;6 zo&~NopVQYYnRD*a(}$i09yaA&W4Jm;Rv;x$(VM_{2h7w(g08WNoQq!|X9Coj9c=@RPHo{RA^Gok}I{4-ufub#1@uIO9T zu0kvW7KHr|y-$?y^qJbrP`ju$=s@UQ`#H6#a7qSU$x^C&_6<5-bbP9RH@8rOcd5+cmRabKK}62E*eeuqN4Eq~IrdE$$*%iA)fl-OenE z70eZd-oot(K2W_yM9AQ^S&FN_XIDe!vKP6S*@w3uaQv&QaQjZITH)h#2NL3NtMYZt z%hxOT#V%r^7Bryp6->6dOxHqfU7(AtQ1Y9-xuE)mMMmD~QbN~*vl*m^h3hR9%mNGK zJ2`S*DqCIpNGSMs;D$WkrR@p850Fm*@WI z+tcr-LbG`)|AVXqZzn?LpE-Spw`Y6J+s!x~hUF!@AjzS!Z524bmnv9qtL}sp=^;}S z1uOqW#Rg!7zx9;yHE0!>pl?!;nVsXc;+dEj@zD@=%53O)p?yE)_(vDyyaKom<>BpS zw2^=|Lcs?h%cXK+N5#VQwAO`2j^FE;-m2ksd`(%&QsxPYAC>t8xJe=GsqpCcP>qd_ zq)UO4rF5@{zj4BzJ&ZN{WdL8owA|Xv@$Y)0^Av9Xo(Hh%m0s;sv_F`wCCZPD@85goMHtSFsP!10T|&sfKc230U%na%__UMXZw*R*nc zVk=2yQj2{_rPhq`fwiTj8H|5T1{+|rb*5P8g*7Ivpo6SiUusQL2iBC9rr~=U{Z52P z6EVaI>=4P_<~|lE7jt8!K$MGO8L`E{PvobUGTC=Yiqk3hqV=bU z3Y-M23zb5O$l~dH3yCmy;XX(EIhEJ$nBa|eiLyPU*fRd7&k>ag)MeSNplitA3oU;u zfnC(Ues(AQfidY4(sx#rG{;zWx$W0>cn(*TS+WC{DkeqpSGZL3o_Cs_h|&N*-FM^J zRn?A!z@hC45ef?vz&;UF7A5Y<5!ky4T{zhh^STJuU(oN_$_f@9_J~_a`u+X}$G!eu z#mCykSDdzrrs&8eR~X|LWsZK&2D@;l=2?M5Pmk36^hnK5kFB{*lbDg@k7(Cs+~sH5 zBQsbbCL`V-pOF}d6;d+ventEEj7Wb{hBgo{Ov=#tXJn`Y=)ne+Ia;81&Kx1Ei=a* z#d4=7;jB|llcv0_lmMSeZ zG9~0@h?gdR$?~&Kgz4-Lt@4r zdr{J?pjKqFE>dpD0GhxJ8fIDe@29L@@{g_zIwQ|X&FWYE(yv_`6+M#v^hWJ?Z@g$P zPy{A3f0|G=;h0M!?2nzym_)lH_lh$2 zg_Lqvs4JyrT^^Ms7do$$IV+`ib(BALURk`lQaYtGi}r1xpM{lDmM+4JRCA?tfj;$< zZGP#X4k=uMOV`pU9kfPy8l`dGpL33%_}4mvHO^;yh*IRs_Bs9I=EF`3-BwoS#qKt`xKv6#x)d*fT1n03O*g} zYLw2dU;~ZPa_c0)FU|6x4Hq~ID>#cvzx0vkxh>iDh$|XRSMndPYSh{GMfT)~IT7_u z?=&5E9F)#lIsdjv%tEuhz6sWpQxXK!WPjB$a5ho+!{+ZwQ(dXvjY}ds9nusRGYh?N zF|(OPv+Zv;9dP_RpmoXgeJ90$v{#MNW_h$7-W~F2KQs8HN-}o5evEeu#=GXx|2MJoB$n=P@NfscJKg3h3=`=*r`Dc#Zi3YzY=%-?&P^%q#D4N#6RlCFj0(PJVule7o@Ogf!uHgFu{GYQ8r^WWce$PpQsUUUvK_RB4^?0-w1 zb$eB~bX}kbUp`uqZa=VPSu*mhsAx*JM?}2f;QaSaVsaGrH<}{7#E^u#mg`=}jHL=4 zo5nHACX~DL-0^wku8vLjP3YKs*+r&8^G_DTe&INvfyrX#ManA-2~yhM{WOjC=`ebC zDCyowCVNE^Gw(sr1|2VgzEK;j)6#o7y5qgr%^7}mJCi=ipLCAJl}pbKOv1^VOQ?0E z;*0$ngQsM__j=hgsevSXQQ|!XXL6j)9TSn_k$#JsJkm+|>XWbU$k%t}>nZu#EMGsD zuUYc-0E?Dcm@AQ%aUEqYY*~-jbJ87I9 zZRp-c9a~o1mz-g*Phu8)AhlatzcOylU@G*_yJPa1+0VO-oA>C?xo9bxpO*W-Wmw2W ziLeM~T1n=`=$rz|tWn-jaDOX3+vPMXp+|j>tN|6s_lEjDxu)RP_|7ARO2sROlmat_ z6OI&9ZmE5cfkZeIybxj_qv#LJlJkYF?Lxt)PKB)uajt<)CY6$Zf>ResTkAgzzn%oq z6RUyD_@H&2hRx2B60C~s1P>7s%8>?+ZJ%Kc74Z9E44WzX0Do^jw`Vbm#>K8 z?-iWOez_;Yt?XqYS4z`LP5|~#NO_gm5m%VVPnOiVYbuUQy3-r{DOcf%>p$**HAakv z+GaTaBxwcka@F7Saga-S?x*kc)XPHFdfLfVzX(m4{AD#)y-)hwn(W0}zXv_w8emUc zX~Af}*c1wWbQ7%t!k7gU0bzO8x0@Oq8IYq9OC!oZNFv(s-B2`%nICEYVpBXrYkz(P zE#scFcG4G{b@s)O0KS3o(AE|HgIm^bB3G5VJiuTccIhKYVOTA6MG5j;Vs=^wa2{|K z7EwG&&-r01x-jnx>|Q|3FEvJ2?{rhz0;*!*L|v3ZmgvzlFB4UOcLLcvV`j~Vpj~WbaU4FY@*6bnI*WSRaAh`>dM1pINvLXdVp8Dh9lv60$}Tc>}tV_ed%B z#wIUUp|Ggi6}<-X^JT+*Gp?0FPw^gsY+*n{`=V3U0ej^hEUwTqq7mBh5+9Y5s=!4t z;{FT7O8E_Nodz>x0p|6877k-i=s2Z+r#q@Qly&B66qjIE*468k{$uX2Hk|6h&%?$6 zIAj{m*CkFVb%iTG9XMn@>Z}-`IOKh--yGnMeI>vpu$>`JlBsRI8~p5zC!(uAgp1EJ z$#gcJp1{n18ITfP=MX)sqN}2hH8|Q@nQCS~smkV;14fLSL&0~3WGpm?Sun{?X1>#O zGG~+8TNa3;!tx-)VX#`AdESZF8|hO4UJXSaqlW za(lOX&sMYh$;*&%SN=(|dYG!H2JNTD&2+vu^?Y+2F+Ic#{{fGxy62xNv*StxyJ~{7 zmvA-wUjBQzfBdQkEk|N+YU-+%JkziI4KV+(9EW%^}!uEiPqC8FRuQ(@Ql-kiBc8bc{u~&K7z_G8*q{-kKoN=OPTqB6 z^1gjLul?E-&aaYtFW_5$(9W3_gsO>3FlvFw`OTnA5-WjE~5q1_eG-Ur?DeRulu z;F!MrcuZfq(U;%!C|x9q_)-oY=Y*$GJn9q*ZvR26xGU*9WfMlPvo6Nm6WEyuC;<^tGKEN z^zsKPmAop@S@+O28SNuo6+1>}hD=6lDJ&Y_6JEuK$BaslON3YPL*!5EQM>Qawklhr z6NPZ@v2*wFw{pkP+>xOs#@t}1{szmiv&hS#;9rN8kW|MHs`@OL4^kEW5(<7gJoO4u zGIJ)+_z&iWJ<1&m1)m5ZCQ~YWh$3eL>Kg0`S0X`;!zHdZg@QXn&w}=e?uLH{S{&yfp-MJ9_@9%+P}AKy(H@j^FFgW(b{(-QV;4{WeNA76Q4xaI%0 zwQfvX@Bi1fK1EwwZ@2ZJYHV9a{!d#E$!)FuuWdazrmg4yYg?b8t%bMSTKkQ*w*H^C zHp*>HL0itEgl4*nqA`2xRFSu5Z%uar&YIwtfQJ;2YISo*B+Xi|4aN5Ao-t@U;hwSJ%>Iw&c-uaJ)1szX5}AvNG*`5M|gIB1JCV0 z%Fl!)4PB9Fc}2o~2(QSvZt5>e*Mt-3liUM&9qHVD&_hebqSP9dcFZ~scB!vKa>woA z-YbRh8_HHgn`@ybpDV%YEaP^*0RI;tu?F} z2ktovpDFwj@JqpODt?s>kd@&6CVo`DNwJYeRCE!e3Vqgy_g$cTY$)i14xPUDbuWYT z-oY;@rKxqdqRgyyjZ=*?$5mK6U%$S@Npodgh%`43^<6*GL}i-yIAZ@NF5caB2hZ8B zC1O;c!9qvr9^J`f_u8X!UW(zuIe**9xevfL>kf4oOV!qVEBC=pr8^DM;+*Cbej>CU z?}Rws?6N0QUOMQc)=-pU*6^TUmCXK7@U0M2d8g*F7{zkC=7Rp;qsQAieXzPGZYH4d z#Rw~WC$BD<9MNHrX&=)N3jQIKsqgrTYR4EuRQ)5&L>HxmGH05)yU~Lguj09v5xxI6 zcHrGryz@qlne1m?p+2h$zTEfXNvYu2`T3~x&di6gTrB3(z<(?eD}~B$7*kOfC6V&KFTL#nhASb6uYDbU0)2S{}5DSv^QhVq8?FSq{EZYR)TwhR#iGzbiaWtTp95*4^ekPRZ?ud5`c;V=;es z_T<=^e)D!;!#Tfh|Ms37JF;JVEBEK^O1I;ht_1$5!2F|gHx@>o_*RLQcEHGO>@ap$ zy1te32zv6`H?YIlelPo0?!E0Q_Y=t*Q=f3&?aFaWEp(n}90BY!(`tJUJ)F0yXZn7&gVk5I5-fcAc_Lo4f!Mn^FgR!YBB&*_VI zMzQ`DaA~UjTIOBh5p3_V6mk8Y)yJ=@?qU4QJ^kQGSMnS^O%-Uwt9A0zOJZ{c=zKJ< zI;NKQtVaA-XIQSXb{Mnr6Jlx{x^V+~5F=f$149I!mI)AW#ws~EW#3T24bQd(_KQ?! z!Wm#oMXI?Yilf>5t-gvI$|GE@qE2uAsqo7qz_D8V>FqIv;ji^VUnygZ8|3;}Sa&3izz*GwgB`TLRL>Gx zx^oLWV6n>dOjQVJ&SyGuwTuZ!ZN#{x9FZ+tTWXe;fv2tohTV%XsNo|@jN!ffc?Wyc z!*j=IzhVa1Uy@Yr<)C)~a;1-)hYHZ!9PBz4oE)W)qY#^gdM4lQZy54_e1Wa!T-F?n1R${z6IxcNl2V2+A z42r8e*t1fb&a`E(gT>gE!A7Lza_Bi?911?!G87C^%^jrsfGM78oo)uJB%Rj`>7&`D zgAN|?I!s!eVs~FS=!=AZ>+_I&Jq5|vK8Lnl4?8zl33!zwu^DtNirY`r=l%uY$V&X6 zr^kGopg&0Po`y|#&C&?uv+!!6qcqNEbTjjeu6k<02aAd80V)T`vEK~t@EK4?xMw$m z=f?C(vz+5~%{q4^YG^A>^rg6&St+inJaRM~9(P+WUPS}lk}XvdrO#4euVBUD;eoCC->RD<;YUlj^JcOch#5O9)2lo8|J}oX#rq& zM~H}wYMel3K<3J7VV9RcEeECnJ5DPQ2}9w#1oj#%WHKHTEm0zcM-=rxMOe zLcyNUK?nTkVSi3%hI-QMh9?a?j7#)h?skNdlUT=Y{3z_w_$L2BuV07li8N^N(kK$t zzvl0-7Xi;zN_j4tpXzq#nS-Rwg+wG2{37(`mPh{Ux{sYhd$$^SyFzQc)apDGY#Zhf zoyATqYUbQ%Qp})qZXV|Psf+(>&FKtD*ymBOv`KQO@Rf+bwbs4Y!36Z!MW80jYY-2t zvM4dD4ER)s@c=8}_nuZs3i|CPDy`ElPQaN@Epj~+>(h7G!HPG#$G%uIfa<+y#KwMa?fV@dpIX(LbnOFnWOc!edFy<-DcS2&~LOCYVg(t{r7J)VsEDL zkn?9LW~s$f-6yVp_tAc6L*_P*L*9iO_Byn@s-2#aO^`jR#W%VDjfO=S|2BF4Uk)Xj zA2%7~devgR?3JNF?MbjWfX6DH#^Fg}WbmZx(HRjd#Y|z@)Ds7JCIJ^-`s93ES+hd2NtVEYxgunETFOu`;GTj zg?r%YHbbKS&9v`!PtIq*mG9o}49puXIc2?CjKZ3Rw$agyzn`X^7^!VucX-?<<#)s* zL7VyX%!;@*G+#JfElx$h3;G|DdzsC%;KoYqYEh`SFLpR{m+(vTmMzcMWj*kd1Yjf9 zx6G?qmf($Yr`S0GSLc)~oWf)$Rm50gGGh&X*O>zOsRril3C)STqbM>XwkO@oq$~Yw zdSqaii4{tr#oG>#ZepbQ--65yqqoX(9{2;O#Rt)EiXo^ZBNY4qo{02~ay+5n`4BNF zWzH`FZ+{N8Nu{1~usqbjqZmHdpgXWBG-z8PLEy<1mc;wB?3J)RfhD32F$5%?hw7{T zf&EDNTMNZWi{a;gn8wu+6YPgX|ppWM>hXT1OOe zq?^3+v|I*sx1YJx;=CS`b`MT1CQEzkY016vw6qaF*Gihgb*JQ?mU3;-P;vZ4Gd4jeV(_rZ27O)y>ThD)zFvI z9UsoQ!FzS3|1qN~4GEl%qI4OGq(rg{w{5XA|s{6rz=@>Y{Mb)-byNQsz^(|xC> z8b(rukyNhZ!=~}y$~n-Eh#FI)gs+=MdnjxTVRgQ4r_`UBdO(VmXN<*+Wp-cMvg!YD zstWKoHc%!aD1qgbIQ2M-s1(j*QBrH~zFN-&L=O7#u-&&;P>Y-3@s3C?9`y`z?FA3; zKVXuW&P$(Fs>T0wfd=DinTMOf!9Rn-a=~z$WVM+^1@{5&4CG_QjJF+*VB|`NYThWR*T!aSa2_ZDLD?( z@J`ZNxQ&oAMY`s7Y6YKgJ`_y8Srk=)u)_1 zAh4azFxC>3QY|j(BG}9Jh42Snl#X_vahm(l8?k(~v)_{dP2nQC@VZlGQOW*OhAMf`6RQ^AeUW0V8Qs}0LR zGxJ}n7zdw#J$s^OYWZJKKUWXmllAmAYN2gDe*N^LTo-)wIbzfb<7Uq5G3BXxV;Gfb zFt{9=C|f`UFI>i`FI`LHNtl|hGXwWO9hK}1>R!tR)seW)&~~%czgcVgO~?c#N&DQt@F}Dwlth= zKg4|=e_nDMqr@KpM^ldo(n{@msm(8)SDa;>&))Z3qs6V@yWnw7$~eR;B;rjE1FU=( zurmCT(@tOOhaCYt(edS)hpFX`#n=pdl=$ogrj|XXw^2?aN_+-yWjy^73Qh|#wH{tC zKN~}2W@4)*m84R6A6*UDb0Yo;g%JA2(r73eruP0^J~zfD>yPJPESP=6EvELm{GlLFnIYUQ=>9ztj=YF!7qUqMss%# ze-~@a)JBPmFEG%`jxBTQCP{PqE$({t#cldq* zwzJPH#kd}jJ(3@=X=gY=`QU97@4(*z$CN1!hm9!4z+X0^e$}Y0ZDxVNs?)VkV+Mmy z!Kc)EYV3IR7t&x?OxNU}h?%7KkNp;TK_`Fd#+NAI{WWsyYitUGQcxPW+kAzZN)2~D z06vq#3qA8Hc@f;wLs>)Edw{U5KVt5>s?x;xPd@1K4%5@75uPhL-^!09jSg{&h|VJY>`Hn%4e#$ecPnD}juSq6h*_wZuEW?BBBzduLd3&zSj{R_0==^eR=z6~ zi5@0*bT#7-E7OwljBy7&+71Cnk<-Y-bM-Ja?FT-qED3);AdB1Z5IWaz$QJ2Akz zDu~x{q}9epdru4~R@^rs3U`(Dsy-5TjiK?ny&x%9+j?Rk(n`#JeF=CiXYs2Qwc8cq zX~m%kGW|h62kZ8=MI_?^f2EXdBpEAk-(}e2xc4l)W}EgnJb2>+>xxcGX*Qg|Vewum z&9a#>OZZ~-;2GuMpFhj*ET$!Ew|8$}@7&{HyO}Inwh}R%;*aBtu5SBY$HcR1-SuwN zWjrlSx6wMHP;2dWe7CQ3zTk)o_@%Tsq#BnIu%qh@ zE&Sn$oar)r9S1uf_C@z5!1s~^?r$74_%6e*j5C?UuRB$Z z)aIpdb~&ts6|ihgT(9BHo(ZtNe9l_ks1jM#IG*}wYEw0-*dtly0#f~D&={__4giwZXP_{vykF2##re4()a{$q@;EB z%ZRrR96)6^G2rgW)G0z?5$tTq9PIm*w+f4hiCWz1g}c05QLQrZJXh4IQnw}apMF%~ z-zVv8%z|CGaz!|iB9adHrET1L6|loQ*O}QT26V9P{k$s%uxZ|bNQ=!M!V-jJt_?6o zsv-FxMDGSZR{Sx}N3r4}`MR{nRSera)Uoe6tPB}FdZNAcf%NK1V%o6t%k^(acEc{f z@h)kWahLQg?z{1ui02giCgV5Bcu>z~5u+#Lpj57tfQRk2UD9*9HzZ9QqRZeH759Op z#a)MA9Dea}VQ;FgVa!$uECbN`cdpYJgq@+7!@Ys0oR&w$354p>C8u9nh=@PQ?ifV< zNpjEk0_u$MxbntG@AusdtR1JXM0_1k)gQGhuGf@s@GHOB_vb#6_OPF1KIC_&d?)ar zJk!&xNkx0Pd)rnhGtWO*^jOkSNBX&VQ3wC^k`0D{1Kui0>-R~|S{2vpN@%2$XRZ6B ziNNa^vF&ExpKf3c;+T0KBWjK=ZrQ2TkdZ_J()&6>h+7e7GYIgw*_yOIMcAuM8mWK$ zIa+r(eIMqInNMeMA7+m}r5KZo+Et3SJ8R3#1?N4DuH`QsZ+5j|}dUsnXNZOJ_tyUmizx|K6Tt#%qcIDX(xlpte!vFLG9D?`lA?C}i*mr!55ktq0Wy<_3(M$^ zwNz4`YrOw$ZwGugY7qZ)WIq;ujCZWAP1767VHO9ZlJo;lb5&T(2| zf--Bg#I|q=K-oRaf+jwMF-^2hpQAFZ053ckbV@XT5-bO0J9*6LCS!E)L;}aXf*%N;3(?$kEJ;t((cn#|vke6QD5tM0 zrz4^{>dWtp3GXBa*3At1J{)WwB<7EiqXX7ZlrKIEPv@v!MO6Kg`VqKVk8u*q!z0kO z_I%#R$e!~(AUxu&MOoGo5m1=vnjPaS@J?54`fRN*_xOzC^t;Al1S~Q4G|68>O=Cx} zHT2EZNMQzo?vM|W&uHI$SiL(vr*$D3Eo@xk0~_3Xm#71Ut~{z08*D=y#!ta>u_-SU>CLX5;QEM6qT0_+TkoxOVi(MM6 zBpQC&3&G1oJ~qYhbjlj1p^%8bfd>5G2J5L4lHH1T@GKO6%`?Y}RTr_}C?x`ZT%}Gp zUm#A=XoghM!Q!N!+jBWUn8G>`yfwU`=y35WP$*_j{Lh_|#sGc-vZvX6nD*#8f9L3e zS1;u#JjE+ONxm9*a|6{7QD5RDoJ0`?MgB^q3D|Fz4FSE$UOa#}?1jaMjg;|y=n^7* z3r%ZXYu(T@KepVt)>Vg;Qd1r7D^oalKGM`W*V>|y@9WoYkMym5T!o19$?h)r014JQ z$HMLn#R>3)Wz7lr@})c8eYWVV)NQDC%^p;%z8pTyWW#Pt8Q%6H=56bO-F?M~iNeu%qEGK`a8I9$ z2mmfC_9YWhSe(4QcFD!AgPW)oHs?NEI2_~#D9kVmzzta2m%O!!=_E5g3CsZJzR6|f z|4|4``Vuj?UGz@r_Siecuu6<11|uo%+f+;{=}H#|{#iuQf9%h45z{qK^7dJ#)fkCB z>eNu*(5YTU>=AmpjiQkY)<9OES2RLPLn0RoPB+1S)xgQf%Kd_llM@-laWxA=7;O$l zd(WWXmxh!7JdF0uTTj2p)D`YFzZmaz(tLs$SM%Cy)9NzWEO+gCno7L(oQ zvCgHV-z1OzuU$trQOkPHO(|3ZW?+ZZEYHB3xOOf%LT4cDWI*p@OiiB4g&G0TMLooz z5a{TsH+D4UVE83Eb_F;+x{Ck0wxM{Zyo#&jRV=u@idw9q_MYDkUAw02)vB1P8a_+V z%%!87ggCi3gXaf!@QqkYm5GjO{;g9_(ltE(*wYn#j}5usk~9aY9|m2^ZDkE^?Hsz6 zI(anVwe0@JT27SitR++bt4%daFqWBr2uzb#Gl&1GPyuPU+eJq~S916zsX3~Ya;ynH zg*m^35g5zN!12-!^~|5QEg>9C@a`^K=)`D}k9(lOI~t9643Hp8mn(3t z+E(MZ%ijXbp5xWS{_2otQ^nJW4G2ksKqIx)dE6CvgRQ^b&IPLEv`SA>KY?G;1}p2Y zRdeTe37u-vyW7LnCHLD4ptm+N=4$?vK70HpeV!zW@m2o0z64Mw1~Xm@KbmRYg2Cs- zClO;Xx{LKL@KTu=@hAICzCD0yL{NepnwaZ-GZE83*Y7cW*YElTTXnO~bd9a!_!loL z6e!>OR8v~sVBZJ9T!FUXguZDrn<6f3Cuw)n=Pcz>I{N6|@htecPz&N9(^LkU0(c^{ z!k-TR>84+2m2Day4q(U)=0_z4zeb3!YK~ zS}r|4|0zXpA{hw2GW7I|^Z3KhA|A@KiryU7!sp47`DF2f3s&e-GI*moR#bK8cn$EY z-Z@MqE^?Fwx+8YxLn10Jwp%EjE$qhFdo`+)d>SHwQ|J(Dst9`LKoJelWtXD}S~V$n#8609VSfg(>)Qv6|UPT+Sp#$$ydYoqG25xYQZ ziGaWT@<6mO#j@Bx)#C6cSe$_f!HF|Rmtt`nqAA{7CWL~&y2%S47Lm*a;B&bn1Hm1G z9Jt51J!82DEBFhX>K`vGwwjW+GYeKbbF#rLAX;Z5uIA&+-r>Ha;FpN5rm@8%Hs#r( zMtJU>l>`F;57O2e<%)DA{C~#YJU*%_TN^$@jY*|a83>gDs8lf|DZomKQBXqyhX5** zSD9KvVrwOF2w-ahwp55i1=KE5C^d*i!EPX}ol3+eB9a!{*6#M+Do8W~Ln+-?oAm8_ zLIQO{fV|H-1$Mvh{oU{P{c+}LpMCb(d#z`!^(;JV?1%yLCq@&{*QPOXn2%%Ba=%L> zNft&DYIn*O8}O3@$S*~`@XKcK5g)ud`0?eJr_Df==*t+{S(J17Rp1TCSr9~o4I#R9 zPWtW^KiRG5t2e6Yo2$Btu}y0xK`)lTe8?0-7 zbxR#dL}WclXYw4w(HX;5hy7_)BsK=-Iz|R(4z_Hx>@2HDZ)NR8Qg-Q_nTH1EXe~S1 z2WBTW0+AzoH*5r!3BlzTT}nZS$LKU1)s&v*=Ra0r(=s z>M8bTOUp;2SB?{>p)BjEd%s6ZReysytM0@+LmmDe*o@5bo-QMVZSC*@vNQn;yfIjD zh5m|?eDL(LZj$jg120NiSIk%p;%?Z$fj>l=q>?1Pc>lQz6)cbh#Ea&a17oDV#~{Aj zO|1^SPZEvl2GQ<~SsC%i=H3Uihb$4r&?T5WMszvxjZFn8Ly;+?J6A8FGi2bP<(rGzV24r%qIzx+NOruCbl@9vFc9Tu)wnd3@n8E zFy`{g7)BPKy~e?!E#|OZ2O(yGhR>v_Y^M6#jj*9~C5kh8?}{XfJ?H0x4e<65H%*C% zMMd^$$-$P2_n*1-j&{5wy&+wNJ_2Pm9iu;NlibVZL0>#~o%-86?5o2*y||_i0Tu5@Hkl|pFV##qZk)>o7MMMAc|NYDMR z(XvWMDanefo`nZt4~rhI(58+wRgq3`Jvw}Ke-+<;q5MCqnCa6)<(2yylwt=GROEyo ztr|1r{5M$DRBFiTSs`YU268M}-Y4f+?j;WPkaEawfaHa$`A4W?GMuDZ;n3*xR~EiXbEFBiw881M}m@wXMO}-UtT0!ghL3ve)f{v_~~N6Fv&- zgsX$vLGDe?@_wncll=J^kx^xlrEfsr;S^#N4Y=nDrCRo$xIUz`+S`Cl{`&4K& z^X5l{NbRkct9Znx{v^;cuh`zcx@`7_S7$kNYpz4+BzOg8VoI{4Kk&N8p` z50GQ%xl=|%i=NY&JNLVZ=0_gqW;ll;UuK<1V4ere+f{HikE!GJfu<&fl zDvMrx`@A7YPac1j%99XM?4u_m0|oqq%$C(S!;LfM;EaT;gqU$}egV$R&-=C7H!}%u zdkBo6U-a`Dw6D^KuI{{wHYP_MY#&!mMGXdaCifnq^tmVSS@(Af9j_{4a8AIijtPp_pmP0Myi1uES zk5{gL7Od}8nR2;CqtC*(<9SmqGMVyigg&Og!#))~e^&lHoB<>+2?%gD3lHAYH$FgF zs^q=nv3CO4h!qjkl>zl*qObHRPz*mZM2!#a!H9GNTuP&0O(Mkd5SU_40ohB+_Bz%& z+#>@6J7MebH6+0=BG!KC3;f5qn>aE`d-&>w3aea3@@_~JPwc~AizKkrx?gCaJV`eO zPY&(?TdtPj+>Teln(rJLoI13z3SPdsHvErAhVx8;21uqXMze>ST_$*7F*d6sA*6?o zmkKsWl{r_CkWcHkn<`)VT+%gdu1k&R#m~XW>;#h;{jG`{FG^}B{$z&p72(`#*MGaI z3g=F3+VTSRmw5XY&dP;I>-o}o3xOUPG>D`*ed?^L{hdH8-sFq?;A5>3+c>)KhhRFB zq9?DDlycDd&_!d8DumM7mIHMwUes~vP3NHF3!p=b!Zt{LpGvGCmah2m5B1`YAk<1P z&OWz0(gCetsbH{iJ}LU%_00`~4#z9WqA}6y)P*@2dwc;L4%Dg$v81)}`6-bkwXXAj zJDMFKd~*v>@vImwk82G1X%WIRQ)KLOOGBSZi(^2`fohYD0Qe@>ZX)K{BZEgT4LW{s zt*i05l0{a>g`8@xQyX!r)tz`xCa%>Dt0gD+opF<-e)1yy%LsK@_5~yumR|J3CK195ql@WS8&xz+fLf|(lu`%(0m?>0F%gDi_KI8BxqV}1xxm-Vfql#Bx%UQK)bHT=fiX>%X*G=nASpnYqpX~u?KH9@Lymg~; zYUd@_rmY_pSs+I)X>A?WoBousvS?RPW}l~M{8?j!{?pSLWtDWqQv@j*c{J$16s}dh zLT~gx--o^<;xPta7>GJQmr|SLuj#Ev_Ly5oY6k2TM%DT*LjPrnFFq(^w1GvVS5kg+ zFKndu$Y}Ul^%5|zlkH_u_~?Ksv8ekIM_i<>q8RpL&Z`>8V(G8{2YPX8RhPoIMamtI zzY?t*w}YN*jgWUL=U*)(h+}(A$I2b}r(}CeDSF-5KWE5SnQ7gSudvZu^^KG}DqlHY zm$Bobs}VTJx^2|v*KH|xfoa9bMao_I*3&&o@|lox_C5u^ie1m{1h>e}(wz;bGr#}~ zAN<`8SA!yMA@cDstu2?CCzatZey+-i3nk?gKsU&^yQye;Sc5$*_E^JryUN?+T&cx7 zF&$`~7>utWnXVpFcWd==uVax*<$A0z!R2%{xPDeRwRl0H4(Hw19%|@oV8C2U2-eA) z%$C4dOdYri5|liheG#29q^Xo6kmLl9^lMlqxWkO4NK)JZF8%Bb@zm%A2lm@m2W=Ru zU~6IG5a0FJD;)9_+%3M=mj$l`9klCR4oiE-lUj#HeCvEuX_LcnyyHpPKW+KT6)&_{ zD#i#tFeZe-8$!s9A_OZ!ll*P9e-wTRR#=-bR&0>U9Gtsx_)goF;OkO$L42^jwhC+J zf@STE(jwdG0hR|>p@oO$&h7?w4_iDldA867hV@*bEHY2d-2jg^^bQPiHd*LM48Io@SDEJ5U{H5z>fkp##sD!RJ4996g+QB-RxSo5{$_#5-kQamUJgN!8b zX2SWLFHer!FoEON5$tcE|FgetR?zAi+%X*y^~j0b!bYYe_Wc(@-j@_4O~)9X3+DJ$ zctSIth*szE?U!`3 z^iio-$OYE7f%p)MC+ZFCOUUQeNxX zY|W-0o}7!gpAF}lAa5^(#{d{@UorvVWv(+5qu(N!BZOI31bK{i$6k z+8|4tz%b-w;>16~dsm7+ivRtz&q{m)@5P*jt~8ZYq_Wacj5zc?ow)iGv1Z(m1J=95taE- zAtERmk(+`EXjCrhR~WO_!@cf-Z_7IZyPJ7!Rpc|{ftr-5OTuSy&1Xj6LZ)A`NdW9T8+udc#(}yPEhXC z_+BY8h1L7+Su_s!HM-mTQ=c@3>3mhFdr=B{bINP57hG?=kDXO$yia(s8l|+ImVRww z3r=F510;Zr|IGN88g52rdS5HIues>ZY3@yCpELbFjPmeEL|f&D>8cFZ`t*R21><*Y zi!D$`I*fS&opDKu?R(ES&IvqMMy%rH{u{YQg?h&r^os0cM8tuwz3|fK<=PtKi45?$ z>?%wtR0!!Id@EZf?q6f&&W=XMjk?;&i=U*7^wIrb1n@}ASSC011Twk+SCk+Nd)_nx z;bU{zu-j3+n1g>>2)QBY+Yc@#YfFQmZC6z=k$WBAKq~%OrB_O@c_H5xUyREux$+nf z%NKVFSkTgbPRDb%Xq`P6!p^Dc7SHuPSmBA!SZ-h|Ng} zYh)Z=8S=qaOlbc++p_j@^jK?v!rT*a6VnLVn{2_?0Nn_Yu4M}MSM;glyUKsQ4E-vV zytmhM^Qu*_9nrVfQx7OLV$^|t!^{;Xi=G>|&M6X15gMbw_$je>kmmC2brvxV6q!)} zRIJah9kBv2qh2BxIS0IpOYkHq8oH)LzfPsgLw{f$p`L+|@VyQ74%J;Mlw}RR_qFJ? zs|w+0@DLckRLDOTjYi-jXtLRWmY8g>QQRi*4U4V6(kxskW0CKVVp~in2y=WH+B&74)y0}mN~Y|Bn|loEX`rmY-cf{kfUzQOn3!xz1wa`fJi{hBWawvYC`(gtfF+xPCY2WG9Ie&$QKM;>+g? zb46ocjLWZm4O zE(V@u!-(X-cx_^GG$%NdvsH7PbJ&iYf<>m&;VsGuH%gletj9u;qv$gFzisDWOIHPd~IOWI| zV}nd%J8l$g$7%iHT*I02-0a?^xf4RlGwR$4eVW{iv-5M4BP(*#LdL!gbNSq)$jMyA znNM@|y$9zaZYmPI{QP!Jh(ANzm+CMddHZt1CN`JrCVV^AL(`x7g^T=njX>*ZZ%8^Y zb4^3_;*v{);PFz0N-oVdXfsNR3j0|cC6B{mFbMO=1;vL?R(98PXsZ|VK#pmhfvqBT z-}^8O)6$83nr9CN!>GL_udXai8Y*3( z4{<}Kt6IU#s|vMV?s!NUzQw#t_oFw6uSf}cq)935?Y`Rdb_QI4Q<<7}Zm6&tUZ>l2 zq3YmiNs(`?DG4?WaO|yj(ZGX}uBN;E$x#wyU9cu@-VF>ZGq?^6fyf4cJ{0Ge<4O%; z;pUUA@uAiM=XNe!jI6K9Nb3NzeOmZrYq7|Xb!l@-@u!^3ftykkTk;&o3`I<|kKtP` zJMY4kLr%LP0x4NuXY6rUFO=5{?Fy_rZ_|*jWQi}OCj-T0@O`Hf)-om{)F;x7)0b$tZr@go~G?b?bj9CZ~9#=4CaRTV*X zNtg7p;p7HY$;l0D|4DwWgUw%C>T|3z`ep92ogco$-1q5Ah%Z=EMfLSEqXsLIdgj`ZBfa@d^uQHj-M12@|>6F zaq>J3bBb~$D-F$6n8VZcxa)~Ikl@D%Il*huC%`4Y|B(aW4I~|R`B39#!f&F{hsX*6 zws(r^@(PHc1KV%YA_FXjf42D+>BAQs%|)8<{@MV%>sx?z-wr$JXtd_~LK!jMlucXO0}gdCTd{eIx{-4`uPD6El@zxC83`I&AI!U>C!?0oiW~6vT3hR{ExO2> zKOO8)VoLgSkTHEa=$wM}iBAOi>BjJT!4KMx27lN7AMI_@#?r3`SQUD>$te+!GO5$q zUK?DcO6dG)@S*nSMOKB<2r8f$3ZNKVWHQE5J@gz2Jj)WkgoNJe=5*p!*XZaid7iwY z$-CGqXx`dCpjWj@ckj7Fy!R|Shs{wV?kZcjL(D&G2-YpiIZ-DZ8pz|{EaFeySxRvo zQaxodD|7Uy6PK+yacCe*3qE7M1Z!q(eDKf!r@a@Mfh<4oRckwQA?+O;NMt&U^Gadg z6Y1((cPV68S+{6#>}t?hH$Xq#wM~_?CQN8pfI*yu;xEQWx83us;Wo{)legU+X1H0} z93$WVBJYIFc42rAB$x87un%>7zm>_G8*)2#G-&eXgn$2Y)wG%67q%gLgh~k}5mo;S z$|trNrdz{60Nqb)U4BtpF-vjp!q=oYccubcxyvtV9QQ6P#-4b{m%6Ft3-4Xnm;Po^ za!-aWBR?7)9dWiR5LulqM5Dt$vewhP7-G7ITr1?aMS2MAswKNy7{{1565UB9$@i$; zCP(~h8n>ZD>uz#9?1*#g-RgskTj5cdQUkg@tULa0#>BaKx6%Wt-jXCF9!}V^R7~tn zf>o0_(Tlti2`B5AzkOQAgfXrERZQ0*eu*^j+R_fbrSjRszuoR;Gy)h9S3^NYCaWnJu)vAZ6PQmL&%N03C{? zD@6!ARSfiJ(|;p7%C(p1-~6hzYP^1$Y=K|QOgU#&fdfK6P2D}dBo~_2OP3Y&#EIHS zro6rVGLw^fLOGEER{%3HqMp>X2sV>Diob?kELT`0c6Dol6m{{o+SrvV(B6gOqvw&~ zIEU6Xh{(_&w&IWH>8wIU?5c%gj=XJBKvqND9{%zr=5tIM#8Wu(`)XmsLQNf20_*R+ z<<*b8IPg3pEv{3Vk>Ygd#i3q!9go3rWs?Jc<|Mt?-^;YKGdrcHW;8*PN`-CiJ9!Uj zZgY+#2+p?Jw)$Fyqx@JWB$JG-MQt?pW!6~QERaEKY<$}uscCjU>}sLer-OT>qq8lL zk&vTztRA_a5ASMnBo8sGj3*Mzw2uL@`*JV5Szy;aI{SGkH060*4IPoN?**#2l!EHE zRP=#KXV+wDm+PkSm?T>6>K&bLg%67iVGeP?|y@1%7x=x^0fz$IY1@k z9h~$9bS)?ER=ae<5sB$QWSvtz>RE)1eViO(tbCv7-z(vKzDm8b=fwu znCSBnMJ|4RJsXUlR`ED8-W$ccx;rI-AAh5VBCtu%^ZWLV@dI<>&CnE&nqDh9*#|yO+z0u2!&(ph z4M!29k83S`yWCpk=QuJsHT1g}g9I6ll8k2HAy z<>!GM3E}nuK9N5IuSH(xse=7ufsk;J>L?2RAF=d4-Qh8!a6=cU7slJE&N9Lpe@HzR zIYudBJi%8clne94MPM{Dw!;GechRCJU5nmY35Y5OLDfG`(C$09Sm!2uP#KEfXGNZn9HCO2d|v0x2{HpS_!-tW zPFNh?M`G;A%n9L67qg2zEw=31coIFFGyk-4Ss7uv=$-eN#2#R@yCt~5L3`bSrK@rW z*4$-ZR3fUZ%(bhIw(3hNSCo}httekszH67O!c(tZ#uvJ_dp06(E#rRXi|r;cp9wwV zs$fK>kT3RZjIT;5uU>pfa6Uxsx1mMT40O{3Ch7#YLtmk2XpvMMEf{ZFB(A9i*r;O9 z!Uny~UFt^kv3`!b?i;CzRqnyNcewC&ndb_gMXn_m_#8Vj+Pb9!(0BD+3V)OIqPt0Q zo0M2{H8n{)TbiU-JDQ|MlOfVtThJam9y_9r$mipzOFn<6=>zF*u+6Hq?eNG|g~^7` zd-UQIa7gJRzm@JxF%R7+D#`klbSGcJExr=jWELYF3+8C@FT0yLyep*OIuBJWQSx2M z>;dUzQ(^>M>3pDdefz}*$|6@EXB3pToTC}!1Z`n7} z!)%JAHBdBIu}~;J)OWZ-9Y`r|-q==aZU0&-v5y1;+q%_RU0&&X+n;cq0&yK#OTALB zAz9Lz6a!E5E5V5kJ6;S2BQtVvq1(j0eQe}5{I6fbT3n2K87-d!UBDKW6SET{ z{D6hK9~|-gz(h{KQq_MF+*(;lpGp&xSUWG?#ea?~wK7&ldJy^9xf}L5RLBd&Onw(u zS8u7e;loyq&0A-1O_DUa6_~4ZZp;)em%i#vKsgb%$Q4Y|?w zm+o&k=+MvGU)S8ApQE=QM1E_%`AYPo8xvi>-Z2$<>`4-v8rtf}gY~}n*w@m11%1I? z4HfUj98q%TV@RmSp;iWSxVYBNgx$-KztLW_tF1!FJx-wF7 zh@@C$@5zGo0#ggF_r=;&(PkO@!uaN5ukd6_#@A}=QmEtZ$rLxQ{o_W~AVGo^iKt5+S_6!epNeE$qFA|+I1A9byPonsMM0;%5 z^ZlR+k^R!(1sqwy-Y@>`3>}$@J-vfg{GaoY4*}XSwoeV_$ff)D!71|ckAsut<>!Nw z)=Fc=IPr?K0~Xk9dEZgo-GpmDz;XhXEm)4n^4D07!}1`OSy&zz%*6R5-AIFP zw%rRm!75A-VA_D`rDSgn4ZJr!qkWaOn=678q;}9KVZ6y zX#^AdK5P+~447=-Zcz#jXrI#HJ%c$y1-||i`Rm(c1i&q^PXnVCHEQB)^9oOfJQc_? z@<1gt!$R2-(Cp|@%;<_?xSOhYNXDz;Tl>R6(=4!o!r&zIF*Pyt!(XIdDn#S4)kLd^p?dJi|lE# z%#aq^T$RM8bO8s#6L2RJo?xbDGvJ&Dd&erqOjn@agiVN@((KqwC0lI<6aD)5qKhZD zY$+#gNfS~oYen{VSP)B@>Ao;z(2 zk*o0Em-oD3qxw^!H1EVpQ^-vHb66uw$uTYr^%3x>z^muTsQ&n$Tohq@3oWb$*39G< zA;)E5=w+ZUcZ8V9X=V49?UC*=?UC-b6@nd)vot%QD`0#qBFjLrwY03pQbYUuo!`~$ zule;xTDR6!TdFqF2-1)FWWKpfF;LC-mz8a`Y^CE>b^Et|C$BZvVbrr_YOOEAr&D@* zj$_9^ut%_2cT~fZc{f^=4lI(R(cmcYl_47XFyk4GR!O8o@7nrB)6eX$$aGzB8jeE?OlHix)~pVCYYW?rTWvw(v!?db(lz8IZGe2OC@|%L z^$92-;gfD@3lQVc=wD7y6gXjmao~Jo#Ztw?Np>l6f~dvZ-kT9}eqvs*~S-s%~xh~7%y zeR7S)omr!89OFrGl{(@*yr|;?8qTUY5${X!#QSw8eh2M~vGlcOc!0HTftLTXs-oh4 zC7&;3d1k*QMPD186;Rmp?)qTn)_5!a8T2uc3kW%n$f-oJY|(RRwHht=)_ zcs@+)ofY8QGPiQp2|!);m@l3}2X8u^IM1B4)3xBG~rt>N&5r|s_!Jk5-2 zY^x&%vX)Y#J382VrEOOaWTe)LRZ6ZaQ<<4yiuAzZ)Pxc3STNqlir09TH94&Hr_^?< z^__O_rG^FLNpdRimKJCsJGqKZyHw$|Sz#w1N%66{s&G;y#mnaCLrk_Bd9@8@bt7Xb z@Mf}sRxrpLU>J*sl#VIeK@t?fO?~tF2xyYP(s;T5Ynd)mA^ltH{xW!Jp%s zDdkPoi#a{-NnR#BQsA?D(E_*+q&w{k#zSem$S1ps8e6$Ad5Yd?pW$1@LMGgjQplpb zDaE+T=7WqiuRY$+;k}&j8`I#cWVR#UvS?z}yUUl&DT=~GVQ&NdjbCKsQ?Z{`br43i`VXc?1J+FSG^AvKnEMNA2 zA6104zW7>18SraEu{z~Ddk{;O4%F2rt*8bsllrKz1k6^iz?)|ZG7)u3rR;>}CBo#x zxnkz^c<)*1StnRs_!6t>EjIK8VvNC&>1E8>;)^|W2d6;yU@RJV(G>WKMW(!MWB8`m z#c}Bk(<#(!YXu_BSG8^=E%C3WkD%@SMYTjYPFZ|B4~c7fm4Re;0>02uA-OR{&>*uo zA6X2|mccyP!$guB&CsHsQZ!1-!7rg}NfvpI5#OlWQN!kGd$KEc58q>Wdw``lD0V@= zo<%PVkN$_Q)?FRjW3Fr*z6TcIbBH61%B&11A|$7bGE4{T z^p%244mIQM_t zZ!wPDx*yh`flv9wn9Zi+p{ZfxP{ceTOeG%+Yb@TAPwArCo^NUlYP>sYw*u`OGOc>` z))n#?SFn7@Ss-V2D1g0nh$*1!Q$l$20aGrrT49eaLiI4*YRaQ5SI!!Fzvz61uADLy z$)mT*8H(hTT;w#y6H700app?RiKRo%+gCnz|I)ZZCU13^6$>{7Q7iX`=>B^olUWg> z7>AM}Mgz2{JqOE-n@13vfS8A+Lrfea#(#nlNz}ZUCvPb}!Fw6L;H_O~zXq*pN*7x& zNq*x*D)FUv1|DG9Ty0M|zShHe%Fs{q_|PMHMyh-H?sV49|Me`CIF7JUr6)y9J4fGB z8CVn=6sJq6y0iy63b?@<07U!Rp_08e`D3T zu|3oZzigcg8@E0w8}q~@CLgUW+c?A|ChZ=NwnbOJEXSAuJwTbMmBqG+`{YzB$s!!s znGzZ`k%UH%kkqJ%MBuSc?KHuSI@>%sgebejN%Fh>|GA&>guu!hY7jh!@6dM-sb~5Ok2fzR@bHVCwWt9Wv>y8aja>qTM84n_t1O$M81*qEOJ4|hV)nMi6N0pnbvSN;N<(spNt z2!L)z@*Qa?6?i3%|v<+?S#Fvtz4qnUl zrNAANfCvg$j={1hG{(>8*+PkdWjEhsD&Ax&-eelyWO|7De(K$=VR`K2T(C&Zz!j6b z+bXiWB;B@cR0p&^@+C8x$D50Xnu^t)UF$4jsT?C!ESmUTtH9QZkz9v&(nJz{al0}1 z$2BS=i2;gLjB_K)uxFePe(SsS{slsOAYFXD+x#11($@Rq1I*rZ@zrjX`CWMW%@r<3 z%SO}uW$m##(R7bRohZBX0i`s5erB9fnm50#BGI=_ncTHIILmJiCT~^1k`|wr1-mVc z9b>(Fq)+hXs4cXPq)1)6>c^H4*E>d1%_oaess|-LLH`278FH|9YHDMA;D9w%u8}^q zp)<}`*WOlP5*|{*W3$U3{^1-SN$}4^*^|4q{uR#DNL*lbZ~?3%3I4(>c_~KmKhJ7? z&Q{J=;*9qn$iv9#Ee7In`~36>jiEhiwlmJ3hj;g^Aj-QnS^ypWUI&h_u~Er z+}|jEcOF;iS}Qz2Y}#I)B+ZyVh`ydV|Q|ANMV3~bt?Q9 zSE}MWS1Fa98NT#jy1x;;7LXSL#rVc*Pvf!~-V~p41D89-oh5(g^loY|ZNbcd!kW?p ziv}AfYOhtdr+dfvnEnNPU{^{If1Xm=mE_N$`=CXrJr?Mgnc_Rw7+C&WVD0C_YA@m` ztJQ8Do~rg^v@TLNssodxr{~Y|8rmQw7Ni{0_~IT<22)aYn1`gPx+!U%hChhfn%X_f z@2NFAPDvlbr#JCbYsFqBv2&J}+eWe*NlJWVmQTGKUk!2?$&G4~6-{cl!MALDUn`g` zy5;AtCeO5Y2R1WWA7{QCoqvPsyBhWVB&Ma9mdu}p|Nb`oAA8VBtYMN}jp`|#vwZRY zQmT>QE|e;(dse_-YXMI4F*L<7r`jrfOmb%y>R;<)2aFsS(FXW|@mz+N34+l_#&(Uq zSpkdq1KI*u((>OOSiz+1z6_Q?NGrBUQr`Sdsf5+|R){}8GgGq7ceVm~vP{Anl`{wB zn}TUFrb(D4VzOW|W6H*4!Zcz2SbPb>YT59&kpMU%NuDx^=fMW8a)X;5>pf>w0gXEa z5}whc3afl$mVMEhiJp+}O^v9$lSJP&ZVvq))nF-!^-e5$II2HqG1VVy(Lp{pdUfuY zJgy1gUYoVy?pA&o-ACO!E<*Sl{XZJqZ_~~D)%?r-;zMdLoBia)!r~_{u9okbw40A4 z(H+f6jWf|Q=pB&V5`Qga>QM32T4*2j$*H>KqF(pzz<9n479h&d5RZ7B)DELq3tK{J z$Hd>1p&ua`o7rm=pFBq~%nnKQZFgtlvdn$yuoakL0ePGzVp+R&5YJYFdoQS)P;)%v-CI988H z(`C2zeVl^td^xJQt_{2kENWc7T35BJyl*W%*-GP(0=>_8x%Xisw3f-G z7pLx?5JA~c_VG+~uu5Dj7_e@{`cFlAA37EtdOA+c|MNmzKwMKfYvlA=AlP0t~bxFi2{AM&#o8 z=XvbS^U80Ym&v|`^Gs7LmFi;ZGhA0YS{Gkrrc9E`o=xhgas=|Tyof&@euRZMiXRpgxw}sj&)+(8Sx10qyS||pb zdbD@gnQ-4=Z+t-OZVsw^I&e)I#P54FKDCe}uYcPU?+Z#?%dv$srJ`puWqFUrxH$hu z?R0eM&S(QG!G_1j8~k)%qxe$qO7LSXLiq$N1I>mPqVKO52P8Z=KMcQ4;U_!v=V526cXw z&meB8XzRy=Nt- z^BH)}>V&vPKdhzI?)RjH%zKi+oB`{iZZBzc1tBkVV-B{J8scoPn;_qppMJj`l~-9j)xSqlM=Vy^}KJMVyTn2+(PGVt*|; zW@I}0H)IBJrS0UPlaG6gF~9PIQ=x2}@K(}c75FUZ`P|;vvvqDNxk21~=D4)b&|G_5 z5~>q-(>v^Me+~I~cfo!{zPAaGm}5L4%FzDp7D#Btq7rri#_|HrqH@d+QC*%yU1q4q zbW%MNT4k5fs;VH>tlFyWwo@IOV&gS;YJWw5F?Hd|?)?t!z|-1g3&}=e6Ta-{`Tcb| zpA|N7)Q?=pUr7q*L+}^a@1WAjXW(4l!UM3!HrLvL{g>EDo+jJZU0oCKpIbt20G(m1 zb3$=m`VPO#uq~b7T?TZG<&!tO0ehHDxMc}rJR9+>^?2IE4lXoJOg@Lm4Y8`5o`r}e zX&pmHq`{g?w5KH4{KUE}pt116>3bpt$ehBe3>}024oQH`SSI*#@dXYbx?0Jz)(N4n zVcXtg63B~Jc1B=UKIIEtp+T8I_voGe#8inCu@3mq$X3X={hS-w|y?nxSu52udtpF znOC#5CZqURO-ivEp8eBpU&}{1`DpphZXi{(w;0GMov(zx`CE)T^TWp_jp-Fhw*r{P zYWSx=loVDDMZibxyh{~M9*R84hB=Eef-FwNmka+-78qB8EtgYv?IVwO;GMKx`Qvt> zyxsrfwn5&uff+Bsun&InN#alY-jm`OO$00p;y0tqhpujMgXIGIV2xGH`w9#=7hIWf zUr8A@l+Bg`o*UhXw#vcE%m!p|4ydgO-OEKsk-sp$b2;QO=tWpM%P?|xaTqfdh)uff zm{Qgy6T8hAOLg!!cn_R*`(5uzQ>%F}D3Hd>fjMV~TH1Q!>OX z2pE4zR;2g_#xk#(wQQ@_!J4Cl_r|ny&>SGO|C5WwSRAv*);P1l)4ohxagJ9Z!&Oo7 zMMF7R0kF z4sr!39PeG8_j78!z_d!256#}p9&Fz|rSi&P^I+cAqTrTSV>M3(eNWRDrGjGJSA?HI!12G?B@*D1Wh}Id|Z`dTSJ1s{& zdxlK~EPS(%l19fL^&EvHkv&wn>FDlU@z9NM~;vsmP23MBmH$IA8hv~;C)0`%c8|D`1~tjlTHz{t`nQadgOw9mSb`r2+hh~ zC^q*{+|$YsGho!J20n$PS|SWZ50B2WD9!Lda+jBuZKU%n91F#_dz#AUpx1krgY|^I zVlnplw$(Z%*2z~hmip?i;X|0NM6L#`zYdRrlhyO!F_#!_t)(LcK^}b-wHGj2;y*&1 z_-dd>Xs4Wo-_!-KsT@R0WJ9_q?=zja4b0KEo-{#x(xTPJaoXR0ckiYlRFm z@`<866v3o;eXOWBQ-UXm!4+_SC68`+~oz-3vdU4d546BmS^ca;WAa zqR+rBlex$l@j{&TR;*uVLfg@xn2I(5Jc zmiR+;Iq+880Qr^40gqUnbz2YoiopWMpk!#zLs1)8;|s;t>aeX+BL{QB`;d)qdPLC} z&%HiDoQr%Gg<^dj-ih7x>IN}i&Tp}ew)3|I1Bd_xpE@MSRYGPnc~a4J|0eG2rmGxv z`(TehE7`TH^6#uhZC1~1Cx+vO+3-v0w&eh-cDUF@Sr3Vd6E+gJkH|X-J z6_7=4H#Oot7S++(>O!wNv2)8SRl&?wZ7Z^w_09RVQ%bd4gU5#-G-bB>i#jgZ>PQ~` zjm?fSx!8n5>);<}5ud~Njd`dp4mZ0Pvrqk=)MP>iW3;MIr73Qzos_z@=!J)(A6>^W z=W(ftc^M2}ZQvklvZ04*V<)3_4x#Qir=3BYjC3Dt{{a7##%!&794sByiYMxHc55l( z$Qq#~!$aAGzezg~$Mdg^75De%;90+r??yZzXPi^K!_k+dZz7+x$66}*XQ54;-brZmZ_ZQ)>220aTKR2$ z?WDJv;vR~wlHZ4kXx*_hKRshY-5gaW92$vgM$fg=TV0QiL*xSGEFrd+g!9xFGUAKQ zSjn_uDhKdLkJ=aKr?P-Y8ai`-E?Riwome*)>9!s0Yyi z*Pt&kS6D263+hpn_Az3|pBRe1du>fSwM|Vp2dL`? zvAT~3cEwmf4uA6f`kVbhbop7J3CIrLm_>|!)h;0ywrX=R?mXyhIHhm-VHHwbu;6`pEOr)Ae8DjSP6B$Ir7C+2@|)nuvs~`Y9Hzyh<;|@%v}copE5JL5N#_oh z=LEObASSS&a^p}`eT}p(M1cmf#QohA1t^bT%g2jz_Q`ADwiK7&>+pa%Q3L;k&j&jS z;iKRlEBFM(!Oy_~$Ykf3CyOr%oM-aT#k9+V4@a$HJ^FJ)(<7z(OBrw}hn(|j_G0`k zzNpDLAQ|e8)e!HM0NlU4l>CH>Os$BqDz*iJ!cfy>j2`)qlzOC}*tWH24l&z#V4f3g zydB>3~GG%7iG2lO7V6A&3J-Y`MCsl|C3tTZ+JD->IV4A`l z3^R%OJgp%nF)JKcU`x!+;B9G`yV9zPI&yaI@?5@m~^3pE`3pJ!c z=7p4(XH~0hON2DE_5~yK9Vrrlb$&7E)L?1LgnTNO1y}hH$4veT387xZKNMck6s>=C z!4(5bdPwBv zz?wm{osF04Qw8Sz`N$7VHT$1^cM3;^ba)jEXC(|wVuqrFSGy1wpg8EOnJDI9{jp?{ z=Kc;AZq|*wsR!|w1RwvcNiY(mBUAQCu=Isd6s3cYexH8KRe~9?gt}O#r!}in@%j34x+b_!Df?ImZ%;Xh{&($MuUiJGG zw?DfT2uiBq3w1n@m5By$2C}NKe9i84@K0S=w)jGJWw&HwmN;DC)Sx4={jmCZ=3eLq z7W9iH>4izbzcs*jh1KnDuVvd$wd0-$xlhB0^k>s5Wpd{?H+={Si{6Pv8*xSbI!<4p zMh@Loj^tpY^u4LIeT`~tmk~%dJiCEpn*?2eGWwat=gy49=u0CITi@S693y0kv6H+b_{;a>hA9u{FIU*x>>iBs>*g_rBt>tk~2 z5Os7DPsW@2%TOcmw(N7n-mhE!0$*VM`FDpM$7+)s*9TL;-p6V0PR%)tG%G%PIgwd7}59|ORXSPaYia*-0iq0{GkOvRvn8NT8 zrZYS{Zl^IYEv@iIaIZAU^2hch|El0oX<_Ln!EQ-c`b%&eGLYn%$%&DwcG~k``!S$J zjQI2pHSnTyPmFJ`{*HR!q&N3UE9`+_QeYR|$-V`WQLdmj^OkGT%_DR0XVoYyOMWY5 zWLt&%kiYuQpdCJ4=vg3FXtW0SV;NqDwZ>xbG*_eyxt`RA=`QQr)8OSpi0?YQ{k7=% z5jH2mtqpULL-0XP^TcYl20Ud6jeDe}v-n^kbD@Io-^H(o$69@nzFX113|R0wGi>_> zmW#xvx~5>xcZ5CtMr4=-KQt}fJ27t@M5F0>z4F9u;2umYM#X zY{Ltn4p!KVkfZJYV!ta6w#nXW7DsDs3=LGDetlSPdwn>O`M@5BjBs4!0}E`^9s|(z z2Voy~FXilS2nm5x5)(PR^NmFhBG>WE(;C|!gJ2-IPWd&_YB$MUoJus^~a^vzq^xvyR}bHy8dpqNZM4gqX2x z=t0>>BzoAw;?|k!8Xde<}K3ogX>M8uRe%sU44sjc3ndiGLupSm*{*(p2=|rOCH2;em#;K*JMz^nqkVtGHNQ0Qqh_CUDh&LD`~s z9X2obPsDlMd1!Og_O5|jKla!5;;-#3OZBssl+tsNW{OHdtU~NqMiqSP%l{}b2y**b zB+ZWzwvpOr3alV{k?C71sTtd`ZsC4dK2#CC_kKx{$%60dfvfE7vuJCNE*c8c)i>`Z zd+OinA2M!kQ4dZ1!#D6JAfMe&P^aEe)!mH9Qw@SV{R=eEk`UZo& zzOLSp?9oH?2fG&;n_$cCag;eMj`EVrgOvkEq>ix-t=T({ASSf2wG7Ks zvjeUBu`E#>kWMj2q@`GPVtF@~Uo-dPs^z$fnQ0R))T2L|X~Fy-_HxWKW*h(~*AXde z#u15o>VWjV?L=!WGhX~fZ*A5A>6gqB#)jH)^$ug};LWYNUIuS)m?181Gjn-xMAY;z zX6d}AdKLYMogd&dM+cmVYo5Opo`Yv64K%?@!dUPR=l@(t_cBgga^HSJ? zz2|T4z3<1pMxpGjZX?8uTK+CGDRy?jX8 z@~(8venh$fpWP7ZL%_A&Se9Vfi{&F&p24yj%X2mrwXeDd7P^>zOfN2SF&<2BVrs$k z5vJ`&l)_(3dPF?eTu}%nAa2>v_b=YyBJn7#OJvM{vGB-Anv3k5%)jR)PQsEMlE_MHUM~TTm-VIEsWYpEr5P&*W&nmkw?5D zlN~4SAGSCGm7hry=Tsm61n)Bje(Y0FmV2>;##_u+{-Pxl5vi<|GA_m;|Dr()lv-@= zgabezSunY=yH@Zau}@=eH1WJ~5w8A}$v)T)AqhDm5_%@#jC zzfZE`Sb=;D2oG>b+TU`X)(!0KLbiDLJUf#^|Mk1ma_nQhc;pr6LP_G?a_LL{rSwHV zmR|KgN`LwqGbt^ilS@DGu_=`*ak~m}sp5o@IYzfs1FmJV50Q@r#c!sHFWr3VUr#4M zw{T0-U@hRnA7(>81PU|N{9!gcqToTj{w>21iX&ei9EonfcEQ03`=w;n>-dhuk&`Vh z14j<^ZF*=xJ?CL7qMWjbWFxB)=~7wZ!M>Tn&8(u+R6%XYAii^gB8e5yWXiz?Vh@cI zm!G8wXHIyt$Q-sm%eMhZo*laf^D|~rhGPe0a^$6N=863W7L|1IX>gv= zdyGauJV7n#g%-V_^C_TRdBKhKYbhV2Hsxn47Dl2)*IEV`ZO5gjfR?U*ZeF{oVv+bn zj}cMxBjD66{dN(M9X?Un!yU|pKkQ)CHbRmu=h;8~J4bd%dnRkT@=WIRtlqZqtTnmY z7@09$k9^eeDPVm7H_zA86GJ1@m5~oG@7f+0D!i15{VH&0Gve)aq)QhL&Z@g>dR0hu z=8ox;L$))i(+kD)y2Qw)=?wT<`7?#sPO7VoY{&L7=ZBYH++HYZ>;4isR?GQQf=nJG zD(jd6j2h%23hi`;iSWH-Q6as6+9Iu-*_cM`Ir+OHo?(sc_wbPz{~Uw6{hf5ziJT7{ zZTa=VKeg_VCg;ahboC4lC~d}O z6Y_GKgdA}lY8~=o>KO5lXR%*QI{)RZGHe=)GPrF^B4$V0bNcqa+B(?2kU<+hHR)p0 zh$%>Ur`rWws4WhH-$ht2 zzJ#}4FBYB6DZL}|4a(>fk}L8`7e_v+Wv1U1R^mR2#5=>ZH7|_g`I!~g(wvC;vZGoB zzRrbcTin%SwE-Z&AFFuB)iv|B76g-P&4`816COmL6NkF#P|?;xF|(VG)POa1hPdWz zoiGLxNt!kpbCotR5)>%ML6(+s9PnB-r2Wykl;dEWmLwMzxqxHwk>GG!pm`&fk=ZLS zdq$%bHw*)}CF(+kfw774atv}F{t?X{j>aOO4mCbvk&?IS@Lw&~39gpit##AqrS>g}OP0(41>0{K?e9xvf$Z3nV90m9vAWCvQ}y1-O;7}P~zJ?iL^ zo{wbNl7fo<&sjyjVz>Gb=T`16K}{q6d<7)KrZM7Fu+_OF4k1(QtOGN->EZB*qXfNo zZMMpy9{BkGF!ttgQJvTS_`S0aGr+K@!=|&iAR{_}3u=}T^oo*1)GVT=K{3gIrXia4 zBgWJLYy+62$ha^}4JIb7OKcc1trL@KV%9eObjBrNaTzsj5^0(TLFXbUzxTPLNk7~7 z_4{My?$3Shv!3Ui_jw;gjM+KFTT3e>&$Aa2Fm@rz1X^SQ`{M@F35CYRNm--i7pupSZjL#lMttcu2(pITgzJs-30 zIQaL|T~=t2He*Zs%b;7OJ~VwGa>XHCp_z0N_(ivgKg(X`yIj`RKN>zgn{h(mQB`3DuoL0qP_no znH0eR%pVv@>s!s>LMhrM#r3LS%CNoik^2h-1gz@^Ns@8 z`(uELJa#qi9*Pe$~pkbsM>HnEe~|ubdMnyJS1%J3n&T{NN6=k9wJ#hVgD3%?A&# zaQiMW%I`tRD)%Yixp#I*;g#)`xs_h|J~?c}`N9+I{R{lwGVtfhy-%<`G@mUb?OrOI z(;n+VFjfpYIh;%4(lV(l{@i7&<}8^Nx#FY;W=g?vG|SFtY}>3J?F zJ&I;}zig|#@c}ljlV&OxB6+5wZ$|RvZI8%s0r)lXjOWL)zIP00mtya4uALUsryyQ| zk{C$Rrx?IXOXnMKe!>*Qvsrs0*$s|i&PrEtAMW6+({N9kaLIU5Y_fp03mzu?7=!IP zYSS=9?wm*lZlRUZeV<5Q&9rXPL`v`EwpouF3X)aK=L%FfOFUC?E2|tJUx|tdqHa-5wti@ z{S@5G%6NFA%H*e>APsJDF?f1`o+_-g`g9v9ifJx;qJwm`-vj^M_0trbF#xX|3{g6d zpEH#;^iPhvKUE&&%~RR3b9`tjY`qu}ehyz{wy@I*e#_$3a_D5uKD6Dn9He5fx?oQS zx$&V3yPaCdZ}ct6Ki?*v%33FtSwA!&xjA_9n!06c@Z-`~1(K^k{hL|5_mWcoH*nZxA*|}LPco-bF=J7%vbI8cY###<9G|ZeM zz*>W`>ET?q=E5(`^gWk4^F}rvT5$d5y5>A}yWxhi*O9c>fjAYpV202j#)8p|5<4s| zA7^G0I^nHroF^U6PB-KI9HMkT4IV-uf6=lQBf228F5r6LLPHjOEoX3i(9P+=B86yT zdU(}R2_)zJ=qJ29RTkh!|Hgs)N8?(N;)+t0?E7tAY+ypZEcAqL%oT;=eerV#t~n;N zA*CEVZWWG!@QowV+Ij8>@W6>Cl4qm*QDrBcXPobpjZXs~`O_A(i<4!46k{3^kDbIg zb5gXsWf8$#K8x*uSALHNZT)H~m*ZfpGG`y?p z^5-O>RgjK?e8^)%ZgDY~oVD|{&^@1Aj_5oCvPF&cd2>{^@51OecPPAtcsXAv_#hIy zoW6xv>_)R8b%xKHkMFa8k36YDqp!#nEqV04!-5n1^ah%r2f{T+)T4RJYYt+%OLi!L zMHvrHgn{sXh>1NzlY36m7)vEf{>n3b^c-gy2s^=}M=Ml{?xF;mV||_?6v0P*J4Bp# zVlel;O5a*vLAkE{gz+ycG*A6y%?V?{Qz^zRs|-S7R)OVe_>K1>e87KgUFxj`ifEaK zvj~lIq1{nJPqf6hfS%aRgL6f*JH3q0vO>%DNR!F6^s;%}GW7kzK^Jg66W)CUXy51#g+<#I@fIyXfz$6z#d# z{?0Xh(!|gL?3t^VOj;6nV3LFN){MCHD$WF}RqbwUGpcvv>^C)ky0iyJ&DF=*_Ub=g ztA#{e~@uhi@kCuQw|Zh}T&$iRsGlaOyM*^0ZVm%o40 z!tU>f1|revW^twg6*Nl?bF#vBTSbb;VspGH_^1Or1 ztBz`!277Uqpxs}<9%(-!2$yE>)mY|l?d?^BGvJ9i!TX+gn49fBC?@i=59|<&tV`Se zATBj!_z(S*&z1$VpE?P~QE<_$o3Z{X>{Psq@;D-BhmE~wD8d0ayII}+p?qn{>lWF7 zq5?4%;}Y#jRoZ=5!}kr`o5Wj>R_HEqmKhaen-y-ZaZL041AL=yzpT-|pR5R!yQpTZ zcNqIljP$5$RrA4l&#|7W`bsS#tYIBp1)Wb8jWgDPzh8u2bn?d+Mj^Angmf#n_@AFyjuDWa0C*r5r z{}8|9__aGe5%0_YM0^+fNANp5YjDL~D?SlhvHvE1duMGdq5l5R!9=@RD6sVQ&bq!^ z*m#jUHa@GC8&y)v*=P=|Sp5s)_!`A-b#dkeeGjh9MO&J1ojIeVqv@^!QtRqn8@{S|0P&wGWRWuG6*}FIMfoz*uC3wMIZCR4K=n!W6 zY;}+i@!5(%hBF@gcn&tE>X)J^+lVs$C>tyDc%T4)1w!26{OF6Mqv3i-+)i)X%~?n< z0f;}r6T`kd7kNwF%^M+#6@5LlPmFPa56_&+7Mx`v)Yes-^9@KYZg3S+8^SD6wO#zl z3z0S-a;1a2&|x&On* zn{Pt~qPB8UdVY4giS0h;$Mdsu--a$g1`FLM(%Xi^Kfx>6-wxo;C+0x{#hNS9-rjQw zh&uHvTt5S?Ksp;SxcMs_)c{>NFAuV3)`c&`-^l5Gm2X}T|9$Xd@i#TEg($t65M43( zt|J-~2bQegUEv{8I{@f}n0tS0kV;;>{Org>CIHiFUpAR4|C;IM@ zex#ElG$)rV14d<;CmSm)ae%j4UD>c1?J3FewwkOfCVNXLW@Mw%8S_BX87>ivDOd2 zO~)?-xO8I=r%`(&ktu4#ufWowZfX#}vRg~26^_7ImZnL>zZz&4*ko0anf|@cS=U4}@1^9;E$Pwgr*HE^lf_jC#zp7-z4C zM-EO6U9OulpHL0K<$GYobgi?(i}tk@dW?De+J^d*^$mHZQ^m^PmMhN?BNg#EYFRt% z?3Bj!@XZ0KXWy1?Cjuq#BcIrh@~s^4(k)p3r(c^ba1-_iABLyQC)4RN^mi#{$240WP{6N3wA4+YO>`%3u7+!o8ytAtx#WAC)P)^ObM+rxq#Fn=|S2@*q z!bfXTS_4iOmiY*Sc>$>9X>1DaBh>S~>|b4~&@|TFG1Z9mUP-w3AJ=Iu__yH4UlVI( zS5nGqvQxfkL7aH5Y3@`bKP7h>ttyH6^1Ci#_$-vzU;i1WVSl;+X4$C`-cS=*t&a`@ zcV$lcxwRa!TK2D!jAbKO8T4hbEVF}FvHe&phFv7Sx3z%PkfFS2G>bXwK-XOGRsGuIG;~>YLP84#B_T^(h{#Vh-Y*3DO`%oTHv)%7TSvH;?fRy3|EmLOaW+ zm(eP;NuF{hC~nJH22F>%tVx}SRx-*vjr|Rn`t<=>vm5LI3TRFz15dAIH8+Y7*N8^E zH~Py$?y@CHwR8XXfKr2j&Kfp8dAbE0_yiId1bQwbi`*0wJM|ot;eZ4PVC9Q6uk8n%8 zCCxF)8-GLIJLZa9sR+@zU3t1dnsC2w)cyjj*!z0l?2!pFVAnVGm4WMm?0VOv2*0K* zOJsb6eYAI$UPvlyfX~iIc%XCR3j#}=6AHhslRMN*t+x7XU|H1p(hEBu{q4%F@Uh_= zH-lLl$ZhmwGjvkGpt8dkvdhecTM<>^q`1wx5Ye=E07tjh_gYya@O+(*MrZJ6`E2-9 zOPu98);qA*XAX5e3O-pr+JVPg?8Q6^o z>qUrgA>-)1coILAfg9JT^Yo|M;h)f`jhcZL!|fc$t`E)fIJ~hHu^tV)8}u{Z5#n|p z6_R#F?Tp!}-I=&EVW(!Ndgri4qg%gK=N^s-S`UPB)^AVEw3!3ycHWi{m~~2Siw|Vj z?g=J_?zW``lVfgK%+3c^KNey6k&4})3O;uPL=JkY64FV&GxFt3r&aFAt zCcwjChtB)+q-7~Ox6TWOi*sw&>pY87x8&{Zx?6}~)T3G^`N_X1u6YiN!rQpa{|Lsn z9EIF`poZ}M(1~De?MYp_-oTn~WT7>3&?m?@QonAlkppwju^lzU0>9+tzTP*k>RVnw z-+!ql3-M61(6(NO&&!+ubo}tO&W9Cd1F(*F2OOSzykCf{LJn^rek<`Fk*_fa?S3lT z(t)uzIP+yI=0&$S4x>@bUV3_&iz2!6i9h=l-zQUXN2T0 ziJq?`G$`K_r6%3o40zp+W|~_-E+4f?-)%;T+&TX+oky9Bz_~18DGPN*!>evBm_axe zU2{(hkOsgDWbI$dbYPD*_|`ew5tUKXGS0Vty+1XTU2k9FSGPRr^QW#~pUS>(H-O_Q z!Ve_HAp$ZL?9Z)F-1d!F2lP8HUspocxZ9}JzxobTcKK}^h0R?T6{aTWbIBx=se;AXxwTyak5kXHwCQa z%bq{s)3?BWuZWrSBKWu*d7Nc#pKD=!OI*GhcB?zl?Ra+r@K>n8)(6?J+iXc*b$o!H zt+?|nv`+M_rX?vq2KYI;o8S2mo75gDuekv*_gNtZ(e^-Tw;jsY0|^XBy>>RU?`ESQ9$+`Puua5xIXlfxUuzW@3+@8cSg5Zo#S@i z(?YCG={sXv$QR%xac_m81=_#kww=RTUJ_gF{7xhCw^7BJ8!Qvyr`6Q(SMhZh@^xIc zGoRfJ$*DrBM_aYFg}f)mRa1*xVA`qXSiLJoI`=CV{MT`<+T|7xNxYJzv ze*|Mt|M2iwpTyd`)Gcx$(!zj9v_xe;2z+QhA0Pdx8HD>>04CZBhYy4uA+7Z&zQ&L6rJla2isXStA&SmuGIZ=jPtl@#* z`=H_RC7~p^ouo&J@kWJg8yEZ6IXmR)Gf}tC&wvjndT|%^FpeE_-P1y7!10jKzzx9b z*=&jL;VxKCqw&OeNL7W>l|rWMY!53sV z=0B^r@%UZu4TYtvWf7!_QbL-fLpC4DDm&;(ijzD&Q}8XH^d65lc*y3W?;_iElgJxV z6!}+pYZHR;KucYr%Wo3p2AP0!rP;7=t8kCpM?CID=FT)^7c$OrNb={j_eZ>=-Im&X(`K4iiF+7e6o zqUY!Pc%U)XCHfr zn~s`_%o8J7JY@K_*~@O@;0#FkgyM{2{m?o^#)_+blccd?QX!2LSXD`5#n*i_ zR?s++wqxw?O%@t05DCKk<0$b(-~VfrpwWRw373V&h=~Vilo*edLS%&CcF_2c+0l#^ z!OtY_sHFA-l}G&<8~6Lr^39Fn8j}o6rL>~r8>zJ_flMGP{fG--p2BSN-B;Y$!LO!B zdWAdf5>oYot^LF7Ev?)bilv^qJ#G7QzBsn{LJ4LfipDMvKQO%>->A~5dG|#Kx6;o%#1!>LUl}E!%v5oK4_Ef1R!fFr)Qne0H~7WmqJP{jr%oq7qcN$o zB-QKnJ&8D7cUkE81h%>m=|o6YCcm9iV!`bz1(qrQ_Us}&tM`K2t7>{m$7g+j|2xkt#4`&^asTMGzB~6EmhL%>dr~C* zQUraEdnN-ZijgDIN{&c*IU>D3a$f|ApXy!an}qVnm0C+K(2VehlJ;j?QoRXyOJjNS z$}~xC{d-k&C70n~f2&U0NJzWStBH4cn9%&p$CncNsu$n;Kfe6Ge=U7o>i_sUFG_?E zcg@u&osloxcIp4fk;KZhrz(=4*Q<6_a+wbHI&c%-a`(#J7u8L2w2|HLg4YD^l#d~v z%FqzM?V{SF9B&PhJsEM@3^U-t6JvU@fY|J+mv1SkUY?lEcYnaomr9J!o?miG+zpSI z(GO8A?zYeuuZK6FMqKSnemY20DQ_lp_yxz)X(A$i*w?N0W#rYGJ0udq!8!?^@ou`)hsB$*N z##{F(_URZp%zWBU^PZA)1#QSF^-16g+X-vNF-_I}ud$LdW#4XNThZ#amiC2`yeaUr zy6em@ei(c1v~a5D+pQ1&9i63A&m8;4b*J^UORcZ{-&)^N+_$up@RDERuGC$TR{ExN z-s?iuWwiBFbvv7JcXMguMXLAwfYb_uDUfUK4(OWX8#~q0&)oAr@)XI#Z~uSg zVf+7)hhTClO4OLar^w3BrFv_m z{^^kVq{EVU@sxOdB|~N!S?)30f*VblW0lu%67)afgjflyyHY{qe6&R zB~;`3qe3t=Mfe*SE`EX)Iw76%Atj|xvH8?qCAhGucL+C0x_uy!in=PqY$b-PZ|%Y? zQVkX%um(x9y8>95*nKw;nFqKN6TJDyN3|EvU%Xt=oiA?_XIK)n#0VO%lS7O1lgWq0 zlF?ivXOV*`X|{=PfIlr_=0s+r`H&$ryRC>&9+|`bui2!S6=0mbGk-nXPjfYIxfyJO@B4JmcY*r~ zz0lWOS?^DV*JkpDa*U^+n;I0_(=0p|P?Dw~uemMVFM>;SG6`gIXwP2!Oz!ogJ!*#@4fu^)>@bQTB1q`J0{ij9I zw9qLVuLw560~Fi?IkcAdCUCF-Cs8E%YtFTNNYT?SBQ(tmLs-XIe+3?YvT`KAt8FfO z1PCk1SKl$09rchzrxNN~Q8pUzo&ja4DWWkVr|N(t6-=tKN%|8TR&i^rwvA`RL11?J zS|O{U7k9cKHL7V9Mo9k;5!d*7Z%xl>_=cQFZo5{nNpXsY1?()RA|6wVs_}C9Odv!l zYL^N#p>++PV_mgPTyAfZ7}62~Ip}>IU}!p(9A(pYls;wiAMMYuC-h{;9ywO}ch{Qa^W0m$%=Qeo7l=`>9E?4Mp zg;&Xkh6PvV%har(i>xc3+V@lvwrz2K;T+jXvR2gNj1qXBZ7A;q;2rcVp$l4msV{)9 z3}+93t)g8!57vOqV%_dsfrWoEKu1fkS3E#=-Wh_8wEepW!uxK$R%vxM=fz6tl_I_I zLMChgxoA0}9e$?LnW6Cew@S-Xe5&RsA3w8n<(_gKwtH57A?}^L7}1BESvt(7Hb2^r zAr7TCiM5@#ZS3|((oUkZZ(AWKeGPj|obJ4+_H20lWtl9LE7KyUJcAGLIeVVj1_W`9FSN!AFBL6(l%0ru%}=j8w1@Wm ze0Ee$bzU!QMilSsNRKIYQ{VC5L+6E3EVB1~9f^KKnq%_G4`3w-z5I#<_Pb8v(QrVs zVclrOH*L!)h8D2K^-F)wCeHROM$7R)%CfGfL$6k5`EifWx`FVR3)xvjNhIErdxi)H z`N&za=%uph7uw-5ngZNtNg%?_VG@$q*>maeY2?88aW^FR#eqK{G6y#?@mTd(+1Ntg zxQ%ncI`A%cHJmu4CT9F`B!^I5mclx~WrDGLToY_`?XVL{49(+AJ~MoeU+p{ryFm+5 zc4pyunHBYt;F~0+poU&>=#T?_6ntDe4eYb?MvQRKM6hS2d?&LaAYu_4kH)H5@$7_$ zL$6+AUk7i(NdA8neEDnXYE{MCj;jm6E)xBe?(r>^DvV0YfJ9bgX@sN=L*a*ptQ%60 zHg8T~TxSjtx3KL!^{68qaU>F8hj(EF7y}(qN}1J1?Z5&A|7-Bnfdy;~#d3NV_PXva zK-(o-Sd6f>e3%f0nBb#?hRUuoXw_Z2`X@A`)PCdtW|Kpmd>XMjIG2G>M=WD)0*i{( z1q>k>WXUBe)fspho8#f>s}3fEzmB52!&0#$nmv1tB6;b~tVUGA=@`Lhmh^}Bz}`pW zOd7k~u9&Dl_Kp;rkL+RUz~wUXYLbI}(^ETdw#P+Shvqzaz*M%^JQ+BqQg|Q0=8Z@t zd5Fl@G?z=)NvJ3dp43m3cMGbvT5ut1e~VaFWbumFbY@8`aRkZhtZc%ZV-Z`+uHF`w*4a`2Ii zVoX$qvQjbLgW-NC{OeokBqMh5uyBas`DmHb*Q?pXH;M6pY;_Utg9>1qxv?(My3#G) z3+Ade$Oq2sUB%D)_EnZar@G8%tEAivg`Y%vG;%rHX?*%>iejp1;x|FU6hGg2xy)s0 zD(B2Sy$AYu$VKZF!`OqOsVs-_(9o<`aOPp`J{)uA9Cie&#L2vh-2$&P=F7>Ex{hk0 zwzO496H@&0@?B*k{FBPKNhN_j&NAoS^A7{3l2RMx&;YX_#|)qC%XThWo$Sk<9}k=) z@lm|7awpg^12))p47$K>Fs>Z8sRKneJ~(q@iVtW2;Hmel;2U>|6HL)wE}L_slq`B6 z?aa`+9qxRma%^F;|4YgG6MtqqtUnth>yQ3)0^abW{fF+?vff)wzR@9Ev1|W}1;~yT z-5*X9O=#WoVE6Ct2j7{c0_cLi@P7_a3%`S%wUy2MAy%18vI5?77MhjiANh#npG4qC8$n`aV`G7R08p5t)jDtqY#BGm9v=9BUI6-fI zZIgVf1u;|d5V7O6|G1PMC4E7?&+Q08+Cv)Yb+-Bq`ip;%wVKj-}+a?XzA&l z&})T{IcdnV4^V^@X39+h=KhFs-A zOZI^ro<7PEY|1&cV8=*09f+%Bb0(|nbV(ZOJfMg_Y=~oDG!N+htR_eX;CA~SBXpK`e@|4D3QtTzS!8)Bcf6ZQ zSObfMX7?=i!ucx16(__u$+v57x9+m{g@@m$DAo8|OEFG)775>nV}?E!b9WyB z(+Ibne9U;T56awf_jJskh>1OB8O9xUlPr21=0S?6xKRDOibZ#!5P1c~5Fo8zhcXWM@Of)Di6DIi;k*H$A42H27-# zyB2= z@_#U$dl-HKIqW|>iLt@K9nJet9F(a#O=X8L`km->aKHh|Nm@93W1DEmChw8^aODr3 z$F-Y91N>K$A%~H~jOcmny>oK~JrFf}v-4+nl~c4{Lb;3s%7veXHmspl)De3NP%a## z1d_1T5|&OGa6kh2M~4GG9Vad*rkN&vkFk0@=KR6VXHgcgwp&NCvyjk+S>R{0j^dmo z!~6H$mDRX9lKrj2T8?Y+q({FnK)j%@^jn>?uCC^R?XxGZMr^8J*Xr3Ow`-50Jl^f$dln*4tZ?PZ2?{=o=_DaXuRa$T9Q7y(qoKI8qM9E-3WWR=W z+ZU58g68J&=!*-O zEJ`&-1$(tTNF?;_wUVY=t04=yRvFrg zNM5k!Yq=0Hlzt9QWKKRDscnlLCZ!xNr5qQ0*N$i#@Y(-9Y#+Q6sa+ki3qApHEHH=g zkh3_`JMi7r1W6C*c0q#3>QHk%+g&e)et|fqqrnI#lL7nSqVj#wMXYkPn(72==VMY$ z5PzfASpD?rndK_aGN&i6Jg97@_<9(DH_3tutlad(8ZGTdX;dLK@EeK8 zkV6fPji@Ws!JV3l)Pn!!om$X(XZqwlAIPYs=z{W|cY$lQq|p(Nl%q6X!uF?I}#v!C|h~da%CS&NpVV#(p+8DdC;X7_ zm|#{}uD}Cd0rUmtZy+$JR^{5Ql+yH$nGvb)Y4GSgNg6vvXc$Tp{vM(Gg~aA`VR(s7 z>PeWz<|>5O5icHkJVb+h3Yz65Ktq=WlyAlUJ_oCl=$=*D5$su5{!EabSnsv#@KQ5B zo};mt_a;FKak>yIes}85v>mMX>+4qMU&Y!6vOy<6kEaH%?{lz-yB6O;ER23jE$Z)v zr5@Npk^wkKB&l7QUNHQ)t&m4t5}(V2W|B$3jR|&EQ=9b%X@Q>Nz)-Jo%>o}SNekrd z&>LQMiA$F`BHZ*^s}~?MlcmS<qJQjj-beXQf!=gtH-uZI)1Ii9An{RpQv^7u1=n z0^sM$d^(_LKjY(J?WlD<8&YO+>zxygHGCZuYICLC@UDwa}tI1oFL^sUEL zk*nN}d)Ynb3#FWp9b16z195ShBdO_tRlfUwq^4uTImO8 zIBP#o^JT(WEA$AX%E+1zxzfC=a`?tLHosF&nip%X@XVnM-1}Qdde2Th;ESXJPt%3N zm_r$j5=dqDowt^ghp7>I1iJUUNU4WWmnI=%Ef~Z8c+(0*!!VXINSdWNtPju7u~j;b zXSp}fX8P~3KL`1cxE?vnBW%%G;^#QAB67yU7}$KTLr>VARp>*U57v1;-M3BrCMy9N zz0KH?Zt7v^f%I$_zATCDKTG$Lerp8#=XtC1+)v4N_YUUJ7}gDmFh}wwh8$t~0MdjV z+DD2?a;?16AeoXn1%r!P1iG+|Z0ZIEy%ZIC6K%kQEbU6T(C8}l=03`uUvh1_KG z%QvL>XpZM=-kGCYk-Fg^0$Y^kHL)WnxUJHG_UtBu_u9Hk=0Ot$tulOb6worQQ!NcNR z(^8NMSh%Li&?kqp>hs*#DS}Q~mw1zw{je?}^gXcmQzNUAU3ve4OgWl$QtK4&Dw>0K za(7WCYU`_qhWRdIUIb5o^tFp`qtzYYn^j@-xGU&^ZiV84c*MLMk{@U!@Q4npGSno+ zO`QdadLC8=JY?IirdZoNqQb6gLp-3Y`9jiqs-*|OZilx@e7<*s&zI0NHU17D1W$_( z@)urmgW2+!jL&&2-viB&4Wmv0+kD}>B>LvVke=z;a>_AE2hUn&_@y_Ybw9}S=6HDU zlJxx56ccO{iwCIxTQMUk%u&Ah^~ux+WSm77O4;xizxZ{{61Q&`SQI}u4D;0~l&5te zFj-^G`I%gGI%$KMo`WVmWj*>ywkhN5Abbv;h>yyyTp&M$@49FdQ(z31fxjq?z0@Je z-V(F_7HC?|iA63Bev{*%zZ(XQh*Yeo72NQa<~-xEM$D=l78F-&Rrku$;{yzud$^Vxz5jCQ-Z8{wx#6=s~5zS+w~_l%Rnml@+a#kBZ! zKb4ke&I7@17_T`SMO>ViJ@dAQhLU}Eo=SFN_BQdzw8+`RBa|3}>Fkkd+r-@%3b@IoK)pcF!8PG5h z+Hr<(H+PLiER5Ij^;$+3n}#|ro2!yM;=5;!#k+vtlB#hwKg1c zQ#2coIY8r&3aLF?D#6->ImCuCck!|vdaRd822TS=GjXEC+KfRPETvROsq9i$5%h32 z;E}18C&6kK8JX(ODnp%Uk44bv-wLl8h)Aau@CKTgO}H$Vc;t~Bp9^LB&p0I;ah})~ zs2--nyAI_)%_RJmt}QgMB&kft!+NJ==iu2(bz1SB6bEO)mb$vuXqyV2V~s*|hat4K z@J4+KG*0mMa&Xpx>Ixv{d&86a#|hjd7UWHTzL@Vs>vc!7g|K8T6uv~gMYF;Ir9ie| zJ{S=7yD5?pP;0&~Aa78qjbsl38L2=tDP^!zG&mA_5;dbJKKy8#n-A z9|f}R7ZmZ>eRzQr%J_Cf9!EYf#++Q` zran3mdihd}MV!4uoqp!1sJBOaWl|2QY^LDRvQA~%8Pb^QdQ@0ln%Pf=6vA$w22p3| ztRCyHL^-WNNUnxm3_pV_4*YV5up5j=Bq)+`mI9%$bmfMx^+$h9 zGYV;bDp>?0?^upwr~lve*`1=v&gc9Y|BrrcQgdK3q#Sp4fnyLl@o-psi%@p=_APje zA}RqXNDRHOBe{KxRff|wW$mhHaQEuEE;|eT2YyXiQIgPji1eQxygu{;(+6UZspX5b&YI))OQ_Fu#v6dt&rWz=Il8?h- z%b*kmOiRz^gPWc3Ib^FL|0;@TTH)+L#MgUEN)W8eiNET?pBts8orG3T>oe1Y$N)DrR96 zQpmvbN9NL9=fHN+De4V_;WuIHnHWlyde)tOHBguBq!d#W3sJr7tPPR=5L4zoq(t8@!1pNJEZjGwY)~|{UgH-` z36f@D4A#B#g5dZB`h1R5Bhqu0#zP5G1f`k5%XPCb@2chbR~BVos?zM$TmBXPdSH+9 zwK_R82Z|Z5Regx}rqr8-$Q!+f3Zyq38`A7kHs~!5;a}mu4JbSX*Vo8B&`EMQ0}T}{ z<<46p?YaPm6*hVO_9FU`WVMmj9cdSVdbZ2qfuM4?Nn?n|rNSDXYs|uUV}&O0e)w)U zSQKKdB)~qd-_3=pg&pEd^h073Rs$2c3DHCsws|1aEP=E+OytskjyMTqTS<`4=*9K^ z9cbUBknJ?tu=1g`Pq5q2`-&lRKZQ@}7MJ2;xPM$y3iR3jIO+(0&9s z&?CTRFLnGu{J>u5NX{odkw1tZV?O~=L^<0%cp?ie&didbTb~wy1qo}soHI5c?f&e$ zRQJd{!r0X>e|R2nclP?_1%e@4-u;1Wp)(;3ct*sGI*HL&j(Rf=$-PTvFDZ%Su@shQ z%GZA&Uv@~Ol&fGD#!;;r9@E4H5yL*~dQQ?tWjK{h#EF@-hR;e`RlG)PEMA50os!@y z2FpqDiZ3x^CHSY8edgpsNrGk#Z`Z8S`Dd1OIg8gQo9OPvtGDVQdLWZANY7P%lDUy`>lEyOaG9Ia?LDSQiKW zbs1(};3tMu%_m_Md_Bvf7=DK4(uBaFN^q(U&jkW95%HWk%NAp8(WSa5smz+I>X&Qh zJyue`Jo#q>Ww4j#46KN>jAWMB5q;ZsaR-k^edGh@*4C4v3+S=vM(|^eRR{^CjbJZ4 z2z$wyRqkfQM_0Q?3EHifFTUc8ZqBMdgcaVW$~Yj>^&YSQ zSmKSfPM5K^#8Y<)J)l0hxoQ?>;F0X%8+uQT@RD;&-CJp@naQRtRR_fx+^XETSi@GafTqPZ}R_>b<(AmX%+MC0R5!e1fgA zvFF=W)_7xnPlRI_{sAWHBVWQklmOhn%#@t3h90PdFBaC;o7t(sPsBA+90<;~2($8_ zDNAraL+j#g_9f+s>|JQ_vtaiK!|%TdBk7L*G!t(v!kYJicG4cbIhL#92ySp!ckKo7^%|7J0u6FpWV$nRHH%BI z;#PVQjUCZ=X2`il(g{r$^oTceJ&X|X7zw^~DVxS`s;+ZxQg`RcXI%kPfOy!T_X1gA zXs@S!woo*+cGQu5!;E$pmET$AtDPb6h^3|Rs$gHzd$yF-V{UTABHodGSm30wzN8-a z+xb(;TdJaa?uEs$mLt2FexI^A_JE4*fo~^#(_HS547h_+%lF%Iu%6=W`)!l3mD%Np z+3XSJ_WYx?YO>*92@Dbtq_CwVMa{Y*H`g7y4!fTd(uLA4f{FXTUt4vf2(d(wAA{T3 zP^X%{%s4CAU9z<*J`_3IQ1@z2OpMz(E4l8_I&ideF`6jH72fPFc@3=Xo~kRgCzZO> z-`01yGPWdFIkzmS`nJyF+F!TS^;BI{D80VjRaT!=wZDETt~I&FZz*V$kJLX<3(#9qDQR|*rE;NE6WsQ}@S^?(zuv3f)mf)&%IkA2 z>a2PX{VNl(%BY{Ix9fLN6kyf%=^_0t)QqXSUe&Y+Oxq@(+?P_T^8BS5o`miz^|)qN zHeoKca~8e3yY5PLWOlYXWzW-CslPo=(kQ8V9ugh!A0MkqoL`_PvT)U)V|FX}wo9BG z=FpD^w7Uokx7(!$@^Vw3@%Q+?q9cO#6)tmKz~n>@4FRCa)h#DQW6lR+YQmPh3CBK= z_KgV%YXahnMazr{s}`^6N>a8gUN!T14P?0!^2eNiOM0wC*)sEabxY*TF6Z+}yGk$* zV|0DA>?z};DZ;Y|4Q3RX?JUKUOsd^vr1`&*Kon1vH?6bs!8jds_=?+z6Bdh1FgNu#$a z3n;Ct;Rgm(p)_As?YGtBaX3Y274CsFy%$!GzXkJwX*JC6sE>!vYmsO!;w+ujoplze zrhdSMCrG$(U=cmwX7f6S!hapW3e9*W)YKDSLI zslrNJfwXqqCT5u8v8uJWxKM+z4VaKiexouO*an*Gf!MVY^7lSqDJBEE`w{+?-378k z=(&f*UzoP$DTBZ&Nm$Ky&6_T_Rl1K7f0qZPT7y(4*jG#Oj-!Ix#ZFUc`6Bo@Beo-C z^jEj&fa94dStvbXDv*iDiKLrI$CI4d4o%bX_J}l~IrG{ULUAa9UqXwXCEU-}owvRS z&u&;)gql5D_b@8EJG|g0Zr6 zwZl)E+PrMfuP7YkHQ*@vR*ACFISuh*t%KC0!wW+`KBf zqCvD<18kTy(kQ#@w9vg6Dt*Zqm1S;ljopxWmEE>|+DUbIiat7mc=bymr{CV&ERN~^7cgtcv zE88r^eMm{JbFQ1+Y^=|-cNRhJ80bejlF!c{s#lh|oLilX!NRrafr))3F^zR6dK2X* z5DVk86`pAScQ4m%@ZJn(z|{A zC@C4D+at!y;u1~IXc_IHR5goB=D^c@6nJjNxJf#BE{LmoW%rBvJrc41VKNn8u43T!Cd-y>?M7VLPjW@ zT%i;;CCzaSTaWTyQ8piWE0xluTD=?ZPLpKx5v{FmXCtI?BagSW zt|)m8d#{#k6UQ5@C6`Lfu+xp?N6x@`oXarH@T~+Jqs1l5URm;*Q#RwZlH~Qv)`P3t zx~Hae^)la{)rCHHe+){z-ng;^d-m6yr;-uzYIUg;<5v+RtL`K0ZTOiXHZ-KT7&h)4 z<4ctL7-e9aNt^*qv_Kk+7x(@6oV?WhktS_!VD4MWuF*McFHzKkoH_Ml_ zWyu!r7DR-_aR#nVuqJ9C8- z-Mj`|?dM9%Jax4`^?1kCxmC^1y*(;T-t13tt+`|mGzFKQ7#4bP;05k7e3+wg&lKsN znE!H*weHdr()@09SM6E78s){?z%gjkfbWdP2rJ5M3b0ii8;*Askbh&qH@nqIYiivT(kt@AGsF(cE||rdKOkGs&gx!zWmd;+9X#|?Go44T93>8 zw5GP*RZwfJs;e!oT2Y3vH}q*;3{%ILn3{Xw3dem~6}SE~weHMxCs|>FVu0uE@8iG6 zS^E@kuYG)nSZr9~+m6^upQ<#cJ#`U@;+X>Np(^<1z2^dFSllzqE2TR=Q|V57>muJ; zJ}(7vA?1Ow)3@NheXh33Za=ubUC$g%^m^{k1{uEGCl(Pf~P(A%-1tO&E* z??fIfDS42fX#`!s7I%Ir@uT!E;cQa^m=kT;kZ#wwXnh+gm;0r185bn(sRWF~S8{Z1 z)LZhvp#m(R1w<|#SxFWl~!q1_BiCZ`-1D> z6ENw&y(?RK*JyAE-bvqmz65?!|6A(6I&b$!`gw$*#Tr_V&h>C;1DotOs1!_w9JeJjcg1%Jkx<3)SK zLo24>m&=O;{S>*ROZdH$bP3;whlX59drK(4oTVo`d+5%Z=;hj>p~Lw7``UWz^-Y4o?X6P?W?L+9vwsy=HM}G~fNMqAK7!wa_`QhV68x4m#5LL)$pX%| z%boK>h?3oEzzRBzog9GnO|EJ9RGh%++(#kxCV^k0z|J$h%m}#~f;Zv_zk1E_i$+a~ z_IwY=&+3lhWf@=*ymCr=P@Hdi>_*+ygW`Smm&At*FNqJE-p1?|!{jl40+$)QjSq3@ zd}kMIkes#s5OT(G;}egiTP;?ZPnN^^6gh?_S6x${3K5kheVfFW^XJQ6F-p=bApdq< z&qze(iu37uMq^95{bKukpWeH4ead>oZ?<%4)s1wH3#l97*$5=v;vs`a+pq=Wg(_!D z$(B0R%q>;Ba7T*o`(E319`}H=zxUI=;lSYR5+5=FgJb5g>Qrsbbjyyyo71i%e9k6q zkVn*4Sl_Z#&6x)tX0crp8kC`S#3+tQ<3nJCP-S|p&@yMiPWZ8y*^udtwA7cNCC~IG zAcDXyDddSitM3dQ6{kWXtGoMq;rOx)JEHT;lD3&G-`iAIWe77 zs!k&nQ?lf@;b8e-?|caI8l9VQl%69AW_S(FcnV2FKAT-=kG`A<-#QxAwKcE>L?wnO zCnn^<pQhEm{HOEL{_H20qt!u6qV^;<^2{KMk3&l|A+k@lzR}?AsB5Z& zt!I((SQ}Q3dXE=635@947}VQm-7;CO5DmoYv$u53pLKIwY=isx;Pd2Ne^A_SC(ZWq z-~=F&VqksX-I@Dru%6rpoeh`MI)-3O03cLPPq|OmE7@gto&% z5bI?p(1O~M-}??#Hv6+T)I&G^xhX*weOlM_h1h2>0P{mulJCM(Z=Azcj$>#LhuP;g4gTUHD{t8BX4*N)`kfUcGMrW-A=UK&L@g45r5fN?U|B?BD`uBqyO2T zzC^8x+LR(lIpSL#UI;aW*VknVv|xImo%uZ@VI84|N=kFk zq>?xw#s;Y!Bp;2m4QeR?rQx)vlJ??!L1omLVWE_bz!0sKSY9!=a@J-r3PtkT3~8qM z@f+|5B%dl8XUMja&px=oS!+crS0!XN)j~q8sXXD|h5R3oT1k9hp0FJ{h#Y7gqT9#c z)e=e_wo)UsSos5D!LBLJ`mvlR*wC?*s93JdM7ZO{3}wLKvV7GQAX^ zZ>jykP;(_kCM>|pCO^>l+)1_L%mj}QUUvr}mCkn-scdJ^wmC=Jdx#;#sYeI5g1}GH zrg{FjdgN)88+Tlhe5OHeJhN5o;1ZjQz(jo#>_Uaa@M&}b#+d!aW;$d3xNBVE#FmDiit zQv(yc8qW!FO`Nx1jxk9MZuQ9eaj)d@x!2-_mL-ANp}D_vrB%ApYN7Nw+cQC=$61}k z+Jq-d_~7wFd?=Nb4-HSB5zx2m(#HTtBugI-4yR?oq>w({8i-GSI5;+BPrnOSjF1;b zr#}$1he{B0Vomz&KtcN4;1qb;Da$d+P^Q`g8d?CzbHEu`wvR{4`vU?KKQ$k{*r71_Loch%d?}fUn1?7WGk@0 zO4?rqJ1WLuUuKhT-?gy$CLJXlrSGP%<^!qlrucs|RdJSYYqvu~M=`Yb)@q|%I#~l* z-Cw^k!Bgm5CfA{jE`hW{tw{+RX)dqZuVBr$a)4FP?Y|YiHZ&3Fk)^9YkY;gURRL%lT#N3yibDhbh0rAr*(ZW^e?dl-C{3Y3Y=s;Cg z{XF=86VgoXTo96F%VzE`IZ$OSN5rs(67>Tkjm#$ zDxU*WZReHjnSR8{M0Dd}L8?m~Z~^g%vN{e@uN@kY3@`?=xk^^y$D6bZuI$4sC6nT1 z6Gq1-T^$NvddCmeQ8jc?Kc0opNK54X5&RfQubhQa>j}%=!S)4WeCI}=kr4EwP4j*5 z%F2Sz>v~&Kjc7A+=E3mToBU+Wgzvxs|6lLT@Y#~mv4XG}2g8ZdJw3PwwGXzZU$#Og z=~W7H+i)QU%u9E<6i!74zn3)Z|AdFuIjq0s6C+W8RZJE?!$I7$|LT4BDsOkqS<^xJ z)btEx|Eu@H)yxoBDK--ulLB=H5kTkXhL6(x51kw`df^6u; zAp|ERZQ3NQ1felD4oYYmupt>CgT^*k|9eJ|wD-Ty^FRN?V>BAga^{>f=X~e;-tT?C z3$usF^L`uo>kVqce_>{2-(n6=7aF<=JJ-XolC;8tK`M7)Aa^9xKuq68{&)j9N@xeS z_y`c1mFRInx$1!YzP)RL{C8la72#^u7a&J6hc zO*~nrG>U(4J-vB5uC#6gVd7jx=Z%~peA!9xUN6!!gcDx??F3b09JL`il)HiG@+4A3 zmnVr*;(wYVx;(=v!n2)4#Z`F-)`80XbMWJD?zVnJIu8)CTa!W(zaKJnqje zWqg)^?5B_t86tZ0y7!0VnB7;=(}hc2&=pQ5N=!)sQ>Dz>h}ry{{<{9j7V5qer`gHB zgVnEHd|Iyx$*li-@3t0dB957QT4yw%1x&3KFNulHZzGd$k^Cz3v})b)*}OI*#OwXx zXaf`nE|-B9%9xJcsIz?=N$}fv)p3Zq~O?-BkK+8=*_coGe;J};den!FnGJ_6{;bwAL ziCvd?b8-LekviHMslHrC;=raCU5QT211NAQ6f|P0PcDLJomI3$FFBiGv@CQ z<@Gx-!pXua>RR;U+a-9Xf03B+D4-xHoTqlfjtPK;dus*{FfKe%WN%1ITumumf4n zz1%39P(2%qZy~Gg%X23(VcD=|pxK%31?P;?3(7lUqk+3bN$kTr!?K zy&DS8DrhuP3DSMm-=?Q9uv_JpKeoswQ|3C6Dcj=wsgs$!HiKxsi7!*9`~JXE1MmkC zpE%m>=<`PzV5;ecbg)GP#l`!Pe+5h^B^;O9PSeA(r1gI9Qcti&j<_slvy(O-aH0;) zCvQ@Z{Tgh5mz_)I1DQ|Bg4d8GphRsdLf4`Nw;2!Jlqsyg6helJOs)&CK#=Wn0R>OZ zkxH9MYH#DO!%0dgwqWcgt1guqHIPh>{aN?#sr?xm%M9sQ+3jDW2I;CutjLbbA@ObZD38qEQ&b zXjeM-HjfsvnEKk+5YB9(c0#+~F0)Io-?Qg&Xsx{I1B)8%au6VWutd|`t;ir7w zB{QMlBZFmIz-ImpP%<*}$+gdbqd|ro!26}L&Kum0IpAsFLh`t;Hsye$fy(6r%J95| zdGLsQ7paNBn+V-)xJ81v`F__5qWVEDJFOI%(SlO*V2I4TSS|k+vJT;GvRP$Wv1WDx?LM>Ja+< zy}Bi1RX5^#XzRH^LW(s`IdY@H9H%6i#yQBOoaBnN5Z|yqknB(J4-2KW{WU^mlHN&c zBx@2#i50*ZhP! zcpg}KBR5l+^M#T#god}JOV!`F60C+IJ1)i^DsjR40SI{$2r$>{3YJOkC%U3qCM{yH`q*S2HB_V z4C326sFDe+jGd_rHHhVg262ro?(?H2%_npB=)YjyT%lBbW^ZHoRQ_zm(u#!qL#Go= zi6N6ezNfK58H#Ud{Yxw85Yb*PU0=G13I}MH_yus2EuvsQ2F=PHr|ZQp9IMt(D%xf5 zgBo0}VMz;Js6So0e#NGG@hfwKecEXacY*h=pAPM*kJkDJ`@*~Ix!C7j--ILXzk7st zy#+ctmgAIZl5vTH8cpAvx!$3ly_7Pp($j^pF{AR{boK|q$ZM44XOuUsS+QfqnyW#} zDVO*`nsY7~9g0f%c98-)qqI!Vkv+(lmN4BK7x|u9t8ta`I4*TX8ICJz7iA{G>r9kB z6S?6)Gj_+omt91e1ocnXwxFP zSg&`^1#`k&jP|oea2hCLQ*IU?bo`fyFYbKRWXyv0O$;I%xD;$X}o-({jNGq$pW`k$i|) z^c3*c@!v)XZx0Y;k`Nqq%7SyAM|Q>!XDKdH$cA(9r7U~CoIg|2wd=b6hcjOrAm`;` zl(d|3S2&Nal*_s4=c&A@0dl8F=NY8BIms<+CHC3@_O6(ZwgSH;T|ISl;#V?o1!VZeQf3htPZ*};F#V-pl zr1CI#I$?*U{LzVA_|fKN4)*5oU+l=h>VW@hGkdo+vVsR{kBLk>!2m7lbJ;1=t8>1o zrGvj;Nr!%t{l}Jf?O6ehqp@WLl_}(3{Ix5WH`b9Xg3%YxV?|9Epgo8;oWcL#ER(kO z8!lJS*2~DCk8?BVj+6F6|K_eo=sv=;BkMgw(bm`Xsv=v#ys~JJuqRN+EtVBQ6A$dP>iEk?>BBdp&4Z`JNmTMt zO3MFl5gFIZQv7{5C*xa4BoMp}#G5}JYYg-(obkdSqS{4ey!R=5FY-Q4n@)+E{X(>O zkgP~vHPHF8fTpj#^6i`LPphC!M5_t5oLE$1^mjuS=BNYZ6^wBiFbk;*37;d{=e|Ht zIu~z?9P6K1+&*!FL5#jK^h$pQ)FQPZ`hMDQy(Jv^^R2`-c_?AbWvpwRg`LV9=Otz0 zmkF=nB=bTCsY&+c%#9!FE1s+G|H8be@5{#<>?bfvoo(6R$XfJX>E~i#^;+{1sFg=< z{m4Ny%YWiPyG@!#`?s+%*bi9L4OJ}R| z*Q{B6VOA!tyT(6w<3@{Jbz#9f!vZ&Je?Q~aY&6E)CAE7;2@P#zlGtSaCH?Ob5*0j?J+!&w$2;ay@ck~O$ z8E3_SajkiMCh}}4 zEBxjTdE2u1%WEh@*&0dz)glYg2E+njE$H#454{|(Uja-&R6%jz{Yd+Wzo}_qn>=Sh zx^b$X9+aDs!2PHSfqNsABYj`W)1eB-(vn3zjk#SaqRx=Zk=7h31iKZzHU>B^CaLK1 z*5#tfKz?23@XSd)my5{Ld*pY8vX@gPO=f1pr{{g1NA1!tw>H*{+jrW182>q>qrSY20U zv<}{kkZZsHjcg&Z{tNH!yE(bqdFqFH`=thDn>^w^^!mw<-*>myk4ZPLbBtJ!%YCk2 zDzdJTf}>kCs1Rkn6j-i0*qUU*wuKAF zav6MD$jP_xky?V~p?a6;mL<}bmGU$CqjjlzA6VR|ZL*84yOxONGHSxrAp6?7oUWEw z0qfq@x9Jb7a7714kYYdLnmC0==O@<(|D04yeL@YMZfc;Wf}RXJs=Q{kk^5asENUCn z`^i{J-o2B+Sk2%`d(`u^n}t4`PEaM&J~`OkvJHq?EIoqHed3pCk}WVj12cd6jeh`D zuK_aQoVdK*^JL~iu-bEJK<|g%uXI?VwDs zFrf1J5!!&*8t5+;1|!`q{V%c(ie+U?Xe8F5)RSRs5{A3?(f-!@!}M541r^;U)j z^~hj!8u0?usHFcXtc=8(r-e+4e1iE5I-tyEIryhAv)2bPCu#gt!ID64#;cpD@jnW9 z#MHvQ;y42nA&=W{00kQDPe~s>K&0XvIk=zz9(8=5brOX1;+m= znppH$|080)ZD!k|zF8=@9yuebRu1?VqL(&ngMqsi*%M{pWuVNzaeg57xps)xEr+-E zZlxOcBCB*B6pv>CO~?w5iewzmMEoxEr&K5#HY_wVcE)oIFmCf6j@Xz#1~TCT>uy-@ z=C*oq2lC2*as&2oxG=I?g*S5)RL}~!>(O^(ct&MNLZzrE_cs#IpFK5t87i&~9n9dztWh%$U+C7Q(_S&=1c&GJXK z5r(PAGwZhK3N%6T&46#DM4ySDAquHJ*CqK{cT6=)$C6*qha%gWu!cX2HU0;{BT>Sq zuKdmGHm54GWM}n9HfJ$s^}U4EHp4WVj9e~|J}W+N+dl*OyCoxgy*la-2@pUsz^ zXWvCd75J3v6`&EJdS6gv^tm2;1$eFXn_D(VHbVu|rIsz~(LS+yb}F+=&orIWH`#M8 z011lBG?l40I%)8Pl;b1A_JqOOwpqwi(oxqVE2FT_xh!O4l~jBetsDZ|pY-gXSbrRf zmkf1a&UmrGUU3$dfaX2!R~3hV&yejO!>zzGzN&cmd}~FCV!>xnuSC5&F3PH8Lb8nN z-68vOvuQKi;NM-onT9e#UCSO((+>8V%5Wm)M7^ zP5QXRvze^kVqk%w_(YCv^l;i=#iA;a^-{TO18G%s!Kxsctw^0~mg!%la#sXe#4_Dp zQPJLlk!Hu7X{XD$kM$ndT`X$a*8(kc9sEo6E#h*gx{XFQg=ro}HqBpnov5MUiPLBX zDcwB+@`OcbdDvsnBmV7aeC~`ze}DSEt0Lk$b;`H}p3ZF-dn{AV zqm<5ZuzbI)!5UIc%BSp6!ShA#{Xyh}pKM`ygrktXIVX@$4is zOMJyjPkm7SVB#_GVx6>~LtXY6)FKJ1@;J!^ z{TAp1__xaFDYsxfO-Wn_rdLalLZ-wBmT|vPWd&1lE;2>?bo4$(_zrR55f&Gh;Fp<) zg>-G03!IZe1$@^0bKnm&fh9sGD50J-;_i0`_mGeWCI<$0x();^nIYl`k3G2aL2*qP zZ6#$OS*Jbt{z%z6pdAx}`MeUDLgb3c!lhU)vaCs+rpFXgY=%1hnv=$QOLV*@8rn&{ z4d)0pHz@$03!abk7uYOMyKa2!dL)}X)$8I<%Fc#RTN^j$6xnv^1633v@HpDgV!uD| zKbfQ*Y2*LkoQyKr1*w!zEY&BFnz5{|ibz-7Z72I>UEU|K5?)JY=!_>^++Q*>)}pT6 z>Tqnjx`$CGhvwgHgEKct8<4kxE>`!j=x@Z@sp~&6=Q`FIq$eONdWfDv%6Aau+m1H9 zqI=7K3|zBp*uu!LLaDDkYS#we5M}MSmYKHFGtzAI^n*C!AdY<;<@=|BGHXIOmO3h~ zrHPy4qL6ru!EZz{36BlQ=r zXHuJS%g0>B7F-F$f72a*O;p*KJtW>1i>gn@?TFvNU(v{E+}&dPQNpk%Lv-F&h*ZE65wsyso;wI}QFS%G@^D~L7luIoft zk*o+LcuycE4-Pz2LL=eyNN{UB2|^B2Q=6sEaiLY2b6>Y##&c@$N{FT%{6FM%Iwrf0} zichq=YBf#6>s2q}jx3d6>p4T=3Py7EzqE9<#IIIQ;f{!kHd@FPbK8te*+obq-tvSH% z{!g}F#NIu+6wiDdu}5d-sa`eEQY2sF5N*TnhX^;FwADeUc-nilNjeWub=ss}Ep-lg zM=#(!EpRE*idN_eDhBwNRK5OB;!I|PgoBX$tO44X)SzwnF=Bi=cZxgNJ=~ool{r&F z$5W=HMkj3`Ui!0Qw*g-*iu=nyYUaL+^(Ql6aj{croF-z0s4$qQQz$RU1i zNP}b8WMEW+zgrjh^ z?cP-#(0zzspAIHA$wT0RYX78{rPXqE;)8jUIz}H-yRSz~g4*Y7O-1(c^+>jG)K9kL z;e`p;A}6CIxcc=-ilFzCt!t5%C}sXGW6*hAnoZxt|BOlEZ08n2Q@vYU)s8$8M7u`B z-#B;+ZHRy#4{1Gr6?4m=iWs<8qVYgyQ3lvgf65kA+A%?bD=`5{QHV@dNxciTF}i&y zdMXC}sCI2VS^w{G^=5QP_fGZD#pLd!Oz%TUoOt9&xvxc5N4JOW-D74z3l!({K(|=d zZt(1wGpUoH2AMz`dd7s{N%0qk?=rAXU2_Cm168D#&_x5d{=W?JUOW9dMozSam4^R6 z({>yq>znw6w!VoivWk7|NzaqR7ouNTeo!eSr9Uy3GS33Xh}z8v4|S3?vD%jr809(9 zhFZfN=^3IEWjAD?mTyy)RYTDYgU4ZEk}Jbg9E#_A6Z=hS2iOIhZh#xO;oh5YR6_L} zHU5A%`$0b!o@~57OsE{T;6g6ZW6wU@lGtcQ9@!Ga9KMUr5bt?_(^3D6iwsx?@7K}O zq3MD5|5Y7bcn1GxHbtXv4JI~qizV%==a7E$V!O7ly&O7RPmhIfxLf4giGO%JwM_C4 zlL+XxzUP0h56w3_22>Gv+_q9!-_k7U(Xe!8ekwZaN4ej_x}~f=v3^AT$olm9wE7cV z<-bPaF3$S7oY8NCRY+#nAH}`Y=sWqrWUtPXrcVhbpdD=is6ct*>|jvdYgD-9^#mreD0c}TyY z+%A+8F+$H{120C>fWKsb373(x8W#UhWOi7j;9EgkSEF=C`23ts}k5FoomffByFMrT2K}ZG!N*2vS36I<3ts5 zw8{HqL8cqAR zW&Qp9xw<$~ovnUH)YKE3Vg3Nyp8+I`EGUMchX6K`zEGn$3fU|w)vciN5LHj~9(H}9 zgz}C6mIQK+%zdDuNv`^A;{usyx~AP;^X8%3NGVcnG8{frMhjdv;8vY7<;ei56A0=r`#G?1d zj9ek~z|H9Om#ZK4n~=dnvRrUP{dnLZgBRcYhFpj6ld#a`BxlB=rr6@p_<4Wb#S;FF zddmFq_K)j$DU0>vY8ng^*Y5ngCOEOX=i@E-8W<-E%E|ZC!|k&(kt2_ux6VGhvz&~4 zj@f_0|EAC|33nys(Yh|zg{17^%XhgwNamCY&p}F|1ZuB;**e~!z|IIS!+TZn7pHlb?+@u7`8bnJsD%^w*f>=|AAbD4ZqCPPLvm+&} zcww)&V2Z}$Y)bQAi$rhHKo7}=dMi}TZ0}AMsuO$-JPu^kFRj2TVl^e$-p$yfYTmN2 z>&NEiJlJ8gt$8?hF6-M3Mc3xzVtdgzf0n-)7=lq?=t*cM{bv-Huy0f|v2Pz_#_vmL z{#4vwA5-18kE~}u6<>vgI|+Y8$&OgOW%wi3Z!P{-;qPbo+kwB5`j62T%dzFeACS0U zyZmiECDgz3;_ljt(elxWIsr(iKrXlbaGJ2UI|ZxN_*2UfS1p4oVV-xSF!DB4?|dtl z+i-aOk(<#^V(NNz^R`yq)K56_l&WCqI;bo{S;^_6#uk@R0{>22JLzq#HxJl{1u?s) zX{0rl(MC_g8&^MC4twI34VEDpf7IgWM3T92Sp11CtC<@60ItEkIYU9EvP=UOB? zVy?}x9oR+u&G)!W4VVviAlqbzINx%w6$+reN>5b>Gn+M}k5*~jPM@#hOvGj#=GHc! z_K))H1P|J<=6!yTc%Nmr-_ZQIf6qd@S0uawe(oT6_%B|KH;)o@m+=z6O=fH zLHpRy{2=DgV&@((4Lrywus3_(9&sAJPsMjzyQT_(9DM>DvY;75ao5+gJAZSV5tfBAcQe z>!Qa#ayiqh>1FUlW%cmhBO(7L8}Lo4j8Ic(>-?9NwhX4{wm+4O@15xHnZl zyzySm*o42i6dq+0TLD&-Ap2~R*KJn^6rQ9eaP0n^U9Cd9$tD-3MU89M=iK={XuboCDprU;nGcNVVgRqk;Ed^)?`m9&#vS8s9$*P zY3JD5d7Mvm5G|c0WL`>c%JHi7HC1lA;w<#9g_KLlKE2*ml~Zp+PQOz}N}qr^C%ONi zxRf$@7Ppc8Q?P%!w4cTPjzOx*)|6i7zrUVArSIj}=YB{}0p2iBa;$x~_iqQnl zK5IuWJSf`0Z*rd@&4FVOO+NSR_@)GG+rIC2>fmT^zJFOZJC*I-r-XYUB%6A=Md4w$ zl>5(YzSm>VY@p2SMydUz94azSs=Rli9}X2t+M~mPhx-XVt^s;l7Os!^1yQ{?Rv-&v zG8AMAQ)5Etg93GsHlt=9*STdO4iT_LHzJSZ*x0FyZr$EkY#ZII@odf>iP3U98`C?R zM((?Y*qE_-n%>o7tRL%gdM6%nhy{iMJ^}iO@sW!X)>WUxD#s@LcXc`xno)~R)MDB3 zP^M>8lLkCzT~(+-=WaXd5a`6ium%W66JfU{z2hWN#dRr!zbkg&ck}^6G1$_`SU6I+ z)Bi@@nHDnJFf$B&p*%KU)p6+x0~D-WKEKa3oes_Kqo%9-LZ+6R)PsuPadF;grmt*i z3mEy;fehq|XpmvBjTxS==+Mq@u(9X!a20aqr~+AsvfxGdM+nQj0XfYFz&MbUAKxPj zkytgw=yGY(*%m5)I^ljZffGPYOc_1QK7X>uX2vZ4QB9i2BkpcZWF{bAR(Q9(L? zOUG3ysW1?A?TXF8H?M-zYVCw)tT4Nflndw7**J8z*d2j&jhZ9jM#f##9gTz14&2 zKlAf&OcwObTW<+B`^WXh@fMl2g z;(bneefzz!FFUYULOEb$X)fi9*Lm&Ab7bs@T%3lH#5ac$e(M^Bo=@fk^6gDm zYV(#&zB$@pb10+vT~af#)lb@&1>-gn zv5+3WK`f+={k;|Iy~Cw9c_rVTL98VCzgbDMzqdT{0%V517JaBcwYk_*TsN}W)#3qb z%!B%vzL*<WW_MK;`A6aRNvE@$)0-#yGecVR20Gwu z91$ARoYpjLdk6~P2hhtK{KW6$x zjP;bvps0@@#TXS0o24G5y*pQV?V5A>O-AoDk*2mIa<1cCWX8HX&%|vMU%8yfe}fxJTw{GW&a5 z$lR~$)HW-d27xIf^8jtmMxM>Re!~PN{DB&63QhPeiQ>@`D?6;|rsbk+;%cZU-|45P zJ~rnD7}3!)tf9;}(j(@XC5r~Z58Qc3-pL4RJ}&mbcyS*hNq_WWG(fZWABk%(=5 zIxrgb95`dzsqw{uH!Gj!k%KfY30$O$i;SH2sj|Ds#_Q3*&_^QWB!~=Q=Uo1~6<^oM z1*Lq-*3i(l71J+^4LMxD=q?y6ZwWG~s1}??=Zuo{8 z{UnhIov7`s{c-JfePhdEI}{f$B!y!SeAt^Lhk~-JvqG2Iv6}cG(gTDWr-ao3v%3QP zm4wZbj8{{vE3pnFt8rGcbs34*o!~Yo^PQ+TKp7^6_Vs6gjc9je!kE8^xt7GcILz-N z?2Y?TdU7nuYyWD1He`e%1e0kDDz702`DcYxC=*<^T8e@y3}N0a=9ss9I_SJ`3^p5dMJYba*%i zugsToe=kv9ApHfp;1Uk_py7$ol%hvP6OhgSjTy41j0HkwLTfHEIu;_=qLAy2`1+0_ zc1-3%hq^a1qc6UPv(_TvVV`1glQ& z9*Yv)+Ix4LE8X!sL0^&+{X@} zm6nL?{>FZ=$ssZyM`1CYq#xvl_H0_VDF~JinVA)4suuNlpkS#?)@{n@P{Bi2ik@-M zZ>nOTB{%AJ@^48W%8 z2u2?I*rK9$9-^>+vH&Fmo8Tb)w1^ucN}DA&IpbKygUGNZQB~x_JXxn-@l$g3k7NHJ z(SSB9@(Vh7ts!kBSWQK=-cm-cm`>M zP9V)Xf9jm8JMKUh#YZLQs?ZX^!6^%r63*p^`qZ658zKWWxl@VU4-!b(>x*{YG*S=Uq@@?fOIJxwx zWCn5q>$={S5e4kUt=4H`8s%!E&3_K-lxYLXC=@Za(ZMS%4BB5WTpfBgCs%)TFe)f~ zN9}r-ru&5~A$#8Gqa$6qb_p{r&8EOvVeGF~jO+X+?YPQ>US;IDo(LZ?q9$a8Ja;8} z5z3eI5P@HZNGjizE%A>>7ZoqW4DQ;_>3PEGxEuM~@K@H;1$^*rAf6rI@lfhs6Xk}N zM5Sey{v~XA5k*@Gk4=K~tL*Ntvb(?9xUHI_EF+R}OwlEKkn z-bnIDHfnlVdA`Wn=p&I;YjV8$BO5ARWaV$-e(SpC8X=^2DUr8lSF86n*1d=s%FaxHqwKlPfavIz%UJ|GOG$Xi0R%z!u<{yeCm zp_diNH;f(!@)R13$x?>XJGW1X1`9AwZUbL{GGqxW?)L6O(oA&7FeGJjDES0#=TQYz z8$Xw{MKYm9I=XX4s2ro>RPaQ_xr0B)Tu6;s$uGya7T^{R$Ri!f#|ED7H^QFmu(+XZ zK=e5X27MfQFyXN#{-0R%IL1e^O<{ZEZ7WaS^Gs=UrrnDxXfx2tk(VO$WYv8{%l9m} z5JyAbBwMHx$q4dJFs?#oIgZv`UN5#g9$sdsghg98U>ocd(iK+t9aFWJ%vST!C+Bt`Lw@hQfT+1=2!fz61*`TIHWZ8}Z9E z%)dK;i`yZFE$e^|S`NK{J=i8FtFXm}qfM9v$Dq6b7!{PlHX?IH=~GaJDk^=PTrqyN zQ&5q;cjYaE9IpJGr8Jv`ZtHgjS@%5jh1=1lJ2OK+;DBww0h2Q*VHq+b@8N(8aHfDW zX`Cq-)Dp7lhx?Ixu^30B^Y9GZU>c6Uf#ZvD{0)Ql0;%D+jat>83(T1d<%s8f(o}}(L*M@o zV&laSV`stsAOrhDJ&>G9&9V#ZAy{puE73-C#m&RIlTpczo)vWZhV&00u_-yhbS7~{{R2`7Y6$4)KyB3b2W6L zbcIp0=|8TNPv7?+-^pDHX$O4)V{t){2phy7`l6P%%_yl zg%!U;LP7n*b#fEA{#n;NSYR_SPMsbizL!s3<@|dkBnJI4V$UQ7{b$$Pn;68VkWGLy zZNeX2n6a=5*$M8Tdm6VV|Kl!)zQ4h8e^cWZ*Ky=$xPLg?8hZ{wua1`8@^$E<_*u>t)1J^{~1`1C;q_tJofJZqPP;@ zI;_uqv!_4TvIYC7f~Nxs1y5ewfprnFB7Zcv0;&z~7CnjI>hQVrZfRe&ti?Iq*45aL zwQyJmb<9mEQJo}Y32F< zT=QU5CF6g8+-CZ%H2?h8pgTq90cTrC2Ms2?oAACL5dUd*&ZW(_qv5wH{QvFS(}B^0 zH%JJ+WFYuHDOu|ugB6oOc^>PEOuq&82~uLBGni08Lw^KXgbdZFh6=O%Fw+l9Uhx65*Es`doCm-}{3iKU1BW<27-bVJW^b%zR)& zUxQW=L4ej^b}3yCG+iEL@~*D|yNs-t18?!445^?t?_8g%$=vX9o#OjkpO1kLBNn__ zvfy*U0GcjLyI`z%c~i7awe<>gQe}nus*n6h3zHW3e!NHQq|U9<&jLFNm5jJ2S&tKS zxpZMXm}*FS>!tS2M0+Elg{;bJcKvZDMfldpc!)ZA19?2iupYrB`QknU8qZ6O{!yp~ zk^FR{PH5;L^Ewv@APekiVGCP}zAXn9MPUN7!v0$L&1zv`z!spcfRiZ?%%du>OuS!s zC3aYa8 zgJ{B%_2K)l`=?`$$8kjjXV>W>ShDk& zpGz|+<91*t&7m#Oq=U9I+J`-yB|O&o53uq7gD{*+H97jwmFSWI(udi@1JTE^wS*ge zcqPWX;kP^dN9`FwRc{?ic*KuqG18M!Dg!-ZnC*8h`6I1jD#qud!Faih{uLPwxFenS zn?M{PM6d|3kLHfz$WzvHrTnk)79??6p2}YtT!pB}w8B8GTg(Tdi?*po7Kyrcg0NNx zbNPDlJaXuY1B>Bc3RPN3 z6gZ61vtES_s{fC^Q(IEV zS8)N_6Bky~=Ct+aYUu}QD_ISnbHSFM_(pIn>CZdK^N}aRGdh046NETeMJ7xPu%wLe zrYu~CXS0|?q&>s6sJV8isUshNWF%;Sqi1?lU>lLCrvMQ_TZv~)4-YYENncB9V)>kJ z&p9M~6e%&R7%T4Sh(#YE`3E&jUVbo5RE$p(<=H8YG*LEQu0m6Jf<@R&y}(ozs)3UbP0iF$TeTK+BtU_xXzZ9Ip@|?#G}X( zd%&W!7we9ypv_bZmeoe&70Y-!VBp4v9PsT>^;qp4b%V{esdk~HQh=PWSVHeE@Xr6a z?MQ{Mmc-?m0&Oq@cgs?$&L<#~lHgKC8(J&8@D6)d6Q5r`HxSM1Fa45WOFG!p&;IwB z8UN>*$HnI?nMxb-GhY$&>j!{;Cg^xXuYrP}gV?AK867j$XC)58-nLj2hg4D@khwcV zUD=iB=Mu8;yro9+I+7Ax5y@MiI4tvJ2_7&HP(o_8ZH`Syt|sf&^JO{ycdMu=nB}25 zLHv!e=qO25?!07~+;&kDJOScKimQQ6=PD}}qG!E+@uhEkXvNJ{S&43Y@>#SuJylH6 zRkX$5nhSmnqlph9Z5@ zdv&t+PW)aU`?pldn|4dt;IgwaFY(+$RSo%?FI`b%MPk4zGhRbFuua7Kz&NqBq7xB> z&Na(JbYYt_ekF7352YrxB1HFym88^c3fSz%iD|lXb7CD}7=X zS;MR)v4W*or)CK+UyR%NWDEf62;MyO6&o4l8ekP$T%*C^by8y4sJ2$P#o1VI8G+;#Er8>1;bowwifVmV-kyej##kmCuaJpP5F1@O;gJy(p3$UNj0tO&Z$ zf`|B}7>CI^n%FrHbduHM6s%fHSu63qj>8(&^&YnZv6UIE?y3~&Z9{j>rSY+x@qDjSwr4t`#O2URb-IO>QRnU3Ntl}dc5HAQ6_s!_)W-?tABm7 z?81SHc!tW!kgZ3ZS2rj3bRE~&uY&JxX`OvQ1O8L>XGf|Cs&fpGPEhayC(rnc2SWy) z!8~gR2YI9D07D=+cKsXqE>?D4)~i7lhyh%rN2=mykaLSdrph^rtZ6Lr z63M8ODO~R8FkFki*lz+pFHM?13jB+up7TmSa+|TLB))mV9ZFbWFm6d}&cq-o-M#z3 zV=Hub9jJ(-#+D$vjxu(bu13BI8+cYaE5ZMf_{q_e>aLbOqWWl>eS;9--m#=&mZ7ts(_t}WYwPSzeP(CH& zPGwZ^M!y4o(GrY*Gy1_dw&Y0Jy0Xhp#dCf|cxVU{3f?04@@Qi$`els5>R{?|^3E$I ze#LZ-@G2@0h5jab`Hp@(P%XhMo_UMBLn_ZKQFgz^`%Uy8Sg8<>!Qs>cr`&aTM`qoJ z$QYUDlus!-9MZU3iWpq!6{E5Q`U?Y?&`Z}5oZfJ#Wa_A%=$rvvn{{g! zV*BOsvm{iRt^t2U)(ME{pG~@IBRJAJggPmr4p2 zP_IxC6$|8?tDx^V`&#tpc&`pYrLncn29*GojpzQqQTI`pV*jFV*V|`*6J2!22qwQ7 zKYz7E{Od7W#Ny$aRaD@Fv^ya@q1PaQ1s zd)FZfi`Xc>KsHWz@CLmfO&msF5^p#$D~V{Oy+Vc3VrAnMLrJ~zaoWe?P)6ev2@ z{aalZ6Lxlssn)ywBV=YJhyL@*y+h=zxJN7&9UU{Yo?L+uOU43wPpk)Wj<@0?QDy@U zg?VR*cXcJ~6rv#T2~89PKB2EZrCJC5uyVSI&Pxd_smSF^G57yXgwhbKLBwc=NVJ4P zCh_eUM&^*2i*tjZe=LHJ&&~2lJd3uFagS9n4FspFXzYnXS#laOYk^2cX;iOs!BE{p zhj*C?au~=y!rUn{U5_N+IuTwA{KKDI;BjrgQuhwL$htmiu{NBfO(zVm1_q3jZ1P)m z^1wqJdOXnTnQPC4mLm5#ZG2&Gv5SGjS3y9W|4c64@HB4J4b-5D5-4~Wk;dO#H=J& zX`qB%u2gSI6_qzFz&3#udF)xyB3b5CFsvuZ7R5* zDLmVeT|{q*jCVPK1b;>?QGN4oCr7_64%fYj=Z7wkf$^u-=GFFWKa71nb>TV_RCwK2I5V^?;xmCZ zGzPjA;34w%MhA!FO_U*_)-(HcczDN#(jRWwRY2NQm*=NU)4-k4GentMwm&jQ7aSJ) zY8Pp3i6z4n*-n&4dZV2~%jYmb#+OqjM@;nwIRbv(t3mjaEpfYntRZfL^Fen!fm2t! zaFnWS^Y7Yp7_9T74UJ&m4v1S#8?g5N#6a|a)Iq9IHJWK;8)c2@R(FiYeD2|d* z0=$mMR_uemBC^98C%RSPY0M0trg3F$HJ1c!1FW4Z33Bj2*g%1e%n(OVXt|lcNrFW5_)2JIMW3DOX(3QxaZe@XOBiD2#^4=|?GF{+LIV8XN==xlY zutkFjzQpisEgPPu%sPxrp2l2^BSzq8^zA7^#wB3iCQavjRb&1@nKYge!m9(*FfSQ! zE#ECw_+fUe`-I3_x^Z-#JL^cU`@SQ{3`dLx=R zs+`zf=f$mx3HzoCA9ZdYiEOv9hE=(>J{f!}w0q)_#73gPro?JC7g$PJ_6X#r4}%4GZOEJ#-j*7Bt@RIgT%L?mltS%ayNJZpv)3Qx_Jt5srpyme0U;l-3GlS*3SP z4t$)~pgBqnqpiEalXlI*o~7aEzdb1hzR=O&q*k7n!KOD>5Y=6}ag5O1NlLp|INw2; zTh~a@FNdtM?kHt8aKn%THrq8EW38<|wOQ^~K!s5*B*aJtryL5#GLz!aeD0g*oBbqO zFTbEXL{@#o8hN$_{jLUUcRnxRlw0A?2^w z3G%?N!wmf+JJ(Aq;DZ|rwCnfR*gr%pCFJ0DhuX+B#s`T~^a}#5FmMVWEXU*d<#<=X zR>8{M#KWHlEAcT=UVlRJ^^O-BE^Yu%Efa*ky+0A0oC(;X3sk|wn+)7ptVHuTtV~Vg zg%#aOA6u|0fH+WKa+}S94?-6oPtn};6X-8mZ9 z81&0;mN>z{YP=dzMdHj8)5=ER7q?$)q!5uJ8Oh^?Cs2lR>3(YA_7~&|v`H;Ic!{9B z$aGe5hA_8g1 zCB{t}^s)5AtJD1#$@5;OL#Yo^6>i%!5b7n z>8l=?tC7OwZlae>84)9h9FGt$uW;(xvyy*zmaG!kE37#t!lR5#6iLY(*hP58b59oR z%0f#O2n}6SZccZP5oHt7x{r%bS!(R5!QUQ@MS?cfSFDcv15TYT|^zNoaBxZ(7#+ zIcBk}Dl0zY`rT#AT7fOk0l$V*Hl14_tn6}eM8PUYsOnA&k)us~L#3DBmD#jwx;4}h6x{`H{-eC8J!oveT^D_m#t4n0&b_eu()>rBq^(DO zN{u0P@skz5^tW!>;0G`?L$*g+xx%sHl9xG#+-)?pKrC zS0XcS?DA+MG4-Q#E&e;Fi%gYpV$bMD%X8`3->@9sbakFtImVsMGC*ci`EA% zmH-9Y1h&*%*j1S~G*Hn6B(PQ~+*bZ3Y)FE}lyYuwl5z{J1-^c?g=oeRFDhFwYQQzf z1`qHaITcRa{twiAmQ?dL!MvTQpihK)CZY!TB^)vW3+R5{SK?-+O?SDxO6#fHtmDc<0k!iw>ZemXzs6K^SIwc+}JSeK@ z&qOQ~+|&HCs+hv7k&!pw&suD^^)eK)?O-*%B%U=ad28k2xkuE(!Y|0#>)=1ujzKFH zdhIr0Z8fQNpQL(*tSmo4q|hcx&<`58A>$%pW5?e9**Yq({l=rxk(ZRV@X~6;5~(YZ z^HOI2!fMhQzq2fazS7U=VZxy=7}#Q2@QhJ{wfaeu4n62fWMr5!<4M2Favy3La7hz=WMW?CmdwuWm$rONp55V7uP}`*(Pc$y?s6%n$HQvsxEaSvaPMwA2jYubq@hiTRh*%nVq! zH{hiqZT1KMLx;e6Vd>BQS2Xv|Lx(AI756TUuMelO+l*`159??q7d`=m;d(%-EYI%)-j~HCL9P!>aJ!@gKL% zSJ3CxoXdTQa74)~$*z3Bg8?9BtC zsIvCqs;=JB**XbJ7M5NT$imW{u!>73fdWJ&h>j5$Z4!051DLR=fT$gU5*9Heh#?V0 z<2Zogq!UpiU^42=IF93Vvp89y1q230=Qf?t6#~icIn`nGo%j2F-}gt-wcfgQ>)vzE zIrllwIS$!bv0y|W8~z6J zhwa|_hEQdb@6pxb2`l;C3UF?nkyP*(rh%zu+6!SQs$rnln4vg3r z1a2D8Rm#abvHBY!?sZNBs`aMRzYL(*h={XmDM({o=~- zdd@Hn2-zWE#+D2!QP-q%9(RO2ciiz8tja4@!pUq$n46!TZGQ{iVLH(d^<0W(%|40uYifV1hzI_I0t%HElVB(PkUuW?JAdCES;B-Ge)Na=!K z{_hEgBEsF#KxRtiybsK<$j$wl^jFJ}F49X$|NCbk-v6O=!?HJrI}zUWj&vjML#ZFw z$!X2+Nd0-dc@i|&yRZtDCSD4Z_JAAQYQ|Olz{%dQr1(PDhI>`A)_f`OHF9F4c=@5zdJbdX4K5;l(}HD!`S6`daJ_x6W25l96ylSMAi#^lTqww4XxD=1QQVjuMiDp(nrfX ze|d#aJMCDwL$@x$xn*6pdnf#uA@76YWCFCnh0P%^JKFZC7weBWUE<&3FPDQwEd3sj z73+UA<02+w%I)9@{GC5*E+gu8rg3dk_9O--35$@(^JZta6 ziesOh##YrOfipW56^DQ$vXR8C8U=oAzSbrth>C*=?3)|`5-rJT^@49|-FTO^rMs+e3I$n{Oz&77-!B;yCZ*shc za2jVIH99R>Zt6j#anaL1?GIsM2M`&eoLmV8#AxS^gxyk?f%xo@!L8*rM4NNztAXMz z2RrhX-l)E?zd&ozz9e^9uL1G(;U-tMv4a&mGIqZ)+>g^h~)9UBo_e9qa}n+#iJm-JL-Zj%i%a+CDb zMp_q(gH=*MYd%`)%`Zt`xn7dKc8y}!+x{eZT)%kZmN^Cwntyh->1ha5#Gsi?9#yI!SVUjhv-9cP7C;_`TcsM3)aKI zo@8IfbM5#JxB5omvLs%0lHZ>N^!KH}qH9BZbz^6_#o=B65QE^E)FfaTh==zq`J@eEvj zMP@<&C#( zS{BNl;(=hzO=6{{XA(=4lo~7|{6SU20 z9HVjiR*xDwb~aEzz_B1R5*P^_jX6Jf`P(DzS~?==C1$nNhjmV+ShX%vjBAQRPRGY# zJ)yrtKZ+;W`?MN43V<4tJ?~1s)yZ30m-2=erHkB)(j~6e$r-N1|5iHBl}TU2BdLtx z(?)xb5BBOrY;|+C9bC7~wy(!_AM|3*b|s2K%RpG}!SqCS-gn;X44n%!s> zOw^NyumM<&^jj$Zj$(iAB>Q$GyK;s`!ze>z?+E>t_{Ls?f&QBe+v2$lRTtQBGDER& zYce+=3S^ed@u(8F03}VMB$N|OTk;$Ck#*tj8SBEEW^BlUtcAr0*|3h*c#-W)iSKKO zzJwW|LbkpmPtMq|*!`-s#+2$*Aby@Q1sF{GOmoHi8>Yd#p`2XnJQx2Fe7@a=VaS7n z42nQ4nebPJBfDgFfRJPn2ZkXwZWDNDViDumjnNi$66IzlY7{{KU9xN7%_6OpuFk}l zJ9d-KraF@}`OQzT7u2LbWQu9*u@35AQW?po;NjOX9wQRKfNCK$7R`dYq`z1eY4RY! zm57e~i{)H-9A^618?8+W_zEl-acNFS2Y6az*d$n^o3QSu^_3yNlm&6Z2BGX3s^wP} zDu>2wB;isYrFm_9w`L;*}F{|?UV!*>{}t9`|pSRPDxP5N5TA0b4JLgsTx^eB)K zSeZV|a}1a#1$@Dk4YBSck`gP3?OS8RfV+!r-xyXCSN^tipUcej0%hWhbMdvI{IV*! z6or?^eEzlN+zY0=X>L6C%&J2}LI) zy|D(X5;rW3y~nw>BE=Oh*0UwgUAZO4eRu9gFt8}Z{G#@P?8L3{iwa182+qIf<=264 zn6{c5r)?e~CO5cY@fWi{3(Cvq*Srpv+7V({w{32P6k%=ZvCT&=4aD4HP7IqjE5uE$ zee0cuC@*BKr$UOfE_9n3vNJUuiyO|zCpSxsFmEB` zB9QG3utZx7EaeRH^|eI!c1xcE<60y6IE%Xl=$d@kngU1d3$%=hII)q9#rEvls+rX` zO zW#QnI-iK(lqd>I%5VZHlqa+h+I<59i6W;>2amGksatBiFd~Ggz*BzFO#=!EVMz<`# zM)-6_zE8V!pQFG^cW3vnZF<|$gcXIn9UOcb%e%Q+#FKlQup$!&DPm$T%eg4R;0FjS zuby?LgW{&Nla-TDqe)4Q+F2iUP(+DzSn1HL=iwJsiB-M#BhyTl+uG!jmI!)F6pL$x z6$0-Pe2C1{OWv{DEl1p^q+MBwnz)l=fWS%R(@MnQ5p(GYj+_4MupLJKSb2P=T&xf{C zqTqpNgizSUx%{?VfV)}=`>=+ z;mIAz0`tJ7$@X7}r?1MKL3Kc`A&SbCY$oR1 zOXvlBQ45c&78ow0g}S-=-gI03isZy9X$i-T`=t4?oJ~3U4jvKi3otX@0o;`i{z53( zme28@W<}Ms&+(s1h;3}d`V_M2a(rebV*To{7k`|CA9;ac(c`oij5K)Q)MAB)kZfx2Zs|2kr+nXQ$|$g_Xn$d$ z(>m*LpvJX`Awupc=#eAXAFgMt;K18_3SO#(?kjQfjlOp|j50}0i)}6xmFgptkcfI#A<_~PMD3d0rQIQB}%JaM19 zU~M?!KvOV=wp$9DsBZsV_HdLv)Wex~OPL1vNoXAzev(^Xf#0QN_BJ&*^_9MvA~eus z&UX)VrVw_U=2$gQ56Brl2|bwGTrX6_JEFxFj<38D_`HWu%^bUg_9bKiu7XdY_9l%B z6Z>~NH<4ria8Wcd+O<;4X11oHl@wqEQGyMM-EiSKS~k6Pnp>#OT}Iy`3;njcUX4DX zW#h31r>v?LYvrdWIRwNkg+>`fI`Vg13Y_;V zY6LMP+n_;0wnchXSN;q<^GxwUX{t*xRax~g;!PTR(=9xhbNIWsiEZsOMUP1Js2R?L=bjOxpScGnX!$+KC&RHPJnfONKl^2EFnR^_H z>brO3%61*iXAPnG468&x&ule_NZ?FraQ7(3Q$~h)H~1Q5?TL65*y>~3!mj*LSV$a) z$Pzdg%ow3^k&8xOjo3O~H&Zfkd+gvzhsN3=%kwvLj&?jE-YdfTdk3EN;OzboK8seG zXtsytynq|O0GYG7m`3Ti-3w&J=fD$cpN7{}zb=0JENg?%fmpPzm7^kksw@2P*LoEt z!~L%4sh*>=CbuinvN~6e!0c$OlaA}d8lw0E35S0DNYPM?$115gZ%Fgw$hV`yUm5mx z_VRgON({dOe!KHJi|*YrDQR57-^$CR?Rk+~=585T*jA8y`TWX<3vP2Okgx7Id`UaO zaq@7%q5{$jgY&n*R&vCufSIBkwmSFQIf6%-Wyp}c_kE9e2lUAsB|r{g#fVuxmf8)& z;K|^t2<4mU-ZD2;jAFW0&iFg2UH@#6E(00s%+D5(UZ{b^_YLQ9|1)^_=AWf+Du((d zxSPNLOnqgubj-rnR3hgopF!-c5#Vj6a~vC5O56nz--AIwKS!-P71Qm?R$yc&BVQSE zFk6?oPsrAw0X_?T9DIYx1~#URR%UpkA0t~Y;MfoiTLVwVz=hyXfUbrNgYR;qoX6A}e0eLD2gwwpTNeejsvVaRk}Uv6?! z9XCTKc(#D8orriKrR_0TYd%_1uI6zC2sHv z*(#Vng$3T^_w4MQ1dMBv=T+&QUG%+%d3EdGb`xv*QBIBa`E?J~m1keT-k6J3AOkG8 z@IhV7$hN;JqJFnqYTbQB+tB((w)jjW7{>o$yx(05G&-`$lJ-1*6npVau321O&QZJ`~Vrd`ZU`jm_tADjV6*|dj`R>u|vok+_Pv3){E~ zD0IZ{Sz>}*Mqh3lfRy%@mh89~_*Kx>?aITdQZMbz4@RZR>vh?jaqeZFr+4maC7J$d zDfOO^*-iR7$w&CfL3gy)({IPex93%r}%B zhxBC1_8Qj5xvrLvuqc4fyQO8t!vE67j)BQ7<^b^x$T~HyGgvNxXDFsN;|PvelqTc} z+Y+}w%%9Bv5DZFj`*+V(LWeyg&1u>#HCgJA50>U&+tsC|FJtW@Zhs8QP4ZisA`q9y zS7Fw(D5|VztD{qp2Q2?Rchb6AcT8=*hWM-$LQGXm?H+lX$F_MzOpUpF<7zY3p5k(G z?mezb34|%(w9f&ZDpakV8wc(0#~?SLflW;4Q`FLcHCK67HHz`jY#`6OK0@Y(4z=!- zX>iRU1G?x2_-Qc%o94o%y%U_6#EIW4*f}Z=QAIX~@;?TBq{@r^T;xSXudL7xXhKMQxrscxRP6 zbTtr4y!*+IkR>RKJ#l85Tn9Dc(MUs3RDL*k^=i6W)=|RbQdjQCWJ^2a-BhLqYe~1x z#{B2(XPx=-S(V%>nHGw2R)F1DU$Gtj??skE_pR2Lfe{|^ReXk+3mYqQ&A_Tkn0Nhi zw>1r*Mfgg!e;TJbz?;K;Y8GdUQy$&N#%V@a;2lzEt>dhr${`3r^A?TRLZ|T|0!`H(+Vv zD#FYoe8UhUZ@9Od!@8j1RViX}P0nPwh3lGD?Z7w22*b1apXX!))1IMwb$DY!btx-` z%dKazBsGTKFrGPkFCp(svISN?q7dP`T{zSm`3rrRt|NU|!(Q)%6r9A*An8t97)RZa zAB481V?=G0M#*v#<9wT(DUou zv~m@L91CiHm?CR^9{Z^)&&{Vo{&-`ICiYBgfsc?4zd8K~^e;2ZIK9Y6vaCj_K4o5S zZVDl~W-%VfGP30enUD%hpm}`~Y*C|lCwrvJyuJ$7&(mg;Ja>&^*{4muTAC4!#Cm8T zbdZ^2>b~J5Rjo7J?U0|f8UY&ZDAv&#x|TD2enp7jjh(`7KBf%VU3o zpJ)wye`a{8Uc{D>EkYJjnn$U881RY&O48dbivw<5>le(*~f0?!_46eCjuddxJ8<(OZsYd>3I=ik=J`{WDl( z(Wj{H5g2)%WSSclnS@V;1tQNX99w#nzFe)+=0D+jO`40ScOe6HHE_sU^7B2}*YYj6 z&viL)R}a}MM)uU14|^Z5pdX<>KZqyt(a(76p3EPS*sQ!#CY+F#)4ET%1+(+L?4Quj zQKp4P_QOj3sZaeQz*_&Qe=_nRgz^`wS!}<2)JyZqZ%!i{80Lmw0Uz@({N9gO?I z>iM6bG=um>z!nFD9{hb-!06~%SDPTtk=r<2ZsSlp&0=ADZ?$shNMB&Hp zY1hlRAGl2%KL*+&V%~4J%ot=!BD9>q4&JmkX~4inOziYz%;_d|?aP-q736OEoJPhXhvLJjQiTi?jQguS=62ZEZTp|iu!ZU)#!azUiXcbUwILjyIZx^{G?RWBdg6 zw^q}JQ^1QE#YEtk?_vu(d0!a2^Lnat3VXI=A4V)^><JKt8K2pK4!urumbPGh6xJlZzk31<4 zo?ZZ3FACp_B2Cq-s#Ar?_s5XQ`zUuYxDR^7BlymkxiH5}Y_mYtgtlL8<5JV0MRU>j z{pY+N`pIl>M$z*-;+;CC=zA&02By@{6?~-@Hjx52WFx*gSEXkg+6CCBR#@l(-FmjT9Wjv5@G1Wfl`@8aX-9 zHd-YlYy|V1=Ev0ISwPMr2VH${=nFg`v*XPs$+9K$|Yld>w4R@ISJT zJC!~St40i-hAn9Q=cfj7k+dqc*Kj@pA;U(V%e|aX}8%K7}V83Zc zY3$oJYG?T<`xJaYQEd7dYA3-%9?nJLSF;HrsI2}WP#4Ujl1x7Y-Uw3c&Ce)!uG!gI zMzO;4RpQS2;bIMP1*3OYz|-K05|_I9G#!}qx-DrySsKLQW&`^x{2(@V0uli74HnS} znO(?=kxATib$)@6R6_2RD1kF#B~=fff0dExy7&qAqyKbUG*yH+3;80m(Bspf|7+Qj z>t!OLJrl#tMbsl&d*{qbM6V`(C9>S~?B1@>J%w`o73o8%Sq}r%w}0}U9P0m3Yy;Xd zf{m2xb2~6uB*$Xq>lVq^)qp9PO8gZtAgNjKS2?0sfqak9sv#QydIfx@XXrT-VIdLP zBndODRt3JqHtHFK?i|RP!d_^5kSjm+ zXB%+}F!EsNWc$x>W@4cM4;#B3eG-0L$QvF~?I2jf7B5?j_WZ^obeFD%ukr<@Y?txy z_Ug}=H)LR>l5FH58UNHKk1<4Is66D?jzdq00Co^F9i-L6QYy;%7pDNDNVowgNyHui zhf~2DX+^0YR$e4#CQk?PDu9m$h?QDLDoZ_0x_1&vio)4HbQquk^qT2H1Xq{AgYD`fa9lehV{ zYRG5n$;JOg_ z@|KM(mF&0>I2QZ}I@h3`Y~u`bE^}Hl(+TfNnXY$nhQ`vW9m61_I&dMdCRi%k#0!CvVCk$dZ|L~*1KMu;Lay7MSDiDp^I2&6I^+%_T~RIT zih`#dBU=d$sgsynvqdYr1F|iKMV+Q=wcf+f`!bqB5+oB6gzF-th@N@cLv@>n{_@{4 zPl1^roYi$jL;DVuY3`bXu@Tyiga?g0KauQsTd0gGxr|@R!x;8$*U$2>9da(5J=+zw zXMT6(syu7>&V0-z=Yuz-u$uSK+Ht6<##<>3b+savYZ{?`wKSh_+CX_6)}JFi^c?sA zV7+TFJJMKpExe_}fDOz)ElgK6V3KEQSRxdiJ_nMEGvxv^P}h4BR^c2m9Qh5%D$K<< zuz1626A^7mcWAuSB3f7x;qcdLYc#b-q)h$)x5Wvm9i;$@l|!}^rBB$2rwo}Rh9O!x ze9sVe0k$Y<>Jg_1sSwV#o{{a}in+i$b0&p(2zv;6!CcHRs!m7{17?EEG&zPr!Ct#b zGUXg*_HOVtmVxn);sMgoe-_@PS$H%%2lO<_n=NfrdK$YaM>?!`9DzhS(=nGkNS11) z3fv`mxDRnR?3#QuAEfA6Qor|kp*Ec~Y|D*J;`jK9mrxP(IXy&AT|9VF? zdTBRzA^6~p5{!qV@^M^SF`uo0xAxX`Uw8c#ve*V`_y>8kjRWi6Bum%~K4Wa_La~$9 zUBl|IPVuQYS{&}v8MwYM8_LxeSk#zN4K3$_&ks;5Sdbfe_e$RMJISHngm_Kzx$35# zUA}YH`4bO`Z;MOBb0Uq{KXiF7=X*%hm^fdUNm~p3u?l(nVDGkq6Fm*A3$2*{l~s#j z&)wC*O&sb`P2fF>3E|#qX_TQFdDqF_g%&2uj?rw}-do%K!B>vTM_*xwz4Z}z6B*A^g%d<~+0^?UC+y2zfdZ zU!v8pR59_T7$&rv(B8yCsba4|w+?6ZZR7>v$GowUehuKR-D0G zCT5=@z)2V}3jfqWT6ZBv7%geL zM%D_lnPVQCE@}wxzWd+7dm!Vj*qZ?zx}n`7E*M0Eg*+q5mCz9PZL6;pHM`ZXDP=E8 zH{wQ@wb#I(J*0+mIEMQpG;jMOwDI5o&K6a$P4Dk^xW8CC7bEQ@;9_Ff4d^9g58MsE z=7!Eh*z05mX15K6e|Pb+)$%)41Jy?NhqICGWD|U2`Q;m$*z%4cwd7^zsa4>(<4Ak>^EeAENt|){bpiZuJ{kKrboKmu9gA(550;>}dl=K9BjJ zyf@6Jev{BmbUv0@F+;N8dy?jjMn|I?7C+jXo&#?Dq=m2^6oLXiE#8E&D1^SkJt&c~ z6aEUEp^2BKY(maD%9&9F{F#+d zj^wxR57tX>FW)6KTXrVx$ZEnUWAHmP>KDrtwENZgjwa<%e*l$49;t1R~uMbpTB z15*Eqg2F;7>2^z~eq6>n%)`^sZm9q4{@|}aDO^TcK|*VR6C5o$L&1wd_0q`oGNZIO z#2XqAD;lZ~l~hrWa|Oldz7? z4Dro`&a289)?Qdt*Ho~svdO$`npjxC8{>dyVzbSxY!BU$D1Q$^LNs5q|9(5gC2W@C z=dx9f9fO=h7?0#@cX1hOJcxZ06>L<0s&g`IARa4U`yE$;@AdsgUN5nN+2&b?kP+!U z;)n$fgfP3WwLk2OgDtt%PPTGt=l#CV9Ptw(TGQq=+QLqepBj2%l>+>Ulx10aBggly zKOB83uJu{WqH)L<0Z$*aoNDyxod0+-u|i@brpc3i>Ar8FIe#@NtFdmK`AFfqI9Src z5!3TDKdASsD$fO5WI3ij2wx@1qTTS}!`4wxAT2{CyZ4I+8q2ZHZNQ8eF` za?RvJCf!9X*49VEYs=M-0LqqQ|12$YEXI1wuN}4E6j7&hSI?H7xfIJZP(7yO@9+4_ z=JUms4&ZhbE6w>Vq74?Kyn?$4yvUDYM8@jOYZAnQHF=ng&j+sd%x2|^7~S`4Oi!h6 zQ~5`P#psqk_4ZS9#eA#+g|qGLkZZVWG**mSF_i>hPay&|G^vuwmTQl~l40;|VWKVMh(EOK{(%WDSC)^*TZoOA7xiVZ;S zS#rUAWZHTHoNA%#%^M@kmw@SBZ>g6yv?TEY(9YS&cs#q?{tS2l&7W!>XpZo&jEL~B zix_=<`wg_3B_GKD(D#GZ+>*~STD$NYdTVgqIvzFOdh7T7u?q7q-aKOP&C#9~wg0pK zdiQ5~^@wiU!7KfD;aisU!sG4l$KHJGIeY0FsQrtuzmh{O4CjK6%I)+2^yV7a$Yz#; zcYoYt+Dh$H3=|*r2OFz#9V|y#dMZPKvd}jb!%rPcd?e z+J=YV1E#lo!Sl;6I=lPzhkp50-{}6oe^p)Y0Y~V&o(n2_6AxxeiaRV~f(|V$e_12G z)SAx!x9`~8&Rf*p4oS&nW7fVH9DZXu4r%7cDxj+iV>28P8F8M- z3?rC?Z-+n2V_7spk@2GBF^q1-^Ej>XLZGOJ@|<#}vA$oPkN(g3Me=!tiB@KRzF*m9 zA*r8jW<@nxZ~-iVwmYi_Z)E_RZ~AojA=D4L-Iv@CLfE%{} zmKK+BpQix)pYuE+cHMbQ*}L3vV`ALl@z&u92mQkLe@H_zj*%4_* z&KpakV=>m~%E8Y|w2-nhw6zLlY47<;;x*yXQ7i_1P zYDbpX8`u>TeCDlWN0>JvR*7PLuoAJQzFd~pdt_;yD@$wSyRj^R*HXKW_}XWbl6Azf z>7{MZCKe&DZW~Z60`zGPUm92u_#yhd;BOokpmIM4 z=gr_Xrpks#fV`y;{hS?;U4@s)1Cu!!ccq zF+IeloY@Qg#lvMd+A*H09le3THFY)h)S=z5_4X)C^YASny|LA&?rxR+^@QgQsI;d- z^}!n{E(Fe9m^Ttz8CzR58pQgUSrzOIGy4#dq}qHNpxP+q+Qi=o-Oqb4PkO=nD|R^6 z8EHjdjaamJ!-b z8)1-ldr$*|!;(>mV?d8v?iM4O1?Cb2pcQ_LmXR~s?;~H(L+t43)W$+5*5DB@%Ym&D z(!^qR{A2K2jl8Bqd5w;TF)H25d7y8&H1vEUbSs|#uWyJI+||b$6h19@3`vUI*o;`> z!x3Ua<4);)WI^32O|@QW@=CS^hngbqo8$Zru|n0eh19UNNO)Uph_3!pvhlo6D8I5% zC1w@doz=6sRKM5m)Vuk4i;JsgmmH&92 zeCA@U61bA9UX7R{4)t9IH&@KOwa%oX>e<=Xz%>BR-lf34?lvjU8rS{8d|K`2wcXwo zTIE!3{6(+EcMd2l)w~ktV%+hVRyl=3?jef7;+m=M#Dv~btP}ZV*;khddvb<&%ZloH z_Nw6Fk0RtWoZma{tC*SYsZBSWe1lckBe7Bjh_L$o-gRJf+6~ zO`|(_tyk-#@>QM`w*lj{JNRSoZ5a8))H)D+VZiD$%)7jmn6FKC&U|H~*>MQmplOIN zrj{83uJ|wTU#NX==}C->{33W`2Ci(4LndOOdtfPjbz6=AjXvkHSHWe_h;c2P-`%n> zF89htyw9GV;9EB)BgYyy{%bE~6?k;kjG2GI@1$m|-5Wyj)m*bd!*SGqr^%f8#7%0* z?t)+ir6U znB&(>s=^ovZ%Srk-k=-;r~!DNJQz`XrFcEY56`8p^yu6#Nfmiv_@83k1vWM=<2Rli zs8I?#aVDGF(!l%g)7)d_$M1rt9cZdMer&)|bDuYelVUj5XN%VQ{a#JgNM3 zBdjoJ7h_oa;L$}}lD53@pQC>Va)Q2JGTT>Ea=6l{6kjY>J5tzCNIM(nC|k6ROP}RQ zEL!Dmf1$w5rPLJzaj`9_Xl}xy#fr&ekkjp7xGv zhMx5=gr9h;cy7^7_uD<|S5-Es(<57xwixm5VZP((n%1{a-rQ~cl^i~C%NXz~5Q77i zQ&WC0r?WM2ZLIt4;>G20rJ-7ynH#-KaFiV0VMPCWK#5+`0$dIUIN(RfM?3@GWu;Z^ z&*OJZ;WM^0eAF<4dO^lCuL;`tHyC$%NZeP!eq7lwkRf>V_@0Tml@0WT@9xAESpBQ9 zk#DZDfjpImr6}VVb_d$Xifz47Po)fALv3o2&maoNch3}X^{&KqHfqf=%=|j$RB4x9 ze^?8doy@j%33KTk^l0f7d%0%q?*z=Z4C9i|BFqL!b&}@UtszOi*bNN;u`&sGg6*m~ zhJzQ3%Kc}p5;b}rK2?L2&q~JorWzNFFnD4S?F?d*-9VI==M zH2g{a&TH_NrCM9zc~=dN;7~~_uNgTD=^2-UFMe7g_g9KzL!NQq*eJ3%;s!~a)mVW} z1b6f6hz?MCPso`XdV@E5DR0XMH%QKA!WX(5e&w{mepOjb^J#??wvyNzh9TN$c++&0 zl-^FV>pMTs=NG*r9nFI$&ZuF%$a?fXSmj9)WWmzdWywY)Y&v}5>g%+ZhCK~CFz_qj zphe5ft1ZYYb*Cq>b>`I%ur=MI!&V)(CV6IFeGk7D{O-$4_RYNdG4|51_bGl;@axV@ zz|k|<8ztZM9kvp1ybZrY@p~dO4Cnuey(sMc3%@%2p2M#iYeO_6XqaQ*#T=EqNA=RO zvVmXL_z+sf3LPSa)ptyU6{disWZB8=&>phyrX9}RpcJ>|M2c$9bax749n+df1DSS= zm|bpdL8fz$ubC#Zvuv%`zgZ29K$u7^8S{p=Dy%93Y>C?a+2Yw?RIg^Dsx1sW{lt}c zHmL6X^?2=`63^JyG2=P5-=%LIK3>~8WW0+lD2*6@w6G-U5MYmx*o&X z_|o$}C-#1F72$us%YkE2rRRL>u%|3lx30u*(6tsvh0=cChVdUhL#&vcnAivvg|&1B}Q1?KF$jNBv{`@ z#JukdtBI|x$>9RuxeUPBnc3p5Kl(HiZCAg=+GY#>!=kJreJrf@r$A3&mruaC7WrI@ ze2#h)Lm)L7of90z=Q5 z<+~8PeEkm89`pAUXno!Fg;{nkWje;(C~NPK6PISkG?V zMcR~xz4xg+5@*+lWyN5y-bV5alDi_hk@5(pu=R*iZFLj=I_6a2ig1o12`U5rn}2?^jN{D zd8)3M_m$`H-u9=ozV_$%%;OEp^!BF|Z8$EUulcEe-PYy6{hp=Tawc8D*#HDxmOoKZA?7CDsQC_M&GO)hwI58+qqqjS6>u~hJx2J446w$sd&BL$8n6f zy>N}{r+|?G*-Il&&Nijsu+Cs09#YKNxzqA0LJ> zEh(Q%Mmz@9`nwL&*^|!TU8YeBES6yRxs>K)qs4hQM%%lcx52aMEB-NX;@T4ELdl4G zpzBs$R~(@Gm!EclwVKL!@r=&2M7982DEXvhh%qx&SKi$QF>h`%t2l$vkP9Y8D}Gla zp52P}#C|IMW-Y_|nyjasp(o{Bdq;}JXxXnGhNB-!a||i$S7%z}?d90cJM+1`{Uo;U zJ`;~^g<0u;2i`o+mCW{ZD$IzfH!A(_4j!rK+%4Ir#KBgvJ+1N4RTgKm@oo`s$u>e$ zn`!(|+K;l5QEw632eCcs%wef~3S~d~Eq;0PZ>86#a4Cli3ls9;e;F}vv7>sna&r9m zYu)Yy&rv@Z6DYrJ^1qx_-xAtXso2L57CcEYcjLRZTm5+NdY4` z;<|ykPzs1*wv3iFDd0x2BEAWpFY*CRJ?w_1p#nbl^jPvma`hz?B9T>C6fO0>GIZ8Z@5kMM-g=V24 z9L+*Ja$Lmy=NW4G31198K`oa(qp7So39+tErA2pUA&*v+T=HZ6w!xB9fd5j;rSd-8 zwL_K>;Q52EQFu2}<#oupnVOY90+VtZwY-3}?2uX!9Z&>pS; zc*SxH{CrO}N*|7?Y{&syc^$S$5;sVnOfj<-nTh9Z+FsF)xVu7>ISjK}hch3jVJah9 zE`vuzIvYl%HA+`eQk+g;(a0Wmmm&_DNI6h4I8Wswf{m`Yb@k@~RV?aS92426)-|;7~yY)QhLQy#&nZR)xbBn&#T`9}#sl5uwAClUfk*iE* z%eqhocxk{~8npG_in!1q^PC4`tOPj`^Borh=etRtTH(0!>OzY*xJl8b@&ac?(g7~K0U_851`y%tx!iESnSiF+Kj_h5UbQ0}G@tFWCf zK=mQo3ULY7@CY=hZ+N45{KM;CC9dbJ-h-u+qZ$2V71AF{NQ)5G`q*L zO?zlegz`ZmhfHSp258+TFer$+HG)Slo^|{ysOqa*_iU4S!;B`v@Wiorpu%&RT@cU* zz5$b!9V7S~3kSXwO`5U|+MN(*Cm%9627n1PqJ1KuVUGlvA$cP`(sD(~>@YAgUT+Qu zJG#O{e4)Hg>nxca?u^HOx|cjFTIee0g2n;vNXA-V(S?y-Vzu$)SG%3%_0pHNdg*if zJ+`#+m9~i7dg)L01K2X=ZfQt>AN3o37?=cz(}0+okyjpnKbINo_ceveOc*S4tz713 zDD&tq%53>hnQ3k+>+*lfBEMIte%}5|gJls;))D(vzRSIF-750s8lEhFpnPKa6Sg7c zmE{|3lX5>OUu84FGm$Qr_D_^1p=QKI$Ff~=)@crS6-VZhhnKjy31MC4=ikUt1A|4F zi%jVC-M#T{VxRt(m%b|5o5Y;sK=gnoKi*w0C1!6QWOBHMvh~N1Ap^b$`c{bo^1N7P zHUpI)ZwcTe>Ht4xlG7{AEc^p_S9$ZcmEmhBe_&n~-M5%io;0zKy6j82)G?k3?s)XA zhXeK4BP6X6ed|1IeM8nVxmQ#p82&3e)WDxebiNWw(U@qb&6^L#a!)BhQd&m=! z!oGV`?sLar6L2Mi|7C2r-kx39be1e8TQ8;I^Piuai2U`vOs zwLtNl4XApw<}ABt&MI7Meith?0(cd-TQvCJY*FKXx$PzCV+(PIf_+5S;apSD2#?yI zq;dP+m8vbxxWbFGTJE;F=~&^A0)O_ymy7;d=)ns1>Mha;+h34V=zwI}_ZKjRoX7jM zUi~B3l)2RVJTA#+qkG2<-h06R3ED>V(6Q9PV{iJW;n?l+vE;#HuloNaeTipSanz&A zWEVT6LM}CZaL?EA3HHW%zA_&v=qn&*v|@`5v&HYERkqF2llUWl(b)D=(#))A_=J-w zwjN9mV^~!eU57p~JB6jZNo`Boe=!^SKYqF9rXP83XU;}0=Btg|Z;hL{ZQ$%12wwhd zAb2Nu{aCKj@r!&86~if?gDZ9~WphAoq5dZDiG!z7&gPJf9{Cy8=|kBZLLQ3mgNLQz zZeikm-aC7hT{$K5Xk>}aYu4jGyb7pO7{;R~{z_Wz!c1oU$|_uEO|rge~`hn_j6w8lG)I0mPd-(hvVHp1pj!QGiNNA2APV; zA%h@pf2Gn5$$tMSiCg+$!xZNSIlA_pQc2z&Kw!E|rC9q``oHDl#26oB*RY$4_Uz&cW*WjGr{p?Ca68F)$ zn)2*x^A^_RDBI}1A8}vb^_GTm%+GY+3WFkD(?%;UPZ;P(ne-dzi<~*D*&w%|Tvca`p$$4E%hq zwB54w)^!>r_U%-ZGqR}OB}oi|tRIl$NjJ(rs*;E9rScByM&gCpnO{h{jWZQikVt-IHa zD>F}EH7v=wIOn~bZ<@6!T#6bN4dsK>rW{!}jOo?#O7hbgU?%RiQ~_%#G|pHbaL?Fa zc7v@DxHR|mPv93{nF(Yjd|sxL9hf7PCHe)<;hRw~;T zzZ?g~n_nXf8Gi>qJ`7$69;@cSc>6VqNWWSjhNZodM!y$NdCSjp**SH7J}UbP$KQ&H zR+y*;z{VmUf<_<9zJryHtMv*KkBm=$@8k>{V29;CkN%wf9=HV31S0XP z%)w_1hP!0-9H2!L&IZ0_2Dfrj>NwIpQ5*by+$eClSl3gEC){Puc}=n4t6rRt@6fu> z2j3asr$kJKTuqrEnv34Z@t@e|JRjUMz?tio+8yT+RnM6V?Iki_*(hKa;0LJMrr8FB zz!Rr{PacSyV7q$WwaoDbuv9)*s<;ZgN4{VoVtFYxw8Q0esQeLJ#B|7m%(H#j4k*? zJct#rQNAIFQ`5$HrTB_Hvsw^YRppYb_9b#6re9-jCaxb~-t6Jd45!{-nYG2o2o zV7<;2k1P~bzTi*DLpEJ3aGnhWdc3os%hyJqFgcf^ErdQrTvCyJX<1H=m(Qfyn3fhU z<$P1cbB-SqIug#=uO)F4KK3SoS8}Y!gj&_)O!U&1`Ex&C`-J@jB6i+#nu;Q7t7lIY z5u1c>TRZq|KkDbFMocjmy_wT3f7K8AvC2QbZYkzl^v7%cK(nNzqJQ_lqD<+zs7eW3 zRHXPXs#E@bQAqjmBG+7ve!~uLsgFkX3Soj0qb6#vrb>yNVU#n{7cA>jO;mW)6UP7t z5IrFb(VKdcu-_MarjI-U;aK+&JPNFYTC5Sih z9eK>Fp@V}*LXG!J6~7Ox4Pp&d&STwwOoLh|4$@uVj0y#=ueIik@Hd4x>se}S$^-Z^%7p5x7WaAbq$T!5tCW`D~u z53w%X)vd0qqD03|Fh6hxpM8@r-WhdJ&3=#)_w&e>b_sX`voEoF=z;O<&mDqT-}IJa z=zcyezBvK81T^oBXWG-8IqKj@Nzm6UiOJzT{ABoxvPNWdBi>FWChi|`An72_;`+JN z4vz|0)4@qk{l{jVaSv&D8E_I^!zn|uX$MNT~W?bhdBYqNf zZ1di#-xoKz)IWIOc~ALaux~|hqeDLU*)tuN>q|vFEdHU03$^z>wx45d$hctx>yjqK zP#~^GjFDQ}$j7 zgQMyN^W$J%Qv*k%EPY8*S@%di2Az9x!{b$t9&l8TXSxnvmXjx3&V!Hc7c$4QW9{_( zzqJyd_X*Z34_p$eYfd(>E_5P##bH&GY zayu2f#<5qxCquO;cbU;2iT5R%ZSOOW z1eG1l#J(b0E!`{~o&|kt+4IpreOWz+r8z?c2SwPw)zk6_v=~0$Nq+rkmXFn7L!$}k zmN`R+0rijl8Ne-R*y-MAR&;Y6kTFyy`BlcTm)kRnz{}^vwaIFBXKxl5Ir5#+Z02?H zOcgU7C&@ZBJXI90GkZ2>;u%FzxI@D}>a{}hqrNx!)HBk_iea86iPNt`4BG!;>`maJ zy3Rh}yUflu2eNgYHZYD^GJB483z zOiMHi1JX(pi;ZcLCTYGImy|_d5^ZB7>33OlE{n|ff9{}ZzqjAQ?{}Gd&pG$pbI(1? zv;Lnj(RAA>tZ=1|e#K{o$$Ba~&yJi4viE(Mn17qW7fur12A>-S8xf~N^O)k0Z`{+-qz&md+JAi^FzjZL)x?_OwcBi-#P$%s(%SZk$ zkG)MD>Gjm2zkv>-+9T!K??dhDQF{{Ba*K=@aNGCtNT8J@MF|tnH&LG#YUsWD(y8ai z@}(;_?2p6nlPbp^QuWn7CcYYbNrDfwRCa4-p2G5g zCn&F~FuQP!!hVA>84BAAIar$Vo0i}DZA6uQsppb(%*sr=-|>>;=Q+8E1O-GYXv>c= z*L>d%ek`5H`B*xJ<9H6VKj7J}`K}Bu#&?5-2-dAcNcgV#E)Hs^j$g`%g|{ho=uzv( z&=bL*g?Te?GmWWXO%qd%_04SFh}h#Mw)UI8d-@d6nDg@acxXA;w-uoAa}fVg4Gu(u zJ%8jZY5{KT(E_E=^4;}Dp27IVy1+a{l6R)(W966i6FjO!w)M@)s2e-aw|(n+IJ%y6 z=XzC7M6(YmR|55rCG>%VsVePhitA3Y>DF5V+=DH zcGu%F$+C-l|Dy!9CzNpw=!~ubXbsBP9ut$A#FlY~fljmRn?CzZR@^6u6#$ zQ(?sFBR-2Xt4j?nr~n|C~t{f5R3@R;Sy`nxhm|p z+{QvfwEk?6H*->^E%pY_uGjE47|y0K-ryO1#xe~P-{UD*0(x0uCyeRwCl6jISi)tl zF>yl-p&!SG$u9?U;G_EKl6!}uInn1(}hRHIr1h;4qE7NW39l`H1Hv>wk1aGFA)2$r)hbc1djZKeo z@zyfL%wvq!v#P(c-RUeZSQ}Rw7^BV`S$NE@>M**Lg>TtQn=xvU619Pv!$5?ki?mHIz}c3TM#Ke8t7*7t0p$%8!WitBn!@=_d+a99^1`aGI;*ZF;Yw_%5@-o^0d4{Yygc0Z^cRQpUfc)sKT==X1z zJjl+TobkZoeGh!!9-O*paVJ_X?ptx1M+_8|tmX3iK1bXGX693%jx(0|eQ#io__b%p zekFX7e?Jfmt5Ky}y`Z{YY1z@jPG`Jop>K1X&=;MXla%lGeR|uNGacH;+14Oez2#xg zqq&n^8TpX@^Ne?aaCKA7ru*((!wy1gR>MC`Z8poL&i9>@OV#8qX~@WLQBA$9!Jgpv zy?EOe>&>OJ{kJ1yjSth=p4&f*^~z_vZkrv(N7m<8sJ6-VmE3=WV;qdarKD zefapp;od-94%9$MqmY~2{%3B^!`_FdA=mf_>lJcT;OqUqh!J)Mhmq{}g^qx(fV4$| zd?Rq2_+lT!6$TX&>b$)$6Tdo-v+!Wy`EDi{)CuA<1w$Gt%hHWlJLQrpj}0ZyM+f4f z1agB4`GU;C4D!ukct><$bkll7USKnMthmFNccdc>5v;J~E<=k#5i?lRfM|dXG;_z@ zPH_ZJQwypgUWM=E4Ng4`Y!R|DARP+gk-_hVd?vn|pw4X8Ka>HV!GhC>N5f3vymEQ0 z68PrDr%s+cSdFAckCKOYoy3KRdT(Y7cuV; z6@hfj1&s#{9fjCQky}4pvN_XrwdfPj&`&WDgQ{DwK6z?(Mu>N0hRUsJvGv|gxjjSE zJW)`1v9d!BgmoU4j0I;kjpWJE>ZcMPjm{Mf>JAa&@a}%!;bFusaIMAqiZ%?B^wIBo zW|+xmhLp0jNXiJ593M!JB`X(1as;PMzmE<>;#Ky%iv z7m=>;n7yZ+nMU-11Z|L*zUWysqL{D>$P!V*;$fgQ3Xz~l{l2te74{KJPTI42aS1cq zord*%(r{Yrl1cQeg=lFh5cprUhh7M@*FMZ3&Vo}2TrC*RmgZV(bMkW<@;|_ey%2Ys z{?|Qm@;$22dt!(G2lvEn>;^YZ-lS4Sq%d~5V)__~2LcnT$+{60@jIJlke5OPb@$(& zW@0(S!F~ul*DiS9dxsvnk*%5ifY!|})Lq)8H{8&MMK=E!^=Y?K+4Eh1uMfn)Vw(Ss z`LA!pu06y%HsnW&oI>MXl&@U2DwW>tb?8|jSH^cIKdW1q1A0)Vh`u(&IE;7~qJPlq z&3bt~r>Ilo;DJX`&5r_`&5!6X=P^EbV1-n&O86|E#=D;wDwZRKv4|ALg{8S~d`J6W zs@o<2y%Mdj8EVDXfqbvKBuEK5j#k`XAkvQl9z(v1MsU6wJ=Oiv&@-h2r99U0-G(os z!@S{zD+;xo)-cr(+Ei8uI#k#ToKKbOaA9nY(#t0k7Qzn~Xs=j7-~1(5R4wN-fzF@f z_x<|p2Y$u7WulhnlB>7ho%SN2OiY&Qt@p1RSpT9php^4?s?p zn&u@s3j z1=^7<8!K2F5*pZAzwhL2zLu@@`;Om+2bPgLc}NPycV9TdLN3O?%_7C`n~f`{i=Bpb z0<((NP?DMv=f_p~eP0ej6AVg6_CvEO>R_uu{MM3CX#6tWfxfC64D?b3(9kp7fquI0 z0`)`RZDxuSzK31Xv&We?blnP|Fe}Q^;Ned1^84FZTT+hNIU(FLyD33njgV6w*3Bbz6Y*8-j^WCpUG!wAWY7*Sg)h%ouBaH}KwXIJ_DP=&=KMk#c_#X@COQ{mBUzwga~1%+&((=yjR5wcD54W)8wPP$LMCWR) zm#)p2tH;ofXI`k6L zOzRYOtgK*RZyn7Z?rk35A$)+7*O-1tMbq89yvp2jfy2mNGYpQbEKW$o3iJ=jDJ*S> zgOvlVwLeOR22kJAV-Q78Q5Pq;Fecx@s4v}wdVUChj6 z#3zbrlx{0#;9c@~ae{*d63ph}`IQ_}A1yuw%_7sgsd#2>Q006`^>+@_o$HEcHCY@f zuGge9U}F@JP4E>gxGes#RVa?F2VL~(H=ItPC9mG!lxB|$C#dRXv$Yh@m77s2k>)^w}w>Y7ILX; zCxupo9Z?^iCe(R%6zZ$Am6(;hu0m6N&~9iapIM6jrG!rlBUU^0g03>SsvBSRJ$aUv zJK?!`{Et0O9rV@M3HN(7)%_csiCVX!@*q4L!mCb1U#rh|9J7Dce5D=;3YGqZrSZi5a8E9;pR z@YMqzX&6_@R_WY^0i89XXBSYiYwUc7Glg|)B%STl;to$aXfJ1Cply656F*NzJ)h&z z2s`t1m4t<`9Br66+J^W1Y~eeC)<7)?K?~^lY&oR6=SF}B@!y`$RuKY?&h!7)f=2}4 zcUG|res54$s4Ll|UHzHwYpX)5!z!Umi&Rvtz)X&KUl3H-*Ex%-Vpsoq>|Xg277-CWBh3^Ns?zV&0%kV-p@KHyjfRHdR&aaT6iTPnvA@H z|Hi2iqD*8j>>DBU@F?JY^}=!(KH?`wd~-pWGh&%jCy#91-I1-s$mV0mqQo?m*yYA( z)+R#7sO{5Xo#Zv=u{uBIUIHojl(MM8Cd2_+#<7Rfma#{*ju$u3daI~l+vsCRip^Nf;agUfiLF{Uj#3oj8UnsqA>{%x9(Du zd(e@BmDuc7Rl|njc#Jo(aGduT))7sms)`|e_H#5}$!px^Qh)GC8RLaRb(0`DXX8yRK@BW=>hQ>Q7hB!#;;OC`UVvvn2Xwy^C$bAe zy?KRcf(BBJ<*?iL`+_8Pp}}P-WQ-}GDY@A>G5_*l9l+5cFR~L+~^~LEA#u#Ni+(-gPrajN{yaOQYrqA4CDmR0thQz91!Ul zee~=)D1+1ODDUtALEEm9K3IJtPoOkB|6XgFHgB>}MD)Bfe}%BZwE_5Ty^j1xgjV z3YjNa_-QHVGU|1|FLe;;->~Z=y>kI*)P|pG;Ll`-bXcgSvXH#qk(uOGQyrcpX5 z5)FBIvOwhQ^i3EhD@sKxSDQ3ZVe0fn3g~H% z)ZE8f_rdPrBWED>yH+4WLIZ6SynXA%e-;E%W7-IFlJ2?;tIEKc8~0BV=Lz;0Na`7H z-y-o%*vPC}*45YTtAp)|241Gh+D_jE*nDp)ng9d~pnVn5y%8DT7AfDx^`;Tu4n%<2 zi*c!d*1fCG?!&v!I^8@UEr1rjFIwaw_gA2n_lNjeMQkE)ib#^T#S=73-|@Sm+@kvw zOK$Mf%|*)E$r)FR0#8NCuR49N4DsGWQX~VOXRcDd_g(qkpL<@DBCXVp3E(Rd;dcce zy0_<(uBe6TzSjdxUh$hwT@T!1@bpgKHpDJ2Wr^wzfxcy?+*&1C+kH!kKIctceV@p> za24iC^&QaAW-d2Mm_!^q$@7&BZ z*`HBG+Wrs~qTP(HC3)~=B&mVIaiH#!^lUNo9FhVSd$mt|l5KVbEXw`?do!!J0#R2C zuH%k>`u;G~?tQ7@?}*b^?ie?pO|Z0ZCg5PR^MFv9as^gCu+A{TO28`WTT#kd?HC9A z@=HM1g9SdK+oVAfZqg6>Zc2af{vH12Y%E!trOBv%uri~lt>yt>{MLF;74Z!_cCr?- zrJus8-%bz&V2oq7KL@*I>jm}sZ0#jPV=}%9q!+hTyKQ{a1R!FnM@xr`zXY9i-NQ~l zRm4~OHxA{HsN7-+nhM$b3 zSX~e(8!pa5?caM0-W{+>PRXlr1!@ctE83mvkjrR$Q_9A`(~kVd)81@9RkT2UuPL6% zAKYoj0`%UIe{09O|KIKChIHe551!}xl`DB7UruX-0=s9tu!15}VeTTPOc!I`u`OlW zs2{6Lckip4Ea6!>br3-~zkx|R#@ zWmzGFZ)KChf3+6hSPQ>V!CNk66^w_>c9NUo&EISC_8smqLMlv%L;DINyt5I@g_qbF zBqyK}QOmu3dtiT+QAje`eMQi?(ONjYrilN*412>MST6)ngFAhmfnuSyX@_G4>{CUc3KT=>EJspOtE(Qat0D(jlx@w z8RFKvT4s{{lwAF5q16;y;xN8n*c*s8=)BoPJd*n63)^?#-uv5?G7dc1 z&nRgP$eJN`R}nYFnr4XqY&(VM53KI1lv6pU_J6hDRI$v_>fUiI10I{AM+JXNtp5Xq z!o3t{;|7-EO;lLFMkGU1O;HKnuV&j;@oC(MoEGRDbE@nrW$zSQ9@Q>-F~S=uMmv)Sb0EB`(J>teVNT~u|D>KAX!2S?nOT4e{Z`sU@S?=c#oQj(1 zK9<@@;9S zZ?aUo7I<~6(F6%bi`87S8<=J#oH@6Ig$#$NNAlX`U_tpp_QS5{56lp+bi5Vyc3!ya z_}WPE!tL(7AXv_~ISbAP0qa-`ZtnYL(#MKRA_Wc}KBd`^qQ%+V?;lugQ7`&CxYjv{ z#muFwwj{R}=2MS-Gnj*Rr9J;G;#L>t>YLJ@#|YjBi?kOzU{(4|{vRZ(lkZuht?gN( zAzO~6LKkev;J=y6%jbgcOm2>AC_f+eu#v2;Cx$VaI(!YVAxlD3r>kuwQx^9H{s%C) zzRGsu3otXmtHHW?-+}dt_{$#Pg~OAa^iJtB#IN4C8TB&0Oa%0&#eUX1L)_RAD@%>< z1C?dN*SoLNhVMd=WoC*mBi`Lc>w>0Jd5F4V>s?zTeP!#;iXJmm_WgJ&W=B zf_LvUETXYjZp6(ZkDxG3kY1?>iWG2W@;J=Q-c!)C2c5QPT`f zl%9o-axCnm{sp=??QEbFd$$z#Z>6}qrTG0ui`LDzEI=%sR=-Cwf zHy*Hux`Q)UMH`}=rLYMNWy;FyHQg+8H9K^O-DVZ9LHeRe4T0A8j(sC(s>^;)^2$u; zY7`cDFHD`7shXx5QqDOJYZxWI-?QET$BkmcG_oiVi5sgL!d;zo4(OI|_p@@@eM`yY0FQ z?;5(Jvx`_!&1$eyu&{9=ogN)Dd+x`6qyb*wR}T1DmH2%VVdwcT*N#GiCEBgF7~Bh> zw;)O8-$8$qMrvmL2gA$CdPqH z{G&4!BOzJFzC7(b;LXLoOoSN{z1*BTwbxSZa_mk-&2i%WQI}?rWMkFNTu2A0>``gD zYzDxyKRA`l|4MVLm9(Ml0x zKO3Cot%UU$EQRCcG*91mbceZtp1}7P%P5xpW};zjo67KJQHXL zCz5gtHFBPSytq4g@ag>byd}tszMH52k370B_-@|+zHj8#=<^T@f$Ag=EJC!Ro&4zI z4e)LXwg%7Jh23pg{~6a2DaU-$B@{B|SD;NECqyGw&3A@B8(x(*?$}>A&-OiZ7YrD6Yd-K&i_Gb1rrec?oO`=-NaxIa-$7Ig8hSPp_NzH5nJ(RaV*=_;VB9+FIo-`iWA1oFBcd4OYd`vm zfY+f&BHyehjC9r@Z8vhRwoMfIEM_PWU%-sjj#_k|m{Cc3Pk*}3@iW9EZ5?zZeS!`?3zG?}k;7W603 zY?aeB?Uzi2R{Uq{6wH*V)}RK<&IPW?K$bU)Oztx|czR!SpHaBsvq}+O%QI$I_kKbr z(238r2Hr3O5-#%AwrqyqHso9PiSM<1jrakUhU%gT4U}h;+s2wEiYwdP;NSYKjp(WN zLsp?(Q-v7xH#T)|iWOqScRFn@k}xU3S@v6RY;Hev(ak8M z)ZpmEtbdGFyHk(UGvRV7c@@QqW7`8c%<5B*z_&<_U#Ao|w7lzWP^o~R5R>#7d_l>2 zGA3zUKa;D0-iDAUtMY*el#AGIRyM_|_zQk@sFjJGkI1)!zPJ&&)_x}A)FVB-8aZri zEUmoeUb`iy#w~X>NO5u4J(6qi zD?--9!9s_hPI{2PNdT~68~Jv7${eB-@{Xu$!w&M1C( zh448Zn!C`;&EgUNg=RzoYFCKgbaAt2Oo%>a7`tXt4fJb>kP7bB44lzLNoq?eq!6E{ zaPWd%=U|i9SE~&#$q#qx7XOr{q$wJ zA(^UuEU+_?RT^+m7!9-Utx{%-nqgGX$xDsFdGJI{Rtm@Lp@Pbd=mo$oh;YRsCdl}% zUdL}>*d1}S%lC<_pSQWcMoV6^ zhkAl~qIsqK=B6f9_d)K0w8ykA=OMBbPpYCt9QIF4ch3 zw57U!S44anIJL6RgoECMXBDvwI4`})3C}bu-s`O^>PhE%<9B~8Ig{UnENHrwJwnmI zjtftCE#UqU*$NnY8(xg4QuNyvow#YUEwV4_W)x=d_j>W2A*XPz$%*gu;7eKEy926yr*Mb297dZXxT^i#SJUbS9WDZbhTn}Y`8a#=0i zsjrHtP7+OW3tNh*gA6wWxY=kjI=?wOHdB zbCkG~RYHevwXE%Wu{d{UPCj3uaed><8NMWWVSUNOUNd#}T>*NASB_$(ai=(z0waL| zCgmmLDz>xltA1#f;a!lseN5#l;dk4XqP}|v9vVE*XWpm+AFi&0?_gzzFLeM>4-mUK zcZU)5-X9U=*d{*jQ~|eEA7)1!Dr4BMJyX4`*}UDnLt(DjadpQsP*%WrU^>A6D|#j| zblu_8515~W%md{VX7dgzXMS!E;_2q%zsXvI|7Po2ubwG$hF1k8gnCTd$-3gXkuj)K zZ#JU*Qh{39;p>(bdpY@e8ssU=;ok77)suP4L`dLyF*KCpC{C&dbSYo_@6Ss>xr_A* zlWE6qc4$mWi+TIEJ6I2A1`?=wf)}mYj?z0wO2YxaKmqj6Q$_3L??bWF^x`vvkVpXq zo4u?=IePZh9jrNb2U~p#anacYI!n0R0+mLk)60Ls3~Pq|#0;Lxj4=eN@-tw^(~O#U zyTzririhiN9@o3q#i-phpV}Xv;99reBy!xk;@tgQ70H86KAKyMI;tw{3g|NZDW@K# z5n~b}tCPj!?M~=9Xg5p}7hPE*yy!LW}qC{;SnN_&-stAzERs(wl|%0E&y6@s52XO}Hcb6F~<)ky<7#TC~1M zKNUQddc7Y1Rg5`Wm=5&tMZq5qe0+Y>qG_Y&*UslIVpG|B6k?d-UmhmmOmkTBm~h5| z-;@dAx`NCC5z-jOe4y^n+3d;66^fK8mH`iAh9)NIuk|{CbdtMOZ0-L@Q#Qn86T;nF z_DjtIu5kS9E&Dso6IaBn&?MYwRir56uX&V5b+CCUXnekoF^5$mqA#>M!LJYbJ|7OM z<}Hd=MXe4v^;dk4_#<7aLUazryBn^*uB83BH0R1X%j^qSeVZQ*HRMQ*>Kiw(nhpZoh{{1D7b40G1 zqD}(>^LxfRL|93Hw8x2a{^rgdjQ6tz$K|LiJFWKKIA|-lR$OBTOz+*gy~2L1IlZ@F z2bCZ+ow5O=m2+grjCWs<92{dpi zHYWVw@f&URgaK`|S{v8aFON|;rn}3eSmOirjj#p*K(eK(8Q$5e9*|=7z7b_6=s^9wHi_CPT7xw$G88n7n_4r1k z3998d8ROh_iz5-Uf$q+`d-ub*TZ?#5{Z?gv&Z_k~lb65BYxXKUoBnKpt2FX1%CqWTb%t zQ&Zxz3*k%7D-_7(j-UD0;F4ijJ0+``3rxgFu zp_6y~Kz!u_+mP><%?e;2edyujQLS_&04aE(bwWcq?&ce4WT-8#HKUhI>+4rxPh!l+ zicVvVqF&qRI#{&2DQIT~y*c8z66LyrT_}Fmnbt(_*bR-cL4f@_R(?G&Xc*T+?ZT$0_BAGn;q;t|9~P$Xq;SJtG zm3^F>m-(Gk@i(1p_0>lxVweNC9#}82=iR}QiIK5n!WigXfE2)(G5@wZrFSvH-?7rn z#LUH9lo~n57vO0?Jxcc!OmIzbFmfcW-Gop9iui<;coKXUtloa#6@T|*^z1mqAAPu! znMU)Xa&5dTXy*iQS3hHyix0La<``%8dIEQS0BmGJ)Fs@8xnfVJ*`bI$FW7 zpJf21UZHh|>(i}ikm2qEPU}v6ns5kS?IA*5blCC~q)zL)Bt<$|+!N^x&SIyKw0CnC z(R()ddd?8Xb$tDm&isyAyym{ zv5N1lBj0VZM@@1cDEb!tGlgXlZ(xy_)D`08^BQ3BPdd#ipp0r~C_G=wBb~YYcYGl# z2~R@Eoo{%;fO_{MPRgjV{u-yWGG?rA$B)y-B3CnRBy1vJJytYzX7mH6Q? zXrO0*VAps^f`7GVH~O=yud8SG;%)9gj#AF~x`)y)_7K-!1{6ZNhlk|}q6a|__~*qL zh_lU_3_#OyuH?j(1H?;f#QQtUo8f~vnkqn6vL>k=}(_+!^A(!7)mjA-H)1M(Pg$qnC`4@vGv*76i5p7e&HLN?IS$M}&GNT=_6Bb#G&;(AkQhKWR^wGfE(iQAx{zUIVGA|$+NHLjVh*_y|-tR~i z4`1oq`~kEpjJa=9n&5@?xp{LsyoY)5VW}@KrHQG?al}t#!Fw5Q#RH9@cIwM^g@@u{ zlOM>lBUqirKyHwo?7HA^J8D7Gqm0s>Lwiym^eKpCWy;R;`rd~Hdfdd$zQZ?J^mrd? z*yu>WC|0)LiCu*qdq>dDeRUKixg0X3HR;L;pP)ycaX2Bl zK)lih(wTDZ&tb`G^5!{!S`9z>osK@o1xV40Q6{)~TJ;Oz3Bdvl zb{_25Q^fZmr=T4nsOc?9IHH8Lc*=IN*=ieR%(=fhGGH_YMvqD6TPMh)=e(;G?XOfs zUY74I*w?fSYv=;h&b-RLiny__rXn^1NjjE;-two+5U+L-9~bS04Bh$+G~5(& zc^7ER9q(iON4P5_l}wrOSS901mMrExpf%wUcoDV){zLoh3!CX0h=)nWc&}%5{n{99 z^AS*pdnDuN5sOGx)Ek*-3t?~^9t2O!kmU5;LC)*P&Kzqcv}4Tpmq=dog@eBI-ntMV z3dU97i@_#?LEnbMo13pl75~=umNavRQy{59hPxXW%FgYr4lBOqg+YA}6VxPWh_Vvd zpw7M}J|6xQY(*#J^(u$tomQD|CVTC-fsgWqKwm?J(lkP*cG4=co_K71x8uO# zR_K=EN(}CY1`qab2XDxlh*SRFH!z53zn~QMcdS6_O3WZ=8LNqV4CH@5cn0kS62mHr zSmRAg; zRi+`C6?kK^d;VhJ&bRmuwie3KuR%OfG!w8504IXgMFFaTu^8RwH%DN_Vk{Hzp0Evv z=4#mr#{A}HTAOM%UEMSl_0mq9BHCW3xAgm-06q~Hn;@sAitW_}q_4|5T&JrDDsp1C z)RxoNroHhM;EyL2OoosC9{le52BQdcD${$Ym=H5%N;QXcX?u%P&;mr1L;6xk`{s(} z?Huf5u!lgerL|}wWr~aN`{qJUbOQ2P_|98-FX(Wj&7c{WyYibO17>)~pD18cl;A69 zhtk5c<(O<#uw;u}WN!29@K@}}{g02cq3a^sY#az&CRAQdca%dH1;s10c2_aQf zX0CXxg=BUr#37qmMk%0faUY>o%oXi&-krM^bcIyK!^Vv6`fE$pjs5ZDA*IzBF%BNM zvLG60^cdwUfMt~`-hbs>w@%JkdPQA5H~Q0VUGVvCb#A4mi(0;Yj7vy&H(-C8(5(tHG=Gjebd}mFiXoqMV=ez>^CyUT*=Gnn z99AA$8wScKOH_3QzaR2mpyi=eVR&Qql{w-+y6CN_<;i&8&dxx7a8-z$KUdt^qN~=z z3nrwRJq#NwvjS13g3D}}Jyge0^!k^KzMomai0>on@Cx*b8YPV97K+DP)QB%-Jm+w2 z%3tRypD+f<(du@JRHFdOvV);{__7l;pyV)q`xu+Ry7`1ekNNTQkltik_!fiZXmb?& zPBYCxm6UdXTb=Q6?A65$Lp^=!mbR!>i-TM1;Y*@*4@GOe=W+IdUD?_;fp>q@t>YHJ zR%4ZLA^OnuV1{G|o4s7ZG9Vp)X8+)(H|sZ#aBW}QG-Rl}AKYA+wWdRh^Doe2_@b5Q zvBP1tp>m&X>HMkB!eCb(=(EiK=(9!tw?3OAUhdLX>#A7v8B-qUGrIRqzg_n|Ho{>| zOtNkj4GfU6O?)}^=W&RyAfQ&)h+>-U?naTwXt!@}{BQUjF8185ind z^)`BE3P#e$tv`OJfka5AMU9&fvAqOxiT2G4;F&pFOz+r@s3;nnPBa|VV1`N=gf~mJ zk9lqexEmKi6&VrXm}rNqzBKTTYtm_au7s^;9Ck$+`wUb?)F1aq?>M<4bwUQlyd!y4 zJ?tDonJskx9cwwQ*mFTq8I9_Ms%AOQnjus}LQJd4Nr@92kc|0#r(lh;Or|Ct7^KyM zF{O%sYE@t~t$~Fl{FDY89M!HHprkKI&hTC!7roH@Q8&vnv7aR!#QC4Q;q`;N{Jy>5 z&;u*omjicNnJWIXifA8- zqTJUqzTO&^RR)UJprw)%>!Qf&Ew6n!g1$vgXGh-U}MDp(wK{<=F+Ummx(pgNC!Fuqn^uKlMwL z^s@A>zR<F#1wc}T3j5l6O>@~mtX>@-a)pTxYOkFfPgf(8o~35)a*NS};oOKY&+-v`^&ek<15 z2^zO-^w0vihq8sG=pnX~d;1&cN z*z+$zVrsl#pm^=o(Rfdz=a5@^!MLAu4fXcy&fg!s*1*GWrrJ+_trEO9?LcS@6Fzb+ z?d7sD(t zute0t5)nIob-bXenj?OC#j-QygRC3v5e?lfli{n~s_n6}bHsZ(Y)#rKqp)t#1+BJc z5nEnAN1WItK$;)sjYmt)x3h>#uHYhodBG3r2JJU={8786Sr9oDY8wM2RMbOvab4iM zD>Yuc-JnjcdjQ;w4s|A@p1#hYJ9PMxQuwG4{v}yO&k+&U7+!XpVMp|U#5*lJBV;`Y zi!~WxB@Us^Q?-(z0M_Iu=O7MVn!r`^RaxTNHm_dbt+GP-cBb4f*V`;Ro4GqZ zQw`o_ij}PSS3_E!1-^@}GZ(8bP#PrPh!;S8*4U;(f2pbev3nW?W%V4$6A1U{g@HCH zX0H0RCGE9FugCYXKtRFqH8NH*%eRTeC=bc*V>Onc@UODF%of_)5eIiEX zUhu2If*SnknJd#|d(=7NlUJsD^MRAwZ@ij);SlVlOUTpny6=g>8jKFpv+Lw?d=-ax zdZ2}7Fl(A4>O0k5vR3t%~XuvB|>izTfmIs|_hN#q#WU~Y$^B(tDs&MfiajP z5luGk-)J(HQPG$v)~+D`lD_n^>&KY|F$zL1Gh;v6SPJ>%3^!w0>|uH|>Umfv2Yeg+ z#5dlDHQXrvu7ed=>q0ll0J8dzB!m8Q8pS#7gd>nDOZd{nsCKdh0QcQvWPg?OZJtpK z1u6hZ@ao&fdC3yb0g6dsvWo_AiYNQZ=OJ zL>p+uFWW4zEhLm=Mbd;_fmAhYY~<@_?p(8w29y1_l(9hk$LspWMZi9K!S$v+%=71G zxOg=zhWVZtb_&Ld-q!9*Yl>>x{S3+CcJI(*1~F6i)*X_GV0;I%5p#?o+6!%lX? z(hCs$v3R$|@XI>a^qLfAJ>?2$Bqqpv7Z8Pk&KD=l7dN*AezRMtCG+r(j5iD;ndT_z z_4wy#RUIcp04d^{?=-mMc+6trnHPxL-@uNP4r#tKcnbW(rbj}mt~nRntx#@|6z5)8 ztixq)xg8Y;ao^-`rk*&QK-| z@(k%GkwdfP|LZ@ME0dl}22zbZ&~H562>iV3=#mqXbJHH_xmBb?W~TfcGMzBxlM^@~ z-%NafO=YyY#D34(ov#h(jR&IFZ7(2HRufyUsNxeyw-gna{}Qz#^sK%yV43)1^M5Nf zWwaD@d#FKG1#h4Ptnjb@R8NFt>y1b`W?$=`1*Du2^D%q2do0cxamI*;or;#zH)kN) zeXVn^*Vg-cIrWg!*82yX*~HgiPi*T|;eJMZQ7)T~vgOWwNL3>>8CYs#@Jl$GGrgy8 z3cFUhLs0uzq{X{uUbOX&!`VG3H6FiDdXjP91e{HiaeJb0227UTX#D=l6N|h_I9rI6 z$@u-HC&`PLOV+o*V=z-TcpC?-De2hNuUXlu5@~l_|95m=A?;3^Gg>Y=<;Hi71IZ~f z@0Kcw`)0IMNt*d?>Yli-M^pEt8SbV&ANR#*>hozKH2W))vHCz?RT+nQz`~=mZ{&~P zHA;^rr{w(pJHmgfzd5)y^uk+6dG9;;jJ{2Je=ELTn=jihd-N$tUKInhpJ)HeH*WJS z_6NT4|NgRV@VvhB{mUeE(t)}Rk>#B@!%m4=}e8Yqw<*&XBE9FUvrn{tYE4N%vsy-F8tr2J5DGl9p%G5B2pj z36tS1N99Y$G)PaZVs9QR;JXojtn?#i;)D~16ZNqFU9~)>MtZ`2O`}ezkse=FBW=NK zEj4i+44zSH0yY^mX7H}{*W|Z7u1HWrzMGg7(8TBw%j!>m0xCabfYZV>pi3mn!k;0kVKpiA^$3trEAwHip(amAGf% zW2tOqK!2g5?y;n1F+cl(!JWVvjUGsb&i-sn|Wz zY&Hn>9bKZw3ZN05uZt2U3hWe}=tm^tAc21`4i-MxsbA5FI_b56NUJj?1YW5TRwfo6 ztFQ+d3p;j`5F`+Gt4{odL{=aSqsW{9uRTH!W3Wa}6|>GT&8e_e)Hjmfu;`DIBcRfH z(c!!2k20PTcvX>Nv7{5_Hy-{Fqz6s|7f!TL3a!fNQ^njff%TcZmcMU?ju4!Edp&D$ z;*4)8$*2C@`T?zX$brU*(kCs z0+QlBc|*El2`mvHprXu&av;}aYop>k%w`RP zrrHA=if|!eKUt-18zNNW$%FfQ3H!++{83=0-Gc~44|>V+$>vtIoaxbo-4CQceOQ)f z5mFb1sc>Zjn#!3TYuI8>6!=o6EKmnm>Gv%KW)$$^(*1}!*aq8TIj6_(+ck10edkC5 zQSjh(1F}1=G6CZx5%wUnr6`~TZ5|0AYVct{dd7NxAx$%qG+<1y-xrO#*~+;{AzeP5 zjWYrXqVkUq(pnKT#Lm(6XmqOC?N}#Xx4(8VpdAYI$WggRs3!t_5(0S%^++gsBrNYv ze|$ffez!la4mJq&p!yljLtf*o`LMdx%=)=oKWi2GVc{%=+lFWX)>)aJ@m{Wyo_}tz z829>p?8vekj16&?7`hs~9Z0=(JCLeilK<`Pl^*J|nn8-p%X@)_bUQ(cV(z^E51tsj z9o14k$X6B%f)pp$d2o>GqN`xJAAn;zI88Dz%F(N523626Qgn!*9!-$0N2SYm99?{D zv_Ez=a=`E54=XFQ;ENR%?Atm-TTs_AXaApb#K!c@gLSk5sj-7@28W^#H8|G7x0?S% zld@xRvf%R=9P=`*Im(m&J&!S4b52MFvqN0@&}%49{V|`3)#pW;v|^S-YnWp;V)#Pe zctSciH@MkmPDfhs?DSh4ej{h&EAS^I&FmAB4#&@M9f|ABvu(Gg;ny*m&*0aMYi@RM z^Wd~e(@x`znM#rEy?v!UjdpF@X(@CzJKLbTd5M=(pX*_~K~pJiB;~AC_FoR9Z|foS zwwq(wdwArO&1qBiT?)dkF$F%zX*ekUP-M8y6_vqy30JvVeGb<^G{U#~dlRkXk?grX zMvqkr>vm*PtSbY)Pbib5KWoO>1uCDUyIhhF3_W}F=IY0*fLVLKn`1wgoO=D)l6-w* zHjpWo+}gF>kf#w}0p+s})C^r~#FubYaQCVdSKIGi6~l5gK*3#yM)V@0KGXA^`L~U!jEicLcyq<92T|mM|8=CF? z%=Y848gWJQanL+6*96|EV2SP4`G}*?Xpr3+d6|O80v!Si!{wDsvShaHv2&hPh83k) z(NjWUT|w=OJHs=Y#?R_0J_YG?K#MdJE^G*VxgtT=#+cgs(r+@;Lox@}y&{z&e$kP5 zuJx_>&{o!479Zs1fSekNxRAitgl$wP@{GcjzTR7kxoNYm!IF&Xw}K)pwKJyB%!}(X z`kgC6EofuEZ80-7E+fWu#KN||Wzn>fHCm`e(E{8VSfhnPYo|y~OSlFLRV(mbs2-v$ zCnp6Jlu2`vQeZbVKOLyENeb6`dr-j`T&E>P6wo_aL3>3bwokBig)0W>L2KS+rWTl7 ze+A`WwQ0oTO=OWOW|a%O^Ff7fvGvYd$(Z-m9RSyONE&bD!R;Jec>vZ__&)GWv}M%X zw54YvVgt*=@_PzjK{1q$DOgAv(tx&DlaJKMqYkZDIfy7hNhQz$9aGS^1qUFu4Sy_^ zDy%NDHQ_z9hP*kr;2ZhNn~{@BU$!RS1&ZLPL+O6==DAfX5sQIi;ZKM9Hw_a02_u?| zXUn4k_Zd@A$7@9ImMukJ|8Ps&pYw~F{6CD=@VlGmRiD3#sP!yr z@%%r*;pLO*lH!CQ7ujwc88G2(ren{Al>yG?z}v7?0Sg21Nt^}h)QS(| znUK$TC=c4MvQh_)1LWf^KOegD&DP!Ry$42nPb;n%2#mX$EdlN)U^!FJxI2FmIBBOe zIowI}2634CV8a&~j@5||vYkhK)9Y4Rvv_c$B_gYgaOtu7nZXN?{UngPKt=d{+JT8p zHK2YpV$^M{IItr(v%BKrns;IKDI;Di4%jp}ccT9(!eB{0@qJW&M3!YyP4nfNu1Qo6 zX-YL>--k}=Cd!jF?PRoa0cJdLlq3l&0kt(@S3azVpTvkD%Tcws-)|{23MmC7)AjqF zf{d6oi;WT6BM=`8D2rS|4mik z*@k(f8Xc>M6(*E{W0k)=MqLWxiiB~nV!mw^-rlSg+tKHNx$_G2i1UOSn}L3M`v|_i zQOMt}?9s8xo-w?#ClvQo_-PDWb=BZqzQDXD-PRGwl+^tM{kJ@cFAM8E;#Pq=h8FTX z=e59(lSfObv|@lHgeCdwcLljL;*1XrK&+*HF3D$&71Hz8paMECk)Ees#Hu;6f-LWu z8QYw^%Z<@Z8KRN@ z82SImXJ-7|&B9-t^rzGtr=>wF^;{)vNdu!{>@XXg0`H}#`YN!? z?!g-w5Gze1dN8+-&$ltG<%G1G<2(z^Cm{PNfP8@XkH6N(6utoMgj>3%e^Yu2(vj2H zAH>ETnbPh?UU|;HPSO2ws`ek_6!p>o$r%d|meCW)~d-AUt*c6Qg zHg~a-ht`0<&M(P_4PW|%s1l?F&ee&C%#;cp@|5$)p&CgpMba)hCqFHqpvB#T^Ncxq`j7c6t-i!E> zKVZj6XZF_{@}5W{TId^Cb7;iH199*lpiyRoX7-m{z?R|=JZKC|8Z@&U{s&}I&kk|1 zAJqqZw1IOBq!cE0tGFJs?J0Ps7UxF`pBdmM!_vERi}2>~SyCro(5!%bndXiaBj%d% zZ>8l@{G3ckQr73`EXvlO9f$-i%z9W;jQ54o?)pfeS+efeENb`O{KxXlGt{2@4~!L! z;KC4L`Du&^Z`pvGpJ4DR7C}cpXDdWfv1Cz_kR)gCh$=f$^Y>4%$<9303kt` zBZQCu=Higc$pnTYY9M$mxS9a&25>PXfT#!)E&;DVNH_wB2rLj$5{L^ZCW@}dx-J0^ z4$)CrkFc(jkj&F_|G(AGBw=@dpZERfkgBe}o<6FptE;OEo{;4ZbKy(J2iVld=YRJj`>H-2it#+5w5Y~s`dCw{^V4bqxiYgWy$Ni#&Y+mkBzqVhvkn@B~~ZZ;mou; zxsJR}jVLwSX4{TWxexk*NQEfs#0qId+ z3_raUnwMhioLit8r_0b>q8o#W>M(7XIzml%^vkC7!%u~u7QZU?y;4lmomZwMK!RIa zR@nI*IE@I34AJ{F#H9z>#x*F@)gjIKWq5LjpH`eACJ$Gh7jD1ryf9+cwTr`(&a1vo z9v*Z4+2Mt)c&Tl;`TW7IUCWes-*L*NLhPXE#f&k<)1fuGZM87m(n>txx;G#A)y3nA zVL3dr4`$uC^Z8D@lJLij@Lv}{t~kpf!VhZ3RaN@XuU}nsdGQu&+WFg7PdIVq4>V5S zb&FVc>6}P}eZUz%xW4J~V#@m@U|0eyApZmkwJ=!ceBB)hU6rWjw?Nc%#-&p8+jDBn z4F2BD+C}kANekhhF*|8)6{DNGg0skmI?2iq0-lPHG=!ue zWN}Z32_dP_ThjWgF@;;w@eby&EZPSIBpYg#v@m%wbhzzGZ>+igG=;kS#H(p9@ya6X zC9-vR8&X7`E=Jfbejr6`o~ zmT|mxe%!Id+O`lc0U~riPqhQ*ZsK_pK9Vj!TzrqfOOV|UgWgmr?P05d-*URFI z4>Z5pCCrL1Zc(*F9!H1{A^W<78M@-KDbrlbatd(r8Btu=nXA}=JBlKFb_H`3UZn#2 ziM&GR$)#JpolcckZ!%65yh^i>p}u-0Ud(PvkGhtesB_G=UI134FS5?gR$WnczoKg5LMcX6V7tbdq;Y(Ws(|CZ2X zNH&>q>EE^%l+Md9D2^z7C_j>WNWwd=!d*efUzCCbZ+PAB^6`OsB!i^BlCCk+mcW0YZfKi;ugNkIaN>(dt=|3jrJ}QbMPu{wrsVOBrvRvI8)Wrnax({7BXR}_#W;qi>7r<4GB$? zMVfd$?&p!5NW2^JS`cS0(4PgQbHRC!^=;5}-BvC-(68m_R}=9h(oKvyLHzj#p69F; z6_}~G>l9C~#wj45(QP5Z;~||(0li}zdo+7dgAyK+UR?w$OhbR@S%`BeFOtP3y(mRG z)sM##PkV)HNRlkN1w!^v{&E{}G}8HNo!VxyO05E)*fB+i)xWPmdR8fa1J@2J4wFAH z3sb$Y1g9JWZQ(CpW5cR0OLM^Skj_ef#k(Q2L z()eidFBflbczR&RL-U1%;o7);>vwa>u^BQ2Q8;h zx^Wg$eA1ngI}ZP*=4KSr>*Ci1(vQ6l{g2RKM|)D+egy544*jdcdt!13JYfA-$ax+T z%VSZR&v6H`Jf1Y;y0bzS)*+*vEyMW=o$hVSh2(&JAN+=HO@y}v8WA3UG|pb-Fai3q z2!uHi=ERBlrsLYJ(YtW3Gd;={vp4o-dKH#V-!DrmSX0*{s|9CnWg1ScjDUp7NI-_w zQ_m|d6+vpqgQl?3yay-WcU7JSycw|IR8^{R`n`dNTPklL{5c-pX}5H|$U{d~x+!H2 z#rE3uh`ox#VU;aTMWv-i(D$JAr*iUPdF=J?)JcS)~K#K8v&d<%)jS=CEbsL*%GJ%^sVhTUK zj!n(p#wIIZOPMWHZDTeC`Sjn$rXa)`rvUT_pnQ`O&{T!0Mh!iGKzf~J7Wd{jgmT0S zyr8^FuPRn=Kq2{u@AiF3u2nk@vMDk9}%xB zDB_$DJD4zFML9%{h9re@D_=-{(In1eI^30jA|M+ite{5m@IkIIB@;F9!vcu~^U zt%H_lJiaL+m(wPYMSv5UrG%_=H--3|;t`NGwMTF#8h=T@5s*G%6qaT4OCJS>5_P8^ ze)Cd7Vebb9g~HwrknPdenbll!$t(^7b}4gCgLdci0gCkSORy?z+=2Z?w+%k=EN+3o zUm~{Ld{!vR47$d=ao}(%)bBcn*Vnsp!V$7!ID)^3n9>4sCBraQS zVJG#*20QyPNp#@fu@~D#CG;)W(Oplsvwx1IH8paRa;KtBu|>5L=L|blTQob>TLhf4 zkk=c%Wq`A0r*cKk=?0wpsxOIVygoQiUM)$Zpj-j}lV&9(eEM$Bc? z*ph!Pv1;*JYc4cAv;&a;iw{9|$W+RWb?UmP{I*K7(hk1``CH)<3R00l>=N=sSRPCh zs=Vz^;z6(B0+m`;KJK!#X~m+CrGoU13Lbe5?E_-+*85nXk&aB6bA z2rm_)xypO<=G{}p9Q<{zHj0__mim?88r!s~)9$H)6eniZdYzmSls*eq+9pq3ZR`yf zp+h+rTy3=5^oF4HPB6_rF+?{wS6d97Wx~ELHsj7QVj9XaP)?NMXz+05$p4AAqIl4M z#j6eeTsiE2;z7IhU-8xigT}Nq;i$ngs7vXZbU-U0TMV2E`;U24+kIW0O!`7G6W_?| z5|sWJ>{p<%ReL)-4|K8leF|d6i^EXM6bdOGuo~;}{lSAwvF{*G4G-c*-|dx)D-W+B zi&ddH_=sK={D)QuHV;$=F&2Z5+@}l%4}}F+TXn%fqoad&{<1t6yeZ;;_@K0#NK(8$ zBOcOCdr3elfecR`q-AV2YhsE~g`KOd$qM+^u~<5uT@sKA5vuA5wRB|X#an3g4@lNi zWlfRvUTn$_q8)eQYD?7ML!)6)Zs{1CXED7h%JD{=icnClmJTn{;yr{@f6K>vfq0Li ztjXe97E4+|QCWz(1*AlF17%xW3t|iTy}1?navqVVM3cTL9V!2eG8Tuyh5iS@%4qZhve_}N~Z=iYQndMX{SaC8c{q(2zKEv`Fa z1vmKkQ8WhwTvEUoG+8@A6cZ3vE|HtO);Tg&Du zJ6GrXrIo>(Jgfm>bl-3V!piZDF{TW}9FICI!b==eaTAlU!cHgRtU{b(gl_6z=xV8e zl{wxh>}}CmpiB>k)jTK`*OO@HV0k!VVBAgdOOu+r`(AA`E2;0%B53z9I1#X$eh@7k zZnRq#uvgLdoI2N!*EeA^2CvkXjtQud37F3GgCJwc-8A&6UrGQ*rBZAf0e&fhx6g~% zbEcK4pwqa`rZrU{&Oc)JFoS&$OR4fpZs@LcCa*xDe!S7a+r)Jdbr;Z1)FwX%GL-Z^ z6lO;olp*XJq)Iduwta-Jzld~S0w<^#VbkK}@BQ>0>J=J+g`Jy9R9J`3Ay#2$C4F}} zy_Kv-9Z$bgMp~;(s|mXLQQ{p6ub6fBMztAE2f^LMoH=?+#{(r6SFpUUk@9#YP}sRo zS?%rOG|KO9A*%e%TaaIbA_3v6tr!ok2XNB~{U4yVdB7Mny~=HG{L(Xs2Y)JPl?Yq^ z)70KtQ#kCMX|y+>AN~~3nke_$l6a*5LtsNgn;Q48qAVS6gX;Ax48H)}((zW_g($h? z_A}Ta4IP7hRf5gXYH?kPja%WDe#9w_#dSG$E?@_Tuf*;Le1*ejjNb$PoWpM!O;7rz z&p7ppxc}~#sysrcv$!SJVTa9TUM51G^$@R71pzwLu~YL7ee0(R&RP zuPF~Ux#&~Bbjn}95hq}6np6ro(I}U63=-Kdu;uuKxDM{>k-bz2a_a-RCmuUci|f%? zDt)J42b@OVqZo%{=>!pPeP^&%|avH$Le_5{a6TjBixe8*aR5#HD2U$-VNh;%XjJuESkzOgb-VVWcO zB@Mn`#%VMMeb$cHSi#g>lsJl$-hTNg@qFQ=tp@5cSJ6mCDR z+*)N41}E9kqa9bkC3e`NYhr5jHGX)mBhI>(mp2CRld)?!ob4WJi#sY?!W0Azp?^&~@|S4AgS1FEk2}7x+J?%B$fC5o5cDO5F5Mpwc~V+(Hb74-w3C zF9rOp+ScQ;RAssT%E zlz)t8y)VYICeS(Ac~#8b+8CY=O~Ig_T9vpBA(&<{RSa}KlRT};I?WB6CT60dOPCuM zp}es{BbeiG&YVymyH%_<*!moeua7-)jLj$xfDfHzcM0JIipIJm@_jbPnwX)zbe7G? zJeR2KdbZ*)JWIgOoohw0(AbY_+gAjFLDCfx*M?oMyKE#pfLu$SUf3C5qRsfc`C{V5 z+wi{iLw@P^%;L(5rT0z!(gT3AW3?Qf$<$sQdpy6e?Qon1b0@yU0DDKjG=rUqrPj%c zC2Sg7mVcDv*}%!B)Gyt63V$nw=EIlhorfS^^|rVUay~GGDKHZ39H;VL@SZ3&W(?qC zndFInjHDR3{8)x@VvUEkk|Z69z1)kCxzroWX3`8U1AT!_hg7)V8{89$MRwKKEu?cQAF0MD zy&j|z*Rcw98fvf)uhSmLJHVE5Y$s^1#U5bGIkpwFD?w||1GWs< zN{&4PtN^*J;@EOvcLB3=>~Uas16#+jQj{l1vb4I93Ee)M|&h>njypW&CIZCkJGtRZ-4uw+k^kv z-!-@+-P_+jX%PPs>Te%r@PGIBD$jrR_j1qwcYi;{N7JqS?V&jx>hDfIzi;jD8;~yk zdR#n)J}Op0-$pl@;I-qXze8)zuQr$`SJ$$Sa`S5PPbZkIn308@Gb-|qOu~0RAGGig zyIIE91#Pg>UX2sc@|<}M+5+*2Se=0O(qdHT%<5`89~Vo4G;)OI*$&ceZ#b^0H#5a; z@(7d15cE;Jb*XJ<2P?qE79a#KECw~lWgD;S7P>n|<7peK=o6H#LY_RymJX(I<-_ad zge@OTD?ly}a%>&2 zyMWE)*al#C1DnpVjVNIZO33HfW?**!8y`5yUK~v8r55|8F&3Yc^A61~d2Y$0>KIGV z)9fmyS!bXx{Wiec2=O)@S7R1xF$*I9_G{W(lq&RW z818S1)#~j*ye$@12kTSkAjL73XqX)~C*o@3F*YDmS9hUt4&DHWQEI@GlMKh$K^Ahzj?AqK+M{qd7`XI?QkW%?BEXl2_%X2x)ud1&`C5yy$Xm1vSlQVip_G9q5 zeHB!T2wsa@Ygp`$!2Q}S;hWT3)mx)BMFpjYgL;f7$TWzn>2fR=t5vmlTNcs{_EGwv zG?#O@LnV2TJV-%5S)Kd8^L zLT3cDwan#f&sr)4Qk&O2%WV|n0sjX?RzY)^J zd`2USc(xfMO&Cm)zyiAKTN9K{`_yR73u<|P;FE4}ya;;)3V93T`FqF{3v6n{twW2# zTO3-w6O9cuA%@JfxWGn zPCP{1%2d}wI$4s}@mIY66p)tV1+W76#yRz<)`l}O^9gu1-)no*roQo+Vk=X&^kEYn zV$MBncRjq7DO!qF0GfDDn>Eg!q23D3W5$oIFZ>)PEP%cMBNlTa&oAeZgxacayr7Fd# z_02eNyvBX+e3fl+gI}`x0q0se{+zcDH*16V`npD+bObut^RO8s3&LmZ^k$K{UgP{j zz=*!c;y0+sqDOJ z)QtuTBm5I@4a-W+7iw7cAFej;O|DBy=DMGF3yttrjGZCD3Rr~@95hjz48lx=uK|Aw zRtA#9Xcuq*dodapKD=BmbQVu}11AA{?H24wC?)Y_RZwq&{=YB*wmEX>s|a;tKP?nd zcw|rbXoUZYaQpue{#`)DbI~C-bO6xR7IyAJ{4WAZURGh}OTa!0`~^AcFt6z4TdKk0 zJi!G1@1>Hk+iMLUYNfO={QR9n)k`1ko+d4=C@2q*U zHP85FC&^=Fn~uXL5N0HNB=Ff7Z&FulsVhg9{0@B6!Q6V3TlN$m__)S5^ALFwX=*oED9i@AuC2W~HDUO6RxOL0;-# z@bE+Z3x59)$vq>ew(`D-ueQJWD-_gDcaRpSoU~p(>7Ra*nE2j`$GPUO?}=lFrf4PN zT=WmYsF!UR-*3hqulb%9rBH+)oy_({y9h%kK<=YnL+6s%J1iX!S?lXnCL1NI0k4 z=MsLD)0fSpvI*bc6JIDId>3$8S0->e?f*mhmlJ(+4^HVHgTHQ}h{}rxZ6(j^Zj>z) zMW4>WO#%vCg6|agcT&DSX#qGN)seJ>cB@Y+;p-TUfZv6rN}`g)axb+Ib`^w^JagB7 zwb-Ova4yC0@|V)LS!p!p_R_hmH0+lANRmncF4s(!f(CG0{$A3EmO&1R17D@_hj&(C z??rk{lDf1giC}7H0kb8D8JW@3ZW!Af?`}7r^xG}CeXdXXiDqz5ugN7{!@ac72tkZ5 zvGeZL)?)tq27%X+E{$sbA$Ha>Mzv|7xFJ0=wcDv%aB8>Xw2QaO@f(02?#Wy3k$tF* z2>C$P3Dv$Ml0Q}4qEocSPSco_4&_i)Ys|D5jQKsjC`ZX@k|A)~iJaE@ATt8eK|_lE z=h)~H*zu$N<*zD#TWD^3M=7}Qll78xbM@`{)$HuOVW!D#8tlURP4h`*atn1_&70B@ z%=St5hw!gM_&p&!JcQeTTRI{*mfvwe>60e#kjS18x%_OD|2F1}I4u(OpYZkt)Pv-! zVFlHA&mqS47;eiL_-&cNHsuFo>p2Xzp2-`-Udynj6#U<`40~aNh_^7pUW+pfn5N4UU9QaaTcs*mJ zPg=!H!(FZY;0rK-6NF4#4D1ac+Xm^?_{h+`jd(7rY=ceSoA~{Vz4|@ZLGpq}1%YD2 zpBZA$gUyAo-H4Mw#T%63iswsq7(Um=V$Izgti^3NSiUK7nky>3;>@@(yn=n-3rvqY z4dju*jGGd%GhX<49V~2GJ^Xc4_y@f?rH?Ho6(@G^H}_rn{rTa$A~92*S~5NVO>c*5 zlxjXawg_Q3RVb?kzRUKJZJ5IX$<8m$^uuOv*r(0MC;jz?PPZ^$`MGQSlR z)`j?Kcqi_aE_+E4bnC(RUGSxsWZQ`o$Ov2bG=pt3pm5uB9H-jWsgJ?0d|ecBK6;Er zX9lDy|7!4d0eYZ{rZsKf!y4-Q3bif8@L>KVmjP#XH=TlNzM20`ztn8OD<{-G@A^c% z%C5eeq`Z(Mw~X46IDK}0w>_CqcR_U_l41-{UQfCnFXqnIs~!5g9?F;D`PS>I>yhFJ z9lV8DT%X5!`N@gJ^<`|BLop(phkk+3;rtxrt5_2}kPiv2JS#d$U&Zoc$g&2K(9{mQ zg7l2oK@`&&2zb2b>479!(Hymw_@u`@82c4_tgs)RaI7(d??65(A&o2eKWus}9eEtf z2N(Gr-aCtI7KbQ?gby~@QX$pNA}(uHI4m7^me8KWCr$B)hOck_$wetAm3XDrfH*-s zKgRmw`B9JtMB{W?GvQ6{F?azcKW#&%k;HMAyQMKL?RiL8q~(cHtz(Pvi-iPZ00)}j z)}Xeh-GP0Pkx^r zo*D0m=P5H0M(JXK$+2U4Qbyoz%VFdZiSpF&ocWqK2L1kUAGMG%P%RYpR|`q_DFCm) z-`kVa!UKSJ16JV&c?kC}QZ%}Tt5N{>*cfye`_joaNKBV+lV!ImF+bPhrH14NvcOh5 z?*&)%NxxwC=7%hhor+x++N@!wR~j7<;Pnq**&vP-C%PJi5$&z>&A-Ra^ZoceSS_}} z`;|DDP7^4HFWBwevP110;gjuL<#+QQNLn>ukY|G%CwR(2mv6}i>{m2tnvtD$rE{V;bOi)f;<6G9wYX$@D!@p&_?diCCA0}vxIp_~Lw?(qV<}zmarNcNs zoCZ%#fh8oxg|&%do+|~ldI`0fdO~lUYkuM9aLCHwdPe97Veg{bhmnALL}~~0WQM_b zZ&5B&x~9kJvZI3hJ;L$>dhDD~c{!o-vQSWlEo6$&q_tZyWM-NYoJ}JR#8P?t^Y&YA4A!&F!E^<0~X!J=s?|8_eLba;PJ`Znd zRBJ=&t~V0Z?XeI0t(A6tR7TlVrI1iSa>~F`VX)Q_SCC*7z3MEI(xU?6$R=x7t1uX= zQYbtiDG(Y_V1Qr!J=U8S$<~f`mE`j-rLQanRKRD!%D*awMEstA5BCW0m#^Q&;^0!_ z23B>S3f$n|zWvw_Y{j{q7jLL20B_^)_r8UIYdQS2ZwTNW9RAW*3wRfY&--=)-p%1p zd`|-2%i;HZy8-Xx@H@Vj0q^JVDc?cB2RPj5+XMIzhhOvU1$>yphkSK_k8*gQ&uKcu zUQ^pK(n^h9=#!r`Vy0uC;^q3}QX}oOEahJ5pU`|7Z2OJz_=;~iT*~3g*q7`_PiG+f zBH&WMl=|;M3*sN-aX!Qz&|s_N@VhuW=?;Gj@hgowURo1}ao$~CjMT3K+ZoFBFyOEd zyq}l6ljpRXhnMlxwLH9*hgTt-&QPdEo4MXf4qwN^qj~&QLDF-`;VZCazXSfJFwzd# zG1n_Sj+nKf92OAFnsb##tXkP#sf3rbo0l{PvUu5C1719&R=F23Z|Ch*R^*lL2KG3| z1YkB^o}9`8%Aip0V|i=H;ki7{AfDHVpdIylnZs#_KL+usRZYAlD2LrQ&p`{?aJeq{I)V3$Od)-8h*Iu_PZ%myru^DNu_Miod|%#8`xdl} zP>n7JsGsE;T}1d;qda>44tQ_qD?bE0lEZ_89fNZ;o?V z9u-G9O#5c9bb!MO4)5hKouqoD9USIgZuLrAdN2WBv>BKkv8ar7fjt=8-7WM?Z#=Zu z@&JtolGrDJ>mLm)QqT&}YkwivdoSuu+75B>Zp`k$y)?Uno&%Uo0-sH856wOWhi`gl zR;oDstA}QyhQmL3X!hwi{GCUE*%z+fje5}t%0Zom$Rh}CJ`7lPPp=K`!Kgn50y_|D z-9+je^z|y<*RcVbrw2G3K@=d2@qojrl^`>EVIL0-d=IAn4;tMf?WNI9ywvFAv#A|0)&LIQ;Ndhz$ZEzb{qQ!~ z7-9y@P}!b6PNz$x`+Z#Dm!9;JrgX2J&W8;Ad=%)q-OY-4erE_PQVK1mDXTwB@ROH zO03J>;mfgZT0-GvzC%6X3w^Kj!1H~XJca^2{;=bsd+kC{HG9F~noO`^-CIHrR_-%F&a9<9;$sPxs$l>GccECv-KFWpw9>C!P zEF17Z4)0~F02?^GgN*@f;_y~x2b{v;=UFA-R1R-o69K1j*v^InPUrAbtUusk9A3&& z0gvGDVm1hHCWlMeO2FA1p39yA9LM2@n7Zpwi7M+LO8^e5KaAFZ)Wi<5i5&O%>6^x@ zspqKGz0w}YpJ-Lgq}$QvwO-<(*qg!U4DNpLJhR!$fMsqxjO_s|bKq1~2UzC72Atm? zyoCdoV+;<#np!rO`eYHXY+7MCM&ncF$Haku59|Q^dgh?i2k0Chd_v~HGrYYVcsfzQ zk7P`5(V*O9{h%fzCflNp&WWR?S9mbIPJH* zjb%=|17ZC`?XZ>CL*|>$Q%clb=CtcQy_|M6QVa^Ec#_vP9z579Rd@zL8l~FGoOaO} zZZDKyhy5De&J>K9rc&Gu`ReAqH!ZH^u?CDrvO9y+;rT^79Iqr=Tz`lybV=n?UF+k$ z(gu`cas3hJjs4O7t38Vwg!G3U*NB+)otMqs~V7%QgtqCq~h`OOu zM&jf#8Z|YT|C3Hut8{7@#A~ZwNssoG_4JQI8xlsPL3=GrXbNDYMb(0TdL=K;iL;HX zOiv45>5O}kHioy`B5?Tby0#&P#r3DyJ57m*|ARZ3YxacZOVH~-QaJ z$3GAZ)9%^uK&@4EUd)WaYf*e}c|+7so^DCXX8N*8(;v^zX0gTj(--5f-fo>vc0hot zEYndF7QgS#0=-G?4Rhx}GxsXi*+_V8_DYYrX)F-#mHyzS@h!u}Zqh5u@N75DA{oBd z9gN2)#)u=lxzU9YFx~xTqrp~g9A~5R>%z95$Dk+NgP^@M*p_2IE{FbdhgTYj&`tR6 z3S)jKv~8?cN=N8swBAx<0T1;`M#NcWoQ2j6#(AYAU>UY2U}5T&5&$pZG7{|oqJWi$ zb_ZyYDVYDKKgU_jn{O+Hg=dw*a{LUy1?YVf@E5-QVAl;DzL{pizfr&4A?fgEz=Mnq zlO28WJ>XPX4g(Lo3M>U>>p}T~!*U-A^RWK|J{U9|XdiO8m(~nC6?LNsfYGkSLB-=XJBmEtx3i|jo1 z?*d*3cn9FO01pAY3vd(QTEM#jzX5nB;Jtv40DcniKESU6-VJy^;5~p}27CbUcEAS# z9|F7u@E*X20Y3+LFW{qq*ZWSg*I+AC2OHWk7LW7{JQC8*Nf@j`o^LW?Fzuf_(h|r* z2Y@S(W)a|nfK`AW1^hB#4d6!r?*Xg>{5!yPfWraL0$d5{ECX+Y*P@MR1tggE|Fkc* z{*nJ#(9s64=pBEnKaA@BuQ(g&J`R>GkG<7@|UkA;zc*OTeTRD~1 zA&>Mtr~cYOvV@iAx;9`j5k%ByIQ5$jqS>)7d0q%sL;3&P!*uNjYk1J z2k0(i8z7Q)2Iyfx8;niNV(>^00+wet^%I@McdvOKsoGzT7N<3sXwQQdlp4{iWXVr2 z$t2-cKUuCUD1aB+jk{Lhgh~Gbi#EW%h$#o*HZnr=2#Mn%nnBo`7E@RP!ulF!vGAD9 z#=4CnZi*hmdtn|}>u)?{unoj`suMl%MWG7e znWkjm6a8wAzXU!->ySqpiP}~fNgf!@6nA>0;r@X=vt@{%X3NHQI@cMw`&K5k9Fn_HhPdKDt3K4%@TBTL(@}ju0RjiV$#TNVy*Aj8C3154ka8vgH}W zPY3eQ|EGV3ym#<~~!KHm1n z0rW<}NcfHQNR!;nxYN-m{$* z)JOXf+EZZu`-p4w=WwZy_=_Aq*QYa4D7Du^KAQ7qozw?^<}qh+i-S!ZzMI3_IXnfh zDwHbEmw;6Jod%?eN3I@e4D|8xuEQf`LwC?!)-WH*mU6kNybf}G3_OkuC-FEkoPbig z>lW?%2&Ld08ad?iI;gQ)%KXS&Gs=I2 zq34U_p7%%#AP?dFILujCa3O{cDJ@8O$g9Jsi8e)`2Kz!g;>US?b|RLnXSZOD*~<5Y z)Yh2)-p8TTD762V^<*CG{|VOf)H69u+G~$g0Qf0B!%^-mkCg9qqK%&7c})N<2C<$( z8;tg@#Mj-4U7|d&9|f8l{Pby~#axCyxyfNA_H!QTSHPIh zj+SF%6|_FmY6yws4ESeZOzHaLV{CVoz6d{YUYwY&!Tl|q*>FFx(4PBau#<^_&Fx2% zPc?r;wi@o!?E_=NzW%s{kj`-gVUu`R9l~rJsznZ)J%TsFOLiXN z?Kpv*toj<$Fzy(Pb;-3}>#p})Qq9?z;3RbqYh&#+57>cy=kW!Vn%##UtxsJ^XwU^U*_g@^lD4Uap8{14cS z+z;4Yxi#$LTzc!|c}G#6QukI{LYiVDL6Yv2?cEE>BBCG*@(wl6XJ8=n>^K zVaK7h+4QURsKb2JVQGFt!tIBf6NV&=z`v=YBO!G(q{cB>vl_NBbJkyA;W5#+7pVrq z>fc;4+R>JHfjyKU9^E-ZmGfW**JZ#))h#_4fFF!Tgg-br=~&}gtK! z)%E?3;qFmJWzwd`2CMSgrsU0u`Ajve-g*-jim;7^t!!U&VzpS`54sDolkImTsTvlE zK_jf79#i7!hf(x!_xF zL#!Lto5!%T$9s*Pi6w4n1UObYbQYDMqyf$bybiDlu*J1LR(_e&EhW8^i*-mo{elfY zG+UOAtP;7uA9oXXBpebV)n3Z?sLWL~14nFN{O1tN!D=dY-Nv-ydb?P!OVtln4vD~Mi8n_a ziL8#Qjj4&=?vn!k@wls@%H%gTaQ=TAsL|Ds0E;6*{f*9Zu%^)2;kcPtbx=#vWOn20 zLbdM3S8`1NVGVg6X&G)8bjumJ&_#Ez_ak`t0KQVBQ4ZGbHOR;*yEr8|L?IolM@nF_ zOz|>SlxXPaX++X0q~rOLZq_3ycpTErx?x90D?Ej}B^R9+7s6h-C zAH2S|F$*ZDJ#Ob<)j^M1I_Blcnw{(U9w~~!2E(L4zXqha7*V*hhEbb|6)OjMokP#8 z!X7=#=*CU_J5WPf0o~GHg0VCwn=`l2JtDeaL2XJi@GGR?IQCPt0=cDko7ciC<}l-P z1E)8L8PS&)G`!NTiiA&H!Ez%~fKR;)&E?j1Q5eJhr;>jS`spz`R6|qXrB8GYG{-2F z0#2by=p@LEH#ulbX|qUI8SYS+h(cff=OFbBQ3%@?g!iwr-Kl>2i99IMix_k&{ z3H+Agw=9S5i$hj1x#4Z12H~W2qA+S>H@vctceoE&DZ;6~R3EoggfF0Pkuls(#ckzo zY!Wb%Mr7KAAW0x}H=fds3fV7o<0BAPj!C1zEu{jdQm75w-2PuVUr_G@7Rl>N*ge4HRwrx>01siIUbr10N}g9gq^4CY(qwV!x!W(aozPXyl56FU|dkIQwstI@8y z-Vo%!5+OnG19>!QkU#Se3ULxOuy#N7k<3|Cz<;>~*8%?yX)UfW-fvT2CFzzfA%sR> zc&M+>1HTivB7}bgJP2GF!dv{*#xw>+$x3SjKiHilZD+}}?JneTVB^`82$9FSj`T)?4 zJ@oHEPvZ3NLv$zTv7is+>3;w{oYQ}}g)Z`t>oX~qTk`mVralzgRcmxhH?cD%C{&wy zZmA7){#~x^p#R`o9s0_DBJZy$cE>-F_bTj=oQQo9be>zskDz}F58@Q#M;^m1z2B4i zCs5Dw)IWt%CnEL95WTSTEL!FmPfal8@0Jesr2Yk|_wv-ggi`B~x(4*V{7bf=rZ4g@ z*@7>jx=jUrJ-%cVua5`mS9O0^M;EXscy3+Djd~#$t+*KU6dv0J`X4#n6{71wf4GM( zf&KueOSjPP3DFBXoAE7EKqpAfpVCk4N$*Db(ZG^<-Csi8GbuNhtdGLYC&V5Cx(4*Z z&Y{T7z)K7AZ>Lo=5nqlI7mUkR@nTh;%^SDd$sc=ir@fg5(iBBNL8gFPkcZ|++OHXt9P~^bS?^U3egFcgL+))lXSslP4 zJe2-0=yO5u$LYDK&77Xxz5sSFVi$HErJHKmmW~DSZfG4W{OgO*CP9qhe8eY-%;K7b z`j7X9&LigQ7tyEt|qu!n*D=BZ(6qljLJkc$l^2>U0U;fL;s zorrZy*C<8DeI@8Al(;V+{T~XE&&>tL9Hjb$dj&K=A``|(G{A<{QG#2*u+hgTg?$cE z1i2FA#L-2u@XT8pe_3m3 z_u9>{BG!~~8zi}Pkm9yMYFh_Mt{%4K3TG-0r@I5>2gnUQIMF|GtVz16 z-P)*vxA=Q=c3D+d;l~+LB0PIutLOfIOLM5qZ?w8E4C+ z@kPbvYHQZjP_22}EH^82t~Mgy_-ZTFCymNM8BgRWvp#OziLhnys6jl1FU#3tRbHSv z?6QVmq%RYU)aumYa_iRkx?4+bVWgbLq=y16jT@};-HZo}NRP0h0QnHwU>$f~PB|O* zWl?%hzZ`cXUJlNTc?gYYw{!^SUAXP%r4+OuRyeJ1mvJo(-O9vWF8Dj5cTnjJ%mg26 zBqs=|Dq9WvC1E}LWIkS?gB;w%+7jTA0Hdyn{X50tS|c*4FQlU;_Ag*sU@?Iv=1QTF zomIlPcD^`LKpIvCn|r4Xle}=Tpe8f=U18*agrUK>LYfp96CP zb8zfSU>;zXId%ypkBMc{1&&<-b_cM(aqMfvoG_C~?{n-MVB>+E<(LE55@2s~?0b~{ zI!b?oW7k2e0PQfxegswy>=llAP{PGn#?Nb-7z6DJ(p7Vs6SUVrqw|_3)&Z;m80`orOqOSuJ>EZDJ%M$+MBLT6ZfT0T1#jVGZg zp+a)S9P94mYL0dH z@$(#WVQkPWSkJNUk+KT4@lb6rifFzuX&G!$^-XE8SqYoQ;7=L%n@w6k-vH9!MkYo& zpfsHP>2dNm_?`P(l)@qWj^l?{Jeo-(;FDaKhjNTA*a-C8XP?2Ou|7+Ly-}N{IA6mi ztF#W9ofVirBYZ8;lUj6^M)GY&GhR%kxlVIbWn-`vp!s=_eTw_vOzH>A(AtuN>@$w( zL2Cf*JjcR-xq)5am;#sw*ykMcdTD+hWM6Wu6WATVE^+KvFU`+`>|Z=?jW^qNko{XFOZ3F= z=+*)0BxGKAlg{^{dm^0}@wpour~Q)5>3-llN#YP?$hRT(AanA37XW(_SO>@E@=`ig zIh2m`lMe&LAqXQ5(n7iLk##ptrw%fgN-lxMT4O*j+pckXJz@$bnL}CmsTS3Y_!aj5 z@*a|7+fmPM{VY*m;`JmhHvn?fLFQ4>XeH@Pn9C$PwAlpPi)2o?g2yIqrY5`0qJzvQ z*NAht1)vg#lWz!nr0e8Uv5;=Dtv?QZE8YoF%6Hfl7=dNNR{18I!ucEgP1Wbo$h!j1 zdIvc41x~4pEp%!flwJtH7Yd{@FV2L>a+*$l!RaAo)s*}dRI(?Xl2Pm8MIHx(IX|JJh{eXD`4rEh?ZRGA!t=N!7J9*m=~ zL->v({-J1rfRv7&MDJKBoW|xJq{_p$Y{a)rL+xh)R~&)O1zLsLun1+Pq10d;A9-kD zCap!B-=Xb)KpJtUS1JkM^aOi_mWpFyhK17YDw*PHDQD7RzfhOVZxAY+QA|EXl6j2E z7H1MuMWav3aTB+p`p~-b6TWpBX0es`or6vctOwa7wcH~V*Yi#zGjXCIP6z&zH_gY%e=n!{Jz`FA#VBNcbd&V&T(0^7XDR>9acKWfJXZFg z%A`B77TwBcM~8441+w0YNyG6rFmW0Arfi7EsAcXVI$HwWJf$9QdJ#W))F&9p>k@R} zD9tB15u@9;0kt1l9R#F(d|Yz=&u5VbGrX6pr>uAcoXg3JtK0k z&R_Qq=QD!*dx*|8@4%J=wjjNAq!pOz3D5n-YkThWiq3_BZEPF3uK>^K`|Vz-+%4ZF ziN_0QF9bygd^KYf5J&qx{@w%64Ok<*fsaen($e*!JSU=r*OY_d6M0u|;`S z>Syvg<7#A5saKpRW5i8Pf=4~#h07ne2Bpmr>KYH?{!91W7bea0($~#v_`h$)Fe%SF z9wUx?{{&H&vGkp}a~kUVtKqS+nx*Ex$s*_Du0$?8SI^fvYM2g?BDaZYCG;X#sdNg`k`jsA{1NAA-CN6A5-hGOMq!xj{|CDm?3oHX z-z|YgWLRW#f;o}R<9m(MDTus0I~!3IKb>HfT3`&DZMRv(fz52IF8pZz5HbnND93Dt#3 zo6anStr6Dje3fm}@fcebeFx5*>?L^}tBQ7F<#1pI328IVcdu@{^WJAmmoVuueG~199Wscu{Ay+NQcJ-n!UzU)*9(&tv+j}mT6nN6iR^0eb6X>nI zJMf+V2=p;4Yt_|4ssW=wc|=>Ss?pTKdKZ2jC*ed>tRBieyV7lKxR#e*4a()bj`Pf& ztlLM0v+&5>+hLa+V@oStP#RUQJeR&npPFRXA634WyzvVbF2vgf+^UGL3OoGy&2t^J zy8i?Tz{g)4gmsCVR%zUP;;nTB{*!eI3HLRLTgn{n09K`c$>-S}yJkw#+JJx-uyoV` zekKI(2K+<_-UE0EU`xl|nFjPVot(gqEuiJHjwhf-|NYv98~SDs@_Bk1wMkIQ<>k-H zo9YTPN$~$iB^2dNaV?LN;Qvp&J>k6aqT+Uo(^fgjVS)FL#RWt0W*F`uAJv(KS|&-`K!cmGH3Ps!+9sO&zMjey6UG-7I`xs%KcxLbKeyoB3j5z#LW^QMgJsjG z0`1N=q@JEXXGNpe>&>ec-G#MUhGM~%Oj5lxokQ89#45s zdWuPTR&)Nh1uK<@p9uOSFGex(p80;+KQ3`S@);&c*LLE&^^ zh+?P?-djYoW-ELXRu@cb!t1TriEj_z9s@_Zm@P2QjXN@Qe+gi ztyjiRdT_p0UchO4*!)Eah#_#F7kT#VCw80Y&u z(q2#a&WJj^ps_^RB~)w*uM1y%`gHr~nDEQ$UDng^xNB>$sxFquN_91+ zo<7nZ8AjtE!I9^BFnfztyi{!!FN+g2jxAO_UOT?uT5XNIB#xwc@he`w-N?jLdT(BF zKB_@Kyt0+}-J3q{vGOInLxOSGf$>OVb2QdA(MYQsT8m3bm(Zi|VZ~@|JJ-+z&Mso* zikc?WkdL*?khG}x3-}noZW0`ADE7?QiJ{ek@G^y2$8}cFb~FpkRECrE6Pb#^!jPKd zYuO*}Tgx6@Mqbh1#YBibYV=nj})V0UL~@b5jD9{hXPj2Bp8<^)?j?30zRzjfd5 z8ZidZ$9)Q#Oux&=xH01;QE0$ojudu!iikot!*GWIYjaSt_#(}V@;efBIjU@&l^?m8 zD2{}GC12!d75rM#o;Drp(M8Bb@G0u+1FH{uhlKXFdyem6JNAi#!`p-7)Sd|MCR_Yg zk_4zzVd6%&NSDDf*SgWguLL=de0NJ>7W1m4cb?Ihj2l;;J4tt-6wRL>UPOj6M z4XI`$)i?v*sJnUZC6;dMQ%5a=+aTCK)2>;9j6}O;NVix^aDxQekC{At1oq8Ec{+qj zQX1d`d0`wjc`J?K9CCR|jS(Db_k=1Ym{KO zXySY-!xm-i+tZp^tnbT^jyhM(x*8@{#~Cwhy)-lHyHnfgjKlk_f(X01kHf?*d)RKh zw$qU#q!vZiMF>@jEe6|%H!U-jwK&NNP_K~P1?^m98DS~b{3|$94|xv6o>qbu`x?`? zkiV?CHqjf_PQH`inGk+tCt{>g&yjSUgKr@%wv5|3-qeHB$)8XmNv~1fq1K&+);+*u z6y;f6Cddb4p()u=ag3E__N#5MO}6cIpf7r)7fE^nsby`!Ozf#7Xt8_OyTk3>>s_R$ zcfH$f)(?@_m8kZG3e2_biW*6JF}NqR1|(yx61JaZ3+)uXCb%~g9@W0MC-xJ;v+l)) zv+l<-i}ICtJ+a>|x*6ZEnnowpk9yAXUo{(ZOU>r=)U4V4|5vj-c*tIuiPt74Q4Iy7 zTtBK?F0Y$hFIr#ZFB$qjb$fTx#YDR6*sod~rQTI*4Z42+M!&jgo^bb^NoG&@%>j6Y zDq%uWJ>)jb)WoCx>*1tSdKdnW=EMI{DayW>7{80W#K+r%lGa1Bop_;}%X0L01Nuz% zLP+C8lHT*l-n8sidB&UpuN;b5eE=M{(ipKzl7@qOl^P=fr2z^vMgcMdQW&EF4Fq)1 z7z3z3p#4TYAi8b2(-;eg{2tdD;{b&N3g1PoE=hv{>j0B1Gsqo=9wELV=b+t*J1wXq z-B%+%1t}IaB1kl8>Lh8Q5AEZ;jaw0u+yefHH+f$q`(Jw%bHN5UTYrq@>dD7<*x^Xi z#hZ~`^^$EqT5FQX(Iz|sq?qc&pZl}EK_E8Ws;?!4Ynh5j3-ov2>7Q86T%v!j$%cs zpq1q--&vN6v67uRVC;pYQ|`pR@iXGc$c;b0hA8 zgegX;Mtsq#Fl*qYTL&-Qqu@!K_73Q$BkF2x4Q%I`9%ZEoGYS+&s;_89EQL5ylFs=p z!=3OSMdOObBdytr8d!SyPUH1Ni}SSo6GwD?p;HqU=2hQu2TOQN9Qi9=R@eZ3@>IFP z8;;%5P_)cecFLWUdWSo1Je>qn*r@4R$0_%KRD*4o_0#6u>ABN~+URBaQ_Y{W3*oS= z@E5ji4kxYX64Tbn+G`?CSC4k>UTDZT+O7z{*_z!bz#AU?{WZ>RTrND`Ibc<^SFxDh za4xbc(jU9V_rmwYcwTg7F-;X-8D06>4adswCeLZrz(1B^u8`J<7p)rcqSfq1-4!8S zy!PlT`3hK5F0cMi18; zgNpUxju3UHOs(=rX-w%5vo%?o^lhzYt-;R8ZxlKOrFc7yDC)67r&<(S$J#{x=8juB ziuFN&MEq_rnr0h(l2yRcKE5oXtcq>R(!jrGA6xPX(kHv{Mv}f$D9p4eAotbh;k}fO z@g*+UNGesDFETN^34{NCouLdKq3gdSZ_q~3d6(O?Vh^l`FD7P`t;9Pj3Gg4FhAdtY z&|og4!Hc8^R)<$ETZe~i5gTvT=5KYlKAvk^Su80V$S7zIp53Y`~80IA3MCWaEJKA)5a^Xiac1)zV0!M z{%c?8T}2b|{k)L&xTnAiz>ZYh3(rizl|Y*gg?`yj--e6<^hz&0GchvDu$3fHpyx_> z#)dq>L}z+X9r=F9DTo6fX>%y_4R%cy65BuGdOPN2zM`Fc`=swrWZGHV!ABtMHxwEJ z3#`wA*FZ;xLp#Itmg2L7LQ(2_S$)4b{F$E^bW~rc0BPLo&@}~~ z!A8NR3KEXqu(qQJeBtGo%MJaJ+9EvyBw#<^+J}0JBm8`dx;h5ZuQ+(sq_Lt%X&6OB z3`_TfLJz^WfQsiJB?PYn=y?RY=oRt&D|{RLb@o<_We@a9$Sb3xcRCy6^;npIVCfBA z#i_EeTeFJ6J^4^^^yadgp?i(n}ZgFLJX`6 z4eC7Spj^a)KNRXwh{l;de+^)O_ROKsec$tgAPEbFE(1HqS>9U_PcwS~8t;3GKMQg_ zgp)dYZ)ST##e;Kt&G!*c;j>_G_sH9VLA#gzS+}28-(T%!1C(ndb-|zksh$3jXBRAg zv}dc8h8!1GS2?Z`nEZV_#$|CR^a^OKp^zUVLpyCG8bK(uM`=*zEnV2_+3*cZHAS)7 zs~k^MnCuFLo;hASX|if>iutuyD)Hr2%AHHAu!fn*A7kyz*>fZ>3Eop325@E!wg!R* z79+Jzc`+~);;}vkLf7z%xLIMrx?tgRSLQKhcsLZqIfvL8+zX*lMZW|7D79D%vq1?m zpb~vUpkDV-u7$E-h~xwf?4jK2`?WX9{+~~~^%tgA@~e;s%#sBk1F3sLp{4zFA_+L( z4l?ZY$anG%eN#^GUXmg1MZIg;NGYCENn1TGA|4@swJ#lHZl zb|n5yFMI`HEP+{juvbP>RjY&55xoA4^11;C$Xe=jv1B|=W18{a^_ zKN)#BY6rKo81bn<<87Y(M}>ntncnomGP8+f{l-5k8VzEe!a7%HMKtyX_?umAoMve3 z$ExeM)U7)XzweAZsh=X#GV(OksDyqCkC!7QNTx?I-Al6!(^%ivI^9{`9F1A)L;Njz zb4aH-OYk)zOi%07r*KG6=;?}94-K%(_9|r@FgqGu1@#ZXdWOETVu12w=wc~P{`1P3 z=~gw*w84**yRjpMLyh3aeYLu;`T-( ztk<@!qc|N4yPfN4gsS@L*6H!B=q!4A7EfBFxzx0$@I)M|(Q4Y0eSc1#p_yiSGR4cF?v2lLNtlAKm zouZkng#K~jXdgEt#$7y@qG#)mC4&1J+gRC`n^W00J%_D|&f(7?;tyh>oC}XW5kgOB z&I$I3`+vIL+Tc^Fb5T}EDJJNm*aQ^O;0D0_527_gau`_?b$~6x{2xcoTd+^u4k*mR z9zyGxuEHRPJ&OT`Mi@UhkJr9mJynhC@3yiwII7*ZufL!mA@ zF*neTLex|*qE!q_PkXg&Z|Kj^rH`b|Uf&yf2fFmpbRu<)$?6RqLDZPATGG)q1bHimxHQ4voM^YOBtoOe6+JUuYF}ZY7k9{#^@wgx*t> zW%AxnwM~W=8r7{q-H}x?3#-Hu;z6})| zXQY3J{^JC_KeCsR66L&?c&X;$y*mw_nkNzwb(oPj^BDQd1Cgr_*D>a4weAJoU>X?H_$DIbQE%~ry$a>YZ%0%(%NBg4!MnrsRS$TS8ETH%g z&Ix`thxAw9b9S{S1X$Y`f1%Wya%4{2kMilR%f|}9=IxHWP#YuIHYIvJz$TmOjox*e zwk!AB$!m43#H7FFm%kzkxvn!-uSE=uSaBEpY@ZEXQ)6GO^hI^X0%P)ry8G&+`&V(c z8~yxE_qLT(yzE@$KiFwBv8H3%EH?P@n^TlKakvaJeE@~hA9gkDE z%IK?6QF>h2?4zKD?#Ppyo8WPMyot?vHt!36PAO~4@dqm=1U5)SC2Oo0mkuXu$oidA z@b5Qaj95eVdQ-g#o=*dRU+G(!?(p5s<`hfYoT26%j5XI@C$YA8f8i#=K?+M^VdtEp z(cqWWu=pLNNyl2rmJ7~d9McGL`#0}SY5VrE8DrX#H~n%` z6gNK^*0DXz!=wEBHbq5gGNSzLPryRXU$~adDO`O?VskFJi%%35xf<%8%W2?b1LGU9 zojXA*Gh41XPdnTF_WO!hAu(`R!cJ?;fGz{)&z47>Cpr4XAv9oxA`v{{S1uLki?Z+{wPC_k06i{aoeI$IP? zR{KuA!StT36f!834SLs=UTRn;H8;Rtf36k3Qr0?e&Bhg8@)`l3n)0@bZZF=ljQJK> z->QR*l{E)KdaUhi`GE_E%VJP^Cr&`B+2vh_v0yOMJUpe_R%grqzCd$Q?8ugvzGU4< z=P*4X>QrN~x`%2OX+&G8PU39euAT1Bk;XsC*s^@KbsR-q|JkRCPiv81YyV?MrJzk` z+m1W6ZHLziV#n$*4gpo!xE43`O0a2r{2f>n24%>|s$7k;DBfG_v7eAD4!0JDtJZS&jvRE%$ zePj%BmF<2Ty8Y2FNRvB=iwY3dUylB^-t=_g#xYg-w&2&d1jjq)zsYg^e*^Qik)1O=AMx-jdRX#h~fM zV!o3zSfe3%v6qxGlenCc;^=^D&fZi+vYcqN_(Dp!q?Da*#QWbn7hcsS%KjHqFN4F7 zpi=yRxVdBT7n8ofkzHU~$>2WjZ#+Xb`eFFP)__J2hvcx^HS+C_-lYt`*Ji}GE|e==I~_4C3uP0oT3neWxSk!!XCKZRl`&eiN7YBg==D)rT&~X{ z4(E!?NK|vhjyA@|j!vL|hG;yDcini!V!V>TS!0>vx#YuuwBy5|iusBwdVMO<)RIOS=WG#KtD2T-;c+q&wAjOJfEyS434gax$t%(K%N~K}=#Ezci5%si7 zynZWkz8xN$JI%z-5c7Hv72?E|p>2dCpcOIXgZ5#0Gs^)lq4WMsFt^@tEDUR2jokoy z0`wYd58wPQ*O{QTYm%EhLPS!ogwKYm`!u2v>jz)P3Z98IO=CbfTBO#qp{E<*SzuDE zILb3$(uwiVbowTIpZgWbjQt@T`YOy=X}4vh;<+4VaVB_C|`rt1C%rBf9RLX!- zAD~n*W?MU4$~)v%OKEB--XVPr_#Vnl8H)a{Tr|r4{zv7WzpmU{*OiO;QMv7ExtWNt zorIQ^4e{bUwP!nVC*aG}v(7<{)r8R-$@KuzsQ(mmcaxe=vyb|6VbJh{d`pnF%&V!1 zJyw4dHQs<|ztn;R zX>#6fHsH%NZ-`{3hh+8O)e~924#d&}x1c zF{>h4g2x6YdrjUftXCf_O(SdjFs_l*KU|k;8RXTK|01rD)EBNxO$3!d`@(a$Mp7%T zOVtc&)YK<&jihe8F0}{t1X{G};X&pc4Ri%Z@)jVkj5=wo zV(ux)xuYh8;g5z3Faq?xz;)6EzPRV=J-aYZ(c+iD8@D-o{RG87E|c>UWe)zJ z48s^Qi6cVMtHy#GozfO9#V_zf8z|vj*m*&Rf%An!CD%NnL(Bj?lwEt;84HLsi%yLF zF9v728TiJNw*Vt$uD>#k;ihl@%w`&~uSBKyHhz~q5znq;^1 zmkwt1=c+%6(F}G=>`a7}8je|jJ5^pYd6`Xy6CNS*H}hC3Bm|jAL6k4ArX(FZ3w?Lw zH&W_RlydxJDG8nt{J@0ZV7k0)mDdz2t`e?fYYG1d;kU4a{K+(m&Pxzt zP)}wf@~~nePKPi&yG8W)bl1H*2|AY~4lSWMe}+|#&=UIDkVeE%NjYW8SnEi&{@Pu z3#0^TxAKOt*4wOnA}rR#wCvwl;B`th%S=x&=}CRP)#mLK6ZN9Ge=4!y=0XQe2JUR z=4-+HUdX!BqJb^+1xtfgTr=RQjHza;xoW;zQ{5H(TWFS)>wd&trQBv;=RLe}MZ;P2 zY_Enr+s13pri*HnRmWI)(q7^og^s!Kg-@1^LYy*#7!3Azv4_^FwdTqz+pPFD$6MWn zk_&ApbhE&X!F}4#W^=wTr7EYU&5rMf5!ELua3+O(kkk(ZyN*ldBF6eva7NeA3F^lu z%XCtq^vn^ftU(=moQ!t#B~C8A0Ne_kFRS~OfJMp>$*R-hW-6hnRmoRsDn}t-SFkXY z1DyRf`z7?H`MSO&p)X@)Q)`E07u&#XIN2vOSkX>u@8|%HOQfgR!5i&GtT{>cwAqVz zTpw?v{($Or(+IdE!s9+!rm_0Koz{tk>PWYTF7`2UA0z-}zk!l!Xo^>`9>tZt8Qi=n zG)CC3z_~S4=E@(pviq0NxYU57=es2BcWPT{Eck(OFTCs2G)Km$ENlq8n?mE$su-Ba z2>rg3FgHb|CO=g?i`Gg1Z&`#^GyCjC7MX1oyhkL`fNl*v@a`sQFXRRhD^LZr-m8tv zfABoNG35u(7ofk+Nd?|j7~>C2yZSUnCd1Iq=2SUD{t;*;iiG|c*->(|)3cfPGxBC8 zSMJ&uzV5BT-&8*_oof@)wZ5e@n+z=Q_aB#x@t>?0YzE&%TSep2S?vZk=R=M^yDT-5 z(}Wd4dk0~Lnr=r4(~*dED5Mu3)B9(46>pf`TP83zLnBtsiKukGt+w-C4Ldcb^a#KEz80vnRgm>Bb-N7xHiykVX5O(4Ipa8mXRNzZf{6<6z;~vb^wI(lYTshI3`qsN9PAN_$tm0d6veTs$ zF*fkEDQaWtTgb_7G{qw|-up+>E$i8A$|d`;D_AY!*QR+-EP4VhaiF)^Mq4jhLq5u$ z8;YD%6VMW-F`zudI7|7`1a7~nsT2^iq$V2Nz^Hiryv7vw03)gd$MITEZJ;;w+d*q7FYEcHm8bzckm%A&rBNF>d?!J-tP!m#rtjT}yDi0( zBUwk^VweK;>R}RPdz{`!UpJmGsPr7Idn2gQbc;bu7XJ}yY-E`DI|!4({?#-Nqdry~ z6ZpV%%oMwE+Qz4@Y78cMa~$W-)J2`uLSF%}WqB7f$pzNPn>DfP!J7jONjMDCcpPJg zQylbs8`1NQS|{gUY%*@t1lXKd_`!qUoMNWlc;XSjBzDb(yo439@uaCr;XMbG+*N(aT?p&VbBMJX?ou= z!0f!n-*^6kZ%0fy?6KA*d1KGBHQ*mM=Ea3rJ=*8TUZ?6fO~lC` z3+;#tih#DKxiNZ`$zn!8!Wu~M8f8zM#mC+h<-e#@*8(nLQ~F|?-pALC=f(!On?}(- z8T&r8wc~v6cWUBd@f#Bth2ODpI-jP4k7ceJm}eCY19;7vpV#c?ZnC|J>(T>aCKEpgLkHv1rFxmx- z0AGqX?NDPVG}YVEBd5{708^F9hxSCA%qfiyQ>9{K=+uyp@nWUob5tttxJLyhBtNfI zLk{$UQ`>w~nf9(R%9Q-)z_np>FW0~A{I;2PTI@%tOF4D}%6(uTBc3#+Eleq6Gbqk& zb<@3yh0*(~lwa6w#ns9O!hUClKR3W;W#ip?A(P(OtDMt(j;paQa3wdVAcEs&eynY5 zYtkM29f@ZPrTtHC1&8@l6&HL~SnL&~%DIKo(LR%Xuaj@5^0wlbfUT4jE}N`nunZIK zRjhXGFs>XoQQDC|Y9qrL(`O=PiJ0`R! z#(3vdt#cRpd`dCm9P%ta1&LXUk_#`xyuSr8b=YjJ|CExOg|sE7;0qHTJtJc)0N2ap z(9gY?i8FfsEZsQ_#d9?{>x2fp!@fMfN{6)cQ(l_p31&vH}TBYr?S4- z8_kfXv?#^q6;jPwV1e+O@ko4g%1+>e#J_L0|FU6KfSLAd|pVmH|d`c-^1& z0*gDlh#r7{JllVkv{=-!#~7PeOQ)3g?Te+|ki6e!1{7wWg5SVXh%ZsCGznbh-o_=V z?yR73EU6)z$yCzFJnn@7oWgt`Hq4Fb_VI;CwBWW)|TS0RC)wX zj%SS-v;02geIq2cjx|_ey~ei(I(yiGF|%O+l>fSOs-JLh4|1DC`w7mL=0AcqVMS^t z;x5|Ug;frtA@RIW6t`^kXoN z?yL^)+2LA@owMV{o}+ii`gRM6cskhlFk}(qQ>vWN7pl=JULNGjalN6zir&y&@rg<$ z!|qW;J7aa-$KQ8yP4V254{m)h-dp9=orw)hFyG;-?{H1DwCMts$mLP;kaOFbad^s8 z%NVOvwdu4w2#Y-^)Z=K{pl9eB7BVB0>Kc#7X;Ts9Igcd|4@}PwV6DO5bnTca6T?0 z$*)D)O5~|>j&4SD;fIbWzrtE)n^`mblw@Kh!%3 z(q1`1lU%K2V$b&g%OO08a0$V|-UbZ_$5zvBMZg}EVIP$l-G*A&oj4^cVMXXc{|iCy z)A-J@&+@t+V$E!h>%K^fCAGzC((ZJc;Eed zr$Amoc_gXsMrZ%AO5Q;E>@^b04j1;7g^KOqByl zD5VUmn_0AA2EPPSk0)I&HCIy~t#hQyF4uAAp9Xq*__hg_C9V}we1JPM!Lro#P*jTo z^}B{s%A7@~lzCaJ0`ZwG%AEMP*8CgT0cL57GB5rZ)+X+Ajt+En4d*l86<96#%Ch%5t=?y^;J)eMd^U@~s_xvM*01m^ph0nV%@jp&~9=zM)y)B(dwiH|7gC|eCA*LV7~ACZocoteCJ;`-}&FocYb_spjzR~ z|NDGvSA9R<6ENScvOemwZ28s*V#3#mc^=w9r|6S))-v@c|XAn&mx}VTctc9J&P)dNyn1D1MurVOi zJ5!Ly&`cUf%TgKn_a1`NEB0DdYJV#%pP#!TXu|OLO1wbyU)U3P!Re59c_w&Ku9f%_ zALMD838!JR%kjHfI`d>g!v}er&*+h&ZF{#PFRrDL6BuD*fM^`F3%>^6(mb6XCDA$_ z)Xsg^_?l{^Pgw0;4J@M7xOnp}rw*+;B{1-W)@S6r@$L`uc)THOFy2pC`U)?wB71>~ z6=_@998J%k9wQu06VUYRcnlKdo);gZb8Z^{{6K$?%d6ri#)3_|V4XN|)5S6-z)b;^ z-%=ZCu;9ZIFP5&vp8-AK z7%gsTNDA1JY2~Gq#e!o(v&%S!LaE`Wo%%MS3Q&96^U6E+I_K5a$d&c8w~?SN`z+xd>l}erLd5d@LRkgS*;r8W;&j-sPN& zo&FvBPN%DFtI1eqSpY}_g(KMA5>saPVsBnVJM2@=*fxEjy6@ZkYDHl_>P*l+<>b$o z1NSFft-YSjxxr>>1zlm}GIVX#eVy)4J6Rp{2Voz|Oy)bb@uTL~B!ec%Uza)>@`$hD z(_(!elOBDcTnPdv>~xnaUHL>M?g^6|f&Qp}mrtv{0p_BuSSxhCRtw2xuVJjrZt*Gy z9;#!r&ev0a?=+on8T3q}Ch-B_uhYSAn?yYEhf`VGB7e2gX)j9sb^kWy2H&3fE9zlG zz%-c_;Ut$*E0EQSZtX#Xf+$U}ZUU31=0RD2`P95}Q{)&-0ukZor22js{RWa$W0V~zE8&PtI zp?glPWynrAxS>No&eiQHq4%5cHBHv6?Ty=CQ=+q8Q)1WCey!=L-bgE{;y0R}-#)78 z*N(LP#VY4HWpilW_Xccg$< ze1)>e*touA+!5m0D=XGlX9cyExC zj4#Up{c|VmsPnTh_RaP{Wgnk~JwZ5=QVA&8@0@~N!H`u6rRlncO68i7y%kp6=N14X zs#FGy9_5;SA9iI}b)Sp$iQYs3#~QS=w_g8t&>jwXv5F0#;R5z}+eEeAM5@!SMgAdR zz`!X`&Z7+A+ApB~;W`RZF3MN{(=3XQo2jUT8h8NYg||Lb7vyox@*8`dYHXKq5J8s7iSLO z-VI&abTdYx}rE7t0UC20y};9Z1djxI=3=I-mrP_IQ3>0ht~0 znM+)2T~*G-ZFJ_pYDz4lGd~}=)&WH?(5X-S9PGHl4ZimJSR3mbV@vi|_jL*R;A-r5 zCV~$91P~XE{mcM8>ll?!_bGg-5e$F_I;@}j-`9u-w82}g_(2aPHIB8!Se|$4S`ihr zty!r64NLSXjR$Kz4j-d^cGfopJM;+WAo@at6QaY)%w>;*3pNz`XaKwg^&BL55R>_m z?}e{uJ+K)>dFY{OF;<)--Prce&G)^>S}*-Z(7H^W1N*-#|BuS( zMX!OH{Mh;$=*MXMuCym1#~kdPdB`EUUjv<2uDJ8>d*HtNfB(Sm@Bilm|GfW{;>n-% zfQnHQZxr|yW-Dt{XB@{J)?lue1FvD^f2uIC;TI!#EOZk+_h59f(>)qFbyp2k4)laL zz{E=p=k2IkLRsHs>#}Tcw)0n*GqzitL6XP$2*+2zqA2Gg1Fzl>@!j8F|jAz)i# zKF0Q@{%4%AXQDwB{s+cpP8Q#Bl0WJ!Z=_PxX2Sf~S?%@FHf?JJ>R8}f;I3bXZxP?` z1N-E=PMXG-X~d<9)%`VgIckFjvZkjIYyC#ZjX2vaczS%0NuTbcQ6j9tI%j+t^4l|g zw62mGVS#8)4#cBfZOCU<$EFpKlj0}*Qa?OeCkEZ#c)u0;b?}3kSG@#(klbyK!)ki1Z(Z3I zF_QK?7?(f@@XFx0eD8MZ<5I+ET)8;z0<4f3ZGcjeeFWzkfoQ2Q zK6Yv%=qWDFc%BDT(_M^zu?YKbn;uVWoCZ&K12)*Se6-vwCTNBb8yK9cO4zaA%2eq) zqGM_hg|P;(_Wdfns<1VCougZkA{ZA?8qps_K}KNCtw4U(mVz2SKf~0Jw(`@84g4>5 z2KjDz0Wfg@{s3umR!78iHb`&yhy^+ z_T6R4p8ds{ko9R)$?4b(#G{5>9}Fk(!Qm+f7VYJz{}k47wbCLKN{Gq2nb}>foW(wc zooILTA#S&(^HYxBO_n$BV2}P3JI2Qh1K$5-&z1#|h?Q#)i}HSYL7jj3|{@Gb^u zfGxT^iVN_#u8G3j84io-fg8NZ7>RnPxfNGqgL6W2yTUMxWn3VpgVRpi_#AK_tb|&` zC+vvUJ_R}imiARc@XQ_!Upna<(BfKc4F?(JR_8zcG+ul2TAE4HqOR1;UxHunvvX~% z1^p6mQf#=#Rpv6FSAIdihs~Ud698H|eWxsJ_GG{9y&Irmo^H>XeNmqZYfG$k%O#U2 zdw#P`{qo#yPnLea0otK|QQYcjfIOa|&|Cc)XnE1sP1GU}tRHVYhj#naRsdi3QLV%a zegju#3R&|X6mtU6hX)F5vp?6TpVd#(wq-A9PhOFns6;;qd4A2mO}+JKr4e6$3|^70 zva=&!-mX+&Oy8-cIl-93>;#09OnV5P*=S65LQ{lB1sdhkPW#CQn7f%~YF{4T`W_Pn zj{zsYqMqf6F%9K-udl(V{04d|y@ndnR-wEktI*Yq_eNo^?#7(O;5u)3&Tjl}&ZZ2{ znRR&1CIr^NuT?4j0$At&_xz3hKj!Z==INhr6J(o1p>Us8WbJy;hhM{I)W5++^%*&8-gU57R?NG?le-QKVjx)XSW|0rPP!VsC`y@u$}!9Hs?%Du>CwBrnC62YmMmcq5Gb)-ZqRkjh`W zLtH|9DGymJKZ}z!!eM$PurJRc@Aps(4gT932+M+wT@F!H;n45G$2#W4@y(OGf9jYU z$DV;CAut)R<^V2EISQrrClec(X&Ze^V3PM>9*5I<2oV~f>qNGwLx@+p$9p>uTrlgM zf!^N9{ZYNh+t+LQYln^}%JO@T(^FpJIV~IJAV+vk%Tx8kJST9{1rFQ*V0_>$UK^%8 zBX}=gMe&y_!AYD+oWx?_SbgNTFwu)00q4}8l$0ZXQc`Q-DQW;XU_YHT8b6&fj4XRN zm3J5IJDI0#<@fK-13d$K9el^yUe5W`hvaFbB*R*1%2C7Ed)js6%Z z2l9#WDKTy#;L7{BF-wet)!3AN=GrHSu^H#4vu#OU=Y{9IO`WkkJLP3Zj6~=6tT{1m zz2A$yIY+JGV)Cq%9B3_$zz^9+;Vbb&AtNG;|Cm2H!Atv)1M=P~T8}eEc|e zo{&Gnho!Z!6W@{?;G#E0Rg9tOY-y4x+ByYJGDmD(XsjT9UQcCuruNuLCcz0*`#~FE9hiiR|Q@1JReurWv^Eq8m!whQNC1OUURrIj5iNib~mG z+TgZ46y0ER8v_|qK$YGZQqtXDmQi|wX@@h@%@aSVjm^$1{FS zo-dD+w0cC71CmXF^frn97$xoky~kx#t908~=uZuWmf=J`2#T3#*_;jZTe2au0(^^N z3m`E;lMqX%Tc!s(4MvK63oS@JGv%)gMwg9tE!HfKrL=d1DktB(lxDQ`-Iv>8e*qP~JrkJo>jrD^MXZGn6 zfWH~cDLCV<3E3O8Sf_&mq;J5!veCZpOVN%=+=U;vfn+9`-s1`*kbVPth|)gfjA{MS z1WgMgaqJh-h$7X{IF3$+DJma87+(fYE1)t-3uhMeckl({VCe9m6{kBm>Bi-1k67mh z_wT$ICu3{|^~q=4;*4sgnvuu8NY&t&(>Tuc8~2_ou?$XCe|A|(*?wm%w5Q;e3Vx`L zZWy5r5i6~ja1heNgH#&P9hc(o9{k;#wFYmNfxq|;V2_=3l6d)$duYFtdkltZ`%ft= zp%*bC6QvbXC7Sk66g9h(_j^QR4ecBU`sQKfEOTQ$=WBOE2R`F*p8;0v?{8qteAVgT z_|Pfvc1~e8Ii;K`=4;|Wsox6ksCPt{EB?xIz8+;A5*?>37Gq zaaN)^N^Up++mVM;X#ED@Y~(sGV3e_zhMwH8+`QQ)4?ymLHs12 zxP z2PN90a-d6gy0QTg#M{vM>8v#CWs0V*%jiaIH<*5LKS z3he8mBN8*^a_~?W^mu_&p9`mhI{H~L>FU|V{$Og?l&ue}{^RPeR!`ZcoG3Y_k@!hu zfw2&NO3C|8Z}2Eek_QCfC(lomueLIi5o;;?!14pov)>6ldrelsgBGlZf;B0nENnJc zY|ep224g-SI)-mu3l;WhW(YT4_G7QXzFq9-4}R$-U+H_7YQ#5-g0L~S`&j%%EHZb5 zYo)J?E(aHPk<}krW^4(wQ<#8W%-ONcYh7z93Woke!M!sIn0|jSDFis#(HHzOD2Uy` zlYouA+Hj}_)`tVZ%1-L>W8s;i0%@QE-nMcAentTU#dDiBvgulAk8Ajd#6F^Zelyk* zTcxi-Bn#UZc(!H_>h@_Ye-D}a4bwPZ)U+7CCh)crZ86lOxcR^dc+i5hCmS#YOZc(O z&&hImcBL{p`)QmrJ|%7I5^rT+U=ci3WV1g@gQc)`dS%}i>-hlQEcPkJ4b0^DK+FR8 z3xFpu@+}9fvdSjS7BeSYfVE>aYT_Hxzz6uVv!h){ryg`~|MkQ(4CYDnNd3X*duyfc z;3@nvla452QeW^_!8%wsOWDho&-8BFXlvlh#(Vk4V;XvbIo+D+!Zc`7!_Rn(SS#Hi zH(li6Uy8BTLOU0;jk!M2Ig-jee}mk8u@3$fwke}5wNh_zpG@CM=&gf%_Yn)CY@HpC z+2}$%s9I?tcutPICrH?abm;V|?KrTUnRbis&_*V6hM!<%`GaPeWtXq1QXVt1@YlOd zc}%dCxsFm=1bzxOM;{$uHsGyQZLn{H*3MZaJ;&-z*^VCO?sq2mGhi1VD~B$!u%vuj zxooDgiw);i6SPfL2xC7FZ`=fR@B3>pN{7($2<$1rr;jSfwm}mtMbeR-PVrpW+^l4e zD)W+39UKV5en4q~?xTyv0>kWR2 zIjd6Avd1?Zt+1-!qE;`Ik5m|Cfr;|fL9(aB@0Eac!Xwq?;7c+=Ghof7g>=SHdALF& zLeser5V!i7BZob0ijlcN4t?H=6|DDU1QFXt>@tdq6!dW%@R{A5&vtN zs&9iQd+MaU(%I15zO7$W_XV=J9Nte7(?C|)7j=Xo!!rOQKf2{GIDO?08+_L8^1{O& zLClp?TbXo+EFmRDKc|tbkPdsQQI06cKvrFmro+X*w6jji66+LuA&qy6{K)xv@U@U7 zMxMeKjGzF%+(PsWYoM<$?62sma^81=%?6I(Ka6oPqShAWe0*IId&^Ge`;AoV#hr&M z4mO6TKrf6AHXv9}-xG+_S)3EZf2-+%qa z^LDi5mf^NcIUm5T4?D-9Llp^#`^))Sl-o8u7O;S9JLGv)or_9|YQ7X~3mpbl;c`8E zb&2c01L2!S`Ra;(4%)hIRh@*sme8pb$U0oHLbD5^OOB*0u6AVgCM zi2g^=*n7lD()t{EE+o-m_`aqw{WHclM}F`k-5>X`YHd^tW1D;dBc!!fUP{8|p)rMeJPjOu1C z)=GWB5O$$Z@Wn3r4R+N@v>M(LELdL^EWGRlKkFtas!|pTyY)I>Ro`O!c#Jaxhc8dkr{eC%#K3Fk{_P#On%(&_PJZb!$Q(>B9_od*PeAjdUyVJdgi<(R)k;(*CgPLb-m;F{Z+0)ZJG+`!Y9($??R-+PYnJ)WV-OEj0vJ3Tx zW;V<`!LMBb?WCt0!=ZADXEhgg9<|IQy~^F$C;k_(vd;iJE0?!;ODf(5mHxK!p|QY` zQ?bC2;(A;8i}5J#5?wX*OB!aX*2oJ055EqZyeR3wiTwO z%ok3B@3+!e*`U+-4a<$d9Sv%9~0q=mlT5)2-k%&E^YDGK~ zes``cquGJ9;W%cnG0ZSc#jxH^sJKDY93Y>Xc6dg}hD?VneEB1rmFMu162F^e_I0RFR!NY|P;IG1N)Vx^L?i0X^Nb?|a zz#g=I?oenhd7OL3BMpU;5tA?Cqe2Xm-vw&xQ0PzZlbzEA#SU%53*h`-P-dd$+fcIu z)YBY%ZJvYO9S%(mUr;nni^Wyq3UFcU_)4y4^b2u&jL*kct3DbR4uxI@9EKLYi2m5^ z)L!BwKX=7o1YhUJb=HEnaRmGswN?gxAXfjV*1s!rz~h;BWTfuNh%rcY!oG5dqJ$dJ z_Q%n7@NuN)kH9Vz*43EvT}PC8q(h|XGqo%IjPSo zkEHGHOEk_))%(YFdu|>D39m2ro`IsR`^=t0T%nx zEzt)xop-XIgce`3(Ya!;(F;Cn5$vw*t(x&Iz@D>e8hG$jpHqHrk3kIDN7AYwtL*g= zmd0jw`8e!@lzKaK9IKT$oT^uR9bZKs##pnD)ic)3^_nVem99!(WvGg(;`Z<_v_a0Y z2R&Xx z9EK-5ilkr_buXaZv%{eWk0*O+R~ibv0ZUZ!4)Dg{i7N)I>|Mu6$4Fk7Dpo1(BfplK zr8j!wpU{cgUAx3FML9U5Vr;yB7AzuJo(&9?)6_v87QgVSQ5iNY990y*})MDl)M!x5} zTAI{SO_p_mS!gNyT}uZ>S}H|ax{2DGZhL%u!!c<5wCk6_jz}t|Rxbf3>c?$9f1XL7 z>x;Bl`0iW(dy8eY#qy6@JWc-7#gP^dZW-zK$7+i|wj>0&n?KGn!XEH6Xc{Ix_T01c zZUKgHI;ib>W!;W>ly*88?qsHX{sqa^J`^F@&#r2)Jv31t*HXKVFXNzTbsD~c91Vp< zHAQr)iDzRVmL31$i;PSJqi1O{YUYQ%uT=&UT6I z!Nt8_-Ny#jtKS ze-i3ZpOcIDEd8OgL6cm!&JE3n(e_uQCevS2=$-vX?|_YGpAKFM&ROtk(Ozfb4vn8E zBZ6HvK-#d0TOWtqLp1W0;WnkG7x1|{nI|8?#sCS=O zbYHNYNz9j0T9#F63!V=$>6^P#-+Fc38A#h;?~mUc`El12f0u>b{i(8-Mf9l7B#xSXaWz); z#o_)HX-CSd*FBq|6Kh%ZYEi-tlAD+^*Z2v}H+TQ-&FA~(2obOBb}}~sT zJDQb$siW{O^AE>k18AM^$AYvAPAaFcnny- zP1xT+z1QyDU4JH+(^Xh>Zu<)w?(9(|-@X%GO5v4*cE^-U?&yGa@9Cf?2#65BFOkxf z1Ig+djC2KfT&ruF5d)I?qoH=HyVZI1`8+%g6Gg$|G>rzmE!kW3I#8o@F8=v*Hb6Xb zcFIg~6!v#I&6vgosjQ!0s}1}OI<(r>=&XFjY=;kOrg-kdaw>j(IPsTlA}_EXaf}?x zcwl!Lu?gnaR`uP59E|FV@sZquQXTk>oa#51F{eBlBPQL6(rKf9$#uB6rH|76Zsl?J zZ@s`~?nVTurSQi5>xEZcT3D+mb7_$8-pJ!llUDtxF7Qj{p5%llzA?RFTK&s)puk|%Vms4Jz7qi8QZ9}@D}bWY@5ODH;Ou>5|yaOpYfR6%a^hi zUBIZY3t4!bOo#1sd;Jb)Z!;6%MHBqk%r^+YX6PpF!X;hRaGlEaI9$o@-K$r&|z7^PWHSG%c!9b_l<4 ziXCv%2rrSW4RR>!2H-JodU-Qz8FzRf#P{)L4&J9txF1ybXlzi#vL~G@q!0d&7Y|=Un&?BUNHUSTYg%!Klvw9NTcUC zEcHM0&lblWMD(ceY_X}6i8A5-)^Jm&j$e@H5!rSQ{910B(WfydBV`&=qL5-}e;Aq~ zAH(aG!@14Lp68J({xJCvKJ5js)k1!R|A6)<;vEaVdLo`*LLc=0F={RrqhQ0kYPHXa zkYiKC<$=(%!)2(aR0cZg)4mxllO?-0L%#M|=;n z_K$GPVGdkb(#Ig)d`uuqayE7H%t0sH&RexrOGPG)JN(5mtQ}aWJw2$&HBHqjY)rR5 zh3JrHXkSh#i*9gO;2i{ehR1?<6{Wk`f-OwZ^6g)TK15^??Cr358YRM_Dr2&rO4NYj zV*QrDB4}?!p0qxzDmQpT@!+I*TlpxP_>6?X@Bw;q;psJ8>(;WuHs!ATOKa&DJCG3h zGakdqkgXA|@D4;iQEKtTgF8LT+ZWsgpI$5^+D1oTaPB+sev(NRV6o!pRn2Jc=)xkqN%7eWFN3e z!j>w~jERVAE9Mq%NwOBYiLz^5I};u)HJwKGONqrU1zddZU=gXjI^9-Te39 z*Ikj3*bALcqCWL@)@&F59=xEw-(OnkjDkI$-dIqYh5efKM>|h$s*dHnuI={>Y7)qCsO@$l5l`Ppe1&?n$*ll{})qk8CT+u7w?grcuQvQqeDGo)w& zjcd}Fz?!r(-~?1D^X+uHrHVGp=sMH`{KraCyuXB53(Z(0CNyYG zaCPWp#0v57($h!AKN%~IZy;WEjAu-M>vlux_DC*kd8Mc6SNuVE&SRO~Y~}2Z(QNBl zT4!N!u89v>-l;ocJON46F&=*Z{6pl&j%;95?4#RJ%tVi1A2>4?;@rzcy=ff0L)>dL z2HNX$Y+UPZWtlNLP^jK5H$v;cR^7N;DS)=X3gdj(lwE8jZ}pF?(Zau`gs*BWp9G%_ zF=?~l%aO@UJwFO^L^fA5wb#FL266w`gMSNM8Mp;^cJXhB&~95>1la2eN&Q-pV2pj; zg7=@n76fCfO&5m%Wz^fh))&C<_6{eY!noGg4*21M{SdepJA^_9(o%(6^Ew&uE~%iudhN?le+5 zd5cj~N`#_O^3&jg5GU$3`vQ26YlcMz-|cacr)>v(sxtxnT4>Ma%??XEJodfLP}a~E=#&18Ml}hZu(N2D!DA0>(;mqc#9x+}*Q(yYu-h4qEg8m@ zn}I7Qv_@y=L%V?ZY6OG3RcX6EU})Wj7AIqkl!Qm1mms+KJ4`MgeScG?`gP#9(#j<5qGkrA9nCyVW@XwrXJF77M4A8h*?SM7r}~}u|NH#^ zzxVULXTzH3S!+G(S)Xp!z~$e3W)lC z*m-cl__~17=WOSa)Xf{wdM$-+)Kl~6mpD;vMovn(T^(b>_i0T(6m4sdHEe6|i`nnC zb^%ztaYocPxE13mUnP22L4iAL(zIChtV|QI&nMaa-XA-~ldd&XzJknQ)eL9;7wnPR z?O^kq>b}+ebq$#~XYCH*zLxO#PRpjGh$xm;=~+L zB_-`q;VuRRZuoOPK}b@bg2SJL%iLweRYFtAC-}o3F1i2OU?&_uZU|Hu$=B&GpLT{WhoeQO1Af?a_YH zSG^&oh4H9O@n1FUY#ATQT8A(D?o5;rdAK(}8EBU4TEBw>^r~K>uA^r&8OQ92K&VsfLMycrFp^N0=iWa{&!*>(rVbjge zwcjtGm%V&DY}kA9r2$f#^4w+P_vDh{8w8gL*d6hEXLXEoQOTp$aO){xSoI!_o06FO z^`*<)oT>)v>(uJ|y?;V43oY(gv%*`&iFBf%y7}~_r%w^rp1vf@%2PBRZ1KL_@t~#$ zG!FH}iT`gdMu>8ZzVwfuCEqn2PTbhr_c=B+3is~xR6UCDL>Z5B$H8!kRk6exk_98q zLJ`ib&O7yPi+>E=byb<(ySndc7EfWQ9CDo>iz%QJ4YsAL+bzaPpyfiDXYNu8!`$Yj z6lxjHuoApu@!V>RHN$A<0llOf$39$C2Ph4W&g;eadRGr7h?%p>c*t|%d}G7PpDFCz z#eGHp6V)-0c{)nD-#ZX@2h*PZATbu~$}J>HoLE<^TbyC+@D6OJzLI*(jQm#5PZu&q z_(><_%2bR9Nb^{Sw*lH)D2HF^REyl}mf$`dL%0&U)$`W$SF7xcZ znLXvVohYpK4Upql?MpD|vv6v~AjLy{2>Jp#|CrEcb&@&uRc(CL_mryD*u{EI#FqJt z8`cpPnPk2*RT*zX$)bB19UUt3OW#-2MkJeBSJgyZZ)*K>&9GVyYvm8tyw?&DYVs_v zp*_%%=7ZilMJ>_TN4rSp%~>Lqg$Lz$rW%XBr#IBtT3tgi$5gMn#o1b3v&=Vj!(B4X z6yxnOO<@-e^H?yVpCZsX{Ta6~cQ!&y5#KvTs?+F3m|JUp(FCDv@;HyS5U0HZQ$zE5+@s%(j>nlO&|}P9nf~PbIScSjetx7V(cI$D@3H%XHjTCR z5hdD(9XquwZMKnpFXe!m{Q9$mX57zuJNA`S$+!5Fy}ivXF3K;jlO^2dQzpm0`ennM zSzOwe4g6r%dLCbgkZuL4ad&r45=-N1-*n^G^gc26sPRn~6d1KAs3{~~i1oJZAeFD`XuH}8c6B^)XkE{siYdXD;wBIgsxX(Bp zt&CJ7(mkx9G4!1u1NI@F7`Goc(U+Yyi6@O$HE^y>oLiRs+p%7rjV&Wrdy)6&O$qf6i7RQQvP;`n2kFZsn7DdzU%)JRzd78k$mD}2{Zx&9T- zJ#g;NFE08?$_*ArH$o3dO}4Pa2#kOGs|@(;wTv0NqRF+6-IX0V}c&Hwm$ZuR3h8~Zr4nmq2~VH7Y*7?sf_macy^%!yuw z5utupAD>E~*(v6x{EP?IQ-9wz+m*&jHV>t8ef5=jFtr9Wn&F1~z4<=1sGFTmfTrWF z02;~N?EVpRPg(=YiB%@+p@9T9sw$OGpQ*rI3mC5o(fFo<#%2!e*#Bh@-ZjoIVEytD z$9Ot%TA9vc#$q)np-*c0wC}2ML!2dS7fWI8HO`ys=N6;3G-HQ?{nZoVM*BX%XjW&E zjGCr7#T%tBBlt|*KY+1CJnFyU%La`7uwHvlQye-3)NsQ{8r6$!L#B8RGFwOx&&}DI z0`7?4NN0P@P0wr8M^$YM8jEqdJCVn2DpWehTvnMA>|+8UT6quB3hzq#{GCNwfw@eGPBMx1->Z2tb|KIyjTOb zit}yyx`ob8V(;Jg#4ZWvaRcYQ7xk_>%)aRq7Wp1S-$E_jC2<@~60aA1aq=9av)G-! z-3mM6p8*LCjvbHA$9#EPU53iN^2COM1d>5ZuCH zdlBD*n_7p%76jY+C0f|R!q>+9z8t+RjglP9bS_w&m+~YBtHD^-)S4Q0M@$ah1E+w5 z^bR7KP~)>Q!cH`N=zEOy+0}EGeiuv5Z{kEBX+HQQXiV5wAlf*4GxE1~{y&p~Ax&sl zEl%j1#vRZb&OdxV(l5s=j&dVIptG8HCE%t>HWS>9dY8Ulnb7`okhy2QwqBdi_Ok(c z0Ur~n6tV%-tHEaZMH7Y<7c0)=2}h|!PcYDWG`@Wj=Uf72LlX>X<`CE8ySVsmzKOCg zC;OrYFbu}22O6{E+uRQvbQ)l46K=_UbgQ=IP7T-6OQ&6hlg=9s-yiaTHbH5A)XWJJ z(2IZWInYM;Hq2Uf%UN~eb@&=x{j}!E@TT{m2QfyUc~+6IzTr-c1;#C#ZC1GzoVMjL z{&UYvFO45ZF6&NpH>gsVt@o7~*83dzVuXv&O=GJNkHtlK&2@Pse9NX2R3cap5#I+0e0Q7>Z5Za?T%%!f2z*jKDkB{%;Qm^lW zQ-5Sr#P@U&RMM{dK-}py5bK6GSI-R;`C{DiR?SZ2|9hAt#uZI7tKvtv|8$%sE3n3}ZhMivCoUtvdIwDzdOp4F_eg6Eo zqU>SV1HqRC>NNDo3hwE2w?{nHI%8@6{FBZet{7+wwa%}HcFN3pt|gm&lzPxxcrkze zHs5K(acBN~(!j;sqn2u0Vl@Kd>&Io7wJoDn2fZ^d3h@H80K(oMC zzDDTy`fPUZ>WF%rH$K_Nh19o1sg35nscMvi{un_rcR1ol?zCj{Y}JWctgWp^X;bj4 zcS5J<-c-eE@vb+I>b!cr>B6YI7!#$5OBmr!Kdwa$3;UkzA;_yU$A0}@yY9wab-tb$ zG14vbtcr=>chFlrS+q!=kOG3GT-{}ekZZ^azpTs)c{?=3zg5S?;=(`ieC?!UM zpVo{us}jcgVn-pROn|hX;|4F2`@I_ExdmliE*t6rhrEk$56?|acmuj@^q)qoEzW3B znfK!>ro+a}>e)(D%gZ%#evIfX<_G2E`kL^Os~Vp9o^%Yn8p|6GdY^5Ns;AUw;v-z@ zb2@H*^@QG!G^~uR$&5RRk%nS@Oj6W=DB>UA(pXPrM2&P89}9Br#28>3+I`{$Ik+^` zxT`E2swec5SR031YhrGwT>aZ^UpRUYm zZA-CQjg)To^%RyZRzcq(-NIgrGh#+aIlO%>zAxK}y7u^)<&b?U&#!uIv0&%jO5Au5 zSCnQR<1RWT#ka3>KUz|flX8jSB1C^S`oaal&aDch8ZCyH>NIm9-Ijwk z?v)N|{pd{xBejdZ8*aYOMXh38hh}9qPFo%JuI&i;+P~90SB!AfHm>McZg#>S-*Gk` z#?3IAwTHdSIw;qO&&=;m!rf-R)ulljS&SPLp5?hG`IYK*y0zNX6o#$&-1AVI3Ul4V z-g#o^f({B}fjzeaZ*t|(E~$ommx^4YH)d4y4txAeExkq5UrLQhp{-M_&N1KYe)v1} z`f0d-KM18rl`!0W>vzVh-X)K=VVXGv(kbyy1^Ws6;yAV%<&USgdRr%#m}Hi|Ek#*3 ztd3omxumV=P0LSiXpadq^UztcarQ$i*x;%r19X2@HPzntbo7J1B)0!PMN;49UUq&A zcYVyU&=ph9_8KzjtY+YzhDq0Jj;+1}r3B|I=9F@2a|-WpJ#l|$3eHiasIVFqgSpP_ zmpEanD*`9sbDGgtH9rb1nd6%uy`M`S*F1QB1M2rWtchr`W^KUvi@E9>k3!>+Wx;%w zc+$Duw{h5Z-v?~F?|osmX}fR3u$iW)tnI!=VY_dWh&vm!+mtQut7+7I#`~(jsea)7 z%JX)|;@(p;$DiXgsi@xv&~6F#IP(M8fh0}n{4awAx(o9&)D{l*~#`%+nRm9I=+UsMVf~Vci(uDzrI(K3On5z?EI2@ zoLTvr`t@{o;WuiWUWNAL_4NG}FZvC(E7zyHZP2tybaZz6y1(fV8^#%9Ba!QC&3~Sa z_!9k5DQ3Ovh5_mh)jgv}PM8ypsJz{sh5o?Y_ zndVow^i<+2H>?kR=BaO8JYR^3r`x z^W%u$gk7DJzR_F%9(Bn3B5pyty;+HK?vgyp+eVKt$@2W#33<|AU+^sCpZ+n9fh&{ zVQB3ZT$+}>+zjl5qc$O4wuXD^bI*bn^4-@?qnO6_*=D*sAfzc3sXE}@f%RSu%_EtT z=8?E%lg?`gzU>yzGdp{k>3i5^*hTGw*;)DqHki&b?u5=+HXs^znjCgM;k>=cGK&b_Cqc7;h`_~dnck-t8Au|inEoHHNpFB?dpmTxoxQ~a0<~J)_K4J*L zovJ*!zr_sC#U#yOI34^oXmyOYY zZf03>qy5uE3~8DKwZq^H}Q*yLr1~$FdcVqrR!le~%jOe)StF%YN^uPSoIXby~u`acDh< zyB|M6I_G}zw)v95EyiNRU8baCa3#K|Sia)3*%kG%(P7AOBcsyr=4G5~#C>rBV#+Wb z@V>Gex1`X#dEA3rpTbuIYTQ}!`Lqb!AQPNA(WRJ=d*8UIqJMf{?WDWU=+-hmP7#N@ zJ$dZ0;U76@eL@1h;l>>KBg~NY z3oA1X$JfRx&p8==hc z$2ikMB?y|NoT@r}=agddv^kaMvK614)9YXI9o|6uCUdbun|S=wb3s9yd|z%AT*~J` z!4GR_Xg_QLo%%uy&a<72P1(FB7OMmboTjhrKVvaBIOzEH_Aea>r}4+|*Ms7EP+;t@ z7)ZCPQI6vqyW@Oacmuymb_H%`;nF5rj`*U&=4d` z?d^4jy37yHskzW`ANe*p#$VLozVIAwldsOPy?wK#zFlod!o8YLJDGBdeJ+cJVra6RSgZ>2kK)J@yl*EsHJSRA81_aUcpZEs&I+77Ts zdh^fMpZg^ArW3el^{ap7qz0!9ewHuZz@?6(-+1B|xd$iH;_yCk|Ii@BjUD9rk@(I% zsR-q6)z4n&Qgy{(Pj4&k35fm@{?LR>U+M*?ZWc?>5!^@sO*ynCH`V27+(tZuaR&>F zm+DLN&(e40OQ@#di~#h0r{XNbHbv2D+$7skzXlwCsJ~L%S}##;WAP86ggxXNgs&DP z34_c@MI=wKkNju(5(F-79DbMJv;o^HSBKdN6BV})w>IvBCJUT; zh5Z=Jw=gc4(=caXeuZ(vw88jbF5z?|WJ~`FoK{%A0*@61*d>h%uV0PUgTwyBN@1df zT=e)&ikoPgXkTH&DO*8b@D*a6h~L<_gZLHV^fqcK4qCRguNCyxZS8f!L@QRPgcbPx zRyc@Xm!Qx43bIVZ?-^kQet#7X;@2(c@l|S@FcH5#VFi9K2?y~zB<>*MGRD!mtiCX( z&@o;-$1(1RZ^-n=G2g*`q|={9KH^pz+-Nfj`$C~A<HG6o)`^i3_OvlJ>5u&Yl{sXcfcrqT zFVKnRGq^=-XNw{<7<-p?tn(f4zH@OW?!=>S+;7D0%xm-Hk z;l!Gu*YhL3uIJ*sp6A+VypUwpuM4Uh?cRy=y>v1ccO%u%O(Ffv3akZ26_I|ge|mqq zm@vNvHn;cw4kvc9?&Ny9*Bvup?Q{P)O%v_+E5}BiQ);vKXj>FoquK5G#G8;XG)8gL zC&H$@&de_ojlrN#bnTfSFUZJ4- zF!uD+(D`82Uu{k_Lz8XvvFgvf$Nk)JW!ARp=Wt?{?(?q8)b3C>AHdCA0nPH#sUOk? zxv;+0uC4#vJNU9ogagErLPx~j_n>Fv4(uT_W{6_YIi^UviLIP8jJ@`n0&cb28BX{z z4nG{5)(SAK70YyM7z^FP^ny|;+JTF1pkxRvvSNog9=0Q*8-9olD_tIh->cn%!=w5e zvn|Dp;}uGkTCLG)b$WeJP)Klah#@js6&%3_MXEx%_EkK4u!?6zFrQZN>~)x1s(JPz zAUy_MUtK?4e_f((fKJfG=?3bObc1y9x&)n3m#RzCh3i6fOvmZeI*m@N<8=z1PN&xe z>6AK^E?5_$>!AzNC9xzfgUjY-bGLHSxM>P8-CV50#D?;2rsoO^Pr>{Ea~kGHn4e&N zhB*WC3(Q%Vb1=Wc{2k^W+~fsj}rUZR{rURh;jS&3k`RtR}ETd5euqVl53N?YkQG$RFLb)sX4P`s!lfaX_~ zmk035GKYjB7^P3Bkn#b6s*&tLUExFkam$_e|qP!6tWo5-u{tfDu_(j*3 z*}JSFOObe}NZ#c!M7Wl2+Jedn1;VVrTe%JKz6~g4s@{D2gmHo~b!cL>zOdLjuR;LA^s{D+odzr^u^Q4l z@_`~7%SBM(5JA49B48I0Jrjg-qv%zhDuFZ!43j{*1cpms1b`Ui2Facwfg2@|8ek-I zN+nhhOAv$#M>0H(8P(VP5Ht8u$lvhPGx#M+Vf4&iT3{_N$%QEwtOW&9i9ibT%hPj< z3aX{zmRD7Q0#RAP#?GD~R1{n9u?e>F^0IQ#URhLPE32v$@d8_ZSwX;4M?}SC^F|8A zWmNni%Mig{)P)umbfHpqOEhcV-NU;3QQyNV^4|kfNUk%E358VB)LoS zpqCf@{dkC<9o-lCmo6VB!f)T5CPMU*uao<`-@N;c7~T-oLa^0ywVZ}-@`!ZkPY5Dg zdl1Z=ku{lM?yOs85}cJgQ-l-7aZ0i;UH<4Ag6Qnj1gSR_<&yd8l}S9gfBUXeNjgV${u!;8)ojVRgcv;$JGm!#U8Gf-cJhP z=hUtMiunnsbTYOEkn+0@@HAj8AU)3l5+>SF(XX-#*Vv6$+k=n~&m%mh4$Odb)5v=o z-aj{mu^E7Kkq@Ti$aiV*FzOfT6HO0@R~@BsnEcby#G#71i+{u+@^kMQIl6OgA-viFhg zhJlj3U%;P51XFl5GYq6~iCyk#BA=u#`y{;-&lrv%%C(Z9S=m=ZkY~T@D11s6J#&(M z6({9O0kS{}ZxZ1eWIXvlBm2kT1(SV`Y^Q#J>{_K1UW2SAyFs>7$4K^wU=IAGdPerh zYwQVK^1LF-$=F6c(G8H@^*w@gBv%iae_9uPZIC4I1~HwC-LIx_vt@tkH^`s*4T98f z5S%bhlG7s7-6+4$X)?s?5ao8r{vRkl5X;T)L8d$_`X7<$f|Tb)`*(^1e;6*n@4pJ) zQ`u8YUjW8;*;B4^5BLY*$S%77UU${sQ|^^#1~7nE0Xii100~WCyiq=aC`gZ(s*SzC0T(+R;0Te0kIi@}I?cIUcR( ze;64=?&&h$H&M?-KFV<-A70-F#I(7#SZe@s;RlU4-lbzFWHTL6VC{zfb;+7~v3f$nlTlBzqD+ zq>EFH0x)PC38x2DVG?;h8by zep$}1`Us!o9#a!W?w1%JOYp)UkUN#nY5djw6vq}u5*>AEzbnIQ6M zM1w%~0y%x(s!aVPxy+*bG&W6yf%kD9^_lqI8%T%2^eoW_(z6oGnH6|XQw;-?b% ze5)EG!i92sW2}~exn7X%JbQ{KJ}=7l?~#78Z<6f+x&9*Czs0zS;+frBqI*kr54^wqa`=WW z_dtG2@$Ttz|3HkVmpqO@Fww4%+v|R^ooX<}=SRUJxm4Hqt7UtjU(m>QDp5qQ4TQ(I zo9sH-9*9qWjXmfZd+;^(kZbHcuCa$+V>ih5KzhQi@ejYo9&wHRx@+t`yV+^ZL(fAP zUpMK{q5|H0Gv+}Asi0yoHyU6$?BTFe`W0v?XdKrF_kg_+_P}_SS`zY)l>IfbeHj`m zqQ|&Z^ly{xAF3pKGBTX}$xi%0CfdKpM2Gm19OVBK?Bq}VB-wwJ{f)96n~@L7}U@w`$*gr9-95$V?&nuj45d3xk4oCRs%AITi!VQ9{fw>QK(SSeB zVl3=-#-0Iu1m@&)#=eK&$B?5LrrqIWH-c~XCjs`$;CqyK&txnW@b94e5#}b?ImA^D zoYJ+Z*f_GF#A-y7iD3dVT1%y0gC7kQdu)eb@PG$dB|Qpim9ISYS_xOugFHTkYC`XS zzTpZ@D(2@W_dgD1e?Ws+9!q)mcWI)iGoeQfX5F6DXtHcz!FcqF-;TdN94m15pxjtmQZ(a=G9AXyQ7~p&)`R0>8S6h`6^mLG%0m++Yrpw6Ou!9%ATHCh zVLZh}kMq57KEPl2EP@a4lzgS%yfSNffw&?&3`@mT<@sf$g+=qOP}C#OUw=){g8qv< zj~rG1hcu}n41Heu@6v>KD?=1J#fudG<~t%EdgxvIYmfag4dQkCr~D?(jF~ehV1XBV zO69f+J7M{DEB2lWgt0>_%Zuh=?On(mA3*i2yrQBAzF4x(FT)lM=x)Z(7@?>l7yDMU zYePE=i;8p0D{Z+&W%pRiE109OG#5+lxfP4@bMp|sKy;Z`k#8-{%`coM+Q?b7AWg+v z6d0?bYU1z0h+5412_Mb=1b50JEemJ*8)^XwpTr`7qX`%7kAVhR0{rUCTvSkzSdfC1 z>_u2OXSA3NOtfId9~&PP0(Pq^q-{5$+r9`h+wuf#L8KW|Gng@bq%mV;YC6~}gL%EW z2d7hoD1tPhR)@f_hA*&1B{qR&7}HWxQwsu!U0~%U0?W7N3(Q*LD5#P_Ze?`666#}cQ1}S2}?jVH8%O6TS zM5MfWXley0Y>rZp<8{DeQ7L4?+o&wJmcpx~5X>oWMheqrP8Ldv^2^J_t&K(2%6xl4 z**u}JsN7Z{h?`^9N_z20c;RKG1r>wneFp;O*lZ4AY;h3;7D*F`k_hryNl_`1>?m7g zD`)vt71+o_=}2SPFo6vDHs&bF&C4&z&&8IetpNL$xr?ktm8`tXO75k_Wfc{V1rTZsZ~EPy%swWSkeRjhOL(U0$dBapzXCRk|TU8 zTLJoBXzQuDUk&^^AVmMd9F!>;A3dv<)q;ZDFM#I|W-t-|A7|IHbAW^|ol(osOp4E| z;L}s)`7ZDX;8a#sb8A_c>^@^=Ek?!6M7_%$z^4O8&(EG7Qp?c1iE{3pRLlB`_$HBW z;D_kY%cU0JchX(8qK)`lfP=kgL`V52HPsI4Dt59b9RL8uv{wIBzx5=AQw+BpIPsvd z-xI(oF7kZ=I6IqX-!DK99@-+)t{BwlBL_X4Ewt-z^kBb;wguxJ?% z0v-cC6gC<-@<0qb6nG!t^kf1@eu&R)z-e4aPd;z~ka#Wxo(So*VrhVb{Gb5l7F3lu za;@{`6&4kiNi`AWk`;Nw)NFU)n6mlfusr7N$LgLOGl=5}+d zK-45kZn>@4W~~TFS6PjC%JEK~T2L#NAu2Dm!0Fvl{d#zQE!NegvIuL}lUpJ6160Rd zc*jYARJPiH55(IiKHVP(TD=&%ym;XSNJeE5M5xHm%Pp~1QzG&pki!8Pa~C;~x%68k zmIQkl5{^?4dEy&F{n|#7QGGP9yMQB3Q}=iXFDk9Hl^3E3%gryhSu1Vb9LjOn;T{{y ztIP-8281VWBH`?J8Oy{%xI0GCi={>^7gHy;0HkbjGe(sra9ZyI|HHKq;4FoZ@R z#*xEs1cfw#m8Y>H--J?f_Pa%k{F60lvM_G!EEE}=E63TJ)RbW(Qc$+KJ(=i$3-ZfKh8j~)0Iz+&XkQL_9>t?ghJdFJ!%ozcxuVBACES8TLKrENAM!5F?JPe5P-UT0p zo#eX~?twey<8nZ%Zy(6^B3lU^a8ugph}<;%44;jk5zpdh&VK41H{eIPXcG|cbNH=VF|A^owzXCq&x*JhQu-M;Va6?4vxc&) zG^riEwjIIEnCverW7v3I55@@^_ULK_%Q(of!9QYd4VfmP5WIp;b|x})5STxWY65Qt zZ&m?AWrX@&juq>8wh&*l-=kBq`*i5*b!zsYPQzB{wCvA19eYZrXX|u9?0H=K1Amt@fj`b1yr*C$;2Qk(1b&1w zDQT>b0{p0qj|cv>j9Y;JRmQ7uncz?F^hw}Zz^N^I7Wf7kufW*v7T`qx zD%{=RL+NS+-Xi0F1)c=S$o&lPU2zg^b?~{81TS0Q@l-zZdx9GF}V( z2^oJ9_@8BbBk=Pwf3WR(9QMVS{S@aqY~@8|1#)F6!KfgYj#8B~_~({XRoXBwv`Q03 ztHX+6NZum!+^nL!tfbs_k4QDIxCpZm%vCGwqFt(YRgP|!f<>jG4Ur+vZYYL5#n#25 zLt$CD*jZO#N+LRxR~Id`VIDz}h;?_K6_XVNz$|3=Jc-M{x|jT}N7e6e5~Y@erev|w zsuJ|@7&MfyJS)a}n2XKBIHf9&Y{TbK@~x$nxdk-7q;Vmp(7814HvYDAsu*oqesM)U z29nmiVjC+iEiNcalM@ME6*fue{PGISuaLV^Ty*qJ&V7lvprWEs3}q|GmDUDCTV*vS z@s;JpB~~fVDHWBr5(h@A7+{rG&l9sxYX9h!(~B#w!XS2DzBsCaL}J#GABCf#62_UB z29gbF!w=YFt`|s3uKcpZRBuvxRTDMOYg=?Jx=qS!|4s+5GK`IM_j;lC3%ySVU;Fpo z&Gh#~mNna&T{mE-<`tbGcwy+|2qEfJ-?7H1yQA*D)fRl;zLon{{(R$8L5q7tg%9fG zi8c10nPScUqT-$h`aB%AN%^7j!{L(`_n=Uo*t!8@jX&SG)bfV&vB&4vW&dTscJjT> zFgfD==wzX8K=rWOOf7|{6rbtG8m-wkkGni)j%KN5qUM;|tnN^54k{jLPx-e0_&%Av z7Kd-?k*O<~AlKve3 zc=j8yPd~9ldtZC`%(*?^3E7hI_CL1Yv*j;u-?`&&TMq81Z5+Az(Chy63 zyR-3yJ%4$-;={50i?@bNEFPF)uYT3;w`{wX2TfB>Mt2r)k!HtY~DdER}O|KX6vQli#CUXD}Id8;*um zMf@phvA!q&B0p7;tQ@0Sub!^GKE&HAxo=0}ydgu<-yFLtYFX6QsFP8ZQ7=XvjfhRbc;edr{Sq68-*dBS!uA|~`X$?UY4Ica z47+z2H=;9b?y&ENj~>QuE6H24(7$X--P9e9InUkpw>gJyExPS5bJpIPep|t<()s&N zudn@L$EC{{8BS!(L~Gn^V!=2zahwx~Uv%Nv&1?%(Djrg5)p~7{Nb?om4`W|py9g_} zN(1mFG3T0)PmFyj`hF?<(rDwjm~)hic#w&R2mOo~+qkK0hZESIfjTIg%U@KlKU_X{(X>nu$z7T-< zGM`mFpU+(L^VzTe%)3Uq1dLyC-U>TA1$=>`Kv|$FP#0jUh@wUG*u$lRtc>;@Xtbb$ zQNw6pv@jTnF}-N;*?|I^Pawob0G;J*gn4JjGnOAoSQgnQDLp-1UOW-RhY6yO3D4YO z<`gaB&kk7TAZv%p6pSO6xp3+JP}S9A9uO!3%ebP8M zOlC3)9UFI~D&MKfD5WsQowO`>(@4P!Ozt;66?h5)sXo z{ON)F7B8x*aFi^-e+>2sr{EUHXIT?Fi>TKLtK#Sq5+i{{bJYu!D~L z9K1=fSz%B{i6NC7(LBU8frAoX))eD!1K>mWJHo~D@w|hV+{uqPOWd{mXkMZqDvCjh zC0H>>F#_66HnL-E9JiJGiHqfnWxSTRC=MwylpEpm6IaV0QW#VXs#)q|Y%6RQ*c#Pq zH4bf*7&4Y8n!$>#;1J8#@@@FDD9B|nxRfeOl?IjMPJYB$;+}zVgG5186oVAYEcFHT zJKX=>e^|HqSRqzQY7FV2eqi}0m@@$eYCXB_--|W~4w1m=p*njC^|%gDoWBDSUHX0n z-u9J;+^BIy=>Pf0X=M2J{$Grf+-i)>3B#5G!mwq4Fl;&Casy)z8kqBAz)t|xXt^|D z%sCz~8!#IOSSAE9=LBTXM2aa9GXY`PEI=4`E8x?RaSddIVb1{m74R4!42uq9P8c=^5Qfc#%rNXuKp1ux zWP)LL1Hzz(lsZ~msKX4Lfj6L;FsKY_gT|ogr4ckkHKsp&ssG*Zf5`k_JpWjh?&Lm{ zMjz6A25CMH*bKNA@Lj-dL9C`6<|4lF^XPGt8sI3vRXWB!s$(^0wTwHbg&lA;;C#RZ zTDB|?bNYNT2AC)qfh~hk6ac~~Y-EyPj4(Ly=Zk>BN|!GICK(2+TE0<`X%yqOj$$=y zM=?bP?88w%heMvf^DvNOIN)%C;jHFy$n$s@tN9Uf{Ad6U_&C8R7=hK40G1F;f-!c_ zf&Wq5v7j=yun4PXnC&{Sy-;*7*3ybfu=z(;ngpZh9+dWeHB8A~0Zzv^2*38RMoR14 z3jnDNTLwr2xwioEHrY|YU_cr#1)iQmGV$dq97T32Y!6iCVpo~~t*DChv}e^HhH@<% z#sWj_T6e>7I8np%xcrghl?tVrSE%u;Qfn1TtqMYrJoHdB)LxQ2sD*jI4t)f7JIrhth;h|J?}gHju;RO;JoqC!4bI7*(nRn2T07+(`9lWL zpYnk0)OQg*<;Ne{$&XAx9x5ti55!0LN_OH;69(i_7eBI-A%EJtBs`G5q-*R2*Vy-8 zV;_Q?qPz%%|NqO5DE~iwXa}~ew0N;lQRSd*2O)K+v?wN|rk3WW4IeRm>|_DUKtgF* z>Cn_voTH$1BKq=GD6rjAly8f}xfHqFV;iz$F}r;>7QhNApXllS?z-n+;C=p<8jQu-qBrDbN?lMz(BU#BUAPbebfLr%+NB%@d@dnBs`IB4s z@<;yUmIM+ELv*9NxdrMM@eSl%_c|7E3)C|j4+h)=`A_`r7`PRLi;lY6SWE5AM_Q{KXnosjWRT}q^Jak zeJXHF1`uamDk=+cdI#NMMXt4~vP?Y5lUrUbL7ZEtD5@x<^9xv#6<3fen0*oKI3I*X z?egx9<+39@v5JZS1g`Avcdg%Iow-6>G?uy0(IYx?Lp=zNb~zkas$W!&)nI&uUu?tr zEv=Y$b11P^Ea>jg9TzvUv9#^LSp?b&C@U_?Uo5Q?gGB)r+vT{aB3I^t0c`T(c4hxW;gz^N^vIBoz=b)EQR1E+R^@H>E0T_kyI zz-c@|_#)s`r?sGb2spJ<#D5)dsVy+Fmx0sRgYw}`;53dQp6>&vu?*p#0jIrR!jA*T z;LSX2RM|lrM+1A2^ z`?qjCD1$&rVY}lx>~!}Od8*)h1;0XrJ>%aA8_D*tM$~{X)X@J`yn9^T@$P)OyLZRe zu)neIek0!QG*{!+-%MjLdmHsG41e0I(yqJ8y*o{J{7PP3P5;~Ofp?pPinsxtdlZ)8 zSDqnP2bzR4C^Qx~7AC%>hM*b^p1VZ~apSO|N&N+??b4H!VCuIabZ1c1C8KZUna!sI z?p^Sj@Bw$)Z<3yCG0fxPu?c1_Io0{QlKD0asDIQc0XBS|*%qOdl zuo0RgprQ8uW3G>1K+FPgJR~Appjg@&iBkcQpb^{I-;t-B{pc?T4YhHv!FLHE*AI%o_j{0qOyZS?RNp*<5qB_QIQ~k(vDi8Y*A6q=2G;lX5 z<8b~Yjr&wFj(bvZJ9oEY0XI}pgNAY~ca-1CZQ&1a5Ai>8d02-q@dEx#!1Cbo5PY_P z;wZls)KG+rkavT_li>8JA`M*Qz}lkLgSo3jN4kwcOP2*thhBpV2qF z_vX`0D5TkKj5WHXEHw3FO!AfNqpGU#pPXDZYA$}Qqvl$1#^xvT``4DFdsws#*R%u= zu$xfAF0v8${(lHQ8%YI$i3!+^Ghw9gJ+_>ObdyqSi$oFVYrQ6oqgQs@8AYQ@YNfiz zB*{rLu1$Wa1-X~Y_Dk)Ck8{cxRs})$GHBMYHNe`tXfAc5p*tpC;AUu~&{2wNbt7|f z_>NeSqL$pKmEl+lm#V43_rW!66~9ycIjiG7$JfLz^=oVv_Zn(ZBxvm1o&Hw#NoOl_ z^E*2~XT$xUGe7U@yv*Lg{-+lGhe)G&n$3U#4fx!t5oy#|w-IY>Pnjl;XOnIn~HkLdRIP#)+H~z^6B8&a-DU zscbdFLdym(hoBs7_y7HU$iu*P@v>oX1J) z?-8i0UO0N$|8_>SSQ z{|z)4`p@Q3H?9eXD{9nQeQ*y$cx2D0nApBTeE$JL?6W`pwhX3z_P^~6a$SekfJbX^ zEiW;Z|M~e(4*Vwv{*wd$$$|gm!2iiPK(`gE%(dnwPhAU(O9I^3s)Tl?(xSJD_Iu{E z=~HUVJ&%W`^lVBpf8lAk5SgMfD~`WpPjG7$FIir)N2X*!BhE{fNVsK*ZlNwdCGZwzKE^`GCpW7|{+{NwX3{GEh3CQr z7N@~I|4p7Ttt`FgD3aRO0keV zrX|_VB_4pA5;wmGr>T-%%`A~L!8LiJT9eFDoSR)(6U6+%u){Ek#brZJ#>bvMEj=c3 z2|Xq#TY~ZJM=<-?)7WyrGwA|LfbOIC{QUd^ZO+Dg;QXol6GiHYLVkR~OBTa!<@X9U z?v~8)OP<8JGvLlhEz2s3Oy*AR_dfEzV|-STVTV3hY1W@qPvGJe&}vW%UC>+{X+O}o zPwgTdzL)zmwhwf7Xq4vQqnaERA8l{)^mMBx2+(Vh0I3boR9C!*Xq|{-*J3A&$cfky zVTmwvuCPh57Ui%vTJBfAlm8CEZD9!tOK`UKMujCPd-)kXQ&{xb zJel)s25-?#jIiv3R@-rw*xfl}XU!afJedSj4dX^0%|cw40Fz+X?qG3|!anbk%c>j} z7iEcz|Jbw4z59&TbigxkJKKYkhz$Bf#!rqNWL^qAXDt^aCJ7d{ZR*(vp~;EG?epec z4xQ>WXIMg~*y|_4NH6X>`22!`C)9wYb* zFr#7IJEEpOxHU8`19TA=Lz5IMZ#MUDUM^59*Iy1tyiN5iZaE}ObF)M)LHSyyPk9q* ze95rK*{8O-^TGcj2Te?hrnId^ca>E@b8`=9 z)mAqvirAAZj(f7NU2hI{h2Tv^;Z2=%b7p6K0<SLvGt7P+-s2!knB8a(%8Ia1Nq@;rdar%UNc#yv ziq8R)4HJR)2tDDRC*8erqAa~~*m;K~%939cpB#Sjhoaf)(4(dc1388|@rCE-^PE@@ z?{oJM-#OK=D)2@vu<~Yo4qM5s^n0K6C)INT4~+l@(?{MXckx@PoZgAJYLSO_z?V^8 zD|XzFbHgNV^$p-8fO{YNfTE8)d0s9d!7?mofVH>%2P<^IPJ+JLOK+U-oId(Sy*VY@ z?|rm$zvrb32Rxr)3RL0qLx&x%v2^#poHTjRq$G>RJ-1!3_`Og0{oXe_QJUO?It07g zopCunN3h4(`SZ@S7>ke-!1{Gz%-!f?@v+&l6ApNKwej)2MJyb3y?1tRxP<_Vnb14? zfJfUV*!|w?z}*i$dGtG|GYJ|a{~YG`KGf;=?u6U@yWjZR8-JtvUx{`2<$$%vRgB6I z<$a)DQJuOA-{c%k!V#g8lM;JnmoilVjXFF==-CC;2;-{*a|W2+^}{*b-zu6^Fomr^Vtq~|JcFMN&Wk32gr zB-_zSnIkOfi8HN^-K3i(@VfzW-4D4)UdN88Nod{e!*=zWGRz*d%kORU53?s&1iN+{ zwH}SWXN_4FF2RX*e?f7NQCzYD{X)nDzxSg{!8vvI@cMZBUeG}IRszu;@J#V&vb7W9 z?FT#yJc8YUvOsZBoYuc9*h;`HyB=oN2c2kt8T2R`;`QKm`4Y;7dA~QggQ0XxZQC$? zzjxV1v^B8RpQ+-XI+C1<;d=Pa5FhX0 z(i$?`o1c$*B~y8v4Z5jmMDM42Gw1|GIL)Wf&&lGIu5h2m$$Y$%OUt{(*Ss_e%b~75 zK1}jwamLLEJvVwr^v^L&P`Yr5S|bm`8Fyy-npsNJN%s0((JbNYod;)e!?tB!Y(5Zm zI*P^bgLWa_wc*ZMXj-m=s}j0=6k=P2xY3S~HU#(h*qlCCX#MD%LK~X{4F+08ht@aV zJjj&*tsvSBkWj}GV|*&%I-d^OIQS+GeZ`~DQ=lE{X(mm_`Tp8nJ#sMaIQOZZyFqnM zry%Oy_XcRIMB3J7ZbWdp`IfIRI&eQ6jQpnjdz~(h!J=zq4oTA69x-{nJz}cD9jaT> zn@b3v2n{Xm?-}?Gg^vvwXI4X_gWsF%$0u>=;5OWR%Y_s1=JyO!-M6MII}{0;>m z-Qz#HSDCr~p=Px^RPFb+`Xeu@FKo%fLH_76&`Y-mvi#n{)Gdkp4|J!D`mZopJG)22?E{iImUJ4>i|q3*?EKDm|ArUs@%H0BW;}R~Z|4HfFh?+Az`=E)leApsz5f?ePGwM^X(s!d>nGovQ zaq+>{w=X{A=0+~f+`NZ3uQ5GsS|9axM@uW$5ngy}^mT62)L)whV7xgX$JFXi>tjin z&yxG+?B4^8D48+h_#;@%8{JVR&l8%`m#4~7j{-vD>Q4>D)tZRvy zoMfp+nc44IeO@pRwSVe4aehaK+YM=}ZpjMEdHMWBTOafsoy(3Iar_!>@tDj|W`a4U z#!93H$CY6Y0dIoY5AzYs5tv(@=$qPc&oTVB!eE>i7h}(K8_=%D*yGz+c?^x6F;{X{ zpwAck>?V)D3o;xg6p+@(a(W(0})ZXQ^9- z-u?Jx(}lrEExGLSEG^0^8c?6H z6lY8?i2UZb$3jON&78jQJcW|_g{OCm8Zm6{7DKIPs+-f+m>;ayUR0l7Ry6FaO2s#u z%zM3`U*<+|!dBB>@4J@|_@buua5-W@b3uzfaSy_+BXaSDCIXo8ei5I zo?=;=FFbQ0hv`BOj2^%6%=Dc8;hv~r?WKfU>|r^73lueTpXnft<{b1Re7 zX4SF8W^J1*Y3F&<7@--XOT69J+{bol+-}VnU8sv2qe;2msy!Z@qHanqRnbZWgLGdvl%>l0DX{hI>$!c?wWuLeI^bPoz^EY^qr^Z;xgSPo?J|=CvT&^V85s8d@?j$ zx>DCG@Y%}E=bKqv5ON)(;ygdJFG@Dkg>dNoLoX!ynJx^1t-m<)^LslmhK)fgZ*a41 zB*_C_dQV3#U6FcwD>O~7)R>!mYn?<I6+( zqwm|)SlBj&H6m@MxZngXzR|ZCw$rH?Rauqrdlpn%VfKgZkBsTIduX*V<+bikY2hIwy{JF;;5w#fHmS`qR zqb4yiPFk6nIGTLt!UgVS?e|l+8$@U3{r>kpzvub!JVjTX+D@ISI(4e*);UyZ7&i>- z(95t5N%5AV%+{d1&&7oji+O{6Oc7-O8?{o=80u2DX?{n0)NSnV zs5fDKkfuvvTaRY&|17O2B|8ij{?oLwRHIjwV!K|N$FaP=+m=P@|I`5sdf`hlYh6M4 z`(59|N?YZeEUOXytYc0KKa1q|X@pt+ROckv>GFyJpiDCVwu3PQa^FiwEVkUrIaq-W z*X(Aj!?_*$#iZQdL$M^8fAiDN3W3dJv}~hGq&0C5%>6?6eS7Gk)56vkGJ7)So|a1D zz7R^kk_uz?v-AT+bjK^hC)8bQOW5+kg7cVX{nT^ z^!Hd#3s1GvF&fzLGctP2SQ_?Gr?{~L7=u$W)H!~^RHV7DUGFN9lnW+<)9A2UP5>;W zz2V?iX)I-TQG5uMiFG4zA1yJ#nXSn$QWbhG1S?x@Z{R+SiI(WQvvHCz;`!mrNIDYB zBli8??3@wH44{u;?pfh@s~-Os3i=GTt>ne|(Zg+u_#e?*ynd05ZQJm|PTMId)bZG2 zvT}YVPVnNB4G#+%$yR@hk6=wBXB&5eFJ!{GH*TV~Ps6tyaricPI&{qf_ItREaPOUV zP>b+88*T+$9NhhYjohxF?myw6J_dhDI!ujWIfqm*pUR>5A0<8arSN>K2Ug6#7U;H% z=#LoJNzv0oe4h(Edb(7Gd=E$|AisznoVz>$%YD)DCKs`API|u`mdc3b&d=G5j8uAIC3CneAJIJkNG&&0QS$!tq>Q-*oQQ$mzzw(rGEE5TlE+~U)c7Q7c6 zYgRg!%5A;wU@`xCt8J2t(i4kuVHsPmC$qhnlR6i{ZM8SlQ;mJO+Z$x9UOe7z;Z6xl z!~jUMnNBd<7*AhMU|+TAOVEydQ}<`k^i8vdDBHskG z&$1*LqnSm{{q2xL#`^e?1>-{BJC+lFq3Yeh_VHX3f{a z&Nee7Yvqr`U(tsBSgJYewD@E<34h-*XrBfv^uZ2If6v@AP zS{(9kXA6-fzZTkCRPt|23r;7ow~4`Nr=HW6eJ+^z68OH7CO3R8jNpTIX?I?MpDEY0 zrOZuFSGJ|hrrJ`H1KU#41KLuonl@*?x-Dgnsx5_6wmDy>+frs}+fweM+MIbux>}^e zT`g_eHs|UCT`hcIo3k*W%~_ysbN)`%=6r>2bH3o}YH9vil02VwwRAFFx}AUSY7v>P zAxoLA(34-mYU$6C$1^G8U{`NTZC7u{CtbbmnzDfM@m6!Xc`gM@?AilgNukxS$X=>? zQ@!Jqklr?SZgP7t4Ot|FTTfbx4%TwL zFP5gj+9|A>L&~Fdb9=>KyN6n-7+pPOxZgF)6`m1;bEn7cm2=EFF&z0Nbo{b4mg^O3 zuoDg=W8@90p7cK%3uI41V_cj94`9gn!0%>^hmYZofltrHx3T1Yp?V`tX}G*OWK=Xt z-IlTgK^2NN8_p>LDqgrc2>T;&_CEkXEY-Pr3X-cCv8!;3CT?s;*XviTDQ?7ZeFn?EDJ z6j=#2c-fm96sM$%P){7>p>ZPUYtQ3t6p!z6AtOi*I&seI<^gz6<8EOxotwc?Z#D=` zt$J52Hx6f8cz)(7;*udN4aA%>-om{B{YAz6v$3|B4jJSQuAGOBi^1Y>MWiFi9D0J3*p0%>D0bS|HiUWz!4 zu;dD@U^K%{K@TzN;`>Z*5APJ{YX2#XTjSnE#Xe^6Dxu8I_I>#Khva-Q4bn@PkX zaGr@WsXX|N$ZWmur4tfm#VM|(BBc%Iwq&(Hxzsa?4RHgFZ-!i{{6#`T%FzH{Xk{Rk7! zDpszK<4y`&TTQP*5}aWwim~O@JI&pP6O%jDTvBZ^ ztfZe5=Cw}2h{gwF9tT=A8nfe+@JS0@r7_mnvbX4QbE{BTZzynk%PO+hFGB1lfijWu znqJU0Lf)yyuE_C+#cZ>lnuZgEg_v=%>P2h`F22N3-+yxG>1Cnhop(0JG$U0CIiXCmK z>y+K(O19(n88)on^WtvaWkX1V(AzjQAom}T0&!bB@t@vVYA#go+p~Tq&H$|;k;=3_ z+8mxf&i0IrE=Nv=GBM>boYoM}Q59Zsmsi0(S{sy(J3GW`8DCrq=)4v3E8((7u}jcn zS4?oC>IY*T(!zPgkLn#ckVdv7%QA^$%U^O1cJTt$6=6JokepOSsZwr4q`tNoe9A*7 zY|aTtr(&2ND{$wa@>GDspQ4l(8-!#?j#xSS|2uY668YUunU>^aEVfKIUEe6RS`@8o z6({iPyYD$yPv}pLc5orwPqa z99~m|BX15pO%*%h($Cjvo(+tS4vij0=}oEYlTF3z9i~uEGW^Bsacj0R&|~w%Gg}*0 zDmX!m;L>tt+VO!35P{>=*Z?TxM zygErvITV!pO1K~ODCK%~G*9P<^hQQ&EN5|$x?gXm^imx?4f8pZ<;pP92gSZ1w^pOe zi^NniY0pzF-*l;_NAzYVX+`9V1eXW9Ex5-$AlwW%HwuXx=TKl^nO zze_n%jyGKx_xe~*aZV=BC?i@O&qufu?6g_;!=_v&akyvG>t|js&iO4Wq7^1%JeywY z3ni~(8>iTw=SPs){|2dtJx{{Ha=024^t4fiV!36p&4dT82XEKhRAYBOA8oYDXa2Dg z6XcvNG*;UefoemV3BQ;5${S=3l9E^A9`ZwpwR|Y4EX8(~dmJ{u$DuF&k`twj3XTe6 zXQ(_;X4R$4*7B@f$;`J}Q*qWH&uBC49%p77OW{b7LU@a4x~Q%%;*97U_g zgcbhYLGDbRP2IoPH$UFbp~g>2_sx$-Fh3r0n{)Q$)+|=UlfLwdgS;^rdvc(yDLEn) z(AMOYlo98h>q?x_qxvUKQmXy6G*DL2PX}k{f~+4>ixc5`$4T7N?k0 z%vA8huLPq=#U$WsqpyUJwm6(g$AI#W^5m5B@4d@&uqQRMSDJHZ+{y+7DLnh&vxS}0 zmbnC(YEfFU&Jw&*dKI1s8N=a_o8th9^->-!%A1A~@8WOmr=>d0;Z*x&$l4m&hdU4W z(6eK4i?`#HxUcs+a2eczIVz5Rs4N3oT-5w2D)>YwXO7$`s}brLVS4_1Nrp8%_#Z zG5OFk`xyJ@Q3l+uPDdTTb{?p``Q+W^2=wj-RKd$#>@ zR5rdZ`#JKDHjT&3MM$)H1V@eUY+P*Ln)2g?8hc)J)Nn{C_9$I8*=6Z*Dw3=?K=!_5 zk8||E@Y2Y#sB&EeWoG!1o4{S?oe@v=gqLE4;fHQYbcXK)Y=KvN5$Ej07hZW%NNU&Z z3bX%!Q^voz(so7I8SI<~d+6y5YDlYO?62v7$9>VY5fU?#GPk(HD^G}(ooPFhb_Lll z=#nZZ(^h=PKu!*ZR77C)4l5s8!SL@NkK9Qc=S%Ez$`n~PtbB0Au$@*{%M(vWhnCaR z&mZg=A9AVf$#)n!Q}#iX&7jwJuXE4SWs1v==|84dV|5O z_h-EfPahYaY>j-w%(QfGp!Y10OnhB9O9e;3zSLlrs?)L5&fzSz2ESdySSk{~X24GX zHYJLso`ib=?%tU!)fCB6*@%A!=>no*mlEz9l=Uip--N4$`yB2Kl>IG!NuCc;R>TOD zhhGxzbFqM}fGdJ~ZzN0Q=x@aZ8<7v??uOe6x5>m(Rd64{oq{7}lmVxA29&uQb-po{ zrM^e}e3bb#+-`)GlW&#VSNB)Qch_i^S_D@G_XFIpF)Z~ETm@Vs+~46y`j>~?o_`(M zesw^-ePu54*K-K*5#vBBxM{I0Wf~7!n_;sR?i;uf6F}dIEOmGiOD(<&aTb>P9rBun zA`jdmgty1RMp-;)kbwR{+?!L87r(#31x;b8ShyK*_rpC6_X6ByxL@D|xM2h6+=t(P z`t3j)SAa%+asNa;^AkZsxF?g)uhT#uxIe-*!kwFrew=}`>l@nxpYGh!NmhQEzvoEi zjfVoB?tHbw7gpaErug6Lm*gipLveyW6gz-5Jq&;3SW~{SAd1Bp&CWtxMCzXW0RMjm@Nj(@>N+s@umDCZ1lG>A>ogdDe*Hy`L^1&WsK@-A>&PwZf z%(VM@R1;HLHkRyx1_A=zCPQcSXaHSRVk*2=KxX9|@~oWN69{NtiMlyZqizmhG1K%3 znE7NDZ^kSh+e7AF{F5Zd206zF;P>dUn*1!x?OnPs%;x#W)@7)SI7Mq2o<}IKlN;?x z4XJ6PWSTD$7I1g%BNXPk|9zzS=WezxMb`C1>*lm#+(%f;x}R+nF)zbAMd{2)l^_C z^v@FTbj08Ie$+bB3grr_%`9t|yh6x<@?c%(nPDLnxr z_drV@MR(tZRRX~nxcM-CqpPXVxXO=lp^R~1AGM3R0-H55wKbD}mcA_WQM<06+JE}= zxeV=Xv*;dq7A=wM&ubwx%a(D=mHmrlyqB~Lq@RpUKmF$3hUs0mVLJW)g6RaAwpu@J zkAb$fPY2fG<5#JEel?_v;pcryMtq|4UjK*=0*w1KlUD{D?&|31X^Q zi>V;XKl4eCN2FfM@06q$+$P%E1jzAD7LfL$NN`St(NusPNGENG zC}a5lsUBzHh7_!g#NTBjf)Z&MZE} zT=)yZ|ATRV7;{69Ir3MG|NSEeLHejG@<|_5eL&=`HK%XwDFQ4L?k>1t1LE(5Cp!1Z zxGVxL+kn|0tXYL#aY3hc;_LO9e1Jw?gXD8LAu`eVwskmSQxU8Fft(s?kVc~+az5+` zHmd_FtwW^%J>e8_orIFxN!a2Q$KRGi?azT+0ff80ZVhLwX^``DP-`CG6(c&C$+gW< zA$+42J!CEFt4XCPzVArdfi$*xbU>xV=qn}K63!Snl2bbw{J-PA*&4`ud?Uk8svSHr z(miaV!W}U&g&$WG=~3NOYhJQeN<(G*u6Dc#{}9=Kxg*i}JVJx@Uh&%w(#{puA6I+D zZ#wpIdvJnHX~uBx=P%E<1J7A9o>0K9@rv~w%##f#*g&R_-MpGawO3iC6B`)9b{H!Iue~a zc~%A^cJ2|X{!{S$MsKhwIho`M$l*IEjjx#qZxl z>A^xU|8CxwpYuqrxX7XS7p?8>mW@$GeJen-75=cp2$^Zorc4`se4V{||8 zu*w+S2OsWK3a-gJF{><(%tX510h2j0CQ}f~LnuuSO+qNAo{R?~@g>XYM+5eB{Wghl zWJ3zk#8jq@>f9_%w`ShB1df6IpM8yO244PS5iisH5FX2SA0c|@k#2w7}~T*E+NO4 z2ONs@IAg>M7Uu$M1lKD*;T;Le?bw(F2_q9!c+k5CzWd?J^j?GSKKRnT##M>Vbogfb zYFL%Mij+fFD2=4%WW*%-YFORWA48iGozoCw_T^cfy}B+LYEX_8|Z zl=!SE6E~ZQ&byEzn4~BrDfX<%UL)h~Pr;ynNso5-A_eZlQO4S)0VxulqY(QWiFL^N z*JiKn%Wp^hI>i2!#LA@`*ERLWCOYk=P{e-IUvka5taVXLm5u?`0DXD?c%+2!xUcV)Z=_9123Ca2pb#|-Sl z-}`%alP}M0eYi>P!@^$DhaYbseOLm_U+g7)xE{V0y`&F|;IsFVK3oT1wy%Z(eMo^G zFC*q*UkwBLko4|zh_U+e+}4L={U-dVSDa2_eRRC79|?a#|I2y*TOU4w6vIi1|Ja8Q zA~vYM^gVa~ADiE_q-d-s|tfzxL34WSwt^cV0JLrvJqrnfBPd zo!6PL3P)l0+LS*TyWU>$vz~C!ncA?YFuO3^mjcw4Qxr^;QylKuL+I*@1HI+A!f|rk zAA9x?`XTOu&bS)u3`W$oRR(ayUU4Tdx#-_(UeHmP(}eO-RboT!?Y`4aVdk@ES5M0}+l!+%Bw@p@45h+Bd;_ z2rYf|@XhXLF*1(&YnX!?+_QhX(sw=)&`bvfG&2FUX-CskHv?G0qey;Z{<)j1B0>s+ zbml9C%(wUbrHqzKxq-Gk(ZAo`E7M>YXt1CkRxQJV0h`+odrO8X0K2CjRw=_ex@ms$ zF?l}8w66iDB(%@YFOzBi&u$`}`TC{C->caLugP(jyN#=w*%BlCvzOI9H{pXe38 zLb)10&B;6>qu^9GS!;TV`_{qLa>^q}DIEPz7`!a!a^j?5R?D^GK0Htt@Q~{&cup?i zO_Xr{=+DxzGQugGvx{2(QarFcE9YwwksLL+SML?qcC(N!BSQk3bpiiqr1?Y0?dZ?_ z!T*x`X*qW=a!1Iyw;}i3{@h#tm)yzyxd+R+Uq)_if9~i0m)wRsazBjR7fbuvo%z4y zX70$H*ndV6EmN|ki{>Zx!*nw2I$);${sHy#m*AAEO6S|1MMYx$M~d*HRDB8NM?QG? z49pD{bK(l-(!hD5$J|MPn}~F2aCc+w9K{@}NBR-ipZx>tcogz{iMjR?;C+2Ku+BHF zc&mvzccacrpORCxto&Ya2SSaXmcviZt;veMwTqmgy$1Fw{_j#? zOdVN&4WoTCxZNvV>Sm?Jh;g+6q38Xn%QeLa+5I6R&nh4>*}BMTu&1C`d>pmz`1DSR z%qNfi4mmTrG_8(o##n_F_a%f=5vEo$#>WwU0pS@4O9)2+N3vEVbZPiO3dExY%Mmtr zF-Ayf3L?q&ile)3m(iX9YONWKpPk$AZCw*2&OwtX<4Ww}tjPD*P6N&_1DGwk zZIa59T|kw;TbNZCz>rj1bSu;7@wI^0 z)@ok~p`NByRJmczH91U|zq=-D4T)jO4QsE-K1KPvYqQo87+Y>wcTM&w%io1`L13!# zZIV9pn(SA@Zw%cg8T2GZgV1P%OmZjyp|SdH(wNY2W`U028VEdfR?@Cs@g=nWqgpZ+ zFGAL2F&;mGE5B;ufQ`t{XRX;rm4g2UxD0qvWgo2|% zLDOv%EW{}dq2PrMnjchqtEG(G(mde*S;zn0QpUIxDP0}6w=@eaWzf?1I{v@V(qwQS z($c5U(w*|YekO2!q=TGNk(15~+w ziWno2AtxdAQDdKWmI)-cHK~HCCp*iSkcL+wh*G38(9Wd?^b2 zDZqDErj;VaL8Q=nnhN_<6t3`h=rZxR3*7#GbAt?waehw*yd$QLe#iVEDQA{{+HlWd-CKutE6zNtU+p%9ubUp-VqI9c| zebD)UPLOW(vE8@=X~{m)AjvYc+{ZpB2k1~qmc#(H8|7Z+2=5J&WSM#ZbOxXlTH&YQ zq?KvU0<#2bkJ#pwWo)E<)?dP1fZp&L{ri$W=y*VX_U`fTDXEHQjp}BdhG1tx%y}h(M{kYyM<4VrT?v-)9SH@NKUvRY#z=7b}()*ureQH2Dg6m&*Ih6;QykR!s$M_$wU7mO*Z`Z!+*Rt(U}2WT2p}jM_EE0 zX3K5oT9Bd=D4bXj?l=oM-s{!0@~M}@`(SqiRt1rwSzPORr(cyq9d&CEON!ln#Q)DkkZ|e~=kOpVsromQ{uSZNpn9P(g5=M?0ph5`J zuQ2uHhzBiJ)J=hGaRc(hCvbDXU)?whqcOf;#n}EQWQ+?K+pmKEeh1lPJL3Ku?Z_H( z7%fu|pdEp^0PE?wMLPof5HO+V7VQY^4}kp>us+%m*dD-s2Fyo00(l3J?|KH(jvhd} z%Kt#S`W_$c%KK^eNe`jj8v|(fA<_`qZT8ddJ%kDEHu!0`yC>0Ed>iey^-%mb$Nn2F z$jbR5FfBs6`^FK0JqOtD2GD}QasgW*(}FRQk%U!~%LXi4rUhUaNd)#ZV2gT)j83RQ zAWr}??>1U618DKkf1t%QKP@u*X<_k0?z8rdig7)pbtW zffiOm3;zlfBlFNCU`O}#uhNrz(8++dcl+dcvfj;;(@q5RX1A&EZ}L|PW=IW$*Iw(U zaQ{!F7s#UdV+@c*3r0AZ@~i>{cqI!isVp}Zs>-tp)#ZB%HIP>WAgu;M`VWHauPwi} zD!AOZdQiD8y+QawNOTUfj(ERE{Bw6plkYxYF!;eE_|innRSDiMOLc7RMKk?+)zAFgI-x&xCi?%5@*Dk z6bKC-hE-YEArQ#5LZngzrZVM^Z_{&fy-J&>YRmr zR*!h1%eeOH8q*rYtl1_-kn+~Z<*oLYw;JWGySkQ?vu7>A7b(_~^04;nudV}hU0~{B zIHr68_8nONyDnU-!I^~b_JZX@Fc*DN^%#udSFz*e6;YVQKABn%*gEWr^W=5ICs9WM z_HtLEbGS9e*c8-*{r~&d47jWD?W@QfB9g#j+yMA?jbwKlD(@OG|GTzbdj#X{6nOJx zI05b_@Z@GV737d8xL?7qofv{Gw#Qx2{qgMCt{WSf1Kg>hWy{`pi-@D4+0;x0M-&*_s4vWY9 zSRC%;ul~QIh3{N}%$qH`!19%8L_Q?a!;77Lrwcy$ANy(l8G}6j{AUczZF^z`*%SAl zF|Y`YMQDtC;-Ew*2BC3sh@4Z5M<`YfkzMu#gv@e??6W5!G*J$beYQovO}gv0eRin4 z&+ZXNbv|~L@G>F=lbu?RIJ9&ARdT~Z=5J_ch8&ydRQvgex-;eK1?xZrZbPa*xmVT{% zogcau(6t20mR((k8Bh7)>i}Oz;L0*``T&aiV{p<#(WyA2ph&C=vEv{Q#e`C9@(tQX z&U#4fSUFZ*M(%bn|2sbQ{Qs@pv(auv$332)i8C90V~6beiDWJLcl{)M55l}uL%s=; zzdf9R@O8=ets;ph5`@RU15I>Jk;mR8aPfa%NAL2lh39a32+fgYG~R7Sl!xwI73qy# z)4F)ykX>~Akn$l_Q9EBtS<^ayU)Zks(F%NxVMGldN#uKElPl4ww~m8+@JDHARiLb+ zZG^Q!XlP5Sjo2AmOZaufF0ZLad{au=h1X6JJtM7ZcqLU4zEf9~RNf;lhb|3#5iWk< zdvAqrnPy{%1+EJ&1iab=cK|&4UHs-_&U^v>PQD=`-=uFn zpe$E%TR4>ytuj_}L1p!Vw|!AYbUrm9nXhpy&oP;`SE7yNRTz0~_JvT6cb2Lj>9Nc> z7pL^F|e2_FcRj_(B+h*YU+1<7Q$a8kP9Aem++(tZPrEg5d8K-|@0slB-)R z^PW^H@QQ=@f=Yubsh9`cC&jyE?FG-_h6rztXPv#O$I^B>zBkEm~k8>3Xr&4|<{ow}lF^X14Uoud%qC zL0U_(ow~?NGdm8*ay&|4@7>(1TxnP{wfEV7!bt zDSqFhf)>_@yrET;9`Eicoz3^&Fj($41HSM28}{>B?13zYBRNGC`&O#!J{L7+gl&vX zv90d91@E9H)ay7)ogR*c_Q2tIaYpjx9o9Y&%vtP?+8}F#_fvj+Ps0 zUym228m`1h87jHm(&)T;p#_?$8ic6UhJ#d0yc@bM^LFC|qdJdDfaVrcQ{GI|%t;^D zyYNlY%z(YpAjh)2nj&iK5YIf0yn;L}+z>3a*>=jTg`TY86e#7v*~QdTdD-^V#imzn zHafvn^uX+2E>n8btJy_n^2%cq!Jhm|cqIwlqGN(Qt8y$H-dC7bE$+&j#$C%lDL&jo zPxI~@DNayMg z)(g39%N*}H{_fZdEtN*Rm+|QtEM1JZy75P$z4l=jN{(kbHPWgPcrmPa%)b7HhI!03 z3}-HcVrqUArMUUXuyGEeH4$m2Y_-wxY}}{Fn@aK~6erV(?9EN;Li@txRd~rm-i>N7 zvfe+Iy4>W-Y+aYN%a*!a=_y{G;SUurue7_HX(|c29P!ovaJI1Szf z@pG<7ddH~E0lP!FSGmD>u``V$FSkz%OZfHNb&RQqPBqaEGUIaOp)OH)IyHOb<;bU# zhusLkyL0je>WJ6kn1}Qa^KqN?a$fW3}zc;+#p$~Gt%Vh7_LD);MEwFc>hfAtQVwK z%CtcmXQ8To&Dx)JwAp*_;QGh8FY#jf%aG0Wr)~xWoPqYOI#BpMiOV~Km1?&%7yf5$ zXQXP2w(31;TPbCp?S6lGg#8CK`>hG*{}DEXZ2Om!(Y*_!@(W>Ab8`DkMP*8OJm3@WH+89M+U!MKTp=(tc9z5Lj81$5dFti6f`r;YsOFeYkwtB+L zwHu_vvfsum2;Lxls*kcO_~eyQgEmM<`fMKmA3on7`@n@iA_Kfs_Mc25; zez1*sUIG0OGwCfUOe6Nbsbt1GQji8UI4$4$(|!y88EBItRCV)2b5&)E2CoOd5PsnG zSXI6dzU7&i5Ugom2n~pzjCidaf6gC&hNnSk((7^18%}gX4(o-VBEG-%Y>+;N-lkxa z_pbNQ=h{o&Ndb86sl<2qC0JKtoUp%WA~Bh+V-#7#UhKTS#E#eRMy%v5Ef2UpmZ8f! z?aPP;9|HZQWt@ww!CtYnx4|_Qeg^(6y`?VFrpH~|fk$fX{uPIs9hsU--(q$UpW+e? z46j%e!0@CXwozkUa98z5`iRLSlALYUv5 zFS%tj^6eBKk~A|FwkHQrXVHK*PrD<15niP_Kt=T69dsOhN6KgAk{NqM>cjzM52R<% z9XS@>R`x9{&I#=zc@0kb$cObkr0fX_yXgj_fc#~l6EkP8Yt8;B^loa>y4Hmsk<}Es zi4O0!VqMqQ3*TXUQG8qxrLVNs3*U%uTEUG0|3chm#cN>r&WJ;J>KTgvz=2gJoH9h9 zz7yi1PR6K`{pXPOKlQ{p!P$>nX6p%1ly6trsWGZn$172IVPBYcN^n8n-kswq9;5!X zJ91t?PI?N-IkNU}Tj9E&8}sVOFU4O3R-~lYTQ&XotQVn41lmE!{8=sf;#Uu-X(0U` z9#B&QaD2O6X{W|2d0N?r-Duy zI{?e4{G)U{;{Va!H$I@#0PUOP>jR!v^|kL`!mU2&qYUYTb9dwn^YsC8_VoedA${O$ zA8QPd`2-bCH2IwnYdT2#$PEtBZE#LF@(Gd0wfhwm*HXH0XA0qX0d8xH&a^W{?RK^8 z$kf)4GGPzs84nqKrb%h=qW?~aH#;!u7~e=cA^xdjr2dq!Lm*`nI4M0e`GmNqme>?f zav_*`Zp>&QbTz+&&sm z#&g1)0W|m$)O(|CAO{>c8lcx7?e@(>!T}50)HZqw;d~7jh&2MLei80A368)D)+D%G z#T6AVE&U`I2E%y%l~;mq$1~cG=lB75-gg_G18Wy#J^wyV{TI|e<2F2Rah7w!U;9%g zw>*KAWB(1$Qtj<{(pTCC$v8gz%Ah_RM}n5eG4Fk}yaWwVK3dj`o!)`899Z+a{WWK{ zeu0|***cJx1F8Ocf6C;R2a)n(E1~7#loO4FlJ5XNYHr?~h7YGRSPh{?H-y`8fYO&* zhd?&37gn^{@a}#ZH^k)?Z+g`puXx>yIr8#>uC_MHL%7=}aJt8!c?vqaVl>#d2e^wf zO41e3*j)zwLPQVQ;Bp%OL(9p0#M>okE&xwzr3^%`8t@SdG8m4Ul+j36D4-i=8ldsm z5l}mzqYU;GCU&bK(I&cY&8t2-ka;ztzjeMD`AjQguctEGi&sV@tNGQ8vU#1_8$jQi zazj05RO+oV22!Z2wQscf%18x;c7VS;IQO_v-(HTHxRuxn0d9m6W@vaLcwOzHCQ^K{ z13OyrA3Z8g<=LO2Xe5>+)IWuLv@nnOk~?8DWfmIqJVX-E$SWg8weg&AQm&E4YD}a7 z!bt*v_n~|S7$3S>9`cBLN`a6+Q5B_B@_ElFTJvC#Ig?+PWlkltSR<`0U<^^piRr1W zR065r>pf&Anxhqlh-4BLF>dZ$2}r#g?`Y}Q0%Iq%nzA_}`C$IKDZho4Q}o>giSE1Z9jNCg}?BCN3)-*2!Q4_q9-DSQ|~_^#&^)BSm=Ev+JxK3!rkEKs{hE%Ja?pw5fs=LJF*jOnkw{bML-p_Ra5|vss@qk zRim#7CPZg<2J{Cw8-2P*2_FLuGO00}z+VS(>~`h$b3%7ZELSYgj@j++TG!)btX}w1 zn2X(UiDXNNg+}{&@zu+# zx|G9^E8@6}^ik-aMV-``dw}CyV8}R+3q7qq9D{@+a3afp;6$X=m!Q?#w`TbyW&Lef z48-?Te@dT}8HAmR13Q(u=rg*9obwTkjsqihpYr_%v8bDUX90Bf#o_b{HEeGXPj@Ay zve1Bh5;q;nU2GLKex`dkW-D%+?~s^@)biSZ`l8Y53(ZK`Kc)xv+$(paJl?FVV(i%6 z)LSu5OE7=yu}+l0zZ|X_;idSc%w|7L$R1#k%C`qNCuH7H+MBo4JFs7--;r{CGmCm7 zQq4BDYQO7NuMfmk-=8P5^%PoVM;?Vud0YB{RM+&UPi`Spn1{A0Y;oKI^jd?+_hz+6-*x2Xb1UG(uL2Rv!BieAR4* zRhJ1@`brH4wWt`WU2prg^SE-DWvm z0Ma#x|ASZ~Vju30Es$fCa_rBDjY904{@7eORwc)}Ws5nPt@&A*tx4Gp;=TT`EhV#6 zpV}ZMc4MW*Sv1*kHHemO8h+RVf`2@;!4lgbq&?q$O4aYcxPBVrdIw~q2k`6b%K&pu zKeY$;&rkC1a$sMYc*Y)%*MAEeeIu95iYNPL#pwaN(Pz=0T0WDU<=Dv1<0N#I-Wu%# z`*h!Jxy}mBqSBt7^Ben{_Rbkkcv1Nssecq#C~&%LBRXhRbBVTDScYg@qPM3e)lquC zt0($Yp}QKo(L(jd#Bk^kBG!nG3&UETvFV{}UgJ83)5p9yWVcZ#=1Vr42X>K8h;w_g z?bU6RO}|*DqfON|(<`BMWYnA!er%4`pAcW@(7>)-v{7$6E;Kjm?MjZVe2AWen5)Lku&!}IWshw>MDjlD~^ zJ4JckoFC=7i_1o??|&J?(WYzmV(!!7NYqr=(-()neKB2zJ;H2p80JX%FqK+WM;;k&SssbOK#8hkH==gM4C@R#E z64esj@LJj<(JD`v1Y_dJ9fVv>X@_Q?xIiZ`Q^L$g8gaIec|!c|2!7w7pkHhdwBxg& zjHTHEntm=RIlJpKoB9EZDb-(*wReDd{E-YK|?k)ZW)I0dUZ8Va`RR2fnB8MVrc zNV~zM#O+NWr1|f>6i($yJki5U^f60^Lo?J|w0$IZ%++MCas}T%-o7g(q!H&Lyazo| z3flu_o7$7aje#|*UwI;nZj>f))CAakFeTVfTRka{+()fEyx}>PTj6p`Us@>KTwIVY z>J`u7F0C>7IVZG+fuCV5J1cC0ML}lYEJ<^>ipwE9@qI0yX8M%)+wLGom(fEp#U^jayt>t0(bdBMj^!7={3TP5eZ@&w_ zA&m`ENkV#iJnocyzBtpVZ0z#@O>22Df%uaS6Z;b^r^pWGVqF?eYdtQ!++LlPTpPm$ z!v8${p|wP}WKEVD_K=PXOWRdePZselZntHFZ`4NzD=7tBFq{N_NpzK24sSR>mr|oy zC-j%zPw!)m$HeEm>D`B2X6}OYx<1@RY>K?Drzf)sp%^=gO7hM@Q3*X5y^4(8u$D#c zAQpL*2P}1e17A=qBcljb%g~?9Tj)_s+R~z>CzmRgLhHS$c}E*C;$g}dL2ePjksHLfB+3wD43cfzP-SPa_m5SpaQ;KI^Qnwy zh2_w$$H=~=?L&AzghdR#HbD&RH5g`q9>6oc0UVsbV~hlAYR6gOOlvPzgX03U1VR_7 z7H68!h2eD^++2H6a!?wKh^1|ggY)E&5}~Kt$k>4XMA(4PaiMj8L;nxOI7rP=!^UU8 z6)FyQl=vcMG*(*LbXM5jDr@qy460LOm66Z_g8i0Oa&|DNj_`gjZU-%na-tWwGz8~+ z*)Nhc2pTwdAHkhI(Go&w>V$9F358*)0(L;2D1{zvXzXPjChht4WQU( z!LFerlW$l!+#V6awB{L1wu*!JWx|8AmXKK#psh%0$~G(s?4L^-SbVE#8=pD}I_8;6 zWVX-g&3;zT5nF$-Z)YNVu=^}1bN+O$Q#{c@dW@X9Z*f4U@_u|zux9J^xfG!>NihTY z4+4+X=mW1fy$AZGx04+z(JWlEqE|FQzd~N4(lyaO{Q=+pbaHQeJ~ciCvO|P9@(Rx7 z7L#$4ASPIe-pJ#^+14c7klY3OztegEw{aTW(^96R&nR|E&ybW8Ai=)7g6Nd-{f>g% zHU_CTw=%K@MiRH9i{U^&)4MAOR$GzMD?SBIOX7}TRFL1nU9>47kCfQf7Q+oe39q5% z2$>IL$tM6_@epjEg(7BcYd&xahVLPNOjnNzwjEecG{?Zw2F@Tc>SSHIuwClGoW6mv z@-MhQ!hHlc>Tt+?3}?zeS{qucfKFC?6Os`*0xg40O{PLo7BDxhCG-W-lQ@U!je#vu zVpEEIL7(W+DlXvDB zILV=^nH>t;$DWX_uo1~{M9)l4?NPa=!mfDqtOJ3|(QdYpvRJ6US^m< zm*sjc+xC_4TkB#w6)QF>JPPQ!ZV-2M+j6KFsnKLN<2*eB);3JP*kuL%8D3!1gJ^z6MGwKBfxp}p>Zyg zonW@NnKGTlS0u2l*c`3Nw(m~)*JaY?Y2DOlLSLLk6;Wea@O@MBy+zdgdy1&Dp!3a` z&A7M0$c!23R@g)Ql&5_9E!6CU|*xd_|$eR}|1#Un0fFHQC>l;rBHY+fCKE)YyM44n?Vd@A?B) zloR5gdtrehY!M_clKTV?dyP|?V7)0hjD+Kwo6xhq@i4E)meU}f>$2rGh@WBCiBZr+ z&SHtK@25V%c^k&YCXCTb*iX!c4yRXprL;J*8}y3HWbN8&tngHQ?WQ7X z+V6^}w}89t@FuGE_Y_6ikyuXFA*^`MYap+_1p1Uv8W*u~E3Zd@jr7{&xMbMM*^4-@ zSkYT;hXnw>7F^6XXQmt_=WA+i>w%B;TX2>*f*baBgE+2>(1qgnVRfK_D8t7Xu{FY2 zTZ#1gfh6F!sv~IsY3YLl<2kxiRZ%3{z0pGtJ2(dHW@xH$2JB$B!Ft94nosC}JR7st zU2Xe^kkDez2{km?k~3_!nkC6NtsJ*_$r9Mi5`GlSIhUS4E4;;9+bbg~Q%Fd4>8!Ag z*BBJs)bs$S(sNeW%1=pGa2i8^vraf6#Bl-d$7jUPtrJ!W&|9t_y3+zHI}TbBb708} zdhi=zS#n&ll%J=8tQwQ!6hMeCS|)?W_i4w(D|ll$Sxr$2Se3h^pVhKl5w?71N>F1(?!U}2Zu-)9 zX4cbYHo;~_NZ4yBqudp_$t|BPs7M(O$V>Pg>Q>~gGlqKR8jB^RLFHk17-0!xZWhr9 zhbeL^I+TXNKm?V`kn z$HKPJc_CMZu<;kAmnL7328T_Pp-;n-(@T?yY&+O+QJNg#OZ%Xlc5=c+Y32|gBtwSG zoN`h6$qz}9AwL1~@i1SSX)@&F#87;7hLH*z&f~i;N_Lgr1zX+S1Rwjs^q`H+?xlelAkA+IuEJtLs-qHcu6VuAv{-(Pm{5ji?B_OA1h;RLwG`5 zgo~t|0RIxiDfqYKvX-C*HUBYAW0d^b8WxVnc-Yn;TRL;K{;n(H--^s0g9br4Gcd2;ni&36^@rq~ZI8Ua%eyWdmv;65JqI`~8(ZSNG(G%Pzdxf-GA2^=5^qs&pkMUfPewsHJ z5^0?fDMnbgN-VxnsuLnayeO2EvOid)#%z^T)Fh7nDF2b~1atE%2d_UwPdNa)tSU}1 zvHc*iNJx1!dQ)z(#M0OS)vpGRS`W7wPGNUTFOAMSOlne?F1$cOEEn-2`JH85FO^w{ zFNRw$m0RkB@7j|O>alyCX{{67@TWq<;-E|9YbuQ1(a?wPVPaIWpGH{(7V%;{@E@C7 zCmdnpb(fk4xnDDD-CNCcW3Xw6r@|cA=#mO8M1%jKw)M}`Kj~nrAqut{evcHP z!0bEduK$~vX&h!+FR^hZSag4B0r;<_Dz^fARUd~{Hv)?e)}R^B{4@;Ql{J8G*PS1v zq<#-tHQ~1kzl38&TOCApHJul(wSsrjd55a)I$5$fFZ=)q%ftXO#1C-;GFjmP7Y*}6 zJ_lr`vJ#L%e#mh^ep1c@=cu*^0(KrYoli@!No&C_6W?-C^>In-sSVyD>bHLtK_^-f zRTRIT+MbB-Q4f2KIE#lAmOZ*esyE_fk(T>otm2iu(%ivI^a?|XWKot#ODC5|SxXw_ zo`LnzAz?4>mC_&FE8Pe80Ngyd1#l0-Jq-8M;N*7m5XP`qdK4ksVD%Ul{>R{dV(?yR zs0#4x5@~c6tja7ck&?1Xq;YU#;I1txk+$J?*fRz@Io~Og7Fy_t+l z{Qp}U@u%T`i4>0X5m~3Dq@_jDG@H@BUfO0M|2yRWlKj6~{y#O&Xy1VvA518b9!e;e zGDBZg>+07_3oHr~Wu(WHNYkI$D<$FAgT2UgeDOMWKB(t$qyGxL*|WhGMCBPCMxBgGPj*kWmp{NJ{i*!bb+5Zi)O z%w#ufrzT8slb!nsF2(~M#7yIo(~b%G;`Q2#(g*SQLRz&@inT19Jp?nu8K0W=>fl@Ps3lowFM+`z&MdoBDnw z*kOeAar*>LqsP6hyRaaM6*YT;(NuPT?v57vX;33~lTfNa54&SF+ ztqME5L-^!_m5oM7Frg$r-g+Nef6$P?CrU;KT52F(IiIwYi%-h*%iz)0tC|wHx1QP= zF{CEhIs~nq2b`cHE_BzM5t=<`CBE$Nf}lMK*4zcbdprw5_QYobrNCPlJ zc4iBAgVvuB<}_z;?sF)i+T*xo=1zesjOX(L_2l*A>mch-Ot)OEKN8XxQq#aQO2Of= zN2K_~FMOPJZVg?x<%R*NO5v|w_$+3y%+MF`Ilve3|JEp!1})$^z&jbNGV}s`4DehA zYYf4F|Kg=S-04WCvgGt0ReNDy9vS@^4rinD$=b2`(UtRF`ZG>eB7be*+C;0ObQVq)x5e>ZI+oMSyVdfB z+r>!&FTd?zT*!j_O6`$;(HUs@@kDuPX1a2ZO_yX-?U7{^fJ1u9Mo&62<|o2@L=I0D zm$Qm0cQ3c#^cX$h^73|ZnfEkySbE+$k_UdAa2+Rr25gW-s06GOc6OY`pQP~nEZ>2X zfQh5<+kjQVV<;cZ;Jttq!p(MIT&%v=8Jvhy#AXJ+#^AT{w=KeU7MFF>_@7vOB#Rfb zcrlCTv-n9CU&rF#cGA<7MR+bx4lH`JDj4t6;Qjkq{mb)cnoK_usa<$$1xsC&H^O={ z2A=_(!{GY?a{`AJKvfVul92Z{-b3+cPIwV5FtdIc%St_or^YdO1cTq~#A?l8 zBZKc{-^nAc0{#q25X&2w$J_PRefF)Xa$z=}SSO?J>4Q>oVIF!Kv?9Q|yp8O=qhb}p zdEaSZ*)+8`N~wi6QR)E(2LV>%ynPy2I?Y!AhCC18=?w0680{Q(?)^NieHq$N$a=8F zLEE$tluC;rAg&PJM&6_BnV%V4kF~-g`~z_!j6>dPmgfd67pCL8*D<&euu7-^>|pQ( zz-plc?OVg(2KM|x^jk55KV#2d#NXJ=;M1)9{eX8e_#`X80Pibd@Nt$epuRE&9|Eir z?5OW1`;LQv6~aEib_T!A@*~k-Cm387`2M$f`W-f#h3ic1e5CBpdE6b%&v6gsA8`-kXS+x8Y3^A5L3bRV ziZZR*St#Spnc*JKC%Gr_)7-nv`D78oeynf*I{CqOGrIEVz1L(u-hDqGi)WVeW872u zQSKyuq&u58xo7gj+{t{jdlqkSr|>*V{J;;w^&fnsJC)bD=ko*HPw@TRPxF1;&+uAz zCLiWr#D}_<@WJk7yvF@3uX3;87495f=3d1UcP>wPHB?rDj=8rTKX`JR>FE{}Fcm0Z z!}P%8T%N~8(6oTte=BMGUiGB3(AXFKu6ky$m=0-{7OYrujk8Xi-+?oRjGj>jv-8oq zxZ&AVS>d2E7=%y1BSUL5a9)d>H;<+eVRxfqJU_Y>_`{Q&Tv!X*k53#V!CN;@8Jyr_ zHE71u)VaumRqqa?eSHM5TTl^gcA20DOwa8Xc_U~JSBMEMhzO)z;c+T|nCe0N%U&mj zbxg66(UMD#72ux|FK^AT-}0;ljuH<9+z$IiG=~$`OT?|Rnt_|F_|WfPcxxqz-fA8A z<{OfoSC?Fs)|BzqpshQtnr&AlM`h^tUfaXA*NWG@vmlicwR_MWO5qL>`hr3Qs+h6l zMz{EYuNP$G!r-0s?lLlAce~oEtKy8Ir3&l58@+bUa=wRC%vQnVr1EC9;zu1rIvnjo z_TaQsI?WpTUMf~ad%!z;d4bX%w%ZC1z-J^kPftWX{Tb;Zw1KXe^Cg=$F`F1a$x!d^ zRhn;mHRTLwXV6&TpUns>QMve_e^Rm4f6)kh^mEy4o@l%I0NlL-!+dKcBKR0*T$`p#*pdK(AacoBMx zTW%GTwW%+HPWfW$i;PYwdrkhDPgHs}PMm&jX!bxJ!(2i zVkcR9zsI9}W1FdLYppaHzC^EhMm4L(Ho3sx$vq?eVjgKcBb_kE;aYE=U`%UyX#uo` z%$DYFA2}d>#UGGPo6}mJT19noYH|*M3tlJ{PP~983gNS>kUg8$qR6QeYp~KgWSXje z#@*ME0{+BeeSaqXH#e>&3CzQ zp8P4M59Z`*IBF`8k};1~j|1ixH-F(mz%MeG?nP#Pp8Ig?D=&v%JltCRa@@t%81==L zm@!}9j2YGNub7bye~TFoj@*V^E@s9>BTDXm`JS&2x9)s-&_zr0J$=CahJ4x=IC~OV zn)-()^2tTam5ZP+!s{ua^XBi!qfZUHbhvfT%Q9RKyv(z9#r3p_tmOFT{!XMKg`%OUd*e_=*o%F96B`?1(kmtj0Ch#OJZL*(Oli)CJ&kUd!UM6tQyQ1+Ot1<@VD*@KVQTl7%Q*|M4Q9 zHQUPYeY|GuC>`bFhV` z-j45g4g0hb*rGBPBls444%6rVkgK`If&O$*Sp*$BTGOArTBoJ?*Z5Ai3OZ~yXfZA@ z?|?=l2fv0E15z*(7w{LPVso$|(vjBk=&JdS3*h2&!%iCpJLWqmMfG2v+$N2ap4LB- z&cr3P)IX9W43_Ul-2dlzUp+KR=!oD9yI0e@&(OFUWesV~K1i)2C7PE0dJQ)c^p+Nq zX%s@`0~G^9X{v9SOwSn#rPH7VoI>~nyravW>CGJcn$pR>H>f3T-}q@vI~@B#m9B1sE$3sb6T-R z9R@Fm1T*15^Yv_crC(=+ZLvEo`=i=l`k&%VUjn|+pReu7-vPQtIdu7w%$uC|2sUW* zss)~NHF2C;u*iTV=)Z2_Fd7jv5aCR>e?-sd^p9xL6s&qw8kPg9Y#)?Kxes_iLF4fZ zq-l$@=wE&yN$*aNH5nc-SBnYWetf-$(vYImH1ENrzV7$I>!v<`-(PeSKJn-%DU!6% zdG5$mVjq?Xf9}@d-@9@{OO0-$olmBCzzI)yYmQTH)iGavkc_1T=KHE8wdM&=EffzrBwpd?xubsT}q}T$gYOm6;QmWJM!&!`$Q8a|^ zAx< z!cDN86i?MsS)5Ps4EWR8e}aeJ1bqKY<|{e2Au3e~zVsb#YGi68cEQNhf!GC2b|dO3 z@JUs=RGj<)-;+YEVSedTS}UqXSfdPzrVvu&8PI0VinXiXb3^XTXjQ*=>BaY+JpKKs!9^(jY+mnblg%teT_h@>)=O*KG z)9-nLea|m=#?Q+P#n-q!6uX>?zJ<1do~|E!ipk2S!a^3LzHGL*%Y#$F_fl=Sr6Wqc z-VlY;)VlVBnt^wvMjLcUUD@ugx+fJ9O0WtcFHw{zOZq39?ES&hf*sKAoT|QzyQ#PK zNs*&3X8KH3Bki2A+?FqW0BuwHrEm6dFRQc#hUcJ@8}*!PUb_l(E)+{3=->C5q{I4P{8-?P*}zs!ub_eI`p z*Vt4gbW-l5k3zZ{=`&n0c%pOJ^`!U$ zc<@mFN8fyp&>o3?n#Yk#xGN(HNW{PbG7a}4-1BgE;{E~dU+N0TCEV-LZvy&{(vyFa zhv*g?uwPJ$$4PM}lZW_EWlr{#8PCf62pk{>eDU>_8vdkcVv-6(*z0%%bA$F79ZzP~ z1L^o$8+yP3o!EzZ#tto0W=KWecPy{ak^H;7(*`T@8j$zAYkE(PQg1dSB0T}=*)Gdn z>1Brdk$xQMPrD}Hm44cAFVYVp{b3jFe_F$YRI*(zs5*#gRv@j+5XaK;k#>I|?X+PG zO9KzaG>)a!=whh8K{Za35hRAX{<23V6nd0rQPT^#Acj zi@|X#l+jMys8a8U9V z=h>!bX!V5|MGLs-prL6(ztH@}X~J-g9OsRX%pcq28K*K73#KiomyTGe`E!WS0VP!)2% z)z(XHVC@|l^^#!z##k>oP{U@FC_&g>UoY+C>!sHbFGHw6{9sPK)L^N{skC0Yg7_`O zZ`$hN|GOS|8KvD)E;*IkR9G7%t(@*HXBo#$3+}Rx!6zB41FTS+oksXgKZ%nY<+3Tj z#jB9%kQRcp_ke>Ql#!vpi5@l~Z6MOhaArFAFwU?t4WL~pkszlf><{YzZ$)mxBi~AJ zm<4Dft5d?6_BbnzkvKFHC+fnuZzMM)F;0qWI~3!!qg#MM7qSv7QQvBC0Z)p{*t4s_ z1^j}+3mN(luC&ecjtQ(&I-gl_gO1-G(D`^Yr`~f|ID=YE&eO>K z0CCiay^pT*bv`PW%lH}7;Hh_*+>SrBfbtC#*kR`;)q8e;)>Z*}-D8Y5d7L;%y=N2B z4$3Ir(Hg%4v>F-Sk%u&eno>tzb)ZKV@Oak?NVB6{TFW1E^H6RZ$}LA)f}B3v9RC8+ z-b7j^(pD>IT6_F*w}W4tUGJGER6;h_(kxF}h*E_pm5x$c_T<0fDHVyPS&^ngT3XAx z+;n#zymJatB=*jia%Z|fLdrO#9A~X*chO#6XW~46%$S-{)BUGA?*Kj zi>L9=X^uBugLkb*S_{(f-;w5vXBK<%5}+sl6H;v|+VZ?i&yQ3JR>(^@(hCysR8Gt% zt_x`Mt?e$$rlT#fJu~|W=gw?8HYOuZ47(TDvQNU37%^rpz&4y@8an> zW4N{uR{o|no6-xZbas)+ULw6t^v`jiqk^w%g@<>-f!Sqh0oq4OzTr6; z-|&JFBgB!jU%Dxmxp{ss?p!<$-~a9w_I*U>yjlE43aL>bVgxdbYUpY2eU>9zGda?g4LlR1@G~Hf z?|qdcp_Ov-2f*}S{(?PHX4N@~T?V`6Q>yS^>z-dq0wU7((QMB0Y)m z=0Zu2U_dY;L?aAE7=|$1Y+R)^X0C$uNptU*opqV3VjzvF%lck?nCiCY-pD&|H0BdQ zOE@E?<|}zM#-9nib3XURD&G3`s$V^iH_`E7NHGM)%@i-jN9HItY6hna35=R84#vm1ZaO|F-nC^8a3zGF5I#kiaeyO>9s^GOWC3Zwe{?=xKxp4mZYa3Jt1WHb z%u{*(wW7r70w>tUB!{U*efP8UAMNVqpRE;NWoI(2rB>W}l8%cF*~Ni#Ob&X!kXhWD zf}YPo&&y%AYp5;LrbEsP-TY!=8igDka@yJ!B5irMd$A5Se-MCQ5@9bO zw2gf$IN~@YCnIpr0lsw0sf0ZX6LT=N+s5RK0xdV%VX_LI51TP+G9OQ&lB8H~c5vW4R3@61)HlEGpnQy< z@$c!$V~3;6o|Zh4jhIBwt%bDCO^(!53(n}Nsi_z>si_a3&mKqxCXTqWGzQiL-|~Sc zj`Ig80rp~_nF4F&K3d;$*Ops)vJC59oHa33Asj|ORxDX?nR4%AtsFavd=HN8JlB*| zD%nL(mY_r6Bq9?o<6QZmYtmimaX61qIY9V@1a3!9D8vwt6NF4Sf;uJ!(m2CdmiE3k z2T}vHRGcA(rR?*X0xA0qSatE-kWM!w1?cHyv;pfaQcAp3mSCN#1Sxu!lGKr2brBSq z!O1lqV+)<7C0>swCSMM|j86<>cv?W#yYANp!AZ_%<05$do^Y@Z|@R|pbJqeb~A}L1#nkVmsQIV*saIqUQYZ=N$I{r`i zRtOyVhx>V0bcDu9OtX5(h1JR2@ZdGQMyfkx-SR76N8HmP6Ci2PLM)%H;q>7hGO^dl znLmfAXZ{R~;mX50q%^bqL|GE*7*(k@UdTipDQg~)6u+=~I)7i!#=GhX{g3q|{v0Nw zb*)5Q>9jp-|65%tYkzCg|6W%d>Y9SOHvZSTKKnnei<_W@-KIrpfYj7IiI^~ zAd@$sdp`KckT)2J5fP0&d;ms=UYP$~4*lnIdbw8!auSTIf~awYUnN{sgj)5~5W3G_ zdar;?LCE=soXi6KqqV$%jiGt_3W&Y}XX^J0$PY;C#9mLwSI&{a)=jVUhj-q`WTlCr zR?Wr4<~fLs{yMQa9rqC~jXSZ~hFE07L(Q#;rHQ;N(*5}>l%l;txDVs4H#7uS2s04t z2OUm1_@55*B}JbLF?QK~F}5(|rLa;O#C9O|Dl1RZXnF8*IWyLD3tj(P0O=jDS4!_A z?6cXulwM=w?2YVRXNX)$VPcri?s7w;!)l1k3pUKp13et~#yrpu8O_HHTq2C=Jiwzu z=M8(jQ*WIuh2Hm#6s;1)iuUqAiYAcq7PK!Zc3UgnS3~!z2i8*^4@&dVVr?G7B>pF2 zN7ACLA9yaHmT&bDDT*eIT!g=4Gw31Fs$2R2NC`#CvUZi#&FCR?rw>o*gOzgtWFTy| z@XK1ZfA>y>1?p05s`jq^yGy*%si}hXRYoU#y@xKM#yZdoq5s%Ia$!s%`CxbSm`OGM z;@DjlxXZyEpy@a_t-KR+tn`<$G;`rJhW@QxO+Idu1eOwfztIbPw` zLEDStiJS1D-~-;AwmGrCYhP=AhI$e=LVj^7a4jmiWoZrtk4+7kQa$bpS9&0w=9Ng# z$!+?MIlYCojU^l#1N?7tP+~D8f!2#3#&cnnlpnWzf%cs<&CE(d zurT>5^jpWPMm52@n!mrP?3n_RSxW0K{M##P#UI+u3y3MVA(TPiwdVj@))t)KyEA=^>LwUU*8hdxe+sDiX&g}qa}!ZbdIyX_h5a9WF1{e7 zqS|w{iR`!+vUtU2Zdmt-ktrdw~ z_o7}7_4d0WgD&mUDM5OFt%sUujd$wfbGO{$HUG2DpP2P5BD{e*(*t#W$?BA$&Yv%X zpNp0z2U=SEyE@JPrOrB5XKus2*2#ey_p=)1sPSW*fXLSIJ*|A^cQso6OO3Cx8dFf? z@IZ}!U^OaGz-Q~UrY37`0L z7wWcsBw5K>v9T*B+k`cA7xXLCkOro2fyM@r3o9ftY^sh@HRZzl;9)?T!}gCQ@DksJ zIi}LV0>_s=%#XV+B-e#n$rYF z?rGE}H|~eMTN$qJnbo-NH!E;`+YA|hd7-q=wjVMwX)ObC4@lDZ7<;c-rPAwsXfii4 zv@X=30!P1XC{5|pVYy{jhI$-tybKf30#4G`mUA zfcH1T9tUvUH}t#aV+Y`bCp!EziZ}A#00w2skgtxhTiW_?kTN6SCEGw3H>co#7Mk5l z=wChKNd}b_)DG({n|sA+*as+ENXN-~pV|6ma<%8%R+BRs7Q?EcgAd884zqO^Qa^3= z+s&zlKYG9R{mw*Po!Xj?vE3!EYu8kT8s}dxNrsGm86=c*%-BOVwQfmNg)Ll1QbI{%gTYaz&!12(Z0A}nHU8twGG3a`BGHuQMty#&? zrYAI>(7GgRz+p@WTXFPkMSt;BdgM5IZaRsvACNxO zUte)RI>=Eu!hOpkGw>CB0rZt(;Fu7#l2ej{U$DGfdJ(Zgp62q_kdcLTp!q@C<^h~L zj`LKT^ZuOq3*NPlggoj_$PsQPnyLt6&Ncn+8!Ken_AOJCsJ78})3<&gjpQ4b%1cAG zMK1e5GLg`2^OwmgdTpb1Q{B|CZM(CBUhR$Y5AoVzwyGm=k{~D>Ai#6^8gl7=4>3WB77{QFN8DS?vD8hM!8iXW-VURyNKOVNX zVGYHHS(y;)A74wn+9ndDgVaA4l#JE46LR)+C&xNy4y}_JI7nP7N+NAB+5Is0WC6&% z;(`=aa@zBv=c4pv?5B|7G72Q=4=Fbm8<&(X3)OR8xzT*zX=o z@wwTWjGdcO@-%soo9Axcn0G#}w*edu^Tqt#pk__NOvuMf=xZ!=(^awqwt}Z)bicEr z8vX_nlM|lz$3OHKm)9R^R43T@3z^FYss?>~W5w>Q5+b|MnB{`y^2=F`c;j4k_=OwK z?jm6q%+`3!mSY~XGnUPjKY2brgq0d+5sjY16|y{HeTRF+32_AIdVdpxJIHqTis8wo z6k_y>sn~CbzSDDn&Esb~G*$hLYB_z;2CmfN?15^obcA zChOj1@Ngi-;PkkYR5;~p_Bi|D%XIL%aI_oeik zRUKOAKx6;X{yXnsJ1ulIu+JJWwuU48lw3%<5H5)v`8xvLfBkf4Q-j>zkDU-Z#WT>5 z8|YLt@#MJYWZR7_8jnK!cw0G(>kvQGmdWD%5I@*vWN|IxZ$lo4?&BxK!H^bs`*1OM zD&`}Xv5U`LzM+zE(dLt$GNwtN&>+XEAN|BB8#rJb#)ay*XJwlmXGdP8XzIru_hh%x zlO%<7fHK>pDnAqj=*hPF0K@~D(^d@bMSfw?Oo1VJ7p2(*b#@koHf zzM+TG3EQ`QWF-9gLSn+cMB6HWCS{sN><8@iS(fERiQ!-WXdlBJk4S zpR(EP2W+RJ=IQi;oXfBYun*Or2(@@JR+n|$bDP$|X`KY|nMbJxv?=x?;@{JB7MpxD z7ia0eiLtPHaUA~;yWqoTq-B^vrP5d)_S?5Xg2qD4Y+vMyDzu<1;!{S;Cc$!iimm>!@UT=_uB- z8a#8KYh;h?g+qUy(j$d@p9BAIor=OkL3@NgH6)|WHQ-K>m@GZUvV&B6t~E^pXKDq} zKtgIXsqz$g3Z;acLTOUYkL&-25<1L7Pg8=E#``1wX;Yyzm8jj-z%Hf+q=;Vb;qH*S zXZp#=3kXjkj9(AhfKEo5B4lI^;L5Wb28+*Hx?DJKjkU=!ho)JN{$IgHva{~PT z3!vr@Q=1DqBJa{CZi_LX^Zw|fWvB-E3Gq+h;!h8hQ3Ph52LJ7ZnAbsd0G=tm!yia% zc^kU?xeP0M4pbMwtExOr&687yLK^M9)X6CvI8w0hvCVJaV^Z=Y_FpDLN9HM4Og5E0 z#ku_@Ds?)*Xg1MLh{4GLbBzfLUL_yA^G%hAxXx4%X@|7C6wKYK-W35^Y5ZQz_|tf z534OSH5xPGF@ZQ0Hf;~REGa-Q>jZBT_69hr!$`IIVdnw&*CCg2Lj0f|`xlE<1n6Za z#B$V0>KX^FXFQJQQpxZkw&zln_ToyFb%-skr3`=aPwjsE_M&4Fs7qz|mm$rCw`{=O z&Pq>C^NB}%4q&(AIJ1*-#6M)vWR7yIF$&tJTWj1e!-~A3X*y=hKb!pV9K>%mDGch0 zN!Vd-G*O+*bv%{4n;&jgS19yKA?v#mq@*Q>y44jAB?q}5 zLb(Vb$RxL_EXFA9wGpSwbiYdtoJpXvJrb=$SVf(H0R!D?H9~!#UYIysiWo9(gV5roMQd3^mTWC>D9qYK+_M z>Cl2gcpae(VSjp|)RN9y|1PfUicB>_BFjV~0@9q3ew_x;6gnY0Z2~_Re`Pjob#_xL zLmFlUXSIfqbqH-(H{QT{vTs*0=|r6WYyxi7>{ZvR+ zqx{WJH;^BqWQ2|rzbqptW}beKk8nHt+$Be+W^#1BF=I}2mQ;nYy{%WOtV99ZNb(XY zb?Uc`)G1m!v=|?LX~7dBr0yUsNb0`iipXeRA<06RdsI#i+$SUEe{3M@5SK$Y6lcJ| z%JX^82u_5}5Ss6&_tJKqZ=>TivjMWN!?+Sk!;McF2VM$n&w$5ov(00?T60P)3jD_yuG;5w3JLu$9E2pG;R4quJ{6c4r2exiI{ z-dY3QTz@}3r7j|a5Eg|Lk=Y2B5dW!H5$VD`BCLoE)fAB_sv>d~p$nmZP!ah7`ODCk z_rA$&NI_TB0I6bCa;G@7-GqLnyJrV%3Q>ue8u7I{T8`FBeLBIy{uKh7k(7?90!J%> z?+s1qooJDR@#hn;$|o3(dmvc_O1ecK2}(LIZxzphUPdJhYQX;|(L>=24ePVx9UCaE zCBrf(7Z{Yc62By_5nR~bDV^e^b~$Vax$V8sqOUylElO)yhNX(nqMHAm&`_bZ&GON) z?bndK_(U;z>7F7|h;LJAmE=U2z!uk+v;U5E14K-pbcxW#pBfajN5M#OsWQPK2MpGuEN^ zY~Z33L%HpJ`y$&7+futiZ_H2_%kxdv<*@zJkN8A2_^iCGzWEFAl(X~y|miaW>bMql@Y7zE3o=lcw?(SEG2vZy9 zKQtd6$?5JEA|y1@Sx^aC(Z|?qA;N>K#!Zl)y)!>7ZAxx}Asw^eW8}T$O1mpZ!A&$g zfE-97!rC2ugIPZvG)Fq}rvg`7%+e<4r=?6~vtc~ao@8kg_4lVtW@#}P7wFB5BN3q~ucq%0Ah>P%;t9!;Cb zBxQ;4NGD-wX8k0?Fjgw1^El=zZSfHF6>Qb|)-ZU2K8nGsdSdVlS^ z2}Q(-uovMDPpk$~A9RhR^Hz(IXKW+GhT1qitc1aqSVRg|CdfoVO0K;!(G4k<0l=ZD z6mb9K0r=88Qovp@)3>v#PvCExAbWoj76FKm(m`>fb>Qlsghc?l62^4Wo~aR+b={F# zA$7I);hPcOy|;*b@#6;43-fFX;N=J(BhWcl?3AxH!V*)BmM#7M20Ko#`_5jMTK2 z9V@3$tY3HrIrqAvf0vU&Wf6pj+jDC8p7j2ZIieWjH|;t$Zj_K%h-BktjMu-$Q>lh~ zSjteZAAhXZPcigmDN)`#eUwi73}bRv0Ds)W@W=aWXH3PvpIk(~#C;0xTW}wWd(-_` z)6qX~ApX=8j0c2Eh|~Tm!zsW4s_^^_+8ak;H)<#Ama_#owA;G9(>zJt>)m6)cM z5Gr$efv2_;_H$x9Y9{g696#8tuoc6F>5i;c{4|ppY#C*3hU;KI134ucdnavvftg zE=Gc1!L*k1nf1~G6YP+&NuK~pHLTM;Iza|#?u2^j$q7^@jDFv5XGX918P;feW~>pX zF*$z;bBYrLj`Eel!Z~}Tq;&+@U#a{wYrEAY)oazI#WNJvN~up-!NzkN4;^~4F>fsy z@uVy6LFMgFh@)8Lo+HJTL`Yo8wHe?Q#pWfpeUq1%*6?G*M5#|DY)eah()UfDF~c}L z^6N9VH5w(XkObdWa*5X9+d%|0w|Z6SanJk~)t*q;ISew(yvkUaSJQmlliqTb=I((N ze}meszHKFDN#+h~;=*{`xma0TuMwV0eRh3*TPY)3`|b+99YVORl-?B*yX}w~n!K8N zB3$k;ZUm<)-k4A22l_MlfdNc@U=Rrk&`wIw2aschEmadVgh!RBVZWYQ3n9^ubtpWS z)xj6^TmmT80yh#mu3K&ql}}vcgYNIRUZWs230d1tYGowtl}hzC8G2CX=wpA~`gNAV z`n7Z#J{2R&N@f&nI=3mkF@G%?neIYOstMueA`Tt;t&j52NAmx*kIsAkXCIyP{NMDE zde^o?vOrH|Vg*j_Fm7UfR6wOG`m^2{5a^x%-Y<>+v0wi1ANmFK2-YwBUHx(%{bHc~ zviaQR2Ux#6@W1p+#D5$+q4f%koyp*!r2TweCcphDe0!b&ohTl?g1rBqk)sWa9A#kS zY&#^s{W(Yb!_{ttNIS+%;obeg@TNb@?E>grp+gU2CW4dgm9@mj83ehE8@FF~7=Jsh zt$U@cX$Z+q(p#qK(xcMaI#&f-@{xBQUUs@ylBOYwa7%`+9uUnr3`@@fQ!TG@Yw1XAQHV zUD|gXTvI%eS(IK*zb~JQrFGLcoz`B@kBZxN=zNq`x1fMN5hzpeTbc9P>jgb!3jJkd zw?F2%*nNQf^?aedUP#M)9<`w8YqXHIw7f`u`(wxw(=w5k>sWLLr9Cc@k5!{^;;aJ&y!1IVn%gX%I6$T!f3^rnW zQH%ldM{*{AYYcyZF+7rv;VtL3{J)LiM)>0R{TOyN{lAUj6_Rla8^cBa za}59IzPR`w`y%gm^O^O%S#w(r8nUg)9>wc2B2qAl=Qmm4x%yt~QPI=2 zcn)^E4KE*&mumJX;1x(&8Va8K8;~c4zpM9Qr`e~jB(+11$VydvP=@72Ay0<9O4vXr zwG)pFO>L0YJqBD2*bBvCOxBlyi$KpAn~Gb z2xTcVeD~M>nj#~~sWQSn0sQUpB64Ita9iBh0vv;<&$y`#jvcaDN5&1L(tK#3vrx-GX=}asPfr$+tq97efG^_i zLdZjS7hxsB#3R9Xy|)tY)v`W+!b`uY5@!Pi`=&g6)0Ri@9QynM>-WH@EUE8l>)|c| z&(x!p{*m*3S0#g0fpJsbmBZi){At=x`fmD;di_qkk-`z(_t(xtJM$1G(e@(f5&j+T z`zmn0t`=uNYk<_vJSK;1E&mC3w{y%gU&=9w#Am9+Isi}wxW;+Hz!F9s$T z|Gq=J=XeB8XnQ!XYOkzx+o4P=wJ7Wp|J8-njbSVPefdtSwp-8W4i=jwxg&Ao`P&Nl zhRV`JI#x}m5sGgob{n_FHjpv)le`wW!|Iw;mtX1!`R?*g=RcOue2w5p@(QoZ} z=Rdb+bJ1_Tw8`H~a@tFqDy6|?V|se2|9|Ku4SMOTwqRg2!M9Iybay!BIooy>SnY3p zguX!^$@c``KFe`;^-fMtYnc2P{GrhPk=u(Z<)s7d{bBFylj3h+hhJ^oofu|)qA|$% zP}I>wy_|H-Ry7TmV^4ok{&R3}s8Q}!m19p|!^O*g)@U?MLGs&l$Nz);=a7&P*x=*h zkc<6a-lPf|((y|BEUT=vTGTQcjTz_U6zeh1pW9@6LHB1zv~Mc@C2$eCw~$TZwvJ`w`k&}17d)NO;6nr)htpk&3ipcLgcV%MZ}K>q(X z8+&w5nY|gbKFo{BKW`ud=g3GZ;xel&nbdGkhiC2O3+aaTuCTqdT=V)22DPkkZm^2WvtY&1+KTMQxwJy>{x#4$2WoV>(y;V zMkT7A>rOd2&P!@>(61c#&EVW?1TFz29q@3s~L(1^0 zMwTK&%Hb{^DTA-xSV5nXBjvp=_X@SpACwZU&~k~Mm#f8yF3x>Pe8P7Po)pQ5b{Bko z`7Xffn$8(a`A)))cJOFHUF#5wp%YaB%_l`u1v%<*KrV(-Ppd`gL_+PS2aCw(AKu}K zRpMKJ4(Oim0mfU270TWk44z<;nM%3NGE?cJ-|H?7wVlROe}yHoorIWPZlGTr&AvP4 zyBKB(77|8gUU->AEG^rxH4)T)#-mWW!i320>RSsfb~EP=6LjCXH{AF$Y{CdH%WrH5 z6SUt^truz+-neK?Dt&%GY|aqIDdkFIz$szEb=$IJst;;cXr+^CApi~QK zS8UL`n$X~fW?d=Ea2)o>6R+?Y>4)i94)alNI4zxU#l3_areC=R@)WbUY0Wvg`(amy zcMf3v`Lk3E8aJm86HYb49%)iJq;763iZdD)`}yY;+)>YoHvj1AWHW^F4UW83M3QSk z7ekOR&feJP@9)-g!aFG%nWZ(LRP>8tF#^BUwUK(j(RG3WCf0T_VvgL9QC~3 zBP(#!^D1nPs_?J7#bs=U(7zjmzY84?XEBNR;toyCjM=i8$qCGZ#ZzCrJVRmd>6Nx% z^D)ormJq$7DGZq6B=|g{CkV=u7?v_T721KIzuIh5!Fz~iZy5(T0lmyGrZNR)>ru~C zc&;4_OT|>G;3({u%&MXBD8%F1bS%yzKC0~&a20CVq91tQGF+79 zq2F!EI_mlB5qceS)Pd`#N9fgbv>w+}N9fgXlw=?E)E=SNsH1-085)dcJ7n?8oFVX( zp|Z`e1t(KZmYGRB-0_#uAto@%hiY+-ms0s@doKKlfBDM>k{MXHexn0*h-U*dt!i-! zlO3RCa@blixSKI|L7pvy8QqihVTkv==#H6m4h`>gB{ zX#&o}58EGh#^OZWk5FnaJrUO%y2bCiwKd#?USod3>10R>0jD3QozlUnGI09`VaHIG z`fW*ch|@dinCves{?0!p`wAWJ~{QkasvJv=#CWM5Mx)`KuO^* zXL0d!lTLVwg)*DvaEx7tl*X(lRxAKFry3r(`HWl6KFK<02Obe`c2Bg1xx=7Qq;>3x z(5-dA;?Od|m^DjMkv;P?6OthDf5ZM3JfbYMt5UAmb_euI{Cba+in@;z4bIK z<%TrE0`TpR713+=C2AVerC2TDr$Gmn?w|d!fBLVDVjJ6e!Rhn43rQ$+TcH;UeQL9lAK@N^2!w$MPsim+8~J)k7w>@V2rOTWdl{vN#M1Fw z25%yyH5$}gbKF8>TH9Bv98xFba?7MBlvxw!kY0?V5=Ps{(fz-``Hf`Kn9=JtDw)9i zCzwo#DXPWCnZ7>CK~Bld^g>FV1xue;8WN*+HAsc99s&HHl_`Yv2sfz~?`IIovM=N? z=i{ZJZtf=Na!|gAIHPL#!=||S3)al`?vz>BU|~>0;v$! z!Ass;GT8`=2C-UP7skTwLk1Dv>Mma@8y#8~xnlPU!Z*TR_mWK5AkWNU*iKGurIZ~n zq77kI`C$$4PIa@|+Hck|kGy%RP74ZJ0@`&7egMxqKSIe#pbmtAr*_P9021;7Z1o-U z91^L|sA}=BG!wca0<3+>DUH~IGRM@A3YRl^>u)iJ>JTVxGzzrw?0B`6dQEDO1RIHo zYoPD`v?Lg|G~36Q&QWEL9j zPBY@iz}K`mXU$Mur4YrU9}x4c#J!KTFH`z6qzb1Y^+9niN(G_RG?bFj*3LZUnQ+Ws zHr<~BA5wSP41bk|URDi!l{Jb3ef5V-#)`y3DOgb`t&RJl4l!7CUn@(f9T={}9Jz;; z>xXiM(q;vhP=Bb)B)gOgoMiL3?Fc+%y0(l9OKucptjwPj8fR~l%th^?|B04}-j4e> zk%iKq$5Gn_C8&MdxNyX_VvK%@J{*Pj^_*2%}f08lNckFOYV%4#>FF(iGk|j(Ps{K56ANt z{n1?v`mY;G##-NRkS@h`ysKv951Kte4S2y8Ea-FRq4fXh;E54JuJ zzxN+|w5<*+fz`a>_9f1mrROA}M3>c`eN%k29Xd;~T>Lp)&$}&cxA-d24ew*7Dtg9= z#XB!|*1PE{bIWiP_Ty>kbJDFc{}V?0iOh3oI|qFVp=7vigVbfdz6`QVa>%Q@GMAM? zS`Mohq~&x*+30tqF|kUQPT+b+)j<>Z5$}SUrR}gEc~cBWD{h$&OYWrohZHS2nFE8p z88;5yhy087c5$ra&3Z@5mIpyPUSafR+?TD5zi$C&j1JiVOA3=SsfVQRfEld78tQoD z9jU|oU~{yL>RiZ1>+1Si-;vtP36Mo@6lZjqoC((06OmOL~f%IvNZ#&gRbB!p|DAsm>XQgix^8o3smqio2a{ADVYY^5UI1maE ziV-#=lpt)6R|7|mG9*}!K>xD_|L`Vs;=!*}{MOsiouTk(sz<*^c5aZ$Qq)a?9DR%S zQ@SmEKhEpa{>+BG7{8QvPVF~8k8z*`Rp7UJNarN{HRP>2>iJ_^jJ+JP8#f@uVa&K~ z&$Pv4WoE=|E-zfV`9|T=?D7TgXWv+GJKLBUvotev>C()F?=LN1czfxMg)z&FiSvMB-#wlpBF>~=6WBFpLbD)FX%ZJ&Nt<#u3%cP#HyssPUYugZx1IBfG(gIAg?Lz&@qG!8-gBT-hh`zzge`#Ig2^ylo{ zxR-32`0a_UE&=bLy6-nFRI)UBLWvaqXi#c!3jV*1U=QmLzgkt0OG6$k?ToNGpg;9@ zADttlu6QtfsTimq<*;P@vp8Cd5`Q$QGX#1m>B@TyCP0w;M9q&X3#GZ^sU*@0VW_N8 zjP2Yn%~B@RF2y>M7Xh6F1nEcxRzcK~PFMZuo%@rEq!S9d3O0&UI`;vp#d@oTCR3xR z@7xA^r6(1yC;RgwI`<&IF0dZUI(H_YkxmC7ua^uvAk9^5M~Qgo;>6+kChxZ71K3Y! zU6S{>liJCRA2-&T2<<1{x(Op(@V*~Wf2cqjrZ|G#hMQ2Ydk5>iY+|o5zqoq23z8FA zyT0^(a;QksMDtb$o;mA1AgL68#8=RI>%1@FjR^|cHxxeReG%`pQwsqM{)_hoz}Y?U zJKoiRpY4I)@~*`5IZA(RJMk5Tl8&S8TZVUig!XY0!p6XJjH<=8*I>u0-Uu1PCHV4s zrM0>D0t&z6)fmtd$^|Urty}>Bmpq$T2KjWQ; z+;35O8Y}&{_c63jrdlD)WN@07gQk^2HJg>5<%M02D6IZQBFIRQlrny*p-4(qrn1~g z-i3f3P|jjdoOdQ_ezNCFM|#glHYLYAz7$CdmD2(}IM`c%2)6L$B*<^MxZi{#=^oX+ z$Q{N;!C>!1v`DAo42cXL;7x~p*GN?yB%J8?gn7-#k5Z`^Bz6$AVX$fxYlF~H1Z&T{ z^*iyM_U%$Q{va8d<{E~cReOg*&uUm;oQM-uMeBY!-C5n&VZ zO-K(%{AYwE$RCPtZxoMq81HJ~Upn|e3uVZwfOg=1DOwRlM>}lp(zK1x!(bzP!VaXx z9PS_J-)$Xz@MJ@6&n7J(z`>VCzOjSA)b3A8?S7Dh)g#HHu?8)W|Wjobk}m z9;KoyiwfWTE$Ul~x;Ep^&U9E6(pr|}REZNXR(KV>a+$xuz0wJ7<=BvvQs|ur05&TlF8@D|1wD<_IL=C*xh8;63*KejMgIQGwHnzwRng z4lLm&p>ilyVpp~Q+@L_br9+9c$4$`fa@n~-k$4m~kh!7dOJRv+y-fT@CC$4A|67>@WpV z{i8l{gip`L1JZ1b;==a9zzRvI|Gz)g4y{S~9WRumZc&(=lwzNGyq6p_IOr_A4|gv6 zWhD1)8R=UtBYSY)f&3>zBJRmB`R3(lFwZ)86T`2IVBhABYi){yN)X$H` zStX9F&Y9`3f9@$dM(s>dpRUV*hehFui+Exgo_M`^fU!IyjQMm0zkaBK^6Qf+$DZ3k zsZ`1x?czVY2~}~h4NJX$8CTws(5(`^?W3&Xj~NrzlgiKJB>JBl$Y$Ir?rR6FUB#rA zsaF=*2NBXi%k_^OaQSNQl$+(GvbYxP&GS&opWlG|ufCu*EoghSXzyvrpV3`PDcG} z0|}qCo~=6$XAo<{nYkvk;Y}}7Ugc%R5Cr=?PME}rlos9d+ z2iKE~wDn~61GuA%CRKZ6U@?{DJ2m&te7Mx87PANtCG=l$}kw6DHnGX2vV zhNWuo53#pkoKu+yBmSZ>wNrc%XA<5v?y?Mhr8I;Zujd)_DOJ(|iAySZ-z5&|GSx&v z7Xg%tR5|p*sJ5LBTmfpyxLxdSuMB*DPE${h`66~oJ;ls) zLefQlKkVw6HU2j5dK7a9VKxHy*m{!n_| zzg6#cF@yC&g5|h)u`Z!@uWdc~74yJ9_dq*`4j~;c_ur)j=eL91DFS~r*=(_()egqk z>lDK~=RyjEas%#2d`IF-BiWa}(tZmzzx|xMdr~-zl5g6}ss{APwbD^yf;>o<*cgye zb-+_Rm38QXpJ)GS;s0*G58t6^=MT@UC$zmYGS-tX@V&I%r*V$}tRE}~euKRLW&G>c z>-d(oR{AaD8dSD{SeXbGkVu?iXbb&otbg^0ZkSuRaF}TxZ*3&eN!6P7yVgE42}tqxe14zz^ZxM~9oFo9_FjAKwbxpE?X~yW6L8|B z0hh<#v&SYkdQB-;Co7KxdSr+APR#Oix~5bd>ilV7wChNq>)V>PX=8Z?Bzk zJ64FJM;z)b4dB=GP;N+eZq5hUEKM|OM-IOcVevh@G!A~5J#{qxwWf~8zn0We{Od^7 zvEGYBMD@|`$*J|-QS;n05;4xnGmdw%Js9sk4xT;aI?G1f2)}VM?%0FebsICXpQh%?g~M_8`@aHs+w*DcKIGPS zPsw!^_V?qy-xx$caHr$(&VP2gaEl{#c)DGPn;*fxC-dpF`e zvWFXK(^pMY2p&)T?MnK^9D{D%%C<6WMhD_Q@53MK#`}s2^NYA20zF9C3B4GIHz>LT z?L9j|5!>_b?$Kyvo}Bb%t+?SgY)2U<&kgPa9|kTl_kNB9uHknrC~(MH7&fD`XjqA! zb`4ItV&pM8PRv(V%sAB9`X#@$<{VC!jK&O!nH~Eau>bt_Pfp}}{KiUN&YZ5aN`CK) z-{Kvj9qROTu*4q;M1MO8v(&d}|Gu5j@rA+t^J7J^2Zp#0b=Gz$3w9*%752~hz1)#_ zFLzYY(IS%fatn(1y?yu+aySc}*{e{8za!=yDTu6hvL-yVWLW15z9E4}u zfsmS;5LMv&6*1q=*qPlENc+a0z4E}t9RuFOOons30}(!PT*oJYFpp!0$9ONk9w!pO^PV)Xg&znrc`p{bfOoj8y zNaQvB+X~Gc4|$J7o)wfW&SBd4ZSLrAw`Cu}xa`4-p6MD5y4V-NSu@b(&kld@?}2sS zM$U5OL|(V8kWYbK{cX5^o6tB#Wa>81sBV(y`S$r+40;%!N__6cXEi=da|ZTrdIF=r z%`Q3;m};H_KN7eKl(SFgG4DL>z46q79WyGt2G*rJ5RP9s;P@5){zlyJo!wsN&fB$1 z>TnmuDg15;VD|RgPY0g<_9RlL1BXD>7{JzVcH&oJZ^$?$|MD+pyo-IxI-B}E57y(% zO2+tZO(O35shXczbPA`kH0&>)3f%PdY25F0c^f|;HUhudjlF{^{CeU-H|nJv>hyjg zbw=U@t&`tVoZH|SJ~uCJ)>EDPJ3T|Ak{MrO;RDYX<~ij(#-}1^m;MT}1azPXHV z61fJgsKad!{QZ^!-0vqhx|ToptEC2Izlq->fc@Hu&nA5EJ5AVu`Sb0T88HXa3r_`{ zU%PN~>hhRaSqWZ)e!l$@Vrw(9L1U7lDtQc_IQQ=PYUp2q%1)ucfyv@70t z;@@MnKlAT+tDHsUl!$L5Umw^XXKuohYr5yTzGSY?*RcD2sB>;$kCc43PhGw#4t*N_ z?h3vmu4?}2A%{Az3XJCOh|mwZr^Y;GF;mI}d)DcyHo?Z1erBmEGIKL+cLg4M~m*ZxDR+$42_a9~x=&TfyI+7zt^2 z%9#z!xx+_7+SlPugLB`|vdbG<7s(r1-vlnl{=F-E1ZHCXh1+ie*LVAIlWAi0XzVyM zUA0}?;CZoiacKuT=YCm;vwVH$=?Kiz?4fsu-v8fd`dV)2!@ocu)5x@zyw*rR`MOEy zZR>va@`1M>>Pj%jfoIgO0 z{z6;v{DCu^JNW>oA40kqPbX`-zb6qeWpkf;S!XuQdKtf2+>2?!ndVu$yZiOYx#7(H z$Z__`nRezruqhKJ#+-v-0$9ta}GPef^n?iO6wp?taaUI|b8`>*TVlrmlP*`7V7#|F4YB zC7}JN`>D=vK7Sc!*}0v!u{s`%8yPlNB1f?20sE()@9y4Xw!H^!Uxc>zxc^J|@D%R$ zV!C(Z2K0^i&7@mr)pcul^Nf3<;kTMc%lCKhsOxTaaqgfy>$*pAo_EfdJ1Tc~|Ixi0 ztMJ|3ZOZOVBpr3akzcPjayugbx#`3d>V^h|LpU0k$@x< zOA)v1;f8YkTl}A!G5rK6*dx_njy3&VHO$ z{@m=OFnS!H8hpI?di6e&Li4{+hU%xo?Bz^cw{Bp}TfkEG@HyVAzUHJ7Ig0J)Nw@2XV^BO2Vv#WrVfcGJB9uOPrZKv7#%xssg`2-W+`$ZfKL!!!y3#Hnkja4nAjzd4H3! z$+9VI6MWkl;nyX@n)X9a*hBfX+!xH}Nw~eenRpiypMT-QZL9U>K(xJE*5-?Fwgap3 z5%Afv?a=B2xG69d>o-0*gERQJ`P-E<`#mQlCJCpx*q{75a2ZzZzwQ3HcFlVhoODc_ zy)9e)Vh@koG`t!9P2f^Q9Ne$>{$>%6^)wl=;dr9n7!Mmh%^WjZPw;KRX(RZiiEjem z;x>v{nKk-j6xF>kF&IUTy>#Q(J9^(3KZ5;#eq(%0A>OaV=e~j_`txGE%MW+}pMT@~ z=SwhlMNL#wjB)#S6BUCGJYKf z4*bA@A2{#>2Y%qd4;=V`13z%!2M+wefgd>V0|$QKzz-bw{{aWQ`8nQ_oYJhSGOEZa zsjSMq!&_8IeR3W#yOV9pE0pJzc=Nn@qr5@|Ip)ou?ixL+a{Q=D{%?$HRHdt|)HT&} z1HM#@^19Mpqr8`n@=oaU?+w@9=^z4HDlN;a$iu%?MT@h7u#(CadrMM5`Bm-}qgGIP z&M0p|^(ZeuFe9a~DA#=zNGQ+YuPMD>Q~7H_PEl!IRYh@Sd7=5FBxgl=bpoF7FCwyT~@$lmR061F3u^a z4APcbfP=~BsZ{RGud2u?EyzzTP(@L3qI+4&vQ(98b z)D;){2+M*DtI97aFI&90GQaAq4x8N-+82WeVPAO;q%F4^W6No8Syf6(P66}3up+lQ z)!jP^MO9Vcg@n4Ab=yR0C$dXoFQo$uw{|G_sZ$*bhHFDobx_K1Rc%ZmHt zO1VjAmjhFmRh1NFQR>G2BQPC?GlvCg)majfpxz*lftEesYvTbYU~%T$*shvh|SGuR!JaV9`< zn48WkEGn`^Q$ z&#x#d69ZA13vn;?PIiyVtGEmXB#0_6kGtWrwCTI|_Vk!)1(`sxU=avqkZV;H;8bvc zq>22}%KWU#;<9qcBy1L>OG!`22KDL@+rXkKXtij2d5$}18Qnp<=*|_Z$PyN8vbXyG z>YGx-$xyl8uEK8Rf(4fqm^MUALe6rfFQzK@nvp)5+?#1Ca&HDvMScOxf{09BNSTAG zq*M)@5ot%+N@bY-cby4UPLX#0ca>q}gCmLIQ@ur=x2RxoQE^q(9ctwITJ**FB|Itd zfQDK&CE%QRYd``tnT3cGJ}0f^x5k93s}+EM@}L_nd;<(2NB_D>3)p0SV5}FE{6mvojUT zxl4UYnkMG#%w99&&Ewv@rpqdMuc%))x3GwDH z54He%R$LYmS9}e+clauX49;=L(1s@D|7hFTJ{FhtN^DTK`f3*2+`O`iiWS@|B@;m= zf%ej}O4GZ`VPRJ`X<21eS;_L8kQ;fn-@rI}y@qAW&^JuDz~#-a%*%prU0w!*ov(29 zTKux|s-m(|CZas2+?$tEZVF+a`Kqsx?329=f)^yY+{=1vR#jsZ93nGiN*>e*rP!1Q zXCf#qWH^f{^5z#;-~#{4}kC5sQsS4fsPp%x#D!4@RMhYDI^lP|#}5Wq|2 zQf!!lY*ZfiB=`Tl&mH1x$iX~|uc6!!Uqd-8)T~OQ@c&83yR zqNu3K_qx~wyO6ysA4_YhC@CtXykc)zR_?Nj$|@=^E=F!~DRNQ><_RT6d8;UBw|N$c z#7C!id9ALtD6AlE#TT*n92?v?*V)OY> z69(I@fY>2xHrbl;TxF(1JyrS4S^f)LbySr%InY~P5zw1f1fV<*KmJ_uZ{VtT&HCwPn#|`u zGo5ax&riUKAb-puIKe`y{)B+u_DBc_T=jdiJw*W0EC&3S&i@3i`s!+in8=_uqDSS` zC9)Xh7+1-%6%ui)toEv)8JCrJ8(-Au48GUk!wvB}kA%EW&AbtSVg-pk=U(;ebIJN43(6xYHcgsSo@D_x$l(yEHG;^O=YMBW_d zgfDnfIVTH~C?XcQh*|KzDe`YB*5_`zalyPPH_QVOl{pA+fPA_&K$O3mzo|c$XOzeA z4EK!m4D?*&8RUua#CrOB;yeR9@t(n+A)bppqdj9hV?D{9ah~y>DV}sshG(v4p64dd zLeIl{mxs;wWO=Uf%<)X{O!8djx!jZHne6$ICw}I&Gm~a|JlUQZo|&F&Jt>}4&qU8Y z&n=!?J&QbhJvVz6c=9|xPmQP6x0QY%i%3;L%iyjf)h-2TzpQ{N^UAV# zPBx=vEXGw?xmA6$WVXYcXRhxlALLdorNYWoH<&TTig&*7nS#5(*5mV^(otQwo9c^( zAp1h_-27nub0JrVvhr*LBVu)n#ni3oR;HAf0i|UXB~(zHlUI~eTvb$(UqQtPdlP#V z#YH8{Fk>T5e(B^1Pi|kd;@EBc2R5oKsbmUrOgX;ok|=g~}rkRZ#$`VagU4mzA;J@^>bhmgnYF zWg*rlYYFips`B9*a$7k@k}h02+T%JO9ud1YAB7O;!mCxSuw*l+Nv&H-};=&o3i zTU?g6q^Pt2=D8SG(Jt3wDb*d1d2q@-u;h+E8%cPTmGA@62*2@!PhrMwAKK}fTl)8( z5H}2euDMA$MB&-jlvkuu3pQ8%<5$#bC!+ z*lFGOU|1&@VvHY+I6sDP+VnjbHVKCQ#wX977els#9{e5*4+@4jbLP7kY}wajN7Byk!LU;>BpBNL=f@C5d%g$59>H*t@nq837)C=cn1+6I@Ov;E z6bu&|ncDd=@Op~3YuH~c4xdC8Es7G|bI#II_KtS|kJ8d7>`BWRS3<&%FJdjda_&Wa zwDiIll$IX0ABa6a2G-IGV^CW9jQz?3eKGtvL<4K-g)t~CJ!*gH#`9xfExj-XrKK;~ zZxkI1@}ZXo*3t`OP+Iys`#blYp9a>_3u91P`bT@NNXFST1hw?S7?hU2VgK}{@6x~+ zSW7RAL22m;`|{lLVh}C8Fb1Wie}O-KehjRo7sjBp)NjA<;l3EI5_t$}>4h;UE&aeA zd*%5tu$EpJgVNHE><_g@#_r1D^pi!cROWWnVK?S2y?aYf!0 zn6s;LDiD*#3>?Z~Cj#kmxSTm|gnfD9<{%owN|eeMpCPMcSup|v2qos1SE?Na4l-~- zH?kErpiwRX?}}CwZkeg3amMf9ViEYB-s?0sAd)hO>~ zub`zlC8?KP4zwIT6Nf}1TkP+cHSjE-cRZ>Jy{YbH#c-R7s#Ykx`+wvE+q4T~P&Vz;^YS5R z(=Lob*|am~@L`^eMbM^Q7=yBD|2l^cAq-;EE{s9hw4QVL(2Id>+J!MFn-&&%wmc{d zL7R4A49ccOM4l}Vy%^Z0T^NJ1Y5frZ>nl;c7}%y=7=yBD!_UERQ^+!#CMgwbppYK3 z_9Cq;kXzY-r9n%Sq82J*s@R;Ex^J49tUPxx^n9)<5*s6HV;GN8u^q*Icl^a3Dst4C zOtsHuljDA}JX%Ut+cm~2SPh2tCiI!`E)!Opu)>6;CcNE*94z7bc_xJ8B<+#yV{r_@W&>+G6cs<{uM?Ljx*EACLAO1M}~rvjnR^xjFlndoorlULS83wdZfU# z5KJ`F97D6((v0B(FAG7Jq$e3cI84&1hJq6f4)9rR6Ah00T5TyNOf@)eZMC^gIKhPD zO_*%Lu_hd2!qFkf@o%dw$p}LBpslt`3B;5x0W(c_s|jy5q39`|i+%!LXXei|q39*@rb@Y%Pl^zmGyQCjOdPJY`T=Y45keME2rY{OX(evnmJwYgX9vyF{ z<9k#(p-1#KI-y7O6;SjL-++j@=HqxKRaPx#HzljAG#@Jyocvs2hF#TRKX?#wzKYCq zR>3t>X@wd4Rck1m0;$d~DkuzwSu0B`5HSuGRtv0>oXRC;4##QveD+xjFhtbh^GKA| zT#_Lt#mqSydwx|FmU^lz7E$U;#fmJPv?$8M`R~3+LeI}4nD-432UaCP{aH1O%L-C+ zmIv2|T+}R>mtS0bc2TeneU&vG-y7&DipMX>O-Q!Ph?=2ou>W;pvb8N1_rM**ZE1C3 zTcT{Z&&xH#G2>vM-&fYzM*85$!Mbb4#B6QvSlnkF)~!9j_ZJcM7~Oc6p6?2Krn6rl z{mcFu?kC1gQqOkIJcD0E?u^852K@-B8_(#oC*szJSM!pyyPv!EP3$qxI9e7nV-W5v zIP$#nkcKE0XCu2B1Bg*E6gm-P}qxZsQgPfROfDO2&Mk>+L8qoQvG-8m`s)xrlVd z`j)OeeizXtbb4BTPW5)wyVstugGw?RyV5VAJ>%}uB8F07@*JXM-N#rCGL}Wz2eo>? z^^5BL(!zjAy2Xb+jMr-zOwfFNh7w%Hzv5gqa{i9^`Z|sMJi~Lb!VcK@I z*RUY{29SiAS2Ax!b;+C~Jj2ERT;1_&1)f&mRRxZM*BIORI!!eIggsH=y7AjeoLa!} zqmbs(SRX0=pIXK(XKsD&6-`mum%`9{W&N+IDINPK-n8*sWdZ z)#%D2Okfe?yhBykuX?*xUso-=iSEtnOsXV){i z3(!zWX2SyiL7iCUx9C0}#Ab^cs?~~htHGXRN_d7!ll4IMLDl*eJ&bw1mT}s9GwTVh zH!JOQ3CbY^4M!tLm0!$MRjekp%J z_CXi{>6obYL8To(QT6bQk?m4AcZ#A1wo~Esm%ChBRFPf1nT^O)VzXc2+^=g)uIS$a z-$8Pn`Zf;jiG4Y!>rC}8RqB_)P7ANO2uqz}7E2wh6f!d*3?_kVSz)7^i;Y{^zC2~T z!{D&-PCLL6C{P{6jGBEyx(X6h`QKl127&i+EBrIz3~=6VCOLZ*F;@d|_4#$WJkz&FM|PCa8ZA{BX$-gGpLBJVNkkm;DH zTUkQdbiFkXfQsF>C%W1ordnO(KuF}h!vZ@rf95J@d7ZHy)orO#L9^*r4RUr$CpYSy zf+?A8bs@z{c}lOJp2)z*I8RaO^aL1^%M<<7PWl3mv+~t#_c_DRQk~t>StN|95-1l$6 z&(cKKw_1&mq#Ho3*^pV0INYYyNp;~FG7B?jTc(6DpebQOr)JY?v#sIIYlY63>BfsZ ze(x)p->1L>0%G1b{+kEq4Pz$&>Bg&>5DkZJfnaL=bq&Lz^~Z#wf6?-|RItv_wcjE$ zj!k-Smg!fakd4v@UTTmwP^BgtJAh0ZVJu)UOluU9jA4?Z+cSY>C}cN@5>`TC6De(_ z!Lzp3tg7$E^;-SxCl4DhwL_BUlj}u;hO4H01y=fut(fW2kizw@$5moo8MjhFH@!h!yTQ#;6B2vt{^ti1PzZQHGOR z(>;VUlC9}8$@!sKk4~pgq?YZ-jGzR#IAB4}9n_q;j?#82F5QU~`mhsN23yjYq_tg0 zbxdhd(>yAy)tg>uA+1)M49dXIA2U#Mj#jTy+wlxN!rYG*YVM;n_ZCotkVOHT$6K%LeGQSgA%R-r--sFs==U!VZO8 zYY!Taus%G9K6o@>*)wHCm-||2k96HWWf*CjVdTPcBJ84EQQ=U${p7?w^crM-m1H`H zGb1et8}RH(in&;8RtmeFTQ~qq6tXDIQ-$R*x>BYGkv*G}*1y$f5|3vG$EHlj zRF~AhJe2A3*P`!QWcy7#94vf5EmAO5(PcHvGsHf~pt6ulwFjxd# z_jQu?J8GR)!1eCVY)o9ZQ?G*?qrFOg`l_pN3=A&2wzQ=E{;=V%>DD$Fx!38VjK)L| zf4Xf|;zD+*R&ypV0HVUR_1W?DT}kA3Jw_|X2oZ*|k;XFB_dgq(P!hDbUR-Ad*fw>Y z7VtrOX#7z{U=$AZfV&i{YcH+?omw2_v4pV4nH?;mZOV=&2t7Be`OON!lC8{_UEoXX z;AXg}NNFFEe@dOTEgJ@xrA{hnm~S(n{a?U?w;0ZC7=FmaL28})CacrRDRtz2in$x% zJS5Lr4;l%eO#6q?!r-6qQLK$|ZYpeh6IcLXF~1Og#!UiPLUES`wbAA8@0%KZc0-K1 zpNYETAW{nr=TjyT{7i2()a=n*Q!ob1~%JxV&J_X|>8=sHGvEc=mGUIxP2*wI_p zGo;6JW|-g1yc7cV8wi*vtUgGu;i(+*CBSIL7-40~lcGLO$zY7E6!m0r{q#ifz4c^y zHb6I1YEaG8CE}N(f)Da(mW zEB7k89TseAnj*p@!md|RGv#SoKKUA2WDfAwMr~iLD7#;ktb}!AJ7H2S4aE$gR_$K6 zV#Z|1nLe9bQ`cFb2%EAKAoFHD@h9|KbORHZej}@suFo?@aUX6mQ&d=UQ;$DZRhWf)D`2s1c*%;wZ_TxQrKSq#E4>~wuovYHI-9Xq_OPQKapFk zZ;iuTRwhP3Uux>R+4o>3^bczUoX=(=P{h`25)^^ER0XyL#z1GbHU^r*c3!)SocUBp zpOAhJty~n#bI0jvi+SBx+Foy)dXLnz9miDApN;sYY*@^Jntf3;CDg#~T5IMzv`L)u zNvE~xL7c4%61fj>GPbn94IifYY=_tZjhsr-x%%d-I|%x7La+emQ} zsqmdx(vRu1XfWxA*{EU)k@h$i#0?!rSGG{x1ihy16*82Z8OyW?Jj2ZO;|#2>cW7(i zfPjP7Y93C>T4pCCc^!>7s;%*pBSHBnQ;%Vi>K|;uoSn2UgUo8pNPu4;Cc%hS-TWWb zX_(54<198j=fr2}Mg}VI`^?tS z>~;0NSk0QjE$C~QgCEE=sQ+E7ZEtLxl)^>_fLv{cMgJ5Xn?o^Y0B)j~PJo3J)5TIi z>pNuCYS?ux!yo`&!y0zQ9=qddfX#CY|IrQV0+x&!q*_U6AUwJ2sR7dhV-WXjRi zPSk2|wA-sY{M3pcD0A`*1iuv?S@bY)UP`8!G7k|B+d@t+oxWwz=+B{JVOYI*>GtXI zN9)ijjDr(*jZ9As}dZLD%46Qs5 z0M4KqM(3^2;yKV_#j_-EH=1JNRkOp8x{Xt{Xx2#5Yi1rJ!v(JdCpt%wYvwE0)FqMY zmG|h_Ql)=M#x8UkC4H~_jf|!GO30w$G0mEYsWC}}7NCxw!4DCkg_q7UsMRh?poKMB zKTd7e*23DP)hJp#D2esoD%Fq&B%%71+T@HRu4jiSf#uT~Y}aa~9xB{RP9=39Vsb{A zDhX|@(X4GOe7z+ZH7eAhg4QpivbS|5DAUzw4%PIjgSmQbW|$t70u?|p<|v(3!;yD` zx%5)x&Vd=-LY_I2Df&N>I-9cxaWsv%& zCV~htmB#Jt7qHdvduy?jrBVz>;_Xy#m>llGeAhAsOqyYcb6&uo_w>Y_jfKbT1jTdJThnbmLu4QQ@K{2JGU1gRUXJ z?n<_3iNM$P7~`IFxI(P>rtGn928P&*mBwSdZ2t;L51# zYlK|aR45R%-={`pQ&7WMr%7iP=ye;-rI6G^rm6OYzvUu^iu0M7W)a0f1YwzjTVS4e z`6zKPW2;VZN{y|&C}f*;GU|!Zr;5pc|6wvpFsPxOie?MP-P{~X%7w!EQ9(tlv4As< z31!9}X*QvnQ`W>|@LQk6GjU3dU+9+Kf)mG7Z-1%N^fIoeVz`J=Z)PSJWj5JSk0ZLq zQ?%sqsfme)$Um(>o9)!<{Ce_wGqiKeOzAc@zfU8YriZuP$Q&FvcLi3Tr{Ih-@e@++ zzyN@Vqgs;+U7hTQ-$Hqc{A>S4#$hUKO=BW>#TOYRE0oB7QWCo+g*6eB__91B55k$e z=miU&bT$`bwy=&~KMnH9(I)A1%==n{Y;EW(p|Hjuk>Zu2Yz`T1po}+%lteZtaD-N7 zR8#ZQ%F>>Ixez08cSb35f|s&*Ml*Mk@t#zO`Iwrgen{&-p;lzRej3lvvA=4q{`F5~+4YouO!T=GLM;*F>-4Ej%@{j)zZiNz*e{(&}nNQm?@BP+^nVCaE zp8?p&`40d@ss0HNP0kMP!_W@Z2e-*&Awp{tA}krbMCiXF*Zv?8&*m`kid<}MKuJdS zS1GP;i_JKv52_yaq@az{5OsHZ$XTy999u`0cz7O3ly;x?E`akNDoXW76B+sZ!)v;U z{EKU&S_LPsVS{|p-XvF*Ru7*&#xMH;VaG**!j7{A<1L>$C4;R~5?Q>#R_o!l+DiO9 zHYQpz0;wW4h_iFN0QFFWJ7#cnWCs=Y`x99%rB(o>nqkit?vPy?i(3dxLlNvET2jrF z)|k0!Nckzc{n$pb{FqLAnyKx5o#!LV6|mQX+0SwzHSI^3(Pa_i_iX5LzfVO{L9jUA zS2(XGzi0hzZsqql&k_x1hy{>H>!b4_w8zO+AybcKtE`y;3|J|M8-~LY*eyC{xgM!# zxFdQklf)@Rn|7;7aTf-sg}glfVb^OnY{=rSKMV#VWm}+DY#sQ?cF>dpH2WuVRhlWo z1wFFtLIqxn;@JsuEt3$NMM)Mo$boB1CMIZ1C_A)<%vHQF^7*Y!cMX>DH<1OtK2`H% zgN1{|)aiwsYKmH@A}*H2%q66-^hzR21DDhSyv3VH&H0G9AX+F97Y@TT!z3tC)D+Li zjK5e)B}`!{BNyiPX)6SbT&5k#9MKl<(|nn$+AgnA9lHk$D#@(xo2e??Efp@WkqQfH z`&K|ES6EQ1t;|NOd5==VR;7jqu+g!TEHy9}JE@tUK`Hqel=6Uv&0yH2bJc<^gGhmq zu^U{P2y3HwwvPPSg+?nzZ0Z9RH$O|mGiC^k2egC3H;C{^gn(D=A4SzLQpIHGqz#)!+xh*aa;g;gs2gA zIC!WqGmEN4sc5z>)!5D@Q-c8%4u-$K4|5~W7Se23s<=3o$60-`IOk`q%jXO)#7dBq>iq$!c}OYN{Xtw} z%O6lZi=0@fWaP<0C8L0x|I-&|N4-wm?AzKZe?N>n2n+`1c@3ljicGbx;(TgQ+2jd# z6V@u8y$y|fglZfkCAJyX27#TH;+I`(za_&nT<}M8qSMDQNeR{Q(Az~5>GCzQ1h#Y{l|+}TbpS+z#U|kiQHzK>)w%;3zR23;_G8OH z)(>}c>LlBF=2?RuliMi;j>)IgF(+ zD>4z&363<7S%w8XRWdQ*s`D`7*;u3$^#_pkr9A4=*2%a1`}kJIIALHyuhZTVQh zZT>O?_AH}?;(f5K$0;lx&l0taBN(bqa@|dZ<3FKMLlm8u6j5CbvAz7DUWW*B7;gp} zTKN$w`~^ymF;n`p5TdZrs$P=Dag>DZ%8eO$ZVMROd=&@@3s#34(?rvQDYn-MPV9$+ zb;%-`B z?!xc!BQTiun6d>^r1gZyzN@KyV%w@&)!uwFkOc{Wefa^Ffdx>f zuuOex#v>GVn*^Q0ZVMXmTj1Nojo04IILt1NYR_byw1;Pw7kIS`mm@%7hzS57#V&`r z)eyE=)HiIga!wHTL9;ko!-qz~iUf=4j)d`sp@A(leI*DC!!i(FLPM!!ViGP~ix$eY zI@#o5fMuCp^CC20IsBK^tVfM-shr15P#Bd2whoK|J(bt2AQ%jljv}% zctYXo!Eg$El&}NRBP=7%8&%=e{PfM(u)wHnLdoQq02Z&A6p^-5xqdv-iPmN>z)W`U z#2GV1ZNrO$y3%$SV=^(FNyL+4 z{-G8e|I{{M10BQB3Vz0XsyO(Bpw8bbVAo#g!vu=qsbC_2Sp=e?Ulns&n%(s{3kp(b z52sUtYZ){tzkoF1v7jyyi5s$Z^aaJIS?&>sb!3RpWk~t6N5i^9=u5 zkpveUvo;om%7akcRm-`AHLBVBjYKB*ZJkfUguSKQP-s9qY}Q+v9WE;C15$V*XrxlqJqi#5@hU2s{)UXUP=cpM06W=1tRVx*N?dF`LtnddA zjpLN|gysN1v;K_Vb5x}*+xq3g9pqXxsB8KMs@~tED>(d-!NjXf>-BmV`#m2sEtf2v zC?&Dm(wyx;97VO>g&=bhN4MC6KzPc=p};=TEsk7*T#oFihQ7l3Hj67b%nIj(!xB{m z3I4Gg6V{{V+a5XV5Z0qjo{tuMTJzMg+uf_gN3qH>H|+2RX~7r<0y)s5nDwcujs+tP z6BcB$`=e<2lt&C_2+Vp|(Pq)e6LQoA;gr@`*xh{Xq6eC|N8vm{@6hhcY;4m0AGiczY_?fDvHP)>pFz>PhC7wh)&}d11wWRg5cY&!h~8};surljIygc;m^yHD zh)rCWm#B3fP`|HIzeQ>SCJmK>CpQnS^xswL z6{O%if2dNgB9%Z+=pQ%xJERbS{79vKj}%4>#|Zh^addMgIX_V;_D>qvTKbZedXb&syOAFtVfEG3{mz;qOMc zn!Lc#s(JBa*jhHQxCMP^V<9pzSG^#pF)An$G;-Q_NyWSnJR_mKc#5o5A_dmDq7Rqk zQ0deeU(U#p0k__S)J(c0M-|C5ZieVvZ_<3&0f=)$OzT))%&m=*cT>B@UBi*DI2aw? zcz3ch)Y7jF0Mqs5K7_-D1!qx;q0n5_knT-hO`?;w zMim6I&X8uo5FV;DB@F#;Rfo%BWsP86FVCEa!7G!_1Ar|Up3$xAOb^1G*x|x)Oh9nz zPE52BJVsDMyY(%E5WV(l>{Dje+b?;GZ59l*&L_OB2ozx734l+LT6e2$0kOh5GWl30 z0H6D{?$YZJCIsLk%+~Gd8A{^Rv2`~ZnxOrCH(19ZJxrfhTF^R&6vpl~yD0$CW$tav zEWH-?)A~GjOePI1BkV&YqHD#xIei#epMVF!r{-j7Vr^xALQ1Mt2#;pWbaWFQ*$$oO z4l5Qv+7g!eLQKNeXQ+94GV};x>_$G{TI%|B)b3|6#~mj7rQ~=0I&t&_G2+(eB=Q_H z5rN&>F`jG$b`jLh;jpXGvI{PMi$*UfX1&Q1t#$WH2VRe+?4JAw3CQS=$8XC2e90286R&bsP~?YbVgsM2owzHT4R2#h1x0F)zn? z!=g3gd5XJ4HOr@AxH?$=2!Xqe@Y(T_CwqW4=on^_I5=3CLV#tfU@?i%Sn6Om*8L$!bt^Vjh3myG>KmrDogyU4}SP`u-SQzWQ9Ab89NLG&ld_7hXNU<>|4qbKSb zj*{Dcg0O*1ZY8cib|vwgit|eof$Uy#JtE$(Z4qX!K|u~06*5l;Le^VE<0pNKpdrx7 z{`JYI7sq(YVPCLIx>RhPEl*mA84%P||6)F;D&%4^#b|Q9!ptiNK2`vsz0zhYG=*Ks z;1bzmw=Ll!md7e^VlaWy8faT)d`AnGSD9B@lPXk^rFxU^d9p3VXtJ-b`>;&1)j~<& zbnk=*xSA3kRV1yT(kU(Of)(08Oy2O_1~GV)3SX!jXuAuX*hsEN)lmHu#_`gwrk}Fa zXXD||oJeVFKxb-K0nCg<5-~Ac+Et*|2)13wgsaKzAs}qFw^FsYQX8V$8>-q9)T??? zr%~GdKz(^v0W`-%jn)fxneu78&Z5zbBC{<`EzqMm=RKaF#e5+wpW7jQu)d`j`Jh-# z+e1OrvNrTk;S_ZGxO%o-+1Bl{Np9mQa(38bDn=cjY}zGcg5{5bOOKH2F|!3VnjY3F zRs@ldeR>@%bi9&C5Fy0xH+G>9NGauly!?8Mrxfz?JPxoR42lusIS#`CDX(#KB^~NJ zu_qleC-&Y|`RuSHgpy#klb$}eV=Nl#{i=jDIj@b?k}%5muNN2LQY(08q;TwBUSS zj)dF3mUB8lUDUp+x#=HtdS3sojQ0_qnn|{=g%%Dr&QFqv*?g=?PD*=r3qQl@DFy?Z zvHW11Sa&e^Sc=%bHXa3mj)}%z0sKrm!SM-9FaO5L_bjqw{=@nYk>^6!OkC*^TrsrH z$6Bqoq0Gi+CkK*2{7Kcq|DY?05>%T9$`DkWmn=uZGjUR8gldn^LCmp?b}3F^Cp&Xa z{GR>{!uAYcEQ6Y{^vcF&8{R)c=4hAd*dWdvs2JI=`IO2`kdk~noqKyqU#smW`yl;+ zX*P=3p!;SpIOh}_ABj7Gkp}TAUBXuP`wCeiW5EE3gxC{V1BNueZ!V13ud}2H@$rve zER^lvV7`$f)!|E7rsR?RGQkovi-8v5gW~nw;jhouBb>L0uV_!<7A{#jQB0+M65Aej zN|iTi;*{CYo+gmVS<8|X`8rf&6)?=Y+!^qXdYRLQVsz>HC zIpko!0SYUp8~9Zm`y5PzoZ{Iq+POlnNsk4&^1h6HesG3mCOdFeg?a50-_*VkOqSV6 z&Vp}MTJLlKF?RV|E z_Q%y|N3tE3=8>Ffu?wJUmDse6)tit0<^C-*4#}c=@aP>HG=cnUkMnExG6nGuVNa+`0c@RXWHWC(by!LsF+Rmk?500U~Qu>rb9V^+UnTzEnSirEFou z<4h9jeWqKEUP<=f@+8bMVLSROvOlBScyOMEXjGEx=ZaZ1=D;bOm`q)X6ln)YqR4Q7 zWQueEOrXdJjM2Rm8HoY^6-C~q*Ftt9@6v8b{}m-X1kt#L-zq9;zrAbRU2=fM{t7bT z-FpCf_*rQtKf|~uj)o_Pg*)%cV%-QAK(IK+Qepaj!mG*8WGOvZoW+h+ za_-O{n>&7p1h=A_F`sA;WDi9MSWdOr-%*+W)LQ+2#Nie(Yxeid{_%)eUVX>d$78Eb zuAF)jlnryXc>xSMjL8PG+J_qvscD4ADXA|>Vo%kkGkaX8qt#^pOdErjVPS1bGFMw( z{R9*3YRlWi$ih1K*y7rw&O9x00S;|F33+MK3O@s7tI4(z>}k?o?Ld)@kCK}@+VXLz7orhB5gtu)rBAT$`Ik^_a3A2Re1l^}(U|zS zo4RAXHfA0+tv71n4EBMDImTWMnTedaH**f9ZG_?E0YD2)S_gW|ry{n~Xb5JJUBeEC zde%baAi}kgULC1f@isg5g{|3U_LV-Q$^F z4^a${#{oHH#vA+5+weHdGB%_j1(u%2{%xYhvD#G_cNwGbpQw_TYW3#I4TBSSkXnbL z4+v?rlm*GVjD9~_!&MzuSciD$LW?g07e-HxV>c5gPX1NJ^T{mNy*d+{!92c zR_&gT#=-f@#M@T7wrD12who;`2@j%mQ6MR~$VlOOi!c{FPvMI+pI^f(Q3}gt%w!9$ zJZv3%LPVqezMI3Z)%E=oDEwx_j+kB7;jiwaIJ?@U9RSxf<28Xw22{RM+ux zpa`JoX4Rvq5SuKTm9A1Z>-CK6W>i=w0B>j`)tbCfn#J4Ov+yi)Kh5H0(j4o3*Q$DR zQDh4jX+;GXq`JqGC>(FYk87gv8zIRJ-Z3{)>$rObOXht)*_(mXY>J41igE;t`={S` zv#3)-wQj|%jb{DHuh7`fh4}DW0MP6$;ETK}#^-{BODX`yd z_s!f%;q3rV0*JV+97(5L>u9B#maxGEo*A#7#Mz3QC|u6JSk@zj12f^blYeFt%{>YG z31lj@{-h|v@5eI>!tN_kl%0ffCH8!@ObHQ!aTstn2K-$N_%c>>%ZXh|>Q=yBLo`+> z)}0JyiWHoLAJR$TKLzTRo{#QCy%s`L3`d80KKiMu2U=J{*qy{nfjg)f1iJH~YVtZC z$kptF#5{%9_nM~^V^$5QPBE_I;B>^r3t7j2bCVXm$cFs@IY<<~Nr~GgV;nOQJ<2RV z5fD*8Ee`@L?s9vzu{enU*(IE2O4ucthxu6nr9G$(;Agv4$FMBR+}vA1b!;bAn0ja0 zgQ}sOTKqd)K@st&7Rf25Y(v+WM;ND`@SsArM~mw7>?A+4^geS+v#7U)ez!-ffh_ZcgC}w73OBs_%p>92zIJa<(>GFK){DBW21O1*5sb+2LwW;?%_02(gnhyf zVUA-Pg7#!%(+|yQ*~w;&5BSTf6_*US)@ksCdAAeC-d1A7U^VzP|JFQY+WLVOm~Fht zDzAVb#jk*fnQ3gB1tzzzYAZUakliX+nlWkQ!a$fUJkBzRcazkhzD%V@Q@h5zBmgrW z@2Adc=LsyhpZdGk;nRlpQ^Pq@D*LHy8L)#YlbhN>O;KB?Pz%OV#PQZGw6`4-AMcBv zPgg!h5txfV2dBsl?U}rT+SI$Py7#YanmO}L6R&=sKLJ4VG92jp4lk8n=5G5%6&~!K2f;Lf7(J7 z8^xPLVtaZ*vlHCO>m8`xWVzlUJ&Ni+>mGuj!)h3;M?Gp)hnMe=ig{lgC5Poa75Xiv z(sZ|uWhckv9C+&nCeJZQ%$g$_o>elr)Zu?etk?nv7WKM^T*?=A@M2^kxqil-wnSwy z(C=3uVk@V@qOkQ1hM3^~GbZuU(AaURp`pMsfn2NQnPY@%XgD%wl54%0iPUZ6+APTS zb2w~{! z0VMPLNuDM+n8T48m~=Y25sM~S_&L&KIpDZlo<)8VVlwJk2n-nGD|haE*`1}|*+C?t${)QRAFQx=->yr3E! z6*xPy7S$uT52tZ33s(OmUM^Y)!=iRu9)Lt1Mr!C|RIrzdhCZgPVglj2?bUtIBS*GK zR>WeXh9#>6yiUN~DaII1dG%%tiG$rVgOYtpT8m7UYd+;et1TFlJ>pqGrxA&Q;tA&? zu%eZt`3fiAd-)}Bs?m(_$sFgn2jjk<#?}gO+^t2z(xOKkF&n!=z;$;j0jo7ynKJc` zpTj49R&RN})%MK!(df*gJHr)H<+R9n*-Il>;#=Rd1i_G)`ea zpbVDIk0|gPX<@Y8EU7oaOK=<(`{GculkJol0Xe7M*33F;{Y0~>Zkp!+@pczN z7!q}G`w(2YqBF3Amb`IA=f^+Cq;b#s6PVHA@3vsYz{kwJv;;*yeoPw(E@9i>!2qwf zV#8t~mVr|?bd`H?91xO4cnAEe^}jcX|BXqmNOC-0Y{b%QG?re{F*$JWIIP>aE59^{ zSXICq2r%%DgZdyuw;WGs2BZ}$TBwY(tx?k@g_E#jyWFc#k1e}m-C@|)nTS@v$HdHK z4(bPr(K-hifN){ovkL$60YXwF%BBvx2q3EPj2 zIGF8Zi!{rbET3nnWbL15tenXp$06Rg!2XfW?_E1O2`>uGn zjxW%aJaRo?;*?D#M~~Wy-ia30g^lfzjU&fbm|7)R)r40$a4x7`OeIDdGKeL&-=MMI zN-W*cBb3e7fI5j>_c7Jz7z54h%Ibk-GI|;?wS&s@J^$&JU4^He#@G2vQd@1RT5x;SE^fiQKyVk$|{q(8eWLF{Gzh zTHsE?nnsKicZ35kD8i}CJZT}bUXNHT?6Gwr_)gFcT|XL25o3A4jhURuDx+(RB@36I zV9|@C!R_^|N6JbCr=A8TX*}O2z)qCyl{zk2o5>}0jhnq(GhTrUt}@}Gwz`DswJ7q~ zzm2h69k;pw^t(>6^(xidtJq({{3pY2S5d~8;DHMavG}{K=}Bb68@HIwY~285WcwFD zGTAtKaPE`^yY$^D3lee~lhl8htN1l)ZDxQ9hfSo2+q8ArRxRmENhRMxt;1x*n0Rdr zZA=fv?`+Nd$lTgg=kd-u3dw-mb^x0Ap1nw@`=FPfY?us zxK~sAq7pD|d0fH<5v%1zwTOD%nEoq@Xw#m-GMNizKP(=T|&+my23>w9+XZeZ$LNakZYrAVS||ah)oiIiD=R5robwy z!+J=ut#eH5YwK`PR}*$rA|9r~H=rbZ@DrZD=>gUTUtZ+vVi!+!ge=NRCnLA zjLEw-+&sjJAhQ$91$?5}n-wj4Wa^37tPJ%&V$VqKDB`fXL5FYGvGFAQ>>>wdU!>rX?L?|ySM^TCf?u0g?!a5) zlFDi0yM3By^-GxapLbx*%;)m<^KM{L>_Vh)sn7mnNMUJWK10dugrWSb9nW4;;%3F= zJnX*8#XVT?tBZRyxeN%N0IXECx~cH^FVxLKyATxJOxIhf_2PemJwR6PK;M6iV+|31 zLsa@2Gt;t07ESR^uP_9t*&|DS55yZ{0NYm`jkLhm;ERF)IJ^keZo*{<*ds#8|CS07 zesBpDaNQ6u$2pAF*mb=*bNTfK7+efoFU!M1EZ2RIf=DI;JCnN+Ik}e(^GTr1UB`KM zE;h1-xwI+b5Aa{Ghw020S#!iCGsl-JfXzb2+sK0v*s$VZrpM&MeqW30tP^h^talx^Yk-; z?TC2lU6Q12ZkacewV%V-9V{AHCI26X zu~Dy282k7J$jf)b*gCz93pHUC5zR>nv7GNjx$!wpc>RB?{VBzNLzeFDaiQ^GUM;Vi)FYL9Xnf;gL6@ zy|2lo)-sW~T%q5I?dk*yj|#4ZfL1|sF8ArY`yV-94!%U*s;|c>sK{GPJFn=xr7!Wg zCX9EJfKyp-G%E*mxMSw_VZvIOb0V|PnRDPW@_M?BtLGW~hIXVEMI`er&Xh2y`9>V? z{`2-zc^!K^!AesLMerP5oYf{(fK#fox5LpPV|kn31-)hmYZVi|jiQ)PV{S%YWQ z-SIdK``+pNbp&~tM6B?C#B70%ft=OK=n$+AS*E-KV2DUvs9 zVtcRkfOV^sL)j>zuJs`L30L@E-R@y7Y|Z6ra2&W<_f&QrMlMYh0^`bqw|dGQpXv?K zbe9kqp<-*i-=9-QF{9v~-$gM=OfHU|D3GQ3p#69W(S~UPQwYuo$|_lcK&JjlLy;WZ z{8OY;x+WXiG=2TJ($ z*4C*8h?n)|_6Q>!OPX&bEAPH7p&$^L$u`|B9jp%BgVxeyt>m-xLID+-r+< zRn%alB5-1!7h6Inis04^nKYi$pPkx7Q6r^7+M^7H1$G9lw+h1u@lj*M@+F{1UJtv4 zawncRW*Vj?RT9;4;T?ONg9m1K85#S0t`{4-?uQF7rN!Eo&kmN>;l;$zLTS4&4Q`~g zN6D4Bp{rz`Y6yFZ*dV!KGHf#5%9$*YsHn;0dLc1BYP<|8?ocdg-{^|EQ8XZm_xM`q z{;ASlygGLgug+b>t8*9e5$ai_0#OR|!`ARIin>An@uEinRC_lV4a}bBL~H;Qmt<;1 zif`Rxdxq)SnT?st(dXnQM*8jeR*X9$`P*3(<>)$C;P$AFVMEPVN7>IwD)O*-31ZMV z@?2%To+-09rv}faUEmdKlM{lBV%dobTiqh@r6@1v9E8SShH@2m6PaE_oBTr za&0jwW7L?0Sz0xB@I8I*pN{whzd{~$5Bh%LSIB{rUm9PkZm5iUU$2ELjjps(C7T&| z7p(v%GwiVfpA1;DB08=^P` zunw|x=lajk5Nql-iL}|r11ups_O)>w$&USS97nR_z{R$w5>fpl*HfJ*w$ex2p6ERM zFu*T6TM+8pwy(2#3sbf}0N)LUCFUYfwtPd(Ab^SuDT6^^>4v#Oco~s6J~T!j&AYnu z#CH1Vjj5f7cL2=jY{Av<{||9*0#|jF{*Rx}=X1Fr>t)wOy(A{0cmWa6Hr6XB3bF`p zT#!X51OgOmYQl1>Of8#qzV$0BOUr7YO-(D?Ynqv`Wpt`B+9tKBC}}>p@_#?)d_I>8 zvbps7U%i}rw&y(OInQ~{bDpz(H2rwPHntY`NaQ^Z4XL2Lse~OZSpEL?73}EYJKulz zHaP3w|NeG%=`USVMgom zk(kQv6?0fIrSbSgOmp|b;Y$tOxE$5|nFWMu_Es2LGdh3#f?HTUzF=!3GT04Qu#FKJ zQgbLb!v5IGSwl0zdbDarSj|ogrSv!ho;YK~jki!F?g`;DcKeJ-7+3D+-4}s0Tk`mU z*UwD^dYr~wZS=XOKqBiszfs*`=R-#zQ=kR~%YZcL;{c1_4hAhWXodD9=hL)=i$Bs97C&v9Ng%N_M*juY;$H z^ygNi*_-hsp6=4HcngPuj)1AqpAWC5INA{ci_6x6E7|5pF$TFWtxU1!CEQc>ZbO zJR_WEg#&vCvHpwPXBL_x8iy)|BYSc2ix~@*g2)-ilVn1jBw*WxvqLyf3dddoOr5mL z()ju}%yTM+m+j2+YC&>rih*zaHOSyA7cw}bjfH5xB6Vb|%%LzvI0iULPG%=K!wnHd za02DbLLTRGIl2Yp#4241Q>(Z?jQJQ9i*uL@&c6FUq#QMJqcdfYHo9P$+DQA5geIpr zA%kaz?xUgA6Pszk1*kh2*eB*{aaiy7tNtk;Q22C5sEkT5$m6+?wVJ25hx)(-42Bj9 zx1OcAJ?~xSxd_*KJd8jHIh-82OM0+iqCO;hmP&MlyesY@9;a!ee8#u_dTvy63FgFl z_68KRhJ^-eNjM2YgQb123j^IPI4ns{{CHA$u7iT0Mh&8#dW`{uS!M2HeQU z=jbllKJiB(Tkjm5_XskKa;_1)#6{&OrG*rwQQn!w5UL9Ee4Tt=O^cu?-PxYGh;7Wl z&1Fxp>v0~o3OicK1oar?u4ntFknC`lLF&)5u$a48#b*}gxf(ua@>PE3**$|u^YAt(!9e`A14@k2^!QK!8A%tg>=fixo@O+S%0e9G7M+mUqhBmsl<^EMV^1Qr< zdFjsR(->YnxAST~yPftroRd#rE%m^f1|rYbdA^@s$Nn=n=J^sTJ)Fg?2C>EpVvTHH zwg&k|dAHcf+B6T13PR?{?Mt!N{s}1m0x%oJV%A6zAh|!oVulPPM0eT)V51#?;hY;G z$V=Y~T90g>_@pTPRe`50@{t)7rVr|Bj*qN({EatQ#96+4?`o zTSgpbp6~JOAP?Q(Xex%2jYGgX3llS#MgcQ)88aM|5DZxk-w3%8yDXtEh<-#8c%efahV^1z)i>4~`-o*1Cf@TY&v&TnmEp4ei6MaWj9 zg!9u^aPpYv_w4$&N^g7i2(L7@r*kf+8f`M7uaqAGV}2*EIOIk!X##-SF2UOFtZ(Es zfJsO^Gy@JlHvwE$zzXiE!oUvk`y;kEWiv0K)_c$91o6(obPnv6&3&^or91cl2H*G0 z)W8Ex%gFIY6LS$O_D=wGZ$_ZxO1pND(#14QxfhbpYay6JE#f?2(KB!_qeQ}!M(7m zN6tb#6Xd!dQ~V=uL0)fzwE3xh^EP=U#f{~i%PUM21mEE`%rX*#BFMTBTT7873fx2a zkkXl1M#Hhd5v4;PMBfCI%ER}z`~@c(=LJ#;95YPraK(rPx-fd2SBfYh9Qq*6obRPL zwR$1%7C?})|D1yCpb}<$lrK_)BJ!okGT|~qrn^j#K|_h8TkKxwkv}u9I4<2{q1Q>( zEU*z(0YR>j;xr$QczPv3Zw1Zv3YeO&5xd6amRLy4f}cEg?S(oCU@2T60hc52b!8xX zomVO(%DwFwVpqII^4P~Pa&00bEUCm$o~fF#n1yJaS*#pjEkyS6K?#6@IwUW~6qpq2 z(Rom_v0%6hiaelv`#JVOY?8)~fFX-ZqVfkDm{&fl+EmqEy-;}q10Q8Ccz`*tVn=~|m=2g%8 zyH^<>2LEy$cRqyExLxvEBCv)%gzlr}JGEKH_586fuWHW8cC_4$vt?# z3Q0(Yp#RlCT%b3$331`r-)9I}Fin#MUg&>9lmH3KFi39_7XkNhkq`h0o$ST}Ho@^? z0qFLC`3p)QN0V8)xR9PMyj9*P9wzbnf6x*>XG$}iFPZY3z_X9}=2yujXDhu~>suAl z-+YJ?awPT{rzDZ_s2qg!6563jeRhy56s_Nx%EK0rQoLH zyB>kF?D%Hdu~aAJJ;uH=7gD{!M(mk-DOdCg~glM(FiLC)-;`f(Hn7IXF-WgIm!YleAa%$Rva$^6G-;naP<;8xk{Q zNQTHG$QRxWDxF1{a&M6PK=7YMJ-v%^I22ApSg3iozHMsRItmaaU zq=Qq_8JIh4Q*IYP)5}3n+y~__j*4YO6 zQgBC21BMW`9TOS0Wa}E1IY*R`3-YYNast*0coLpHoVQpYcC~=Z@u=gWc?u?5((ZXi zG8fS_!X*ZdGsA(%ra5lRB@T`kbD09im$^)3t#f?ZQ?G;|L&|6=uHY^l$He&Xv#zlK zGrIEMRElEnZNb>zT3~F))T@mK_Q$x>K!IE@N0N5(K~v2v1!%ebPq5aDxl9%MSW_86 z*?;g+{av9}^Jnd;K+ya-sW=p;I>a4rPmN`V%wMwDM={a-x;-@xzHfx@Kkcbg;QLOi}M?%WTDwot}CicLm$7(}X+H37KTrfSz@9}i1YA~;{BCK`Sp1_tf?rmeKu@>*a||Iu;qiE zhJt(OFktE^$!p@@WTww)*ljaKU;z)lf1|&@3*o3?Es}sPByA$GRzNB3?ZCE6 zoAX5P?+~K$sBj>!MSsUKymbFRbrN8b4J#biO*j4|Ql8XPa!GrV=IE3}quJV4Px8?r zS&Y6-Y&ETX3I#HY_A}fw zjF!pR?2$C^DcB0Ku>dQt!TbohcQDFZKRS}u2C*PBjbpYki3WX|wZh@IgcFny4y-vu z$3=os)H_zDhkd=nB-{>2Yl<|_aTzIa8AVUlDhHw4yj7v7k8&lW;So|YXf^@8=L&Rt z=sj2Lg5HBZ?Hwy-FSs%(`Lp)O7&wR9XU76G87&AiNkcF*$&LiJ-+ND$SK>6hcQTTA zxkIG4Cj6Tcs5olinnPKeB4;wD?p-rkF`a)8#f$&H@@ zmt1LRK49L4am9_r-X?7+aNYkuXOS{rx~yB=|M56ny#hvQglSyfpVx@)ggcKEJ|qK5 z6QBe*0hsIl`;A(8T-qS+NP)2p6V23J56^D9m-wFTq! zA?ogZ8&(I5ZQi)tg^~y**c+?E+y{cJAt^-zyHtkyL1tlWLfr@$4 zUYrd~Dz&$}(*yLh3uX6)nF2m(5gfceScE_?7PtzIGYh;O4iui1qEXk0_Pe_a3I@y) zu-m3E?`^!rc7Y%$mRbxXkAa-GJAuIA_6PMmM^7V z2f0VnZXdkKic`ZJGZWr8V(&8VPx+o;?++mhQ2IBbKeWJC4WB6JBYyt`js3W2w3$0b z&58U5BLeNq6Dbez9cSLS28{=5n8|dT9bLB4bvzlDw5%cIVFv|W;B(%IRVYG`j_+y+ z3g=r#TKj$=(EUxnZf{k=Dmn*kpoaTRTFF}sTo9|VFs`!UrcN<~9$vFd3=Hv*Qs3|~ z&e3s9nQ2c+PdIy@qzmZs@&K$@9f6KVuW`<%z_Rw~FY{-bZ#WI#Vixv1N6<%NOWs;6 z&F$8y8$Ol%`lxpU)kUs|EV}Rnx9|Kt`hFm-gby1FR`M2;=>c$` z;R5t9dcK<7>yE=43iI*7RtY2C8IjlEB0wJ#aWY;O5e0d}XSDkQq0D;PQ_?Wll`>FE z$;spWn#ev}1FZ$hx8qJOpJ0K+DDix?7>j*y4GcYBP4_IU%6aY@2>4yhXDW`BY-VBK zaT2(GkK^9cm=7L>hcn(=>qoKy4DA!q%lU90Z1=$VaG!~w^{SGniT3m1{ ztyzik&>vQbZUNq;jG+R=nU%CgrD=-sF zcHZ6N#3UxNdmsnRW_J(dpxF)G1K$Ok^0CT!=WyopD17`Dgr@OORrX4uu+O``0+f7% z^7hI@$0Ny;=p-2CpMdr5|I~)P82h2EJMTr^!TMOBr0nK`9~acVh~}U+g5~5*=JO)DXcv@yb|?inTmCXikf?<6 zr_mAi6X<#OYC>oKxuEAgw;z(70|Q^nzrHVd>_o*Lkvz$PPDDNYeJEe6`I%Qd$%NYK zB~Vv;p9ThA9t|ZssnQsaM5p{(b|$IuwSYpF#JdZlz6QD*5Qw`s0+|oa z&+&>0vSMP3a}_wG$9pkOKT$9KMV6l)%Y43rup$!R1Ob@+7hbySXAlq;_=vBI8Xy@k z8s3XD{1YY-o~;FU6z#%T1p{VQo6MjBAm1v7@_xYpO>Dyp@@W^6k8fTjk>^aZ^?wqE zWKOy;l|`K*K_>lrN?t`01;^*ZRK*8@7>_nN(GY@s0?Hl=RD5L&QllB1CguwsME!1M zuKRgyeGPiPAh4Y7vzG}!9 z0Qs>n2xEK~1Cj4ILf3ZuYIz0p7vDHEs)qbQDKhUZeHmP2%X5@72_BY?E-Z zg;R%ve_X)x(cYhykw{$VBxpQ*r(I57+%)5hdqn_&PVO;!&y_@c`E{k}7J}!; zXE0we@pIiL=n~DP4KkFE|DN%D-*cGbf8a3DwSBSP50w!P5QNGIp5UAHNM+2fr5f?> zM4)R$FV;b$Yg?Fa16PUR7*fC!4SfHuZv!-H$|tXYEb!eRubvRdFix+2nmdh+uaWOI z=x5}hZz9PGirXMJ3TFjn*dX5~9Ga7mkK)$ih9DkyJH@S)R|#jONV$@dY=An#9h#c> zu7|Sl7jjlmPhC%{7@t?cI^wVK^#}HW_VB8l=O5(*wC{bWgZ)K3Xja0<^$_39AURip zAyj*R5zqG_NhrurIeNZ`=ZiiDO~>7X3r=^j#0yHSkWkGhWJa}ZmU)fv_7hd5S)lY6 z{$$^zr^v!XPxisut1HO9w5ivwJo`RNeOgzgeVa%t(I59iL8O5AzAS*f*c-6j-GJ@s z2JCIESYn1g>i$MQb$`2i-G#FL0iQ*ZPKz!I-Ho&-n3-C~k7Z%+^KR&G)~A-5N~P&p zG||LC3!(N>+mfC|L!Il#!V#;8uKR@#Z!Q!{w(CxHM*>_fQNMMVCHq}1-ws*sSB-Y3 zVS)xsx0?Cf!7>@A;I{-*_J+zB2K!4Drb%eHGeT-`tF-LBP{b7=?s~+De7^|F|Ii!d zf9gj0pEb&3hm>dd?CS*RGXpokiGCUY8%-UVk3f%~Jr61sc0FdG0roOKe$-D8(h>;S zL+gLny&x#~EN?O2zoE-i*bZ`CgGGar#~*|yAd=wJA|#3*u{V@_7~e6Cz_ha|41x@% zz_4TOVK2)h1pM%FJ36J`L{1k!AO3`;pSVfI52G+tVkEg87s$gQlKTx6h9#_sz5Pym z^h8b&zstG;S0hlQ40fD8`i*jAVL!7Yk^RPNDG7N8hQ4e3L_BYa4NtMmZ#>yJSL}L% zY@90&?nR&ey8X@Fm`40ZE#AW`?e4(^3!eg$d=X4LUf>d=^*=u8^_$eK^k@w;ts{sU z#c3I|K;9oXXzCUM=2aLpNO#i;lI|Akx134|j{M@6s5P;?0)oXaUt~|`JQzK#iwEtq za=+=_h&7`dx|JXnrR+g0^hW(HP`{kMna?k;JM)R!Rtl7g1WF6KP_j!mKU+5>aQ?4L zy7>`Gl(HX`D*8c*uFi1~#@(AyXLcbOkP_3?v)sJlceB9yCNxzS=^DCWwp_znG^3a? z_}#2!&;q$l&hJSYUeM$CRMrnSmr?JyPn2+npbI8`y41IuMf~WhR=b?{TdS2P$hu=- zzTPwlzSe*VT(DyT#KQEd@~twp{(g<}g0COwR{De8Fe6+BXrssbX`>xI+DMoe^$~%@ zee9!rpQFFT%&mzYf0DT6(qF>UiP+o;ACwb+iSLL+lJcDy6i8N0@{!2HE>cLTgAi6> z|EI?8k)5Ep`0bS&CtS(=UKUCAvg-=I%W2;WC4U$5ACEP5WRI4m#&_X^bc4zdjqLEM zT*Q$khY}2k^E<|ea=&9-f%N+j7ac;7y^R$W6#EXJz#*<_Jhzop?Yyo%`a{75$bcDx z-`_>)AF}HXqx56s%*z2x%#Zv&MBMjO!hIu-Gry1cCO^M}qQyRy{1AvaGd&A-5NZXi z{C)>f5R4Y$c5(ml)Meznd%65`() zEclQNt&P+Um|7AgR1o=d3gkkrof|3rQ~~8TZlpw#iUJTsg%(H+TG0S*xQm;Y;6F-k1ZVm4y<)iSO_Z)@;9FKq zt=Np{#%jLOY6P+#Cr%~>87xc_fX&-5ZMi4sxAA=2V(d1|__&W#>2^^Nwq=Txw6hUO zy2bHj0e=hT;iQ=98Op~mMqh#OD4idMi}`SWk3WtG@|&ymUJT0~1fW34UV;FP=IA;K zzK>T-SMT;pgglHZD`7Z;F^3i<{1ea|bSaG9aP$O?|9o)I2F!Y3pMWgDl1~`&!ADIs z4Zgc*M#ME8EM`E+xhb5_{AY3TJ9#Eaz8>#n`_Ffr75LAV2AUQ4=l3n-2tmhzNJpM* z>HdoaE~T1C=K|M%k)w$9FV@5_Zw}2S?te>zqHS-{Qc|n*u08qRGKf(Ige21r?|614O0@J|t@-UtJAOX%$LbuMK+d1J zxogmVm@H$j?RaN8XL@A3Yx`4g=q%g{-<@x;jpNc_k zy?W`ZCZP0ZMCjX0DTDG5*E*yt4l+`LPh=;pE6;256Rg$q*Y-Dcf@n9|AWmVK zcS7cTe((RuM_I;h2Z9ee>hkM0GzL43Q||U!vH5fvi8fKulCqwhjJ6FDh;sS!O0T~#elhnQ2LPBf8;9&BrsSdIru*fsZ5KOYOVt`Do+d!AErNp_@rz^1KaORsv*j zfs9K?v0?4r<1V-+4A+&qjOHcaVz=Fe0oq;oQp*^{3FBsfuYQ~4YIFqmKXRVHYljQq z!>dh);ve8U$3V!~Eo=ww6>Hdn+t9K}UPFbWttV@7TNn=SS8ZK?JOGb#6chtA3Zk1( zd9h5!#~|jLg^9EgWi9se z#bD<&?ykLm43hA}H`pgYHb+?Y>flR~+=3-S@Det+M3k~t6x1S63KWy`KwV3av{$S*;>_e` zBF`FW7Z&;pK5CnT<8=j}{cj_#%sV8v#mwffL2V#&cA7g*=v&*)=W! zc^X-z&qQEr!9QsWrEY*GvSL=34`2+{9M59zgo^r6`?75G_mA2F@=+e&+(J7$V)7;N zCYGRXzMitR;A0m10=5o8dasbTz!#9n8&$jd9X`s=e0e_OVfi*tB49D3J}FVs?y#u# zn3Z^u%a;YL!fSxH6P21WxAXB~9^z`iZv5@awRjyf05d)`2l9zmw`ho@7l`yZUS=JK ziKm|d)7XNoLl|r_`S8+GXxzUU`-!mE=-`WzE42}t0|beE5hU=Uy^{eTB=!@PAL6+1 zYZD&fk}u#7Y^`*q6woN@PN!Mcuw{Q_Tcs;oy8^K#XGqN=wl+sWN*sStBKWnc*buZr zFoVVuLKVZqYIKJ_TC?i)_4`5jBk)BOVr&qb)$?`M%2k;2_ByTuAkq zYx_$Od4w(@xVkOoaVcN;fP}|EQq~VL(;_T9$Xf$&!X8HwW1%78HO>Ys4$<|mbSD?O z6UJMxMhte!z@8kif^D7W#g^R;W^iLM*rUWRibdOUE@%bKVhq5H`k%Z7z5rVJImkdk zUWdCtNQ{5Qf=cA$L@xg2QBDwIGHR?qXx9s&@Em%sfi()w0+T%d%4e8R78rGJ!=LmtA^xNHB*z!8{J7bGq1f4+|=Fk-&F| zV|K@?P&NC{F34I1DXgH|OGD7a+P0LyWjrpnRx*)zB0)`eIdj<)xJ-($2TCXbCn23S z^K*4hR33yXPIQ!y|9}PFj5*hFE(fuC3_P#L9VoFkLlZF4gkMjIt5fls9GP}-r#)xy zb)ul#1beUJJDCI5@oQCM@9c4{>JD+OYE!}56T5U;i|p%gB~9FkgT!DfPc+Ta$`b`` z>{ie{T0#14Q$k{*0Tf(u0O9CMbr9&%6qv4JphIkdn<aVNq`BQXt5X`xA`&Q zi-g+beS0kUx?r_uTel=y_NIZdJL%b5w0R>hfmBA$6Opt+<=HJx$1I{>&^Yn;Xm^w@ z2~2sAFmEfAyEf_*&$|$<`LIO2(V=frbHv)?uzE#t{=S`$$rPyGVfH#n>g}0Bo$6 zovb3mDA3a}1Csb}*6Asdn572_0|1lcXE$KJrUsJUG|v$YK#GK~$&M1HbGJF*LUH!e zrN-9oRl%vguaO-N%+V1W*wCSn$)zh7f5m(F&|x$Xxj28tOK^bF19^pw{aRxNnZ++= zL!$+CqXl)NyJr_ka18#flGAZ!)*7*fO$df_7n^W7PpNjJgtU?e9_${t3W4K&^STF; zw&v>{*gbF!0y%Y?B5vDo=N9n!l-p5;S_^VjyyT^z;<^-k8KyW%^ zM!g}@c@a3q{rf5Z@HYsr_+jQ-c(?~+X8effXiPFB-a(=8pHn{a#Zx{VzV6q{=h;L# zJe?k{r`Pdu;}PfLv%i5L!~-9qi-u27-}nIDe!@q0!4GKvcz=Qd_Z<8Mf5iLyYWa$! zMxNeP!$%KyF>nAK{BJLCdWIukJmI0&ONY}lozhhfPtWlDD)M>jc=U92di8Yma&%X( zzuvBI+UY3Z6CS=niEGL2jV^jS>g_bV2cPNTIv#!T(`Y+C@p3pn`5Ml@T+wjg4-F5| zKf3$~-%s@J>Dsh#(Z7g~ME&*rgw^gbi7UzNjSk2kPjGvdk8*f8kDie- zCM0bd-e|!mZ_-O+eWh2TTqG7fDSA>wQDk^+^^!_UT}efC_~P)I>gvkyny8xaijume z^tWhfeR+6IRdsmH_4Q>HmGz~y;n$az))ZA%EGrE!sxA$$tSJt!YbdE$7G76dR#aCX zUbeKTwmy7Oeev@08yD49l$1AwS5+5RE~%(04u@mIkMOcZ_2xOHwRIKMRa4Ee6Jw`L zj53GT#>7pEof2nGnmf*%l$A8qJZW<5q@uXe2y=2#ed$#5%<3w0R77N4ctliqWRy7~ zdTPX!sgtA4nb|q!+~VqzQUW>E92pTkX<}5wlqqIwURts_A~HNGc2UeE0As(hWA$7xd@h2KGy*r1^<~@H{5d{ghW>2D_iclER!=Am z`$_q|Wra=B{FL7tXQ^mFr4QxzmYtYG@$7P0^b*+_krNZLW=<@sudl6Gw6wmoj!mqq zudOdy1h-uORa;s)vADXbuD+zGz6cRFF5wA^tCuV(t*U1ei)xqHmX(#-%1et%N^2QQ zuUHfkl2v-c($c#6kPyUHRxDx-6=fB+vWnUz4Mnx3wu&W1i%V?;&sJGl)n{aH5iD_O zMP*5X9pjLYoYa}NwCsds(IF`znIXv`GeQzWvO{81W`@kMW>!oJNy*Pij*KBsHvY^^ z2+2$dNtl`*6_uMF9hsXR6&aF0H9ayiBpV^w2+2lBT1rX^{^o_`W~XG&i3#~*cFv5X z8Og#M3vX(ANJdWD%#@In#Dutz%&e5`xR8{D#I$8m%#m1@C5uW+!mH~n^+mOdOY7?_ zISEXw61z-ZEIRDrs&Wb*X#{{mn~=oLI~fsO5`FixyQd zDG@)Dq9#U0Fhf#xZGGwT@R`vQ%W9aD-N%d`&NGL|u10UkNA{BgrD4)#(r_tA8Yy2c zg-9eN(f&*#aqlVlIC2R>`uQXw&M|c~{9*_dne^XNd!&nl|J7WPhW_d>#%jO8n*7s& zG`eu503BY>bS`tc_qV>_?TawlVK~Bzf=4ft!uKQHR=7kEBfeBF;V~LtF(%>%K82A+ zKGIMc67-agq~S2l4~KuskuF>Jz}4|1%2Pi5vlr^xNl2%A9MV~0 zVj|2ApUBBk5J!_HN5`2Vz9J$W{>H>ao6Rv1lOXWuQ|NkYO1f2&^b)D;P<#1QRO?Y* zpcAz*>1nvBga1mZUQ$zC1radS3??#@x1zGN);xJ)M2vZ94SIK}d6GGF5%pK|q=<-d z<{XR#Q_YYF#l`0N(It~6mqjdO!W$l54EY)!URP6DQE#g&Ev|+{eT8hgS zUt$svroRIb8tTH)wFWVS47PJxG>E?+u9vpc>gb~BmeyAcV$?ftLI83@UD+jM2M3e^ zc<>|T1!8__S`t&|iz5L5=t|kl=t~I7l9Q2R}+m@Y^d~v{Oo@}eGvlW#T z)zlY}^4~wa^t`mpfm2v28!BLPBE`6@sCa<>N+5e=;NJ5tMgXb1aRBwMukyl?(^6Dh z%r$Ub`?l!HuU+ZvE4!txc7TDTznqq$ngPb*esd2j6$i|2si;{t0H+QLM$Cn^8nS9}yr%mZY zX!Tt~3$RTaJQ?+R@?4hGlqr!B=Z$V|VtPjYh2^qjX7({^7uVicQ(sN>>>YARDH%*` z*O%TnP`stTSvMA(N-@0FmoDiYOjo>R5o~R}@w`KlvZ6j@X!kUhr1GL!0|JBHv%a#l ztPiEZ0ivGJqW|avwBB|5f@qJoEUqnu8LqSlt7#SZF%Z0->3jOmJAc0|)`cctOA#oB z*A`Wk^r;-%rBR(wpStJiEo?xPdnvm&IF_2qqWZGx+P>JU-^%pQxjnO17xgh%o>P0I zgf(pWjj&}7vYwPf)cE{LIj@GKLPUoC^{t-usjux*mG3pFsL6Tf8f0CnimIx)^&%YX zsF_m-q;hYWy0O#m18eZy*(-tNPzs`{{|4U#-nbtN}eEh$}+o|brF z46SwUs%1-3ODk)zGT8fg+9lYQR#nvZF}^$C%u@|kR*J-f1dI(319Jmylc*nb@jNll z(tGVIt80rIiu#btTBL>Cer)*XB(p3j>ca$ZZql0aJ}9my?N42zF`~Y*4+TSuv{Yc3 z7`qetXnuRDsyAapzYrJCyM9qRMbyOTJPcURz(?M=!N!vDkn0 zmf2EVXM-Rgs2Tf*ab5rhu-e*7vecofLIbmh4TNSdS;F~Ngv#pbKD25(?B2@j%IrWz z4lw-pfjEFBH&|o`$C15Ii&obMWT?LKVMORdGwB!a{^v0LXSK&(0B3YH>BUfekV36D znrSj1CcQc@GocSdg1v&hv8PtHMT1~Ttgfzyf>=~@K~2~l9S2~RY5i@MIWG*YwMC0* zcWFN>LFWZ8Ei*OAmR!pB^!BQSo)@&42}u{iM?DBP6XVY%05hwPmACV%(X2UrC>iGk zC8xX=dw?&ZPKnsBQd*l;4TZT6b#YMmU@Ibw#kS1aYM2zO`_fMb397GU{y}H&-?}j< zFv+P&G;z+xwy}#M%*8P-a$9I)bX-J~EpoDLAic6bNkpJZ>&r`Pv9@s${6b)$nO5|* z?`}}UB_PWxYU^pgP;DQJS%U-A*UrPi<<9J5*IAj+Y3G zB`IlU-uH93Z;d8vq* zgMGu-_qEUX{1IGKiM?!T3hg`IBx*37t*oZFTU%U|Gs8ZXE1ZVM2}r5%RgxZT4 z#0Ny47XWLLcE03N)4gX^EI43s$s5ID1_x7OpC>)zo73_)@{EDXOwv^0ACIAzw0y z+)!RoU%IHesP!k#o(ktuq-O7yBIA8+bLr%dJw>JtC)jc1Q!6ttdyLK2GIBZ z)~@c-?>Y;H+PdoE>-(H|>d_W`*Hs@VpOa4CQ*K*=qvK0#;=J2HnM<)&7v9^^IQu$J z)v~(!J`Wpck^Nd1DLc+vcf$nh13mpXgu&ClS#<$^r%G3s5-x zg>!)Cr0*Wx-PhyL;JMIxChxuzeW0>x>z8-8Tl7)@(sbX%*GHOOr^kJz&B_^&4pgoM z=`dBLBbbAzib&quEWIBzEZO|H`Jlmz4 zSMj}$4}*jNgMU?zA?dtwS{5y>BR#bjga1Xqv1Io=yL^7Y==f=O74QP`>*7Ga4dncI zmoKBAH)$`dDfL`*BZDoe$9b~>Yu+=rC23}MTK4(X)(&H4QtpN4v}i-Y^6mz*!Pfw# zcfqjaC0H*7E|&8aDvs1}zz19LDr&IyQq*J0bfNWgfJgf>Yl~_tdR%RANgk&Zc%BV)-tx_!0f^Ns?XkDJ9}4x%XIWf>n>=tyTYZmXaD#$D_OXik z^AO8j#oM!5a?rs zH932R3sv2Ezqh6z6zv%-y_u5EC!?ikDXxqeY&)M*uE=glm=QfCCi48D=r`b9cuw4v zHz~UNp~gW~UoV;R+4Z7w~y*>|tm_^>oEE&I-UQAqRB2dA~4gTbID<9+44(5h<%JK~PH zHLmch!+k8cn}Ke42v=}50Gpeg zn3|EDW6Q`%P02zr4oT8x>4`K*j&@Z&VOCC(D9nCsOZB4baLZyBDAXz~AsyA5J1Z&G z5iz@66qVppa?pb8VabknnRa>4v0CaVpwf=e$wn|UAtzNB3UpxUX){u6V%Y$u;V!6- zzjNoLWoKmBa%W}dW)h83U~99}9oPRkQaU>`&9P98Z0VUfX-P9uvK&)p=FRLu$6oH5 zL_vBJ(q_A?TmYKoNGyHD!=5ZkqkC4utn7rOoV1KtHe520n_|mOn}6eo=YnmgDyd{bC0bA<>UEG64@4`DfJtal- z72Z?0$gt7ny4g7iGZCTPWf~bhF?NzeE|88o9C`*3!j_tV$wP84b8vf2GSj*`omLU- zsO?b;?TAGL|Yc-mFV6a@tg zCq2=R?e}zEu*78lvXC{aY~_g3758^tHQ*Hbz8$qSR>%l_i2Xk&Q2t;uyy#&+K|fREiD(}oqKlg z-d#As%sP>lJ|@6q$bqZYhgM33l(*9jAvM}>x?8wj`%RA+EZ2V1J;FEh-;9mG@0D6O z(W20pz#&e;#lR)T1W;h+FoaVf<8a?Hg6zM`wcq8qk-Sp-y(0p}Yrl_NgW|Q{LBMpm z_Ioex6Teye9f5m~GZg{T1UNa`?;!|Zp#KJ$3bo%}xK_MG`|X7AO6|8N(%0+Z_`O{F zZF0p0`%)MDWbHS>PuG6~PNw#o;OA(+3H|~J6iCI(Ap!&yQ>aJdcZv3!ifPrVbc30( z2Z^GfCf&kZqEQz=*$~Mfqj@h^@V8A0rHh@-{?zCvJO8Czb2b#e8N2mtv?)}cFr(j-+OeV?=nb<8C485=l-O_2mYiQy3`W<{SIw)s#VO9P z*6<*{hYaRYoHI|SY%_K)Fm`S+cBa!Ofj+D7S^31{_-tz*s+=rU{$``kO!}NyfQk4bxZc%PhR^snUYI zzv+f2(CGK#@4W^`x+lvK@)fd=93(f&mGUBamYgr|L(@Ja-zncG%gRq^+!pyWIaP^P z!ju3s@OqS2gObY>M>qqtA1Dw#GMN1?&6qSLHa0G9^5mGwYgeycy=uo3PdtI963qx5 zD={hlsw=O&$}vtfycQ?|)-htXGup zzJoknt|&kL$k>)Git^J>c#h??qWt_bWBc}Xxr$Ws9;y)!WvS;kff=MU(ul?c2eS|< z6T@mg#=o`d`oVQIIB$^* zQ2+ptK@z)6W`Q#E_hG)d%)5knc{5LidH6B6Oy*j`hKyz|qnR_FItyS%f9B-NoC27^ zml>{LhG9&>vnei231fH*MFs`Tmj~kw6nO}f$20kACSS`WnMwXk8p@=pOd7$YQB2yv zq@S5|tt4%bqz@&@OO`TZ=~h|#i!6OeIspC?itKkl@lxQXIFAR0ge4ySab={b;NvQv zb^8_+7(P0foeh${#g~G9fu2fVC+Cn($pz2;xIoWg%4tJ~Q@gRvxu@St36+=o-8zr? z$$le=s3V`6G|cHk*64aK6#^CPQF7^n)*R{^%r?S(|8g_=-M<(CmXRWu?CMIXe2Qx z?q+6Yetwsgxk7PvQp{|4Xl7^UwfH&8{SDFy144q))1Hlc+0_Z^oAWnOZ1;|LI=vM` z{0fjsF?@nvu1J0_6nn6%g3K%$-wF6KS3d-A^?eKB56(BU-G|I<=s`0}$F~vR7w|oT zZxF&W@m+~8eH!K~Y}$1SYw$uR!6#C4U$H4{NTtGlC{oznixhSxUg2JNz?pq{(3$PL z8I;859$%5?dbmgb=*(Wc#hE>Mt1}z%4`+MY@Bc2+Dt;pE+erI3;OzX!nJoq^N{c?o z;#`CAH^Kx8c#ol<-9JeqJy;sP-{I?Q1}JyNHk>lDnQ*Vm1Wht+u7_4d5_0|Jc-)Xti z{xt2AX}+nmQ}0fFKh=#(1rmPpU{+Xp_1!l))=Vdo!g96TD zgW2Znm$E<2ZqN43iOk8&smfWG^JLDuIp5|;xg&F@=H}(r=qayAi;X~jbZdM37fAohZC!quoZWa^$w|AnEDzcQu6I|6Q!-{^wZlgWvDSt{bS4Ad!79Pm933j8!4 z`apN4>&b*YJ4Mgd&CBYZ|N0(G+_MvO_K0upQU1kphuc<}Ed&Qnft!c#$N2u?5t+S+ z@7s@}x8mc@T%BBuMpsbaDBd_WxXB*O>#X-_-;@3wf&UxUKK$1aZKHk){_p5xV~&jd z&p21f#mVT5RPM}^>|*8klI4;tmSm|U3nf`5SK>P?)PpG~VpW6(UP~LohDUlp4Rv9| zqsTR~aJW#|na4O%Sv*;AiU)H=_z3t%BjmQc$HY+$nto8 zBfAwY<-Zzm-3iWk@-ucjT+&P)Lwpe2Ps0RWc}VBPV;CF5ZN=Y)2cy`@9`?uOpihRo zBMj~YxC-3ynm-IKsjZ=!J5GeVguvaiXYU>;u4emBryvn)97!&~x%lCSN&Fm&pVS)^ zDYVTkm}QlnK7CErnKNP6oIM*5*4ZfsF!qxyNuT{B%kO-qD9^oPFreHYkd*NHujc-! zxkokkh~^#>uJI?h8-cLPxA=h>Eg{j0pQ2=^!}tjv_;O+}dkIj#g!d`9|AtGo`~q$$ z+|M=tXK<+0-sq>Gmg>`xMTas{x!nG`-uAj;gNmB z{j-lasgbdk9&yAT3qT%<`)iLlLVLOv_f{`)$yyvqVZz1nqsO87qS0E^ypeEeA|6F@ z;M0g;kcN0{5`w9fBZO;W5DxKeX7)};8(XOU`ideAbw|)W9fyLY^5FJ($+cPftx;N_ zMk313jHnGwFg2vURkTEH+{dmp1DIa~f+MVt{NXyQ+fLSY)u|S zFOAjGN0qAbN~P*bfN~IJwz6B~Q0ai#x^dbP^_ty^6jXv>Ln_S7&8#iylwzKwUUsHZ zUHB?tt4OAs5e@X)Qci7MTJs9k!@L$j@(V6jr#6pHd7ruY8uNVh)6>oB_4{5q()KVV z@!UrCftJW%NF3AUJJjqmPpU&unCV%{`YEtz`}x!kb=6))3V0bo<<@oT!4sxEX6sV5 z?&Qt9n1H__;!*Xb&Y^n>%Uzn6s@I)-Or3!ommNk#v+8;}c=-bz2DTzm`uH(5;DR?xH~QwaI4$e3Oa1FM@WR3p)%y)J#K) zAOzK^(@)o`5icu}PYAqb>-DPA83Dxp+))EE21M~d)@C?6wE2^cE#?ySp4Uu7-()Rf z$k|Tw%8n7F6@L&F%*xbZocda6JswFrI;b>6NT_9X{zSLJ;?^%ew6ZPPl;)>n?0;;&O*6+m_% zcx6X~L?r+8%p>YOdnmR0Zk{@|(`=wu#ueg|(s!w)E>_iJ<9 zb=$qQ1Ou<+Zg2wjZSI{W!4~fD`rm2{ms;NFxGa7(`W9!4AOxG6UBHl!visHR_lPcR znn1xo>kbByY zuk$Xy@zNP>e9l-8C%vSzV}-EWxHP+a@mOkHPfg#&I#Wl$$cIFkC}nwO1R~U z^l7!4zNcEv0h@)KMzl+dWHf$yU&junw5{*h|Hu8#O3Qs6_pxgA79_ick_8z(SX0L# z(~jqA)QHn3)~-!7{5zt2BeGPfKfXd=DlFhCBy(zEFJ7m%ow-gu0}AYlft`@O@{n2y z`UT8Fyvv@I9m$0q&#mmZhCQUliOyPxh?N~{nS|yFX1Ay#MBk`EupIu%k(zj^<$83O z>(zX8NmC<&%~qxD`i_eR0Ha?g7wNjSM|fyeYB|M?&fp9o3n zzLozBKP7m`bqDvpe~PmEJqwT53rgFsr@SE7P4WLvy^MtKs|aRhil{j4wQsdra?)IW zmwGiX-~AH~U^-_ifd2ws@K**X@LVj$!nRjPx_pb!Me62L&vdv$*d-GlZ3r^7%|210 z{y(HJcfdQ&8f7)KC7d)`Cp1sNFUv`1>moJewMA+eXz1tX3^c-(7AG)#u^PXd*cf#V zL9n6i1zrQ6FnG{$%rn#F1tFS6$FjJ^?&n9D=IO*ohT_z%a9U5v9EQj2t>$9rG%! z9q*U|HEE?3jp&*e4b}y!Ye(SBKXn|E;+_vk4V<1(o^ZU;6dz9aQB|CK61KV{qfA7I{xKN(q$FgdiCfTboy5m ze5K2ee%~ksvzifRwr#SRJ-yV-wnm!S4ty0U`2~)KyS3?r*%ZId-#XIjGSuzU_{3q> z8a3tQ<(!<+1`HuzoEGD6z4|n7piuWA6zx2N zT~2nw$EF6ej?3fML7vCADa`arR*-AhZ=c6QDw$p(TR0dr0yz?HmdClYD3E9D<^T+- zfuT|h$ubFF1td&In((7%lZL04E#C^w&1k*6b*1{B6E4kHEFaMtn99a%wYD5(K8@w< zp1&WJ%+=Psjxo$o?%Zk~)v12cX=>im0b^BbNI8XXO+0>JNzjkaDd9hS49UHGeWG)V zu|{c%ME%>6WOKb*2nlfZcIdzu>d2J;UyiEJ-++cCl?6*h2}LW4UN0i#F8d6D%shUE zWHn97?g%!g1(}iz<4$~xNKoLRE5QRBr8Xow`{EU|3~ZD&qm4Nke=!*iEz$(6P=|)M zM7NsC*~X1)pMiQOKUHqML2c*^!ho|jaqLHpp<_Nu7{c1Hv~>BLj^GISB>UC9c~g>C zt8b#z5;!KX^~;X<{myNY^P2bt9l`PUC0&)24%auyiqtNx%q&^09cc0(L+HtmS*y>O zQ0rOrte~4+fp@5(Wk{SEO;fMl`)bX!!X+MT#yDb^_oVv}AAYoLn!&oU<0B|$lOdX3 z=tyNRbWAs4=*C!KhBkKcYzmv)IKAbCj?2Bx))F=L)c{q{?v)#;RX<95W@j-{IXKe-Qum8siK#7pK+ zGuj#pDNRLEJlOHK4*HGM5>k7|OQuf=o;*6t%7Tm4JI)de$=nnlT)F=^mRgTB#+yr) z1sNy4{xO<$jUwHzi+)nwvlGV3_tbcAWO!uBs=oDd#|kbIE~c)uNLuw6JA6#_0&8HXNXI z8#_)*HG9?Nv#o{+mmvfcxbJFAC`?nW(r+tj{(h86vmsK)oJC?2+v0kY^yj$bte_#0 z_3CgQ=5iC#-4K`j?sNB&aunLMJpP!oc|?oUcJk!g&uvHzX*Pmw3=^DMu4r|tiLgGZ z{@NMb%9gK69N9AF7?Zr)6ql4^%qg&?F~z?HTFMZg)@RkA6K&0sxht=+mC9cMWTjS0 zb5oj2%}p6`<@=rdKYjTZ=H=6}Jhkzr{YKAEsf4FG!&|qjmQzybxC8De|B3??`cmiR zt<)xF(o&KC0$-+IVno^ATsLALdt% zoPId2Jl;u0A&;m(K$89Ty&{Djb0-<%+PX0H4mGCJV2#Igs9w#-U{tT>p2zLJ^GyYhi8w-p$$`g$#dBjz$itxv0=C-a-x7~3%yHl#%g^=dJN`nT-<#oH_Xz|dA{%&*^XSNEP=Vf8mZrv7-! zXmxFUM*YL-6;?m^zk^=^ZFVC5Dl1Xoik6{mZC+n?v~0z<3E##qL4iB3g(Pg*IHCoD zh*_;tXutu#W{>8b>erna);$Q@u6}&tWzCIlj$7M$`-tWTI^5XPs?@>E5jEi9huOqa zEzhWToiEcC%!%?9Y7C}=>d*jhWAKp#-7 zLraY&+HSZwlZ0g7@7aw$KF@pkyvb*FX3qWm&h2*}v&gphkuJP4+PeCNcZALH@xu?R zgP2#m8^LEbPH$_{cG-3s4HxVYo(A#EPAqnEfl^!?OF|0G;U+CR6%YuP;w&iChi%%f zaivI4{Vd&z$B~ZB;N|MiG)5Xz`)j~58EMR(mh|(hlPj?{8UkZ7A1$HPOEGQoC&pG*QJ^Z zjbUv2IMIIF-`*Nk-;AzQ|I`-w3(fTFtM9sogfj{8%PIaKj*PjHc^Tl>wJ%44>S(Ger-Z( zy_eS3`^+NS?AAVw1Pqiq!7M}zyJg~t7LZi#Nd_xL4JyO?`UuJ75Yjrt+`V{X_czf%b4r>cYsTb{Xow*)N-KO1VdrouO zwrTgFaZiJ|G((voX>)0vlFTodP(prpN7YFK#A%QZt&VRKB(nY_n=`Ja zSYj&@XAO~JGZJPap&$Jfx zBTd4tePp=Op?+5=*W2)2rM{E<7)JDnU?&wskK=kAswo|=2E-xy)a)VW$oDA{{uH<4O2KQSrFRvXw5 zXZzft1Qz;?IrGr&M$h$+%|dUNvisj%UUcn4bnVu^;@vy%;>p$f*;aX;24kfs3Qx4? zg*}*Z`j>URHKbm>yT34YgyaD^cXW)eh@kxtG?c>u%Kv z+|e~)(VAVmog+F@upYhzn6brnnia~)9u)dtU7m=WJKyENZ@BAG^~?~#X{l;GT@0c3 z<7{Kdy@V0;Z(-BMT{DWE1P1K6<^+P(nRtuXF(Q|q(`0_HiCiG#UNo8HznASb8N#}X zv_O-GbdWZRZOMPS80dhGdUvCU2^GXXUpmusM#uGR)jivn;o9m+zI-4w9K!8INLru1 z_?=8!=2q~Jd^w!r%K`*`sXk+D*HU53ah3p59i^7&cDqAxy) zunC@(4mqBW?f58w_$0QU8+`3`1c$%5T-G?C0FPl7yo%N3x3GQ9N0*i+?KO?NV6972Zu+c}UD{zvJZ~;a?>O6YmeQUEs_!`i`e4kB{Y6rPb#?z+XXa7VQ0t6QN?1VS9V0V9J3J#Te*_-8__2^}P zAl+FT{=LSv5QjgjQWc^N0^Pq)E1rk_IsvHuMDlTVzM*G38L8R$`Li;@#sh_+4xgnC z_zd-B85G%PK{wr$-uy+q9^GuwO#Gr*`moWV-|tu78jKu6X>@hYcF)Cddn*Azkc#T} zZ_eVRGaBWCjfXS?cE(~Fi_>h)-#w$WX3f;{{r8||X=3m0tah;XifN9M>ts7#F-_NK z;?W*L5A{;BvHWB&P1$+*nGjK^66Lpa0Rlg)uoKo1)=1BWidkIvi&oO~c^4~kbJpLx z$o{oBV#?2sjvp$&tZJ4{w*6<|^T0{^!W`0LOr_VRq&kIls%gm3^Q4VtzxyRO58-&S z*Y5L?Yg24yk zqVULx&ot#q`Fc|DH}LuhxH?oS4E+jtwJ+ys{2E12GcVL`8f%G2GCz=9H{LtJK0o@(BGjFHZOw$$!loYBiM}G1tTzX zs{C0aO^ba)<4M6&(i_6WY|4{<-GD=J2ISBiy@M%zh`=+W;=f#ZFez6xoBfXFL-- zmLJ=OTDNI;2d}Ig(-xFyz?Vh+S5}HyrQM12$}(2RI(2E3J9x5}OW}Gf)B>tXmtw@P zA;pAWBOu_bf;3q#n-zU;DnS<9b8ug$`l4?LHG-k#$h8j2(0kTfugZ(#h`ggeN@-9dkpGm9B0uUzX{^E`KBIU=H=`TS^#a_G=wo z=*(n;uAf74Y2M4yI3X>2w>wLLnG^PtEbNh2u%|FmYA+hWnvfcp7YeVmgWq(hEQ~@& z`(FYC%I82{kQ{hCC)w|w`e4>4tuF<3dA^7Z`NB=8fpKB_s~ZGh)5cR0sC9E*Hpw5Q zplc-9#s^x!2-@OI3~vZrS!wR)BGhA$jgHzZFPJ9(9w-U1?wtgG;PcKXTMAEp(K>)t z^%0fhWtZ*MNN`8Xf-I9T3P|3ULg}nAVK78Ug^;2cuzc@cyhlrI*L7QUBNpT?_HEL2 zQ(f)?(o0EuYm4XW&Z&Z3@CwtFjE*v)LMQ?0)_RNZ6`+#~Ge#_)yXiJ}JYS+acLAHz zrGk4_Z)XB>pnvV{O0#m;;=;uV z?#u-a{5oO2~yFo5Xj0os=35atO{bzYQj zOYAp9jAgUCmH&v(xt&-_Pk8`=yQ=NvZ=L3z1i%!HwFQMkJqfgQ)?Y4L{)p#8yoSjTlZt{c*^sSPM0uUXzXHDpBZf|ODX#X zqwi?RN+O8@j-=Gp-m{WB!1aI~CAFKVoFQENd?-f3R(ym+krO|jvke`7Sy~lH%Ld4j zsh|^*`}N^&k^XAQwl;IZ7Z9 z%rQ7kms0RF5-jF%Ul@6ov{1E@a)%dRTE~6o`lQEa-Lls$D zJc*Z=2FyhXvZcr@yEEN6%d_0A)^h6n*X1bx`qhcqWIWq%Mk_^uy&;?)z}b_-e88Qv z#glM(UEoXXH#+P$dihY6l;u~i_PKDLY|e_dwgjH^TU^VB>r`v{fK`%w=ok*RmJjIQs&lTQh6^ zWhoGKmWMxyufc-p*z+5K)!c0}6uQEN*ryvk#g|_IKfMX!+RwDAt%-^~qcX5_^9XmP zzc6D*Ak}TgGGp73J<#BZTznz6oLFb$TWFH(2>ih(qEiihe4Du+_6%iINeAxY>sHpg zr?F%4Gc9uV1)LU7c;4&@q5KVCJO6q4*!N~b&}h0qo}bWdqPaLz zXqgG~njAEBCz>qX96{+aAW-l_@QV4DKacW9aqRtyGeVo5t(kA(HoFxtqldgZgq`2Q z4FGe;0QT(XMgXj87+{YAU=_mvJL#DXfTcTUgr6M-*kk~#CI&ELVZkuK9Nz<&bIbof zfKk55&CVM~;HNQQUDIsGz6FkQhA4?j96;~K05ly-sJhiqPA9is_J0pFZt$5IXe@w$ zeE}el+YOb$vSc|$VH|xoR$xW9vO(!0&tqxOgl-++$CgJn05ukX`keCi*dkc+tng4p zd+Sbtg0o-a4@)GUt<6b7Q(vNsN?#r$8(ksJ$$`xa*^9z~0Y(dc=#@1cY3ieNzvl;^ z?h(xTndct>?h#dgHE0r|&f6fVxlN9TJUA3}PLOHtT|)f*f&Qp7SN=@XH;_DY??`jC zuu#k6SzOcXs547$gA~Wqu|A+lL`hNDo)+8?2rbXL+Nv-9vNIMQ3xid#oQ=5(2xQ%B zCplM#oCDxvWnTS$l4~+URQ`cgKZ$e17d^>035`J0^5&Wp4>o!pt=5A{5mu??f@sW%uu;I1kpvz-_TOxqbc6wqTs zX-HkCp3@X5BXlKTq3hJM8ef+Ya$lQ>@KfMT^M29K*R#xbY(ZudN-b%FVh8FmT)>+| zz`y^NFUl|@wg)k0GULxOEJ;Ua9!Ez1iDbbbj1&NY(f8TOG0&(=`UzG!>af{)NE>br zOofC}-)kj|)3{Fk%^S`D@0S9iKguiqCchsIILrMD1x@@?t=h%6TL%(o0da+t6;p*XV-^bg)Q5)5 zz|ig`&hLfI7*bZeHr7?HEM=u(iwe7i25=1Zy=Kau-s)p@GEQmQ{owyJfN^m#^sbiI z{G$--#!Ed0OLLC_JSf%)_QWq&>JY;>NS8uqcKykiapBB$s-qK(*jrc^KqyQ+68@@d z>#k=#`b)b^<}iCQblM{}dS>eusiCfEc5~gCU8S*i9?gFLmRATu3ZSF=XmMU_^C{Dl zMq#v&EhNce9dRbg>(oTeC@8zwjwaR>BG=)lP9f|>-b(nAGVpB3QyN#3E9o3{f?L=> zn+jrG5z>i+wRPv}La`PfinTa(xW!zoW#6_D5J*~RC;z*tE@7>DA?g(Vj1}f3P^Zz@7N!AE<8rsv1kn4YxnLdnK?vHs7+vRtoj7%)KDVv+iv1C602 zUefcPX_0zppyb$(FyU=C+$myRi&iBj$dO4SF1ds>g}u+U0Yfd_rye~Om_!i@mLPxB zlh_fMWV{&2Hz^Uk={q8byPd59^8?rkl}Nr=mmJGpCC)(96l9xWe+dcM+wJTvpLNL? z>(cZX(|Diy2GdOh(R+)2INS*XI&l{Rknueb$Y7h;KzEw{ElU{EuVP*5>(`Sm83OKc z=#FubS~?&en>gGZiFL=XlOvO@mr8_0B`}%d&N|S{Ixra>$YUL7W*tD>48%q9q&hoV zc5FzhbHspc8g$0m_kjBT+yA9qwKZ~y7l4o}Qzds+OV5Io{!aT1VtZe^N`BKN0Rp;3 zb`q<228x^>>-Zto@!<+)qv|nEN#b!{%P8R=pM125RIKqyZkaWEQH-Y1a!+?mnSa@npp=;lt|<=5&EzJD=+N zO#86e(zwf59qFK!^B+UA<+iprO%JBn`*qhpDSO^zk=ffNaQ<`@=!AuX3gE2R;)wiu zN%!vBd(H>c_5HTcn~)V|%O{QG!sE7azB5|O-YdIuD$ZPQpz{_#?auNgi(>(SAwa-q z={HBr)6F7yeV$ukeg$im)s^mhQT?FLgsDO77#yBoVRgNz{=Lt>0*s8BMiEUT86h5T z?WGOkHf?-U-71#TE2Ng!Eq|k{aHZAtIaWHem}L4Qq-hFiht$aY)D#kUn(+uru8xoM z2+aa5XwrT|PH2hlmo~U9#387I5Vu-ncVjd7f_kB7gI#b5b5sdv6x)gK%W%e-(8NB1 z->eP{45=O3G>8e9K=3w*fNt|KHM-k;XTD4zyMZ{?tB>?$KT5&xjTYnR^CO+3 zI#YZJ4okL@wMM;yK3io4NTKUilbSlfhnmzo2b8R+dOEs8UD-GDbQ&+!&pgdk{g}!h zQ(ep`WfO3uwJ?cn@-|3kHKVN^zX@PF;^50du>ZvRs$>D}G90R#5^B*bu@laU9yh+V z4iLDp*iO9l>dpR_)Q9@ldXLnC%cWm~kZb)+GR(kTd|#{_rrne-G^>|~oNXjGQy3#~ z{E+I_*vT1}&}~ueNbdYuEI9+kC}E2_e^3GgXm05eexCc&LP$*rb_vWI(hMpp-EuV(mp7M&eWZ`{w~!Q zj*`uVBRWiocT&GvJJ=l3>L7eLUn1>RyFjQ-mlCmVb`OmXZNd123?`MzL)XkQ}K)(GX4Y^7aT`MlG~AUtBCK^ z7v^+wQmM2P%0mgEGi^i(h3E#)#y#MflfFVV*9{9 zm%s-FwBL!GmYX54#j{*r4B5PpUKvI%%Tt8^z}yO{+Zd_!X8#gqSCAyP-rTSxmHnOlLi)k~AhGj9M_;AOQ4e4ZRj4FkNPTIr zI%2Xge7#U=&pQ!crpR3oyZo(#N3DQ> zBHGE*gPg)%PYg~Eumt8z*IK9K#`1kD%&(8svnJ7|lfaK!sC8m|io~0JFKf1$I%gwY z+IZGfuEV~OE7V{7u%dQ-T40Yy2f^;_dUU5@5|DrD93gW!@&2R!W*5IPQGoD)JCx04 z{ci_{oO$w~Gc_D<>OcQiycHzUB@kCE?VO=_>pF*9cifBi1&MSFsvnjBYyEp&F)#+t zqRm6}WW3EWP?Lfob?8vdFecruc{jr*-w3`ofQ!|IsyBa>Yjj0=g$PLvVbT z5?Hog=Y%e9uaTN$9lCG_x;q8k<>ay80e*w#vhhj#A1Mv7l)o5^I{ysJo8vXa)}ovd zvG9(;I1tVP2pWdyKNt|2i1hd{5K7kee9rORaX>Wv6V#eUTPJ;g@V4ACji=1^{I5&x zWOX=qJ?lC*!E~`XpmXXwmwh*aaad01YR@^_sstuUM$mUAu)3B(?2;Rz6YMfKVX8bs z=`?Zj6X>n42suc^T8=i_s#a->9qtvCB|mMN1wAf z_$Pp1KmF}wb~f&AVH@0^H7Ce@10WDyW`~dioAXl|6_vnh!3-fR?hUX-ID%2?t1Fg3Jqh(Ab3i zrR!-(@E?V(f=ku0Dt z_3hV7=}1_#P}5%lfe)A4NxiPnAQwXMD3z~?E!i}_ze_(622eh#tn^v3Uolm8cdkm1 zqPe<$>-B?Wq~98`l|5Wx7Hv{>_jX-%B!$v`T`%7aU0m_W2;~@K$tgUe-s~G6V)wuI zz1ON!*s1W0`cdEK_2@?Z2k3Qi<`gzAXrX~@-C#U38%#{?pH>f9zB0zX&wP zk~0LN$b;nU{9CIw_El7LXe4!HsPqPO9uy$^^eo=lX}C6KaxhnlmCbgnwd!MirO>MF z)b>GdkwV{*D>lj&#Q_Ms|1kWLQO>A%B05f|I3gSj%z~WbhToPHA~%ElJ1}Hmn2Z_4 zEQH!}acis*uBs9oz)Mu&77yhYpn*_s;3Yox#2UfkI$@?%{_${|$9uWJq7W?_4Sq1w zTssv7l*oe6kJLx{Es7m%@u=E5ta;VZ^&|Dk{suRmcs z_ZX7^{}mt{S&WF0-u6u_pb4M?=w?I1X9j}(CoHa!!XE!qc3OhZz(!nzza5yw?L;i*hcVD*x-C|EZq@8- zsgzFiDQ3oo)7U8xjKtGZXx4 z)gQ*vxYUs`+nmUFo}Bv?2oNWm|9SjvtbY{ZO@nu`suWlff=S2e_8i=Tw6*ZE%yhfzF zQ5Yc^`^k-5AR!|%vNrs4O!iuLR;u$lMAlHg*JW*<7FxV(Hx!;8+Det>nTxl&v&_!k z&O{8B+Y~;ZfEAq)vUs`1gmNxu#`H)nr~U|5_xW6&c)y_JJetUG{=EetGH_KP9IN1J ztY}Ogq10Tc>*OOEkz5Ki z^eUm|d8IDTd**ukl+s8tEnK%xJ7lX{CyBiGsL1f(O7-7So?ol}4clM}WJ+Uw_3E_2 zOz&`W9VAdwR$AtSg8E}a`47h_y@f|(ZDooiA)v_|(89lH0bp`hZD+3Q?Uq7|T)W<& z9U7Nzuk*9%V6d-K^G-8d)9*Gps6C*5edcB4c~6>qnAf1!>UGJ^&v1MnYFXT$Jtx4K?4_;$gfi|yCvE&&P0XdcD& z)lNnbZweqg8y6!qLicGWNV}PFq5Y@zjv$znJJj^Pk#lrJFG~{H2rYDOl=AIBB!-iH zmPU&q^#akSoaZIK`V_46KD^}(Ns=`;o_aLOctrhCKSS|$LT`-$n2^J0IqLyby&|YS z6$S|HUs_YKVE_WZTLGC-MSrYW#E~+`CZq~K%&jalKpE$9-RE4wg=e+rMg1hB{O?++A8A3VBRt;BuG+$oiNw6FQIp*`9^`GakftHRnjK2LH$ zyjD@P{7PZjF;UW*k)Ybr`-YD4g-*whty>7EQovr zH8k(KfwO1nzhY&lRZ+(l_my4x9yeiS5_{>k6z`;bR`&i-GD`k`FY*fz%l}79@ z`*n_-xz5E*Q}=0wgafmimE!xqmGW#~oS*W7S`AildNCYVF&yUw_4Q$FfJFLXY>+-P z7V&}#u1<{MW$~GV3^j1oAObHjCCXcvS7sc9%~=qN;5v-U_%JwexDI0{)FTd>>6?&c ziqAEycX^I(!#l$j^?<;^MJH27~GA8Yv)7oSL$vj_ar6&7sMDqD=BP zulf}XH5L4RGzd^&PmVN5>QDMx0H_B^MqBf$CMZvp7c zk!pRL)$v1UW&TZe27>=1uNQf9kk|KJ-nRxPVdNL7y+f?_5NcrMUEZ=NT=cF!z3QTBA8dc6_v>}^t+9>tKQ??|~3PWO(O82F{xuv}R6 zOViiM*f*@!euMf}S?c)L-FKGFUanv6>DG-XyAfR0u4PR9Ah64*49Ei);uVqszGBog4bSlFAC)}$Dluw%aJ|ml*cgopSIh8d3%6jNn zMN+uG*V~0>`-o`S(c;m4{A?e?h?@M^ruKXE9~+>3(okk^&?)T6T*f!>JAAMnJha{( z(mM?o3Ey1LDP||>JW_A1uu1LL4W)dcC430>>c+6y=e`jHO<)#lB(LZ{y%DpKU?%FJ zip>0doWgtDhWVin(as0G)i;9m1TI~u_<(njZ;O<$Y|DzB%NACil`_SJm0Vq>cz>lQ z_PYhY_f?*a{cb*nZ*ULpti>?sHNCF28oYp!3+io1MC%gwJJcWtcpbL zA^b9*x1D%ZEuid5KM5M?QYz^;0DX48j*u$FUYxjo9#ncf-~OQv(3web-%tzAYD z-w-jy;>BgJWqr{K%7ISto-BDz-4mVcqd5GFy>w-11l}8$F)FD6zgZZX$^UKSJ#5{b z=bL@)3^9wjzUmw8ZnNls_HN}j(X|x%91f|pd&?9mG6iRQg*~#FrXhr*r4i_5ier%D z56Hm|9pf$5M~wU0Av~n|5>}>ow}>{_ex4O~uH3RT8Bbg-`}Nc&;de{y_iU||g)g;8 zrArf`?^z0f0Rm5~wG%?*u{^P1$e4$vQ&c3PzLea;^@XvNEX3W3>nfhvFfwm0IQdrn zAc<%dQ73nKD&%MW*-?AbKyUBz+=XRldT4Ib!1YM0cFx7(rfR9S_RLmoXv&y!b2)2x zGkp=cV`QtnyD|aR2gz_!KxTh2CrdIblf?ky>U&ESynnXLnG zKCKWQJh*xhAcWC(rNp*LSc&^#%SzIT2+}uNH2c|@O zFPxv_6f>9q#Rmv9tb@FOMUsz@$elr9_}8T+)Lp+Js|2NjRWxj~c-r z_-&NJ{L6*+KSUqTDik8E2VfGj4QUvP1QdQPva(J7G%B@4hEgEu@jj{kaUdg9URKQ? zABf!0w}FHKnF6!W{Yd<1YzKg&=|=JS%~8v1_qM9QZ+^QphhV) zl0TrX7cJfJ=dyP$s)bLdH+ zt6PU#X1nmySj%+b&Ht-%-FKBUK;E@KR(ZhtSk+JFkjBHkHF{`vU7);9kpQhF(I6z; z?c6GW*=^=P2PSlA& zeEh)Dr{Wl2B`-%KT|fhV0oN@pH?uY`1472Vv`XzB;`To@#|9Hvhy|U{7IP-UtHk8Z(W& zrhYy2n#xC!n(WtfJW~kVnn4Q^%U|(ybxg=iEYHNsV{6Bq^|!8>P&1fD*nB>qx`%?$ zXaWS*K5l0$5nAMZPF*@E#41KnsMx0__LBmg!V34P1~4oRsE-e^BIY^`m(YYJUf2w4 zOP#`WO-_3{JNIcbuw63c?iomvaEWz^LPhS|w4T8O>J0cmh(5U#dk%9H#rByQcxHQx z8~1WtP51F+(|J%+I7S$?aUAzge-=j?%O~(~Gb~~ss%a_(lMEA6FK~q^vc51oHi85k z^9SZOZ)EVz7$W=I%Yr7x47!)C|LdHsd7Vk2`=>~ap06&xrk-Tl^{fBG4nXz{p_Mh8 zFmd+N%P87*VonuPPM-llW6Nl(Q=J3K)6jy>QJ$z%r$kq%k7%>Jo7DsTd|Md`C*$hW z-lzv5P5mXn7w<;TbreLmOt7_P%emuZ%@^3Tn|bNF2~K zuy)Wi)~KHijl{-b4&8$AlJb(;*q_msgrW=jogqp61)BLNnhC1bOC70#PO=FPW=rbE z{%c)qpz@xW0{6^3DF+@f0~Z@m=I53<>ILUoS6s%HrB)rRHZWUvbBV;aIbrAdv#?)1 z201V6Oq(`%9d-)Ii!g>1d;p|OZ~s8kr@_W@WWkT|E>7iruq0aRRUWRsF)I~z;E886 zYs)!=zN0wtQA23``T`V=v(7*{&*s)Xp+Y7r8nQ*os^&2a7{y>F5<$~9?;O8J-_Qxpa9OcYVo>BZ!8=G<~DQ*Ov&SmCh?IhlHp2L z-o0+(<0(?|EbPr*3f!p{PCndVg|d8K1`rAeJhTD3f9>_H2u#Uyt~WVTE)rufi5-Zk z3Lk+&S{M7}U0tzzv+EySW+0;$5RYc%xjqB=nR=s-Q;x3xsoFRc6gazEIHFD-G)JN| z6vfkdxfgd$d`M6$tza#nPv$m}h&XF%fcv)FnYDOg=mm14fra2oiSw$sZWNh0mQ zKnUCc+O|z0lmrQLF$w-(RV>SPY(LvUJun+I)-fuw!)?1da7qt$rjDMZtB{W28%aU| z6f*X=liVGFEKTP=Cufgl}|1oUH%L0MYs`zD~{16<<4?jc@sPcr79!6x}L2j((}G4o@RBuD(ZW- zu@DkZwVJkwsG9ikt0yke;GL)PkcN;;F>U*X(_j?XMu2HBk0(8&c#@81XsYRXA=ZWJ zCtFAXzFqNi=4Ig)%(H`F{e0OEHwb?HOF4Iz2utAS;xp~kaR?@4{eB=i6qfrycp8XN z6vQV)ouWUwL~ZYj95X|Fk-(JN6Q0r%n;`)4!?+O;Sg;8=A#}3Dr=Z^On#PGsV9x#& zq|VT#dfV`K$zl0LZc}g>4dkvG85SjQh`M7qD)sEW!$ZAK-1+qgSxhoy+Ylo%` zc>Q2E#;u^}_y^QE(TvbTkVlg?GXA($PTU5=g_Fo_3$eTw1@0%v-GT?Dc}Xc8sVz~9 z2Tmh~;$ZsH=abwyVEA4m18KnbX{=sAp!%nbKhQx8FV|uEhWfp4#)}>kE4n3A0b2w~ z__JnhTB2s(lH2Bg``)}n9d)azjafKIg6`)_z)gWT;U!k>`F>X$11f8fJJzw&Xy%VX zhtXZupu_0yF9GCj=VhrIDQWr+Fg*wwNVY5~s+IeWP|bMu=OmPH}TYoLo8*tygaLXR(B@@ zWH5)#SdPGJf{n4*xX#D3tdsuKxjAcfj&Ab*>156r^zz94x&xH)h-PgDouj~F;Q;GW zyz@)rohL>lF&!us%?BE==O?zj2l?Y)bwBs9GnrX`?o{vSBl*0f0|0N=_>fXZ^u`M` zU$5w}_A&s{4e|mUsTr{t!eU};k>WRz@DdY7^3ocZd$J{XTx%H~^VZ=pKOP%%Hpd=P zw+~_-**tU4!R|8F%}_9>!DIduV1x%KA zl0$T2zI>Y^g|5_D^a0GFHh{Y9J9X z5sr}Nsbn^unPXBP?yQ`|;c`shmBYo#;qu4(bo+_Jf*I|OEe?W#r5IQa0}BY;-2e!H z$^LWojOG-K5avSYCRHYp>&s+R zMcR5&WS7$_=C5z^WOpuI`7Fp6oG(fT%x84DP$|znuKk!FnMmaavkgkx4gVS{f09LT zByIJO&aF8+S@D-f2)n=wWF2LlI}bEUN4My{Ky3_tB6$TspQxn)q?^NDS_t7#WO6#+PlDN?bVxM zN7Wh3`4FR~$3Bj`3;N(W=kQJy{JOqArl07O;nN6t%r2D5i`VrW%Hn@q>Ao!!;Wpxk z*f_2%Q=D~7H}Ou{Ea@i_Iha!-y3{woU7jhg0Iu;U^pmz@cPHdbYiYNQr$!2&K+)+W zvYC(pOT^tuoQ3lI3JyLD_Vf{09%o*riWPeHd-^Em*@#b9hx8K@WyC{R%84loATVXC zoy41VqRWiq;#^leT8ERADa~7oKkh7%T;=VpB|tkEBJ%|O@f@}j{7@a;rx$*xj_EVt zH@B~)FT>W-m&wh42!OKbdXe(eXTwQREZUlD%wul^dfn|#N*=}B4J*JN8afn zwmUqSsF};>!kr-yG+g4e7z1h=j^75bp%A$Nk+&fdJTq}>EOHWlm?h_9IQ;Ja>T1$nB3VjQ zJr^wi|11ijWZJT?xIu26UnT}Y5wTcheLX@Aao`FD-_cJjV`|=F) zVa>ic!(1}6FVe8D&@i%SIlf=UJUO7`#jyg;Rh;vE;H^>rK6DOxuZ;hb{wN~;;CtVD zdHOl=eIL2GUyOU3DGsuTiuWo(WP%f631>7K6`Pb1j471JW#4c%8vtDPO|q>YP4^y+ zRq$rTsVehS_ct#ti)Tv<^NlIU7Hs8%KKLC;lwb2*p8i4OnVZ3RJ6db6j{^i8Phb_e zBWCb*H)HO7wq)68$F*R~)W?Da=c(b!I6;v`M^ZhN8wjU}|^?(_!I3==>Wk z&TB&UofT*oWh!|bs0^Fb2-j?lbvCiFjwNFq6IzfAiMV+AfI#+>n9kvjVZt#Z}Y8>bZXt4=E&k$KbHc1DcMnN|l zEgp9^TCSXV$WmEX@&A!QWEnvBPcgfhf>B-tvMll~smPlC-<@Mq#SF**V*}TUHD*6u zfpm->T3CJWTW}{Qgz<4t_s^Jmd z5mg@qNZ|5}xSxV{QW#=RXM?+Km`^Cu?p+<6z;Erf916CqySejt~^}q>jCAsFE@(Bi@OWg zG+ZUPzA%-ND%=^5eFpAsTt&DTsj8r1oZvc6_|&5Lpyj!UrDFEXy9=$eQfAG*yP~47 za4vD3x?k;noBd|LeK$_(HP=&g9<6Em^s2im4TUK&4uDN(ONT4%-c8)RI`21)y3%eP zomX2Od2>pt=sM+}Jw~#G!jJTI)k*_h^R-Rm#)yZcRB>M2vc@rG^J>5DVx^O}Q$y_T ziq$m-5J=u>CvS87l~^=IuvxfYT^@@b@ituW0k)g={SemdzFEMU$G}@6<5|2EBE3yS z)(+e3H#W^Hy`jx($1`&n|Z7eOM zXQdA_aeEVVmzdZ4s#QsZfHweTAI`cUKDnV>BG0HYIymL-D(8%mj(vT=i1Qmg*`H2m z+t-)Ch}2IE`RR(j$3tv=oVC%zeKJ4iLTi#jc?&|_#-BrC_OypyHo#{a<7hIB$g;~$ zJl8w*J+pu#5dYXvfzKT){6BQwsSKWB~pK^?IMnZ{{QZ&oqB~i=Xh; zUaJ+jF`Rys>WsK&1`>XfQ1AVTw|=q4^A7}4#rV3lfTx@c)vC*&s4Y@z1^m5K81QDs zTMFLT<<1HP+FKhuf4vy9NNTvOSrMCnn1qUdW6lNuk{593RATP#8_mZKA$IVvLx>$d z?1KR8Fv3pbx|i+ZXGW8raBUUjW8>(o%r)vRD6c6Fu(f-(aWA>gYC$O8F)o>Yx1G4x zs9WLT^`XVc`ADVfL`L~mQ^JKBjhnF}XRI}tHNrnO;fMYmtz0k1Rd?^vCn+_W{_YX} z>h2Nw_p;wv&#~WSoqn!Y&*hTCy;Og=^{em>lMc!_Ha|(IiTTO++3!(7@`-sMSg7-k za198s8Xt5wp}t@)n-rc5rYdn30sBj^Gu^t=(O&}lt8v=Hztmu_@65&>Gy%B5zXZz# z-yFqVPXcYfgu;@DUnBA2*F;?SHA9xo2yiA`rAJq*(V=7ms(;!Q~ z0}zM;0>0bva%b!}1vS@4hoceFDBb~g&ruhC5H| ztGxd4-q)|$Y4h^&-cs@PYq!$|cz3JsEAZuc4Gy!&?yg+3nD12{$@eznvf4|7HFjF> zsedO(*Lv3G+vz%;y)>qB`m@xBVXcJ{$glCA)GW#CC8`p9-lK{J~j2 z<>JX-AdzXuy&l}`PZ9P)2HOLz0Tlb7k8Cu@9NuYM5bu%WB=3Q_R`IvJLA_x@J(LjX z1YqhDR>`^vE5aib}j_$tpf3?NE;6enZ->=n!*H z(LBWDOG)B#X_InfRg!phRX|CD3ZwCIQc;GST$Cx>iq?e_mC^7fkX7_(_{a*RS@C1# z$V%K-E@gDV&8O|;$fJ0D^dTjG4T@T`NSRiL%IfY@j^lo#ZocBacF*V+uiZ214Ns|@ zd^xYkfeJykTD~$<$wya~uS!>rtVaCmG{rV& zVt`Ie3+Ll~`RWAa2-se)`cry01 zbCq@TC0&nO$N2hZZ!UCX2Hjbo%aPMnfXS*~vss!B2=p}B$yJm*$w@mQ0GZ8Kc;GrW z-lBu_8^qX7w6X_|9^&^Jw*|i+acA)>bKKJE$QRs}<<*gMoLg%uu8w?#`|e`5)|h3%rlSY4%Q!!_ z(+fx0$y1B)B?zp|KjErM@{oPhLpFgVg9zTd8*$9?*(7`hH@1)chDfHH8_Izqa*#my z%ga7S=&EPuXBi}Y&%Fe$biXkU7$QL?;UE{hh5@dZora(90e^tB(1FCrcJ+;Z;s{r6 zS9fT{A>%%=k2wBfwM2 zdTm5{4`!#F4FIrmx&C9+ISKgbB%FwoWIZkeE+eip;5C?~QZLvNX=vbDFE>E1 zaXmF0lXYf@WGsO&{{-|Nnml7Kp6t=1+GjrQsZ{Ds{b&YRBu-g_3sdZ0zl+?y6?B*eZ4 zW@Kw_ZK+%Vhi6Mj2?Mw85^%wq(srGD3!=Nsz+@>Ck62}9T+W~>g&q8iEQ`@fY>s#d`mx7Zmz3TCSpxNEs;BSwO<3hMkYxdYX%nqdCzfJSv|47s9N$p7ZAMtztS3K=tHNX_= zyAm1(=9sIy@o72le1YWZMYorXnFYYyt3Ea`(>Kluk6@R^VK#7xW&Z8&Riy#FFdceX z9~ksvOqcAx_Swk?H4nof%mel~R2@isuX_K$R3Cd{Yf`Bpb|>JUkAf=)CVm%w)Ey6B zgYbI>oPaeGhz&hMf^U)xtkqj7kdLR@$x&RvZ8@dEZIem~l$u_}JF!hAwlq7j;xgmn zMxFF5ay^`?8^DLN7)CE}>La2hYpQuDMQNcpjl6z^jtEG19D?S=Xn zyOTV<;^NEIpGNgSMP1D4#rdhlH#=v=azNl2BXDlb5bP2rZCSMD*%8CChxtOzyai=(TWVIh!SMU?a^=>0@&PU|P{0^1(>Sbl0A z9FOS7f`A3zfHl~t7=#RoyB;8>EQm{cf8h)6)&?9b_*d>>FWO`a6jD zk90!rc$AV=mpRycn8o-}P4d^^^fW?Ee+?{=@F_Hyv9D1-iP;CNQN#T%glE7+gE3WR z-toOmNyC}0Ad^WZ$n@@TrZ@Wa%Af2Q2LGe#i-W9yfxh7a0D*JAutTcJDmRdHuU<-* ztqQXeSfe%$xI*P2_RLsvYt$dTnFov`5@v5h!{s%cW(}G8a;yN$94gQ}XP_ozM)v=N zo&nwD-c$s00wz@eaM0>)z)xeJOQX(<$Yg}RtVQ|&-zYI)8i2BdGF|lzKTc&BX5!Rl z#{J+P-HJC5)(62AW-wucWR3a@Xr-peFRvhQtHBlN!V5J0gi>4%DM6&zy*9xtk?A*p z-!-k4^)J1u843yo@}qFPPlXYfe#PoeK;WJI_>Re;fcu-)Xja#a8&FJ zv>THykmAJ4#p+u_d|Lu*VrVu^5d`2a})25W{y|GisK# zi#$w1>`k*hbK&Ew0oNXVZ%aZAnka$m?_b{-Y6&pk#IyUb#o0{o0cWGw@NAE&g;92x zF~jK}^ubv)&qkwZ_7xE988=Y$WTtzzJ|k4D{$z-0YttB2(oW4w<7*7QT7$^~3MI<1 z&yTg6ejwLN#$GdlDUfH|T`A#Nje6#T;;jSl(AaAMP&s^%q)4!5TU=|P^)f@4eeE8S zt+3>!cR9iaW~bDL4+cYBYXrE0Qh;R7gkoJ?pt;wq-;q@sewWtub=)-`&?{Y}r5<^f8VJ6xyOCjJievgh|BbL4mm z&fFEDl*%kA1s^|JT&5Ea59o{}-!PzCrXQeFn5WjZgV;ZpJ9NTtPy-#{=8-(zfIbza zPL0IMd-3E|G!6&`xr7V2sTWQZn7pW5-5Z6?iqq_OtVorCCej&~F^`-^H<_Z8U{^^(jYQjF{gb(3(K$G==892N`q3*hUEZ zzz9OPz=s_9P2?QXu+OU@MCbfONA^ZGyh&i(6bsQWxXePnLK^l#HKZ}re5fPOM!rD^ z`<5C)jF&rDnm68tp&OS32poSNCj}x*#eZQ*528x;5jBLE^M0=*`yxee!MRvG#Nr=o zCUYY@Q6>9q8qy>z*iOmG$X-;yJ~@Gq#8Z1sD@jry5v>-%R2)Taj4LmKv}HH3`ZJ{|oKJo?q&>d12u7c#R?t|27DKVDCsikwH| z*%#N0RL`8uBVx>l3z)?eQNHUz=DB-y?|ioFs&OiVeB4f~$4p zKtusV%i|&0Rf}1!Er9xhcu3Cw#ooKX$90wWqHFINJuJ(%Y{`$rjx%;9j^kJwjU>ym zu^r7wBWbLWG|`OwA}}6FBWn^phS6BIAp`>^1PBml(gX-3frJK{76-^}XvvA8uk_qd z0u3efKpW0!FNRX8@MzszdVK%i+G~yWUh|e@m)qaj_Gs^Kt?#|Q_1J6gz1FKiqUxlw zLJCCk)x)(_*YA6C1v@tP2#8M`8MJ;hxH=wqTLn8ZcZo{Q$e?wek+J0!c;NG&+`_O| zc!*1V*pRXHxfK;q`~&{9_BXt;j=Vh%?VmDmoI5{G<#<0#rv-<>?#BCnM0^5Bp(Ux1 zvdww1g55UvB2u0+sBRj^8``0{<@ z+>o;4r3u3M7o^bIKuEdel{lq53eL2a4^no1f1FZgp&>1dgOvK?-z;M@b4_r_iw2*D z&TSR!_*?)UrzK&4aA-?6r0hA)Q??<6c5Fk+ z-qZJK><{L)fivyShLkr{|0%iPe|IN-G?pofMR_oUD_=<00?sq{<-!THG{n804tNY<5+Mo?7o?l1H+2mXp zYSH(DNb%M^P1WZ8;7q%*MT^msWNo2y1y(e`b?@!j7{RqJoy zf*vEK%YMMl?wk883V=3l15Wq-ZIp5j(rME*r1bnrOlO~)`z17_z1EQ8cLb=$f18|Q zq#S(dpQ&x@0w4O?t%klY_{3vd*s9+9F!gx<+~>iLwpjylp!(k^g@TH9Rzpf(_0MhW zBXi|Ylr~XAO26Y*KKE5n(Pv{w2~Y5p7mz|9d!h2v*G9+~ zy8p!r)_(2TFB)Zq4Em-BC;AWt`G-2Mr`G$^Af&C;kaGC!W=g4mUp`9Toc{LXq9r_X zk!SohQ2AbK+Nz`HIdKXpwB;IzkJWLUP7u@1Ye;$Hr5}{D;kiRdq0QHja(m13Wh^!K zM@XR^*pTw3N4{FdPR~`qFZ?}uZPlB9`bU)VF{IFY>%fV0{sE_g7ifbvq#QrDQD?tD z_gPeR+La9{(LlS6JvMg{zN2^TkTU#oFExtifJ0lgA!Q_m&ow_W_kTe;ZPSL7(M{cy zauJ+qmo}utT6WpkC+A*6$`QaMhNAQu z2U5mwzlKsep#*<)udRx={ket|iapxB4LEnybmEhZxx1kje-^E+y3-DvFVC%pNZQm5 zI1}goN@u?__cW;Jff7F1=G^LCaO^qRc>X+ZGWZt>o2L)~LhLq{K zFKFx!=iZMLy3;~RqPl__wC#{{+`xIu=$=Y8IJXjoNOwZONsb<}vk%Oj0}gHf1`pi# z89Y1IR?X}~#{F~u4&Tw;22xVz58K)M=Y9wQv^gA7PQFxM#@;^n*TA72;*c_Xb_aR$ zU8pOxGaOP*g`c2G{WP3Lo4+CDbX}YpnIQPk{%=S*b1_lDj?UcywJsPbZ#{Q{`Y|We zqTSzs^R}>yv2V;#w7q7e-1VB9Qgl$!-fzHp`>&tX*t2tZxez|!DR=*xySf~FXty`u zykqo5DxmK|I&Jrcl(WGv6V*jfVXwEquPfjC1V%*v8};_r_RBbo+GP2=L7NBd?Dfkl z1nfhy4gVxe$u?$B!0*sY@QviUcVd^FyXI8-?3l7#DBGJ!-(HF zh|Ox<&TvP`58}64FK2>1Pur^F)ZiKHYlx;&$@uWeRBVPd%%qa3=rGRX>8mr7JY_VR zin4~0>8Y8NyquhjO{G{vG&vcW9g9WAW6{xAlCeO1*y$XMz2#(VCgpS@cOpK_hLaK(Q|2Thorq1HNR2b^$@s*mC#|{D8Sd$e z_(PuA7N^e{bapy>onB|ix!c$0Jk%A8H#>bt!kz9`0z&xH=WzyoPS4&zQ`1nO#XS^g zayyUg4Y=LT5K=-&2_ePr^ZD@iuyZKn3ms~8-W>|}cJy`{;BJ6D0p~#2-{*7syq-2^ zaL^ZObNW19|7;U$kX}kV%r!Y28?B$7aiyZk6S35cE9@EU_Jt#d{T;qem+?0lo0&eD z9Er`i#^TAzQ_*BhVs#un+|u0Ae8hDsGMtLY+z1LJm7JcKh$S0Fm?wZTjmDzGafUf! z#yXlB+>OlMF`Z1sPS^LfG>j!!SsFrvR?)Xiufl@*YxFvOy>^Xut+r9yq;1x>YEEr6 z7$7{DhKFfvrMAW#JV?oRP&}H^TL4qc%0pi7LxLHv4e;wj5^FvW6`JEw$kK81A;w6C zJR}blZwh!ak8tI+ikASM)QRxq^(}%14;}fD0v^>Rc}RXYAVKOzd2{~{S}dH&b2L~c zel_@AgP-JuOLqQ8jG4?$>qo9P}^sQ^5i9*ftSFEA7_8e*qbGQv&3_?wzWA- zhkI93Tg$HIT`fp;H#WLWe_LBy9FFG37RthLyy_jkKo?%dPjl7K%FILPhEDRVGAd(? zY#A1|=2sollZojmG!T0oh$07paYU(OS3_f~<75K0Bj#v!Y#*k241w6ODm*lQrXhYbmWWM_?*C7bKMMIH ziIe-&RT>o>Nzuf}%>MXPDwaGooxIagKhTU{Dn1!QULqNbPmN5R9F6U7a1~aX+Ly8T ziH31Uy}yBe(v{|G*U02d9HlXzYow%`u7Sa@??|N2f-#zmQwwiNi_IclvL(5wH#rIY zO(Mo((bP$_mst~CT|Q5EXwVn&27Cn(T*DLDS(~{KlIuilDwd2R>aysOft-j=6o)ty zOU}m8<`>2`I)`HMidWa*>ndIm(S;S(MCt1~1_nF*0}CW`jZPQg`m7R()RpdB7c8I0 z>_VxFExhao%%q|tsLO={FAuS6WI8z-pN=dsC)doWrBe&cT;n70C1>awJsF*djEu+8 zJ}#9Dg|05qo-Qq8^l?kh@Cs?Vw1G)p>fD=y5)T3$@(S;OSIbDL| zmD6=;E3H%)MRzh4FQV5g*%9D;YG!N+!@;C77#H7DE>QEODM{Q&FU|#EAO~fAElbGC z6&@G}bo6-q{SgeeBcX8T;+WH&a%6fY5*>{uQc)W0=jRtV><<>ka7~Zg=B2i$lRvIr?VtOK)oS7-mJ>_M(SOb^Bur!YX293lfCQicQ?ByzRU9srQ znTUi6;ErJeHfGEzWE(_FF0M45%MIrxJLC-v99bBZD;UhtYmX$) zBvR94XLin`F`6)m+!;GlDBqRuu6qnKlIUJjvB~Ug=JQ>{m}|=x^CpzBXpT12isR}S zkMY)8{R* zc{Tad6hp=OWOQmY=ioTq8qFBPCo4_1w1O&Uk)4f?D=`sG(UYwOF)Yas)6pEAWrp>@ z#BA8zxTtt6hKXxtBpFXE-l}+_6%X^{Q#oeSigeG^%;=e^$=GDT?_F3x8}Z_rnw{*4 zO(gInFnfPG-@u=oil=h)?x>GP2MLn^Q7du`pMYLIG&v6nC{Af zZ1mC#BhA-;<`P$$U1=`$Q($EHIKQR@verGK;t9 z>3YF{%0-7BA;-uhuip9ZVe*rva~BX9^F_KCuNT>=6DEH z61P52$3o&raazoW_*mbguDfk*sn(<}aE&|LjIlY&v^7=*BsO*Txp*n8gJys9p4ebX#Ln z#Jww0Xk3}EB_dX_)Oak3XB&%%7h;2vX*}0^cSSjun9RnLDSBThnd4zrag1`kc~~5E zFvnwuqNw{1_eT8vVc%evr^B}hk6QS+{Kku;i{Ll7D62xTk(0@sa{@&K zNpnIc>{$vv;Xr6nZ1_8*kpQM0mxzt4qoXhP%v_P~p4UpUkEdx@D_t*@GsAdq_|9DK8JF(N;R(FUHj#6_vUG;A)aj)% zb!>cQ$zpJ9YBn++UDVLXQm_-#(b33obRs&H>jj|FT{k&O-y&ptI=C=iuCc}SgBF8H zInI#($@lW_B9t}p##;%=#dP8YmFEI5nI1n{`k zxCdQC6o5y+FT7|5x!-S{uP%9?v!JV;nI5?_=Z&Y#cFDJ{a;ThvC*LWLOk$d8GGcu1 zR){!;XLa@2K8;I1=b4(FN#*?5KxF2fT_p1832O}D`G7?;!1xG*<3*ywG&#t>xU}HN zM`o79j3*0}ARj>C<1c&%n1OH2wnEBBgPGh^bnBbwg=8gDr>*lASp)#b`VwCboUFIU zxo`)=1^qyBUBJVwDt&@kgeeAkw!8E^YPdrDgY%-<8|Wpw+0ZQ;u`I#C@IWZi*AnU5 zU6d|a)XrAV3p_r}%$Dk8dskBg&+~8{ z_H-?UF0PUr6|*-?`ruW(cmmH}qRK7PLhUp0qxUkC(PUg%+F(gJXS}hswA|H~xQgeV z|C7k#`DA;EsUS5zAJ2SLQZ$vz>kC;QKb1!6Ivgyqrb>OeWS8;zM`U4*m6g>vUdJx2 zx@FQYWRPIxvZyjNd?McOi%es=nZ+1n<|8}%rRJCQ&CKFMD2Ot{M<}7&78--|3`(`I z#DXfheM=KSvBXK`-R?XdQt4bL5?ILti?*ed&)|yULGxqrR0+-Uy!bS!D;zjfY}{lc zA5p$bE=_UtEK_&l8}W=MU?sAl*Wzh4x-sQNiacy&H(K;aE={n|p347mom%hTJkr`26L7rDya!YN%X&CM;=j~a_IUrHu=tcYfQ$W$tQ zOLNaUW3c$Ug;RJ2K5BHm8H*%jHQgY{c)p1Zi0F7EC-D;e*W z3i~oQ?V^y*pT(W(MGArk5H`hduRPTwJ{ z{TcB$b%X+*Lq49CQDHj;RuHr2149Pep^&#{AQX-agnN905Mx5|_e&(f$vm$r5eLH^ zhOqRqEz`qyU{%F=RXS^+k-w2ACS2=W4zlI^+)x3`U0fLqkFGkq>iiX}@FnKeMMpLBCn3 za9bc4_ILF92F;kk!+nY$v#c!%L9z(xWxK&4FzPouOFr>PqcsV?4|@7To{q48pg)2| z28Mi*kpCF|1pWJ)z!aV(L$G8b*(^k0Q62w4q|X-$dAfZevy?7RpFeOEQ?B^FXC9w? zVbx~P7w~yPcpp%@SCpkOO>Ih?$ABJu&MU2i5f)vB8A7w6P^SOFgZgWyaH|fw7@PtHNN!KgHHR)k| zyd_I@J|$fO$IyP%PoA7e#fQ(NVpypTOO+sH7?USsk`vPr=}yuqN5Sx zV?43&GG$=^hA%x)kJIaPE^@Kqj3rM;_~Nek)4EAsF@_}|ytJ0@@P?26Z(18xu7yi! z|FV&>>qGzVze(&S(9wFhJ1+mzqm!XB)|4Z1y8u(+Xlk3{BYcSF;j24i_y zz|U2IW@6IMKO@}ha5pr!HZ)uCy-B>|h4+K%8ygzuGj4OU+pyV_&9=<8+-|p5*emT- z_T^<2m6gkuEnB{P`L=D_8nzwSHnnYb+dbPpwC&MtUubA(ZEZc!de4CaV`F1eWA}`G zXzbCcyQl7%`p`Z1-1F#%KJ?H-4?X(O7ao1oJ817ctOfj9 zAgl$3w7?;)&!hE)wZ0=-e?aRW(1HOi7}kPEwZQ>xaHuTg(?WhN)T@ODE5e8Mq0qG& zyNo5AnJu8%0=nj{wuyv_9;WSOw$5_f!Ak95m92BRZ9Y?P*R?imJY~?90hP!rw4Q1c z2Ro62Wrb~TnrqqZOgqGEcVmZ?YVFW`au>4&H7!_S3si%NO}Agx>g>7}u%nc1;!@Kg zuFeiwcC2G;*XqjjG7@Xox~gq~mA2N^nvu-P_i@SXmA1x}+Rl}>_H>S|-DYbq(;8}Q z247}t*O`GNX%8@)*G^g=sJ3}m+IA2vTBxsHS4rmTkR&dt#&hh*Ei|44!zb5^XsakSmIo7uVw9SXuN$T+kO+X z+uLf{-c4-ZO{@#4ww6__eKYGphHYOR+qaGFqtv#QY~MA6Q?7;U5R~Cnh(Y9QTH7j_ zb_7>Ca>Lk_S_eY-CMqx8TgSYO5ZAhjwSr#1y^aM51Ly%rp?t0m7_|Y`ppK?Bt|b0+ z1)FB%0?)p;mIYlb z*vx`0OtbIhNIlzF@MdN&2anE;tPMPztaAtJgu&%d06ZEwkAv9oQpoDx$l5tx|1C_b zIT_Z5zm+<$7Y1;jzR9mOzQh!y^=!5YzB#y(4X)DBt51{04fGi`vG#w@1e%(B*wXFd_fwYav ze+}_mN8Bw}gpk+!ZgDV-&2@nqIOSu+k#8qdS19(9T%B9HA`iW~lu54{vs7_E}+AU#hYum*3Zes^1 zqk+d>+jYF=>7AfJs*aKcS6vG?vfq>rn|kYO>}3I_2g>z8l^$5Gd#lmr9>9po&JHYN zd#hmbUZ#61^u5R^+d;d5v3-@Sbs1|w9(rtD(;OO_3}AJZ>j$g!PJ>AqhCX|33|lGh zUB+68&mpGYU7;TWA6q|TcbBn#q?UCtJy@;>tMuSg8me8TzH^1Xvj#k|_ee__YgkT|(WW=l=xCF5edkJKwKCRT&RVLe zob4E6pr6chb(Ta)p@;&a;6ev<@H~zGtD(keKE~vVXu-6GN9bxFu^%O}Bb*ias0BVk zr>wUx)7zk}-T-YYSSL1-pg!l{@#kO=8&~1_@4r| z0b|^cTsB32#PJI9EB4XB8{UR|9822=&}1MGUfvYs#^| z21eo>hj~JhPgwE^YZW(^J3&6g>UL~E2w>b%w_|-hE)KJbt>xF_;)rB;Ovv)WK(2<@ z%PQ8bSkG#_FsGsX4XC6r$H;;?oU>P$Q{#m>Mpn1X>R}aY%h!R*k1Tkj#(U7XX!Hhz zP;Z~m*$Yd#pK&Kqd-FP!jTa`bTCs*XywYSZOunVO1t}p`w{|^ohNYF*ov+b*NHT<7 z^(&f@aul+t;JmPl_|$Zu{MXVBLAX;f9Nr+}s!@cL;MD zJ9=5g&J|7IjDo8uF9&B79JjQipRIRay9+6>Vnz9K=I96t4Le}P%JNl68G`aFFJEZv zI3%eKOPnJpuk{V!Ojb}x;J!*ohdD;dF_D5gZKU9?%fRV`pLvLOLPL&>yD^ak4Y@Zu zg?no{!LY2{&Kww=R#aolFNY8D%%jdHIpa>wAoo$wu0?I}!7V)IeK3d1@`Z#f-17-! z5r?dcJVsXFUeL(uf`&U*z`!ojkYb}tMnV@9j-Ll}i5r+m&P?Fzfq||gveQ+ZygoZ?U zb;Ht?)o2R3vAGSk39K7&XsC)3Y*^9CYI=HE-7OoSVNai+>VYiR3T$cBBRS*#*x=j) zhD61B5G34E+&3FpeppIP3d3!5#qO0JR^yk&gu7~igMj2^>X&x;`x&oR4!>}3jbGa3 zrxK(%^ve>&t-0VMO3;Bjbt45gb`{%d&@JQkZdEnaFWls-&6IMarg9Cu(d%LBR$o(tiw?G~;TpKE7mjK!NAKRt{j-fZdSxW^ zA`*DC^!i0b>+QuZXx9)Q>9Jmv4zDS_vgY;S6zJBwyn^;XRN|`tBn7}X` z-g|^qG?rsqr{1Hiva*sGqJBA7Y{f2Nh+f|01`xf}oH_!iXk0`4O^8Ypa<9 zvn&;5Yf3rOc8g0hzh zLOOP-!=|w!ARR$?wW)eHkfj=!{W63GrF(<@q6mV6qO}Q%hKL2F4>4gTsNgXkV?k<& zs4Os%W&}Sb2=z)GA&O~2c0Ice7w}lq$~~-cPy_%Ql(u8;&0shvTZuuK%)4yN$yF?` z#^`TQG zb5PhGlHrGmK#?WmFeDunqQ;zxAOtH6HDq~($Wc^qA%qr>)sP$rg^o%QC`yilxmrF5 ztO?6N3R6uX@~|w*uxwkxvM9r1v{MuAmE=Oh#<0{d3=Mfh9hMq~p`np7Siwa!hM_8t zs4!IJR)h~@Fwfet8^=(e2oj9(%N+L2G}ynUy0Qx8 zj;T|7rA8M=(KoF}YcnMI90DI+PY=Ol9zTarUNl~1hsaW@!iW5V^C4jcJA{z9Wrds7 z945D{xCIx8mRqWkas>Cgbr^rKBW}UxNE2IYE7y_IObl;e4vf$%Y}6?n!O(g=zZhg% ztL;|cgxCuEat%0PY+woH9hgO1c4NhjxH!a?S1zNJ!))CR*KEPX5mrTGKgSWoJP&{) z$Jk18i{mJE!sGSyC}Q5Yz+Ad<0sD;$jN6P0^diQ^Zg~MG@Gw3qDjGW~qJEc?XuCH6)2q|@%w^1Xk^>uY!UZs#L%_ zCJix5g6$Q-yB54_`DGpE2Vul=!=}y91k-`Srp|4o%nBpxdXd$?QET6-bvm{FTd;p4 z$=bXf8m-q7uvovWuf|L*)A!brtc{Sh8S{6iuhp*Aafu1M)7NNKx}Md4ieJ4OwS8O3 zZ*}0hzHUp}?ke2lXY;>E}8{AtHFYQY<{V>fGu>b2P>ZJpsVQga<9s!)C0gTL(+))-nA6N_?AE17qvzHj%1zT4I}KrxIQRu4_c$^Kj!KvsSxo zgH<55~iD9!oip<;~v;pi*ynA3Kpj4 zwSZgO0$NPgWA076p5kN+6;J0Da@l5b*_I8c7YtKw8sZL#n<#OUNZh3D-KHHdm}~@- za3jJW_vq|2<_j|B@5y_ZgITGqvTeG_jRyvw{Txs&&kzZwV+;7mgZ9u}Ct!?a!QaLt zOwS)}cyc0Pnl7O|bWciRet!M3+z*rJX^&ibCP@d;oA<~idfHRhB%WeCaIr z7*4-9l=W@0qPNV=@)Y|wWvg7)fzUF?9J*cpJP;>-P+Zc1J2wj+?UnmI++WK>^0)~J zbdAvEN8KS~?^yw+d8>F%;F+K4=i+yJGP`~lK%`}otmD9Y3}+04v6HnyLv`>5k%p6T z%oufyaH#ztd#TQ0E|0@F@uL!WAqn6t^;7rCeIxMhl9?tvN&^3cWbxfpj=gesHf2H*4Fp_CHK?U%+qRCygx84Ig%W`{KZ=uV3uA-uBGD z{V36`cMV=-tJ;5}G4DmZzVOVyBCY0GBh~Q}&5qO#O09WbrZS}7=e523!Y^DOW{#TY z=du3TgjMOaeJc~=bzm60J)6L}*7nRLle~9&^;e0e=J`&_h1_2Vj^Dl*S!K@s`o++I zHMeuq<6ibEa~e6nO3SJF3UN$ydo~;Le#vbne)Bn?fj5jC@`lXO#!WQiRmWfWMdZW5 zi_Eor{I|US@~w8R|IfiM@vOb;Pw%|{(i_;P&bL3az3cM7{_o2U{&(|v=14sMogbHL z@AOuDOHJQ)+R@PVf@51#S9DY5Qgs zymh>*+D+Vl@Z-ugwNF)jg08i$i}5?+7yj`AWB=IBbo_Q~rSyyO_DvU~X6>mi9A`DK z@xq-CTzW%|`x(MBFsS^$7WZ%ZnxG(f-WwZ)FIK$fIQ{wfyS&T372Px*=hR;zn=VGp zoD$D#adxvEc2NYf>nM+`s(GF{jO$8VKlZEkxBP5R#mj4eY3r$ZzU}5sFSL7Wp4V{Q z{>#gk_v2Up<2lc!u612yU8~sImn(Tm-1|)VSMK^sBfkzlW1Mf@Uj04W&P^}qJMB9w zzQtavd#0x6`HOS!G;+6WDSQ1aBgtE~?&*@(?MQu`r?zi(Bh|Qm&!r!>GY8T7Ab;-J z_noinTE%7E(D$>=XP+^&UIwl87q)jTJ3j}#H$!i_YUJ>E7u&+EbbRB-K4ATcd_wRUDtKJeChawbzS8jb9BAdO`a!v9OJiiH6iEr z3wye(>Drx+E?{^nyW#H+@Q6Qnp52)E$}2zCYwWM%)s*pXUmCxlZ6#itU$`;4_B^oP zO*X!<|6ez^3ybcCMQ?{SZ+-dguhqfd*S|~{uRY_~YJdH#w&L~b$`!A#;Qs#LrJcdb z*EMlnjrjf{JLn&n(<;lh*MIx(F0#3b?K>J8*xK_xD#dqKKV^6neAw#yiR(9hyr!)B zbGP=;^~*wj9poF{?DDRBxtiC)wdWhjvUh*2>)O{^{Mu{e)Ax1Ny>_7MXWYLAmbSh8 zZzTRsA@K*70$h?^#Kj+fkv)iO-QQ(agQc1q7y;k*F*=ub#SG>ITe7l!q zO4)1Aw{aaFxO5!bo^N=;{`zsW36*ER@ncr@z@;G4>W~(+u^S$^gt=M{ZP(e>EpK$a8w9ts6v+{*yJ%%^hz1qv|U#xt- zyyxG4WJD0#zUBoGK1``b98q0MJiDQeI{A7{*Q4(03UN zUBUEkZRp$J*N(@>H7@bCOQW0GFKHKwlehdaRbKgH+2zp~fsUGIzc!BPI^Hg!B`Ts- zvYT2Z9oO@|V%Njw7qs!)F12l{?4)brPw+m#vh^!YO0Kq#bf&Qg9asBoNd2$#_t%%_ z+e*4N|4OyeOl#&_DxXsDX{;;9_hveoUhLUSOV`O)jV5Ofd2W5HSI>*4Rn4; zo9JCzx{v+{ewF^3XaD=Sy{r9_-9^3PviLiL@0^}!%%=y<9qq^Oqxe-7q|dF#t)Oqm z@3-)izOCM{%QJ*Sv@4eT-M3SQmZ| z;)i=89t~1P50d=&{dShTUZe%^dnij@Khg&9dpJwpZAcr$?_*i=!bls!@8kHXv4n>` z>nfBm?hqhA@7a&J%XQ%1Zm5gkVbQYpTtk)eH>{~{62*r@xDC^?-Artoq7~M zQ`z-s<6DlmgJyKo@t_*fxyo(~JWk;En1xqmUS8SCE)M!T@OvCTc5~eeT8~kJU1B^b zZAUF*llXlazhyjrbrEg$>(%JbrSmjsX{`4d{ERx3n@2WXF)hUBcW`35_{nR2MrT0! zrtp(vJW8iDI&6=8$GhTwY*v}1Z&f+YX-aQ7Okc6iXBpBzc#PvE8OpX0E6MP)kTTSr0aJ|L^QzME;!fF0rRN$8ZUu(+$i2~aZndbb> z3QQd@o;zgtOuqv0xB+tHL4NSm-gVCY9@{zoQ>X!#K{8zg?%<(Y%pCCU7neuoH^}t(u=3K>l z%I_(Aul-)z`w$r&wW9-7wP(D`lla@Q{LTFD5dRzDe?6wZ$7|1k*>U{LZS0kZW7*b_ z?%CSAD=m}cAII-X+evMwJUVgVt$pjc^7oY8V}GyhUX)Ixmi@_}{@I_u_?O3#ccpbP zw;k<}*L4-!4zp}8WM9p8%PgA)-B(jK^-JkVub2Nlj=$dJ1GR6vD!wtdL;6+niMc#ztaUZx z(QI$ke}cW#9$rm*&Hb}!yflb*_o}zKWV`n&wz;b9LiTM}%XYK;#`$s|x?1wh^~_ZE zSG`@aU!{6xuG{}d=GC2txYFa*tJOD|W9Vx24`!MF8FBkx*|-0v4MyXO<7&mS+28a4 zPxQI?M*r%MH@42pCl{Cx8vfJ4&oyTyXe5fiR4wQbnN%~=2c=mO0OPX_KKCqjetq#ufdSb5wPZVe^TE`n(Mw@qy?0FND3H9}fXfnn33!^2w zqNAe`ydRE@(j%$q$jPbE*jRijhCQVy^8{^`4GEFSXd*#N(&E+eVZK#y{V3M{iqJxb zSler6e`{+CmUyejo^<;=u+LuXbbVh-!x%QHuOCCwp|0R;3s#Yfbh=xSgpHH2#_)c= zf|@JK@^!Q@fBrYDjpZcyI^6Vt#btf0(tw3w>u1Mew87E-vFYSUtcv+*S!41Zz41PS zd-ySU(S73J!9xK&r(C#?qcfAj#jV`M1lKFhakn-$?Q}QNvT#LuD4H0V*^i}|@c@Z7 zyO_V?yl3OsADpQ+FUpLO5yOhHMs5W_QkBYYCV?fHv0EG8XbEe%QO=2}lMd1(hBd!O zuV6V+6lMu2?wz!A9Q6Zm>_93$iM^xh5sqT5?EMYKvYvS(EMjb5*1)$oH!s0zzIKgF z&ctE5X(vsdl3q7iEQ)Bs$hN|9Y?gx0f@UPSVsAMaJ89kfO0FkrL6?axxqv4Yk}Qbe z8qT%9tBDIC$*sYP;^;~!JE3ILjdPWoJQijJ&CxT&UuFcS`KNn#7{u z`F0U3!U$5s!pSvrYU$JhGuQY?e90NQMrmJo+Q?_=S!dgOpoE~#EE{qHI+Uf=6b!R& zs<3!Xmo_lD@kWr1omgTQaJEZdT&HI0X+7;FR90}j0tF^HFKMNnXX>JTCa!=ZP$N#w zj9oFt#rKqX8fR;(Xz~d(Uz(D{ejJN)0T{?ZnX<1}$<2U;Re?53*t_y|0G*O%1;ihUf+ zz0a=f>$7+!P3ejz3iQQ!sSCG?1=l9F6=jt#o1>HbWeE| zT&#ghVOW|+0fX}Ido6Qa*!$y5L_*p9EpuIC$>?M(V|USXh0Mfrd4m38dAdB|qESaM zPnD}r$fAYlw2NjhJ9%vJ&=K}ocQeaptwQJWcI>fkL0uAY_nsV$R&EPj(AHnP8>POS z%GKlB<8Cb3M?=^|z`7@PF-CGKS1_2P*ETj1Bs;U~W9&H`xifaAP=4Mm)oG5?*oz@M zoB4d#Fy`8_wM8bBv1pDq)QaQk7?1WBWQIw_)I@A7$DqN)Q6gezwY(Iv>gM8@&Uax8 zKTN~LqV*#aaa`n3H7EX}>GRE#q+1|k(;%T@eKI;VnsacRpT-zc8Ky2ZAD7%huAmQT zz^fROKXT{YZ;(z$b99y&)&mn0X{XQN*+r3R5ye8JlvI!;L`*~G9dD`jq>^~RQJf(h z)v%;wsv>QficVp_7fg}WBOJwaYC+|)5n00W%J3>aIzctr?i=4&xb?7DUKh^WS(cqV-5?dn#)L{VQJ=SGOS7`zT7Xi7wrNSO8JKE}z|v`j)XYLs&)++kn4Zots!sFHCU2hDpGHFp?`) z+2SHHi?`^(e8GUqMTZ_C$H*kF-udrg@{^`>7Z4fqMYFE>(h|$D?iqNW#iJ7aLUXF|B=uS)0uqzooLGPvIc@k6-KYy^N zBhncg!TWCui2%jqK2OI|a6$jG1Z?`TQERq&s*?QEe<;Twqa-fj@nkHTW7@1JMqa$H z5=#!^b;w-9#iH2IOO4Z0kzjHV$x+co=nmE zLdhHtvx@U>t~U>hqYmbH>`)YS|KZ+NolR4)E ziZV#Da2bulB7!Z=37xQKDfol~p+&Jt&SLGHNC4B0OT@<2(b1QCX0Awg&ub;w@p~rP zd49oFlo~#1tE)d2KQTT$os5h`N5&V^om;qudOS_LTFIMBrDqsJp*wTEXI#27hbJ(} zJdtz0vUG;A)aj)%b!>cQ$zpJ9YBn++UDVLXQm_-)V>~h(orq55dTLO*>n2C1mdsw_ zt^@DRFYCDn?cz zGe&E+^buq(6e+}YB|EqJ$?=-N5=C^{dAL~I;4)OfB1_(v(M!ln7JR41SFeIJkzR zGm9DJ(5sM(?ga3-)wl;;L==EWzc0LK2D#sFov$u=pR=H=otYlFGv|$`%y!AQu5zfH zfhXT7kI-k9lM&;4w?f1*JgckE_Gw)D>C)8fOe*&*gprwdc9F=jC6PrFJReYDm%xie zhiP(pY>g_%xo)i#5xgG7~T3NdWLRR?yh9&v~}Jh zivZwQU*gMwllAsE7w%xVpdU!C3wXFyof?Zm@wo|!Gx$@a9gAhts6ZaUpvnz$?sWYSQ`A359? z@%Bf&eUT=7O>Vk>UWj5Y<0ZZCGz zq1a~9!eH+@d^oQ&vJzySCoV>kBwU!DX=?O~8E<-*BtC2ZP$UOT_)jTaQc0Aq;gd5o zPR%mmzX(3AP^W*O$oQKtd3e+?$3>r?T8Dt8DZ}YybI@`0Fl~=#?M4dnle&~<#lnhG zQqgi1kq+g1vx1tc)UJ-ckUz9Ay?Nw)GA-0T6F+({GZ{_BV-X(#_dJ%UI`Bj1Uh;= z{{9HXe}VomvkOT3Alvi8f?D8f@61OfMN_%FzL53tQ)#5G!@&}3s??WDb{U_4L>AUq zSy_$ab?nl@Ba?n1g9Iy=MU|o96Y)M^WEyMAEXE)+AKBS2HNUKHW)>epL6jLjLJ8fr z&={O&P^yI`7F5aYTbclhVZo)M+eMYmbs~Y4JcduEQp#s=dAvN&gXYKLsS=vyETpb* z;83w~lZ|{NS#-0Vjhxo*!Z+d>PrypE-$k#*!;NEO${Qwm*vN*t=(0-_EOh9WechTo zDy9is*`|_8A#_DgV#%0d%Q-`?LGJSOw(Mzjm(FD@o}4@tRaVw0N_|P`YH4o9Hotl9 zmCZfxy#8kTR_hc|sq$Nz+ZH8%Pvf3N(1(rJ#*4pOP?nA>EZQK*c-faz4Ax`8x(c+s zLOmB+k3|ykEqSb-XS-T=5ATV_cDY@&;XNm>$3!q+(hw!E7#``F@RL)tydtfpIO?KL zYK%`puPk?0Yzm7mbVe|d9iel?6AJkT!;!uaCi(z&1&1QRL0`z%AKs4!uhYE922Y4Y z`n*0Ma-h?9$lu|M_?tRH0nZ^HPs^yVodPR3fH)j7*barfJp-X|WFXw*8-y4WioahX z2~OsDRf#wl?l6RT%-xGj&NBcW^%!;MwMPUTLC5JC)KCDxS169tl4z~AeO7>^AwH9XJNd_8o?9~u~p4E2YGg5)C~=GxMJ z$MSz>Pltkjvryr-Krrm@==BYnF@uNu6hCHJh!cWj5z@Dqha0lrhi1hhFAy2n2WR}w9>GKDU z;uf>7nW!znV8$Et1$>?m-UpQK6=i8mQ=1a!F`x&Z^O8(OSaca?2uVYsO#g)k`@7Au zc}Y^}bMtr|n2#P5`n=wufX^4?q#TPk8IiCbhKD_U$k^4?*0QU4m%F8b77R@*2G>!A zL(L#ZM0z~9dFae?4{jouuXMr?yvY|B=oUpN-Oeil=PlzT(&-C$jzXu7-q3!N4qX9H zNYs^dy+T}*9-4>GLAAOzg&SU6u6Spw@Y&DB52iT8PBIJZj57@l3&I1X$u(Rs8aHmD{wW( zzgMDT^Ei@6`=J_#k^h)n^jPG}T*g*#dfM*BI94e9SMvN}nax%z`Kx$7Z7F6PtCaj2 zp6`{}tVYRSt-xy(xR%q?c0|Te%eGj``vwJeD)5a8e3JriSLE$b;CcmaRN!W=pHr&G znw9)ko=@9q7)Ps;zel0pqvY>X==Ul4xAJ^i|JyijRr0+Gy;sTiDR7Sh_bPC|0^g>< zVFf;{z{eE$O$vNmfkzbkMwI+9#lA5mKhE=MS$pG%EBO;VpO&CEjtM1yn&)qo*=$;g zpQHk(6nIvFPb=^f3jCx3e^!BiM}ePG;Lj=W=h@$x_SUkq*DwE-fN5QN8&*UArYWCR zNB?6>zOLl!>?{oa~CzZ!mu)1OIu)_~utz;8>#Eu7z7 z8TPC&>#u9f3hN4NQ(!y$>y2p<&=>8!31)g3dlfJ>pVTMl$p6K)W_le1)H_xqrb4^uVfxeKKctw{wlV?l8^qvl3&Aq zVcPh>#?XIQ@>jF}+mes|#FD>;J!;9XRq|E1PRU=Z!0Qxvy#jAg;A<54S_R&yz?&5K zItAXWz}G9VLxHy_@K*MK@W(5NKO4J2$-jY3n({T|OZ*EQ->Kj`S(m`4e2qEN_+RDt zH!AoyvgHDw@-=oN`}ulYh(lv8vf;-8z+ z`P9tW7{)7>c;3$XP5f+Vb*%X+d<(0$;A4Da;itk4tlEN)@s9;xh288IYo&KcUyO$= z_$u7O{>Flj@sR~zg?FT}g0I3utiytj@uLM_g^#cu7JQ5^E%++@MrOC*WBh5sSK&9azpgdM zGsdSDd=-weXD#>`uUha`c$7V0!N>U3g0I3S*t7*7<5>&73g5x7r&9W`F^q35_$oZf z+!p+41z&{|Y_-65K#Gke75pUoIqh+dgPM68ODXv&_E#dGw)nKMStWm#eM#i6=J}_U z{L}0V@@c$9^lNlG+YgvumylC*UZqX^c<#U4Y+B*8;8p z{2;DrYj(@z zeBY=w7|%K_u+DzI(#WUr_Zr>C{(}_7LH=E>r`RS_d92ox>~BRr)Ik0$`)>kt1-_qkS>O+|<24|(l}P@kFYOT z;QQD~3;a0ivcMl@>n-p{*x#7;!CS3A%sy#>A7l{={4uu00zbt5*K(;1+4I}%3l{j( z>}?kKGt6g!A7!g7@MG+I^Ea2^_d)g<3;ZEAVS#^(?XtiRu%9n8>+=cr1q=Ks_7MaQ z#X~!OYxGJM67XFdUdEgP{y2xL*v~M2Cj3qgFK2%#;Kz`-Mz3bSC*Zw2e+4@&;9(B0 zWE}#gIh{57Dt4`ay&SG#ze1o9etvn^53` z3hYqe|EL5baS;8h3j9R{PATwV1>U2;*DCPE3Mq~BXY6YV{D=adQs9FM>{Q_IljFoe z{GU+ZyA(L2!2fL8AdTq%NP*v~z(*DMRt4Uwz{?f*m-Dym+#i3gzz-?#yG`(F=r^Ij zM-4>-4=Qk*0`E}ZjS5_jj+m0jO?anum(^PEdl>e}=JL05`4g;Jz*{*y&Hg~ZjT|0f zzb#lVOrJV9s#%khMS&Gnh`ze^e7AowpOfHT2QDX<)0P%`D4)I-Yam&p%R zLmD5iRlP;S9WP)6X#<@BchPxDV^7d|T4U$w+^w+}Mfxjr1|IcC#D|7E1aB2*8lF(P zgU(5f?W8mKH_;h*JpT6Fz6B?Tm za3!5jYOIaUhcv#AW!0?6KdiBLQF>To_tP2hV>s(4&@a&W4rb^F`hLoXT+SbIIDf#@ z?-O6{55U|X;Qtb(gWu2T4F10s@JcwG($~=$_}l4xMq^LotWO&Cl=P+esyeOlac@xt;WXbjKRoO$_L&7ffuAR@OVD(CJ66M!k_RjjW@}^I?kJ$H9RRZ z&NTe2LO$n*d^&dA$xmztF~hMVCeAbn!m;D6;yf$PXT|wl;+zs^avF{ucZ>5maZZTy zX>m?6b{v=bYGG$U*bx+V+@>)i(fc&q(cpYmV??UILt~_pKA^F)bne#}iO~HTyO+*A z8oQ6qXjJc~b4X(k&^e*8hsF63IuD9CIBJxu-mCF?q`wE{MEQ3c<*dI~V_zotoW`D` z^F12-DxJaaf;j()IKL>)FNyQZ;(VOW$BMM`?ZVExgqfLF6@X3JBEcFBf^eRVMk2ZF(&LdA?z3zcEp7pD5s}LKJ@41g>pJiFv^LS*GENp z-JuzAwx&q`zgy^yPW&$72mQ~|8T#`$gZ@0up#Oc84*hwYL4O`+sAoLRTtaW?{}|yx z|0n1S{kh(S;tcxpID`Hdh^|p%e?sSX8tt&&VzfVclg4CQ+8H{(Ph%)brX$YKgfSh+2oF$FdafB z=)4={PG`hfiq0TDO=rZ}U37+>XX*SA_>aygClnbkCxi;q5oh<)*@r)59~wB9e*#*KT_mNyM7|%OZcAz{+wYK@!O81w0^%(?EM!5U&r8-`@hcU zN2q<~en$I6M>@Y&S^_0U1BCbE`DTl8UFzPFZZxk@6K}6M z-ES*&fV0veozp#H+(!`q4V;gVhkULd?CTWiVLC(ZaXJH^`w#i3LQDt#y>tfrFr8r^ zstm_JPiNqNRph@!XW+jo;EUqS8t@ukLo|g~;_%5#Y=$-9?YLBQ80T?$h1ZuGumyYs z`=Uo?kvD;Tvd5+)$HIr)Er+q%+^C;EU`V-cDuye90MReVq!Rj_v?1RYzZX0XmW zZJEwLQ5-jTjmCygo`~>`9gGCXnn{gDQ_%;c!j65if zW|Y~+$W&7s7+D=^<&z7^%n2MUA<}8i45v9L=H!s0Vwrhm+MGYv?2!yJt)#{IAiJ3j zmZHs3ztT8HQBwtuosN&5<{&RJa#U+$X2H4}N8>ZrNKNBoO~(wUC{dj|9EwKFp+Sb^ zjwat=3)Rj+_nv_%zQ&ZOzad%%ENyBgp?iUZZ6{)>2sS~Cn*uw7dlox0a9U>=h zk=PR~mJC{QMPdZ+N8=UiNGdI>sl~)&WcuV(sze6vHWPy)WzU?MAWX9%CLbO&U- z$jz)3C8RdT8Tr;`g;6AD6r9`5O92{A#U^~?9ErC%dzvzuHg_|vN0shN5Hki#Yvs?5 z#d)?-^|Wf`Zl*7SvhcLD6}hl7`?nk_W+FDp1-!iYN-1qhCSEgb=aH#j7R2m^WFj_U zZEKa`d^2x#4{zm#mn|MKn*Z43a3mEwO>vt%Ew5s;Gvo8u?pEWPdFeYXPkPYfbcTES zBL0wPw#Dgl2A!SGUZ>X?a_;u^IS+LO(XmJk( zn%vGKdjoE_GlY~7QbI_f6~OWLuyZKn3ms~8-W>|}cJy`{;BJ6D0p~y{h-IjqKCh?E zIq18s%}HNKwK;truYb0QQSaWLwf);O?=+6p+}R)E7g@1cAU^DL4#wVc65l>Jog;|^ zz8h8&F~Fn5Q>R8FRCp15u{Il<2k$@&HV?_Bay})Bb%s+BYG#;G**O#5?1&HLW<*9D zdsi_GEvH5jXXrc;n_}2JYh*IP#<0C2i$q3FM`hi{C6*cWKKvsC#eY959sup}NnjrI*o)K(09 zdKH#UZsI9=TI|tH>{BOa=J~hMu*<4OD@Ng1sM*)wLJJYJbzrzTjIPe#HS2a8<3hes zN*rO87R?(G>mb(J5eRd5=WZ2e>dGWirp;|+^62A5$xMMHG);ov5@tIVN9l0ZmRVv4aII| z^@|7H%^|)Jrbk2;8un(RN@AOd8PxCWmS+#LECyr^-K=oanImn7k713P3b0V3Wi~fw^HR4vUaP3VIle~6SJb&!6g3vl&w|f>s1pt}X|Mn?nocN!EX(M)bgE)y zS$Zm?=g8~QY_mc6W#yiU%57D4n!IwdwJsU=T{$IYrB?5XN~2cqBTJ%I@1IH|R&M+9 z5SJ9$88_B^7O!~j>V0?~%2Mh8nmy}nV}UraVrSlV=TobM>Y}#Bg`A}{l^Hkrd=RRX z7u_PwOhzIRcU$DJWyU^&o59Gg;ntSs*4Q2(9NQI%3=ST_P_Af--JtLt3iZsCOyh1X zMUHz{G&MaLAHm92Q+MJ9F%=BXhH#Tnw4zo9=%&D6A>^a65zHh^y)~FxAT{nsKwXmU z7%Xtxu?ibxPsAsKsRcxoKgBkBr|5$ijgyH(j}ca$dEyjwL{HT+*$On_W6Yo=Jm`%X{~gb z5A$*iAX;{#TgiI6(n52a*>l{va+=$6=IqLugQ@52a+>z!%xTS;)0{J>F;|W|rw`mY zec;aNgPbma2abg!3w%3(Ncl?*mcd>|+nGkQ)_x`8O%42fOIO4r+;lrs;PEZT%X+(H znxn{#q&&7YYLj9@p}CdpLt$atM$Y-&fexVO?e{&v}(PC%0o|ch`3wYH0n`4~mS)k=HU_*gNo6gxr zdRRXzA8$6K7nRJj(r8@1v*ohh5H{e3kU2-eFFHZ57~z^ZQ_S-fyfDU}!ZD5BZL?#) zXFP4K?`vroOR%yu#L8Dx^exk?%2#W3`g(1Hc8#`C+oWyPoSME8bee9n19XwHr5GxA}UCMNZBco#{;&)6;PA8J7+0(3}slnZd?+UNg zHtY0ZI{HkeRp4TchHq7c7WBzV(Z`P~K?Uq`K|$~7*-g~)`UeUg_f;0Wzf$n_0Y~yC zbjj~86ueI4(L3w%ka)*IY}OC246?tMNH|Np>lHlu4snMG4(c()6@H3nKvyitKCKljhY zZ$jYV#E)Ef^j$jP(0kByFB@q0kvRVnB5=Q0zhxc#RN9?>@^z@}o9PmL=u=6nNyjr}4vU*<3E+epu=!6#O;t z9-s;%4#`i&yB`6yNh0Aa@n}5(v)reFC*__s$vqD|UN42*uL4i{h}g>ObiEV_7k~%S zbXzXvPQVVc+!sx9KWLJBhp@L?@OxF@kxV*r$-OA#)*EPPdq1MsJ7<#nA(Pw>EB0dP zQ2tGmV3$*FHSoyZMn&#`Vs9Prq@VGbVY+<#6nmY(+b)ITEd8hYIUwXVD{`9@xnYys zyG(K$6}h9plQs~`Tyh@}a$6O-b&A|aOmgvAU)tU^irlAxSB$-{2)TO{x&MNIFvr#R zO>*%WVOs7lfd`PuxcVvZim`VS8gMFK8W+(a{qnLR*9kmXz8^Np{Yyn|3-D;nCJ)I^ zE#Gk=_f~-@@jkD}O_=1;w|s<0zo!(rXMtCYz2}8ouOc@NCz$>GoJlS|Gfc}p0X(yx zUj&}iomfIGeyH}oB;@);zNBeag z&&+bSo8;oN>$KcIQRKE2DR-Zcdz&KnF-2~tN$%Yyxt~(xhJh!2ODyHJ8dtR56!|%< z$W1D8kDKJ;bJ?`L2}N!KcybJpPwrhp?qNml2cf9h&*w~X>GN4xz8?S{z;t`{0Ptjt z*&>bz1Hw zMea+$E5^^S3c1G>x#NnTUo*-5fJyF{;^#Tw71KUDQ7I{|MijXnirk&Rll7Orxt8VY zQRMCeQlsESC+R;mo+p4ua>oR&#QQhg;F#ko1w8!c<4JtBo|gNszyp|$t8)TRu*)g; z0U?)WOX!et9g4k=nB?N~_O#s1ioH(*Z>Pb^!cVpLRUvmm;7Ymw0p4bNUo*+Y=k;m1 z|Bh??Pun{OyzNEE-2mp~=V?Xm|5W5U1m4rY!{?7_x!)CXb=XbEcHlYqmGMW~@q)sy z$Hb35(W6(N__6E4Qj|4<~}Q3UCIMacaJ;1%P) zDAwyM2JZ(&;vKz~@wG*yin-$82f!;v?omwhJ|>yroWW1D2mc1VynYsVlbZ_26?i`e zUNQXMbX{@$z6ZRsMc8q4b8-B>1H5AR4P9Rx-gkhPw>*SjZgUjpmp?5MZ_k$E`2Ajy zcw4p>$M3-+@s{0C9KW|0iT8Sucrj;ja=!<>V&dTFjm4GkcYs$+-21l`C-*Oamo2Ui zqaw??%y9JFWUS#r*L2v86T?y%7Q6}IwTV14-Zuf5`8@%=a2C9eD0r8EH<|@6q~P6- zK~6S2kQ;JE{kQ|cHm)ZHGRDJapO4-jjzh^BRm?HZB+1TK4FZ92oG6lyzhd@%x^pJ z9LOiU3KQNJ6uchbkv@b+@}%5J1@8#(+65lTk$8I*yoXJAbYCO!)+uRh#f$ z2Z7m+o=4{O!&Fw9-*XDy5#XVSxgD6oNaMXj!8>ch!!1x6Z&1N|$|RTkgKX}fn-#q0 zfJc5K|Is*5;{C_}SKhb4w{e_z4nRtTC0V8(wq;wAAsLqG2f2KSq8!N6DDrtQ6_42!_ zx!hIf%jIn6rS@|1{lD26V0MUIEJ(^})8!A`{qOgmZ)U!E?(FPLl|3G36dt{^ki5Ut zcxM%V>D__ky`b@4R`jiP;hk4_=xRCYyP)vUg>vM*s_@V?a^zi9cq91;{Bs-{8V)|2^xy5b;7Tyo(C&MuqpN=I?W#z*sKoN76@ix6JoC zZ}F*C3NNbp`<%j~cN53h#D>_bM7ewH|*}3EvKd zr|V({~=cAmmh!=M>&k8jt-!vA;{t zKhob%XuNgc$@m^~;ngX;dt7+!3hzBGyk79mK~C{_uM2P8lg04;h6}Gw;l0m=*RJs1 z@51Xc&8QKLoU4M6yC!wyt4}L zgbVLwh4%p$-UWsChzswc!h6((7x=?szWSgGZ=J&XkPEL);XUTUYgc$5cH#9ZyvJR5 z2NWKS1ytil{Wrawrxf0Ay6|Qd-bY+`CluaCU3e!I-p5>crxo76ap66u@P5mMcUIw@ zbm6_M@P6BccR}I(TNmC%g@;FV$Mgt%vY7wy$mhsgr||HI;mE5~czAShKY5%7 z@26C-#erz@gT_u&-b+t0*0MneagsbbgO`<(z_%ECNdkpuEs90o`Zr{ZU@$26YHw}F zbz@_b^1rREH5hE&-qzFxUNAVk?ER6xZl6#3NPgE9{3owoK1Ki85_%q^r_jGf4`A09 zvOQ<;+w)2z%l2Rlu=_g~_FVC$3!T?jJ^hdWknQnz4_;tb?0N+|PF!GBRZssM_iCTD z?gn4+RpV|a-K~9I-etJ^!H%kPFaFs0Fbmc`Uu69sg%#+i`u1GLYhYNq!|S1WP1VyE z760z-@V`uMYM<{SDg6Dh(D4RvecQ2{@@2reDV14^~Lb{daY|e z!gBH1>h4{KS9b5Z$(LG|Zi1f=KC|StUF^PReAxUv)eYtw!KWYHyz+^S6puHycU$+^ zNkYEv;lnN6{?vCau0L~2_xT>S$+|y$*q8cxinRHH7oV^2I~1je&^IXPhbQyFojZg3 zqn(j1GrqU8GZK%J9cvMG3Pnw?Z<8+@o+UeOKFn^ZI=4Di{n}bazSllaOcaW!Z<|R*D$>YpU28W-&Sj|oy_di7% zFI9X3-M%LfpBIl#U`+e<@5Qn`OM^&9`mvhcKs4~yQgNt`k{gPnQhl-d|M_aTrhC)V zPi)@s#BDqlExj%MSZ=4#uU8=Tw9c))Pq&3Ak+e3er zRMx7$u4icjir*}LVR>VLXVTY+pP9+#NflvAo?`lEClXWRncNXWE@aq{5MrWh z9nIP7!*3eD+Ghh%svS`>4%a??Zz|Y*qNjGp`INj4USIpXEEg0u`VHVG@8Oc)iz)Yr zLt{@(jaHRI-}M4=-Vn}wJz_SDt2b~|Va3eR(Oa4Cy(?E=j(1u$z8Zf`RiHYsB(OA4 z69@z@3oHvPuUQdTS##W9bFaVVK7Y;q{+b8;H4pl09`e^b><^sq2R`5rJmL>L>JNO- zANY_z@R&dFVN}m6;D3Xe#L%60lPf|{!$y*dWjO)z` zz7N-{6--ZW8x{PFhR*?CtH@u`a5b`{D#zv!Hrx(OZ;FQTQ}c%Z668m+g*<2!sAJ7N z4=jCf$wSo-SDo-b=DTMN`^s1U{A*{wH4NFM4vS0=3J=+57{5|}27Cd3U`}}qpgabS z`vdp-1NZp@_xl46_yZ660}uHF3n`D%=5M~A0d}eUL^b4K+kY*7)?6~%ma5Z#b$RGl z6VErZy_B{kKQBd{KqDb){6AF6s7v3HI4;`OnquO|=c z*9qIZ*nIK)R{JnCD{UCR(&@Z-eo`GJk49V|lRZ%VVAVrp@nPUM)BomQf&Z$_sh|F4 z#98&zt-k(M)SZ{A4tcZcPSv)-Hz_^UIwJ%>Wu1Xb<)9jj4mzLYS9AZV99pwOJ?Py7 z)x>lVPhRsI;vQY=vd+wrY-SR><=h^`f;T~eX>9Wo+}hCC7M#vvHJ@a#C0I8?o1X+* z8XIp84rMYEw+H#wACq?n-`+abvUPO(JDI#uU!P6nXg{K0ef?yHc1pnRK-m8Rdm&`Z z>B+I=czQB9W(f}^CzCn&fIStmS?rHtVh5j*%tRj2v2+4(I-8|k8Fu3JMl)`XW~X-+ zRt>@$Lbx@KTi9V`rqztcOl-G;Tbb!8EcCjwV{f#t%jh5KF!#oz=Kg-OW5Dd_H=COc zM6|Nij+9a63_QS|c1JQ}$(4B(kIVodzE=J(|hgUA*GDXVPQIpxAUJ$zMDzC<>#a zRt&})c?ZeX&MRRkZk2*jg7te~ z&^=S>BT3Ma1+fC|#57X8!6=`rXa|?^^r41Sus+&AKbhCmYh(0CK8rPdu|C_LB` z!5V>k28SXC%zhhVESILOBW(Bh_AaGv8MJfHG{UcVF`mSRGW3R|)J>y15+2$+7%@Bg zB4r5%HgxnvGI$wJBY8`NL-mq08d<6~yb$xr+zi&FE*}#kpP5D}Ew9z$c@M7Odk=_M zSFL`Ke>+P>ru2kRLh=ome64zJcgfyX))QAB~k~7!ya++4|xH3)hx_RB8@5tk@e%N&Z-wUWb!^ z^>AqgG?EDrwolee;e6CDG;^xx8X590OF!@WZWtm#h)pK%gq_Z<+a;hgC zc$Ri+_g!^(YB9WMSU?8i_7nl(YK$y8qYICe)Rmc91YOv~E?uUQ_GBim$H>yN^+FTP zDCjb>nTZ6pw=UB>xdw2d5iA5|0TC6@=RqoZ^C*7-Z`+3rwjImggI zXrtcEDC5ap8NHG1O^p=?cW+1Eo&)o9WyE3*t@dc{SavEy@hq)*EJ*_<=H1C-<>anI zCN#E*=5;EGvB**tO;K))V63eSWjx_fhbn5oF*;L;fwIalpg1*=9Czq6C>kZvkQWZB zWzlugSdbfsun9HR#!u9bPNZ>BPM^-#amDW4#z_igI&XD_tRU9s5|d+&onv=5mr{=* zr+}8V0d;tVy=7$Fb8a!YET@@-Lt{B7_F!T(Z1xz&GCc;1T+GLpiV~7Mu^hNRE9vo> z$|ameL`zbwm{jb_V_YT^lh}nB10wavj$$~qtd&bSvSrIlqsx2lEE&KBSVSgtG&a*_ zj*pIGJ3og9TO|oy0)e`3q$535zG^F@qc5E=U)`0_G2|&fdQoEJM|0`y!ef=rw&kaC zcq2K#j3^4_WPa?}^&!QC#7RQk;x^FCLHQzAvEah@-|=&&A_WqSMQ1%jcm%n;!>+ycZu4F zDSF{us-q-?MjEf^v2l(=@)uZ>4nbB3yoxOApL-K5)kzk$J?`NzFdYY0q|UMg*T)j6 zrO-#W-lfKe?5|M^13}JwIpPPWEzRAnrK4Ay4tF__tyX$|PTks1C+{kYS3ygCDlt*dW69st*XO1(4yCl<#3)>q za%^A*%;b#2Q&YiZ866cVC^KqX^fQmBT0OABy>hv&gp+zc6=5Qiap+YSbQ`XY6$@~M z^_NCtnVy{2z7gHlF%L;MVZk<6XKjE%TyG??p)#!%|~;2 z6I7ADXsox>>`IPe-rIa~fEHzZB)J$`(EcofngNG5Zxz{RV4p)LqarOsDQuzWFl^>Y zQ3vL$By)q90_oIU^rVI+GiD~uST2JhMLr?3RR7eYDyJ7(o}IgoZg^7D)!RuA&T&i| zTaaNEmT}?Qh(;oj_QqzjX{%YTU+Gp8k*efWDw)H(jRlkeQiGl;pRPOaBqk*@>D&~} z7s@%j%<_~<{Z2Cvy}6D#yms*9dSL(V;+g>qu&7Os5p|pB8TOkj|C!g0K^ za)rsM*~NNfdzei7$t72TMXkXuM2UN-RD1B@n#Z+jNo?s`-Vd|&u=Xj7uWYJXlnDB(YqZVJf+x>v#uP1JclRel$-Q<?+0ul12zQDOpMUrApf+{#*r_= zY&Yk;S)d#81(fw2;2gePY)9HhgLAd%bo)&7a(?BeX6@q^B|HGfK8eqPQ}XfHi90xC zpEKve!=oyFg6SbDTMekKG#EyF?l*;Qp|R){o7oCmDaSGe2Z#2=&Hh%if19VMmI!vK za$e^3>0Gf4PN}!0W!akJrsmlmTV&>=K9OYstXgRwh%O)V^1ff+>}sQ>W%&TU5!!FLCJAqFFr|!^9yIeHQL2FGrcSFzGVC0 zQ3D42C$%Q2BA3Ro-!50Cj6OfLcLC?&URDR4ckOR&X>GALBW3mR z*XR|Sc791IUC|O1W~cVOS=o^4u8q$Acr@;@^ow#=(9z$ycm6I7(G<+u2gtm~0KOM> z82iKBixHN}D;3omN_a38FP+7^mxT7nG~f6s`e<@ZHgCVeq*3+A#(p6NDy6UF%uMg$jKSvk2qpfu z`R2i*f=XjpVM0}0zZD!HU|49$b8kR*XB^66C6AHmsVVIFyujxF;U(2}>-c7r?RIX(_ojYFjnvf#$w@>$T4bf#-*DCztb$y6{*HJD#nvd}1E!v0!ZmTB4zzds>f$ z5%Dc~vYv~LwrwNZ6UnVj#?kb6nmez@Krml$4k@q@9fgtb=}B5rkv=9FGw8z_>yyw+ ztKCRWV$p>z6ARjzbT-5Bcw}(M?2luh53oD7*NhED;*o)&ov84-jC2?@5)AFpaY)fY3FqSVYszR)y;XXv~u7S>8HDHBtQAC12lEW4>9@Zti6Qgeu z&Kb3oK|rKc?KDQvA0Fzp1`4F>zUb~qVfjE*!}2~2Cdli(`=aqZgXZ3W_}&=VD1x!J zg59zFpK9rNEUJ1c%+?nhigxaf464l7{(jAlB^KX=M=}X%gPy^?P&A+#OTO_a(3*wa z2g3vLaOY5T&wzh?B7!9oDW1X$jHpKUnEluSD%=x^tG;xH z`=fn#VaOHV_Z0bL3wvk=BYlx@JOYYHE0LDgFtu{C$dK#x6#`*pi*73#B4m5xbL}@Y zIMAbpk*6eOedrctpqP7*=*4iy`yvsmtniY;s|<4}iii(|`ytrc+}^siWouJw11%I< z2pCL91r8;H3}N<$@$k@9;u&0VP%LyJBACh7x2H!KO`4s@nCq7L#O#Xnh3`U`I(Nr+ zDq-mE3&%xSDU>T(hqhpEnX1J*g%mi5`h%93ota4Bg726%atw>fj;63?3GR$w6lL6` zg=Fai<1~G4L3C?*Q7kn}ix`+G%(v!iYN9fxPd=$Y6Dv10m6mJgs^{;}mM?|F$L!dz z;VKPRYj_F!E9j%uyscx2CSR)I8qO~+{ad5S16*F*uPC6&FVpZc4KLU53a*bDlFP@Wn61?0S8zG4q;4HoX!2SvFRnsftI1b!dC?xLH2G>Sr&aQ; zW3?t$sd&>9>w`n*16rryXjn;~GtVt%k4D z@Olkz(C|hLU$5aH`?4*6@6_-e8V+l?Q^OGr_h>k(`M;aTKP02ic5D0r4aYP*sNo?E z&uI9lhG#W=j6JB>qnf?;#xa2@&sAYH?P*0$t81ria=#|`GgHW^%v9me?!Joc74ji0 z)Ln(0PwnzzPM_lLX*YZ8u<$+!nT7Wka4Xk$U`~8KdqshQMZ^_@3pveO)Vv}E{$uDD<+2qSK`7-vc%ZuTy zV#_u8a`p!{`3goxiH%x9AaHMx#AY4Xh)zCptw4d1BYEgHT_!*v?IS;Mzz_*Ma$d_otk_n z`?(_bLH?S+)Q72JcWC@O*#8i6DnmZV{|m5nZQ*YM(_RtO9+CWv;9Kq6otnNo*{6gY zbnx$DkJ<1+Hf6(aX9sQg9c-5kzmsjT;dikWHf*xjm5sb<&zYBPIKf`9;Su(v4Ue)% zYmW*bhifDNbFkBXf~*yAw!t_|PKzF@->?34{3VGr5xB%83| z3>&oJENi#nce9N)oMY8CoM*4pP)b>c550nK3EYKSRoL0p-X4V6?+W=6F7MRjo$RoX z(=L@&*uB;6KEig`-1lhm9=5{fKB~#1>}SP?3FzOg$#vYv{#Nj*8L7fwgs5>Vxe7M2>%F% zyb;&5D=6V-fZu}aEdtK~Cvd%4;5&iur)z<$fj@?8vNyT^3lz-HD)>Xd-v*{<29n2t z|CfTV0bYUtO8I}SV(fYaKLNZQn0D79_wNPRsJFNpGAJ?;yBDsEBR-YzmrWX`DK+q!g_4- z9(J`&9%UDljc-=@r`gBQKc)CkwX)j3g#9J@gM^8;+P{?jvA|Y*YuEzj``59* zLH~mMv+~O|?2N#c`)k=B+wgVl5gT65?zZ6#tXE*m-WyrShOcK;HXLOC-j;rhJ*eRs z1+T{SAq^i?@G4y2u3+NdqTx5Bae4e1`<{l+YWTAn{-lO~N5jW8oY3%24Tm)RON2`v z6#k1ySfYgR+w9-XUcp&9AzUT$52e>;|0?zp&hpp{_h%%)nXoLsbbAx}$Hz?n2-0b7^f&Y)Jdc^-J>%8$MA4Y&6-{Rx-Bgx?f+gRu0du$U90x#R( zW4F$#2B__#k5F0v!J<9e>M{Po{#g_GQooc!hCLB+}ahn_K^_a4$4^s)0eQ#gJ=XXw2^ z=ZlQ}kj_81>Q@;*lGAa^F>!v6IRAz?zh9gm6z7M<`2*s7zc}A3&ilmqusEm0IV;XI z7=YuJNpa4J^Mp7Li8DnC$1UUHOp(QL%RzB|hd2+5^N2Vf5a)M^^Ne-gGAq*Kb!!iG z|8kKpF8A^F(!WgPgB3n2{Vuc8$N&GVeBejJMfUeE73us7#?!%%98dMJ-)H3yf0d85 z6UO$}JLvodW4q{#_KUkm`qFXB-&kk=Ix9c;ehneu)uE> zxKrTW0!IYy6S#*lM4kD8-%DrU69Ruw;FAJ>T;S6Je@5Wv1pYID&kFoafnOH*djek& z_=f^t6!;ec2Ygm|U}_#7n1F{5MT=t;L5^<|I7RNB7V$wo<@gzakzYARM`VI{$hRDS zPGIC;j-M46`IzJXATaVX$A2m?@-@eZG}njx&GF|2zE|Kc2#oyB<^NG&@`EbbnF z4AxvjPtb{1*bFoN@lw1wJ6~Hv~qxrhxRo!@^_qO1WSdm1{-fQF@cFm zN2lh&0o99kn(Aa?5u8YD#&R>39GO03@-;B68~8RbKSerCgfH4!447S@YUK{o4VqtF zO%dUT&1H!wr?EJvnaJf5$E+ZbL6fuTv00(mnutK3vzbSaj+rzI0F$*45q#ikz1EsM zlpGUekH$i9;XG}cW>YIPj$-~7_W+ylnQbFuEhEY1wqm??tI=(0Jd~U=)8ms^z&;Wi zO}WxiN3qdkE)r8%+@{T32{wI9Oiw@=Y)-2P2#d|JWv8^|97%gNb2OPVr?XB@=Opg2ak z+t^B_RiF|R=|hvKBa@hfnY0QN&to=f(^kr4R>?H;>3gWym0XuLZHAhRir3_KZ zaU+FU)=E^slSf9(spKq5O)fVpuaYzQRPnm0&AMhCG+irPXzN0uq27Ko8V}F3h9aR@ zs4KKP)Den@V1W?!o=vxeA_s=B_bh=p{`H4Lu}CO)V}(KM%yWs`{LcqTHJ*t89f=CW)l-AO5psd$(|b|{xM8_QLAdkrvtIrOx*P7ncXpR z3LIDJbSycFDrNGX7$v+H`xQKe%a&$x={c@#BChxv1Ab1VkHn@b_Eor@nx9hycw#Dc z*mH=Riy>}lt~{cnsk`B0V)9r8UP>bgw-XZ;xRt>joybveD~=}W$%@=H3iBMzwZ~Fu zzwF((3j212CmfrWsM=J|ZGf#O8`Z_X%r2rD1MN}Np$2SkLxC+>H@3GpN*bLc+qOAM zS{)@#PLj5EN6A)43Hl19^(PD?20q~Y>8gebXGh?(ZB#} z`1O61QieYYecYlwXxcCzU-2{$h3Ba9<0^9>w%(+tH~V9tK8`atSk_RFd|FCbO@aIP z4OgPJAAIa)&RuofX0DK1UkuaDk-Co8%wabgUl-)3LP=ckvqK7Um;-qvlb_Tw!CTe7q!aM`luD=uGoMeVB9Yt~+Q z)z#~+x%RsC8#Z1a+_d?I(2ZMes=N7?TW_mxFdCbhTUxiaZEN3t`&)MGyyH#`Z1hBT z_YK4bhgfHGLsKK>A6)C(=)VqX(f4A$8eFXQ`Bz9!S6Xi^06iS%@gkb|IPs$u|Et9{ zo#gd*H6Axj3EtN=-VSi2ZdKnIjn@Ss&E=Md^mnw%9=?;{(7PCUNZ#*h`c8xAmn59! z^-fLSXTS?6JgINB#`_$2YfJDFn!jhkYgBmB-y1dFMev$S@LpMBk1x%`kYOUa)c4@YypQ9Cs&5E9ye2Fhk~gX8tA(9zE3k@TCHJbn9pJ4m z!K>GJ2f!p^qq&Ns=w#KD;3|bX?Ff0cu1nc0q^+ngvNUvJZTFeNFL2k zQ~mv!1Mg3@@cjZjHNQyR3Fub!-3Gy{JVe&N0#DPo9^nX;;F((Zb^%KrM3?b+tH$ec z;N7h8dL4MnG+v(r?;j8tHNG+MWSG?OeOcoTI`Dp9;|)3R1}*z#?-MpV03PK(S(c=Y zbl$MwT_fB%@lt|!Z5dux@TgX&!%5$);BB;Mj=bZ7cYPV&3Be1N;XN*R8_Mub3Z5+M zPVqP;c+_~&;lw*Fcr;g(4kzAIf+yPsC*E^{C+l)2-WkEW%JSCH-?M_ZrVQ_#;9XgU z_p;!vF2g%7c(TrNipK@Pqb>;@PP|tIPkyH4#JebXIPt@YN0lj+qsz+h0)n@!46j!3 zWL@s$?>fQ5^gez#@q&UU+Zrcco#0{mrK`S1!Mj@H{Vo)fAE@T}(GFgnxTcfz_qT9C z^`FXZAGI6h6}TbNq-$zj6Gduu6R&2T$e|+%Cl94o%;aioT2BNqsGvzR!Rs z>poRqt)}mrioSnT^exf!QNOlS_^98Y#`k-QzJF5my#$^b-yb-H4^#MT`l?a!QC&s$ z!!*i5d};m}>02t&V=Z{4@=KvT5X@ zWt{YpUv&J5rti3-57QM3;d@fkcLF>lUEz@WFcq$#n}m;nH&tL2WjYU2;yv+ZJn~)v zkG@TnhrHDN-H3|xgOY@^6Yr0}^AeAZsQA3_e$yjwDKeE8efN0e{m3J41ewK)zyHZ2 z@2#kWz36+vBd-|^uNQrv^vJswm5UdBk9p)_io7R%GvGboA^-i8M}3p%2zk->I(YB( z;O`_lYF_N}eejNZ&^NNy8}IwzdGU82I*49)U-!tn107f|`kpDr6Yb0vbZ|=9`4QMk z)-`0dC&3FT_Nx}xdvI2HXB~JqNuKcchv3nelRTupkBWL+-VfoyP0Hw=yna;U)qxk> zFI^SGbU%2)OD^oq;Q1VR;oCsp7y78(Ho=p9TO!WhS8UIzKSBPY%4XX&-U;yNKDEDS zN(#J{8t-w1M|`R8@BDUuPb&VRDlG8+oyI$@@TlFC`X1GI&w*D5Ifak=#TVJ_~;o)>Z9+G)bywYPx_1GEAZ&M zB$c-gJQ-hPu>$WAjkgQD806$HvQB~bPL21t5(b;cao@ol|&Jww>(qvcjWuapIjsU5bkxi5u)^E!!b>SUdM0<$msNOgapBD>yd4Vf z4y}GUuJGOXCuZ0yJJ`uC=0uL7RGd*Kg<5$WqwF<9K;r#&Dwt5#l zsz=G+0fqMsjn@dCtnaD*mHvJ~~ieo8aVc7QAziQ#=m1@OC{^ zjK^IryqLl}=)xOTcyD*%Wfk5#TzJP7-aB1*k1M=)x$sUYJky2ul)@W!;hj-<2^Zcu zg*W2DJFoCYU3jl5yfGIZd$^dsNf%zN!W(zt1r^>Q7ha>nOS$lNDZI1`FQ)JgyYPk; z-rX*|tiqdc;T>0aM_hQ1E4)b;-YJELF1%y;eM;eFU3g~{-n(6R=M-Mfg?C=z?dbEF>e_NtDHsMv@&RwS#0Ww!A8q5}Obhk47VD$VfBH zjJ!}DH6(q1|7-|z37 zbMLul?$}PqYkBX(k?#ENZ#loS@5^o5l&$1uuWRj0g-v=xcVF*@o{e1_Q>iXt*}th& zPx|VfZlND&^}OV$=l#<5Q$O$iy63%^&sXmAychY2o$&_mKjpb*+KX+QkA4bkyjY{> z_TTqn_H)mtycnPNf9-`oPagDQFY*&V`wiZU_8hp+i<@U|(u@C}dhR{ni`&n`+r9Yd zJm0+0i#K|Hyv2+E{P}qt{5%i5pgfR#a*Y>y{%X=o^7;Eqqo1F=!)t2&j~DiA+Tt~x z?0NZ@y(asa|3|OsXZ88;$GxT(@_hblUeo`hPxFP}^CF-1(_Zt*p8j`v&Hoio>DRpG zpT*~cANQL7AAA-yf6Dv$^M5c7-uN%xqLV%E>F^f47|-wjhPTLlKL5+!q8ICV_I2K( zh^J-g*SxwX^*OI4>gk*JTKH_e@5Oma-}71;J#YJz*J7Uceco&NX`Vm3)@yN}?|jm0 z`T29&aj^JTKj+mw|9`W$`1wBHd8N0Q&+#{$@@c*BKCkZSZ1q~Bo}uf!R{bo$wBm)H zPkz%|Zl1sXvbX$a_*t=ci}y41%$BOP%;duKbiR_w&E|8rWQzIhE%_<0Fkj18=Cj3& zEisd?c_+gwdDyPzU71X7p;F1u*D~coK9|o-Woy|?xg;)}LbO_VO})1H{9&ysWIH=G zm8sX*uYF!=qy(2geQ$LwoDNbYUhxr9ET`Oc&-0)!BObtB_^tsZ+>v3|77}SD1%)BNRd(l0H9|Ezg!JIzLI2 zAU{XaC96cpPvuXls#ch@wZmuGBbm8Eu~?|)5!@*|c0|#u7xD|Xjq(D+UCPwaOJ!#0 zxjKgSkdj9>+?YRza#l@u4HI5Z^;Wjlxv(p9jn2&JE}fmndon6R_hgv=POe60zf-6= zRLCJM8s)rd4du>jBx5s7`bxI789F0Rmnx`JvWHM>*<4kb)j1>4KDU69Yzr4lsQBur z3-i%*9qD!QR+3r)3nh_77is30itQ74xKhhRkdXuGs9JR$y--!MnaaZad|`e@J3zS% zvpiokZ9ZQ+RI1zpp$s8f0Tr#9J)5me9m-bnnL^3omy6jNqJAzT;V9=Th4L(_i(+PU z@AccV^HW8rDpv}nN}*QBS3O_6h)f~HtA?@~CR0;D5xuBzRVy@=KZyKf>0vk~7iu-s z*5yjRszMytCVM)YL$!MZjRGCi!V-4hH#21f3|_Jolca>JIu<5t8C6>a_yUtDk~mc< z9Q4x^HbpXsA4f&GFdufMRw)(HP6~Cpkf~0=Hv!6WYYDJ~Rm+9UbTM0<4FWGtDt}l3 zb39^ks3P#8#mFw8k;u&!%HF=w@!?E*Lr+&`w0kfeI92G*MO!T&nu}&+ryAIhv`|4k zG=)ShA-&OR73ZYG;2i?-PytbrEoTj1Fu7XFRpHfuou98Rpwt~IX6KO?>l{=qIGM!~N;jNAj{xED<xzTnGvN^h#D0^nf!cq5*2_1 ziB@K%?($tRJzBaeW#A z!U+_aXlQK_7jUJrP)28*RV=#OMoUHdNj|FDDIZl~2z+obTSPC&*k!TwHTzV_@r|so z?GNnK`KAn&%;yKQg(4H1JuK?;l`9Wb@-u}h<1OqTae0~*i7y|-Vkqtq1$bmnG-k4SX% z1zBFjp3@FivWJX)9hoH+Y$~2aYP zdZ?Mgbk1Tf%%7AUSfTT(`-dFQuBhKwsg50q;>W2%Rf@MIEOaI2Ql;I=R^~(}I?5s{ zRj-s;VWV};EX-H4(|Hetty(H7heWEJ&#T;|uo8zK@Tp)De>L=T*a4|}lexL-p=>$5 z(Y*C^2XB){0(yEQ6W^Pym5O*>$fBu~0W0vH?hroj@aJuQu~wQDzQ;G=c=JAuZ;B@V zWiNt7eL-aoE4QkEnI_aP!zYyp8ar1^cN^-+)6+q`sq(c@ESoYGunv_D6?J1B5T~kX z8PF*IBN*sksQ!@noop6cvh(PPW#?xA^rTO;7Ap}^=-G%?(;huknx2L#s{o0Ibe0S2 ziX=)Kr8*ZPtw*nZtZG~;r4o7;R+Xk%70jJsXpxELmP^GVdx5rczn;|^=1aB0^bu=> zW(zB35R!7Y^b2Q7p{_2ej8c$;aww6Voh)HURLz+djGY*nvGKbH&@dNYzi=g`YTPC&OYTEwrKiiP=G zOyyUfb1ZHU8oH~SovHlf!VG2;^;kecpgNpZ57)0w0~M}Jz%g}P&_Rx{UMHjno#H-2 zAJ|rYlc^e?TglfJDwt{0V+hq34!l4Gn9-``=T)Bz-K8+IJZDvmeoW3S6l;ZC7Sqi- zr6jo{eBanc;EdIHoVMPR*$FgD<|t#>Szx1Isa6YNUZsR_8tR#u8B`7!G@~c2o82J( zERhJy7{GA;yRlUf2rNpL$5aLt7F5!-@-v*wupu#2su3vMK}JA z;?YjFiiwMY%(?6G5{_&pXBk4}*$P*MLfs?jc-viFKUdb5x%m<%&;#pK8*QB&yMTu6 z*qn&+=Uc8Te_Cmyf~)-F^!ok$ti}TeOLj>MYy@LX-vXOZM4R*+{U|dT%%2yL^&7P7 zrG=T<@&Y1+C4rstAk3$-6G+lO9AHp;nCevYD#=eO5@wdBr!arFP&<-4lCyiybTNmK zegsPzA9S}QCBxe0a@7o%q{7r}&+sP3Z(#{`AgwY- z&(ETB5o*_2Aaq*$^BI1gj!aY9sE>708^s!V4PuR~x$I%TOro{0d`#|1d~8ix_}NgE zuyDRb)Y$a~ePC9Cn$ zncZ&p0&kg$ESgKj@B^l8FvVa;U_{#<85qWHW1o?Gy6VGum^NiHdb(tVMRlOj)%U#$ zU+el88P!U4iLoqK5D>#^QqmfJ<+A1MWTB|mXZ(sr!ty-rR2s@p=Cc?$!}(VS0cb3( zn|@5JVAk|B?MT~jy28?ZI$dEF`mikH2C;TJL7C4NW@a%Wa=IUl!|q!^D}#A4W&3%# z#Mb@!Sd_twl^;S8KFy9g=XPYS6L|!wh)od~52HI(DPVn!lM%fBwGd-8g z77kewBZ9y#BbSvy5rYKuyz^O%XwfSwacK8F+wtU*#7ZLM7(P0fR${M-T-y=0kz(?tt&WyVsV-LHmDEn2FTGkTs} zPkM^C0y0)>Rqcm(WXvJ6B4r9_AY}>4^oq-~M_8x$>qHEPp*6B&%Ww!Tn`T%+I1C9G zX(1QIpXGTB9=Vhq1fI2afGL5JRhCFmSy)!2!=lnC3+ZsJco4~1%VA*>6T4Q+#U?vL zw#dyRiy;xP#l)U9vZy*SM0jC7Y*`#($QZTUuH>rJlZlK$)furA&tg4NV#KvXMzJtw z=Dq_DVx4DhL9Oq*cGww~CHd-Xsi+d%a!R}iKj^tTi&I)q<5r90rhXjU(Xz%U zU}54?fosz*R+fCOh?P)O6uQ4_ar`c-nE`OsAxUzqWR7HXyCF8r{DP&any+v>04pPH zLDlT&O{u*N$gH+Fmx#4Wsm~(Pz^E)BPf4TI$a7}RxR{@xsm=OQ*oCBq=rTpF>V$eG zR--Fe238rfAzQK)OIy7JXVmJc*hHe&2pMYMD_k1)g{w#Aa}qn%Vu|e<103XCm#g;i zvCvav6@%u5NsI-8@CKxyiPNGe=s7fE5jLs|lhqtr56fMw#u#EFMZQ1~7Hsn3N+#1$ zH7T?C!6}-btox2nMW&#nMrY2ltP@#189{> z$_p|l8}R+~5owwKG;3^u5Efja7M)E@F%_~!%Y#UH&eoLXi`+thiO?M8F#?OH(R~QD z;uY-A0bv2|1xiea=VUUjlAlD^bxPjtIAH8a#MtvOJ`r=c*p`ylqeY)wr&3&%SfDP! zM5#4HA~`2KlVswns0@*%sSfB>?3+TT9GwWY{|I)ZS_t+XA$Da%tXqmO7b%3D zjuJXqUPn&g)>B7^YWNv94ny@oA{dNSdqzC$s@_c|;SDB;bKEQAI3SA_QI;d*RQyHi z(;cT$X)*|_qk%pS@wpeukueL_5oEpbAnaAyQe~F#9ZSN?&tngTjKsngwSQ;PH|N4R z5}4wS2Kq(|`Uw~zV!DDSlTm#e%=yA8Pka{at@Fl*M)%k&Il`Zs%i6S|T?5^j@fz~% zT#rrnv!TB&Ms~$WvNqtE-ckd$3URP4EUZ{o-}U-Z1@7%VV2~?J0cQw3Nr&VL?`3aZEAqu{;tjGX zRZHw-*;L*e<`nBV+6yezEtybIfLoyfwr}s)p!DAZ3m~Ok+SuUUJ!9jh%M;0sB-Sa~ zJ5=Z14d^4emba8jwL03Ky)J2I7H0`&1Fvt**QhN-KyX|<9U@5B>M3C%_&X%BWzSxX zk4}Vq1uu-CJ2bAET9tl-oa`i3TY-$`ZyiJZGL#?Xo?Lkk-cX|;dk6SfVV+5+9TVZb zXeLMJF)z(Lyv3*pQI%Gb_AJz*Bm=S%MFE7SsnTx`E6m5F`%|e;s<&^~w%4d^FB#QJBX)YCIU~EqxG_DN=~skQAFc*T*@w-RBc%$; zKkB|p?S``C?4WAYwnis()ks{pqZ4D;bB8TQta(QF4QVHGoo986ALe=}ATFh3YVcC_e-oqXq-aj#FYAtz}dRX49dRg$T`T*DXzELg?awy>m zBM6$7tNCFw1goV8tc1dQC?j1^-9%_iJfq(&?`Vpo4&%j0AZ9pQ%6P?;fKrIy))U7O z&x6=|E_*GM9Q4$?zzRxo4|A% z9oZx4YJ?<%G2UpK`7U6T%8_(b+Lkzrif=`+_FyN8v`ztieu{R+7cfXcv<304qXvM( zTr_AlZ+Kv000kwGmN+NXqG3c~VSc&t)7SJSg0%E=RzR}ymTfVVy9S2*wwbSzulQo6 z4pD}vH1Bg2>dGKUlpVln*3!&AP90B`W*Cfm>I6=i$xN$h8R|vGQQnLBLA6ay*G-g~ z$j_A#Wz|yUMhpxvt}`y&xMe`1l|p;-GYiFRrQY^=_n-CyZTfy+zT8WgXdA(4gIzZF{@-A-Z z(sg$oUuP6?aM!?IH3v1oV+lL4vNWNOA($xgRl(Y+WJl*;C9`7nacDT>bPZFGm7Ow0 zYXuHfu@TxM`#B|+hxH+|3GC`JY$kzav60B|)J)zI3niAVDl#=~0mOurumhN0bGV|x z&>|Aau;_8Msud)bUru$(Sp|@kpgGWdzs&mFP}$^g-6~@;dT0L|gTb1b1ZTREJdADk zESyqpksu{iET}ej9Fx-6!y>}EB_Vfje%fy?ndDulwt?crp-mcGv=m1LWoY<4MdSOSv_)tk3hjligcj2EfPn7S& zl*A2X6>i-df-KzE4BbD_3hIfPqN9E&dt@gjs%qoegQ&2=j*oL!dC+c9qZ({kVuK}| zI-(;Fh~yAAJ!IVu$1Ha=UJ zHuXHoex0DB*s2pq3F-vR_v-|o8>$m9q%yryzS56dFd-%7-6mLthh)EFtmB?E-4WI; z3l?xaQc(^}4_TwEByl{C-DpyfZ)^dezH;H;AV&jHbMlOc<(#7HR>z_b?A;3mRBsVg zeD9ghBVns~sn(3=I8MiSRCWl6gG_ZY_Y9`}XxKB@ZN2wc@4eQ$6G__9!Na>mpTxu* zHVEd^4&LqHJr3S0IEFenHw<4{;W9Kc*r&e@ttUdR*P=mFeMBLkQN*4oVs8{NJ(8`O z{HkKHyN=RRN9lDal8xa(G$;~wjdweEkAwFboM9`W`p4W$IK;an$=%V^XyKkn;ht#W z-U#8r!NVqx;dQrpA02e^4@*Y2jBS-V!vwg>FafSIOn|ElgA6w+X{^VvI>(Pn5?i#f zeY-}jSQ2YYa7#pJOmB-eI_PKpEkhG~Ee%ASung8JMYyACx~k6KTzVheqe{o%V33=5 zR9-~PNO+jHVrYsz8Ojg^H6Ag1@Qn0u40$Wp$>GC@%dn#6B=dFP52;#}p(R@10xY?rL4Mu;iK zI8ND>IUj=+3{P9(^u^A?ym8x5C$?pF;XrBD^_%8%jEupY46Fz9#UcxrX0doUT-|lo z0$VD$LP>{WY~NlJ1iq?PKA0dPZS2OOomh=7S~ftUgXF4S9h!PW@H+|^NTLBW5QFW&O-$*jZf^6`9}$;@S-RKyN9;COtLD&g4nmZDx?GjclV8>gXmJor6WhS zVr#s~OTv&^M&3{h-H7~Ns!Xsi;3=9+t?x8zK$vNtC}2Ms=84sGxlSE_tx#^Oa90+E zSd!(843~+6rA3>Av)c}%z@-w|@DtV_tdVl7lXx~Pz$5;0bX)c-U{%#!h!uA&HEO>n zc4vj|S`n!kthMvtOa{x}lbEUuyA)x;QXA=P6$)|n0WWaD4n%X2mgjg$rXh`_3;SaAw5^+c+4l?f*cw+Iag` z_h_TB677>1H+sJ>Hk+dju&#*_p4#l8mc`n%tQn#U;t1r_CMWcpYq%<_#7jIJ z32b}`UjY=}lmTz5o$bL@alW5@9x7y_{id|(`7B!jmg+&c2i#lSEwx%MmL>kom&%~1RmHZUWiX7tfla3?eRBP@W#GYd01MKvYbSGDG zgPfnrmCCrj!DrAKIuMyzWET`=>qd!_8GnRecYg#Z?8{zwFN9FtEX`c@~2~ zh-9do9nA~hZD(mKV{@)`xt+z)Hx^>6d)>uk5^SqrnP}iufDPqC1y5{L%$+aHfVd_^ z#s`)UkPS{DQNj&a!WlqnKn;*0Yw3(A2GT znkqYPd71)~`Mh#XlaZgIuK^P0WQSj<;yr~tkMeVeWdqw*0IgTqw5d*qHLw>-ju29n zTkv?&Myzrlvt03|6wy0=vQ)8ff-_Q*a!xFW53Ez)rxNvba@*|bC_Jg0uT8dOGh>~? zdyV8sM`~Fo83IYvA68D#QsGKlVnMdNs*4yT4h2WFVTDjGCeunZSz~hA&xv=8+vokh zsLl{f525Q`pi9=b{Geo*OBcmYV#V;ZlfvLB5Ph8*524$MF1Ncz^04BDa%ggl=&=r= z1UiC)Cqh#@q@~*%E<&Oqw0}C#VX`NV0`Pu3>=VMxZ(*-u3ooRwqg}3#umizbbtYGk zW7;;Im1-1SDj3Bm6emlExhuOWSAtm{f?fM`v#nQ}QR_wm>*RBwKpG`W$X4L;8Y;j% zxw^U|tk>RgY$Ybu=KKTvfff4KIdyFNCW5WbLE1vpeG(lFx-JdKk`r7WDsXg5)p_f{ z?{!knDQ(-2r;?3!p;3>j5nViA$Bfp^s12WcMu$9909i6a5_W*1?@y?YobV+G0pIs! zBLSvr$aNMmp34q&^14l+jU>k$GD^+a<_K%=>|*XUw}uy)kn zp=(O&xayo@KxP8_r@#X;U5p?bZ-!3Mi>+McNEzopXb%hdQze`Lwdsr#GCk1XxdP4smM}Cq?BS9>oJ!JSi&O0=)EvFx1`Is%LBikmKn6_ywZpyQgkl_nL z)usA4lZco=cPxS##qcI8xU~`a5vOUfy&pFr%bCW2N+SE1Vahb_ea_Y_Vn%N{aophD zy^}>A@8Kn-jl38k)j$ugCQonNt*)&0C+^eTC_+9qEZ6ZzNcAvcPD706(M~PajT4SV zZsp=CcVjm(tj@X0diE7Y0*|C4{nay!l_lR|x~E>x#KEr2{59Q~-RV=y?oRjaWBCpg zrdiqQ{@U=Y#H%Z^K}3Q>io;_&a^vYtx)-Y=xGx$r39=;e>0`C`nX({&&=;yNuSD!_-Mn%`iKk#QlvK0 z-;M+6y6CR^at68wk|AWkTo@i6>Q)hdYQeNlp>PH^_MLn^)Ib_vIxrF6-N%Rzm7Jkd zu#HkD*xIq^Ea>~hwWQsO%(vPjbrGyXD+wU}cabD{ zQfk80MdFPS#N9j6UHe7{hletZ^mI2%-dt@#WLI4OBEM0+wST&-77;nu$dRp11f`hWDngrbpFU@h(L~*qmU9 zFALN2xbb;-3}?7l?rh&(!~Sh>>);I68I3n>!R~H7B03G(^wsn(@AUD7hbQY??vgbk zxpFBYdeh=@6)VGIb^h*??jDvDhR0MBX@v<@Pd&|)4NFcXF?Pk(c*I}Xkt$0it?Aoa z0Y<(%z&t=6?FzQH1~N3%RGSqvRM95-Nc(M zfko5s%#U%@?j`%PpHWPigC#yFm#o7!5p(GH*0kF@M)-oCl*pPxQ3 zOFT95=rhavDR0~7``{h@v#W>7TfIB*z<(_dC1!8BW80QDY-##>^NvN^7j3&i{CDR^ zT8C~rdj1{PpMTy_FVzzAM+}tmR&?^!P6TPxRJ_Wj9UEuUf+3;0@D{+H?6 zuTad(*I%cu7EfKbIkn!Foa5xUr=(JCn^U`Q*trwe&|{Vdm#^XSKbh`fb?I=h`Cb;!B2cT?s>77lhBMOb}Vrv!8i%bAF*Tc9R#~bpf(Vu3AS1U zzQ(rjw}o%VlD|l$*OJh$2ut98Yy$~ON7LIVk&4B45uP6~nvd}vW+$H5F)y|vcFD4{ zmL!&4uv{1G@1^G@mR-B#7nZDut!(aJ{i|Ef^Sp#heHW=om+E;<0V%Zv zq3-a~XDK~m!@C&{!&5LS^6WQy%EtQ@D#5nt#-=J^Dr&W;0KGZfW&O%gYW^J8bn<8aI1saUG>?VH!G+1!?RO-Eu`#|7z& z+uGubEQt-VvqCnmjkS64WDN1o-_6aN2sbtF*xa^0-fG$VlovazGi37*J;(7saS31X zwDSGUGn=oAw^-`_66)57I=k$1RARQBoZ?fLc0oraU-z*}s%r3^%X(L2=Sk<}0w$QN zorkKOg)*y&^-|K;>k4VTusgFGvV9v-|Dzhfy+J>1(uS)FCn~(HyKhJhUUN-qV@FR% zI@R5kzPhVBy&=`EeRO&1>-HO`*ctxE|Lm;5b;SqVHKub@y)AknVm(YW-ZU zys#Nz!p@2HbG^W8v)H2uI1T!A`C#w*YI*%sdLt>E9AA$`g3Vm+pDw4?&!ki9_f%8s ztF@`kGxH1Z(E4e;hPqx&cy8_jX}+{Re>j(yD;ptAoKc1olt4^pa6P8IcyN{iQ#kx< z<7QQ0JZB#%f0`M~cB_ zH&w3Cyr^cUVH@Rb9UQzi)y_1TD3yxU6ee*~i2u~Ej{g*n@A2GvsZvdCT+h^6|LXL5 zb-DZHKXn?S;Xtwf2~5n3zjoQuGX!Taho9oj#`;h$mICV!d3Unc%(_oc$x6W(%1ez`BnmjrB^{D5{JslnI^Ou}2~ ztoB(Yiw*|PvaW9VMTnZ9y}bt@_!!t@Y(2K9T{JC%z4}x z8gk53_;$-s-!otvg^{LsCS<){w5~}xNf+c)y%)cULL4)mTRSmcB<%7e$F`uQZ}CWNJJ z8sANbYT#uW&k#cSt2ACFJk#@jQRA;CgeTsj@pllmdfxjq{+k-IT*Og*|2`qAY4JY> z&C4~N?J4OgLfA(TM6ZMw?nyksAN{1mf8t;GdyF_O6GA`B6=4e@^hx{xiaXHDc%^=E z4@}lT^nZ#F?l7GR#eKMU6>&iE2i#@3r2FC@xG(7j*iSl?N`3%*HF5Yu;s@@(pE%t8 zC?VYYOG3Ew4}{SFAB50*W(*Met{{XS@$VJdztAWC11|o9-hSExF786V#0T&R(&0`~ z^UH*A@3k5~N(gt~qVc;3;r=m=-%AL8d`#mH6T&}UNA<{DEjtNVt0*{Y-sINL4i;js z1DCOT9VB$vMLyI^>_DZUL>ksUfrzaIMcs?$m};ip<@y>VRN0)41*vkP1+B49w8x^V zpn6q)MbuF#(R&@?nmvMw8a{%Gn%+?Dc#H4^Q!(954Q;tUwOQsy-zqJG%6H zc5)IUC6#W9i`il9&lTwa~U4iKc|wr3No&{NzjZj?(PA>mg@t)(+B|? zJ3H{s9&JA!nr-M#_5)sm2UUm2(O(rjw!Ygm4?v7@cOICn?+)mredct_1$Ipk95jW|9yCDeNSjQfEeSyKL=*ZJqg^nML{D+AzSXN4dgCyhYZivYMZ+GNC^8VbBdlPUpCBC5ypC37L?*h(t&=@0kDFVuOV-^Ab ztU&+`Zw=^nJRe8oJ`O(PnIjF8U%DNAe+-;?+!&*8$dS7a1@wRs0yJ{{j=K*auxwZ9 zE=MrN-F=R}UxPl%8DsQ~JNnoexeG$n$Nq=WS8(+GBlKNklt9kB<{f=^LEkp5k0U6f zZ$azp0*&UfCeOPcG-Ifb&rwJ2Pf@s!8X+x1xwmRL!x}?jecT{`beHB%$l2-kloj4J z;2ZzF2XY8vSuEjaIV`bXYK#dlAw+$%4RZIw;-#Rh$3uN^Lfiz|H_t5fyjK_{pqf{7 zd;GeY!m}WJ&~m`Yaj3-wF|`_Htw(LJR-)9Zl&nXkd#~tq351zN9|3vZ^ zmap+-g~)45KHJYVsh=dDoe=1)_1@X~o}Q7_ZE8)6lJWZ~vGl!(ccw;KcQm~-{@d|i zA*JcP$&s@jeD7@h{(H81SM~p3QGd&0UaI+l@}u5k^drs14|(h2cP}~?yBjMQcZ*98 zEPr(Q$6j$FxdRyFxqd~u*KRblJjxZV3ud7et5z)!Eq_q^Rxl;|)yLu~#T7i@_-}ij zdrkF$AOG+;H5eJxU01CC+Y^Jykuyfl9l2*D`P8vBD@Iqy8r-!bUR%4Y$NzUd`(@K+O}tWB6Ix>!#50P_S`tUciZs5kT+bZU|N+c$@s1Vt^%5$N#U#JDcnc5 zkWZB+d2?N>hb6nz=FO>6b6B z0vG>R+;%`O$l1L;W5u1v?N>u`?gkvdgfHIl*eE<+p130X%oe#0tP4O?I3KKHh z(bzHeJepXI(g^A0aj$tANNjujl^`S%@lVp7UyNUm(iC6x9L-g3xWR)+Re*dJWgzS=dWl|+-M{2z z$X{3;wB@LD5f^Od(fw%&^Wa^dutd4vY7@Gb(DssmM09C@T5G^(1XLt;fG81k_4KE>fhS;5jd3+~qD&LvA z^2$zGAI3%CJ)SDt>U{;@OrqS# zwt#rjTDAX9G8T_n_+KPriA!Q}th&XLakB^E%GjoL$wZ>31I*GUysg;&_9PZ9lgY$C zCEh^zG6)m>t6zkSy!}QprD@;vY5$*3`>S6}X}K@QI<(w}Ul-6)ZOM4z_g=TDExsh= zlZ#?&Zk0U-f#+TtTf5#NeF1jXbhcq?)DFd$z1W)T9LcYHv9<7StU1-}vi`=4T?!qH ztiZ7!Ku4FO<3|y+*T-U)bUN<8ITmYk?cNiMo&A!IUD^womtWAmCUGRydqHno*GyYK zT6){@k04YpQ=<5dcQg}8y21SYSZv*?r9K0PB^)w$Cp+@Yoft**()67eW;1O%ZRM}g z-My6GsIuSiu-PeHx3?8reZd>U2^mjL8)Bd4Ca$bsd#%aWoA@o=_RFuk_FA)>fXDhd zqbr+bPPpYhn}$V55=+VI%Ocz0%OA~QTT(UpN4^M_ug_KHV^b||Dh&_(U(jcyP}$3_lf z$MeDA!QSEVjhXS@j1@M0&xg9)#Gxv^OsZ1MvCBAQ-=gfp4Rie!nH9^auU+&?zD8xekz$U>SN9N)mC zsNd(!4A-kNTmv>vLe0x}tVWqFp=$4riA)eudf-I}X;7xZH@v74W3?Hlw;M6k;>i9Y zX8#Vh0)Eu#ViOcJ78fZ$mtW^MBUX;!Qia?w`#Z2iz)m4bS(G{ZA1_lL>DRo+jdy@LU+tmMvuKFV)CvQA* zMYL!^7$xvBx6&x?2Yc&sOkiC{E@~6ptrLzQX)(iXnjDhxv$@2?Pv5>9C#(kTv`frs zSk6&yQgA8uLJzOak~u*Fq9X%u=jb##8=?vS)?3iV^ z$1=>92~J-k;a%YHx!WNy3Cuf(?Q9?M0w>>0OgtQ zR-$}gNLpvKn{0qD>hd-nFO8-l|*Esw;L-sHB?sNDb z)_k@zD-lDVcKA;@_}@ABac!R^VI|6E3nNY&`iTpAj1R@X#OrbR!O74CN&4%hd z%F%NIR^Lj-Rj1!eJauR7MVPX%yeD11)9@a9utE2)!H5VqJz$2+AKY9sZl=lx)5Ard zykQqFUj<1GF|C=sbQ;3|Y=^^#ZA+Et5fS6Zvatb2;48I=qxl%Z@cjG4jUjQ8qEqa7 zj}M1?O66*!D5ka}R`!hzkwycI*)^Qs&mme&TL`)#lvza+NWvl@z z$BJfSzuEBVm8!ecWuDh_gTQXgAz(8AKHwdABs`}UmLJ150ZTG`jdECYE6PS78XEAi z&Tk#|ycFSxs*_r`s{Pol+dOZJ=1&lgs(xX7yV{2k-=XUC)*-bxc+pNZ&S@P}IQ6k= zZ-r%nH)@E^jNn*l6NuF|@y9E*Kj0sz^jfi5emCI(weE~HXLYg`5G1Za%c^$kq#6sg zYWt+GBfneoryBDi=EVn9+ZG>C^6@Ro|M6bchI83{1?2$QnWakl`al$Lix6|AdC0)9?!# zeo4c>Bt#}<-!qO(%Kiw?RUpWcKU0LrckG+c|6PR8FF}WJKXHT~RfELK7$Ge0Cqz6R zAVmC1K1RHkiKjg8FyR`VpOJod5J$S+MTqpihY9TQp=}l5}`MAiN+jr6E)b z-mc+Q8g^;et6{%}LmF<=5LK7hAJcF`!vh*lX*jE4Q9}tA;*WiI#^X^!l=Is(yn_(& z`4$Z&ya>nL!~rGTh~Hzx0q-S5AU~kt{e%eYhctYE5c%Jnk2QRf5b5$&4WA-RdEPfP{1ze7>AM;}L%7cKzOUhNLZsVs8lE6T`u)3x?AS6L zvE(gqIU(ZZGD5`5)r5$TorDPg*9Z}ADQ^h(zY|AzrCcGL+}q6X4G;nUXAw=!k8kh7y_`ap_?-C-M5})v#Zl@dtbr z;|1a7c}DvGDnf+6U*kiBDU?Hv-%N=3C~Le%xK7uTuzwG6#LtH`{{ce8(`PjP1R=}g z^FE)%-c`f|y4Cf6o+A@=uIJQhpU?Q@bag(TQHpa?i9ORygYn8KMb&Yf;JlZu%&v%I@L2wi|ZnqZBzE>nM?MCqGIe+^LU}sM`q;CFFP7qnHu>^(Zl`#~#HF zcgG_o!rk!t$aP&X2h(2M(P8Mcnq-Q=-QZlAIujQR3_`&R#Qf7_|E0&zI^?EBR7j_1 z?o6sayOCzS-hu~JpErO9YUxo zRqUbp664B|M}w+d{Cz69s~|@^&DsI#TZ+dR*m4Je8y;oN`=8_8mYW35zNIln zt`kBcrx~+=uQft|Ob;5K!9ug^^%H^FzgE37-O&7s9Mk6}N8firLv!jI<1WV&w!V9y z&!q1ekfyuDU+d`m5ooP=j4}E+{;>7kYw6=khtcg0|9+gc0O7o< zF-GnWK)2n!-*T7o#@%l_`pyR)mA=cM7%bo2OM##};~V2{D_(4OAF$lzSlGCmcJ%c^ zAG$-nG5Xd!`X09QaV5s+;~6j8f9&5xr3c4Vw*MZt^l^-C^qI3;CU5R;pzqa=z9%ew zEVD)*&sy33W4|jZyzg@KJ!$FV%8=3bKOB9t4gB{}N8eMHKCUDgecyESvHv#(zA==e z`MRU;ThPb8FUwmS9;5GnIr^T0zIO19G5Xlww$o$vI?qc%i29(~*T?=iRQUOi1tLn{ z1(37#^;!BZvGnomp{=hS`i!3-=9jmOmcxcnFw2Ma2MTk2?za2Io2B= z*ZR8gPSXc{?@+JuOF!}Xx+C{_$kG4C7`Y}W=DRWf1iA0wF~;y>kh9~Z4F7!#a*Suz z@y35E9DRR=G0&Tg63Cg?wT@f{W1;(vqn6yokh9$#L&I|q_;i;mb;jL|j=n{RERJQ2 zF|XZ@zGtBCNieAo(|EqVZH~Tk;feK#Q)7(2AxGcCm#aAj>f@Xo*phA&T3?q|FoaC- zBm<@m_3_C#a;wnD9Mv)eMy{yk4C`*lF&xH#EoK%kcKmI_n5zqN^dDC$DaU+u1TP3) z8Lwidkom|r#;7K=vWIsJatBb!{Q~F%c&Lx{65X_-%lmhX9d9O68>5f&oVMKID-nMY za_SyQb}gN|MK?4&%ekRDMRV%2oKJO#r~I>=!x)9rf2_L+ku`B*Ga=_S_ZyG}<6YY03;k@F~ku5l**mBQBasn~FcIqQ{|M-W`U3kINNB#s7i|_uE z6RD$rcEU?vJCYu0$L*oVw<;|^8EAbUZX6w1CTAXbD)BQXyx0Q|E_rYKoo{`n%^Mt{ z4RzkLX{77HuYyY{Z!P4~?IXztpzHN5m;Bq)NUw*^+jYg^$A0+ox2-%LOD_MCIx%_R z!8IeR+Rl;_j*7Bk`^wQX1z)jq&Efap-qhGT_dItr=e={;_GLTH+}1AVPum~t|H1oK zE*(8XBx7sWmgCzJ4|L)DD5B$}hV|Ra@$ha|`ZYPS{}JVKa-{1K#6oQKgQS1SEQaYynmKD+GfS4spTei{Ijz{Z&!9(9yRi$rr@*XIKj%z#}#!7 z^rzVn&8znH{jE~&xG9>SZYbk$KYqjD;PCjk7c_s#m~^YyUguHwqk8a7{Ou^% zvC9@`0TPL4!Hu;po@NTk@qJXjZt(&fjyJyn0`I2u$4LENYzajcT?Tt`-d3Rcys=}8z6y4nbM0!T4wPf0 zd|xQ+|AF!;YW#*!*z=7YV}0qxzaW(TLb(L*i|@g!=`zOuB-XlM;jyP7vFKL#BK}da zhw2cTmiz*J^tM=RX&asW@4}*bIQu~$@$Eu6Ur|~Zpv#5A>Kihjq4mW=QJy{HIQ5(W zSGOj?viB=&j|1MlfyyHB`C01|_mgX)zr+o^u!CA|sbvhAF1Q+94XENo8 zq1=(nBbPXPX^vxB$0b|*50jqhQW4n!NgV}U5uBP-*Zh705r~L}VM-~Z@StNWnG-A~3=PwRhLKOh6r^F& z(ilz53^Zm?W^%HD%yBf#i!{u@G%Nr#EE+UMew9Lfy5Z5C)p+_zu+0BW;rI?b8&_9= zH9iF?U#P+DNYC?rZ0ke{E8rLV*yAui4J+&a`rxD7GVj;#2pG>6pq@h6k|as|^2+cr z#yeNW5*NA07~h=0P08W&eBbh79fz)2d)3XCC607lw%{HlOyj2Ki#P8`EJ@wlxuZWZ zza1ka`$XO^Ct_=G1~1lJ!*6_h^A`p`ywHsm3tI*~iPW0Tp3U8xJG&k0?~cXR)*UhY zm^qmjoI3n6dpHxg(@}c@G*|AW)bM2(*_u$@ZqCZ#n35<70Z*eI%!vD(a%;pC4X&!PhQZ(W(v>WNc&Asyx-#`q(1TNkJhIs1 zL;!EWHs_BlXLZcjpFWou<7dzDAtXev9gm@vv-~`Jvf8-Z-`yJj8}NtE*C3 zXX3eRfuDoKhyUc#rKqJymE?Z78^mgTLL;xsSuE>hk>!w1*KpMMr!B)#YI_hLP*nk_ zEX>d2?i`z^K6_uED}rUM2A;Qau3jH*9G8-FU&sll==6(>H=IDm>1U^okWi=`Z=zI= z6#99V8SDk;uK(&|QZlY-bWVzW8q?KfCx=5!8)x_VDl)WTH+svm)NL(qTy%T$o0{%O z-kEqa&i-V+`1wD2;txOfSvmZ)&IkkU6#4esn%~%Td-6?*J0N?Yb=m4ITuWlN*BExk zdA3S!oPYJQr8bXUbo)Mf)0L)OcH7N4BirBX#@lk_89AHI?tK)U-S$(_Z9j52V4WWe zg^fc5+yB@`;u{Vd5bj%>Z)Rvc=;uRNC)3Ui|{F#J(r zv-SMvoW+uUwI5pEr*9kHpKlwU)iT30MQ3ge49{+b`JAZ?49{|f`7O9H9%FDk%;$0W zwdGqKc{7+(GQ2-Otk2GY80lm180IhYI43~&?!prXe-LmMk1}SksW9G`AGROHcvdS+ zF@sKHf0e_xb3Xldw!^PKs}F!7d<6`g<-^}Ue)0Gn~ec6ANvt6@n8)vm5V{qz*{q%Z$l-t6!R6LO$kHvIWm}WLi#DX0b!Fy%o@KiMeClUS%d>2^ zIP$O4eAc8q+jh6Z|DfixCSQsA>r)QjtP?B#1>O%FzF8k;d%qI(*9BISMgMjIr~laI zuf$nXuA3S|zFE&?yU(+23tE1^;A_3NIP&jy@DDloCmsCr!0A3)f|aPxzUA=Qq>`_~ zcbT_Z<7^pLdY5~>R+CHr?$vyy?@Di4^S43C3Y6zJhH#YkU?3v5#^AJE=BAzLtLuhF zb2eQDZW$REACxbE+_d$^z?RJ&HmWQlG&K_Lw%t96oc7;oDedmHm14N7t{Z(#UamWe zn5=l-W1#5qjHQO-krOdM{^dx!K`@l~|33r}}JPuuU;E6A;{r5+rG*l(ekqp-Xisn!HR5OWsM@OxOXHJL-D3QtMui&+#K6S7l>kO2S*-<4zeU5jAY3WRmvs1GU-Z6O^MSKnY(-!>vLswh zSkv<8Tz3;cs4hZnJ%n>}z~lHq6ngRNwLaJrJx8?rhcz^MUmM7A+}R48?!|{yza~Da z&pQHgL`M8P!mS>941nA8c}LKBM1*`qwLtbuh_ffl^E7)kM3f7CT0=yQoC`uwg#O<& zyj8n7YWy(d!q5z5vFjr zzsBE2h)&siG=483GMSuTguVxfqf_?@&6iCO$Q*Kh5&W-^evaqK`95wo$Nk?tzqCT*=W5tSh>n-!har_O8=en@zAmbSo<2g@>nDV}$Ra=e`9Q?; zUDShgxrY$xb}u2)^L|34^82eQ7SM+i2R8p5(p7VzpFHq zaKUmfaX<+l!nuh!U_T+kizpJfjS%79so@wQ(qlry{e1m-Oo-bIM`yIaG12ocC*8s1BY`22u|_Y)#sKcwLU zgoxjdY4|W9;`tLAK0}DU_X$G8;~C6fi#;!;^Vv%Y5l0dbM z@tiuG68}Pl;IJzG?$vl7A^bn2@oj`lb^OErVd4mn#2@f`i6dMO69Sibfn#6Q_)~-k z=l3;!oN%>1*9UnHf*9^qgutb~LHMuIIQN7y{kiX*e5qej$UhoCK)43}()eo$5xBcG zeh(qy>0=sym=J+}O5@)kywdZIYy3Gv#9s^J4el+~@tD&1IzpDS7jhmjqQ_zlCQff% zMjfS!?y6YIa;G&i365?x8XN`^R?jJ7**`>WN26Sbg$HzTG=-AmI13 zBl)2|b)-byDyAzH?n(2*ejSFqzA`QM&J2RX6t(oc=V$& zM&CIQvh`gEeQ5ec-%>!MZ?mJ1{wE!gwgj_N8d)^=<52$=)2R=cOmqd zeAQ;@`&~!h1n~X7HsvnS-*)t^gT6k{x8T96?>}=tp{b)j1bfWK#sC$=GkkV%Nn_XO-==;0fnVwOVA_Fv8N-{p`n`ZhZH zctjy8yxoqz+bn$;O8EMCA0yKVK+JLIqg%$9_uHc67*X07xd$WUZZ<-IM(#Tia+W$t z16sQf7F_>vd}WN$H*lJAdC1Xvw^qRLR*f=1^7!x^o#l*|gMWGc)EL9#8l0VOcdtb` zg4`AevabNP_@75(j2-HD8~PR3S_Jd@VMp$dkg*@91#OJn2OW1mfK2=VWautex{bSk z;OM&($Us`wwNE{#ZI?kJNk1_ zLjQ3-lyV4~mqa=t>C1Q(vkrxq@oNm-r6IJO@or`zhk`+XF+9|_91q=uKHuDod4%7D z8^#!Y>~q?3pFkyWL4@3)jQL`ebGEa$!P(Aq`s$4-np2 zL}G0Uzv;DI`2B^o2k?8z+FMUtis!PmWnd$CyB5z1Jj?Mc!?P4mpS*ty63uv9gr^11 zVmz&Q&c)Nd7T<*Yw)d?>`|^j*dFs3eW0$u+$&-1DcZ{D%d5d=>{{C_Kp67Ej9aopOQ@Ul%i*se3q3E&Uoxf>7ryUcT|@z5|o)7*f0tFjXBS9v_%ugYb- zUuE&Q@)zXAFMupJw6EIYct5HM!Bt-~-hYP1RbMf#{FaRO3mH({1r&Dy#a+N81pvie zK#31PaTieH3{cz$6!!teeL!&^P}~O;_W>ntTH^gwkBK_vKA^Y{DDDF$HDBBZF75-0 z`+zN)FYW^u_W{LyKye>X+y@l*0mc2L+Pw*{|9fbu_fYBE!$%9SG-@yz{PIT$)lhf zekiX)j%DL&WQe4wOvZi!xb&m=`6WEtgs6Vvao zVb<~WSW@cJ^+K5t%17|q#2<-ClG1U(*WjI@jP=Hw$=`^FB{tTl_(OQ_BEBi^Es~+w z1@Tx*niNm;&+_%y8oW32hlZh!CE|kfUGyat&QuY+N#X2N2;Qu4j_epKu|*2!$V~7S zh10(xzgXezhTp32s|>zG;q<%MU#jq4gP);rmKxzNQ#fb21V2;Z{RUsI@FC#h{tAU} zH~f_f-)-=-6u#Hss}z2t!OvFsO$I+l;jaYF8Zm|?(Z%}_q46^oC0dy>H2ru^d1l%i zKu-84h=W7T2%LM=ndhA4o3;7_t;n0r;bYa-ndua2>AJ(xIAJY^rS0R;_;9WIkZk{I zby}Gbr}77*R~hCVntu6J%awdxr*SjPk|sjan1NT~!Rl6M8ek1@+GB=bCNPHXj^JTJ zu`Jl;g}A>TWj(GIh8v&ujr`o4+>y{}I=9u%iGjUahbJs}=(O zp1l*p`!l<+dLQ(RbF8j%_!?s-H`j}^yAredi0;uOzN4AAt2Krjq+>C2aQD6VEa}B< zYZ6PhCl00F`77~ei}$<9*qTJ8mRONWlsXbCIufPriL+CQTRIYFckE8QDwQ~AQ(|U& z;=)v7ssqcefzrp5u}d%Pe)%BI^rDRo=wC_3RwrJQ+K@Q1U(Wkpaq(rlUb-XQhL$+i zys3G^E-cyx($B$bqSnNXZ1tI3sMSjInKCY!P+NvPpIyYMGA_0R6j^$~_s|OES$uV{ zm>J!B{kH7j>xJE!-H`3uxUs7j2Op;kR-(O-H17;0seA|UnrnW>z5)mj{mg#(&(9IOesem@ z?=h^@ zqZorgevu=;NaV+S32Wp5TGaQk*vC!z^3pT(u}0s+3K}joN;DQu=X+SHPi<_-D9Rx4 z-}2B}V9-BQB0OUiw$G+FF#H}?m~ZD!hW{Lg&t^L?3FOGIeLIKJ{&^0cD;I&`8LO~; zu0#ZeXRN|}HF`G^3C#S5`SwZx-M`r3vu7O`p1}&+Zwr`s;~A_lf33q;-@giomjth3 z|1!t^We)#T-@m%tv46Q^{|bkHg~Pwn;a}#R3fX3g`e1)&_o(SnX$NS3=zTA6OhE2O8;Jqmq-rr{z7-EFM>Qjqzs@GN3#|I{B{K`B&a2wz_`_h0oRVf_IR~*TpOYbrY^I=zN zl~OTNR@CW2raA==1}JZtumpH5MYUYWOc%3ND^bLA${$w1gc^9n;!s5-BfC(W&E#ea zWpCf;_;4n@p{FY|+C7*K(!bE1i?&)mG#AatPBpM05iddAJ2;pb7~9f4CIg{C?wT8% zoANX{?T}GE*yrPSmRM`^`%0_>xNmb4VY@1$tvmGhks!y`kvLdluS?^!NBjL6XIZ6v z4!SRbJ=PbkK-kx!{S+YibpImYt2KQM;ck82V2?g;uvMS00A!uaeXaWmVV^TG7hz;f z6Q5Fb3?b_lLYg=$X2Mr!2zrt@V2g%Eo^>4Q>ok=30KQY>0ABn+z5P?!gB8(R)9?-r zk7+3GWAtJ4tkQJG3;iSEo!0xefgjLxyb3?5p$U(~KbR6 z@ixGE7dW7tzW`*fEB;aswJ~77K7RrFdgAb`#1n9ccyU-}y3_vkgh+I87kG~N63;uR z;cEzC>2{63S>x~0_tH)?!D zL*CO){K~K^Dh^KZ!#9tR7;#K0AnS(g^New04flEFD6g_|!YJN(?bsCC3@Ow2bdV#|$ zqIVl1{3H1uQ1TNTk^BU>U(4OB;Q>PU6In~(EFt_`)UZqlf7dj8A0hNgdP3iy5{LWj zD^X915cYQy!XEy;_@E9K>`6F)x04S0;&0&nTF(JO;Ko0%)%a0D=sl+KdkLxhdG9Ot zTf)=pK?K`yeT(6~L<0fo4@B_9)w-TRgditI>Sxj#2sUo`JEpR=Y=`gnP+Kp`gs*nr zs#ZT}ZX@_sL#wu?hpjs;ZetNP_h!4U)6$Bo`uirnzuh)8TF7s_jcVV%gj>2j(JX0& zBbB=CeWZ}v_D2f2osLK$CkBI9vXh7%GZPMW4{ zTinT1%Q;LQ8yitMArg|N@(%c;G#loO(t0P;hRSGBrP1N#+4(FhNE^=Q>T=>3Np0Ac7cZa zX5~%&B=vh9(3WF;)~|U4MlOqY&M@`kq3J?Ho&vlU52{g-qrYy)W9$0{@CiJ|7=3R5 z!PYkhecM2zzD0N_M}5D6$JWQS@pYgXWAyzR2)4d^EdP;i^nC&Ew!R4w5r5D`>{V^~-TUTi=YGpwM7bX?|L*7;gFfa1V~oBNj=lp{yx4oBdEOPGemJ<$8x=3zj@&Hp zqqL}varb&h?ioZl>kea#+%Cx3;hly5=q}^=Vmy>%xDGn{xM%fV(2X(rDvrLx(AN(k z>TAPe^u5>7_X#lW0pA#-?^hjt4_o@yLfGhg+|f6I%Iv#FnU*8^2}j=vOW!40j^X`l zM_(T*;HZ4{BS&rsa#8uw?Iff&R$LRYlM_&$={msVnkTb9Ecl6zl<$^A) zugB8&QLT?Wn#a(%yupcQ>inc5H-NFtQCiT3GJL+^_>UJ!-fx5e84j91bo}=e{C5C! zhS%OB{S@TzUj|uB@yyfPN?YXlG7Wxi#aL7#8<9h&njf{8y2twM5rm@r~p zWQ>tJbZ9D*E6%A6zA5bM-O%0FyP*fG>d||Ad#>*5gBZ-I_xLVlLyzu_s{h(ip3e2K zgLTiAop(Oa|AX7cX5?EMO(S0W;U|Ib^<-!4p5xflcMN6UTM=v)3Zwx?T_tw z?)Rp=cdi*}`kjH1{j#g|^|00RrKb13f6MTferrq1VgO;7}{EY^F;iv;(^beXu0>@A6d6O@yEmXZdV5w}EjIk&$x^v}8H=D{U|08zs$ zoO=@>KuB&NAZh}aBwjb&Ru)$z4qGAv(J95y}6gj zaNV?k@(jwYMT5Ej$ePsvRuQC$!7E_cEAXtua~q!Rcpk>{b3DiJxWVo3H*g4O>-c+4 zTYIbxKA-+{Md4~3&&{nRg`5L+cJip5KANikVjB({KAnrIefK2@l?w_?Xk^V-#IQ^hD$xrtIwv@~O@5w7N4v$lql9v^Q5(Z{V>g-*r# zv+rbK|H-|Nh5ZTzeCx{6bGHq;HTAZX+mp8^-4Xnp@p+u!Tb5oKSQSdoEgSra-CtsT zUQ|k~{U#Z9>!ZHZmOIbvbp!X0xPkja++cV{q5PJ*d!eM!F>nF*Z_tL{Xbb%NGyF8a z&(AtowUn}+*u5P}ut_5?XD_3Im5&ZRujV_MX z#&y_hNEU5nOJk$8ifS?Ov)^eN&|mfjoP-)ciflLY`1E zP{pxlFb8n_q#gZ$-1vBaDj~)hEFVI#h3sF^{{Y4EMisI9@P0nJ5hmhcS*ou6nfRjM zp&xg+?jDzFEm^*731fH&FG6?%Sn1J|kKwVNQQkB>gvB6G{cWHdAI|g=D_8~MN<{!G zw`Q2#;Z}fH0y~DwmRg0o1!m<3M(x`mDru0Q-0lLc%ybGMV@(<)D7P4)V^h@nF8yaNR^^7&VZ72ia>`yH@Tp!nEBcX`(y0bfip0W%$h zpW$)GFNjQ2`NuDwN^cL$h*APb!0V8Ap(21)Sj5N*8%$K#W3WUMEY8TMJj!R7s?NhG zGUY{Kuzr+0|2Q}k@q2FoK7NVn6813otmEKW(~G8Y6#Q|au zgK?9iT7(eTpO7I?zW!)dT>COdv9XhHx9%9N8|MqGX<$JIIU+g=~0MIc|rU(5SWw-xijGUir#wETnJm7S4z zI6furr0J3FAN2&|f5$53Ku$1{8Wtn)!>JLWbIZG77ky>n?)a&uTleeJhs00SZjIk1 zQvG1{gJr?4J=NoT1A+U?g58gtNHu0n(N0ddneo^226x9!=2o0)(l0qxJGhf}W;{uZ z`Yre0c6|{!XgoqHL*yUwBuAf^QX6>Gkn;e+`0mbt$fK@4ZU57krgR5(FBPF%GaCQa zb5Y!KpBTT%F0bz+AM~7!^EOJGtOM(X>8YN}4p=#KgUx%Q+o};P=UDHLI@VU@$v9S)ADP^^(QN}kX9*G;SoPVKPr9{hnwd=vYSy7|bxL><3C!QU4%IE3s zPopfY6l;0^*7c?~_we}Mjw^F|V@5fjTFkr{DYZ)uUy7RPmj6(MD!Riw8w2{;p5!XzrLL z@-ru{-Dljt==5zjI6k+WuHWaRYtHEn`}7=SccWSxEpo^BBO{lbR*NT@@uBig9zNnfPldg1gG{q1=W7Rmgv z8cSHU=vvBW$#$2Xl0)3Cr~Vx*(_yK8O}qJsp2#};bLlL;Hp!@~j}|kL!0aV3R|w2F1)suwgtc6QkR% zUm6XMn^zdVwYqd^VYu`=)uqw(#-O&PrG;OqE-f^ExcS@0tdhV;SA6d`bhB{LMMdbz z>N>kCVgxG`ti+*=xU~;f>o7T3)4F<7qZm0i3C%lnY%rB<-THS4LrM&K-p|QbSY|W!Kx3rowr%sC&T{!iI zqN(c>n1E@V^uJc16k{g$+-0U{Db+X1&tP&@IVx=_0&4?QG%b+5yh* zdgZa#&)d7jrYDV|aA9yTQO{*2_Oato4$IG1bLr*YUymVK?y3G&fMc&kfY) za|8AF+(3OjH&8#%4b-<|{G3#V-Ok8AKW+Nlb3F4hlv9g`^`{BXaMTaZ`6!_K=M(`< zT6OklP5K{ckU;v!iU214nvZ@TG{fWjJ{Q*p>Gb{%5yM?9IBSdVi#!?=7KfEm1mg8D7a3qk~>)q~1u|Lzw9u7swuQASn z#z#_k|6eRNK;GKAb#<#6xjR;9xm!nmTR93{D?7k}KEfaAifzAZ*EZvdU$+RXWuQAa zP?yk7?0_u>@zTjq6(1a@v>U4=# zGc;M#OuPdDG@*RAL-~9kfT!{UXs-ab@_d*P)0eB!7zXB{fC+Pc6vsrTTL!*`4R z5rjtn9BGrkl6X4qH6Sjwc5TpprKA(Yh{sLD@P8*U{Bz$f!~J_=#P2EM8P<9f!~Zd8 zrlX4(O+M3;jfvMF@kLUf>=K!t5*d$DYls;_;#Po<;cg;Ec-x2(&t1fb=l#Tp=fjeI zoOllQTM^56FkVMVBc5!dL$fsPU1G@n12No(qu~j~5GP`U!}||HbFuzLT!#1%gP&&% z)19*lq&fdjn!2^*KS~Ta+}|21*EH@+rT<{Savwtsn&&pse-$zObN-$FxsQ_W><0uY zus4zz`M8G|`M8%D3la|#BR?M@&c=Ni67QFoZ7uDY-ysxoCUEu?YyBk}ydF~ZFwMto4jPCOA#jI`{U zFx((%VCD-kyb3JjK`!49$~TD-Zmz^aKA7`K1B-AF9;%=SSLDkusec35(T=yF&$OQ?^9_30hJK@ATFavJCx zbq2lxzcQA3NWX~qRIK{9&eoj)D(bCHcS9`|d%7LU(v~B?WzO1hv!(2$1d6d;>@{WLh5sv~TZzU|;@^bOAZ-*V_F&)i!lUGU6K1!(y&%Y^K*{?CEZp**bjf4*O5V?5cFTJNgnPP} ze1xCjam#xK@@m1$_@(1f^4@{jEw2_1Y^N2d_?>`-TizJ7U#fhGl|0@N#q=3cz)f(7 zNiz}o2ou1^aFu-Wx${}^T_X9W3128PI21`U5oPePq2CQwq&q_Yp5qN&} zk1eD4r3}JG7~JX2M|z)veJ&n0-IUFAa@?r=fYk25cZco10_FCAk8dO@@nXdUtoZJO z!5!{v2rLG7hRgng3RjI!VI^QS(1s zem>=8;9;1m&cmo3h2<%iMv3oZzTlf-&*UZ=iW8=ZAnH@OyR#(&?Fnxth-edE;J^6YENuAQq# zuuhvhJ)Sl13wQqs>;QhsX5ZtqO5(!;|NgO8Q>>fj79{ZYlO<-OUJh5Z#7&n8uAIU^E% z*o%>k_^0DxItWH2^$_$7L@o#7d7Z&=6YLh-aJ)RVQwU(*p6RMsR z4=tD$*Yna2=f%Y?j1R$e33;sj6M6B(vrOj)AEw|*)>5lSwd<3yXFwa&os~#tN;;F~ zi4+`WnpL^d55xU6FyAZu>Sf5Xv@nccz=LlbXUrLC ztw^iGXOkQ&E^H^;3)@~jj})(-2iCH^f^f7f%EoUiPL#!bg!hEma|PIFF;q0@_xH{=Zlkr-lm7 zLTaqX&gA-HQ(4!1ct z+C7+6U5O?9mYVvyMBNIg_b^r7y3yKP--;DlXYu_kGqc=lZ%x~-X~qd)kjFjw8=RTk zw&of!n*OUQ(bRKUxc5$mH?Cu`)wI^#NG%6cLb=p&eQR@#+6-k4>vw!^Wz5s#r5OVW)siZdtnNKCAY|^em^TCm-djrk^yMe|H#c&Se;Z1u_t~ zJL7U#V*I|VcZ z#aaY=GRzaM$8&6wi^l@z(@UD`@m~MQV(o$cS#ANi(|;Qt3)F|%qPRZq^`9#EQx&__ zTV z&lv^>43G8&)6baz2Ml{(rDbP$-a7JUJIpW{nkmA|ux%r@i3UT|KF6y6et_J5`e&ST zS3tSTLB-z4*w{no{hZuGRDC&)u(=_*QjRwy4JdtR`w0BcjV~Soxp6N0>~VQ z5O>fs9P&*i#$*|iCTIjD*6J888xk=Ju0EfifLmK$Y#0d8* z(*5hic)<@!`YB>ee11>T|3Zw<%TeMinXZXe8`5tr6nr8-Adlt8@MaMsJ~8RPk{I$A z6SHuL!55S`RpK;>5u`{z^Yx5tqX-vSBjPE-MffZ)rb~nm`J&u_W3)$nDkK*1K_K%< z1B-YeepitOUP6p`E|>UA#F)eW8ZpZ0SHuYax5NmKjV{wuM2v7Mi6NKs<&?*EmGUyl zUtrZ6$`kPgJ&X2`E5ZdW!iD@M$-jme;j~NoCSruQThe=o5$;oxeug+p(_WVJF=E7{ zPtqR{vmDNOt+ihp?p+OaHRWChr!{r-U_Y`=^?LV?3I|v|^)h%GRIj9g8&5A!|Mt?i zj(esCQ7qfKlFF;@2l}Lm;QoS^Tv3HY|AOrtf%Vr7Y|jZ{JgD;MGg;v0qZSJUIXMY zT*_lyl)NUG-SS=porXt&lGgwWx4b)D@ngJ{yqjQl%R2^Ir5#4`-6Uo^?&f-t!f6KAdm7DC^L1!KMtSjpDX{A_o^a*mAnoZ z-05vV{Eot%@w)(z%D)}pQ+{BreGL))HVqP#+gE*j*FZq6Vggot55eFLw*;B7814+0 zeL)rOA)h?1FE_zmfs%K?C+|+k+Yctn8-qv5`+-m1_$2TtA>dQS@A>4FWIFYppFbs! zXED-`D*K<}Wn*3|pc|iG`S|WZ;yVz0ehx5 zf=9)#4}2)91gr#%!At8NODoaDu4rplfiD9>CcwT359MXxVVIC-Ljzv2_mmLWDkI+& zH(w_D7^$uR6d#8&*h^&X%Y{n$+16!?XUzE6>#{$#8d7^**2FA?Q9ZK#=CVLnRzj|n zG0v{F(8QtSxNZ)KXNvX9$^%;D-m=WYlb}UyU`;V0))cWCcbFNFI24SZ9}mPsm16~W z0@~I^@l>%68SDITYI0X3J}I8m&maA=?X(n#s6`}=E$#9;FiEedtJxs*(^i7pD*2%P zIhfO4LH>CsHBfxqOQ0`>vlhdH1w0M{^fLU2&zri16QdLB8v~9u81-UWp#GeBAnBb3C`7&lm%^#xIZe?yQ>>L3R&~)Y^la)r*QF1; z>pS4C!G3$wxyr*mePSE>UsVpzW#z)oalhi9%ItGpG4r;8^`AIBLiOt6y%Vpqo2EIJ z4ifl!b4^0(3oZ)1@X!Aw)c0WT=8JjxKIP{7q^>FOo8~}Jb8Tr=?UhXlW9%Y`3w99%#hKaO1p{PyagRg)_$?FQPS zxQ5_{{%5$cckKYz1l&L!KR5K($@6}`sDsD&IQhw5pacEqvT2{+a8 zF68n{NO#s*>eMZfH0vzq%(nt7U_8F62w>7r=h8KawoF{$|v=%^hm>})xpXa)3iMevDuf)M_}&w56GLJs_KoWXcqFa3R1`ul?96LY6< z7yiaNb9rnRdET7}AM!=Mffo4&`OBqyEivPF&U0^0k*jJsz_gX8doqCgS!?AP{G9Q# z$vG~&Z_-Z_LG)Y(uAz?pfloW(Y*BPP{-r4{pgM~-NPRt6SKJVg1m77Qj~avd`RGRY z-^`=29xG5^KfaspacM0GzAvcG;(a0?->1cR7zdS(N|^b6DNyp}!@?~u0fPQ1kA9WB z1k7%ESAk|+6exLXVBwb64ubD5YC#}SxS8Ng_pe<{t=XbCuihh?sSe)w>nidgae0%rFYS@H2MDw-7>hv7O!04q1@ zbGy@V1O)Sx>7ZPdj%7Z1)HN)Hy8iwaJTs6 z{R?RFDNyo0nVAMSp zseq%9_i^TdGVqcmkPgmynRpm(1|F7~s>?8H9jM&LXpq2k5co}Z^YtNq|E?V2ri|># zh~*4z};m4i_ils0n&i?!hP;!aOVkiGQnz*b24pv?U_4{B>V`Z<$deK)+wBWoXDf3(=M*cdn@yAYV z{JFPL@|*A8LrGczYrmW3_x_VQH{cyDJ8w4AVrWUe(KH%g7jUk?4V(*bL;v&EF(`0B z|FQZ|(MGeKw!l9&_tOq1`MF<@Yg25SSq2#CXzXWZ**6Zmes-)F0J zJLmJe(T0oh9>zcHZ`k8Ge25r(((K3aya7VL@f++}m*~Dqy5A^i_6xX2LimRq(L#e} z|3b+7W5!#yrnW09oDB=^4Eal2!vC}BOy{EQp|F}qd=MG!otlr6SVR}Ud4B{ ztW#zw@=n>hD&=D?wv3zKQIa%W!7N@%56I=-169`Ghs)0Y)O>7hhSEIU=-)` z-%5i7<#s=4x4bCi@g1Z*wu4IEqcGD?6c3>l1pDm@XykK9V#Qa24r2%G6ezyuVBzwv zJp(@FhrA4zz<#_telb^i+48CQaZCmg2_OM)f%rIm;#>&e8Sb2?VmnEB8F&~bMA*=V za#Q0oTB^AF`^2?~->+?74qxH)BGV0L>k}6hO`lmTJe*x;^~X6PKznWULTx73L8+A} z);0sxS&2Zk78zAb%}@zu;#@22-m9bsR8I~|=M?mXxX!iy4sll1kH2nbe9&?+9SDO`CwGVe{xf#dw z@UME(7ffl=ro7ih*R<;VrqNBgqoC1xbPPE1YfWfD(go*d3l1&sH{GXuRMZsKU2#Tw zsMjjeGwaaE1?K4wE2cE%_HGI8DVx|;9~;rTWl>u9lqQ%?ZyB1=rAKnoGAupH4=WGM zdKPs05J_u!$Gc`dD|r{;)b2=5C`Gw}H@{XhXUTQp!6@l8JW$ZW9bO+^7K{{c5u zjc-_btx56rPU8V>%FM2SwE1;k)81e9rFQ(XFKtIb{J^Eg(Y$z&+Pb&j-={@&NI7 z$Zf`BCttqeA`u(t7I#{=dUZ%TwbOWLW#^*aBa10FWp~B_i_^643VZoehsyE}&xrr< zRQlkgHwPQvdPiHdIG%U-NAGBt($6EEohS66j~yJ*owU<<;LD?f4@{1atcVHu%#EZ6 zmf`H{NJ#5)&d8fOL2X+g8bK_a!zOx%gKU(pvp2TIThpcnvH4~b| z1iS-EUm8PM(RVFd-)i!dtX31pcbRoJ)~#Mct)`IHj5pqDl!AIS%xS0L<2DMxqad&W zCVjT}IH4iHVA2p5PtFSH!7|cO;lu_81J5VX!01zi4S#S<^xqKuTC^=kEuJ*;yd-Qa zfx-2(;go{4Sxw)Q^lh?UB5ZaGU*E-VGJn(;NneUHrEBSNtgiD|Cr!7M2H1^)O74Fn zeEsJzYcXLl=x*}9Kns2pp`*()_w?s!VR;$+ZCZSfgr?uY-@P>LVKj#DCkj%;c(<1R zV>)fs2jx?0D+noMs1<4JYoqTOsv2zO^V!DXQWaQ?!<{V*NhUsmjxw-YUl=D_`*esu z;#_MXr=Kpc(E9DC3yjIZ0k=>Lc5IR0GpHXAq53gZmX{1(im0bMewdP>j)t){;czE% z1{n{q>LN{|41oE`ChQfzj=gekm-eh91ePozCVrjn6>A>B3di~!l2#$IR28s-<>M*F zb1|MWJYU4)1{MCFBYr$;@=tuiH#hX+vZuD@dK?REjh$#EcRhLMTuwo$xX`neWUH=^ zD8xdQGZAx#uAe_^8Wnv5$tCzrPF}#@Qtyw^%;UF{$MGkO8~I|{(Wo(EWnQk)STa9) zeZ&}6V5~1#=ut?19$|S@k?#%oEDjlZZgw;~I_>gh#>TBi+Ky%0jV99=WqK5npAP5+ zGiT2)E;BB#GKvd~sw(565}f#b`SNY6jKt%(2M{APCqXahdX^{6KiBmM3v$P-n?K>2 zN#l*t1s=zj44>ZhuMHi?nU@>wB{OfGHop)F*2|13W_5H9f?r;^D0_C{_+__jo49kD zarIV@#`a@D?-bYmpswf4_JsCS5TWrPadjH{cY^x)_AD67Q63*A)PNcruoAnbv98t8 zEaGaEeV3QIkPx2MSSN*AmBX3%;=q}9VjUOPd(}7^JS#TxK6u5@(kQmEpUXs<9SapN zIi6orw-E_o=rR#Ct+*SoVLfzo<&yQePW4%-l&^re@sBq48}QeeyFYg3PSpZ2&)`%M z>sWicj%=vAz7aFE&}eH}pTLE0C~usqYCA&_t_`P@udP{IkE6_+H=wo&ZG#4$PHP<+ zXQ^RZN7u5*EIm1~lDzIlp;^BcXSLcA5y1MjjWu;EsYK_9vE9XqsC*;T+af9kLlyzA zUA<<_YFxz8ysp8i=;DGpz7D+XPNiF{@!Gn4{$vYfJ`qX#-n!MEc)F%%KFM>S{1B>- zAwQ7(Ai8OOV6*5TVJ~onv;WG&>z75^?YA8?_HNx0+-BSgopHM-2y3A)RF)pymU?T- zZOOMMZ4cgId=5O zZ?Z*l!Oj8hL-X?wq&TWqa|@g^%$0=M0Yn)J^xwKTpWx9HIr3?f`Yo zz5EwAjxcfGo7dg_=FokV&wZ57|7f54Xb~T${N1|;C~vHfpDWo8P`BM1AFlj5z_aeX zDI6zscFDnajHhzB!O%<}zbWQW$z$=GZg#{kEH2lfCCf|)?F}#Ncmo^rE#K#}; z@#py5bA)atnXLHa`1o^u{JGk5lEdQ9_3@AQ(Gz@ho{yg7qo?@jsXn?;#E0#i1x3mr zu;Dq)k>$-nwF8DWU3&v0^NMwZYdd2}NTA$8(6nN^%6*cbmNe5FLHqGJN$(ZzgS2mu zSpxl24?zLxA4+~JyusS*E;@qtU@#hSdg1pcg7-a-jk*N-ztl(9`RHvvT1=n7A6vEv zW@w*8Q zHFXUQ=)JXS?w*+%1~g!IDR!+bHNJr)BIrNdwFd%eJjNl$iCeTijrI?|D{OCUY z#~4q3jLz{ur&-uZwaZbcABlMPcN6D9G^}oEtapmW8MJzas;)u98T#Wcj)8_1ma|iT zoo&nChs1zB>G~Z$y8) ziQ#V#@g-J!8Yq-_mep?$VfvYUAL1nvvu{Q|&X0#a%{J7+{8EO%G@tlWxSxO+o3urE zkjM5d8{HMQYxI{*47!+jxjb8=#+oJ$)#6SX+Skc+LEd80E9CtPpzkGJFYkLmIGpol zc$}lAJ;MvFl=(E*3O7(LX{>s&XBYrJPvVipmul#d03$OeNPB*v1NcD_1V2OxTuF@2 z{gsklMhs7ll3qiMOxYl5=0_lcGmj;`gZO-$0U_zH5+f3aB<>_ee4dl;Ka%+0iP3HS zrKDdaMz`#3NuMT0x9>wqC+VQ^@yQ@YdM}We{Q{m<5tX<^+E+--J)_)bfrSFGKc0Iz z1L(daQ*N28cW}=ljgPTO40*^B5nhxS@f7)nbjC;{eInlwKb9xsy@WWTX|=@2uO?#T zV}cmM+KCZv2QdqS7;;#?#HkXq|3Ml_6*yC3lNj-YXn`S8#5Z4J5l_UM^^oxw@r4l9 zd*)k=80n~xxRMy@VLc~aOpI`^l31h%=|hzkM+pBG14pCQ{{aYNLL^2k)A;;N2F&IG0TM*@#k_D z>rDqS;>$g+j3>{|X8hQ%V|=J{%=oZh$9V7_5r&^h`SWCbQ27lStRlaQrMt-A!7@ML zUP*hzuU5J@5F?%&;BOOO2{W3Aqb6V0OACNBU zT{FI^GJVC8o<)pwiuZu=BaK8Xm+rO1NH_OD(|>{(=|6Y94KeQ~j#T=16K7rxjE~dV zakeOl`M8fiE$9u3p3l(v>CZTDFQ-4>NA!0FW_G#>a$3+~>)$7K+|-xY)fMq|Rz8x~ z-EHw^=b5@E{l%TJqv93l>OSgWcHxp zj2x=Z-Jl5;yW43OlQn!O5SNb(6ofNM&^`{6J(O^(8HpP2>^%O9RSrT|Nkda3zP~`? zdqu1O&9Hzle#vK8WIsN-5hmhE#d9{kD0uwgrom1@P#W@q2jPiH`n3EOv)v~TABMLM zk6T_0bS54JO5Sy_aLWr~Y7CzRk)C8=C6C_$x4f&Q8;}5%FE4>|^DP0rS8!NAD%_uf zbcdUXaAUAzI%u!L<5hj~R{|F7LLieHu9D}C}BAkPE`6YSmb z+Xi{8LzKrpw~}|iPo9Z_V!kL)<#w-6-jlBMqFZ3g`)8j#&NIc7Fv&-fx-#zgJp*}J zuxI=@7Etk1XSJyOYl1vw2AihhcODE7X}hfheUuCm6yGoy+~K~6a2JDz;WB&`Zi!D` z951MnL6OS5)W=r|KE59cRC#;~eC}{_(U7S3h;51rx78BLPJSyDReDWTEyuEN&pyVC%$@>8EOgK^=y3w}0 zcYX3MNx^xcD02l$-btUlF_=hb2NUJ78?NGqT^=IsQ7NDinfU|wRX}-shWPmM(TH{^ zCdos-QIbzNJr2Hh6)9N4S-|-)xXW!9Cpy5#_;EI$d@Q$#Fd#Y!7zN~_vAs|cz)Cc+ zD;u=s;M;+`o&o#$cqotWGsAQxPkRfESqdE`D0ysy-F&++Ho9;CzQW>*OgEf$fAWPh z<)u1j-=7@4SVSs`dBPE5g;uWh9=c<{J|#0gHlF?vZa+!UdkuX;ccb=&zOjqHf9eP4 zeW5RV@uk^6J)xz4|I~Mj7rvR4UU6K{oYww@zA@&yQ$NT|e)J1{<6^A%6;IDraXYl!AlxWEzP;}uoekMMy9`f zLJL;BnHHSe8`K+4{a{$iPVi;49B4e1YJ9VA41Mej-Us>j==a8QW(fJ+J^yrS`>;cA z-aKymVZEqMay|(8fqTk(Qw@fspmWndt5coZ|bwrL$~e^#)rfW zu^V?sXK7ZP?;cay`~TdSL|^)MceoW-4V9W4CMIzZ|AZmkyu zW68dMcyDjuovvWmkRkkc_uJUlOc~=21s~@Qb&+pD>{iD6l9z!KyGC~p z%?ZSZh?|Y}cN+0Xe6YNmsJ)YS7Y&kBtkaAKa)OcMdC$I{5fiy(;ua#jb+`gVOTn`S zpXH20fgC-OEc0g;ZU7n;H|AxB0bMGgn!JDv{g)8iQtxvTrW zAVLmccQtb{DQ=1#^0AXfMfS00`%=wk`$EwxjvM;2t}A1U-u>`~&zF6wJ8kla?kTwY zN1rmR+jvad8HuOn1Vn8M;=ZO|bz73ncnWHDaI*eV@Zx(8CY`_;Y&myhmv~ghWBUR4 zjc7Xq;Z%7Cl9qR*o3XI`$4(|yyxbFQqD?SzQ9MKJj=txBWs@4!c1%GIs+dPbydhoi zKh$I8{xi4@DOl0j!#A1vc;TTW8G4?;Ipczm69_+WP>WbTv~VzPxn*`*HfG#F-F@%S z1@SSsJt-acBxxe8+OA9D({Rd~RX+`+6>Zfa4ZGWMvr`6Rts^&GAR|EpM)EUm{IMp0;G|eR|A-U|bh>Z%vZ-L&e_RZRqh@-V$YMlhb~&r%dk- zgvT9|VHWrF>?un<90;F(Y){!q)Y{%iny9yWys1+U8<9bhigxOelzFNg^mwXBvv!zw zIOU>l7vsS$Q0=j5q%e0(Lc~baZyAy>TXo2?A%_v~>I|YLk3_6xF2%QZW*)FOcsrLK z!O7IZuMx)`R>e=g^Zpj2JCKtl!sl&WfhoTdH-aI4BG(P%*l)#+U^%^p!8^g+F2Cts zbo%}EF}xQUwp=amKcs{VTfz&J5R2tkbmt&$j{S3jUUYi<4OaZMyiREov~Bix>yg;W zVYaMCx>FEd(5Cl_a$`In=tj#XQfb(+=@oa7eK}>^i%jbsU8o+sbg zv}Mle&+KC?_-J{VhYhr;EpT}sF6;KKm8RAE^vI-~xYP$>s9R3g?knq8Q|QvhRGU{M zr@YvZKj-xPeJboXdPrA5Qn5!)32cfyHq-YdBdylEZiO{@A5(wQPW_hCVLR3q$4Eh2 z<`MgnJbAU{bZDPHhnRv7pHTU~<@E2K@aH0Ks{_y4eXJi>r_6b$X`hu}uRftt^j}EP z^-|x2b$BSARFskW_QX)16Lwn=?NoWJ=R$v|n3SG3RFq?Ke2H*v$PeRf&pX@@&O-}p zeS@?}IR0LbQJr-_kBmxCKO-ygd(qao&vm3dAEo!-igO;d+;e*?_|^OW|5jY~fBsfz zd9mJabueXLPSH+m?_e#z&3-p}>~~{N_h)+Q^XI&~5jAtMr)J&&n*|=5rhav`re9tC z8(&>r=&Gxg{p#wR0qbh9%TK{Re_gE<@B7s$A-wOKwgi5n7o>KNROu;xUA*b1|J|wW zLtN5Qq&Xnp^*=npcYU}gmG3-}KES&^i=pC8=exoDdc}S--jK46KJg#_Wwq~oH>RNz zZ*{YS`qy>L?M%l9^GE23M}ZXtE{2Q#Q_(-)1rJac`VfT9O(fPZ8#cUUSN}(0!+`;` zgtn09VM9+Efe`eE3_bZ_I(*qMen%m@1TQC(;Cm%`Zx=S1!X_n;@@^J38NwzojXa+b zHo3wkxR5qYhMxKi>9-lKc8tb7!MljQ3Vo)R7}ghIfQ6=S4(KUDpJ}~drX@6-niv+3 z9I*}phOQEpax}dzpeJQAh${nnU^001cfg2&6500zenB2yl4>m*!Db#E_6eIxI_^n% zh~6I+HZm2rl4p;w!I%@qL2ogJuTji1H0>Gm0qwP?Vv{ztctO@#Ufi(JGiHEZ|`sV`L5L1L{>A&cE(z)VFn2iVI)q=1V3_+qxBOnjI z(0FQ)q?KQqK1?5LQn-Hm2mFBuu5zB)^97QIfL3Rs;sgOq zL_Z1Y1*Nf^(bMy18^cx_Ema=ZM-Av+x%IwY3F;%pg~!c~Wf#r9vG9^Y5BEL>P->iK z8f!~7&e^yO(_2pHKc?fH)y4>1cbOM211N~^zoy|kIq}rv_5Ja(F%+TYNzSRZOPXX7xHJ^ob_{!X(h&$ zCDEC;OuJ?Jw9?qEk#9x{mzNslCblIwaefD>^~CC^uA7nn92YK)%<(93{XSVYtE;^! zcsofCPc$}~GnTGuGKMaRW=AFz*Wm8VH0s3Z$sDjf*6XBI z^_)`Us)E@@uU29VsVX#{*wSVUFEG}XT=5mb@$F=AL@Rdf+O>1rb$34ztrfP9Cof%4 zYAi1BnIq8#_tr4P}< zt~y>GnoF`<^bYw69M%_Kdr|rmZ#=*v<(ovtwh2tvSw9 zT$wPN0XkdM%3G;YzM&3BZ$WR%x|Ou?MvqEYGc>-qL)P{!SM*i9&#()?cK)b)&>Ae2 zL&fXbhwxVgK5S2DY-^mlZvC1yQxnZX=WZ&LC+n|oHK(p@Uc0(&>Po1~H7Yl|ctpi! zJ(^})F<%`5m)!COTIj^JwKT6;)9BQTv+at-RkpruzN+Lzpki}{zowyLxk9sJAv|y= zPIL1LN1@PmMhzao*4fS?b_1V_rmBjtdsmCHvtKvoT0DN^MVlb$WJ-0@|18u!uCZF%Sg>r{BRJL8IU(tUw)cjp(o-=6$}LgHs+ zeyJ`sM2POWJHA#vWm)-jb$XgROv*>rIc2aoJ=5)eOt?$Gfkx!8H%;v7Gf#!aWLqdb z4Ta~93(LTr2AQv_46b#bd++wg@^{lTyXoLrXpSJ<{K=qAJPJ6(aNYfTt-Aa7ld2Qx zejixE80BKd#2WhWK3_LbC(_H$)H^^ONUu98stb6wzSljZT?BV0Ke@Br0iLbz<##yA z#k2Fh?&(5ag)Ji8Hd*``KK=~BAG5hws~q52`(F9naqj@n-uJp^ioMIszpL;B;L7wl z@$qu=eqFE4`5LDv=%4Rw0Pggki^l>r_hC`$Y=7m-c@Xk*|B?mnx0U%d$`>A66$f}9 zuQxvKH5cDX!SB@i$qqA21~jt0{P{lj zsXlk^s&K&23ViMbjw4KlR_Jpt^tnfU?okonJMH|9`uL}54@n!AA!bqqzr&<<+*mf$ zfpmi*c1k!lhL~`1)0}*9z_2HNEIR{l6YGnU|NPQAVAvB)mYv}_F`M}j)BeF>7jme> z!L+buQwQ@EpZov#X#aiA7tyl>#;XoAt@thET^Br0TLIlU2}&!PdAG$uNi!wG(Z2ng zq$>rTuDwlW3G{!qTaY^$VPMu2bO;bSswLZGtM{oDh-}2Es zT1o-sz2KvN1)A{*;u(%uy(4KWKgMW-FgL7#{>8CVzP}G>gHIRpvtg`h?E)-y-)!GKeM8Ql=-Z0K_ z#aV_xz9E%M$_#HfXPyXfkGwd}^D16?B58|s4av`RsjOEFHrZns$Fosv86Tlx!5kWB z>w-e**H7CD*ooDR^^G;+pc^@Nph=Zcw*;k4%2ZfN&^UH* zy>n2GZ@jG%>z+Pxi=!5@(&(@vAk=-8H<8K#a-d;#E6+DXwYYILB3<9yV(Bqk70Yk? z5%(&qfX=LNGXRHM&4$jd@Z|M&B8e?+&8=3&tr_r4A@39mkFxJqFNGXi?b$jVNxU{* z2k}}quEVKEExgmo>u8;xRMWJ2RZ|V7D{#0L*+q5nW{ilB*Ds65Guu*=SiR1YFU5LX z?YBAMnF0K$xxzE3YB5`_%G^|kbI96jthdEg$r&|gy3(ratya`T#?!sEacy0qNmUNf zfWp?@#Mv>1_Pg8OJ;i0u@%X1y6OHv~!s@M4svJqqr39+(3^a2jr$jaFZ}5!>U8RZs z7csvl)MaMhm^#QDnNeq%-zn-2bL1Do;3tnb#X8@YG`~C9%d9aXY4+IZK9ly+Jyc`$ zheFpt6_D=WFChj^|8(cbjdZbe7c}IEc+^?_LFzoS$4*TD*}x)R(%q(2c=b+v@g>wk z<20>_7;@W)8#L{1;zp?}4f`h~-;>h)2=PjswGmGp6mKae<0xA@0MOr4(4MubBQdAxUr z;an>*bxcE>P@cpnclPHQ-ain7zl#|BuSxrNC1$^!e4`}h;g_M$So`X!dq0!(O-Pq? zzm^#Ct|P{ZuLnZ4EOZ_+=@ zfjFJ~j2|)N=Mf|P#S&j9-8&=}^%(AtO8OazUy%4$62C36sHe!+bmj;AEnG(+@ zu9Nu;EbtUpUsh31Nl6Zlpg^3r+GYViom2`#FT?ajfbeX1A z5re**I3{({L8B=U_Uk0ZD2)3!_cOT;rZ?S4srg}6x59+&jDh*4%SmUVJ&^97 zB1WdwN_rJ>nx?f#dLuC^-!@5qj<`V6?veBZ#CZAtUeb>f7vpY7VvIpvkeKDoa`=^` ze;mbi-;<@2J%M~P#a_Oissh*4gzN&Gr-g{HkF@y*02A0aPQ6Z25a=MQP0 zhWe=kBY&q7BVVhCGqKx^82KpPC*+@ae~@o%7nxt8{^x4iP}XY z^b%sEt4-4F#7N&ZNpB}cIz@Rv-jk$}UXd@LMLr`ik$<4yqC3(r`ahsK@5OqQOAI=X z82M2l=}O|TJTn6B{LZi*-6Y*Rh>=gbCC%?U^Xn-|KSPXsJ1XgyiIIPOlKz0W2=QRP zLVg-?G5TAQE+$64#w5+}5A%1iq^}}I=G98Nff)IokaQby4DE-cc_v$+4DE-ccM+pJ z{�!cxFIc6D%{e{>LE5d6E7O1J6+O=krcS^miX{Vxm9W8Kx-uGoEouqCe|^lM@cx z`gLnoU*EW9BepbIhdGOUf-r zgTpm&3j0s2IX+Yh#W=gawKHb+x(zgX_Hqn3uz!2Aa?uLJ$dj?l)tAp2(X;L@w z+4oN|Uhbi9|0u~pusC@`WsiRtE_{i5zOcPxWit-hXk4*=6;AbA(b9OMRVAbij%Qwl z!^vG9`rC*T1f_`9wiXTbYwcQYUUK=eHf|Kmy<$N@U0Ykr>J{sG=K043bip+=b)uh4 zKWO4SfM!TQ7{BDhXF`CVk8XsCcvA74jV}rwf4IG{Q=r1lhlN}BcRSkb4A{-Z6O<3b zTaL#qkKc_kuv4Jq@w?@gw;S?I*il|G9?GP=^?2O!VjwPtodPBA23WY|Jq3ALu%kT6 zQSu&y*)8uT5KM;x@)5p_$1Sf5@+gP$LU@$CXJK~ByAuRHFE*(7b;8Ci@2D$&_*~oa zUW3^!@5dl2ZD|%C$zyoj@_Hf9gxy>`>3CH9IPSo|U9U0`p$gCn$VV6iCbztdDNg<| zf0VpgK6y(Zk7HZ~D!n{&$}KMs@>Ko}2eXn_lJANh_2$g@?U{>6YLp36OWSTKg**8 zePgAz05-u#-0YLL8}is!rM!sbV||2DizmH(DFe3$xB289!^8yrQy%k2#qaNZ@>0Q6 z33ml>7QlHYcmBN&c~Q7f9=gl6Jl0=C+b)mAkjMJ2fZ-Cp?~|8>KD3Ho9^6&@-t@_9 z02A9E1xj9zPoC+Lho;7smxlW0j$Z=ulnly*7y*-gd~IjoyUfSe4n8G=f|R+|$F~W5 z>YZ})ZT9hXfRBB81uCwaz~?THJfxRnM3x83Mdja4@Ii$AUCkV9rC-ToUJ!(Sm}L~d z!uA7w)V=>pVh+%iSI-+#@m_%74`m4F^dm%83KdV0Kw+m*Zn_)M2yTUhsu$ zVvO}X_!usRQ+Bxj>614JW68b&VjF+R-Cy(ywKE73Glso7_0(tn1mVC8C_eU|#gf^_yuZBYq9S>L`Pt7xX|g&(_E{*4wMAOr zp`r1hIxWIFO<~q;2h$>2IBzWVSesj(=t#@aCcaz#W=mnq+Z`9jp;KKnT%0tJ6wkvQ zdnPof`(ofdEKi+CT$;Ew@lT1+g1n}T1C$Z0O|8za9n}=*98;^wvo@3;m44!274LNn zR^h3p4z{{;QSoFP3d<7?vJS*fzFTa@GoBqIY_z<0yGILC)`2X6-|n%n9?v?EDQr&m zjF7y?x~=%@@mU9k2s`V9kinI&^jIdIeDSZ{gK&@KplV2{Es3NGKBne-Jt{r};aP{$ zD%0kZ&pMkyNv4h2q;<}+?w$-MHJMGc8(({BKzZ*SN{{P1$Z^XZV?&o7H^zVS;GuW4 zW}~a}-S>d z9>{IaJn)s&Q1$ZVn>z8$G*0G^pqdGWaZ5FHf2?;tA4I&^!9JPIegJG-D|4#``1*CLQSOsjR z+e+)bhgVi<;Vb%b#F-$!?Rjlee#NWp`t;zNw*$B0n*@j%YCRih8?EW5AUhy+iJ z(3gvvqvd_6d&TE1_xf92T|F{=RABCLqb_iIOJH6rU?R9h;Rlevr^x)FVk8Abmr?;eQ2r1nFPs}LadtGG3qT?Csz>&Z3xVA3s z^p-R&wD5RZI^AKTz1Ww3Y%h4y^A{b@u8kc}uO$!61;G=Qsj=f}8e}efZX; z&qUZZSnnv$bhu#OxCKckN|Glv9q3G(aj5M5ZY?}g19aNgv40uPkXeS`ww2;7cm!)`Ayfc)mzJq6T0zE_w`MWHZiQ-mpxMZGj;!{?=P*)u#mG;iK9KbI`nasJ(KGHug0lyy@Zt%i=C-|x%ZuTOvA;E0aO<3@S; z@zC_I)oD378|pWFZNsY@EdRLw^z!XxftM@_ZM5*OMdqH|UX&+tHW-hh1&9dq-}dP7 z13ka)yL109&_!U{p4()M9Z~Virl0hs?)|5C-f#To!GdqWEjqpSyPKl%%p&pLgojuD zs8191dsy{P`n3H|pU{Q|yCy$yUHqbWEPnK|QN8-mIj3*fS8za=C-i7J(`)nNt9taX z3h5VTC?6I~$|1}+@60-^nIqz%c-rCE$&_J>PTz8a^}g}cCs9^&$1KotKg?Owo0eJ- zPyK!HgRdW4-j{Ujwo5a+8!N7F`g~bZ_hU^v%L3h+i88u5EoXW8jFE`R<=59fR;x`q z)pbcc?bwG?jPCCs{;7vAiR;Bl`9JU0CgI-SDal=Fx%K6zvw9cT)qb`1mpEDIohYR+ zepBD*EAPOWJVW9aSYO5yW*|Q12o4T2g3~G@6{zLY?>?x7t(#$Qj_>X~D)Se$At{18 zVy$wShWyGK$y7y0=2hT}cMD_McMI+|kF@=tYZ1)u7US6vV`9$`p{&e+M5 z#aeidr~wtnwoEZzx*u)usJK2sFZy-QQzrsLcOSl_IvC%5_{zS#TAXopy_Wx4*M$pD zHR;n&)l$X?eEqF&Ip2!Zbesj2_SlkggueaYV@s~=Gowq!=qGf&q&sa|$>bB=S~ypP zrsZfmjr&=e0dWctBwiAXpQ;@!&Rj9Adx&pNo%Y?UJO3DNkt9bEe;5~NPr)8is4Pf6>^>y85;ih|mc7!A!r1)S( zYis?=RTm4DQryh4s#WV}Q`6YqChpL&y1_yHKM;6YKBzYIlsiN))=%JnV4)|8ZZ)Hf zvqdV1-cQnvMtIUs!N8r@`b#jB(dJ)Z*h`*!lJub1gnd(z9@tEq^_Zft2HE-^E{$n= zgRrqACvB$pLSeI=j(eWMZ}JuRnMMPxs*|urMz-;SjpG0u3-SmfkR@z{)IBNRqs<3F zIBT_nC+SMsJSl8A)2Z*_I%g_>C|tzgN5P9g4r%~>6P{W0xHTwfZq8p!dPh(jbP)$hykAR+r zhx2Xv?+vR?$irDUCxL8FFpL`w-S{=>bubw4ps&P%Fe_-YnzF=Vp1!9SF3B8QeFu;5 ze>|XtenJW5f(=77M($V46DzQXg$+}d9D{KU9+BY%f#e35H{qdAy#%USv+3;(T~Fdx z3Y{smW_I*FjKm-oScG-}{U?zBDA^7QHj{RHQohfqaADb6HrMwIzM5vhop|&;-(@`J z!8jie#_gKknI!01m_@vvNz&37TLJ^q_Y7e?2^jZ+{8*=|sC%TH^HW^6NL$CL=yOK; zPDtTFC&{i0oKf%kovb2`J4qdj^HHwQKXn0ac}}9QLEht0oFi4_AupaIRp^WE+9uGFbfH$__cDF#!4T}Nn5;JZXn@>m`OWlu9@Pr#Fhhm&Xu_%2?HXAPbmc>aKg3+xIQmu+}%!=utk zH@=_QcuYKbE`GkIuj6?O&)az1p!}QC@?nWTN%?dYiZ!4uL(BqyqBB%1Jql~0qaJTR zAW2jJkD(n=FE>`KZfJu zIRie@Ory;#nlookv2i-ZH123GFmM8wvAx|a#byqNxg)5X(~FjBJPD*Ec|MM$SXyM{ zRTr3F{mJtZ(Xi!g2kvxju<~mDKMUCFM%Ps#CT?-i9;(cU4o0PJqh_9Zi-&E zENTokjg2L<12`kpK1}2d9P|SFqG{s_jg18pjaP7DiShTFO=D2o{0d{r){3GcBdu-z zeB;?IRmPx_(lAoEVEX9s#y9m6<8!dvm0S{uW*f&h78q$I(fJFEv??QQ>(Zykg>M;G z`Y+j$|C}1$n?FB4YP6Nij6`P68M`1-iiG4Mao zkC+;s7oL4hB%r(O{|@%Wp3_|Rg>=-|oXgkVVce`26dE6HHp7wVg3`j7`NlOR<>dh! zzi3y**Wi7rr*ggn8*h<+0Gr7CuqX3wP18q|iqmQA$xi2ViIq5?Vl6I2YsXH6rsn4B z&#Egx8RC9sp(@b4z6F{j;>?Vdb@i4yiKT%6HLQAEN?6n4(LxYDh1OEt2C1EZ%?^UI z*}5Xy@-6n5Sl1$o7_F^ahs&zD^< z)%3BtxxQ@;_gUaVLnjLc;#r9u8LhZC-Np7%niT8Mqn5|JAP;JA+2MLC3!p$z)6iO< z;DIpM%h8OZS=`ZM*2!H%U|?EZ0p74)o*`o81h<3SSl41*J?CN*IV4i1{q+c!b2-9A zRkXI6GZrJu3BxFqZ9`*w|GY=B2+NPEoZ7jbonl3gF|ewy>l7ik6XM`LU}#-q+lJqVWaX>4n1Y=MnXPZKd+pMa)XBVP1Yh+T)9-ucq9lG>@PLDhw}(kks-&tkG)Fr3I{ zn`;Jo*?2aR(o&PJoGT}(6Im}`bdG1;skAac>=`@@+}C2e%t{;FOmDj-VM+HrVZt=6shw z4kylVAN(Ww66->EcX~K95NFdYOb>EDh5~l|c}`36tx2~9Z#T9hbj?(bz_obF(#=~^ zy)pEpfg^vW!6hSr^JlVfJdP(%neKAy92 zTI5rMX3G!HfAR7U7yM2thdaVy;(0J${!GEoJ?9oUIZK-7zj*mM)8qipck#Ms33=@{ z3u~qWJm1C3Kgw~0iRZg`-Ny)d4R-w8ZxQ*kef-%zd8W_Z6!M%>GJX8KmD~*x!QW zcU-_b?7i}%+B)eT1J>VuuXhsh}Sj5ewuQGVPl_rjd`eeL@`ePnf4y=+U@XYYlUUH;&mNAe)Kg&n&wlpN8KANEn z`q@5u976FJ>Z{3&e~$QeD@kN}c@oJr7EaD&(w}W`?V5&7jG1w=hVs<-=xdD26usnM zBf{!G3)*lp`Og*iS?C|fWBRo7P@hgF{W-=R8T@%t$u*WS&qqJc_==+EJ8i<>Yp9rLLiVo}g%*I1~MLb7I{6T?- zjF)`$Z~5>Xv6nW=whyuxMpTygIUtc0OFAA`R(#9I_S-=wkVZ*TDV-=q9F4yAsg zulf9c;KPsk@IU%+em9HhV|}B3qjH6Fyh?3sap2lezD6H@l@DK|!WV;fEc)9U6n>+? z3ym);yjkEAjHi9!pY`Fd>F`3HNydNr{N;WZn88rKQtU%8JtcUk@2Fnk^c!o~#>W-j zCGcXS1GqM%xmWqKr>DN4#}zK~=S<^=3g^gz`hEs8=+PggCt#TGDaAZ`W{vrsTEc-c z9=)`p7iHFM+2EZZ$`zfq*3I4}8rN~hN)2Y|GHZkDlcBmMUQnq?mgTykASXf$_(3*uk`73?=+29G(-qPA8(&WzY zG2Qnq0JLn{)FRiXd>$Dq1CmNFYhAy7{mSb$D%~M+abhJ`D>C)cWGKcF%uh-xRM;r3 zJc4or`&rg>J(aFwlX?FK`vgl%YPldpwaK}D)OOHwDS zJPU%8>#Oo>dXg376ia%iT5BF=y_m&6%=JV!yBO7p+J5N&!Rzo0n{G2iLjR1#L%Cfa z{OfGOv7;m_gzJ|W_Hln|Nq0wFTzIN{y$ zo_qKnrO&1laRekC*GK|54ziT+6FBov2%&kuj_JRW@EXHdL%0B^a0rp^HbUep=iq_3 z%D+yfrwMX0zgYi3D&*Qk_<6$+<@p6!Ug0mwGc%<7F8$&DGGUIqtHt{I7V(?p(FCTi z*aVJrR}jLT^D5>`LP4&{1dyN9>%;QuAdJgn6iimGzxD!5j`4GL}{M4@#m9Iv(!!1BU93P({H zftb=40@$nE4-z8s?XZ1L!hcVQ#*Oz^35A{=q~{EU7ZCy%dOqMU z^y~mXPx;p=|3!pI&oTvh-!u?KJyQ63!pW-M0`5@w-zonG2`3r`Kiow=Pb&B=1z%8b zfUr=$|Ad^clRia=La_o84-<|>Iux9t;5o{lC)yaUiEy-GT%}+OA<}n^^1qI71nQH* zZze=#xQ7sPnXf3=qu{p*iwxt3gmYE>*{tdn=pnM;XA^=CvQ)&6A{6r05F#CMLJ&6+ zB43sgBHxx1f`2n1@;5<<@=OwfSqCA?yOR+0po?E9{+H1(Sk2vZn4f7$W zU`Rnx@8J$n1pi42+6tB^h^U4CbOmb^Bx}kQSFk}rksi1&Q}}WP#rpvFgu>et)ak>k zDEM^}B0sk)*hPqPx>G@sUI>35aX^u7q+<_pz`ca19}g?cI|ysY3MLX^|13LYjbRr+@T-z1K5drQF~LX_We1yh7E z!}ybeoV2q%g9?TSQLb!<2_u9k-vR{-3Fo6fR`6=_LH>Q25c$?ah>`I@GA)+cT(Z)gpmJEh3_ClI`%942|}djpu(Re zM7l)&BfhtYBYh&jfs6b`I!l>;;L{0_-nhaW2%~r(6)yTcq<_1@y9kjFk1BjWA@bu{ zg+E7#e0f>nhX|2B#}zKxHI_5;7x4={KFF^Eg%=Vc-%1o-N{IaX==yd%s{?BFB~ycl z^v|3D4@V*9!ozup8E&SBo-vB~S>|*xlTb#UIg=fZLQg&2(?i2ioqVo29JOcGc?xgN zEi=7OH3Lk~GBbmCXL_FbW+u_8`1(Zf^5a=1br>X*pCrnhLk>s5nVoMoc`~vSCy$ww zr=CV;(q>L5GyVRIsb$5cja*bRg!Y?Z7ZuZbab$+Li-RgIyA%8vFZt!-(fqy#yO$sL z&St?)8_n-|IC%NJ41PNQ^5CcW{SJ07zX!pOJhjpMj=;go?=A4#3pdIa!K3+&12Zqb z0*ntSzc!lR7!Y~+-8oa11NmV{nC4gS<7a~($8FkZehYm3?gPIkK}3EWuWI>L`S|Ta zWh&Op0Cmzo;p4X$<383C@*9sw^V{a*_g(P25&qg}`9AIAx6H$j<)ZmL;p5ksBi|#< zPs_)#syF|x1iw-cQN9Ttey{lW?E^oanbStg_d_4Q?cmo1BJ!JrN6W{tE`#$Oq$zU-Vp%>`C-VO=BK|&qxm%=5b3nh@=f*en*@HkJZuna`4;))TMm9q zhc=qu1wMWy;I|Y+l&=_%=C{em?=bkWytL8$Hu(6pd(vA1V$E-lk6#M>hI>DD`uJ`4 zr1wk@Kfey8AQ~UmcWtzM&-(b?>EXwEqvd4VT`-K7RLk(p%=?cRJ>jtS=xJ zCI)_5COYVM=oSn^r)4KUZC^bMoi0PtY5Oh1&}klCeh&^q z7bk%-ItA|Z$M|yeoz}t_Yb~!-@rP?J`ge9Iy^ewCw=@Xv3|q#7Hzck2_L^ZF(?^= zC;2tt(fnTU@mqn$emOmr(fq#c<98$0RrZ30{2V-*-;Wf(7~E*O(fA$l@gvWl`RMkX zZWx^mpbTmF{8rIv_etnXxvr*-X8mi>dCP4QE@#KVfbuor(ek|qI@Hmm4!;G_{C2X56>v6!U)U>#Z1mj{#9ku?EdLa>_h6ZyT7=0YcV zL6*`9VJ(`FxT!81I!p?iwOa!M%DfJm7sH-=vrZXVDii33qghLgeI8U0pw<~Cs)}|v z^_}sNW6ZJH@j`j=x&(n_3CMUg6ECElhOyCTNc-J*0>*0o|Ce6u6-Q;#b7q{x5*eXx z_|7r&Ym3TDGOlKR%P{lnYt9mGALWLUdlV+U2G`z-4=Jr|UAOvw@1xE5bMK@5C6}#E zD0{bTwrm)tbpE?8b{yvdRysMQMxK^9BC3OqoriK85DE8 zGy!mQ7oK^E+d`0rcVRdubWOI8-qY}ch<9Pg&o#24)VL*Dd5w{Nq>I4DyDnbCyDVPA zyDDD8yC|9Rd)qDY^W*v6;P4+W=77v&QjSG_%msAuY_aFVK+Ksj9Iw^ z>Q>@ms<7)hYz=q4-8PA-g{A_LYC`5VZdZ$3;{Fo*LPBgU3CO$%AW#t@JkM0_tbYNB z&i(aQHD>(cWDVs-L{!dyf^}boGCp4^Q-mzmBDj4g|X?RG(hxp}q z_>Qsu(KO;2j^Cwl_ww7};m5F=-;J=7uO1g(sr&$h(em97jPYtiI>xPy_WL{>yz%Zt zWJ}@3bkJSL`xV%A7+A&nXBjQZXup2~uI=>tKAuuql+k{V1NX-JCgSBg$$0th>3Cm& zU5A0y_&pxdX`}tV4F@kj18Zb9+{lkDtLFDA>^cmr;`?OG18ub5Avk#X+2F@Eiu?#Q zzc*oLm>3?K2Y~QfRNBzW=WPWw9q&za!c7}ZM`GHwDL_Oz4BZ$n&7bgi<%@aJ%lf6| z<9Q=Qm1G#226&t;t>RzDMd+Qo+z7h8aMWc&ei1y3Q`bFMjY%lCHd>U?{McT5>6Su1 zo_W$nTiM0v^SxB@`$2P;%Bs0ln8Lt(@Z6KShVZGOPb?oA9^=Q}t1j#-bOQS$&{Owr?A<|fU$}@G zT*>ivXPh(Ttl;m1*^+lm=rFWJ_>tY_f^!DUVsK52fzC+ky$cJSfK$#Ip8BkT^P!Ow z@~x@+^$18R^$$*&>ZOhd-jDZ&m8;}?=qXD4%;V;{bNZ*86*(;9d16q)e;qW>{bj$j zA5v~!p02z@12{yfbUJ2AX_S6@fN>b*|I%+RIHm6g=XlK;XY*5Qw3OdbCd8G(Cwn)WKa_pC(d+wcWYjgYTV#*^mNd}$0y)wMU zn|oz^X7LzD^Nc7r$}se_(MK7kETSf1NReb2Kx}3Y6 zM|#bNgF?SAH9f}%&RJsKKhLp?WgZ!&XAjIv{N#XHUODhLt<}xtiONK%I#L{}G(;Ig zL+n!(iMLz7(>*OQeMw&HXIkeaMy~oo-GoDr*G=gEPV4OnO}DdmTH>Ljff2VlBd_`U zx|)6?T6%aWvA;#=flLgw{G`<=e{~>!Y@l7&n-^LKQiTV{U1`R`Gxoptr(?PAjWt56 z!UIP6YyDSDE=&cCQKg~2d?%E$4!=Bz|D|U2qVs?EV(6M%>kbb*UiX>4&$PZh;iU;9 zSB<=8Uh_+X=QR(A_m*|RYf?QU7r&m!a?EP#A$?uE`>x*6*P*%d_2!AaT1$88X@>nM zVYc>+Tm18cSv3k;On)w78QT;r3hWa(;AA&j4+rj-xz*fj360j6DLJF?Sp-s;Mbb^m zBlU=yJA?a^LLSN#|3)WuVSXcd!IEFc;>in&hM=#qp{vdqNL~==lKPhIRAAmagQ27m zZiG&8D;!ELN?K5Pd`I#*fsafI_q>sCg-=+z*L4^j@m~kH-je{Yj<~|=I|3aOgV6K5 z`d>OaJMy8amzp-&m(+d?>w=e2Dwr7RUL22Y6s~GtjRP*5TGnqCpJ`;*f)304C;aDr z4*@@k$J^%xxKL|8ExISp(Xd9e3W&)wp>n4dF6_k3uL>73gbTYXljld%H1DI=G35=t@#Lc|zVGI4vdpCnDKaOtGyp3qhTjsxUrPIJ#^U?1^E;UGJBbF^uM`Ncr< zM=ljl3Xdce;}h~9GQ#JR=wTA^pq{yh$Lex5D>|Ex8sT5j>lR{5>9U9ZnVjx0M$M%RO;RpmeiOODJePGuSVTtB#$2b_E(= z^zlk`z_<$1{?{%Nr-#9r%fq*rrgejDjh?^d%(kmb7GGptSAm5JGp%;+VfZgIt?9P4 ztiqaJG20Nz7x8bk<1aWryK>6{;bwc?q`E)pl)YH^lN?7|1Hr6p>pE)w%eokU!KK2b zLi{hmKQueyUo($=TsR3vH^GW;Rv=(S_JyB}XK2#<5v1I=)rOwj`P9>R^{lI_F8)&W z)z#;%s9umkcvrx*j{dD_ea^IPSZt^?te9C%QV`#azXcho|5m`X&#b2V3gvBGF&_&z zZvGq#n6rx~$E@q26S89JqS~u#OXpf6?5R_VuAW7ekI{+Mv#pU8E2=U6tFW%Ltrg2> z&YV(oo&`FV;kpt+#>4C@-(8b3e7<39v5FX^pWX2FyqBtJ8byP-9AW=15t=rS|Y z?JI)H%kHaSml3Sz1d^xWaa@z{R3uTEU@bD6s() z)l~=~D0rH6H3F{0{aqXb#Xacujcs0roOlX0;s&y~3d-xUTQ+QNStoC%BN&*hS^LRW zTpA}YA%q)+2+i+X8mm^X-+X;bvU1Mrc>A z_qjas@bclnrZ&%`1Mky$1%Cg!Q}}m^@P*s0TOi3N!+E)oqy%o-aDa58zPw9>zPwUR z1jvDtPlwzxj}E|$HO&vA^~&EY_}bfpw^+AA!fWy{(qg`9!-2LJ=RnJg`~5j^^ZIkZ z=EXUX^Wq=m&jFj4-XFi;p98@c3JWXmnf_df zcMWyrW%_gF+BFt-Pc!{bcRgXF?z~KYJtdN47IvgE{kcQs8tT@|^!L8?U1J$jeEw5hPuMKO_W9dB|017%klFUE;%+Q) z_Nmkj<~`EE`0MGZ4Dlx5bSl9!#yIx=B?@Os*}63Q=s)Gd@64bdYwS{Zvj|^c9PrV9 z&xilqhmVr0EC?+ZJb33*8_LVOo(#g4pSr`U6dn}#X~z5v|3Y!so%C!ucv@q*@@G#l z7On|}llNG(Cmk97lZ>tm|1*r83TMwi-CH)4p*Nt3ZT0UR@^RV|y{X_Od&L5?t!+>`wibe|*(~H= zGt4Z2(VsY5qpO(Ld57Y{v2|Um6m__1A7yLjy}flfF6WB3>W22Un~n8C?X}J)Ioc;T zF{2>wlWQ9~QP-6_flNy!E@8UM<8=4lE%n@0b-g@FmqhNl3X)Ex?2Brmk~d`NbgYKV~>F? zFX3XqfFtJ<#5pVtU#@h_VBpcD=&n)j97~bzvkE>)2)aiVd{V)K3VxRm^gkyA-ywx( z<0WJ`wu5x14glgDJ5nCLj|_)5P(U~dy2}*aObB`{SG&SH0U4g}cX)-;odf>d4k5of zLf}j{!(XZJHs$|G<=zQMJ_W=<&-Rz$1s~w^i6gw=16=Td|2pMfsOZZGvF<780EL`@ z_t54KzqyI+IuV{2`CupXWIk zUdXjp5fXM{ApFXc)%A)6!9>9frW;VO}I$Tcc|+}oG}9&M|VJu5Cb?2 zUPO42I%5X+8N^Y!kW@jpfDoNnlft=S#62q!59n7DMaTf*#WrQs{D}Y5vCJ#tPkV|FA*QIOvoeZ59Af) zg>=N}j`TGWBHc>~ksqRd*oM(e9Ql?YM1Cd-k>4GJVA@HD^64T(x$PiCdF~`cWP1rw z{`&|~FZL6nzR*y(3W>42|I}+-?l5*MOdPA zg#hj#j(ogN!JUMqN@ontVtIoE>4k<9k7fd}$#>e%wN6 z8^#w2iy=25(%Vaj^u9=l^zmLE)At@B(lyEgL^^nHj_If-g!~PJkoPh|$cv~A?m`zT zdEq7S8bZh|$`Ag{#3BEU%DDZ(2y@W{5Hx+)65X|3D_?v`CpJ=DSkNp|bIiC=? zXb+IyD;3^MXrq28JV{tA@1~NzlQ{B$<96aZ2$3Iq6uy@b`SPg3_Y)$2zNzqogvh7w zD!iW%`Sq&84-+Ea-ctAwA@c7}3OAU~$gEsK#2+E#dswmghV|_&s{q?KNtn9^LnN*P;0~#4P#)>{%j2JWAFc{=oxpec79$i=O7&7geF_Ls$Po#B6m6FOGTT0v= zVY;{+dx~?^tEDy)@9aprd#6ak1@k0V{e^dYsufzCIE&IgCmHwu)oQr-pLK3~DPDDL zg35yCB;(vHFS4^;JsS^c_@GG@eI=R^F-8OsecE(7D5Lo;2F^3FaphhJemh_%zid33 zABLfZmmk}@?QqjZ^IHoCFTZ`@7l#}9Q7+Bz4%of?W}$5xjvvRCUVd+aUnAVeFN{a? zdjxhbKOQ6Mgqt>`qxnC0y!>KVhGaiPez|xwzZYQl@~c5##{NVb&F|ZA@bXK5AIpvW z&~>Hx9fRG=Z!s9KAJj(k`z;*2{GJ3q8*bzm!K3BlSlG+2^CbK@xAXElUeEfm|u7;gxTYZSIfZT zh#!Wo=0nm^AE%$6tz;me>@=5vj&`qn-g49O=`~G|3-c(_!FE6!O?Q*xhvAtpypxWh zYT7U^K0LvxWuWIXpc|u^D;l~#1UK({6t@lIAOi9|pN5C=GMyZQd-=VbgEV;@wDmha zx*sF(L4?;v)BUS2UT$LS2NC0C-=gFFcOSnmLfFIb*GBXEHy^+K;I{*wYjxp(PV;-q$1h$Y=TYPr^YHtV;zu`{S4W|J_VFW6{rwP4Hxx09P6kkhG<+CV z%RsN>81$=%LmTD`O$2n_a(ff(k6!OyM9kV%@1Oy>pY2T&V){0Pe4sKb8e;WH6L_uWlm*vm8AdR zdn*lcBP)GxWis{-lRc3O^PGe@F&=bw^vaX@Nde7@+yRNldP~*4hLG^Fo#fN>;q$ve zrYF=xyJ3f(HjJ%3&P7!nW?9g=uAi>9W2id-F~z^M`#f=@z;<}Xd_GR9TjHd8q&I#n zui@>%U~|+dcC7mYHp2&?c^wbO z6vy%W2~SN=-i75If%0)8$H+~lX1U6-8U+gl3`EP5wo~)8QSzSRS@sc3xU9@R|B_3V zTylV40bP^>SeviGR3r<>D;3l|CWvp6G_Gt}D-M<5YQN zzUKhBT#^&<$yCwGm}&H|gA&uk#lQRaVd&-}Y`|EFK>xL8j$J*AKBW{d8z#P#UOaQw z%-J(z)zMPeDy>AtOstn-Iaz70xXUz)Vgc{@(>*xmJKDCcn~(pgu|;!c^4x07I)IO@ zAO73%!Y9A2pX2l3`^}2VMb$F{<2~~HXTXduiNzo^#E!+RmGY$YU!uJsBZD|y zcOB&M(Ty8E(y75=S*gz(`J=#QYWup4o7Q9RmR|vHX_H@|IVIWuo<#k#Pon;JAFmXR zp!a+w*Cn)JBf;~P>fE4M6V`rgVDPQsn{l4du(cx~8yudcRADX)=S9T1OfTO!=)gDq zJ>pufkNyul%g4F4Yl32rt|9HXgLB+GY5UxM;{jS z^V1}{iI)y1>h{3k+G8wZvO@Z4k2hWJl40!aLr4}af><3^g8PcUbBc46Rv*fF}6$M=4*NkzzBT8 zXdU?+nhTZa$xS$X<^6&o_f=Xqe$b&Fkrr<6P^y;o$u(Q#?b)@+MvSD_u7|sO5{X2( zK*2!XlS3Y@^sbjj<31fvNEXH;nPtqp(OX&KAX&OFRQaX9t|utho}@VC=lOiRPvJOx zwG!(D;YqSR2xDK8tzH=G+cx18^=&2~Rm6+bxsYP@&8?^*_sL7-`au};d`?2brC7@# z#QFeO8(}Oa!OIAjsq;kT>io-e!)T^E@ODDr9fUK~H@x7!lQ5(> zJLi_+nR0#^j-h=(LlLf2=QALm4LpFCxASp(;Mx7e~fA)^lmBjR8JZ*3dgixG=0Tkz8kSRrUha>ZY{z$43K-UIV z0zZ!sLU58se;gGt0wKe=LgDKOv7RU5LnILW#B&=6k0KC!0fc{0L9i11gq%P`c+f*M z5pN+O%K#+BUzER8p|Izo6 z{cl=EBkJ3MJteJdlQOq#{Q)pT`2YgE=iVL36B+#VZbGb;%zu>ytLD(=^lZc-KQ4F*GC{(M4w;V5V4cy3&>CybY3p@F-?WW0;=_0Ur<7MMo3L?e}5z_IV<>NOJ z0+CJ|&5vjGy!=YRFAgH|V|%aD!38572F^w`JkIqvXe-b9dHE&4&jvmDv3=D1&IcXC z#PHB0(Ozk|;ZPw&sE!dY{dP1BGy652Fy|=)$(#))k zWhm+Wp#6fmb80@cj^1XBePGi21#^tqMsQJKG6U%l&{EzZ$wA%elu1IFlP+OWB>TrAl^$zcg8`xYzW4rA;D>RZ?R+EpDpaAy;0;)aAB6fsC|q~@cIeE zJc{%L9PEe`1qFrO%W{dtnVXTP8Anae8HJQ z+t|{EIp`XGM`}}>K(23TZKuUp-G(p3Z@eDgX2;)3T#XU%T1;A7+FJ2FY=I_Q+A#;) zAd!|$N%3u@)}%P_E*r3*`8I^hWv_P?9=2H81o){;a{(62?}n3UiAS(I-F$&|Rc>)*P{p z@F{w*aX0sbqXc{LCr&?`dwu}hND8El`GDM>FH+xf7%e7rj~t}Y+tig8Nj=FJEf_2>={r)6-tQQ?o!$kGtIBM;B-5W5W04A15BrxN2 zoqviQvnfT3&nliC%TT_uH(-|3lvtkmY$joPrq z)O%~wwId)~Z0aEi-I8-__H9{R!P~9RVE^rJzyHGX&;9GS|L?PT@MlY`4O{l}^ORna z%kpx)aWXzHPP;cOTYvA~pVyB)Ed3Do@;o&E-j?4Mej)lbg})Dx>PBYpW$*FVy7!09 zN0e0ny=pP+Zkf5gESxbn`}6k#$!|LY3&TFuHN))%lD;NQ!c`2{SSVTD>q^&LA+KBB zu8scG^^d-ZU4rC`l+4fhT+=_7)Eahim)S=VrHF_V6*pr4f{$@JykW2Q@ipm*z; zoAYErJsz3#;{|<3nm=bGuHjxK)90E(XnK%_C23~VSn@yJM}K-c?b)8RGL!{Ig72kOZv^O7UJ z={~$dNZ{7Wn9tvj&-D3M8DD`5^P2UHd&376zEj{Ke_d{e3CVuQlh2s~nJBe60J@84VIS}5x#!&C3Yb1HlTaK4TI zu5er61;*P7XZuXO6TH8s4f&V&@OmHqaUXtz5AX8fZvU-^-PkM67+~UqAHZ?ouyx%H zZnuA;)5TniaMR!CVxXydwd@bF~O$)^E&6qb=x?`WMKa^E=fL*;bmp01!xZ~d-J zq7;!1QHnAciLj%sjtGc&s1A?L_}qQ64fSFrDh~OGQ1sa3*(es@n;Ay;2kJfF#{imx zLP9iKY*~4qls#@3>&$cyFI4&r052ns<&$d^+zto@r}Ex5;GGKJq2PTAb^=aDxENq~ zvFzI!FM^2srE$W!YX2Aul#L1psc>IPI9;AUCtWUa$jf(^^0J*KKlbEd5M#^Q2w$x9 zSU~P`hy${HV7dg~OR%;MJOIySgjmgG`^EdLS1R{r1=%h#-GVRpKoo(`qCXN*qo7F7 zJh^{B_b}-|KZ*W`hduS=OW6j&9hoWkU9R#4a*+@9MmU5kqyB%Ed#orFl2C>IJz91DX%1w}pq7x@R6O?PZE3%pM4Qv;5pJ0N@hK->^LUZ7U( zQ^Orm3V&pk5wO+%G$4{B+*c~NmJmm!k_!JMA-dyj3crnTgwoRhzPptBUcxa-PXpY$ ziKB3zRq#2&xVnE1{~r<0!uJdbfe#X5ZRz)fsN`8_|9S6Pr1xA^Z$Mv2f5dMq`cgu~ z6C*_YEDwf{6Cxdrgy19U4bp+466psJ;Y2gc=0iaEK#9N}Eh!^s* z$SAjnAK^s(0u*vU9#knISDX-XH7F?Lf_#gK0}A;d=Q84eLQcqgC2_!JLR+qa5w;PB zTw4ht*L{SL%}YM^_-L&lJ%PG|E;DZF`oY9hG+<C>dvdcqK)<3~<63 zkpLZGitv!mA_6l@g7iQAXwJeD!t+6NY+wEH+Hlh*s4UX~(OijkicTSPjBL|zBuwkaPac8!H?m|kA0Ko$M(?6F9Dowpf*}Qx_kMRf*;#{@*`i( z?+)0#{D>@vn>L!?ZE*1N>j1w-xRD>nGMe8LuzUF}2ZClfZ8X3AaPjgx2!0W`kzXzz z&F>emd-=5ip}#ho-_PLS<=5}YKXe;ue!OGu<<|jZjb^6ki1KWTm){}qW4=&6%Bkh! z84)kPSAjIZUmGpo6d%9Xc-eQ8AM1nWSMTFzqk`C)nW7`Qz{f8Ee!BiKzcs&AK7MiV z>mmbXw0xiN@#_RX)*;FVYnmVD->g6SJ$erOG!HnZ?e~93x`V^e!6|LD{l~-5>34_3 z+Wwni=rj+~X*<95Lc0#fbg*2t(P`rCD{nn`6PaOyi21_dgU)B3K_|Z|JT!-Z^Zn3< zetgOl9e^-4GLreJjgI$RAHP!2Y2KvO{I2!UT>&}_bJ9lBiA`y^Y92gmrQ;&8raR!{ z*8w_AtI|f(@h&y(+H`}C=dZNU)*pe+n|~pU$%a70{F{nL=ie`V{JsT`|Io|;HNTXP z?w>I>Wj)nK(;fH4n?k(${VfHtj&~&F)?vuwOfjW@-4*}yHE=SV#Z5zu1~&Z$hQ~nl#jA#`7Qz-e(5Yrpm9DM{@Q5Pgea1<*$cXZ zD7#s3VIN6;5j@Oe@JpL!G>%{K1l0U6^v|GUrT>H{pr+&CN}iYJ7Z34u_7C`8``OjA z*ho`Pg@zt{Z?{*Hw zNBn-!c8(9`^qBh?qO{lC8S19Zw2i}ttz$~zn`q-M9DmXHC1!DPvb@7A&mAzL`Hj(J zxj2Kw5D}aZONld0^6O~TpvnSOwV*Ic-xD|B32THbKRLUjfX;x`q+;R4V$(kDARB^`;Ft?mOR1zz$wc&*6gW^M)y3 zml8n}zE-FKG8b)H}B&Z3{JI7DT+nUE1r%O8CTYw0W*KW6&Xih9tfBP zi-n8Z4q^p(^;#UOTe%ThqmwvNpboY8ZxtzATr2vBnLg8v73YgwMD1>PU3g04fA3NM z+4rbDd79kV*0vI-M7+7Gc99lda&e&xU0BheiC$(^OoQa1GCfWYT+cnf&s6{&|9*?&ahTl9yk^M;{UNg=rFw zW?jRxAer%x74&YM(fz9o!?PedZrSw}2zr;J8L3!L#nde@e7|n*POH=zezrvdnww`zX3R%*k18oKG%A*q5l>iPTk??xXqp3HW%F?2Qh2cczQ;UbtUgnuUyyGB9G~c&r!$$(&n}6TapQWjL?l( z-o_^`x8U7d*J3lBC=PGxaPAj2R^xLW*o~K>dinW#VV5;G4&?Z3W&1`j-5?V%{8ul$ zU!&09me6@2qVSx%Q2BL|aiBaT(6VObI(#)+CS4{~-?87+p@)rb^5lhbPs-h7h->OD zr8))c$%ypv4(~P)!}Eg3N(?CEm2`0y!<%!%4S0N!iEXf9O5>W1ts8V%xT47;zbkQ= zW_{}hl$KsO@J4#d5tZ~rUxzhuG{)?Kcn7?g5HCIZ#=u$f{STl!n@_w9?*(Cz+Ox&W zEW({5->dLEIl~Hrm}8OfxpFQWUZBo2ATZyLaIIn3gmv=$3pc2{_vfiI16agcO8@iK zo-g9L5_kYFTQeaxT-Fdmz62rUfoR6$de{NO2oI5sF!-_O3^&SkeV$?9`$|5PkKv~i zB0QoHXFJ#@l0W4Pz|kfI9ovn`iVxid9o)&E?i>*Wz>IhRjSAauLiS{YSdx-D-3f8< z;7sK{gAg}(*v^s;S!D#kyh-5~6M~6IKm1n_hcN4v|7OAn*6kF&oe=9}pHukf39(SM zSKWL$~kgH0`1wJBP;38h|TTDK{mnyz%6fWWg{~Zdyj}Y#%g9!y48n-Lwts zD;l|BeNJqhPC+KO)S0-<4l}(gu6oThuG(xL?&&{WAAZxx--&v6$2}SSzkAepZG=J7 zC)!v`;e0>6M$_>1cj|$IGt~{A{?9ALZ2ixG(4Bw+{&W z3T-sMT)2DrCBTo(DfuyfG`~{Ng@EgN`Ydq#(nj04NBv>wmJCDZWvJy_ISieSi;-*l z4a3mI)6%)+@kP)v47ws=m<}Bm9q7mB8~7vC<~bnU8UfUP)NAI=zfR=ee)u#0IGfe^ z_ifPWFmN_F?`fe$8SQt-N5?(a<(ddk)4dFfH{KWus}cT;m$PIYuh_i+u1ysRkaXH; zeuF-K9pKjqBJ!JpNAvp+(CIL6Ha-P@{BD&t+WJRWyz-^MFAgH|E5f7s={ zm+O}ibmYf}-;N~IbkQ6sADo2IbVZ6zyFUoJH#7pscxlc6omak^e94dUO~s?-s{kF6 zm}D55uF!|u>pTd$elVGaFthQHUjz^1)b9|i#tw{q_8|^!m<}3LqYSzyA>Vn!(1|${ zR%PW*r)RHoHtexjrRRUn9PDydR?eM!w$POQ!FsZ1Z4=U@_d3T1#s$8UJ>yqz*G}v! z8k!QcXMH#HMkqAv!2{XOXlI;L%MpB^QpF2LE;lR*)QLhniH!ZGOg`^-x@sA+3RGd%!y2IOr*Ck zRaBmJbc!jl>|!_NWoq-@EMVU_kpinphxAw6Yy%JEE(jd7M7e>eGW*mtcx z^vE5Dau&awKNJ|9OD*A5W-;W7l(!(3hS0z! zNVg?&HkNiVO4km&1mD++R|r|NouS@G?#LgCSbx)R7PA~GY;P`q`EXgo%c*J2 z_oN!^z|ht}UHyT&uD)ke(`>W)(Ltm5>w}v*tg@^_$&Ntmkt59`V+{j?!QurA_fHb_ ztn}Exf!nX^cxlpZxO zaMyw4`3K>eedMOVfx1uhZ@w{D9_V`+wV-||Xgv!UoO5h2`}X>d1C#DC?ycMXk`Y}p z6eoY=qo^n3AFCDoM-Py@5xxJwXX^?Mk;~)nbdH`rkgi#S!D+t}G~Tek9K3&$ab%l0 zkP1X7WzGOXMrwxwCgP8n)jvk4_mo@EJU%EI4)qtPiZtNEgI&8&l9wKukuHIQ-Sr(4 z%Et}Vb^XiR@%+0|!PvjN-3gc#n-VpSykuHKIoS(usH}ZHXU)szyq_F+zx?e1*1ezP z)b+`l7Z5e?^Qo(1J*j2QM)`&PpHHnpnyX?t=~$W(OIG=aS8ndGhPHx!R_qyNn;jc} zJicUVV{V@rWqDV}jAFh^Mq;kB;+Mven*(O`i>ZJ;HqR^*`EAz?8Jmz^`+lU>>|;K9 z%WvwSb!3}iR`&CdP@Y*T!Wi)(BZ)A^#6if_d|(i14Fnzv9I3a$4P#Tm>9l1vRi*On zHPK7!QJ-RWdd@S{^cclKXB4!~pnNJ>lSVEwiYGLWgXR}euZraPh3ux666U;@nkV)? z{br3g#{fHzZUzp-$_VOw3GzmTUQ)cJ<|o>5JUi)1SrbUL~h zG4-OZG>!n9?^w$s3*_4Wq)o_j>B&Vj1y_cw-LH?l}y=e>&~EbXX5(-#^iyZ6W!2OL% zUZeB}1Csig)?oSkf!ajCi8{u#iLX9VHyb{t$X~8DqP)n`9e}JKh!BZ`pdqy`=50berTYVp* zt2AfasEQ)ivev! zJTo+=DZ3~k@?&3j)G;5%wuMc9e&^vg1M);scCm>bl&)rxbU8f8uTZ=;=&cvAo?G_c z^(HhdgQNUb#eT@zD#Cfc3X$d1^yWaOXfJ)``%>y;K^E{lA3eLr1WO}5LB|@%g1#uj zjy!ETQqxkX*IYEIS?XgVIo=&=k`nb4a`u^}Xhj-DN`%`KaM54TNObe77`eUKP5DV& zV2N70E>m?g=)N^%%6vfR%&?$m*hP~*R9Npj4SScCk)=_EFLlVAx5YO-WO<;kleI3& zvM5Z~)ZeMHFi$9pqBI|)^xyCm4^w=_BZ{#GIq0(dfhYXFLT_1)^@RTh!Uu;9|CkCN zK>V5EzpUCAED2&)5a&5j56~{)t!pS6ujEfY9-lGu(B!^)Tp^!u-CU>43C1XcVNdOB z?zA2;b_8}UIsT>Vq_oR>Lta7HQG|o#H_nX!8nvLS9 zBiq0n=gGkl@0l&x#lcGXUWJaDA*1wLXuah7wNLjstP7}vXe*c8w*NCuV8+a=z7V&NYwJnhQlrrZ&m&Ov!8g-Ar?+9BID& z_ycvJL(pX=!xhQ!-yaOU7kt|~8XSr7;*pVNV5fC2OKHSWbA-9W+HI5`9+==vJEKOl z_GO8&6GQI>js@Qfb%l-w&FpigHRK!_DMr-giL9OGym`&CRlU?PcLmi*Kik=zk>0I6 z*`ogBsx~k5_%sK3C2EX0)v)bkb8>I;a1!N z{oV0lTcG7QK}t>$Px_^cY`0|Yvf1>ud9fa&=$8GcIYNr;BH0r^*=^WR{rE^=*J+)r&H6H<~dnM3(alL4u@~1xo=9kooN)dsACn^BM;7eYWzak zhMLg_nxDoD?e*r@qQ;rg_VP1Uw_C-v&M&VE9vv&{XPFbe|LQHlqvHiu?Np_ER56FU zIk@l@wlncRsJc2DX~onV?OiZ-%YLKSoEk|5=SNc3VrwXp9UK~+V-1bA<~3MH3i2;Z z6~`uYkMA~i(^i`*UTRha%Z#Hz;|-joHHz=83-@1@DmJddIAMF;KlfdniW(;9@DDn) z{nf$pBLn8qNMK~*nWI@2>gl|@>rw-34TpMe-)}_kN`+!~rAEerUkyaflDks5z(&Pz zE*L%|;&-LOc=F&jTDH5Ta|Z&>ILH$E+B0w0j;U&QPTqJ7|W>R82!Fs+GV+zWS5xnTP zvYq9R!@f!O-|=X5a{ynrvL1OQotk|rHQB0N+W*c?Tk~F&sR}@srEXVrI{D=mTH(cRiuL@fYwmGmv5%u%RAM3*`*}T z^}O{`y0QeyaYIc%#`}(L?lEsKXbM*@G_vq^%K6IS?(&4yTzK`h zyr~iNS7BHw&c583$}v(N+OPYaGnyZEjvScPWZt{v_){%L{=qHf7hp;gc~XQFYY-SEvi>%CxCLEnOj##vZl zGM>Ua8yGNW2WC7oupA}F^{HQ;Kl#PNM5uXZ0&jfWh!yskcIdi8iRU^CTSMEzG3!X& z+L=?>7ag*!+%4Zqb31|8((qHp4RZ{HC4$@RIP zruHMPUC!OkF2|U91y+%sYLRuuw-yc5ou9kAw66}Ubp=@ynx{Fk)z95s)H)$CtzoHnGxS)Bu7#+rN2VY6ehBE!xPS@jQYArO{QQeGH zne>=H+j&mC$vL;zC(hcoy4g57GRxfgaw@lz{qV?|+v;*(EWUl3T2a%fjj2^qnTvam zjtu-pr0SR`k15crdl%|J!ZGjtDtZh#mdg_NPB?C7eU~GNuBWD{d2@~vf4m4IcDh$5 zFn)^~_oB~7JN+f~Ug&l$N40CW)LE~{Rw4^)uVrd9rfaAi!y~8pM%b}rGPyrFlngq@ z2KCIr^2{8b>~2u+Tp4)DH3ie=tby_vU*P<0$?;pS^RF(DR}gPlVBZ+5Kg;pKlifv* z@kL6m`9L~t(CED(tZKG8XA56>A19~Bm?lS}C-e7)ocjSGz5Zy+m={=G(Q7NqA*a+3 zU5+&sy@ujxZ}HvBEa!#&<5K1#dwOY~T~bqwuVAX$T8ug@TXy5Vyhn$M$1YUk%;J3W zXUjiZH-4b$;rxbH=hD<$(?{NOY3j}Cm!{sBKkD8QyL0cU$4Fzuy){U^oclMSmouwI zm;G!Y%TD3l!x0f-pr0AzbaS8VPq8lJkuvi1**&8$qc1?3^j9q7-C6i1rc32**;75E zo$)ARqd3x-y+^Jt9qbLDq(<=u(fd1KuXIKVdo%3Ql&0($>_xbxrEfr`o|bJm_iKvr zaId`{PYlwqzC|7%QCj@U{&(KpSbQiPEpwiD@9m>w8&`<=;f`KCzId`bfK`MudPiXe zV$`BZoyO3kKSq%TEykL3g`1{N=?T)gb|bA96vTTF7H~M z%-tI=MNIZAnsg`Lkx~8T&{osLXrXqfvo_%1->eb29drr~pS@^T*H=@8_ME1|#Kno- zH)QRIB<@O0h~+$DJ)`qXuaV@Uwiuu1%&-(FwRS`yy zYmCxYR0#IiBlfWlm}=%bVs}1Q9owH943uy03q(iUYgQEYk9{dn@%BK@!&)Ar^y~dx zqqop%yWdy+;$V2US#I_R%HJH!diYJz=JG5Aw(<4TGMcPi~=g&9Url1ra zVu`zam`9s?#)&qPz4Ii|g75d`QjN+bZ*QUV${pp!M9(t{y@Hwvbj$Y}>(Htv@QgT% zYkI~wmXoEl&j+2x-f7M(K^I(PJN2olaY`z_WD6N-B0V{aqgcbw<_$+dS=ehQBb+I4 zMO5UMrpf6y)Y@iYFZKyQ#Z^>E!}&`dqzo3x_4~%|Y}940)oV#P|6t4W?qL1o6&O<* zffcpwjIl3*^1@oIbDoGl;FR_jIdR+7eb0QKCn#~|gS18RrfVGSsaez}LPdHlahnr2 zJcZ06am69zhpf*vq;({1s25)hNV<1H$^UzTzn+B!)mr0T_VHiv_VL5dAywK?x6kg0 zICz6Q@`rvpdXzJ^zx$n=w~p=~De`zEW`;TW_ap756-}BCWy!m)$Vt8%iODP*y&gcB z&Ji-v_I+XF_W^S4Tv3|}d!q@nI@D*Ql#)HSim{fpZ@U;n8Kukmx1&$sx(M60E;X_W zJtbSS&SH1XQ@Rv8Sr6SJ^3lLtK5IAT$K_)O=sHfg2A#s*EVM8s)EwwywN6eypJ3$Lx(7 zUdCAeMXa?B)qWW%Dc)y9+l2fetomt+5}yg7T;Pa*BJ#+T3%<1I_~iL7g(o-BOzAxrc^ zJZWH{A1%aAysnR-p7|f(pZ6E~7kohYQ~Rf|O3JepMl_7~MBXqDI!k-6QaM@X+7m*t z%EXlpmXCQ#IXDu5BpGFTHdcekVFXr2KkS^J^YMSe>iRBcUPt8bgU%h8seZio36VRj zvlk7RQPbJqI4?=ga=-LZ;rr;KhZ~w95I}fm`hh zQfG>}WtOwNSFY^d*VKuWW$mLZVqfF@Qndq6aQxut0 z$T0jK496{!rW~`gEVT;171GxAf9%!9W2UvI?yCMdubR`Z=r0&DR#rKfl@u981?l(r z*#S_69y}7VR@7BFD{9B5eg0`6n2zbO{%b`JJke>q{guvEVgDTLJ37tj#?a4UyQve$ zQiopaG@>^jz5@P%e&*G)1M%NKJ4U8A%PAD+fOgh>W}wPh=qwlI%W~=N-!}L$gn6^y zd^Ird^}$PF|9QW4w6p#XgV@b@8~s(ty4Tvh^ZY$8KB#0Gc_fsz4Ph4?U-j67YF;@p z6|%7|VqepN9cBBWNh8!*q-#1xmCfi69m*=pMK3CMLzW!>n=Q^@q%7KRmmSB+9pkWB z{Cp~D^SeA*1FxjoaV8-Ucpi|mzpPy|RPRf9w;nHhYnQz?FxKfQ>-9CMt$s?i^?39#?uTBET3SC8vRGSXy1$ZYq{g$1=c=C+(wti@O} z###y`?Nj5D;xUdF&*=#~Yz~=bAZ4B*_pZ_6EPo-6d4@n<7-IN>4BMj zvH6f3y(--sV$8#lf|vJ#X)%2cfq2_t_jTx7LCEb$W5nEtyrGtG){eEaIT^hySO{1 zIdht;U^CO+Nq^kGclB(K2A7ezEN;Af!%<_i?->jq4jqKuH zyv1ksFBBp8Mwj#-!ug|XS0BPzs7LT0iXFj!ZmfLGobH+3Sw|ZUoCT~q?I#=7j1zK> z6LMPj=kLahS+t1%IQYI8$^CecZSJ+JA6b25^-l-S#_6KbW%>k3-SN&#!u574P|kB( z7+clj#L>x&r!F#oYs7v4Q(TI91HV4?|JZx;_^PU_e|VpBG7%s^KtzFXGcYGN36m%Z zgu#d;2q;zpY6wY40-4MJVjU1r(OTzOoN*}5v(~v*Yg@IbPg|`+wQ99hE81FZ)%t$F zYwvUJIXj8k=ly*?@B7E^z|A^q*lVx7_S)0A_v{_4{V;x#?v%$K^uoKTNZovnxxq^OI+SJC_g3Wi0Zoj0xAYG-u+SWXFmVN3BnYcN}JbUDK0seP2oUzj_GMju%|2hM|$7&paIS{oyxjkvt<#*jY z?~2F7%Gi>Be7%~#x5&%J6o-B9mJdT7>BZV6j*V&eCRMnN`>qxW zesSZkZ(RHa%UeweJ2S19=7|U$(g&$C;tVU zv5Iw)^hSest2S;EfmFIQ&J#t%j8`%Kiy3pT6hh4*Vq5 zoonV5YQnqtemu2kY55iNw&C}`>YUN#Nz>@BH{ZioEDH0E-RUp66Oy3WEo+xE7Cl)b zIJ+T*R;r(+vMiV3`NIWw#3th#A*?<|T{ZfORWBEd?8@Cmm2cy@!P_!UnKkmApv-!E zb${6ftnAY<3rgQqg>zo;d$c6H%t|-=;b?$hMY*v^!KT<~9SotvVk-BhJ`I8vI z{?zr^d+B-pud?6@xxTpfb`*P93U@q4E<&ab!^QI+z-VP9lpo}K2-2Ymazd+{y$ zfEOOeH++L~&Y72OxMjk1^2*-4_p@y$^$Ykz41crxH>5lz#7WYee{Ak}>pjWgAFAWE z_qI09dT{K*rIO=dw+wLCd*0+1Uxq=*8a`_qM=a)YNjPw9*O^6X5J3k| zee=S96%;v>(;i!}M=d|?Azia4m(P4iU6ge5N}M#RpQ~{7RJP}u&D5tJ@_ypPp8I0J zIm9mfV#;9e@=NC>@7Cq4lNr##ix!&5!|#LnyNZJsmhZ)AIa^&c3r~=At{>o+-Yp~$-oPs$Ek^jFXO34T|!Z??KWVEXR=-KqQv$SQzgY-1-@PzjKDfmt*>1Mw*rogWl*FSx2 zncx0(PTr-(chb&Fv8vW-6RoxV5j?@gFMz3Wz@2Fi4t^x|pffEg|FahyJRgpg;~6oY zhxb30J<@>kF)vdt8E<3^UX*QqNpTM5(5xGBrs64rW1b>}pC={0O+=s2{yA23TUO&2 zG`R5H;uR^FIZiH5x=gnNFTT&qe|$e>kDHb;EE~UsdF1`}GU$G+?|ajm2Xjo0UyuL2 zEEvD^H-zY|f?tbVeP?Y}`sDPN@q3`lxQQY3;+8mJ$vW3&hFUc)rgvlyvv4V>zGL`pKzzHdzSCR_xv<`Hk7)0 z7N4JAHaw736W)K}F4IEpLYrVNY`YvOv_AYI_Jv=| z6D3vn+gXLDt(>8AFUsKi5E9Wv{3-&c;NI!4cKH-K<4yhji`#hD zJp9_}u_?iCsKVdN=s5#^I|Og){U=i^R^c1Qq#`$GWV(Z=$9&60$`wm|=hS)c)?<^) zS3UIfv4=cF-ta{Og10XQ-#s8le|w&UvT0xPF3GGK*fZ6xo`Sx{Zx<6DTytFRaoz`R zZt|kTR-_TIvNqz%{=N+axMz z4fF>%`F!w1sPBm<@@G2m@lYzlcYXWF$HihXYnnk({)T`oigBIHcPshMH^0;7m50v+ zeE3d$5k42Ih7@!_6xbMf}J@dN^D`$20XxcF;hyT;=}hvrd1>xEcV^NZNe8=UxQ`{3C!gWI=$0qH zmh7kNOMZY?>n%@7OC6lFEvY?ib-(kHh9#fa@67aJ$vczJOn;!ipP!$PuisDS%a2HT zD&?jDgEL-DxiYmhndX*>eFMC@NPZ(yelF=^X=(l59Q=4@ zUcU+HUuBNiYeM?M{v-Bk-#gp*;l~CZXkdHerVeg)RM*|ou6(4qt)aTJ>9~4@^E(@H z7G^WgtdjfodYogW&r4OUHLc+ks(o#1bxmEJ;?YN4)wQiSc}ddLbYn{-CR98hv$MUv zR?}N*ar!iNxLniGrs_Lup>0iPXYJaC13J6gt2egSSm>1M`kM9)G=!&3WA{WJH{HG- zyAFwcl645JZLY7;roxQ&T7}&fTX4K}lWK37QZ46sA?q%+b`4CeX(w!h@;aOr)ly$w zQ_DgsGCEoycZ>!&{<^K3hk$mfHMOnP%}vz+{%u`XQ;Vv>?uoTvbavIZs@m?3>iVw6 z`VM#nX4f1m+_25`WM`Pbl**L9x~ruPo@&9_VT$F3cN8~6^8K=*wXUPOsb10Nb@k1v zt*gDGW+SUX$}aVRnjlmiCoB&C`lhOH)f*^_q=RldX(rRZ}fsO@oGs9ZYeH7z`_ zOno@SbZj{0=2QIgWI#T4&3SsT-bn|IRxbDRebDo*;*W=<<92qqe;5WzTqs?jg0g`i zM=0z?LAeOMtdk^^6`JxC`d;Vb;Xr&n!_ccbw+iKHEpsh3Un~@(=LYoX&dFiQASiWe zg~A>e+b?fqsw$ztcv4#&Dmbn?@sB=-65@)&24O8xB+0PJ)_Gju+TDVmxx?HK; zUc@;*OnDe@PB`6R$`V@G8m9c4GHb(>nXK{EVai*u-B}r;xX;n%!-Zlz-^oZ`DimEi zsjHZ(B1~CFZali#gaZb#Bu*gQ+El=2tQ8OohuaM z%qtjs8^SV2GxPuqU%qAu5K@`G*X0T&}O21;R2ha32G2l2EpbuzNU5G(sr4sk-B-@NIU@ z>S2-TcQh0`w`4d;=c8kDE)v#KF4Y&q>pjTFI&ea(zbrpSkj)-ZK+)UQd2|`&R z3EgJ;q(dm$1F09VnY0K+_n)a%^ipGp;>Kyf(VQvkhn2*fCkS)}l=liSFIV{@4A_n82JZU$>_%5Nugz^~flbH}fAk$Ol{{G6H zN>AP-VrGW(0Nd1cVO4t}k@F*=XdBW&2yB2hrc zMiJ9F_B)?pxvsyHI*ZL}O-O@#Haq#nLNN^_hZVh0C{Rx~9>k_MKTNroPMa+h?G2Z6 zN@p*jysuNe$YKr-%iO|o_5;?0dRAoIk69g03T3mV{E(Cfgu)0%c;GKa`4A;_Is^Dx zq3EWRI+gZZ9HO{qGp}x;ye4{5KVf~f3B`oRMJ(wGq0H1W*U`fZg~DDGxj(|ZW(y@I z6mJ>9{zB3I@g}kPObb!mj~FdELYXG1QeUSJM+wDvteup!u+04w{R(}GnZE7l_Zfrd z#ePoeT(;upgk_Td7KpP`C|x>>{w(s9A(@olvDIAK&+*vHI2Q;@+nh2372~w`b6kg- zj}q1d(c`{BJ>^1KE|io@DLfj&WgK)egtb6e{oiHskCBg3N77Y0o5Xvr1NoD*VClsA+%I#3$)FfjX zMbpkta+1DeWpc5Km9c0(8g(G!VFyU0JNqX|&p8Ziy4^WCNx4Ir*;DwV)cd6E=yx^C zc&q31+e+`9<2mkLY$M$wvs7eK_o6==gtA&wI5l*tLX`f8lJYC$g)dN$y|aT83^AY? zBryOx^*#mNxA_L`(D>s%eyyAQd+=Wb4lgO^CvNidz(>IyG2%CC{ybzW`bK!7?A-jdMSF^JO;UhG1h9fO&emyW$bTMf4nBxgqkwepfW+A(+rwc}#L zcXkX}%97*Sf{(K!7qu*vN~$FI!5}qcFH|)z-PR6*%m6CoJna&EobF^b=qpqiuZ8$P zE#^jYJpf-hJC0+LERYTb@eWE{@2SBYW_f9|hj4wxs}dh)$E~!4tF0+O#Ua-ZQ-ih3 z{IX>FewZLh-eeN`0u`W(x4EAhbbz!5G#`=aV z)$>-XL#~5 z72X5))A^7C7q89oR}Y%J_0zv^=swN};>9@xFQ0DXe)*SbvB2I#41R%un+<%xK)YkS6^8$zfe#y4Y2bDPM;XYjfS1qr;Q&nz$}_{@ zoCWcU$=}2on?BAK%xkm!)%^x<^9{b*KtGOryZv}Ui+Q68Bz8`$(r}J^YekU1uKko7j?nA$PetKWO>41asPcZ3xx?lf(K0e)t zez~79>2?`t=i}%1U9iNY_si$Y+qhpIpYO-3pRex+_W8X0c=74JT$*MF?bfIJvr59tV5|pPiK_$W4-h8`CDjW74#LO%{{y*}>8zmMC{&(EjZ_SkeEH{HBEJY`A!`uE`uU3_`o!&^VT z-#7ICKa9WIP*_)0!J_}Orx^3cEI0s9W){iPK)fyEoe?-)c$#)m(4 zqN0lIoQmR#(p+y~d{o~284DB+D=y`qf}&a8&^Qi6o>0^{HYcmFYGcc&Ro-6DkeBb_ ztTMn9{!L5q`mH4_;vcU&CIIVo2u$Lisr)m>JNu*(?_VnJb;i7bG4I#0n0H_Gifr$f zu@djG>J{Gh*dp(%>P6l=Dqgw7`^$-4*#%WOM|qFN;tPr=dz<1%csHz$A3Xi4!r9a1 zFlEWxVctc|*zs;V=^Vm?r{1Os^Sz9cm0oEajFO@Y8;X`JEb{u_qSMAxyxn6;ybo8e zV3L$rN?CSA!IT^z?q+Y`qS>1Y3a5Fy#w_yQ3?yb(tt!e|>79Gh+J+o&=$4$F08gkb z-jO96`ql>HNPjp&ZZ3 z!~xf%rc@MG6c!dX(w>wM_lits=&V>_jyHIPx3Q%0ysd{tPQZRT(}~Zh%C0zN_K{w9 zNrd%!rnA@RSZ+>XaYfFQi0dvG>I{u!aw!RJDA%t*uo7(_hAqh|@UlvAx3?i4(f1sa zhn;vWWOI9$-7(CPy=RzJ-4EJ?&zN(SH=+d2t2l3KWmRF~ubURK`pLbVIQoP5xWeM; zi&u@w&N;7icE!~FD=NIY*xZPLA3$=3x6c-@anbpuWAacl*hOT(imOUXyDPS4k16!p zyKb*=lR~=B8E)Bq;c%y9x|g-ZtEGzUoU0a7OFrspafR0!OWSMJ%TQDr3B5;cCC?3a zV$&*$R%NZ+wzbmRP!cinM|(SQFFju29TD>;#k?QHy!?`^qS^3(EqUGEmT^z`Nv}C6 z=DmsEpI;65C)G#thwbF=?=4NXaAiZo#7Llgwzm_@L%40*y4X85+H9{JVb$YxBb>1# z@vo@rysd{&IvgP%j&S1h5$n^vO(o+C3zwoNpOTX|x2P01-d?fdm4a?!hwL7JKb|*~eVq4$ zDUo=8b|0tcsFCYOUbwnp^3*bKW89mFJ|OOGT;%1(yv7(5W^bd8k>2DL-qG=*9JF@) z=@<7FM%(K}`{K)?P~1GRuj9n0t~{@_u+sLy3;R0zc$;Fe@j2eGMOEI(D9`5Z73c)A z3%#}#-o6s=1dZ`A+3tXl(o;q{u^ClGRfXqOz$hn$#Yoy)&RI`Oep=Weack=`R*K~Ifxa&z#yV?}OJVd3O)Y*mX_HhAsP(!K$y(YaMQ zW3sCzM*`*3QBJJ5DmN=TyJ}LTuXuly6{;WEgs(?QcUZJID`x}3482;|<}b*nWSE6EDio zDJra3iEgTBE22B1;S2E54CB)ab2b*0u3GGMM8oGvc3R<5JYy5ijXCitlcp5rRCZ5{ zsQ!GolZQMTBE*yTcD!}59B=Oun{(6Ny@=lh@drEwqf5LsF)u4NXQj77<|?V7hIMm{@m$#uao|13 zC2thEz3hg`kz8I+abktD3QHRr8fNDgMOx_2p-$P9Df2GoAXtbIvnD>J41HFl8@tjT zHlG>h>@{w7#Md8lxD1bRFGB{SI(o<2aVxV6F!$knD?ER?crRz@nC!6?5#qJI5#MIN zA69-gn=_^i#W{0E7kev9yo2KvV=#)1DV*xPp}M^5PAa(yW8IwYtI#m_je9fV-d!if zvS%;J_J+nPipsp&uGs|*PoZQ^Gkx}rzQO@3xLO#weAZ*7uqbwyH`@!6G&DLEkm==rD#x)trcXZrzK-mBo=>;ep(i#=Y0kXv1yr zS0kM4Wvg;90Ahv^$@o>_6bUC5;e1SQP0B0G&bD&B#n9K{<5vH(L^h#2etjZZV z*4ryy$k~3l$-ZG5^;1qn!dBiklBJnlG$m4)3(@V(z?A#Et&2Al6>sp?m3T!M>d_@| zzA6Wn2uCMXE|r|cS^=%06_aI%q^~{oL{)I0xbdK!J>j}S$N4p%;jkol$BG#>BcI|R3Zw`N#%qgcl6?%21G$| z1G=+0-q+5Gii(P=R|Hy-Ur7irl|Qx# zr%rV8j`9XADjwbB<*oJBtcbLvhh3+{OYfp%7B8MtbU@C^(%Ih6RXh&^*`hIMwi~PF ztiptO~ z;sKKr$@Z%WPONCQ-FeWw9UMcFwAMRY>_qr5JT=;56VAw&0c_foqKSC& z;SVX{e*d+}PD$P*tauuxW*1J$nq5`pWp;TTiz?1Lsv*)BUp@&_kHSdvzosYY#-60x zNXm|Q@!p=Khd_$t_jpg4r)`;E+l1XV;kWQHTT;YLf9R?D&7Pz`PvT$~vHNd5NuTv3 zebtk+b#f0~XOL7B@#nddEgxKD6E3$2SCbH)JX~)}?6L{B+k|_18uySb^Z4Xm{P42V z&TvzGD%F|CsUzWl)E05Z5Y)(aKMb)~}sUwRkHyVR;8sLzOlFCSx@5#bk zVC=}^oW(hZTs3y%9OJyoIddX@{{)edqesh*_G>$^tz&}lWlSR=&x{WLy>pfBDk&; z%ZbGi%dd?)Ie038r#$&ZMG?+zacm8DY;1zmPAp|w@ycna-PsK}>o{@hACGjmug0BR z&i!%4i z^)(=h0Kagmu36L8(N!())Nh1HUA0iD67RfsceGaHjePwMJYK!7*_22~k=k0ma2*&T zFZ1KY{Z_nU9uO(l)K=ToT)m;Dx!aOnix;t5>hPZUn(l^bdA~YHM`cZI8}MfSn(no0 z@g{V@X=!V1>T2r{`Rb<5YW-exT|$6a%FEbIc)z=@y0*EgzO_qUwNJ>1t+ng>_E}w1 zXD#3JheKNH+BQ}<*S9uwHHrdywzICfy?YH_PuC>zT6;%RTSrqDwnM0{sco<6sA<6- z0jLS)W$kYe6o$5T9b2tm_712WHFZsGsDaM5?he#jOHFG{LwyTN!Hp5%-|FC{{2)zT zJ+@D1l-&pd8nt7OfOga|9I>XRwJzZXQ;N>+HJ!B`O>626r@6ZtrsIwLuI3Hed?_2> z+Q%FF-SyaYAW*OCsF%8xoDex1n`vv7>|V+iOtk$D(k887I`%wAR9@J!({M z4Z$QZ+w2~pcVY;#GH%DF5xvA5WZ^@&6k&>eD!2zjkT4P8y)+DY$saAQs|NdFpb4Pn zqA9sCLOnf*JtmM|=Pe>EyM&uy?X7LHEd#b9famJFHnw%F4{K_!uSH{lme$r9p|gT| z?Cud5-PP96fSna09!aRfz7o|N(E{qLkxj^8>TE1e@*BC

nebvod9DGBpIn96PysGhElCfPXzzC!T=31dmLzQ2bF z+)N`dS$BwVccPz6Fgxm7(5>}VgXr~Y)}VrWPs@rxjWva;wtY%FgS(-vy1PA*2?ZlD z5~@u!RcyzSFt)CCExJo~I_NK}rO_t1y6Uk@M*T*CJfa5R%Bs#EXnUosr7X z`C|^y3ALg6rGuL58)|Ad=}l82reI4GP7QQ-qPO^AdqaoSRNJXN$9-`kX?&Y>pWRr0 zZ1tK=UF-v7P9lD--+=M2vl`=HU2}Lk(6@*6T!+J!$&B-x&U$RN)6}(z6C2rwh=b-v zP;D20f1?lZN z!88PRb~SdibvHD&cVlkEo_}pkt<^MS;E*v7<3>|ksHHLlB5e{?+PNNmKV~vDT~MZH zh1}6eTpca8p2GFkglc=tqNG4p7mN8)Fw+pt(l}`o{f8*m;S%(q*aImTPcbrB;nLm` z8pQlQE40~D;6^GJm!Q9GXb6W5>Y}5*rcUBOMxfeyZW9%xZ11Q?m!#Wtf-3DuPr*Va zCC0rq;kHlVUR$G{Zlh7_sa2mtTQI`N#!BHXBGenyVK#+1BK;jQpLvH1-p4eeZ;?;4Ozu0-F#Q=j=K;a^7qOxn zQy%PNWyN&wiv;S{%^)!kr!sp8)&p+B(!g)Mwjo&&Vechztt6sO#I~70MnhcJZhZr% zYMdnm9XiCDo7Z4gDJsMbW^*;PzJx6ZQE5ur&vojcLk^G4-+%wujQG@eacoLa@qR^9 zil@gWnCb7t*s8gQE-tKZSyNwES6^2!qhJkYR<(^Wf4&`?GHv?w;weYP3R-I0yGv`i zDmb>FWg76V#_pCifNMct+rD91L1%kGUGWT3u+r!%z^tsavu$nH+V)sMLvgHNNoTB} zv#YMOp|u+Z6|9Awomiq2=v7i_5lF3V1@*_))=MNnn)sS-Y{1sk3S@0}tIUK7(D5=< zD8No2jCW&J*wBiCU~uTr3iS401+Cr9%?0h4=fbbxVp_-aZ7oe*1+rA|c?nmt0Yy5$ z1S_ay7BF+3)Ov!P*)KOgx&E zjG3B77xsyyQPnI>&qgj~3>(ym99zRZY2O1deG(de@wh>+WUFh@l-pXk94cf?)O8ka z>?~|*M?}^a$dF%PVp>9`uCQi$&CD4yil!CPX;EjbZLVq1U9n!a*0psN7h8*0mO-|e zOC;^v=)`_>?C6X?WrRR{B@{3`WSPrt3Sm{PH31;sTBJ$hNGH_ThN+Tn-U-dLR(EQ> zEDZ4|A`~rpF=GsfYKTO;j1Hjzi^hGwM@If*kWJNk5sqFwSRX}-f(i{y5LpHpTl!kV zcDHu;9iwcvC_6m%n6}bR^YF-@h)c5}z3&?AeHFrd$PM<=~eqioJuQzzBvk5}SP8dcGKBN(=B7x=X?8Eq7^RN5{tMPP47Z+L7oUB|+(pF;IVcvibryEjV0GBlS-5=e zp$8qfy!wcP=O4JBF!J|^1%=|1)|%!*f2xDu<@>jouOeLZu9Lb=Bv{`T)UxynoE;QC zn2)e2Cp59-+&{9tu_N+ei_2~Du-=CM&61l=?6e+;@sY2+aEz)?G|#{o6OMdl!KDVa zbZu+av#rn*p@bHCJ<n^C~kM8Pq|1^S84#Q)c84E+v0_tSQi zdwj-#fx)|t3Rf3C^D|=GQcg)eHR&{OyL%S)U&&oG`eJ$V@$s+saWgL?uV-A(%_u{1M0V7FOdsrYJCcnPJGJNMhRG$+d#43-}i>>#6lV+jh6U5$;zAa&Y>$YKHuSOffI`J>w z$9x3v5PSmL=VioJ8{5OazW_2le1DwweGEMR+KijI8KJsFqT@4$Mf#%$Y?-+kGu?7s z;bA-Nb~jJbCE5(ywfHz(_TwQl5A6=I-r~o43^f1ZJNluzJmx$7XPgo96#(+R{=i>Q zR%`4C%jlR1>S=9n`4ovB>EqDB>OL-97R@*HxU6SAGM>Wzvg2!o=nrhD^KHln-M>D> zO|NZZ9_nO)ZXE1~{Oe)d^gc$QlS4}i+g}M;(}$yb)8z}t)OOJo8JD{KaVgx_Q|H`_ z5ob9S8A;*vTZA5pHS`-@z4RN}j;I`}RmOy{zHgHofV}*R_ck8Z!~GT_Z2)#1Zt@G4 zi|=v6KW90MGLpjdm``6ErGFoJru8rG=K#O?{nm27{=>Fz7Ma1m%)E>T+zwyPe{Y@o zxEF+}%f%UK(f&POc+ofw$INQY-59h7(&~w=^o%M*g?J;*|`WQa`rN_l!e$wll!1rx9 zPQqoNP8$!~LjU@Hi}@J?J|py?Eug2{C@!My{2+Y+&7M7S@D*sI$~&${fZ9RIDniIpDl8`dB8C+ARMoc;}$XBzOJ|G?^i zjfr{q7x#$iV}4NPVpQkkIjo=ec3TYfl@VFH4@^Vaur8Z#$A*qcjGqTb$4Tu|&@o>K z$4nq!o{?nd6ZT0Z>|ne~TR|^GpV;zYoO#%IIA7{RA95D9L{G}cy?=54xn6yX`7jzs zk97&lA08vje869WAKcd%5sI;c(x2C>^q6l1-~xQu#|3LP2iUi+B?GmdpJqhUuAL!SP%4mY8;J~v}^2b*-Hj$$IC=TW@( zuOo32n#1AggPt$V^aTKyi%c+QI5hovECo0#U(m}PWW&Cq9pSPs680ipCX2OK5r}&8A)H|ueIlLAzD+9Uy~?@@sK=U{|068G?g+ib#Xs8JtZ>+j4?ffLS-2~ElqV8+kdDd^5d8_QQLd*lEcpzPM>v^_ zy$3#k|@?d2&$4rqg3skZciOWN;5S0)2eWJU&eyz$g%OMbM-v+ngZ+P@L#sWF!P z7?FBIgPWxbxIxi$B@YH`$Ueu;dFYexb!LwER_Q$roGl#g=@rB|p`YpDOaZ z1F5OO9dA4}-IAYf@%OX%`-#410;&CiJKlI|e@lLUi$BZa&k}v_1X8ntJKlJz)RO1H z6N$@Hb1eRx1QU0jnrrdrTKxGIf4;>((BdCx@ei{22U+}sE&jn$-UWfw!NDDGJXK-I zSBQLNAXO3EY5B#L{9=($w7P_;@4RG8qvr3l)h^G8-bpxwd89>K0lDE4eog3VRVj`zuuDP z=$*Jc)nLgtB$&AKRFlPTviR#Q{(8wTQLF1M`4&sQMdaTPq*{VI-gv6bl5Z3F2Lh?K z;7-dQW62*Q@(Tm0V}d&^-)YHriu|@fsx!FL^4*qvx5eLR@i$uhO%{KX#s8tj|DnY{ z!Q!7_@lUe&Ct3WHE&j(=7gJ7XNgMf4as0k;VU!#s9Iz|FOCO z5}Xfg#>Z7Zmijvu_xk#=e9ZpmL^$zLJziTTqNmi$$g{8b`9 zEReb?xZ{nduCe5=vE;9@-dQ1LBOa4ZYPt4M9wB&zc z$^S&;(*miV1b4jg)XkRs&6fQ)Tk^MB^0!*@w_5VITk^My{DeU2_TY{;p1RYLztiI1 zZSn6GeTn$K+mgT6lD}8v6VDRvwdC)&B#FBr^l7GzNKVk8ou=r0}{3j*9{6Ol-;Ep$*ddiZ2O5|gK)KkG7Z#?x2 zOa2#@{4Xr|Ut03NwD`Za_`kOJ&sqHEEdFmS{%MgzhcS1YRSK9@n5(2uUq^-TKqp+{I@LrTNeLq zi~qL8f7jx_E9FVFk9RHk_bmDML_X2J-?QZZV#)u-lK+b(|A8g{fhGTeCI68n|B)sC zktP4JCI7J{|FI?ii6#GuCI5*f|94CN?;<}lkotRY#~V+5X32jh@`?WMGfVz+Oa61q zp3g1$e_8VXvh@GUlK;|@|I*U`r6vEhCI7X^C&rtvE%|RO`EM-!-&pdFlZZvKu=9NA z!t+>*?>ghbPo%*PM4=1MXD#_8kx$HLk}UZYOFqS64^JU}cZ}z;lK!3Gv9Oj8J)adm z&&t$Sio+g)>G{2etIo9YOSAGzv-tfiem~3pewKWHOTNFzC;Zdjk{@Wv548A$EdC%% z-ylnVh$TP7lIJ<$iOW+%E%~7qe=m!_m&M=P;_of_CFY-dTk`u@^7~l!?PJN0wB$#M z{KB9JBQ5#Smi%Z-|7c5oj3qxtBQx!{Ve`|7Jq+>zrWaXNuXkX zOMaFmKg;5mTKrOrKgZ(FvG{W>{#=Vc-{Q}=_y=1211g*IN8qi(hZ?>n(nR#c#0qO%}h&;;*;(>n(nZ#c#3rZ5F@H;vZx2kFofj z7QfTtcU$~!i@(w0Z?yQEEdC~o|3i!aLyLcc#XrH~pJ?$R0$zMg2wZ?@z&i+o}{ z*lfvfvE;W{@>?wVZI=8tZhkHO^A7ZZuG(hxhuf_5r&{Sx75S@!{_|8ze!C^VUE~w% z)9sf08J7GRBL8Nf{|rn1OiTVuk@wGXRXyg5XIb)RiTvY%R=ivlx;%A`C4Y{^KhNTy zXYntv_!mfiD}p>Ou;eeY*sFda}_1VCKTikf+5=-ADqAw9omss+b zS@M^OJjZT*U1rJeu;h1$e7-NPc3ARPTJl#~@>g2&S6lK|Tl{M+{NYF=ZI=A)7XNm~pD`p!`r9q}I~;$+)B5kQ(%)gp-|2K2 zik83AlE2fEzsus^<@h~{w&yNO{%+?AL*Xxd9Cf#q{%%YD9*cjE<9mc_3`gB#$=~Zd zZYTtfy4Om7uO)w<#lO$_gOT78*-`gd^7mWv_d8!230>a%E%^tWL1wK@hNB*^(m!Cy zKWOnEwD>=@_&;^xM!(Mgr z{$oz3(GTa~|6`W?qA!vAXFA6WQ@7XFci|INZbw(va`{)vTuYTPlh2PIwIL;#oU7qqRJjufK>9u|mPo-M?Gz(9+@BtQ{ z;qv)#;(6L&i*MupXrnE_??>G`LMf={*B1Vwg}-9qf3xtfEZhs86>B?3TKEhLKg7aU zTX?&Lp9-9n#yK;84ZFkOT*GDJ_qX?1@~;~{=b)MJ+$RR-96b~Nk}yzG-vYshsSzAF z%|-uAweW>TK88e@`2B3X#ouJ%7g_idCOzGjiQm)y#^4JC-$%V=@J7K$s(%}tbK*?= z{&i@wwwKTRGV%M?83xz>$W})g9Ld1XRUHOrSu)jFbuMuKBJEzopN4z>n)nrib3T@d z-;@45!k?^0fI)w0eu0{5aGiglS{A{J)dqvVCiimfOe06Jtf1r9k!aqp;+29K${lUsf z!;QJJEeJ z`1pZ(-r)0ue}sD5;KvJIrM@tDhv2JJMnBw`i}n@+PuP2uI>_LMf|sePRinYR|7z4$ zgBJ(yfh*Y(q&UXS2S>MMhDO`WOMtI>FQmHB@tc#GQK;13Jlrs@q|Dflt! z1cPrEyi;9h@KJ(yt2+(8MevR4w~_Rl)JGBghbpzd&R^Hh32L7Rev-;JIA6!eR41!) zgL93askW-s29F7TirO0CpQbL4@K09{8+?k$|49AL;Cx1qiQjAe&EWZhpQ}<~82z(a z@bgv7;9Y`WsFoXC`}<;bqQQp=|59~T-3z!DkA7h58?Zj}ZJSwI_mKqxuij z`Rnx8sT_k3fKi$1dNtGFF-d=;TITZw|A|@`Nq@6CBZA+mZZ)`$r`y%f3|=Pb?^LfE ze6`?rtA7|gCiuN79j{E#Kf35I>LWMbs2o2=zC0^W$;OYKcQ|g zxbFX+RQCe+FZ$$nhM$M~O#FW3{RsXG^@YLnh5t)6WKh_iU#onB$Atf!T3~R5DfInD ztueSx|AIQn;1h)ZlDZ-y|6BEx!F7M|d-X-rz+Y%{nn|6b0H2!C(qr;+sgIKMJ@rQ|o# z`CEiP+DY9@=MOTW;0 zQfF2KpW`eyxGw)(r!9idcYbVeb}O0cKOA)-n`6Plbb_VXP?bH5Q z;$$0K=fBLE6~Pa4j*Q@kJEuhOBb<98c$M>V1YhO+D}o>8jDcek{;76K46e&pw#TMRf z_nGQi=W2tm5PYX|hrzY}8=NN%-X;8-oZm&#?{Yo_&Wruu5cP=jg~3@rL)3%LaCQ{9 zV)zVEc;4vmMv0AU^Fmu(TDzU*>CIigbW{@CBG|~jLAIWa7wY~d_tO(3~=7W?Sp@Tt(A|564ytfh|U zLxc}G@lVZ2?AUJa)}G+>eL!0{+x9MfbXsR!du>bPT%Vo?r^(*A){eg1aX7Ktuw{B^ z>sKCu!X5l&8+05`*0!EUDe*8N#X8noYAYTiW^O}KC$*&w5@+{-4qJRv67n^|wl+Up@nJ@;}J?;_jUYQOzrCs~{t!CdNP ztJwx~W{ju}pWWvlCK5zpq6Jt7!-f6KquWB;5=T4>UP1?bSZkdhB<|9w(f;)bYzY@) zMAh_L}51${=hEL?M?MKz(j(_9O@t$_i_@ARJy-ayZC^5 zdOu^OF9uWa(3@{LEh*TgSG;cyL5iH&A$f2f8{6sDF z*F(>UF)rv)#C&r+C3}_xCw%A|yD%MN)^R)5`ENZA^a%3l>oiR5X*t-e=fPt2-+3Bb zkFDL=;Cc{QNJIRtey0=XbtZfu33=*Qk0Z*sUwLomXi9m$<$RfMKXC8c4^;G9dG9AM z1dX_NHjDDDr-1Yj26L1rp4Ly!U>GR|mnQ!S+ z78CaS0p{r$z?XmI^(Od?YJ+5E3cj<3WgwMIA=h`t!D*80eE+Ki7`bqEv_9?lze>ny z(SMUrR#c%rz(2Z1y!5|2eXF-rkqGMjnDC(CeZOOB80Ft8nOGR}(NgH41LwH6S&@gdfDUDCo=TW zW0dXtAnNGZkcsD);q#?JR8tvZl6|mb?+5CJ6Wa&HhIrA#jx9#wRJIVqJ}f=N>gD{f z5SPwpE%rQr-9O675|)~hB8M2goJkwvGP>BPf|Hp-yzg5}spT1f zoBRX(Bn9Sbw#7V=4Np<36A5}hQSrOZ1PtZvt8A(>ncI2#d7%es#e@lGcDFWkH3m|_ z;d9bE={}(+(;QZ>?dp@wDvh3HA7~Gbwxj6*wWZ!ar#(Ur&XFYb+fTK#x%v?#8=R!Y ziLc#jFxDl?i-UTj2csrL(a>u#%Jq^WdZw?@91vwC6F8->lYmXC;1tmw$DG3u>1`Rf z)&qF97mI{vGxDfj*O>i)CVc$5DDD0G88KS;LH*R@=w=*wy^&A0*L35_QS>o3ja!2m z9u5u1$AnbS(FUrj{S#3WIrMsjr7m!v$D#}Sd(37ca|C|B075r>kjUM4SC1noBTu+k zx*mrI2E>|fo)=$l&bwkz=ny>A5lVSwWU6hevnJ5i zA()9y$*g(!H3z=MNEA8rXgcx5lbB_`eNl?P1xWw7tKx)DxvGrtX;mH!(cgtW0=>5AwTM6 zzGdW>oBT>)KXKT>-+Z{RgWm(E|IXM8z2k_(Pm=!kuAE=PeEA(P^JO~byOIz;Kwd-m z2b7->a>pC~cEVR(wUZEXgXv$u5rFR5$j?Cj)`02wojvtSKG0tV+`Yxc_tK!l9`PgO zrVs~zHX-!0JmfDWgnoXP?yhy!YQjoa)e)X&>c!8;*Ju34^x_xDiC>VO`j}q){f4Vz z#6hPWq^A)cjbOpW`e8ZTQvKa`);p%Y;MW|`)8R*!%RN-rbJn}x!GF)_hrHx-xQ+w* ziN95(pC%E)eyJz;p^UgG2mNp;ame$xwv^{@5GcQa5b~P|A-|mv^5+pk{z^i~?;?c! zeT0yIoDlNQ5JG-8pnI;X{>Q+V4V3stxhGH#@+E{Qe>oxaEGIm4&J|CNULir`0k&gAw@=O1O@-H9`I^&Fb7&mNxd4?|W4SDe! zEPFKgvej~jC_X^N4`=H=slD;>}@vkU4ZO|k0nHZt}ECsprGp9Lu8M|z2Glwa(Je(^i( z68n+wJnDg6EWdk!i65jB`yelVg8WJ&_dew=OvHis6>`2`*HI37Sr3Gp38DW1K&JEk zD(S$VNj}oE{O&0x4w1i<4|a?Hz!y2#aR}v6Uq=%ny~G>zv;Iln7S=P6yWNA1-zN?u zM7+cZp?4Y~>d7x(IdP<4YM{gc^w$xGez6KA;m596xnfj+5UKOf+IwL{vK zm8tC`^wWuc=$*iPeSLdzmwDiTA{WBNF2A0UPV9oeMo=Dh%D4u45ph5%&%T~+CzvN4 z54w9|q92ibklxoT^#EM*9p&lv04VkWiXQlr5rTguA^0~D!vA*= zLhg5jsJ9OZ;a~os(Y+I=Ll~H5AnTFzQ3j?1(%v-UxAHUzjf=f^C+rpcv;^+g-vp+^ z3vBrY#zN_7kN6Gtl=`qQs9qEA7LrA|8Rsw$S`iDHr!E{nC)TfV2c}=~L zFF5K&%5%OcPbj_cQ64{D#Xi{2dJgP|-)9m>IjD#ABXX!8!SO;J^`zqv4Jr4F#y{(H z`Q0T(Klm}oaXldUg>YZ5#EH?HwZADRApJ^Q;uMhe$M|R5r2}Wa?&-SSyQ|E+GsKS> zzQ}>^>+$pT%j1_@`frpsPW|v#31OM1=MD2sdf=i5Q0xKp^+~^ha^y1|;$Q|L{5YEs zdKVgfM;myCftiHGCO*ndzUYS*kUrSc{r5qhZa)h=CFwAKyNLYXntHy+*oS^f?3!xg z1oQ}gmBAs$^1D}C_>C5RjfLN2;@ap>Uux`L=IQm?S=x?t@FmW!x6|u>n#4Y zW;_F5{0Ti1Xy=(m&M()GOt~*I8{`lP3hjuCH5!Y;w?tP|zUuF8wXHETJT`7JB zel^o0u67wc_Yp$Rn}pEwSA(;^A)ZeN`Emo76QZ45M!3>bcMuNo6yL5Uoo@+qd>MwW zi*Yf55OJ}Z5OMPkpo?|v`-E7>en^OQ>>k2$S7GWW^EJNv%J!wOPItGVKQnLzp!BbV zXrH%`-sq@12+=O3{h4}6Kic&3ml!`@to@s1{K)Z@aqVt5{zbd8anXnO7A1ZGCC<=p zWL!AO=sh8kUiw4$Q`#N;7io9!#{u-OX(uk`hmzkWlOB4R-aXcgH?UK1$fbi$yCr}4 zSK1%qNBS?=&H8n(H1j1up~F9w%x}G?*ZIJ^h{L{ZgwV5-5Ozr%0DeUrc1!((&*v^K z-m5DiY{NR0@L>^BW(f-PM6fy>vc5#J{<1D<$Oh2%l z$v6Z1SYE%~xyPIK((Y-0!cG}qj`36(n3w?Wh zeKw>YXqQd*aX+6h9=6A(`#51b#zp4ut~T`_f>QsNVRt6-(VitPu~ookrh6Iv2qEUl zR|E3-TpnSqi3`ln*^aUxKLIfPN>7hlSDEnx&)p=x(cj5LX_`Q1B+-6+QU3T_S=V_o|HxWo`ftRa^xM!YeuqBBiFS zPx|IQ=vz!bw9Cu`;m3Kj19mPVgn!o(!jJ8Qn7^E8=;s;w)ds(b5b30!g}js>_6;}m z975Pr0_YxR@&$i{p|f3Z+$bVMe^y2aed1@(8BgvH&HMp&#tdJ|hkBFz(7#H4&@1^t zj(qBocIlT3b~IDp?Pi^Y^e*K-PxvWf@1?q4-G@y3f6T@EK}ZjX5D|!1wUqmatFj3n z)%8by0rBZNf8uk9PtpD*zKnRGc`gjRmUzB?-ba2n@rkaq8{(%CAFums;+GQ7)8icR zn~7)ZdLYhS``s+_yb<_sh>z6I2g!enIJQdpkP!Ia39;46e+-_?c7d&0G7hB70F!%|C*otPm!Oted)-{}eF`sJ) zvDFP!3Vt^sw#IqX;7<`^E1lg2=dM65w%+-Z!MO{Li>-RNyA1Vl*B2LC`=p@4i4P>i zRzM>RK86rm2Td|~F(H(e7<@hz7_a#T>f7I7N99tiu35)(sgxD%+o53;V zRW7zxy2#*|A}AMIF=0wB@(4-gV(X@#8vF^uUpNX~vG89aM4{g>_`8HpI(mMI{1L*+ zeFF0X&KH6A6X>X62FFwcaq6gX1}`9d$Wb#5K8Nr@N1>~c^vekEchr#vuO+JJ8gi||^+r@{YD zh|c^!22V`_j&f!YB53w8c#QBuNA_SLEHm_j4O~iiiKA8-d=25lN_88^y;#_uw;2A9 z3_Oo;xT~%(_)fwz9d*0G?;||jQBN5B8NyQ?^^(E=K)BUW?;89=!p)BQ+~EHqM5E}3 zy;E4O!Gu3_)JTKp5N>i*fx)K{;xotK<%C1fuNZsvQ246>r#@B7|;|V(*b(+D? zB0R=Xmm2(P!d6G!Z1B4X(TE>0_|pdd#=w^ie9OT139B913x?(SH}NAKm5hOs_y9r- z-g_H7i|`0XO*D8BAtoKO48Fj?3c_WM`hmfZB0R)VjRtQctZ>wE20xh)lle0Z&b?&Z z108jx!LKL8q~Z>P-%mKlQ9m>IFA1?o_#cD6O1QtH{%r7%2xmCz3xj_{IMq?8D;QX!fZ$Oq#=Jg@gay)!#{{H1^uYOs|Ybkt26j|!aYiDF!%|CKT~SE!Otdq zT&c?pehuMImAb{?cN5;B)T0J}ig1@wyAA$(LJaDEGWcHz9rU9H|B~<{?B$aN2>S;T z=A$1q_!z=LnC}=k$I#0OF}N%<_(}t72zM&gZ17IPYm_?C;HMB?iFbkxelg+YN?mL4 zn+?2+@Din-GVqs#XvZ%a{wsukRq7pse?WMlQvWpg*Mw(b9gMwbSgt{Y=PR|Z!Ltd^ z#ktM~pGx>6rDhxaK*H@xEj9QNgzqV}#^6na@8C>aga455Eu~I1_>T$SQ0i&}cM`(> zTMhpn!c&#(r9=CkG4$UM;>QGkF!)=9Tb26I;D0APS*iaRJQ)ic_eAVfVBlCn=*uTO zUa9>IUS{Aygd3GQ)ZkTwn4HuZd_7?Y;?dyTi^t8txNh*X3HxJQH~2M#6ELnD{BFWA z7}pK{6d@*^yAA$(!WP7%!T&-y3h`+0FA4X-xQ?~F#3SK4l+WN}2pg1|Wbk6bSF!Fl z_>QaMWP56LPcN_Tsu=hRiT~&4e z=YGFqj4^P)R7BM8*rb`TKQMF};P@j>hJcDW6Whi%*krJ|KRS$LB^o6bB_=5v7LN~^ zDHa+QK9FHiQGsb;QQ;E>DLzf5T*;Ha_xs$>x!-dS_dC>n&+F-Vy*lvS`+m;(-1qr= z&;6Wp&%I}d_%BVMW0uSGscgpvCvk^e$`3)BAiRuA)&LF~o1u|yt0+=u*$JcjrJ+M~#miL;fu zROGot7`4}myny(eQcFbcAnsObg~+!P|E$z!MP5g&RO-tjKTNE^x6MS}Mx3V9_eK5* zafVVaihO`LS*ce=BKQI^AM*qvA0p!4>mvV^ z2;)Bu-wI;B1`xr+U zJ&OD&aVOfN$UBJW<9;UiJHa;u*@q*<<)80iJ!wb zMr3~LD274c8o~R;|6wBHeu{|i@9ZLCkopVa7^VI|EK};w#GA2eItG@phm<;1uz;8W z`$zC1BKiY<3n`Wd`<1u=_PAi1gs&hrdFs!+?Wu-{cGyTnzFUb!%6}e< zcHB)F?R*sxq-%({j@A)zeQhA(`q@Op^|+ac>u@U(k?tVkI^IQ`jr#`ia;5eW(H|Wk zqMtfUtWv6nh<>e?i2hJ{K=ivPYTX}a6Vc!6aWDGy1ZCVmaLdy76_|4RepE(mRsQ(5 z4f&_siTghh_sc3G>a~W5`)VT*_uW?F$B=*Gt;j#|cI2P93i&7Af&3FcjraUb$e{1x&~{0;I?d^fqxr#28Vp4ddhIAb#r zx0{F<&u=E;;@C>WxPJ$c^9aN*BLBoMA^*gOkbmMP zHH;{kg6UaaDo5(-$DdeAs`I2Jd)5t$@JMvHb4)Ra@ zF7i)&7WpS){-%cb1LU9hBjlfmd7v)hPmzD(UgV$nGvuH60`gD%1@cdP5&0+n3i&7g z8u=&w7WpT>g!~hKhx`+NkNgu4A^*fbBLBo!kbffP;d+UGLjKc%uOa`$H;{kgUyy&| zUy*;}G31|!e|lVw`$rjN+`r3-uq!HvxZlquV*FP{#C${z5%(88KF9n?D`m_>b`dc@ z*-gyFx;Y}|GuIF?&$*6>`OghR%!_U!V!m`U5%Z{9iI`udWB-ln^!staEWzQ#I{$eK zF(GokU@>u>^4H4%%S4_iSS~nSa4r%3o}QNmR*5`cutu<6uu-sCu#1R(ZMk5#;7UQ< z0(AIlK_p4{N9zSQ2yPTam#wc)bk!QS3LPPOvjpc7C!_uZtB6ySzc(SU zhVnG!&szfWWC@9 zVwF-G1ve34uRJ2SnFzaOi{Mrw+W$7e9mHDYKi2~8qKtOGTW}At0rfAqj|lr_zu*Dl z^{9Wr!^9=1f59GNE9zgcmk9gkm>{|cZ3m?ZW)NWyp=;2XO@v*@ne{G5iBO&itAOdjCechU$C5ri)gxF1rhetEWx=%*j4ictBA0#<_p#kVQ19~ zHWFcPH4C;9*P;FeyNIyAmJ4)W6^c;wIF;;3gvM zwMPUu6CXkS3vMOCe%mIvgNROHr{FFk?77{7dx+>Po)_FlgnhSP@Bncu>R<3M5%%5@ z!5-o^)W2XaaR=&OP{koXgX>=~gSZp*FPKe)U8tW+0EbhCeK=AuK}2VjFIYf?y@(|w z8jFdr8?h8kV;K?l<3z!7;y%>BU8LhFX~@#0}*!WM!`+QzoY&IHxoVV zS|hlXnC7W%f;))mp4ut6iHa12La1xQ__?cE8{O;t)?A6g*5ECeLAjJ(OYh z9u@2*!u~xb$Qv>3;55Mu;z&DrkB3_R9Qo+r{d8mKE ztwh-G+XQzIVaM+j+(n#^`WM_otVaC{?jyp!-!FK82s{6v;9=ro)W2X45qAGk!CvAG zsDD94yRseiFPK5ZcpytKo45@1FF2ft@xe&J1QFwee8B=DZmMGhi-{OF=;vR+GRn83 z{sqg47)MMOtRSvN{R_?|Vq7s#u!@NB#eBgUBE}i@f{jGnq?-j>i5Pcu2zC)M{?O0U zfZde8i24^?MZ|bywcr}!L#Thjb;M1mf58nzj8irWZX!N{`WM_x#JFXP;8x<}sDHs7 z#BZSf1$PlKp4lz9hlp{_^Md<`Poe$=4-hfVIVgCT_%!NYu!p!E^)J{<{0{10P|+^` zF6v(}gNX5ve%=Snri^h>j^J=2#z!Ls6T}~({sjw&7%z81bEGPa9 z^)FaK#CU3!;9MfcRr3U^h%ci41#5^HXVnWf5`T^Q7i=Z|7WFUKMSKbMFW61|9qM0j z74i4-{1Lc@GR9?V1=kTVK3gxif%ppQUvLu<1#W8}#M2s6t1$vK;Rx0cG0vydOQVc zJ&wAFi1E{0BF0S%i5Mq!6ERNuB5{;bnA%0Ul`7(W6yu@Gh!_WHy94v3dVR$>r5>a| z#yejpmMQgJ;)U3AfH+y{y=r1paLoRAno?&FXDC%j#JJ@mBE~Coi5REo^$r-He3>%F zB`**$9{B^Y3eP`zU1R)lE)nC73L?fE+#@Ddi|0qgI;9>bHYoKBagkELB4Qlz7b3*vpRD|H>^btpF??DaQ^56JV~2bH=Cbw|5=3GpGNK11B3 z)MG^0-}*T#?Ct}UVQ;@igq@w43H-WJXAxmnbFUKG)3b?NmAak?`}tNP?B;J1VK3|F zo6jhvpJ(nw`Uk@Q`^Y!(hu|T?4xUAX{d*npIXurIz5x4?xKF9C5Mkebi})MZ*;&As zlu8f}VlNlsA*H4gUsmc$BJ9=ciLg^|CBClI1H?b0K8U>-Hxglo>gRcXSL(kgdsx3Q z2nc)gY+^c|PY_{W))NPM>J}pGN&S3nh^HQ>JPhk8h_D;=^E23sFH=4Z>v@Q<4|4_s z&jK$o7xQYwJUrhZj`q|FBJ933MA&-|5n<=;C&Iof#2g0gx{HY8J#`fkc3czj0#ALE z2)pgG#EU%jZ$#K>`uWktp87du*kvyhD{(&~!VVjp4ZPe_2_o#SNkrINbBM6Bs)?|# zT8Y(o?m~n;b=43c?5IV=#h$u@2)k)L@doVTNo>b+ZzAlYpAwg0{TdPW(4UDP^;G|% zK-fRSiL`f!w|nYRBJ7+G5n`yBoX$^t3=o_Y8Vjq%PB9+L<=;aTFdxDOFw7ra7*J@9wpk32QxWFYSU`9$3J&nNE1IyK_Y zJarur_xGhl+}BqSUqm}0;y(T$5%=$}6MyTe?-F0a{f~(I^dTbd%e_S0mj|J*=KVN9 ze8p2GMBIO85OLqVn)n*>M|{Imw-RxGy_@(~PyIU)_tW1J@o)60K-@nsCE~t$7ZLZ% zA;W>VPu@$!P2)R6+!qfMaUaaYy@L0_^N6_rRS+UXO(!-2 zi2K=SBJN}5MBKlY5OLo^v7-F_^|!olO%%DDh(4`Ru`On=D-x12V-zhXn#*Z#U-}i7yYZ;fazW?D8({dH@eafGQgMK6B zbL2T0WHfnwe?(K&`e>qhesH(QdY)^X%ws|SF#RXUycJ|UZ&ikVm-k)B8N>@^UJCMX z%9CZD333_bDVSFf{R$%Puk|7~5@*P~5cIn!SI9gNB;k5~paJ(gk@bAQBBUn`=P^CR>v2C9xq!F?dhz*2|qwwj`l-)0^w=ITX3HfIiL73l!wULPPrBJBXT1VcEc)> z^>}O*@-MO;SKWd5Mb_h_Ph;LoWIgWrEatgHR_Wlo3-?hn8x1jt*K0tgD*N@1(L|pt?89?x76TgN0 zi(E=Xr%)yGeButIN8~QzGq@f^UPs)i)DDq%62Fh@SLDM)*hNQ0?j@p=NuwQx`1QKI zpQ3z39!`7??NQ`1;tOaWB3BUi;d&9diU>QZUgSpNZ_r*uUQK)n&!t6PPdteJP~=C5 zhtMC2yp0HZYnRBoiLc`Mv&ct@J$T-p2}JsHh_9nQMb_)@{*3Yyc|Nfh{ zk=GLcuG9vRHxfOJ3q{^RM5lW|P4tCvKk>?SI zU>q!R7jYQIy&|t7!rt2`@+KnezAYkeC7y?g!G9#iwOI(Mr3V2!w&5hc_pzz>}c?> zr(6lUNy4`fVV~|2c{lNL)UU_~iMW~eihPU+yEU8kGWfK;4f{1Aay}7uY_Z6t#A?*H z$n%J>Yr93(>&;-_YI_`fYw5oj^Ar-knFxD#o5(weH=w>n-a~8``yJ;WpbR_sh=lhL zm!W;q4o7$f5q9xNkrPDN$E6~d5n(4!7rBB6d%0fZM&j*guOfF5VLz`Fc@+^x#afZq z5n)e1BJyS;?CSj@A0WcMJ|c1t5q5S?HW29@PK3Q(DsmYSc6XJ?^NC+XdPMFb!VX_6 z@;c%}xPC<5MBIeyN93(U*ynphex3*;=$Ocg;|JL5Swy5KoA@}&Pvivg8<Pm&j{0%J>I-8z{s6-y-2# zi5Lg$6nPgB;{m-+4f^{iV_a}h!VeRFg#JO~ULwW`X+wd~&mdyFkR!4lKkdahLgWJC z&rm-i>v0vv5z|GkAYwc*Pvk1%i)c?GHxeirh-XxMroutBClwMdYnSjB|F1yo<;qIt&%)pnxyi5pE@<;L_KztK_zk9_Moxua3= z`OGLiTbDXR{4Ec3X{`GDR>1 z^>(7|ncmg8Q8D$k{gSg4R76~TogEb$O9q=9)HOG84>G+wOav>n?5$st8@#*&XTLKR(X zc&DbQYK+`RDuOI>N2v%s)6s=CkBZO>dan~HvcSSS;PC6lDa$UT`p&eD--9Y5y(~;? zXQ>DcCbVx2ljpv*$dh8Ps)$(G+^k)zA~eVs+JGvBPG5bMzo%8iiH!b4h#%z1^ zn(ONwY^@a$!HLdJRW-rJPZ6BVxnm2+##`@9IaQp_wo)m`>hR6@`p%AJb<41KLljkb zgRT@T!B$-c&gqhEJaxK zh|h}fgdISzk62_3p&i8{HKhCVE7spzEJ9DZ1KUiCDhG4lI*}eT*vHmj5eZ;*+Z(Dy zs2sPUZG;YKj@z*;h2FbQpx(tS1)JH=EFxG&;Ml4m;&u)jCbD~H5vJaqqOP{Jc0p5f zQ%6%nilp+*HeGTZ>ScL7FJZB8>U5^!%Obno?}lPa_2Q`^31e(YuB}i zNSRP=H=6y|`qGgd*ixvph4x~LP%^!I%B|KS&I!8wcXLu`QZ}lplL~szws5?ucW(>p znLXPuOXBK-Z6S|a-z zGZr!X!lgLf-ytp>7`<0qSSPt_T-cx6OvyG~sRGQ#aw)^5JvlkHH=7Hedi=I?;qYXd zs_X3y=u&DWx1#G)#ov@JrHZ{hT}mZqqq>xOy0bzv#g=s`b+~z5%0LqM+t{U4aW=F| zsmD%`J(u3vE~S><V_ zFnH-`I&K=%ii_LBnVt56?bJ>fO>%?0l&U5rW?wVeD(`sxU;{gQ)4V>^!rSMaSdsmq zzmZ-ax_qJ((cFTx`J3zYL7=zUJ3idqQjhiIj(u4huAaa3UIbsT<6cB+-R<}yPe<=t zXKlB0<$MzxcGE<^z+iFyts`{Ka$e1pZF23 zpUBpRx~7Fqby4KUZ4nreRAiD5Ct8*^FXMe~X+vE{LuA3c16!Zl21Z0-Zy*>EY%1lr zegA^31j8q>w+?M8m?Aj2yATs~)uovE(l?=0fyq0E zo?U4PmIoBt#`uy>Tta%)!13PIwA6Lg;z3g=xV-_}95%MJp-*B^Lsvr`MlDMhRX4V@ zEG{fLf82!eeuyp)K60HRorxhD{`;juBzO`-%<{nWLEp2)ZGTFw= z$vS@PIk}r7^LW>91%5XaI+tr7lIt2+QSiJtxSPotgeoW%>!@zO=)_;Gy+dp0wQz_@_xQ%VX; zaAEl55h{9H=qNqwGD#WiUn^0;fju4>*tkpzATot!s9-;~h@we3=!#Mfx}Bh3=~GKa z!hPx-*8xRo>-Lyj3zJ&KTF}F5J+)%!VP2nVp*j1Mnknb(Q=W06LHP+!w65S2=_b39 zo0_mDsH3s1rE^hZYbWMj%|)1!;zYAE@9M-<(?TgpcrDtC4Ej{Wq*34Db)f}Mee1S# zvS`q;AAj}h=E#&ePrdrowU$MlK(8y9F2=lB-w6mcPQCs4yU_1jwXYemJ~N<8$Dgq} zv7XF+rBn>sCl=AARPyhlVg#nta@UZgR7_4%acN;nHTJOjvhPy^y?a~gekip;nVfM? zNuT;;GX>e)Qd`d{?e{S^I_`!g=-b2VbW$oGx4f)x&ARs5J`_5tOG+?t(AnDB z(#M77k1VW}0(~;-0ZN}5^60rw9kZsOPo?l<^FCF>ojq3%^r_xQ_h3Cm?32QOdaReC z^sR@|Z*Ia|M@Mx-ZEH(2mO(Ak6K*Y?sjn1PiCI*Tl09nGS!(6Zwxw8yuuwk=PHJK8 zczwfy&P6bG7Perpp^s}9EWmRUf3zz;ZM91mnb{WK>v$h@Z5*#?3RniJu&!mv5-jwz ziDbp(lq)VPtnKh0fPwa%y3?VEx2O0TrFNx)2C#BoyIlOG9$rJ$&edZW-TUyvD}g7} zD~666ZwLI0OOt~!K)j--%0(U-!#6N-j8_m8b@*d^SKw#!ZGzltNN{WpXXDuBn-0EJ z@FO3~!0<6GHs5f(Z(0FA;|yObJZ!$*;46b4`Is)l_aKgKz8di1m653KD-JSIFr7gz{lpxviPWP()T)!ZN6^sxE{&*sYk zA6|9R>BFmH0pBSgv-#G7Zz95tGwB-&C7UlFdEq`Q4BrI~-)8VdT}OO{$mZJuKB#KGT#N5|hi@B{Odg?zH?@4n z?+@90+bq63sF?J9(&5_yK3*5b8SdL0zMbGR*X7wzHhf=q`1XLW)R2iD#YY{!=dJQ% zA8+^$IDC8$+}umZgJA9WT}wN^N38sw0}aEMh8ql;Lco!QlcLhc8;s3&)JosE79X}W z4e^!Zq^R`qdrvlBR=;HZjIAY_&#jNfQIiChwqrhH^t%`iTko$er0&yJu1Jn zr|kL|(?3}s(=5JnhmZTuM5S+{!&eGEli!OizQqn7-{+4?-y(;v-b&vk7T=u?-$w9N zAlx{XGu{x+!M zz!|>h9KPLFelN55JQS9lz6$Wo4%m|I<-Z-i=fP*{V~)kg{pM`Gb>LfT@tO3EfS%o6 z((sK8mNU!ma*J=W!#4)s1L(H+OnYu{^!R;&t(KmNm*2;;GVjzv}2M1ld%h1T=d8?!-GE@g@+?c&`SUcz@{d@%seJ5pJBx$M+n*<=`{* zaSfCW-ya>me7w)!X2^gheZP139syrD!kNBnfrf7Y?8i|3f^ROujWg-%2R*x-k67u$ z=aT}ya~wW?f8Yv31~lnA+u<8IAbGvv^GgBWJcn;01_^e5YSPE=RodyBZt>Mxe9Ig@ zes6%~Y@FfiboiRVHylbVzdE2PzXu&YevcrE?|z4GrN!4^@%_Nz>jfXGGH|B+o^|-v zgOBZ;>01Oe>3hxL`+Ew$R~^2M7GIOaHv*B^?IjK0E8uATqB<98K~7&6hLIK|;R2)+XNGrvnj4=QT0!^iI>Y=ggXCVh(>zO2k-`dXlD()Xal zmxk{Z%ra!6NAZ4#Z#wuA@MrpN02;pUI(+=D!YYItXVSOb;j0H<1(e9g*(1aEdxwwT zR~Tu?fKb=&C5P`3@WD&-bpj3FKvbGtzemCMai2o}HGKV{XV>o*D}DGpS-^LJ!*?SF z(RTS6z6lQBG4K_DhxuJ*@m=fiJ(Gfu`%2=!D#wp5e_)dDBalsgS2%owPYvIHP5QVG zrOh`Be5U+9YVqCY@Qp~pcaOt2&*EEQ@$oxZc75Z@Ot|U(4_Bo4&Rr+ zH^z_w4c~7az9SajXDvSNKWev^J>aXc_!uu;40?8ckAZJ4{F%PHfF^zCIDEyJEbAbF zIKy|g!#67{S$=mz*YI&4Q#*Yd!54M^t#kO6gU|E__gH-QIed?R54WVine^S`@T~-& zsgEyMeBXBXc7Tt1#u>hEI(%y_zWbnT^2_hX+46_s2B~tM5`^`4rev9uxi|<1YUm5tK%I|{? z-w})N%NE~99KH(hK{aqDzc)F2$Dq^&Ew<->v-s|F_~xA+?oSQhJq};Tpk)8@?-t*G zID8%8gIC}T-?tpT)!;Mj?<*GHOAcQ*_@c^>-@~@+W4*=qRf}&R#?N;9Ta$vXKlE(A zM=ZXtS$v$&u=zHCuQxX~JA*dgHt;3j&-!=_XxiV^4&NT|l_T6ZsB3qn!?)k! zdmI{u?`DTD8^&6VPoe*s`nb{II|jbF&|vz$0W^H~JAAF+OK2wlkKy}*!#4}xs5JHa zgvIx?!?y-}wmoV1o^tr+TYTTN_&k#rKrOmx1{QyMA|pFRJ~eLC>z= z6MzGGJUp0)UX z=7aYE3i|=PpHu-(l;oFcR zzu$5AR$KXf!Qy+<;d>Z-Q%&N4ru?{Hwq3t#t@QoE;v0d+Vb|{w@Y(%=$?qx9v-!4w zk9HHw??sDmvcp$;R&@Pd=_zDu(D+S@k8NQ!7 zeEHc)zTZLF@MR1Mr|EWSg~ zHtAdG@TKKO^YJ^hcKTLYe1Ej~wmE$HDfsxETAOdJ#rKNE_cw=cdJ4Y3ID8u|zE>^2 z63lOUkj08RZqw#9cYCJQ{sraf;2UktKw=J*mvZxi&`zZhrAWg7JC za-MI+i=}ZvxqQUo+X}u?Lk2W_H#vOG;7cH!?G#Hs0=~x_z9Zn<8cz}$zOOobtHH+t zARiuS2Yf$u_%@CXk87c>9lvvo(}MEb482kbBba!Pxbb4)o2g$sY6#-ZIXTRC5PVVP z%va%Os;b@)btFUmgnj>EU#%I`3X?+*@NDfsOE&y?SP zI(!E$K5V}bq%Q-{6CeidWv-Jx(_Ye`XV>o$E5D~&e8mo5V~X+{&*6I>e7Lj%XVQ0% z!#B&~JImsG%Hcblg6|23Z@$HsYw`av&Lzd6bJc%Q|0w!^mxe3+sPoVh-79lntk-#Hdv zg~PWKeD?Kb@;lw(8v{PmpPp;+H8^|+z&AZeUGiR6>+nst(l^%P`=rB{kI9m#`}u7S z-#m-2$l`m@;hPJ-sO#;1hp!%droEI{eBW~T)`KrSBEL^Me5=97{*%}5c#H3s4&Rqj z@crE3TWj%6u=w6`_%?xWR7CpTboka=eCJzyC!^9K26@~KzV#NLX)oO8&2G;d!8cd( zdx6C_!QpE>H~Rij;_w}{()R(2?^=hiI|bj>4&O10Z<57#i^I1r1>emMUm9*grhYH7 z_#SllHiOUZPtEmvzr&Yh@lCP#zUT1mOu_ez!dUkusxA-ox_=+69zokguxenhLi|Gq#;ETH6&W4^{zpE|2T8r-rhp#6E-)x6(t;JVo z@!jI^{XGTW%?{ssi?6}rd%)q#8XG;Xz1QK}Xz?ww__jNI!@(C-e&2TZ9t>EWTL| z-v?8qufpNmZSmb;@hx@u>cNLgA#mpUxZdG=-r{Sw_&(?G-I5}|pLY26TYQ}s-{TJ7 z=ThYNYYyK*i|;0j?*)f%LyG+Fb@+~0e9J7pw;aB2rAXhK4&PCW?;{r9$#@QB1dmG^z44koO3Sp>~?w#@tSe+Empj<9KM6#qn>ewufpNW!i$^6PVBb$ znjF5PDfk*3z8s71;}+j)hcB%#+HPOv@QnnY$?r;w?{SB31Nb(Y%mPh*zvl3b0bc^) z9QWLA@$Gf^rWZv&NBptFHw%2MH}b8r_}+5(n!$G%dd8Xbz3K4PgRcupX^+wVUVg9RXiCLYTfa7TuLgYctn``s_?5#qAAG1fo!`$}e1CWNwt$cA-Z;beH-~Sv zmEUz1-*`ONgc!7!o#2~m$bg2g2zqw;tp%TH&)7yYn8&=r;mes2y$))&!}o~Ax8CAw zclf5K;A?UCc3ON7SbXapz7Ftx&&sc9FY6q>{ot#D9^2mri*Jj=H}O2B$}K)qew!V> zQcSKUgzrlh-%lLA<=|ty#u>gJI(+lMR|X}fZ==O`*x`E~d~8?78NP!K-)iug`hCda z>z4?(m$dVv*S&hsv)ju?@Rch+eVZ)4QP6`Jw7)L!QO`J&zB3bHzJpfzJ#6t!h93D) z4BBl4U(~$ljD-JOz&r}dxF9;->mu~XZ=5+^o;aS*q@B9v_?`$o!$CcB{P;W6`(cEh ziHm&Zn9uWh|F-jM&;OZt{}!Pa)xQkMJ)X~SAetZ_#Swa@Zm4IDKNz8B(oQ{d+!CP| z74KaUdWOU1d-5IX{WL-^D&Ci&M}NDVqv9PnDy)}<_Q(1$&TyY0dZwImpqDU8K*L?) z=#@e*s019E^XIvG7lz|Ce2W~ti7E7McJ!vF(EGILjgz#`g5DrGCNRJJJ?`jT13fIk z2%OP-(b2medRc*1lCRg%yDy{LM-%h4P7f$01`?dXkw9v%?{&cypCN3R5WX@OQUeFbNS^E&~0 zQRO$!(VGlCdw#>jdyk_x3wlxQV2`6W4|en0H! zErDKCK0f8>eFS<@&Rj)qicj7(^F0XE^UOT4iEOnq5Wch8D+q~ z%i;U+9DEPQkRaR~e#+6yx*YRiRs%G8w>$A3De%-*=y80`Z;-KW81MZK-}6^1)opdW zhVKgw-$pDJ=^pI!Wm5s5Q=Uv>EMCwpqMq>tZHGwJ)b@D=MbpF-_M-%Enkc4=oD)B&a~N|I_Z0Ux~EzP`T5PZ(suxQaeUIz zoWJH_|2t4dHu)vuw7~6xUNP>OIq=*me7vsMR=^jy-rr*#%E&+r+5wxItvCG&PxT-z z#+i7FO2(a^uw2Q6ab=|w#-CSQnn;us7nfLn&pQu($#8}z5i>l&L{ zvCYd8Y=Kc&=T|HHBV@MN8xe~mG9~f{yu6}#=EPV(%Wt>xa$Ub)Dy>+k6?Ht#*vqKR zd{eotp|)NXE$D1&u5T~8slBMFwGKOtjMY1UjK%)(4YlnJV|8#*?S$I0^Uy?#m{LE< zq-t-h#YQ98@nuO%+cFS??>&}7QHo-?WcF2wX%}3OIInPgVM$_Kamo3`<4PtZ3M6^w zB(BBhY>OIL_Vp*~SUR@7b!>gfdGx{e$vehkL(@s^EeksqwkF0dDoKo;)1DaH-cdhk(b7&N zXzW7lq0wHus9~(XbJnC{cr9%i+t5|l(8`S^p-q|PhaFoWEbLs0Z6I2fj%~+2KBB<= zLTtHnX?xS6rN{`rl-}kO;OpQG9Svibb~ZPUZN)ZN_!>4su@Mp@Xj#(KF;;)q*Muc2 zXF+E>n^P-KudZ*ezNvO`LozgI1vj-db)ZFGGHu$0i2@e)yq1>c_Qb-Lwgiecaj_I_ zVs2YY9dg{#)}A8>%f&;MGQ)XiOuBf;a$|T7?mV_#YIwXl<2j;piRWc35$o5L0aZF7se$;0h7>e>(1vHM~58=mfwuPa* ztEcF3@;g+1eeybahgXsA`^ZRr3f0_bsTG}ML-mb%Q|;sXU;oN8Cuu45SrJ{WZ!c!z z#>cyJCJLNoMVS~I>|awc6bNk-B1@Ubdu0rTl1oJ3Xz}Ou!0(-$FEUJM6+=-~h&-E! zrge?TFeMdkE`EGyGAw7xd`?8Y1QF*K5T%JRoarUf-lZO|eWE@e`m7_Kr+IK5%`Kka zM#Om^7yZwR9!xhKuFu0CeIE4k=?_`Q4}P{G%H>4x&l9xu79`0eXLOLt(U5KL{LOD1+C?O{r&&M$K+Ae z>>qeNvaQmU`VjmzJto^I^^9%p>M@M&efY6Gok)*u+>O_y0YO1e&9-6dVOl!WYnk-T zg+H2-Zc_l2jYKdVyvEQ3bz7(0iJ#5K^KdB!&hXs;ADeHu#fK&w@ZE!Bn{NT+9Q=$k zd>D3x_!1T$Qe&l048$N!MhvyXIM>i1_b*8B-$PD8T%UeQv z9|A!){Eahu`J!k1_d~DI2tdY5mw=v~z66AF_%nUHr&13^p!kjmt|3;bcGJ;_c|S0Y z@zN2kWUJ-S+XGKd1)Pc>`B;vO(_E7{RI|{CpW%Tx!{?5lYjENe69`>%coX(MY{y=P zOG*n{iV_$tpJ4nv?t%&9pays1@pBI^FkH5NA5(yQoT9wSs>aq!)OKX%Kpe+A-asi8 z58v)3;QOjNFdZlOWt`@H8OOYrsTTgRTxfq~Qw#Nq6G$<4I0@?Cp~-u0w4(nKJsu@uY!u!FvGf zXDE8yaU#>7g%x-lBxM%D8VZ^R+5T4Zfpd99WSt1^gk-R%s0n!p|K9+0ttWjW0`PyxYw;e zObP3xDzpD^^BW`g9;-6P1tfA^9nA< zkFFHNjDwtvgM4UmYBhf5931NRW#7*OaVG2m$mWKv2VVky>j--T?>!J+6hCRMS}$4g zMEcq3Gt}L4j$YoLHcI8jH}Sbw+Klq2;$L|GjN%!Ta%aTX5fd}gHn-yGSif1Z+=LGC z|Efgx(`q}*DEo=@S=5XQXM79~hf&)p7=3=|pI2iukI(m)7 z595f1gxl$%Z;0!4@p~Vk2geBB`n1akZC<}0fX}OCK!QH&Z^Peo)*^cxRFv`>RKJzP zIrt+=oLSRK%%WDhTJ<+o&&%Q+j$Hb9YKIqk%oDx@F4}&Do)LowejXMYq@STmhS8^L z;5AU|UnpYvaHL{7e(sQnsiX7#lMCcnaC8a%H;E$Zi=D^s=Dc35&*_qX%)pDJ(k>Eq*P&5U0ke$x1o@d{mgp10CV}44 zTR+fzPou3cnZF6Ve&!espmAbtT&=>P++tn*Yuxsajoa!QbTPh{5jvW$ex94E^@eN9 zkEmMDjwd&SuWN3pTl~L1Si}X*-Z9m9kzI^!ud&N8-3tzNmpo-~VrANG@!RoC^6J6p zMNPNFaO#@plD2>19r*vVj!Vx#+LJC#ceA{C_|Ct>8HwY}us&}wNyq1!;c$O~&S=D8 znS{d!==gX`@Et9eq~ka>tUpleC+iG%7R&KDXjp%cqfe_a>EfXkd$fgU5hY#JbJAoe z^*IxpbbJn)fS4>l&aNh1JoLsk&kq|6akQ{JsC)RaeR148F?qV?#hoT_jHe}#{CGbG zndh@@4@G^^hNnz(gU?yF0*&MOyNv*({4+=XBV?Y>GUs#HVHCtse>7xzCGZ=H`nn(_ zqrCZ~ELG1EHSD);BEe~kTANy`u?ci*XGe8&%S|dWps{IDqw<&LVE(WT+ef!HEp2!1 zHP-zu+^xB{D7~zvy1tGZp5yVb?%uF)rml4v;;6$anjolisSXU&_0>y;Q?I-2@W~Ng z(!Kk26dUCmcW0u|Gg0nm=CbT@e70W?nWO#jT;}`yabe~;{xg?M=<{0R`Mk0-G3aA| z$Z&l=!dcG@r;Tf$r^BId!g=M#(ENFR49%QZ4w2&!qMm0#WJsEdK|qqU{}>`p((^3P zn?xCzsF3j4L_~g#$hCrth)BfEg13wRY9huEUle?dXy$E@7`9Q$I^W<;P)2;nicUu{ z5$Bf?nMoq_Sw2LZqSK@E2|@GWd|sdA(Yy%MsWT*YV&y%?nxc;`~zTLDuO9&peT@Er*QDC~zhppNEgl*KP69-|+FewfWXTPT*&p;rk&xY`%5i zOTdrig2RCC6&%}qTOlX#GtTg_pRoD1T732#7`8>zeCGUpIQW(kfQ*Zd-^#W5_JMB$ z{Fy#&gk*ExE(L|(=CG%<7GEx%9-Eb zGv|=wI`C1?I1_fh!?ziHHBcfS+pFQ@H_*&E@K$$&?-&onnJ|9K%}!r73YXUc`Dg_i zzH5Y!VRWC3F@zhBpI_E#-h3Qq*@>qDU5ve z#6e6g=HLGx%K|tFaOJ$q#*dp(+SOHb_0`kEmb){F^<(9Yx@$h{7|(kz59z}a5mSL&mEkB38w+0}sDvG2;Kk^L$Ln>#>U;hda;V%Hh=Vc|PxP?4w!UoR^sF6Y0OyMk@&%W!h`T zX|_hU~Ioy@BhQtD|MOuYfSS#lryR&uuph*wwKSLkJ_8S%ZFaHyoRD z$nh$Et9T&Jggpq^=356omMhbT%Q4`49LGF|^+(qU;dh1vG7tINCTR4kV6b+>&p4y^ z19(`ct9{U8og2q;p?elTJAE6h{Ic&b<@a+OgQ69n9oGp&wFAa!4H48t=+(fJ{f`;@ zu-q9Z_yV^ceap%~N~WD@u=V&}@E;=d*d<>%{n9!9%G?vL%`F)>K^Etp*w!vPM@JYu z*B_@!RK^push>WaQ4Yl74L)O!%kz1amp0Qg$9zg}9MrKsTv;f*OdpU?atnj#j#B)FLqb_uC&kfyDR-JhQ$+F-}+0rV8(#WJy=JelQ_mJ z*Z7h;(E7w_6{pRnMnApg;M7W$zrW62f55QZ87B7P)BMzxjrr@|K{^-T?OmDJ{>Gfo zY=5KWGt7@I`!Tngco`|r-#fk7yKCru>T@5TamS3o4?Nvl-a72@ zq4%o1VLG>~XWn@kkLUFC8?a_Z>@Jkw_^;M|vJx@HMzjui?d|br{q5GjKJ^*~`aQ3A zudMv`YZFfTZm-&0-t%1dj=Wdu)O~5^p1ybV(YJ5>=AXM)jPCK$)$2#PyNlH8zv(X5 ze-rro>+Wp)-QS&ozrX5ED_XrhBR?&F^t2l)PrCQkUbUgMazssQ<+on*PCBcmr7~;# zNncoc>1j0=p5|T1^nC8Eqpz2bNqZ~y`r-u-FHk*qbhqxqx6*rV?OwPq2E3y?ZOqMk zRNjJ1>nbkqeSh|pqpEgF&j4@Wv{x3y?%UO?ia(6}EU*1S&HM6p_2v{`Te+(@qxh=I z_+6(p?&{6T{#?ec-n2yd>zz{{tr?g5a*a2N)hE_Fp?~Iv4yS(>bbhPcU>lY90 z$vSDp(Ixt5JdPS4yL4vx>ys1Sg%=%N@L1DgZ|aJp9|jINT3&s0@3&BD>3c7nd0Jyx z<BBvr$sRLePh!j$_Rh^)cWBF> z)r!;hr0?qV~5J~RvfCy`{<$8 zypJ4Oleg^9hP;~&W#@Gssyw=??$Mf8YR;-eI&-}bT)+6Dqk|sv)@47HiL_=sHniW- z=fC}0zmsCy2UdEc?yY0N zW97P?=|+BnKhW()o7{j8uJW2y`Tf_-&3?`^^}(XZYiu)_UPk|NGQk2wxLl6Iv!&*GfJMw*zV}=SX$1j&7Lu<%|;i{1o0f!+RpVGQ9#8J4QUwdBv*Lc!1`o>$%!1c5f zGCcSe;-H3JFM2BdN*??h^mp-qdj~1CmZz@QbC%SvhZi&AUF2nS0?i=Ao9<n%Wqc`zK=i6J)Da`?Y#UI{#nQpAc$zpaV;+Xekymidm^nfw& zn*o_o$DT|dFaa{>r?vdebTx=4&4vewyi+`V!Uv6lobVwd;{-K$2zb4H@X|MUZ~Z{V z>D@;Uzo>r!g_H8Y%L%y*25#2kXd^zZvbEiKH$418SwDC#i~LS{Vux-o;hbm-+Ln+Wgk9U-4re z`Zc*mR<}N-dQn|np%!r+=%S7PS$TQIV`DM&MaJt+E(UDW?`IjWyFD)_q;sF=jW3=w zH7yoDG_Weoi$B)!ajZVX#jO8!mtOOsqP%lUPcO=aE1EQEatWq6k}**BoJrA(KmL)z61=dTWV}D- zO}sq5EU{$NMJ0J>%s*?=?U(0{EsF2Fr7->-uP}bUSJgNfZc6;cTV}=wB;xy2BED$_ zu@DIzKQ7)?7#~;&^7xNbVf+b%3@przUzFGuFHgiDg!o&PxNTD9q)FGrKfhw)*!(l{ zDyMvSeth6Uq}NNYN}oMza(rY*@vM?@x$)=JOeCc+p1CG|V_|&I!uU;vMMcHe|+xH$gOErl^GS`I2?pXZg#efqI&XO7C( zrzO&7KOMhmVyHr%iF>7^<2O$%&dnV?3MC%@%10;0e;F%`KlITAFoEfzB;o2br#e5I z7G5WMZ<=@N$o$i%oL+j)*~PO*omo^FKesS`&CJQOa?dJ?pISJsq_QMllPI2bUi{RI ziStLDIe9wfyF9PG9_woO?0o^3u(UVbj4zMWb+k1*i)Q$;e8bY(1$Ze;f6#<4=|!mM z2kn}&wT3;Sao|VPOavtYGKpT`sx;Z z6=+Fqvwvk&^V0BnP2+QjtE(?X+t3LU)==AiPm8PNTDVwWdAt;K#;n|Enein3svD(= z|1&?c;q6_%`!oF~-yN*y^~{}_w|uk4Hp_SdX#ylHnWn&$!8t4Y-IjKH{1bTkGi7jD ztYUD^a7%|~5T6andft$EL(^#L;QW;XZp*m6|0mK{_4{Pnr{Z@A&(AXl=T9A|jbuZ& zG9tc@W)9Ao0wZpuQ3950J^igCEG7OBA4!GQ95WwozHFJd`2zfmV?L)37^E&9oPB57 z%J^+a;Z>PGd3NWH!3rr%#!Wq%Z&RQk+U433SdiMZjRgiR zJmB~|EUcfd&V_%n+&MZ+I==rJ)@Lmw9oHd;!v|=-b%6?JT9c0Jki+@|wSHru!kS1r zu0sy%57PR{bs(I@PCBkb4(qctl8)<=!{I|TAIF5gEp zef_hN$~cOnXASEo)GpCL@{qoSNIt|>t|R9;a=s&TRwC)*p&pL$zhB4C=@H+JF$Wss zp`M%i;nc>_T7F}lp{H3`apEYS37K9@8P~;^IpN$}(>UsLuQ}r=-wc^vEWe@XUmg&d zZJg`kpK$b_cjQ+cd8i)G;bb`SpX10Jb{og=*^c}nM{aTCPdW0vj=U8zlf-)@*X{3h z!jCwzhv72ydEXq0{_PCN#xZ>p9C@PXuSD2T^l#TV;WtWnxegzq?i1NB-(l)MLUNA! zPm!6dq3EAHC^9{M`JbYO@I-OCJe}|hAb$nnY*|Cm|6JzC`aK1)FR?bEFVhO&o2%<= zYin4_FO@7=0)s1%&8P!ols5mfk%~hPJq~Jb>1?YLD>BeqSliTWOxC0)MpEsKG)Ehj z)V4NaVnB5?ENQJKm2c^)&UTo)q)i_AMyejnn8@+cT`NXai;^!);C;mEL}h!@!P4{j!7aV_B7b7`EY+8F~m9_OfhK-!k?WX6OQrctIn2Sa`g}AC4)U zEwR!4RJV1s@bfarXtFfJDePl8$&`wzC373vnpzvDafCc=NxfcWGG*@6agO&*`blc_ z^oC3MHls-P@s$l7b6aj|XuGn5V@XkfC)?Z=c*W%E+NO@nTIz$KAi^NA;Y>>NNW4a=?$<$%r4o{fUT3mlG!_)lHm?DQzO+OE8{Ve+rq1qSP|7sxlj- zJm9bMgY@hCpnP=tkT0&IVY%r1ESB;FUQd4%GRuwWTSG*8*Afx$IwI2hAHYoL?-75N zV{EEljnldfZ*mR{WsMy7_mJI%5>7Og_@j$*v^w+Y@wM0&nJJjLGwk23d$Fz)^V{=Wdw06X`GR8w&l8+RJVU8;=5vZ~qwzepBl0JRh_`@<^c544 zpE4rKvz&;0R1k5}Tq5|Yh^WUJVy;{_Ksuh6CWt7soF%B^MfgaO6N34IIvohdrJ~Q% z>4D649i#^`s#ME5U69elwXD+zd7j8ML_}II*eKX6*hNHnEEnu1BGD@aR}oP@s|D8( zQBL~$0j{H*?SG?&xPda_-zd0=i1K?xa5E9<*&?`=i1OSfxPypt-6^<>h;rR6xJU4L z!N-Y6zt%^(e?b}PJxoOU_+Bg1)kQ?Qu3~#YdX^E9j)$au@QF9${XP-# z7P*v&co3w+XAu!!mB{+KM!dQ_q0~)(#J^6$*AtPBT_WpzAw4}JA0;AP*-S6a&mm%% zs;@`Le7}a}rLRlKrIeBGa?#hC&jz2%{}S zhb=H*XeMYIu`dPt?LYll->|6>HiA+SIrdH}wG_rpR8AvJoK%X(8#<{pL*`C0nN4js z=uadUx`Ud+1?}yDr?CaCk&O;_hd0_YRB+WY#)%3+4LJiHt>un(v}bb26Bhk(PhndN zheL(Y;~$;d|5G1a<_r@qL4E%L=zg4N9J(9rc!^RE!(;8(&)AM(bpOa&X!AIpJSN^T zI39psIev6y=u6ODDVRw59+n2o!0&_j+4-0bIUhgcs7H4Nel}kP_!96VAMe42??xQk ze2o$Y(9Wc9BP3g|8S*AyMgKMNZh&OR+lY9{$$05+;(Zp!HXr-fF8CQ|_`U-Vn{N;J z=E9GB=-=(7+VIsld|AkL(L_N1MUJqiC_&2qtQHps^xpvUqt*V|6q;|&MA zgX6a%^xzdZb4)w*o$wV$=ot=@nq#izbNR}HSd;1FILp=39-?dbZi~>1$}iil%NM1$ z33}uPXvgy7dB&M@ekgjze>e2(IZ%_n??KP5x8b?|cdc1(I1K7duW&PDz!8Xajv;|; z4i7u=Hi6u}&W+wdC*H%OlGkOv74KUP-%H>-fN7BzJrN`G}9O%o3H`!v&&@%5>xVw3R zIO_0MB6`L@F%)BHlPGvHUb?Z+v(q>HY<~>R^zq(e(l;4;_}|KN=r+LyKHopoe+@Me zMHsjP(CfjCgZZk&k9^tqF;4IWZqEperA?yXYxvlA*?NbOzS)+C(JLw`D^6JMMDHt? z6^|4B6Td@I&&dMoedW>WY*qZkC-l1zDldN5iae~8-t=}}KmD!(-fHOSp39ZK{t9XT z?-adSS{3|l4^|hqCPR7Tud9Z?O8P^pq2#ZOHetXxh7fmUobBa#o9^t*EWWchqx{a^ z0Xn`xmANy{sDVy7&m34euwq2x)E+N3qGm+nsGb-wW9G1?X+3H2VYSpq%;>+lm}{)@ z?gDDIT;~$sW^a2kqjE%}dVl)<{+DJpjp|8@VMb>ZS-f#0Y8E`nwb+*K%wdh#pX}UW zHR=1)FCD1)2iEfa2GQJZbXzY;u8KA}dit=x8oGFU>m}zukv5}lZW~lYX5y%Gl$h=S6`xa<=GUe`vvz#oK>r z){di`vk#!$6KMx@`QQ(mHLo4hrq9gD@-or}X+Luv^4dWG$@QD&J%;0~i*Xhw+~(qE zT#Pd>-nE_=e~AZEeNrB-UkIHvTt}J&V^!tN^!j~D6>?g5opHbLqGT+*l&@ymOP}$P%&@Qi z3}=Q}BFy!|0|FIUcdQo)X9kH#u14mf<$+eLG(KlBSNNG~Sc1(AV<|oc=){ zsjGoLeu;e^xDLO2=^>7~oUqt{-$DG0qd$%LEc`~|w*kKc_}T6sNe^Elh^eoE?tfrS zZ>xR|gr$JZ?bfz=sn+%;zj+pVY~z1NA-vW%Slo+GgN`pQDLJ#aWd0Pc9G!e!eBjLT zVyt7GHMz3rtWmkSXN@T;#`4;iu-ev(f4L)p<6jR<_{X!~7hjgBth{bQXzlJUECtS; zbxrZ4(V-Q>zohr1vvNmWQ#=}v8N6We>JcxzwDj?q=Ur17+79CBm^UoEm^J1l;!k7M z?XR&+_sc6Lo;@l48#VLVQI%)q&O+KNCl$vttMVsZTXI?PWqI+ZptyZSVbR!YO3sV7 zEsW<(EQ$B3kLSiWuSmoOBPqcgPN?Ln?T3}^*kuo&X1fXBgTq?W_PScE>a51!x=w6! z(V+Lv>ujyY3ciN-wDK-R3iN!^ajWwF^^uBqyC5_uUjNHr^({9o#V#=|i&c9^OKbHK zJOuThQCBBJf>WF}q1Q$xA8$8dd9P2ETz!AS4L%JwzvF9t1I4=Dv3ZG6;un3BPtb8W zM+cZi%BroSuKK3MXpGjQ#ecT7ne2*UD?V&H3w+)*Q z=C!>haR%2U+UN6@VC&NenKF2|AAf9i=HRR;1E-t^rGLV2dW6!A8ziQBtnXyGp z<7ZsHOPB+VaplV4)W%V|8=y(+Y(IYdM$0y!ape8J5rCBUIPxJ!e#?;ukX#(kKi!eX zIP!&#e3>I(>&R`6-0jHrC$|{?MkoAHNB*`W?}bb+_F?~zy?24Hsyfrg_dYv>5CVjY z8W8a00tN(fAz-wihn#RtkO){&X-y!36AejBf=b-xof!?awFHE3$HM5H^_JELmm1=Tf9Yumb(jU6}!S5!Nyw}nZawS8SZ z{$;5?bXK-kq3Sj*Ux{5k{^BS;F6JsJ9@vAWRQ3w1rpuRKU5D#fH+IikyB2pC>s42c zE9T45K6JRSt#3g`%X%)S+Ssd9L2t6L!GMT>i?-k;7g#Om>RGWF7f$zdiRjw4%etw5 z{;HLWuTJ6)?ViOeo7y^Cv1qOiA!JaLlwK((QSNeF(hLP^ZJ2-RkW%Ewj?r8x!3pw> z$;bsos&5)dBb|z%?~ujXpGnM?+GaO7Q|Ch^MZ;xHW``v3DC|E4BD;@9_gJ+>Zt@Vd3^6`RsFZm1obv5}|Z`4YDj;#Ng z>u({a{dUTsi~|Gt7dy@Y(u6;k5R3bBT0Hl-402Mw4e5^cHXnN6rE-@L`2te-$KezD zr^122ttO9fHIptD|H0o#9{%=|E|GOy7}(^X1=lGZAca3q3gvq_c9y?AH&)`GX&J0% znJnv*rpo#xP_;e@bS&MK%lf1#vOWoNj?2bC*%jlRya<}2O9g+0@b43TJt^>=q<9r? z7QUYpiSjYw?-cq8QY6|Q;lD_VF3N+#f1NbXzpIFP8Bea?_z$5!BSpAhB87b}=_Eh> ziR0Ut?&GA;3#jrBMM;H+`NMD~Naa;ecRA!i;Z)HAp-LZc;{_iVs`4Llr5ChD`}&a9<<5iXZf-_)K%0MU+F|O0ie* zfnF7U*sJhEzX}idZN$N!9fIFUO3&WW8EHX#6m3}5nj7ws>^%V$g?HCm zp!j4_UZt zfWvDwFxt(NkeL3yVEBvXC-C=qJe%>@3Pz^|m1=#zvv6wek`BdaH?M*>{e2PsZikHN zhh{GDm*-?N{vLib+u)JbL0&)e2#vRc<2qUfM~9dC(2NE~>-!rEw-Y#i_i95OG&?NZ z?kxJgCOF@fu60oPgMfhodU$XRl6Bf)jZM43lmcCukcLX5nV>#6N{%GmD z6z@dFO&k5lbA-(B-FT+oC#1gd_-TDZkgjx7DGJU)ru`H$ZD_}zn&$%5xRX%c4_+IM zD;9lPz9}Dhrx{TCOEUpDGkp6HzHZ1FzBqn5d^3RajQRL-R5Em{14DmlNR41S&A=Uk zk}}BIm!!Tz{OBk21*Q_hOzRo!`S>#QZ7(uB(Ee6bSJoQS@uxgLyry<$wU0mbeEcd_ zY-2ut0&;HP!9fdd!zp9#9>XY#DX*>VH_%ZMUWAe%p|K1KRhB(I5IOCsq0@54`YH3~T zPb&r!i7z;=mp`Y}>y4i~YkbArii+ZMuBcj?^gb}77|+EOmGj0I!&Ejl`ga2AbAvwS zx@Sga_U>@qcy$%#BE8&ox!%xKOF1oh@wJT<<#=s#@Z}Ir9e&kyi~pLXXPFSA-M@Inu+Qw z>@RH&EUv4$)bz;NB6Y(T#p;HSDKIc>E%@HnhOHFlt+wQbCz7PibN!{xW8t&gFgdE9 zc55Kf?V>N>JXRF1zg)EaV9S26(zi0uhYpQlcos)gAA1C$;k*|6jiJd8W>y*@bk$DE z(3bODQT$M~ev%0GH(c18#*5?<`y&2JUSm#uM<6=>hT*&r{ik2PK}W?f>GMSBXc>lQ zTU-DhFB0{};XF=*VNbo+SbU$wt5>MVh`-CS|E$G7Z1LZ=`0rc%FTgW=EE$|f!7D)V ztOLAba2zeg(Ephhzu4k4%>xnQ>qmJo<~{rt+Mn(4-w;=?-MqG=t=D1Gqa+x+_hlKH zo!~VS9T?I>J`0<;x!0JRu(x^7tH^K)9zw%4`Z?61O*^gZ2IL(w#^2dRBFX8p% z&y{`2<+49;gg@p$eQ@IBpC|irr-}aQ{ zNrhJ3|LYrq#HmAmJF4HPHQ-HyuOVevhF$zTpUpb9h-wxYQ?m6@2Tdh@d^Y{vP75(C zyEN1AGsg&~4fV%jP;FFOO&rTN%bcn2aj^$cM#p0vI1~3B@T+}@`mg<61J3mKM);e6 zjQ+AWq5b_3o=tt+^Qv{gDj1LW5}p}OoqpxOv3_Wy-FyQA>eJyRj`dX=E&mAw#A#Ct z<{Hg_YP%od*^I{{h(|YMj7I@}IvzjAvvz|==QCgud=R7U{s3M-)9U|#Vg1)e+x-p# z)8A?EtQ<1>izYPimvced4a5$QttL(zZD;QxTM2y$fT)k{u8v3C(pLw4xmpQu`f)rS z%<%1izBufukG(6ckLye5hUJxJ5i*eb_qCxNf4uw8#C4!u?AIW{(4KpqNws+yxIWE* z(qEbcKxX*%8S!QBPKWPO;1DEcsWQ!|Q0Hp~RQpA01l!^LCUnU9e-3`s$8ttLbs5E@ zvlD_lv=Z?8(Hkl)6XqtCj; zaT^ZYU(}5~8*^fb9PI2Uy07j;e-CbdSXcu3+EG*Ph}^N{{n&${@N0a047)y(IMIJJ zq;&7|{VOyNf7+d?`}ccGu56CIvJLlw__$Jc{d{1tOT_1w@*nHw}2Zs>6Ny`+Y{lJ?O_YT<4fMI$~?R`_V?f)}Z|_ov*`fi!^L{im(}gyZ{T>Q}OK{Usr+*!|9G8M?5e3aqqhWp{-dbH)*F^I}U@sJO0> zGE^IkwGJuIeR|N6(c327clZ6J$8&PV^w&N*KDp=q*N&cvc)T6lIN-b`qc?d2AM}cn zg{(RI&$8SOQhrRhkDBR&@7M3s{K$r*AG)jzDbLyOHjMA)eHUjy?%&Tdq&&7i*6?P@ zxb8g2$3TucwJA36E8Gz?Zc|}W)o4ThYMPvJNTN23X4>xeb;KH0wI6tOVIkwhe03X& zw)NlNy^v|6pBXm&Y|CQ}MVr1@TeRPe<1P*0$U6fC4)sYG+ehAq&>>$+j^q3nsT*Fy zk5gXV7`Rir$Hec$%u)3`yy5xOGhX3y&!?Ww9fAMP3>uFAqXv$QD0uqEsnG+m5o7k} z#fQLG`kaej3_p&t`|h7YL+-yPa@>c}<`(p!#pdC1rion&q5C>sFaC=XW8FLO=Dbhh!KOySFO|Ul5R7O0wCIcsCK#G064e2#)*yL2k}N z#54`c`QH@O4T`q~r}1GhdQ>9C3GlU`n`K(|ypC z{2yw*T}jxLz?BjwNjeNkjAsJ5ewz8d=e|MBXB(JYo-gFS0`-2E1TnvylIN8~(n8&4 z@r06$_x;*Kl2VddUowe=!Sp|o5T1Xco-wB60eI~G96`{zmHTZxx}5UVa}~K0h}mFB za^6GC_*m|zX~Stte{l{%%6^RdWhIf2?jYuqO5%q!R!d2ji5Z0;xvi$8g%W?$vg8Rp zas6esBKZw5?D+bhgz%j+%ebk867&m@1B374GmNme`<$>@cDzM5rm0w5jkl@R zr>Pyk4pF7kM^o+39I@B5R`~HkwO*YLn(A_Q@I{Xag zKcIrd)YASx?G#-_NBf$dmY(*u-iqFywH(9r*JR;(<*V0qwDhK|IlKQAbI*!w(c2Sq z&z)FO9oe1twU|5EmVG~i>_u+TGw0@hWeYy(xuY+h8^L_p!!;A8qr;vXFE6W}d{t%D z6>}S|SX$L^iTA#EHHNX=V87rma@_c&DuAveW@*(juLTG-COk-0V{h*u_f(Ld4|3y4 zc+${VRdq=Wn{EU3J96FlEM-$_*?c3b%`vg5Xe_N-7SZ;^;Iv3TKiG=&D}(7{Vq!@m zlJa-wWfcEwo;$WN65W?IusV{Kw+|8bQSpNiPp&M9c=dxJn7xfxdc)!o4Q~u_&$=Q4 zyffdH?8$e}yeg7EU(I*NR73*!?@E$mB=XB?lHcdMXLv(qMBLpz)YkNsp>Fwv(n*m} zJ~h-m3vmT~@~-?&bAO z!Uv1;eXX!=Y}trS0b(5;Aonrhs(+ss@9Q?>DAzy>9A3V>sY(PoEOjlN*H)(ms42O8 zS(Co0IMAS^GJ+onq0<(@Cj}L+upGY;+g>}@ZVm%e*VV;QeO`ndXfo0dkyaX3sExEt zY71MpY`HD+<0tAQ1ytg{J70df^W{O7T!wR;?Q~`#ipcC5vAhjCNWyHrtdsjsLLMbO z;vD%VyJUQC>v2w6P_zDf_sK@ydDu0Z{>lqtj!-f3L2+tZ*VeZ-Ri`d;39GzccTpGx zXV$8!XsrsO!2$o(zB=L^K@)4{Ye^)kL@_)bTUnO4-H z(=>y83+{@E3X=mD>E^q6z`BR0*_Ai0({H3nFiLO=2QTd&R@cIUW z0*3LNLDt%qK?)z{sT!{dTyU*URDZ68&keAA@GzSe#SgadoNWsY_ozqlc?uuqeHatE z;#!|5eu#zVj7Mm)t^En(iwSMRWLo5Hz6;vV%VevHDiP4i8dGURzrPZWQq!q*Dg-$fZPz!zEg zA`8#d3=Q|RNA-_W_?iI1k+0D3o}4Ityuyc}Hd}Ire}aXdpzvX?ObC_ZiF@dy`X?%U zS%8`tJn?~h>ZAC$g^yeK5({6V@L{f&Sol&4Uux+uweXWH{3Hv{(aX?yIMp>8{&N*R zOwV&eFrGYTiiMwI;ip*m^DO*%7XCa7Kh45Vv+&a_{B#RHUE#y@oNnPOEPRE+hvlKd z!dF`ON`((wrAiB5W#OwVe3gZ-w(!*!zS_diwD2=6yg!Mm9eG&U5zXHkg%9H!)-<~D zoLLrrmW7|CRV(UYH*Zw`Y=sZY&uj~SzJ)(u;lungXS*4mS_@yR@L~FgEfGEPu<|h) zo(mK{Y~Q#tGBloAb!PG*l2T8t<}&Rs4jE-X&*GC-eCAvBHeYYqFAUc3Fps!)lO-M_ z+Dh*zyuaxpi86iK|xlZhvro3nBwg^AO`Hb*vDS1Z4KS%6`I$smML)jM?=h67X z;YY=OwXz@XaK{4uXHR1k2F#0u_w7fiwVSk0DEl!E@5v(1l;%B3?~Cw7POtFH*->~u z@O}s4{qT-={+IB6{3bY`6~0{IC#q|riTC-q^F6U=nH+^PPL4(JrHMzgqhn_J zp6g7G@Kc-%Bm8;lOj-KJH`^%WR*TsC{!MqT6W$MRg>$p;e*RWEcSQIq=d%&M+IcX- z&vd>cysxjuIUM06nF#&F#XjKI{n+2h8fQ?xGs%x7y;0UU|E-+e0Xch7vFl}RFnGQN zW4#VmX!-8Ah9K7MkG)XOTJjs@><;i7$zS6*{iNVOLb@Jn(S*NS=pLc>3f(94>!hpX z><+m9SMrxR&SA0t57On1b6ogWNSDc(CBS=V@M4W}Rt0!YX2%vg{@o_v&n3SAYsE>y zUqG7l*Y}aHn+;ze<#@O+oWMq<28_+C+{AQutp>if|=J8D3Jvqlpyp zL(x$2Zze^$q)4FzMN*~XCQ_ttKPl3E8!7T*J1O#MCn@r8H!1S<9@2!r&za@mVe%*+ z2S`zFzC()gbcht?>@X?H-w{%j%VVUgrb2% z^@{6+S>I@wJ~=}3Nb#>gXdx-mA4#KV5h?PAeI?R3DblY@XgMjs(}Y%%B0Z55iq?`M zUD-DyO^_me>xC{Njr(hzNt?(cy;llFlvTQ~7TQdTa?Gfcrbv+w9YPUhl^=aVH<2PR zXo3{&Cq@2j6}pWS`E;w$?WD-B9YS}KCge^i(A^Gr$EgYu)|pC{!QLtLQ9fQF9fKd;p**Pe5&1uvJo0}DX&m`Riv0dKX*upgB}Kj-Bt^ddgcSAbcceAa z9wGnKU1`X-YPJK&uf?PZ$GM6W`O`y+e7S`b`SFjWNdJALNPphZz;tI{m+8%QV@%)I zNn6mad!R_yI4RPzh7{?zfE4L=B`MOYlN9OnK~kg-qU^-_k#3|&r!wIYHC4|L1!Z4L zigc?Nei13sZ>8`Eib_WWLE%%RP~Io}CQ_v9R^hjiB7JuVzmpW{yjS>rq;Y9y`X#?g zrJVu)0_~9x1EkPm$IjyuxoHWxW%A z8!7T{xA1#Nk&llEe}FWBa0-8jG>P&q{L7>ZP>z{j@Gp-P`8;0uI4SbGM)+D%ivZLUn%@5Qj~*M;Zvl@gg)UnkzR%H3%`x@{YY=&capZCUI>2=DKc-L@DG!s96c`l zcSup5o)i8sDazH0!XG0=`8px|Nm7(Eo zQnNwn-)vbBYECwbUGN>3#a=D)FcSnHAsLbh(u^qudH9`Yd*NH^*?!9t^(AC4(8!=c z;pAH{n|0ttPg{rOP54!q!LjjuXgM>!5^bAc=|~2J^3`ZL(cg~gVtzqplvZUB`(Kmk zaQUW8x8Rp$x|H9SrZo7GoZfU*58fJ~blc}RkqxCHnju_MvA7Cf6cymB()ZnAKA zHDtuyW#QN_D8x@2?e8NHnEtZAkO}v17VaMKpKpCsqb;{ne@GB;hqEEfuA;7 z-ya|tf?q-`o-6b9EdtNT)&5(su&-7#@a?@unN{&6d91;4_79wWaTMBYdL_eR}L#m;2Y@E&+RObXae)^cA3Q z$8a%xWAM}A`#f;?3+mAvL~ssxZL~g)iJR#+-q3d@z*-;s?WVp>S@i9<^i4DLv7Tss zKeP0)KUJ#(CpfbIVdjt%g242KqS8V}|cZ=wmt2M#tlzrLV)#$2MMv zkNs>@ANL<+(s#tt*JtRPV(3%5gTM#%GK)Tz57XZ<2v8<}XIZ#uz-7ue-fd^5-;GB2 zrW@gFu=FLMFH?D5W8s>B%k+NRWZ_n4!F}AqrLy2YZ{hl~;0{>0e&902E6M@uG}{+^W(Vc|a!cRw!5F)s0x?=&yM=2d#ltxX++L*3V#v4PM}4d>^wS8Ab5AkG@(qF3 zhoQU(E~mnAzE34$G_In$=KQ!}PPLE!{HmI_edlC7I~c}3{xX~Zn)l$GhMjdoo_34# z)GltP*o{AWEKlt_pADN_*u>)8_w9hbau6A3ZulWO*XXi~r>4RFM^mtT6uU z(a9o{H9AtS23--pVUES)2#qKX0JtL4if!yi- z$D@UT+`qL^;hS$i%6-qs*#ri>5*X}CI0g6>;x`7rBK*eV7ssy*zw%gO`p*ZF!%|L( zJJ~DCeJ%F-oa2MMxldp296IS7$$4$?t3OT-Kkf}b0PgmaIY%JfKK!-8Cx^fC=0%H+ z56Sz+EA9x`^`CY4(8;_b-tpnymga`deExbOskmgS^mu`nZ2lOeIY;hH+xJ8 zXn&&=&j*{IfL(#OIN0n~7f$_`ryo5wuw~hA-|Y38aa-th$?LXUcksIIg*Wd-`pk6i zbnhOT<3=6+$wL0K*CW`ms5xVhVyi8(!}Ia;_tcj!|btcyKm4Dzc6t6X$2wQqhOa3 z>n?4ky*cE)+$ z(is;uT$J{A@kLiOUUbDJ7hMq>@3_I{$nW8j)e$qsmrV9P5U*~$JvFUzTIJ*`KG5*t z^-c^oL$2xbis!^)hJ!b7>*HJ;02>iv<7si-MU^F$l@$^B!I(RidjQRyf*t)1ZpCJ0Se6E9K_9+*erR&Dlb2NPVp5JOZ>2@ zQ~a9RJLfHsQBfr@4(3z*^0t=NWgGjtH}-KT-BGg3d)oWjc=3-Qu+Iuy?>o9g()Uyp zC`Rr-65Xcn%F9bGizhF*AU=D>%o$bj>dLC~E32z!#mg~b+lFn8Q{q?6TfVfSjVIsY z`lji#r(=6Db}hzx+OBWs$$jzanpv}|s^1r%zF}?m#<{p-6jKn>H`IXdOKse+26P?d z>$+jE!gWEQW6h>>=V_p@#gY4i0zfhB|R=3CdQyZut1E zgFlq};XxnC+2-BCT}9#BgHXO%%JZwVGE3fnf@ShWmn|c>QkoG290fwa166 zVYu%nYOmk%+WipAo?k$r;l7@zd);U7G2F)!wa4VWVYqK6YH#KyzoCX%_QMR$HS zvjm2QXZ}X@j|eUC#Jeq{_Wa5V4ezpy+Ozi;8t(gv+Uq`-kKtXFrb)kR(*H=)n74D+ zB+Ek>N{)hthWlnr!+kfV@lew_uFLw&c7W^JCmR6j<@f{b*$(hb;Dy37W;_%4a^YF$ zxvu>h;hA%z@P*tjJWC?iwX5DRo_+hF&KD#01i%&%O;m-5Ivt*4zejbb1 z7do#B&yqU|`Q;(-48I>fgxXw3E$y?vjM{vas~Zd#=^G5ybULTw6(oG4*gcQ8{Zfj& zs&t3^ii!*g*u+m$-#pE@q`!b4+c61cy>o?wh3TSqtm>2mN=w#lLa;%H=5}|8^ zUN7{cLO&^VpU@|Tz9^JqfD@sIc^@nF^E`I0tZxN9gK|){z7=C_#pDqPhJ$iAbz*T@ zX9%8SS1}anC1QUmDPCr)gO$y5(!}n8CB;L!y|C$s9^N+%_?8Q(Jhm!)Y*8dEW^eFM`ZQ43ZxGxvI zm89^mmK5PgkRp7GND=NPQp9H!DdO2oiuk8UkuKe&NUu$#ar}ch<+?@q&o+$lfJzlV zs8Tdeitw;5k*aVaT+_&dR+1uoH9~7ip=^%O1S!H>FI2??o-~pNZ6ZbZR|;K43eQ&y zZ6-y0T7{~3#%0|i=pB?JeZNbZhqK~H5swi}f8>)|PmFNChdjc|dutiq7E*+hdt4Yk zwZ01B;hq+T=N?jo<6lVOKliRMJ>kTOO_6khzcs?wlEQx#e%Pz!N}MD5`mpPa=Pzgp#Oc)8LK9(~w4+P{Sh9WU_ak&Ca$6KLs-M# z#9@#lGCHPlH(5CDWkYii7>)Z!3&(Z3I_?B(+(Q0`nyl>=gkQ+TCK|-T-b}1{~L`nEu|2 z&yG#N72}6yKk%39Z15MD4nVuy!>a<7Xv z`tgf+F!kjiF}eXN#t*NZK%c&AkoB16MHJ?TbtZtPKK{Oif210>3(EV!Yol?`2u{n# zqfnL6QVjEh<|)X`@bw{lM<6f853lned|dy6EMU-;N#OJJ?aU8u0&XuHmcSL;9{O8| zAN_Fk2tilr$hppRqZp5><v_8$N9d0=>`du%jp?87ZXkkDvJ*#EnC^U8bCPMNw88CEgu@#s@CqL+IIrRG ze;o4$mcR_gFOJ{&PH98Q60iBrRLSCluX>}OTMM1Kr8u6DLRVJocf6b*vmTOtv@tfRNB^)_Ro;i7IrCVD%a1PS_v6Httepwu(#1-e0EBUH4 z`CUrBGfh6OL+NQv)1&08(&XdP&(ik&Rq|El8QV&Jmy+*HlaISb`MV~~UnO6aCLgy! z;oH*iO1>&hewUK(Op}l6RC?B>=~41kY4UMhZh67}x`Dh{34Y^Pst~V1C_6jizKye{ zWWYfQ+7VB;>t9|n(2tU&?Q)enoaY~-j5-QY;&!kU`DFsb6?tGaag9Q>eD>fTwURzA3QyJ{}~f#2+2<{om& zUp?f@ol2gS?(Kcw$(%pn%=)h6K!5KFi5JgAFAC@PbvuaAIQxeq9IS+H%*){~cW~a2 zH}TT(-;p`)kMUfv2ydGE@gZxP*!8e+_u&=icTzD^ejXt19ZG^X73a3>o3HB-W+74BW8grjP1x03Lq0wJUV zcZrEn=hja*C4-srBTPvidS~uS_~$R~g`VZ~{Rt(JxbLQ`AxgrJF8eXfBn^MV5Wdfp+(*m{a2mw4jgs#wNg1T@ z{UN%VX=1qc+T~IcfA|cT3F-6#QC@@c8Hq!SrPa(42k8gP!d0VJg#VT zYm`J%RedLoR}#Ng=KPVaeo8g9_`S2WD6&FDo${Wx7R5j7U2Qm|FVej5i5}80Bs2^) z4dYA`SN}u4+~S#{G#YPHtmf3`i#8x7Np#@1Woi&YKeBikh!)&LrtYWKGMf120f z)HJR_8-`b>ua38!PC6dq?A`pc((g~5pE}<({lCe-38?llf03B`hvCB<7Y5P6&;1jg z6C9mu>sf2xX8lvFTB@3GacR3ZY{t@3445NOa<=>~9GZVIhVnznvyfC(RYjHw{SK>^ zBIl29$6})zESf4Uy`;D_;{0JQF)~lDKj!f;_TGxc5$OXt?imrmcL%xUX24z;WC4DX zYYBd33$_h*$5vfj8VUJ>8DxLVbBn5~qQSmvh&wuZ%KHOD(oxT3kiDX0(e(OUK30Bh zUg8aj-|yANkxr9K&Z#K5xY+-BkA84Y@uUf*Q)bRw>YcTu!n-bD-;Z7PVOD%&s9Thp zd|uVXWw9ZK_}_>>uOCW3bZ?695<}S&t z^oGodgzk+qt@|JDI17c}y1-!HS#FVX#rgjF1uN>8R?SN`Hpr?n3Rf;(3IUE%>otTm zwM!R$AlZTSXDhlk_N;9)tmdUJ8lalxE0ffVB?PjvU}jTWPkVPtDQRq4+SRJALl8^3 zoH$r^Kyl-W`Gz-(qM?MZ=7q*lh2gekrM@Ww)j_IjS$plq?ud``n)LdI4519RPE+Ti zAZ&law@KvGdH-cXzndBxbsVr0TZOcDK~LLtenJOPh{UXM#bWIS&R5I}I7B&9+DEs9 z)7J${n-*6mt4>u0l)d(9X>wV$k%h=JDFl(QNlEc zWRJQk`m%17C`6e7LAXpujVtR}R_oiZH#D!PU%V`HWPNGd+KpIYyLrXt-oCaCI>LU1 zik4IacyaX#L$fNKi&r+ab++PuZ%)xNzmsbqB&cRnsg=um1tR=VvsExd{g<|e*Ze%IMPJ_J`6*}e{Ny!x zKAU{p;%TQplkuq5`RIEFOm{YppXk|ew!63D?eLz8KUI7)xi{nY2*N#I)&ZO0;-|66 z^ZBj#8q1!ah$fz&awc!vpNhBrKNbG}b$dHKZ9aaA^yUzVSq_-rxU=K$-OGmOnE7<7 z@iTi6O9)MlS}(wO`bLe5Y6f%AgRB+GgA_hY3pGM(;Bzf}uEI0De4|E&H3R*F zE&O1GS7Y7^rN*BPe4d5RQ+VdHZ$g*kc@IT2zC$eiY9wFW5}$A3^A%nXHAYvd5I@wy z54H5G*$qQ~frT$n_;`Q_Q`bSv!^!4yj ze4)aJ`5Qj@;TdV^A8Fy!*ULxs^W^bxh&Z~+is>`j(mz_^!&HoFTlgs!eu{;kV&SJ+_^B42v&*6JobxRFc^3Y>5R4}etG%M>GtI(>HIoiK>}ZJM zr(1aLcnFP$lgOj^85Vv<2*#7=R9N^53twU3D=mDbg%4{o9ePfcg|D*kRhIs03tw&F zt1bLY3qMog!}>nc!q-^%8Vk=Jd1!c#N;ExZDSX&U%?iPI@|@Wgezq0<*%tnM3xB@C zhqcgLO-TK<7QWWfccEo}q0$$=?=H0P@3HXjQTXsJ{T>TH$HLE1_^^GNW8vqjy*d<9 zr<-;U%S9GGVe#`UK56muEq6$9TXFw=8V_9A@5{x34Ieybk;OMSYJCZ$OnL5q zV+p{#n2I0obzum}^Bpw`tFK#xXC83>TZiy*#pgL(=|;S7KSZ5LK%OmGru}bft{-+R zBctHzpFusJDjY970HP^oV z7#{5HbJ)!F*Q`|gXKbGQluyzgI$I=eWuFLfHk-p7|Y zYa;w4XLE#~tj^F6-Jk2|GueFi<<2)E_$kg0BK%Z`XXAzL&vQJk(Px24~C|yv6XhHLh+A|ECRC zXBzUhrg`k~eS0K7eF7wHHX%9@m0{K=ZInIxAa3S?QkCeL<`6PX2fY0`H*3ULXBNbn zhI1h{XV?OCFdq~drw*rmqTNs5tP_7H67if|9DYF*BHH&^#LBw;WMV zvow=1Y8f4LXWqWW$)T<|xcA3zFwp6$!KX-b4=zaaKE*kdQW+B3TecQ**H z_Rb;_><`fW)ucU+>JN~=j(ivH3=#V+q#cffqc#*??X7Lc9#`Q%Pr44vkA+uzZINh? z3;zUZv*Y|wcy*`6`{XVI_{aS+u`99XSL|K9cVm|$UrAxl`{QCOvEN5{o+TT*6wCgE zKcDmx>uRx&#lPDC?$wi-~Vo#T8|_}fX*9p>s=+VhOo z7`oqI5uW$Q#cCbrfbi-Lo>~66l*Ipta(o`Cy9~g;M83jtek=Gtl1@W;#`~N25v2J1 zWq*QvF)2RJrwKokwA67f5`I2u9DA;Xznm1qFFd=H?%PQ*Jk%%r-;knv{bAv6BgIR8 zr|_R59qBk<6rQVNxu^LN;SZ8xc=RdZe?a;v?86fNC~2Of`XluJBzX)stNMAb-(Mxq zeiv~Fy3)sf3H@Pzg#IH*Rk#wQ2rsfs#iNN7@mob2cbsO@QrVM@bm}IL^xH&=bnPca zdT%2|KA`G3JbZ2^DLmOtiu}BX6#2ZDv`+4FLAf|U9-e=P6y@j;DazMj(o6mQXDpA$ z$fKMNkfQvaBt^M)SdN>KzocuWo~}du$)n!HNl~B5Nm0)#Nm2i5Nl`Boq?-_bQqh(9UXM;hi^j?g?({3{SzNQ!cSqNHdMDe{y3Rnj;q^0iE8IVr%%B1J1nk$j-*$#n-t}w zPbiXHm6scZ_LHLAY!$kV6oI@|=yp<+qa8wblCs?px|m)5FMfsj4w32j_ zyr)2G$)mi_5t<-Hxvv+xi1a4pztAR9WX?*Vt4L8FRts$=MZIVhnj%I0=n&dXicIVi zx``C^MZNbx`^lr;Y!$kV6!qs;q1#E3**k>pBt?DNC3H9Gr;-0c?;%BDxL4?2Qq;43 zLT_ifqrR!~k>{xMbXdQhp&a$;XQZf4edh=t)R+0BamT+~5A|a` zdDIIPKhy^m{%O(-oB6+v zl=)7I{Qi4VePUl=mBCWx|(}A|GpnN0O>` zvR-&3oyu1vk#fI^6#3gKe2Nsx`-DeSReO1>@CdrfcLY(n-%X1A-zWUTq;Y9K5Weq_ zFO~KJ{9*Da7cY{6KSql3aYFc$q$npjEC;a9BSm=`BYY7l%8e?2urDV+OX@TDTJp70 zf59&zkMgvV6#Obulq*#q!K?aMC-o1!s(&bFs=R_%^$m%p>KAxbzfkT}eFCrQ6UyHs zqW=IX%Hfm3A0l0e_EGpFq$rm!3qL@L^7*>(j+9f?4~70h^37=9NWsTR*P=ZWUiC*& ze&-0EAVoQD6uyZR<$1O6sveG<@cpD45r5&glWs!%h2Kqza(}Pzdr49L z9})fl=}m~g@P|mZBL2c3Aw|7-S@;1`)Q{JNcUX^5PYOsGe^L}W?(|dfCq=zc{Z!aj zl1KfSBlZbW)FV}&Vc$d^g>|*qtNM+4rRq2AH&Om+w6|if>iZtFufp#nMSVN1vu)I! zU;Oxu9BV^CI4b2I?n2qTtYcFlMnl%V3x*7($C!zNK0j@(KpX441+1US>;s1-0Qa2v8=M>Fc}=m)XYPA`mk|;gDGb zVy0F`NDxG8JkQV)1T-roIzksZ%`#3G0y2-*h4xv;>_SK|au)Q{3sc!&$CVhu2-0R@W@Y6=?I|_lRFAgS?zCT#FX<2YQ*U;3* zzH%mgl@_iZe5U;1Hy{3ja=^ZICft=4t|JSMW5D?+JT33y$|kW>)gS1o;K=%|)URr;UDO{7ikDW@8*p;*m7;O||s>aTw+q5jSnLzR8xpV;A`I zLJZ%0{B-zci#}bJCXUAZGi2IOAAj>KTw<)_^lOk{h`U5^+Ufvs%nxmJ7A^tKjPGuY zC+hev23UvhD&XL}Tf1+@xaj$s0oCy()pdZ@JAoU(So=~uKa3ysv7FIQBRI~sX&A54 zfr6dZH`2ltUhFv6A}rcyTt#*5?6_f0bzfXf)$AG{-kkrz`Hc(wQ$T#JE^5BkOGyFB z3QTYw^Io7b`w_n7mkRjjr+b8QnKJAP$xZehk{A9>+ z597IDA^xE(M2t#c_ve(c4ZxvD`Fy=UNdXfVf^U)BZwMZu;Byo(Hb6|Jlbwd(ObWJ! z0-V6*P8vRXs5kuV;g_8?(k(>)E|&2cE`LUmE+y<*NhZnw(r9Y7VwC%dolZ4gQ`6lE zxchV8dDVVH>w4?XtF5ke>c>u7@Hty>zw3_19ETem|MH|Q__^zzsSj^he0lvs4)QJN zXjw0Nkl)E>;Qy(k3M7eCsBy6P@;2Pe)aoeKe@=F7?Cfjnao*jie!3ggRU*#sRI5eR zvpSG{-rBXe){0}7I?dIh(v}XS@t=Daw_n4}yO?y%*R8O^bl{nOcg%;UL@kfv>gmCG@0&6isD0` z=!*MNqv0Q-!mnF(zh_|TN5{`Fycfwd+$U-p?&~xS?tcr22+ugsY8nHq?#))COuo$f(&Q(O)6_)udRHagFfZq$o0&hE@LDM2aG4SShsYmIB9z;dyi<3fMnNZ~qz&f6HP!7GHC566yq|oy%Qt0_1 zDcp0sli^YROca0MPU!`&^um1&ao|<>p{HK>MWoQTQutM*(Az3}ij>Mv=bjQZmz$|f z`7;c<9EIfg zVF9R#OMuUWd%uNi%!2E+a4dhUJKAV}Z-v10m*p}O?voa76L=P1ZM43xL!jeMJL>08 z8*TSh2>4Bz5Q{Njw&S@7KfXbzkLmku{InZ9sx_oj`5;Ey{Rq5%rd1u7MS>yGc0a(g z>F*vewUE(YzL~VYFXLIe!K3q0FvMx2?T$fU>f=$)&5%(a-)vgn8+g`k@aQ}S<|H4) zXuH?IoBHM;F)AUWJ~SVJzI-^K8`{x)4IhJZ@Y9BN{OLV&8uwcSs9%EwLmb!6lWMaG zZC$r!Kp793i2#}5KBU`JS-*pkuhxVs<-7w)47 zp1p>v+CB4Zc82?RZ|pZQY#;nGlH;%Xy^VN|M&4}*C5`^<91TOzJR+ccM_jr z3h+DSanW(SyS-qr#JtJeI42r;8bHiz&2wisRij6`qjD2P{vp!!@Djm+@zaD)3>6K7 zOXC-ku(j2#DT8a8cj9g|Qufb1zS6d-uiYA7`K9BIo?Bd8jE+}0VDg6JdP7}r;~Z~j zy!48aMb#Hyaq-1-mo+Y18i758ag~yZbZp+o{VfcxL}1%+)~+6H(I@im)@SX`U$t`a z)&6B}6}+>0dRK47pY|4INd)C_xJ=}ojQJ=P3)?!|dRqG0R$RWg6XPyD8@q8W_`7#> z<2LfXw&|T4J36L!ceOKRaD#W-+G}|Uc-MyZzUk|FS~j$4J15MI$l;AjY+UUpDQ*td zX;H9YPYGmY<)3|khAl_7@fo%vd`D};R;Ye>!B+1>>33qYWineKzJE=g&nC~7%jDVS znLMBWn#OW;OKi5@hywZ*na6U1P7dr%^G@!x#wW9pc5iR&hW%vUgiqw($=FR8cWU5E zJT#f^xMp}mU(H;n|EC)3VaW;&@1Qmf&%iPb&#a<QjP_wZVaAT2Y6=2tzz%v@!vc{ zK;91iSdrP3sAu(}QcvlPQu=E^0mD~}V$DT}T3}2)gia#uAVQ3O{!|&mK|(R?vAB#W zfvPbjQ1;O|_EAiFj*KZmUO^s|!?!Wah0POwkx-7W(f%@06p?1(*O8(hcAfAykfLzi zEc`Z7RIz^`MOO2hnqyha8_Jpc#K%dYr<@e}D@hTKT2d(@#50db;Y7Jp@dTsv!9DXd z7-NDSmKo}clR{saP~{KwP9qPh$Cy4(9{Qdlg}xU_;r=(Ia6iNa1z!16BH>4PlwR;k zFWe`H2VYMLJx#)|B!#|a;af=&_-^6*Na0Vv@LNgGl>MO4w}U*>G9WQD?rP4L2DU+xE0|%xG;}vvK{^?Vano9C>b8 zv!kYUyd|T;JAfiqa(=?VW8}MQ>k^Gh=Pnh7E0hC%UG?G4L1O^r{2|1o(g21RjlJmGB|?P$)$4@K&fIF@C)G5uxv*Ct0E zE&?@iESoHM+GyM*5SX~f!LyCkM#rNS0u%QfcogZtXnk8CF>x<~XZ_Vi<90$|;s(Hv z(I8Nbd%(iwz>&5iT!-(U@obKN9KkD+>B)TJ+mdd`KZ&2|FTZs&h3^-F15t*1%RZwS zQ0k!hIew&29efa@?S|q(KhvrN5nQA}pxSOQ9!!6? zq5Y|aJ^f|A==gG6NV|d9xd!@((?;8kv-BN+zGi@^k8gjiPp|uhNSV(-AJ2KvMn7_W zu^GNN61fr}>SI1@eRF`L8`{xu9pU?-Qybdxx6s0!g$mHGL4qNUd-zDT*$Lb(&4AKh znkInE@HHWP{g5+!YsA~k~TbO3h<0@lq*_)#D8g?>U` zU^tHW*?8%&b1G@v^F_3u-IXfZ3_n>ujB@d<(|QW}%hKd(bUj zcEV}KIMbVsdV2I&o*H#RJzKmbwIo&eU_EYe{bOCpzz1Wc$~zb>9s(+`zHnWa$-|v`%U;5`b#I_U25YKU-^1Qmc1^kC6V-@ zrOP>sK+kr%dO%6|9*3(dsrloko(+_ADGA#oV0uX2Z|Yf2$t9*_Bp7$D>52*J`mI0P zZw&U1V%#|g;`m>5e}d6obi~8aUKtQZf5;x{J%J#o)RZEsgG9=}(lGKgELt?0YWXx@ z9CV1ZJrkcs+cU#xwEce<)#0%9Y5#41{ZRNx&*%S_;OhqwF#KBW~U|f%s|GO>tRm{G`?c-=+ zIb1&j!}Vq7PFZ$M#GeN|-=By#k9ky*V+7}E&n=#LQB?LjC}!wq;0mp>>T{>ejB4JU z1of_<+ca>3#S%hXCvjah*kjgs@{t(?b|h=L3DMhm~Zt);addsnqR)`vEA-O$#< zWvzi{EBd;+=_|q9L94;|oVUXT_e3u1<^%_B?9otl{Zl3#>7VyTjKcM`A~c2~f(W&> z^l&sx`&7SF#rNI$l+#_ysuR>NaLKL>-I$L-7Mi7JLu+~tsNo{*n8gicGc0f@BP?Hf ziLu~(QRlk$_0Ip)DrjkaB><{!_%YQ52O-T+^!@UzOFplE(s;%pJvFG9<$T4)-fq@E zq{KU!CzN2S<-}(Fl+ik|HpkQc;^wV%w}V{^cGYn&(-zE9EqUtT@W|K=yB+lz?ml97 zMt5cKsGi@7Cti1Ph@XaEGJ{_Bb8S7QJBAx!T|}HI&!&$UTi;(Yf4b?)^mwcI*zxB# zo{j%&nKwkx1Cwdqk26uz0t5z&48yyH%<|%ZH%+!R+Z<=~P54AU+q_?h;^T9LT;W5R zIkL?37-8W@SmEVLz0i30U<-9o&XOM*u2GNLkF>(eQMJ%;UNedxW#KvU85*v6kK+9` z@L_sjQpYfyCynCASo)*3Tr(e)oMGWP!xtLPyGHT;JZu;qOez_MYwn}?vn>6r4WZ$@ zZ4_T*;mtP!^K-0)A8X+`GZ`Ar`$qMTv+#V&gobwsMe%1Vd{`eidK((vB^1SvxAb## zHZ;6TD2kt8;jszRFdps_h~g(Id?>>ttYLVUP-sVsb1eOstThbp5{lyE3LlpGxPfN+ z7hCvZ%f8gIFSYzHweV#Y?+*xTp{Hi8G)MoZgbbc|_l;?IR}D*87=F%3hlY2}n1*-N zn1*-7=yd|5Tqh8=ZNA=%A?NT@rLxa;8ic2xTqp28;aO(5PGCcXAEM^8>E6fZt2u4* zd`FBz`}#$}vnAu*8vBL!^$l}=Bs^=zD71$!3-7xhq0Y*tKIZEvwr60-`|d|NQzQH+ z=fVg-+G&XJW7HYhq5Ct`S(+h#raGH2S6^7v4{gvz?(F z@(aQ{-ntuOf-_z0{rFFG=0@=6I2MULV1uJeun=q{r{C%g`Sl zZR&GH9g-KEY!#f(B_Q*QCcTGme?n*cWX|$2fe(V{M+d$S(tUtqf!Uweu(3tPr<9Ik z#t#!X^`ZV=Pr=&X|7jl_aF#x>fYp}jGhcre=})3;0|hcFpyB3MRMr85^zSGMvLsFB z57e~p&rE|LGDM(rd!?LcsP%VPBML}@V5Oj7m?~+56X`=4Y7RNS&B2=&YjHqnCicsk zm#h4G9J^Z9 z8->4-bb*}t4}E`6J}GDZgWpX)A!q)Bzn?rdl|4!d{&CU^<;;KZKO~Qd&Yz0?G13}2 z^B?xFk*~r~JSsEY7m%X4=4=3Y&O67@{Hrtn!E@d?hQ?Z*`467+MX^baqt5&X&v{#( z0jtjZ2fvPd+@JHLzD?vOIF35=A3XPc@N8jq=0EsdTplAu zJZTs|w%4S2q=+Y?rf4B4(v9sqX%Q(b+0!D8lOq0QLd!{!4%38Ik|I42bVX}Pp=6HG z1S!&|Ug#oHq*J5NCepa=U|)6zQt!7id3u zr0-Ut+ei`ETZL{XMSAZLx|0;?zDwwCQl$SLq4$s`rt2= zsvZ~N3>xxCf3BZky0?80uw z(y5F*(q|TF0(XOuB0VlAMLMKN5r59gGTyh5BEFv{MLfqipe^B=y-MNXm5T2o;o(%p zdzJ93NfG~)@ExQ`hfTuYNQ(5>Cj70WNSEEhtNcXzsQiQf`zS{`9T0n!Ur4XR!mIp< z%N-5CpP(G+=P+HsbDa~@u~2yS6PccI;mb&ouBu&aL46^Q^i7C;Jt@*z8U3$10e|irA#jAX(Pd997gd!!Uj(Ksaw@*`^KZN9;3pNu!9cV;Yf1x~CBv>7+(v z!K`0IYA>}7`=~*;HC${PS{fbLbaj!XjzJL+Gu|}Auw^*d2fXR8*7r3F_b_;-fi@cVECgow zUIaf}gFtmWere(OKFk!4;ZSDkBZJp&V6?yITDT(cnZn0C$oLD&RXvz7fwnMwS6Mio zW1A^_H(0pVEV$b&Tz3}S9t(G47Th;1+_o$@J-(ys5#Q^X;_(Md-|j59@yI|}1?hKh z793ZNEUrxv2ZVE!98Z-P6C&y{2jJ%?8jt^ z@2@Nz)6*<}x;z)4p@LUII&kS@1a z`c9nVe^XN*y6=I$Pl&!s$Y?r{i9EAb8-|ZRo+C`Eai78zTt9eiG>&)W@mZTV8eNtx zZM5nyTj6^y?)T9dz6$(we7^x4{<^jMIjC&-dx731#Twft@u$NM5>HJ zUtsp25`ElosP&Bm!o=+>@$dW74mGY~X3gxlVNP{!W!0?8*|iFP>UHop;yVf^SO-7H zd5^4v@9);@;QPD7b@0hl{^rtwL~rSd{@&#ASZO|1zbCO;eJEC@e-tarM<=(Y@|Kh& zMkkkSP9CrGwlwGe?ZIo@3rkOQd(Yet7b^~`_2qy3-J1unMjod@B(L+=$h%lE-@S1A zu>vP|G4(X21}Qx^!w0Ujm$mh!ZsJJg>u=Jnzb?Id;g;0c`;r4L{OVp<3i{g7WUBN; z!Ye)D^o~u=gLK}So7Z$NgmmB>&zIyhT$w7mukM5syAt*#psyXpiur_=_lvw=sd9UT1n3jCJId^K&VfVu1wXv6Oj-6AsBT;%h z$8%qc{d!!oZf*CYgWBDf=H(79+Xpu}aFYu+IV~?9Etpzxc<_Z@23Ik-8g}8qYfOE& zC&nhfxu*NkEve){f0D87PaSx*zgtq^ME_cq0-&!Q_0uFKX%bUu;$BdCqB)s7K5u3c zZj(&46V6&bBc;IIkm6eTJfw%xgS-~ay`mW@>q{I+becKKB`ufxX~{Gj z{}ySs<=R;F!B^dtqt1TjemkBwWlgo89o=#*V}c@f++DE+tNQ)D4(@jM?y>dm?e5*< znz`Fy3(7!u>Dc5=h##L5qxEz0M88TGm3mD&CHf^Ln0kKN^sn&Krhmn2M?*i#XZpSr zrTXuuKW^!F@AqDFUrDA$-RGCBQk;77+EFhxHaNfJyGa+Js7pDi!s8?3gAZvpBY`Md z;KaKZb{!vCObqXh^4qT*_q}*7xCbr7lfFc^3r=h*9^HpjKZh?ooYd-|&3A88lJUM| zH5|E{l!X6);kteIG9}^b5Rz&%F>a-j@I?>FrPT8+{PUMVL9(9~Ur>@!K1TH`KW<70 zcYBmX!ZVqEwJ8Zk;HY^G{c2JY@% z9p}!<0l~p-w%25n{hX1w9Ms>f1^pVJ<`x%eD!L*WUr|ZdMr4^L=W*Oi9XVxhwVo z>Y1%1?8b4^1|s0Tgl9EIja@Id5b^^G_#t`96L5_4Yr=zY%u{ZRgK&H-wALd8D#B7x zv~Q%1{0F1EnG87%<3z*Q(l8xpRM7|3_Dp9QO>gyCwat=`%sm>dM^mj&^R`|s*Hr6Y z<*N(A!%|P9!=ow72u(Ks^=G@*tKI2vuuY)R?tRYBB|bNb;N5id6XLDX?T;w*F@KW8 z{loBK4vqz9oxsoi6D|*SBC7>jTGv{eGk)N@C0ALSGhV{>vJr0i+1FNi>sEOaW|VqE z=S-;a^5fp-__^a}UW~~S1bvXIOx{D-u2EG=6WPh|18ndZqxN3h5ckH!y^ZnG<{Hed zgbsi2JB;j+z>bZv6H24|LB0)H>C(~&?msDuNN&r4q$(==*Bo~;wVA#i%^-VXkn0U` zJp^<}eDZmvORK6%y|dyq6a1&uGkjV!LraFtpcNu)9`AH8*F7teFi+>YMc%M@BvpQu z>yESIw{38`>@$NIqRA7gt0I0pmI3-BY_W)LH2LLVY;1|_VcC_Jo~-*a$iAPKo?!np z#2x2tikDBCR?=8mS>lb3mrblpRhE=^>t-lPB!vG7bXu^t<-5f-#TQpZkYCA9&#*)J zZc#~PNd)(w`PeRE7Pwyngnc)Wbp80y^ay?-gX~*F8Iq+H5yyM6m1l^1PVr3cUNL?8 zL4iBgE0_^U%990dQN;Ca!?+iy)QRP|3;A!USFj}J8s+?j6 zTQ^T_ui$eq9YAK@#=b5c21zodU*-`AnZF5P?`-K<+0(w>gwAhW-v%e#jqz461M)V~ zgL5KXooXqS3LgCJT7P*<-`Z4b*ZLLho$EW=bPk1H>rky=Vt1}ZO1E{c?@JjzXDuQ+ zlZ|POclQ9D?j9iKl$tn9FQ+Oe|AcSj3Ule6|1xH1BKgg7t@2rylk^faFH+8QB@Cy? zsMD^ZR;`zL-w0CL5?+*G6vmZp8@e%r*W1dg*h1i)k&$!c_Y<3md@y@nah@I-D z;dxtm+MVu@)6M_S-n+n8Rh{X>YiFN?5JCt6CEVoX0tAGRgo~&khn#Q?2y&@-s|g_z zG{BLBiuPg<)Tp$@YFnx}r4_BcS)|fxs{zqjK_nU9Ne!p38^6dAr-gRGl@3q&35838Hn>1fivaKniAKM>a9&DN~9X8E} zR-5LvO*7suZKq`iQ18@F4OT&;ktRnmpfaZWixvk{xr8XuU@CT z3AoHnZrp_FA`=%+QF;CQEbg0AkXI5L?45&Uy`|nzZP z<@wrPJgvo?3LV!lMfLf$DRf-36qTFT@<4}cl%n!}p=VriO;S{Dmm1~$9eL&&q^SQQ zou05xu_lF%YmlP)0~~!!0<#>~AVu}futuQ7HAqo8zhH!pYmTCFw$jjXjZst{rMRXj z$_Z0OD_lbqm7fzD*Ya~6xfxCg)VM|{>VJsiztoYJ>ii08iQU66K0_US&V&vf*8oMs zGs8524%hrd<-?uw;fKc1am`Ou-wf*nI$YxumE(h<<+!FND$iWQ6P4qGp5?e^Cn}Fy zQszgQBQJC0<&M1EkykkK3P)b)$SWQBXh%NUk&kiYV;uQdM?Th(S2^-3M?TJx^Q&s; zd^O&Yj}L{o%C@G+R>)j4RAYKyafL)6L}Dy zL3$1;{Ri}5b%)4<_?@F3iRhoJ4hS8@cZhmH=peqOigPdUU+fK4e~8f7D;Bp<%7ge1 z*K>qPuhM=-s3wsI;g3|e3C*6a1nqm5&_Q^k)Hfq^T>Vn$ApK=5WF20R{&F>5=peln zsy;$jD!t(n!V2ocXmzv5gZPe7cL*JXKUVD$I>?VI^{CM7xk@nW;A=t$;iEldzE}lI zqVx;SJFbVKM*0ojc}sHM?*r1+k+GNPE6lriv59)@ZPXy^YZ&8h50>;gqLTd$6K}y8 z0&BSFEQ3vW-^wzmlYZ~a{x+Ewha*<*dm9sVwgDw;z~?U*rb&-Y{RO(|w@DNK^pKH} zyu-Ln)>qWtMx?BF+ul^1L90k%ndmV4%&Ty(3aE}&!S*(cW=v)&BqPdJSdk$*l$

z#j=c!OF$kS0pLos$V^4Md=o(#x7AO{^8`-YsWWgQuiPjRGqugSSm;VA-mm8>HJ zeZ*O6hpL9quu&WV`->J|y5;38P^CxLfuOmaIVc0>_dL7yM zvc3Uwy^aizCi_LM*OB2-hw~BXU#}y>qtibLt=ExNU{0CPdL3CA*2xL2*OB2-u@Ltb z`q%4SMqr(s(4&bcT+ZvG`~o5#z3YWuKtv^2A@o&5JZN4g^m-y*HMR(SD-o|QcME+l z5tRzFAhi95iMYXW-Xp_%lGsP7gF=6sh%ex}K3*Pt3?|Kc81>>r_^%?uZVeIPO(!BA z2_oV*pNM!bB_chj+B%(0M5MoshIvmv3)1>F%56f*Ho_UC<_qtx9 zJ(QA0JBbsQApJzNs~RHO+jJt@AszE8CYVn|zUg)iEGCWo<1-+!ln5cRL}Q$Y{N%GF zv5JU%ogi34ME)YF8mAMH&ocxQMC5ma;Cv$L*CN5CL(x$O|#NksYGFSv_{a@;MrhlujrEBF`@iT#q` zJ|fEZNx`RxDCcJc4-rw`hXs!iQSL7Y9wnmuj|sj^oGt6*fX7LrKD;LQIuZ5aH-bIH zd9rQ`c$zfo$)5yu{Xu<+dEf(eJwm-HBn{N{3H4_%X`rrGs7HMEW_{B23-zgzG*H(w z)T;@kf%h^T)UQW~eU$nU5%uWbiG{Lm5A|jg^-*so6H#C05m8UBAfkS(C!$_#C618w zw5SKKkS286wJC_giBzx0d|_%J&i?%9W=)u{_rhQI1^4&+^m#56bQDNTa;= z6H!jbi71~pi71x>ABgfek2o9iZHY;xIQ@tDemN2Od;<~rd@B+8dOs2Q$$6~I$8Qml ze?KB3-`*f1zXmg3-Ye}4`Boz|qNek2zR-(^$j4PeUrj`QriAV!B44|N-cCgR?iBid zBJz2U(0hrn0aiL!$qC9lHLi}~TLb>RA1X|al3aK}s zb-h73>3RZM_e&_R87x202_njEk~U^e&TOPp=)uIKQgNXx ziKrj?z6pKKO=mqxh`fP_`m$7Leg8zg(d$T|-%dX2kG^k${s3vzqi)gPK}3DxJ0s(x z@1Lkwj|u%HBI?&)w=R)SjFCl&WCY*k^twfo)*D!`s!Km+hTmdcW_EqNfrN_DmoUD) z^(M>sIMthCwl}#@H|zUcC^m0(At&p*T_}z``s;UsQ1%Y*d7;ufyzPZbFzmeZg|hTp zgL!ibzawT*isUdN=)PElULZ`r!1b;rZ-k+@v%KqtifQA2v5)l2kV$E<$z!^H8hQ3N z#W3W|Pnw~uw^u^sfZkCu9awLQ*1Kb9HBw7VG?}SZb$4rvtrosVhBmXkO@>nAJ6${6 zf;S4i7j63eGPH^~T5p*lKYZ5=dC*P2afaN?`89uQD?o<_w?6$og3F9`o#=+OE5l#h zN)&GU+Tqp|ag@>FmZ--w&!$%cJ^JB$5FPDtT+cWY?gTLU;+GJ?2g-wIeBAod}#J>+J?Tm;!Mo+*Z)G-agP(MhR%_-Qwu+c^8j0X=m(x930yo zpFc{{TDaHA^}~+dTcC@x=pA(Q@?hNLCDn~RK40767J|qYKRz$pdVFp!r6F-9y?oxa z^=f+2o8#!s2ff1>1Dg1)arBOX#$#gI8NDt?k8{si?#3BCGbV2G;#bhime0>S_D=Vr zNB{Vr&f5Y6l&w6>{#_mKaUiwparBOX&X#|r=rHVXUxVJc#u(7po8sub z4S}66M(-L&FAsD!y}KQ~642S|-{X$n2+-N;-_ISrO3>Nz`A?4Cv|jXvp`h)2nGd~e z{p2i1Z#DGnax?j|%+b3AdfD!dfNN}U zX;HTPds6Hf1N)%Ix@H{nf^Hx5?EAuwa=a@-kM{+G)Ma4@I9c_D zBJi8>W4P>Z7$)qc-M;fMW@RyqJq$TS^cp6h+z=PzjNYWl)27BPceZu0b(5#oOwsyh zUl)4_@6B+z!82Bsx>8-CR7KyaSN8kA^L+p1#L1jup0!jk{m}k5PWXNOUvKkO4+c+u zomBb^rm|bh&s221UZhgtMD4X@W)t@+U5Tk>;6bj zKQLg?^A#&ru2^?{8&=XLE1Id}#l1#a zpZ+Xu3_8GbpNblTkgi<)N?Uo)o}5>jM$CPs&HI#Bi}jJ8dg4trE2k%(;~iDw-#B`_ z?M%g?Hxk7yt8@0@j&AR6VWYLv=X*zM5z2fA0+%-PD3u`8|CQ zyNbELw5)f*dQ7ap(zdM6FJ5|}ZOL0_ZdBzDG+oi$cfru+2by1L9=7_G)vvT%x#od2 zuQUx?qt_bOlpgfr-#@`PoKd%`=?D5b`7s^&F$ZgXixFm!_A|(<>CaYx^QQLKC!O*K z+Nz$YM=Bp^3i3Xu=U;M8Yn}4Of-MiWr4B6KvSZ7>rw1W_)r;Rx73&<&n_HzZcWzwc z_qQZY`iaEJJp6Ji3yvG@svOjSL_GNdRq1K;D2&O&!3Yc3v+vBe(~iz|0U*E!Q{qtn&)rPxhZK+oNTBGQtVX@bW&E?b8ACo&!Jd*)|BO0DJ#`E zRF#CaDL>We^eTL$F_~g|5i^wU0Ib5sS!&6OoW6d&<#9yPH(%o1oeJvv#DDLZH>UCawjZ62?fK-EkDXS>KX%&dI`{qO%vIlfuq`O9 zAE#0}ueQ!jXzZFhU1OiQK_32kOT)>6Si?y_c`;T;_r)*2B6(6Z6(4_~t)vG}b1$Au zK|@VPT8a|CMv3RgrB*bB_3eo_yKcpaX*q=lUv4g4edX$BU+=jyXy<5=<)(zUHRW_9 z(cVuV7}7`|g$IASZus@jz0qfO-dwL|mhyTM9?E;PkMj0=y5_x@dhU(fW?W4!POVJc zpBmWl$)@E^?|Yi%Rh$a)W~t=O&Q!imS8>N_t1lR2wTKI!C{FHb^5R9hoY>yWPb#z! zRS@kT(1O9weeqx0N@Wf6znxIy|KsRex*UrSAk~#uuP#XL(`jBFyLxruLAGSJw4e`( zHBwf1a8>)R_Cs&57YyU6LkyCkjoKwAQ<`MXv>fYcRA>bS0-oYF|&XZKErxPD&!O8VnS+)j0sGj0Qu9%A>Y zAa)2hr*T)CI@J|7agF*puG8cCNge2G^CV@$5QAObJ0soxeaaoSA+BSM2{o*J=+kHus&ozd;^cqo`W|Z>);gI=B@6vdM!JAOm?2@2~4}UbAQ? zUvq+V`H$1{8;C+WpT9?6FKdp3)l8kw**ZRTK4k0YxukK;;jj`?F@|sw(F`U}AcoJ8 z6YNhin3ua_{0iw^qjmNMoI;rJ$~31zbNuZfydurvk_GshN8m}O>9V+qoCh>V%8T=s zJWeTSxExbq4IiCGb^E z9d67Uyt;z(&*TIG=m%NhatM3pswPGt&XeoH;jN8p)w<1 z%tSgyo{m+Ft|5RlGMaSkR_K^%bUOn`k5tWfXycCsN@wiu4aoEe{~DoLrRa=(6EBxG z@n&_WGjbDuLr)0A8Sysq29Z|@n)n*~Cj57caj|ExH~%L7GeqCS%Z${S{5G_x{ckxs z`SrJ0j=UB8Pj4BrsngvuA$ZUn`a~!EuM5$O~tH8SpO08$|ldORoLX|8vZHc zpPBq~5&zWSkCzwEtMLos73Wvv*oV3PA;%jtZgN@eCH~a-EdSE#iDl*V@{VSbWfLcr z=>uuY$|@?#{mZK(@!gf{jh*Rl;Tf|y=@grLRMb?~`knDeDv#uPLuO)siOH4IBm6Vm zd8FFEDV{7(`epIP#+f7iwVe&HHEL4%NWZ9hW^M8+#I~c_A2DN=e{(#NnqTGV6Ko^7 z{>MD*S%Ga@u9`V%()neKabqK@QJCQm;P_SSlVYDb`_(?)wK~(Pk!d3qHa1?g-VN7Z zSv_jfs7TyDk{^U_Tl!4CH+EfFFCqUd-}?rNw)`^xLZo!j#UuSy-&p3K8^3C#Klr+t zwSGZ0vaznREE38KeZ9eBksv0eEV|>$$-dsSnz~AVL$zNLpEACtZbDg&e^YgNc|}=S zdHE%a7Ddv%2b+)}uV+p^ue`<|iqcKQu4$7vnu|izgIOAS&B_ik~OH-5i7S9 z{RI_&Us3jof0X>poO!Fr^O3>ti=*vMs$HzpH6w58EWcm|I)o`BswyJsJ2b!>whprK zqfw*nUgbXq=vFYbY}BPAYis>mW}xJUPns~PZ1lu(0$asmGz|NM<6XsW0erLAn}#+U z3G$`l%u|j}6?;Rjid42w40JhP&ft7&pf{G*?Z)|X7T(qpba#`mXN{e}Ph?|0TjHI2 zMa13@GdRD<;M_R~H5$7gRij>))m~-t{Hj?sen0SnZpV(~nL(&5Z55YHt(dbYk~jMX zd&52hE0HL?G#L9L6_SEkH~z|_+*vt}Za7sO%d=Js~zN*n_ox35`?=moRALjNXumcX9hL`9iB8QNct zl(u6tnz@@=Z?yb1G~c{v-P*R!<<0Md&=N@8O?=j^=UzqYQ%l!vSl-%>?TUEhHLW9H zYZ8`lRzO`#lN*~ib+qaX%e39TvE>GfEBUZ)L&wrhtu1ZMo7T2AY?i~d!*tAD*N(k? zEN}XJh5F`}8#bpfJ91qIq&nz1Th?K(kaeBhY{OTSpP@v^7R`x zVoNOcw$k4Jr+4!S25ap7e9Q;{Uo<&tV$&Qwv1wl0G~f1ZnxhhC1OS(cZ>zJ5inqnK z`?qsXoh&l$5A@!m{OFt=j!w)jDh+%sDJUwO-7n&oqXo8II}RLKu*2cVO+zpH`p}=P zJ0EoYU#J_zG5dZ&90juNy7>@?+_=5Cs4t3d&%eFT9eH==cE|4W?{@be8VntKWMmC! zF?b3pxeB@qqjw$m9d;VnX&BQpnd1=$G+|56Z^1$w8 z1w~4SY5QfEHqE+X)0EqJHbL78^VgQ0t^D7~ZUgMr7Zpm4jK-k~GCLnx#!1w}yxVi{ zh~4RTyXC@g?6BPY`R|}v7mSPJ0{N}?Q0k5UZsTX$SpoaWEcIjt__kfQY?+6)ohhKR z?eRsu*_?FsH?UU|=Yn!1n|)-CHPQ?c^R;pnrkhzVSB(ZmefFVxgK|rnZLcRw411Y- zJ24N#Jk?)U(q6Ld^+f%!jPldEyvVlK6ZI1mYNx+k83Ov5dpkw-*~5e`+g?x9?@FtL zF(ZrT%SZFCNRMRKr1j0XdcerGR}<~W)B5aPLYHmtChG4D3$nrM%GOW+2Z z3ynO_J(|9Ab^5|mVeJZCw!NBYe|uVmUr9sv*X+eadx^9O^SvZsWZP?r`g_v)b}z~D zd-r=Q(Oy&9-l+5yFS6~WMEw+`-CxLR|ek$Y1` z_3N~LSZnGW{mG90WUU{z|H+R2R7ZcR)(`8?R7ZcBqd!gShxL;;<^1M?WlS zdh^vxM}MZ)4|_>0gtnZoE^+iPar7^-v}u2qqd&`u&n!nj;pitE{e+`G+tHux=+Aca z>mB`itsnM3^^Sgnqu-$Q!&=bb=+ANV=V<+ST5C@FiWk0`>*&wb`h5Nl++1^^(O2^v z{drnHY~`Gh5jr2cokZ)ye8>L$P#IUgTHw%)4!y{sFLmfJCn@mNG96xVT5Co6Dv-PM za!39iy>`I^mwk8%R>3ewNHdSPSKT#2GYsxkw?Sx@jM=LWm)cS1F8t^}koVL3dywwN zk9*a9PUO4~aBsS=3tg${V)cEYcWQc|KBqd2-yn5TQscDuKHo368#7I7pkfVeUak2vQU1px;{eBP#+RH4jU!t zZ$A;CFVXvig#Kr#!x8@pW!A+7;m_9lhfqJr|9Vvr3&Lm5UV>a1B6N^nbJRGY*{7GF z^;{rykl*vvyoemN*51o67)ZokejF8aKKEGT?UnLzobvgb?|1 zkmc)+^?k)1;_u~~Q+iB37%a{8;`0T^aX>sIhMz(KFFdlyH z&{yVjL!fN}w!W_zFVRTJmlWp{4#Lm;!~z4EOyS62aIasXm>HQvxe|~) zww{G$4Yy~EJu~~$~y zJL@MSu@LzL+1q!uUOsB1Bhky}s*DeZSwFV*@`*R{u>g7Qd~pmnd|)9#p5E$#bmk@x z=!1BlE5J>aZw>_qf*FmZJ4rtk%CXE)%h~T0VAv=w$bO#m)kOGfC&JGAi15$*N&%)% zvwtJ9UnH{sqd)eGM6Czp^91d@hX^}OMA*^cz+Vk%;B-L~zUITf<^vOy8-zZ3QtfZ4 z;3`4h7a1N$E*PH450lYQgITHwoS%sMCq~=7G-nLU5nUd0Z)u3=z)}UkL=S3 zTJO`?je3NeBE#4FG~O=zG=kRqG~R~#AacD=k{C|$PUiN8(T<_C}!qfXSg4X*qu9bZnLF;`Q*T_DN zp!GhD&9YA;Xb;aL+~=u~2wLxVc9jbDX#}nJX+-6!5xL%{aV5SL2(9;NM5W>kZ~E8! zG%k^S8bRxQ8W+iaQ=s)ejd%^v`=o)^`!u4F=zXR@>wOxNvQH!E1GJmKdU3J;T_Ro^ zeH;4#h8%~guMYobPmIWE+e9`O%R$ZCb%EiB|^_3j>rBa zLhF6m#wxX1=ygO4TXhP}bC+|cM(wz zdx!|^F(S%s9}(sG6fuEvR=}jRSJaE6q)}g9CZZl4C!&76PDH)yA)-E>Ca%ICwhz?b zd?M<#ZnvoKrKHgg;zYEMDk9nq_eo)U;vN7wDfF{Mv_I}Kkb`!)l!*4K+b`O26KS;X zHsWnaKk;^?pNK?v5z&8i6F-9V6Vc!7BBCGKLqz}d7!m!}J|g|Mf zgW!B3>NAQ$<5D8(!wNwb0qe!pf=xu!4`jW@HX`atyI_il`qC-5g@{OfK(LF5`mepVu$A}5pR};8Tfku6MQt&Av>fJMfhlr?uhXs!i zk@yz`j}lQIj|sj^M7?}f@Hi3m^EJWOiL2y(1MDG<`g%(6G!gaoPlAf|p&8{bm`_}T z@)s;7qCO86EG42|b1fJ#PDK6I`)UHKNT*Q#f;B|ccYXf?PA83eKSMASC=1V_?_Vzu} zXlFks7URB3M7tVDe`rTKf6$ITO?rgfpV4k!C5`sNeTdjjxTc8hV+j%MVl@%%LGQm< zgLslg{r?^j_5RPq>DU+B2cn+OBcgtPgqXlS&cvir-z1_Q>wQ5{e@~D`z18;%)Ypq+ zpixh`?+okb8Y1fB`-!NJyNIZV&k~!JdWpCO^_GbG#(hOtzormTuiA*HSGN#Rk3K>~ zJ^CyW_2)?<>dkkEs4rZ2#(MG_;_b-1JRs`DIYiWl@kEsW3?d5QQX^dTbZ!OKFwN<@8lUFhEs%cY$oe)+5?qorLl{-jY) zYKWkx5K&)r`vk4qC+f}BBG>J%M%o$Vx}BjO>GlI!w;$A}FNwZx2gn3n?;$@#KI)gQ zub_{UMm_tJ=quL41mZ`8yp)J~S1EKAaW3L1^mHQXVS~`~iKvhIxe@+Xkw(2tiM*4D z`q?G)b|UI2_Yz`w_Y+YldxYLgM7@1R=tD%*-TNIiYHy7N2Aeu+ zW;g>kWLncFLuQtt!B7|(Ak^DJri0Z(g`uW1JQ&qA+t_YuZ4Z6eLxv&O9XN~{GShlP zeP#jxfKVTQ8EKxQ;^?7_=m zSh9C{B)^i;)d^u>wm>YVYjoyR+t6QnJX4oTq#h$}X{nX(HalCn1Y?EKp-?M4Oi&Nj zWVpP@u&67{GC1n0WFI26wBB)`)Y8*23|DM~l5B&fp)||TX(-GxfNBX%%p$|6p*&+S zHCkD+46BBI(}Sxa3k7Hmv4;F`pf%({H$B`Max({Ab&S@uuHL-%+I1VQ+o-C8>*m#~ zH??BtVb&|*;JoRztsOQilY^x!t;R%0=O$I%f}OuxH+0&*uG`d%Whm9Nmo2Vt?(E#O zZuRC)nElJ$aH!%jhL4=u@fpx|cofjC41cMITd8)g9%XcREYow6&Zaj3dTzMGXh56^ zcQ$BS?^4huMhR&2-s9*sfiA?)IHPw17`DB3(4|HRh+DOGc$|pnZ3kT(i1c5hhueHa z504Rge88w0y-$PD7r%rE4qp)1yIlCx%g1j&es=u$jNE{qamL<1f??~80KqsLXY{@g zh8^xPD_rJ}3HLQz+xGa5XqU0Ecige}nq{xZviG)Q?`7Dl1kX5QkI(XUxO}GGX_SCQ zZ!q|FI!+;n?FdHp{^{nAh%MM~~0m4MquQ z;>UM%JKT0Fy=p`npN*=~o8;&< zL9f&(S@s$oy)C`iTkGiU?#141jvmJt?0RqF_mHD^2zo2B#P115k6Y?gX3;z9=uL-S zwtkZJ+|IxGz1Zu6dSvUhLvKQsaDC|6<$Dp{FM69Dy}^C5x66ASy;abwLcEMK<@+T^uM2wF`WL=a+xhnz z(rfyc$uMg2kKbVI^2kS~W~*2K>gWxIUbcGg!LV&_LN9vfIC>4e=+!xTSNEc~($VAg zSlQyoF+V$gJ9^Q3*wNeDiyp@eZF|o^FK!A=@|omM9lck3(L3$v{i&C5&q2Gk!ySym z&X(S(j^2b`^j0`}4baQhZ!CqLU9SdT7_>vS%X&#KqO5Lo?CpZ58Q>d-WNNqF(K`mc zN}~icdh8eN^qz(u?=Qv~y?u_};DYS^0mo)-d-I`}&EBs>&xErEdgq$Jz@!bjUqa8$ zml4Pp?i#~zicn?!_eDYu6LjY{_ey~;l+d(i=Q}gq44sBmmmMxiK)UX7G81u$0urq z7Z+YU{=E|ug%^gg|HL@(@)7QmQ(ZMd$h>;=L}i+<(tK6(z==_5ewSE=e*7aRhKcQj za1-%+Pn;_}quCX|^F&GLKa~zI_5Kt2$T=^8ikv_Pl)%kBfd{Ds9=^c?KY?EZe)I7w z1#bj?ag`Xc(C^+^|KR?Tqd9MOt=?H*bd)*V@91aW?5f*Y-$%HDCu`KwmrAHU$=jI9^&aA_22Aj*;Vhoc+V~V9bUz@+w^|I zj3?rT-E}7?n^cA02aAbN^oYMI5>x+#iI8@R6QOZV)DR#n(1G zv4M8GqoOCE{Ozd&{*K$aWB2s$zO=itr$e`Z3D}`E$N%tM!(&sE!wb((7A=0P{$u+e z-0vUFeY30evHGGHe{k2OcQYpECqIm|$AJCsE$;2? zUU3j>9p3it935WysbAHX#7eNIYi@Z(PdpuB@?`Fyfe3T&emm4b5^9%E`I5H|ZXTJq zr+W_Cb^p67PbJn&O*WjoJ@(-Kz5BO!UX7nYwHzW9$U&%-DJEjUv=FJ55F&*a+p?KWcf(g)ha-OzEJ zZ?HKK`6N1l%?J;*(aMKF4|OjKPuDE?tu^+F4|tV35)baLIEg-GyT2pnZSQwOlav-e z>+dK&5bIUS-SAnDZtHpu{Tq5O?7!WG-y!b9-5!)zp^m@5&A&(YJyQA!9kYNN=GW;1 zg>x5lf42Kc>=0gYml{`iFlP*wzKjQs^~V1F@6>>z7kNMUMK}M}&aJrXBE19qFS?(7 z{d5AngYPV59Sh>KZQC{-A5*eHd;)F|A4*OiDC+Ka*WKOy5vyr>pZ`02c9Lqwtq~|8+mofFYo8`#OPD;)%B;kHsPtDoNa&G zwhQOxY&Wro&y}Ii;iySD6=O~%-Z$s1Gn>XIrsYoS55LPMqv!DIGJP-X?$%hQCFFJT3(19!o@DsWl}Yd7m1sdWFc)rX}dq?AlQ(0^{z#DQ~T zbC>jB=Q3SlWp|bJq`bbdzJ=qGWm_vmyJG9~XIXoGt8ItY5VQ2X8vUidgKkBB*fC&; zXu%Sbpmq8>9sw6^=&pj~YpekkBa(af$F>$fTYP|_(aKFa9Z8^X@sWm8T}g6M2lDRH zPo<|4os~U)Y;;d~?wFoFd6lt=v1xc_ort@kKWJKE!>O*$k;&R*1D<8Syx-dz+m?&F zsmZ}E$-y9Yr%&uTy|g$r?}vE)=6eDDdLPI8T;U-flL7GZGhH)-KRGR6c&fjbGan4^ zp9?*|0}t!om-XlhUxl%!@(VeD?V2-9b7DV(ZLd{x_>_-5mA^w@b(+H$d~mL%uRr$# zfkmX6vx_>1HD_?Z`4BmeYR*$Wib8T1|W19jnFrvbVwtF{Yz(k>&)kisdm0qcn$a*WT{j4UFg8eZANmieBWq zoj%0P+g+g72Oj7fyNnUPM@yKk$kDgx>3Yp!!9sT&ISqYd)r?j@Es@-xK)b(ZXnMc} zz7NsMPc(-^2;i)sukUD%MD#Nh1pB&|2ReGhd5hKw@+GFnmYXz3%IsQHEN{N8Gm@Ss z**do~K0MkhsFVnOGdcZjPAfTQkfgNEN^*KEPQQbU^Vc<}33{+I8z#KHn!{ICZ+BrO z%d%Z_9@m^2M6iD~F6;24^LF&;Mz?wtkNl4o*5y z-cL10sxYUQdxvZe4=nc{u{nQ7ox5#L48eFCZ4Rf^dn+_2NJi|tAiN80&QEE1gw0vb zh@L?%1>??$^MBF~$9d8my`}zPoAVSye^hfM6%W%_x2?07alYQxp-HdN*7+5ERogl< z7{h_Kj$TfA3fUGkIK=QH^z~1gBPqRwoNw4V`)TJPTjvdizSY)gA!m)P^J8*2e==Qx zT4*O}bM{eZip}{~ayaWM?Q0nG=PhJFuqp;|{vpI3XKtob(TA4r)0{QnLT4>?lA7~@ zfb%gB-tUn(rMd#nqxAI|&0*bxuMX-g)f{QMmooGjnj;PDKUfpE?!$Bvu{eG4gw1sG z{v1R99n7aWQ>k;z<}f3?!@TDA<|AnE)H7CfQqKi;bydzX;2iw~{V7HbAV~`-(OVb5`yyKqy zaoh#48UNY0;@8{u=Z4$%(_>yp4)jX$5~X^-{yx=SbZ>ufy+MfFNL4$CdaL?ffduq* z)er*J3PPh;1QHTK2)G}+{^+ScZ7=gy4hd`*rM>kt-Ud`l=!sID6m<;6qbq{k?U`Y` zP1ErPPRHz}W4_a|yQkA#36L2~$MU6f(de;;(z(cbN@vi>S;y(R^xrW2HA1uZp<5V0 zM!0S~OgxRh|1R3tJsX;MoDF&RpfhOfy6JOilb^ix(lzP7VLlr^Z*z3z0i?@!gwUou z44QEC^BQzaIB2ul88r38_~SDVoe6hJK&I=DvE!o2A7jVZy+r&QzNu$q^IlE+)9_n^ z-*x!4;b&Y57oWv%FMf|2rXc;${crsb^1H2E;|9`CiYwlQa652hMgOfFI{6r*OujhC}$|IaJIo{BU#nA&2KILQUbvrvAa~WR) zqb$d>f;+4^wx?q_$75v0>>PUw_}^vW-5tx+dnD$SuEUy|Fged;aE@m2_Zggv!E*qv z!xoI{)SwV=GWDIrh;B&*f!_m{{v2Vxh5&xZT&s zw)ReOTY6s2EH^Gc>Z1?fD1(cX@>{SvAU?8UWW~72<(E|8fP^?sK&T(NF0#S?-h8KW zJn1r?a~VH!8L#DgrEaC$+Lydpkr+MHH?wknBa7ZYWzjpOc~N`!7G&CcT=SxO-!Jfn zx$!%xc~QOYewliYYFocChH-a) z`i=4)$-+C7h4<4eytn&%em@VbqpEgsq^^UX$*kH-uEe<#IJ;#suF5AwYT@w= zgQqhL{-(&Q^0&;GR#E52<9<_hOo zhVb?v^b>X$`02sk&9r5VnQ2JFe#%CaeH=#?2ul9RCpP5Z#HB`vLM5Rj!4?BTP#z4?8u`uGg(Z{y|- z*cgknrCHywVwpuEO397uQ_Y)N>$LG?=ce|hmoE;Mr*udRjmi{x$w{Gaz7?hNh!xU2vjP6DpT(hq8=7?A1md<#c zTwUZ-qD8(SnGRfwnQE&>ELgFu*DRW|p#{Z>&CZa(>zZ5af;H)wVnqh&%*;{5+o_^Z zyEG#ywRXm$6zo)?cr)!v{?vu}Q9F5ViuA_N%yPc#Z$vP*dI=^Vv z$}iKpkgm*BuvXQjvm4jhRFcUpda2x`^{ZRgOx)Npsgq~fbaqTyF?-p(IV-Ncd_i(f z!zBA}s=c}Mx{aIGPgni#OzPOw zGRfW@FL)i&O(Pj*M(3uD?Yhb!ucHZMleLz^N>fQE3bDV`=Y{P$Xic)>EjS@b+6KG6)-)aD;7+# zyCq$%7pz#?x?v3t!>V7``BxpU6C`+w)77Ngpp{@dp7!l-Uh4)l`p(ul@8gO_+CxV* zdowpeMUTc%fz_u4ead2O2Gfi}(Yz;{Et_Lv^q z|Ji7cGurwtP5*Wtr9jWK&fl?RUGE@czVzmAjU%(;!|_!+41O=M%gEM!w|VF4yJf+! zZTo*~ayP#JPiZ$l{u-KojN_Piy_{Xs8~>g1-z~p)OS^TQW9l^~a=<41oHLx>Tkym0 ze&^eVb^BjzF6}sGvpL_g$?QJ+JU2f4=4OY-^0E7ZDWH2hW6Z7VZd|j`b{*ukIe*LMGyH6P zrp@r}IPyCm;1Fg;K`9#PQGC9J;^etfkO5?Vsb=KgSkB zo_Y2X%fCIX#nu|SY-cY~pU)V98)7ar`sg(y1r~lbLD3sokHKVA9w7>Z879!j-0JI zblJ{!3Z=B4d6rXDo_TgtRGxWOQ&gULHd9odc@|Sto_Y3CRGxX(QdFLKwo+7{d6rUC zKEcUf*5=S2Y(vK6wO4HT7Uo&^+@XP*5Nl`nAO zx4;%7ehVGBnUxo)`Kr;8H#+_oIr2r0e6b^6?8q;5D2!*)v)s>F? zN=JT`Bgf{Pmh-VgbhQ7t+LF@#HIDomNB&+%{$5Ak-Z57xX zp#D?jd{Qjo^EM*G_yqJob$)~{!Lsc@&L>wsU0)ud2M5!>)BexVdrs3{O6#Ai_nIc% zrRgDhk6hA0`b+g5?xb1LJWGrFg^}jFY6+f4x$hHc_GBe^{^Z5=NS z2z{P96`@C|7$(6{KgiFx-eZ?^5MG&@5RsRs&$`C;EYWwE9rQ{}^>& zL_StM7Liw}Z$#wdlwPToj^B9o^N9R>)f4fL+UwitnW%~*bhU~{=t+tTX~Ou|sJRik zR$U`>ke)iF7dNEyXR^9GBA=r6MChsN>k)dI`hn0KBP+r4%gYgZx_V9Mpgb;AZweih z??no0ovre{SegBN0{ILzIwGH`rV1U@*Gtp_q4_3Lf|F9X_XX46r0Im-YnODOU$43% z`bl-a&>ZjLSzVtNx?Iz9)#E}3?RTE~me3=#e7-s+bkM#Qs9#3th3XGN17N>V_2q&J zTo-D3k=_%WG)DqT)M7PGxKnL+# zq4X**&>XWWQ7hF$;y=j0_o%0Zo}%TKt7Ae3<#&bpwa`KQu2eoco-lu}Qf7acKz_BV z6?stKu2Hju4&w7(b-B<%{F@Y4T+trKqe|3j#Wh)^1N|2DX`um-uZfk zSfAL_(-?3j8owXO*U)9j-o z`@AKe_?;Oe_>^UT`_KHc#m}$Sln0P$<2o(9ectcwBXrg|0=;}|WaRke(E37%88b59 z#-8R8odz&Dojv$~ZCyK=&I_FJgnI7{_Q?A}&!dhV7nY+hQW481*-z7RPEzmvt zj5T}af!%%Be7g&IhlyfAkj~^bduoTi?-#rfob^`l1EmtUj}cc0^8JA{pPz|41@{u+ zkM9S>9|@imu@rPXG3M#@TRcmzo-}Yi5eK*}6FuIC z&jWom5&C>?p#L}#`r1DDv`4*mB39mhftZg-5YO@S^EmaZLDN4Tb5+48FO9sP=lnzP zT$J-2IV%sy5qQ!Z$<8^fFv1J`ww#p*KHtwMpDs9yh=-+xLi7C$Q(txbsnq>EvGW``1VZ2PRTKH3mpGUa}t`z>&#Lp?UR_G1HN0ho*=q}=Cl)6Xg zj}bqu)I&mZnKQ%vGVwtwNmJ-i5pRlLT@0hM>z`JMZ5v!C^Q$W=d43H z3cZ)OR;jND{WW5%Qr{Aq`z`0RDD`8ZUm-Rt^>0G|hIp+~e-Qf5L<}4CjR6tgV&YXe zyGZDA;uT6w6q@Vwb1)1xOX#`8l^7QhdKGaw+MUqX6VWI)3;hA&60|#^KSErLb|>^6 zVk6p}(EEuC z?#D@b7;z-ds1$kvaX9v%6#5e4Q0z4-^itvwoKY$CYT`LctrxnJI0$D{3VjE0pqw@J z9h`|p8aIuHMgDnWKlC@mhm_(L8a(?HpmM$yjN7ok=6!|zc$^6RDkALE5Mf{U_XsyZ z8u6J=L_C)g5&u<0q^pUD^tKU^4=Ez@XA2Se)>RyWFU~n&yGszSko&_`NI&UokbdH|NI$U|=_j@z{lr$JpSTw3 zC$2;Ki8mnqMD#zqi0GI05O0*T7dzzax6N|DxJm98HwSybvY$Ol{SO9v%(7oTPI@cS zPuzy|6K_ZQiFYzH@c%BPpLmblH$IH?lm4huapJv5Kk+`KpZIa4pZH0npZFlsPkadJ zCw^M)AD=<`Nk4-06F-Oa6F-mi6TgV`6H))ViC;nbiBBN?#IGX#!~;k_@#{!G@oA)= z_)Vmr_$<;-Jc#r#Nk|X6nIK()g@VO`91o#hT(DBGN^pYUbYiZ|M*${C=PQg<1vsDB zFW94(xRf;737;p4tB3>T`3KlUdQdPPOKc;3PB4dom?Awy1!qeFw~!thJdYB)NDo(P zyI?nQq?|1Y+(~+roGl65MY>GRcmwVsT_Mj?z{g0B#+hn@`-o$4hL_+|#BnM(6ApNY z^!e!b1&!dG~vn7E&q%W4UC4r|&&y=$z zfyx6t3*{@APn?bWh+r`>89av*OG(ecp3s7E;ygSr2v!jn$k~#>8q$q;J`$WxM1R0- zdx!}l`h^C;`NYdm{(?)1%TfMB~|6f^Ebrg8fH`DbiP=`~|lVuR-|> zb`h^d`3rUvo8@dg;7-yla<(LJ7wJ}%zu+F?T9m)wW5jiGrXFw~=^Ie~f=?0Gqx=OA z5z#Ll7Cb_{5#=vFPKlId3ziaZNBIlJiFcy>1*?d6q5K7Fi1*0zF>pHR52O4A6GZfj z4TAHD_oDm-mlE$o`3tThejMd5*hKs!%3rXJ_#nz(FhzU_7krHPWt6|*J|gw=GA|I&K9i#_IeLqL)^AJ3zl0Ovtt`mn#{Tqq>+eweYa}UEQle0}LYus`B=6!t?m64CG6PFy0-<(J{Tk@RxBXAoD)S*MpP_3xyw zQ0l*kSK&QA7kCYxH;LCO{XK*Ig?@f+QL35zR=f`o*D7@vaUI@oh&Ld;M6~~J6E`aL z6XK1*{`YL>{rLR28Sj_Go6v5EH{*Sh_PjNo-;KnNA|HtNA|HtNAs>hzSL*MHpTzqz@j<12M|=oB)ETy) zLB!ACy@L3NQZtF4Q|eOU=apJV{Gw7HC89k%O#BMYawk54=Vannk$&O<+^2|N$8%F( z;M1r-#BZYfh|i+@hzHRRvA!OW=V|0!jnJqvI&O=EUP|nTb}#f6BI@^cp}UC#<-QJk zyGRd``#9*wNS`D3ZO~7V9wPT?(D<+0!7(C;mx;sWJ`DPG(j(=*3;HzaQF5OJo$rAz zllv;@QqmQ29|c`SdbHd(K~E<=R_>Fa=aU{M_eIdFNS`nFJJ9-mhjz7te9-znRx8iF zpua>uGELuiKp!D}f!t?6zf2nKPTxO3>-)#WOa%UejuB_d^DXGXq-Uw%`4)5~>Dlsp z3wjD^w9f<)bOUjYJl}#|L3$qU=OSN2Tp-W4kav=9l>Qp@cG76ax_<_JKWVh*Jw(uZ ziI>UqE$AmnFPGrdX z7U>sSkDoLn{X$P6wkVYlx`Eh=^b5U$xEARbdJS1z(1VE|M0$m;B;Jbj z3a!Ucwj#YkHxRd>9EILOydC8zv_32LPL!k2yNGuoenP)Sya(|U`Vvkq1BXEBBTB7r+lG<;!X2J;sXycd z%YKcP^8q`PZGE8)h3U^)vQ{&cWPZ{PW%~1Muv9<7v=(lLe16K4kK7SvI_PxD7hjw0 zgLmjD+h^}kn(^^F6v=lbd%3MGbUuWKBE7a~vd=tx*n2+n367z{Yl;E>-^h>!d zaz3})B4f07UR@}a$!TLENn_2vy3T>X(ggR4K) zhg{}SbSHp_%-wgv7P`yDBeHk$=x)Gad(7Aj!WOz8^+TE23nJZK%m@BZC9*_2WZNJ6 zvvKW89_reaJmlJyTz|Q@c8v*bYl$@#AlkE9lL8zs*3{^qp;=4olk04lvQcdYPCInhAoAOiyry(MbxfG@Pp7O56zxp_~&E zT#gZ%I8oK;{nF9n7-BZPw;jDhz32@< zpmw-?C(f3RF^=Bz&?{xc#DUbV!O{C=FM6vTJ!hOKeghjb7|=?u?z@=X4Qa3>ZW~6>%|_=ps>@iuort@bo6*uXtwx0=jd(d z#okXGy$|)G_ghDgW8>NCi&?7yv37sgiyr3++39_}7rhG{y}$28Z-t}xL+EA8mz1OT z%U<+8?C8DKi{9rQJq@4-3&e6NA7rpt8-W|Q@z1PvZyB9r<4ch7W2=ubukJvBTdOT8S zSUMHqeg8|29>2{rWzl;KdiL|sUOW#apvUJSBJ+sPL*H`jod;&N`2Ez;n*zOT@%y8r z$8SK7BOK#QdA#Yw?={4)21<-y1AZoc1*lMVzVNK?a$^i=?2U5t&O_p}J+Do7^lG3t zB8$Dt9KA)*%l3TG>gcWMMX$@z`vCN^)ze*$UKjKVv&4^Mt#-cbfF80Y?M%KLcJ%It zUbgam#nJmhFZS4<*x~N)MUVZ7t@jP+Wh;+Sj@}E<%a$+0p$CylND2qz;~vw?`oebv zQ(xHc*x??9r)=fMZ=kl`>(Ij|!L&2^cb%j67WA^!`yGy6aRI(_rLBeav>SSMIz}KJ z?AMr%%keYm;I~&hehsjft^a%8(c@Wg*~<5INALPx^!QEJ4!5fpy>dtI6VS_c|G3D} z`vUZ`mB%#b+4(ZTD&O~7`Es>m?;l_?J>dUK+y&Po9xyA_e z%;o=a^hyWe`>u(UrFYT|7mbYbQ5bHU6|RTK8QWm1o^$XA&s@eC*?&3qVk?91TeNpQ zekL7*TzjZ2H!uUl8G8f3BRe7dV^=CYUy=6O@iX>Di9Oz1=&mY9e}T9dM|=E@cl5qI zUa2mlBs$c)K=h2L=6uZGvC56%(oKdQ{-@)2|26nthI=04m%`7)uK`NPF0!=yO)bJO z1kj|Hi0n_h$~t_XL>YI2^L_kikNpF~w6b4yHemj|6+dHdprbdX1>gVZS)9?EG^J*8 z+;X*3>!wecI(b^nlz6$M&!0T+cU`l+ zH+R<-AGo{iK{cRqccT1cEa&c~yW4gpij&<<#rQ^P{Jlzl#$Ie}eNJQP^@rY2I4?G^ zpR@4C>q?VHn+^R1L^UYen8#0>g#%Fl7~Gn?-O3y2jV>D0&o3HY zv~tKmuXqS5k9(M#KEKU(xv;SUKb;auu(3;I4Co9pigboH$mG)*45;wdY4i-f8$0F5 zv7BHrllPxR{S~Sh>lpK~`oC{0Zl&zKxI1p{Xt{2!b2`z#DzEH{nGZ zM-1f%qkBAu@mUYYG~9e!)u@>>F&R2k{JQ6z6Y+`Ti=w7pf(8$Gu+9ILN<3*|`4!8P zbLU-Kzp1tP1{qlw*5cOn8#mo-4{k>U%WrBb+x=rx`{qvUr<`oX z4)>kSotr!Us*RJysH{~NYR;+^3l^>0VD@pJcj?M_^1=(_)2b&|*T(B=YA>j%tDPFJ z!q9&!HWD8fziRff#gkgO^ZFWWzCLXtc1_>V(iY#;8f^I-ubVP;YHi&$@rmnOQk!SC zY}|xT3KQ2)0o~cQdHrhOb>Lr@df$|Z9jS?H&})H%U6(s2Hm_bcvt#3Ro!6z}6W7+p zCobuTPwePiGjr{R&4|#%>(;k+bTqGRo!H*GVQpvI%o?yZY@FD-rKL5+%z-xP)tlF~ zcdpw2;=0WnS}2&COIqpjujZdMYANr&> zU-h?qlMWt|43qne+K&5%+Rl%>h0*`HI=s-A{q{w#0Nk1?t-(r)};V^{WVtP_o{Mu{8=d zL5bd5df5j>l>Ukvp>vlyTc7(5U7(11zq5*heFH~6u(lVB3EuI~1F|*cpn#b7IdRNM z7vyUgX|}x_48)cZN6Ff9@F$Q)(eqt{di)-nUTX-N-&6Sxc?A*lwM10K>xE7cQB~hB z^j2bltd)w(8gn$=heZA`5$``bzW6xJvQ4jrgdV(T|5ZfTtsx@3=|sdMK}4eF6Q#=1 zKcC5o%om(C732d@+eduZH#1)JLc6TX#5fW5D+P792uJ4&P=}B3_-?{*bv$5X25I2^ zM1=bo5#eEaqz>nKBJBT?2>WjkVK3$ZVMovHhJPKea)}r0=PJ zcN$hy*6SmUo+cs@$o8BOG1Gffi>TQR?r&|@2iCHqXi?R4I|D?PlYJ=R}0T;4B?GvTs*@eZ62!3x|ii*e0(vn}(-@L2C{d#wM3_!&n% zx)%Iwy{kcI)7$3gvHgt4&o~pmPlI9GyB~Bmd*62S_Vl9nD@X53pqXCdOgj1_P&?db zppZ?Ed!JCxxEF9?e_t^&&eO2-c@6S;A9R_|=swc8Ax_H_`e zj1thuIPb#_cQ7(S~cGMkNrrQ3k(SmUs^(kJRqCCZ1vYB})j6DYNW z-&p*Fr+LAc<^(spX!P6%&j)`#8f2iZglY_bNo9xN)2Q|eO4qBJ&iTQ(?YYt*`Q*`{stJ?hf!3Vv# zjDdomLq8|Gl+G#8SD*wA8wTwG(EIc`u;J3^)}&8&}6~kiZ1U;o3n(f{WXWp z20H)tf7$yM_`0ep{d4ZQNz>ajgtR~@ecYR*5NMj*q$w@6p*IiGv`J~C1<@ zh5+h_zaJ|(ckQ+I+H0@9&p!Ko_95b{sj@-`=N5)~Jj9_4Uu*R>pGHeRXUd#N4qw5O z4+V_cUd6vvRZ?vMv`B`~$#`#&BaedT1WoFU*km_GV-QvPj$f9RQ zvp$h!8Suw!cY1OqKczl%X;I0!A(gxFMf8hWL#8}B!JX#CmW0HP;sfdVu9y;UIscs2 zvwCrq-?_c`7;1fg&!t_f*Q{#cxup*Mu;G88yQOa{{Q9=`a-Nc0HQ1pOBM9RRLUIC4 zT0D4lpqx{{ode}t2g-ZWn1Jq@x3#AOQ@m;lTg(u5mbWixUvxT_)5^E@tnU#Ku59n= zJ*R8K7JMtT&-@H8;}hnGjIM3(*tjKK)6s!hX>G%*OLg+jC+n@b^w&F=&a7@Zub!Fr ze>H6`pLIs;-#vXhLj|I_Z|iw|n+CA}p}oQJi_2(VB%`_O(ymQv4ag`&HD}k?Uf>u0 z^V>Ieottjy@yop|SiWY)_V=H*7fsP$W8R)kf^H7j1kr8MY(h-h_8%|2EpO|y!`rkS zo=ui%5Bp&z9k*y(ADh~m)A92rTu?lSIHMQ<*Av3>a(yA_ zYG43lK&J1QalSs#AGjDS(|61$AL!>uDu7JiH4E#APx_Px>O9MF?R0@2rjfjvDpx`IdmmRs%A9S1p`AQUPT8t{NqRyJ)Y^1Tj+!*K17R zch5}Vcg#%ioY^Lc@CmVA736x666&)A!agKg>N$Nk|`JnP=UKBXEpXPd& z><7rjEH>8R6aDR@`zevB2biJNSN$1=cr9%`C!hN67{raF6k9)+rG*++H+<*zQ-mccN7Rz!R!KP8xJjAR4 zh&fFaS)$h7FbQ(9;?E;KU9BlWZYk;cjfixVR} zk|^{dOGJEp?r2Af81^+1!|oPhq-QNL(%D9g^mh{@U(&=-Hbjj4943a+9mL50oy52= z1lqypnK*|S_OQMp&L@Ule4dGgy=XQOwXicz454C$5v8!VRAEFZ?5K*uiII-oioTT?>Di;`yNHpl{ffSi80kBp=!c1s&c_w~ z6fx3!SkXs_k#06Rkrc`uaT&^)qNfrk@jNJ63SW^}6*_>I*z1t&5vqr$C}6?*lWpsfnL!Yx+758ADNyrpZ=Q$rr(vz8YM# zLF;RQI~SJ*$`UTZWy-Pso=Oh|T5b@uDVGMFN#E6$9P4woO&YYm5im@BH-gTj?;cBT zH|R|EvHmyp-32<6zGp4D{bR^Yf-+Oz1CYy5r*`4EPZQ0$HCX2 zbw6Rr4T8>;FZLM&Oc%?u2Ca{;I>5_^T_7$o7~09@HZvW!Asx(nri1s7`k0QHmcHjf zw}G!g>npe9_+5$JS_oLn&9&k^j7-}Jf5v+fE*)>JrH|k1qnrkncqUupyjrU4@HJvy5qQ}pLf>{4G(>46=4d>gzi;(K zH$jdIPJF(%yyj>TxLDIi9L^KYm6~{ZikwweZ+XmM3 zbZl&`Yi?TIx23;Bzr!Q6w)FS(_4f>JTh`yVC9M{rga<+mc5QBMQM|VnDPQj*rOd^y z!SnE1QD6U>_H~=O{>H17s)YW%mjT%)GuHskJ{qe6T^;c8=Od4IdA3JB;D-8glrh7x z%CPA->v~zZijIo?oNP}e=vG})o|9!&=~+U)O-YMGlYKYa*=$Qb+tQCti2+=13)?e6 z$Ordef+0=)IhK5mC7)x-vzHJ6*T+oY`!yzTy~>14@5^8+$mr(=mNMMv_h;Ax4}j}A z%xm^J7?SH7rz)CdtpNFrsTspR+gYY)mNBkx=y9K2Tz<|Et%VqMFY1>}RS~ z$Eupen1t^IF!wmO#Xc6Xn7anXzc}MQK@3CL7o>kFF@zT?8q?b1Ed54BpG}Ngbb+E< ziIK#2DmqP!z936c1R2P@B+a~_T$~u;ONenRlf*QR7;-G##1Iwo!hR4!55n=DFuc%* z@R+6(dg8>;Q>^d~V(9r8F~Z+VjBp2t5$-8s$P0ZKLj@NxA_L!wX&iV*%<7DPcCBu-kT3zWgRw;RF4(T<|A@R9jouF&SD!5s8 zG_c$fnsAwNji9^fp+L*&IzsE)1OH6=wt#QyyAL$Wss^o(YeS~oqo6a%-J#@k_#<%q zlO_zmFTu^4IfaYBZ*~j=V`wJ$j2A5N4N=Ccfph(*X#!aL{m^jJ`(yA((V;-g{Re0> z-ZY3Lc#M~IfsXgraO*H|IzIey-!Hg*wusFi>(4{0w{UM( z1K%w;ZCgoqq$u+F>yKt7-J%broZ_0JIn~!6ji#`%vyMdXM668-gEKF$(Xe$Oy2w4st?}#T;B)(^WfAYm)HGX zgt~l{3{_I}O1 z?tv*kyXE;*$FADK16gnl!*$AmR}lI*_)b6I3C;@-dEgui&T+of(+_2VHyOOiO6tjn za=>wMMQ}xNW#ghH>Ya%END3cwOyL8LDSY%SHGndaD@#T9^t1DY>%`^f9gRDaHhOiF zI^5D#c;kXOJ@e;J&YE_wi(HQ;Z&9x7WbPeVr3DYUMW=2Df8^Axh7%g1FM3C^4|u0m9dJ)Q z`=M2bb0)fvqZCY}rsAfPx~KlPms9;vNjK?JxAE64;@xMd$lB@L2wmV~QT9nPQlAnxqY6?qTg{;tZs*C{F~x?rMP$Z`-tImlU2 zdo+=JElHkO=XOLAurnW4 z=3}<(^IuFcr{c6fjrBjcYbW{s{gKy96V6d zb8PLO4m^1MQI}Y>c1OG?$l-*)RD(G>aWYX_aM*Bw z!|$-U>jft+I39Z=uAKU3r0z&`0=(TBLWW%mcZ3szS+!tX2nWG!cC)!s@maVTDDu_p zY^wMI+|(EOSNu-+CgXYlr1;vUJMw$Da+)Bv4vuNKT&%`SMaD2)Be6MXZz6YOd$EOdTn`65y|m}W?xLg1 z^IrWxCG~dBM`|%X^88nC%y)L8W$w}wy}ZSf-WJHZ7+7Y_bStKuxJuxm1JweuB3 z`?r0&$C!}o*gViPP`;+-oMmUNX{}pz&YH867pK@NJRS zj?GnN-LTRTAzL?ebVw4#222#S>s>cKXF;KNS-f~g<=mpV<>eL0iU=k_GDu2qpsu)Vabt*i}R&sEIcLYM51o?itNu;Cug5goSa==Q4z&rMQlmb^+vXo zZAcU*PxjiEq`JIGad`YLRu=WVecNvKwv<8Qk$T;t`HB`?{S zm_4^V0b!)?|4m}TUl}ahf`n7u$=>oM<=%{V4SnA$e4ib>*_&FH^j0ki&AK0sxMj^} zR$N+Lap8>eigMf2~ zkwB!;Q~1N^qow%qvYAjX+v{FI>`g19&*}UbEz>4t;!C`avV^d&wY7eAtrIGWt({$6 z>48o7Y2AvKL$;(_yL$fylgy(ZfUp%ky*-1Y3=_=O*5$DIjjULNW9Zv5nBFqjx~Xrg z70>c>-rm^W+qtQ$zqPYxK&1VxWs29kOcBoOo?d44hOR+}wOwnF!&cT0bPcw)Z^FBJ zz3qctt@;QxOGw?g?w$?ZmQSEp7uv8HFrYP!GvQi$aTZ)x|Jb27xA)>ztNvD1;Kb}& zy(|le!)a|5oU_D(LB^YHZG>GX4QyCz@}_O~uEuJ}g?YIg?`vS=uh&Ul3!j|?Enlpa z0JGCjn-|}neRb9~(QCaOh-q6aZ(1!oA)KGlz)po3PaL#5b1ft{3_krd48y@RM6dR) zf$siTUVaUAn>Mf;S({g~eZtk**JNEA-Qm3#lJAb?&43kg_-SB=#ji9^9YjK+l_XZ3x{%1DMMJWO|n>@I{9LGj`$dIi@%KW0t?@Df=>9 ziwTF9?;;)WCCn1Q`0^}y&bS3I*1JTyql!~Q0%5qudN(NTOL2B7fU({U8uCT3fyn@_ z4TaM;6{|sxv)`97OEm2{-jY9F$hZ0O3>^T^Vhih^CggARMa-v}`lkzj-y1ZBAOiN| z*A4Arr2I*i{7Fuk6c=UQ6}zPr1IY7-1d`{889mcqPLyd5-yJf+6T623j)xORnBsh& zb&Btz!xOXZ0m~DsP9}Y-a~4P!7wa;vz3EXVrKoos9STTar3qltpTfoPEJJ+v=<6Xm z$9Y)MtltVy-k(-9>$L)uZ@%-Of%;AWO%|WD0+i=!MaKnwj2NH8DS-0tw8Fnf$q&P? z0IP7H4ABM7or-3iR)F&NBP;wN<)4r~iYGe+-i8Se>R zF|TP*n|`b)94f6?&{~l+JBDPQ(YnB9RoRUBHlxyJRM?DAJmMLSEs*O|vD2|0gJ&j& zMGrpP`F}@Y)-{o0%;%6^%I6a}CF>^gF)t?c@Hvjv z$Qd=-#R(PK!FGz@fiF>VtP?4BCUL!dKZx;Cj`DXZd>=6Nvo)r?h*#SS{b!Tk;5g?f z`A*6sp4*8Lj&|{V6^4(LtGxrj$0?d^P-LDXS_8hvaYq^fzlb6K z2jzc+7@f&i6rJUQ#=@0&4+r7-Jq5o1lpqFu3NfbbDiytmcpCbPiWcv=LGD~dze8b> zf2Ya%nc)#c=#3Mr^+MW_B#m_NzB1h@V&q37F*3V_7=hOkBVBF8v*bh^^O?Z#QH669 z7WWN&5ii2cARjocFmAD+Mf|X@iZrmW1L;SR685HuVQ;;{!Y$ZbSm6UjC5^MI86*A2NfP7hMkuyJWP!AZdZ5*G17gV!uyF~_pgaz_n(Mi zFZcD+K5-vm*Skr>9=?}Ldp=DJJAOip_)kKc#(23;n(^I0oRIZFq(bE*;z?3JXpvut zPvi$^kspY+P5F!TB7Tt`_>1(wj@`=tR$|z*N6~i?!>;=k{QxoS`dx#Sdem#3p{4+qqHN9$#gBO~@-e!9`jtr+?#u5qI*s&xsw6=0@ zOW2;VTH4p3Hq_>3(rve`W9byF>{y;gI`nMY7&$*i8yhI@>3^3~wr*gc%xYz2SF5bQ zk6kY5Il9Xw)V%e*TZ~C0@R>FNkB|U9^K`RLCs1yYaLFH36#`1}iz>iL2?})vo>%;f zy)aQ=UOBi{;WG7Y0zCtl2Cc6N3{zhc%1~tpeY8dE8-Ux?$2u~TzCQ3xeJMj9?b7-_ zV(GgTbRjMc+P)jWF!i+<`Z#N#_1z7(X&>u2)@K?hM_?Uj>T82O<~^EG(GSu3eg)dp zcPj|3172KC5pWFnrrd2H;>wRmhvEJkGv1wu7ylyOW0V~8hwr%K-!BLEgBS*_LF?9`ROKsRU&THj|aeL3j#>HBd!gtb2IyE65?41IgFG9^cnZLOK!MbJlkXdm-i z>w6M%11c6jUutwG!OXBDr$-;|4MAz&>RhX6!Pz6#`Z_Fq9ujw~&U6_BzmC&t>qEbz4Seb=!lm`~DSa#>gsJHN z@SC+7Xdkc3EV+yG9A{VyDH+OLYuWcG?K=gRw(myB!JIT$ z0_yW$+kUspA$J%`<{}j9e(D2D$^Wz4L zx8LpbGpdqOeEj`xrLYa)?{_;H^K|LG$Dh4mDBAFud)$)zhf4e%HODs1Y@gm!dn8^k zy`4L3|Am54;wD~*FQur+wg~LFMIh92QT~1@14u^KChV#-#vKJJ;z=$x!zs; z{e#C|{Nllx4G$l5i{`ie{-7v5_!)k?D%G=R&Yp!o@#D;%5fHzClzcLy?gqGX*-WCu zhr3K-4)VROE4L(d!NHS2u*=BxK7>cZJ%j*qqIRSUuIL>6u}JTb=SQ;M4ySuF8I5#}WS>I4TggCW4aNk_ zsR-y4U@^EMY(gW$*?^15*i;o5=gHeCOP%Y?rq-uL2eMC6Rm z-}E)i&<33T!4B)Z-J2qAi8oYMQdqTgetA=c7mt^F6XRZMS@QIX%IfBd(58_;Ij&di zhBn~bj2ADf0SixFI_petYaH8Y%2$RY@UCY3l%{41RaY+!d41n?i@i^|aqm~}F7s}3 z%c|!m$}5*v&!3k7_8xlolBJ>3Zy#~p!kVR+@NoV8KZmf5#k<`tYg*}TS?e7WA6Za7 zr?jvXNhsY|=pA_Xikg(S8zPeiy&t_heyulYg?GeR;Y}}Fob)=&y!TyEhIta#^~cc2 zAgrfjRX&(-|I7AYP$37hgFTzO-a4mt-W%Rq!F=TWgUH8$!Oin4*H^ZZiSNnvZopnL zE(aK!(FWW5A?|NSJAZlIS@q@SufFBwE9=fJU%h7K{K|%^p`r3%q5$U_2Rqjg6CNBL zMnoK5OQ0$3>$u^U8?MSW2ix3WVe88tO3>znS-7uuiPW%h&rCM7^r(OxDl34koV=7iF>UU|n8L*pGF$ z@@upG*vP@}s;J!QA;x!L37~$x&!SlIh*;;3+A|Sp5t}AzuqN$p`vOtlMF;mngv0CBQHt@s*04VYR0i-I*swoGRRQol)v*60VNZ)Mf|lL@ zp354RpDg63`ZAaxHh_C0!t%!m`TKks&Q1ity%E)lWFEPonLhz=BoYAkMz8}!V9H(4 zVfk?EJU6vdNXzfbxYkYv?wx20`3ET@+Y@(B2?+XxfDp9#WKe#(<rqVrlRkut z;p=hnoYVgW)2FKF;SdB*+ zs_TKlbbnvEtb!lf>)6uYkFJ1hSy~71HP|kP3-FzymKN<$Zyz>QcD1K5;k<3YIcH5> z>-jhdqN}C9Z%}>-mFv@Fiv!S>qrMlXkqZuLbe}O!yW;mB7;tsh;2QQNl)Ij0g~I!- zBqf#^(r}NKwmUlvbbfo!U_)R3>TUSmY=2)^yWPfxqPCkUaZfQZ%qJl>PwrvEwtX=- z5d(h-`M@dVe-1JHS*LNmht+bdLap~!%6@vRN|q(AKcmTTV)NyDjMT#?mhrGWP!FFN zt_v3u!@opfIECCIV#o81f^^|I@^%j=!YnuMnd;=lF;5igckl_%Z1$ zl^$erzM`4`T!)MkBOLRc`jW(mSJ)4GQlyz^V(^*I#JsP>%wJ-m4|2Spl#eT1tgz4z zKJP32g?`w@`%3###IUDcVcuWb)vRy}G3;BT@LFQTd$Gc8#IUzh;cjBYBk~paO45ku z%fyK1Tg1@+6fyLQ^>*khb3sE-4Kc#8+(b@Q=|gytKcK6Wo|N(zc0-@A2mWp3L+_CC zznmEQ#eIbTF4BnScICf^81cQa_0ZQ;VOr~j?8uI_3`jq}N()x=LN$qBiH+fJS6gF< z*|pUeVphE+))X^U|H8v+1N1Uu&<JL9?FFpyjyUXvX_9 z#G4Nu{|dLMuM`C9DGih(u&y@s9fdyD zSF{gRh_COLaGUzJgO~=M2CeTGV3_*akXXu5AF3cOj^DKv9eY9VLmRoPh{qq=d!%9wv ze;?$Sry8_AdtGu5(t7|xOfRcseSfdB^mQZQ+qE)at&iVD)NXn|4Y`&Kavz6~dEbW7 z$w)zt@$&xZc<-?EErG`n{59yfzGUg!4}JR~M19k7X?@?e^xXvye)Ca-cHV308%BGj z%fSpo-w&0(q*73Whxg0KYYo)L>lc=sKCi=;JE-I|pXY1verRAi2waCX^Y3ohmj<8d zjpNekJpwu00(uEZp_8~!6Tt8mKx~-p3_)%;0v3bMx{UhraWPJ?eVCT#I9F&T;A$uP zjHX=46zDJ_&~oKfiz?ytlWxu1`Tm?JmnxW$T6A}VA@>&gm&w)J;~>qq#6jXM@n9uNcAX0ql3w+S=H_|DrdFh|M4|@o{SmhouX&&B zT~>B-A|Y0N{PBRcUJfX*S+K9Yv$b>G2E4Q@ljWF%xdZ+$dUIB5#|lFi&i=%w6EQ!} zS^ClMM85UT?CV|E2}ABI(Q%S z18$@~k5$=JqefyyCj8drMRN`Q47hn|h{I8XcRZKLcRcI)iszek&4X=Q08!Dm-03rd z%A72&afIcwg?zIwZ;tdRpJU1A2>BqtIpPR_Yan6$6NP+`x9qJ2!1qT@7=3o9IpUx_ zvIC{Va1Fx*t~s!8&3>T-ju-+My{2H64(dNaY(8P%f#rzr6IKPmh2BPszR;q3Ec$Yb z-eJ+7wCJx|^mi@#F^m3hi;jqnk7P0*xJE!0%Rbj25{l+MDZu@$S9Dy^6U8@pD6eUA zO~9xu0r-YbYcVhUn79@sjQLe_5>X(P?tmLAeBl0jv+dM=-?rqw4!K2ss6fZP z;F%R^cfv*u^yBr4!dmViZvHTM8nhhWg``_U z_XPRArKTA#AqPUHefg-bQsC1*bDs7@$RUYoumwB{eG4@Ktm7g!%yy=tknabBZ4RGV z#+#3eaYCOD52KK5(n`S9PUev**8=-a)t-i2IVSMp28=u3cg7i~OY!mN`@X@3)|l^` zh2AAkKh0X6-SqwL$dSj_O{x2jHgcSM|E#~w;=GtOVXxdTE@$R~Uz`gmW(qwq6DVbJ za1Q15hjJbGIrkS%7PEQM=L|VtSn}e5h;UI)PRUCTMR8Im=K6jI`d*%?N`7vmQ*=1- zt!eK3wz*dxb*B8!L#vLY()6*feTQ;V49WRH;`B0>Xjv+vobqyVm*M9oTyb0)#I1F| z>Uuu}M;_3~FgP%BExhEk+7iL&z;D*~@uO=>_Y+R`Y3t+ir|Rgz{g2* zRAA6h|LU`NV#dz1w`C(Ddz-gB=`lF75lz3bn;R2%L4a%B6aA0h$fF)Zb9xiQ2Sj3X zMlh#0DcA}wCKl!LzDN&~E`fPOc&9`{hE6TPbZg)Z!BZ)!Wj>0`MD)f&@Ot#6@i<1D z&msI@|I9^WYwP&)ee55pxjvrB7@VvaK6cTc`um~da(XY@#j$!f<&@1%yba`Uw(^X_ zPvw+_wtzq8V83^=x_V`G-7O9d20Zg3@w=*Uapw60JRkAefw*wTA?syh z;!t4keFKPrPVa?W#U!t|xuUXserafa5Jx(O&r#2Enj z0jM|MJR-WDKCmKVUq%BfNbI5hfSb;X);^dg#>m=_m82=lhD`0LzTm-chhOmtoTrz#BPxE(p!O zA$$1&jGkL$6BhvYKbtW6yFl_Rw;+^RA{d`dhi6K;f0=z&2%*NGcsrg1yYD+PgtFhoScy3zEe>UQSdWKL7$V!W@P;^6c z&FV&Oes0EmW^czfM=~(`y1ommfVErJukY#?+pQ5>OLMcS1{C*U!vkBO@iprWuwifu zHf)2#!@fdBKt%H7m;RiwJ{@E=5VB`sF-Nx=zJNa)#pcKnXRPXW#Qcz;FE3iH;N>J^ zm9sT1+n*k@yJMe-5<1((R~kMqPFOOApFZHt_x3k<`W#_lM}{6tcOO}auH}$ zuZ`uE^SYvQ9#{Lj6KejrP|X_`vCKlQSk80AFtXuu#`)n|;#1^&WURz-&LMrOtY2cM z$$inY=E~>P-zQ$~IC07)Wqrkc=LqV=D%Je-d^xu^OHG{3I$e(FIFE}bN6d?IjLv=Q zVtyG|%rB$Thw0*5V=ztlmnlqD+_$?_(Pt4u*;<7!CPw&9<-bwkcM&6VE?4xG#Au#A ztnjT0-=*-kh+)rvDEzR(PY}as4um3T%vdK-4@8CjI5F&DKG05Njr_)!;`2VyAEpQ_ z@&P|W4=}Pu@Z-eLi(4hI(1$>!q=AKA$cy{{UPM0P|}qMH=C=U0{Se zj~MbBh#@cH#{!y2kB%R-j$h~nE%e6Jet*zws2BP+5ra+>L$Anh(8Hvm|8>o052Bct z`Hw+Rk!IMFES`#Rm1<393kfxx8B0NiPU~2rnI79rF^+mt|Iv0e|NZ96OHo`kLz$s0+Z;p!K~E z3{&nt(0u+hX#1`K!;JSZ;^p(oco`q%i1*?$^^wpz;3fJ<#CPB_^_Ac`V|ePrBkAj7 z-^|p9Nd#X9ynHw70?KJ1{j?^4wIA1&&3KcD_kQ>@UUR;@0CGAE)jSJg9~}y`AJ-SO zn_k?bno=@E+Aj`=887!|v;JeetT%Q3EwuFg5&Bx-uR-hMJ8`DI5-1sl5cRQ#uk|gr z^ex3?@}O1%Iqf{l(svv5l_-6zPqn^tmA)i+gs;HkI$fARQy;H3OKvHKNyFf4&~lrV zoaXO`+zw3uGhRXub1<%4?}Jk0cRl8OkC85 zC`6oK2Y~irhm~G>vRN?Yl3=`#iBzDSTespx!ma`FIq3m>(tW&n`uU6Izvg-Rr}^L* z^Yk2v#qWvY%TSZr_@%GZv+pSSA9YSm{2mYcVI|*f!WY#QpvSnrr?WaaRN0wy@K$7} zAd(9!7dn@6!vVc2s=BHiPPLJ!n%`CFtm|v z&gS-x_Rh}!>SX2OWX(cET+IxB-h8%!&d$M|7Me>Z&g~)nj*Wfmt52ukx~-MT z$_?p0gvQtYs+>(-8~WCFZZ_D96gZnZ1~Revx~jqN>~yH0vuDHlo=t<|K2$8SS?jv0 z!A!TOJ29mQw{YUrfu7DmY!VT42dN<>ysA?8;xj2SMb-0g-xyRBfuZUJi*WzjJ5gA0 zq5+bzUV*cD%Mg!u1PixwAdQcv_n|x?Cx_6FmOU={L`U6SpmSSPu`^NR`*>JfcDlrq zjSqIQ(Uj{YeALHXzwlQYAY6<~KCUuekV318=_XJ)L1Vgi;);lE(SNPUeGIolbwG!x zFZDiJOteq&^5YAN=7!Edc^T}Y(-rfL%rJ*XW4Z=v9q762jelI-PRCnw)US7rdW^f$ zk7o-9zV~Ah;O{@XEXTR#K2~reXPPAY3;qVzkPFS&t`m7$Qh$li@HV#ukY#KytN&lf_qi@&{M$F zaV~>)5es^fn!~_Ygk_L>{&>%b#as-qn2SN61o`khS^1X|qtC~_A?2%yF@WM-PI(faIu$Frsb;mGx8nm1T2i+QmaPxH-@)$4S z6!QZ4`oPVnqdgHLEl2@6u&wyVxt&2k3()ZnEIYD-h5n)6Z(7@Mj`(v zp9*YeeQnA;K>KuL@YBxn1(oyT28=guu1Hp@7h1>P-*yCh(*aqsPAI|oN@qB7Kbec~ zbQ>p|LMYNSwJ`FMlN5W$UIQI%%D-!BG2Tc`Vy{}02z4(bi!^z^+wc7K=={69<|s7! zvAl*j7`uI4fDD&qC+hBmJC`?zlW-K59s?4s&lX7`cq*dV|r< zAUh1k%M5ar!C)D5xuIW_Y{YUWobEP5f=+kPU>wUJeE}oNGXPvhrF6XdwmbC&Wjqd< zw%$4F72DuVS*X1gmwXuIEz?mEGy4cO)|H~oAB$!sL9qRGjN@S$I;f0oJ(~V|*!5Z5 zpoly!>96$GF8avWfYuqTdv^3~-rUzKcjcjq5qHab!odN<7ln4Z{SgCv^e0{ah1w%F z<9}?%|AH|)Q9Tdc(ID7WuBB&(&A``{!!g}pGd^lFMqHQim~ZZW%9i=8&G?M{9pu|> z#!Te8HVMjTJpi2U@*=hhUJg91u<$to}f3oFY zBEE$~CVHy4Nn(Q_@j)S}BQI%(0BBEI1MR9XHuEf)EF84qt}mxH41 zytABRuJe86kYc?>Zw5_y#>w~m#WJ9hA@2jqO+@;0xB~ec=Wco^p#KB70{@u!W}@l; zlJb}K3@+W-y4$87vHfm7LQXWv+ zgO%>faQ?p4`4N3vzYFE}lSaKdu0BmHL$i+`4w#t}Y~vkJ@fzb9KT?Ais5d(G!6sTt znjRU&^%x+e-w37sWnj@g4X0%+R=THGC&L^y`SF-cL%G>w4a=H7qXY0Oni=KkVTcE# zs<3pxA0=#bxz(pB!$C*;8!E>7@Mc)WSWdi1_<_3 zKn@2ljc)Fw` zjdIOp)-sD;VbRSh9OT&(n{~GGf4f|3nbl&^t1bFmi$33?FOY3m1o~*_tcxuFODwt- zLX>M)xI^JCg*PbNqt-DOtMF&4bx~lkE(*+kOJs>!7scWydma(+=Mke>U!>@z#Fcor zU(qnti6qsT)R3nM5p*MZmH!svQpXuq^fkojmi#|ObDoxGn}1r-w-FbqGf|-L9@24j z);Q?zlb(t1C=!F_dJFev|3=YI6Q7{IfeimYlSbpm_xdTHM|>>OtLWLpxS6LZI!TOm zWPaz8@-@Ucj{KG|=yOP84JMm<&rtUZH2VvbixVS!2{H5{Yeak^|6oUoH0*06hTSMK zB0Xz~^N?|{vVmcNPBONF@0;h;^fAFXYEYcZA{*eZ5Ax8SvD7=;! z>AYCsHe#f=Q(=)0hCeT(o-GhSHwu?VPd2cGpiz91;lZj151qboKB2%aLI%AuO)`P+^0%= zxet|gzMmNO@myrugD9LxN|hhjg&=~4sIX7uEBx^f^Fi~ImB z@&n36`az5IBOSXa2YQ4U=@ID$eLHE~x4Vf`jyThV>AT;N^aI35=TnM4M2z$vQS?z_ zq+9IAPO0au6zO9+L9-vteBl0Q(j~-5WR;@XuV%i~E4q;w`SZs1MaXv4Z!|;?CfE-l zef>^ZCJ#NU?C-P)!Wf+;<2&9N{dH%`jv?qnW%L;%auLex6=e*p1j1h#m)5Ch(_04F z=#Dbp@HToCstc4cuCcl?8HLB}(Ad)cZOhnmc~$Ary_7My#6Dflry4a^q;=budbMhtx{4?6#@v-BN>U#9!J!_s%Vp%2{$U*A2JKK8dW z>Dz1R`-Y)!hM|w|xZ~fihuDA6X#^X~^b+jz`5%BjK4*M>XW`Q6Jq`g(eY}sE^c@R1 zGyfho^u-N*^_IT)82VC{zDEsxg@!(!ZD!iXeo`j;)?50XGV~Q2`gU6S*x$;ekMC-k z>3!PJhwh!9e_wzc^VP#e&}SS-O4?5Mw^h8FPq|B&Fa_FquNChR#M=T--nUb6(N@Oy zLrdR#LAQXfLF;?MlKVO6+q4j{mU|3*GrjeAD0ac0@v?2v@gA}Cy$1=WoCdA$u%+)& z=wn%+K6H0|eK;!Lw}CoNL_}ZENe1xg=zgl}W)Fbtjs z>f<%jlB+}FhqaKBq1Bx zC~m-b`v(^#U;FuZhfoFp{{F$a*zr2=w})$-!pRMh#IX4Od9nY(Xn_kf%Pqv%T zkpGpshRO!{?TTw^7d2!bz<#_}`VM>1c*DL!hu<^lY|^JTB)f@A?vc3fa5VadgIP^8 z+kSVj@30#^gx^T?zYgj&&-?Asy5WX}jqhzZLBzPA>7?#S_fW%x-{nN_dVYB6gvZLo zcP&;Oex-^r9ldJa@-o56YH&&pA1FP0e)mZ2q{kA<_T(KU!c{0_{_9|EgOiY)XhTZ* zoh1Bd&rc4{ZCH#{HHt9T*5(|LvIR;a8olpeVMC(9)*!#_(RVm2de_0+#>#G|d#=ix z`Q5u}_Z^TsG5Zc@M{o7h$}}6r!b$I~US8e!>pe_uRzt}>Z(F`trR(lHBG}C-DTd zn^W@S0S8|wk#Z$UYSjxbqTm7 zbnUbQNVhosaMh7-_2Zc9+bHK2k;3;;;`}N~^hWZWl3ae}B!2V3X$>PHKg@j4Wuf+* zx|K)wMjP@PXEq$uaJ;x9xqf+=)U^8ODNeFJ(eQ;khwr4;XoLFVN$J#kqj4vGbRWKH zVn9B0>2I&-QYAxVHBIZzg1+M9wEFygMiAlT^AKy^(U8>;Z0aYa9U2ogr7xz_pQhcPH|CNWfpS=cBPlSnqO)*`uDivsA#sM0!Xss0=OLW z9ouo)un4kS=dN@5an;wYDO=amE9Qe_en!RK(p*+ZYpswGv6^-X&ZL{l=A+qlMa|>> zhH{(!E2D|7uD6)>Cd&pq_2aIPa__=_QHHQ+PB!ji0JF*+UI9O2@bk;TQ zr<@5tXQ&T?5Y;fwko+DQ+sJ6f<&Nacp&Rfrt})-449;2f)S-*!4%1QJZ9y#;9O@|F zv;0WyiJ3myVsB!F7;5m~EJs1hX+dFSP8*>`g^p)@G~$-cIca|K%!-Suz3MV=*^;KZ=4x+lS+#fZiVG^LtCw!z zk8o{ST8%?ZFt3?~Vur@^H?CV)T3BA$bovEF)!q-BGH>q{WzD69-f?m7n7DU#nRi^- znHS*Y=?x1YaOQ@JnWrQRODi3m0-0TwUDNEv2E9vHc(EmwmqhXnz1XiBFPga&Hr-mC zz!Y>4<0oA=?){4!Kl99rYVSYZ9dC-n3}2ifSvdoL$ulop8rs_WIUFvTn4KuTDzs-5 zM?@N2=Bk|iE8o1Xt8-r8K=~WlA3Eyhypb)MT|?>iUcATIG5FT$jq~2vc1hlct^BsK zTB0N^USr$ZGuYkQ(U;z4cyNZVJ)Lgt#@n-9{o>&o?CI+@mW?66yCG*ssf$7M7e9G^ zK-Yj?)21&c17B64Fiog@)9sHmE5pn2nAhe_+n#-O)-};x9RrdC* ztE1O=*HVu;Z^6nNdo{O{Z`#Pp+_o_nJPnk!={M^hMmEs_M8z2;$UeD7gWf8~*@M17 z(D0GPJ&ob;*GxUm4Hj+A>rj5b<^LUv{((jR*rK1b=>G=I=ZSR}&&zyK(TfBv z_XN_P_pbouw}ONM+QYR>vUq0-kfIAibb)iZl4p547Uk#a5RLK`G)SQyA-1d;eTd@D zpe6Ggp0b{S{`Rt@!{$o#d$a?4+c1?+O)|*-xJX} z>tzFr6M4EEw5@_C4eB548(=fKv32tnyne3C6x=Pn27i5Dx~tb&-?6E0pv!@tcD=8T z#>k+d4Rd7Mt@^9C#8#URZ5^+v=?^k?thSuCh=U1)t@1ce)>u4DpHFsdf#bx9PnYw1 zF-&T)T*UCxsBjDM8FF|?KI`^KLaogg$#yHYSm}duK7X;dDLqSMxrZ>< zz(+{K?xVy=M-Ffdc1~5ekQnitMhv@`$r;Uncea*cfmn-^8Vi@;fg+HbEoRi>Qm^&4HH!+O-F7ZTVKMDcU&-kV(ew;W@ z2YFNqP4*y98JoENA5USjCGmKb_IL5%Rit_o!r z^oV#si+G@KE%kxESm_;B^mbzC->v9diJ|OnMSp`B@%>EEj}jx^LyCTy81cWcJu^nr z5^Qwv_hO7{VFDS}lo@x}1oe6#9Mr&>YWPfYR$ZS-WUP^1CfTtnezAQ+Ck3sgPwV4V z*9{Dm(O({sg_H2w2iwaswW<0n6|JlcuU%G@Rbao33^Qh)27>=spC3C3MGi$@)R#b_ zyc27PC`SUAa-O33T$n&V!YR1;%#SC>=h%+-a_}^;{vhzV$73hz8PbRGjI{u>UZ4yw z#&;GjQ{NuYFXPgn_0@o3>Pr>KJ}C9E&CvRK;5PMf@=#A+!b`{zci}Si@q+@4oBC*% z*2lD&`t~DZo59nd?HdBa)VBxv7J)~7FL+A9e8hs3ms@a=fn^wA_74PV)pkg3H|%RPBG7W> z3l>(!4H$22fBu5`N`CyafxbawjkSHgk($4^zWch`$v^I#{^{D1dkY()L(|)e@42cw zvg^cpu`(Oa-Ah!lUtgR1!k zx%9pX@$|l&z24B2J95+-XwJS4M9Un*ue%Swxo^i0i?s=nPl9sqCW|@ij@0AVW23}N zhIenIlZ~P~lJ!Sqn!Az=blk^W7Ia6QHp3-8Z<50$Kd7}A_r!+Sm0sE}z=0y1stQ8O~c-K^Bw z;7xN+bf>!~xwE2$x(3%8Q6mLT)LzfLVvuMHOkcJQMq>a$FVtF)j#{(rK@CK`Tx-Gb z+5k~$`ZT}w74}ENY=9?PvVif|IMbE=rJy!6?-1>^X;jJvaBYGO1apb^lkeMOddUas zW#5qgyhnV$o^wT{=~saCZU)vM?8sbEU}_rk(c$8)W@UXQN9lGI=X++XV8k4>?DNOa z*5|;G7$(7ZS0X69EWg-dAm_<|(VY^sm?y(PB0>5X^)4g)nMTg%Ud8~ zioTc_eK-*h`YcR0X+8&(ixbO!fZ($f(VzCwU)TjK!aDfzz+Oc>h_vQn&~=qAam&vF>46<3+k2m#Oa^pcz(!t_?SWVamM^G|Q$2 zEw=#-Gu{y+UO4@DKLoc<6LowX7sG1Mek|vvzFVQB8$70ie4P%_X9cYRJte1I6Tn*E z9fq6U>)^pW)u840T$%CaBD3P)G2UEUI^O%>)?wguZU7OdLxJ|&58BjM3Vn>1`po%? z{{*eW!0Frxf<1K&+V4kTnEEb;K0f=@$NQq~`!(DQqtn=j8}(yDy;cWLymQw2F6Qx0hejtppjnIRg?qEnE<8cIIt0Q*Fx|$FirxoE@PyJA-5Y$ zrkQm%^)cOyQ$Is+I&qYjemWFrefBu;Rv2@F_Jpi1+=dy2djImGebM5V4o=|xPG5fr^*(ZxaxyoKs7E=s_VsV<>W{x` zOV<``c9X*Dl{9lalTT z+l%NA@S`72cRfb1^mkVau{fP0Ss#YKyHs!%2~PIgiIT3H^)$U^39mK6Yr>gC#|X|W z!MP8=Is9QPe9T=utJz$mbz`oZ{bv~NX1VUfLVC$(m#K3{Vtc9lCAdY43C4AlW$h%o zRA4M2;~6q!kVy|R$P;A5aY3RA9`2)LD5aEke;P1yA0gv@H+Ktl-Q`aHIq{b%z&g$y znLLAxFBlBY=enOU80S%9x4}4`vECFgCVdZXdEzh|Xm@0iID&W!C6)+A-q}z}I3AZf zlE-ft64?KDM~>lLBFID>bDyLXnRlfkX8@10v)kXJjjGn)xvh>GRy((&Go6Yl=eXyd zuy)b~C=J0hP9TOm;!o~m#nDBcQ0B^=oX?En>>kCrX%y#!5qE|+>B{87koNl_ zS5>_`|8Dm=N)&> zmZ}{~L(Dx9Sa)W{rcm;6WOd@qOW6k%o6QJkrb;pIh zh`%+Toer)i*zbj~6Qb82Oncb*(tOV4XkaJGrp@tC9RB9I#jD9OJ{8BZ2XXYbDa%fl zNoR`Jv{$9?18#F()DB0RG^~LG@7$R00j4f?40YN~K0At;_@xG4cP7CSdwlG7 zax&!ARnhI<)%Ja%9P;r4?()3on{|zcb4me3#kiQmDVF7k-))x?T=NObXN&v^k4}kB_gzd?7J_heV-Yi9&FUzy!^PGQG@+^B1 zF+*wU&$s0B#hHrK&u1Ee}V+_ zOWu!SOa5d_{$$I)#PTn3CP7)FFID2Z=%PXz>Ao>MFA;Y62&dhHO{6RS1>%X8`i0xr+N zfg3C=3aBS#(HC2EzeT^-qCaWTcU$y6i`M)6*tQkmd49z5=e{_yr2p~GF&LCJXipKR=YVB= zafjc$*Fb-sNgntYIs=yf`$PUGi@8?HufbJ--EseJ$vzi;{f)}sHc5nGs4)@^f2o#Z*p6)-o4W93|CaEKi%4ED5DcQUJdEhVL&tDT$abWz zrx$ZP{aezAwGYmrK_lzJp$)a+fp%a>m~R9aHCYsd8RcaJ3lBttFk!wKV9e>7j!c96 z&>NYe_=>C?HP@p8tFE@GbmUDZavTsbx-fs+x z{z>`|NIj83IcAO2EBh{Gy8}7sWz!YgqS6h_HYqkF+bV`HrXGZ6FFCSJ*^PW6KZbl` zo5*}cD<cqf|p1f-J~L(8MYbFsjQ z2aV^IA5V;%!g3O6l+TI3HxTy4$%h@Hydi#3juEf8kI3H?{h=R0h5i;|qlzqb)1J$r}|`Q5}w?|x#Gi~EUF zj&pz*<%&Qo$~SP1qH`6VMvVMsACovv3?V*8#3jT?H=ieBm?HAON@18F@}GTN-iH)1 z@}pkiMq=a(9sz+{h>`zm6kbb=e7acSHe%#gr^4OD$hS=jr-_k&g9;B3BOfnUc$gUZ zxn1EM#K_m{6y8aU{Jl}(UBt-e5ruaXBayc%d>b+H{dR@-5F`KZQuuD-MUFgIA9z1$ z+>iSdzMmNPXs8tFs#kO)G14dQKjhm; zBb|fFe~1|Ay-v|PiJ@HFAIOXQgYb+Hag(A&y@vc0`3wIY7@#K`}+qKk=BuvgJ3;#$a;4Q$&y*uD;U zuwUYC?Gjz$GQRgL-i{vi0Rho#%sA2uwh|j1MtiK|FTZ4z4n{xY$@$}VqdfzmmO=|AQX#( z3Nj2`)U1R)mcYo;Oxg91dN={9w3Be5S`>XYAko(+)_|%{Kmxy%^CUS+j(!AG>!N=& zo*dgSJKh{BP@v;wn>P_xO7VAMp@4GBa7EQc`a)c$z9pbD>EqbI)VIsf$9^kyGTaVa zroMW`2NIy|+YZXqx7*N1JzC!$xJ`Y{pflNbyQS|oLmyYew7#EP`qqr0?mlj)EIj5dtwYAXFnreIeo@ds~-m@kA6>o&EWDkNg>dMg%eT$K+Ydap8|Ozh4voiqA^eZc z^VgLOLMvLh<=F4a&NFuPZzd z8R`LG_J^+Tk1f2+P<*`1KuV4G2ZhHnGjs!w_bNKD>^vqQ0jUmrKboTpk4P=cfu7ke z^F!Dx3_`Z^DL8b##TMSv;Q1Ut2Yq_FrS}?spYPX7pjz)V=$ZM3a=qtD%$MUIVrjq5 zv+%xyj(!g^9W>tA7T!VNZHJI}b8u+9MhoxjLxgBb&@S~B-qw8Y`4{oZ47^T-$1y1b zZbn!Z9augd`hBa`I~z9z-C9ZMQ151ir$uido}4ZQ&;X8SebIl@L&-wGtA9_{}f zIKhx<(|GxK-f^;KK$#~4sgaFX0li+d&3we4je~fZIGCp%%QzL2@i4j;eXN7VLvo*9 zKaA*u1W`fjT~>8j&B}1=l#mKXTW>dY#`GDU>e1KRWuh+-V(ab3;La#>SMs8~uBmEW zSN3ivFAsaHa7|o%eVB7n8&+qHjE;?_^#!+Z?Nvc_^^V|OxzS>8LY@8 z9S)mcJ~JJ3na+TnR*-;3+UwAGtLGC5L6?Tvn&C+DhoBhnUM2hwwoH+)OIvE1@%~?S ze4RG{l{f$E!pWO6C)e#Nb<;zEWPzJ+B{?9R(Qa2LRFPYmf6-+3ij^)F0yu`kHI6gN zy*zYcZi#f&|2$s4f5$c`x*Ah-ExaGX+`W&>?c|2H|MXS=A8gn!ThZGfSiLRPJ0rrR zpMLtRPyts0ENg9T?g*`HZ4b>odvRzUzt&LSP#;>_-dcxU_*>gMLNkg=BE=^ceW|!; zO&gwRG@KNg5uO?@4ly=TQan9WfUmVS)O0{_0WhXCD2$>RMYZiUSep=PZ@9Fn1KS^m zN~TSpUR-h^ra?N6!F-}Qg|uI-dEdY(S03N{-uIh;)37`vWi9+8ES4}ts1`{le+#RK<`Hv|1!&ESe-OcwbKvv^*8;=#q{h(zG^ z%L~Wp6G^#WyBP-Vk#fAuf!8edFZV<-f0Gbb8f;MN94r3tX(cFIrA+aBjZPW$xMxZ$ zs18hjsb)aQf7Rk21<&*xD_Lm2=Ph~6o_f2g#O;xMtY|!^lh1O^y|_8CBri8)#V)4t zw6&?}^Ccb%%V1#QPrdXOiOn zM&bjUeM6peo9{3~q-wY_o_$Wr5ly))52#EBy%9>kO6gs$^zKygQVw4Mi4PoEKJXEx zH=h*zBBlR7dG``CsrIwvSch_h_5rVKVp3(Fy$8k(wQE*k1g&fpVQ*iTn%Y{}PA|2J zfkj=_&|yXmjA?FaY0waOi6p}G4&>T7Bb$}&HLIZngB`Bv>}+qU#n$p2Xpqks{*j*T z(w^wRvBSVVr+qBL!SE*T!#N&!P=^P{*8&{02^^aY%W=@Y=%DZC=OMzx`>lb;v>K0h zo+jSS;5qMf(0Fx-F!6#Y49mmvk!rl_aZWrPIL6P{45*f^#kq;cy;rIcM?6j~jkgKs zIt@<6A8}0Li3(bFKX`pk(FtHUe{|5Ydk|sf+l+ieh-1FI!svXT#JNs`Q?VFKh$kv& z+2i0%yqkf?e2K>^l*aoZ&UG4`iq&Ag%@Y;0?BBtgcuxb5SUg~wVt9PU$TYf+W6)8i z|21Vi{=?Gyvnxb5;&jk@A0mS1I&`7nD>MVjdN90?!z|yMMtx~_b$vgO1U zKFe>=bl5-shN0~qiGz5VIG88!Vj&&l`Q;cFFFV`F)C(dZeT{U`r?`o4TGY1rHM9ZGYY zlhWSKI~Z{9JCx#7mRHUdhq9gQ=*Bbnn=+91(E;x_sx!-(6xb_w`P|cX27ch;Ta1~z zMnv5mTh8$IhKcWYlCsO&!9?T+7X;@&^InR#f6E@-2Bb504P9K&n6iVvbcZYosWXvR zSe;kRG&2*V!A_&db;}t{!_pCl-)F2?T-cZ#-N0R53eWFNyCT@gI+j(AY7{4()tlCp z+jVF8;y$OidaO)Ya7N!O;JnZuj(mBXQ+UkYNsT8jxVHb)wi$8<7Ey3=Z$TsWeVGgG zJtdV>mt;2<>^QYCIXCc$>uxEZ^v0=;b%jIrCFceYv$fzT?UB!bXw1w*S=7-u__dXLW^*Q>(eljMKHbKPPl+`S`xM zILpP^=)P-kmWQ+B`kupCKF%`xoXa=&PrzAP-&~wc#94A*r14Z>>oO-t9zMXf87yS( z8j9x;PGNeVkY!8u>YbZ}-eUQL_k6#iOV4evg^F}<*%*WH&~Sli1zWHSp#^o9%n(zmwpu|KW7`cHk&gNmyU^%X8I zMCpFlH%XR;B?`Cw`oQTMem*4n*2Kya7mjJ%RDNu4?!E~NHPd zKBw^Yz0`m0z<9`B?Hg4&YQB>@TJE#+;(;-U`%|y8Z}h^02S(%k_q~CV4-SmN+55dI z`|kad$l6r?Uyui8?LRPL;fDtvJ0z-p+MB%Zu|wTeZ}c7uz24q?4`hPA-Wxb1+JD5o ziax!=*VX}et^`F0CWJ>Bu9G3y5YjR{Bq)PSWP&fl&beps$gCXGmANZ#$1px2+M)JI z!Z%X?+?)AKnyi20Zf~cd`Mcd{%EFZSWq*FMnE9sY=SaSO(oKJGSIOe*w^MIYmosTd z)a?`bq3Dq92jxCXK`h?+sBg*Pb2`K(C+bFnx$XnhW&8(y!HI6viHh6PbAz$i{e94r z&!uvr-t(z>e>hj|C6p;=@oNVH(WD2DlV#3+syLb?(@q4o$nnmZgSRhKk{oxb@~@LO zbYWqe$QxdrvT%5{2tU+Iy=TYp@BIgyiNExXUcB_d*${liMLZy=B_k3 zzEk?VFZ0G*Fw`~#?d=r0eX(7o_!Q0x*o#S~A0nTv5uXQVMf{naw|AC|hb8(5&+anu zeb|iX2=8g#*Pq|XCwJcdO0L)Hd)&(4g6wLznC7``C4avm_SmQsi+3uaiSfarIh7)m zU9Ha($7k;1u2dpNf8|!>B`-`~;O!~JQl{)qsvHYM^O>WrwpSN;_aYZqRaq{UuWi?z z+quisao9a8CpRGbGbb8&;MjhrkeD-bbE0W77M3gGJ_V~4`CvCJR^$!*&5t~VzY`+& z;qS!AO}jV$r6}@de>l@Abo%BV6laM%?A*0!Qgo`?b!+eL^!=OrOCqB1H@*1S*QS!_ zNeW#Q?C-<=T(CHt%PEyW35~86d85^n(b4!4vaXA!2Y0QPqd)YNJMo14%TIJBh_4sQ zvFMHT-repNmox6rDS?gsGc#EqjQ$*Nj4#@8`Sh|sT$J~X@?Z5ibN2UzqDkmOk^k|5 zV6^|h%v~Z^9CWb*S7G$nsCTXNdOCe~pmHom2`r)t2X~3kCRq}9B1(}jzMdyb;k72e zT0OHba7S8~D2(>bRI@N}$E|43FF$oF+OrOS^CFe_n;)5qzY`*3@OL6wJFrFMqU4cY zw&`u+Hr9l-$b5=_19y#F@CMrHxXO|9jkd}Oc+Zxj!%?4GWo!Qot$l0%%#hf0O0m~A zqTm<3uN}av8>xHwG`2)f`8{ZfyZgpX*zcQ<-q;E4cJTFM?>dhW#CeTTglqGX>$l&C z>+&7Zwb5Vnmvysb<$uWhQW?kjr^(UCj@j}o0?UM}*H=#&lJ(}S%2|uDtMwhhlEWk0 zs2i#l1sC;#!x$(3y>TUrOBTJ@FSegke$L#A(2M=St%dDc^YmVQt<7s(a!{lNrr>(J z{rUdVt;hG}NUQTs|K_bf?8m!?$F}t2Cbr)>HI#e498YtjKSMmnxDz4XH~N=Gk~U>m z1~v`9%h{B5m)I2in!EYfyUL>rqBFe_Sa5gmvACPbmUfW$Frh}KgvF@ly^TKiz5^bd zc)hx((qqJ?S7UqyZ*y-8+{S(lsgKBR*XZu zWTQsX5j4CnczYVSDc*JO_N+&-dtY?Ot=^Zl^LGrnYxoZD+Ri(PA)ckj+0X}w?MZT? z-{1L_{(N!Fp$S5k=^-pxye(^C;I<^R31;){Lmvv{WXm=QMyq$Tr@eVG>AkoE?9YKe{ucIRab-0#1q9lklvex92-6fc~9oeT|IAQ zd`#QafJEMJCqnu>aXUV~=FoznGC%oDo6oiRvy0CK;5sdzU*Tt+{2fjie}7Syjw6hN zarKJUUWRp4tLmDt+e%CQY7t{s*K}MW@T8|+G$Sd0#o@0r9kA&QLxlJOe&h2etqy@^ zoH-##yln9vY!g(RF*1h95yS7qI3vxNne z)cG6hD2s|zXIo!^)-Zv)bK*Nl0dI`5b(Y2QO2l| zu#|%JX3Q4WtJ{nj$GU&njG4ri|B{U1kOuNhl1t2(r&&{WtoPUf+hInCe4dQq1VE}F z>$OP6$b$3)A7Wn9Wz2l36TFw?1R2A}*G^CHZMILE5tH8Oq^r=JhzQ+o(wLGhX7@j&ml*B81a3UDz z2^lk)!k*yEtj^^!=4mfxJEM#vaG^@Ps5EY^SHPpnf` zQRgEW>x&E|by#+1rbe?i31G}I&)EZfaFg5$4l+3Z;$U$bi`|HX{Jf2GrsJeH zGv+r`*hi(FV?F_h^HTb6sqihv^Q{>+D*Xv^VDLuquy+*ewO_`AiXFk!J(+I;mBFji zu-g<{hA2SYrPzGQX0qKGyf()5z?qOSJk8A*lX33x$2ysKu@s1H6{@x-#WO-XN`8ta z{(%~E4^!-HYHnJJVd;;M8;=graUonnQwG^Gb*O)%)A+8Ya&y!)|AwmA$~1wK2lh18 zu^6H8%}Zq=e4CkO#)YzSa(@hr1q8OM7s?dn$Y2=j5jpR9%I;#|$Y+=)$4ES${l~zL zW6;RUJywnip6Yj}Wh$P1$Ds4&SY^=ZbvZcl8Q8fDgV9(yJhd3k(~4iA=wwCrE2`^- zStA3j5(8}!gD#h*JzjLIU1+8m#(G51{4?;vz@W>k>tRz}-@&M!e!6^v>FIc_r`y$z zw|QGn%m242E-JCWHefl~#$`CnP^K7N58V&>D*m72*K3G>j$f}G{{I@+=J>rB12`bg zK>_|Jn-OdOGwDXhcUOKtx;xXHiF4*uE}eYV61Ovq3w7L)?k{Q1@pJIxJ0A0mbZ6wG zP=0RS9G~J%DNf#Lvx|Hi>)w~@Wmq^JW@#xqpb0xAe3*E8vk4ui%Y{oI88P+&Pnd(O*LaPsqcT zzwXD*O82^}!tOrdWvfcMc=iO=P%S+uCuqxMy1jZP7{1{sT zAMfC;LOk0)V;ke59Jf8>9#?vj+rGSV(ONe%97s1*euKNeV?u66$W04HCgZzsZ-|h) z{p!*Sp89s>nTsRE`4{9ZnD9k+OnCO}IoKvSQe2FEhgbS)@h!(WadBiy#Le*UQM}o8 zCN8S1%v(CCILFtA*Sb#5l1L;{?Cb4^5Id#VSN`3u6UrGs`&M7%zq!^X($6CzXM7Hp zS;uSs11g!@EWd_`h;MYfg_t?MU7z<2(D~H>o%dZQcUJD~Ra4xSkb8XCm+42Wfq!J* z9kdGjanK37Lrc$Zx`2Zxxs-#7f8<#T&r(a1-PF>eDa9r0!KJy);YF7rr~FA%7FV9= zYxr*m9dxIgw%lz9xnn|W=enai7a>i+y+97lGu%knT~z9(`upXHBv#@4+3wI#iO<9J znITSr+Z8IPaN9y|X6Rp+aB2kPtQlCwif1NH$vfdR4Bz7xo-GS{X6Yi9IN+YdY6RS< zoI7W@&x)|GD}I>d;I{Ou(C@NtbU{B@F3+8jB**nLHmy1TDl7{OGDM9wd{ zXxxM`k>asa@@AJ*o_4~NNbaQ*Dl6B!LsPEf*<>e__mnT{ zrGZgTra4o`Oc*oOGaMmQ$PFjYx#0ZSMN=04bm|x9teAa)Z}h&C=7i6jUA)~l#6C=O zau@rD^i7_r%dt$|_tKrY$Zl@rwnYFoZR4xyPB>?L<)c43rPx>IpQJn4zTW$Fx;5lK zup(h#T#QuQI|c@McDs9eIbHWo+dc}_DwIklLBYtK_ykkeaYe)RXj`+}y z_@f=sZ%6#ij<`0%>f`I}h@0(*TkVM3?TEYVh^>s^Ro`>vq<2eIM_o-zRee)OO>Hyw znwPr~$oPg9##FV{)LnwD(^fV$V?Q%f&PDrtrYj%f8tE9{-deM|3jTMiR{7JYY^sWj zTdF$Nw6)?=i0eSKBk8f+1=SS>@Bg26Hv-{zmgnaRkV3Bv>CIkQnT$M3ruDUybz^9A1f1*-Zj3uTJdC zj?WFOS=HFK#y1#Z+a?fl&~mWCjqsLkt=H`F%r{wHxRfXjk^tWy-(~j1aooMDG z=9_2^s;QB16x+q{b}C$1Q>Tj#N83xhEISgl9(G#6JVO6M>&O+f+jT%r>|5-PxUy+g zl~*cr46sd2J5q(uJXF>4WszZQjDd25wvt1QBfdG|crZNS2aZfLH<~s%j+?Mz1V+Le z{T%7G*6NzNDhy8K8M8OdUS(Sv>N=Y)ZR)%nt%1D^jk>VHzQH_jJhj9|#=zl73)#_F zb4f!L_ML2Pud0J5el3i*nFT9w2`76^b5qO|#OqAs)#C3{&aeR~yzNo_W0ug?oVRoK zRW8;pyaq9`+?EqI%1%{>inTN}izD=}nnG0_Z4GsR^O+e!A9Wb%3V9=Tz_c0Abw2y( zwO@kjf6jGd-p_VpU}*C`pdVz;E1USe6rZK>t`XR}$ZShF2?kEH*oZo!p{;MdtmU8U z);{ODHN(v5`>gn6<<>;4YvOiE+Ev-y-U!g0-)3FFFB>o@k9gzC%>=!GGKMkG(dq3{U;AHc+nf z)9(WKB$Cgo^}7f1d~SVuMvDBtiRl=@=h!O!{2xD`AwuAF;InOfV?%#`W9g4yd;uDM zT;`$k*U!S4p6_wWGqTO^h%~4E_~n=W{Y8Apq&zLK++fUddU<-~3=v3$Qc$BT=jgJS zb>TarBYj)NY#%%0hhuKWh;>QpgV(v&V>M-YMr1*1#)!Fi3umV1 z`zO6dQ@|voofF9-<@GQ>vlEq_?&$%zRwaX&ytK0cD+oVX-%H* zhfJR5e=l#=yHu9P>n}5&=eqnRKHEKnLx-nvV)WVEjIO{r87QRL2P>qG(Fb!g3RbB; zF#CV9ho#4>4`aWLQJzs9Sm=SUjdU=|9ZltgK!2I#=ld__qXXaPm1pFy8@fK_x*^vm zZ%Dc!c%yq0#>w1_vSq0m`AF{TZ@%|K|J~v&%m|w8<@Ia!EzX&P$A@&Lpgj^Nb6s$~ zd!5W}ixXIYhBI}hNgZFiMb6C_;VTc{FY0k?mWOSUXg=`$qcyMRW>i=46G5@HLO2ym zrCxzK|Ep3nvdiNp0AK!rj@h<6H+g%k9*yVNGSmOPJl_MF>DkvN|M%kA`ouHGt1-tb zIMj}m*U`#Cx!HdP_7QRIGXB5L^S#Uw$eogY0JwxZKve&jWV-;?6{!crVwU{A&a z*U$UYC(CtjOwX|rkRF((eu|}^BJtznm$M}vxW3+xpDHFmO#FNt0Z3WCc=}Xvnv(CA z@^bu*2d>Ze;uB_Hd0}hLt`;E*4~Z&J%u*is@-nyuen72Nx25 z{+Z%Nh-Lox!|zkc`Y=Lc_Qsg^mXoquQ^}Q63L2b_4LsC&q<1b1`!L^7u%mBEO&Imrs)AiI1{L7T#n_ zf3nn%&x-g+@$kczepu?qXLZ=Zk68Kxzv9%re)jH3QIpe6TSSSmOL6m^5pX^`Fxol_bT+le0?IR3%>_{ zeHU8tMV5S#B|p=WpJ~aLTJoi`JX>N~OJip|ak0&mzdUD4{rIRo+tOcV=`XY7=UMXe zBwpM~o@ePVxAd1=@-JHQFIw^ymVAZGFFs#aSo#-P`WH$4^qAH~u``~yqT150w)Cql z{aQ=E*3z%F^y@ACdP~02lCQMnjh4L8l3#4eFSg{(mb}@Lw^;HPOWtP5+bnszC2zOn zotC`Ql3!}cFSX=dmb}Z7Ut!6wu;f=-@+&R*RhIlJOWtkCyDj;(mi$^vzRr@bv*g!V z^6M=521~xdlHX{_Z?xn$Tk@MN`7M_G7E8X-l5e!+w^{PrEcs?jzS)xBZpm-A zz8ycsnTs!@e5_(T{qI=%-?8+!Tk`Fq4y!8|yz*@K81>f`J1qSj;y9oF4oiQhrN2{t zJBdmj{!UB(F-!k3krnV%c#UzyW0wBomj2@+N8LMk_>WuqyDa@(qFCvdN&H=w{u7q| z6S41=W=j1hEdB3_FDg8*{l9Ca|E{I~q$Ph+elvwiUiqK2^mmJHAO3DDJ=fsHgDbvg z$-gJQuF`w>--|2b%oR^r`cDb2?qcxtpYj;>*A-7&`cI3Ol>S)gIFOsc70+1u&&WM| zsWSqH1GyPo%ntu}|2M&5+)r=3nh#*5oNGsQ zp#E};zs%yVw0Q1gt^?EGXz{mN{1%JXiX{1CNpj5?H$xA@r>e+hWjXB-ZGKloBhex1eNVet>E^kp)ANIYf9 zxyVunmgn~t@8EjK{PS^S;dw|%T_2f-`f}+XXaYNQsL zsZ2jZ>;kU?^LRzc@vuzpzxlS}Y5%hDJmC+P{!kb?mdC5#EHRFTPX*!?EBVtn&%#r@ z`Ih`Vi(jquS4jOi;>(tNvyxAi@-lIsCEuy!UU@6T4=wpGE&eY`pUs|y?|)}Q`BI!`;VU;>d8`BF zJr@74()Y&S3h|=ishcG(62GwY|Ll`jiwwLQWcfV(T2Z2SZ~WAYGkyF@(E(lurn%iG zZxlN%`Kvzp#o~}9=Zj}9dS6jh+=sXqA@(PYWL=9AwkzGKN>^2vL|e^~Or_~dts<7qflVE$9V$IG`> zoNvkh#V5a4+-1qX>yvL2Kept*^2xs`KDOk;hMW06ASQy>LAH;Q)2w8Phr|~xIrnS! zJOI57n-jV-4emY`mkjO&D!r!szMhF3sXYHPDM{!%o5)XCZ|GbLk8tdE56{@D=7yG4 zosD9Z=a3cq%)0b%S6{w{BP_O;R*qoG+qu1=t^q!(^+FaPj_2{JKyBCuSjuCt%0G=B z%JHU<*%*=pE@#qZ5@pu@ZS=0A%UlyYWjkVfUlX>Y0hOfxZs+A~+GSe0%1H<%6mjQx z>Acl(P$ zU&>vQy@Z2)_gwC=jnB5%t!@(}ZI=tRmACI(?kas%OKWG-%F8_`aKl+qmOy=l61(r$ zVcEcC@JQB;+QdEeJ38XYVorO$()rL0cVsj5nl>x#Wj^rshL(oQEDhCYu`hb6QXScC z^6z!Clp}#_qN12|35JRqWjUFchOC#Mn<@Xrdnrk}I z=Bqtt>dP^|J(p^K&zoN7vHiN`Zr)xO#NzZf7Eq4WH7!`>!o9Y=Dz)kbDS9+$cW7N_ z`foP1UW$b(*tV* znp*YbRT;Ilx2%%6HMd@dg0wf))HXG9;>L29i=AW(dX=whZEx@zDE@^@)`eZ7no+9g z`ok|t7&tpsyfMwqdKxGLds=6js6$q+RK?RuvSiw;U0}O(SYe~>IynhqKI5@9 zNwKofvc$x4NXOj76T9L23&lPgbj`|VTe9KLbl_?Sufx3AcBEAihF+`+G4pE~2perM zJ;qzhR#5+evGMe^Yjg)0TG|(!Lpo7(d~_Mh)N~gaQBrT<5(rZ>-t|(?S|_2>#+9(d z2TR);)uJ3dt>WvzG_;ISBTqJ-oQr0?WNb|>7h+Ks&q7}8xbl$80AYe-7LLn7B+S62 z3Nm`&iZN+AIZYGIDw%1#C4CTP$!V30bsxHhp6N3sajYXPvO4mj42{k^24<}4WR}NU z!og*Jrm|dJsMI`f_`%k=`F!OygfB8)5p5?1tbWnyoR(5@I_(l==c&f z4ZzreR|q*;*pu-DMk%p(pb`wa`jW8z%ZQoYFEiGYnWZw58!B-emd{j*x5_}t;HeB~ zox7dfQ1RpF6;ZM7V9HpeU)Q$~&CJOs@TZBd#4;1aW8>Ov?*WUxbfSd9Bc|1hM2~== zRpL0T{Geq>D2%7I*Fwho(v}QZ9b+q~SsA+vTV1zC+0Uv0OLu7F?DPXNkdtA6)_|p| zx~-0;`T6h@ry98MCpHuZhz1}G&`8vBgDJ^I86X^xhg9SE^DQ}4>nU}M4JMBd587rQ zLVSEA5XI9aUYV}*O)QP4);;N8c&}3@mc~=Z8Ygk`LB#R&oH4#S>*edZ0D~&TG2~_H z$S6lpiQ^2&3U>*E7Q=T3F(9Sfrog|Zeo&+Yy74lxh%l=72LzV4E@5%><2aZk=U7+dM5;eC;Q+yT0* zOe`|4t6Ryp(S(U_3OrwIY{JWD=;Ova^4(Y}Xg2u3e|gWYQ{m_!`H#GJ5&YIxi1IuK z&+(8h*OBQ{^F5xlfbtJK|L(xwytOrf!`^;@%!m1YHe2_oa--^W$Ztz~eiDRJ<4)O?rwWN=RpU=}6Bb zf2xDGKptI5TIzV^o$ZJ#$j@=`Rsi%gM{FcTJ8mW|QTg z(;e|DDE7+{y`*sLf0GpBaW5$<9RN+8r`kKJ#^=e7{Pt1m8LHnFsD4mkl{W-2u;mucg_;?k^aVqK+Vmg#Z=DW!8+DYfLRJGSx7&Hju&T-_sFP3)% z)8T!poF_xQa*aFJqXFdif~kndCv`I7B-VCl&f~9IjB~>q1pO402h&VQPFK zoh)yaDi3&uaWx*#evvqsPjb9~UJQ9^o$9}ON8C#u`8@*4alD;$k`RxRraR(EQjEVK zXzEIZhj9`iU#rG7#!Du7;9zQt)JDuhP^K>+1+E--t5iGc^eB&<2PjV`)1iIg(lQ^}4i|gC#OF;J($TKWCxu;E zPKx$wSA4hPwWDv(0_U%areKJW&mzVAl=kVc@az)`3z4)($V$-u zO(umMllBP?6qwr5p2_ya$I!Bg+a9MG$)kahsvSo=-nT(P<+njWN1?!hY)9mfj`HS90P#iSf2!;%c&>p9yd~f*0Sf*s z(l@;8EBQL|ecpAB{2KDF3DHdo{(90M2|3Tn-$DKrA+Ph~A140;A)ZkB^x6x&y!dZiF^6hDvja@-Fo{tKj+3Q?H6A?QO${BF`3A#PIqZKNxN z_=e)Qk?s)UJBojT^jktar}&pi&llni#s7@-JkO_)^kWt8plt)^V0@Ay-{TY=OS)Ky z6BQpOg;6<0@nxiE2vMo{vq>w2xKQ!+q~$`iDxSWFfin1KQ z*sqPGuxndLHz|7!JNN*3*vIXpccA{Hu&2+G!p^=-3j5njdJpPPdLQafdcU&Um^TN> zKZyF1!u|`|wMS8ZQd}=GNipBDNgop;M2hQ70V%FO(thto{mDOt`jg^1HlGyNx22@d zq5h=LqyD5XqW+{Wq5h;lK>bNyLH$X8g!+@dhWeBCq5h_;TU>-U8iD9+i7s(I-hUzn)g~SyIfi7ZiP& z6!Yy>MSDq?;=9<2?j=3P^DQUcPagB|T}9s`#eDp&q6bOQScetuC&m2ytD=JAvU7$0`V}6$^T1MK5 z{#SH9DdzhkMVFFd-Y-*hIq8+?e?_ZFVF&6JZ6v)0{jX>n>00!^qFtox)qNajH+gjW zIz=~-!d~30=tff5jm?T~A%*?uQFJTmCiK6e50Jv1Jfi4!QrMNp6@8Kv_T_0spCyHz zc|p;aNnvkZRkW8BcIQn+_mbX&{#SHA>3!&bMc*U6AN{ZBK~mVI!;1EkK8XHTRB+zI zP6ZWBA$?TcXM$#uhuz}0f=IJTVZX*I8X|oR{jX>NDeT!~MI)rJYts~+NecT`s%RN0 z>|BMS^GRXv7Ad-v6n0PEw}LJw{~Y>X(Q4A?(f^7zlD>%kSG0{3cCk~@F47;M{}t^f zg`Hfd=mydsq5l=#ND8~TS`RXMct8dy6z*i1nlexW6Waz56fHh`P>9#r+iX zgI%j5ovG>zJ9Zm+*suFZ%Y^tIX*t#ukX8u6FH+Gy9VCTa!d}?Y9*rPf3g2hab1;ud zVRyLJhW2I^DeO!aDeTJ&q&4ckw+`bc2p)Fi%cQUyx01qc+)KI|*H2Q|2YElq`(v~b z?LvqY_FyR~>_7u4=6@F{=KWVmuMy%w(zUp6C0&npA;rA@6)EQPVN%TFq-0Rc-;t!7 za9>J_`6}<GMLoMEWA`M@U~1;y0ui-yf4=T&JagVmyx}#W*e^#o(Gl`i2loNHJckNij|_^l<%E z&wtQnlNFDlCC6*2;>$=eZkH*3IVr|3x=^M^*9l(dH!FS%X|}p90)M-VSJy4@?~xCw z>k@c@{~YHbQta}~<2fuB$L8On}6RsbCewdFYOTKpR_aJrJcb%e1Ur4Una$Td{gmzNii?` z75`V#8i8+cc>4LIb!cD3myxbS`4rzsig~+E@f%1ne>W>${%*!RenIgslVULJQ~Z8X z%_InVjkLGoNPC$Ia8Urvg7->mpHQq2E#ir+wb4cbHT+ez2r z{z&oflCFncQ~Y7l4FU!M6!`^7VJ9*bKY|qYLfRk5^U1?*M3j6Q=_Vn{6kkCKJ0k5A z^p}x`J*igmdQ#YxHpO?6!oGAXejO?7%tpm;CWXD(s`zcB_uzg~@sE?<2fL&A7fA2N z?-RwpN%}2}U&S9Jg{B`^_)KM|#wtEU3VStK@exwktqR4@Cw&a#S@FwB zVaMtf-$)93)~Wa|QrIgZzP3172%G{S9jLbf_Aohv{9dRHgt80aD7c@jR<2kfC$4IJj}>& zLXXtAIN<_{xY&CcP5(>j8>s#4;|l&|1m;$~aUJuGHk}&j-N22sZ4H?P3S{nAn^4DE za1qy$OBbY{uoagew?qpxye9L?JDBIYsWZ?IdC*j`4l!CIL8%5JN)POKb-d&WBR%&Y z?nP~@4@6b2(6-_r(b@-c0I+tBwsB-pVlKr;8G~kvw0w?4u_OZ>p%a$N@Ui}kDPlRq zot6hqg~Zi3dJ4n4*>hhS(8`8}a@`o9A{#vJ_H5UCfCKa(3IlLsZq4xo@hNXDqKc~+ zO(7@s5lbyK2C2E{sz#$>dNvQ9k=7be4+%ssq_`V%LX-h+%L%o#19L*5=bX&_<&PkS z@3JlR{EvMu%eIO)t>ouByp6sSD(Km2dn_kZwtSNl>d@sV=5(A;gN{Z=))@5jFbVOP zqtA`_Gik+rf)lEFFTXaW zaZJ4kJKWyNAB^lD^{png09y-;Ur3m&o^q^FInlf*^JZ_5RY?5BS{yD;oFsndFo@cK zZ@KW-Ph1zjbn6>x*Q|nNh5NKRuc@tVZ@AR6F`l%hy{2VVgR&1^)W8^2xj{pq%pzRZ zx|&OSO`w(SHCXT(o_qGjDaein((oS4AT_V1dr2X$iZLg;qjIX zwjN~+C*r^(*Q4s;5$1q=%Mhmn9%ISC=d?p{lt~WH!5TdLUhvf6!TgrsFzbOwaMI@w zLl%;?Q__MCHSK0le8K8V`@Ue0Ya}7eO5H@R&P>hetdbfeIS$Gz)L+ zDsODFz9VsHygCby&!060A@z8^-qPdq=|p zx_ob2c=-_QQ&=P#?=1^&8}J^0oOqm18jlr%YRnFaBq7Fu*Fo3!uNK~-Mj=8_A|CZM z-f!8bbEcDF!HUm%hZwSg7Z;FLi4ZM5}ru4`bT6o)x^5rVM6wu`s9-otQ z{^$U)49hIM7l4-u3G2)Jb@^H?yxV}6D-pau8t)Pd?@a@5qJhWvGG>49xjggILF28n z@ZJR;>&NmH;LzpUYT-QzyhQet@1M>7_$}~43U88u_lAYX_X2De9dub=v+&ZJ;_b(4 zi!NUZ=7U+^cY#OysDs7}LeDJUSm5dUhM}zS_#WBB<9mukc+)Jrd;>3H;9YFt@qI@k zyp(lh4(QM>I z8F2Q9pM1FzP=`?-b3y+L&yp%$CJ^t&?a z+X+0~e)R^P-kTTdGGq^e_csggN&|1Dffs>&H^!D-oncV9@|9+J)WTb13$Mq(YccTjUd9@u z1bB)1mws+$`)xDu+6=tkS>>BC2p;|9OuR=7Jh&;v>N^sRW%lo^LGZGmXW~6>;B^{! z^DMkMgW%1z@SZmCE;aC4EWC2y>9&MgtUoTc@Ln+Rx(qzMceBQr54=Rbw>DaMuL4io zmn#gsT~_(d174#3-C^PFGs<_Rf%jh)-WP$V%L=tvegDJ4d)L6b%D@|gPBZ(rdXVxR z4?VMge{0}%8+aF3c=dyn?+X^*VFT}41MgZ3?_%I3>W`}|yuSiZ_s2Q|Z<~eJ1-wN4 zvDLy$hi@O6R9-)>Gw|NB@U9#Lug}68Vc=~r@EqK)nElZ`2;Sc;ys-w}jRszUg|}`H zynN^ZQk3Cf$T#qA2G2HP{m-`WHVlGyriC}zz`Mo3yVAnrUe$^EqszjZX5ei!@V;f? zZ5#yeJ`1nZz`M=Bd(*<(JP2N|g;!zVZ8q>+++UdeyJZl(Pc6Jf2Hx!kUZI88GYH;^ z&@=mYnSr;(z^k+Hwhn?#l7G9@;x7EONk>2dz?StTbYT;dJ;N5HBaqo8%@9{zKPDH%fzv~RV zZ3f;V3-8H6@Oa%b@oqNozG>jCw(y=F1h2`$+ic)HVBpYUXOwI zkb(CY^k}#6_(z6U!JGC)pa0-9>b;jhkNu;AJ|A|>zEpq@VO zPoSqUOuP}exnTU!#!HE%*E`6#TB`K)xP23PiGJ@lS$YSdH-ZIILD%D7EWMzrm#w!^ z>G4@ELpt<^d8hI(>&WAIOK%MH5ETnr?|n<}B3DK?6kZ3*q4GS&G45Q!h8&L=5%kVE&`QH5( zZ_NkG_ahv-e78UkbEu7J7`mqmak6(R|LXdZ8r>wGgkCo$2;U!%hmd%gI5<}HoW!Y^ ziHCF@7z;XRykikz>P=gVwQ4Af4qDIi|M0dI54TPU6;CgjIc@sX8IftBP;n$uZ2X-u z192x$pN78-)u~s{TNHI1jl?!Ah>b($vt^{rEoqu01$drbC=Tvwe`3^<(Th%PbPpZl zI0uJ0%lh*|%ldONuYEsIe(n2?a1RX)1P%@hbie;x@v{EhrR(2+Yr-|}CnZ<(=T#4z z>OwNB8u5{}@2_>&LcgtSNM-l?*OYa?pVa2QA058DtfD_x)IM<#t4O?%UsUn4wp}9k zxHC6yA0GYr>A~oP(GQj%x9{htF9wcNk~!&cU;7io7KpsFP?ih(^F(>sT%0*mGYkLJ zSNlZf_O@q6^g9<^QkF7d_(5mblK0PXv-fnAIkP|Nd;5Uc6I%P^@0e4^uB2#swEcqT)~9HFVL?#d(bnm#6gxbB_7I5zK8ub!c~-bGJugZIiN#a+zMZm7*YJ zPj)m=nO!YHZD*+FL%jlz1am4-+EA3*!5oh|cP=@6MTeNU^OHaR$^GQG3EwVXaxmzG zqNzWZTDd~$kz>hyX=fZbAo2Bt0+WNGP`t zjB}4a*2#oD#{Pq+jdC+)rJb5|tdo^omVJBqC<%Lp)PT}PuOFJyAsw69k7FmV^t&O1D)@x73u<;qR@ns(~uwfbWWrE{_VYx@- zU!t+ksY5eXhC}1wRE91^b^Pba=T?k@fH)sW0q2v9V+8Ce$0Nr^c*^S9hWet`jw$%2 z0X#T6rYxI#_8Ie*RefQ>>GLY4n17pEIvd(sYMO=GfK=J@I^v*q(F+1@UM;&a#x0P7oAz?UKV!KL%ApB&K^I-J!W}x(G;Y^#KoTz`NzFH zJjOjX>`VT&fRnQbE8^oNxhvpIyy$|w+^Rsb5xX0DGXeo4W^ce5-ssbLCxD`4hTJy% z4bNVTES=(}B{U;EHC!Aji4>n4DJh;FDp0^Dg)V@P z8AY{ln5=6I!LhQbqp7teR5ES)^x~2WLq+%^&YIaM8de+@t)2$HvvJMpTF{kMrLzW*vht0(W>H5(UOi(QAcO}>{TsmP@tlf_`pI3zN%8> zeI99c1W_%mMGakb4Q-vs8QSDo^UkIgFe}%z)KO3b2Ux8@=T?(n)6&tjss$Cna*cKm z0AEdM=xiuzS<~EH)YdAe0Hh6dmoS6Y)lHp6(%DnXd{aYyyN2!THTGo<&CO^G`F$BQ zQ+?}dzc&4+6UB3YBpes?$ktBMG8^+gt7=V0Lsfml%9=IJaIPOv2ov;k*Z_>7x&|zj zlAojr*I_HF(@&ojD&Tlo*4orLKqvNd1`EgmbSOnq03s^J3=#xIFgFKR9v*C z4PDT1(*JmT!T#VUocI(0yC+_mfgfPz?>^elxfvtYC9Mx$=UyL>J2!?9rvq*4+>Fe1 z!S(KSke;5g^n%ok%(-bM2JPjP!9`#KHFuLIMEGy}REhmm)!EF9xz;7?5hriyST<231XZ-OnJCX$aCvUq49H90Fd z0yiJWyV=etXS6fM85iUxg;p?Qg5uDprr7n&do0RTS3(`(`hEf6egM}s90frbB|^&4aQ#t%WM zpK9r+O8q#7zJhxIE=F2h#<+CBn^=}Ff+GN)k9`2>LSOiP|=mB*jE zi(OOwF7$mDrmoIj=U_4 z7w#WQIa`9geU{>B7qam0Y6?}5<+Q9bzJw?*_X(~*`SpI0d0jA3KnTJQC!Z|AeemMrO4AvbQe@rdpXxl_=;g%BtOen+teM@ptTxsk@RII zSK9H?>5G+3NyNdvi>AK#=h?WxIIrIWIYLyUk4R}7QfFcxJ@Q~^3j_Jyvlmj%;8Z-o z36Y-S=`)@-K7h%>TkTX#L-sX!jvLBpX{b-0>G?d8w3KwVkiRdOZobl6s^lONN75nQ zuN>~``ph_Z8jOT|c9*@1S?}e8i>0%YXj1-Bg6ff%! z9NHt|b&;Y{c#I_Z8%U4weAGxEQT%Qte@;<8t7H1tNb&IMKNaOXWBEQ*^24O~k;)4k z_0t?sT%7ofGjP1BFA9$$NIlLs;)O_&Ke|em50Ek)x=^MoBSpQ~uB^F^%a-j=lzA_)gPgdzXP$6^gDTMgBLFBHtHDkq_+>@v+6T#GkC%30r4NJh=}NaAZADIN4snk>$i6Sx(@| z{J_infZIiU@K=%of1~0zlcFAvD1JLB%Kw7mUnWI8-cn_B|QQB*qsv`ZP=% z5?AqA2E#ZFqVX9(?7MoOp&bNvfEgP^FJ{mNkssBx$(4q_X7Q~3z@w&l`K%5R5ZxbR+yx$t-jlGh(LvW2pEvN~jRhWxD9cBx@n%?f z+}m@x1_RaQE3xn<18=6n%QEn|mp#kv;$SEPfG!hxeSU2My)r7Op!M#C9{wK{?@lP0 z?N@KKAD^-6`hMHOs~Dtw+?&tLcRuu3FCBFGxR;-qZ?nS?(dX1#2LQ8wwQMN#eDy%5&WAqp z#jR{C-;jm34|t7`>!9)Y`oqL~9C+KIM7$6VU5^qAuLAcGU(+Da)2CqzuO9acWsnmu z7l+21qwpe#V|W|J=SPUsfp|RltpZZ5_e~VG8@vu$?>wcanSTmr^m*H&anf2X< z@^vGg<(r5@mydg;qN~~vCBsr)IPpI$zUWQUP~)|)Z|4`YpRw0E|}c%AF1e};FqUO{8;Y|~%~KhHDl&;Q_( zKi%ZcEqHeM&xhQ9??dkY?Weu}sLwq)?{si|9y^?Ky!(jrS0W0m@O^I;KhfWT?{otXw!KBH<_da;&WW)^H{mgp@*S_8_Hts$oT7z$h z!aw)!KGa?H$Jc`&3>`6|df$Nu57j{b1L%Jt`0E4I7E^xR#}tR=xo?ZYU-mvXZ{ObZ zPli?;IPmJLucqH|#~q_Ob{!YZ-0gX&BzF~so!-Lm@IJU(L~hvW-ir}6L$_uNX-TCeTk^j2`Lw1Qxj?{6tU)Ue~1pT}V+sWsqE^sy{Nxzen z-GS*&et|sCi$1s0dB{6=wn&ebJ#4LmyGAWpzdb3M5uMq1d86})`@+l{c3%mbJ1*aS=ja>DpWM^8bH!-q;ZYU2(TKzqc~j5bzcXq3!DpOPf{*-Q z=c?>opBy|aJ{fUtWcrZ)^c54L`wv8-A0CiBQ;@mqn4i_{XxdSf@0{xNJC#4*Syt}k zv!0=fXLn{kBl7zXq(}b@?Ss3HN4b)t$HdAtwD6QGa@q>^3`L2O6O_lRo5v!#F_p310sYr#lf~1UAcaH5N**Kbq{4`WH+AQ zI4A1N|GQ(6&7YUD2itFN$2|M$ebGnzMfaF~=ajGX zi^zrZw(R*zzY|$9>_#w+o3=jb4rG{n6pI`{H%9H z^ffgeSiT`2Zk#kMIyRad&Bn;^a!D@y%id=`Ja9#3^!N`mzsS_xDCG^Z7J+D5v@E(n zo};8`??*-Mq)O`C5bc(+sr_lvr!4J|la>|@K(|cBSABfbAA8CVydHRX)Tm?oQ%Zw{ z!M9UC2#Vb3A9g#_&xuAt_kEBWczx&Q@|?XQ&w)lk^wg-6TP#!08(TQ)sq#mE7S8+K z&Z*1JinfiKT)|xT@7#7E6E%0H{(R@qLVQkV_SHv^ zSk^ngEK*!Db=ve9C(k^krnV06*&|&7b47*Nsr-}(FAKOhI6uJO^jWxOT#6HYO`<69 z9Yi|Z&BXhbk<$~{!9h`5^(cQc~gi^wCnmJz&YJ3T`RsKJLu@+(nJ&pc$1!apn=gL8ox z`VeT~ZO0ut654_9J9sIb$V1I?J%fiDuIsjYnRM|A#@x&N-fT&RcNl(v!ck3mv&Fs8 z=&_c_u`I<%ir;8MO&>S;1{Fm|@CF0Vw(t)^xkqG^@l@aSG^=>s5bPTU&0p!UvD+4o z3IQts>e#GJ^)PWt%PFRZLJRPa%|3*3Q#lQ`C-wpf!!ei|-{ZMRbscT+S z-w?Yi$L*H%ZS(HF)^s*CH+42Obc7qd-{Z=a?Z?6?8Cx>J9UgL5FU)n154lYX>Hjqa zUY;Osw;R52(NvrqzB1&V04e>zoaE*B>xPrd-PAB#)eZ;3i=@hO_>xIEF(9AjbDO){ zaY7Sh9?fCtWR@IGE*YOQZo>Ifb0g#CxbTkG{k^L~IKR^gm4Nxrt3p$J zUV8Ay%P*Wd=L>E|$XyfimAo$ivry_z4=-^S$c9f|o;-~?(LZq5weFYjH{^~ios*N} z)`#X+ ze7 zp6jkE9T!=YS5}D9xM^Yc((v@zkxHMF<9C8i_^gOKhdtxCWu?>5CvF-VF6?HMy6qt} z;=K^L=d{T+* zgVi;ib&XZn1+l4RmA94jW$;6+t7)&tcCMZD78R=+S{mA$>aY8RP_&iUFfJ>h~qO~;D);2c?cwW{wt!nBd>OUU=75%-B zfXq&_`p0Wv)thW}_B2Nb8ea_u@tF*==X|W)j+M({voy<|O>XFHY-q1)>1?ervd|?n zqP(Fbq+=;d;gv@{eW~fFYid%Zm1D9FF0&jI|JzTwy!S_@Ph-fqGV`ijo-uaakoC#e zC0!rf;NC#bLm^BZUg-_L!3ym+I0ErH@J0>3kGDAUGJ@GU5|no#F~7xgGt%=78ShMd z{*>hz1vRM|Bj)11$HeBHN_j@gI+n~#&$|yh{e^?1hkv9@Ki0^fcRs%K;7xqq`}*W4 z-$e@F#NnM%c}DiyWWzJ`Xz~K2(P1l2$}=MChOSS!Zpih?8%z zK7ig`SVGJ|^KNVD|Qq<;Lp6b7gfTxk38{hW(coc@?$60bUjVJvn-oQo%V zetkaSiw74^0sV6GsUXvju;e3Tew=S!FlQI_M_T%P!x<0st@P(-&Tyt5ZOKQ={CZ*# zSU70}7hctVys=XMa7@RXJ;di5!+3DT_&9?z*JrKB=U8%%u6Up?rWsr@!DNyCM2kPk z;tOSYY4f~Lq)#Muh0W7K#DgoQ$Q(KTXOh_I zH3Le%8VB{+$5|M^Uk25I@>(2})0SqT^{-VtZDFiGJTum zN62s7lV{DcFn<0MG|p#BUpYj{!2CbPLHSl3SsX89RG{2j+2%!%&#~m(t5*lgXIcCi z7QYNUqxx}VVZ7B_a{bOk-Uh(2b>O`PTw3Fi>e7Fd+t9kzZA^o;B)+>*>&6Ctopo)O z`!tOERo@NeXSg#?bPFTzhf$CgeGj6~SwJs=eY?`xx~5rFRmoKVRVz#CW9LoAd40#4 z+L)kzwUMH}r0I$QH%7>n6_vA%-;(5;E7Ek*S>7X|)KiswruQr>fB{%a`E2FaTB!68 z$+^JzYR~`%UMhK{=a>&*iqc9DSJHWLIjtS_WIQOZz0})4dWP}~MZOcs&-coax;*6+1a=d^aI?z>4uPNqycEHfg@8SQC=sy6d%{H%uYsTq z1luUuf|Qnkv_y^It;I|22Cz-I=n7g8YTXEWmW$-~ede5#oJ7>x|NHsBeSbeEnSGvT z=9y=nxzCw1GsmU%Wt6`qL?hqHP<$30+H^?uwM`GmhbSJ8Q-}R^$n`;Zs;9)y^+JA( zAsWz65c-eTA=eY>K$YU@;riP3{k4ExZ=~x+@&^nOMEvt~$kXA_>px&Ixg)(xbyz|W z%HFNRQi4eT3LTacL_R#M!%Bk4k2N~1CWw4luft~vB3<36oG3j6k)G)Uk&cA~p*QWF zB7JFZ8tEG^0z$t51fkzzg3#-C1fdVz<4k(+@Ao49Dh*5a)(|!b^n(LLcfqs?}6)?F)$i#vs@p{%gZw zyB7_Du-e{VBRkuM$acPq43O=foge=7Z<9c%_KlKn&dni++x%$~b5?ZB(r@Ez&$M=~ zAHGY{agQjPSO7ueH;6R28OBKOpWtAY zceg3M=)T+JeG1$x@1G#%8NzfvB0qsO%Ufa6kDjoN^iuwt<l4}8?!umeM)(67$dz`cjBY(S{EBkfJQz~?iBBOQ@lNOJ}S4uPVy9tn^eaQW5heZ zle}k4^5{w5NXK2B0AwIHScH&zIK57?+G5DM)7{U#C#y#ns`6laphWmYxM{^Ft7^nJ*NAoe{To_G~_9r;=Lc8Px(do=5>m<2!&MwK8kk$tP$^Bo#b^v<=uD@ zdAE0x_Yved^>kcrlJ`g_d4GVsUz-ZVNJm8{c@`9YG31bbgG}<)>hj2)%#DeRy$?6T zkUX-_bmAL@PNmdf(s_ulPUkbcUIHKWS%xv{=@#&r%WWz23xkRD$bdES?`7~Id89fw z8`1gvJNpX5;G=KH`w;5e_IQWT3DDf#Fa}C}oGDw`wS5_T7rGe6;L|2dbYY0LvGBY0 z6=r48ja_8EdtYG_$`+<=Utuy%i`sX@PVtlo>9HZ&bz@k;<0+>7WXAq7E9a3K$)9!b z8xMh68CZk|fG5fnMJGcOeI`sISL!pc@{%_HWW9z1}Saaz2F5P~G# zY)Cj6v-|y^MfPL*{h!#!psxY(661RlkilF%DNAro^?HZ-@R%pGz0Q7s{jUo$t_q=A_QPiTMc?~PtEmup5&ZAJmgMVz=J%2`w=oR00^^;X*_~R2 z;r`$HuB(fY2o5cLf3~yDt-S{zC)&^7kw1p>W6Gi%4ALe;_mUX-LH(})n)>N>qji`D zP4B+UhTd(N4c$XxHgvCu+0Z>AW<&RcP<-vKhBg`(y?ZhndRJvO#yuaTJC$*F^u$<_ zZ8IcyY8$1+L(fHqA^%%oDLmDM?#RDVK*Mmo+Uq*H3M}qpDZkwbU+=^QtU34;_580n z>ukkEbC%-fp_@6Y?zVX8q9tZ}Ucpi`Nqwo&yJ>Op0D6CiH83a`k9is8Zan5S-3g{J z<^-g*EAEf+mCBuHDs>U_1}Ys|tD-z7h-E4cA&QA`bP%H94D$ldscg$65Yw9P8$1FsUvZt$Y}8voWSyRL;a_%*Q(OksleFCsP@I z7ax^Z=Xj|-8iwiv87g1%9Q8O9b;9jZSmGf|@lA#`%bNk(JcBXh$#6Hzv&Cw4lH^ey z81m)YDMXd{h4+wf&3oZN{omk`|;VeSQOj@N;B^WjGElDiS_qri2sy%xeRN zUu`G8e}GPfHH^Wx9uDSs6~s$zhvKC+X2iQ4xDf^@qcsZRGmPQ)dpMZol|r5qZX}QT z7DL_}z>P3K*+38v5~3T!?-kHyd9|kUpuWP8*9e@#P`x3u6~vo{5YU8@J)}c}?+#SN zQn(q$;QIs)rr_*6`1}SFAjM1OV_36(TTSWh2|q)>FM&fuF#tDX;BkdP02*--G};t- zF9ly1j+EDANgkz};xyV2P&iviaNP9dyuC`~SVJr&|{^BH&&UNf+zk`>~+|bjIm}+hGC@FP8rQx{U@0f^Z zCOWG%^^vX2W2@{bCscKn2i4<#T$^7`;%7Y)O6cTOp2E^kg&x9hgg<%Vd{pDel9)8DrIi(Ag z(rA2XT18G!EMsXOhdxm%>Jm8ThsO}N(~=g~IH+&JMhYuCE~Hw3!V*&Ys<15nDd-|M#qwu zd}nf<;GVe{9J?%Z>+&v=Yu{m;Lb9X~a|RdJE=GOQrLfd5LYB5?a@&r$ytv6ViYIbk zPE|nUPv*`#=4?1_^OHmal1#cdKOdM+Re=@^<=2H!Qwp6(@pXsJCY_RO}XyQC+Mca;; zyyeGnL!E5ZQkdEkx!rzmHdkiH_N{wd3NKGbeW5Jrd6A`^N95&l18zOLdJ)47Yd01C zZ2r8l1C}`XWoPqmnKPG&n{LO2pc+~G!X3QJ?N8`>@$UqR zOfHg}T!Nw?#-S?}#&RznZoOqJ1Pj07z34}TuBXik*0cC2hpmQo;YxT4XNZNg5!NTZOe}vRhbi14=~;4kjvV~l zq035g_?6H_A#$aF$v@!T^h*Psuzm&P+v$f4cUs1}TnbuPBy^jkIrH^$VSV=>>ugjM z!g@R3Sz&~F7*5~g*i-uz+c@oXk(;}%36R!3hAzd9F~|X#>C_d9S%g`q!1%@{jJo*##{*}OUz9%PrHBQB{pf*eH2KNes`Z! zN?3~1ECbzHeSLIRNs@ddSK@bY^TRK6B1xiiF%yOaa6xxJ=^(?=An#zW6o1q2hffKN z&2aS_EA6^>$d#_VyuLoKd)!stVY3iOl$Hxaq>M3_Pm$iacSu&+P|wgl{oUSS((}UP z>3Lr1XHKd67(A6@EY#O$pA!UU|EXEyXS#pl&hkhzoE?162tu#%zN`*zl_Dk)ag&F- zq}!cWOL0S79Zq1a#69aN&f9QEXuzN>oTch;ChBj3aLGugZ=jSg`O2U6yUYdSmWpuC zdiNpHO&yO<{Ter&FLBv=b||F=oFMv1Am8QdlbP;vd)N zUmlYSy_eSi^HWHjN(>#JRvAmM06Bm5Lh2E*Q2F!uwCxHd-tJ&7 z%eJbAE_Ci~#x1j*MDyB0mnq)1q~p0IEh_z-ogR;I>dw?MsKU%ET++G0kn=6`=g(V0 zlgDrH*Qb>oTN(w_CZ_-U2c&2n#{3?FXv5Ip+Q%ROX^_?5KTM8)_w_Cehm{7K{AutF zbm{-~vpnOv%$Tel(cv>fBZ!~NvoE)3H@kOOji-Uz7~F}U25{ruhm#z1LlX|T)1C2G z#lQPn7Zyke5HJRQVx!5(`1ZT$nUfrKLlcw^=bUo8q)zYBv%|#X+Ri-Vx_EJcJU^>t zj)x{UbO%0knLzLP&HB?sN7u81ZkoI0QDIz{kdW8K^56Piht}NNjfK~X_PS!>r&3V- z+FH2j4GD#z_dFfL$FK=-Cw{6^bRWIh(0iVa{5CcR48%`$OoTtx%UW2?X#CF@r0!4a zVw%zX&l;rePitR>zkv~y@Zi%i{&@BP+=<-}E5e`R9|NnIcmv^(-YazspUC;!>qC3a zQ2=`H)RDgn=cl@%8DrY4QS@G_Bfp*V8`$NCYj44oi$@j_ce;nRCVO< z!}*;$cgJ3gICJSz)wrG`_h@K_PEKtAL9?Nz|hRW-;W&IjKrL6I3eGC zCd<=_e?TXCU?;l0q{&0-u!E22!Cc?=S}>$j_|7!#xM?>MTJfJjQhleAruUSzW^EXf zo7mQNwAz;5i4Jt4X`i@ZDEzIR=%06@@99LZ=tMu{E|P<*t3#V|x0``W1H zbw_(W0)JwmoTcvtoaw~h1rLAZL}LkkFQ7kY!;rkZPBh(NN&LC6-I0s5FVZl?zg+jf z7C4J#V;+2@`3d(#3+n|~jc0opJmj~-qPL$rAk z)jrGb^vbyNJc>VST>Ke;<}}~^yz#XOcc)oa`*exqY4=}uVlf_QX493}9a2Hlv2S`N z;xD9^%)e#c>^V#Bz~_|~FS=zBW`py8jtQhL9PVcz z*S64zW;TulEV`xW4w^3Bf{!lITYE!z+tjynCVc(Tjxw`tf@*~C;K)Bk)Rstna@rQv z;`u)-Ttd%ydIg{_4z)j<>ECKFms8tvMq7ThPraAiQjEhIOK&o(-IkWGPvemTlo5K& z7Y$@~h$$TNOQvJDU%nY{^;DE8dEabpNNg1RQf!Zem;LOeVhyZAexehL4ewn zI1$T$fS1YI;;{KV-JNi!^KvT)<}voD4lQW3bgs@p@G7)#ogP8(YMj?1h)p4P>hMv5 z`RE^X`Yj!X0mYGeywkK1FCLu-^=I+Z^>ag+T7ORG(P+kU8HQyVnd7h1`W14gbi^Y( zg(I5AJ>sK&=Q4Cw)L+K`Sle40KZEhJy76$Qxdic3eCD0AU@I;N#ybhLClR>tno;Y!_|_OsKu zvs!|eVehmKseHuIdi_T@M9uk}1d$)S9w9!e52P20oa^f+2symIxb*Tyx@M3&@-;{h z`JfOSti9Z(av?)j6E75e>-oLAt2k@pFAT-*_Ez z{hW~mNK2qL|A>#&p{(!D~5 ze3IZ^juM^b=M$+O zeV_A(o%U+AjguFdZnU44GYup(DA8bAU@XRdBbPpx=)5lZjr{Esrf+1?rvu;UZ%hm> z&d@%Rcb@!RoF6IGXAc+mZC!{TQQmfYKZc8F}%_@GXH1#oJl_uN{y4ui6txeV$<~ zI)bjG!=9|#WUWv1!JT->+F);lMVHgIvPJzOSlf)KV>1BJZ8N`4?*tQtCwVls8uFF_ zH_Mv``Xh4C4e^n=7uGCqH{{WnL-I(jA&=%CW_k2Y4nN!sW61j*9L(~(=&PM@BYE+# zhP?NHo8^^59=iE9W5{cSi&DhSzayVrNYfHhP)OynB@gc@@Q^p z=+_Iv%<}d?p4Skj^ASn&DYLv{Q+i2HL!R789-U{LLIQMS=tt`yW_gv6N9myS(wxn`{W6@;8hjZ`einD4byoKI8mhrtU%V zattOw(w(evzR%#h3w(wQVmJ6+)zfS6-3KOfdo%bx(fKGWnO}hKMe@{*fqo1=bG~FF zGw9iq^4SARI#9a4=p=7CI;q}<5cnHtEHci(;mj7sGFD26ZVW#OeCBv-`?mL21Ho&= zo7_nruI1))$j6fj`Gy0SSJe%%^n_);E*_=*%AD|JH8caG5@#X7$hF7pF=Fo;xaHM=8GX;ER{mP+V z2=1ic5LhGsegZ!H7sH902rBcxvqw0!8~RC%VRfi9Dw?CM2aMhI-4+z9iEUPS!(jC{69_ z9G~5gg75{w=&?yJOn*Tr4U}5E#S>GJ?OM&S2(+@0NKN)GSaa7PVws5v?+T)g+VUHM zw1DV8;)jpGxXt|c`obofXT;EA12t0A4<_toF|>G+4NEEr zTbQK<{=za4OeUB0f5R`AL$fF@=aD}F<8r97n&n&xn#)mA2Vg`|4ZiW+dFe_x73h143GC=e>E5M&ZmG1i_}QLy)R^ITA(*AVaxEhBA{3 z6%H9A7Yv-T0o@*Rl7q>7A34RyU6DPB(Er(HH{3D1c+O(n^*yxh*6*R$PPzWyyS29c z8gbq$@MF5#vr(I{PFINUVS+1F!qwI{JNxwy40CnZS9OG88yIeH#wFH;PB(U*&7|wH zFTcqH^!gz{)0_i41;H)f&Y>A&hYrC0FKNtDFrLQk+Jf|`Fh-J{l5euqaNiKAhf_3P zeZ3xm#${e6-Qm34EhUV}llswx-0cD9I9<{ulRK#PM?tvMeVNc+@D|^Q*~Pf{hsc}op;5}vY);+2xDc!O3f^#FH`jl%af?K1LikRs zA2v^Y@6A(`gY=4Nww8gs{Cy+ZiY_bjYefg&|NX6ix{>bu5u zNz`}xbR3YVKcjs!mX*@|*gMlq5Ufz{b{UiH(x&otxb>&j(_JIw82Y|_KQ$i(7aGH^yJuX zXn%;=Nc=5Ky9?d1i|H+&A5;CI{RVgp;55}6x+9h#h9o}r(Yfc*zzsw324Kmb>PvUz z&vcz8y}Hv}!{`^aBhg>)4vo%HZ-1s{slT4>+}*X)dLPQuPv@HlBF=augvMZkRC;s= zAL&AC@-!zV$lpZ)_9hyGwu>O<1Qee9X-Y&8ZJt9)8{IWHQKxAhNAJLbI$WZ|SIq)@j(Dcrd!t->Z zAgMgapV~jka}q@SsRW^~m!Mwd$e&sVL8`?Bc|HO1@DvZZ13Gp8{yOCHAeZU}$>(w* ze;Cn#G!>p^~<*T$6{Xx_0z1576y$I*k21!2hL#<0;5e z6cw*;03GgsBbrb30bQ`fXFP6Fy)YZ{BXc<{)xGcHqk7OeUaFghG2->Z!OWKrn!*~! z;JX11X1=>Y%LWsm!FL^SR8!`MB~y;>%nnHX2DLd0Ea|@()-3N;&{X#gW5~M&4rY1P zkVoN39zjE1IdHSQ3!oEW4P(gL00-hT3_YF=HaQsRufSlAw-)gpha1IH7M}oH}2}1K@%9$8dHC)nilU!yedtx$gAth>zG2T zIG#Ijb5|q2;n*@M4qw)k8;%#_47$+Au}g4$d8}B!ze~7-DcxFHedLNzyLebE=Q!%5 zJVy{~M-#1W=a0wTA<3?K@eY=j2yW3OOmy@XP7ppM4)7#^`14mXke&&YwgLM$GAh3pn)kpo46AX7=k_2i(- zxRM;G0`XGDLesY`#nAamKStuOEyo}|osUWK6&h`;21#$Lz*=(1g{l=9(u54DNXF>K z4R-@-zW=|4?|}>vwT&$Q(FJDhPx^(o6yLUV$xu@*rg^Q2#QsfQ*{!@+kRB3*0fPoG zI`QX>89?X!w4;BP7=GrDPVreX@FQL(+L+LG&@RM;o*f+i#)KXnK7w`-4gY6aTH#MBkPlSpG1{MRu4d{e5}|C;nxm z#kUnNZ9CWYpR9!Z@cHxa`|T@pv9#?jz4(SqGb`;G(bh`LuKZ3nvx9N-)Wn>eQO;B< zoog2@D#D@vMT?#Iptp0v&2#6^n>T-+Gk@`-g8569ELyz8IU*y|>$@W3R$s<##k9Y5 zkaNV4tRX%pxq35w!=0(v1vDSuwHoA{1sOx<>oPJ%WMHKeTZ(aYz|RY5Q>Zg@*zn=L z%%AYNl6jq^ztNijQvYgN^Ozq0?w{V!PE>WAV^N2N;jGP2$7H6d12faqk(uev{6zn^ zu9?s{-fk?~_yGsXEBa1SCg89(24i-jInbI($M7Aya9T6z=#NQ<$5eO{E3_&Bb9EQyZW&9VY<|L;Q5FRJ*(`%uR%D z$ltuDqdRHUc`(7+k-3}s`rv`f_O#jMw{9-yGWb|d+v7WlEHus|=v<)9aq3;0_BMoj z=q_fa@6n@nI4qz?iAl!nNz|xOFXa!#&*eie zY6GO7lOULoRUGp8AfKlnkjIO7csT&xMtq3pw*(=-fgt3*OAzvo5`?@cL4=PJ01=MI z@6zK(_%Y-U+D{O2rs#A&LCCvNr-K9`w@9ap2}1teI$cT-@jR^4l>`yr_gYhH+rMkB zi(hZO?JH*;`OpL}?q%G{cv1P^(FiXt@oSrP&6*f3>f%A$+ZNxa`mOyCm+*gS$?v~v zUnsRv!%({E%YFP7f-JISLpKO_HW>@nn#FtfZD zzCqskPVy>E@~Hd_dGt<%;xX2(cI$os+!*N%==s;=Q_)yq|!kG0ZR^xe0dS+YCD2U;;GwZUkbEHyefEhrbKfyymwAd`1{}v2!5& zgy_cbTLi=`uLSan!Q+B;z#92S=Z%aoBw{owFs&;Z#z4z}nB^UZJZhINSem&S^61)3z>!?KeFpP@jZ_*tkhuAd5CY5&S!WHL*=77Z5X3`p9P;;KPSdGBfT_p zHuU=g_@EMbaq|x3(VWCE6ek&iCbgLbb0Yd?m>cf>VM(4Hmf|$(9#D1~4pf$gF;JQ( znfWTA-=7Rm_!;Q1tYKL{9_MS@nb)>viW@zBUa!yeJ7NUBY><^be0V0`nfKjych-J@ zOg62VcGY(jZ#%%<$&Z^4U5q9DFIh|oCsO?X|1#qP`T3R)+e_v{?1$JsQe<66iL5U+ z8$a$7*@s?{4ayYRuZD{3F5ngLTLn9ZXxKNwR{?k(!rcb=@fE<4hH0>?VD~vBwh4A0 zHp_kn`*+~!mr5+BQee{*#y%}z>?**qL43<(9>M_s;93j2YChgA0B?nL!5)U2FCBA6 zG#(f171&H(v07kyI`$xCL zCIXIpR0}H%fL_=TeLD`%kG@}I6Jg_4imYL^$gEF@ETL3nFT(GtN~H5aku`!YgPjEH zgH4CM9e$78C$fW&A&+1;;e#wIQzZ6gABla1OB+>K(lY}*zk#ee*opXf%2dSlEbs{r zAP&er47aPma}{K4LHswv-T`~?QGA;M?$^M73G5_TAFKpDe}(XCVI}B#JKU~-KC!^Z zLdIVZW*T7cGLhwg_s=UdJxG^k;03Vb;HN^*ldwJdO6)M;KDhr1_?Cw>{v?mYnsF&( zvrA$(BmbTqD6#uM*8?^n|5gHS2D}e`ap1ASkK(ABszJgZGvP!VcHedFJmeOKO~i+9 z)ZCt(DX}HMR{?GTTzP}U=Aitq!==Z!!`=n^04#<3$wG-;gH6A)03W}#UFLOL+dXQFxe-l<1fM?2q2!rt5Ag?d%v#`^K zF;)iq^3MSN9q}H9JpK^%cmW2Hf_A}V5Y2bzROvip{*otcz8-5LABZ2<{_{Xq+ybkAsVY~ep`YyozkFY&p zeXzH|*1^63d(V2bV@xhwwU7n-EbJE8u}?Er1G@!w+_Uh5{R;M)Uo-Y&*qdSh4tx7= zpfl|Jjga{q_LBe(+M=cF)(CXihH$WP+ra~S-5=3^ATOISnK}hK?j_{kU!Y3}`L~a; z2VheULFNb0tp(%IDcq=Xnz55#BF|L#!6rqqJ_NfQb^~5Op24P*C;QBsUV#0|giz{%sdwi^o-9n2P zFaj7Y_`|yz&EbdNA9CP_9QYvze#n6za^Qy?_#p@WUzh{Z>5nj*ggG62o1qmmka7L4$rEqG0VlCUiDoa_WY$rTea7Qr!%)|^mE*wonF6#=#SN-T%M{9{1wrv zDzDXG42My5ALoy%CpceJy_d_4s-@ihwE8fQ|CDOs;ak+JIQ_XgVjan8Q6oB>&-G|g zFXQ1OY5|wmqW+1?iKx$VI-*{q)4$~OXS!Z3>Lf1rGxZ3U^O-tG=RctH_u=uJRz)uV zwE6_6KUL>)`ZM)O&VNGvDcAFqdOc5Hi+TyCPpTzcZbTJ%xZ~<{9^Y}*&iOu5pXG9n zs;4>sztp$5|53G=!z1biuE&S!tDNscJzXEGOS#;S)cxH3BlRP$$5HhuUEYIS{tcUDN?qF%%bcn+(RdH56R1nz!NE#iC!)#*Ik zLDkCRJ*Ym;^*Er$a{p$v7k6(~mvZ-JRpj9hsC&2`&FYVI_hmZls)xIh^EInK(fRJ> zut{COnc-~QKdAPULPdWXTdN22XOK%TvsW<5EyLmiss@Li;m&3QzJRbfn^_M(dZ>sZo z_&3#eIXtS4;(UKrU*q}rXZ2l9zo8!F;Q)EK*VWs(|6kNAc>exHy`KC3MNQD*OwRYd z`ZSk&M7@p6`B<&x>3v%r%fr8|R`T#~s~b4qUiE%XA63tAzK`{GbWnYP^B+*pasNZ= z9$n7sx||cboO4{x+iD*@A1qv-kM#O{M9t*>AE*snKa?N$53Aid|J&*aJ^tG`{egOn z(;ui`@%Rp?ckpm;>GkC;HOj+(pawZSqTb8>-&BY5^uD4hJU;46e=z^w%Yps2QoasC zFE=W4G~5QyrMYJVFTP*H{lNQQt>L-A z*R0g=eBkyG8a@MfD6pLC69iuJvgWP;XMfW0V&KXi4KD#coxs=Js^PnV7cbWEJ-~C9Xm|*CWT}QX z0q=Q-hKGTlzFWhO17CBmhDU(EuH#X{@6+6AV@++DhTDLL?$>ZTaQ3iRPE5OG$Yj`p6o&VDC65#$pD|p$J0^gsZ z;pM>XUJb7V{!bmR2L9Wxw6L|nU!S0r%SPb&IU4^~;1B0%_)g$suF~+`z<28S9>TBF z+(W>N=4f~m@F@iv9tM7XzJ?zMzUCGUj{x6atl?4M?<~=9df9HjQ^Re*-?>Y}?ZB(= z(QpUw->%efC-9O7G&~h}sg8Sre^jrzX9MqlLc{&Qi&`{17x>`MH9Q~qjf#fP0KP(Z z4+7tqu#)Gk0^HwC!;67e>Uat8;E(nC4?OpjCZ`;@ceRFB0)O}tEo?P#)?34Cf#>V^ zM&M&oH21B*qkS}dC-C!54c`r1xm?5d01xSS2>6QAT3k)Q?He?G!oa=bH2&kjo%tFb zA)c!>JPQ2AO&ULKLiy)r4YvW``8y4_1Aix8lkWf?>89aM;2$l~IhUWsW)$x4bGd64PGk`zSpy5H_B`<5Z0^IVdh8GjRj+X#$dQEdL z1z!HThL;0B|0fNv1YZ26hF1e$5z_El;JJG>d?WBR&ucnw1@3Rr+;;*GMm2ml@Qsf9 zd41SJJSiF;0=~kn;Z4BHvot&me9Bl2KMuU~N)3+yxBp1PqrkmyXz|j9%2FM-0srkD zJ^z8fGe_fh0Doq#hC6}ZU7+Eqz*ltF^z;HxT%@(}Y~cS4X>$C)m-f-hE*JR2{WLru zxWldCGl1`@)MN&M_gt;v3h?z+8eRB8QZKNL?~3~QNW^RrYb zBu$D}#GLpbzGsO$9nk(iWMR$E!u@vVh<@@Vzf$;#lj4+0cliwB-wk<0uXmT{8}#89 zw!8=_-)O|i-4uJ!)`$2>pX+mfJc+sE^9AMl$?^W{r*`%KC=k<_FSCFc^5b_<Rcl1B%Uk|^n(Pj9pk1m&+j*Xk-atHFSnCzcaF{9PfJJ35cO}R3!ci@sxH)U8} zZ~wjp_V9*4m(XrGF+37Hy#uyTHbMW|z}dzTdEE+o2hN8k$v+BM8mm2T&#)s7A?(Y0 zdq$uB9zTPIEV4T4mxoNU1#{&L{O0rDpgb7(;7MJBgRjb%loZU!%|PlcyUPOSn=E6u z$n42~=GZ-l$Ne^7Z|tA=47>cQ!NG-cO3J|8fmfvl*bCeq zzcuYlqcGX-S7kUyT3gNTrEYuR%aHC1zYDl+i+N(gZ`}CKjn4*R_DL;*6w_1{__C2X zy$w?%tzK_~08C1wukjBJnQ^o`?JypQux} zf5G~t?wWd<^{}L8@3MF#uTbTTNS0RhZ>_`gn0sH8ZM{TZBlnOm4>v|x?b8$7`-B!- ztnka&lkv7cwXnF?PugPQPQ=8#9JplP;i#oDuBCNk?-Q|I{}N@DVn|Ji9U9mC`pNj% z*%PdL1M+ZrQQeF33OPZx$>Y$A>~9=h-)FKz?xqO7Zo#2p@|m8}EhTnPT(d(->+Mgr zjdTPDO}jyv7MvM$%e|F~8cfbcn$? z^iejS5Ug<6Cfk*=K>4n2L8-;Y8jfFhY;Y{*q_9(9OJF0&lk6S6^YWv%!Mzo${9tl& zuvcDfi_Ma(*hVD>Th;tl5$#sm>yUHsrRFn@*MW1BC}o>u_70rn`YXAWrC z4X{UHJ##_BZh$=s>nQ*Yy8-rS0ZMikS_IpReJ}fAZ$-PI_VjC{%V<;7t`1#p<+i-p z%Fa^&fqpa-*^zP8s;%_x+ik6bO4y()8g12a>-#6igxt{a^JZJM3*Xzd9dOJ2C-u)2 zB3%#k&tv`j6bqj8V)s?n$nfTLfBcC!7WDqai&+e=heQFwe|7U32m|du{oZ{`j=)~Zqg*u zV}CP4e1a#d*cv(C)D2(!9ftBd()0kUT7@=%dcPF(nj;d%6p7skTlvldOhBv{7j{ve z&?#rzj^zuo>X>Kw+|sDiYxi0sdzuBOt)X~_=W4IQQvIQX$nW15oYu%&2L)%Vdcy^w zf3I-gygo`?_^8r1U=0m8Az2HQgt}U#dSZVisSeZXMr)*B^Cfu}*@5ppKXK5jBu36P zbi@8j4gR3fepR~SsY^k7oB@sx4jI%e8)>1l z^M2S|*mXUu$)4OAzp+&fU1(KT;A_{d>I1FuH3{pwuHBp5 zr6%dg*G>v?-PYP`Zn^sH`#+-u)eM zYd(m6^whj5^QO9$15uV=kh{e(O0iYFaZ*ggSIKt^k;G87nn`d=ATP0Q9Am_=~q0W5Kl%+V8k;-8TTPansFYYa-aEV{s`*Q)I zV!g3hrSXuF89U++@vGy-N=sF4Zh?$%3`hRn6t~t29`I@LWI}e;AUUpP93<~)^5>14 z+FK#~)uxe(KQCU9<#hombR}Hsn+AlFS0%`n@FmK~+#Y>b2BgMhIc4*@z?b{7l;ka} zYD8|joV;3yJkvBjY z9Ii;N5YAb@%pQJKPK>5o_eYMWGU!Trb{DHWxml>Ww>Nnx51ngMY8A#qdt(v3rplYG_*!m9kfPP z9(1C;ui(G4n$I1x?YI@+!xkbvngsrBag6#eG$FjYBUbJr_XO{-<{8`B0H>VP5+f{- zw?t#|+2hv8&4*d_Af)Ec=Phzm-5{B*W0AK%C{RA{^RrVuB{xR5f}k)eC2{VlsXdOC z{wDbAGKx3aBzT;q8;TpEG2WwPmav4rMyvNu`9j0Pysn=b7b_=nUVDA3y5z#BFdJx! zJ;_m_Egyio$i57(K;X3sq6z*^P93ylaDy| zoV41+lQwAs`fXwCTxeMkOi7&2^&{P$>!h2-q+7%B^JQ!o>6eZE-71$>w5rdc9Xjhu zl}*ZXp#FT$DQ7pJrH+e{%kj-~Yoxl#B2x;wUlwdm$oaRMvtgpe!$bt^CzfJw@^4HQkq^Pnnf8%evQL%X_Df$GTWo0_p`{Szht}4V~-o%EPAx!h8WlWr%QxUd$&DZ%+fAzJW?{Z zu1B6zz9#C<{{*Rht2I@2A=Yfa5c%lk1J+*q6XCld=qk5H+)boUw!c*!_fo9x`s_k$ zq!-*<)ho^qmft;=-7p?~`DZV0dEdSxHf+sX_F#$v*$A_%)hV;oFB)m=bE5u6cl5hj za3{&=zg?EdTW9eldv`1-OXT&lVum2w8)Hu}OV87#^I}3?#dW%L4(7*^Kb##bpS4`} z-uQ^ck`lINfa^4yx4%WOWbb1AU$l06&#R2nd27#(k2o#1@bG%CGDx-}Kcaq1ul7m6p6TXaVZ=50x`MP{x+!7R+&`V(hi51n>d<} zjjvC|>`w5OvR3tybGG`_V6;IPCJz2{BgSL5Kk9Kt8?M;V13lKhXl=e!a;{F;)T%z; zD%4oy(e>r^mxd8uVUb7Pchr5Vune^^KDFs zD;w@cy5@(;Aw%6W2Fd_@k#5%Nf;rU z=3<_dE;UZXxSS9g6W3s-s?#(z`bLCm$_xM+C7d5Z5@jC?>0F zPC*f7?il?z-vcA_MqNF>C`D;0%v7>--#977v&d_QHxwZ~RRu+uFH~(%vU0_$qYArR zsybT4BF`T_T4-sp3#`hsU`Vb|Rj^>{iFNT})rJN2vQ*XOO%~a3c*8$AZ#x{tO#1OY^=@0VT!0Lrk~GQpkp!l_ED>pt2j^ z>QTgWYY2C|DAb0fNZiYIUSEy5!*3z`HKn>}_bET4=jY-bmC?I>7=zNgUu9{0FZztv zzo2?zQ~kn4K|s*?!37&93aJTAYogBX&2}WIUA#BpTk0`|5TuCf3(_H9bli2MGqGjx#xi3BHtwVmdXB8 znegA}5?pMcW#e?m6;Di!Ag?3O97+wNZ`hay&YvFM*&=j}Z``abP&|?Qa;P8loDNDg z$qDJ*4{ugx-O)S7zCSs(OXz_-DybAj2orqnLF(C9Mzm23%hZ+!W}{sTk?{gmF|y5yeUfc1orudz(4Zsj~?$PotzZc?`*}HT4mDs zEzu*DQsk|3%MgY|{#rU}%kXGSMks14T~_9kv1$<+a%hk&y8S5C4bg_^5wEQUCk1lI z4Pm{lYIW4sk|+sPTcZC6ZkHE?XH4E)(M{PTi{Z+ORdR}>KHAecE$Vi%v@aVe#AYS= zj^2I6RnqDgG4e>EjPlL6YuXW()=r*mYq7BSoKc&`MeP|jH>+w@3!`hI@vb5AifDqX zJR0YO22NI!m@Cqi2lP_v+aiDEzys>H4db~E7WX?+U-yFamXV#iI9*Q zeOneD*YbEE&+|tb2g%cU-B^0)Z^)_b6&qU;Sz=Z-obt!e`D>mOcn zIhZ55H@3txl7B&MZJiYH7v!AwFX1U2YlEMST~JT8BCWn`N~>>>Y>P@`GEr{=ht@># zRGGB`zoYq#jK&@;u_cD0E4tAfs;q8*wA>|ncB5x&IIthCM2D5he$hj%FCnsR9mXv5 zh0z?U+oDUW*}p%?Ql0YtT~i~>M)egi4*lQ-f4CN-jS$&zPOm)yYjZZ%=cpF5;(z}UA-($jCbr}&Kjkf$1Fq&4^nO4*2vJ>&wIh; zt%odYsG!i|o;i*TjQdX_C)hpl=BA>m6&w^@jET?`V zihM*1_U(S8i(DN@+$W~RH`d}gQHuQZ?EdI)eQW@w>$kq0VM|LYi?2sZN6XHXL0N@J z@j=m*irk4oj*5q=2b_dih=A7k)qz;vveu*ZJu@vfsMm- z5xx5>`b}?L8D0~;*TvHOkuro^BkYf^?`DbIdf+y4_j&5axW1{2&g;{8y*jVBcYB3D-Ogt`N-ta4>NX}N%heUFDthinS_a1;88~ z(L)U&-gwOX;|>rvc&8`v^iD=CG17XjSs1`&g@pmBnCnm(QQuq{E%B|~$}YEJ9==+p zeoFj>@QZ{xznm6+NC`!o=2S-0+?V;M*9DYrqpWE$O%GO_N|TySkDz(~ACl*G=zC*Y z660!;^CqP4eLkAF^}Xmv-Td+m<12bgk#T2Y<nAK*Y zM_t)WvYxK^HD*y?Cf7JNl>IvBN9{R$#`62iqhiuX^sQd`f_n0+hG-Y>NSS(%t$nrt zzo35j)#Fi{YwC%3k94}Yphu2nQ_hLFf^pGA^djEA7u3eDX!biD<@3Y^Zyk7j!sSBN zNPN?n1{ZL~Gr z*1SL3M@+4gN>b{CNY67=6Ue_-!N}4rUFQ;-PWwdEo#Vb698%=TDBA6IaJgypao5e| zrBc1?bk=5!qphlRp4^|q{c(F8&jp{W7$omY-drZ2-?g>oqdwR(somK#(SM*1M7#H8 zH|&ola@WMn><09I=#6LwK++DK+aEpcTL`TZd^B#X3nYdxD{$2$?~gL~!EIFm3x5Kz zV>Vy9i~2;|YbUco!$Y|XSZXGpAF%WxfHYr73pGa1qg4$I^}PCTn1O7Zh+YZ($7Oq$ z@L7p5btJnmn9L%hX^cl<76ZldY#M1Oy;uT^~&PifR!qy0C8qRdwr zy~~x5vm4lnx|y-o_b@+l;fo6eM;{9MJ7a@(kyZ80r2VfD5ik*-}W@}}T(Wqm`;xUQi!Cze&M! zITL-N`+~aiJe5z(xjl7jqSnmkl)O4TXWPf;y_r+7P4Xr959Z+M-Am8j4N(i`7i+hb zW5uLLX;$f$sKuLE4p;B$ZR-MJXn(Z7JFV^jM(!B<>TRn6Jwuu0gU^ppx+R_=In)jEzVaJh=CT@`c|MOQXRe)bu-QJrNFDlptd9$NRJGOI+2bd|((N605T3vqEwWa?MLHF}7V{ov@R2iE z?XgArA8>uhGKL-~DEz6?D`JUppw*Ui8-#Jj7CC*0em#e%m6!NP-ya<+D0Irnis%YN zELewcReyG&TbP~$H2-@L!iO+_=OJUjovgSyC#0f1`y(eyPsYX~e!*pnybdn9n{vX1 zA+fgisJEcrgK8Sp*qguF7#sH<$-c{nKE#(&hcy6j54rG(mD-8I>z3ks&e|PR5qM79 zsf>$!KJ@&w&V1zs=6OAO+DqYVkw*?~7ARaX4_EBFg;Ps8wG{OtHFGoa=^39by;~#2 z|Hm`*>pn-LC>w~ea;`SkUQqvb9{t9g@mCM=4}?ybFGkKa$H-U+fbbC$7<#wadD9PiT@K8!|pJa_3coxPrgHF}Md z(g*SxU20}B=UIr}A=Nz{{eHEpG7z)Zy>PWMy@cw!l-8}0VMdTT-AMoSl>TXyI|Fzg zRi4F+Y@k<0?~3QRw=3*BQmkF})12U+u0ti_$rWOaV_k*(WqHoJK+j$1quh9w;wwz8 z>fRTx=@TCk(=hXtSSY@JSws|joE1OcyN!ig-SlKC3`*RUoZ~qmilyj>Th%!)EibGt zWRWE=RuoEdd0}tl)9rX$Ommc#Tcy=q*NLm_YcItb%;9Kut+2XAX6cyeUj9_wBg$lD zK!@kQKvB=ks(`S!RJk(zP=$T0J?oL+LuL74sVJ~e!t;KKqcSjX*V8R_+iNFnww-dV zGH$#WiJZqOPwKQ#LD5R(Q-=*N@Ky$wm%V^qAtA))*`aANRts1FGl@T)d3F3ARC)Hq zCV8veCw$YwTIG*{>|Ix)orsaQ&s*i}dPv1whtChDijku)O_MX_Qp|5Qo?$g<<=e*Z zN?EszJx=oRMtJDq#;fo|AgmK>76her>A@a}DHeL36GA!2!_7fU-W!-vr6@rqr4Xw! zeAe+2<{Y#NX_2QmyU3Tw)rk9!^RaSm9dk`_x1Kt4dg|#&!CeJYPv5!ZTtOet=y{2r zyXILue~u=WUKzY6_)_r2dD$2vX+4qh`7xyqalELk+8S5IJTGE}#}%ddej-bvhFqTQuyPCVxMFKM}{{%I6dmI|9aU@-rN28Tx_)%S#|FEyp)oIbxAcb zYu|FroRHZ3$`_?`Cy%cR#5QmEqO>5X3a!r*zdE++`C~C_1@|i_?#n7Q!C9=UA=SGS>w=xK!9itt*SG$%%*( z3&+)b5PhaHrmAs#{TEN)m%6J_uK!~BeUn2mP4z8e*B^)KTfXW#tI;0ze;(Uo?S#G| z|K|yS(;M+-i!s-wlbfPryiz3VupHi8vY;fzLSM{EEBU0PM-Fl1oDk-Sc#rg!%r0LL zPL&fUSXoTSop{zNdlA1E{h%0`i*@=D;nymTRCpq>Qi?^4#EL12J#t?!M2(ko)alYl>BV|&W%CA6c&8hW&F;A#H|`2_Qq&k-^N>_B1RP)YgHnj+@h z>o}VHAVwIBlt|~l&ItHw8yoc6!nniBidb6AVPWK|zze&iqHCfqFY`ELTA#J;!22*I zMVW=(+=jJPs&mCyGwCAx6?`);a_WpAhjB;u#8#^u#(c!bSBr{1V5yfJ93%&^+JDR0 zxV#uS1#e>yVuoBj(OY-4@Rz*{3jZ-j$SRm4hL2+9=;&Pfnw&OHs8d;g?2C{umxVP0 z<(c8kyceRqocvu(>4B)tTNM>6<04(-Xsok_P-na~e3mOz9apAdR&ZnMa+$sOOns_6 z3Dje)G1v>Bz(K4Yts${F^*99?FS-Qms9YxCT{ z^0g~#h+2l&DAcT-U=K0R(PdeM8y6l_eDWxyD79|$0(?LO+|W5palFcV+NZEan_ehn zrO!EdjP`=iJbK9vyc@>6It_1DQbT16SJl6=(DmZ01mbfo_5=*XYXj*9%|{OHJ%a~642BzWE_kBjt;ex;7ZJ1u(Zyr5>+XM95MH!*Vb zzY?n*OP3>03wvQ-((sVv-V?P90zIfQ_FSWwE`_A@9--d3-Kj^(cI48SzXupmWIZOD zg}ddpp7OQ0WIJF+OH(wlcT?03X+1|aMf=3D$^^K(S`u>ce)Lq|7GaoW_}`<&S?dEY z?bF_EUjDemu7J&f{av4Ob}it;u++Bu$?T+HV=Y~z>IoJ(N$w>}&6Q`mcv<>{1DF0k ze7y-=RM+`Fe(&7b*oQ?k0_rg10*uQ5uF;rr2Ck?{a7kN(CK)A72QUUTX))S5iW)F6 zMKB3VOh`;qqs_MrO6tV;gTypVv$Qh`DXZSZwn??iMbNo`F#qSh14`5OKcCOs_1v?c z_q^wMmoxL;_M}~TyOcdK3eZ~9MSWG)yo*6M=nm1fOTeamJ}Za*T;v>cIU7-ZU=cSM?Ph_xS)W*I0y#1QFKhz0`q*Gy+47#FaBzxpm zqCFXV{5qTU8VBhJJ!4HY+PJ6CI@6TGwE}Sbg;mSgc~^F6=e}yY*~u6TPZdF%WPiSr zpXfF_^Pwd&K{&9BT@odj%JSTKyJ9_<^_DO~Dj%M%y!N4DEijkE2*u7lw(F?v@11$O zO3-R~Ptgcu7@JeQQrEa*qmp0hV2q?egIT_e%`olJog-Zr$YRS>{APD1X8pYUB;M{& zLDqw{8PLPLjpj0Tks0{T0y!*UtIM7U`2PahknOp$D;D$t_!N3xz~6~yMefIoANM@! z{?QW#{`Dt-GMmmUGeB-n@6QJ2@`V2ZE5Y6Afa#}p&#_$@ZqqIkR);~nWFL?m!nW1m z{C-}ha5w2rOQ9}iYMfx;>*IKpFmr~siR0s%m}%^^0#AIgC3Uxzq$@jjW}GeW45F+>ZBK_+vbE&ReGo|IG2SSe=bzPBMp%#4zJVGg1);yD99 zk)Kh_X51wyn-lRS+?yyWu@bN>Rtbrs0#`p+%n0)rAF;JvRJ*OV3GN7oDCb=Ug@u{KS_|$M;j4&xx=be?R z@gWDB)TRi5&YUSkSRX=HDuFS^LYhX`O4A2roTyPIi4aiQKiFft3i@zP97vVAm&}xyY0m)bCui^pfb3ixgj*Urb)3fgUq-LG$MeWRNF3am^x>D3K0W8!)yhh{e^dzOT9($NheJ<5=rs|E4tuP~-@ zf;r}p6k=ga#{VN;btMop#fd|bb`@!n&ACk6kO6Z7H(;1!<{wU6oAuYuRH~6@rAEyw zUg=kk$CTZYzWK56@$MMWnxphhX1|zFG2w(mE4&yrnKg=5Tjo_&=1UX4nDBoNuT*ci z>ga;j)TgUAJN7y+Xd+t^*e~?Qo&R)xx~|At=v-x8XH|%MyL9f%KG&4Z(9YOfxCe6j zIA^rTMk)KOb235cl}(v_OdieLWtwuSQI}0va-RL_9(%d;o{soq`_-ju%cZkAlW5(J z`7^IvO4o(B@zhi(HI6m+CBGu6pSRqjME4tCx744*k*RwiU+Z zd!>&It}SuaDe?G+yxDL}x?nveWg9d?+vZi0k+FK%^z2CrYemBwwj1D9b>~1|NoUE9 zc&t-A;WDkEUIYqlhE{NMgri=%uu9>pmsVIN30`TA3u!pOSy;eXlzXL5T+eRFu!daK zYC98tcTKCwur9GCgv<-6ZFslgl&wy>VBx&mC$Wo7*4hSWQ%;E$5R>&4TmOYP;p5HU zm!>+VxgX04?XXEx9PAwA!okjEm&~=k({R-GPhYr0p5IG|0#dH(rOk3_+ueKR(td96 zO6APh@_JF;Ehz80C;xYO5sRT-D$>T|S}IneB|pE_JjQ-anyz^S2IWDkT5RQs^(7LT_Nx z*@dBU3j;w){)?BMQJ#(=cW=bsH_2!%i)R-;gtU}jnSOy)wHoG zlf3a46*zJ!8NNwad2_MVwrO}{z0Tq)!Rx-UXZJK;Jl?2qpNKU%*5 z8TsgukMGLI_vGVQ`Pe8Qzm$*Z^6?Um#KT1Kr==~cPD@3WleV?q(~{S6)E4eLRtR~s zAt4{=wl3DXK0X$`thV7zyp8f4wJr7LJ;@l?qBq&4sfNib)1a%xg6}v9L^mBA`w{7q zrPlp!50j(wot8FR*txlr##xbu?j6LjW!3!&sn*(fcF{*to2BWSq|K>pnf^Ivn^c97t@BZ@}1u#)YSb{aJB=cfar|4ytFn7TJViT?H7Bs3LM}41Jhgo2y zJJ9>-btS*f(~2jAikA_NDqKPCk9%A7M-D|efO?QKmN4rnhlABWbKs+;h?;b^$R;Y&#jSIXbNxt1MaCKzG}fbk5|vRxyElT@_!gWy=8V^HEp-Ldk`D|7IaPj` z>ZAv6N#~3)ah0?>F2^`ru_}zePp~h4?O=#g)x(CamZle-M&CazWtU?_TxCN)&8l%$ zm7S7w&6~W5*IT>GwfeT;R1NM${%<*;8Ly!=$=-+3Sh0xcCPXeBxUlO zwOr*9=}Sw38+Uy!3KKE}DoQmTh^b;iN4UI2vQF$M+90 zAuV`s$e+aC9culmFovbrpIb%WI49*!`f9Vzx)ccDnP(70Y_dw(Mek82es&eyf3JG4rBUxeMDu6ljau8Dh5u}g(+o3 zkJh|wSPt$PVDGF+VR{47rT0;~_~KA^M;R+npNV#VcmtbVCMj<8ZOiGqxt&X|80@|N zoF1dXfKh>*ZP9&i($@GC>v`~&WerOq34Vn+JlNZVaJ?nABTc{8hamJ3i}vv6X09EQ z2ZO4D1#hSV*2sk3gskL!rWj+R(9M-8&6+l4kAeBw^5NcD*NY*ic%K2b(66Pu=u|bJ zUYT_TWqMXjf^@vdLpZ4#Tofz5c!{wPzX7h(U;-9k+V}_I7{-K-Q+Z3AVLgHL^Vh<- zSgWe0R3piLNyf6%i*++FF{}O7=yjB7~|a9&fMOe_atJqA#DTUd&@Ha^bLiHc$r=Fs!fSja;=T1 zjHo_Q7I|{1$Sk!>%8BT8h|@L_=ktS&(i-&m&6ZZlTHY#Ux+tgYygT`%)R0qX_)n>O zw_$g}*Zd|*bE!?5rUPnNaVP(Bdbe}0s8qbjyaa^1{0qtAVk^QKj2bVcK=OnvRw^PteIf%VYn*(F#m(h-+j}KltVE#wKWx4yZcnXW(=U`hGT_q zq7NyqsmDL!h?0>-={R)V!AH}&JrnD8IwzjM8FPfTF#sK|rNxS3))YIy_K*ZA)V`+>_G(C!8JbK6-e?YmwrH+e(`vmron?$#@%$z5 z=b%_jQcmATo3vsWW<W8k3hFjmb+F^789$m16EmG^x9 z!(+Z%DSyWbM4xl|n(<{tw+cvwO5CM-M@#r3CzKSQv}wHI79HVqWHapTCSVc9l z%-%?%-4l6xemTu4&}%K@6%|}X2y*$TS}nHx!<$r15phB=^w_%l{dYn~Q|Qn@18X{IC3}PA7+K6q0so(d zRY0m^2GqS~)CW@$d=v10HaztzqhjYxp7k%(jpA+YM8N-a06v+f!GF;7*rd|O4>SejFih+!rzE6>#Ez8PeKzJFSP*W79hRA8Bon)5`s? zX+1P1t>^x0TAw4W#kbSS{kOEX{YP4l$!SeNTK4?dMjAyCsJ->-(A%}Qt}6#?P4G*g zLrNeUt~|OL9r2n=iL~;|AsY{E>VD{9*YM-o=C6Ep!~B)6;U5d+f8NU44P50sx~`v# zYenT;x^~T3d31wDV5T1D6)&FTxfkE&XG4>QS|mblkzgKzEi$f)>_w?fIDxL@9LViR zb^B2_eHDeT)~UnCwBtah=4vQ+${NhQN(kQJ+e%3MFcz)XH{k1EbaS;O?(BiE>)NZK zTAZQXrFbQUf5RF!pzIAw*`fW`6qJmE_Ph<7Dg0ycPsD#J{^ciumEimf{0ZMAYNQpF zolKG%dDe>eUm`v>;P*g=PWQcC%Yok8_(jF^v}P#Gq_C{BYp~|H25sjXH?r&$D*aNZ zsd2FP#_j>@ap#TlbyNbsZ{aGSK1$jfwn3NIl*SaJM>6d{O35c432geAGOGsM;4Jr2^=^=0P(tS0jYza!}0{(-6 zJM}m=2hZM)F_``z+y560-}ar5?;-7geUUW-T>mIXGnRhm-VPs}9p3o2n8)_1tnY+8 zgqVp^Pqxl?D1=Z0)?SyXJT)BK$}Ya?dkhj6$)Tb%aU!#J{Ft6QHc!w?##jr^V9wZX!&TJ=}JQ{aD?t-ojt^)o&gDHG)1aIyleI?k$I0(}$1z#yOX6Hac=Oo?l zGM61~O}xkY+q}nFIsG8-5gcg>)Zd*kIku*MaXYWUkpF1=?wA}~vKPJ+`pY(z({^1~ z1bb9a{?WP{+ee=M&KKv}&_`}lhq0s5@tu&zk&{>djXI3Y_ww(AKHR2uKArH`w5RR& zI2Jgib5u{{M*!mw-1}tI?ST%+dXueUyNhaid)q_&Ub)WS??m13GtJ>XFEsGTVnE?F ziOhCZu;ch!JUfGt8Sv`|&KI-OUWKip+eM)s`7f=Xi_rTij?{i<3M z!)?4xvYY@Ky}Ck9j7QeNXomHWjU&u) zdv70j($zditEn8Vc&$dh`nlLxhIu}MSD(*yc@OUqaQoKY%HesW|m=ca4>BI{+6nQ#W^QZbd>apl_?{7`S%P1SL(T3Mqv{lq@h z`|(YcXQo3{gK*$Fz$LOX;zB)ZU#9G#fkZ zB)uiXNF&Bx9;F!@I!0;6=djEU(u_47L^A^ZZ<~n11^kVHAdO>B2IBk!JC%4NK?0-#{ zdW+el=mD-*0qu_Xk-kHtaiE>@OLCULvXU*ZfJH0Qnko-y&gVMj+8)*?wJ=FrO5xeU zv88I+9`MxFps*ogLwY`c9Qj5;G<*-eGvMq;>$hmI=&oW7a z{vGEA{Q;8P0o_NR;z{as%U>bs+$NxpCWj6(c=+ouhGP}G|5BYN6!xvp0r`3c$k!2D zc$*%2ZqO2Nt44e?=*}r`Uy;rI^PrLC_(M*Q`Zhv-5bJJ+PIuL^5QH=H8lk;7+LPpD z7bZDsNrMj>6E}Q>11zxK^6&K+5Jxa)xBM5!<9=p#Tk}WdzCrn15xhcukvLW4R7ZhCMDj6hj8h|idig6S ztY=IC|KovG?kmpq6RtQ+`41=LR9`^Ik*+MSvaXtqfVtam!o6WFq zMBIz$2zla4?piZbw5$sCGkX2LJf{$kO*$miXzf+qzue-2=NPo4MR~1+yC}67Ok3dJ z0WEoE8MrBdnNBMPtytDJ(Zk%Rb0{sq4R5^eP&t>lImm0&YPEybvydPKhA5e+acNmFQrR5{uDm9HB60&jg<+Za--ld7{4kXstAW(UMy)2Ob2zGo+C0W z_3t9+Ybb!pxQz5gkrXUZ*#9h%tmB0;h|rNhEj5P1%TB<5KcxgLj3lo`uu~8C2Lf$w z1~y&+|H2W^L8M8=&izM&a%QiOodO?TkX{7*-GMqA?C7C?PBlZ8H2Yym0}JCKy_>u3 zq2vtOu?v6dyX4>GU&!_A&^?g`3~urwLH0F&fxZZMu43Z3C_Kq_XwAVS&j%tB@P8Hf z#g-@jYrBuFLu;1?VLJos+@y6L@V5+e@Xlf-jhcBk8aR|G3(_vdU zuWqANvJu#$Mtrjqz0t4)<=-yX|4V^5(^E!+9Ir;Km8~+Ah&>(}2e4Sh)i_)!lUQ8o zx^+qLm13g4Z0wE(p2>gfLi!mR@!c-){s$xXe;&Ed>C(#Y|2}fR4EeO){8qk$9xH59I_3Bt z9*J*$S2#4CDa?aQHKL_!Iy@E-)?vN*{+eJ899-Re6A6vBHuZE8{}MO@CtBa zMOKX{)LNI??3r2ovh3w6R_f9p{BbO(k;1dwtz91L4s#}2IRQuel&hT5Xk{vxq#~mU zZSem(5`mv;q23M^ zm0BnTH7jnTK9}Bco&}<~Q$2cj;XQtLLO4-v*b}N0C3fb-F4vo05n@PSGs}`fVt*KdZ zu5Okd!{4!*o^V}>E1RXvG)Qt`E0~=Y!0|p<1{uvcBEzY>nk83SGi+R%VI9Q@&C*l2 zDoTUS3i6YHF-P8YG~#`i%RR8FV_fdw%A%d>1g)fAZbc8*h?6>?ql7l4QN0Vf9c;2P z-}@fbr$$^iQk(Y$9H$^>;tLR`hJ!a8$cLLzgEPlb4Km{6m%o%+()1d23wzH^XwA~I z4VMX@ojH!)Jfy)&|DIm7BuQ^m0!Jl{B?0ZkRBObKyLQR^IV*l6+ctj~U_mRzM#2vx z;Pocpj{t>d#3Qb^wru&Y)V+Qgq}7m@Qw|j;B6^~b!x{J{&#Rri5nlE*qAD(N`dsUZ z??qtaxL{9sWgCs+2Y`DqhpB~MK?^UVddL{d8h#anv!cWV8^8gY6%=0Md#VXE6O z(xW&*Azx9?`F5MpG;QRInvpLe+nalvry53{3L{Us_TM&)|4zvMHh9#S8YcXsVKj%r zwg6h^A8j=Ivr~^sQF4tbP-8Q@u52m%4^CAH{w57G6CBb-^_V{}%wD`$l_MVLZNus1Yuv*=k4bOjJ%7U>epVG$H7+HwCjL|mV)0UIy)LpBRHBya&6?}m^vhEb>k=`0AX$Ew)Av`@9=*H2Z4aIx27LdmT%(z=8nvV)^Cqzf zno{cV$m2$OvK&vea*j3Pu1*EG7xXFF57KZ6)0DTJVb1648rN%-d~9pLpKvRuZ?}zR z?x$AMc$?f#ROiQ7ebJ1elSkILcAE8xlSdD1qZ&qAVy4uHOF9{hW$R+t120KIy1VVB zKIBF$U2E@i#X?fJghsq|agG=b`&?#8$rGG7nJf9>dHH<)hb3F&`^V4A=kt%#s&;`@ zBN}Rh>k_g&EO$eCkwhy>Sf3B>)r7)sQk$ee&W8Q%So081HS7<4U)I)w{y3qUiO5?q zJU5UPfJvse8WDS=7;|n0wh{-DT^+|9-Zclyrlq@is( zb))%7t`j!;9Fr6-jGMi%+nBBHiDcEr0sjg}qSAb7SmCls`r=&jCt+;3!RBavRTHmI zD7Tr~^gD8QC^P7}^`@HHYm4{QmC-y9>Wxf3gZV-MD;=#xEkrGdPY!Qy(kn7<#=kcq zF_q~G@tGZohBC|^#E+xLS?K&E_*Oaxbr+gXJxhEG<|X!cBtPIEH_TQQL5r*|QFYD5 zr147RQ5pizIY&DKzE})|FB4VdoP=DlshCm3RCwG-*V3q32NbCS?XHH`0jtOCR6&>c zqEu>$e*%8@e)xodQimyx`-|Hm(uTBTtZjdb^FqE=awdg|kAp^&MFi7CdcCCcOZAGijQzm< z&(@orO1={o=gb}s{t6lKmWu^dz6(?tcFD=j*ZZJH084bdx$a`Cxf79T20lzYaEYx} zoY1EcClMy@#@!yC-UR&918lX6*UQ&Q0cLhwlXe<2jqpBd4d`>i{|WUFx>Jxh6fIl* zKqj9VnI_AR=b6+T?HWnWXoQeHVI3C%@^! zn=sJ*b#m(K(v$|3pfYf``3eo8h9wVz&!qlBYhD#Ef?L{u2YL&iDqSl2)g|@qOoPfe+tt!si><#mX5v zlwB!uny@fIQtWqt|S)o+OXQeXE#b%V)zUj0;hFdN@X@%a9EUO}K1|Pv5u3Y-D zA(0Oe{-!@H{X|Dr#Pl`!eq%E#VW;z=w3SiyY-7P=DFXfv0xwD>mb38NaS*yT!LObh z`O1o~T(`g4kFO4leDzkKQQBnbRCBFy9@aGKM`1C1Ckz8q^h&QR{n&X_(yhvVf$6ha zXS%f(?pHX<7`N?sQyL%PKHaZeb^nAgoYj_V`cRy;hWZ=U zocPS}rqlhQ7RKb&7lGHZ7ratdy-O)JE8hrVW<2EOpxvIE&!j%+EtfKqnABA`?=u{< z-FE?2vkeDrF5L0H_4&8f8G}6^GeClc$&1F zL8xf2G$Wd>W<;~;pvK1bT?cL7bnDKom_+@EgB_7g@%$t$A1^5G9$$JFKb4OZ=1Yn{ zp3YMHFmDy}Sf;ttNGgXSe+AkflHBdj9U11-a}65v`bk~O*tn%ZA>K=Up- z8q{1T{p0Ny zh$o^a7PglhXn*~H!SgNb$~dD@{6~kno^)RF=9WTBSP9M6xQ$xg^=eU} z9>nmSQw~%9oQG0VR;Vh%jcg^XJ1e!7A(f#ohaCy8hY==R z#z-2sdf_fNmtU=lYvuAg)S8yqzUC*D-XoGOja{@4M=l>LQh3q>!T=fiF{nv?I?h59^yE1 z16qcx9ytjg`bc_ZHDlaV^7Y0yC97c{`td$#PSQT<0M7gIpNQ*3{3qi-DXC7cNN18< zsdZARP68dartOoS)x9Zcqv2f!|FGzfq;Q;d_($U(6CJds>KsOG6+trqsekVV)gbf? z#Rc4(xLR=TNpS*0vUJJrl@`O}Pl7WNUVq}9ce~N+l45Y=lS17OJ6UKu&R7lqI+#@- zZ&Ti=D&k;QeyjHny-e~WUS{S7uQTy`zK7(Ro^FZHKg`|NvPw0x^`ZQ&@o(EwF2;yD z*sm9DGWcw;R*BzuL^@zm-l!=ePbUW~N2H0M>nL&Bt==zgq79J`)ZaI?tC^P+PWMlivD6=PV(wpdi22*#K*s=@-pAmFDq2t;xKd zT0qX{LNp($Sa$O=+gmi+n%_ z&paMaEJgWk*rFVL>d~O)vX7a~h>Q2oh&7iJ&o$orj=LSU8&&XsIx-&fevf;!Zko0y zuz+23f`4?N6#m5$(`L*CQayXV_uW(U#ROIQ=oj0AU!a%W%Pwl*11QtPv>Ef%##P{j z2mE%4!pDQMFs6e*4o*ng`VgU7(i=j-%i@V4q-O$nm)VjBv-d&#tNTL`Dj7502`SYQ z*29JoZpDOApQ_EOMxPq(Gf(=MTKK{Ap?`44;02Tum|Ey2dh>)%DYJZ?Tx!<$8_x&A zQIs;DP5e%DV@xcPHl*7rfCz z$0f$M$$2V=1%4Pm1J9Mse}=ci{uKkAq~|4k2DuKE>KEv(!#~%;0vo(h z^l~@q)x{WdUHXaP#(uvgK=y}ZuS*)ckpE!7po|IC`np@%6g{r;ihP5H+P z)?kKW=f(WYE@=(mCxAW8<%4sNuH*mNI$_mI9EGc36=sre`hT&BBt&FO9FLVKyr9T$ z2~EIwGjHsy`CVq9(4f@jf2vjUDuHM?Rwp~jl0SmCkM zxVF54wp}`p!r1YY?wl(5`KBkuL}*d#mdB@}Ctb?vMA$nzz0^EWc?Y9aZ?Wz4D(0&vPwW0)FkxH~wu}+0~mG7&3 zHf1%|`i$wMBWBl(q!o7Z{Q{pknzMt~2dntmf_5IQ2@{0g9SI%_hfr_Z7VYmXfKL>T{E6<|f6_T)K0E+8EEtz;NM1q0uIjAIopptzh0QsS+zTBR{;zqUq(5g2P6wT7-X41<3adg%B2kip-ogT= zoLaiT_qTi|WOU}`SLU)cmc=|J9r-qJa9*oX@P%izSI*%8UWqxsw|Xc_Q$^Ia%(Q& zzsXYq4R<=I6x5Q#KbIQAiiu;5^(aj%i&%j*&-R@vZr99ixstCi&-VT%k#f1W|F;b@ zJ==?OHHy|##kHDgt=o&i(JTw@M|x?|G&nIeVb@BY&nqY1koe+N?+v7q>CV_t15^ z>TN20M9+8y__@G2_(7(pEF=Z6L}-FN9d^3u(^+Jl1~YsG>x$qdWH#PRXQyLzSCPb@ z?`7;R$mmJF9502fB+h+3r)dq#ru2=xoo8Mi=q>SQX0^apnl(ThT}B#ZoaE*HU@A<|0?@j?)w0yT znqhwwjv4FC!QvNg^}gOy_tc_iH0Ui?p1S)PWltQ_?|*r4=b?rCu>ydTl+dMd!Ou=vn_Y`OIG%nesfO zQr4wR(gkS)JHfsTdw9^^Dnxx1^9$hz`y#ZbUBIYHnStI9Zjw*IXDul^jPSwvtS&;B zCn>_%3~Qh32a%YO5R;WLEU>>Jl`@L-?1mECKRaopA!m#U{-F|-3E?`7DjIV-*y1Th zMqhA_PDJTwt|rv@&bbJ4bp*fEect)Hv&zX#(}`ch3vT*Gr9je=-wmoKg?7po_V67( z6ZOR;1$7P|5lGewZ+C?Q>mxHn)5|z(KwJ*p3w*YUQ z^*EYNv4@9y z$BB$arn@wgBw{9^ey6Ip06%#X`%4iOe%=Uw#K#AE-@ozv%sH?UeI7GAi+s)+0N#K- z3*4}^$HEOxw_Skd%804kzzJ9&KR@P%R<%%-`{ABA9k`eh#yu* zy48@@fWJNtJd*gtNO5I%s37|rRD}8>#mw&D^I`wXKsqAD@!e{y0T1IE-y0*vIj~-% zH6N{hfD)u(-I2uB*4WITSx0~YY<1I0QR$;=vhjzc*Q_47gZ~ZRurWs1>j{IGPlb=( zL*AIm;Ytyu@@a&0#Gy-qwe1DQh_!bT5C)WpB&^3#eo(_&dXmgf0b)eF)Olbbu{{ht zcY{uZMnDI*zF+4e8mdC+1O7w9nn{~GDuo~L`9fhqY@f><<~=Rhpkem7Z&N`Q zUr3qQyXWK!+xHMhMADN9OsccrKd0a9%=ocd2+n~i&cWWfz4aSS2RG$UXkasJQj%lA z+_!rcgqZevdgez}0FfhkH)I5+$?lx1r7E5e!|c@Wiv;)2&Rh4;kU#Pkp-{Q2l`@|6 zs_lB`o6toF)>Cj~OF04m&2!|_Q0DbC9p9j*YW{>Ht7*Y8UgP@)*o^GueS(Y-p7KBk z$W#X`aJV=BCXI^hH2CRd%ZbO|2D~Ub*Up%9;$g_Zfjw7Wuoq3s z1I9?SM<@QGjd~rZPc+TyIx(XvC}qTmO?eP#4@n~ISW7Uej9BVI8ynJ*2b&?@Q(G2` zHvFlqE%gK}U76$^SoxMRzz%i8{_hXbx)>CdA^Y~2wD8fsnMNEY^-V4HP24Fs#vI-> zY=UM5Jg^Y%!x-}lf*4s?(mE%LzL?BbISDbVE&E8C!6salSx`8uMI+P|(wbn%-#>7ykn>#0`)eUHYnC^!;Aojj zY{mu^$-W;Ij_Y%M4^lO?2E2Nrmzk;sA4?KB$^S{f>Cw&C&12^hZ+aB{OLzO-djUPL zOVp%AEm-DTZio42=huaKg`w_P2O}KIyOPHw1UZ5U8D_7oMA){$6LX;!K0)&VdAjC}Z>L>7-`SG=o zkXI83Z+jFTK|i_1Y04tDqD{FA0sk)OcI-2xU?)@V6rqo?(6EmKvC!bX zID8s;DU_d1!qds{MywQ2S31;>fm-Q9pcpmSA!?HM2xg>V_)-eMYZ4)rZ^Ki}1t5FT zNmb5=oaKW(JqID{sV<9#UPQ3}QVaa?(g==>+@2V?l5dvtNZJiiV$)HKT5JMKy?cK> z?UOXzd%kxsyyb>4igM=*@S5)$?48lKu@G9mDHe>!#{N`8Z5cRI7PHx-Crb^`z+xusYaznUsN24u=p{;DuP`gTwCef2YZQSV?A3|1a{AC!xZ?w!ym*r?@*|rY1j|H< z_g#28ll{-p%Uv>35KLI+F<+FhE`%q$e(Xs0G2(7}1 zAk->SoPX)C(2P~V3SMVXR7?JMhPIXUI-Q4NM1541E8M4$vB&-J;Xu8L5KFq6lol&Q zYrdjFqv^?PZ7ohtyKR*SJE3Z%gsCmHeVBea=HRXfjv1 za*KMMgtTIx-P9OgP3ij5v)I`wuV8ijDR>DCX~?xf-?kGL@7*#&kMvwf?@`xzAOTuo zo|BoiyKlv>KLHoSOk)H!dhveC`Yh-xkyHbr^RLqru98|1nh4jWk(OgHiZcAvDt~qT z0~|pL_9rs~-+}*siQ2ObHBZ_x0e`N1?{#J5x2e{)#-hHXd_e@9*`5Ke=1!d_%5|Oy z&Uk{x&_bNl1ywlo2WU4MvWd{0&B!0c&NDV92><`FgpIs+<+Z6ZHjcGOt+e!Z8|5E@EN9KuZRs1+^P^Q!ts~N%P3b80o&EqcAN^q> zN?oCv(Q>_X>of1!OyDDzH#GD|8a|6(ZF|m^&{=7l)U6k2oL-FIR6uVkZQ!D@j|PoP z{#M~3D$#$IhuRVL7`^*@{H~9sxH`Ett4gqY%;=lqo{W6GdVMRQ|1!rH=9V$q+N{9M z*k3;Y8R`8p8vc-GIXthE>?O;0rpFLvYkS-oDxAuBNQuidXH0u8eDo(xXx^K3S z=X~Ojf6v6dl&)DI?Nmk0T0TO&tHW?M&xtW5%Uc|vy1_B0OH&)^T9>A@P^mfx^PB~T zF7Juod$qIzI7seJ>hrnV^Ge}q#ibDPO4H02+f}49A@AAy6#P{@x9cE$iyU+uEV~#F z53ta|KkO_mQ-)?@KOUx`{s!};%J<1n)ybjW=;U;)4dU;sv(55p@r1<_v+usrJWpt8 zoc$pFZ#GPEhZPe~SAu_AL(#b^XI81Ybh9<0)Kywm`m}Y1eW^7Z;U4sO%R0*#c&;S` z>->mkOJFR9W_$$>O8$2r08s`v7260-j<1w{1<8cs1Y@#E%6s5TKPg_k5V+#RbIV${ z1#=Z-EleovyZ&-hf&B{Z6JP91gjPa0R@cutO`hf_L!4UiwaaymI;ZYj^OLfETF&$N z`|C~lP2q8C0FQf={a@&S{%D)A#uonINIrFTx)0kx}JV~u?`Ck~i z<8k?x|Lvg}{EYwMart%Ug@5z8>~gN)l@`hW&_K}F@-6>Cd`-TVm3J#M-jMyV6K6D` zD7UBtegWEx?k*x-MdMf3{zCt^FD7QVlixf!`~%3}#mE59E8 zfT2H|9NJyH_1h;G!tQ6or8@B2na~)3N84u&KzNxUW{UqC?5zrHZu)|t4{zf2@|-Sb z!p}bQs6-2RX#+eAxtLJ#Q)ur>{vTnyUzDnJ4`I};bgQvbw%$45-;4E26#U&_Gy%l} zXVXOc5KnF-3oNEWvqHFP-Ih0a_Av9}8sQ`To5is+mixN#%}4s` zOy*jM`Z4Fb#qfz$uD+%WA>KNq`U}ZWo^v%Wg?#Tvd)%3HCcZ%H{ZJoMmUDH@q6U48 zDokXb0WFP@-*hl(57c1r@Oz3P-96f1!`=a7i=BR7JgP7%^k%+#^_0w1J zrRyiu>REXF4&Jfp8lhRA%2SBzQt;V3`iU;!xiVrECev^1HOiMb$AK!c(_j$?f9=-m zALoS>>zm@?&*eF5tX0WR@S?3O35dVgtmqE-Ck9GAq{UBM#)QBzcm$}Fn7f#ixF+oA z0$fo7FI@Sm9taPxE4LNNW4uWh8AW<3l{^d`5V{`6qD2PZv~45tb_O zxAv={so6I-bC7%~E&vN!aZMrb3b4vYYoRFdiFSlCQ0Sm0FPo$Ck*!9Rq>`U(Lf@GM z%Z&{9>4cW=Md;{a&&@P^O|&p^$R$f^wM3b9NuWF9#Sez|K$E&m9;=hRR-`iIzdE2y zR(e&*FhLNwI*uduZjd zYlwwS16d}NJQbw*I|j`_%!o>)V9$Z7W!Xqc@_TQoK-VdEsh|huL81(Vguh%?;#A+O zMqbvTy>Iz%4Ji3D?ziFbOO5@<{C)vCf(DBPXoOq$ak^}lHF|n^Z9XZvM{Y%raQMC_E<{Tn_8d5+NG<|8H4?fT=k*t**}C!KIqYWQzzl2htd&h zQ@T#=NI=V{@e4(LXV90q9ehE;&vt@FxtI{qe5npQSKozslyIyP$)F<~D^fiBn(kbA ze-fxzPG55o`Q>7uS=J9r4$RjECRy90Ft{4D=M+v$;{`}$TAWq3WM74}E!}+9D=DLw z@0@^hpN`q}#i2sRf!#wLjNM)#%~WXJcDqujkY*S|-D{abd&mo*&uokId{T&KuPyXq ztwOKg3!ic%i?M*Gv7FQMmUDFdSc^QyPA%RyIY^M)-D+Leoh7q?Gh{ z^+4Oj45PvG&f-|n5(QrXDAQNYdKG<+H4X60tM)eBXns`X8}+`mXrVz#UsEifIkVktDWr+p4g>@+brERhH4;8Wx+*n)i%qbL1 zpJ1S83|D`{buYf`b7klRaLMvDlM#w*t9)(EP~zG(TT5#tQ<#HN28zodee9Eg#z% z1FuM$6&E)sGZ=)=1(rhkA7%P#2lCW38h!=*0$1AZD^2OV0{vkQya$6lnUb)Y2wt1K zZ>SZmc05h;=4p&Aap*fnucCUq*gwD|PxgKV33bU1#yrs%2fgNrUb+rPUsN$cT@DtK z<0nO>eB|U~sC*ocBU!nUl!lIK9HHrYu5`-+aPZ^!WcMxq7Wk4s_V}Cd8%S&1oW6=} zgx~o6kCGGu-rmWotBQvO9lZV4W$7R>{M=HV73sU;JZaPVj_s(0c6~jt?zEU&bUAD{Lynt+UWSQhgE~Z zO^X#ORnaXj&kpw*bwtY#-H&?qiL4sA;nhGflt3{Q!ZggKkyz(Q@UtwTB_vR*k$=+* zrGdaGKTlfGq+MLaYhOFo6RB>H?mKdi_&_(ifKArG?kb7DM@;M1x%XrxH|^oy?n&id zwQ(1gILNL;DxsasHaXihQ7hLqz1@=-0)NI_Hm-~zVeYqk6d?~_XCTv0J2W9JDd6^w z_e3$x`b7@N_eA=7G!`qv%4>@<=W}IR^9HO>pWCTUUgsk;td@bDg!0e&AMLz=d1SffI8&~yR2t%H!;i4#VfQfxMLAclssvYW zisqwEL>yTmMzuvls>w8UU|)%d^Lv=TeYl75;lKWu!L<(gmlzK}IT7$SmFx=mx87n; zu;2^Fi;Dg)rR2Ijd=1dd4$Zh$*i?as{M@o$HNS;C=B$5#>$BRA-LT%*)x&W1YvEiZ zs7VR8&N)FSb`x(I@CR;j?oZ{ovaSw9e+hnPpn` zOG%dFo1)ym!y1aXE2S5Hsu--F4gbRKD7T)avH3+q;iSl!vIKq^GyRfT4IdDZGc|3K zvQx0qdiI8rQk)VZB*^!>Z!pPmO{ysjd<8I51kKdeEXYjmv407?xdS zojV}ILQS1f0qgG=)#}H-IM6(!Ra}cSC)VYR6#F`$bvzF5Rdr5`%&C#$wGPI^&TWyN zno|c(Dh{%_ujMDSa$C?C!MjfFI90Mk>C8LZ0?s7<8QUqE`x1&xr%d2Mi!I!#BU0V` zYmlpX=U;Rmk~@o@8=WG)j4DOm^J#Q2qQgXfb2fs0c{q@bx#y{c9lSZFY3)e%Sbx_{l_qc)?0fPG(vJ3 zN2}irEan;UVXWPrid(spBqot*up$>f9!i48PqTOqJKpQXd)rzhordP8nPMaP1cJcakS>gY`XgA_3*)C z3VV?}igZhl)rD8qVwaC2mrJb$iu5{bF8@NQa8>VZ#ebA2p=}l zi*WPP`5OHiq%QCw6;tr#abs?#uAubxcaulHv!d+Bp+mMlQ{Zb0B7-ZnxnVsE!i-oc zo-w>=JKqU^oQMbe^ZG(6X*8UHjYfP&D#e<qNm<1Ib1$Iqb$L#1z)q4S7KMaqmt8b zs&qZ0aKo=mHhg>-wUtuu_iyY2a>V;QJzNym1+7Icys{ATkEMLX@&AvpH;<2^%J+t= zx_V7INoOJHEI=;_S(>Gj4iFZ#NuUTsWpk8mGy%m9xI}O?K}I@+(Ey`2=|<9v7&JH+ zh&t&6l!!=1+-64abOX^&!qR{L$pT#=K%VcZ24~*qd7t<5{!w*mId$sPsk8jn z?~k@o82mqc>D}r>V+em+?XBa-S!kQ31(Y7YA_Xx)}U+Jttz{Zs{Cca7nj<;Sh*5sMf8TmwN>*6c>80t z|L$m0wnDn80}^#igDtjFx}!~yceP=?X%i&-+8`U1?w-3N*4$9u0Po}2qK4Y~A9$%M!zF-StE!6|hu`8`3DC`Hn8`~}Q>=RyT*e5jTWH_qdw@=vFwoiDyYoFlI zX+rHa1)Y)mkvoczm>+lR#r!*UhlTrrHmgu|!Xj55pgMfc8B4N(Ar%|?NVqrAFm$`P zG~+*od%04{{Oh6T3?w9BfgDZk%kF0m?ea?{XAV{_ka67!?0(_5y0{Rq(m8MYs?IAr zXcW2f0wrj*)AcJd(%FC=In1rQ4kMp&=;gIWczu^#Nl0w1JBr!m#90aG`_^6fOUqj8 zS}VOWRd?%e_rpTxD)w{D#(H|kXrF~KHqX4)M|-p?m{<0_@Hm?&s5I0Ytc16c$NCOc zD!hp$trZSIGwFkZidwzvdkX^me(x_~pJnfjOz*Kd?O42*cLKU2aZm0vvx zY^{v=&xFi)*20ndxG(XfN|cpRK8V`cHSE}HlOrw=GvQrmU0vm_9UrzU&8}KaeU_k9 zFUDT3Zopou_G2$mYj)(=m+nyV>){1A98MmIEwZBmGHJWPQg+AJ1TeZOgO-WHfdgtXG zv?iBp-?2G&q=L)gjNW$Zz}Y3x+4YoOf1TY`{C1@zFb7g}S*Y~-VWtj-W zinU}b*YaXZrJ1MJ%qxlI}9+6{CqF&Mc=ts zb&Fn^g)0(Vp?UU;d8Xsa@L;z97Z%te(L9B?Lc}X^EYbr=Gm!2dOhr|Grt205k~f3y@J0rGjF%x%g-O&PqfXd1O5}L#wC>Xtni73%esS z+~+oMpp2JBw_goFnr4K?thF37ndMz!V!>?CSFyy>`x!h$k3hP&2R>{b;Bd9t4C0*$ zy(i_l-5WP(*a_XOwo`E^X-WIlCHIXFY{NWe#B5n|rPz`z(hSM|jT_?G#BRue@CKBm z!y63r-3&12f!?u{G0-P4Z$c-;X1Cfl(wZ$Z0EvE8bn%swn>MYb+>+8SD{DvecW4mH znaS<|Xwz)bQm`(!`GAnet#u z1!9#58BZUu&4NWtaD<&K2^>Il=jai-myY-a7i>GauvdiWm602;-xsgEX{PNbM{VAT z)W*t8{3f6jspJS2hT;ftRAAL}WHk2ppX;fI?OkbM6=cm!ZZTq9TK&I;^yMBuGa-4+ z!)ta659oFa_nWOi$CDUa?cf!#J{D8WK#8e*O|`L_UcYL;RNYejUIjfi)m9ldRL~XV zD)tk&)-}@pD(>oHQ70Et@ZiN3FG3^~~ui(<`v)6kaH@ZTly#@MhDtDp)c% zqDQHLA~_oNjZ(ZactamzoTK3l0_CB1ZT@=wUFj$TdFWQi? zu|a7Ysuep3i@YRQoIF*isidB~Cztz$xryo3jeH!gRu#6xdn>i^ov^&um?NOij1Gq27*w>!sgsgQFxcpyjC@#4wf`<2oLsN z@7UD?8mYZn zRbHS1?NncUx?UbwkrA+Sp+q;ED-Xnn5?yRgte?><5La7cP&gQ4fh(Q$wgY)qqH-se z{COMdh3hKsK3nh3j$QvwZFSVe5>=1|t<@pYS{-$TE@_T30Q?;HR3UF-EXnD4UvM$0 zp#rzXg&rU|EZl3EGY(AS6)vH^*wHQtP)pH!Ersr-ENH?_iB=Z%O)SAvW;bZ8S)I`y z3BJn?yD=sHN_r>aEfXE9Xk1%1%StWDwgDf>x{=DgDGpO2+S%OG0Z;fzXBd;IZ_n^} zaHQFNhV_q>of1mz$}1da>_j|^O&xfG3#eRN%>~7}Gp7)D3_$)iguk7w%CE{ z!j+nI&8+`x_!t8t)5RF{*&42NeGC zd6FJop2Gi&nTkAVPey3pf}IaDdD>n&+m7kW8M140hOE_iVxvmbRB{3O7rB7OSBiVm z&@tfJD^K9KIt8WPX#d|!Ob_i6OH6@B+L*rVA$v;pko866{Xfc^k9&8^!|{u-DbI}P zY`Pws7|;%d4C4c|<|)v|;yby-Zra+jbq=4>wXJ3|q z(6Orf&3KjY^)~%@$;dUmQnkJn&BcBP^S% z>RF4w^?07l|3n_=Uzew)Z7-HibM5@U=0c65sBBc`OeD$Y>Hm~@=lRFDCArFgawueK zy~Y%r>IVquRrnr3?!iRUcaG1K1{KsxOwa10Lb^P;|DFC{u!`Ks71|5`*ggX~?$~%e z_Hpq{K6;y8JH*7rH;zN!qEG);^f80<0ClFlEOJhC4SrgpYpUPq`KG;{bTg+p>2xjztT7&rDOJVFd8M=As=HO5cvoVLXf=X0j@6|!NJH`N6j)}(dr}<6^(%fo z#~0_d_@;E$FQjFjewZ;S`skXr$m~*N`=@t|ap^kfN)+1@2iXexF)>FiBFRx5mGn!D z;{4<16GA(Dajt6Llb9#BLXR5dmqHdCZIb(wO`_G5_!rq|)c(1+Mo4#%E7_DBd}^V` zn%JG>S>vN`2ciN-lg8{E*5)U|!ktRcnNX592J2j$OZ)@RB{!xAqQs|Df~)a#5}sa< zr+4CM_1&lS35Xp=XBrLuV6s<(=aXHUhD0~|v>AQu#2*D)Ev%L;3n6!mheVJ^ItFR6 ze~gFAGyCJbWp}=0BEDoIzGM=S&aiE_w7abD`H7}bC% z!_Kj8*sV9ldgk!a-c+(DX!t!v(vI~+dzq$G@_JBico&v_Gx%%aHKWO%HJy<*Q3g}c zCbI5WuS}RdJ3UG!%$nU%8RuRpOXzO&P4gIh37e(Rq($dtKyORejuh8!;ZuA$S_{1+ zK2+N&|G6hb^^Otbv#CZY$%z`DpkslNXmW6MVv-};yWf-~wn(2sb0*4N+u2d6;~$g3 zVzXOAzBC9s)2oV66_b3$fM6JmC4Sexl?_q z9tUtOKreVp@Q)QvM_HjO(XCxA$sN;>A^zvoAnh+5zI3nDl-L7}1{+0GH>)~RU1QwL z)j6DZSE3IiPbTY*_oUHs&?6L1BY4bo^3F{Ln*TOv`?-L^1%JvaMS~h|Rd}#k7b_eJ zZ}f7d2dKn?#A8Z#)YAz-O40{7P@3{Pl;&yJgD6Z%!D$|6jlp(G_yjh+ai`iV zo0zyW(_E65DD6fmB`!40t!Ttw106=`Mg^r6b&3X!yKG!vJCH4c;(M1-%d~g=> z#BeP<`!;RwDzx{r*cM`2Fnb!t{S=Ik-RLEz0Hs~EitIDf+|mD5s}bKW)G8x5&FiT# zLQeAuIK?riIx5{v!kG-Tzsk+_YbBD9%FFeSlcc#A9}s;+*{;?-&1)n-qAvg?E&tvA z#Y|%3HJ}87S}|t{d9%+5rL5AunEd+eRKYyk-VVu=F$+huo;j#rHns`avan@hGh#Df z(__6LhQCfymzLB(mypzz`TI4PM<|WWG-=7R z=cy0#yZxoiwQ$KTwJQcZ%e(zrF51a7u#FN2lf8nMdrB}?Iplufe3p=`j`wO@v2GeU zQ_@JK?Mg_^>D?!Bw-|3uVrX4d{%6T7P9|v4@+n(X9!Y-`8w*d-K;lrBjvNopJ)LfugJaZGq{ z16jdqaID4g6NG*by%!#Q3|fKWPh`TJPoRfugVqe&L~L`hncF%lSHiA7&Ryxt0bZC< zkW8Xfcp*z8$i;fqWXDaJP@<-z@%htWzMihF9Yrf2$D*-7O{B#m5;rXZ|$9Y>1;Fd z>9URM6(w}esK3$GKK}}noh7W<66c|`uG(K9u1v`$N$?kuT40Tg^V0Gq#u(T8g2!Au zj#^Tvf+diJ({nl^>&>1@w!l+CXW-+4rz(%IqaBE7(%GKQB9A7vo38qQg*_jgtujdU zh;e;PzlYUUCU`Q)<`Fz&p2KGe&&;NjFeGAR=D954DfJSRN3V<{1vp=?PI1SJqb<%a zci+vKg*!I25-VCH=UAMtQ^$E0`eHDT%E9~1!OEtEuVI!@q)v8~`ZR7SIL*k4rzO9_ z^=WFlb}yG(`#-R!d8mEuA^X2(UB>j1zoT-6jOlN-7vQdycK=7BGr z?5FgG37XZ%*)i^wyfGBHlh{${U zy5{x9cx0#nP$zL#a<({?mNf$r+V3UIg^o(hyi5uFjXNrGMa=;?!OR>`^^W00T^{Im zHgD@tKm5RlJL#N8%4u3frsB3D0*$H=Psg_7`C_tLCE|9%xIe8r~P? zGVcpKa~7zJ>L$w375H7?jU~`sekV#w5_|Vxm8t7AVTFk~Q($w!W;L?H$xp!^uO}LP z{$p@>$^I6bx|wqtKnq1T%bjLO{G&uIp0W$kQoGnUpe?t{njR$|_u-#(jq$-p+Vbbl z=;kO;m2A`a=9qq7!Zk%TOB^F{*PBVuBBG(HbEzj_7U6oTS01n4E6#o zHd;F|2lBe-?uS0MwZ;P3f2oDi(^U6$U-x*7bEE%FNM{&Rkw3~s|HB{B%nQf6${<~1 zxrEhkLLX-4?`pyrX9eE13UABolK3Z)g!Ay+ARB`8UGQiURx)pIMm! zX)LU8`kqOIWKL?5`H#VVhf;v8NMqc&_yhalT`l8S(|G@P&~0+neZV+j;RCXJcpU1L z1l-Xq%dXBiPX&KWi&oH$NB_Vd(7j-x{fu*X+YLP1WFwOM4qeHPMXkOJ4jfki5#s zuP$8P`K>SxBLv7p5&NRzWoR1-7iD=Ew#;-jNVo}f=BjT61L%GoIKQ>SBXF_j2;tII zN}%+qP2&PB@DZSvtf_&K>U4#&`dKl?~?}- zhC0f|u-LKG*8mkaw(7Ba3FbFM_zy_Z_NL*7Zx*Z+KO70<8!e6A7C%|OPB(d>nt zd^~xg?|mVPQHFrBK)xScG<0KA15hq-4cb`wtZ#vUbGbe}>RTbrjJlZm=-4d*sQuroKIVKZ%$+(~aYpELc2JZvY zuBHBcVPX{r1O>|RN`Ra*E|gyOkM>oM;JjBN=3%g(Xr}omnCWqjIX1-o+nu#LsI-+n zj}|e0i(JN?L0FSAo?>E$mbV9TI!5F(7-yTU612yy@J>M!(I8;`p|m3PZ(xkGs#xPo zRcdH+WU$_tbRL`osP=zhv1m&o`q*l_9ysk~Wbt`UjtE!9C08_SsTKgo432fx<@7$q zuV6ktT26JfS)^ECJ{HO;mgiV#N)R9Ow#ilp%nPH9onGep(>ZPZSI$?+5haN_hL`?`J4uz(G zZ}(Nb&V?v_kw(&QN4O#TV@JIa8)9lV-1QheW<>))la@%|1#wI_{|R zC@2a2koCEvjk)CD?W1qPCkQ>{(c3v`)MF2bF2E@{dZ@ECk-R*56x>G+pF!4wU)(MH zbt>oUbj9F%2()G4l6u(u%b=4^BpJ6Tn#L-`g4`luavt$d)6XTXJ=E`MiJ$4$s^tBj zfl@8yhr)+Orx|4iSRgg5EnibX^HRhfzHA7E0_603#krvby_rrQ@7@q&IY0P;Nt)*791Eqjb#)nwFvL6=XjnLO=big54 z2F>K$-o>3S0r!km!cQh@R0|t1OPZ}=-jApM2%A&}Hj^v(Gy~#^qCV7vNxCP6NY9qy z4P;mudhN$3M&gWzoru(#W=J97zB7W(LUCTGHCSO{H1L&_lcN2$d(_ccwh16mDyVFmmT&j>d840!ZuBxNENIYTbjN^{u2 zg^N@8PJ!7MMQ%nN>bJ82(NBmK{e)uut@SHG`6%B)G;X$k=O5dP$+OgwQnX-}gdXN0 zC2Pp8=K|wC%(_5(}6@Bg(WM_~*Wvkr_ef)7@osROQ3U^HZ zJzO05TTsp`J5JV9ZzGAnS0*{L>|&oxd*-wM>Mm(qKjvQB#X&+eE3madb_8%YrtGf>EYj-EvQpH8*^|a?Bk5& zW&GcWh3fo3YdvFdE8Z9O=@7vfz3MX|yMeY&V(kjd!b9PYZ{eQ(xUi4;EfBssfI+s; zj2Whboq*Okh_;j1Ee!f(D0rarFvgV9V5)r@C>^HCXKK|JQ#t&|9N>~+p{&DbQuRl1 z+#4yRr8fuf`VX-*iUV@ip6wbAzbbqm`m{6BQ-MDVZsPP#+E(zE!wjBQLfcLOuA8=6 zlp~hBa6#w$6cT|b2V{hMTI)RuDX{F1!fWsQvsFI&HLC=b_%-j@>DOd842749-@}Ad z4UwFmoz=*Vj)aw?=R4_F-3pI|=K_scLeXAgF3`DJs^*CD%?>X zS{LAmoR2v~*N~gxw$U4d9}GmhtJW!9nI!d=(hZA8UJm{7rV%+T`o4tEaw@K*kT1?H zpG(hZKjL2MQ;a>MHiyG|hQCG&*x1#iqKA5{F;gD!e~&1Lz^+&l8;IO#>r;hPE&-9t zBHvJcb{5cXXTX|ri)6mOgbZCc>U;PDD&GJW7uK;gH>q@q&LB$2HRzw1!Os`}1)Wi3 z_P0kIT9fNzF}-uP(G*c%kk)e31rU^z?ZVLCCK$mXvE@XHNN(5( z3*%;BGW!irTL-2mCPJ(Ei2v9#jOii&N5WJ4KJHh?EdpP;67m(b>QKKrDm-|3D92Zd zZwU|D1{Hh|J$EG&4*xi87O$EO*9X7E^=f+E44Up)349QlXD0^eGjnnGBivkA72>U;Gl>*&@lk6T`HG7~k4lO|Lv>lN8_^Nc{N&Yjb>?tKkz^u)bm_ zthht#Y)i7}L7NlEiAvZfd^y-JN|@k9G2VD-pfSMC&kX@03QeTdo0LFSoh?gdIcU1=wf-<{<^ zS`LSgjr*N9s~9R8rHO1h-G&}<0SWUK!Ga(YUg$#7D!Xr17RjEpQA_cNsQAY zXMSC=0+s-A6)&XWuTFr>e**MR6SPBCymPIsgxE{gmTM^@8TeeBaVz<(S(bpRKIr~El*1{aU8reA$v|lIYahEky4pWYsUPn)0X{P-@W`%J{494!x=ICSs@2i>Rq#H&s7(;qxJIEuQxE$&)}lcyPl`__@lsSJ;25|hL-u_5 z4;42QGl8`}X@3Qi>%&`F4cg?R8`QSp+Te`q?1V_`&=zHkYs)!r$vh^&!&?0LLZ|Q& z^aZr;+2p@(MYuw8grY;mKx&hFmd>MA@*Dex3@LC>Y7zZ}BlEcjw?4=iZA^BZu&Byt zs}q(~oe_$-ll4Yuhfdmy%$a1tNY?rpz}|U+p>+sf+whdd2bnVZ$Fq;aDvf*-Y<V2Ha!aP~9a)k#odnSxwR+9ziWLPJ3XdA{c8eVamJ4o+jlglG4>eL^QPSs8N zAut`3&hv$PtGP+)6I>RX#lmMair0~6&T^B$0|XR^P{$ciPhF&jRDX36tHSezMds9+ zOtNN#!4tT*EQ1(&il#D#Q9AE7=a3ITTfLoL_I-(OF>YgXW`N zN4*o`*R%QYYa(`_G@4E%mJYnP5yO=}SF<|uTp>dj~@24HG zU18OYoi%LdsZNv$m-}R_NZ;s|$`a0ef5(QvTKrDL+elJ;RV|4vP#}ixQd@%0A^cs} z-nm?!(yfIg8+g!HRaZroLYDt-H|8bOFe7Q zBCxjXvqioyDE@)3vH$YYA=|N<1jj00B9MHQK!H)psEpAB956a2KH4USbh@uS-q|Fq zFt4KR32!R}ZBH7tLHuU<;?==_L-hdjCfY=mhJ=eC)24NOk9 z-u5*KS;jwg#(S3fjtX^Pfld#z0^~HO4(UL5iKpExou?Eg~GrV!62qUXnYFzM+U zx-heVu28Bpu*cHufwsn|akf?_4%I&!8=$4E>P&`}50&_?#Mj>pUl?I?Vj5HdN$4PK zkdvK}maPU(S&U=1uy7jZvoe<}xvRUlRj^pAD~=6Hua-d;ywU*Oeu41{#Zz5gP;`mP zo_-?+$3ep%GvdC>-o&05gW zmVeXVmH0YD>oudTy(S_JRGi*39BbY)9LF5CL?I%aBy`va-Lz8!>H4G4k2froSl;Ag zyr%>vbZFK;HGJFfsHg))Z6VlpyVD7vv$Q?VG_QwfgF#8H=tg zdvwv22Om}Uv+AL_@O%oz!%J1#bp*Lu|1Y_YAlF-S{|jDIugrtbm>ztP{)iA88b_>g zR%im=5F~gX8^;Xnw{J!b?%vsJcfe+e8F1Ta&p)iD61SW#%3(CvUHCh6bi8VBtxS_L z{dM*?L^&Yk754q%O-KzHQ?*~?>BXO?c6=$lABulGky`OVN=@4_9XMYGTSv|RE~P#Q zPgf>X#*guoWByfp5TneIhj&lxdXhNKokNN-;GfS2fs`~6Gk7_8-U9wf*uv00Wdzkr z-x$|R-?X-K7Ubcoe|rxHX*dgMcwA4cHv!%%^{m>9csEWRuxfyyY?SVS&a2^Mny;9(-5V@DO0k-vP|0FPQa{E;%*@G3>sB>02l$81u0p|1dNk@=&bnVL_VC0`KaP8|?IR=xa~T8w${;@02E5>ffCo((atm z8Jf-y-@~4O+U$OcHjOqViEX+`Y|~Ul6u#8~t4fR5E4g5#btR|kc4#bhwRN@xckHaX z@|8f7@a%BeVhcR5+aC;{za8VDwOBUp&3Uo_Z42Z8ddYFQb2R?zcFm&q=4#9!bXxJ&W<|p0{=A@ehLFAL$6g^@cY7Ah`X9+8*JbfPY|K zXm4@+DGjt($zGi;7O^d3-AzBLnMcXm9uBQjW4j)H`9^FJ`l>G8JHw{-NSw*u*M6MC z$Q*KK9>$IiJwgp`Sp!_fRU?lG(pl`(x7NgX_ZD-IkN+jG5^~=M_|{_72k(~p>A#@u z-8>xQN%E$Z2N4r&4o};2d4B&-<;H}oDoF`=g+Kg6r6_awg;)!2h8GHq&JarSF!xxA>*o2;5$kNp#nv~qQ`!?G!U1up4avYN?@;=m$#ENx) z9LecRHYDl69al~xD-rQH@Ena!JC0=ZEgCxY96d_ui{wn~`%Uo=0mY-D4gX6@%V+Aqvb`5bvfpOHCVz-I)0dHJujm6dnnJLPv zrFPYxi&aLlvn4oG~e^R(yQ>D z@0Tc#_S@r@ZyyL0;ob55`=BLZj2OfDUkK&#-QxCmJZo99T~c5*4Ft@{b(=8RGoWLd z0UnHbU}YK5g4ZV17YmQ) z>g!To2Z@^={Qi~Ol29~iTTd9n4@M3#NplgMli9;MB)c=n<-UnNVCA5F*^5Hj{in7)aY6Y9Ab*^8L#^ojj1Gc2nJpS6?!-Qg* zf?vf57!7|kszKiS(TYy$8vuE3R0y=GIe^wlDgb|LQQ`hntJ++wn3hGGvbOHC9eZh_nlHp4UUo#vprm7?fSilmsv zrQMWFZ0B%ppw=GA7`JvvFnG+nl(qLANeZZNO0ZV!;9RT!5~K z#*~F88`T<7UMhne=$q=>$V$)XDrsNRkatc{Phu%JnYBOzvG~W5Mdzr8vxI-E*buO6 z;W{8mo*pTK`4y9uX4?i@d6RE=a7;hF(`(z7)_!gCR<;N6b~cK64ZY=vi%gj3^6XQLdb+NT%pH`MW~SVWs&C*hq|fnL%m)O?lT$i5nPg`E|ZOw{H_BGhxZFBEhpa@agI-J; zL;iFQ*Gc?^Ki;jwb1A4pgLy&7U`u{EwzIFM7P>D)(1uM-D%m%p^U=7|oxG{MO?;xS z##HWvbYf+ORHRs03mf3j=Hffu_$K{&-yhrSghma$!WiiH(YnIQmArjhin9OMPD`%A z$fC9EeGa`ywGH1+@oP3=-Ho)&IMm8%HkJR+-`j;BEe~9Oe~q`@S-j2XtN7|wr1)G;`8}cU zQAanQP?=XgKlEu0Gx@%N4CP4U?hVkhSpnS7Pp>qU=Y$m3Y*ljLb=kV;qcCQOboyEZ~TLBrx3ODBp}kWOnh)?$L1NZB74_IJIBX zpAr`>`XJ|Fj3{?Y=voA+L$#ZtNQq~)7+3Sve0^JEdo57sJ8j{W-QAi}NCvi)sQ-9Rcl1n4559(8pK+d~=Vc%Ss@m#j2j z+Nd}vX^=IRqNU+~z8I9@zA@?n7a^V0zER3d~|{SZx+3zQKPGLqMtJk4SDUBu9AL<#yXeOH=nHBbcF3! z%ebraWFKJ3ox`@L9kTm`l?iRaaswh;lol?y0c9WER<6A0W$A` z50ierp&1LF5E??V46GFg!>W`sk&3UDbaYk=p zva$L*)Nh>=3hk06uIUS#sT0^?=JBsH(=p#=)Ais%5)SSKqI?TlR(4Pd&%LvwQm^EI z#3}P~2RZ17OZau<4;R=2mB7#Cyz58{UC)+K>0Snz7mRZw@}Ot_mD-e8_ZPq;kRA9! z*slLVsDJJY;kWTJ2hep6MxJZFP{PX&NDmgEJog2eTk4_jmo##Y2T67>U8(GdJ@cn3)V`^2_uk>V&&24=$YjP=0`FOE%1CHhY`2L z%sA|ZyKeyHsZR&yuF=-_%w;@1jr?>$WljkgY^R?A_OdJi-l!7p^g1fRU9kc%NGD6Nt00%z1=gi^UP zi?7Z^*>p6g`>6ack1Rb$&-2YrUqoWPV#N}CZwbEF0(`u05Zj2(Aq8Y*kbd(&0yTYB9o{2epejlpI9OZt@CAFkxKs{d}GBuYatnxalmn_vW|pr92I%z`6^FZjyo=&;zFPWOBz8Id7K&n*Nk$cUK4S^K&-_2AlRT7p zg_AZH)9)PbX~)IVC-e~Qkrv}LKk z@+=>HjxmgcZNSl^94d|OB7-$Yb+I%Qv5)#`lw#rufuiFzzKy=p_0j83YX4lJeEQE% zoz#{-ovz*WxQ0*4FEtE=-#s3|1OB#crMDhdM62A4fp^S@bVmj`(Q@DNH-QrLc09Bo zM~CG)ig0n0Ve%9W-wD!2xp!=D3Uqu&;bnIemUU5n&bfer^~63Fm@CSCIhAa_5mL5C zT%7Z@ALFGtl?#|v82e>6?Xc^a_{k%%_KoS08u$Y%_(*5w9QOnKQKAG`;8(GO~+!6KypX`eA=a%d5b^xKwCS?+&uij@r3 zrCfR&R|4DQK_}9@ZToQb$GT51wcyONt&6;|?W1e;pvceHow{TlFdCbS8In*pHu%xC ztMI3Na+?xIKW*Ity8krZZzX@KYXxtRDCYZon{~h-9_7?o2NG~(B_G%Q1?A+4SFdhU z1+4?w;&EEtN7th8oj`KQ4XTuK^GD&u#Q; zj3N!pkc->&sQ*AX{iXuAOTb%FS>fMVdT2rGI)dVi zg{b(aaAm>IS90=;_H#3kC;og^PZ^I`yobU+fd6o^E9K3&Nn~bMi0GFPgc9n}t_3OtL@ip3|{NUi^Fs-}hToL~&%K9F$DE`x5#Qz4z z0UW>W=R*5n^9`ITWf8vZ=xvc(CBNEcfz1U&p4&!ipAMN*K0k(h*MmL=DLq4;*ha6g zhA||m_t8uH4XOirw8WkfcsoJsI|om7K}X24Rq;ntMQL zSlBo?C=KVq6LX^XxNw-6>wI5GV&}H*5f&R)c6=zT)a7-yKf@MC0tHW>0^%sJXg1BP z9)O;TwbMGL1kBK}_m4&}0OxuXS3l=gmhU%6Mx<4Uu^69ZPOViP90=b(a$hQIJXRHb zi80Kqn&6Q-8Aq09VJqv1J|uCN4^b@wtzDEyAYIZvxTu_VUK)b zIN-ZzvgN>LroL)C`Ni4q;kEv~(3MYYr?p=}h6dazoSy-r4?W+9^ZhvgJpU`feKY5i$7etOmGCu=KgZUEEol8pxWD8p;S(Gm#ddhk&5GF- zUkPnEeh=G$Ia|ul%wNoGA?Y8V`xbA2DbjmH`fg-?$*aE3P&z1muJS)kn{f(e2(4vjM zC;(@k04o640wL~jNz6qmqhSV9?v%It)*O_V2#Y`79ZSAH7kSH$TQ@>9R`m7IK_S)- zJUo2{S#*|!@V5p`ws%3fIDu72`w&)%+BbwpUybznkUa<3g;uSObe$Ut9T8Sf?+zWk z#w?QdiGBz3tmLwtK0mkqv=C%&57q*2^1dP8dq+S6(Y|s@e12|@j_f`9=ZUHDz@LZApcHGV*>eMT^-wmli4oSJW{Rf=Y!MbumF=)^H z3*QNEa`b&Q?_Cf7_2!qtn|1GmXnA!ZdPnEGj%Z8_P_o{%@ED7cIRv6b7c`MemtexS#xW@SSOmD^7md9s# zFRnE{G22`5_{GO7o@jaE9xpu4*4^v9_(aRP`@9wFj89s<7uU5sImcV^X2Xt(C`pC%YT|0xGs9_-S!{ftuKjYOuX6Mg_nhr-n${9rbg z(_WZ@xooU533~;sae+Ckq~3TL%4qD9mC8^(C=5tPlw8Oq&U)wEf-V?-VA?iRP{w_;n4B3j&o)6ySLQ-F5 z{Wsgx{K7I;U&{AwaLuRd*wp|#ZL5-*az4;49R3y73f0n3aoHuH=;R<8kO8)GdY(OW zdD}>M1J*%$97lE`a@ggqLBy!XN{e~+dU)K;X`#zIrY@vb4T04y&|=y*8R13yPK6qC z9=ow&=c%0y#k$igWWQT4>!yfQ6wgsbg3zgRNo5IH0oz24kIBA=FNSo^#!B@oNcLIEzdp8Ne#fzz zS-x2{#tteooK6<>PSesT(^JUm;7c{rv?qO(C#5{#41Sf5+F)LQ)$(*Q75S*u^L^x> zee%$Ba)3of=qUn^Yq{x^5 z=%WaqWg`0Pf5$7yrx$=MJ1v46sspO^v74~F(x<*)Tn}2U;FVNuWeTZ;yey7P>Y-fh zFgVESr3%QpbH^ga5IEVP!Ggg_HfGYb0JSyM_~wwWQ8QiTR1zCxvR+AzaP1Y~VwZJB zc-!>5oGkqO=9A8|wDwnFdA9Zi+K$i$PcZYhMel>?w^I0y9YB1OEV_~iOb;%HuA!d+ z7ZyCBvh=E2NpYFzd>rGi0OI~)OBv*%asy+$5zf7#6?I?J34dX?AQwkr68L4cdl}h< ze<96x3Z<~CnE~o_C_Hn7)pMYvsK%LTSVsPKmX>OPx5FpX(ruyTOwMFKV=M2lf%7Zi z6O20YM9*@cWv9&+LA%3S5ue)It|KdYteqwsS`U#vVATYgWaT;yeEaE4onEiU)9`Y$ zWW&2OqV*UxGdd<@g=XS*-P{4a#Z|o2KX)Jz>4QkqkS;`;hm=Q}jIt|F_F4V=PcL#*smQ|2+I4fO>B=nN;-s$8ou&J;1 zOFT}X2S_0~ErdP2iqzd$jJQU0#(Q_TGUTjWE>np2prbrA-m4^SH|B*B5pP!k$wEB- zuKtkDnGT#(d5FqjBnNee^sTqTuigZPbwKata#gV1is&h&=+A{LXHXE}p8cM#6&ax# zTf!k7IOh+Bj{}!8UaIJ>f#*jAqiDzaEYc^iqE$8CdP7tRpFGd+qeYL zwD-V{Zlmv=N(b!udVd*{$DU;i;8QJPmPeDpkpn(`sPC7+lVxK}xM#sVprjcvpNzXz z1T9XEc^7EP+)ZmjPskd%n53{MPm)zk$EgS0>6@* z_88|;A*w0{Q52U~#q%fH8~KDLDb|d_zD^;zs;fP%sZ)?v#WlpZOZoIBJ$d{VA~DZNQ?*(5nCzcfeTkIs?#_aVaiVnn!*F!a565}RDZWILkW!x?7yCpc75Gtpz1 zrfhP3bdKBVjjM`tE8*Rsp7k*w-*k*mZHj7&ZBjKQH6=DFn-ooB99pNkG1{4o2wD$@ zEY)vhOfu>HiXdxB^v^lXnG*bYrh5ZPp?geY{j#9aQvj>G0$%AT3@tRJ`_Gxof$<^5 zo=KsOYFHmeshv3?Uq)hMk|PsZHX8MB9(k=ds$uNUXRCW-8S*_}j9tYC`tIQ) zHtJE$Q#z@CQM_j!iNf2MNiPNxnva2QZmpyC{g8=(w{~Z&tkw|EjePV*2J!@M3mw;< zIu17X4B1mhQQ()qJ~a65fV%lrjQ!W@@(~X;AAM^-d|u}HA>)UybqTaEn_=sCkKgLP z*ZZA7syKK9v5ge>i252cknU%YT|Jn41G8Q?VqJ6!3owJ^`Sq}weZFup;{Gc7ix_XU zo(zmwo9~v&G{ul#1E-JrHxxj(|2+WFi?1pq5(o8(%IAM=koSMWC6V<#Y&NVS-ausD z?C2&Y6zzPlV=AaTdY0CFuRBHbm&C}Arq-Zrf0TmC?qaF? zv?r^Yq@nYO3!ro=oD`Ft)_<$txPH~IPx{o&(BDgAr~DRpT-IX7Fn`FtB%wLJL;=0k z-RO3#GZFSz_=9Z^kui7BlDvupKYh09?z50O(Px#-sU@+npQE|ireBaL!AN_}_XD}l zF!{j1pfbF>Z0zqRJ9n2ALEn^VnBp|=9vHlJ{kX7P6VvZf!^hHr)acGRm&(o{n30p(OB{zua`RWtRT$lgYK@f+0KYvEsE? z?C@X5y=``<@V@9{wFS`xtcW|!bVsZnbkCE7w3;{-dz3Jpk1PJP_LWlKwNWg`^T`H*20fyXt19gEtY#B zajd1!GkKHlT>mRk@Cw(^;6?H(?i)aFQ_M9FC<{JoeSneg@B&$2c0D z>oF^7s-4r!!aLV!gZ1j$5yY%y{|7!uczmg738sn4QDVJOA=8#+ottbuoT5AG&h?q_ z;lwEJqa%zVC+zn&Q)|FnP-wsgVAW)0J?>ORoJ8Pn5jQNHn;r;B$qp{)O^Wpc4y9}I=XyOj}36Pajfk^|a&9I5G{chYUt z(=#34^3`Bhg2qjCF6ut2yLJhzCS6)`g*Cbmj0aNcs^}7zz-c5ruB|PAep`+_vY+!v zHH8Og4uyt6%%8`zX)Y_`R2Cc@3_C}Q_yUi`{RBA+Jz2)|6OuIB$7v14(LF20RB`IQ zw8zS+4w32)?kD5V(eY^VCE)wN8no-jk#^{NRQNK=x@;HaYc zDB>JJV+$Q;8rG79u&|7jN9Wr6Np+BF2t3l|pr97xEycXmn@m7e12qudFIWe@g5?AC z4e4vY*SFD@=qn~t2^%tCzp>n~e(A3l`dCP|jIfcgr~1cgtnIOEAM zq)w5!Vqj>BI9E(5qca7#Dsis(`w*Qg=sYoY&x8+j20B|H5`_L=v&45p|6j8NogL^b zVK>k@Vsa~;C33+jL}mzP51k(-^?1-D*jW@iDmB)k~#^EvM<~Ama#!}CCW9%C*`Qpj4 z3*}e|JB199a%zQ?@ay=U+LOZ9dWJmsNhj)1Zlhek%%p07|MEcb_O+Et_cB4x&~<6n zcDJBKZGcHi3bt33N%U0iVCRdl>ccmXNPFz!`jx$%wrt#?8{r~wgb|8Z?nmjm5hKMJW?#e?)+gR9FQn8ROP9d{@S7QE3;ZGA?ox`9&IV_S#AL9v8IX15~6A9r9l z+%sH+FQ9baX<@&C#zNe0pw}<_+x7Rv>+czYg4VoJ_EdM=`?TF|gs+S!kCnlmsF2M- zJZ$C-1&O&u>-SgKqOb60KnnY?|F}@f(3&z0z@{)$Y|oYC0LD}~o{92gk~25whQ_+z z2CkSQFFrtd4lnn=7<>1Crtb59{G8lxKm^o~fQG~i8qok=Q0y8(j~BX%m$jmHjbOJR zc17(ru(k%VD_}1`v;{I-Tf5HIbtRyksqLh--R#;M5At>wo=;@gXSn!ey`_5 z*Y5NAet*B;ACPl-pZ9s6_w{){&+BwCXxq)j1rmUFVmno@e5sa~(|=ZMoa*FxvV z@v9AyPK0D-^4mEjEV_MXk!8jYo?VV-bzX404Z6$w!mM^4mrGUvZ6x~VA*$h)>nUbL zRoTEyt_s{~nFHz6G6#TLJ&_)J+llm4ugzyHGx|=tg5_*hu#}xD2byo&O7^ZdQ$EBm z%@g?nVqL2>pA@=Buvs7A|D9)+;hANnNI!0~?@pRSVwyupV-odCG4wssOb1dFGe@kK z91+WMM0|fNT?~nz>RscThWf}AdrL0RjPQpNkLO!by-9dW(}vcPG*NE-S9NO@Gugra zeMj0hLfU=0gLs!ma;=;Gav^DO$BMiE*O&j#ucfa`{a;__MU4>Ru64&rSL_RSU--Y2 zNMvQ&UmYvYtJQm}m`n%%DsU6t4W5#H=atP;^pSn=f>#Ca)Q>)q>QJA!`@FJ6KFJy+ zdotp*>F2@PvbwafKWg$xlQ2^%qqA3jSx^8xvMijBAB1diz(I?Mt( zPV=4;bp;(LDUC_s3cCqw#_+1@H@?75&YXR_k2Rv#HI@#BQoJVkSTH-D2Hd&Tb-lMbvy6UQ zss~)HNZnf6be`J1ARzX_pb2u#T>)*gbX%`-cGr*oSD9jEcn#%Q-u@lig z>)!wGH12Eo1CQipaZQ{NM`<{MMrS;WNZReVJBDK?wgT@s6~CGg;#F}waQ^`=7@EQT z9Sj#g#SWd2P6d#XGG^F(O0OJT*fcu0??}46H;{_9D#U6fM0ecUi&bO?ScJeDB(Cl< zU}X|szk$d+z@3=k%|A)gUA$z)TG>E>v_qIHuZzY6f1G1Y#D#NPu&bZ8~CqY z7^e5A1GKteML6`so#`rWtSI5!N&D$=xi`iO=;cgV-e{K7)bH^PYZ&1nM*QB7HonC zD7Xi5XfN+gVqgJIp-A#qU7OjEEZi+2G|f}P*vDCa10H{}awNg4Z6SX@5LTkEzGESO zw1p%(1y|RGx>14m3@A%g5zP@f)dxkXU|O|J)SuX}i`!_mZR-+l0<$yN23ZZGxYrG- zQAxWnLi&G*xW?BaHR03n4LNS?xVmV&>=X+N*cnDaJf;>!)5Q&WK!{S*E(KOX>qa)m zx_-B?*4`m9q$LG%F#3AH&~(bEvFUnBAGZ0AUY~4F3TG!AIac~m>BD5t)$kd&Ualf7 z;!$DhzSGc*?-71^99D-dOE1+=CfW9#p~#Ix;KP#+sl`~?lECX%w^qS__ENE$_^6~q z?8~tzkN$yq38wC(t%bf7m3e;Hhoh4PVjg0#OZ%vIH@sp>{kvh8EA+R)tK>ud(o0Ju zN`6rvSyxWj_g4|NZAC%h0?A3TR@CE)9C)7HsP81;9dvwBAGG}9SO8xct{wziMYnn} ztN}ZPx_!AEAN}bNovp%A@etX0=WsUC_U{{tzJBYKDyyqCKS9i|6!}f!GGPPAMb8oJ z@G}*!3`gI;Rl33CQ?zP)Y+h-}{ta6E?l1X=aA5ihL?3cxX|bBx{OCXW5vaXse8*Ya zwgG=E?-a`WwiSZ%SMd)D>_j?Bu!wtC3FZQ597KjYaIKoUQSJ(5Ym#e=e}9$5<;mA{ zXT$3+%WR=inU}kyli2{9vwzcWAc$*xp^a8}si@(j>_Y5oc6MF+eme5A*_xak`4QNR zDBjnRusLD-VCNs9^Fl2a*$2OfML#0VG5O>NuoHw{eq9p(`(EPFa6q$R-Dbr%?anEN z7O=+sq(5gnV|x^{xRdu3Aj;bAjZvM=2G}G{Tc9SWWe}w7bN%+*B?GB7l@NvDM=RZDczzhdX1pla5ZX;g=L@Z+C(Ofkzkw4zTU{r6kZ-F;q zto*+TKKq4ux4Po6uOm7Yl zx3KL!{D30^aU_yphj(KJ7!Mthsm$u5eqaHD{}p)Zzyda&VmZAFd)+`EpzWe9ES_uJ zFp|?CCiqycp{lP8T6Oo{>r)y`wO{(b-0n~sPa{?bnOTAEEUhk@sIXXBrk1OIieEI#tfe4ydK>Tdmqg+Y5c`**;L)J zcf{CyWDipYE|!s3lN9WmEwzj1x3~%G(3&p|n9B~NPX~^v6y680c_UIuJ|glpFJv;b zA}UISCv`KW1Dv9x7F>wx*AUB!EM762u4Iw`6mvX0aZt`pGrQ+hegdwd8G*bCDQc|{ zV`&*b@*L)ytUmBZ)0yk+W81a9U-^UY0mbop>8<_NP=-rE9 z_aC?pzB5Y&&;^6h{~Dqmeg`{iE6e+LtTKsc1-ey(^*f6($Ji>a0cY_;o6z>d$y^hB z%95($xIWmVWbm5EyCLOreGOnfAdRVtugtmsv7c_j~8Nzf5?jz7Ob|V^Z`i8>CJwDCD+5;=IG)><|FAj?lu4VGuTD>J) z5kIRJ%pM+9C>eSU8tbZXu0(Ut2sti-c$gCoFzE(MIC4)Uvca}{f+weZqUYy@lkk^; zzsa5n2gkexEh5UN@`NL^BbtLuy2@hqOgoT#Fdd9^m2ICPMoTy{C1Qn-IcdnV4^o5_ z!?8YC*+_S0I7X~8Qb7kk4n?cVYky%L|Ij(LR{@TAsV3{71f|M{mh1y5JbmP&`5FC6 z&W@RMHV{|F^i004*DY$O^MNA%uwewh{oLyU!)$r_b!fk`yt14u)N_)bVp=AJ6yb63 zZMqVT4C(z@&5MEV&uWHb0B*N$F+*p0-w10o3Oq3lb&=(z(y<<@VHGSAs(thLr_NR* zt~epSNxt2DBR`boWg3XTOe)sh{aC%>p}sGX&p%U9Ztx98GjD)Tv_a{$`m(&5utKBA z%Rk_ETsh2T@%&rY$^XIJe;@n=a`^x1 zCB_B^b2R@$;ig2UidZ^%zyS&5 zzk3|;={SB)Hp@KiTg=syu;$S+z_La}Sl9lbrw*n>M#BXX~$+Zs?J^2Rw zDlDG-WL#g4>&eHIu=m7==3V*cy!!m4pmziC+{-<%0X#V)9Nk@cDgcL)OY$VwN>?qf!+>i;U~QoMh%!JjteyDu~!|NjM(2F7UpCdm5AMd9WzD8N-FpruFzG);YGw#E4X_Zp8w(X!HP$4 zeXydG8LTMzKD|+^3Yz5R!6%%E;l+<-43v{ZGE*``HT5q+5mR-2xn768;clQVq*wvT z%Z{Qfm%!h18sspNh&RJ)RwbXvKMM~GJwFl%CaSAd#Rf!`(E6wF_5D;kgV-Yys_TA! zt{8K9a;{PwiCf^KK3G`GxSwwp$Kft+MD4D&WUdbk6Y@sH5>q9&sGIug<6ZI=;)H!a zQq97f1-!8ABqcX;ufl_fVf~UxrNMhb^43J~ohbuH!bQ+VZGd0!s|oi9bATe;nP3mZ zbsqsv`~H9wzf8i4Kryhc=7gn4ZBIbFDx@6)xbsVSiAFJA0eiJnqa081 zvt=4~yt-w!kHenu&U=c9h!nRq0|0yeW4?%VC;>W>pfvsEo!>eDzcEP<)KDI@`5#A&4h@d^iyym zGtyDWZFj;*G3P`v=Mlko?TEGkpZ#y6_M3MiwJSq*&c`8+1=bK2au#EL2fn+iAn5@; zZb%SWJxV6L$NhBZ3B)lS2SzxF1lR{R)$h}8VwI!aR4-UN9~4`H_#>@|D);E=F=F~+ z=(+X;Do=+P7Kter58~8_vdYRu}p(`UEPum|Dasj z8@nZYOuV9p!CJ3w!Txd&+my*SoiV`%EKL|6v{aph{>Y?E`gghGgIQ&{91DB}&=*+0 zfxw_vm8u&lr`bJuF{$qn@aX)UGjUOe=8 zhz9vEG|Q`ihAs=p-%9vn4t6JT;q~g#{G+h^nIS##k*n9>rI!9sj>?jLAO%v0%Z*s^ z`%+&>d!CPcan0)bOsH)j8*~!%cuL^VX|38GwOAlG>N) z1;dZW3VFmW^0`cDC7A@=m|$l$cUb=|Ezna880uB-dElcZX@R^QBGEOsh`CAZWh)ez zqsgk84f#viEr`wy7G6A^nf#j4#SK4!*ppE!qZX&-kGm z%v5!QBf?axyzJDwDwB`FzhNJGfF=oAJH1JsR*#$ zY$hU{WwL?onf4$tuY$Qs#K}lJdCrC8*IvmuFX9#?3IJx`HUM)04WQ)aFYfS)V#k$|kb%g4gn zQR{v*B+q2{-?sDn}2Ae}8arb%m_ROh)5t$W0P1BnGCUgS~ zzst=|-4@WI)*odVkJ<~AkY^4wlUSeowqZmOLnEzdjO~|!{HZ?|Jt-I9$zNdgUxvC~ zpI!*e0sDL|fBD>cu$5vZ^N{yU9;9lADjIDVE*5jSFOV>m^sSwW*j?uNyZIlTEfh;a zc5Dv155&c3jpe2VR{5^~m7A6y*^@0k(S{OaA{L)4VRBG1H3RuJfI;Y;)Q&M@_}`y3 zhlpQY3jHkUbg3-N^XdHW5LYKdkqG4DV)XPJtiDV7v}oHqX9c%4^+s_Vfj#NYm?>xw z8fFo@q7AE=8^@UIR1C1|w9aMwsgB44jn?pW7tCezcv&}bTELg_#)=D;GDK_y>qELr zX{*Jm6clRpf6HOP0axq-&!6)HVLnS7C>PFJ!CzBr?+^mhA5f4#>L|YZEUlMGXROd8 zj4dN;KIF>uy;Y;Ojo_E`N=fr#&E+<=Pe$6;An83i^Pn%53p`DijpQBjIMhHYf6rO# z2J$d9K#xFa&kB@#6m4ndV%CE3{GYzF0?{y%H{B%7(gJ=E&(OJ5JWu3vZ=lay|B?MM z$cM!B$XM>@m!Bbij^pcMS1ddaHs5Q|6Lx16`Vi-X?>(F0+bw*Vl?096PW+N?>OSa! zbo^d?SqlHg8A?m~tyA)@(KK^bKuyXVRG%qGpYOokdzHGR)gEFeJB!^ z4vnxTVH|7t;oH|?d2(vdvsyQdvHmbcD(`?6wIaI!-w~QlI0OlzfzY?Tcw35juy`!6 z=h~xrTZe!vmt}dk_W5%0ZNKR~;>+81@bCnjWzl6q+jCmd_nq(ClR-W^6L&B66Ve_As4W4&5~eD zj^cNmWhTtvwBo+Ro3iHL`w~Lm1A9L+wkz42{|#iyaeOcJPGN4*0`!x+iZan!|NO~F z-$ks8;0X}FcExS9x&wT(3d|mJgDudlP+X7}AwP%Y2bu|51cy}~Y8K|q6XC&2((^xOm|>e( zF+}6viWNzguJI*S8fgqj7>gui+WLuK_@ZW&$F~7Fb7M(UzEl_(<92>BD4Q4Xj=M( zA~yrS$%)Y4jRZ$TDt6Q|X4Ffq`G#XnSXCKpD6Z5h?v`YX;FQ5c=ow|bBY0gxvM7g} z{EF}xc`Ek1im*j)whkM$(;N|5bw`@QL$xpx3;??Yb`~L#*0OW?7klj(wcxO5wP9^h z^UE=oU6@n6@bRGQ*_;B5cKetc(MJRYR-9+PJix?-CraVVjCq}6T0D21YO7_zy}{j> zuNfOfT%4MnciTfl&R;%DH9IwXw{T=u?CPP>a?HVW^~kKn%=ILjJN&bNrM&ydewi8Fw-3}BLO)bq!o z)s%4ZmQ_gel<40wHG3~=bd7H>EJy{gD8;^nB7)_hP5#tVUe~9b0}T_Q9p`X&!6%N% z$i^43vsgrAIwFh`qmMjzqh@GikXXcjPg-OPA4$C?_zEfqd^MG878rw;4f-;uGQJ&=$58-`F(XxYXpByUUcMA_ z5o7OBW^^4DboQ99jHz8=GY5~B^~%$_NMouEE3msv=YKjZ;{t%35sN#)j%k$F4_8p?&$YUq0(4Vd;>sG{pyI0$H(N*X__>1Dyy9Z~#6^q@(*zO+8!Bg|?Cxi?~Eqphqofm*b zNkroz(z{Z6PT1KvwDuq1icSF*)dC;07NG3!9vuDF!Ky7j>*Kx9m{V#>LFtFqS~yCX z%Rkjk7#pvA^l9*f!;co)2c)}4^dda9ws6U*wXadECDDqh1d5;J<7m`!Q;Y(pre_Pl z%})3nvel4(6-6|yaD@@M2b{DGEIdZEqW+ok%@y-a6r^p?A!Ql2Dkm#~X|7eU599-5 ze_&yH$X>XByM&Pt^LrfFF;IsVUoik(2-%{jR*8uUeWYPDVm4AP>D*Z4Fd5GuSxBk+ z!FJIr==3+Ee}JuLYA974S$D?OP+hi*ax}@7m78=!)vx0IoM-u6Y}n~n{uUY9rMEDr9Q=--EAEsL&gl(s-8$>0h!RIrr0ZjG^P0}OW9 z|jD3uKyAkTypOOvbMeCxL7$N#YfqQ0adj{ks&hohlnv zKJ@k}b{j@tF=Xxs(63ho;g^oG9lu51v-bl*yc{xl>Y3%Cw}lVwM}Px80&Mnb$J@dO z_CklTfcQk-7XE_cBt#KqY(K&iS?F=;yb-$fSpis(u*b{kvH@xLH{XT2`xg_&u72%( zi-Ehd*RNf~>9eH+A4rzDlG1=@M9ip@n0=*aH^Z>hyK4R_XRM5+utZb2evNY3A(2w4 zf_<1r)k=6w6Bk50|8d`AqBd%>OWsVJm?<0Ctd#Y|8`Xy5_4wWyNxovRoD{G794l6m ze|Fi&E+&-1sW!59)q1TzudL5iyiwjvsaKTm@?ET(a=Z81#NPYKT2+o@;J9?Pi}nny zt{sL}C$;gjXk%$$(X~VPB_wq^S}TV}5#s8tK1bhe^vC3EMc{nh2=K2NH}VwN}@!RWE+fS-;l!%b_yZ zOLKnTe4Y=3j-4VjKv@wj8VSO>-9K*+l!|-S$-* zlKFR`#m|D>BMQI&X3V6|Ur#f$)*|eA@9ie-(H|y|RpjY&)sX&+Fc&T08@icLHCT-` zEj5DGT_ac;vN}xgf?LJ0fie6?0=(cPlF9Ibn+z{FM0kG%a?=vjD=PuA0<1(JzO8*8 z{%_P9Kwer4W>YPB!sTP)Nlu?&pGZA-4-);{Koa*54>XEK!t4?{PKMDQ2%R%rknN zjn#>v*wu!*m&5V#9@ji$UHcYrv@`K4jpGuV?s2{X*7la_OSLEE+S6av_qZqTGFH2G zt*ZX2uEqUE-D>y4b(&B{eYd-;KBfAN`qjAC?4Go%*nPP^&Ak_6pv2c&r<$w?{P@~$ zmi^@R_@H*A@qt!=-jZrbwU;cF%fyyo_S}pvzuw^2d6j#6>$J`JgYM_ovkj(<1|<5ZqJi6ODZ0RLzG1Oy-t=*@Y7713;B4Upgrmay}4JlXm4#Irf2gY)DGl7!aN= zT4P9BzhYxwiu|P&>+>F0L6$o%ebDvyln0&im+~H0z7)H%*Y$YHUMJRJ%&rfVJ#2Vj z9pnSM@};zm?hOwc($+t)@p8%o>mgk+Ck35!p5X&Qm$c8-;>reM=4$lW;d?`q3a>yW zVa)jQ3VsLadikjF=Cc{2y5AD*#C$XfX9>`~&}?@t`tHyoU!=|{N*a;sETFWmMDHC^ zgwlLjwO{QZkHZ;U8}}nf(+6Pn_hNGViVFzlv5RB;pW8CpHr+Rk9mp#*_gcdy+77y7zc%R#*l2l`P0afRN~^74oKoZF54-_eJ~m8 zTwCV18tU`yy+x2ahOQ$Y(dXyw9VKOMSEFkMSh%*|J9W?*-&A)zk}N%rSQsB0TMd_^ z!CULfcDa_gto-%@>!4HmK_pqyYQ#6#o3VN}JDclvVCAf>V=T?pl=rvS=eVRTC&9N- zD{XT9Zqah%=fa7RiaE=T$A#VIbuN|Va&-5ta+lsuQBB#975~efzg-l&^VF?_;vLu) zaK|h?=zJ}N?`9Xf(jn`OKmIOiWp1FzVFsVR*)M@rn1$Uu2~sG%+jku`B|&t1#CTcZ zRE5V$=m@o{TH#y(PxGEy8>?&{M_!JU3a%i}1qXKh-@nW308=)y7yp>T4!QrMJKohrT( z^}Via3CdO~=1Hx37v7yJr9InfSIN5Lf~*a1kuDIdZ5~$>q;dm`x3#TvzJjBdox6oe zdaLt-GaYuiG3=N*xQ=U+&2xMuU}LnnCD|p;S6q@guQ-jBYbwFjZQWl}TE51&zr4`r zxgL)iuQ!x9ab$nRb;^i{SLLN*j9*!hth)E}hv8?2*wB#T;`xdFR6Ym)adk-2;REiLnw84yu?Pxa?mVF{sV;mf)Yp0~Q1YkLp_R?oaC zBEW zQ|$Y9L7vzy1>3qTD0_X~&#gYyL3v1pBduR?5Rv>2u5(#`?s4UE#|KyyxZ3+m%UbGc zeacCWD+{YzT?fJnRsQ@FxYz334^6>^pN$Ny9D0hm2p{G+q?sY6iT{r@*18Kn6W4dE zr+R;RIqHkGfn(670^b?U5mwaO3}CAmeiZHlrHQyB(%bbJcMiN`h=g@yd z)K1uqT=WFuAGsR+YS;kndKPvmivE&EF8*RfZHl|7c9pxaw#A+Ph^n^Ry{OhuT~}LN zy{-&%Z|Fo_JgNN^RF{7g=F~LV#uM@8f^iRr@e&uYKrwp;*7p zw+FG6PAF8TTk2vG#im8-_GVu-JsSkkY_}*}IVL zb$3VAfFE4nZs?9x21FT`W!Zt)deqEj*WmwY!L6sB5b0T0R)kgV_W}!+lzd3gG=nbX zSM+`^@}opnF}4{2tckX4NVgl^w7-qj%a6r+nHVJQsU*zAmvXcnG+Oe(p#m(@E6SK`!a>f1&TuODR8L^f`DzyMgH7_P{Tj!n>oG5 zTPNevZ3)25ekQDMct*Gv_lod)KmJzY?`iz4!rz*P5lyxxvVgPQQrD6YqGY$}v4c+I zPYyx*CRH_@5T-C%&rwLdDd5*wWM_Gu!~nS)f;Zv_zkJp4M3c&-J{xA(c?0pRWHML; zFP&1qDJ(HRc%$yho5DTzXM~^VpAqgeAI9nx&r9R~3@$Tx8@DqVY;PZIkc_pv9VKI! zNy*1DtQM=pC&^)avK)Q0yRJE3fr!eYzD?xI`P)UWpb<3-D8F4B9)rkSBYfKMIQ)`s zzu3OSr}M6^G*u#gv!ze1Y@%ySNZAC>Mj+`{4C`Ce4ZAR3C~|f=chxEKc2)013X|{K zi0vASG~n!yoERJh49;HRCuU%9(pl^}6^)r5$x(Q7+O>qw*{%+NC)iXL^$mL0~V+FY-623;fy^ zFdb*<_@@K~*+VCwPGIj*Wt;q@bB3JMLBDsye_!NiR6ju_F`twxP9qnyQS{qz@C9J+ z{0ZbWx;E!1Jx3DEs2W=FWTJ+AK7Xz|?qVi<>u6S2*T5E_Ne)p-On$pErY zBedI>{$dIGpZ(-o^g3uslr70kEU%X&jzCW|BeGAnu1W9hscWu-t!KI6SO<2Fx)v{V z5}47|@o2Y?2PBeQE)Iy*M{j9cKOSJ1ga*&!!N&blG z2J6W^(Aj`#V2A%gCOitkfVxB5iuTHeg@T`Xb4o+T(M+#tTT;g%E{OfI3ur;L^N+sv zs#bsY)_Um1KQ$*w;!bOu{~-+O^}zg)mE>}C=8b;*s{Gm8>is}asQtiJoeTbqo8tBQ zwXKbGZG|+``p^yd1Cmb_%`;?M zDd0ai$5?9xD^ty7HrGNzt*JWh-;44e6njZxU@^A`I*1%-9pbtt-PS-9@P+5FJK~U@ z$!wkv-NY2HM|dTDGCgTd^phQMc?b2fiSQ+4M$k9p3+WAnSzJ~H-cN?E8jkI`K9-RV zRI~33e_)qaE!QW45tL8_bjPfhLdyF<_!LiLtY*`!dYljjsDn%|#phdXUm0qxqR51c zu(K%$G(C1w>FAo$;)B=Sn~+MExQZ0EF7$22(eWN)2r!^^f1Y-MPQ;n3HBr8m;;O6W8F#xo?nSsgyO~g>$(}gQ(BT+$MdGMvDS4z zIK{i#m3%CJkjb{-Z?#hwn$p^Sy9CB0t!qyZ!(e15DedAeJthpnehKT&V=6YCZNj@8f^?tDjjFp&)cv zbne9YdTUck!GKbXl|`lT`n}lid!f-X7I>jINh;6;x{)twvo_S5`G<$5cvUUOg^eS; z*QJ<~l;Bp6?H><_9-jv+UT9g8csn%rckZ-_ciJqJKV#bzM1G9bMXXJD(#Zxp+u2Ym zzhQV(#+-nzTbnT+I3h{LC~!Ef38sW}8P-5z#(lvFA$!JL+%Z627?*Kx&>nIk=ETN~ z`GG|l3xhM@X_K2xY}~oo4jj)FkLPC3!LdU;c4SY-@qF=ke)d!xFA|RzWoO{{9`X2| zYzvNy#N(puR2;7qk5^`o!ZG-}kpHS|J&xCk$7{1SIChH1&TJWu*NeyNVMoP0?8|J{ zzJ4{D{vDkq9i{K4uVw?O@TT~GXR2Z>U)An`hK^!rAE;Gp+*(NkS>0c~F{P!@wMME% zA6*4$g?f`5Hqu;H`-Y5fy_Ey3g7%GD(W}E#fgV|1{(-oHyy4fkjQkHtC2`TtwYi*b zx^&<}S*h!HkW@+`sk|}dNZIGi<@8|i4oAPep$oNhm;M>+^^Wa#4?5n&+6TSO>u1#0!_riXI%?j#?pXrVn!Ty1$w(WNH3olz3m69v+5Va|C^9zQrFUu zBwLdAhVx*xbps-XH5lts2AN{RvBQvTbnrP;xe@DdUtD*`brqs#Wk^~b%C3&u9&o}z z`?SR*GwC|q9koe=^TCYWuq{aEk-_;*qFdk=nwSFx6$??gTEQlXdmX0+quAwvij#g`gbm$in)9WOtqbr^P8?C zP9~xoj|@^!~QiqwED6CmQIaD0aoym#5oS)p8Y2B?iJSVUa+x;%BczuXMYnpcO^3f z)=J1v+yY7O(FYh?G$@_=(=+hNwMY+q6ZtkQJwV_4P2_J^n5jR($|`+b^2Thwv7gwv zeheu|$1fRTG71A3X@~}5`6lxA75FHj9X!HY_BkF3$zoW8Y9)_giyw2ipvwnP+XpPMv4C{LveXVF~qZNVq#Hw2m z2^5JbK494(%W1-De#&s!@NhemdE}UM#+#7(bw$Svs*o(_e_q|*&P+p^S;zG0X0(8% zqwEjBDgyg`QTeKRn;1O9{CQzHqb=5eF_h!3&k1jNYhsd=t_794^&il_A-} zq<<5Ug&DI7{Y~n+2k1CLH>~k3a5;+?VI3|{&xZesbD6>CsFc`a?5-3;IhmW?k=+sZ z_(-0WTY{eLuuR0chJbi@(Mgsl@(LOd(X5Ws{`=4-jZFcUIf;WmPS_xkz@Oz8J)_1y4n%8Q z!nXc?AjG5=Mv&zF2yg8H&poR~`b|>HoW(l@dBaZ3aI&z9`8xW^%~cp@Ch%#DhPTLp zaJ(Y4IW8cby1HK$j%TJVmSU{>Z_4n-1K~u49)2nXf0Bc>8!U z-S2LGks`6Gfx>_6(Xlt`uFGb~egtoasXO82T)HI-IqIZRXgoW{7=e{nhb2ljD4C%N zNp04CspUv&63SWwM&hlT6f-);8hKg5C@ukCp4^WJ&nm=dWVGUYHr-@rN+7q&?Qgfs zW-!(|LE?O@;-L!3jP)rL^G$e;IX3u~l(_+Y5b4CxZf#GtNr0(l8mZR7$P)N4I*aBXZDfw^}P$>;4MVq4nrh=E2v%26(Yz*|jK($DNy4Lqer z9*jwR=A$8YmISpaM{G`NI}>nvDC1PiztaIPf&Sn_I^_@2Nxd&&EU{B-VQ14(T9w2~ zwSv+}#_*QzgQ>C^r4`gR;_UVueCg0G(WPTChq3Nt?j09e$Zi?zEFsQpigv~ZfFq@Axo1FEyIlgYQ@0CGIp4%W-=HPBN&>6Tg0@8Q9+J>anZ9w-@^_2~LvgQGzP zAHciBvMw6hfi>U};6f&G7plg9qk+kA1(e}M+C|Wad>g5WK%0oT+pJCB&3acWR*M)V z$~PY=SNtH~BJRhb68Nh_2VrGx9QjhW5tqZM_gkNTH@e4&P`n$0^Cv zcnmx#r@M#SNjGc=B>1$xk)b62-y)2WdMB$9rAZ(qih+MV3FZt|vkK^+Zz4Q@4m{T* zL-V-QMc+ie;t5Tl4%a{*FO#P651+l?#~^}X7qIl{++2RaStVxCn;_08eS+Q*OkbT@vHbSUQ*g?4?;iqp_Mk_yjLG{uBe|VF|-a zm^)rN6$|Z$pK%qqrpP~8rR(wun;jOl1m368Ii%ZrRVCx4GU;4ps8J|2Hwq<=n9h%x zzL?hTaUWyfT&7f=&i6}PiLR4n%geNr4;<54;zAZ*>`GIaG88+~`IeWlA&R}cdeiDE zCLCbh!dc)Z+XX)V5MoyDJk}tbEm*s0dUk#OAfmx#n3uJ)S%zb)Hx*Yk2p6o4`MJk5 zT#u`D(`>|^IO9O7#kbUs&EQzLmDwi_;8 zklZB;-(-fPM~3a_w+cIJE&vkiV2vi^oTV68sJK!~=q5J%V9gcxtI((2dJkLxSoJA} z?1rVn|rXOD0%w}S#xE}2S9y?tBCuphq%IXbk$}@be`SBtH1Vu+}%~$o2W(3#>Xiy-r z%)1_)dz2)Xv0@xF_I3C#u#9CTpAMub?Z3z$VmSI9@Yb<=WBGS(5Hg7mj(yLLXP$(2 z#`jMt&M@$XD{!rrO1ny3$5-{$Up9RIysj#LO%({5hB@lLJ!M^SheC0Qg1!O!>?>R;lkg1f2!dHDT6Q+OxQl%HimU z;X|koHs@9RuXt~daDIg>T)?n*&2UV@s19GT`()ulW)jxU3dmt2-mZWz{5b210_oLJ zzuK9C-GS@ER_X25Fa`J59ug#-gaKMQ=+0*>zg_S}EgSsf8aDLP)VJIJoNo$f3YyxB z86!XW%xmrpS9%?J5sW+2g&j39KsUqQa2)@^StcIsGhZxYb1uSzKE}@#E zu!F?2BO5r*usJUqRM`&OB4;#6>-?$omY3My+I+M`Gi2ncWg2ertXn!BY$z1JZ2?TEg zY4fLGkAa?rCw?;ot9G{2)%pvZXSe>0wY(>2_VLlYA=;7r*33?p1vG=58{WCv`G^X! ziC8sZ%SoaVqHo^nS)dM-mPyiA0JD%-NPLcHpUgl|d={fcj{VO(?ge40S%^M=>-p;` zh!&{}v3IfN%kAOFU$4daDIyms!8e9xm!Lmls(aK z{j7EA;Q605<{!Z(*PBAzFFl+Pwu7v;3z8Xt(K8ORuR%Pmu-K z=|7ty>8CMs|F~p~TiKR1u0C}~KHqbgtVo0BOQb_8!E0JkVCIetMT9i)=BU7#o?$o= z9!|(0J_eN=wb=c|9}onBoptXg8-&vRNb+&US$#hS;mEkke4dpY1Bw%1yA_lg4NP2~B-jV<79%9&` z`c`A@zLAdp+0J-I@e9r{-cJOE!MWx92ED6f!}9s+$t5N0dgd9CZ;5Z{%9ZwfRnNRD zPvx}aqiv=4^@K`FOIC#T2xpI%JhAk~)7RQjXQQ}l?fBjenjyut8G=gh%V+ySB{M^K ze}ru|K^M}JpK_ADx^+_>j&hG_x$!^&5Z}m&?+i=miIYMgeZ6&)5q>sTmK3xPUAwlW zz*-7kjmZf;!;@t}U3hrzP9dce)`>YKzakdf;b`hGa{4SEJ0!QngZohx0{2E}jCj7> z#fHiXmakfRsVSpRMbQ~DIBLx_KG?4qa7cjjlEi0U+_qA%nCb3{g60K@r!ru9dY|qq zlmnbHe%4C(7KFB~DsZ<`F9D}a1^rS?1iqTeRB>2d#acfK>*Yx|v|$0u9M3q~)=;667j7o_eqzMx+MD@oCUlt1Rj^*>bkWIl7n07T46 zAWs~8QZ<`r!YWSdw?1pRizMFN$G~kcUe+jYQtTnb*KRlD;j5|xEFwj@OQd_43ExDl z;r-n9kgRzb)}p7vPeM=lZ07xENR!iE_v^xCsal6L?1d3l4cCdU~yx%%g%JvFB7azX6jc#>E7}&eeJ_Gsb~9O)mv+kV*y7fJ`_gtn6%l*jNZwdoBs+{m{Z6 zFE|QsxRrK}8!(V$k>?`0<6sX9jRr{<1q-Czj0F+~qI{k}8<4Dl{$iJ4rn_eNmFZQ% z>6C=hun%R%XK;D9@xZr+SrIcIi~S%JG<>O&n85XON=S9@k&O8OkO?2=?1J=e^*0DR;a3Kf8?c9?__Tf%M&?*V zLCfMUNB=yGF~XT$qxj)7(n=-rPmp>UDPm*n$?xQK)%jZ$*k`M%KQe51?4%;IYe(h# zm5Gw&hDnb#wX4;z)*+6a1y+U=ITW+_L=L=Ub4>zIpb=pPexpbkbU*k! z@LHR;wr`DWMHEc8TDJ6(ZsWT7iIRGQq~(;MC4Wp0kf88PQ&|S0(}#|TK0Y!WPaUfD z&x4L^>KSaKTCD^c$SXJnN!K0(F|?3A6~YS}7n^zAC$$|5pCUHfi9 z(+T#)ph=dfIB7s>r%1ge^G_NiUQhnyAC&d%4Z~5A@u;lbH@@^w5zD$*^ahgzFGv1$ zO%hs;*1iZ|1Qk#Qti|M_(rZ!rfLQtfwG56Bsi=@`A$%*F)lU9rPPTCZP(GS@zGC6~k5(+~+*W}oLg#S}xlR9MRr6Nby$yo}f^o%h(xzrk z_u_C=B}iMDjP-$}O4hbENUIgqxn_moX(ppM&@MRjdjv&iJ7$`l3v!P+xlatukh`R) zX>U7Xq3fYvYG@Z$R;c|fyeTY;FtcescIgET15KPpGsNiIgi-sd>)#*Huq1;`?xA=i zKZUoeojHOC$LEpjr(Ed*33x)7gt38VzRYJxiXVddTn^{*U$%qv_Xn`oe6q zJmfLNBmToN{5~}t{o}FBuLRh2>Xb1FJek`eT(ZyXLMbaILh?OdgFU30%BQ@fg650f z{bA&YkB+dys4quKBeARgh*P|JIkGw;8&FAsc&?z8CAMQ_XWcEoJMIv8v5w}SLR}7; z%MlANxXOZBe;1kwI=A0GR|;6K*mTjJg|hL?5!$~n)@sbAjVRr35Tj2AsfKiiTJ#|Y zU*~QVzOiT7m@7NoDOksiNc)XlDn79_1g)7f|0wD^2XfskHgAlhfr}4iq5OrI3m%Bz zD|6VHY#x(gIJS@*{P>+}-N?{k&|?Whe-b}8X0 zL^&q#=Y})jWleROJgg9HGt9BQ6)g5!Lcw0a+)4E|iX&`pd;mHZd>{1}$SjYzuYBUZ zFO|OPW#OmJlOfdBmaSv59rcDlB?AjQQk&cJ?+X0MNbSg`{|V2eIAuLzDK{=RXsKrG z>nbB+j=S>dx~#8tBX+{;X@ySN=;l67Nm-A&_Nc?dv(=X*>V(kZ+ih_CDzyQP3N}xD zNs9hP(oWs=BMUBLpFuqVUeUMMnN+@4QNA5$(=YX}`woF?RvNZTWZ0oJ)VAg8g0Bd& zPUK}}bJ#ga4tDmdNbxGt{tV^&r?8#tV?D3J#$sp>S#&}NEjcFze*+`^W**P<(NU#D8kcfS{duD=&y&@T_mo+aR7n&#nzj5G zNlmRuZSqK;en!~cVA2*`0(T&yf-b#e0$#9@ehZ!vn(&)~^F8!ifWI8{nZjA~FljWe;h205ft z?jN`Jwa0R6VDLs*MVsuDV}?K7Z}OYM4EPVBMa292+DCZk{eA6v59xh?puE}R8qv&V z^*HIA$_0#p9`Em5H~%<}PJxR;jTj#ddVMpo|I_i)xVl?EqIoe=?ABXd%zzqbDe~7i zz&ddM0CCfaN8Rj*=FS0KyuKNzI$ivLjyVOtqu<~;9dIeR*~JDz#Q-0ZXfXUmm@C;V z;vhslYk*CUZ`3tD02`m)Gs2VL8RapFWj2cFc*YXn#DwBSZ|_-H5oHM)Xq{rE(2Lj} zJ?v##&sMEVY619hnU`} z2i3vPB11gd2@hg9v_fw1w?w1&+il#-%Btn+ zxVtA!?;dwR?YSJW@M>>GMo|RK&oY5={X* zi!nof`b#RW(v1%iuEYW)MHW0+#pqqAjd7i~qVEkOepIKff%gBq-2*Az;=2=@**tpt z|3lfE$461$|Kl?|d*|95KrX@_0dgR067Hxh2^m080@xaY)j-tl29H40hQqP}lmtAI zEJw1d4GOjhwPh2rMnI^x)hhjTmqT-swH`o1>x2#L!AsNUE7YXaMRqtCe86ABdP98afMbVgsdBX4>ep$281W{ixf z-V@^U`XAz;r>;GUqk(c7C2ZyZ%Ku)k=*eN<#L9`j$YNptkGCAh%KA2bVYA-G5oxiH zK2`VB*d-WO<~vymsrDZ%WK8qHF`{wEgr#ky6Kh;?o(XjyG^5q#lB#?H_2~OKR_IsfNLvJZM6IMO0dVFjOb6HO5YwH^Ql_i;j)-hM*rU9%O;43$lYD^Iomep{ORbUdaqes)dvxGse>Cuy zGGM~xba$=F!QFm>);Z2KUf4YHQyX}EJ=wqmftbN2D+gZ_a>~w5cY}*++oIcSkhA$D z)C@Es_O4y7buBs#HmYqLax26NVh76`>tcmNos)0dD#%7oa=IKA877qxcG{O< zk0h4#T^zm_bYs3Wf2Z7JQdWDAp9g4AI)izxzUKe*hDG{y{7v9pq@#~++?nSB?k+#Q7k|%AN9=V{*TI4)nJ*xC^UaS-4h|#9`WJaVLNh{FBN2L|a zB{R*b;Cvzt0CmBLhd$9u`T>oE#RGaoLk5v)!-4q{mWeUJ5gRS>DpRh$&H)g&`4 z9^m@pfMk(-MIZ7ZfQ_WjS1V3HG>ck&)2lknR8zi(U6)kIyd!`mf$otz4%+G!>I-G} z$?M7%M?Jjj;ooNd3~|zouZG`bmDe{GaJ5_=+dEU1kH{<1@J0MDS3Q z3$Cc10z9O*y$=!=F3%&!!i9zP%(d^+l3*r$YkCC@7XF*#rt$eu){)YdJzA+N+N{XYke^cd? zqKCh^&Fw*vQ%1Z8)i7G9=%Dr6$o~Q>cm}@`+#n0EUQR>C@s9t8bAxOWl6RP+yflv) z;RmKUx=dlcaqJoE#F|K}olmG`lGhwb;iDbe{bhSfYy5$~-YRvqRk=#Y@*7?o-tgvq zD#y8BsB6^?(~X;QWjF5Lpze{WBKA+PwE$yb+OKLzs~s!|Z-{chy2nK|JS3V9gg2;x zmu}yxZkXVp8mP9zTUw@c5FZ3dQ+hAW)!~3kjKl882&-P&E8aI#TUS~i?Y`y@++=|s zk`MRT)D2wEP7YZotlMF6pjE%n1}$O@BUnC)+oNvSyrlgXriN6=VGFWSaqU9RwHp~- z8;*--GAFwe+zr4GOaMbqNCSa+pp4 z63UapuRjtk?Cp$%wi0Xq2 z`IfeIXW@H&FQ=_I%1h6PufOwz8tDld%>0&-J5QjVW2J}@_$&gC4<-3ZUC!My$#Q3K z8xgO~>Ydxut6jD(#rO;9^%kC~$wW=dj*bL!`wuiL`ONj_IWJ+D}^-ddh>9HQ*<-aN`>s>gn~1JNcs z#Kq>(UPwpoRd$xf8{eR%FWeZxHLq1mN-z%(#Vro`FA z{d>gO_&y8YOY28sciB!iB6fT21dkIdB9|`rB)C)Pqu;U zq^)R=m}S=1B|B(-rDJX_zA?656Fas>jv2OcXsk0Tc5Llv%UFc}u`BCT^_&f?C|>S` zaHk_j<5AXy*MnpCIc|*_{U*oQx_Aq<(ktt71hot`(t~T!T=DCASoi+?YZ(}-cOkY$ ziEDR1Pqk-^gf#u)d38MyF1Ox8d>ru+Ct#fqYqLn%n_x$~MeBNScH9S_+<4){0LG{p zC08F3?=wd^_bgelQ6p^CB-N5HQj--?S7_zd@qNtm&YbA;T;(F(r9On7P7va|BI=Wz z>e%h&jvVDVg4(A^P z@|ecXgJ}JqnUm^6WQe|!9YU;DsWZH;)`nhuRNceKw4QS>?H)wIRO0q-(sa2`%%4 z&LQ{l@PIA5?*Dm`g`2hP=1^I-CAmRcw<&QvR?BVNNNj2S`2E-58#6S_j5dWkn1!G@}(u(TYXKeerb@>b2lGYcEF&mhR3$ z8v>np1kwO;G!eTkjgAwP71yp5{;Ax7-!TUC*(IUcNt88qV zvL$qJjfK0Iic;v#3F-0{Rr<@Yj}Xhe9x=@a!8j0}7Ca;Ok*}JO=~7tZxke^!4zPL8 z%2WI7aofsM`z#xQG-*vOsp-F8$EJ?;Xavi8cdvcx1TUL5zBR3+w*P+Mb7H-!`unWQ znV5^=X7DmPuK8O9h0E%uH{}JL^tR|rBWe>@Q-bV!Yn8A_KARl1nMGtH&Td3J7i?R> zZ;XcCZ84a9qJ%fQ4pb;ylZCCS3AwCs2ii8JHmVNs-kL$pr`AQdCIR`)6t0`_JXvH) z30qJAWWoL%?p##Eh;`ilP+#z>T3q$t*Nm$TY51pm50DHqfn3lSL)_=B8lS_e@`240 z-&b0}>OH9GU0HBfgG;+PcU(hoA03C)OtJz1H*Wt`?EWaFz5zK2g^IFR2YTN;*{v`( z4PN(0Iy62GJ(7c~BKJ>FE;yYdRBVW>H8zZE)*&bK0#7VrXH0c5LS|=V{iN#P@s!S# zhOla8+6)iYtTWUSVf884X=BbrVNUC}O>TJl580Kv2C!;P3q2iU3^#_=GvG2z>QWlX z3O$v%8n}KdOxii#+O_QFKg-6U&vu|J84%1$FWL@cMAq`qqG}6sfi+-0N4~jjbnQ#@ zFY#m4PFfed1h3+&Mi6YIz~qmtDjO6;7qw05yOr+FB$FO!kq6z92i zYxMq7M=3PLCq27u1&Uu>++Ct-IFYl;`$biF1Ig+qa#nhSG7?EhPh2MnsjR=pw%$2b zn#rrJXW~doQv5_pTJWRfk?Nrx`dVOVe^f)ZIlF3ngT1j1tTFRqM`E-2ad^_ymQoia z1CwhvJD054(H7KIzj8r)d8T^;exH6iu_2~mnmgVXiqXJ&N^8gYCN@OZ&mMoxpWRzp zt%L4AI-f?{R1PUmjffWbCcudre7~)IPaZuB|FWir@U_UiTft&4V>(*@Ss2j|*OVJ)n`#bHh z-@I1rhPG5cR~mhx$SdR933h%B$s~jUmTBI@y1owAME-cqoDQt@j9jm*4qhcQC~G!J zBP#UvUggZuo=>YcIA@D2vkjhe9dD-{>-Ihqlu>{kJYaMIt2GqTtgBnpbk=Xr0>g$( zS5Hw2lbo@x;Ea$#<_xV46+Y?&a)43R6S`|zcUu-L3^kFsMpqx^9KGiEo#cZ#@X|N- z120nD5*s2UNpESN{b8rAaDj6TvPmMBB(=gJU>8SQ0V_E;4AtBOTE)!ri_}B$;DC%@ zOTWOo){nhCUEcQ7^JP+0qa4wY=uL?)G8A)0x&qILUqidUvyt|Gbz5kIs(uidGTH}N zQzGJQM#qiJGxd*5ve7s7_vFQ6C02Gw)AbLE@@Z?3Mfp}gJL}QB>tIC3$jI`=2bne* zM_vC^GuBea`uc}%UwNgUo&IoM5AqVEc_8Ikn|^%0vh9wecqT)d2@N6aL@lM? zh685!D3Nv1TE%BrC-61U!w`j*E=Nt{y_+hNO|%0SLcbfkVSDU!QRe%gvaRwLmD^%# z8;|55<6>)g@5sG>?Fm;PgR;HNri*V`LpF#Q4{_rZa5`XiSAoBh*eq$inwhm4dLU`z zoFwbYBwlyIZ7`-=0dauQPxI~Xj{_Ug?vjv+e-~5CVYhLZKlr)p_n`K4EycC}Yk<|q z`TT^*GUhU4CKIh#0ZR6X1D+Oo6KZn z#Mu^tERKs=XvxA~yI>apCO-=0{PHF{3;w!HRgYRzpZD)hc4qQ)`P5D-DI;XjdGs4u zC<)UG`=q%Ww#A^=NjSzaS~thMI-!yohtCZBEyW-3oVj&;u2q$$;Qv{mYNhdlyxlfd-^|R1L?e*Rzr+sNUBm$)GqouN5gkhqYmveC_+5R+;5(+hFjv##pW7EaTisV6 zo$c{w^c{@*Z+|kOB8||)e%$mZ5x&3-zEz)jfT2uZHEU}ai zH1}p8?xb|IoqVjq|H6eY7X~_Fed}OL9D@W=3kisG|^ z^X2FX;NVp0DhcOur#*G2(1(aXjcAkn!N@`y0*g26y@ePbvOWLwN{TO$a*hIFZ^F*8 zUChx}i=ErU_+3-fFjU$+OJB{Nuz*=YAgKnb%3tuVbS1v}1A1zEY1 zu!_lfjAi>6zD|^vGSjj=jCGnYy;YVny+biA0yT7qk(sOAiawtS$O-6mJ&ohixsEMa zv&Cq}-pral?bWHG2UG!M#MsJuuQbZg|FOc=;TMupVvh|51f}a(POM$q`BH+Axajn; z@pj!A2{SG2rodTY?XOTyZo3?PTy4atGFbU;ztwL*OUN^<{FOilGG8u&2Ywwqsn+&H ziGMt>EPDxdaQiks)=Hd?yAi()du277ZuNc$#B(lqJXE?jM1}qpQDxp0`wEVn@S?4T z#U@1hRet+d`R!jV{5j-2J<`GSW~#O_a{hE9Gl?}dS)#i`BEZpLDx)}(GHnm1NE0~= zd({8%+9YS}(G4Yb()^A5@9o#@BMwKZ zUNz!x#tFCD-iGgp%3^1J8>^iqpL(eAFT_xaxFvYY^zf76uMRCV{F)N+hJoWio+1Zh zgcRX)a_E$(Hv{A3&|A|{hXi5O?a_T$+KCS9hoxu^l{JLlc}$6{jbBN*MdFc*G`VfA zuNbT1Ebv4Hxr4vLUdT*bZG8~ynulL9pzyb-9vyhG-vD{C#q2xC_>Wgln@{P$ZGR>UB`gSCgNQ(%wGq4EMAR1mqx3?^MzmKHK8>tUnT1bKiNVrNA&cy2$(sjxl>CFa zFp)#v)*tlp&P5mtLxK8Rcl++(fGxlQ(;bYk5|NRkIN)^LDd0{PcM5uqgsi&rJbD&~ zbws)k@4yd69cBT`b#jL>irO#o8#kc?e|GvjU|8M3hqrkmdHcTpE0&D!QlG50_{_8tE zC4rd;Gn2dAh~_A0WRcn>&2BOUHi72<_1Lb0rkim-Z7Isr+;H zMUcSeVx2lYOtzPQ*o&=yE+8ND7w|ok5BgL4hZ|+^O(B{9cUpw^?bxxPh3o`(&}fd^ z6aV#;!#_Ud;O(b0*i*q_PEUDRVpnH`dOYV7u>CQ@emtiD&vDoXH%`5 zENVABcCZ}u$Nvn@#xs0bOE1UwGFr*Q3fqV8;9WTTudMk}J^qz737&CgI%D`tfzoK^ zulhX!6M8PI^sy>vMRp}d==`A=-$#|3DwW;vG+_NyDsMKLBng~_UcB(u`_eIE%)+}{ zZZY}@$PuwjDE?;|4gMd`C`qzlIQ*Xo8@Ty4>Ni2D1A1C@@xOH*tg5vB_XlOB-%IAwLcUYyjGXsW-&NBL4_-5z3fa4YDvRj>u{~h8+ImES+#~E5*yM@xX#>j4yq(bgy`? z$yquVXq?lkG{GOzbQ+Bx+VG5XPsJ~;S{*Fg~ zBcO$}^6k6c-^mc)8m)(DleZAZg9z(!e7GxUGhp$)O!5Q1?eOHs7<58S3+?N?$Ac)a zXN1jMCC0V_SQMoZ%nAo8VK=LUgaKKAxdKk6R4|XK!7}l2#+AU8fm5PczwA28$pjW{ zq{@tjCr{1+F&=jqGTmV@s`{HMm7r3YV7Hi%i`>)Z%M~Hb>3DYzd6izdqGa9x^S*(X z)wTg$oemyr53IbvT_V;lh*>uur&wk!(El__@`VGPq0kNsFghqFEa`_IL++oAqj-Vx z>CsgQLe>yzrrpp?&5}gL!XvZV`a6_V2_AxQaEKP+ePzuBtdwz?Mtxne@P7IQcETuz7kkIKx3FYG7xwIN6Y!-Bdf9IjU8%nAIpjJs(Y$X z!=rAzi-DbiTIt!jV=V7Brj5@Mqp&_7^9Ji>aIcE1!4uik-+6)vA;Ka+K3X_|r?;%; z3$4G!EC}aAtxVc#@5Atl%+BysI>a;}x>$>Pe5R;7LkMe)H^o{lUPKICwkJQfTC8N) zl$l-!q((<6*={Z}diU~JLbX?#r}~nX$TKKM$`rFvjARN+Cq@-qfx*M>1IYZL1Rrvt)z}>FbJ<#vd!ls>Yl>cfzLK5C zW|200-VRxQ+FRa9G@f_T`_Y@>9djSC5<(oTB2%Y%II1J8DNEMj-OMH*^=EG-TJ8+8 zsUseMA`-N~(aXBkU>lKZW&#nxW|3tr78YXaNmpZ3SaIHe&gV+_D5^1}m@GUqcO>w0 zia*#cOHK1ei^?g{q9QReH(HcW(dKTmC3+$exe{5l9RDvbiWa#A)P?_jXWajJ=W+4Z=6IC_@tOO? zwCVxip9vig?=?{HdGL+85YaJreL~nEL`d?g_ZFPgVYR!6GA z6_I9v@`&7(Ak=|*fDxi9EO{0oqJs3+i$zK9kII>u*yWLRg6xeWfeBJpxr>ryGGu3_ z)_KU16wC%XhcB@$!N_{Ex3&uaLVKAV8=WsQteNe+8A^9}q|Ao#;(s zD{0nE7UP)0wg1=Kyb@@#1-%|RA3c!)$Ip#{CYzZrd~!bNFprV1UbYz^Ak>S1?fO+QfXAK<*PnzD1O zIipsrT*x7>OZF_pc!DX<`qHs<*k=-cosEddRKymn^4igZhpj8H4wD{Da?ZVNq&?1r z)>_DAk?nOdbX5DF`Bm_(%x!X%M}m(tC`ZP*8Cn@j6MgM&Z#kRs_eO7N8A)GTV@~_3 z^sx0k#vL2<`|Afs5mUz;KE+KeD)6s%NQcGgIv8hN9F&xdbYB)RE~#P_H5 z66-XJ_z4p@;8PFOS=ZQx{omh|Vsmz4Ma^*8T1tXzRIYUl|3$&hW8pmK2(ew=IBlc6 zCUsNJIz`P@M3BwzR!vq3cWak*JHg|lif|TKHzG=|`pr%9)`PZSgvtq@rCXC)m6vk5 zim&Zg!*;i#DrZ0o{!`6`qveF^oCu^7GI)WLXG+H*pWZ6NKAQs$@>($$41wU-b(dM& zIr&9-j}}oNdT@~*Ef3y7_h$Nxn?Chh5G|_o+&MqVI0MJRUmffn3$oa{g4D&1!Jx!Y*2X^>1!J_{NqW zEm~Lf&C|h{UlA4>VnV?zf-R3Vj0CT|N%@^hOXq}e>UqVwMj={0ay{8;im?QJ=f@h5OIn~q3mRxDwErbuQ@Cl=D zAM&4MipmKI0((ghCiKE}gwq>~ESWl{JCHY^YtGuz4&Q!p@GgnhQWcDc{S~W!q3Bc* z_Uwvpo@Vr;aa{sMg)Zct)*Vm4tc*s!kCDKZ5!2J{)^xNbYY0XpmBGeDj2~ZBv5s7L z6q$z<{BGcZ&xS0qg-b}Z19lWrJJz0#Ni5+20>EPth zcn?;Er$@B5z=c2kbpb4|I>y_L(TR0EZ$wx!k#?1ab;x5ID&%_70K`=g+!N%v{ ztl?G;eIe%`waID-r>m^(4j{ASY(&-qk&N1?-{if%s-;JEnFu)yWFIki%8mc_N8J3N z_c7of{$>Y{>zON6Ct*d_^)dOOz2TuT#PF(@fsvAnc&AF?S;}L?1Fata*eAXfh<%Qp zQrox`nJ?tE$KlTh-(}VcU^QHgY3|bdxLz(av|A=44{0Z4=skJC``ggcZN&$DX84fv zq35oSe;YV8#&@)WL+nW!G8zorItpY(L1mLDKZcx4vei^d4I}KbM>!+Qnbg@Ht{$w& zlg^1|Nit`=(ZvptIg^O|s+0wNyfz|4M-zJ{Qi$sU_HFtc-c>&FkBm`UH%@qcU^ez8J<4+3RQKM`O>%r7TFsrf zI@OVIG{te(QACErM+0>B8Kq<5zAOHnH#b<7u8;jp4&!)5d=FYV$zB)5Ey}6;=Lny* zZ5xkhw_Yu$c7(d*u&J<)X-C6qDFd4d+H4B2l=9w>xd_-3cJQ&yk;cQKRsT=lG#4;} zhPcwg(zKE&s|5l z92i^Tk?q5Z8WrMGuXoy~x$Zim1b*jbW*Q{2ElR2>wZt6ZU#;|x6c<)uXZF;IvHEYU zU?)Ug@ixSBXYp$gi)Zhj=2B))lUjsHf5D3~!C3ZNu>%;Fd|^&&h*M^$1+pjHi996| z6UT2wEi#nsfT#YfIS#f5(iJtr6PMT&&P&Hrghd_cR#%CCt;)619ag8QSEA4I2K2xO zsO$d)9-Zee(dQz>8okq=h8XO#U&PO;`^W1*yp{|J)e$(J#ILl*@Fvu4Wl^Ls zEK~4mFAMHIar$c|Z`ir`crgR$JGJiM5{9C*8*y!DD!)nU^5NE&&)|ADDW zXShev5;`@~6E@W%oU-F~8$K@s3 z4JP0^kP{vZ%xs#{i`5i1_rh1T!rdb>w3S7;gmTisi3p^jECu;CTcCwT2>ZJzcRXaE z7QKx%q``K4K`b?ztWm%!bHD0)AZ5#AsjnZBxlxf(Cb=%jqvi~&9Z z|8YNAd4*HgUXbj&^W`PLUP0%W28%KxQKU@fz%Ifvo^m36R|0w}U8reiQj$8m4XB$C z-FaMm+Ppm{%6nXV(wqj}z=hoOZ{s+mMbG22=xy=oqHw{~Nqgt}zT0P*pj{O_g@O+Z z?oIp?B$Rf}hJ_&q zSAN$apQ)ev8AdbS8U9z55eb=Pj(1%8?dLiQyiaa>HVDLE&mun#1efPQ4@iM zrkI7H>4-lNQ>0ki6vJL|IqZ+X&KQv6sBJH#zG(N+r`W8ck24dgEgo6*s=I09W_Q-c zbr|^>*fC!0wA?=0)JbP(4xH+g&(PoXy?2zYoa_jYe=+ixnN@tf$_h)hH6z+hnReEC z`;a&MQREG8wug)LZt75S=vux}fDa&qhrSN%6|Oy_$0a0PUG zF5&__^$a-Zf{eXmfZgo1CJFWJb~nXHB?-1D_S3Nv3MBBCXl5TLavIxu0b`YZn0UbTz#f#)1q)>LVn!M1UR z-X9E7c&hrqE21akOUPBB&KHi(7Or=aJaw?*6k6$&_+G{#QO#Zup(r?JyXTk7GOqf^ z-}pEoKgZG|V-Rfzsp%E*oPPN`tB))^su7l4qPy3@ejGXxy_n(5u?UYizUD^#t2yzPZ@O>L0A0adl?hn^y_#&%4a|P=h#Tmmk6#&_Q_OD%g+~C z9yYsmf3!4id@!?HFH6Bb#b%Y|b$i!Xvq~s4@S3867owm?Nw&DqSa($Od}Iq+Q?&X8 zWai!&CgRHV@rSc*@S9f^+!{k5z z*3M=*a(=)(rdi&gO7mFj=QrI~Zsui~)KhbX&)XQI3i~g$%v?yf*I}ihKKrA4>0z*5 znEMmI52V~$dW13c;tAhHMTu;L+ER(OeII4((*4kWWTD}%*YnN@@7jqa!st$wvXzEd zqMOs7Do}=kKW_or{>>*Tk3fjUgtO7Yd}z*Z*b@XDw8GKrzi3{pWG`y!4x^v6zkvnF zh@A`)CF1QJsr)#j5?X;qxY26&oqB0I^Hk+_#wYG%y4`8g^P(-ExX-J`0=M)%ER9iK zdMa`__nzb!2X;F|*~=!=PKcOeNQJWfQ3BKUu#Z~Cj2y{XC9o-_E4+LAV>65G(zy26yM7eWCM9LdBt>+Aws3O31-TIR&Lyj@}*+9s~fEioVD|l_Q)^^USdEuP( z@9@gY72JjSR*jpTGr#CfSdR@D-EXdm9B)K+yJrWLyt$b$pRBPvkP6IL=_%kTNdulw zPuAKRY_N!4Q~>DA3|A?UUr7&_7%-HbZ&YI z7>j1S+ejEh?4htkQt|JNj z*sROK$MLcwal+XlUGo^S7ilP_DrDu#1uI4Q-AnTR>Sgae(i^JXkSKWfqNNhB&l^zZ z{$a`U@fu-l6^J^NKOV~ei7*$^li(G$GkBI`IyV3I+YdewjstJ_1?XP zM%TctH_#g`D#e8q$ap1uoUn7q4qNSPyvey6gwyE4s?lN2a?=PRiHn~8;cyTWJA%j% z`HWgHAV%0;joT-7>WR+|8Qjk7N3=PURt6MrCD@Ux`ojk`e}~kfeo5@KBevpein~Dm z;;+H-=%eFL@L3^V)^o-f;r%vTkzqRV6;=+yNlyR{vQNL_Rph$MdFzJ7l9Q8z7}an@ zC~T9hux>+a@i(@n{$%JXd&K85bDJ$#BX@|;Z6m)}G_;bnI)2xjji3 zX#Jb$u>)%%wO6oT2&18q<_Ek~h*(V$9*6vX)5}St80;4#;L<{NH^l|=?NP7w4(i|~ z!aJEyT^ZSVdwxFm9>$QA(*pKs_OQ-ihxTyfMzSycg*NoV=-4P;m%u76u!pmN{=VWb zycy#=XiG(&FP1yFhP+;8tOWb9_Q?!J>_I;S9=a7=sgoppY}PwhAU6_vqv97h%G&~?h^u(3O4f}<8rDQ1{2{>;ND>XfnSjtBK7mtU-H$gli zDqv3Jc_V@MN9@f9k>!&mKcOvy_s4?sO2SLE=!u0y#O$wdidY%N+|bI<$?V;#LHW1} zjKOMNJu3kgZv)!)=Qp;O$oRTEm4}(CKCQ$#nx}8xP(sF@4-^n^EXa%mMgnV7&Uaq+ z?$CK_5(8dhRx3NMwaIzM#xOp*IT|?~ABXmY@ecVYme$_qmB>*5)R1I(m$NN4*4(m& z)xRiSW?mGpFfJRT?}>d|{Fd1+eh!PIJd#bF;5~PHRLA3}kFmVU^jRziZde|GT+CQ{ z!WqQe_Sl2tT8Hs$%mfnkxlHKX7}XKNPzz_IksKq8Kx?GWV(BwU__Txc+wnqA7tMww zeN%s;t}3>vU$3YCjr!fOOuC{IY&e<0Sh#01w;&26PvUq~@Kr!b(<}+*1XGv((tToM zh&y{@NOSgxO)W%l1v|`>^@;>Bk}u4l*bLwPeKKcAVKGu>%BG7Jg(bV&iszhb9U! zj(wPI;TKSDX1q!U^xu^t6|7k#wbIp@=($t3=+_imf~w&36T(&{$q$))s_7#~Pnq{yRm@(s0ZCD*( zX^j-7LmS-zzn|K-9r>lqh!fUx+kZv1{LD<{(3}lJy*@+qWcmv&D(wY2+p02LoU53C zC&;8H!~+#bv+bXQOp3O1FLta^so|r+RP0+|f03>Tu02xh5Jq=$JqMcu*}iL#T@8K+ zaD?jZua+$9UWF_Tp}?tYgb0ngZ|fqw>Dyy5%Pu3+WC~AKN{Z>zVNc}1gz`gR!65o! zjMnv13wn)o6RD^9!0>09~};Au0ndN%8Gd?F?ai0e=Be;j!1Mq_VU zt>0A1GbkGG{KI#6zEU8={wMI&@F?dw=CeLhvZ+#>izrEKOmc&5BBUdB(r+ySqN8Mk zlqvX%f2LpUo{{_SMs~V<3T5LEPjMyZMV-M3uf&kKss9|)S|aOVqC8dk?%Jvx_kFqB zz`!Eo3rgD7&X3;}Tez0whrqI>ue=U?!|XCWCu^cyVyj=}V0UPeN|BjZ(~`Ux#Q6__y{!fEeQm#2XKbv=(RSRq7xj?sK^pK(b+b4bqjH^@hF=qD} zplb@CYjO;=FVHeZ;>1Qa7R%;x$AUVGe3pGdn;3&wa&LPsMj@3}d^@v`UKsj~C3p;} zB|tF+2UN(<SxZO7v+B?4Wwh0qfcfx_ka`dGlM=W_T3xUu9s^ zc(RXiA)egZ43A7SRuQA{ij<2&13Q5K$-2C*c8Z%)&yY_?jix79U3u@fQ$&e)Ty9lu zVqq6m@Q(f!$TXAX&S>_C4|6(mxDed}EdHn2*X;K0>2JfQ-PXnE__uZIEG}t!dK@Zm(sKiDg4-Gop7v!!)h`qDoR-1HgyAI zfISOb38hhp;*MHbu-RR=(b^olsQ}VWsf-0?rc{=&#YCJcnG~N;mMPEBr*>nf`hP92 zMysi$78cl88(FZ)ejOtG40?Z*AYMYOI4rs21%FEl?4M)6;1wa*x>$^f{{-H`HK|x{ z<-)x{0h8{(5>MZdnN4*-t|5xb6)i@=_6DIB(4%G+S1s3fqlNmIWBqBCf~S(>9pb|b zGv$NRkLB#h(Y3RPa9@s{@gCr=w6GUK$TokB|7llL%>EevQwdQ`P4G`4t1iQ4)*{yL zAil+(V_-*Kt}lF?zJ*|}3W!G?(%0mKbe_k40{N5OmZLbQoufe38A106&Po2mToqz_ zJjhi=S&vl0m$&3Rv~#j++%RM1e8${{T}Ijaj6BUJoe#7Q%*Ofc@SboNW8nGOE+0?7 zm|;nMM&=;CmK5WS;ql2u0{+Ia!)~yOcee+kp2_{-sX$2 zQmu6N_-n3{4a+2a(aEOBykx<8*&K^Zc;h_>%hw0Ng>U$v|oFev?rn6 z$qcK6e?h|CXX+^EY^AMON}wK)GkiKmFthU*R~>7O z;Lk8@ZIA!s8-!|Rgez!YLKfgE*c4p1XkHkFAKI8{jPRA6qKVP2wQ6BOOA1;^21XD$ z*r0?VJD#H!=CsUqb9K4vs4ucGZu^cYF(%Z)UGTxl9d*1*dU}GDL(GzAJ&PPWd@sn z$BABTgtGN~ylVj+eSn=y8$#{GOir*y`tTfGNRL{E9jBG{7VIC#KIWVFN&Hg&9sVAE zzK@;NkkivHTsC9Y{i!RqN#64!m%E_eDyzHi)m%xhqy4NgxSzpGbZ2LCA|in?D#6_& zzl$<5EE!^*a@YA-1=#ANS~Wd?Ndu{oR`tawIdd-bA3{nPtn7U+utuM9oK7*nB_T{H=|9Kn$@vB5xb+|pm-DA zRg0^}7q_lW?*4ZDsB zGi_c=a-j+u-&w}vz8W}w>r?S;^%&n&cQY7(X{_uNPnlU~Epnc+>BQa|3f^Y=jSUF{&muURn|8Fp2?iAlQ?}P*}_!!2W zW(of}pX6&7)q2ba*a~PoK_bm+Z{&P58Xg6o$bRvCeNHn;0t*Eev87JtvcERKxQJgo zq*oq7HHxy<!a~C*zwazT z)iM=Q!`bP2X2>udU_1LKS>Y4t8;juu(nEs_xh;zsgqIt5)bDPy%RN}K8?A2;R(FMgVf-t@ z3bzYrbYzny>3La_@L~gVnt!sAp_&({6hHoA6b{r80-|0XeQ_UJLykzua7fRTWoJCr zMb0om_!DFa=pRx^X~H%aoeh4QAiPs29YGc(?nXIAv3LM+FcltAIJWm#3S^Q?(%ln; zkGlT-HT4S%M3|{4g)bxNmn=aGH^CC5l4*(Gv($)n8DqJ11go^SqV(0v{+|adefE5K zmHO%1vOsu>gJG5OWbefs9@VZDan!J z;b#RuQU&3vo1yz&_GbT!Mly1uW51#7I3y=iwpYy{W4~URXqEw=H!5XC!T!=JoC1?u z^|%k?!CufTT^eK->3CiI${LlKw9IKJ%6BGIr zwbaAsD($KUJ{FP<*7MHyk-4E=sl8~t?Q=+nEV>1DTI|5a#n5Rl2jXs3z}HMTaGBA9 zS#DL5_I|f8qlHjBgzn``g+BT1W48Kdz><-a`3Yvjvuup;D@52wdG}$x+3d#CkgMIk zQR@Xxi`{6=5GpU(A)iqxO4F>{cRJj`tAS8r-A})dEJ0bq6J4{VIw%p3MiPRo_PyIz zm(kUdjG~cBUH@vPu%;u{O=YU!OB($(^2c94>L`$YRYjFDahDJ&-z!{zM|#s8~R7p9`}tikE-y${n41yT0@LM<~v|u zd?~Quj)69U7M!j^wsgkmDvuE!7%?|9)f!WxZ!BWu_4ijY@C)kqilH-{IWwddKG?kB zRrE1t7@p1E*^~8xx{L1B;*AN_C9fVQwVv6W&=h>bSi#nR1$keR&Cv1@g$Ud2$}!%s zpUA^>9m&Hg;q?xzg45Y-THWag^QbTE55c23m{GgLBx#+*ypPFGVl$VE#-cV@BXGT( zP1AbNI*5ND>5j_OOJ#0AnJ1MTM*cxJd9EUnV?o)gk!5Yl7yi?k?`Bi5{&*t|M&Va2 zYkh=l_~oTXAb**J^ht|1jCtg(nHR#og+TyL@TauxSUqcT>g269>t zw9x&SV~kJv8{*!ejBxap69l%CFsie>X2|#Dl`yjS7C%TC#mOL za!c=d`+jjTqTac5)K$+QYssB^=HDzZ<34-0f8Gt!R}8{)UGMcjXvR3gc>Wol$VU9i zd+_Ok#Q4+lp6%Ru@k#RggqX2A-!EK+e2y~BG_zO9br(PEO$2NGhrKh94!ZZP@10q#BYfPLJ#)7EMRnWLT4+-FOu3g zL~7$;JLL(QH%41IcxKSQ>o_w>>9aEjnACyo%y-NVhMfdy5i##~o3n2-B@tSV6OP;} zYF2@PjhNW!$=K74O4ln_7zNh*BM42!!s&#b7aA(@~E7KBpLY*$rq$f?5!Kda!jC=W*? ze{BoP_~!6Rl|SiqF}v5c)% zLno2}hipKfGY*}wrHzArngI>IT>kjt`!KH}JCune<)`@4Oa3Hg9-tDw9@v&QflA<5 zhZ>`ZP`OeG`*gzUHpDJ2NW*M>7sVxJY?Z4cm9Kcd@9NKo&PrhioLmmf@e zLC|)xQ&(X8^qEx-LYxI{ky#k=sgVEG!ovgGc|v=}hnPxeM6~oT%8SRSCVnN-+;qbI zoxyvGrT8n7hf=au0o8YSMtu&A|8QXo+A>raFV*L6V6tc(i;}J@l&*7vDVa+AIWQn8 zS+G}G!-cidJzR^5bO6W|u$gwzbEZKx{k~LG<+WN=|@;z~a zZP0vztWpJ7eZzY7nhUVv(Hl({Zd}rvn0+j8)oLKNLaUJ}!Z-Sz+b7>gZ~g)}om9fw z7R3!~X>i3@G|21&OO2T%f7XFs##PZkY6Z(6IZh?qce};6yOpjo_tO%Jl+dBzvh8h= z{eYY{EaJtg%#}d<1$_;YH=g>{jD6dPzAZHhav4^(BJAGA)x=z*CU(M4#Ru(bNx%M7 zoNkZBh~$Q$W82?{mFC1_LH(L^Tho?Y>8W>g#F@azgP~J6+{KuPg$6uq!rd5?u;XIA zVX>+m0ZZ8Gb*s^yXU$w+MHy_BTji2o#=_dG>oRRg$4sTQk;TgRw^nJ6AreF3A-i@o zMoK8KgV^b?TCEaOP|h_*21bz(Jy4Q}Jpc};nl+F|X&72w7JX!pRoXmUT_0O{<$=W5csnzxw|%_U3_6RO#MuRabB6B&0(EBw_0%fvnI; z00X#mI#6sXL3E6OV?)sC1~g$&gQ9c@N&uITAZ9^D<2V6C(}}1V2a~Ig;~i(5ZWbpC zfs!!7!04@}16^7B`#se`oqO;5e(xXMwVgV3>eM;UdDh>9H3&MRdPsp!+wy>Uj`ct> zPD~%vAYUl0(<_v^Ga<^9jrU#4#vzMn7LBB#9R4F)Y-@~hH0mEbOXDj_oY6(HyI%bA z9BoI7o4OQ63$m^)JWq8Q5TP*75)4EIH{%;}EI8XcG~VV73K^rC*#`_o=oD$o8R4O2 zjuewSDOxi6G$FRNTk4$E42L*@4>D^Q&1nUCZz=FSz#s056k|F=$WvdJzt~u(CQFb^ z8Nj&>LLL?y=bhmmt%lFz3V7_Xz9L3xED$vvUm?R^nY_<-RD(We&WwSEDN^XtM4Z_N zO?JCRdwL%<*Bu%qtdVq;?D4NiN!dNH&=c!klLMIHB!l;wH{S7APDR`IPJn?bE&daX-C-rc$^$^#u%84V3- zq&N?kldxGElw**Rg zEC0Q}I8Zu2%o{rYY*5>4U(WQ}^Q&#QoP8Rcz7DyAh*wn0ydvl6#LQL#L+Uiv)?7YQ zybZK1S{!wb%4)sG!S|)LgeXWBC)2-JlPSdqe`yhm-H}N{HFV7de{j%7cM^C9aginw{lZ{X867WtR)u% zgHl-SQS^2UTB`9@N@HB@h~>&5uU{>#Cydr#9s~Pxq=%jZ9RQ?v4OT~*>#pTDc^II9 z`EtT^RY8-yQbQ7<==6o4T#P9XJ_GfAry&(C^b%4@sHvG zQZRm&578<-S?q!LG|`*g9aMXYI3!0pJmvTV6zP1|BGMpPs+B5Wm*nF<#NCKD)^rPfhZ<_d97M~T33sAMBd*R zP*d$7>Cn(h1IbZ{@Wk4*onxwWbrct;MJy69NqL2bdWsQ%eI~X^^p(bm7TG#CNlZOg z4cR+Ji~yqjUtI9lslZ5YYynUHN9kXU6TP%fCtyy{%1Pt?U{^IpX)p7A;J(3P%!fb7 z=TWv|skjB&+MDJ6-2F9Zu@%(tKjhh#4%EFFmaw^O+SK;t{8_TQhSkGP@q2zUKTgmY zn1L`W>ea8YsIj6N+Ij-d2B{Y;$c=npBWwDdfb+=sDuy6jwQ}^?4@vHbA zo@QvaH;uAqdOktRGrUBRx-=hVkxrCzAq18)#WbN0lPWN{BPYyMKCC4f{8>9MN;|dS-Rdx3**CHe%$0kI-Ti zN8qQgpgXfhq%1<%pxirAVrmz7dwf$)Ozl4;ORonuE#dq9!VMl&fskU4%ku3!@vd{> z$USybzU2hQL`N|w`{x^*G<9X}tI#iY zKx449*R|Of*eQkTtsEpj7z4)H-_PFEvwn;5s#VD&*~hyxR^;^c0{jv}65OR;`3QcSjd9eT+vnjrAy| zg?p=|Nrr0VT_<@LT$oHdCX0JtySYCcc=-?V*_XxR-o^;Lapfj2EJ-R})6f%84Qm>} zQ^C)nClDOcG<+YZ=(l4`L+=M(ZOXaVP%~+6&G4mp5&Np^_dH?YzYjdqZ)ni~U61bT z8N%9Qiu5HhFG~6PfB0AXOwWdn62Y&2CN_-dw9Wtf9IrWRQCZ z+H?CvZ%Edv)9A38tYSAhEaKTN2L6f%pmnIxM4rao%=i9x{m`i||CvLG%R7eibO)~M zGchkL_|i9z_H`U`v!GlcYaaTLj)-?WhCCe!&yzJQnNN5=TI4!S z=x;)yREe*Gw+Qs3%~3l zuDcL345J*p7ijqAFR&ky9K*$XQRgptK60C}C{z}${8 z(C@BXzgd2#YIwEL{o&%oPLc`!V)^A8n#2uVv2~w(Xww|T$7YHt zXY04d0Fmc8=@6p(l$l+7v)$^~v*Ep@z*w3uE(13eDULp8z|3c{9+dZm3FsMXi(ybbBf6<5oWz2nf z-D(N7k4f8#b$B-V4eehr9C+~K!u7-z#J8_;0;9z?2Dlj1E{)tSGir-LyrBWHqM`Os zO@(U;R~Hu2`xm0mmU)dEOzZJ}`TK0|ysSKV#>c9llS@(v)P6Q8R3GOJz1bXi2IOF@ z#y~&*9^{cM?}c^bm3gaW&6>y-WJmB8LY6io$8@N7wXM{_kZqoJaA}d=PaLD+2SPr( zuXa8l#6XrTv6HNveD)sUQ%Bsii1w5v&DO9pq^Aa-Sfv1dB4t_D4%&oweBl^VG3`%d z6^%i@2x$7i3 zDtiKLG96PNfv%Eh(E;f2A?v885tpGc8pLyu*>CFK4LoV!gMqiDQMBHbGOeUTCf-HO z*EL2#Ys)lFfR`;J{hz>}MvITc1aFHLvj2x{qZ;9vEY{|!Je9?dH`U0_B5v}`fi|O&yy(-^?uxQ=t z$KQH<5nli+P`LO)C+HgPn#}YBe$}t23pb_OYxwuRJ1%`=aiNEEdtbkQfvDARf-+6p zn%jHv$>ZSnTxrLoM-EN$g1cBg!Sf-wKFT_&h26s}2D|CsaE`Sg|7Yn5=@H9^(l$d3 z{7-><;nQ=h5SInd82Dx)gSc;_Zuz{M?^D-QAimumdLL)$PRB!pRvt!gWZJR_`r_z{ zeEy<;_w~8Do-I=!PouYC6Lj^DuX&u>Piyw|z9Z#I-$v%JqbKlRee~=EoedZ%Z$rWl zy-~ckPdV<4k&pB}qM&vbbWn)^(&Db?K=N1?s}sRE%w9eQ_L%Zwu=j=W42J`aEu z9?OaeinQk>k705OX{zwc>rp>lUm;&tn8-5w^Zm*W3sL=Cv$(ES z3oL+D;CAO<$6FbI=9@YjdI+`2ESCUozzL#zKzXINF|rL2ri=dH`kC})khGYzyFF`w z|GC5yLf2g)D!Z7ZH26^`!uB`yOg$)~zhHdxDIkxLu4R&E3^Wh$|Llr1Bj=5!*|8FD z{?Y$S z-~{s?k|WGJ5UWJ7KCndWZY-Cnb&X7|^JHp`d^eU=&{}E_5nlV;Qj(4sadv43xQP|W ztJ?uD77qM0gD(wV5$GZ~v!?0;e0?SCV>G9dN|nAIW{xi%JlrIax$+Ve4Razk{lu4z@8_1fDmE4Vj~T?2h%x}WO(445|~WlWV# zzlP^cC2{~3>8oYh3DkApL+l<~8}dTuxi6GM2J~t{L%wrd2&jU|ZiizwA8oo{oOS*+ z@Gl-F&C!YZRPE^V`){bLX{3(ng{)VjFfGBid}wfwpzdv#_4VY>>sM*dgxZ5QQhe|4 zxyB@Kg=Yk6LiWX*HGOl#vGH-2i3Qf^J$VCa6c@Yj`y?WzU;&7>?qJl6tH3Pzq$4?5mJM18!NF&GAVSA!N9 z9G0{~oP+ncWicPo%84$HgSWzO(KB*J`$MD)x?lXmx#Z?TCv5PDmt}xf32I_7JN`cM zttQ^kp}uCv1DKWW4J^EGm=uhBBX}!;gVr~M3ho+U4GKXE97CcagS!w*d_01WZ{8=p zi!7-7q+2qtwsQSAfXx-Xq{KOXUG;+88^9WXX7959P;ZBnpBdA;eJNS{S#7WPQLXY8CgYM< zBlN%vOSPofxe|A*)hcH($UQ_cSWGLmosiJmigY}?KKI&suErMYEn8QAy=HSNT%RD}}`CB=v^Z@XmSd&onqhAUfkaD7f zDV#?rLcVLih~vM&HxDS##%RQ~1XC5B=zhhun7ogq*Ohr!R0=N7c16YhPI`UD7<}mz zUMNZhM^3B8kN$stM6t^AGL_WN`F=z`h{!3_hX2pOdmA!2NV};y;clRB!}mxBFVewt zEWG`bGwCWU1DWKxPZ7;i#bwnwCr}IKkc(yATKi~t&F;*Mv4_5;xD;zJa99af@dfxw z+?b5oiShCVRjq?HfRdsi>YT~fffHb z{<*rNt50KI6s&_bCU|vE3^EaOy}{M=)vY!T9KG#|SHYywjBzbr+S|4~ChzJFyid*b zz?*|JkzHPdR)Fbs{~92qm8ut^R1Oh%%&t>{wV z$sraLV2YS=j>ePnI$0hP#h1>~(LNvsC&Hc`YMVw}j>wsv(i8dP5y4a@84N-Zed|ks zNhj!A@3$0VelTeno@C6jAFeS;A4sEDhvwY(*R1kWCbTP)Ri4oP*mg~_%B#Cg?Tg`7 z#)qX{X%C&(p$zNMz>|^#M%cW};uDA*#i%N_V!XXke4;{n*Ki2=+vd1AtnpiBRAG*U zwhqeEeuBF^s~<31pb&I|)r zrO%|*Vv0CdzMJl(yA1pRX}@7M&QFIWgT_mN(SwNnX6eIO9asU)7)Rq_aiq8pz|S8$2iI`z4BpYKxCo8kPKWMQTTqI0n?t$~eka>}68tdlJ@da(8ZD z<7SfTi{Npwcl^3V@hes;W==s)w|`~ydZ(k0JD>bknm3CunVF=C0*4rk&hn<~Pi+rB z^=8qcb^F|JU4Lp*Ws^EJvVHt+Bi=nsIGL(xe-rgB+RI+Gu?f4U09Sz!9H^e!@*}ph z?Fl8L-ES4GERQJ-wbCrQG0Hec@$r|87+?1)F-qFtm&3pv@I&Myo(t`=GE?o#XZO!y z({?v~*ffDgL0XR21aABY}X!Dhi3S7k?4PyhCR*R zegoRF9$YevpOdd8K&bH6W^$1BCLA}yTfZco$ z(E&>DDLGR^UtqA0^0vG;NOU#}y3hmAE2oT%tIBFxPb;LbjfCDX7STrIT4tlB)J~#Z z-}+d#VBOo&AM&AzGit;>WIcKpsPaS!vLR{gx8x!cHWj*Xbw3@Y;7B7L4*m*$(7a{d zwKn9Hy4{n|KJVIl*qiOqVXq#0Gd%OI9mUpy?V+qhVcxZmaFl|h-(#DEtvf3oXV2qk zl6=><*o(*c4s6F@dnzjo*Z+y5Q8@Y+wmNKkuvNo0L@Rnq} zI`iD*- z+L~g|)b=SEjM(7Pw~x!vw#R0;#AT%s8H+umGOVJtbg^K_*yb@}e@^K-;U1I}T)S3qAMZcxvfMp%_=Em&Ud~f~^mw3$gv$wH8<7N-qjd9R288 zhyP)h1LsDS_6S>Xq%2jpZ^Sm>D#2NoSw;L;C-$hih%}wKn-01Kur$|IvTR zZ?QiogyX7PzUp>`!O!wt=yb=bibPh`EZ15uU#oY8)iSAV*WPe3Nz5xkQ5x<)h5O$W zXioL{TSOOlxgY&o{rYBk?e=Sc4T)A5fAs&ZH`^f;F;$x#TEtDk_x1o+l?%zb+)(f6 z@#jNMq)6`IOeU!acg#l3FZF8WUgG6z$PR?|j8&Pz^U$;QijSbr3NokQe^sU#m@;~k zvf;ZxFsOPhVrDX|d;LIJV3L=3GT}w@UBDkSmmB!;;h;gD?~w(Do;6?iK5(V~Hnbk= z_bhOIy^V$0b|z^y=G>&rzDqAQu^H3aNt-lj86*_wfeogK?ikSGlO0ztrD6L`hZ%Ip z3~bbumzF?-k^m2xMNLWK=x!B1R`>#Z@!w&~&B;7OlMnX{v^ryOIKl+~%Z{9`Rltw)IdwC`< zsO8IwfMC6s=ou(?MN~885lj-FLX>K|oBXe%&lElyryg~>r>NGsk5QcIbe;r?WS6rY zRQLhJ^Y%Pe%kV&Y(fBHG->)DLzG&jJii{UpRp83tMeVLHS_#h!uG?Hx z$5?$|yBH(apfmOO=Ul@xjq#{(2mc7rKl^=*P_my=EpzRfatd0lv{68>}vyKSOX5h1K_D1lLW z0-BmU;N~8~Rx8joR*_K338sq=*(Q4(c?@e?Dot(bS4Y)#0(#RU)IF^G>WxiLeTIiWsJ)3gnByJ+f&r;)Qd_c z(IY&j7nyv6$BbA9#Oyn)H?}N;cOc?>e)LZhk=^vh+GPoj`l6FKN7!B{qx#Wr6ye!R zGf&PorC?xZFc1zY*6chQ1H_l89gGp#5*vE_YkbU9nk(xUNBZKzFsCKuGl_`DpjLm| zMLhfX^LUpW>VcIKZtaMZ_P|l3YxZ#bz%kDh-X!U~i zAq@>$lO$%K)?gs3zi=C8Vk$9`pcjn+4?xm^aSQpqUu4{!{_D69;lwvxO_I-3wrMwwPr4&uqoqP@GpA^BHdS3~>pW(YNi z&AmE`bwTo+B93b(YM3c=V3%cX41AlN_@EStTKSJ*`nUA6MnoO!Lq6=}x0one&hMA* zjfS7Gn?^szy7)qHzjWWvXP~n!3({Ok5fV>K8sve`Eh)Vz#bkB>>GAq&Ypmm`w^^B{5i}3;xH_<3dJ(C3bDv>5%beC z)bbNPA9;dWu6u4vS_K2g>!H2uc{oz$93=liXyXaBYd@^=TIlg;o_y6o{WKhS9=)9?o{_&v z!8%%>)Z*Dz!VlygRq~yhEuh%r)f;7sT_IC!uS~H!LFEcG4`T(YVb;K3vD^YZ-{Z~F z2U9AWY(Oio#~xAQCh6l@X0c61;(3eqAMHfkT_Nfmi&d@5SpctLsv}CSgGEHTIF@Q_ zmad_u7#$}@A$!~%iWqPrCgPC(Kw#P#2>kpZHi zBtgh)ictZ2P5B)_ll3fCgIs7@jrd`0(bu^vWtx3Up91uUs5WC{Dig)^-KYb&G(av5 zSch*$TxgJa&VxBtjGTxCj!XWFy~Izg^0c9i=X!;;K&kNDiT(E8FC;9@$xA(#apc9( zAdVJ#lsNh`jy7;ia<1oI9DUxaLL3&udYTP5`a^HBy#apc%rdR{YU%o2dYo(Oy}YKN z8QxvRm;CSI-d@Hqa`amqiOgkp2}-?zeI@&`J01Hq*q_IhyQ#)1>=$qa^8Sn1U&ST6 zV{v{L_KP_~ixKEhQ=m&?kejdg#9p9>R{&>w4sZ!Jn@q?LzIdbAJyqOULvtdO4-z?K zvck84>ox&Ff!A%}Je=`@<6i;QK>gOITg=<$wvZ1`j2H*6@I2AZaTo)C0g{y+Gx#qS z26!o&6lDjvJ1)jfI%HrBz$eg%{)qsGJrQ7rq>c1Q8x+M0!hp!w-x>~dbcKiTLRmrU zEM5@qjKe?OOPUoec$J=jG01$9RsvsiZlae^Z9E0lZfAL;^o6xi`pkZ(HKlx`H6pK3 z`qF+Fd&a!oP4Up9{zV@KBmu%SAf#sGmB;VrIs?N(OQ_EHkvdD{IzL67fA~e6Z9mnS z;-cM7mtVW99djPcMJO8e3jjzRfx#@4fO( zRueQ6sd8=qL~RmUMp$%Wu1n53&A?y9k+tf9Rc>ZlShxAv*KKO}V3E&77Wn$!zBo6b zPyfqHUzOxdLe6m@dcac<=Wdh|a$guha=3xI^(T-a1G)(MRtX&PyjbS7!Ye`EFh`z~6`?@}xCl zY+Zz`Z^&LRkBVvp!+(Vm3;kb62JVoX5Da_#ix4-dKyRaOei^MViwq;sdeqfn>wjE6LS38*B8h0{#f!P-fT=_H@xE;8DVxH3R zi+m0h<0zklYxHZB%>lWEhFgFq4xCCkn?o)}wi@8N6b@3v7|B zd>rEM=P?cL&08s^C=*Y9ursu6?Lro6to~ye;*cX{4tWeX_ua2R-hz&LUm?q-M6|z?r3AX@G6(Wu zXMP>`iEX((u49^gGVEgG(#E%M$fg+K2k5F1_-}SK(0R=I(9t}}Z1}xxXX`ZkIE;0@ zI550${?68~CB|OL15-q&^=Y-OWEX=+aD`NtZEp5R2lFCe0r{#0o?I5tY=d|rY2y1U z?k+zT_pG(3{Kay0)-%>=dFmw905?CX{8;%j)|q+7n(l(Vg%uQ_7-hEa(G%i{I9>!& zu!#J^WxHg`8?yg_2Gh~cd7+CJfVbHY$!i~obN?go$9~3~wk!uU6_G;*j(_3hN;fF` zJ!d3l^?gmVobTCmo%^KX{M+Dx=`xkV_O0}N!^ZH@0-~f9_cX!Zi)EY@w#Y7>h^4 zsEi>FlySIbdhJSPFfb0tC3iu0_jYC#ymK~vQbqoyskeI#&ZWIiZ$u>V09~ss&%Lo^d96*^ zLHGTD`v&^kn#!?0(|wN`6sejHvba2ApfhFCZ@@1y=Ir8|*V(Kxl$tEmK6WHQnHtqG zat$`X9nuCpN@4qmCA9sGC0sx&fCoUORDwmWg=*hmpr>EO)Bn)Vnl0|R@)g1Y=`1Pg6_RV=5syN%w@8vH0%khJE;b*3#?? z-Vy6nLQm!*3||f?gU-65@y~MbCO8djey*2+2T8<;2T2ScUS@lCotr@)URzxY9{=8U zTJvaa(PLF%8T|=8uRjrxZE#ia1!dqX@}_Hw_{4cdvekbOy2L5sC^-wj0ha-9|0T5G zYQFQa)6#}bOsZAf>l*(oc_i*~AtyOJYY~kjN{Fz17OiNlcO&5)I{p)Fyqhb*!jY%a-IP(tu3dYpH^-CD%OnDZhK}HnSUOh44#r_kRq% z_{J=FWI=tfQdiBdlrl?l~hEDNh4^XO-oYJ6xdh6s=ionzSUwO3|8n z@7!&hfk=6*iLMgLUZ@s3d|VOD0)5RytP>PHq1cqhGyB3sU-wLC#u+p5RNjK!$glNO zi|(m)Zr!#OxOX8tSN!!^%B-@Gl`(g$bH%l9g!m~Angphm2?m+XKscm`mMP*odAtGV zP`VvhyJh&VK;*}G=!Zsm39p4{Z!mCqh{`@D%l{ijQ=W87FjOkvOIYq|%Zrl6@?f(v zBL&hE^0gaMn~~)nh<<3LoHOJ~3&r`LLJQx{#Qfh>Q_jxb4ctm)$I2IDfOzvDvXHU2 zu^C~|La?x!!^hjFQAGOG93d>dCTaAq;VEzWSSHt2?_)>hUS-&uG0_SWwE(`c$cLcO zj~2g$l#bGRg^5MRr@x(L4BH@woO={l0;wG1G){bL;&4D1s^40Oub7j6SBuh@ z!63#A(#nV8PMp~(&CbsO9m{)`bZ_JMPu!J8#+fKC?I7#c+p`S7C{7d?c8qabuOL^O zV8Fk@S=p3{wOq17pYpndr00`ve?do_FEA@Il<_$LQrrdh9D zbgg&14qqz4mCSDf?vW5EL@Y1GhIYA}4wWy0iI@#~kafYo<;GD*TV9#Xiadi3$00lL zAA)u}`D?YgQuwzVLg0bHLPvyQyt5!rSbY&*Vu!%Fk-vPsW9piZ`6IA^O%h@er>2ee zN^uo6^V<+vRqy<(bCL60e8;lmc0`p`UJT3%M%+?tXKLx*DwlDcigF8Q8rM*Ez10q_ z(>4F>Dd+<1=GACd_I+5};L8sGzh^x?4u4!VKVL99&FgAxb5H)p0Y8NS_DR9} z?{NvA0&D*kembPCIOrTAB7)9{0roq^RfONnpV9gsyq5>os%A&RLfGqEamYeZB?Nv% z9Ri}8447~U*N$r#_mFDsL-Us5IcFDa6Im()rBb%{&* z;S$qYjd3F$-`yC6>=oQJC1%a2*ECg1WYU;5-UgLM@pQLc|ivJWshRfK^-<1l}*3j4Q0VgH{R+dedUm*Cp6V6F^*H z7^qvHS;4R(gSc|WJQk?!Q6)CyM~zs5(GI`TDDWeMULFkm5LEKk7UDvIH(>hC|61Tj zJLnGTVVPmj$hT_BQO^&b2B1|KgS!;S{}I7cT|S2vvEhFWs`-3K>d0eW4IUgg5^B6( zGXI^wBmf(#oX2|jga)lp9HF~_9h=GFX&sJW;QioD+~QFuSh40)(*1c5f2e_6N|@*q zz_}Y--}$Eoxa6dE$}^xu3-1gdy1@>+29t@W_-^RoMaER9fRam=Bf>R59E7BXjL9^| z^5G8(z6G%fHr{9lJwm4S{{*i|+Bxy~62}{jz{m#9IR{F=*Z!ts31VHCYkOST>k=IM zfc(H11p7`Q&N=FcTKtEU(7+;F+GY3~n1zJuF^4n6KXq|@W6PV4F%4`=Tx&dX322UH zh}v_EdDM}K5~r_S6>VcZ>`ds3vL~eVBHm8LCp1hrJpKqP#tbvbT^<#DS&uQV*|?4* zJ8|=O3G|e7#3tLk$D}Qcik~&|tbKSElRVw~-=F4%#_{K;O#ph^gv06L-Q6DdgocTS z6&P)^`wzL_XOuoY(-uDgXTI|vzHuoYXdqiAqAgTnZa+H{@sns{hxcatJ|AL||HA{# zd(uBf##RI~Ii!PMFwb$Nv6Rb6vNFUIo%H;#T{Vcp9d6p_ey#6! z@Y>OIvePuknHP!mlGaMRCA`=&!6lkSzKdEj-LMB7pT)Ad1)6x}1^@8?^74RhSjA?D z9i9KtgveHQxp?`U2C;+SR32K|UoIti*B*rrG(1C9?>^L!$FJST>{IMd7heXR47H-% zWyW|U+?Ocvg#q(KrYaNkm*VY^FK!@W2JjLp+5Hs5oy`{^JAB(ik9kpFV&wI&o{IFv zhCS4fMLD(it=)e!GB;gZ-AQk}!mH`scK=7$zXI;rR9-Rl#mg>b9(aVWbac;OCGDYf z@y<>cO3wEpo>WapH)hNo=0KFVV&IoY%Ll@I5x~ST0#SqFdzt-F;--OI94*ID6e6s% z-_ISnd**x0t5M<{`D&;vi~3d$aFEg!z8vK?t z;<>&kaox~Xc*anjq*qB7U+hd<2V6cU$|kDC+xxPC$Wh>o66f`kW~xZkF_O$vLsLcZ zItvzHC7!!(6z&Z1Q>Obj4Uti^S-+A_gr=G!41xUS8;Y|K8*CTh`N!3R<8v2yKqp!Suh zJrlG%O-2kD3cNBLY9(n=qQuWzsLxBZ^xpnl>iKc_vh0xv)bRx3IX-r?cf>84gF3&1 zk1Of7*dyt{zoz$&89BfIr}Gcud?-F~ns@@-X)s_Ph;yI897a5+KwHhCQQ|p74jD0* zPoK47eH=ubR3+As+HZC-DRo#&QUl(?VLv~nyAhTTz zob8{F?*$@}AAGte-KR6S`(QPw zV0|WLMkZUK*avi)Mc?^t*I98#zXCCOK%~I&oa;&hsE@b}=PYgwte{HFR=xE*f5vg8 z?1xP6X+K!bJcnO3e&D<%c5VbREJsUhn$BHiyWugE#3krYgbPb1EwLJ}aO_GgcZE?{ zwT3Gkqt9EUWm0_J;sxNBC3gI1UoflxWbp#Ul6y^x0S5YernT{V*a8<8FIaU6wtC=e0P`=0v;O{I1R6@EbOWR;%7#ykH>^ zreI+gUAe%L6|FX19`c;yyh7kg*zC5rXkRe153QitF$#1b7AqQKOve|0H^@!f(tiH3 zT2$zwN*g~^CdCLeaCh2vw;N7fQnv?xYLb6L!Q!opgX zXs(@R>sCx+E19&*h`G3xE3|`il*Fty6)!Pkry^(6O2P2Gvo%U7+q4C3ZNl-#yl(^=RtPST9~U}s^3}78Za)w5n--^P6YCl==toR3Ne&hXPY;7+8U@UT<$KzqOUOV$=wFp3B-}yXLh(-jkN<-iX9#ss=XF{4VpY~Dg4R$}i6rcL&i040MljT6dNMG46EL76giy8f{KrB`|) z#)3Cqd?hSQjqS0LmGRHTy&|z~h4Zg;b6GT!FP=;k;-r{-?bSR5$xM|JTM-PD2fu=K zTZITe@+Q8j_pQ2XzU>ODxOQ)3XI{x`HbrMy$q#WqT%tRIfxSUJ-s!IS|L9&d{{vZH zn{#{&KN>5hwq#DrPMgWQxTH2AlzB1d#7>*BYYBQH9$9#hQ7p(IiiP$Z!E$#VdNt5B zO4w0yF=79}HQ@N^=bavr2y&p;3i%UqDD^`(N!y{ddGwu1-v;fyl6Do4-*1Jru|jo~ z(**28pMZb%x1aN=l(XiRDI!s=DhXo>ZCJTtO>!uOG8$pP)K{bhhmL}wY0Z$=uV>` z?`T;k4LK=nMWa#@s`&wb` z6kIht%nH0+4Y@uTh#6)x6d1|Dz^GyH70|Xw&~Jo(Z-2duQIv$25bC_GWC^x9ud8Hl z$>&#@2yiFJ&lCY|sH{sjfOg6y)m|$~ex4A@ixRpTUcwbGDaoVQ9ENiwlq9sQMCJu{ z2?vThhi3&k34=RCgUV8M%kt4;&$3jn43VWD+N$?=z&1z;mKHhLVKJdIXZ$= z;zM(StSyrALM6wA&Kt?g1(_Tn zY18(RL1?@xo_8~eVRGiAAneO}_X78=cD2CHxO*Pi3J=M2WN`xYXgkKfOjGO2ff~^m+3iWof?Y>Jj!Zb4Q#d`vcr6i z@xcKrq=r=?X7K~O``ZJha;7jAnZguNIi4$*XdRs4vGPE#MC znCfKIJO#1d(B6h&(sOounL0Mj z$Zb;WGlw-mgdxEwjmfeGQ>5oHNn84 zAw*yq6h~f^M&Y~PI?O^Z#vNvHCK#BBBbS?<0y=?NMKqMOW+eG3YJ-8l^urPiPDhSI zvnU(kt3mSCf>E&eE%Ai5h}s5B?!0(S_K<^U}6M%p1C^N}w<+ zD{>IwPVe&J5NJzwwN1fCduO(!@~nZ*{xGBhpS~DJL?7QCQb1!zTqZkpg`|Wg&l0Dd z5e&Hc4e6)6^o%?EKVKK_u0||#_7+GyhRs`kZZE}cGOZtAt`Oba-#8Ip51yGV}OEh)r8ahwso*DQ7 zBg?ny$|{}p%DrrMJTh}IhFDN6(l#I#6M1CTL$mwy(b@q>9pIv%p8-Fb%*T%Oqll6C zT4QJ|GU62%lgfyfT(A^CcfM47BrnFUM(ZY_bremluDj}9QKEpq7>hVYMXDBgEKLsb zidD#4g~DWCQL+p%n{-x*qs|HHN=TlVYiyPp*uu=T*j5g4uFDuKDCw$IPcu!91>(IeE_n zMMZ*}o(z)=+M&qiD)SaAt42Fe7c#qj>9@k2UxhwYzQOr|Ig5k|4a`*?vc2Trs;X@% zsV)cx-t3!O!j`zwZt+ZnZqs~4rAo5r#;w3yZHCr#sxU@kCquWiFBo{BkF8;9_i8_1 z#Uj3Y5wpCX_0b-i66R5)jPmSmAz#Q*uv6uUuH|6@9cknvrceP-KeNazH`|Zf&Uk;# zGf7pvqE3r81>-)3m9xo<3_R7!8b~HFn>2S^FM0odKK+)0>DznPzyBbgwrxCmnCjJX zh`!#|t_~d;aFmRd#=xlY9LA6*T5$$*(=d^=LoYL}M5nM~EsfxxYoytuILzTYME5CV z8q*7{Xs(BosmyIB6&Ts~4niWUNaoW)f&L-6_=U~M@Nytp`-2qM4DNgC1Z2@uHYW3K zjLIJA6SO_rvqMJj3m5Wvn)#&zIv=MaFO5uoltB1=9rJx%r2nV2^bOm&E|NO_;$>@S z-FRVu!T7uxDM@X01N|kuGP-K+Yqug!n?}r&rOY%&+)_%TbYm%l=#s}uQynajVAhq+ zsZrqUBc(@SS!AxQDV^33UNZ+;{ig=$&K0H8Thbia?$@M`A;u`7o8YQgNLk!I3twt% z0$=eEyijKIG3b@I(Ho4ITN+cB?e3fq^V2Afse}a#T7DYElTZ#)2FhiWf}1*wv8W3M zt`GcGiaVsPNjERai#c+-Kyj4|BisY7RAHJ9PsLy$U7Ayy=16U^91gGjI*yZ+>Cj-O zDO@tQ%exjioRn^Pdl`g%cT^HzUmXixu#ems|rgLGai^Usw!%~X5SRPQP^CfuMMlg ztmJf6+Pb~AxGsvBrR-lS#I!JColDQ_Y9eZ{;;X(V&(ca4A~z5H-sjT6UX7J-x1g=- zUFAv-^C)ZfBC;X6_U(j=P3s*8ZC|yXZ32Qq+FVcEPj$S2I@SK+`1l{W7;=A6q#bI2K%brIu@3r31psN+ut%dcY%%Qq-`uI!|1m&JyF> z4wUSA8`tg1W<6R-XFWQ<+gl0V%atB#8&|`m%$8BlXL+^!Q%+qCVIeF=8>Wr4;k_VR z@-811M=gj%3+VZ5CA7P3!@z_1-=5Fb5(16R`+sY}!#waiYuULU#%ZcFHEibg-X-sc z)sCu*s(~#nR#}^mnH=*z&#SSnE7H_e+k1a_kNREjQTv*>vC#DFKz!$OGPU%Honv$2xwxEO&Ah)O~>8JU8=<cxU9{p#lba|iMd$i04Y|}EVrbLB||4uja#_=yU zPJ-r~O)<5HH?!!eeZ!aCY+aXIQG2%JBq9U4Vf&ppk-c@4;4I1Ewa{uThTncL5H7K| z#<|l<7(+IAO2th3gde@2BY1|4)LCXZ{#+wlL0S!MvqI*aBKty|6W50^a9HM?@)3{O zm(#+^$3evUIiP#Mj5k^xc@qeYQc*h`m;s;VpT~>}e#=yM$V;9{nGRkv!$X`ItbfSj zs(>ea^svRKz|8C&;vhxP-tZ7t7m=tO;FN5wqMD>RWuJmic9)d|)AXJ+J7b6v6yPj% z9`q5fs0aqyBpQX6;HP_&Q==!7R*L&Q13dw(0Q@qy0*LgCVK~q{q;|l5sm^I-rhp?E z;rxaJzZ+6ax2?};=NwDO#{(Kd=q1!)5wVQIH%d8HQ20#B82ryr>V=TZfp~A5*`15Qqc*qPa$G?<;wF;j5;|Y_#DO>NgN7g3wS$2@{kNa^-%7mtQ;9Lb+hw_w zYQGJ(+h5kcvxU~S-HqMSofV8Z_FeLu+yTjb^y~XCS7=oZ%0xp^o-7bK&jrR0k{6}2 zL(z~qQE56Ch#3S*Bh`9tYXtdu|x3RE^6;!ExX|N@R=)g_EHCs zAz^_w@PdD(_)Kfz8MO^Bl&d5?1%~ep>+VKK+B% zIcNc_@csmmgWg|>THYVv8kEL#;1rQ2Z-X~{y1x5&TMM_|pAe3-*%q$GT#4<|3(5u+Y`N$C zuLkmAWetahy$U)MVB1_RQ?S{~>}I>VL3vmMj^JBZo-cWrDRMlcnymeiYGk_^p(Rel zGLqIn>DbeFTH00$JBOr%$6mvhFAL0$kVn}+;BRIT^O1EW&V9)7ec+>kF5%_ozavjy zrDN;U;~5 z;JWmY@OQ+UvqthX%aKw2;AKWxTg`pI_-zo5ZsnRcKgFhzFMT4bIh@M#z!=ADe+GWb zmXn&Kt#8z(6 z76XkJ^C%K{jX&4_diN-SYX7W&d!_?8r*#mkFBWuwLEsQsVbIAJq< zlCz!l?of@9VpW$*6L|)0Z^>RAdfNVfd)k{_N4L(E-z(8O`IDRNn2X-q|BH64_BaNhzj0?xNIbeD|)#$-KT!<5Psy z`xIIaRyFdEr~>9$61K%Aw)EF3>y1@&)$F z@*F;)Gy*oz*E>d#U-*p}Uv+0A1P;EfXE4fuT`2yp^A$WV56`76S0oDqwR9vi1nSO3 z-qkmtOY|jjdK0)MP+137S}lC(5IfB$TFwRRed$I6|650fSoD*XnRNZ%$QpH`-_HRh zSO40mI?64v58p594P+a1U2h>7Npt;$O`CD=U0o^}2cGX4Ds61f2K!%}I+m(@rU>ai=u8Lg|ZP&IN8r8eb0gGdAN+ zX>7$#XKIRu!UrZu8xiCt^8oXIJ|j1%O`BL@`}`m)&#_XreW01JdbfbLIWpboV=Vuet#58 z9o?R28SNJQ(sfo4{F|?(XM}rMW7dR24zld4#Ifk_V%f(4x*zOu4*l`33(DL(_8g4c zFRj*7o}21|H=VKK1H<1r8S~e!`qe$FcS@__=bLl%xP{pZMf*a;%i)Oar>RiTQ1|M z$0x2%hL$Q6wUQwo1@?ysU*cVje=T4#rhA^>b2NUM=b)2A4n!63i%I*XJi1U!>rz0n zw_qjtIH2K0w;;DDW1yr&VG�!agcy&8E%E|i}OOqLoR0A3wyFhPUSZZX&I0H#@) z!dzI!LWe`#BSq~h;6eF9!CLq8doskc-M@`L?2L9FdLULjIds(-4$t{cSMiB(U>%1+ zn)_!f*<-~8vAhBiKIH|_q9t2B@9$ZjrkVG5NUgJwi&>GqJT0rEWIgrRcl~y>E9dzO z$Xi`fsBg)69wT@cJknn3hF9s+>pzk#F3xvvScC6gE%|aRSn>ze`>z5p`~vKqXbckNlJOgZBP zUN|Dj$?lY!A%645_4rrtWny4IEe*0lhPb-hC~J-H0GDOO*Sq7K72kz2%S;nrLB6}y zmbooQoyfXkz4k!8^o{kZGeOpm=RjMDSdQem^ejdQgo9I@iR`Ck48>bpJd~&96={zi z-sU#et4EXxW76{x!n+uEd#zl$!uz@3r3db7y0#UTC_M`sfRjvsu&9#>9G0kIvm)3UK<$K}gakC8mI*-#AT}g` zkf=oiEsE4kAT3cbQLM$~dS?J_7M4+HRbqQj);U?{f8H|zY4832zjnyCo$s7)d%t&o z+1stSJ6dtKTk*RL<{&rUJR7mV!aWMF1r~2k+}@C)JKFLTUb};LRBUO>i*3+50+JwE zRs=ZPm02rAI(P2=boY)e&bfb$c`>HDVS=E91?F@qO2=C9uVJ@6%pH=wG*%zuEQ3yH z7*k$Rr)g)I>np+r*o_wP2DmSp^iW8BZ|OIZq`Lf1#IMYTtVUsm^}>X)*{X@E0p;`~ z(1uZB{hEd~4Fy{Y&a%_^DIy|p^Kz?E4=CaPr&mv{6lir4tt@h@aJdy{j%?u|9S8wb zy5f6%SbINNStgIA+$+Nt&^5|-r}Bs5g0uZN<@9^@$DPa|zGW}|Le}^@#u!_m5XK3! zazlkwS2i#YzGYW&d+}kr;-XC5in_KGuN&TgRuxCNA_T3dXElVokc3b{UY>-Roi-+rmZ zqE|D}qC+e6y5746<529QuUZ3&;7fzC+qn^6r<>_mn9n2^x%a6zUb0|Ms*H$I#e5Ar z?<>9!hklOu@MyoYpTS+Z6n+Q&>?>0aw_#RtBCX23>q9AUNprKPa=itqH$p*|J9 zO4SNaR?yI(r``dEP2*y%b3CgZpDSm69U(ebtDyD2OB!pTh_UDU@A4jo_82sUljSl` z*Z1^<=@h+z?=F$OT#oh3ahabpH+-Q--Gh$z9i^~9ZkhM;SJ$v>e^zBTqmF|=~f+V zI`6ETkGj~~b-I76qvt|y*ZuG3hI>cehgb;ICs|;TM=QF?4?T4X)=eRnkeSla|&xwrg2kDn8AUDxxrAqD{VR!!cuE}^F;uN0mtNtYL~!=ODC1sJ~2u@7%*b(sK5 zId`p@ahstv%>mmWDdXQ7ujjEnD>gEf+YD?f^q=328|+Fgbe^qa!CwYYQI8xO_bvWP}RG4R*^>DvN-9g0-4&Dvz3)G4XZ zz`0u2P~@}tfk1o#6QCV^(Y<2UVUm0LGqsNU5PuzdgN`@11VblQvE&lq36o+I_d1Qw z5hr$+6FT7)v3Z|4LOa5F;*dWJSw0IpnmLGaa29dNk4lqG>((!4OkxH-aY-fDurUjlG4U&~#PpFpxzL3z3_naUvXA1#SE zDHANgr_5VtyT-$_yh&u%KAVfTcg1!YgquE#6y-HPYjU;kBJTuR@%fg(2(!T9B5Q5) zI@oQ4zjd$p$L4PkKfrvddQ03Xsx!#n#u~?pOIqEa-?}aJn5nkC7NJd3g&6cV*R-!m z5aPvmuG(D0VN!y!?6%xo*S7bfzFnTp&Coj~{WPHy)p^25c#&>mozN*+RbF0c)WvGqlQgLfbU(Bu>>PFULpVU zSYIDHrBEPZ9Qg@l%y#rYXF=7v7RS}D*LvmBq(!b%Qc@CbkF*;66~SxbprON0B00#9 zK0P#EM|@)%W#5>_DcSHg2~1^&^mXbE>CqVm_&0t55iK})t}}=qTqge^xS+tXDIP3Nm@AJ|qv8sA)>!RePAAawB>Hd>2Hy5)cz)%(YI(o6vGi5MJ4m zDrO)G=|$-S$f&fSCHJSzZZJI=gV=Yp>P8_Aw#Z*ghggc32(19yQt>|Wd6!cyEE^wZ z-U-WxP@zI#Iv?5oyG2ztTgQs+?}Nw3bUw5_>d-acr?PzB=Kcm>@|r!&6WkHYE9H?J z8&vIkxC_z_+M%iAb0i|h6cl}`t(Pg02 z%FhdXyeZEq5*SckI-?VoX%>v@*k$#&rq1N;-$>51H^2*;WMTJHG_WJWCa)RPKO$Sf z$KE3^M^!1hZF7(I*lcs{bK4n(3G}^Ad}qKZG&NXoOGZ_hkRL{#BnUkv(B!WOfz+95 zbYk~N`Hv+O{}|NCD-=0vnd^63zQH_Y3K3PSgeBrD*PwH7il|&Rh@R9{MOCMYM)?by zOXv%~flVR45z_bb@BxLCEkpdN^~4rygB9!1WI1GKTXPGQUhpp9VY|LWF?(%cU>;TO z6Ie~^brweb(&cZYBY5v((RU3I&MK&H>P?o*daiG&o)_#f*>|f|oU!3Qa`{Q%%wJqJ_Y$;NyY00{UOkF^-}96`!up^gMVT zXs0llim09G`5lO-yB7Z%Ej9SpWO>-DW6GToRlzA?9%CVCS3Ex)i9U5E1KKYT=u5Bo z+NF73PJW*TbqZ62H==6Uc-}k~9C%&~3*$J7ld1t;%9q^vz7({(Sf?-=i{32K7?oyI z;de!>hcm$ws432iuPQ|ABI43;@L!;S_s|u_vD9?pv;E*m!3#F~wG!><-Pem) z)7m1o`UK*lv$M742>A8vP{4A#1ph*j6!sEns}tm z2{{MdhN(3tv~rj4UMXCM47;KfDFct`y%L%7BJ6M+YAN-vk@&Rw-dHvu%3dX*0U zsu)wOFbUqn=Z1XH_sO|6b0?0ZZ=72@mrZByR*2z>e|eacGmYVCkr9j;f30y5+Jfu? z5!@KYw7d4B73|xG7b~oZ<~|Q&f+QyOvpTInGRf^K_V_QP#7E*+kcYct_DhWda`@eM z%>GW}*v0XSH7Pe+6jo*O4Uh7W7CJ8l^)J>krtrgv=nJV%$m;{X&j*96d9$KLaa;>O z^_P8*`=ec|$!46u5O@}0k6-Qju2Y3rUYU~Oe%!S1a3+lOz zkUkjp0$Q!wQZ463!BRQY5`zBjhBm0m%NYJ5C8{mC0UJUUz69P9a6@!}$7INW#u~?3 z+v+stkEOvePLy!)89;v(J;S*n7U(YkC)G42!A>_({ix*w;J?4(kw)aIM0Ex{F#pj| ziwG+z;PyC?=6kjlG2ZjDkH}G1wp#3+Nsv}>Ey&{r%$TkALG6tIXK3MFH)AS$ahTz#7)ZjMoLOMq#06v^7sw5 zI`RQ+uvqFJu3HqZa7=QSO9_St>*}Em0tdmSgtAf zt?SSBaQC03srIp`q$*CAglJ$LiiU)pbQdh2DteyaGIeY+P3%msK@HJr4i8@C1G*Dn{nEc!v z*pl-Kg?I86W^!~Rq@sz*=wksp12JOQk<|0otiT%YhF=OU!6N$wFu`I@DgOP6R=)8A z@s$f~1HNB1D&YI*0}m(fYNaCuo`UCC;!aiIY5o-L47K^SM$D3NRoznDNsQ^$EvEsa zXx3J{_H0?!5WF>uMvgeHgt;ze=ZNR8W;D zZR4szE%ENj4qUEZ{5WDGC{kCfH{7II*8t`rR{hl-l4bF+H5u}}v6X6Y?s@YlLFG`i zu*X$_^FPE+;ah0zb1Yr1_$i!w?3A(4bNlW|4Xl6@yey!FUbfF_@SkyAf0C`LvX6H2 zGQE>7zIm0czWz8x40FJ*2jC^{yj#9x;$>el;SA(1@D#w9aQ+IN(n;*_cPw-=adL4M zrFzcs1!x*zkJ8-*ajrNABS+%eP97?N5g)Y>O@eg+^!EEM``e$ScPAnK=wnxziF7Uw zKb-6e-Wmt$>OOXn_{(O+bi>q6PvEKd;TxGe>XP4v8Dhs(lS7e!-VBC3CMCL23;FkW zu@xNCMV9Np&r!4ZFF2i!v=tARxk};Xi{F|LKQ4;Y*sY5iVj!R5Ji)*Zp>L4PdVYfU zeeyo_59~|X-T<)_;OE%Er%b{v&WRD6I>asMom^sUjuBisol}t*lQR~n=bX00F*$np z)GM|Wx&FE#13cVq@YA|gmm%zhRePwA7aP9FiqeVKE=kc&7SBXGLvq+e;`Xk)M);l$ zww_bO(bwqimZQgID#UZIGL0KQc!4?j{tL{3Uvtd6PjCzexr5RX>gJOp+-!2B#}9~U zG7$B$BafSyE`D@P>-8HIc}_?<6_DY6vcWcy_0G*>Cz1_qIwVM`m?hE?P>7YUih$xT z)ROHs>7%B)cW?O)^OMN3h&M1-OuZKB(UoowN4dO_t0A9)R)Hdu}iUc=PK>Ybu8)ofGok94h%a&Rq zvTQnh?-R9sO8&;_h<(lp2JAqh@o0!p5nxl+%Qa70dMI^f>mt0mVuLS z@s3%oa_*Nb1oQ?I%!`jnU3u09rZU%&JeCFRrSDCKH-_UA4%ihQiib^h zAkPg0Iz@tSup-TM!Qpls2TqSRN_Q^ZNnMbqAeNPJMV{C9E;P`S#$N5(*TZ7QyU@dG zM+$bavh7yvD%{vb!CQCMQk3Kh@RXKkDl3`0ASZTy;b?J87sG&)SqneKj6Cabf^&g* zrKd<{%DF#>Cack#=YZF0*vW5obU7}7i(Y~@A+-yICZwBllfX@RVsM$@K(r|Z%Nj|x zdbR71JxM~IV-cSFsI|*+4((}YrwP-KkN>5u&gJjUkpnK7T#cI zLXX`l{t?yT{(66(!4TLzMwxDnlXuTKR|~%Xup;_v z`PqV<4GRH7XQOxK74{XxjeR8@u@Q*Vu?YB<-#SISevRn3ST}g+mS-X1rpU{|UpMnX zmuS~zV%Pl(rP#X%5 zf=QKFG3aD4nA-?gbMuwy;(xUslcp9q1>zcHx!d7G*;&})uwXSW^y@m9;08%Un3c!| zU+tRj<6%$1R$c|ao<&Tu@gCG#-iM#tGAH~dgVLKOK72I;Uq-WS6(?OKKFW3{QDnTh z{n}1@5%wk3u_mkd@zwR1$G}tfT(!t_GwEx;1^*~t2(%h1w5A<0;VMCqRYYU!+8w*+ zwLrF%RH}DB+P|l>5VRp{Bue>5Utd3>{Q^_ib!9P1m*50J%2-X*W1#-W{xkSqcw$&e zk(?2G>p5wpAC9ye?;7t+q0FixanH zPz9|v-Hiv~e>}BdJZ$uL;P19?v5SDGGM#%%$YZ9AspgU_?S&F6z5o&BP`&`%z8PXg z8wdRu+#!%_1(}1uWlDuxjw|q8RcyHy`G|Z2S~4FT3<% z`@$>2j)wy?$`Mu9Lf#GiW8llfs=_g1_TY5!@7HKl^yO(7@71e;`jDznxqgPYp;=oU z1S^=(YIYxVtV{|-nF=Yl;q*`+hcN43GP-VNF(bZ`t>y!H21AH@7V7v4rdMP7QQ)sheA4md*=lse>&^kb59D$a@Z{_wCA-);Qk%al4kA z4PA|;!iCtqKZG#EJ6PxCQWnC~@p=3EJ>Hx*ALm-X=+S4XyzlqS$yt6S2Pk67r(w1RIROIF=tFgV9w~-Tl4mV@5x~f zFfrA#LDVzwjBVsAXg(K#^UNHi(>6k60cp*(ZTll2DBk`XfeWGWg4Iy?EE^H~?_ zp!GKLq!l~qla_yeuK`C$#zhTl5V5@!e2KPovtgMzP0YNq9Z^vq%}I!l&N4Gu9uleZ;KaDX%B_nm+?%0d~Nc(9+K z2V+bZKWtH8H!X*TCG3>?PdTbxH-SlCkem^n@Lcp#*SWl0a=cZ zGN9czvVXnhEJ3pj$T8my#G%OKp?yH|Kg{luFvm*{4@tjLmgDXuABKzJvn>Fp?rC9? z7P?;n7QG6b28-!{l!g0O*^<8=Itv9i_|@h{Cw zjC4RcsVjCd$rB-mPXh1oq~!(a9o>(Q`+bi<%NaLl<}~pSuSLkS_=sEZz*=GZ(bg>olLAI&l{C$$D99l@YX$dORdMWUx5-Fpy1b8~#<8uro1ub<3 z#`YWVHhP+ztaU7mpup|?>)O7L7Hhn^7R+6wN zb-Gw__4;pfZthO$)qmQqRW-4`n0xh*AL6XRreB(k6uo;9-u>-m;vl>OOj_JY_b>j= z$NJ0uX2^PU&lb`f-6v!%umCf}Ugh3uV!>$*U4VObdNaNlk)U1x?c4?28gmT0yYW&I zW@tU)1ttmSXMYCUs?TwoEx}$J_Wi|A-jZIyIPGY24`vbj)uM#19O1FBEbY@nYIF)z z&2skKZ^1D&T+maz_Uc%S)8N_bmR>UK;#>or9ozGF#XhX(VK-ClC%aY&)|+;CXbcxV zb}i`SxCNbIN(=0jHI1X7m3a*|V0w7b+!`OCL2R+7l_%iQ?roLLfSD@3 zqByLq%D@wUZ&g$~1y!Z8T6G*&HE(4BdgX|l+RR(y8cu8phWsF_p^-x!?v2@KpVM}} zU9HhT6EO&yh`8~qlLb}Pbn&m3&0DSS=iF?II@R7h9=6&oK^=B>x_I{$TSHKlL0CEW zLQqi0T(+Wax;XZl0B(M`HyK}Yu8l=pas?L!pBH?;w%>kJ%OA398U>M4p|?nQLPbCH z6n71D_hF3}qwCkoefNQy(W1{Z^wV`U_!b^MzYI1iWZgau4SSc$#p^TcsUUjS|Lx2GcxUWULO=BskVhg-So5P5R}!^!A~H+ zM=$lYO7Sz)uf;exVM=U}Yn9`lu_{FE1+LCa7k6FNn|_sb6MDO<4x2m&&a3{QoL;Co zpkx+1%Qnv2D(RRhVs494a5v~DJ(EQdfuPop8Ci$fQR6vEKX&z2uax_xTyu|H^Uzfd z&D%~9yYdClt096K^y!()6J>qW>Eh;RvxQz2)r%9-grTlCyOh;>YfXs^-@#vg z7Ct(ao`GjcX9T)Tn^|v{;~LI;0;rO$#v8tn{+c|-NRqpn)gjev1y>OQEJX$B9&?ad z%@W%3+kMaXkuEH_r+J~^%fGWCWedCmq}=6xdrKPj&X%fO$U;%3bAJWPj1 zJri)U&-aL*=*D{i!wupeuCM}Ynd2rNKu-7mG~je;1z&4cy+C#y`+if0LG*++C@F6MJn%a9n+v9K6pkzS4MY*@ty&Fy%yRX z*NZ|>!)S;@9n3pz~2=u^d&Pf zM#dYColIwxjJAMAVAK;0O_M5tpW7y3F^Vwux z&;s}T!SJTk991W^@{mQ=)ku>Q3g#29hdh4&V5vb}jnrzAa|XtQwpO$?A=+uGPGReQ zy1*uKOrR}Aj~R?YO~NT@n0M9%N;7YA_H)u8dLRj@9}c3O((Y8JG&v39onI^U!Z)}r zhi`1FYtolX{X9eRNz~A3`TzTu+LcSsr@>Q=Juq)PMg)4^b!h%k$+>2S^!!qiAv1{& zfTt6#+#JWj^Uc@?*>omIJGtBQ@YdJ*bcWrrD+>$AE31*MP*m|LBwLCJoPUYFBJ8ZL zKA@TS&&L0&RpLl1$o9~KstVRXDS+^=|J+ZMWb2HwzG{EieHT3C44YoHuW*k-svapu z+~-s@pYEB0X!pmRFL-U8f09f0I&GbQM#?6>27O{%rwY$A;>&W|Oth_V?nJ2?rD^b` z7Ky*)XLG9ebdRuYsXG+Ck3w0pd+J47=V+wvMyoOSyV;Y5=i-o>DEsY+K?*)uI%Dzo z*PaB_jYDbD4qVpX@EYER~=5m zIbdPY*){y$_w~{fY1Z67eNX=1>U#P&gk3m>l0SYAo6)yO?r*{Bwfa{0Ws5!q@vGwD z?dQ4wV~tyV^ZbD|{@*Lx3d`$T>t8OZQ+L;9i7f9#3O6NUt+B^1cfHd|R+9>({(uxB zRwDH#QXJxaUPe4jN~w`LB&U=}Rd%Z2Q-CvG?s~a%Kl)+}CiDtzqf{+)T8Zl1pRNF| zS(QK$zu!q%*HDw6)4g+}J}*dI2A8YhP(t4cMG9!0|!8^)~@J$AZ8LVslHTkViDN@wn?@mq)NMdw|W%c2Q@X8M!;6%*H zGFNTi9K^d-c}nxs66kve298Si0J)}d(fLGN2vZYy3`Y?AQYAjqM;eeSu|cM(RpJKd z#t^(yi97l}k;<0@aHattvnc1W{Q zYt}=PirpbiV}sG(q4_#M0FCfsZHzEhU=y{XACZWI1^$mo(D1=ceNZcErPunRElz7F ztWu*aOad%cp${?&dhA9aSRmi6TJa%?v_Kd}ksSxCJ@OvL07gy_bIvf0>Cjcw)sx+@ z=ueU(pc1^e;=B7j*`E?U(BygWS8hz9)X$43ElN4_?}2cYTj@gT-S87X%(a{Q(YqCS-5m{rV?)ZP?>8 zg;v;q6AU;D3qsOh4l!Gu1 zfb7!A^VE1e`@2B{>hH0ofm%;p!=o9OPk^A@U+hNEuXXoFFxiPG9oW(u_a z_nKXG+N?Y4C??YnwkX?C+-|4wQr}Kk25F1z120xTi0XAF=I7Qo-@r8hP*8&2KBi)Q$5M( zWn~#O1SG}1u+;af{w@E!pS>p@ka1<1-nFHLweWH|k}8KU!jUKZ zHSvYxn3T6KQ{?N@7F|6&A>o7&9>6wq<9`2#72ZQ}M-M@_!6{iHu;cnHEZwv^S7|=) zdia@JsTicnCBK0n1e3DCLs00k1VE5TK$6Iu?gbkGSt6w-vwV@cRvZPW-mx zw_bGm#;CCLs&m*Go#8*hUBk0-Bbv2MhFQzh` zHUW?kc*vK?-7wTh|DYdQ-oWn%{BA}Nyrk!ULhfG?=cH~tF(^aObAX=bq$Btp#qT(N z?oIgrapNV;()A(ZFEsyOQ_*^BvC|Q_}Lu|SXOQ^tAo`psVczxwO zQZ`FCB-I}1P(%nRyGSc-;{bUz9^b#KlYBp!h4%zz;@yZ)^h+;kKH1!=<})3d@cZHE zPZyr!nTygn;VR^8@TPL6!xBEv69c-GDG&6)9rpVcz-JWv#bx>tb+8q>#d1xD-?we} zR{7T96vE&^>jrpt+~E}LlgZErnI^@+OVGOEfJY5J{GXmt-iM@#2I2-phWLH4=$kz} z10^KOr_^WzJV6|O@0SECf(O{?+769YHLVSB;&uCL7X#9vz>FM{XM|=VFejnlm(Yxa zVMfC9Zq3J!{h7Dt<9h!op$=F-qj}V8xN8=)ZZ&s3;MU!>6!S3WE`{5MXaSbHvOQzG z++liuQ-2Ab_50Z2g*O=+;w&+g>mLe~_6`L~6-?S4qgQ%p&T9H8GB59iH>9ByDTcW< z{+~SY7#;Oe(a#?)5dd1U-tLNaqhu^2H3<6!OsAS*LBHDtwmO1k`}-FkdH=w-85V8MErG()HC?& zMxL7%(%3(7+{DvJF%u}Vy|=5Zquw6WdRhvb#!l0#dM@#D>GK_oH+TZYjij1~mEB(l z$~Sh9_qLux#)@z2sN9THS;^JQ`uG{?hM}YIlR1;{Ug88=Ib5VyN(ICAwvN8pY1v~^AhKmj}X_Cpd!_Ik@ z>KB&*qFckDT|wWMbcSa%_2=s-J_X5ifQvMeU)WICazz8LjW@P+W%e+WLbLl;9+b)u zzi59l*K#a5tcCTKCkMMZcuoyNTuAuWgl<$A>I}l=uFhV?jEuW(K$DF6w*Vt7vopr9 z?29Y2x}A%|%=pG`+dO7MQdYccznN`0X4bTjHd>fj(G0&c&_)Y`)J~C>k#YkXsuuWr zp?(On9G@CoP%ceRwL))dRwlg8rYc;k?7;<*$Y-QR70{S0z`bG-+b6`b*cFfR;N>To z2?a*iXTTgRHjQ|sfizOZoC;xkKCsaBw$7PL7}L($-JlxxN@FZMsGU7ac0-#A>jT?F zTUJevEi)St8(1Ei--&!B#ZY=x!GhC}0dI>n`6!J(>)Z zgP%xc3X6+$O?VH%kT?2ge=D!N2{q}ovNicGU<8L8O7|N*O-q*`76Zq^o(}!5=_mgu zjA$yEChrP7XRxA=*9hM&Ux2y(sW+%Q_o15nKaceAhn}Wo52FWuq=(G@nta5lZ8+pe z6~=f2tyFHbTG8CWAX2bqq}`N$c(%t_QW29rNKD65*n>#j)qexrl`_Q{SCBZbpPrYW zegxic`KeeQ6;FV&H;8`(9Jl#+K)?>Yb)73&XbI1;#3v7~brtw-` zkoZBrzYbQheWlQdGHwL@uVCgIM7mH|@JVQpBZfQEs%8L2>@ zLE>Y0C-^fSs)Mwvyv#xS0QDH<=L5IaY~}6QdvIj-g2csrfqhrAK0y5hG-nFxx95)o zCGC{PM>y%+AP#dEboinp0G;??+d0HH{lP*oiw8AYDzeHbmk!X+1X_UfC*ipZScKmf z)Hk-F2H1~Aj2QyNfgZVu-IkQpxDC*!oM^Em_@+VHiTS4pgQfXI_fh*{nU_U9&60b% zAyGdhDbN6ebU`l!Mv#K(e{MJ^>5lxPAxbfqa8v&0~H^bPbEF2uRaumt8%LhD(RAAqvA zPvS2&;vA_)_9|k93FV+z<(0>-vm&lYI0r4}A&cZs&l)PF7cIdBlrEKCq*(;i99~SC z_so<+$Y-6>Ff0k}>4aOlp?gDm8r+f7 zxF5v&aY7ofDDoV}zIzKxf`6-z3455oU_Mkq7P5<5A%DItK~cJ{x)YUpZa}N!t>AtiIgF+VzbW>te@yY}&V3F`QkZ zkB|~4!<#V^Aw|b??N076Zty5!Svr8_f#!0x)a^OLa;pdc^V+qe8?iBP(-EHd6>Lz^+>sshJjP;aDpUr~I%(Nr_hMu)* z%+R?@kURtfKATmV4;{YDxR_Fu1=8xth|H7@8FJz|)KHJamm+Q#rO8eU-cWIJsD$Vr z4Iozl-=TU?faWP4HkpGj)yc2{Xp%w_YVy%GB6i(=>3QH*nuH?_`z75HX398^KJR6$ z++2(tHcRTX3!25?FVoqvV8`4r z{8w3plsr8foRn30TC=j{zTMHlg;@`4jQ74&)?OD4Z1`6gtxrU&By7zin)-{kDFMn|Kb_Oxcix4)MY;tz&lJizpafIlqbpdqYVC| zLMy}nJNz%N{1DDuk#fslz+dtwr)UY4pfweueYe<04K>lhQ>?vC)%-!M-c+L69hCbSx3abJ@(iK{fCpJCtQgWl*4F>jhj!31_oDJkkh>f zkcLG~AVu+O2uhC^X1n+lz=XrF%6$Ku{4IS~u} zfcJ&~^^Gl0QQxPLh9*EB`6u9%%mj`2$G#Bos#v9L1)?MwmqIC9&na;-)@X;Ep|=0M3%dZSm&&j)|*mrpYD%-Lz-@ULz-ngEft^yFcl?9C`m-gQ@2ZuD47Vp zCEdR&qt=#!IGB@Di4GX{3HYkmb#YIDhugsqM3_!AP-*WF!D^x<-pB_nk)}axNEUte z>WG@qh=nq~BvPvcTW^>NaYS)bUy>}wm~|JVa>GSQpSnA?${u`iKcF({;KNt`@SD^k zEppvCv>=r2q>G&e-ZHS66IMlgMCY% zN7ncnu>-d%Mfe2o5k4q`0d3;X0@@}V%D3s+R82Ch%>d7;K+S$EB}I6i;vvDiC^;fN zgSX|#b(*wu(jy6s@vxpt%jrE@U`TmGISoZJ|Z!>A3>sfGA77Nx*#ZxxuY}=n2jYe<(enku{J9^ zH`wt=R*38&32|JR`~2QN^NbJPF!>)5kLgwNajwfvWaC(9(wnpT*`B%mtS{&RRcl+! z^c7?CQ7PW~iKHXUfd}V(zVoKHsHWXpME;8C-dxttKr+#HneHvd zgs4m4^EfkOGDGzH?Kw9WGp{y&(#~<3EDrVn9iDPn6S3gD5pJ_nNB@=?=-*v(dN<%u zAP0z!SV_5{8CBxw_X6-8>$dT8=k|QP5V`InsXJ|VF21qw4e&fz<42O1Rw8L+xn?@Y zd(V~av2*b0&m{FBDw76r61x0)+@1VJr=+n`yb7{1z#Q29zJK`38bZ7#XyWZhomJM& zNCWKptDgf#oakUCi-274wuGF7nF~YRHNRTOeLtr=tKf<+1pex6r)ENGpHL*n2If?21NZ&scfBL3gHMzL&CA zM5Rp&Xf4Gu67ELGRCOe?sQ_=m0!_t_VY|#4cSuTLXsT4=#Oq+6M|dK^Zs2Qv$Xvib z8}^;^uU$XdrRo`5$a=A^g;-Z3!6f2MOg}~N`MTWavf?6~RMA*m)GT9}3y@L33Q@E1vAlOjqHPxZ4|1k>J-IV7<*O&*h$EJto5 zh(xcx^n#Ao$oy(n`Bx#Q#y%qA)JZiJL$oS^;P6=`yLi*FSm zeiS&S3~uf-^VBW87|tza-i`%t&JY*GdDDt1MO-?Hq;Y=Uj~DN9Jv*-Rk;jFhk_4CJGP-a-x01zBVZy`%qV31#73lS3_UGNz9WIF{^xVVjjxl=OgD*5e4HXKuGC%mH*C{DxNO;cbC-ME_72WUqlT2K=&Ml!+)4Au-=otF8#Ef?a1ys1W{o z#P297EJ@#6e8p0I&!gKIF})-SQmX`{n352r4BHmCx#p$78ZyBtEHS+X$@hIF4M^`s znh_NxN=Uz7l*?@;?I_g6?ZoVUfg*Vpy(gLFq(Bx60wqb{~AZ@=ikAp5{8dJVs5;*edzh9b< z5_=?v)T2mc8F{1@aEb#;@cD;*f0Qh_KleC^dPD?r6aLP{-|?Q0aU$n^7i0i7iIngi z-on9V0qObQDa+xb1gS^Aqc>3B256IqcoheRecL6c(iv(24La=mxNp2n`>PT0k;XXM zzsIYtjvdY6bSdD?f3H(N3SRRWHi_xn={!7&MRWxoKF&*=W252a4$&c=Z5|)#ulqxX zR@GalL_|59OBFx0pm~Qh-xwPn7lAy#L$Vj{kh0e7kmfGkfqB>=36bzn1NgNdZJAdC zpZ$I-Wc+uly#X3w*mr11LsI`x3wQ&~zF)$NlDc{axIA+(rr>nB?rzcu5W!iBPCeJf zL|JpE0^3x-1)FI6CH}^+?{kUDQiUPk`Qc=$Jv;=zd5I%spA3&5Df?iUbdN4uDrL;Y zk{g6vvt^Y_eRxqkm!fTkR$<*C&=pJ6In47Ep9I zQk>G?XVIM+vWq{=Rdf3khaqP;tk|bItlY;y%0gambhdc$z+t}F+TeoRSJ}*(5PfiV z;I<@=0$&XOlO`S*KK-{H9P(l|YF(+Fy%>i#Hf5dDmp@f%PX~vGD1g9!Q6niQa4Np6 zT3H>Mb+g38JK?t=s{$^efE5|o9ww88=D|Xye4s-l7zF(hV~v!aNPRHi7w>WfWv|Qv ztunxOm)!hz^Rf1CH=iEp5uJ7OvRLaedv#rh$8wefXV_*BXG-j68VT|N2ZJ8d8NeUl z5StLGt~*iOHaD@mK*7LwBMXn{imsdmaZxP1RIsMfbIb zT(Izga$s?+<=}uQ*Z6&3`AdX(3$`WvT+V`ra?Zak!71nre&2`wBV3$Ki1OM9_i_~&J9naI-5rw0hx#Rg`BY9iz%!nxY7Ssj{R_}; zwoVsp{?AH=#b>2N=UFMK{H!$j$dK6_eB3R0J(^#3=lEMwg*xkrrC>sIm2K z!94p5wP=BTH-E@CxAE56D+LozYmXVhyk|fn;51%mZJm9Xw^Zb6u=aB8nju8rgw7be zQrkN3#upip(-^Nafn40JI;`oCFB&;|E48K_FysrC=jUb6oJj==@HEB>YGV=F{CC7_ zlEL|!lvqCG>jUpvV;o?pbOfRh;L^wPc$b#44Zix50yDF2L&j*il_9(oSWw{ z`ipq(8{{dKi?W4Lf$@I%A*~ASz?|+~s};D1&Y@LKcL|NVkYXk4@Qn>077*9UVmE?U zKb@V)4X~;AmnltfItb{-T36|8oe!!^=6hI6`)@Rb8Savk;e#Yk;n%=^$^ zFc*#TZFcO3-iKi6g!Lb$xp^qTZ>*7ZZ-#u&qaFOIU{->Km_szn@^-GUWS8PJfV);N_AN(My}$ z%Q?C9vfRsAIekU$<?c^GgssewucTioj^~@|rf5yh$DK!<6!Va3hoHaDXq|O|Xou7n zt;o85L$|m#>*imgXg+3U2G%MtC!gc3p_paA@2Y=YnYm0QP`n0eSDy);T&(Gk@66DN zGDyH~swPs&sk*?MP68wQ5xN|o6V!pN9_dT1MsK5l_e6mLwe>z8L2o}iq(Po`-{aVa z6}P23zaCP^>sKbP--|=Evh?0X7{xZUq7*^1Az$&3!Em+f^^SVrKepat^uqQx)%laO zpm}Y*8<6koW0XuN##M9(@&WelC+nCg-yohl>_{-OH1w9!UA9_*-U6e}xxEj<-P}bk z*#zAaTklo$bg9qQdo9A?Ov0Cc)tBqcI7{V`WkbFT;1W~anlg>tmN5cv8!01iAGC_l zdiB6kWYp22lBL={e$+- zh^I-H;cAz$BT$Yr()Y2N{hGa}i^h#7aYp*isgp0^PRlglsi*rugJAbix}XobY&J)( zt+xuZFa*!_IoZ-T3@md`F21PCfjcqS=ZLpL%zyEf-He` zru-gA=x)JbGrqEPaAX&tFTj7fHgFrBVzIYx*Ag^+618N<4J$;yb`oPEyA;5)LIZYh z7(Bzy_UmBrdr_}(kA9nLe}QGEovhPN$&?n%!4A2%v5tZ60E@YaguT2ZL&q%ZjB%Ny2nWw+Zoh}GR<#SN@O!u(W=&);-~OVCF-1bo z9DO39f~_5%JbZX>sl_;Lus=K1Q3()m6um@3U2Qy;m|E;$gp^c!dPDq1W42Fby6+uEZ_M>5f{hHeYJIsJ}QC@vR>j^8He> z^`=HpeA6M{LrAAZsO9t$NjadAHe}`8JRYgS*@;?hfWG69Z?W`V1kFxr1mzY=o3q}Q z^J&PFPU(>E-ZS`H!ZaRlrZ^9NMD@1y9+Tm~B#FaLaLRdl-`;^!js$bOyq5`|7$XrD z6L^1wgneR<0=JSd9cumb07}--YHVIYC*-LCaQhMM8+Q-P$ZVazu!otr3dC16g0`vz z{2!#=gGYLw1#fnpfK&8z3eqI?qwlf{3YxLZLErVpZQu=_ltx>)N*%1mLpw(E*in!t zSp8C3fizKfQ5> zRHRJ87aT!!+M}6ArA>0~FzVikI4V6Y=PFRwy85V8Ea&zhw`s{yX{(&uf!t=~o|ALW zBbSX{ek13eM(#f3oN{gha`z**L(Vzyh77#nMLD+`xtYk7$+?xtsoA5_ZaKHie^h!| znE?$K_&I@P7Dt{sG0I$12qZyyg3bg8kCEyyAJG;QaJbPHvr}D5a;Klyd(d~6|KHd9 z0BodxUhhHQczGnW-h(*7|GD13>Hqije!Bnvd%d^HyXnsL?x!<7vfkbD`Mz_#+kstt zTFaiq8s#d$ZzGE)cQtMuDh;N2l?SEs>6r(z8lp{hoXDK+#YLHK&BeH1^4sJR zrzw!%;TNE#y$ur4LhD+WI-7lqt&GNesj(|GCS|2l-WMDFv~!rom0sd)zgVj}VUoD9 zfgKjuL*PfrvrBWk(q9B9mWL8VSoEuE13F$eY-Bq|`)R*aG|KO513r0L+BAXo)gYpq zQ|{>rw66wz&&s)C)V+hcO>%B4>RMM10&}94&mp&I$sjN%%KZkp&B#3}=bXr8qn8zO zZU=JrA-6=%y@=fX$Ssm{Wq3md-jF5db|W_vxjDn9rI#nreW?b$lwlk6SwE!n6*yag zU3F55*3s$8rBi31kzN~?=Lqd~)hclc)i{MJ9`P5^LZySv=38q_Dzy7zI0$nI2$w|= zZf~t&QmHgIx>TAM&GzVuLQdlJwyXJh(&W2yL{>xI0M$XT(IgI2xe|UeG)}~{9#VBQ z@d~VL5bQVEO64nl#1;#xhW4pAo;xY&4J(6I1-I3ml;SO#>I-$N5Cb5bR{i7N1ufu)Nv=`0PQ5g^#a({5aMCpiNk?{!TGy|!yS~A6Yi{i z`QK`HN;zUMxa3;Hm9DqDX_hu&7ljR#B5q^@BJOn(9LJXq`V>Qi`4NuyPvCf8duXnS z)-MA#@t8zAi(s}1JB^t@m_Q!c`X2E68U~e^%?ru^eK6>2m-9nA<%$-MXS%&}9OoYBwyIot@A<|KLHSnPEg* zCOcV~>RWuY_CVkA#}vX-t|6a&2EUrF;0+pOR%o=LeT7QgIm{t`m{~9#xBP;gZnI-#;gF#! z6jsI5Zjb7CGG->>kFP((TA#K9liKi+wEi(gs>a;yfxi>exa0a?U~KYJA4@MO6lq%2 z901%dYEYZvF#lsKN1I|R`4cfXH3Y$9-ipUuofw4QI4en+ApOT$gEulrqvEl;bP{a- z1Cn)myNk*w|M|cHDRp8Nb3jUaqOI=rxa!zAnfDWAqaE(S-kIbtf>sEn{YILT@i>X_ zH87Njn}IMfq5_VB7NdPJh{)wkckcXmAqjZhX#-6{PZC^K_;p6`|8t_Dn-eIlL1`c8 zX=W*vhukiof%1Q%-1&c$e><#@d(ogZcmUwl=5$w~{nx|1{H~nt-y-+b@SoA62Iq<* z-_jR6mB|q&;N5ta4*Cub2k4upG6x}@ugUj9CZiG)`*KP*ygfO-z;V(`s$pGC;Gdt+>A-;$bBli0Q%s#Aj z@C>}OW(Kr*<}`|gj}`2yg-;-yNcc#QPh*r(S*fa2<3yeuBrVu!?)#x#pnOa9w)(`d zZ%;peU%6aEM=)l|eY)? zoKtYpf_pq_z#)SG_w|56%t02gQAyTgh#%44t^$ z#tBZ*b7*sMXcBgPK!@>@M$mYT4>a-2Qv66VI~w!CB;O65MuyB?GGkWX!}*}wAAMuy z2Yq#vm+PHtDF3!xzj+D0oAPhoZqF>Gd=>HmUKu0T6a7EZe<9WHzMZG%*TY{ovy|Q! zg}UeDzV64nnWbS3R#*~H=|+r`k;h5>4*K!{`RE&oOX#!@`c}*L80~5+&l6z79+oZ6OGMIyD|OedKp)md`EwTNhKm5__6>N6ffrk<0X!0 z0q~$mz*X9Rh_ecPFXCeo)}_XqC{6Rs;I#O0BF(qw4SQS8-I*_BUX`;3xd}f-rGk4@^-fD@8 zw+Gt0kUxIA@4$*2!Pl_B4+1=)gCDZwPZd^loF`(T%E){9WQ8YuVL0~uYlETQ)eVG0 zK-!6(N(X^6BBcR`6zebNW~_!DKjuF$s=^PL#+x7VOfP-`z9d<$e(+eObar`=ao$Z8 zsPHih2Ym&B8R~4yoZsnB8}$8RB!77%|G-FIJCYZWw{-@~xvb8k{Gjh{xg_LvN#Oly zc>f1DFYLk)eE;1aT)=k_elXz&yc&99uKYJ=6l zzy`7VA|y=JNuI;tPYdS3mVyZH8KXnO8qqYu=k5nvfIYZDu-KEKZ-BjRguKRUqwhA- z*j}X$I(hHl?<&sfcVCjeqee`;2Rw2pcfD<;!dwF_4Zd~?UOVR6)knFyFszJ|WefFD zE8fg{0&?iLN$}SJ`6kD0E-w%AGg9N=1$*|3q7H8w$RdLoFC|i@zj$>cG;G`f<{cIGLAxgRu@B9{ zjUDXGeOGyJNqoH)GiBBCX(jIjJAGpmi(#>ai^Hu##dhHJ_Rs9YJyz`O!orL&boPdS z(Q<6!pRQ>%OH1TuB~2-XXJ)U?6xTqz?PZ`{Oe5L0!ZXh%LGx_VP2+kqz1W&2DsIC| zI)C$|Hu#(iJwvA(1?2aG?JCatXC_$$R;dlBFeoPUG`Wr%i>QxIbKXE|>|~dL*qLw)8UWyKn=UV2___ zus;VV-u^tpskRNuH(*!3ArUzrc|%OH^awTKwcza>)XGFHq`f3O8Zd5oRWz? z1Mcj)yqsdOnf>OTZ?VG53AN9MAs$}Yl@~MQr!%CMQF`>#=9a|t$+(8oiql$(F;IRb z<4PJ|v{m20NiColY6a8F7Lrr#lev_`vGHw6mf)YFiKz9t~jZSM9Mu zfB23!8uQo*H58oQcheD6x==h9emqZ+rQezU^l=Ur_q`TYjO|63NYDe8#a}89C!L# z8?&=tzz&O~Jc){p;v@J=!4Ad%4s?fKlWnjMJU@6U?W^wcI~zIE$M7~X06iEICiyd_ z!rmiJgdri@ub)agmylpaENi=R(#PVV8EKw0mePVSN|ypmik;k>G68Q}4j~UM%2UE} z=Ii`e^!o#Slw96mC0Ev8$z|YA2Dlo(qcW7-eSmiZR^Si&A-umBs?xYF3O#toCPId> zH~JqO{{|<|kJI*GwWx#jD?XEM6DWss;wYxsq4bUnNqVl5-@N-W)(jjH zc-oH}Jb9TfwEStDS^Ha2Q?A&TSb$rZh!VTBsx}?8BFmG$6|Xv9#EUY;5xTSBjC8gS z37di^MV;ZKm}=Roq&d44`T^@rA7M|e@yr&@I^Mf>K}yLaf(jcN-?MdJG8pI_{;jy% znTxmgah%#%i2jgrTPE$;e8&8+a0vH@Q(>v8XF2WS;@Ww>*f$ildKtBva$ILzXnyf( zJod`qdPc|yq3@#Ei;;kLL`o0jWQI)mTa?NaF6nT)?5QGqkI?*p9J?@DUSYJne3VxK z*$;NPxD$WyH5oU1zl?+a(onKLtgP#Ew_zAxXEc)CJ>?PT(ZdpBNJtM_hj+NS9cDW> zEE~S#wA08!V@S{hZ^u5At5sZgE`m>uT6Hwtl}4ia1J2>UxarhKWmH_0bLpkDPZ{js zGS!~c(sUyqROZtzJ+X%$-DJD&<}$G=MZ_LX)4 zRj^s`BMjaf@|q5cuPdDxX%1r$^5m69%ygVnf=r(5Fw#lOS{W4n z3CX9y{+cljU-2!29SpvJbIEJy={$s=0qg)wss9?WBK`pu=Tn>k4fb^m{t$O3vGDg0 zf1OdoN^4>;?z=0?k@`(wyP~-s0vs2GUt=ZjVma+*;T0_Pb{4*!h1VdQ?og;k&oQ}` z6uyy#C$aczA|&UK!mF`ne*pd_GtvpzvoI(;ikRD@IV>SqY$=i(v1%0rg$1mn-K?Z} z*o#*zG{EB_waPt+If}Jc#mt~^7qCYe#sRal@}yK&P=-WvAIDll3NK=DhOoRwMx3bM zs|?OY{IQ5nt!iQ|DTNP2_#H;t)e@x-!>G5MC@+al36;?MW;v)q8zI#NU&pbYktifj zj#4Uvun9w@N|c{^DNdyM7dw~7Xy1aC7p>8S9_nYQMrRN{&M1wZzXEdBtZ$AnSQ-^a7)WSYHu(cI`(zC63ec=nF!-kc%|sQ0e+ba*(=hnEfDE%QUb!3f zq7hVxIt`OX5ZZh=u!7!R%k0IdKL!KaA8lPd^$q%Z4eRTa9-6278Js{A8|A$Q->(3M zo5W~eg|T9dHA*cjurpw6R(iwKqfVAXJDv8BMw-W$!-ihUC8S>$t-)99)_Xil;SQ@1 zN1E$@3CjUX;h%(QY)Rv!1!;3pI`v*NmEBvb#xT`>EX(QjFmVkj#X+RFLuw23)~l3e zCWTO|?PRr*;%z00Ek=2s)k~smVzH#Utc{i_jr3|@bc!6oa$C;6UZN}`3hI^yT2NTb zzCfZpKsm7UI#KRJ?c~t@s$*^6!1B2ZVf~}+Gnv&xn&rim5_QjFvBp7eu^MS6oq zCvk_-%VtvtV5|WQzQ)37jF8q$P`La)=@?=LOjp>SIYzfjB>R0-78X_pNmBZXlkSHM z?0yKcYBOJ>sD*^{HonlA7l2fbKinhShdVF}B(?lu1>{rHNq-lTqxHBySWLDt(26s$ z4;w#qj43FH@R;~9lbv-#cH^`yb5Va^3^j>!hBk@!f^tT0?bOa7DP2Qj5a<8FCJT0= z6o=OJYV4X}V>Yr2Cpr!*Tu@k#wUsys!B1jcj)gytb<-LRuLvFN4PP4iLod8IWMMI6 z=lpmL zcmQx;2EQXd3RutJW8x^l84Nxm4g)-p!TZGmz=Ik5ins=_fx$b)v4Bks-YPl)4`uKR z;yS=t41QW14>+5_PH_a_Tn4Wa`vV@%;K#%)z#|#_h&TkWg~1N-Nx%gRUMM~VIF-Tk zMdkH_3l#YW#B|`$`on1L5t_sU;&_G!!t_nIE2-zG)q}zw>_5?}m`S71=G%kBLvc2P z%^AG?V0jjZuL731@o;euV2J}~i4A}y4s5{v{ehb}a3#jzFs!K+3#m_*0V|*tmSHqL zC4NjC_&31z!>(r`O1+Qn@xdn~4m>@0g9A?^3iy#kDFH_OMB+%dBZn9V9uw6BkofGV z;0+F(6HOygOu-u*cp%cRi`JlTa6EXqw2J70H#luPD}!vmf&Wt(y`_h-_QW`?5V*l< zJ1}Q%aN2gdu|^w9oc3~nN|$PXi75CoiSlKDN|z{YESAJ+Kc`qIGYzYIP&ftb2B&>L zKwl~G(|3r1coGkOD?nc$Q4UiMy`1(n)Q&jqx2%mNPP-Ff{iE%$mDNMyn=epG)Lr7V zn*ujD?OLQ55>2s^)iw=0I4D#FhF~{JwUs#SvJ*^SsH6esHF}-N87(FU-iCbDbx)Vo z_jrl{qmlH^u zO`2xSC=hiO6Q?~|QXr<3mrQ#EzdEOF8tDN6s^Z6pY0u{v)3CF7T+CxB%r~WY7%9wDI&yqSJo+5vXu63$U(98D0C6UI9ba(|;^%_i ziW$dY#@#6rSCx2?9XbWniZqt2h&LqKw&MWrX6GJ>;}pEBqy3eIBt&=v*JmlDN*2sB z^3OiS`?*#lF;9-F40XG5O4tO`< zw*c<~{0iX1fL8+E3wR&k-GE;Mya({BfcFF50r&vmgMhaH-UIj$;O7Cq0{95vO`*5N z*P$!Z03F(~)`0L7EE3YmiOW{8VLA3f`+>`lW*OiEfE9or1pF#s72w|j z-UCGe z`Z5l=SWxTzfT;$#faxo#)S=NYqf!S0Za_Gdss~Ihlms{x@G8JMz*@j}0PYJ|1(;e$ z510e|DBujh0a(x(1$ZFfZot$Vg8}~xxB##L@KwNT0Gj}R5BMp->43ih{I)nWbF48S zd>M2?x9e>&3*l`DUxzr^fIkO39&j$;j{%PWJRI-`fcpa;3HV*WS%58o8vzdiTmblW zz)u2B1$;0_Wm4GzVQ)}@of)i{LvnWyG=uBJ@qNOACj7Q|dmpklNqSIMKF~Eihx14P z9=fbp@1MiG*xDEn)?@cEfN=}YLe!{dMszQY8ujpoi(Nyyh?CC1tiXtjo?`bh>`k0+ zZERiyghSDDt3>%jkByy93`oyoSeF9OCnK0n0RiEWo&p1%c`kPSwUK0oN%qB=@u=~iIv>Qh1+bTDg`Yf0 zU#HW}kCeF=gZh7+^yLBJI!W>u%B+M*BQSh|jX(>3E4??cWh#UGXoY>D@yOC`+~)#<8_;~?Qb1n-`i=1j zpicqKHMRr#2+%xZ?(+fRB%npcrGVZAbg%IUpyPnd+=DrvZwgD#xi1Bv({Hes z8kYik63`Um5kOA>nrdtZR0(L3G56(w@OwaZ<5EBlKzid5K#Ks~Zfpni0HCLhO`_Eh z5as}uW;gW{-NeV%yns*}u0)H|8cehoK#K^C=vC6>Cr>gNc-2puD@#gY#ddRjHEx)6 zFN#S9=og9dA$X095FJ8NS%_)~&ZgxQmX5H#hFM~K@^i+9%{*R;z5#z>0ch-V-93w_ zm$4=-Ea~1{62N_2Vuwu4Wy+6Un{TiW#&~Mr1F%J*h~gI00N~@pN`}7-K1J(LKp2hM z));9&aEmCL5D-R$2lvjFVPTprn>*-UXD}OKgTrQotVM{y{xTceeZpnl#hS%=jSUDB{VjOY(I@Ry zTPOKtZE5=uo}50CbAKsq!@2eaW4#S}lrqRsnEny*uE#=j9-%V@=6{H|Mt=r7Ld0LB z@P#3bi9)Hp=7(s`pY&26{E@|+#WW6{W$;}L-ofC>fECeH#i4Yhdd+J<0S|ln0K4@aIteZ$I<;6Dy?78+cL zp+QP3QXULyFlv%a38=x|=!y7IR-avnCCS;XSYx)bb0M`g=6~>EoY&}F1CE4P5#bV6 z5^JTwF7?op2-6$sOcH=5KEV|Xt^nK*`&}w`Da!IJB%E?w1j>u3kq#6(|4VYR0M7pe z>saa;3?}JyKqv*gip_A8J1ZcR1ifgZRV=SNKubofRcM1-f=}Y>Cg7A95b_cJB+@*I zUFBy;lLP!IwuZu_p@8#0un8t3V$%74gK@km7jR#|&#+h(wt$e#FysN5lVMRnP&0gj zsV`#kfL9}b56PoI^MjwRHd@UU=#wr6%W<9y2tNVFeD<`yF-}J7Bdvzmk(>bkEK7E5 zIyTmRr{g8qi3{S!bUog0;m(HHiG}n$oQ#u9GIVY~oAhqWXQZp)Z|)eJ9QVziI|j!o z0cBg*70|&Y;y*z;%^+n5XC;sJ{TCH*I!0TbW2+~=zTmF#NAwoSg8Saa){epQSFG{bvP80@4S z8HACyI0D;A<+6r6&@8axE?Jtuju>tFO<2>sUwr$Xu?W{P3lt<_#m+9QYu+Y~Ei&W1 z7H&w*e;^Iq>2HW@ECXu?)ef$OuU%NUpXGYg%awd0PA~dIyt8PV_~#<>b@GBIv11J% z5x$HJIx_euZtM@^RMcbjb*C8M|Ky7vUAGe&nbywL(0x2uOkp4Ov?^N@BiT>GY7dzu z=jeaUNtD*wu>m*W0}tVoXYyN|1;3zP}}XgwK~*cG3xMGi7S27 zp_cSv=_B!f7Vk;Vx&^z&vH7!Hb)q@{|DfS9-u?x*@Gb!VZ#*;SLrJn{Y(NioPY_KYi_Im?wkMh=KJlp89$uB)S z;5mJXs2G0K)&&hk=*B`f4kedFJ#B86Om39g=Rppu-QzmbEi~fz;oR`iVOdjvY*8 zK=>VAx5eI-AcVzM-P3_-T@@)wt z(Pr@=~T{DN&D8! zW^YsW-7g>eJzg3l+mrv6{7LL@JLV7Fhw~HIjutJbF5HB$2R0`im0x>CeV;fM`=6s| ztv4W-ir{-9;O%)@tMAPex=9TP0xSrzoq&zPun!jVQG>nZL185BNcJu|9`r)W=E8`j zT~Pqu#;CpMTVIEEIe_m@FMmJUhLAhz%n8H+2Q<`gL89IKx&!4qaPj!J4$)j zbvCF-a@L1wu^qSNGMmp0o3qQ0I{BlTEM2C2SOP{%nmOUHwl;Bl^0uTMA)zOHJKkz2 zEbPSw?*9jYnpBG&V7V65U+6vuYYN>R-ZlfP4r)n~%ox5gTI(48B$EUX<|+;dEAYA? zw$CVnEIPK{k7VHk*-DX3IoM)rkdaa98D&6}LNeHZkS|7}c2#F$eFibM^YmcxHBMNWUFlsGWu?msbDfG-5oYC`*e!RrL6*Z(4&@cR7 zB!%W=i)9PFBck^e)TT58zd{Oz<2*$xkYD()Wdp2Y4mUnOc$$mPOS-Vc^@k3H7B+P` z>oqM0n|gVw3+@h{8_Vpcl6?*O(_wTda)!c6AMYJ(PL|6#+(Ip&n;<`Ya?qGk=aZ~5 z-Xk*+g}(fc5$YSF5Vki0>t82hsebu^EGUvk47!!^LHAn;jm_ct4adoXuOr_nt}TTA zUKPA_6fTA}pZSGy{6D8K9sidX-U3S_)rC%RW#Ixqj{|xFe~;mBMIpTx$6m$chqZ}q z2q&o%g;5*(VU>lf!+jz;5Ki@_`uK&J_yYPC3B&7DyjG536M@lgM55ghp&balji+>D zqWTLld?eyZF=;gTg)HDy3blcs>Hn)tiYTTBZ7igF5-o+LBp5r3O1}^Xoc3N;UjkCf zn8pE(8p48%Cng}Km+e9Pc>hoB%tCCKJ+mCI0x#25DyDUjD}1v!PsCSNzssM zg!~O5RAw>@^9z3hUe*nM%5tF?Cs~@5Xqu-G@-{+f6k2_$sM{OByuH{#U=oFHg!}?& z9Y}H05O+s!T*7LiantZ!6nArP+;mXa^~NP^RWxpTG;U>2GJ1td>I3Ss-nfJhd1 zjXNJW?a-{gzM#$qre*ad>~3IEs}nXESSxn1QcNo_Dxoj(v7(2@0*_+RUKoWCIm@db zQqwA?HCcWA&{m-;zhD4viQ-=1df=_Su~UGtxJ;(I7VWCJ5rX`mL`VeuKpIUd$l0!lJpDb5kjLcKHAr9z$XBgMe)yoM}W(t zcx#y2n8qNF{F=kkJdm(P_D-GVgmm-c7Y<`DHU<(cnhhQst74@5C}y~eJHkXyU{On;bclsv^Ix9zZ_Z{{mOqL z?{6q}=RcA68k~^4hq?3#3{zVSPZ}Lac}A$Kt0J){}4^BN9wnu^s?@g zXqh)yYJw?$zi^;8^^ZvX3QPTCG_?+?w}IZ5eaRNo^dLpLk1xlK z3&y1zd8II_n^Ey@5veu3Eq5ApKH4j%Sqwj<4zWHx18OIe3s^hPM5*n))U%*oj#AG? zsTV<2vU=B{-e+;1wfgF!ZN3+6{uj_w8GRe*9}~UPkF>F|{vHeYDH^h>#1A<*#kqnI zNlOFsKd5JO(c1YSYVcZ6&F(fW$Zt1`yS!M+Z#z=g1}C5;tex#M%6x$;zwkVZ0gRRS z1Y)cYM#ppKEyaFeHKXSs2NC^V19~OsGpNR$m7tT>0W`v+=?{Uv5cGbGUWD4r>&@*P zuzL`@tosPPR4cG{E=lu4>R@GGKND>d!5A(4=wV0| ztiBxF3liPOu-U*K0QO5@o0vU@=w%2w<63~Qf6^U(^o`i@6u)qZQgqHs?V8KKm&GU-0cZ2=&*Vg;1w`*^f5}IpMw+;CP|TQFOD#8Spgv}auinf zB_DAzn0+`aF2-JNv3#5O&kT6@%+EP~WLXL<^E%QlsI47Arx{x0I#_1JZY*EsogS{k zPHrQ1adp_WZNyIQD0ItZ-YgbQZwJT@kRNhzqJQpLpK(#WwNU|U@%I$g+Y}dJ#~Hgs zSoXYhl-d7v6jGW0P;1Uf;ru1u44rc5d*im?fTEys9C!+py(w?_XxM+hkm8Z5aqK0Yo?W6ET<>p#j{>5mmS=&5rmKR=Z zM80XYHmXlHm4h;#D3s^_xp5c5R-~Z@X%xPqaEncTn(9z*i$6nO#u=&Asl}z%-4=?q zmej&Xxkwb|_p~-XZIj+++-F33gw52;?gDn5VQoW6uR;`lX4q-aT%i5Hu(QDYz&s555?BD(1%{nR$zxMQ z;WWd(26ij3zcB0@#JppMD16MYe*n83*hz+YfGr314#U1j>2IR+w-|N>v?|aJG3;N! zDuMlhVF8qICPifTHBF)j+Sf=|%V=KEUI&ftYnsGPU@l8^$m@vtc0$28P9Yu|LCNy_m|dST80pEY^z(hQ)d@jCaYz(7tEb=fEm~U18WMU|%EVzZmv@@PG(o@mMRngPX*wfFgLcL#?w({E@{t8Z>nG zOgDHZa0kS8JdUKe*U{b*KiiG^uICSk|7LNw1q24Wv|Kny5ow9@X3TPO-nNV5rc&XhP|HH%H$Oi6l~GY^O%sYZ;$EdiA{ob*CC zAY37vie>bQZPPKxTj3`}F1=xsVFXriTcww5GVd?2H+8g_M&8%3thb**=Wt71Zlzo6 zi11<$Y@uLR7Q~$pX-?D4FE~ARS=$!;30kwF@Bz||D<+#~B6J00hg-Xx{VDzc$oe?w zXUWjZJS2=?f(Mhu(`wv0N-g;n`YsU~7Svi_v65Bz3fLlqpIFM_XOs&GB&4!rp$yU| zJShvKmso1n84y7~o^eXW(E@JN_z7{Fc-%Djo9bc-bM7==C6#AorwkWlC+ zZbS8|0s>k72~(r^eulz+8dneBc#2-son$a z2B&%(*bPqg2Cy5P>L6_7-QZNO0=vPfb|U5tPPGNt4NmnOup69e14_Tash$Mw2B%s9 z>;|WL1lSEu^*euzQ@x6IkvP?W@Xeg+UjKh{s=d?(Z09u@^}WHVtkC$Rnfo(l?s}fa z%>i~Qrde8mn6HD|*jY>G0lUG8h6206i3U+GU_N)>G@sWYAL2$5XId4a6B^Dil@eab zPS3=NBDfv+HE&vsoBtb}>Nkiv*_SMn_)! zZ3AjQ(mLo7_Ofxw_&=LP0n7wHtV+!ds9?*4Qhyb~oPeCRwdx(Tdu&D&Vx7Md9KmJ; z+4tbR>py@l2XsMh)R9(TswXV>mv88O)6098_SA`W;JzFzr@!V53YC88ElCd}zTz=y_MR>7Ac{b{2vO42y z6a`0+A1`6VP2L8N`fU&(+s>N&mgf?3DHi)h1R^Qh~Zn$Ls2d5aEnaa99TmXs4 zaBWMvSh=TV7Zf%$qcCvfLqn1CMpxYJdU$S9KqwQ|&%sH$%?YJ3vaP)21!%Mq% z>8^4n&So6PnPICM@7-I)$FNEYu*gj>pXB4pg=$8vfUXQbFO!uDcOG*RTW*c67XLICh?^b;0 z-+TI)<=d6DT$TZ&Kz>+VtJtR64((mob)1MBO};jVS$3t@+Au9I?2Aa{yovkFU1H2e zg}3bRT|1zcoNUi_EO8_rm7mIeR+p9G)E$w3G+^^NF`i3va(GpdRugyVY}ctyTHSxZ z4j{xl4nn)cPpdRuKC#yN8upVlG6C;3iCan>Za-F~e@pk-o%J&WVM7mx7O-|U0DdY8 z?*{xt6y5`PIbdt&D>Dq}Yq~js9$Sx^?R5e@O7!1P*YQH%96&y+r&60lgd$e{tl}xY zIFkVTe^kQE;>o_pQw7-n<42{p$#is-YuDv{D_Wi04zbzETJC<<(o!1-0@TK2C4lx=)B}S(T+6+Bb%5GcN-u?rkTH@i6jl9ip~bXi(#|s{I%LU1 z+MH%xCiN!8l9{<}Qu-5t^4>ftREF_!GEnhfVaEd-Zc5Mhrmqi3qd_WLO1~#i*_)nX zQl7Pp|82oa6<{}lAt8uSOuT1tSh9~xT#syq3Bsk2WHD?9_5|SD3sq?Um6#u*Fdq8_ zJ8X2(Jtn2?!+zJ|?a1qZIvRV}>uJfpSOsJs+GfdKGI*Ea#baB=hx(|u-d$QYjTydJ_s$P~?*1k!e zHgQgMeYK|L+iLict0C*QBzNJq$ai2jjr!5q;-EOVnfBK`!qgtTP>R0=d;@bcbc>Pf zG7G|_5ZBF>x27r^61ttMxoZRR8YccW@O6pscqw!{V;pWmB9#ZmVnIviL06CCc(OW;Gw~ z(8kd?NcR-`<`itP@#kx8{006Fm1m1h2XDvs+G=gu^ZaO<7eB%C?PihBB7gI;wnUe1 z#5y81a&TtGNerzPft4xDIwrG%w4;SxnbLmZ4e)t zy+M3%1zAP^5T2^YMsz^+k2ox#2cHbp~yp!Gq1Na$?4=hz-`=UzTDz9Vv*GLR5_)}FSNb^_F| z3cC_s-UXch6{c(}*6JFf&`3DfLpm-o>~D}wo$u=IB-;}+Z)wpLzdY{ zHO_-I>KN}mFXr0&G*FA+H3-hnbZQo`N1{_RcDGnd@PY)=j~Og{B+ktPB7EO## z<=GRBeS2FoU+nuTc1PW7W?hWqYg3JR_8T;_*msw@+nWmitsD=%x%b?RRQQO z)LO%Ps+?1`=c1F%+cJ5GvAofN)4@=7#3vEz~6*iS@G`X4cz z^gnEwSt5t`#D4YkGQM9ejZUf`^_=xTYBu(!n$7F2S&RSwuV%%tkiFCbZ<7_N54;_&m=2^ zG)@HJqmX1x%W0El%n9(y9L(zd;JE9I3H5?70^G}C)B?%|6lY8XWCkQNCIK1@=zuX9 zP=7$L8Fhf@wdF2j3Lvt3yxo`zC>~IJJ+-tZQuN@3*?DPJyqxm12_6TCKa-o@)^#m2pgf8=Jn zYfK~NU}Ys%2|6tg_w!lHHZOAVV|=>|sQ zk(q&GRpFSGQQ8|o(+jPmG-BpeCUz9a{lcIK2c2S<{qQ{FafKlP_Nn5yxW>dISdpq| zW%(*}QY^w)DX#5pO}_ zWMdQ~&$(r06|8h?V5NHuENRo(0sVAXS*zX#-FZ=mva-49r7|Pcmp3Dpj2|rsr^40| zUf7SKaYf^i)@<1}XnKX3;XTpnZFYX{Njh5QRmH^xmABq1ra#P&{t2EHo(4ZzRVfR` z(9u#)t`Dh-2_wEm}zRyyZ(V$27A5jiaa7|KB_6YfK zo@tZiK75Ith3`%dyyVRnRW)!atS*IX`t z>4Cu`J^yG_by(#S#^iXoT=S&|24=E%0w=zK8~}C~kKxaG;sw6(TRGPkHW(`q&WS_$ zM?7+_9bqQ?l1;8d2!9iQZ{x2Me^Rc+W9Btdo2zS~#RP6M1~a~Xq5@XR$LxK)F~H=; zpkjTvHA>wjQELK1wkY@T1*&{iZk_w2Ez&*dtuiks=SR_qq8=;rDtX>L&dxKRJAUB^ z)&~wd;twN9G}~a4tO}a;X%z_-HDX=93idtw*asXZd9n{al62i%nZ+){zVB!;{H1i> zzQ6|^Nx4FG&Vt!Z80`OR3>B~lee_GR25scMclu4$d!RjhMxR&lB>bqP!+wAgd-19s z73M-VtVjl+b*P5M^iTcY?7!XrNV;UpmiPW!x_N{)IxGjqmlNR%lB-IDo)@0o>ql7f@XOIfYF)+hWGGP;AspC~QJ z^V6Q65UOTUlBm4ivqC<4W4H4$3#_xqj>wOW7$D+RoY}zCICO~E5jsfQtA1pI*UY_G?=thC?8d%20eS)6W^e)!& z0o+rN1YWAMAp8Wb$>YZMkNBN{ewivNvnFKTSdoddUW6QhcE5tq2QRR`>I&f;84;e3 zP$>Cl5rjAv?q%U?BVUR0N3WY$*1ja})U`M{m&ae4tK&U$2hP;V3Kei$YBA5Bt!q>l3ob3v0GhOR008GIbxRN;oh7g1hY z0=e-0=*!B0l$-QL7zyC#>;1^LLXzi`*VR6_{Yr*aO=>Ihl!jJ>$FOXtAp9P-1=v0Z z6aiKT@a59(!e+)gX+l4iGNsOX(JAJX8X$gRxM;)qYxat-eCkKoB^*F4VAoE<`%%1-~F%7wL>M zdg@|~0pgiG!h<*DLAVJMge%ycV=eb>PNAN?1daFY6<>A9uG5~>>br&a2^HaqKI4NV zQ~0XO*BuL;8@9OkJG$L+7T(^?dni_nS{l}X+To7jC3yLxJXa?+7nWdlZN#rMCJ&^b zU1kcxA8^L%5!`4Q;|j4EfIug-rbv-#on8u ze=Rj)%Ensp&e^q?!(7&9m^%}#0@^Br}@4W*QAVT56fN+tVY+F+YMr2>-)x zR>WW~Eqn3m6wU|>hX(t^Bm5ZI4nf!)u)-dt5_6##CqWLU#I_!sUbj=MGOs}+#l#ud zNwJp)lq0?F@gv6Ftv^q86((V4$wQ6->UKex9iSD-fc5PV$B&lEnRMi*Mxt0pbi#gi z9Qu)Z5dDwV2nnujh zV4<|HUopcc{2ajw%2rsapW=wsOf}Phmrx2C^{cQGpd4+09}6jtUY%n8@Y*M^T}G&r`h4Rhi+9y&3jq7wSf6S^}7L0n@%^@51go=gka|XIjoX z0y&DpOR#tuOF?&f=uRdeur7gLB{gEDCJr>rV1%Y>T&@&#%^!GcS_KX#XezZ3$-U{OOWdF`-3=*J~S=k)MvTZrgHdp<4gGWonca zpHJ8ez?7hsFxnMRcbkggk5STXsgwHa6%thz4GQ)wz&V7C;xzbPAL@5idvb zWNwPB&bKy_y;1U2Wg*#%;j}n>%%b|e*_ed#ipk_XTiuif z>8rM-#$Qxe;~!nf*TxshzlO&j_(J(Ql5|qQmr$S6*eB`#-x|%$ZDL&!(i$=ox^}1!uq;*9Q7>CqGeG(>pf^~>C0(GWK@LU zUx!-Y6IQEpNF({+@CysTxkaG}-xm@-!Pk?QWwPE+xn)5Mjq+9?Z)uj?hFRitTE2IYq5pR?cv(H?_(hoeF6a1Jc;qC7AKS?}(!7&ikvke5-TA!6 z+3-{vybf~?nX!-e`#sWc8-DwEXYaN;{vpggVRa1iu6vb2{>^fG-~+N!{k-GOCGxy= zu>W%!cNg2A{heb*o7utT>Fo($YdmsCirwnqOz_8?J+4gw+wETc=(DH#AGZ~pw@!qo z;|`7NLjR)%Zc4&YopG!Z1uC^Ll&}Hz1P8IzvcG+KqusV z9a^;#J}|WQEwHnFP6#pI7xUZVI<(j^xrJ{3KF31~WO*aq@=^C)sM`FhZHD_$hfY&C zXgh8*Aj$B&y1AOuSe%oloYCC!ZGR4)Ipx=6al2sexSuGiiEodKQ{$H}IF8fMv`OAG zt+2R0K+osDFzGvYVKtvu=poNQ`;ypFxjJ(}p= zwK^_NkrU^>_!M5qxfd zwudYaF5wMno}&(M+Poa-GRWKo-o$U{9{t-M3wng&P^n zWcR)oOQ4DTkmZ6}aaPK;=#rrsUkkg@`%wO62Rvc3n&7P-?r`ZYSusQ9P}r|7GkJX% zzZ4%X*lpw8=2a!GAD3QTCZG1KO!78s^6qMY|I-OiBMrr;bQXK0>+X)Tq9Xs|^YUi> zdwJEkgF@Oa*Rtx%&C48TnqjZM$c+CT`O91lE9be$Y6NU*dN+Jq?m{Tf8E^Hf&#Q39 z${Rg`8gskA`@2g=S0y0z^H>2X=MvX4v;~Krmcvqd-ogU!&zGoADy#+G*{_&a(mG5S zyiT=LFdnLyp|Iyws~obtUzUz`7di&4;qvm^@|MZS>-rsEifu}hcmKsdUaK)Ev-u0} z+LRZLE;ZP%EsWrvc97@lLgE~i5vuiZ)OufUt+T(aV6e`+?xMwYcqx6sRBo*I;J4(J zJ<0p0^F1eZ)S~$VR}E~2*C_BHykzu7EIRVzGkNQ=t@e!FA2|kN_Ma3Vw!Az?>*DL~ z^rU&M^8W6D_9dP&Z(qnQG%Kgu<2oMWRi?O(ia57$t2nkf6<#Pe%HulXWhLUo;d~L@ zgK(a`_OHaV`8y|le&x?NS( zkJ`KRyDQ`!GL1PNH!qf|YA#b&SXB}4DVex)AUs(P(V5x=F;Z2{kJcglfUT@undWux z9(V;3hE#Uq$B3KU7k>%a^(}m%1g$cjB8d{z+Dl8 z&ylw&&XCU!-a}y-(Qsu>%K0+y=91^F31`c^di*N!%gw^?xmY|)G;Ul@5_^xTj!RIh z)~P#nL9}wA!Rp`lpEp5{pam=HoAxYeiGFOX=Xu>S^C_GsVL4H*Iov zYX4b|os%(73YB@CZqy%o8)rX2EM{p{ZZ{BB9x51M%*6m+_?Y2>Qq&J%s zjdKN|$89Rap}or`w6?~T2=2zizEuR?y@{%1IY@Kqixz{u;-uWJYtlHh_P(b6_BKHi zF+2Ji`WBkYX*>%hkRWbR*b^%5f#ummduc^K^ul#|U&(M_>~> zKGSJe6PGwV4l&=3^eq~p=f~J5U58hQlUI8-&>jJ`NFW=uk9ybgGVDuey+7Sm)Tn8S z;5DzpqQQFtd^P4C%IuAGy35>|Sxy!qB+AvuIib$4uulSj=f^1KOiWxt;8B7EiH@zU5L_^Q(BX zK%3)IG)OTYW-*n!sP>#c(U{~7E7`6Z#APZyRrkFITNt<5t7h|~ z4UPzI^ETPK&t%)hlQh%tf}}-+pCR>1`yhU(($m+^ujY%Mfej5cv~VKuNx9Kh-Pm=8 z`I*4&|7N>-kQ4qZWS)K^zf8(87dfV$u4+u{a3*)Pl}zerOYrpb^S2SM1TJrTyzw}4 z91L&2RD)E+|M^S>`M!lGGHC?U=v3i0P8z{uF@nz=t7wut;vLZVvT5xqw;nOBhjRuY z#-MvWG@DPrXO*NS*c8rk>0SAluWfi~D$VVq_?4&!Z=#yQayIjK<5!~YxQUvEQv&gY z7x61mH{V26gcXds2EP(@Nj&6odpA1PQmYHtamnsH`zMT+W#xwr?5y9i&ybq@#4_a)Z&V^)g_BfwZYD=SlqdY z>qVZ_)(H;IvD2n-D~b{aMPQFc=HU#``-0R-<@xU3_ItOWpW^M`W8b*J=5y01{?9ap z|0B(zU!~zVO)g19$a_^^NTV|@#5+<--OvU~J%M*#&|#3ZMTDx5({8orU_7h}J#Eus zL>lcjwEf-TvE>|W<9XL%N6Ov&%e6#WfBAsV)q$_XpO4^`?{wFx)#l<0YUNq(+D6Xm z&|yqVe^M+JV*L;@xNfFW&2TazpF^(>Iy( zxhJIPU+(zRH7@BN%$`IN2W|<@M7vT=lL>pLnvmYbt=61$8l=CmO#^X5kP8aDe7O`= z+2AZxZtQ<4)e5At{?Aknq?-8uk!o&8Bix#F!2Mt$}yZ3?&wk2(N@N6le_CA zbSSAVv@?j{9e~xf7Bx{gWA&g>L9Iq*%1np_kH7`q`IpX$Us!lk1MJqMVHY;1MP@c4 zeEKC?i)4;cN2+71_=aJr>x}q?VWuMCZ2ii)E}Nraj{YewJH16?AP%atOZyi3y^*Fd znkE%#)+0^*oV2GFxt?E=ZR}s6GTvX2^3<-18BblPa6h-pnfm{tyUh5_fu%C8j<1u|$?Ft#on3zsZgUisKUQ8V z-fmguI=XUR^ErIkP6dDNf?Rnn+s?eKTKjr4caro-XevPoU(88_pE8ZTt1HmSA6dq7 zE%MI4U`E+8xw(9iqXczWRL)~>4CzxnUm$Dy-cf5)T(F@02)z2lc}{1L4U)!SSLeG9 z;}XvNL)Vzjo|E()U(8WC7CD|dX7(zOhZ-xR1>chFt-gf46(nEg@>@M7M~6vFACrKIj=)zlPuKReIY&!To|fJCqDvZLOnJWp*Q5BA$} z!lpPQwb81G#&aTr+ULBe;iMKi&_O#lk)0;L6rD4cIX;~uoz;wOmL(=Hf8O9a<{%B| z^TO{=taj|gy@B)!RK!{DwU+yTg->nC_!WK$`s*^sT-O4$@rU{?eua+9(Ol#UYi)u% zHd^UKLVujsT6Mg`xmNDxylc54Z|APaO`#fhYvYh?*#$$kvTgR*Rt=B+`+ufPaGz>4 zDqhD(+eu=Aj|GqDk#8?yRUR_N_8- zd72i?oRe|c@(X)A?o;r?3(wyNPsMYxH7#)l&Z9BNx;;bRzV4i$ZF~DVHzA>|@w#dMec(&*bl2)mzUX(uJKYtK zj$?gyJbz4ooVcaK?(WL$=8TyRt|8u@>bR9Ml#{BO(}LPmP^w*F zUWZd@wn<~}Z~wc{(!y~m(`Y9H{?*zKt=`w($Md1SNv~ZwV&$fGg+}jPn=EtZs^ZQm zp|60kWjcYLlzA3=*DAEjA)CV)lJ+oM%e!bhtl~J&U!e26b+1k4o~hTZRCxG8E$raI zZcYW)s5|)>#w56AncRUHvhtL^R+KyUh(&v0A5jC@4bG1ImRdWPwXgrYr?|YaZP&S< z8o6N)jVL^?z=+Jjh+N+>_Prq^`198^YL8)rx~&Ogc1p{Ej=SX-;ZqJg);w!c-*5N^ z$PZg4d7V`y-Oj>E-gQ;)K^ui{E9vIsdOHVC)Y&~;!<0!ITh>7e%ij`dgm&zxpBn${ z=Evwpwz#cyGJcsee}uah&Zx_qvBK{LuVXq+L$LB|p&fBaG@$N7%h7r@{p~p(2j)Pk zOXqbao7(tMaqe%$y1f_|+6=$8^?j7C`?{}3HY$<$r1pJiYbUq8-=Rp>;{Sx?IQ-u? zS=FYvCf9Q98tw&A!C}1SPn~qeEgNMnSGwUt6n#Ov$;?RJQ(m=sMd~?zl&RuE&qjNO|E{M(G~$9%ui%)%JHg(vvkfk8zOC zB;hs494oX=4(}1CLs$5V9@(K{lzTBEJ4C1UkHcvVoQbrO_J~s~vO^6S#N}=U<=zNq z8jIPu&6eI`#@!R0&$R4zREv6C`Q;hzQEy*xGmcZ1at7E^9Q7RYq0rixmo2SE|HhcA z5kIn|VP(!}vFdBYJdRckZmO%&1k$yZVU3roRZO z4PSJn@on2LXNc2+A0aQXX)w}#Xz61=r5{?Bv5L?XDH?w&YdRi60v3 zZ8`2D51(Ivu;qqa3bWMOMzmSmwIz^BuFZf4$F=gld412PPph}4om=FnU$Y((<}cY^ z@CCz6m%&jpd6DC|UvJrIlV7Ctc@+tsylUQXMQ>h(mtltcM6(4Prlhc(PTJBR)sd6w zvd6+_zRy(oDrf^4kP9~hsSJ8bC!?_Gkd7J7inkzYh&)cT2sk)qB=i<3CeQGPC6a`8MrHBkohqiWSCrj)tY! z1;T2^V<~4cp2vQWilOoE_-$xmvz5~8+l(F z>Gl25SttHK#@+=ksxto{KbN@!GF;T*qMn)Y!bR;2s9DxF4ss-|MD60G-Now;Xh~iQ zv2qY9q}oMLQ^=xh_iMS^I-r|uwNSeI?PBhXs0*SwS*<3u%`o5`K;ifPoI$g`eZT)d zyv~_(p65Bw_47Q>=l-+^+j|OP=0kIi@xSIOlM5j0w41j$^e0ZrtIY=U+$@sOaUCCW z@*d=4oHg=9y&-LE+fpZL#Xji#OTn`VN9DpL@VK$$6^G7S zCD({{W*7J%Cinzh&#HY@@@@hCKWun2N2W%i4_DjJr#7u`A}9e3wDVOyXgUZioP z0RMQp_Y`TdD1DDUHZOG^mERNRIjbOfzrzeD%s2|afk$z^#CEw^;L>(A%}*|qn?-gk z_1t^H;!QPa?Ic|B3F2J zQ+|zrw+{ht+H|c)3(tffiXOBjLTSq~VEo&JVmHC)BBf84n<=Cc_-%{)f+&E)d{oY3 z$tPkqBr!YWZ6dh5kZ>SR!Hd&z&cK&Vfpc4dM_z8;ns`XwDQt6C+IMS*q95~Y9qvKJ#mLvte1H^MwCtG**^l%-AMt3)c7oQ;&F%ZKAFTlwyQyg*#c zG;|A__W^Ge*45$tfV@Zv%UMHVIm_zs4yoRXtQFw5qpz}ak(b>d{Snelly7{^k>O#} z3?42m(!->U_oi5oi|`Tdiv*nyB?wuMaQIy$@Q+kGl3U2b2;mNFD(B%+5|iE&)dIp=o&f7CFt%c}P2yW+m&_a%HCNvXJXS8g_CSo*DviptK(zp-R{; zr(w-^0m~sgiEs(Q&fWnH2>TXOl`LQlN)@Bh3~k7TeIC1HC9DWtX#X)KkYaosBH@ay3 zYIIdXrZnFk=P!!3`wzLYoJqw@`V!RC%Q*b5wGQBr1EH24n%BUWioP^e_Q|2dV$5!4 z?(8Z2d`LZ>&dO3!HTTdwN4!5P>#*Z5ecj!B+X&12ti^iX$DJ5qc_8Z%{Ye?>ca2Bo z8FP=yIkqLfn6#7fjF{-w+>vY_^T0_tC*~05CZ01J`Z_xY)0yw}Ep>W|ZM}?NpNOy+ zPx0UF`6hb87p%8f>}3Pf5t9>hqPWGr5HUG1ndo1?@OBdC*J@eeuziCgyF;TM+N%wz zI!>_L$Uc=mllZ-w#)$ad?>m`T5Q*4j*7cpATcKI4}ByoYm-hurZbXjvf zoj!Qjr3Vhs-@Hs2>t(?BB6%9mq+%N3h1j{L@Zk~tmrUbMBd)CHNbz(Q#fM`*f@akJ z-|@Z&#5zT4e>*InU%Vu!2H^3Pc!6lYu+#UF!|vba8sWxwt;Co3AY0W! zI1QUohWk?IiKk;5KgiyELW>x6+h04fqfa(*0wZkn5sia-;jZ&Mkgf6JOVo}BwX@wd}r!N%FIK4O8hb>VTZtmFw(6z=5{OQ_IsGy zz}V4)?}@ArZN{up6Rq$&8eft^l1!~Xbo;_eoI z#&}3ZdWZauxYu#HHT=tZ**i!k4{nH39-R}_ zEMLlPmVLRY(zhaS@dRsvSe0_Ie&r6XpL0<<^gDfG;h`8v4DM~iZeS!Fd7EP%k|b27!E8*B4iT4A4YM7C*t+k3vx-7d?_-vhDgXB_<5GT{D% ztF_m&nIqFJt)MH6T&kvRdru(mbb!@Be-QSe%vipol#jZ*HUTt2?yBS=kVkw2pB9hx zFe!#}WpWTWVIZ$e?#v}BapwTZ5$K}!eRW*%4KNdR#ayBNb-R#I{092UoF`r8z(cif z)_A(>ADW=?EP$S=ehlve{yG`_wlTyLUz5zH&-HGX17d#iuX{`7k)EA*FRq6T0n==n zi=Et=9F5r1kkPB!TA-0J6?2i%A)e2gLA7;ati!cU>?x5L-J(Qg z`zD7p1F*3mTsYp6J~T6M!Q___I~TTPHJ75EQ@`33RadumvCBsnH&dVJy4Nytb-Ibu1 zxO5h47G?lOs##>l9F-4aM!tuu71vh^yjS)U6~wzo=Gn}2Zz*KORCt>91l@r$ znV*aO3A?DWLt;jUInrMP>U6dv0T!Ms+4M3zYrF&paezV{JVWYi;Jrakl2n`t`sW_l zQRmvw_bsBYvWK@}O%P5bRsu?D9OJMm=xmixn%>)3DPJ|Rx5JA2%xqvpm2#iaC0`YH zV^xM#_nB~;C`1n&>zc^keskzGaUkTzEY^XB^NBI(qm+E(C{Iz1^!>nqfm7f+m)wWn zUIF%c@f_$lr;dmYps~&1QjPF<*Q)n)$BjwV&P>%%dG+o zF9XM#@xKe2`~&g4T(nKWS_*%_YqBnDXHG@BRab%2bThm9Lo4a&3icepeI9gaQ_M^) zLgX4pj-&;&jtBfD6Av5^F&?|Yc-x}nD9;k-Ea%<%C*+i7z_azNLE))5My?lgR<5e$F_I;fxf@2kWETI=2}dqEGyHx08ySavuxtvD65twk;e4NLSX z^#^M`3?HLCBJ1gg9eS8^U^o}%glI4`C$WdY1?vy}y$`$vWgjGY5R>+b=cS7@AJ|l) zJhafX7$(hdPHg*n^NM#_>z7Zc0s^?G&>RU${uIy<}kSMHeKC>S;IMuA^p zv}{pmmR$yZ7eb@0==q9=zMDJpy+YsJ$m-JQkb%!{>#KZIio2dTK z5%@;3+uTyA<36lb$!4y$26|fI)$lr02!INLp6T#R)cbg4-xdFJ-~+wo`m zf`d&-vxx_^BrQ?X$4!}ovcBS)jZ zK0q!68^gVcL_2tX-CGgVr5hCp`8zbRdj;T$KbnDMn1N-OfxF~HaUH>m$fg5UtP$2% z9h$a1@c+;%mkq)SK|~Kyjug`ys2n!k>?Qm-i0`_>H3HpmooeV00o#&t(YLqsKIe!$ zVE|S5DEelGjqf5Qzd-58SGTB4DL|B7$Mp7}-i)kL3SMg1-Kr|=# zVo-)4N=cy*6)pk*34T*ql<@-X~!hDoo@s>RttDrv6M=o}>th3~7F;)KF^vOYR?|6C{DwpJAwWi9X!Bq^<09*7tJ?G=` zyIha4)9sg1d?Vcn=!trVxfQ?0M#qSjc9~%q%Wz*r2dAE}@kQW1maShdCtFC;qRiB^UxHun5xF+jf_4emDb_xi zRh*?mtGt4CC!01NI{>tFdX8GyjIrMIcSl0QJVnf$eqNglYfH>^%a z%ciZ-K|Ayxa-OmqAdRa(^ygj`w7jTv6V=EC>&J;_P;ZY?3*hS>%9VJ*f5I;_j;#6j zNtr&w{=P-&(?8dyoYGEEw`I(3PgtA~CmU8no?rVP)0KME(umR@hgYP_?DTNSTjg@} z={t2aCg_uh=KOwL6<{eV5V0W5AJ%)Us?T zqOlC&+FJC=6VOw+qN^os6-rC83QcX2TaU52A7d7Q-<-iQn|Nc)#tn{{b#Tl^_?E-3 zRS_;9=K23Ue#8Ec@jH(3dk2u^LA$WiUZcAS_tCotLdlq6*rm|I55**f{-1hiem!L4 zER+7nCYAHTmOX^!!@-$*WYIMg(orTlvS}CAB1Wf@ z46j7I3OP4;On21vhb+DOFb?lHQkrg+c;7pYa{TVYuA<-y#xG5Y#rd<@)HtjOdhhJ) zG|y9jvRM+=Mpz!7z8dB*&CXUhOyd0PL{B#G-Amw&F#bOe@|WIH_)D{-`NWrUk;U>0 z*jd9Irq_JCv+e#G7u8Vby{nP1Ea=!}5=Au-`rW{xj+|(|WsLhT9W$fZ6ObhM#sb#t zz{M%WGH3hKagEG`jUL7~#=S3_!*1P=6B@u>5|=4FpjKh==9(~fNn|X*PXykbm`6ML z{2%d%s^!SaYB{2kR%%ZFNCP-?BCM~c9`5T7)S|@eyr-yEGkl$qG>^^PYO?g|J1f9# zUTr2`RICqiorLM1Fj;%`!4rwgAWtK#EzETyThxA>SGv=E7Y|&}_Dn zis|DH4NsKi4;-gw+{ANQFvvj;^PCnYYX^Bw;G_#2xBnU#|=xF0>7;y>|z#rZ%k4sBN>M+E; z>lmhdl?CW(uOAWqY7DFR!J#kU84&Px|JCd8R_dd%znMQcsmZjdmH2}Kuy-5y9^g4* zW{9vy180%=inEpR4`ZNwD>#pjF&4dVnG^Ak4UVl~z*xnbsUMBr2xlhb6G@2?d4ex1 z`=chC6b-AfalOpdV>n|oI*<0Y`PqSUFS?rpkvu!@ReOY!_U~ykBJ#9eH`eA%C5Q6~ z(-JeGwRjzV$UX|C#Po-ZIAQ#!{K*k+T8HeA_x^YeeRqv`l?(q5US;W~tVR|5`}6D6 z)+1}7^J(GM(QgYV^=`-^`BRW-3YR&-! zn!{cnb(N@1oeK4eKcLwO%iXI#U#ke(15m5KH2$#wAfw~_nY~=6KC!~IHqY{ip)ozr z=u36_6zQEVF(vOpF~!H4DjaEfJn@s-*o?G1>m!T6$6zz9@I1jmdRqv(=fYuzf|TFKb7C@=WE!U?VA6iNXPcgOxNyYHA0xFZVaHc_j2PGJwVs{58-MCO`5$jl+_d7TG$rzbR zZSojP9Qszu8EM41iU!Awrr}vntt^vI)G^}{u;!?0)V0h@@WBBeTV--@UUVC0C7NU1$UU$f zS(8lbYF{omA%)2pyg6Hvo!yVvjTRC zZFyuNr;^6xGtS9wb+`7h?}P7zQea2kf-?xLOQymGs4QPCX`H?So!bj5uy67YIGJ%@ z1>fp~9xrg}GXp80j_xcZT|H6i4JLPv+wz;G|F!hu(s8Bo`|A#=octKFz?cI+rR4qQ zO0WT6k_QCfCp$*@FSjydan@4Co`rj$Xa79(>{Yf!t1Xxhivo~NH+aEKzS4I+ppxFs55mS=^sugwicN3gP})dJUjHj^m~KxA;3vRPw+xekh+3L02{m11EE@2 zANB<+1JvTj2c}9gq=7Pc+w%MHGYS|eoY}mQO;JO8T*Zea_F?VwTQQf|YHck}vPd5a z&(`cd&2E+Dvyi!0H-Yo$Cq#HvzJs#CqN`2J<9+YLgBGMc8GtER!VhD9L6*zYE9D^> z&tjkP$fLK+cUSiK=E74&27BjdSPH8rSN44I81F;KJdbQ#%Z!cjMa+i30C)l;-*Uhz ztJ9s+rL+;}VC}daIq{97!3X%8qoZ9zyB>6JzkTXC2IC~ToV~#vSL&Qy!K1h{V-Cnt zd{6LK!M(6!1Y*W$4GzI`MvP3P%1}R>YP`CyZuyF?3KNc@2!Px2UX|n z3!d?Z!wC{f5f7bSr5<}0G81m|ytR=@o8l!{S-9HlXW50ztL4XyEd2GB%8v`_#aRs$ z7lxljn+**~#eMEN#RmHhXziSmQ!=gY#I0!Iq#8%8Hx+jAk^azm7M7F;<*&^2?L6I? zr37u`Wy09c!W%b1-Fx0T^wL|Xc^LNO;Ij?#p;BmqB|0@^r&Bl+Ha8Em4RTI=qCf4N zmbCH5QO#2(GwIX3%q_Qh8_Ki%0^i_L+G9DjaA?C@8@YE;rg`q_>1fN`<*CIVxMPd! z8xxV^9m4HYU#rC(yR|{7FP-?sVm3_dSK3${>t@lXj|-|>gf}XlBorFShsiY+NSqC5freR{X_Y!jRz^fbnlA*$+-%*&3b4+Eun}ze|uN`IB3j z6uaMvm_+T2CbB}>@7j*?Cw{n;G&TChpsw}Ep; zPyiQ7h@N3}RQjCW^3H0o|MnV?9FFyd*1P06XkmT`Tgblng+%} zFN{rYIw?bS(RLJf~*58>u6W<+4h$&RxOT1pP*fRjr+?@nuL>koq)N~fDlzBAo`y{ zZtr+-8LX8Kp3r{}{iR>_TWVbaH*Ll4PW*_N}b3fi=WlcMy` z;BkzgRzkk2e+ED5e$El?Avh|9_pwZW^0_+a8Jyl+hd%EK&JNIA9*-Cs;%4SQE356RkO18t+Yl7mdEq z5M|A{M9`-6gz^g*SN8qV7`G1l?5Mxe4$N3fu!fZ8seDoJw*h;6_^xJBW!S!&+&pFx zY#?FJ&Px@H)~9MUVFo%m*8-uDwW%_+som#j2O?igZ2dRMtY-F%b#?hd@5Z8 zE@)?1#?GjKdyHnqL$3Vzje3)(i1f>6*mF0|upR7lMky=Cu^DP_qOIOG`Yzx)Ek=G zIQ4zLU@^3lo^2WkmC<=tGhydZ$BfY`+@0OhC&0@71=x9b;Ys(p@`Iq#56T}J7uhq* zXWJ9A4$A*9HsC2PtG0fA<5a~Oc{bqT*8?UuzO-YiKZjYj~0YA^a-xn%x2sRXDZLr!q0qu&BnyW7Vr;D`Gqql`&)N;pwC=*=qyI& z3y040TjwypPNVYb78-#&z9mnbOS<8CHmddKm_bHYq*UU55nh^f>S(VWvtfs_<*_D9!sF5xYRQQj0?jj-Q{NduK``)d7c-VS@U!nno*VS7Twig+sg z?p#_xqXTKfVT@qY0K+sF!g@Qle59n>Lq0V{ct*&8Og1bF{1YfwiXREShcOra5`Gll zAG#NwZd@4Q+YZy{#!K_cYryXpzzrA;&Oiz{1mg?A!-WpuuLkmv^E^enPXI4sv_qKn_J?MY$GPWR&i+sW&g2XGsE`K8?*i4eKlGRP$j<4UEJEAx95}z{SqI+60q|#(Tp9R*So)J(Ka*#G$CGp5dfsDk#vtVh`^tVgCDe$z zKZ&}7kK^2N0Cu6UuEv;eJ0RzjF@e9i<~V=B>rd&r@)jKKZvHi_C;c2eL$bQ?PJK#V zKf0|D;~nq z*tAX$hjox*?}Cowb~zfm>LpLdMZ8Ubfi!Kf&jQ@9|fa|kw(u&MjCi#zl zPX3d~TO0c(^cProfxE_nr_}|z@+-|`|F`X6?+gS1bHiUx^6&VZ%3^)Fq+pdaFQMMk2STe4C%9=<>JR-1mZ;<%;7`}yzof&=-gcODjQn$wrD{3vz^|Px z&Odd>Jf)G;+qOwV^E0tWMWplIX|RZ7dDhogRIC4T*>-uncsFeMM3nL6Dzk$B*DVv= zY04fK2M?Gc*56su6#taAuc2`@M5yeE7F$fO!_K8YS;|rNv82^Je za%on+YPPKMO+!uD8#V2_UQ=hdrkkj~Dd|rpH6DV-PrG&j?1-F&RO|WRME$hRXU{Sz zGdjVJj3a{hXaua#VH_eV;NKeEL7xLZH68DS5295fA+5_#r@ zoZEmQ91p5HUt3j?LvhE00|92-=UHlp;2i?Z^`*rU0CuhS?Bt}Z8%vQBVd#dFZghkmAp4V1coT`9bJ5`Fe88Wh@ z_TaoL7gw;p<(Xfucx{y`FiVNK@Cc+O!RXLb$!IqEmN75r@%^c9>-^K&rQkG3=8_O4ar(Meb6@xl4gr29_<+B`tv1>u`Hac{*m% ze8C3dnG4R*HmkEOcs9tSZ0<__^XsclK-va-f7~D>&SSj&>v^J6PWZemJX?j<WW##iWt{AHxBavp zE%LWYFMMnMaeu4@t@A@)kaocl`6y=d^RctYrruOh@v9QS6+*SSd5MPU|Q_|@y z;dzn|tlp=D_$*ug4O~rmW{}HOrOd0;^H>2MK)O~Xt`%`7m8X-I{C_XWuh@D4yv7Ma zO(V5ly{oGJL@={+S^k-=FR8dw4RWsdJiL^`D+jHPiC^X!eCl1tgRUSTLi*v0#Li4e zR+pov%faJXTGxUzAgMhns;9DAomJk?!qYHO6fAaA1L$q1*s9fl8l`>lZ=bV1;*qoC zrb`xH8~>Q;j-S2m0ALCqA-T;os1-Gd!}!6xzo`*)7s9$m&S=<8~=($RMGVix; zU^DmQ1gQt$jrrGeE@!D>t)9S*hJ1G-k0;gW?He?{UosCS#6I<%=})GmzpRIs1m31e zKMn0NmzQU@6lE2GpU}#tjsgAkB(MhqtbIB7{lu!(q!Kv6txXZ9@2DjfRX%I_Pq869&P@bDFVl5h< zQD*0`@H&|S+v)cD3dfZe#>Y!0__3L8Dv{?wyLXssJ3Z@YOjYZ<=3FU0roW)9w`O?bX0^AptI7t^T~33%_8Y4wlxu@;*| zX}^;xrAO5Z?7eZqHx-`J$DF2?+9TjG8;l-fS@XJf)`*C}m}L90IO54SxI&+ql$ z+;(1RyUsimF@HwP&$pegCR#zaU(rfIA7~mF>vT|yeWAr@AE%Gl&mxpUW)rRi2Rd`m zE}eG>PS^P%rY|%@>5W7m%|#nhXCjB&Z_0tfuIDfjIb6JvgH1YjQTMZLjriG6>YE`y z8*_8t=+Np(gMAZ$=ZQb+8x{KIA&<^H1Tp6SwQp3_yk!VzjYvk2RsuG#j^V_ze-1?K z=fIUEeGKBwNBC?KhqDrTLm%E01FjuH8V8us5&JJZ=*m#tfcOjd5BVP<@PIo0vezt8 zP1~-Sp&v^%J9+I9M{|H@_Bq&g-m0#CKw?I7`@dL#xdRKeXRoOynZ~PSHloX$NOZ_^ zv@RzW8yf8vcn86n;j-YoilQoZQ3;d3aO*dr4{6?X@IHFW!rL48-CMv4rSiSGUl!0EE07SrjEAr@ zWT+%7yaSO>lsdfe;7(6-_XM}Wrxy!}w$a`bocRvCpQMomSfn(hm8_pn*W2K^s{6`4 zZfo&uVARA#xDreVk*;&tpBh9FhrAf<5;;qZ_h_Y)fmJ|7}H-8rVrZe0V zyP)$))TdTt&7$;K@SGA}Q&j2D!yZp-TvTMkdd+$b4%UlQ0y}}M6LhV&H!do2xcQE3 zzGef3L%ULWwiYD8Q#0pfC!|83fJ-0io$xN@L#1tH7nTV5--P_~vZq@hMH3+ZI4Re~ zGuED9&y{lUVS9pW0;Ky=7yn)GG-PV@bPycs?}9t<77PvxAcWPq@A6yQpCk`%*sflkI}kg~uv)TFw!+!9u@U zF19ZppVG8^G~-)7`UE%u)$-jU?QY3ZI!1IA@&W#1B`MxN23QM?Soln6(3;@t(9Vb% z;^Ljp9!PpRQc7whUUh_PsE_N)gVb&PB-Zj;ck{3Keej&eGF5El^o}8HYXQx(0dTH~ z4_Ow_95B8QNz@@8e*e7v*UK_;iRFJq^Ab znY84yQII3DlT_occpsiZ+&^~Tr=d%Ix8X^YKE(;`=>_?Kz0Q!cS1l2Yv2R)s{x8^q zpl{VFQa_-KTKjSRBKX~|Z~!Wd1)g@m53gS4O>iuMCqY>4FrNkYV-(jO_@oA$at+zS6g>uMnXV4s}Z zSc(-$=NTe?7F^j4KjJJbCC$jk{BeDh&sxv`uP#(p!jq|uv{vz+o$@_KiYIR|O3XST zKg$0sxFE!dx$Qk4xj3b4|fZ#*}U0q=?W$Ush(2@>$!MSl=Qq~ zsE5b87YNz?W za-m&7d^Li>Dn;6^_32tmQR4*6k#z&tp_d@I@CGKAi?+Y*r~EbGx8w@HELv1ZZwrf< z)Z09NO00%%3TYW`amU!VIpRE}@-qU(lkAr~$*iBWcuf}8h+Q+)80Tk%Sa+2BdQ7!! z281juy8dO^jW5mrQ>y$g%jRMtCUtqL~RoEMm{C2=jKt%sjS_z?mOp)cbHLTT`C1p74fXn4i?q?Pix z4wJ++4unpC#~OrhTJ)r9B)nxFF@1vFp<12?&4`7)lpeE)SyZ&evB8sABwprN)@y|Q z>(tHM=C5U&n%dAvR?a_?v9Bt!;0?g4KOEsTz6)t$Pc0;kg>m z32k>mdw2aLtW;t+FUc29S%z5bdGM04XgQ^R67L*x0e-!l+UM$FQ#9V!v3hO6*{Bx^ z=uSD&Y(`Ipd%Gyn4*N9Em-!7n$;O7Bk)VDXdIUUK#CfJO@QSfrUXLAC;Nin2LkF(s z`V0YbzVQ1%=<9w()3t=)D?*AXVxaTCswuo~M@ox|Mi!0M*E^tR?T==oyzQWg#w(V1 zFFP1-LF3Dg=o4#|eO2o-oWRMoScCSW&)|v2LuXtJgt7-{r(CqLy{Lw~DL4!#IG^ss z%g}S8wH>FQU~C3LyWWRYGE>2k)g@_0uAj84DBc$XS-}u5JijSE)Nn=?xO7pTVd)W` zh*_W3w>-$CtJ`(Jias4+MbKqFR_PISN=lO&z8H9T_;Wo)`cC8zOAB7)KL@z|yv#%pPPvVE@4yxFMVgVtV@jnDH_zx%;`NxK&&ww}txyw}bm{Za;U7JIM{_^-7w{ zNZW-=#rJVIi=?+AFc6w5-w8TwuC%A;Nddd;wTJKq*^``sUs_Z4Tob>bkg0MiLhgoi zWFT~Z-wYo?9<7E4F5n4V?>pcriSh5>QtD^bCE%~qsy`5V8oMk`aR<)|qY905N>38AA#YMn1V@UFVUD6M=4!H1pcFd{EI)nedGIh!Tok>|~14ck6kM)J>ae52&@E`g$O71nA;Sa|c ztHRmpOLsqQ$V%9ZCrffw!qYWR(bI^krBC0EHQe5La&C9<{jSpb_K0Y#<`u^2?%h~d zwQWR~Ln{q>=&=0&*Cvj%y=xqokIWx7IND=`YI*En8P&4YXvl)riZNUc?IG9;NdM6~ zqB=!Nep6@J@CCK18d9u1%2TN<*6pUJ_!Q}3o652RkVSqO3;Wd4-Y?db$EDjlt4iW- zv3LHiB(t0aul$*kcLQj+p-ijZkxE zQ3;itSX7nm>Rek=D$l9=VkBHRNSiW|*Xz3|Wa5adeg^lVv` z6!Hdq)L$VNV|`For6<36qJGi+Y{rRtE{*BzhII&?tw1yGSN-=W&{!?c6;IQ60{1A9 z=L$Tq7M0m$X=j7Mzg_vnXN5k)TwvWvPvd+7;F|=cr(IOx zwa}Ovm`vyKBtw6kW&?IoMQ*5I$$*$DIR(~vT5*d!&Pe;ZO4m-jyx7Z<$<-Pjj#s>zEohl|Ih z!lf2{3UvLaeo;adFhWD)2w5!L?e{mR-7v1SB1o;QE&72DrqzJ38FunO zXql{0&SobK&`IzWK$zSw{9l9iBp%T0WL3HWCy>CSs!E09GkN%00KO_Dz@~z5vqDJh z|EmdO4gCf1FSi!XB#qPclQ>W;ON=Ulg0Dt1(-=kWeuH z3P$;{zK<0pjf3i_^(+|e35i}B+n~a%_(&kgAzIe zL+gE|;1AvQmFz@V35{jPf;JgjTVU^ebnf$xEA>$xN=vD{@Q=4Q@C}pY$m(EtSQLON zVXY_^Jn$t7y-n6Fq&o@Ozx>XV5)Jg5(~|9 zU}wpP<@b3f%AbcC8Ve6SUjToZ&|TB5LQS~JA8Mj5a5y^DH~|)v5qeC&>Qp_Y0EOW_ zogU}uh9}(bfyLQ7qhqT<@pYx^Jzr59x}Pg_;7jJlm(x4HvX?kc)a$(V&NC1G13pvF z1{jUh5vifR7?u^zb-cHsd+X+OPeXUj<`m>Q9J!9h@2&V1@SBO>WW?^?oPhi9HxENt zD#Bv%_8RQL?VXeH7J;|g%{sir#O_M`-|LZ-*Bq_~WABJm=u(dA!IS`(wRhTL7ADTd zIIuiwNMjJs2qp3ohMwB%KagKwMl=pdJc zqBhYn<x!E)oHaAq~Y z4aTyAvDg8OY0!EgoE^5ge=8(yfH@v`$$kESF7U9H4Gh=os-Wpycl^nyr*u}8^t{9h zcVid-EckI3`E9trH2bn<%uraPYj$Y2#d_YwIf#h{$7SAHTmLX{ff=O>B(rdz_GoI)sH9WSe=a-@F0NWKHRej@eAeQ78HAuZf^0h|bD;jS&?W%U>!Vkc3gbL9^yfHpaO&qLXC_m0J!l$Vn0j)oJ<1NE{ z^s6GN`#AXY8V9~1^y=AhO1{8b{#XW!!=#aiGT!$k~O>M|3ic9BP!{zzESXN-p&&h-g1eOJw z4D84}yJM0+sA#p$+p?_SoNI_L5vPSNDRAR-N{5>b{Lk?xI_I(XnwC?5pXI%XYlDxs@-Ch;gl683$)11IOFTn1xZD5 zZs;4I8{tFi1160qeQ47F4n_lmWc;xxAH5UE;h3uSa`4uw0c|{2eHdqYerV&X6<=>b zb+@M0er4LyL_4*KwNCL*YSUqc#e6~UQRu5nt>1p3+kIPOjXVq(BYBx;HZY2P2aV#f z&>I8OJ3q=~QUDi-`)VBz&xX+Q8B+uAZ=RAU+&?QJyAytz3Yg%3mrR$`*6DKcG_;fv zP}|So!OQM{w*-Bj2Us734b9kNp(o&n=S~ksK%ayCQv`2uUO+8<1S_WFqN8Ym${zTA z$zXp>NmBZQda|}8_V%j!m%gAg2Hs5O#7{ym_n6$&8m%SHr|HnM1x0r!ZLP0NE^(O8 z0n^}X6H`ndn<#%vpxI3@qCvY?w?_C50|#ipx=(qb9&83?+=d>}El_{6F_ydhzi<2H z7wEyx2urvJdGug)D{(V5yERr&_G*GHm3O!TqfwUFF93@IzSbX>P4MFS;w2Sl&esM0 z$lc{1)fVp2zJ8(6rli+ddVK_eHtATX?ZzC|TfX->igbb18Vy>yPaYG*v7Qc1$EjZyf;{we%K~`YE&Rf#QNB6nqtR7ky=rq=3l>%U z6{~pztwX`*0^xo)SYE>H1?PHQLwDY0yZ`Sl?e!T4_$h-vc&6w2jJrPHj)j)oXm5n& ziT}^`zAs;IFH?0`juiwaTXntFSTU4VXGkl_TMpK^KlIV+MwoT`mV=1&ujOr#&@(fR`iugF2uu*v-vnY!)SLM50&;&uTehp&!0p13h4o# z7Hi~ccu;tmW4CdYn%(+cx@!7{+4))U*)BC`-Q%I(C|@t{qi^!?{_8%BWaWe#wHklk zhF+r)6Zxc=7cZ65C}RFnYwWzPhOeG2{lfp;c};CD{O?BqiqzK0{s+#BKN?F8YeTLS zh1#hwrh>EGxzWs21O7M~)d&08F)32mwiK{#tWMtT*xZ%>cHY1JI6Wpt;&5ik>kFQ( zVA3{tj5zyqgQtAcj)Z6A6y~E%e9B1ga3^;cdrM+#bj6&@!^huqSv#(&{+?U3tdSRj+GM1>VyT)_p1T=77gN?nza*vv6b59LLNKR%^rj{ut|);5185K>|r9 zp>r?sJ5)Qq4gRSMG>^{+E&(HGahd{ruRFIM_-sL>R9eAI81G5jIIrP93(}p_8octi zg{N`aBGF-!{kNUtZW-=TL(;8<lNOyba=X#U|JY#x1dVQDly9Fq3%z$a4WboZOR@0|`{EjKq9;*2y=wP#x-(9uG z5on=%q&Iqkx;31NoqWfX_m_#_Ia11u0Zm|-3RZ654}BVRcWx{YEIBs#1BCDW10$wG zBMtJ;=^uwil79G{D(F^nPSWq)Exm~H?U3r6lkYh2o#|NUHF!aK$g6^$d$>NT2k)3- zAFR)}{ix5R{i|L^edvz*j1SjG^&mUxjwydceWok*x!li8ywyW>A{mun`84>OPNENI zp+;x>U6_GwI5{DwAs0_4L3Nve%OA(7-GWaW_>i3kNjPQ`%4K%4+dm7g3Q+8k9>QXp zdlpFKJ0QwqL#sXx9Rj~sOLQcoB03UYHc4Omx^1_j&+Hm5kv(iFq^Ki6olUA^(ny!_ zFwUH1#wNh0$#K_jT@QKeX*0Y!NTqcF70c}Wh2MGZfTOwdcdmDo-EaC;V*_z!MtRyX zmUQyw^Ei2PlN+((Vok&;HK60gOEZ`+%W)na_TquiEbMCQy`-tQK&3j>j=elpO7w4Q zqx^8@0>i-{4->u2s|p-t@CAFJ{NvDl{a=>90gu3Qe6I&|d~N-$>G!p=0Ubki`Z#n~ zKic6Er8i))I@2elWg#vH*g!Z|?5Da=OA|CmQF+0|oum@9N(naf{HVd)ueYEYEhrsq zLF6e)tM^blm@3FDtEeS(65+r5(FVrY<+4Yi?cr8T#L2j(q>`c&G8u zrwcZ@%PJUia)MBxvpg(*8q5y}1&n#Qr~?!l?VkphxQ*{~&cZ{b6)$4GX{7H=ll^a= zAy^&=P3y-DUaQHl7MrnpPWHdpPG`=26Y7%Fky~P(2w$dj#$Y8ZD#|K8U9irboDhQ^ z7a4+vx35935&q%?lr+`;ap({4!%GU$%`=`kupL$d8u%>vEH@4wWFl>|e0%}?zOknK z??Z3)lkYR~TE>}qGkkk;kg>rNNVNd%FZkd&ARLwdi0dG(!vc?0Rn@VDJ0VvxtoR}B zr)9wk8*b3ZM?oQdBvd+#ZM%|H9WI7!yc&9T3OL`|_hH8n_<~k}LYB4K2-osdRf$>Uvk96qR`FXQI*|OaD4C(>& zkPE#dqIbmkc?3Z?Ny??Jft}Mtd$7x;>d4{$(P1#`m5mh{5bNiMm-K2yEd*Sww|lf`q<2q*d<`kEwWa=iUU5J6QK)?WmO#|xMp)WldrD6 zN7Kw&k98O#SI)REPlAUPv{FfN+BM6`!!rw;F)Qz+Y>J`LC!0J|j4mK4DeiN!Q|?3D z8+iwNYK%3G4>~k#^o*nO8-+7__3#%yn|(vBDLmM-FVEehF{Z$;<__0y9n0GJSL)#z zw-pjx^t3=y+!$EmS31%?y1*39>f0`lUP3-@G@gS!I}0DL-3Qxg6zH>cJ3+p zfV--TA)KY^ON31C0Q>|boIpHILMBVSNZURIf=HcB1bzY^}##o*Oggq;#!fGL0!w4xQ zpXw7SQ~dq1RbVq_;Jz8!8Z;XS;#Yw`bpZ3=k0PA`q6*0DKb@0nRDg! z$BxJ^3rFNSTyM~9!?g=n4X)$Hz3^MG7d{J)ATQ{v<2sDXWIh6~jYn{j1+-rA-iqri zE+4M1a9zUnEiONw%8@)~+}35F#NJvG9tCE!pA6}X=jKEd55 z7?!r6F0*jIBvj!3t?&u%e!&2%)GlEb?y^vU`&Ho++{c?gL0O`i__BtTvsV_*RP;Dz zoRr7UeG&8y{E^PxfqsNn8+f#t2DwnQS~cOeR&K(r9#9z^mzL=nrPum-EeFph20iDG z=2U5^&_x>Oc|}KFK)8t(&nx=y(+CgQz47qfJ3b}}y0>Bsm#%^*!Zb+*-=Q(UBFf}# z#KDDDOQ}3I2Kx*k@ZX{Mfw28~GSd&t2r_NpCZiz_P)kv}1^5Hiy-FI*m*7R~aDb1F zgzVA@KHtZocX|)QCmz|j-v;UB$M9#SpUB}PmZ9DuKBhK(ZCJa*1)gCj_%*ESS#v13 zr;G4~6v?nVqUH|&Vd(dgW-fdqm5`^9Q4$Ycpediu_xe8c?_O&`3EupnC;MEGWIfCd z^Y3mog7^8+46TRc{i^Av4wWvaNf+RCqT~<$BV@HsNaXLFR>)a5PuSPAdCVqA+Bfra zF7H#3pNJ9Cdxh5u$^QlE0IO#wm6I>Zz1VN&gV)CKJo&?D8m1-vU}m&N8YAH(+l1Dl zPeW}3>||9|L(v{+%#uIv8i($X#``fmb6r1KKCJaar$IjEE_dqOpM}z{`IO(Wil)#> zW%vCg`1&EpkQv5kVsPddpK&Ksc~2(u)>}Nn$`3No@MT!sSSGgP*+m@l8h+`|s2`~xr5~*yqaUjm z^k)4yeTqI+Z_!)zqTZ&@(8ubd^^Bg?YxG*ZPS5Fiy{K>~UBEuT=CZlG(rz}n(9TTY{EUHJx$*+8FL8Z^>uX&9#&r?bC0yU&x{Rv>*SEO7 z!}TBbvtxeN0G7Cpv1@e7ua0>FZxy&$yt9l!`L%0SaFe()Wo=@@ zbj5OE%yMDr#`P=K3G3Gg>zykE=ZYnT2Ik%skE~g{QP{9<$!}KNZeaBHuP9o7yD(<; z@)TUNQ^yN4maJd$qX5S`iDXmlO$)gzKDtJ)7&5#i#c!S-pDA zGGXPC{M8%Qt`L^3+3+YeXE~yjdJ0R|tY5$85y81+ov?Jpibs_qo>-f|e*KC^f0E{Q zK`a_mIR5{!_a<;nU0dJqJ|`ywgAxHX4B9{(P}Bxc!J%ygjSMPI?X@Eb0Sy%-0#>x` zZBT0I?9f56gVhdn7OlN%YoTge?Ig7IR%@+kZEvl%&kY1f1SQ{popXZdZTsB!dw$>d zzQ6Cg2X@xlYp=cb+H22ypJeNcmzM-k+p@B<0A5k*kWfUU{OQXjJ0MaevOS_Fp6CNp z))Hj;U%2eD^h;c18@;2nv{{*_)uf=g5GX)!1E_afF%Ig^-Bs07Zy>k zBW4;k8TK7&91G*1pX2dOeB28t_1KIk^l#w=>IoGEfQ$`iLjVa&5dDl{9xlc(%5W@T zu;5?>|M}imB2+TwCqL)svFI0=4lyJ?m&}*>FMJe^agQU&%hw+3U%-WY=`rM3}1oP%kn@4bd-aHXzP2~jg zud06V34$2xR0L@>74?$k1`7#1(ZAj66y?IqqMb>9qQic_t5?&Tf&BJB$7#yjGCrB3l4kJdAAz{O3i+>Hz)t(mz3ZwgMtMYzJT$=(1nGGm z@JKXcugU&*W%wfC*I;=Y&=0w95JY?xAju<0PbeVO|A0S}=s42l0re_CrNqYwnk2uN zgI<0O3F_rX^vnE>@H!Dr>93MuwG7wDuttUt$nYT&yX(l&*)L){+TiAr-`57bo>#7PlU!GlgQsk=BFG`ILDkKL_aO_OMb)>{e1&+ zz(DEsm*bn*WQ`@<(3bH}vT9qNpchTZ4&jm`o4u8xll%^_Ar( z_wd(*NcwIO^U2s?*N7 z_!SbQmPK|XNcP^?Qy!P|p?QjY1c`6UzsXnkZ}K(De5pfHhmbx5DV@D?{p6UMC%T$f zi{(K52!)@L!}aVFv7MmT5cR}#MQ*2B(XQ2UyJsv?3_pT8O!82DMEIsg@`GFS^Dqd7 zYuU%5T%Ju9{TLlZxjb41h0kZaoQ_5e{~QJ)`dC@+8)#>u9AT;md2|@$*RaE~T%+h` z?B&bkPG-E8_|O}Q;h)KJN6B(u?~yxJk{d3`71$x!4x?nbb(h(}$oMEpuEbCKBIFOq zeXYk1l3qN zloTG%Qbqp$GXE*rU&ti>F`N|6@Y5W`-w!iXf;5g0{7Uwx$ov;%Kf}y}!g=<<(*(QZ z^7>#_r$i54J(lR*vc2<%pO@(2>Cr^LDBG((!Y9$AtNIcB0^?%|z8`i$q%&X=UDAi> zR6l3)myc5%TN+7xG^A1Zd^!A5`?@@QfgB!ar&q?mMGmL!F_L>_xTPn3ssApP{d(|I z`r$qOd#I$ZQqq^^Yb0;u#ElaP{vfvt#@fX4#c(c$A9}OSO5yrhgJnA?L>SO#_5mrK zn`OCZe@aQ7M9-7yddvfej;%Zqws8tkpTeGa5tqqFe<1n~VSYgIY9b^!YTzjo<*T?S z-YB^}YzZTJX%Ahh_q3X$_>D|2%4tN0K>h+bf8Q!iS4n!AMfz+uTZDn~Xh(Y{xhn(t z(3+ki{y=_qqk>ZSUwhKk&ywURMLFLpuM^=?xxXj3+tI$^P$=fAT*s`vZEt zB>TU`yol0S5F_!uDboYxcSw%EqlX@_x0G%}5B)tcoq_T^0?|ajLhi4xlKs?zDLp?b z7U`wDB3vc=1LJ~P_EU`_eoY`g=H28ElKp}7g0Jw0T;UJB!r$i#f8Q(oVORLIvOkcY zepiHtU*V6q!r%W2|A1b8TJzAe2J`EtAoQq!*ItWt5J9S_n9NNEsD?ire#*ZBJq69< z8bJ^E7s4Ny&r(l9;gNEp?!ajf=&2Z-(PBsB@dp`#F zFGB87l0A>HB*5Rm_Y>ST@N-D39ysM|d9iU~L5bCfE)&xP7+OQMUyTnnReKzVVDf+m zrji~7^~#r?dX0n&^uWeHpqWtl->$vHlZ5s8$wLoA*q`tqm50Xc{X-rd4JP!cAgtGu z6h)pbEEG?$;`h_9562GN9r=IG6N*tKh@|%|cl`eGJ#rV23Fk zv$4}3e)9St)7t7d? zto2N{K8(jrli?7{sSm@LH}(&C!h6*rN}bY0j(@j|D1;s= zYk$qLKj%TZZvU*`<(WHgUKTcZai&yOSZ*iGX1C((sX#wvbVXUwBJ92E)29c}U{+RM zUW8C=S=&l+L<7ES@o}BLs5}qnR&;7ZCkxAq^U5j;^NLFEu$GlG$HFCf*lN!!UvA6G zNBjbjvZ&lD{GnMlLJS#W9%AmKAu z1aNfWqW>ZAz$CygH|Fw!@}UJ|u#>$U8|RERvw?{o?D*s0qg;>Es&eVrP2cNWgqaKT z^*Dk^HYTMp)G;>LOn|}CXY!_>XVwx&!7>@-Ra6GBG7&2;Sk{A3Sedn;s5H;9ysVrKAebW=sg#JtLwG47 zFIh^UU}0HBxt>*2f)%OYbP&qq+eVWN5h<%2om38vLdO!Yqc{+-d&MBdHJ>yTON)y z3kz^=nYY|pRKdzhtwdi^Tv}e9SBjp22!O>>Rmv+aDz9MvFglf>dUDSj3N{kWo_h7e zb82uBfh|4YuNT&^Uw~`C7xGpOi{uF3&K>~&K=k$0-ERQi9|-Y3dlTxEj8C3l!)m}m z^bW`z#k3}p|I>mRb`Fs6RdZ_?x=HbQ8FB{5GWP|mjZv{?68{zy81&fmL5a7{}Lvf>k!v>)lk0H=8& zJvQKaK$5u>_)uu45o-eo@`DPPSFo(ak!M}BXkpR9QmG}PJ~BFHw-qneqfP}g3PO#= z`KhCVjyUzpC5YqN!X*_rYDaCRQ$sqc!*LjWV$D#7>Ru)u;-NAY*&t9(MeitFQc$!6 zy(rGomMmRXcr{uKdK)^=4-Tk+{!r`|piEvt;ga&AiWM@U9I>hA%(wO?6ciTs5K62| zmRXC@WC{vp7V2PR6ukn&>3&|B74H*V!jOog!Y=WYSZy*hG!~^SEVGsr<}WKNugIeV z{Ia4R$rY7L^BiTR3-i#^l~u^mdWdA)UbJ!~O{(OT6&4p-%LCd~R3e=+l*wa@Ys5N4 z^`!ghNt#i6)UsQFBTZB9 zbOmQP_)6hL;`gC}jB+Ht=mhe3C}Gz6qR1KB?XIe$r>;rn9^} zW-Bf!F12FJ6i70zUg~1$!Rw9?HzW z`MlOk#=jZm-(sV@ebq}g%{@jNlSgA3LNgHK#BmeAAuV9#WvnRIu!P8dx9E{SGG@%w zPn|L!RfbmM6UHPN$D~l~OHb06$S5w!DshyS;oY00F)8E6pl|L&)XKV`81c}>5Jt-@^13l_ewlJTHn=LqVAI^)g zW(1_Mg8g!zSU;ixv0cI%LGKIrIUwqL4}1`Q((g*x06N*R8j#xCd$PZ%u!LT46YTVg z+-!V|TY!)8PvPUHLo_^Y!H4kt?9y88d-w=y#7Fo+yc;LHf)C9Od??<)2lqMxB0ea> zT&8#_TT+VtC9fD$Ud*BkF=@ec7M=2vq6)k-!e;$VYWLK4O@FNhpHz24*=?XpZQyeI zeEw#Qm{+k++g>BiXGL6$DSb@Mnma9H{%DqwEcK&T_9OUZO!m^+Xf{2lFXQxT_TUBu zOZ%8(BY(o$8amBDC3q2o>^vBC1cX11W`babU{(%Cb%e%Ujui*-Y$?9Yen*hN?hL|M zAEaXU2C3NtK^pdGP!M}8D41;u3SrL#g|clyeOMh*d@IOe)P)vj4heVcRj>}oCH?ON zp2|sm^+Uj?gHEmU3E+2dPT0i6o(A3qoanCrXS{^(06vG)i1huy=gRmI;PYhsB=DPL znP-60`KS_d&I8}enIIqU9K54oCg5uP4FLWXXA)?xFb4Qh8J`aP?=o%y{w9O#@E+FN5xe9LiTC@D>^W8h8RUBl;QOd*rbx=6_Wo-?6Ps|r%v7k4|_)y@DNQ?AL0sgBjCjab!OlD`}yH!CkIEh#I!L*!aiT!hsK z)~e-p(J!^TWsY8+g5^s@9}+{Fy--YhimfX|!ot!raj-7Ol0+nwRTeER#5#gB5!>z} zD;6t=fK|x2MUs?%rI-9+z_LG(Bx)@wP1#~gmX%ioN`f7SmMA;6%(wo%0;62 zr2dbJoC>aN878rdY~rj68i}T*Fp5W0CCoFi3?v`&h7X9xS}%~5Jh`yMTt6>(mD%cN zG%Z0bLC*_U{{0xbUOOeyJ@DC>XJdX0z4Gs!Yw7Qi3~Qz}vv$~S^@~B;(4}EBBlNl- z22U~SZqwa%ePQUG2i6`~`}2gyLRR$Eg^w8Mi8T(HH^!QIr2LM%2i@22dEtHG{c$r_ z^rcvy*xF%Jj6Y9UWqIBC(8IUaX1+A+Eeh?gof+|NRHD9iSY^r$rj~_2C_V|EVzg#n zJN4pCH>p>tv(?8`W>uF^7g9XYKIYpY(+8ywToL|S-}Im*ktZXkL<$il{f_mq>NB^V zaTYARe$HmooRk9zyQ31Uqi4>%#xeG}QRRmHw_Uhx_HEDKIzI3I+fLr<$Qy9mzI6x6 z)wb%q^c#OR4|!zeBb5&?f2jG9&maEup@c`{AI^L|_VGvV(cF2yY~IZS{?_NUw7383 ztvgFrx~efQeOyJ{LI)_t^Y>D{@DDKxPm?d|TyXB%F6yZrsg#xw6fFQ8k-`%KKq zoK1ort@?R^mXDy|?*+lH7{$FHFc;f`PmCyiKr!JH$DXFGBED6`>jXbWlP00@9?V6Q zB;iF-=8KT#XSL#ITM(s!&oriQ3-T*c*(OM+WY5xJlj&LDYq_t{Uu)RcBvb!d&}8hk z`!F&I>>Cxu{qoYML}AAT>f?@!u?QDLoGA2O%h%Wg=J1IuVqI!v7W_dBJFh&BH`y1f zICZn;14SciWl5ZqJIz`7ZoWa-q%~>xX^-|>7V%fzir@kKb9}BMQMgXISv5yk4%Zx>m!K(LawpKE8h9k69;%d@w{abjHv( zhqMkEH+18WtA;j?yW?7A)>}FJoC}4glHFNSCPM>iC&B5Wc0InO3ax6ZiHf2NsC%`G;Xvn0Yn-ZX{4AynJkSX6NWLcGk z?1S_|wxUlVTX?L1J+Q5S{j>yIixUg*4FR|>Y;4&xHs-qB#(w>0{uSC8Fn`7SRyf%y z;0qK5LV>bCRe+-+N*2lE43}PHWpwU9vjrub3Qi5Dfx}FU1&a<}J5b>835+-hpm#YN z;r_PkNy|^9EQ=hJFm~)%dGkasK1?r$nDE?O%$%Y}{MZH0O)%|fnS*gexfzt+4>hf; zG_HaEd&pe>>(AfK9NHwA^Ba{@{FHP!bU>O1_mf2uN9bV%vjB$6G(Dj3kpjED=wW)% za8mJq@WU(c8*2Xp{r>y-cNc^P-+d>i?h_Hk?)mH8cdl5ztlUwu82`~YC!B>}aeRt3 zv9mbp8Y|;z+!pRDPQ%Ya$XS*K+`+%chbrvgqc8_=Qq(E5f=-MnaKy8QYk~v;->fOd z-xk0%`1^{B=i_+?FVQKCBummY{A6C@ATCNlN+ncrlVUt>H`&ULv8mj4?jKw%Uo7J_ zyhZV;B2CzekbiJB{HF@7a))xh>KNM&p9Q`~)kd{LqZ4Ds^29Szu^kd(`5L|re-;H% zMncLGVTqtsN^}Y%$&&Om%o`*Q;-VC!ROYKXRDa|C|NV!3n-3IXqomG|9vTO#Kg5~| zFwp9Wc4$BPAP^#f(?f0c2eji_Kym#JNPJ@tDNx#%9->j_irD}AAE%MwyZ8U%oJ6ZK zGAA5c1qjDh1H!Rtz-ldH_iCB*1HcafRp`0Y{g`t)U?yNDUSP=zVa_ZVD4SzWIFwa{Gblga#~)CZbGZn zsdcaEd~5 z32;U@yz%FYfWuCg&j6PQhg~h-BcfL1U-Jz0tbAUpbk#Ys!9M$2qwT8dt2atEACiak+-l2yJuMKI&i#Dv=V!1 zMI|`=BQGt2QFT9-&VJQQU@rov*Ea~i^07ur``n8GsSjHXNE5j?0a2RlC}1cc&6fht zfKloA<|>GyI3ia7c?o?dC96aMQYg8K{H0ywB~ z*+b<*`A1x_?8pXx=BLRyg;SoWtgrNw?I;{Nh~Z=d^3&Kw{A7`H!;PYVXvs7D_8$x%3+T@oJ1U&0msf-C%ouJDh7rN|b6`2TPDk>vlQ51qi4E-7B2 zFJI=MV+VcGXlYYSpOmyDFL~VfIa6lpu??hOQo3YxQWD;ypnW3x=BvJ-@Qxx|VI1B| zk?TE^{!+84vloB zHr`ujs&Aw#(E_?qoeR)<*E)plzv_Lzf`Cxz+Xls;ifQJ4;OoP%5(5Qb8q#K|G>_S)6~Es8-Yh$77=U{337~@Ce@l93djlUf^icBF}!{)Fz4VW8hSG zNW#~^X}lu$6>w?;L_Y0H=0G_^-gJT@u~~oZ24kopu4IJru%2zL4fpl-3~N z)c4RinGrbkC6q=gaBAx$ClfgJ6NKLgoZ2GkQwW^q6NE1ZPHkEP&NaZPpCb92fJ=RW zk-Y$%<{o5+H-OVThGf1AoaQowe*&D&ehEJg9GlA`ehxUDO%lBo_+ac4Qo0v`$H9gg z>~sWusbKM-5j_UDLBo}vN_O02?RlU}dO!>ccg3M=R} z5}c>~D4o5M9?3_=vJrP9dm;ltQ)0`lj-uW)!Zk3KGmT^A1rA#YMzKJ+3v&MGDSQv_ zS%2(g7vV~-!}1LNrvZn)>lCA$2R-oAU%+`C+;X_D!9!2hCr)+*cp>1uaDnGMUVWaa zp%I0#cHlvw*dxcD`ZaLB_q;6A2Mvx5!Aq2vJr#fdWBp&S3GBDpDpvnQ6{~t$igxd& zDiQe%^xhBEI}Rl*)p&wbr~1IrACLMTin^@_2t{?t1 zm*qX^GJ0>G-uNY3UC#ge^g!7rpdoI-;I6|q{Ms`_b)ZW)gGys@V`Ji5>If>);kjF+ z7!y)PCk)Y3YnPq`gXyX*VY@?g7mU8OXX<_o(0kw&@dI=^Z<3xXF|6Ye@I2gTZZyyz zxYONER6ZwDa&x*(%*jl!5A{>axdHy6*nu9(u2NKV>rv)<_AB2C?jQV4@KDYFBc8|D zN&jQup%#_Gy`dh*ZpSUpA&Prd<5&lL7x_fhS8TlcEAUW%{{c71uSd#y;CM(ywpg*M zI}&dNM1n``Xa7K-GWL_d3_R4wy#n_o_XXl_;ts2vV!rZOx@rhkkwZ}G)Xv_3TftR= zXFqpP=6Qxq>EWTVWe41K+;!kN#Wl)2ANS&+ab_zVG!=EltXPDV{FZL~pa-b*#tZIG zg3g23MD*W!#U0&r;)dN^#g^`2uJT%sc&lNfoP0~I{9J~IA=T}`A#~`+lnL~=%3&G_qGg4s`$#dBTc`L7cbj4{H(F7J zj&dV+l;6(1#vkU^@IP_+*oQFjdi;Ys8lsFCx`D5E5@iK8uc<98^a~3tML8c zDz={At@@1Ba-ZSb#4gnR`y|cD|7R^yFX*&{GTyD@9MtD{)Y2U z4aN_VNBuaP3kM#^xkWAVsIYG%w%7qOPd`8SJ+rY380?$_V6StTv1kbf> zFMAOB#DWL*`Q5yiF|13#GZ;K%=WEzX)STb9Gk&20JxrAPEDHB5_YVJvYAUd)9F;{G zN}1#&$Z4T0RAO1c&f{eJ__;FljT+QJjvePh!*{5Dys~cUF>T(6ZeH7tH?6-%q@H%+7-;|QjKbC5;$FZX z`?l%7&=OB%4r@er<~q&TrFf>RYQ9ICj57Kvm32ST$ZY=(Jec|~;L$d&h=-r3QE7rh z`)b1@2k4?>2kYa94AaLx^^f1z!E}}VyWJtK{^$*O^afYT5_9>VkN;TUKNk3p1^#1! z|5)Jv%NC$tD^{9o%uSx!78aKPxV2Tl?MzFG-Yh!gxv4F9OqF@S@vt!ini9-MJUcof z$0*H;O}@cwPXJ2pG@6$MmBfjOhZ-_B;=HQGm7V<~8B-**5hd~qY%kQDd%0yQ) z8%j69HFAH~~jwgOGgRvU2s2iu7vRkq$1U$D)h-6wpnU{j~1Prqj!-a7;CjMT7eSu6lr$_Ckp1^ld3E(UV&Q;YH$}c7e}`rsNFy8p*wsp4q@y7_-<4S=Fp?+ z92OsCZ}JRqE3@>t*TMj;wYaISxPf?`NMp|mCyU65*cD-kFmtYcGh!`5%Iht63ER?r zUmlDdf?EXpkN;#O@{v!aNtV{zQN!S-NtsH+c3 zN{5m<>E_JNdIN4z!W|{+2jkAsMDzCPxD6_2i!~a*WE`I#Yhij$ydUE(lwlg={s_BL zz1QkPVT*OB{Rh0wxJOsNGjf*Ee#BGW9<*6)HtaFtzM5>*-dEj3P43_ft4*5PbCy>u zA=w}J1ZO{cf0W}0OFz5O9+DAZp_;zUP4`~=R@3b#1SvfSTqaxu$`SX3d)B!J=IAT~ zb6C5>qO;hF;uFJ9o-SIT3Oj1*7|t=Yi6fq$+c~iv-s$cumN~VsWsr?lVCBuhIczPr z*6)4FpHR=~dE5w~H68S>+rw|CdU^}es(}sdfG?oFmhVc~@O z_i_e8??Ljz5d{LBh+X<=-JhgXh$z)j;{Y8uGvYwN2Bj4V}^w@IMMGfF77*tOH^Q7 z=#%C59=s5mQ)>^ekGJm!5ANPF5bt5nERQ-{;y5+a0J2loq9F{Y}Bv0=~BA zK4!hwiT;=29z|_@Fr;0)fO=s*rUh zzKO$F@gVLg(2Vvp(@n=Vf6bo0Ihc2x`zV-8Rh|n{5O>VV0Pix9x3!rYA3D}N?MuuK z-1mjT-ekX5>4#&m=^B|sn#9;6W^T4eBAzZBE;_`t}Sr%UGT7n7;aUgN*rht+6Z3+>kJ{ z${nWidt3dHovM!4^6?`75T)z69SLTJ+i08p+}O9$ab4#=alD-3_x{iwH7h#jl+WRe z%I%1b$~klnzbb^=z?Hb6N-*CVGEYRiKHO%)Z03;XRGS&J(9C4e8rp(0 zlR!J#c0Fi%%(Bq_+vrAI{^B0opjjLn>)xpC5x=~wBM9H zCFf=Pm(ix|&DxtXxb;g>l5{t`wv%glAe}pTz`LcJIOlXv$l1~&ghbmnnfs39j;+x$ z7dI@|%`{0fX1Hv2Zjw5YJGRXpv4?8Hnr^BC*6uX)FSp~aQN2jLvl}&RIL*%d-jZ%D zMv(*FrQN4|cWrsj9&bPHW5$oqaa=sw%VBNb#3vf~vmtzPhWYGz{(e}K%J?PpKEy{n zAD>fmnq=bKD01GvLx+_dfcbh&?LS1=O>E zov1#1ih2PHWe6A#&*9z>=B_!vICDShv)=rXXKM#*uXN@KIcMczK|Sle_~oo(`8{cF-(f--0$t~PO?{-Ekz^k+M)3YN~CZzWN?tp zxp*;!82d(&A%@*{MHqJt(s%yQyx;px_eA^Qb4<0PbCsvo6m`{(u8!8U91i0rum z&bZ8vO`PTZ7Cjfy$+?}nkGz6!f?Y6#xpsBl+xm9r8aFp_ReD_mZ+^n`xM{QQ?XH$q zt}A@u^-=xZrrckfhGD)rEXUO9Pab43+|Ck*LmfoD^TZf1g|5_RT~XG6Q*Jlg(|=S2IiF1H)nE}NFo zFXx5!&cZ<$Il5OLHRAPa^u^buhcOe}F%@28)z{fojC z4~+VkRn`&a467dP*-@EtXVV`bxUzZ~mJRKU0 zk^8;xT_m2@FCNGJrGqmNj#@qe+W0b#c#36hj(Bc{9;S}Im^~ix%=0MCEFled)F1KW zv~uFDe!=F?JzZYC`D*)7)VU*`Ah(d9GAoY_ZPv885_Y$nuG2STc8St`#eHm#+U-_f z7Zm2=u2YY>+NwDoI!4u$SgdF>*><*@N?DV(ep(KvUu$RnQDTakm?({VpjbUw}XV^DALJ*&7n%zw^5reNCvhk+K1 z+1bVZz@nWvj@2LLL47?=lKM*8?0lhSR5#22R%*h7c2)+8)yWL^{>kr zjN7zy`Gf1nSF-WC25y+plAtl+hWja4?|$xP2D%@M-;jpUKieF!S>Wt{?2`c2=%v z*4C@rHOo1dx?Nb#p2Y2g9JdyC>v23j4{?gMw89X8ALNv4HG0)rEZ5gM%z|5g!IDqu z?{(q^z3_tEJ@p}#uhxH!TiP~G&(DfSIqUd?o>N|edGHJF1D#`VPnX{t1k0G*&p7$G zVDs0$-A2pp8>eFgj{Cu$h;jJ#^Li`EeFQ%&N$qb=_90Jj3)Pm#xN6_sNwYFP_B_&| z-FeXSa4WT*oXms1>ZFf7)g9XUgPzr`n)zO-@iam(#ZLtca$HmY`6s2NWArT^=^!5w6}2$`h{G$rZxAm$0y)j zjwHMrJQ2S&3)&-aYv5iu=wvqnPJ=6fOM;sT+Th0(Z07q;_7?h=v|VhdV0QXe%wa{$ z{f$p={?t?2=E5!JpL@9WuTUNd_4~c9i-djTaigTyij=QGSqsX~UKjRVZo$ocvB`#d zy5XEkzXLaw(aoJ7dOv+nyQ{ir3s&AA`-wBV>N76Cx)5Vo3Hs+=@u?J&9n6%dY|g1)|T4D;%3Jm z@Wgl%?a!m7Rb#C-+;)|6~>hWX($P66$&dyB2{Z2>)L{Kd6PdRYm0TH-Dp1GDewkiW`4jE3CUbaqJ?(_N&@Su`#y#3=$*R1!KP2b zedztmd*~;o#N=)?PpVWx-$?VYWAmYBX1B_$-O1wSL(4-QlPc-H#HmIuWs-w4yk%K) zM$f(Io1uTvHydsi++6+60s-+xA%DgK6Kb=7n6GwV9x_bokBq1n`tD(7@6W8E33}{b z99_>0^YT|Mo|oT<-0W$<_YtyHIn95Ka`e0BM#r3cHaXVc^Nn~X9qnz<9tU*IeRTVN zZ_9=0v!>5Xu?uUJ8xrk1+nsr=waPg)cWPFe{h;Sy8<()MDbaq)7rRcefoAKt&2Gaf zpSH>Xn)W&M2D(f9luuKy+3*dpwCtb_Cjh@jj}*LNTu!(>${xBtWZl>-+ie;Nc%>OfZO5Tg`+)%<+R?-jj^xWF3`Tqv5FiWN~YD{ z?Oo7KyLg{_zU!d=@N>^A9ZK^8w3^R7o7xjGvsQjX_=a|@$1)Q04|;FCK>n{=`@XEf zNIA((^Ube(rtKl?5w~>}e4l$>Y^@UE)>fwoJ6mZk`MIZ~RVBjKR_snD5Ru4=El zgKMu_THn>$a?0m(?d@vq4N2`%xWvlr>QKQ(d4n35R-d0DS;Y z^#ia5_2DhJchOI0;@wy}U)ZvSV;Zw#I@OA1-v#5k?I9Z!?H24)1Z`OQeP67P(8Isn z=sD6JmOy34H#d3~wHJTS;zM4JFgJP*v}@gc!%S{#)q}Gp_PN$%YMqoZKA5%nDshA4 z`rNZRozQIR@RvW6&fM8}(X4V_?%8>Xbc=8Xe7=#OC{Bdto~@l2aW0rwZy4HaYF(7_ zOnPKhx(Xz4TziFKIH-Jju+SZ1kLN)7S4Y569jXzJBJaGMg}0>a978 zzodI3%8MoZ(!8gI3+vm|XERGQxj%4*iST`A-`XAM~nbv7z z%mY#L*cDm^bWF!7L!)O!n+Es7|N1i9^?-62XF_j0=;mvyGT?2p?6hh`2+ev2DhLnUzKFu?|Hb*a6e{(lMGb} z7RSC)H^=BR44<^W7Wyo=Zh*NKv;VQ%_xaM+(%SehqV4B5u@Q5d*vQ#Ubd&werp+`y zCT2CU76G&R{hpFGnxRZ>qIww8{Fgndu3-0vUQ?&qoVLe=ThjM?X19$)jm8UOE+=v| z1g+zM=j~Q*vnGC<#rA+6C$|bk)>#EkZv};I)r|^5s62&&Alt(M>EN5jh!g zQj1wf%Xz_U!fZtg3omW`*)n9fx=VF_VO1vP9H-Aa&Bi@6EB*d_;Czb3Wkai5X!pP; zJU9jWoGH*@h<_Az(WP@Nx>5epd6r|B%513@?DOk~-hb;Jz5PS)JLgH_?(^d;3Ahip zxApzrsD`U>e=dic(u2(gGp=5E%^~%k6W^9}m z_T^4>pXNTB6U^KO&VYV#bDUYRL0O9);0erZyUB_iQ_(n3rNxSNZT$heq26T2=`-%I ze!-8k`Faa{8u*^Ut^u8YU>1ne;?ckOr>Mzqi(}FfZ5>l8rMvgog4`SUT+dFy^n+%f5qEf*z}4(up-hVjK#E z^LyWHa28=U@_?qM&S+z<;v= zXAUaY2K4X;nDVPej|nqJjGR56&L=j~{N2tB1w}blTKv4l@tnhMH;T`;{oa_p~39%CV2oRA-`_khPWhz;MiDg>_DbBWUMk7Rz z6X__$be?FLXr|d4)z%Saqm$BpsDx~Q#_D_y@@NvHStG74Xg9}x`rfjO~Vs~X2S#bBr1=EqVxxXqQjdXk%n#g=ZX|-sk3 zx`m8aty24VrHG9jlP$H6zo30w-;`Li_4aL6MKYD8-`m%pkh8T2zt&`m$N;s?RLjdbO>3 zYxTCG6UyMDBzx=ae($Mn7UbN)>Rqc(Kge9$9yCg)+WrUx(LLqMgBwp>lw4V0u)9lKypTJyOBVsu70EUts zhEu#J4tQVgo)M4PCC1AHudS$mVxomK=a18Qmff=0{$>4Z7OZ7F=R3}b@cj;~dXO>~ z$G!5I$KA0QZ*{~JZJe$&j|Vl$Ow^ySo*o2U?xHb1W0RRqv%|0_&u#e3^Bh)Wm*O{J zo%WgM$&O02*v~xcIu?j|+U}oSpJAV1zO5+ToMYZTU1g>*R;QA7D2IXvWq@?*J7~?` zy?T{piiNX?^ZzOHqq$LGXsfEH`<}%6OWxFOr`b_I!5nXX-L9#H!4Srfqh9(#CZDB-3xPjCWb=*Tn7j zgnCUo7uko}KZ=RN>FPwJ@oVSyJ?Cz{CNTo#z2B4U&9_gFEss4BGdJd!s4sLxo84iv zpNO&H{jyV0FIhCMM013XOB`foBRiX|_J`BI`Er}x5gQYYS&BVIXQNe?9=jqY#dccz z(i-QT?a^za*2S#XZD5JKd+>eeU1xvb-G4EBEk+pkfcsMG!Z(37*Y7REK09II8~1zC zI&`)D?8mXo_(}cL+6X(3m2;$vo5&-DsT+CwgF5IjBX&=OkDtsETbsf+zVF@GIdxN7 zZHWC#UD^g_co^?7(9S{s4G|c<`>h|afp@?1UeqQoevVIA%nVWM2Ck3XFmO{=ed{fG zvD)?A#4mPS92s`3{nlq=`?y+e$sSC8?K;IVXM7*Cc0F?qd^#@{`5Ss?)XsLxJ*!%s zYqXp7i3v^0WBn6Dnqm^u-DPVET-r_XBgQouzjTgBci+Bdk;@ZxQ>EwDaQ;i38gJ*k z8#^{C-h3h}wa)Jyj5)!6&+?AW*l^u3PfDqoEAg)X)33%pkmXw3whDdE6ZOrC z%_~yt-pa~2%j4Ah!*1Tqz2~{LE$Y!kzV*Vr+}621gL_}N!1_eseyK=-?b8WtQ?$VD z2J9LruqePp(BB7bT#UeOgHlp!X1IE`vISX+XMFz+@p|v z6p-S)4p|X{AP;v}_Tr=F^i73ZO*toQ&V-e0w?fIbR@y4V`7d;v#Wp$rV*HBJ z@Tb;o%=!W?ZN^2_==9b#)m!lk1VnvIq)xf00rk#m!^$64P^)}YY?b3L27~ITR<{Ie z)Ga{*TADruEuUI(4O;QAi`4d#Z>1RbiZKR3zXk7ZtIS8+uGRHJYo7D&Jvpj)?4q?s zJIDf?%tKrmW^LS^*@No#dm`EhUy*$^@IGxe^a+DrrnX7FiT8qS#a7u4KZtgSUvae< ziu3jhw5y;Ry9w*kjnn>qf_D#kmmjTaPOV#%m0#)i9>2i5BV|2O>+(h2j(`^Yu4Ely zbo5l^al?x5D`Qka!p*wqjMTatk)wSV$U5HD)N|Yj`)Ec7gD-03i4{Sr7~!xk7<{wA z_wog@%xU6VdE?4(K2+kn^Tf(aeAB`AIMQr-C$(;xsMRCz9ezi$PHJ76s8uy+4exN{ znBlh_1JO(E5yMmKCT69dRiKZmK=_;QJmynuF|5cv8=ReeR&l$na#xEo1Xyrp!wW5Z z$hOMdv#*kWWM1ckU1Vk0c&auoUbL&#LsrtpWlX(FwE2ymx#p{1CJUP{{A*2oh^hR--=Ze^9WeA6KwCxNRyWeuhoSUP7JS4fi^DQ{bmsP%mm1>>>P3QFFo5Tfads zQ%gv#llty6U8h&XuasK}`gDZ#)Q)euNNRpm9hoTU1q^aq6Hrk^=NDj zSnvT+$K5^t`?6C|bGNq!Ec*0iTBVT2&`r|#(XP`g2d zQ@&5vN!H%iW9>KgF3AbKtQB1=wxR+teMc+V%qHq~yNFvwy$f1<+fUS{$9|cYX?pc# znoj%^O-G5g4V7*CE^KSr+dCDhzsivNtNvZQd-h(c@u_v!$u&9zH1pnEw=!r~*ZK2- zo^gQ7R;i6k74_D%8dl`XEuTs}BIAe3K+FHNlgd^(_RzF{Ano|Qsdb5B+j4dCXpzyY zQtJ}3wxS0(*2%jg_A>M&L$hq~H;LghS8<@kWo-lHqfW(W-aT~{^)|6tr$KqIQvju- zDhfTPBHpk9E09huE@B<;{;xfhgK)Iy*E&<{`r(~Y+!wQteO1!zgEa(2T^e%&V^0-m zxo}s*4eS+uB|Ww7Wl@(Kq03{??8U77m45Hs&d|{hHRQU3G~yT}?#p?iQtO_{ibiM# zLe9kelPfG?icUOXY-dHp;;c6Uo0^1_DH`ugf?eSM4zz!QX2zR-n0>!;4gjS6nzgZ~Mw zzuf&jYW}uLwk~c(Y8|)Ex`JQ#+zQ3I?^g)x;#Mlx<)A)QpGW_{`(;_L{yy$Hf1=Pt zBL?k)Ejv%OeRqox)`DH<(6E{2^wv73a89GRxl-brB=T8hzEEhUg_WPUj3-&-$(4Du z;Nji(?xq?YT)(X{W=|sYFrDXJBLOFi7E8$b2K9S9bX&SxYQ00{);kKcMZ5pC#Si|! z$b0j!sIF{p_?((S&=MR_98Og^l%l2p6^xo7=usdYG@8MT1*N9MAw*4rI2D4CnAnY= zMkNCd$t8*Dh{kS-B4yOHrqkWvkTy{}rKA(1$<2WR&ta_Zw{{hX-t>FFzuxD2p6`!S zwb$D7+H3E<)*jXl^!NerfBZ;XStR4b-c8gi(_C?75v*5+!gt0IuIe+4`Hw?(8I1Yj z?~r32_u;*7^p7dPXQFQ`LVrmCZVBN2fF}YTiT-jHeWwz#jsY)sL}9*h<4XfR%An;I z<6Au-=9##%SCdsz51efJS|KPb=-7busM$XllnXyS{LV1woMA0sHDI^GOD$FY_&I_2 zf9j0?GU9*2pqB#i%L4J21>%s2#Uq^@n zggA-tet9Jq&@n*sSnM1?hpY5x`3_xYxWZYdNFQw^dFzs%uX}%^AP)cFb8k~!&k{a% ziuBG#Xl2lC{JIV=ZLeZ-jxMfjR-oNxBF)!XiGGK2B(oAd1Q+&HR$gbCSTd7GCL!D_ zD9LnIl5v2t08M4k7(ffFh#yGeOJL!L0QX$gRz>AaoObgPMhxhG z3Qo~wgayYjX*5(ZNQ&y5VJw4mfOM)y3^9P(WuGsu%$97BcvZXHQF?J@WLc~x9l3S86tIjnN5qICFTt(kI8fKR+Xht;*6 zKD;HaYyy0u{Bc%0R(Hfv!6z0zgP0F?yeE-pz^4@hB>mpSp5h_qEI9Y3UTH0lIJNkbmjYS8*7bB@H(S{=U;S}22hxYpr zFpoBTi?u*mJ8EUv6==iVtXy5&kh5%M;kGiLu5I}HK)bOW_v zK1#lR0L4@Xkft&**=ljnN+3+qnn}X5mO^ueI4@q4l=QU$ljR&fJDQ zIgXq#e+W>Qg;+V7g*e={hv@3}1HGAF&T!`UUu}Dce(*aVVP1`S1{`&Ll?kI_ySx)6 zxe(Ab&qr|R(?t2mWSY&}i*bbb@@4Sh zZ1Ckjz?0oE)(~F?10DdsU6?D4z`u&HZ({5rTKehX@7;^R8Ak&-Oh*pY(|)U`|a%g>`UH%)=H3Vo*{fM~WWGl@zZFwE@;A$4~2ts;~ z{#FTIVzJ7wQZS|ddR|94kQd6q@>;o+rSK+FICu0r<=7S)Daxkh*8erHYkJ9|zeXfE z8nCb4F0XCXK)USLBd9JS=!Y6!I)vD+&e;3^m)Os-*rA9W&SGyx>=~W0H~%lO6FOt} zVzFOB?2yjbOaGVHrh8&PhS(PhJL;YGzrEG z>SxcxDpyH_UptHJhxs2N!j5uP`RE_n7{e!`Z)ngbuA(n>?I!~IPAtCB2sahqWb~b* z=tETqKM?xa517Xz5$7xPwH3g3v|-mg-%Q3`P2~AD^1SpJt*T{Yx69iB)qGY2H?3RK zjJ~;r*3kZt9EOp$U4E58ab<5Xc@yp5q6SYLS$`eeUVzc=@Ufk*#^I6BJ?w4hLYTk;o zb+wQ`9*?S^zgI9<_JMKE4xZav&)<5tBakdFb-5I`0N1pyi+Y*mID z!&Hw%P+5af&WL2HSG&9dwg04oc<};cO%3?*Px$h{$4@~{=?C8248LyR+wJ)35oR#{ zw}FSB!v8?<>@@J~)0i91A}q}#@4-C^?q&GEC0KW%Jb6aN4?&xW&AYMsLgn<+7&Ks1 z?Mg-7yc;2hHPg(=6_HHB7nxVR4Jz`WV*h5->g%igDRlQZK*bKK@}2Zlb<$JaNl#5D zJ++Cj*rYiFS zge-5myQUeasR}iHuj&5_HBG?iLp6OCHQmYd`bjAB<4v?mMJvhe@~kG6xfbp?xKo=P zE6pqEh6QPHW7%jr1u<72>5vq-Vyl^C$T0{#wuy~*nE44yI)D|}5ltNuEn!Liw*Wh+ ziOq&A>`a!zKw!fe?MQauif6JENLDvASyo-oAt{`L6ds;D6REVzZO|s;1LdGyhVBUI z?bJ|1SXpl&%rLAW+{?=g(I2wG+vOO`SE5gB1N=4mK<7xYG*a`<)Vo6{L0XNf-z@cr_suOh^5grM=F zGsLPu2#hbwr;?Ojh!DLzwW~Wrtakd-faJJ*DoN|>5F)};yQVY5nm~v(6oN+Lr3lgA z<5-IjV-_;O+K!!BW1lG2}0_O6=;Ehnzbo{V%bH>D|@w23tJK#yNO)d>y# zNrX*Q?zFKJ`dVDsqrk=~ciPyGodxVDqRyD3bj?t+~NEQeYIC^%;M)Ws-SY;v32=wmWA!Y&S^a38QYedd5((t#Zb?03FB z0iBX7UToIaMHr}b7Wka=(X8v&CdqG!MPJt+bI(Bdoq}JG;MXO|k7V0Ez#s8-=pP-} zp1^+W+q({Fc_LL#M(I%C_WCd`*^o*CQ9CFZ+|#d3-r?h<^T+>$F*Y1)Rd(=X8I8%1 zL%zWH{WCrX?n{syt(FF>+hmt-Z#Jz>zaN0Ju|rNP(|ZDNmM>$aWu;0Qtm2AD(j*sO zbbVzB=KsMsH%F;(<~Hd689A1mKsfMcAY9ItF5!5Do8ik?Wmy#n2QCeSTeY!EI2FQ; zMLk|P?k{UD%JLw}Ix1xxU$%2t-KU*Av_HZ) z;Qk%l$J^t|QZbh9U5WNbTHZ?Zmb=!qAVtM;Sh1kdaSCF**KTN#k}ijJ;3flC0-VPY z*@>F~+?IBO73jV61{uAwJ4mpgP>ATR5aOJ?YwcVi|;XVe=+jfU`gnJ*jpMdM29pUx> z_Z@J4+7aemV7_kaN;|#_?RNYI?W)@Rv@7bQ-JjZsc7NzXyN?luXjc%R-FtwEb{hh; zd%G>JEblJbZEfSEe;oTyw4j-D8A_UqdUx;<;g$mTN*7uXE)%#Vj20?0aS~=t(E*%; z(E>Pd65*Z$Zf+aN=tK>|JPpjuyJ(^6LW@U#gBBA4v`Fiug)M-2D7k|xhPP48Mby^M zM}q^jNes}UFKCf)7cIJj7Rf}5zzk$%V`w}|$G3IP(qsJCvB2JL^~>=z-_2xUM+1AS z)spi)JEaf>se#7Y>#ZF2|4Dj*ESf#k1X*(6X*C$qe>cefAw}0$g%+7tcQ1-aaeKe?#+CI=9{6FK{O8vCTK|4PFN`zmRBiGf zTWLR`XY#qAHo2^|ww6}HNk*Za`ZoF9)^BV7Q(ve?f7yY4^H1#m{S5bb$mO`?&Naa8 zPi1Q$mDR0(uKl08E1TKw3fjN5>^FQj27I4w-T527u7Gb^>!v`7*97tsTXO@Ll>yA; z*6aZ0k9$QvH&KkbwTY`g)e;W=FT8aO3$NFY4=LfyKqXuGv%gg3e8l(Nz`f& z-&8-m7p;<>vj=(@`I#{%1;c`eX;lU^1j1a;K`3=_lB(z_>{HPSS)1I{5`q=7^OvJ* zNkh!YZj+^!D7fb^_sy1}wdR~_$fYOt*D2SYNf|4VO833l!AbN_oM2vcjirn*$P*!Q zC|~pHYpa04m$8cSoB}1lq)>3&9 zVlAbIxnH=p4%l_UN$L1hMWdj1VE%78e|<03B>cM<8mR~RqF<^W3Lbt98n2{|L@)Ns z)BIKSuRjicJBhLRGCnW9D;SgO@aZ6jMB@7y<8>MM?+J|8Z5Z1J!tX_d`zOZmd-Lhg zlhAGf4IBC!)2%l}K!1ZIPo;wX##(h#1oXFn1_=Evpi%2Pbw5L=?uUK|x_8uo^xjp0 z8Ys=N|D(45_e$|(pcIFjrECB9XyIR1pnkI{BDiSzRFV%#dRW%nvAW=w|DjI@))*N7 z1=bi;cj?4x(uq6Q7&L%}0UF9y9JGL}fQB=O)+t5;8o?mavPS`mVi4)sV*rh25b4=A zVXJcAU3#{W>Dg`a;N~Z<(O5=OFllOSa-Zf|*Jy`@`meD$mHEb%=>y}4zB%#QdFW_H z@ZWljhqOMi0WemBxa--Lm0=o;s~L`LQ%?V++LZ!3Im0{B(ce|>Zb{d2Xl@A7Ou5OW z+jA0chM4)J(wwB5-7UbFxGmRK39AFXtKhSWu>6*5tA#ZI>}p_F6IQk5+8SYP0J{d* zHH5`3{aRsN0J|30wS?7dxwZ~Ho(tgD0l$v$+AXyD0E!2Eu+qcvNm!%c$X5s7;gE-{ zMoyD(leg1a5BUybzWOb+w}bxQ^qJ@XZ}pyrdaIir@N^qJsm9Mcr1g_ztpv1wf*$}Z zDSPQm5IcJ~5%3Mge^!zFNrLbMG|;%Rag6saVHE$L^XPqnx$rDj4`DfS3y*u7;YG%s ztNQsytZ7L9p!Y65rgu^AlE|H}C$4Fj^+C^Fvj(Vf8pDhnK2hjAvZXw(Oh_IM`QX2l zJ|)4-M%%z-x7XbmUlG1@L#Dg4B#CH;4B#bG-mO5%&!Q>lo2WNe_`g3_QvtF;M~@g_qi8g4rJ2k~YoD)M$x~dnVp!RzF&CuWZd=aZUvzL+ zqWT-0E|+_@5Ae|aOLev8)^xq@&3>NRei;S2;=Kj`)#!R$e=E!!sZ-qwPpXa37uObC z?pGUOD7L)zUB4gu1-%L5@TqjmpC8s|*G$}c)qM~H8wzbWqcF3g4{pWvcjC^!5hn%O z@Go>r?Qiden-QPO|7_F23Tt>)pAt^My?ZXg?!Rvs%G%9@^IhLVpAUf!WINnXRF`Pp zN-BS-oEtjOKGd$>T6x2Udr+gQB1BuIfRBgu!2Y;#M)9%^hddlA+MKS6Zpm)>!!~}1 z#zS}K-SWORer&Astwi}7HSTQ>#O+P8WI}cetMwd5b{%!F8re^bDd*V@x8lUsZ*bd{ z-4gVN0bfiH5&JmTgPb*{8n!O8-o^?>X%-g? z%Pp4LtVxzhV?M1a$C;!_LHm^MuIID%=5oV&duEDs3-Xlrrq@>CaB@*0u#?rF1EoAz zyBL2m%i&B)x4dSz^RbrPho}8`nG-CpIdY@umd8daJ^d@VB?;T2L%VraEwqWaUtw95 z-jX#zyq^8J{8$@5?&E{cJGuL$8p~^f_*A4N*YVmjk@Iui-cP;%l{GvoUQ{ZLhfl6n zM;WT$8pz!`rQu`K?R)GeSCC~5%EN!Jwx={$M^UxU5ZP?47g8$QRq zc)Gnh5%x7w#Hxc;-pt15UGKU6?b-(`m1f+R@!J_JOvhc_n4_>>`&cPdTFtho@y^wMBXee3bQ!(C)G5n;z|w(~KX=+6*0iQ>lQCGc^YTO0K` z&e;j8aFd7bjT*pNA0A6uWGPQ;SeLQOp0r5o$y<~ffbtgYa8}pxTs&+!;;tV)wTN4< z9^U3Y_>`fgCTn^(XHr8#Y&W~X+0Dr{B-ktrDs4=No&gI+xam9HaCpk1po-i@rg9f< zS^ena1>8as4Y(I1O~0xLuE7OCZyUwe#9p|uGeM-A+o!zqr1jzr@KkuSo~(mRyxi|l zi|lO$-Ks8zV1x{vJcR97PA^(DQV)!tcy&PJ5CcQK%z;H8(P0lc-K>4XP&Bx;leZ!(2IaAy#!wN1Trq!PcraEVO_5ldx0PL&ba0 zqRUPzUkR{n+u#W+3fZ6>W^TLck6IwhP|&U7i&pZxA+ML`>sKX)nNkuD{yuw~#T zFhBA%tjwNP_S+(A_BanVs$NjTKExz`Q=+N{x^EKocvm9AAcr#B#X#7LaG!=XDWYn% zM3$>|BpPsg@JsJEl7Ly|OYcQVW$l4E?Mts4{$t@E!u-z${7*|fC{3*%4ZGoF8?tXZ z+#I>SZ`+`J3cF3A7Ta*pBS@m)Vtudr}q7`fD z;O4y6>(lsK1$uSOo6rREr)ijliRb9lp@$neu385hu-wow9>+pKG)D!)e&drmeZYS7 zm)CyCFG&bkO}qkGS0$AV9>1s^=xIRjUT7B-#U0G z@o(pqY#Qszrj?(kTY}QY4hx86o#azjQl{#buD7~DnVWXA--t&Q%_RPTZWY|{cRhl* zV>*ow@3`b2dGlupk1EDV{bApv$aSYIT}!>Bvn**1r%;x|vfkdiDP)wnoFCb*nvZ#@ zW@@0mLCn&oj@9=|@2t*v3H3t|Z>RjIVwj}1KhuRebGy`e!ad=0aVymYDxwANq2rKy zLM~=0tDNCUqr0Ttm7d-1i81@GwC|MStoOD|x5256{H1TEhuYRJyHmazk|uu9qWm z!#*eLq_-UQ_U`4U7;ydT_ryGpnEW`3IjG`rW6rwoYO*TnpOY@2RFu*i4TjG0te0U) z1lB>Q|E!k%{;Rv>)RlgZb;-$%GQM+L>*R)MC0^T6#^<`kyu)W_y%X+l215p3lnX%&3tEF1_a7K zph44#3zI25O6M%@_4?}<(xsHo2Do%2{C~LJ!5^?`fclN`w}Hg#I_meU_f8vhP=?yz z>^(7i`r808JK8|yp*HZ>Ph$>Z;{+E*mi$i0dz+|!w1Y#o4bFOx{E6i8kdM@ySYJ4M zXCjSwLDk9i5tf~a`s(t=?P(!ZgDubjJtHBbPqJuDKD6Hn`BoFSPUYvc6Y?LM1_>v< z+r5-F;VE@v!U=g#1-&Vt&J;5>QFq3}4F@#h%OTv*i5{cLDGpAF!pNN^al%6Uuf5G# z$3UtLhU`$PI2P(Vdu|5}IP+QW^e!~`3e@{UW7iR|D>uNdKkDu8hcp7_H0tgAI2!rf z=jk;9u4*p!HmQs#6<(7NGu2mhlCt1Wp?EM%l3so}^zL#F2$XYVmvTOIS2?@p?qzoV z{Uh~Xk^98E%6VsGIqUsbXUK&5rx9}4|0ri+$lc}Suioy?%J|sJ-8;%S2(&zoe($H{ zC0K~^)3Qo#_I0IY*PM5E=A72>C360$p(`!BQvHq2kO}p35b{C;(eiNOi5jBhyC@$w zBWt?*XN}Hm>?kzv`d^^{auMwe$DL`3)*( z6_<89Z+UovURtfv)~(a~g7^m$Z|bKHPP&suR|>T>ba0zLjU-TLJI0qeGmd+!ZWo~^ zZlhYv|<&{gp6J2%bk=Q5{>rMR{wo zJR}Ji*vts7HlOu=&T`~28h~p(=PKn-?ZyJlFl^Xy&;mq}8j2 zUhHzj+6^UW*W#cOSgR;TIZE8J*se!gQ%T5XcPi`$l-2lckJ2~>8l-VUH)4G4E^4-E zx1II2){hYLSnrs2dw24Btc+E8zw*w2cAT%+V@JTEeU(-;Z##kn_OR*`h4bP5NtrCWshVHF17Aa8Z|pLJ_52FKUrm$-oaL94g}X}8wY(=gL;9u6ZqQU*&{Sri&G$ycB_EaFY4xsU6*}XjHJn7PoQR{gYwrr* zmFkAh@Co%qg_)?E+8!-Ff>v|OQhQoMv;A{#57=X$3!1&wpl55WWH+ie`sG=y2l(IN z!rK=O(XgCO5~ELk7gl+r(I4G%N=v{7Jmj;?Pvaq*z@kjl=$a(V2*FoRcF_ef{?`$& z+%^8+MVqem+|R=Lr4gDb8YJi=IMp15S6xP3?MS_AO^g3W>fcITTf8gf*W8o(X{3%> zg{AIa{fj?L_TF&6w1w92Iamhp`p8ALh<$P{WJUkmGn^2OF=%BSS=Xh}=dG3z;>m+# zol?!lKHjXgxanOR!HRJ6>t+PP6|itY2%w;b1snHFo&q;a`rTPqJY-UEVrB&@;G+aOe* zi=S~-+rih*fv>kiHhLKU{=mcF zXrqhKo*_~it>xHB^Y|RLO7C!c*Eap&u2^Thb+Xp!Son+PmymmVJdH&~_k{jdUZTe8 zvYl+u>SmC&S-cFdQhLi8HZac|%H`E~)e<_+b? zu=_U1(1aB#|TV6I+64#vdep@#{I3d5-WWc*} z1I&W`xVNrOaBA&7`KnKYH<4(?CO(0aaw@iB?Wp%6vU8-Qg&<~S-IRKs`!`a5q=~bx zhW$rA1Qw_~d`!Qra|e^e3E7iHKJG;Ms`F)}TvHtnvP?5J>cjk$o^&h!@qGv9} zj>20!w9Xb1>@h}-tm!dQxiZ`nsqlZ$!xDA~(#)79*YLMghS#3f-%??vXmXHVQ57PO zZt%rjSy)v?c_I{5X$U?(CIv4P+&xY!#Kb1F!)YD8)g0~`|wemSTaT@N0-^Hv${$DCX=wf>2i z;>6Hu&84aJkHHmD6Xr>|J;q!NOTsC)@56tO8n==kn{qn_drE#+wB@7&dLFP->*vIh zJN_`eKcNxTj!e)0tP#AU-a+>q)H`4Yqg|c)HeSo3J&3tJ?Ezcm_ZSz{&l4Bn)iSiF>MgXW zZR&#D1)ncaFM!p1OWuN$3)Ih(6*&JJFow5--ffoGu+jgl_dSWU%roAn8iTE8sxB#` zZ1(gsReR@|t(RaKkTCm&y}(>gzswD|XtwrZ5=_sF#1HiD&Kd8|Ov60ubxGBVW;|zd zWRNVq61Mh`!gxmp&R*Com~%Xiy>_%zY^}Yg#ge|8*;VN4A)Uy9o`Sa+u=jb!+qZF0 z`8P_h=ywv;)!$%O=iNlU<}_qbI(-&YrwJn4zF4E3cK!Sa^f6JQcQcec`7mb=r(Hyh z$Zq*9g)>>r-PqeU+?F%Y{YU6^SpOmGd^+&Q!&?q+r1^JhXy`4Z2}*>*I=3m zdZ3&!Zj9iBx06?v;AX zG74%yrQg&*YX{vcY3%o5chKf4BD=taJ+Qv#SVnUYEO5Sk1bg~qC4@6ndjD~oD2$gX z@D9k+g|MRyi@h2b?QxM!YSKgRhy6fU0EM1~cMV->l6!W4XLt`)Lzc;6FFuHWRaj`o zJnBV3A;pQc4%58g&c0;8i*I`yM<$Jdjd|52>h06p9g78#-ulD)b{5jX9)jO5>6mk?K*xgIWri}l8FyywO2wl*iVip+5Z+nYM1pO?#mr$uTBcxA$ z79%bB9RXL+f3Fta5}QRSHa1$t-bmqf(zW>7a3BJLHdpx8PE!jsaj1_9wWW||~ z)P4g|GrXy(Dpqd^nlZKB_#(9=)}h+1cuSPtl%f*^>KSCa_!`ojSBvuy_z%GxM7*RY z4$3Nk4Oi@uzSI3}w>+v%Bc3S_DVe}D^Hi+laHXp4YV60JV6U)|WH_*GlBoCS%E#kf z8JC?}2JfWI>?l3iT7LCFTEnp{x2#2KHz36VT2|@JZwyTxX6K6WI@VCW*yapL4oR_y zs%`3Rq|b9wU;^Z)+AOL&U=T^ z`vmD^bJHy!Y8?fNYAm%(jyrpQF3ZCT`^kS@B!~|C-@Lyxq&vA0a*f)fhMjA-ysOo| zkh3Z^7N=?94(EBu^&PIC>pDtPaE$0IP0@lPE|g^rJKZo9TD%LTX>HJ09QIEwL+yKW zOR?`fb^36T8`j-3z^rP~B~D5&b4Df`W2mGxb@3SkVCOxmnji0QzLWUNi%T(tH zt=tfzFV>=RxuNwq-&FTtE;s9eT<#3$e9KyZeH(D5bx^h1*&{&dy=_BL#!%0Q%n^aq zUqb3p88=|#+$|eh`SAnBQ3?MWInYYHTh<-Rs=Sldr0QH}E^Jp*xjYh1QD||B0v7A@ zm6+&S=Wd37sE*!lD$V4E{g7@%s{d|zA2Z4c`OocmfuiSJNM02CgoO7R$JOHXri7jZ zN7vP&W&Qjxv(3KHEuU?%XS(Gtpml-^T4*hnY<)kwAM0)4jg8>ZOVB5#;pJ=2I<0z2 zeL?JL?8qO{mMS*9N99uDqPfQEan6d`=>9awMAkji_dTAg>=r)O$dvZgpJH7rG2Ol|a3n_9G2TnAMP!N2Fd*YILc z0w00Zt9{DUXwn9K^7G8PwjMJ)S5>hwmz(fPF83D7Za=({tN1;~Q9a^{Xdc3h_kscP z>I%>&pEH!x8@Fse0&bAc&ioSaR?a^7`Q+mEQYT&jkSZ{W`TNYcqqM%J7dIdHRM>>I z#DQYpcii&u7NQF$eSq14>&BTr1;_674zuSgZybn6`BpV``{z$i~?YkuR+g?&CPP_0lT52bRxOV1D%gPTBX@0kE~oxj%~j%`3UNtjZxqM_i!&4Izj&lL zu|F^?@ZYCeow?3z^vp2lDO!`xqmu9lOHb9UTpn;wb!Kss*3@fcw<~^soNvl320rEB zLCmH%YHEL^*VlgTNt`zVudki+F2@e&DZK4=LD7Vbz}rUWyqOH6iMgPx7<*pn)pG*F zK8Kf_R*WUtwwLLGGB(^Fb`A?WHui!tska}K$}p40T~MwBFo_Iv1(;9!`om0Mm`~%3 zICTb2#T(8eTQ4Y1oluUqx?8C{&hZzNQeG%GNVD0SaHS|;Az)s5zK#3~0Z#?2lIFG( zJQeU0fWP*Z*Ax5%U>oyqYbMwRcr1gzW9f|r9M9lT<{uvosZ#m}`rb@nwbD$M>P&=s z2(VsC^ie7g0iMD9r?OJa0BmRe!&s^9fJa4#ms8kLaLF8LzIS9J~FfVypDDDcts{w1Ix0(oE4cG-(FFnj)7vO9LPh#cD23)}6Kf&S` z0DgnT|C-hI4Zu!~P_C1p7b89A*bB;HzM{rH-o=o<#z)<23Rj`XW@?lJ_8uL zn~YXx0KcU(pdH>si|k;oBDl6P*Jij1nX3S7{JODMOH+m8Cz5`C9>J zgLYbJDl2<7XjiQj%0s0mE)lJ(!S@2vYm#R&+6&|TW4A^+bwpQ>;;Lm(%VlCPu{F(a7L-p8!qEUp`vB(P?;OLS%Cs$*^*X%Q}bSq#cQEVI&k{+)C_;V3acDDLRwMi7`=C zqg=8@EGkSKQDe?50(}hDAy-N=Yofxce~L0z7e;ljemyFrdUF(C6Kd)0DUJ%RDOYlA zWWoPX;6?Wpk6`?@m1Gt}SM`su z`Wlp?Nn)mnDyMYIGjg4>@#C69#WWNNWM~K#>yhk+GCjd z<$cPGUh@RCDPOT^^OXf-^OcNwHLPXu`e^T-%l0WLbM`3@;d>b0Oni^vn}hE$e9!hu zxEN(??XTS01scEu5Jjny=hHf1eVMe-Ct#8#wVg zWBER1$hdsv^rKh3pVVtXE5mpT@)XkZm4wIgl-{!}R8G7G`E*}MaS{2-bI<21TOQ9> zN*~WtMEK?@)7h^*o!tHuS52Dx3DN4o7^IpYCQLo%&6aOeTu}DM z;Doepwlcytds=VwjIx-dsn0CpCqLu(r6K~W^6}YA*X<#*j94{402e5wDLsM~Mc{*ZzF_9mBhb@#Esl>5MzYdn>Vy z;%Nk&@1|035_{t9(=DRLiPs@~>OtCXEjYo1kis}|B1*sC94{m)78got=33N3(jq=K z$>BePN2S-*#q;kzv!mbOqsii6ly)v;g0h&9o$vHBlzgEGrH3+tO5(-k8NnsqjBX{d z4#*U7Ny<2*`qpVxXvu8*a-_E$*!?j{%1{^8lONYz+?H64QugKuMk%N0ogvtj+JRR< z52)~>19Y~x61!DHB4j#SPY>4m)4P}3(s|Ec5JFetx?$r_VpSONa|7w*_7bXa)}OQ9 zsA>F>}{bDvbL^p6(2S&PK22R^GRsJAuC2 zhJLGZ8V{eNnpwJgG|t_4GmBr?t-K#<^SN>$tO}OI>CC;F)%L$@sI`ri{+DzOH8`u5 zvg^rBiP~ya?4iat*2y&;r`WlwPcb%udP&tv{A|ud`|WtaWSLbw=6%0$o&`^;;XJ9` zhW=r>pghe(^O+i_Zqdl3u!Ij_ktD0xqV z^gQg4p0tyuqhjww*bb}llEvkP8xHJRk^t>-NT16~n&ibTr!d2kzH>Mi`*G5BXaLoi zAUWv(V6C*H`4n1`;E$NU3z~qHC-{B9I_WWlAHv|>fHl(hO^~=)dT%i}5n99>41SZr z@1wO7q^-=YY9;sYnR_I27ch4LbFXLaHH zT*9eLBY|y0u4N26KX-(9Jmq*Q?T+(Xby8ycvDE$p^q6p7D$ANi2{%u6{afsN7S zJ{Ia}#2U-s5e$B(6{9tSEeyV&)l-052l*K*LCh~QS8$rdJyc^<%18Qku& zIC;$6`vgjTG0Kq7DA?elGR?zEWr8HZt&!e`-y9a_CWGA=D-xt1;O3;U@LR$BJb=~G zRMdMlgTDo=lga?Q7<>`1UMfWSvKd^>;_nCD3K;w)i+>5N@dkrWvG5N7-ofDGEPMv? zD`fBy<}V?=QU)IctdpEb?|W8{{eU&n9>7ipzt8;pgI>oNTpFnV`vTSDHqtF%`0WU% zmX;yj5e64BcobU0&EQQeokZk&hQaxORnh^ZyAS19i`89?^ans!;2To)vcL&1d9d1- zwak-HKic>L+;3(rhWkF_Lb!KiEr2`P=zx1?mL2XX#%J(5-S{Lh`?4PQ3=tmn3>9X3 zh6%GgBZV|iwD3DmjF5^jjm8-W(~>pKGfqhIOc17ccG}i+^YQJ&`1b4ZkN-8TEtmd7 zCke5h2ZU(ESt5+_JSdFvBncxunS#|bT^Qy`7KV6c2xd=;ARxrQg@O3}LFn&E6(T%O z3Vl3J3B5ee3Spk-1f$0xboa~`LOjn4!Jfr}!LwA*d0r4So-9G-Stf9vN&CoGaq@xUC`qAo`;h7Z+dt#NrES>!qH?%Sx`dZA~xrE`QUEgZP38Nb!KRnH= zrIlFw@yP=fyw(jZgO_|P1;aSPJ^?>i^=`H}U+o9!7ORMMr%EybCcXWVV8NQh70!wh z^b6pw2++zOp?eU&I;-UF&67oLv{GZj2=M760;GhpR)I;ju&524)roa3o%9Cy-#H5! zDQZw9H~2MDtQOqR%mDl|gKt3K6~uJs4ev_G2-#+Cq+FwEJZ0C|nqa?(e0b?qh4bh{ z8)TCg{^);Sc*_B9$QCj3owpUIpf9|tWS0tJ(3Tydq3EjOIuNoobZhsmmGbqL890?P zVAsGBTH)>{g=2*Zt74YI+IIONUntJVb;s+ZUBjrPT}^s1qJp=C6l=siwV^v^lz#{< zW{YGkr}Ji&@~6#%n_W$VOQ0lM2(F_W`=p03{&TD;!AJ>@jk&TwNzSeo9wm^ZtWk;AH$Q)ahPw%g(Di~mz* z!>%df2E`<}l=Ey|GI|`|nnrtoJ{gx6+MWHDYGM>w^wG)C1nHqX+E2OSbzp~0zmslO z>ZH*$zVn8P9+p0}Ik?BT`9=Y^GBpS5lsTz6Y@Jf|rut2vtZgxrL;I;UlnmHKD_jFh zV9^NsGeJA)m1}w-7gi3NLkcOMh&&6{?Aqnh=6#A)_o?zn{*2t%?$gjB2r7{U`iC*!Js@L6DSA+eX<)@XOZ6htG zm1DLT{JL%9EolvFGH`3imQa6T_It|Th4++GwzP(4meHM@qgn4^7d&6dkGqH%`FOJ{ zpT$jU&}3D~M={d7RECOPmR;9@!T#AXZ(N<3G%+P#1&$2U#7x0EvgDeDo8zy)h`WYS zQVrduDYlW6a}D;&If>^sD04VJ{1*kci~&E&(Fp^cbg?xm`67DBG4HeTMf913`lYjq zGxg%@*nJLL1l<%jl%A}qfj;?DR2cf?3Ov-5rzE2vtr!c*FXqX4^8n{CnC2pzFxPXa z@wIh5FCA(uSQm4tF-m`_A!^LI@1sUl{~9&2`s=9S*pb_~oR6Az$%2r(*7ZGisBy=- zftM2M`-Wln8|Tx$g6_$w()9m+YCU%eedQ9?7xC&TNB!oX@S|A6zB$xbvQCBH_tpul zTrr*Hpb{lxq@(xEHzoGOYpvg6B{7sj4VedxILAh=^-41R2Ws(0Mg_oIk9ohjy+8Q_ zC50op_%YSDKTsaxh+fZNTv##IoY^nixbWNTYx2t&+w9}XHgz8MIj=1g7HXo^(km^N zOoZD{blXyOm%Q--x#v>snPL-CRN5=ap9B zq@v)Hg!9;8KB+X&?X;164R3z(B|UEK(Y;&fkKmLv#wi~8GoP`6vs;|HYRIjEs+?ML zmcV=P%bD}W=dH@y2B2zx8G*EP)3T1bo9XmIciyg5wqS1mVO?oz* zw;0P4>VJuC_2_Vi&5m1)8MbY>(a7Un!vr%h=!qG^MWw(NZ0_$$YnZd_N!LZ};`75! znFqO^bkU0HuioW#hH}!@KUGf0BsI8aCrN|U`{4GsoZxfgMhS5QZ{D?n{(a_eS0Jo8 zt=@-I>%a`5(C4!GkyvkO;2ahyL>;M#3?Zy6KdA*dNf|Ou7SI2`J;WBg5>2^OyPiysaG*=g_ zo1+ZN!m4Z-!lX=u9FX_zk#yjU1q-Q_A4)QLW=31h57|DG<6C+OZZEAN4bYR{?~=kj zA7QVX-u(S&{`YtjkGN!mV#J;2W``E@uuA$vdj#6PW_d`l#ba>_$s`9H^Y(1aDp!jU z?5)23f}r{UYwBz&344mtHph*Im=&hTP)lYxG zE;nFRHMF>UG2Q9+K^LPin(B}eZU}|qJWr$L{4Y1#Fpu%lw{6#dJobs2D?g{ve zwlLbM|ImYTXBJWa;Ws%SKFyB{PWpBkA3I?5ZR{FT%|2p#Ki#pT%~eeZ$>YwTJc~cy z$en(S=csH?!(G=c@1FV?I_vX2+vleGJjLqsGvfI7GDA=skC&v&2SHohHZalnA*5JE zAr%&~aO%r$kGVW375iSg%{L-At;u8_0Bve@Q~c4$F4!UF2w-1q@>KLq#R(-?g-{o2 z3blp3ldaC)*wca?(Dtl~aJIW?62nr|pv82bwPK``x9qjAS3bsVQ>y7Zox7J6#ysvY zzMfC;TqXY3gy(Tr@qe{v9#@9?QXLBMpAOhx7tXq*+JO3Gv-&t$eR{F_j6;3Kp+0?C zeV)A>n+i?gMXJvtGu6z7vWLTOR?U5>THHzLz>fl65B#*6D8wjaF&48JR`@jIgh_nO zuuh*Bn2!ZMzrZJ|#+(|=(pt*!gMq&W{NNgH8|4{nT5662?k{-Xvj1H)1Fs}UFq%2q z6Dn|HA7lRk=mHvWGwtgN;&J&E?7`#uKWOtEzNY@5(_EhW2LIZAd0fB9JZ=j9H{d@P z|K<4q82^8Z$m71jzZ-OuKtEbfzH=U;U9QG_K`S1|<>~A^#BYT;-Wg^b3-cpnfGq5b zzk0wR9G9)^qyi`HcFjiLAes?B*%$?8qPBKWAOUw`AMWHG3R7xMh2OuJU%o5(F27S| z5q{P1d%0$6r;pZTGbaKc4}4}#LKl3g`2paM0RL>wq%QbV=KF!)5BwuFM1M+Qd@8q9 zE$Ny$>x=-d)EvWb>w$Y9fIDR#!*JMxv5sXpH{yh-_yK) zzSc~uqiGFNdbc5(p{fONEi(+qO5TE8`_y!!DL;Kf20tWdXqwb3Wc`9PX}CcRedANx z3A;M|WV$9}N`_lGVw}3*)V!qm8=iM7Huql~Uo6l)p9uGAms{DFaA1gAaVN~c@2Lbk ze$OP>hNMYh2Ar#$=~fExeU+dZs)Nr3qg(MnYHv<=E0XQJ#jUuI!W#%th;OUgt?Uro z%3E-k;wyuDf0kRRPH;mjbt_lkz5)05b~oPtc0(?swOiUHr*oScv05>zX>R#~?YJ4S zyBxvb;|z`ftkK)bEqFKmI5aofWz%36uS^vITsPo8gbcc0#SMi_^oSL>NZ?ALGwpu_ zI;_e7XeUC%t0{!@kqE$B;2S^tf`SLL0BvGvD$r?I0iICnT*{THcCr_n34e zJ-eLVPW~tEe9Xymdk;yck*c-)6nsC18!2M$qjA2=Q|D?>4Npm0`W^F}62(gmZCj@9V(rSCQP&7`qK?H7ewh3!Fwzt0UW8plF7Gyj}s$ ziEwERYnSIDToJ-80WMxmaqDAW0qz~(9Kfy65Uwe9iN_@@$aH(>N(XQ@H=$mgG!LQj z5o#tv8ClFJET8WA6qvEV9ATxs9s2;{%|pDA zz~!r?a<1-sHCD)CxW@07bB$41Sfz`>N}Ot#sHrpREzYl%{PmX?;zTZ&z`MOYq%&xH z;1~~3>Ezhn9?kgUi9bQl&4>M;cKH^Ct&S5 zDtWHM`y-u#m2%?`hvEc0ofGrPs{^ z$r_PLd^6VQ8HQebW*qwXI77)4(XANb?#Jqk4|aV8dj!JVLJdZHrdax?xWFS8XP8rC zKZ$;x))0)Eu9I=Lx}0m=l;z17g*v_>+cRtxDy+NJ$6o(2q23$&-H)WVkUbm@YZIs1 z;~_ELfw^`%%}1P@!^T^@4xPI~Pv>O1nJ+IqsT>oYOy8C6zn_tfllL=OzdNj00w)Ra zq5||HfB*RKh_R9{S931K9ZqMqrNbK`HRAnJXki-A;?2Oyj@!k-7J?=*Vc1b`c->HY zzH-fR3^V9PT484E)bAt2G4oNcrVcXFGRN}0%WIeKU9nZU7K;}TqJCJhqpEg=53;e< z*3DvGk+H(O{Q5F2P9x_l|B59&W4JLNR{o~cTW99e>FfIXL^apIx6;cMZECN z@mTM0tFcyM-}92)VaDwvtx)}vN~nIt0uFIy?Nh#2t2~0R8~=PPAESykMEz334daJH zU#z#z%2)0~$!%GGlUv$V&_*{X$Cv$0exM~^x#ZAbwzH;KQ@QQ@R$iLhdLZ$X!fEcm zO!y%wLl|Bw^=m$mXt&>Y+2ofEQ%%Wyu_@J@qQ;3gRbV#!u1TpFl!{%~WwiG|I}c_t z5~r^8CRnI%AsSqbjlvFZv65)4meX3#U{wAY@7(`Q_B0Fdy^cPC(=}+dO8Hxo?eUTr zhck?N+|%B@l;^fMc&;rIawe9-Ph)v}_jaBOIiTiN0j9S68FQpcj40=vD%drjT!D72 zdU+9@Ck;t`^#ExA*ah!AQOP;=$p$9BtH^c4yS3ksx3)*Tq)*VitnFq z#`3)p=0}{ui|75fr8sHi5q3JsYObELaAA2Nc5x$dZWZ>Uyy*=VXF5)fR^z@odSH4f zPEc0LFZhH-^uNe=hbMmuoYbq7?N!Fg&z>&;Pg;${lYV(EUZ}*m5dX^ZYv8qb^Jm__ z%Lx|Z#gVp|@SWl-P3Npjaqe^`{M<5WVuCGSG2t`gv)~(oZz#TD_=ejo%ZwJsGFYFq z^@!S0p98D@fKRm*9v;@pA~!O!t&Z>g82TjU%Zdk z5r3Fd%mKcc+yee^jAC3fC}nVfYuXj!8q;Mu>uSaxU$ytC2HZa=@5i_(BDEj5s9$Qo zySV5W$_iBFP@zj!Z5`N{};H;ci1D~^Gdt0fU}N*PXv5! z-<}8Dl6KF62-y6Y2h1Z%mu{46Vb8*fy@Eka z*A`DHF9T=x@Rm8REw1+Fc_CTMGh-yz!P??(pB0*RyL^oCWfp4Q>v&e>me~dDtn(zy z01ab%ldS$5ZGeDaM;^Ja!%qBwC+$*T3bWeTsB!=5i*tGktd;vHy(Kl9ZGbe3SXt`Ha#!z4A&thj^~nL)`%y_N>*rG+hCZ`67<_GNr>cP6I=&U#n< zk_8>)^*pW-|A!CpoCLnu_9}D^wBZ5p#A^p|voITdWk1HvoIGw@0s0C2SK@y+{@>o1 z$6dsij;|kZqc`Pon-BBce=nf15VwFH)rc>Z88q)a0y>#^QNB7DmirI^qbxF({DmzxbjE@F!jtoQI&)=Mjg;w zE;^7#O7?6;^D|4Q_3m^wbx9}WH`7VH*(`Cyz6g zL8tyGkNY=pt(fbHzp@Sw5?_Dq|6%XVggq=KZiwUZBrYQab)q;UiZf3q z4Y@ZP{eDl~+ns<6zQ6bRyr1`v*Fbfx_uQ&;YdLl5oKu5wJMTTJZE4|F-RZQpyAc}y zNm|uQoQjt;U#jp~l7Qzz>JtybkV_c>>Bt--ob z3ZM3=G*T;y)g4tzicU%SBeXAxx;-IIJ4S2Ots6O5Zvv=( zEKqNY%8cr>e)ou9cI)b3eU)Bs=8v_MIxyh>>m-mI}s ztJ7p^(qo)m-qYAulu_!5MPqQE7#!)%20?RHXAOmB;Zg5 z!eYX?%yu)4fuWnXqy;tIzd0!3`FbnPLYBIze>Fk_Lcm&LsAcujB4wG?aP*R4;Btfu zDYfAo@^fvUN#Ti6#^;J0z+=#&E^MUJl>(i#Va^?M&D=^tsAu|D z&~Kfj9oGu$YBIh__DloGtRU-8`j-n&i2vv?XR-K_#&90{x}ylOyhb)^iZv1zwx&RL z)bA4}r?&l1@*mQEYMO#I(#oT0yruC7)0$6+M?0Wv zrDgGR!CBtmW}^t!NDk}S0IZiiJ8D0dW^Z)iT+YpoNSexH-ZdWGg~!#=>ySSAxeE1# z^@5P}vHLl<|9#C^+1+da-nPkuGD{cKQal3j`zbzIFc!IEidc)esH$+$vIVt*N$uX? ze%q~Hr!raAk<=e)qz5UsfmQ*0Wt`9aQ;&IIT0YX0t$We_W@VbvjqJ-p5{QRhLG zWOq3gcJ*^XVpCAQ)V=;L&XT1YEaJG;d%xyI+Hbs>iB8DZ62Tc`3U zbe6s?q-RJ&RMm*5N?41t?_K-XS^StN2*_s2mWUWZ- zxfyT;z#a6Z3c9opWrP@HsQX$8q92~VVJUv42PHjh@%yV zzu^!yfVksq(CB1qh(V7p%6@;;JNXKT3;qMd{BEsPx1Y{L$5;ns`d~+Z!c(oGo}#m( ztVJ$!ZA4}S&iFQ)cg#I0HNfJIX0jH#_Rye+(pz;{pM2s6J;G?#5^PPeMsiy)H=w`n z`J0;2+<9zh1=9u7Iz=l^xA@-C{s;=rJ+{qQjImp+3kI#ZNA4{ z@(!S>O?zPPR)ybJ&B6HHW7gpJWiw>_)n(Fd+aAcs%)dCK(FMxuIx2sDNoT=>t1W1`NoF&`97dL0%dzP77 za_OtS>rDrj72FQ%d0R{2JFpM1E1UYsMxWXGhxDV~&o0H+ro&>`QRv`9@~YEpeHN+j zUy|+S9L0U~viALswCMU^>jL!c9`TV5U0t|o@wb)fkkQ`-3FRU)){rMJJ(Ui5Re{3g zmq=DZ?uEZs&elhnNp^|S-ocuAQhZWL4>jM7biFkp%P0QOrK{^_8viZTwD2PRGU%Bz zL#Mah%k2pyc6skc2$JKMb#)P@=x@!|BGmV`OFmc!5cJTW0A=hGn*b-$6!Pt|bgIoQ zmt5)4re_pRxs;o(&!JHArR~tLx8;N-1f7AUc0d`6S}zdn{F#xLY`VG)mO2Ea0fXd#M-1@BiD(PW_%Jh`0w}y=^s|U{y z(l)nZ-*H4w+MKr(Eza8O91D5W9grj3%ye}_O-0`ro;z2l+PXVWQ>oob@20oDE{)YU zFIR61+ZvPix)jgCw=T|8RrlLUut_&HV(W9uLY|34`P=nTTVs~@-)hVsur(`x;MT>? zv(DhHx@{`YGmv7aWG!`3rdz&Y^@}jay$-hoZW+yYaQorRaGT+Fz=gw|f;$Fhfg1(+ zvs05`dmGkJd>EA}iE{tS?TTt;A<>Zf7edl8`*uUlo>p?qgXZvhl~I7irKU2*mauFP z#-2)vwG@6X#a6!Keb{?idLZ$A$Z(lF%<`Lzb4yLRRe9kCp-XKtPkRTNNi?5#0w&;9 z((F0QdPZXUWXN(%zWhFJMA6mtH+@FB28nunu`)-)jN zX9G;nL4SPFGM#tZ%9+Wf@2Q|ls)IN>m#UjH1pSyM3*)?*|LG?lf`EZGTL z!L!l3Unx9_`v%g|Q&!30KYLC24f~pdQ*8Rr9r?qwH-2`m@Htl{Q+?j-YJ%nRv#w^m zaZzyp&(9S+%OXBETaz(b4tveDiF~a5*8Ao@%+%P6=nMjWA87sr6F_ct-L zlWlJ)9GxDY!AxCZCe|Bf==Q$E$8kZYu5PetVvDA=TbpRD^ZqDeY>ERfN7s=*?6R(Q zh$#**eWJZH-uhx5Za9zH$wGein1SnHU@!eQF%ecTj^G<&6};nJDGwuPn{<;N_S?5Yg2<>z?)H{k(pncl z3(|nnPlE%guj918)@*&`1f}+P-||Y|%X|D@xsGn}J81sOU*Uefe=k7$JO{NdI+-ek zU7EkQ(h6(m5;LGOA+eDJiJ2tuWiqfY*Js~#mh7S!(Vw=1!+BfN_)HCCe8y)6RSMh2 zVaKk*@3?gJws9P@Iy^J2X>36D!fiN3{7BDwpBvxr5iP~zz}0;fBye#syeTMhRh+@y`*4MeM0>rfTD8}XWxn;79D7hwn7a=1@1F3!Q3 zu~&w@UffU7DCzqr^3#|9_QrVV#9yCia>h8f;_DdqgJ&WLdzn%1dA>Qa#o}D74TlV( zdEuO)q&@a7I5Nj^{{K0+IV`@t2|6Ns>4^(s0{Fb&H&GeVAU`ht7N_{Ll` zQ~7t94jq{Xn-Z3h>?!u`kCN2s5R=)2ou$bbJ=2gb5Y@gJ9Mo_(;Z!TA0^pZ?e4RqqDXS^k)BBfeeV;Gn*h^LskWQmyM zKI8TASISuHu`>4HOJ(fhdz%>H=(b&DEadev_K!c6v8N7{v2R{1WAE=TW9jgpdbNx_ zin3eaXr43Iejyr^lUvaLu-ZbYBQYZG@vvHrEh@k-vnc$sZk%nx-heH+f6*XGx2;2ONyYMA{+ac4p zr`=P*UD}0j8P-;I-Uiz3r1ZcnpLo#c26a18FxS$F_@8-fxuijcf49ovB81PkYK+0vQ?bIFYbBk`NAx6lDU2O>=5CA|x<_D9ZE&?3wE6zF;A)K_ z$m9CD5-Ic3!&`!@Z%+?txgF((dP3sWR_*Cq(}Syp3mXI~zq3tk4BiX=9^UeFTe8!N zvHK;)t{VJ`)7T*_R}Ed>V%w4y0qXF{1OYnJAx*0I;HKc}8R;54e{Y+vPHj48>n*(n z65-H?hAwq5Zu_D#bK3NE=bReoP;0L$8Qt_8>{3h`_*~jRlpf1VPiUjI#Pe``TRg&} zc-V+H4aD;-&NT0|Sl)$Nqu*{{04*rE=izq2?O9MJU0k5Iejz^66O(C%L{>Z-sz`Ij z$T|(+DRe`2Iv(e__$muwtMf8h8PahpIHfwq9)WAeyzv6&likl&ux^C)f8E4<@N+-g z#Qumh9pZb=Y+|p&oj<5%>wYL>r6~X1`9kgw!3R1zG(^LOC1nD`PIW zMTgYvrD-Z={^ut42*PUUhGGw>%sd|idT<(ShETrD@1=U3YN!6{XoT$RD4~*gxXBq4 zah3wxGdSb7+3w?KwdRaOe!imi#N#Axm+f|}A>;WPQjGawE+i^x#M6lwNdU(26=ETB zZf+WVMb30Ox$?|L&Ui&0?|GaUFxY*X2cDFPr@0MrI4@w^ndi&yMn03c4by36LCUAy z6^cwM_`V7i;Fn767WZ`!p6HxcZ#@RxTp3Rf2A8uN;c~*t*+RH82>;Npob|vT8d1*T zbmeS@ww!$h*8?{=q@4W&`FX(Q&41uFq@XKmgjBIMy<3dyhzDM2_3VUAA(DtWCjP#j z$`M?;(+L*#zhtl(NqkH#PP9_=k*Nt$My~>F?W6wTPdkOa-(_04nh%Zer z306a`5q1(&!IyqnG+J%2M4!MIdx=(zt3)Y8t4gX7#YB(ld;^*c$hI01i=yEo2 zwu(I-=%>;8W8$~`44rv?z?pG0uxG<5Ix|+;UUTNy&e@hbH3pMiW2#yoZ_S78pFzwg z2IHJnZ)<4#5NFCRysgW-8265(dfq{NDdJ?ijpD}*SOJ$u{_q^mJ@_h`dBGn*IRz8E)>)9M!HNol50Py<=fd-!N!p4&LYCm}!U zA0MghLBeF?0*rz;k@slR{60AvVT$oq~ZsutQq{%X|4Ti~FPL_FS+}_e;Ht>}i)FHiN zB=8~2#HO}~qLw5n%RCQuFW{6OrA^_IvdnX5H{)q$!&KuaUMi#e2*xVacm!|-TeZG5 zJU-bF%j3nq6ds>~vn0x2=94La^8wk6k76-K@%`!BQy+MIcsctM`YH8;YWQ=I-w0nA zR?h0;%h{zH%ULVRt%JW3We1OeLww=La@OBe&h9prvq#}i0X+`s81J2s^IuSleQt7) zEeI!4K^a=iJUY)8UkNQb&&yxwt+$-mn^Mkd;a-IEpNSoV)CbLxG;X8N^Gxk*RGdvP zz)Bcwi4D!b%mkSzNXd27q_sebWe8|!k^&x_J_IfGO96L@4&RQt0m|2ohwS|uun53B z8J$EMJ%UsHH((KfX2OJS!pt!-ug5R7!s<^Tf@K!1QcgD~N17j^+|aD^A!2^$At zH);pROHDUqe30@dWuJ9SdQs<9c(g=-RO6-O6f51D zZIT+Ig11%7(O7Gw0lPLl@!k{r_C3(NZY>-0KvU9fK^NX)?h0+o-BMEJP)Vr#W)9AZ z64#}*f4VMhe&hE;r$_^8U|U)muweJ>Ide?2V?KHJf=(9%Ds=9P-N4yIzenq)EVa4AV+!B1j%FL3gC8AY`(8CuJRZ0EE zc+U)Y_Ja#SDz;_dv!NHln6QQTU15n^_XR_fSJ%KiXFE+#;G`l1T) z(EXj*Zycm1A#2-BRz~JOUK6}k1q?>J2RNU%e&W(tKat+Sor*ELD(7r?^1UY)G_POF z#x7_AB<?+x9zuNOz_fg|;GadgW2a~!?l{eOa^;Agk)Qz@8oUHkVypOv*-vys28CXHyFZ7%!rRM}GJ!k7a^@R@v!bekw2_o(2Gi818!Re;o zshuA1xx(Z2VXGJfFo!{PF9Gbcw zd8cs8&gB)Xb%dsWsy(^^G0NEwOU;7W9gVzVb?XR0m3o#v5q%#$2i?XGD1G&a)L5Kj zgMP$X;80FY%0T_xY(3)rrp*kAzhvA>(_MVlHOhv1MZMw{T9cV7HK|QS<5^Q?Y zJ5k@Rk4@UT?^JA5bk+uXLMgMMx6G-iZ#M+Wl*wgO7v2WR+!Xp z{DmeKN9FFU9V7Tl^vBHZ1D(g>qj;HrH$~tKO$8gV{fJ_K{E?c=A9aauD6{`&zCzMz z7>(sEvp~1QC8mMihfi}H?f|vW_`Y&%pSh|JL;JtdC%y!pZSUB=yn)8HzYoXv>BAqQ z509lj{M36-{qOp4Gw$NJvJW@4{_py5p=5fB_u=xN_u*^f;`B9fvF?iT%yBVS_s8d~ z8oHs_rp65`;VlCtA#7t>Xyc8w10~f@hvo>MY{VVVbVKmdX`ZH6(}KH#q9e|{dqEX4 z%NpDj(x$r*3?8zr)fuagwhzrfFJ9c5ikqu%wjL6_JxlM#YPadJgX(R%of_N<6tpcI zXYMaRo*4ICy#_nYzTg^mV#Gn!HtkN7;d!yhQz5SgHqhCLDF@>+8>L6?0j&n=g{YW# z>tmorpy!N!cXQJSZr>o9&1#>yFcs8@Pu$$I=2)zfn%X|I{|@XjaaTu={#dj>we6<< z)!<_J#8o|~z^f%&nvZd+1ZQ-Y-Ac+1BX;rVySIbJmCIBc!+FXa-z_Kpm7!wknJOmS z5Blxia&~YrXj}Me5x;Q}XcoAq;2xZ-0<9X=rwu{ajWa-k&L}tpVM?8XAiETTv=_Tm z>vVy%B%>B-zwf@~#ELu0*;Kfv;O4;H4L1hvO8n41ouCtb9^pH6KYl1j;P@%(?!^zK zCUN}abob(iQpxg_Ph8x6s&24S8%ot0NuFSScM&i`5`aXvfzQ%yR^p&_5x;=?CIT0= zcY&6LUkCs5dk}`d7yf=ltIdIEp~pQ(cvH z{Q_x8#xSI905usJNK+eiNL$;5@AN=9+X5H#Am~N-O>pbr_QI`zn{qI;&wFd|-YAaq z`@5)3HP{;4`Oo@qcW<(~6ePYsW2m3~vzQ^e!d z_|k+Y!)1C$gJB2WNb#YUZ#i)v>bVYXD%BUx0CzRr_p!3SJ}SifUM1v3r=1yxjd-1t_`X*W6J%j|{~QZKu$seNnY- z>pq8-EDHO?|LMW(#;Fx~UG~>%yY=1ZKUJ6|wL9&JQx`PqO*Pxng0{%Dx~cj3wBXt6 zXBSiqX+G7;u2HKYKdV(gUaQx5t*ADr6>4*2sA?P4sJA|^T)RG-%X_i(q>LpsVd=>l zY51-Q0W1x^29|Wd(#P$gplU)dyd%)+aM*jY{VPzly*L7HfFt$J&vL%l*87`7YHyD{w69++&Dq-4(Q2&e537F+ z4GlM`yR=nU)7J>e>K}DFU2BN?0GvvA9Bq)KEfR zDwc_`%Bo6d&Q5VcJ*%fUjjMUsFB+`T&Mq-6Fsh!zewy~sI{k6T+tZ#Bd{m=Q8IF-2 zn#s08lMg#&n@x8XGc|018?3<@8dE1$ESdZ9sj`3lYHK+=jrX_0r*}0tqic_f%dw9? zhjR-`*@Y2n>nW;jvF)<4)=HJy8kM{)&4PQ0J7LWa+OlT4TY_W<>70Xfk-!JSmw?3~ z&!3?U65)CBjKh@-&H^)>!6~rK73?v8RmD>Tq#WnRto{Df@f$NE!asxk7qM zjg(h=S_*?bgTX0@@?1Pa`{kqJ&>o@XjCjBA8{DMG#&k5{t}ox`u(}pq8%pO+o~Ju- zMhos*r&s}mzCTKB}lep6IVzHl6z&Y{GaRQ=i)u;fea1v|h+AyeVfw zCOy9gHfI<=DHXOQ;G~qFmqNCA9JF%ALC3^|w&tVn&Hxv#F(}wG|4SS6t|m9iv3Xza zvb*=o;j}OH_67T?FGu+3G@MGOeA$xA_ERg@K%QcrFsrSoWDo4>=xc{?eEuj^fX6Ku zB0O(5!yc)n3Q{-ca*|A@rSkcCwQ$ILyj|{H-F$@5xxv9dmb3H|;ETaY=w~nNmht^O z`nKsl6(ju1eP(oH5M%}7VU@O1{7XPq;E=aEAS-alyE`B&aLD_7Kvv+8_Ziq6)#6)U z7W4QBp|2Z)uL~WI+6p%GLqAW=jM1{0%L&{Ei>JP1wOwQM8G>w~=EL67i(v*$YXm68 zskrlqb`W$XF)CwpCbR>=f3?|W;_P80f6GL~Q-EdtQj#e!TMv0>;^x|$V5yj-3J$@3 z$-H9}jzu`BJ(`F02#;$&4_bvRTMWY4w+g>Om1?>>A)Rhd=oEk3;{=ZTdooTFKOPzw zp0%g-bxEeGtWnUCm1WkQeB{zuL*hp`Pe9wKeNV&9_;2h(;Ge&+iBY>#U5C8?eUN@9 z9CG9L{e$!yf2aY!Zy%&z;~}=}koUwv`i(s#-<_dDZ+1c!e^+f7ZpzTw=Ga2h=_Jd{ zB_90uWps)uT=Lj8DpSPgit&wF zeDfjcW@szVTi7W=3EVo^Gvh1L_Zk3wuMIv5MIrPALh;r}@bRDKp?(NG!$aW+{T|lz z!|-){;ttZy#O)79#o%K_=mWdzD%gy6;6}TVedR4@?_UCcZrDcFU$v3TX3Vpb1j8b< z`zK|$`!vS>B8>fIkhIYoGBQ#n{r!i%?|X&O)N5Mou(?|VtHWlqbvA!v24?n$@%7Vq zEFG~D#Afo?JjC)4o55pq5zA?cx896cj~L7KzaE7CSAX8yCTC2}?12s^&JXN&ptnth ztS8q*+YY@2q}uFr`Kj213~=N6^5+gUV8{z1C z42lY3_73bvVmGo=cy2|ZiY@xrCPv?j=7dJ@lyz8*Ms}K9mb!=*lj}}t5;&!hZt4^! zVKt6BhucKFXZ5b5;sAdBPUF7cQH*N!h0P?H?DrrEbXO?vi3rW=)b?dN_$BjJ8jt^?yU{r&7Gm46NHoGJ)Tp5Fd|_ z=BRit*Vjim$SJjOy^w9S8H@6;;+V#A~qhg@jw0)u;_iG%2zJCq0qP9=mARVw(E#DxO;dglM zA9AOgV9_8k3cuNju=`+VoU5Td;M|yu)5~+sx=FaL`gvueWgz;HlaJC^;3}fe4(b9rnHi33(4}^&R%^ z6Y0*VqvC#PE_6jau=b@U9&swl91ez5xSGpbe}+C(4@bPwSn$S|B?nvS)}%(sV`B+P zjr8vKTi08Sc=x-l>t~0yMum>(e4=v!Amc_2^!}R~596tYs6kAI1*NlFQy_QW%q=uJ zYt0BB#<^x{?YueKuP8=T^sVB0D{I-!>*tVu2dTnYNWD#5gi;|WH4CLwRNJ|Sy^{~i zWf#aPxI@ZcXWUn5>}S>CuCiuvn6F`9ys0{^ObXSMNo$intVakI-Pfv8P7LcGgfVgh zFEzpj8`?0J@nsFiILmk ze;QLJ{ca-JE~o_btrPnrv;}?iec*5$-cxi?K%J)ZcQsv}2C3w54J5Bn!@pimL99_7 z%wum~o{U%%?q+TlYcE&SCZ$8Se0ekMKA6+ZxpMdo^pToee=liXIyRjdNe_>n*?)O7 zox5mAbm(1Wdz#s;$_EBVN%fe4JhXYZ<5kukiM6vMJoxPHLFKj6=RuZ3$yxDD>la5UoMYhe?9BINBy)`?58meN=)dotWDZ0_%d-NmFB zccnB*ui7c-W89<>HWAVX4a-tXs&`+)T*3v4z46XkRa6<5NJLe}R)A@LeF0 zI}$gqR4tEoF;4_61CG3t0Vh-MfCWx*O~>x#1D#d4h4M4l+#F~NYWY<9NxwTSrs-|z zrv;=>69&3y$6SOa4n*inu>^8d&kq_3csrc`5dQ+|4;%$Z1f-l06vx*B*o}u)1Ws8R zoT1iLxcB}|Z`38XmBDJ>XlHKivE}bcp2}!f$FlFlyE>q=lqe*>hu>2zsqN?Wbz%!{ zAB(S}Jx(ItdA7Tug=U%a#zU|lPo>|J&hL_+FgcGq-b395=u>zqN82_@J?3xoAj_nN zyn2%(ZyTiLFnd8-F509T|B5srF{mlpBSgm5LlgMUuB>CrJ77QZJF!1%ao)UNYO(Cu zr@2_<7#7-PKeulh@=rTE#G9lp*DKO8bqJ*6HKs26v}IAr)3OB9$goYYq%hqZdtvtm4M<@5oI zYv3M%bHkOvRlseAtAyL091I#c)|g^F2>s7v_=ev>Cm!dOnqF*=><-6`rUu|WrhAjL zD|gq`!kzfME|9;bF$yO3jH7mT!CIVta~cH8uE${dH<_D!C3{_ zjdPIVFxf9S9kv9Q!=A9Ys%-h@b7jkyRb{=l>|EA`WhO_$a))F2a!2-S%d4_4EI*f> zkY~zSp6AGUEstavm%FNRUUQwxiNr2wy2-J0jj3uW=^R8u@8#T58i!As^{`LGz#9n7 z487{kwBQUizU6jMgnrBW#1+84{}~l?9)WGXqc|%~SE0=4dJ03({$Q*%xaH&MNzV78 z-(9fMDNKCSrc2(QcB#pOcaZM;cc~;xK%+L&ce;dOZHW>G6)j=)|d9buI z#_ERt)E7P)Bdoq+IPOw0(ml!%>G)3VHw!@dpDD9u5vHp1kF=vOe`tETju z@KaO2mJR7?yj~x5y|u4g(v8$x-FW6?*GrOC^IvEM!L9Fl6mLw?5N;@bxa(oO(@7Qr zc>FJ2s}Wxoh`-WRig-aF{>QErc)ln|hPDH(D3hWEs$U-7bpZ7fCPz%b%`w`GO)naq znAMvhW0;GUHw0PRBC{y|XqV0iOax`|+*Mt6Zj5cdgk)@{4N2SRvPU>UV2^^>~h3n_BSz)ij_+l zlV%#rrOcpAo;$TG8?jr1=J8lk*IYn;AkfmWUGGY^Ac5cbQZ8i&%~CKpysKd!Y~ia} zh-|rd(ByLI2JOwr9mRXW@UAJSQM6Vtrt$cYt_85~8lz2ugcG$VqRWi@Sgn@F#7>4f z4A+k1b?|hS!`idn`nC8<$9Abdz91VrziAXO8{8EKJ*!bl&tqK%#Ej@E^I>1rfIfc| zef2){+iv(L;bLQg*mpMuvBAi@4e8IoB_mvoynEsPg}eg9Z3uhex)2XTJd651{9EB7 z0mB0S@5rA7XM%eY`SD2akMNIhxyX-0+ndEhou)oD{7a`^si6va)zA*yBaPI=Qg4UN zT}pcbdKkQiPktI{3Ht{t_}$t$08ciC%46us&Pc>Q43%+L))|i2$DwlXyRS18@DjE0 z9Fuq89pzGz7PQ4g0e4cf`Z=iIX|!u2>ih`mNppgKK9~ncuyv!Q*&wac2O4CoR)?FA zn#Bp7!N@W5oJr8o9;c<5MT<6n26$@$YcqVlr^Bo;|6*=Yoj4hNMX$xJT;@;V*VIB= zIWa6_8}!aY@vG&(p-my_s+N#+28XAL4~n?oo8~M&Z#BGrv&wyRv%nw;KOOIS3-56b zmT8!;MGbZfF*wswvy zp*@Y<9|daaJFGApq=vhE;uxQS_Xnien#Jsn;h+jxxcuE8?10v!+J6frtIvs0vu#*s z?(L@r4-PsDui-kEJt|i6vWg9?Qn8)zpGN-uVQO|5ejVH~xVup%XSa$C4pp;DpK5S7 zpo+Z>_b%M~aBsrx$9H%MZo~3z(l|qCt;Wb&)W(?H=B1>28;mm`l4PnACxP2y#;z_L zbkxDN(YB?wmuz&;kFK^(9DB5AuG{&6xBM{KnW8&g^FW8i;)&CEA`eeI-!{ZlWsl%@ zy5hV(PDAJQ>2zW*JWX7xpr<>;e|DwRCBZf<-Tq}-;g`^@6T3RbS;g<|lQ*)OzpB~D ze{W)&;S=ra1g~AorI+be7T5>zEC4T8?m0N+JK--kua;zSQ?WMRhf;EWBl17~kZf8| zeWOs{cOa8b);FS1-`S9GA7yjcN}MdN%BC@xtq~bGgTs9&-QvG{sv*JG?`*gtH6E58 zhIaUQZ5_}>lliJ|1$ciiq;6#8aIJ9Pq5kw}5X-dln9rr^DU@LpZpa%ViKodMA6 zut9>IZHr3pAHWjbecK`4(PgU(HJM5xO^%XmQ&ow|bgo2eGL@2+Epd42#4KP;mIP<@ z-&i-YZoKoRH^_Dwolp32@u{K(Q72{q7ykT3u)JWf4y$;3Q8e(?62Mmq%0vY-+(pmN z1-6P(Jwmk506aVF z1JY}vJ6Z?nk9tc{E3zMX6R#I)rAVuf%NPe9T(=n2QXl}7M~ex{B|AN zHX5}Qwv9?3O&#-2oPn|M|QTm>1!P2a9FttYOe z8xof!dEX4gDl*m33nOj2Xq*a=CF2h9az~BQ{*cQFbQhC8rdB<6P`w(u zs>Cmk_N1T2N@*a zSqG{6+1+H-yF)DRl&yMqh<1*Jl++{Q>H3rtFWNS;e_MtKV|Ys+?>G;e-}1@b4H*J@$)_E=>V^d5 zTB(=BLms3@Y*u7c-MA^9WF2~N&$B#R$nBQz@Qp(~|FL8vqx#OVZ)6{$y;Sda;15OI zFkB7#25SMz$n)3pXiNJgYRkk%t!)@)CWZ+l274H)p*+XRvqy4=RQEU7$scaqxyFbS zm2ZnxM$>9ziC_vfo?B%qcG$B@s#eW!|4VVz>N4qBbChXUiLH27v2jD0^qd)1*}1;m z5z)-`1?VIJcLk1Cvjt6RRxv7w!FF#HIGEsOZZ`X6Onc{?XO%P2BVrUJ4X8ZMo-M)L zqSve|e{ojvLGPnty#9!I@$x#W-bOl5N5t04^Q_CTLyR{b^cIM? zO%LT_ZCUnz*r+$LxZQTrh|suSSTP86nJy_FzuKhn_|+s8;5Rf$h5cSQII4T3l%z7L z-yLSF3Ew%v`hnLBOZSqHx?gi?5cIF3liraACEb`AGzxpjEVgY}rV4k?56c_|-N#{> zu^F0eun4~`1vd83?vw+oCer_?+~HwS%=eytTJg1UFORPih4t!Y>p^c#J87*& z8Q7?JtdLmQan6DHpR|AM;b%!>#bKX+aY_m4eUTP#tZ>ll_E3*MB1T@Gh*jz`-v4+N z#`wMd^Ygb|18ZZ=2fgb(@(gxF?8Nyw>E(`uUT&PL!Ns^N{ z+6LS$FfV{fI{&A2lj^V~pd~=Hh-wc<+NK^YM(%j@_i&_XQM09XsvBu@M_%4#JA&_0 zjU7GJD<1VCS_HCYs8@?EiVwxfcengysniEZDQEZ;}T0GU@#Edy-Vs??l z5ZrJ;{42VDW00Xr%8sg9CXCtuTNLMTZwY+ci_6Z7b(gUd7TONeoF6p$aM}+|z^; zm@~^X*8a7r&U0c^mmZd5jhxz)#2eqBvMC4E&=Et)yGAQ-&GyC@nVchejOujAd%yQQ z&Ob^g#;g%;{$yXzSm6xa<1MEwE@CExMm9wcfXq!$!aC^=eLG?OE&-?C2fYi$YF@Ir z&$DDH4s9|tuOS<8rFWf=J?Nbw##0y^`k1xPtvE0KOFDp?TWPeVq@EY`Cu&gFBXHC& zPNOxXHzvXMtluWU0q=o!(_^Muo1&jpA?@N6nk4QG^c+1j2!8l@BYXYBjV%6i|J@TK z(c7cA%m&t6!$|b@-@&HA)f!qluAw!QYiMb3sjE>K=HyXb`j-i7T>$ny1Fr^B#L6NN4X^#8Xhw3Zp;p#$}!I#ONpKibG1=-R~V z+bA8M9KGy-H|UT*l!Y^Qe7kJWztDd8lI=lnDr>{8P1v1|``K_}Tbg~y`x~Tuh<@}X z`vdZKv{7nGEybThJP)}kf~v)5f}i+IpXZjeZBIXmJBxcE-P2Z?{<0L&C*`)br;rlW zCuMfq<476MCuJJm@DbHz;x_3c{eU_Zdh^ENg1gPUh9@N* zv>J7W7_@I^@!JSd4OO*jSX~(h>oaCpaeZ5wXdpa|MXR4~P31jcv;xHiEKTHaM?F)7KUd`T?gJ5-`&zK6wmRzD#y z*Fbs|=l?_#TN_7b20`;)zL`YNHP&c{GZ3{&!JRF%tMO|kn~WonqeV_a(~W_gR6_-B zZs`_dF3TE?Zi61T-!RZRFI+wXN}u*XLjrpsl8hR}XPies@Auw-BbX#`tK~NSzRw(F ze{d6f>3-PNh5tT$0sa>FYvJ;Lt7bh9Y+|#~E^3?9jlBTUX>PXF24@DR534X*X}2zk zKPo%=BcdIwu$o%lpk}y!&OoH(w0d4(!T}pxJCXjOtog3QWTOjU;CvgAdE!dVA*CDD;@o zkme$KvP+zVUHiMz^TN!t8b~^tGI!bJ8++)x&4y-pw>SYD2Xj;JokjGmXY(&+K#r_2 z9%PuUe6wJmUz>2Ykt|JgiDJzSL&y&MAL&o?}T? zzTL6JRj{-WKdw^t>))>!_!R@cV&GQ{{EC5JG4Lw}e#OAA82A+fzhdB54E&0LUor6i z0}N#6*t7HP1xrc`S+PC8q%>=7wyT8oNi8XIEh$>LB&Wch#qOM)K7aO{dsr?KvsV`u zXR`&C+brp`D6J%WNnv4DVL{$n3g#9St}JD9?_7|spG^hzw-sjR=m|((PIjnVBHJPR ztL%9!uHbPup{)9xQE6Y3sRVcDkFtIn7M8RCUtH4oOoL5rh zRC4m|Yl>DEQzSpfUQ$%JItNvgp%t&8;w5-T9G=O^18UaNE9EDXa{aFzN0s3}thl7a zRg&+RluKn+mSio>v*(uh>z0%Y!Q^W^RFs`lT5K=K%}L6Yi{im#^UB1PNpiGgW!9>k zf^3&kEqkuNf`vKxGvdriYp&-w%KQi`&B-q+T)MO*r}T;jE6wF~Uy4d_^cC6B+p<>U z+fqEcurx8zo=f<57H6$aGWUK3S7|A5VU~ept+C4h6ioP`P0Gz$J<DrOx7<66cb*>?QKYmOD#MadB_IVD?-y zqyE(=DQk81$|8T|3kqE&IeDv4bGcWIi_4b(GeVZXRFR#Km-4?x-c`LS(CbitKAOOG zv}b4IYon>?CnZaqYfDOV&`MVc?=21*2}One&X-kaFV5!uTj{2~3CS`*%p+M&fAK2^ zldGgqZZfk|f00Ks(CzQzQ~?>o^lFFGRaBg_ih_ALybu1Y7xYQLq9^o8pOlNvFTaZQ zg+t{7Iaic-{>Sox92(;sJu=FQa*ADre1a&+LU%97PBF(hiYH+L@q=N^+KzGezN-?VW zXfLvx{WGK4KQEfI_^e1h%>T;X$N!H)@-R%nkn3$K=B+HCU{bC!hwv%EzDgc1%24i| zM*588-b7^}_a-n_oRdp^fp-~4U@-fKl04La8Q$AbwnUzo{?8f{csP;2=l|?sO!EFO ziO(mu7HQe8+@-F(($cl^m+L#DFU`rPMTtIW;LS=8xa!rcC|jPtlduTn`@b1Il~Yu( zGG7@;wDk3^YsG6ExHq;y&g&hdfwKNyk?8LgiE^(f?fYEc;Y%wa&6~;y&MnGTfTN4` zz7{Ki+;)3zR$#?KMN6>uu0;>d$thCSj4Kmmlv9)XlvJjeD-(OCnQRBO#yoKib;IN& zKl+spC$B+;NCkrB)k=9u@tPtUT}Tcr28i;mMJwH;+`u?51&KsUGz}+AgY-yAR+8CO zFp&nh|AipaminhK!jgY#D=u=_1Ivm+vhp;{>FJ_+FC7 z8%g2BKH(%KELRyzNkMkvbe zbizLCRo_XnPx4B1Jb#sovT58ZkILW3|A~~C((^EkP>QB<|4M{Gi$1)BYLuOmS8A85 z!VC4Kz#R_kB2alV&C{!01=)qGOCI*)F7GPJadqM9JnTbU7@BJCBd`h;+gArZ zl>FTS^OT?Byn3edrz=(ZS^2($UG8-OiWg(McTuP52pz_cFq+R~BqAFlZR z_ZFkuAt{puSLU$r=&dX=uZW|Km%~q=Kf)FLQCsPc+DL!YX8I%C_5GtZ&>!KJ{`CBp zv3sde_)F!#jNPCBbSv?D{Vz~_KYTRo%0Hz7fqbO`!TyRV6$rr7%a4CSNTa`0{>#J@ zZxQ+#bMs#&&QRikmdfdbS^5)aG|1%@4D^Hj)*RH@9e*7q(;0x-c@*l52@B0|9fH>o?%KPLBAWq$Y{!-~joY8p;`B=y>Z1^}T zTAj}~qr~INU%7^J+)7qw%S)_}`r1Qv-_LGukgwJO|MwD~!@arYb zS%ChMLzrD58Dw^0@#lMFMB=jhaN}f_T8cSoLSmx+UKdzZIVB}}OJPB2abaFwPBA!d zp;xglXi>Q;35zH=7Fpm~&~GCDO~U@%%x=Huj#;qZnVT(##qK$5-j5^<1Mo+sg?zng_b)k zcUtbXys&pw&|Q`#mYJ6MmYXaSEt4#hEmJHhmZ_E@bLY(+J=bEfS*(`1mU)&$OOhqo z@~UN#O{*c zd(T!kRexE%XYU=ap4_W?HSyJ?SLN?aJPwwaSg-_)TVk(r#*lq^K4U*TBCwC_0$W`v zciu^GsM)sbfh#RtUL^a7GNsZqCA?yfx0XS;ekw=W1FY zC%Ot&F?q+y9De#Vu{W5+p>d8M=sq5i0rvJu6bUeVCiZqqxq%7^aK(F>zwVQAS&5@? z39ZQr*NnPx>5{C{zDazw!uKPE_+_7D?g{0<$>+Z zh^okQ<*&qw4LfFwK*3}W@0g(gz*MebCzRy;Zo)*0Bdb2xN8ND8~~)v)sifG zNlx|>M{x}n$XXNjLYnas6{)8k7LSrJvDq-bTaqY!)ATq3dia4=X7&Kt7j#sP9M z>Rr4hE3eS8+*Oc^={XOkXjcgXS(14O*1=i-g_%6`jCwRwSs5;f2K$W`d={j>|9c&q zxoE(En+A=*pMK$JJ7XcXnMEqL;uj#S;1Gh<{nlR_f|{-R1qiD+gb;Oo?6o0i*l&IT z!f!Z)Q1yz#*M<P?$|4nc=+p<}=M1qi?65c;d98m|o@gl+!?2-`V?0qP6KuL;2x%AWlN2+wi|gVZnF zdu<3|><_;H;SU_bVDUcNc$fIqC%7X@l;a z+pi6QM(On-$fNWf-R*pg`SH+O2O6cGdJVqx2uTfzz%Hfkx@|A;_cj2i*&&uML4l>GdJVqx9lcJ*u}AAdrgu zOfH5cxOfRjj=P# zAe&sJYh<`AyQBo^^r8T!_?$M1HGpFgV|HILrxAysCNQVH2S!8RZ?_;YpAhA7eF*ZL z_E8v1?F(UH00PZv*M}g_X`hBM_q8F=oOXQ(@|<=ij5S;v0?ldHhak^sEmz^8w-q#} zT_1uxr~UIk;(_M0>qC&|w4bht2mhRQeF*ZL)^-&h?%?0TKc`(Ef;^{nT!n`K1U{!- zAA&rm`L4o4F9e#?t`9+;(}KdU><=;o|D1Mx2=bg37Jg-a=!HOY+VvsGbJ_qf!20&6 zUI;X&T_1uxrx~t-aA#mUet z6+cb!Qx$)v;?Ge0X^MZd;-@J7WW}GP_!AXBN%0dEpZ4O~;9Jx;aeunvPYd|tdHT(2 zzdufiCn)|H?oU?f;8=R>4NowL-YlF>-f0N>mSNsIUAFKFd6hA)T6aQNq zJX-DdiGtP!k5bG2NX0iPzESZF0iXEN+F-p}_D3lG@Lzq7m;aCO5INJAMem3IkmBE` z_;)KlAE(IY;}d>{l0H}Q`M5;-EG141Wr8;*ZCn)|H#gF&#aT+;FiI4R0aU5w>d_%yO;TU~<97pOEe?-9N<2rJL zkB{rfSf3n^4aD`l9kD(>o{`VTb7YJXk5S@713n+;k5G6juC&zE_@o^h@ zgO86__HBoX(}Rk%N4GpQur7|R8!&LxLGy4ft+FLU zN}`f-CG?!qQf&3)ve-n)f#NkwAZg)pK>oWgkU;(w6{d3o@PXx$sQndB<`w29*;o1Z zhg4K4=*Y>-yRs-yhqm%P9oY@ExQ5^+xtkI+)_zuDtM04h1a0F$*nv9$YiS#TcJ>Q~ zJukgA)OtXS=+tJaQ-_5QQ|YbAHev5r*s~6jgdJqRh%uj9f-XJT3OnYF5L4R+2(V8K zOH#+ZbK7tuvNs%e22Dlm_BK^!GORwFawOQK6Z1aB8MC#au)j41HVcl_M;#PkW4xj8 zfSB6ZQh40!Xro&jrW|A=T~^^$*fZKrw>AIM_riHCQ^P)i*Sj5XZ#hABDCnu1I_Gg) z75{|oqZHUA^ND}MohB*V;uP#qz~<@rAAGZd`CY)WU9$t?Hc10(6iM8!Sxs@Rw|{Hs zPT1<+rfGGnVLh+4Os(3MXr+5(z2cm%mfQx|k9CyFEj;c$-5L(NBCtTpS_+SO%iHzV zb}<50IDFzkUrV7^{80jvy(KJ84-DER)-pUU-l`#+|LcC-3!dL`8;lU#uCD)D<%t-f za=(cQU&CWj!RqRVR30`^{WAAd>mRz4v4N`chyFsIif|sK6j81J`WPjy|9U@pWe**e zJsxw9n?|vX>^+|7ejA=}+~FJHNmY)L)%VjI2BR(mS(Jqd6vH7hyc_-{zvzHU^N^20 znqc|toO|4{LYYk^iuJtmp)d22{r{m-eT^apDss2pAgphpBD^Wu&sD;oe#6)(c7Aq_ zef5iY?lIjByIKB28!x7gV%6h*BZLiS&V>1lC8*p4VkShuAdL#@9YY3=e2gc~vmgC6#KucnVeb@x?4v*u)zq zx4nru#}zVW6^`3QcEgKQ(gB$H4?S@awiM~xh7F_ku>`bl?Dq_Y{88lIDKFxE<@coC zhALs@<%$0nZEqf5WpVwFpPA=wxi`zb$xVWye$zI?ZYdcX>v4up?lai#Zmu^DT z0+t`&9;1rwUm(%7Z6Jm#wPKw8oTB+VD0_pB6kwX=K##>xW7w-=JE#J0gP^dY0C4iR zk5Cg(e@ZkdIYTAAAT6uy8vl7OtDv!Ob~`ZyMhK8A$QxXt#zF%=U_d>nWDM zMwM-#d0g{GCJoe7Rpn~>fnH`tpO|EeNj@|v_&Lqnet$f43mwb9KVGz+n$RcKVP5{) z`0z?h_7a)j`6uhSM|%|KFxUA#ZG4Q_aG z=A`n+zyxGsvb7&GyW?up4&S)5&8E+dve7%%Q^ly4D3EKVqe}AKRx^^6)2&t{*1c9M8n`aA-bIpp zp|t{quC3N;&Yh3Tf3kIvok!PJ-=&J6UOjcW|_DTQuL09b9tV`lYFa4Mer z_rT}8+|c)`Njx!-k5uaTh&N&!5IoG!ebmGoSe`Ir@*P)s=C~ji^Yl@5WTzi!?s4O|y#^%4q$ z%+eE5CiO2d=3DT*R;uT4i}hj~D0w13hiEg{O_tf8&6azIa$Th5f=ozo77nKemT^Ni1vh$o6d{cD;x45 ztmB0xj`D|DRw;`Uhm8zHhF5$s${O^Fvy2dCXfY6?Xs`N%(w zq7$KDP3zX#^%NbkoC}lMME+H@HPDDKdO>IFiTf;Lkm?*QoHST_UDEtw8{Fg$uXuT9UU7!n3~t4&_~%&ae#tre@;!|w)gn3s0t1o{k60Zqok@q$yl|!& z@Aj_W%GT52HpZZ82M|CAOZ#h=8)37_o`c~pE3v1AOVwlJwfq{4aaj^JY%kEYy3cxm z_rradLy1B!+eVxjFT7aBBdt9na!9QPlXG6{^T_5(Ny5h4L4LeLuR!yQrOVY}oZY!Xw~BogAg9SWq75Z>{BT&^XKWSIzfO6#P1SIY=K#lctdv_SdZ9 zFej?Qg8N6S_O>+4Ry&}HtEg(P-H#lt8~J#A(5OUbPhVS<9*x+*16%;F;Eee;m)dQqNFJ|{sD0U~>8U7O0H813VBWN8tPU=;P zj-1WyZV%VzmTlBEP-E096r*qB6@9^QS+%9>+wOLr@rHJ_g2}x_AD7nW0{COCi*w6Z zrCP#;YyhMrsTJi}wedWPg|<>-Ujf20Jkt7^nfvdodr%XwgkD(gLb9%Sx$203dZ_Ynm60@3rZDrPrG)QmD-HUlpiJ)5ASBBws0 z*oYceYdIJ$Q=K$Wkhi7S{a-_acUb;)SbosNV-ziZhqqJXh#D$u$A7$W1%A(5W4*oUnLd8jKYmq}JWEuGAM`WVJN}v`^K? zI=_{oGj8CMnoXDy8Uzk^otRFMiRsh?)D@w9q%&BLbg>x-ZsWmhLwiVPaiKG27Y+b{ zJqrSp4XaPpRV>OuUy@i&SR+`bEEIJ=LxTaa6m@~9emYllZ(ShYGPRvEi)!c27QGw| zBA`#ZW^lXctvX*j`{k0(mj=4PZf6FHLRrWmT|yPb$4L*Qxk#p!bR`tBU~CL8Q6Q0HhS!B&SQejl0bK_UR$OF&C=p`U zH&GK!S866j>Y7Cc%&1OTKg&RNx2bs(xEu2c8)_LSkV#Q>7gRB880buop-}O12R6bz z<=LQlyPfD0da|}4!1U$3owOcroyBvQZ0D$=YQl+FhG{Sn%`>_*XAY*zKq&Y6UMSNF z%p>(Jn`dFmpzvy%6MlfE-K_5|UQXI58Tw|srkUS#-2>lJ&F&A(wOE3U#HVv2;SUvpZsxNj9^Lcd}`DaoEeMpP69(#RU`; z1*8X{p8NdLklw(^(f~dduC*#Wlq*qZIuEOZ(_E&tY>X2 z)$t)@mgCRb0mDeY1#WZE-Uu&vMkk?+#p0yN;(!W(a`R0!Ov!?xYgA1$Lgw2-L_f83 z1GHEjGy3O76fR*-1nkCW3wM$uIVtJT|Wp33$ZMe&0&KT9C!t`rsB9{6O1p8;mjE^XwEXn7 zmX*+@GDPLTYPxt1KHUI!19DZ!IX~5!Nh(!)Ktw341F~G2w>@LY&lofYaY;{g9_J!J zIYdDO8q!1UfF%mk#KU4R*LARpl?=6DIua;@W*PlgVi%9aE;cyJ19sCWkY$F=LGCKf zRbyByPgjlJM^*@02_ibrqR{C57uMuaX#WSaZ=uA1e{NEvR+k7J2be9{D$fP#IVx&rY3e{m2$N*@tv&6U86w_8mQFLn@)~y2xXL6 z&0b0u_vGf)VW&<|fpMT%W6hp6%Q5{Yw&`WS9Sb(PhDydtq3nlRuypl1Fdcslh@r@8 zS%DoeM%UDcV6Z0X1}26{hBV5oGa0QjM1QfSaZN|bRh&@CRc3@~Anz|I#8$GUSB!#Y zY-oPuY;W>uYH4|D_5z_gU6@eTnFgtAZZLolR%u7XwQTI9TdQ4u%|aOhfvQvAqJ?m71=1)oG>6fooyS&EOg;44$kb zQ|=8Y=THgk}j%+uD*<4HD z1;^%EB2Z&0ZbtGV_4G80I#ytGA5Mj`X8!zqvUIdTKV?rtG# zE*7=(q@u~eez!t)B~8PIjiG_@Si^v`_6cOxHW@a%l5?)yeb8HX;hQL>)~~hWC17Ho zne9WGM$PAT#)k_Z^=d})oN$8&?bxGhJx-d^lt%vd$z=P-AH&H9cuK?Ln{$VFI_8&SOllDT{A3dLvmMNQ1y9 z)KvTtt@xCpD17S}zF}g2P|?`33s(F^y&cp3rdsPk>|3YDj8F>#+ee`VW_}JcKc^J} znK~x%X6~`^b6zTUO^5gy7Su|+_Bu5z1BM?kFD8`fj1L!bgRPHIETfEizbnh=SgUGr z#MHbK-*6&UE0}N$HVxQ-gXrOQY`G!Hbx8B8sP}t`=2bWnfeQmbI5v5;h0_n~?-c9* z5!4DpDF5Jg%0H9Vh41>_56R3fq0f-G$^SVLc&WZXl1Bb^onuSBs~)hSWwlWo`pUer4j`l+gg&K`)#d4ThPY#`?W z=3so}Q)6f_IwF_J8)$X4EK`m6JvIcbFoAP~Y~W{Se*xN|3Qx>p@5lzKNPUwW11O3F zxhC+lvJG-d<0upWi%mmYoT?8mK5fAfx^CYpa{P#nl{8W7QO)wmaUS?}Pu8~5WM@^qUrdY{}s|tY~V~)#^OM^P1s~IHD!P~UO2*u424CEsAdkDfBaOu{jK70fX$gc7!3IAy77` zy6|E)j3P0Yzpx5s`~-49*QZJrHZU9<_MR@|TtiBk@whl6J&0I`DS+-h=@n*ZvvDS0Va}o{|c7`9_4%x`kLWXso zBPxz#CvRUE=lqQ~GwUJNGtd&iH69ZV?T4iSADKUHxW+ps`7KP+Y|CFqq4L!F-X8#; zU0ibvQo;x=;w8PGY6end`Jdn3njqpw=cLnToTQJrx{@y!O^hsi>)Y zEZBz)dw_;61Mod_T4%z5Tm4Nb_*rQ)WktYS50Enp-*Q#y6IiO_6uO-%`hQAioo3*K zP(*XH#GVC@=^A*DoqQNMvdwH!x6ByGmRs} znP?6*rh!H!a?G!@{WuQ?%G)<{!v5r#>Y&gaHZ4igjvXgXZSXUX1x|!b$%pGAH>VmT z55sKd8)Co75PKzv-C(zg2pK(l>p$<*F1~FutQl{j?Z^U!fWLf* z1j~=T!ff;-s#rIMoTF|2312gEV+?5|D1;YP`D+s@hs|(Ncp3^B6ObJ?Q;ou@)|H#` z#xp=Xp*%3|uz?t#X8{G+PR_7iTlxSwuM($|^Qr_BpA6k5*k8S0+QKT18P7(YjE8TI z=h@nY%F#hi_ymw3$0~uga>&C8%raf|0(QX7&|jADKB|XG<=458hDyZ(g_|ebDbP`zkI0N*M*K^!3S0A|R^z||t8x!&76dwAyoSkF zw9%-3ywbU@rWr^^vwA1`;7%Y5?H*N|$}fs9i~*K4^wK8Sq8Ze(Uc0~!oxef@&Z(6z zoEk6MVD$|{oQcPi0-qa$;|sMC2k2OiDDWBhi^1Td()G*-CE5HS_QOC5uqYUe#I6F; z&=&-b$*`MuGNB-c@erMouw^i8Piol!&0{gXCED3Sn4SI3$I*O@qwaCYm9gY}9EfDm zYI?!({m2>$_LGOf80Y4v(E!MLSwZZw3fDzzF0!i}fb7^vp>5pG(Xz~} z`vGq5I7^gg=+_1$sNj&=Fba(ZVX$k=x$LE8*t@M<2KPP9(J;<;jT(v_&<39MuJS-d z<^6yhzDZEbdIcvXf?`y)D5Y%Xp0)H;Sf4HwijTVPm|2cvhEanvh|Dn(0fKJ|WL2X9 zu+5e^h6{fP(l|gxk18(`3>zzbjlC+Z<*skaHc)8Fsqs-Cns$GbsUY~Hlz}&euFJHO z^`1`{ma`WQmYO(iX)5=^k77oT!^xb--YwQ3;GS}`E3k`qi#?YBmpyxCpl@N{PUQw( zyTK3KVY#M(IR99Uah@>p_JqVbI8Ufy6EQ+WH5KQtFI+4-ic8E~XUj?%!O8)E?C3Gb z`ip4}gOPFs1z}cy3@m@)6+;Yx-3}J*RO)?DLS5iaiDrQB&Qzz|+rTqQVgbEDEehAS zuCB#50D<6vw%U8oh8vrC)<&FuEaPw3=@Z@eaonRUz*(8Mg#nc+c_MEOyNGxod!lG4PK<^cyxW#=<%y{) z6x`qSP&L`WQI%}`SnlSPOl}Ds+A2dKWYzQ1HC6>x5=>6@mt5faM2v)b;Rv~YDpcSa zC;Q>-YiVBbMc-U>tt_}}0&=72>}ySxuyqAU-!(x+Z~_o41ew+_z1T+^bKgHF-tR*8 zd=u$4Ds<`Gul88CL>|TAG2j_ZhR2XiK@k-wV^hsyUgKj@R~VpkoTfe9|`8N?j3 z$2##&y6cS-$aRqn3xx1e6&Yekz0w4iWr&U7S|Q*3@WC6F&I^De7?$X+<+cW43wEe* z>=TeawI71k$7_Ub=yAOZ7vc<0CC(|swVt!zWu65_tvSNm1xEqSose)8scVZl77#A1 zQOIGLNI34-wOQA|O^Ad;m|g45H`GMbv1nMQ4vfw&h5QHYX-Wd` zGS4<}iLM6!bUnut6QKb!!gHER`)F_hhrB`?Q7ZXYBg_$%HOQ$d4sHXSkSt*ya<;bJAFClaJ?a(DAyY@F`t(r z%Q{qZr`y~Cf4Tk5yBm>XK=~V>NOtLo>&n$CeV*MaydblWB!Lfw3S93%GIKN`lN)2= zEle6Q5`+j8cY$>l6W{OHDo^Aq|3shQJ_}xKFc>)G-4~9&l}(0mU`!5j3_FU}>OPf5p+%ex6Ds%qlUP<9uKd zEq#uHXPaR;8itz#A2LxoF`?2&J5D)6^8_y$f3Yj-J3jQ!-!#Rw%*W&DLwW&HVE zc@9vV52Fbk=1{O!k@ zRX_Ln;1ldugmQU3h3;1o+1du>C6?lvBe09dy7EQ{NZH%0P25?D^*nzwJI8&Qss)_b z9cBbX%wNdMKR5sLcu1q`+bG1|P~34q6bYJVCc=E+MBhd3tL@DNUhpRM8LSmT$=z4O zZ6LyJZs<4hJeH}5UmA?g?xN5GqW!w3Kysa$z@T-b$mxzw?k%Kob=N8w2yn7~eK_TX zz9kF5UvNsgPv@V?0-VF09e7-C1MpI>>ZiqZb?uA%Q*7bD+W|F%an*>VtMreRb zD0`Cu=@yzdqPcMPEvg5EH*~jCIoU)N&)4*D-v&&qqR=L@RCjS!7v~`+t>*1%_xMb$>YHxY>(Gy#%olknelp=@ucg;C%Z19qPx-c z(D-cZ9J_0bK6|rGpVnJU8cnD&#?jD>eKhu8h9{`N*MjnK?J@_~y9SZ>3CDEbpXgd_ z!xE|(fk_`Q-_{%6x?T>+-7F%-$h9Uuk0Kdc9j5#1@HW%pSslFxiKrhcBfCX+)tQgBUEC;B(${Wwy-BqyX?Y0H` zNvnK}GY_sLugEF4RgOLd#NTSh8G1d*(Sy;k%PYuaB9EIUHiK-4=5Rep4XUJ z@qXZmLB1PF(tUnFNHc|SRv;)ayDA+T%WWW4))VO3{RewkZs%xODG7@@*2I4UF3iRO61EDE7;^w4_>W3RxcfVa(?QpB z+7>r8d``#4r^ic=!aX&b+}{Z->};HvCmyqjut^Tfcpe9TL-Z6UJ(^&CaG$U{IQc}X zxWBVD0YL9y>p@BQn>xt;35b_}Ao6`Gc_9B_|H1QI5gLsrJrWi}bRulElLLk8oBZrZ z2JnZ?2!Fyc1O9+1JQHoibY!o!G^In#{CaS&r2eL@BkILQu=&DxgEiE~>f_i}0z zOs{erw&DH}3j2i2#7^bH9tM%AO-D>&w$$YCbe`=Iy-e*O&#C&}k#6#>)RBug`9TyL zhr}JkN(1=Dkf62jsOc=1d%*$-g?Ms#2b|V))HaM*uX7X$@L4-g7sz(3v~T1{bLdiz z5!1W?;jb;%KL2FV6+MG^gtHe87FOvQ!n}u-QlpL9eTp>n6iH$B z9l8!zK;RmvEq8G*)OLbA7eL|}1rmpeo(rHS&zy4UJ7$CnZEX~)!*k@}vzLrOnXT0H zRjbQWt-@0%3WE`J#>1-q+S*%0p3!FX3~aR=3N`RHid%F0lmVn%3N@-sV$Yb2BKK9v{< zB$wT;#=p(dLe;&E03CA)!_%yOG+qjy9xsLLlk?nySifyBcSg=?>Vre_Y5Opqj$j1OX0=)dVhgOP=zeW+ z;dW>V*KyAMw&ae5uP5ZzB1x_?qwnel_5F#$u2A0(Q?|mllR-ke&$MIj`Q&+tg)q~E zd+)>K*`wXOI8TB!ZlcgH4YI22g)@CZn1*sG*@GmHl9P}WP_h@vKuY#ujqal4WGwi@ zlzf}62JI%_rX~-6n6mE&XnQ1h9DaqY&DC36c~1ZC;qaVcm24K$C;v z&Zn}l8=(S7FaCV07`}sWHF-~X5;Zxr6)q#sAqi*kz)GIh>qqv9A3VWPOf&GQy0^R+ zT)-05;yGjrzfjTGZxGxfY|Zn5JwIMC$18`d?Yy=oa^=V_K$hcgoq@!n76= z1QT;ylBHm{bIm6(zanT5tf{Wk-uEp^@+9~)gy)XwjG}?Ah-w?xc!ocG0+fVSBbf&Jw zq?7t-$J_z>|m3{DVRoZHul*x>)NS11aeWT~mOh zNccn&A0h)w8`Uu81-L83Rep@-Q>pKdp{Xusb6^gVIain&6@zT1(j~)9?h0MYon3(j z%O$}LZRDZ_t7KT*-o6Ci!aL{^Hj~D>7F}%GjYE|+TqTMIU`RDP^C$_o;rlgE(&eD! zx*2^hr)a;sq?hobs~;>yZVdSX*rM#g;`!-CSIBnCuGB6_Z44VL*iZRi3h+sjkzm-# zz>8cJ~7X>UaG@7GI}E=wISJsM98hNHysNtr$!@|aKHte zS#KRiY{djhlK2gdx2|Kd*{$z|+b3x^WE}Glj3)=1G3=b?jm*|Kz+bFZJTeek zuAmF^X(z(o8nI&F8hp(^Ivs`XRKNnZjhn1;1q3<10wQdtzV#9yxovUloWrKGE2Wnv z2#slA5cUW=nFet;$t>#2G;i-Y@xCug0*S}xsh6~|085;wzWNq)+RpRTB=(fbc`9=T zoS=$uGbgBn%+V>f1@|(C{jF>0!8Qm!J{SF0d*u^U0lWBJLPV}?3-bwT!^vaS2mipV znG5eN&*FqJ*zk87Ld>X*&mRfk{EMcX4odnAKrB0cF?@0m6aKS+ z>t&8@xpdvSW&aouE!$=0)=c$7NobQOaMt zy+e>tSS^e9(FtSK;qo1Ffuo`*c^&_vLFz1;H@r~8>|~#u7q@P}^1P=CTl1ztvnrsF z3I6wH2rux$sMjSFGP<%027y$nSl7}R5?o5+!1@g_=|IeMm zG~D3EJ$%&6+G)-{edf^9w;Fw>QK-gVek5`LB=Y?*iwSn-u%`wro%XJR(IkeSw@AzZ z?@;-c{AnkWp+|bpGq^5NtfC4_kWeh#jbKeDI`S@Zf6uBBd+6i=iQDW|v3n6+-+N)= zo2*LMD#S8+*^iQwS;~C(p0A;->F%i?wjJKp)4l}ApXLuZh zwL@>CYR74HpdLOeFML*}-F7o+L}6gZUAi4k8JNxwnB-X*p^wL|sT-grcw2rfbhbLG6_9UJKSx6eEN$uA)^?p$#Y5*_+( zGb{!UGoL}%qsk{+RS#eZ$NpYUaJ>}=7G*F4N34u5n1OIWP!{11__r%wvw?rs23IIK z3l|$f?dvA+&^Hd(Pm)JDG4FoWF?_>H@c(=TdDht#KixykP-&(J<tcFfrg>RP~CN5fkI9TSqvUepf_%0Cuq?|su?_Zbl11Pa}w>oK~ohiKHWDQlr% zd0()0@*2HiU^ygui1!dkW30pbhH{|_x{fS+v-89c2WoBg`@YFh4Q=(kSM;We!U-on zc>`M;*C#R&yVXG6H`w1(y)=`1(LNJg?Q@92<9%0@ZtuGWvUh*jbxfmc^X+{=eIbRG z8_52E&Oj)C0COD3bI>DzEG``D@b!>^mh=z>()%as6YCX6vTkIHbr>h8PDF2Dr-p0$ ztiMRtq8)Zlw|yjB*!1GufrB`(?E;4k%Y{szU(wuUZ&JR*WRQ0^pIhMkNb|jGZ@Wad zd%v=sT*zI2;x**JiSyqV4cGfMrZSyE_u75Rp_2E6If~wh5tcjiPsqWM_gjcoaaJ|p zDhJ|%YK2u|r9p!*xnmaPe=ojt?+Jlyj6&CW6k5bkV`7{rdn!wMbi?jU3cY_<2yZ?h z2?B$W(fi3aLzsszRcTyN0@caR*+9dfOO5Hl1{^#8*nP@3A>lsdn~-py;wGfM$2gW_ z(APNcK-5kXml49X+BZwkt-($RtfkeOsmRR)N=V-QmRMpp4PYBjopDsl#s?<%#t+@^&nKbM;7=;JT z1u&fI8BC~cq9n=!WNF$qJcCNj=5n6{+HIhaJ;H3{d=#n{?w0%+x@HB$7K#Ey@@HnJ zvd|do+A$vu&Zm$$dh_AfQ5R9jgy6x!UeR{>mj_nLuJZl#zwWAnTVz-H@a!72wSuK0 zfjood$j67S6NLE1W*|UwFO2Sv?Bp+l2)S zuaa;G-xBB{vbF6)UB*(TadzNzz=`M^A3yHWseEB7T*Y^vOuAqtra6{EtIP;1h28t^ z5&w&?S=WpJS2V$T$T6?;4(`h9@K9F+PE>rqqKdb%NjUHmn!l|9Rwphm^7Api^>P@M z@>jU+CQ!;>yT&pWY*Bc5h&O^rC$J0XL}OMPShk7i@vSzDdb>3kouQW=rynOD2O#xy z`9<&P*|JF{rhba;yBsDd=C`Wnj@PvN`DXI9m=|>TbsaYg;iso~A$^g9Mz#^T)Oh7a zgMz2*CwHK&aZRJN@!LKPwB$ty{pY-}nK>?R2cHJ!Wt1U@M}2neLk^~i{S7tCvwQKk zHhg>0kedsS^RW6V5BI>}HxKtHc?<}e0Jv18d8zQgug%Lso8c5)O_#YSdiobY4?3&$ zV(vdeScC76@Je537dn=T(Uj$%AqYX&tdSLb0N^cQfNhKSCOe>O@IygJ*u99Y-GIjs za7Kihzm*2Q7_fu}cy5TzadxBC$1k%bS4`J|;bP%VqTJbuavcE`Br^~=ncM=;$z9aK zkwB~C2l#X@Be|KebdT?K=r1_K^v@LL&)5a?hcZ+#;vV0p#~E3zW4=Jm#jX7exY3z3 z7jBUQ%-u4Qo6H41-(NtqODKfq7)UzHq-uy-CznWm8)sV8Q=wco6J=C z7T?BDXeBjLF1t@-;YR8}LZ`;ZEn?SdLi>dUCY@y>>~sS4{;g?#Tsy{(=H1V3>~$2 zKosyJ7<`cnRhSb=uw_AyA})kxl_*4mCFJ;>Oa=4fNEv!TPSTQbKBi7k=q{cSs7IHu%YPtqpfa*O-OA0UTYN)1c?POT;k#TYZczJ1 z9H0L4@l*13s;(F@`Q0p2#1gZh1!bA#fNA1ZWt-Uj7H_s|_Lujpk{3!9|F`n~VDe37 z^q*nF@*7eViUCa2HQ4g4|A@omr z9blpG`E7EOmY0*B(KYbr(KF^L#b?BzO1>Ad2Ux#f0Hg=tuj50yc%MOhGU@7fAB7I< zBzi_5lZa#-y5Mz>Blt(lGoms=w^@O8pl9UqOHL$bH~7IJIWKWwG}985hp0l`M9F+u zlX3D{4{*1eBq$qI%(EUuS962^tJghj!`3!e6YIdk78bMW(0gI702o}5c-2$h_%t^} zhld0}pYg5ndH=OF6gUg&`E3-)V{j3AVv?yUg58fxh;E1ph!DgGij^!*AbbDGK*{Xf zd^6cEQz8E~oWlck=;eHG`&6lt@xBb}86ewMd&?hsEDKelx{3!LP+40qJXf{ zoh%VHUAkrff5-=|-T>Eqj>3swB5VVs4{H|}l5LttP9rDl!0)iC9hBljp_rWrDBVeUEJH9^D)EV23|UDLo`=90^}5N#UD<=o;_Z!mdi` ziJT7+^K5JhoT!3VGel@Sqn|Erpp@RyplA~(IUO4l+}pTe1o)J`!uhgMW%>zL3*}8b zQOp#?lBtR2c<_!j&YnF=XK-h%^MzihkKYXyU_`U4btWrVs(l6oLo*d^h8SE$MVlxT zUKyV|-VB5@MI4a)WEgldZsiOUPgKe<3O%2jmC|1p6>licZCe#exmL1BrR7!K4THB|nLixwQwgsJ@HR}n z5wxojJPsR3Vsv@Mym&^ds|!lkLOV>EXDpNmG%IPqHGN*|3_zW7mqenc+=cPxQ)rD1 z8FvjK%+#t16ZiCaej5G>zCxaIC+7a2uaKipzBInjyil2PR98cl##Ewo6SEm;7f~dK z!?(tZ*5WzOO3MBf5`6n5T*vbfGi0D%4pU*?%AXvC(v5_3H?Hi@IV7CBd1VUckSqr+ z-MZp448%Kiop{Axo-RM$~6qxiVo;*U@U=C0NKqe1E(Unapj<%0C3*Qai_5vk=ws>jXoa#4YAOOID>qDH(UQMMTxQaB!+K_7?fU)@?oAGa-jb$>OIWv_lz zL&w@yzUHnq>j%Z9Jjcz4f?>_ipfy6P?AQ!gnmtfzhP)3Qa|?R8rybkySlhkrWn0v3 zZL8x4*%(>fI`?I;!_}>oTetyb)!=cS3`%(dnp{@=y*lK2Qp!`v^@_jOfL*)>N|YLc z<2CV>u;R%p&5^!yP?!SMmX#DDWA&xe5Nqv@37T!|JfDD zXkGC&&mDd~Yy@@%+P&Zykd0n(gQk3q+!)>@EY9vWBXo|A!m&E#J2BZ(zGIQa2OY*_ zlUw`nQF4Gls)A#_Ceh173d8#JxMJJuAj87v!60?|HDnH{9(7;L6$+44NljL#3?C@H zU?ad3y05LCzi~teJTB|P=Tq|r$bie^V_+s3)m{8x#^aKTxB0lH*(7Md(INw~fgV<7 zks$W&Wfww6?gTSd>~ zO-k0}F3f2+vwHOub7rz$TEooNr^M$MAFkycrB7_U0N>RJZEBCfKSvVxG=9u z@&mBPcv#%Sy!!k7-=JnruO>G)P)!~jQ@c10$!Kzx6Aeg~n zEm6M=4@ijQ)R~H}ke~dvR=(NVs91ct|BPtbB1~veqn%n zFD^@RGQ5Blp6lS`8n95RG$tD8Y6RJ)z6SMRIbP%w8{K2aiEjXJU7TCC9u0Eb3k)p@ ztIV-lSy9RfluidzwJ7y@&ZR}CK~Y*9FP%nB6Y+A{7P=nyVdo*Dm0eI9!FN;R?}D=< zxfxu4%0L>rgyy_IkW%ZBb93&7_fz8os*uA?@=er)c9rm$L9=@3Zh?9z(*%OKOC*=K z2)C4do>X&dD$g8Rr#5q8kduCSp43&GbEGzlzKb`c8fgu^1+GYI)VMw%Z!m%03}-a; z0g)D|zhq*-8#agt0o0qYMk`xa*Cl|L@g9)T-PqF*FR5E)nh$N|SciXVXP{O;fSLtS z>hsd>^XCzN=A+cdG3lN(v>wRHGsx-{zqtYJassWLXpK(6q5_cIYyT}U{}>?4 zp`i_`5GcxygW z!m4Q|5F(L(>~m~_N({1r)s4VNT6UYh_w?hG`ie9MdiVuL|8yi1a0xg;!b}YQ96*LG z6GDO!&Hyh*?sOeNlqK{9vya%6h30PzaJV9le9uoM^Si{b$0}Ypj>K5{$nDLR!X0qw z8Cwm%7+`7m`5(0V#Z{Dw5DOea#!wT<=ZBG$QR+u@{fjfJA37$JMtHhVInQX73wx#F z5D4=_U3JLEeX;?7+0Mn;?&U{x1Nvkj){a3U_a*>K6};f79dNLN{eFfJrwNp1)cU|U zK}cXc%sG(T1j&snRf|M`A@>paE2YqXGbaHov9MSZKY^|zFO^^*)&A0G3QSUNBrwO@ zU%E6t2yuX;%FrCiRb-l{HYb|Pw`8|`gO8IJHDC zCBamfL8Of_xy{@k|>5y%jjyWBRmn5k!sa)*^7s@aHKl zd!SCDvr)p30LwAtPBvhFUE0OqC@bS*O;o&%@}iB9T&vg#%PKLHXP#yetPp!Mo09{a zh3K?&jDTJ+hmo^k0<&VBTLv{72Zk+BQ) zHP#jgK5iafL+(2IIAdOX_HjCfDxL(rARd!Lz$fLBM%6?CqC1UX5>m+#-No1=^n`@wkKZM_-mPl`#0Z?&JS)L2)Xws|bd&ipN!qWVC44~EBS`*8)}sc_e`9YR z9y#Ot8v+!2agKUDoiU*YASO{%L?m zq;>!-Z^{_(K_p`-ppoGDWuq2$S3GGJL!IWgp>7eV8S{V|n6DT$n$n&X>^6W*fn86k zXbHm4u*6+?ayLYRXiGtgC6u-gmfI0Zdr?pTJqv&H$Q}5y>Z0MM8EI&{T>%pOZZIP- zqv_Q3=P@U-`zC!n;?T`SFvp+&{mo@-z@ZVDiU^yw8{mTppI8|iQeKg)m_zwXiaIGFM49*Qr78NY4^1x|zidV4$< z0n~Rt6fe0RbI9RUX&jl$?V3jB(!otA^zrCSA>bjf-*dq{jxbPzBEP5$-#{Y;*`yO~1 z%kq!^cQ&7MScl;zxd#3omk<8rR&cO|L)786#b>WL7u1U77;OJ#k6l8jqU*!E$nO?z z!)%5f$zXZR86wh|dy#AlXbCrroYgKh^T=-*I1%6vDdP{=EXZ(%k8N0_ia!~h%}6RU zHacn=IKdSM%0MbVJ_x56$OV$HVgIvh-2ass;cq6vi!Yco_$S{HTe=Se%{I3$>T?Ut zyJ^Yzfl=5cpqe~=w&W+q*zTze6M_fO;D)qG$V_H9=5T=dB~V9-te3qY+)aGJ|A zQU~oS=Wz}59ZG)z|&e@7^mH|T7!W@AK*svh)infg>+QDDK zixyNugwR$PGBkHx1C>rPBU}OWG~hS^X9ZG4n)jC#%SKcSs2o3aJT%3Ev8A4v;$n9Z zn-QL&NZf=AkIFA^FHAmbDA7HeWN6mTqt@us>C@5O|^6;y4LYuz*}!@nR(b_(OKNf-h&$w z{}qab-j81l07DFaz{+=&+&`@2f2?-?vwb% z=OOp0$$c&};yG}X(Bi#FIE1oj1A>eexwf5aBa6K_KU#4VC%vv8z4d3ctz2`mL=vpS zaE#k=L-M(ZYBs1n5fAaa9|LzM=e3U7N% z%qF4=C{e91qtLAbM?jcssPsuXhKnSD!=~n+{;v~?URxX=2Ol6pLHH52$-pNkz$Yib zCnt!*+&z(ej2*zfzn9Brsg72t)r%^;i=aLvwjpslL8%2p)_+eA&_wBNFg&Q)xjHO5jo$CqRweWO%B ze%P?mwIJEAp-=F=lt!|Ja7iaTb4VB&jxWIGg=^PDq*3|Rx1*DC7gTdEuB5mI{}M=Q#4Sd z`NzJ2e1+Em`Am`R98WI;OAi0C);b8?=EXTy#|BX{D%Z1;!PW%yp0ly-q4%8K0=)-& zI#6V+7d)9X^8NUrp-9@|~deAK3?+aAe^fo;J*Vs%&&ILTmdC8cXISTOsejY@8fmHK*#x`+(&N)nhXHtcG0i zQBk$JH|*W}joZ|mtWNFr?SA=&r&mBI5xBHH z;WqeoEbMBBp?Mt+L<2MN(~_+C<4&4$2rS6>9MO&$Qubzmn;w7M1uU)7{uzucoT#8r zv1pqBd=bY8HqeSo1xt1?hMH?*Nea~sCYj4v@(PyVWyC(>2f7(}OLZ9F)jTnUKn!fL z2ly8)K%_Y~E~=uC^QrbhxITeMytnS8m~$7Mf%_}Y$J@`q?L*8xP>s_8S9<`DyKohw z1P5?BEIA;gfw>e5b~Ow01J8nN#0Z@L!f7wlJZ9!M2NMf$EY5OLGdtJaxrTr3!p#G4 zQy{0NA;I4VuSH=RW!E8bQ+5p!C_J@hQJ0$ayZdA>5STMSZmaSGn`FgWfDjDJD+ZJg zg`Y@9kYknrZhenf)hEDO9!QEEJwBYTNCSmGPw^gu;efyTWm(MYP9ERO4?+VEi~lU} zuxwbw$SeGYEPxAj{R*hSiw1JX)`h?C1|G&wjSo`(ZZ;fvYa6ZzC*X4wFi|`5OYB_~ z*o}u&m*a0%LRs*b@r!N&L;@lFKClZ3s_fF$xWdW_uG0qKPQkTUuEKNRDj08<%mEwE zX20OOh<=093GMca^8tzC=KGcLR@e+4Ic7oKbNC^5E=T*|pRBkwERgx}k0aVofp;Y) zIPfNT0Y*P!_CqUj^N}+Hy)ExguPGWSU>I zDYMu zH_mZfI4geXQ}UbUg?~qGHs$XU0MixCeQ~xLcS81&&o9_bzeZ-14lnAc`ILT*{0t=B z0mV~(2GU@bm~S6u98k5$A+VrUR!s8`z|(u0u213LSJTR5T;8xKJsqJEF8pUiH{c<_ zbU#xv{w!h!3Lxj|%w39Z)e_ze-EYwYW^v7WEEtGy9u9Y-X{)d7B??<@qJ(|+-Q+Ol=0ec^52M9X7@L${y zPe-^1?uVxj0Iut1oHL;Fet5y^`1nFb58^|h+M+oRv|oF_6e;TcyXsK@m1?~@l@t6w z9Lytq7H@c3b7Vq*A__e)i8deNZ447{Ve{Zme&`TOxBcBzSVz{cZ&xJvqH?E)pI zkJS7__4JW|8m>q4SMZw-*i{S=iRK0qu+{L7@Eb2>BD&%=JP^#7xXi``fPaAUVMY{e z6eWtU$ZwD<^6BslF$yLC1&d~!GXW^5;VN?r*2d2iUjd_@n;ceGhPHc zZ|_j&;Q2HZ`h42O;39|TEquM~i5cQUV4YA1)&VOv3w&u8P#{lCW-MoL?f;`+vFiX6 z148f;ctM04wmltAeTQ;!^0Vw9S-TBsEHDdxkmiospEDlb&{4qWK`2o(r*y!<9{zkl z{v&1`es;2EL(ce{P_vQ4a$> zrt3SAo6l5$hxKhOhQ$Ap0~1@X zQaOQ6#5?>|C|~t*=M}$X!fX>G@K$@31%r%-=8qnNd|yrlxijw zCU*$Lu#ZK^5XKVNT3drF{T&oOXE@5D88;r{B_^La`A=4{G2}l+~p|5+Z)-Gj{9>mF@shZwzyY;OM0@4ar=pP@t0cf%%k)V!K@esxIqA7 z|58Txz7Ga55ILsnYb(JSAPraI4u8MF3}-C7=-L*@DmXC5w`+n5fOd6V#`_Win#o26 zN{<`PC&8=C^4!c@zflm$g1Y<;I_EoPWa_K$bRBaPT%XVHu+mWod9=#OA_VPBFHdrz zm7yV|atTS4GC+fv-(BS0E3?gTB-)(@GWG5??OuVX+d~=YP=>&h@w-A!((&ye&j?KX zii`kyVIGM>B<3}d3|uG&tIY6=v>5E~lomTy$0wxoeqhw`Te%q_LyGtnP+Q&fRrm)i zQ}TMIWDZ>qh3ls8f(NqSe9Gu$7LG;8620nl=ATqx^Uq$iO>#U3eLQ41Exg&`Hzv01 z0w$Pep#kIr)K?q$Fo4g4Lm2Yi2%?O>4DQt97w9VJFB!wIsCIM%;u+ZakP|ovTNKW? zj3LwrUkM_>h8z;j|Ksqo+@g(YA0G4KgE82KSZQ`#qvpJ}W#8O1j7<~1ien$I@p&jSP!t)ntg5W%2xnu-`>$cNb^T{2hjDcCoo5L_0@BdBz-&6woRg zX!1=nu`LYE7mTG0WB7TWHh38#+y)IQ3O*uf_mT8j@Tv5Pt(}4MeyEH{03cLG(1Zl* zvC25%MxK#uC+_-2vx^g5V`~qjj7m|7kvK+yCMqR39X*VQIrn}l=xtr0H-$+sH*)~M@DQfq3~a+T#! zMBx4zrg@-w*;+?vTRWY%v;2p`d>H0vYplz$0xNCz5=!|kb5{T=Bl`VkHMJ&^6%Y z!TDHs785KmeG9IV1jl58!K2)#4nSqhhyP_B%p@$_KMdCpue1(aW4?v)?RtDO?Y=aa z|MXvB{_}2_|H8&RBBWCLkGsxv{g3~?0Dt=r3xGh=uEfV(7mS+%l?qXhW3d2xC@5F` z3?c_+gZJ?H-*t}}3_c_)mhn2a%$%tQMc1GqpyYys&;(2s+*$-j2{L&@$%peDW(3U6 zXg(MjT!HzY#Pgrh%mjk?b2~O=aDdwBHe~ij zFf$rvH?Rw3KS%i7FL4#&RKhH95yD4^gDx zQU}4T^6&2`dQv-~xCHm;NWb$b_>`%#hpr2MI5EBlN`4Dv7T}B>&4*|e*^eB!8&rO1 zWNmd<;2Udl7{P&W!B0e#2R{)7GWaGQIs_wo2`4HT_GK~P@GV*(zLI%6u8R+O(@+5# zz+wo#VMc$Gu4}{SpKvl|BKm}V6nqokKH?GXIsG^V-V@*{FfB`#l^oTt;qj^f^Dn>^Pja)#cHk= z+RgMy%mO^6UH?7$x#{dTa6o@S`FrH7r)Z0T1vU_r=j1dlwEp5ZaDFGUKU1OW+^!cs z!*8;qHNxuv(~>dK0VIFGg~H_G;-n0Am|ngXCnc)P2?HS=&|*KF)G7iRH$-i4ZCLDK zVdIVF-@xpG^oQ?L$2LND7tkDq%A*HlF~JSjL|3h@_$bA!4H znsH`OzEzs&8yudO&Kyx)_FD}wTJbz&F8vj+xfKIFK9Ba0`)A1)dT+ocma-l^3e`CUaHZ^En$mD zG#wmffXVqRp|i}(h5erU6XtwB_)m7`Rb8!u%yH_!Sp}Js|2>mq0J{pJ1n}%j&zx;w znQ60hVYr#oy0X~J={Eb7<*vju$D5b%|JJG8)#v- zfo`-1GHZK>U6WVkUu#d9clf#9Yl>Aty$eD+G18(+lI( zz{2iYQNHZI)8ZWhLyEFgY-G1_;F5NLOJzQYY0juDTMH$zqOuatz~F)+3g?Ayb6vqF z%h>O7PTBpCNBKLCZrGpf19O~)@R>virP=Sp!MYB*AYKlqeiF}p3X10!WbH|eUe^z! z|5`WhJfAX+CqMI9+|!>?`HN@4KT-HN95(z-giYqNfF&aWxffivH&2M00(+k z@;%cAeGvYTHs%@vH4Zvb!)P9p98?bO6aFl2UW5iCT26Fq!G+HT4o>32N<@*i)u*&{ z_Hrw{DwXiwAt^Hl#pttvLHbOFEi>lzPSPx18(hGBkBx#hZnS`=T{1Rm5~3!-jG35BUIw$8 z_0dKXNi;#nNz6RW< zom%d_k6+W^HDP#Nsb-*@177TQ#2O!b7d~|l;*}UT<6}c_lY9^jA>!AvPT*^Yix9$B zo6ehmC!ZXHAjj?_2k>68`}W~&Xfs)V4HJ$XJ*mOl!tn6^+PX)t#pB}~_bvlzWW?Tt zDrZYLOwQR$yZ~fx;tv8jBg!6+jZJ!k)7aM7I?=X=9|_Wb`Yfo z=lRCq0cMcw}yZ4KqYw^mw^PG3gbonb$@pDmjo_+6(z3BHze2xlV zAs@?(*@raobAw`~Uj%@jd;i9cP=*$unOHHan+IY9#T-h;?1YJW`uc{MXz!=J@$-=-kT2EK_EknX$?rsv)>Wb7dv9YXJ2&Fw=dK1Z(9;H%#eV#!IYoKE!*ZW|;K zzXH8JGot8`v=P_G?7$bfVoCf1_!{7LCZ+nKm*w$c0pjdXH~HI@HTXJaJZ5~T4x|fw zb&Cy=>3k`rcMN@`~D zz{KM(yh(noDh>oy2b3YG69H2UA68@U&_`{qJ^pATB!3AZ(=wa{g2f-T)JswFM z3kwNfL+tgh?44X_P8e^Y8e?!$2J6Z3)ue7g6xpyH$`DS*;Ea;|qFB_etOXv( zY>Wb&vG&L9Lnxl@{Cq|rLAeaOAV`dV%K}njAz8?_FUFF1Oaoc7e*}v8VAI=pH)tRf z?Cxc28#}1CUVRi+i&`N#?aNxnTweFKEWseK{tyl>ox!0BK7n;sZ^YkK=#lwpiFKJam)_<;QxzdKMJkC3$s#(U!fYmV`c2DrwiAOk)M=GC%> z%K$7R%bz(ROm;Rj0acv0B7E+C zSS8D^kCE3#qi?5!v3@&&Tokl1IioL`A%8ngHo-$wtgHb87Fy^|M~PIH^|PV2u*7e;qld)-M>6)eM8 zJR4}`Bi;!y$T|Ok-bM;?%}mYP1!F)m_IcSnPr!R-ar`MEFd8QGk>|b%DKZL7mB6_f z7W!p_JR#+OVvzr$Y8>dU8r`d7to(8w`VNj9;gu%$b<>_$tt11P7Ti`Tic$NLJbh#d z*fS2nhwW~m#A-k5kq*7oZ%D!j3rCfwG+ArXOW>66`Z7}6^U9NP`ZtLDBSOX)sl z(8c08lmJVqtZr|g!$k;^52Zsfmt#1ebgoxp(+7$z& zJO&IgA>ASt9AyHI{Jcy;vCPXmq2%bnx}6D@7ms_WY15&yzg4nR`$-5VY74yGN z9uVtV^uj!vJq<$@2alyBY>?x|R!|-5o>)iC-sLR!Jqa7A=@yV82RsR>d{Ta{PRa5^ zr-~;!Y(xJ{61HH@bxrOEv3m?YSK%EfW4FK(P_YSr2otYP#nb+Y&$(*oTey!@*ojqQwdLZyx)%tsD+TIDtI*@!fUP+VH_8C*K9c}f~g82n9s=Xtl zJ;97ZZ<`AAn5Y0AuQ)*G7|Y5KV3$pS*{c}XLu?68GL(qm9HCYg0VZ&P8XF_WJ^6ef zlnJvbdiz-D^}P@F^4@_GOkV%rC0B-$yMyyaIR|Dk$~uwBcBp#Y5f|dj^k0(36MxU$ z$lt`f$uZ3 zmxi(T7V`UUw}fpqvMo3lRj!b#sy4 z40s>VlidJVa3TE)b{A^6}bPxe?ULXy<>yvim6k^*9Q3s!8Hn*fKUGY1v)+9NM~kzgvu47(-V)sosW!9 z@cC7wiw^P8(+$b1ryI&A|pLM z$pPujjBd~Tk&g^#sSux}*Rn8447m)7OBZm6K2VP&E)SD~o>5j(xt{$NudlLY*w>b4*jH68FI!zzT9L7;wA5a_ zx@<#fMsay*#%lYrjLQ2;$~I(FRxB^BtjbuvzPO?)V`heHm-Zm#tn? zwsu(toF(vNEMHnB%qgv?EGu6-UKl%U?6_eg1Y^aRtdV2KWeK_SQ-$0ax#NYAqsNXc z&MGwtdBs(wXk;f@#!v)41`YM+rqUX9=^Hm6wz zUt>)pGDo8nfi$VY!t5DShnKEdT3S*9Qe!ffRur#YW)mt(HK5 znSK4QkZV<`BV)}dgsW`p*DQs*9Ps7#4WlwD?HMJRV;E$0d2v-n@zSziRhBQWT5cCI zR%8kpg_S}^WmU@tLs;;Q2A;q_}P%T}yKL6+HyD*^;cP|~W>jJ4}mLuJa#)-v5# zW-DE`ilr}KQwCM2C|*+dYyHHe74qBDv6_vu63|2`Q>oPOe+flmG)c@zIBiUGHC&i_x4?@%7Rpth2aq1|d zid0VxeRaD6gJlT76IIA7yRb%k;H!JY2RfS&5MM(Ld4uV-J;HboToA%?jt2dq!7yuU z(a1k97-k)EH29UfqCl0Vln~aumV|15N!c2x@)D+wOQ6sHHu9Gu82)MS853R0>3}f`ku%(riWEdLou!?d981@UCApYOR$z1-o2y!uom6R@BzhcSi zvbCkiT=s(@GHhA-nl+_s!4R}~SaDTVMcLBzRi%|ddHqkEen4Ux6RPD=Jraeq#}LE| zX-`kQkk$f_)Zdk4Y$yOXM4Gvwva;yaz|#Q;BS~>Q<_9Om?BV zfR}86{N^!F@CwmmHdS}L3&1-OLV_E@8;&7O=yqj}9)Y28B*r-bL#ZjV+wYh$fQ`%= z7ffK)Zk;$qq%=f{(KOzo%d$HEgq)!=pj$=~g_2C^5Os+Lk~1TB>ayi4W-^2kxG7a6 zvMSF_g*AfY^lnYtSUcwScLzeV;Fk_7*bAe_m+rrjzq5W_8ei0J>@q z`Y+v$?1O$iICTX5?~O$ELB9#QR>TLg)Pc^dpg#=oMIk@LWDWYGFmjXx{Yt=B2mQT( zUloGG?+E&J7&*-JHvPPypV6NZ@`FxM(9h`43i=uSMHCXSU=<=jf@Nb3MZ;eb^s{U{ z!6K~_2ziD{6w+j^qa-L@cu5#laH!s79=~2{WDQQ}%__a!|2cnmml1wKwswuu8M*YZ z61h>bP7A0=bqn?H|1~Pt4fVgKT1Od!IyqP5;`NfaZvMoe9}>vzXON@yArQLG5aW!S zlpq|`NcTdF3Xuams~b*H(Ele4A>9k=Lu;7MSiFemTd0kFz{ zi1TNuWjy``m4A`Szfa|#!mey~J%DS+OE2Pj;d&z9Udn&6gk4kFwFB4o7hho4^}c-j za{iOm?3%}}?r{U;I7aD#GIn)~g9OGU8OZej%2VvBVplg57Po@`V^`0(fqqtv zBvg%y_`7)vzXa?`kZ+)-5Rv)oQ@FURpeqH^8b7o3G3#i#M{sNhGDpB*_b z=eyJSZ|V;c7}eiE{=ZaX?zpjIv$95y9y7Y;!3Q6F;J`~Sy@aX?RO6J1**Ur933uH! zp?h4Q8W+vLHF*-Q?s0)STDfe=l9IVIXUv%SuW?(}tzEmWc=4h|i+jYO{&rVy-CA94 zTd~5{GY%3MKEOZ*`Z@Jhh3bE;8M2=3U)znW*|G}Dx+*KBtah?~fdisa{%>i}FLNMQ ziY)y_km3v`Pe>q5Fpv^iezKs5T5%8f=jlnR(F*L#OhkcRU55^g`LT0Bj7Id80{Xf1 zfZv26GCLa+5|}Lc`7Dmoq9Q_4QYf7VGs|qIbmvaU#7gO|T^K(~DBZoAg*on#M_8ES z9(@#htu~H(>@f_1t2yqszs0a?=eQSN#86hm^Dn)GVQd!9|NZY67OQyv+i%gII(Ytv z9|+mEkLQ2<5msjh&;RrjAxDqic6nNI3dJzPSn7Fa69vs@7SSMsfuztP46E}n7S13R zIuk?bEDWKuF?7x$^XOa*o6E^Qx)xUL26CSMn)vXsx{iOjc{<)0E)a+x{}}vXhr%4e z%nqyVupM9_4Il*K-3t5TU;cTj)Mx~vf*S!>30DU<9Bv$3twOzzDn@_+Na`u+%aH^Q zr{ziPY!Y2UqM}JJo>0^}smC`7V z7IJheNB@(fe`PiR{uztp{{xHv8@%!Aq2Q2liA6+hXo{ody239)0{sRWNSB^o#LYlg zV5hQMsZQ}z4VDl!uyY9Cq3|iMtGw!-;V9n7IpVf1AaPtAp2Flw|5r!$QT~-UwU4vx zV1hlzTy~*06Jrge7VgK%0t-i6NP@~xymwBkWziNG#1wAI$bdUdDWj=0{ow*ZbHvCz zGN~U1!OK(Cha&`%)(f83k=V;1-wzRpQw=ivMgc{^M+ih9adCZ@YhgGmd4cpZ7Ww`6 zz&jw~1hWa_Qw(TnZ)Ux#RlSCdz^s!7tP z>RY(Ye+l67c#M->e+2G}p!3>kHCX{#3>R&XWN8ifHR&LM=t0bT=at((lH}w57Pnde zsR%+IyQv~mvm(ho<08obPEC&UfvoOVsY$a|O)>y~q)SDL6#@8{-*Mytz#`#x;{NmZ z%%CNt^HRXwg)efiXyr&-Ga4P<5=EI6jf)0vIq<*qQzFwj5&nG40}0dmE$`18CJht^ z>4v;%G(rLqgAF8Y`_Mn8U&#m?t}}&YUe7!|;-!)HQJJG#M*nV%IJRYMO_nh3t#LWy z|2%&BU1#o^KH<+3a(?ypuZGmx!o3R*EPQX_rwhMXcw?bvQNKmQ7G*D*wP?knO^bFf`u!r;qCYJ9+oDU0+80GE z?!VZyIA`&!#ifhyTm10irx(Ar_}Jo47k{&pPGu@(>f-s{UqCdarPW~=&f&3Uvc9nqMyXM>UAc0OuzzT3<(QR;bk7AC( z+}H_QD8z;p#hwjvp=?b^k7j)<{sQo?Y`Yz1#V|1ZV1gQi*%b<3>%sPb>30@mPmlO# zP%JsU{7Xn(kMIjU!UuYUU%wrO1bnH60G(5}!7|{J9$|Nn@Yx>W^F6|^^blk9J9lb_ z7t>{moI+x}h%kEGTVW5v-D^9*XF zsY8t*R6BB8VabB&*ew66ZsAi1Lpg56Go^pOTQ*GTS<+CpOzB}9-U>6N?;hV%se3B@ z1%*{!{|(W*1a0C@+@{x4$(i;N3*v(bSfiNOjo)jKz>h;=58SDAJ(aL$qv%p$G^8bI;j_^8;EQSV-gF6@Z8Qh!kF3ZEX|M(nQE3OElRccf!EhKOm z=cN?kTqIsjAKek#-rJY(bD!(|t|oa0{Al=oV9TIOL%vJZQjJoj237>=#n#1axY^1j zTd`y-m28EQtxWE~-NzV7cx3T_DH1ykVWeMXB+O6^={JJ8Dv|-0?JPy6GLxkjF-(jk zTELSK9tg3;>f5sc1I7A9mn zTxOX(k9a-Yb7=v-<^oSC#}G0|UMs$sVL-N{Bjx2QV8YT98_1019UXVi=p!-A6y&QBe1>Kf_tNIacEg05Z zga<(3EM0;-D3Z{Y_+6igk~X1 z5Xt?Vkv0ip?W8r*-A8z;F9BF#!7{Upcyn*^!bqua=W1#3`;1$>lX?rH!M=Cm&ARpW zW2_uP4M5x>ji~fS`njWm>uzD8bgsiCtvY(_lK1xvrPm8=eZZY*K#!wKJ|NBPd_@XF zX1X_7(sSU#`_s(>(gW||aj$m)vWdH;&)Reig1BC)Y~Lbh6aNV!o|E48CpK7Z8rOPh zW&88eWTfc(4@9^mZHK|}JD-A7=g>3HOQsK=mrlG70bEC9X2bEvXe!@S?-O+|NRt{~ zkmjNziO}%q`Mg|bfWA)0f`=hH|6-q_)jkOrdVngWf{qHw^e#_hQV4gbXBJMOUKhtZ$!CBJKG=$K;zAj0o%U3p;#C%qsr#2m@Iz^^v6?jHSWYQfb3c zuv-G~S>IXmrc~i0hO@r&q(nLbbpt&IqEID%jq62e$*~uuHL_UZY5;y7Wqw&w9L+Pl zEOAF=?0o=J?o5IF$w4xfoKk)P|_FYRey*bzr$Y>QtIS(zdl5j=Lu zm&=d0J46)M9KZH4C8@ld zH}dX6>HCI4sr=nS2@?2lq=B?R_`l3+}4{_7f2e#WJXp z|EXsM7%3I8R7QXcueZ-F5VJ+b(FZp*4O^w=_qR&lAalJL(eH^sNN153ZfaaxrR5)N zm45vJE2VxOq80Z0r5A4AE6wg$C`I8e#r@`cEIQGSXzq|naMU!OjGD$P!l%^es z3Y*-|G19fSt*=hZT#%|cKU2E;J`45E?4L>zYJGpE)C4KB){o5Uk;JemRKS_i8AN{u z2^=3~An^V{t`FTQU>U*dmt7XAMP_5vS%4;8jiWU=e3J$Zk+^inG{So66(1#SZp3hV zbGRm&Of8&!w-kP)t^@-wjZi4Ty*I+I3#df|g1xt@GN}86udn$*v@KaJ^Z*Mk4HWV@ z@>^+DL!b%k(is?ReCtP(t(Gyf0J>zQ!hsD$ux)rs`cbBfmhHuUbunuNM@Jj*_$3QkiC~|^ z2E8Zy3*3!$_xkpda_N4c-OteUD!kmwcV2hk zpj|R`wAIw)DE@A;)gsAS>4#(NW|_rL0GiTG4zHBFohzkINZ_3@SSKXMo|RTZe(}=~ zuW8uf%d`3p?(p4Bo|Uo!jTLY20CzQnqPh&^ekm!?HtYa%8OJW!&D6aL4Q7=z4^2|% z1XvJx?<(I8>3v9qr`p{B@!n_KS){z&`m)aVeSnF;BFZ|Vjy@=rv=eXQu}a$6Q7E~=h1L$R(p%8M1g6~}2R6$A-4+D;xD+B0wn>BDvqJ)JWEt>n zb(&s-n5TTiG`T@}Na=m9gD1+P{aj)TuUaZKG;ou-)*NoBw5H+Fd$HC|BkF-pY8r3M z6BzpuN90WEkcr%A8xcf1&L1H?)bWzE=ji@o);GktWvu!RbQvixN`L!c_3s5n%Ois| zog<_pkh=a7f(kJbC5`CRxwwK6l5~{OJ(lFsq)zm=y&?b-fIq); ziljkJ#l*{iRDjlY-V#;{fN6rTlwm&7$r%fzLGQD@;{)ShChef35N$uK5En^WU&7QU zeCKJ_Tk)2Jf^1v%HK)$3*I7@tDs*uLq;-dmYju)ZU!xFhQK!YbqYGkeGx~E@LHwgH zB6^{;zoSa}q4Npf=h3Wpc>r#ebh#6a{uqy&CSPuLQUkFk3FL**0(pJCKuM2Pimg3i3Vx7c6QB!-_e=kyWn(!};;aU`mmwK*Na_Z(r+@jakMHbPwo8QtM3 zslHQzA>=|wVEnC;UY9G#7!k&z)ssmwTPJ*eyn*evjuHtoijX7ozB zV{9!P3Ti@%>@8fX#?7NYBU|Dzq$U`toAqTBH{Mc6rvNA8a#wD@Da##ou-sH)vS)|% zU7N-=*pcK(u#iD@qWdz5aoWh9zg(t5xj5H1h$w7ok1)V5o%QQn`+Qie@}$@pye{Wj z(;EE`2l7s6RPF7=8H9YjE?1G-b_S7g`1{hhuWCo9_7*5NNsJ+8!+#Uonfvxcnfr_FJRjyYU z+s_bB%pjxKg_fn?q6ObZg*z-uK-E-9kH2r9WL**`M$D2Hi>~+Cy~u32^g^4N3g-&F zPAkJH%QZtCZ}^xW*c8~&W~w{K=y3znL}FMbJ>11;P@&#zSlxIHTdgflvrw`@uNrpz z465}Zp8l4f7tV^*u|y?09e?vF>aIA5H%g&xr37`N`Do)I%U8a$2k9WFzs{tI-*~eq;?$2Y4WK{n%5XdpUoI0m9bM|6E+Fg3KJ6y@R94;$eOP9d)K7+KHUV#4R^CSk zA7{pqvEE^BQ42|K>TPfTx4m51eD4Q8o_;cUv+*f$ks*&3C-&%JwvM8&ur z7U!l$Rj+d_hgba>o|mQJH>okTDFXQqZeq~4{mCAh&ddI4f4!>#>9p=8EvM{icNsHY zTsBL+)CUrH>}~_`KPS!eFOk8sU6<4_KZIkKI)0yJGb=e{vR`UNPj;i3r)e#CWv=e9 z*0b31ur$W65Y3nlRY~(O7*$ELJLdx0-%pG`x!C}r*F`d9g}6(4tpn=ZWVNxuyGqJC z#-epbM5Dso#QXOn#QPlj@Kf9o#^#O zedTl4;jYK+{0b7-c@KI*cWsgz9T5>lYK(7+b49vdlfLm6iVc9hES+h4H|UOXWz~4L zC%Jy-3n#Bj)JFu99XkAbGVG@N4QW@0N_<&5*`~TlB-s_;kRI+3bKlAN{_~fmqiwIs zR1USh0ymIHz5fl#(ebkMT-zJcYT2FOdP6Gj2<7pb^jAMM)IcHr+)RiQb}GTH>JRAj zZeYjs8FUEqusvG)gg`oK1Tr3RKI~y;!JUAcryCr-SS9S2$~y;G@VQwfJy$2a;(uAX zzl}APSEO)A-~qFNw4v`5{L*CqYf`R1!IF^A6kKED+~(_83-k#1)mW>fPumqJ)7hI= za5=QY(!d0L*G;2KCA=a1I=Ds7|7GbFWWcIF8ky)nV2ocu0XlGB z!;QfvA_^ve+_Unh`Fz@HCIO>4AE-`relQx0Kr!YIv1qKUdyg|A$mZ6C*DbNS`_OYokHM{{UlTD48Z%MnbrdI*FV33Zr)tI;E##+M*Vr|UT zPVQ^lma7r_T19CP=C-Wph1XwSS0%;0>qYIQqf{o`qi|>8=4sUhWX6nF0*Yt4g+ zhYVgRW&3pvD^$j7JB5&;Pju6&L+x-X&CoMGXL_TNZS}4a^sV&CcSP-2{ ztx2xB&E?X?uDW8Dx!wGN^#0M6(lc#z(3j1T!dK1NUgx@2G-=%wT_js4+?<1TLi99m z%T>rqU&qZu6k22Up{Xh{LQHk|1=SV3nx=A1Sz?*=WBY&RYi&7RGDB;9GykZIrr+)6 z(hJ;t`fT)p_qvtotDAlcj;Yb+Hi;{xk)6c23_diM>=&fGqiGJB)~m^HjBtlJj=LJK z@zI)8RTH{>jA$>lHy-p$@A+3re{OTQ%B8aQ`ke5la_RM(W*19eF1>o>aVUwC5ZmSE z0L@j+VGfcy!ky}%sl%HB^oGjxs9~Uoar{x6&ZQ6zNFVrjptECi4oH>{7=8jIup!q# zz)o-XRx}hA*?91NnPh}aGK`VbX^hGyV$jHiAYRkEz=N^hzbcw3N_ui-eiiyaRp);+!Xj}vVlCo2IMUMzIgf_gL8kq1h+KKF1+a^LjLTR1_=Xh+n`7iipk!%b2G9AC>jNaj! zqkF<<)a~%i)e+lW)2z#MW8Rb=Y_qz?S@3Eu3}WhYCR^RIF-bNsF}>|g>0Db}awb+( zo|m#aJT>I4;)k!e%;W{%hnOY1G3DLUxxa=EdYFVIl}kUj7q%3UlfF+#HtlonkncmC zQ?^5{T%|W-kme-egm_PY&ok(77~f580sa+jL>Sl1($wF)jZZMYJxe?e((o;t8Lgg( zen3cV#=cV5-tC#NEhv3aEfCv^NWzY@5CxhnEYE%DvnIfpuYr5yc@1%{jU>C_-+`NG z$C7=!GSQ@aS#f3~EmS4)mJSS}>0IWlKNm|_b28vFNVNHH%*iB+oy7#XMbQ8q8 z@d(oyQ>}~~0c3p_N!I`|35W`}!ot>OozWDkrN@YH1evauGmJQjBt!Glf<0u;$zXP` zOJDiwrB8h}^x7{5Gwo_OxdvLQZ)KW)WG}ObR)_{tKol6R2Oyj5U^bX6ayW;gI~;)_ z8Fp@ZL{q)=hL0_E_$3c)Erq*xH?DZPAWcSBh>g4JZ;YRV7)@z1C>*}%3moW>!iEdQ{^Ef1;%;u=^+IH^Lz$ue>!lxxo=LQdtd=Vy5ud# z%@k7|A)gutyL+c;ZRzgh>rRfXmM@)z-Sc(Q=C*zX)MgnGZH-QH)@ZDWC?DBlw$a+U z&D<;HQe{V($Q>xh60OFx+ZcNqpRi8~2~1V5JI07|?i>*PtU1SP=FT=JEctcxf(4&>kRK82Gq#sPx#!z<7#q_40ukh zc7K!mxLVo77sNPfbI57ZK+!GPkEO#L;HhOdNDM6?h8ecwt;cz;bvyr?wnWqRoL(26 zas?sWu6o}FjlTE z&Vn=-`3@NA*;`t1W-B<4-oOm5+(BJ+2;bE}|^Pb0a^(X0Sc14nM0&i$8s$ z^#rA@)l|`X9P@+Ku@9>w&MB^D#FcxMfa{EkXB#oyCqroM+ezy^U68=Md;<~G_2}In z%fz6v&TY|~C$7Cr0=G{#pxDKZAUcG)UR{0EzSI zgc%bPn^aGwx=!bZmBF5&`Ff?togao`nkl{URLP2ccIo|2?^~co z*YtlN=X_J+K>~pQiz@bQ)pNGvJ}NkC_WP9R8Plm8=hM~Q@`GBPPhHR>+TX~XVLe_tjrY;;1FeMazd|*tydzg=)Xoc!xrm2){KB?oNML4xfv|!wCUZ6w zOyrs_9VE5iH8YZ1_1`p;eH9pD@=hcK29^JqQfE8T@Ur7O#}WF>RMM)7rdKngjbf#w z?ozfsq@zhEFLToYhtE*FH=kV1)M>12p25b?1zaMwkPbgGIcMV^YcAND4k}t{^dMKH zRrzpa^#hv}p2F*7Vx*M}imZO5Lea`a|8dh_D!9$sN^Ubv3&ZA0q_ER@Vsk+yw`FH# zy)T-aawa;=`b4`4YPMh=hiqtX;#XzGY?wksiIraR-M`{=4cMTzfAF;hFW+YL8wDUKUJw}Jy_3o9)y~?W3ZV9JfFJpOB zN=yCR(?_mwQCw>n4a2O8k5b`R8KuUr3KGblg56|=TjNn&i6%$_w?EuUDc}FDSR^Xz zANr1`kJG37$VJDbtyV5}p;r}7Jbw@e=KF_`LAz}`#gssy+xmJ0#{rjrcx;n-Vsz79 z6q)R+&WUJRAX@blgZJm`AbYpr_FlJdoo#!`$iOLpj>h(_G$F zrWP!|EK@X@>@}=_{i$71pT#V*-}7{yu`jE1#Z)qoro3t!AjTx^HtRij%nAL89)0B3 z=u_BK>Txi^ScrB^cQvgtV7+O7ZWD+m*k6GJ@}^?HpqFDq|6X?Uh=uwu55D5qm2*k1 z@_Ad316ze@FRT_}O{oW*oHTQpC+az=|({XOAg0VHtGGy{=$yxx%Z zb&M1huV#x%rVZW~ZxUgOsCeUp$r{i2MX8Il=DxF%@tZ6Ys?WK8rXhcXXhT7_-3((r z>2{tz%{|?Z3GLdFYVn|j3?3`)uwen3q$FXt?lf8;YOmw>PhqzSq6}9X2h zFEo&UoYAyuAyY7`bBg<0wKRL;UoQ;skU?MhG}{u8&7ND?L^kb1M;*#Yu@dQjH_P8837*CkJ33qA#s_we$mJ5bCk!N9E)7gZga^* zbc7C00WM zql=&eg_gp6z1V2Wci@bDE7fuCt~4e3hORVB+H7Vu^$;6T6C?L!7gX8zSR&;5wx87Q z5;eKY-5(^GJXsFsTW0-%oQw-xx&qTgHKvQb-TgfdhqJ%ZsQx?(zBnu~55S^OZ(~f8 z0SfEKGN!pjqsea3YQqp8Z&U^0KX$25l(4V_jAW^O^ZQRdsLrDqpMW+8+8WRuXgLn) zQ6{~I&1#irK({dCH1Z4b^w1V9Np8_lnj7OzZc&k;En!rX8{v-hkf*gR;Y8EIv3*0+ zbc_YLil%sT7=Wr=tXc_=HT#7}P+!^!I9kmO>`Jz=Kn?;t0;LGlQ42zB+NYk@p3Fh6 zf4j`hsC1YQ2CS9SD%II8;p2;eUg;#8LnQTrF0FGF=(pvBUs&qUq-ot@X&Se=uepDT z-h413j~aix;1~Y$Vnz}f!up#8PnzR#7e)`*?7f-Oc+nL>iq}n9S`MPJaeHrOWb{tr!R3AWgdNnk-@qzY!jodurmtj%c$6&5U(N21j*{ z_xv+*b7F-JbfJ;%WXB)#tteD=o6w+X$MX!i)Pr}adh%O58_lEGu=thFd*T_477ylp zaHcmjw85!TpCi8;+M=cdF{aR5HT0T1t!@cdhqZ77 z)ZLK4;F(w}7GC|%FC4(I_bjKvX?oUXLUNmQ5Hh3tEf0%3Lvn+_%(B3K^PLI;n-Ub* zS_rHlD6k_rlOV8oE#5s3s|zD{-1aah@+lU~#pR{6@XI z0lPTr(;FQ=8}USWSfA$HW6X3fksaTsl^(YX(`jxo*Z=a0=VAhSLU)DypA0hA&p`ZB$Sel1OqHO zydT`DrsrOlcD47hkc~K==Vr@>e(C7DY&~H76rkx2$HCGzy7oI1=uoPoE2UFDk1f&l zwIhsHN+*0mS)$8)H3RUYSeq8?R=co{B_6X4iPfN*)qsN?$VYh&AsfN^eP~^jSw^f6 zVvEUaeU@2CJiYr6650><5|v_{2ni(2F_5=%dVj7M8sYXQ>kI;R8*bbjfgMW4l?cLC z8Y`ve-!(b}yUk&>`vs4^)@}y_C%7L$DC4qJxD8JRC%O;$igbs3(@13BCvwQ=y+vc* z3kV6TUx803DPF0#qJt5D%Hudm<`8DNo3RGV9WlzVy1Yz7(h8%IxsDo|s0Q;mg-^RAP=l)A+(R*Y9# zm0@+QN~}S#LNK3D;weLnP;L9%b$r*KRf*@0U!y!7szTqwihzki#*0ngH*eqdn;gaG zyVRN{=2M?Wyg1A%V7a*f7D?So!AB7>0X+iB6mKy3Q{8`h)H6k z+ge79;qFQ)+@}&fyI7BAElWkJ7yP`3un~DX5wdczWXJt}kO%~p_JFkA(< zXV<3u#%t9i)2AbKH|)j!aq;fGz7#AC$23{XoURJ#9lsiUFn;g#Gk!ARJJ=~(^Vt>B z>mLM`c%uP5gLSlbY5br-8&i8>RB^PO&ylA{v zdY7F|#H6=_eiAH%5``Gg1f=>96J#u#=rHe8|KzrzO23zj)Yh&b&2DUP4?uBL3#9Cu z*0(Z(#j&yC*m<{ic*N&fVz|dKoWf-VsAB~fjsm2x0@SerAZ`NUyeYOa12}uD%T|^w z3tQc3l=+)4ee}U+zKgmVF8mw}a?c2xSzq5eE2{mB;X2WMDJe<(;kAluJzhUieHKs371WFAgku~QJ(uQ@rGb!)3IsU$G$DK>L| zKxOF6tE4IK2TlXka30{mj#@GiS@v&Kh!5>P?3*HxmAk}Gu2pN|MS|{pME+O4PwK*I zcBu-zr)k*PFL1JDWW#&vg;9of{@Rzhzf*^~S?F`D{P7g#L>Px7fD`4$;r;!Rmfgko zoOMVW+jXw@uveJmKB6M$Hs}WAANSQi{`Ic@1;?*d)9H&IHS6R>kwlk(P-Awr zb%$?AZP{v;(jrFZm6g2PoVqH)^c`9{dt#EE7a_Hoq!GJDnnyB;<59Lon00YTV2w~C z(!sU9=gDDTxcQY$<}i{hN}bql4Rf1o>aZ@T5YsjpM3XpGvcZgEJ@K4GV_*@Q7-EI3 z(#@M)(rMo)Y!k2z!I9Vk8kx_I(T&VMepyR)!*EAh@@zwdV3InzsHia|+ZuhGuoS;4A^G8)YL-BQ zb1GYqWYcevl;1|>5b`Rjr2yBVRM)&;cT3- z_nD}CZE{$WM_(>|jWS2LJunJQ9ko*QO~F+wjlJp7`=w+4hox0*cOQ!pZ0qhm#*X^2 zBY*7ZVq!K^z_^IiNV3IJZ9Cyp=^F8?#j+y?K0Uzp!yBjc62X^pe_5uh-WMj1a1khR z&HI&*!1YB2Vp%8MXn#ezx4pvhVlh^^6y<nWIF70Q@mIwUFb44kb!;0 zJ|ZV{NoF4#IRiU%+av?fjlY)BnJ9XT+oTztHW&ixrsSlrv0-I5V>tuKj7J#dx4Gwl zi&GPLG7Ewm{2B%}bHiLq-c=pNzz);@HR(598dt>N`!Pf+G2HTGqO`hGc&m7qu!|jc z_~*{&b{6jxc21NkI#0QZrPut87-q|*=q_ek#kpUU(%Z6d9^^NjO7R|)YIpn6U4~so zaiVlzr)Q(d1quAL7;8kHn8Agf$iY)RVS^`ogiR0l=HMi87%`R}^5LOXjJ}@D5BTO1 zVdslDrDDZz0eJ$4NnVs*?lA16&f=Zf&bpn(YR^tvwNX4EMfwLJvnB0JGTS5tHa!M6 zQQ$rjT}JswYClRhO=97Qj&R%B{v=ybb| zmmR-$k}6VryEUn?r`3ozQoB^#S?BVVVe{c^mTkAxjEUMfTR7Uy?yfA`I%%*k2OV^v zbKWBDd{3xhy=e?MdK5Y^X4|dIWIa_Rh|Y(3gI!wEX>yJ4mhjc1frK0qu1CUIhmepA zJl($|O*o@S?SF=|W!rY*@Q~JZyn%RJF1jga^B%03WbdqYRqtHqa{J;1x38}*fRhOv zgR6RLE$auqU4nN|;Pg9j#|%sqS>q{Dq+@ShjGx?uRAG-0;bYA~?7H=_9lX)LggsXf z={|U4(~@ZRTdr!NH?Z00%_50b9H2JYCo#Xq#6p`8VoxA2h)#yIWBr53;|EV)rzOY- zvc^%UNU=+LrL)kh4rBIus;%0mtc9c=5;n#dq(aW9InSS7y74Z@(>eTUW5aWsXd3sq z(U!gL`{rS`uY8T$z3YUHSuSeqcDIT(Vbuc^XlGo$&w-z04Gu463G+9R-!>S;tq zKt%#<&t`0EsBseTVumnQxzmQtT&m*yCk4eDV;p;Ocx>!WT8H9P4}cgO<%oW%AP zj(&tW822AG%VKn%0MA|YNPuTq)MRj%)YTCX_L?R(Gy1X^XUQ;oJH6lWasN*-6^_xI z!fY<~{C)?Qsyo9OSA_m~&L~6?I$F2F*X4 zhuchn+Q0_gLq4T*NVCVWY$I>PS==iss&?}z!Wa}c6UF7+{jdi3GuUPI6LSZqQpS9; z({KC>EN@QmA+{KFVrBU0&VUe3KnOlm(S1w^wZyg|D1@wv*6%o>B_N2}Z!uf*(SyUf zSKhV`^$^OQJ^$NM16k8Fa3d=^H&lJT&cPcMXO`Wn!GJ7>HaGS^anR!!W>aB)r^Zs( zGHkmHbkU&(H#c;IdxGbTnsYyh0>?Mc(BNS-cetoBvLc7ORVebwjxOVP6j|jSf)(2R zNebaQ7Gtgki{9~_(x|&GJ_T7fzL+JS!-QH)MS<+Q#Ki zvX8ZdIWS9An&YXj*2#CI>p_M|{-kajX$F z*o0;4wu;D@gao}_pPDah)Yu=vpso^tL*hN!SJeeOzV?WE`!P+H3CF$Kpsv%#}7(7BH5v-NW#@q^PfX#nvaPPqVYuxOx6?+d#}tjNFv zQ2EreDnBggHFaUjnblgGe<0r;aqa0`(jMW}<(3v`tU6m^%L9C&H;U4B{)*6ov$)oW zyp&@LOGfcA=|o z$iXz5Oq=ys6;f4OHcr)^@$JRAMT+x|T)N5~=1GPGJ}Sj~$tb7tDf|HsGB8U<12Xe)Y&rd)%!Fx576#xYlGq{O@C(d99BvS7g6v~Vu(&gL zOeyb+AkRZAoMVBDrX^rKn4MfZ>W7rbEZ1UbMSGaXfMs#NbTD}G>U8sB>7n+(@ru38 zIut#=FP;_clh18FwPoqG2X&{a*beaDAi}tGM8sJdw=h60L-V0NW3Tnc~Dh zI{vVUZp=wCik*@hn;=%mmZu};06}*c5;(CO&tYx>yIqz9tK;F7zHoP;i1~(B# z!;%6URPY4W*E;f|;KYV8%$Oc}={#mUd+c!vn&)U%j?7@7X32qRhfD7H71mhI9t zoV}$fldfvX!_p-@>7_dsVP$9s*lPK)6$WAky7#bQiea+BmXr8&4tH9UCs@754&J{Gj*JPS zQ`*@j*sM}Xn+&CzRQ`Q!BXN&_>!c?V=(*+CK) z%w!H`;a`0YSaKJ2$FC_2VX0y6;*Cn*{sHlZGCNZTrJ+(vImT>FyIGw~4G!stqhm2+ zf2{-$YvXQOrXu^%E#iPl2T1Dh2k8sZI{x}Y;?y4;+AK)ay3lAZZ{}~O%V)XmM5h?T^h^*av}T` z(j+{1xLexjQ|9l&6J4yoKJ___aMb1j+~4nH6XGonBxm)a!imtmzQd$Z!&af~#}vs< zEK)u!#ka*x<%z;=vysg>h0gW%geoGusaJkjO_(zJ98pA_6>N6t5j>^$Nr%N{vqcOH zU?+ga3TbgWGx2uf+!_-wAuoV)RstOL@*?|aJb=)6IU*Vz1|;z2O6(aGw99Ofkrsi6b zm_!rPXsS6$PTGjko|sERE^SRuP75(B6y6iLBX#@p*5!P&2eXUZJWjcWrXqu#^$_pA-vGy3t}hfY_< zN+0g~rt#R*TZ+)9S}*VG(IC|A!77BhD_G0+^-x07!B9bv7kSG*h13*BP6N6|`I83q zW}f-+-P2|! zza$xAd@^z=X@$#5Is1e+l!t`j4zyfgxjbh{|Fy`tTIg->g;E0j7GK&Pyw2%)Rkpbm zox=-Y_v5?w27IIYkjg)}xW98PRP8>#`%bLo89pE%b1xQSh^@SKjcaY--it-BLjq5% zH9=kJIxv1+;GGMOK;R1weF)jMEYNki92I6a_JnQ^u5-$^#{xgNfM8v_f@|2P$94sA zs&HPkGEEE>CgZ?afxUhf*W;qQw=0;>1Wa}l702IDdGJDLK4ov98B@hc({OMV^>OwF zo)7m1nExU+8zjwB9QFnKd4xaDYWoqP&EBrAI@!FCB{_cn{#!c3>tB z?*Y_=65ODfz6D-N9Okgz<#E0pcIqoikietsuzFtT=)SX^`cVN@SLlD$;Ealj~u0AMKJC9u#sDLPM zgeV0?lqU(>MbY+GE(;i5qc9dgEAuyldA;7R__f1t2K+j%`2FD*MM(K&fsxA;dOt!Z zD&Gm*i){ZMVrWoe_)~75Lk;>eG^;|v^+S@0WjCMuDdX(}!9$gfbUn6Jy^fu=0)O2l zwGRfR7N;Y2N_}thDM;XdOT));|79qJU0ylv*Z0p>6Dnc zlsC2oB1XpoyT_)W6l`73w^AlZ%!E@eRdN_yK7VEs=Pv37eutL=?m24dVo*NmyYO3f zTi&d}NevnGJm=%h(6REz3cp)#vORc#xgzd7WEFq);05Xt^?6WD?Y2t4(m?xUYn5rM z=p&Q9O5Q5p>A>#6{hLkwQl91mChuD>`1E<~#KHB3I-`5wtfo@Vj~LpI{p#8wy~A?O zi!p)T<#gL!o>#w#+{lm10+?|!2H)Td8NZ%UJiAYvpaZQ9QIx?-wKkz-Rp5On>6IbZaGW3 z#p+uz&+ar6nrME*DEsxiZ6$~MR=-Yhcdh(h`lp96a^NNQ7t0?C+&@zZg5tQ*S{PL^W*%u_pN>Kh#yY0p|x_4;X^)i-+9 ze>iyDOm3yYIO9O-;o#+xiPidQVtgNe626sTtLapIBz7Of;E)1V`)OmkTkk7&O?4N! z9+Mt3q*k*btZbz3$Ex%`%#g{chevVvw2#S{gIjOMY17b}_gf}KQrLdlnz8RZv+O(n zJ81cOS@S6`vz{@oC$|%b@xIfXzl$s}FoMI+(TeG-f9`+;wr<3F0Xedt0m+iWvBwpE zhpC#wlE%Dwp>|2atY{ya{b<{sz>YC3<_De{Ky>{D=2oOU!oQP!|bZ z_zmz%mHev+)abt)iz$zwj%H=D2Cl0I6tO8_N~A#FFxDgtT+;ULooO68{yas zzzhdqix_;$-Us~~i!SZ`eGM4B>SKl?eEZOgpg}2N(D?OR0a`EE(t{Hi9>+w4MW=tC zXQCFxrtEnb7+CyV8S-K+B=cGl1It+x(2d=X5Z(QW@}9uz(QgHAAHCmhTFY~|t8Hzi z>qu~kk#AiQ_%`;??g`BKg88mNcW_Uj1N(yh%Jlu;LU;A{FlWa1Z&5fChi0+0FwaP6?V_?{iu7xgo9PV_vLq4+vclvqdkUbr}mRRH8_pwLc@z z$aHUsgD^oGww6tiZ1d1@z7A`9J%e44z|EUXEKrD!j|a_oDVp)F!FDidMmOLQ9Nlv0 zeEMxG(IFF_=?a{>jEl${jo1QIhn*!s+f z5aGr)WWh+fi2CZMt-=RKk^6sgnB_G4g$SFEPC+O|H>QkzFYxEf-wViNz-GIHqD%^b zx2N#jsOo>S4!=7!HL5xlC6CIECH*(U^Ppx>#wb7U30N+Bq0s~hY`DopQzE>;{!n1W z7d9nekV3$YK-5K+EBc7IBcQ>A#h$=Tmx)AEp5{Za&?nn&!){B_N4h4jT2GwV6|6vY zNy^<7z=`~jqQs#hr{Y?_*b}J083<$FT7f!;4vM0BrUGWFTP*liKS@bJh8gpvP5Zt{@=dwSb`Ml} zbu<~YkjnpA!MJau&c}C`xOZAV``~+l7fHK*?ad|#^7LhJ>D+>hvzwm;Y2(qx22xJ1 zfS^%j9P13^jr#6`7IcR1j?O^I*y_NI!5aH*fjt-HV^tu|CU*u##;kz!T`Wg`aV}ym ze$a`oQ)j?3wk_bt65M@I0+8L#e!fM@*A10B9K9yOG)5d7!#0eN9}PNTzyHD!cqzy+ zkm?MqMqUjJIRd{Lr9Sxp_gJYs<~2|zs9>Fek1rxyd_LyMY4hE2u&p!j>E+ddjGzg8 zIKkQEFlSGXbp|$$W!V4Vx-C$Bkz$j5*&SGWnalS<0`6Xvf;O;*6$h|}sU5IJOx=1p z5fz8N{}L82x$F+?yqIz<8l-bC=JmS+kATf}U=yQSJI{=>iEg9qx=HT9H!q$Uri9AA zqXfq@%d8sxfC{{npmfeH9n_1NYjIi?70Y0=w^>7b-Sy>e`B)zIdEPqY3A})HUhFgN z`-VN!#If>Xo5*tCMyE_Ny&aU|vBxqocNOfeQrUr>L>uhBj^=YUao7hQ^?J~7=s2Kn z2J?E+CyYdkEBT-s^GaK%UF&);cuA1`2JG6pB$T`D{gLMn(N3$Cn=v}Rs$ao&ug5N- zyxua~;0t@v^y~=uzThVEFxw?`S~0CCvg;vY-I<}sR-Vq@J2T=Z$GL0{WNB*JHX;)7+-6DNW5wjGFUBW) zFyxNVo_`+^Hlm>{;j1WWOM{5c{ofz?hqYS&qvq|Kj*$!+Ko=whZ66v_T{mST?a zy>(V6hcIHZBgkf|MBk|mhkRHt6-xg8)C(viaKkrH`?sCF9l+S^yv@42*bkW28%+&j zoKN;cA#Ip`W%ID|-Dm#&upXV!2n-(ezK1So*sXzc7X;tan{Ns1yzI3JCX4N0p!f^D ze~ibWYH1mbvP&)~V)d81jo3n2Gd9mf`z?as#t=uYq4Jh!GnmH$9QmCO#bX}R_-gx& z(QE)c5QgIbjoV8YXI@4}Ok)18LGiK!)z1!$9%v65MU1B}rZ=M#Db=Aey$<>bppTsd@IEo{=ygIMiSlx#cgyMXOcJcJ>I(GUex)9FV z^#PZ3dOJZ_2x~1r(?uME;E|rmm{o3Dj&m-48+_#m7A6Lz-RS6W z?A%9(XDidXY_2<8qEC8yd0^mz{{=mkFCs~)J@VdQ)IKbLc(Az<5@_9mJ|T3nT=zn~ z;d?>BwH({o@5QP!^eccaL|D>gWH;|&<@|{}{w}_Kq;K|WP=bamx$U&_4=t%0v}UxR z{^>={o^BKneYFO7cAQ#LDQtt}?F{Ej_`DhS2DPYOhuEQhR(R{+k>GI(9ijb{LWj%y z>`oucT9auxv%h52?!k0pXcrWpvNX^*mePL%)}z@mHswgLnprfO_g{o>V?X(g@ZtCg zHrHkaH9M=sL2Anb(?(x~3rEBBCx^pr$-so~88#Y^{yta2g#?;!q4|M#ndaF}WZ(Xa z_LoDXCn}^5_19r9g4_0=K||m2z@$rq$68eTzU6@lm->#;4hOeQe0Vu#Q?Q)y3MP3nZu!r)L zMme+N?n8G$E#NU*1|(2-E5?S>Gs{t{GVBSuEAZnBq0EFXB=*#8<$5>kv%7iUPPfo! zaBFwj-8z`{ebCZz*AM(wjj!R$w?a!AMhV!ik&G4MqQP;Gy0!oga1R$5?;-h4`?8+GN`O zc~@ZO1(qYbMF?<4Q1172GD-VB&yjp0%3caY`i;R>G^r_y3nLe$EOPutG1*Ovk+QoR z+dZiW9tj=_r}^P~xx*Uu;SGVezpz+o+y$~m4aQecy?9rHBVe92a-6wBMPSDT zVgx&5d<&7i4>L*0Bg@cgG!7o>6>wbDU_UR+8JzBO_kY|OAw|A-B={UQLTTSU5wuz&y7wAo_ix!9UqhMf0R2f*3|x4Tcd(k9|}pyczEx)g;v8_?n>)o^c#@?!&M7 z&o4-YjzOGh1V4H+sLHOhk^oxrs(Q=xRKSfa({B`ns#I6a3u57{LA_flWP{#}a+f*q z5@wg@4X#FCV;%I9cA$1=?DfNyr;IY!a-0b?Hk{VWn^=goqr-YM7srP~&LUb;QksvL z_Nx=+Zgcg(;c|34s3UU+U)4x8!Gb{Y1HD3{r}oJV{>V1pH9-F4*gW=8tlX!p|9bhS;KX>8#{6lRxJ#~Q{x_uuFKCUJ6J*t= zyi%fTLY?dE)Jac=JSNlQ0#|732cN_1hu2ojjK9joU)A+jnOdIFKINJr~z zXqNi@NRLRDuFh2&=Oz+yF5|04$;I~SWL(bSVsy%I;w&pO&a@(0J%_Pzt zfjk^BMsd` zL&KtW++Ri~Ie_x@3W4Kw#~p9moq^w7J`TNCn*T{!2ZtXyequj4`?%{T4t9RGD|Fh- zG%q>S{kR^3Ow2??45jSU`i$-rucA;gSoOJJG(x~tpT`(4f_3}TN&qj{z0#mBwS4~M z%8b^^BE|5jvlBxQ2$IreDBG*!s%^-c=`?D>Bg2@c2zvxgkcxdM?9Klwox5#L;X!JB_ZLorFdavmF8&kc1F@NMO>pke!F#4G$cneH5GML6#Rev=b)% zpz1uf5(H1JYd{kqPLKOQFa}?EORWcOP~E^fW}0XeAd%nxH%9tWxD*P0PQRNQXxU8%R2F{~d@?B2t;ZdoBHEfyVnm#@oiCCO9BE3^wX5_{^R|?XbGIsf{j_+gI>?4)a%eMw#W}orX6XFWnwcjc>cw#q9W+@s{B&$NQ;8C^7(De{+CPQT;^9i zwG-VD{X;ii7;bZq4z~oiOrGf4?~ZfL?_9ZaV%7Y%KMxai_F7y&ea%W(jgUahT_*OL zAb+elbAa`>#esIkIpH-N!3WuH*|h+>*&Q|LHBZE8i8N>NOg|gxV}rp1M$@@1^DEB< z=MTV42gZ0z$RC*6sa#8|IF%jyfOiGge=U|jCi5_^-_us>oH^!kK zm7*5k)ZWNVk?ZZ7?CY-&%JS0QI9I6LMqo}k2C7vjF`|xe$JODympTn>de~xNqt}w& z-#c)4tMwNjC_9q2o(vk`8VQ%ky1ydN_Ch3k(dg78@9s*Ll}3mf9%_WB@u3R=s4+rK zV_rzL`0L5+^iW#^*2gCEn$+&V-B4chWnx*x&z*;b5kY7^b-xtta|Wfk37+Ot2{{Yt zx8@=GU3tPIj7UNjJ21kf1BX8wx>F}Y8OP{hkxu2Dj9Y(z0Ah~L$AE?B%^Y%K0OoW+ zcN6Lh`l_O#Voa*CyaM$8B2A=Q_v+Z==>0kKOhbIu%tYy;xoEBI4(`y4`mt)Y}++bd$^yc%X49#?uVJ&?oBrpaE zIA*{yOZkmO$m_?#&VcN6&BSrfV`lo6+3l{ez`?Q6z>mMcJ{DJ|-GU>bOC4O^>6#!v z6>yI+nc8^6T?j`q>E*?N&DeZmcmP&Wv2KF(cl=R>jpxsFvwTn)3#`19=a?ktH`qN> z?9ZPu@qO)6?3J$P&&=Rkak|_33%QPLyCzfbqOUni@5-_JZp^Xo!)q{AdYvY|-n#xx zFW+F@kYnN-MN_4sa(ZiA2X?HOn3tC_x*_fS5~!bM$?TS;*oKMkR(vnzKmr%3MhG^D%0@-StjGO2&r++;(p#W!nrR>OTnY{pW0A5pCko|7MQT~`&f5j}b zpJPR40N?eP&Hf0my(v@&8hSzYItTlvUODhCD0pG_A7R-`n+&d}M!b?{>Ut<4@~P;l zPwg5Mr>-7K@M)*sIH;eRK6vfal|$G1A_@fPcHJ-}`pVn}SC9Kn-w}Mzxp(+PxLjK> zA1*oWXji*?i|=4pwCj_uUSB*^7_}#(3sMGS3Q`A+1sjK=e91UXAiZGS(81NfS-r}4 za1Fj|R?xWM{Cy^Na2>4cZt&%FgH-o2Us)#t>s;hJg73M`7N6zJwaHJOxpu-!*2=+{ zli3BC2q3Xw%HYI;34^HxwxJ|nPC@$Mj)KY|lP|F_Yfw7L3(bQ<;q0M8UrOQR!Mh5} zhNk&SeFwqnC+-4YPA9_Y%=I0__mj>{Uk=!6U!CF00bA{BQhhmyN_$t5@8DXvuZ{N^ z8w-1RVf;`I?ConKeFwqkC*4|K4)|_gC-}-%gWuH+E`ysv)64&gEwKM(KiURN93T^9 zuZ?DO9tinpjS4v&_*eo+PwvN3KeZF&h_-dsQ;!_&*a+* zpu&!mpm^O~==uBsdX!iu+6`y_(Ktt}J+{f-#^jlk_>@IKvw2wr#=)BT!Ay(pqULOR zRV7T?(*r_%XNy}rZ4qf+|BdrYGE=>l^gj;zUu}R)x}Kn1ngj`)?lZAZK)EQ7pTGi0 ztz2it(YYax9_63I#dtKsA)$IWGd9VQhVNf+P;WZEr^eD852A%kv;Q2eU$g&@ywbH5 z-(;w&G}DqlT57b1_&ppMv3r-{CJ2c^N9lg99o6`~w8FvOw`)d)5o!(pct7R`*daa| z<=+u_=_1PZWy>4{>tOI8g*uhc8y(yI= z(CLnP+ipEoX%)~Fv>TcG$Jll%7$E?IkmY%S=M|xUT7(v{Xi&nd!K=mlI_4Vm?pNxu z6>Ef_ZsGl-XGVlkenvR$6lkq8#l_MX7W0on@1f6{_Q8v%C2(%B_E{%IQ?Ty+`#U@x414Gu@AEWZjpx)vv~ZXUkbRiCg>-eL-jCfM}UW!e?0v1D8hk zjcR7{QB51mWTQgdqfypVTdj9Sy`R=L!n7OF;B2&)*fg#@+m66*kf_V*w+9{_W0_0q zcR&IsAH=%hyx@+&t_xibhMWLh8a;NOnqI`LEX$%D0Sf~^8Ni}mq16MGu3cY8*q zcY9GKgHqFTurp&RGsc^k0k0mfoB){R+m;vMb`I|=cn9#lh4(n#ckmA4eGl(5ct5~< z67OetFX26e_gTC?yhre|fq!8^d_TeKCp*HB@S=@=8dVB6ZS^b+9Qq;hz`G9-G~*DU z2K3d;boB+sn|_SHajmOTB~dk<`%@rj6$H%{1hvlc)Y5HN+ZokQ@@GJlFsmWv=}s&O zEI)>tAr50Q=kbofFf~vj_j3L6P)9!%y}|)q(IAE!;q|}d<}KIaq-ejFmAfW1;m~+j zO&~jXjXOty#M*nx2~*~n?S=XneOb2TGt1S1TgD`GMa^{R#e1dG&Y!4Jd|<&-8SXOX zLKkHVrfiN#rQl&F-wqzkw8P>*ABJ9WLv}BprW-nR{^M(PgDDL;?ixSW_F;!W zQUmiPH9+sjZ_G3N`YrUf6MJ&vvT^W;l!gH;<_(Bptxsc1akFe0W|~V#asBAL*JH#g z;(H#8F*DVA3cYs>dl{oU!qTOg%=P;u#%8YLtm~wJJs)~ksHtW--Do|vP}A?mP9$7~ zhHdQKfnO{81G)o47tMgDV2cJ#s?3`?&Qo;Q)5q|n8)WeGR@l=^7bV|+n2-#fb%7_p zAOfQo!UQ0Je`=ca^nK{E`~>K|vvRa2*cb=e7i7ziENHAb~e` z;~ta!y_U~sSm##_oZc#R2X4C%gM*6mdIz-8@3U!9C#MB|cv(IcNh~V)4r}3<-OlsS zSrR0g&=oXv#l-bsIti2fGLjf)$L&MNgTW7EYzZ;-)mocy#@AN7_e&#(BAsB-jah%s z=AHeAdg*N9+6$=Sj5?eFXXL2xjOzmVW7L?@#_4M=;IL?!Qlqc-V+`0+&Vh6>>7H#) z>7N$ZbeXiZxiTsl;QAGzGKRBSy)iZrWxf~w_`-nhn!)vM?TDUXE0A^joYZSvLKSc!NrBBYDZ<6L@hH&^%O+aAC^`oW8}XSOkyYhmE`7qPL*XYg^~G@KMj>{xJW z4CTbzp;<#SQe2s^Apw%`NQl&zg%;Uch{+^}`ADRDbw9W59~Cq#OB@wi_^4<~she0I z?@q(+8p&t*{B+5_QO?^l&96`;{wDOYTQ0)0|41y_+|~WD_37?dTz+(Ym1sLKDr#Ad zW>j1$jq(yYsrA^Ss6X2?Mca1~0v{FTvutrxiUZYBze4ZH7e4`W=wPr9@uF{P#~})| zUQ``;U<`X!^7Nj})p3L9CasUG%3KlQh^UKj$M?>!A`T` z>>)tJe5~s$4sj*dx1X++|!X#z{zX(XxSQn6(DrP6CnAQ)@WI$-v@r_IyXQH-svKo&jF#c zfdHBMUME4G0A)JM2aste-2}M_9MZu!fE2oZu3;Pfr4Y#R5S^mxTpe@y8z6By5(YTM zkifz3P&x_hkiQp9(EV_5FuxPvfJA{DT?_|E$$O317VA$06HHPdrCUaDYoEUXzUbCB z;7mWjHO%X`074hO0aA7xwU^ib5`wgZATwTknaXz)@)cd{2Ar9_bFjcF%kV`HAhYBI z#(wU93cl!WH$cjJtpa<_F9Ct>3(9mm8z6HHKOzzQ z4!N2xX9J|d^J9Y80ik=>0D%PdJz-+k$Xyz?+1~@tbORe4<{5t|vE8;P^A)zPJ%n9+ zUH*TAXWGXI982&8>?E9C8Dd_;*PtAxPajf2F$320FCc%}DzT9@}SPvGw<0>aoxN zEXdI{Yw+A)xIhrfRCKc%AdQAIBD>$O1*3F{8X!&bc`a-6-vdVJzBE9ZkDnpP>kt9m zkOqkJz;7hB&3_U>($#2y%%5h}uq}QWbm&$zKw2)J%KIZ=c zLZ@rm0BKLJCCI0sOt-WF(or@;WRLrONI5!(;?ZNFiL71fVi)pNRVnUp)B3=*v|5wa6l;U(d})(S#7MwmJR={U`ttx=CNxe;2iPC zAxOH^4LDufPYCQ^{m;P{Ehqu9*8eUw_nDwfcf27HX-XL%ni_-qx^utOGpqmm@Ie>6 z0n+V%p0k(ycL72pEkHa59aU&~2*(w|S>HZe&szL3NJJV50cS(|B8lDY-wqtQ{tXhi z=et-t=CKSA(sA5ab)%Z=`lC8*I_- zZ@~FxYcXU0>8IT03qiK{N(dsr7v22^oLep(UExa+OqlKxu<&?CBxa(hV{!vkWQvCL(yYAl;xHodZBx!GJ& zWHy)LosD-E{g}+sR_sVw0 zi&t#w>}uaweDlWQPS48j4IPDwW8sF5u8y{i9fgW>aodcx@|iQuWyLpluIgk(#cNk| zv=?@7EbeLBaAQZ$#^Tn>mfD)u<%=CvHPywT-whobyEkoE*|D*BRp*AaH@9u*P_e3( zE+)p86yLmjMbC28b@|Hfbv+xpySh3y6s=^nO$+6!*|X)DMbnE)nve*3;2j zxV8-T9`~lTEAU+f_$tp$WrZ6(h3zFX3DVWw)>GKFqVt-K-K%<5dE~+yOXR}ljdJ0} zp7v{QT(=1f6|P#_v2kPDjU9zu9qVrFabIHwXkB+*?44*N&BI z$ba|R&Yr?m8`{=(sBVnaR#nZB^GI;5-Q8Uq)`2nP_M*0)o(-KVHuZFD42$uf`lJDifS9*{XTPRd`2$ zNBKy7RC>1nKxUQR1>mV}gsYk#9cL!^#c{lmUB!DUY&H`R58=J7I>Jsydi%p)74OXl z81n+AJ}Mr186*>r3a@&Qv017GUzId{)i{vz7U0PMVqK5L;3c^j@lq*OWeg+RyNj`I zGK3$MUL5S>@uD6I-D-a|Uh&NGa(UcSGNZJ-Y{qo7kg{BY=6Kxi%$b1AE-Aw=J+8>x zY8q_VWTKKpTyQGD6&qtNlVZ_?@>U*;Rbql(Px_Zg)`n(l1*|Jl9=J??RT&WMb7bbp z3oc$zu}k5PuxV<<84pmwQw09l7`AK9T!;QPIqqGw02`W8S<~t5&UBb;qjvRz0!q)^&HR zyYG%W?s($9`yP4ZktZH`{)s0lYj|Y~uWaR&3k7Qpx7KoN6R)Zis_eXKDX&__t82vS zdR|k*YZh>9i?X%wS}U(@;dcBlykQ}4Si~DE zd1EVYT*8|gcvCZXHgIPvcP`~E&AeryWK;NT1Dd25TVb+NE;K`LisJVRh&0~Z?v zZZ(Ku08XRkbC_7I73=i8E>f(H62Ej5u-Bp-6Ye3uIG}@*cOADI#!-;SJ4oupIajD^ zu4jA^6K_RJVc?6t1lySCXqAZT zc?QuMBNmWfgsTyRR!MBa1w~{Nm{23|Wnl50Zo$)zr>Fg%_P+LmZm;_u z_rdM=Z13BC@S%qu+W*kOhx+&IKX?$~bBSwsybzxt#V1TM3-O6Ud=gI(6Vgk>gbcis zON9hkNGL({6LW>cJRuR6n3;vd5@A9SPZE+!gya&g^smJ9+!6uaO!$~ecrG{dk{UBx zf-U(A846CF6BP&5bz4xrjcR1o*k=|=*%qn2PkN|dLRYc8&|F$rQYxFv=9tZMW|)~I zSQ40}1RUqZu)HZulFAdvv*Q9e z;7M~5n6sEUr!!|6;}T8}0g^qJIrFhW2Q;eFSUG59v+4p?jRf>R8f%hSQxUmNEI?$5=Q*5hzJ$wN(_YZ6q2V_@T7+%=1E~5q=;aN zXBJ|_9M8-NxHphhQ0kcDm>HA>k_7@6z!p~Tb9oj6|$R3A)C4wwj!BX zQ(0XaTan3b%A*{Rf?TmAahyq^MVTi|ODotDnSB~kz5ywpg|I^Tiwj73%cL*uygVKj z%1F7C{_#XJiKu_YLyYPf|*rPz@h|3P@Q{6?m(e{h!icQ)@j@(ljukK`S&w3Jp<$)qpy8 z9%fS{HZOwBiA0p=Fu|%5=DICjsRVy! zynjF+_fdTJfj|o!t5Se~PJRvA^u53{;QJ16ZVOL6!9o-rW~{6VAsZ{Jna&h51-Lap*6Nsy5~wq2r@~-U zoobmbUt0`_gK1+m@$lXNCk3aG=`_(0OJx(&#c1Pz(;N=8a=scw3)4;1P6SR1S8!P6 z0+mjyN~e|UaK9RLnG0Ar{fvC?;1q!yHy27BSjbKo)}en6UwK)gsl` zVijiz(kr$2D0Hm z7lhNR7BP)6pem?c7^)LkE%ITARit21^h{>7*R#Z_Dd5oF81`jHSjExT0HRXH_&7w_ z4ua&1*^x<LIAfTj>eZ54-@@W&C1T1DGZx7isp-sEk5pEwcT8Y}1YW;{ z>CD=4;4H;9Q9Thv`O1#YWUK+XSE+Ivkb9{*l^amdlpq?y1%zQ1M3FOVsAmaNlaN~) zkUCQ*ppt0_rw(gS69w}np+sp=GYO_o!Vs!bsKjA5B@976)W?nu7#qQcVS<6lm}Svv zCZOOqf(@mlG*UH4z8cjW)rdkw)v2*jtq&XR;oRG()-5<;DU{V4Rnavr*VMv51e%0@L_nEMIw+^EK@5z&d%MuH#&u86J?a;6;4FiR9_ zWg3@;ayV;*z>U!{%-DpOh71%z1YvAa^H>w&RbW6n*o1hc#-uWH6Ourw^qSOG7?V#S zHkzo&kXSGm6^1xjLPQe!4owsbg)&%;L4GziA#|mYY9?urFJ~o7U`Z)3Aao@Nr`pOm z5xPKg-q;uw^5uk7OAWJttg?aGuTY>)RlLroa1uCM!nKVvToEy+Dnm?|g?&L{N*;4k zMMP{QczgWO>7Di94Dys`2c_mR6f*-1FQvHmGAu>gl#JSDp-N{F=qTlM5u&W*pG8P7>aVgz6jLg~ ziyUFfi^8#Bi;yLzMwc+-ViHUAR2Yz3rWycQg7I!5`d@5GNtn)(QZ_-<3V=)}f>}&P z4_zlxqp$>B>tw~y!uU+_THq{T(NYu#PAeAf!Mu!Fw1^yC4h)M}lsxRbLk-i;vX`g-xe~U6$u%z_7O5b2ue0y z8ZKyTX*jpAWhLQMURJ6armKcB)i6Uf%v24tR71IHn5`PZNgyw44A*SS)bbT6jEQkL z&pxAsVcw71()gTAZY$w2Y)nW_NG`!VZvti$uGpDiP2koNp3J$FoDi3uoSQ*7NraQa zH9~T7n9`hdUNMCz#d1smCt~s-alA2+j|meJCy?Jn@*A2iP5?AHG1-hz61mmP2`f1< z5w#2K7EG0f?E)qZF-yWDXnHvTv=bC#BIXAXiKtMVGQbI@1H*Bu&Lw7|Lr#;!PEBdt zlF6&HdDB!ZV^dhTgC0|g96IAM!k7?;nOY{yNuaRO5LO1}?|M^tssJM<@OmfmNJ02o z`CTPfYZ|Y}B)KJmYI36KO1vX6#{W9`%M?T|VwTG%!OH|nAk5_P>JmN)jAp@#jYuuL!4AOZ#6Qt7!vqUjMz?dvkB#@Q>csS!< zg@x&P-cZ6#@QcZM%)Rl+lut~QJk=%=Sq6#Bl!9`>Fy+RP?*L3EV0svsj^pC_ybzHz z5NS0d`(upGdNE({H}m%-JTzreXl(K9eO^ASE!NUtCM+Or`PjUeDp%bJ^w3uKFMMK6mlH&crdV5 z9$L4LgJ#L{upMJW*n#ymg#r3Jq+vHsDK1=4mUpg&&e?L(sv#Ahe~k5CU?6M^8<-G_ zpZ^&}AL!kwx;bCZAp85y`b3ZNg!-sCmvn@03KhRws*g4c?d@(iQBj#s_dbn9LabXKI`;Qf&K zdd1B01-t$=1^YGIxv{ZB=e^xggO)S7RlBVszJHm%+scPTyQkJ-_0$UZve&Kwo&_%* z9Hqq-+Ud4fTimfUJMFsD<3Rk&bVl`H^f5N=+)$ok*Tejmu=(0N;luA{2vh&~p?1Wp zH)S#$4NQJ!+f13-k^Q=m4Xf&=as_V5%(sP1cLYDSg!cBa*J=%Z~!f{G&CJZ7wdSBUcrt{MBbWMO?V~`A}uLyEDYKf9Snn zk@<8R*-i~3epT@88Vpu=pE#tkHT8#h3(;ZnfwX51n+ME?Fd%x%#l zaztE^*UQt&Uz4*lZFVK(jDJh7)@Eu(Ogws|l1afOU4;LBut?6VPq4gjo=u)P_`-Q_ z?2JJ^b;i)W!CLdt3scPZ2JPmDf~EL6%m@o_qNgA;>ifc|cysK}x@@s;J^X1b)4i4D z-ScS-OL&@SPWpbrvvX~UHu0S!))d!LSEfxI(TkrCW$sM%5)D56IDQ`;7P9_hSj>8R zm=z?xHkQS*-Wuk}uavI4aeQ}-Ep6T7!4#u}OWb$Yx{qbK=h!}4TVkuij?t%U^I(^4 zX=@;Z%9L74d$H4a^tyftr#4?6lWgTUFdWkEr-SiedQHG)UE{0!u&0S^2{?<8u;hOF zS`G_`jIVNqcXo{LbsheE82c!WYC9jnDXQy^4Y>EaMK{lUe4R966rZle&glN!wme(% zAwLfCyF7-g&ia!nHI$GNN4#1-G^_D1!{$(a$O{h2nI%Y-85H&yeeVsnI?22%_%S4l zWALX6AL6K<8QH#qx|U#;Q}c4ZO{4H*wnaXygz-#NU$))w5Sh&i*P1ZKOT+M462fMA z(>~HXZFropq>=sFFb7%uLH1y&?ajmaw&+kS^PU=#J8_SYEV@m%JnoL{$3gtUuAtK# z1(Q?U6?A!6Zf(D-j8D1u(?LdYzGGO^_@m)6+xg*8{->f&Pc6!VDp$|ZorhwO@(Rb0 ziXKw&C{p1#dX=ED^|5x%!<{xZE#O0f$0VR`SorrRqt z&~Z|shr%pB8f|m9xl6Lm54NX2?RGgeBL*%{qEM!~vs?>;?G>v#f9L$S&XumH`bj$v z1ijA5DA&@+HYFVn1ou1VDfaIwc9yjrsUh3SUuCaRDCI{J>Lr_n&Wo}|+Tt8U*H|x( zvpmG4>;Et;I{q{)Hk?*? zFGmBU_Dxu(pu~gnS8!P6;q36=@<$kFuVDOTSe1Y(?Z5w}Hc!iBycXsC``G_?y5hXB zF_m*NkAGG8Kl>f;cRbyH*8l$so&-fA;%z{;!7pciY=RaQrJH!;zixIz1}y zA={U~DxALRGafeHth)c7@ExBg{$5^D-To_{RrjmE{}uj!7aZG~!+A~O6EK*NQUF+j zQPR`nLJ&p;#@@xSj|)apIS%!v_u?=IC;`C=u##>xxZ-;y0{D%v(Tn~_@n$sy$U?7c0 z-HJR$%g=)0Kj8ERf{rrj82cEnVE7F{5=_ze0Io?^vSSc1zBdKtnEeQ4HLUb#W^oq# z6e6k-6trx>_+I0;fui}-OJos@6S;9W+26YdG+~eC##XZTZ3(es;8Bpd9zE^OjNGI24r1_@S4NkxWb zpe&}5Nlb#GKhu=)q+d`%^dQa)IwqK1Ld< zhFvBRb^b+0nEE&eY)EH3_#nwrFw$T*>_bi>P{Aq1hv5To{TBcf!!ROZvI9cQ(nC_< zdrjp4QGDnLfij!@5jsak(9fvhjWN@=Nio@EhDD&6#S;pKZzz?MxVITf!$q=9Es zVYlF=*kEr4%b|*c9;#gU-rQ4&45d3gM4IoNKp24HG+QL%6oBG*PE10S7?T#WFgcD> zv4j5QwG+jdbukT5jVWal<9NK*lJc+>`g`Knxj^nJSVaamMO=h`6#(BHiK?B%OA?6Q zlBlIviO@}As9b*)2|4^qC{ZCH5ZSmeV$>CCC|*}1j&n;W;v_|c4j&$oIFCQIqB=U zSKKlbH~qS>_sLgKku)Utab)BxZi=*s3)A?7Q|M)mhd@=e2qI9$LNdu7mlcpIIfQ;i zXsAWU<11N_rK8ADMh+Ew#h_FG<00V^^f&O3Kh=Mz_9TDPLS&dX{LK!3sePg+82Ts` z0vT0zDv$JJhCWKUC!-3dB214<`Tg=swKhFeTJ{>h!*aP6hI6OL+E z{R5;l=~UtT4zJ2L!C%Bn)ype*2k@#7$%_0#`;}B*GagQ~ z)Mq?AMg@kyM2DV#^d%bfs9#ln|F@)@8gG&#y=pp-Pd94T1olUYB_EB!$%mo+pUCa} z%d-?#b+q+t!l?u{n%_sTUL*wOs=4_XKv2rurmbzTLkX{@Ze3bdGxi5L$<8eIij>G4p?Rkd|>t!P`h2Go_- z3fcvD!~myldWbIio(ka7)qt(SRTy_%4Y*qcNPys3!j*3*xp+8*n%x3ZIEk)wJ!gq@68->gS@vpb6DmGsgE!jWXBQWX5f$P$imu7N ziq$^OO_ODl>Gopr8d-Ey6pJ&9#G5O`MMd)p=gx2!7MDzIyiu%@#Wz^pWK+qctc=WJ zlX&d53h}3`ZmD?mwj%N8OcwiZlf@IPsAS&#(=F-Q>FoxsU~3z{^p*LSHCZfc{UiU~GE8sOH3wj5@nPE$T4yRU z1abJ54*%m5LIBpeCkw`taRT`!lRRb#Zl`3yl)_R-1GX1dB>5d?ME03R$)GT%CeqjD zcp1Gj7oEKTuNBLy8@DT5S1pJ%Co8Jp&3WUXG0{vl(Z)n``R$dF7HO|^BK>VG-Ckp) zSr_>Nsup0wmX07{C=#LL6sg6YHkrQu{!Xnmx5{B^8SLLO*w;C5MW&;ryB*uqAV&-v z=*jl=^;l|iU(YtnsIK;viB~bOnrD!zh5b;ZtuNb-?JYW6y80W}u5Mdjm8q)f?r-Vs z3=~pV8%?y9gZCD(ri{TR_yW`Dd8N^D=HD%bd6pg2mR=u!^m#T6|7-YfnpGyO?_Y03Jii7NBbH?03a@ ziA!y*;SM>q_8GRSX?srP}4d2+f!e-hlpcNDV3%ZXd{YCjyd- zD4^4d-mkeabg`j1?#_0_>sD3WmhI{q>}u(2Xz9M;E6Zl7XatLaSU>>eNE}q^9;>VOCW+m8Y>oD-c(DdCacsf|HWHMS=$?*u|)C~nU zrfy2!mQZ?VSr}#kSBxv(MSuIk%^(iy)Q=l~UBRx@^$aVcr#KFnG>n_JtLXZ|8%Et& za8v4La5RqFi=BDKO=}nv;jPuYk@PPpdEvQdpLzPJajJeyL|5w4V02ks@&dvk%gq}H z0^Gcnf`*RNy}4vuF{FiS=y0hAn(D_*-Zkp_f*Vpdf~#R%?>QyoCfAQ?#Q%mDj1moF z{4^>VSzH&8X%t+ax&adE$5pN@88^P+1+9O>n2jKGx>klQBiELjjEumRLxov6OrF<1 z?Uo(OUhEYqQx2HbOPRXyX+JkU^{{-dKL=l|zl~2n);-I|xM}29{7n%n|wAN`CK_1ICAd`>PGr+wUHu*c>{| z6m}tV^NTU|kQrAgOjbq1?J%B=Kfw#vlRJTo6f78x&yovW3ZF1W!!f?>xD-O8;ZZ7u zm61^&J%trWNa4HuX!x;;la-;BjtzKukwR#c|2RE~Lz~aTFNtu*XWL+$p8B)|;!pA7 zPtp8W1sv|(#`I3`_)pO5%b6b2Nb1ys$l#ym@lR7%Aej7YBa@L9iSnm={L}TIGWp-p z{L{65Z{ylHPPK+ErP5yfbQp-Ml)_PB94qZwu^1>G> zJ!K1)8vK$7=N%9}qZWmcah1aKOH{vFFZ^^b{B$iZjB~ojzr^D=ba+>p_|(lfKmIZ= z{xVfA^`Q$9l4_Y(KFh2ijVV><#jo?i8@%uaFMNd;zQPM{(&_WLZCsPR(3nyyb$IBx zQZ+(JdeJ> zqc7Cyg-@Z2z3_|GIbshJFd8R>x-2E?!x5Ujw9uvW+76e#BqVV4x7erH6&UyZQZ$@B zi_nc^U*da^KW4E2zfwHUzaF8-tG6Tc1T__vE##l5>Lc_d)gd(NWGQOdtr7Yd^#Ev2 z4zZ6@is$jm63#Lz#q;;iLhl4U5zogn^h^>6IPx@j^eT@&*Q2{Vy5FPU@6oq;^xt{( zfc)m@fA;nQ&oD>l_tv_hSXGu-O^Q=?oQca(%Zu0m)=FxWx zKc7z%@qBvH3;&Kszva;-n1i>D`poj^YS5v6bJTf4v%Q;$=h?NOX%bU@lhx-We3K3@ zSFeJ$j`Am=^GkV~@SBL|Rg=(THC?4}dWsG=^aAzwLNjhDwiWoYN52l*I`X_L;k0Kd zN@Wt3@i0BM@um3ED6H>hucraTkgpm3&)*2lzOf$dmKui2zmr^-MxJwrFBW-`KEg-lFH zo~gQpei42XlFe$5(0rGifa&>93%!T@>TLDTLQ@9wS4d^Wk>2XjcX;$m9{p#Jo=ru? zQQjJlzRaWV@aQjl^fx_vlGDUe{&J7*^ym+J^g)k)$)n%#=u%cZaZInyqc8F3+dcX@ zkAB0War#u?D8JUDvmX6nkABRf-|*-O&MO+_FY@S&N8jzy-|^^C&MO_|d9!PJFnZR2 z!Y8Vki`H-`)|vdOsxc&%FAR1KWH@KDrds^;tW;#Ud2RJ+&d8aJ(PbiWU4~$2O*n^- zUgb_f$VATH0*I%$GoQ)3guCU&I3f4b&Y~7#c;{a$bSI!809=6Dgsi>GMEoP`aF3oJr^v!VN{M0LI zlel5;4cjX--HWR;BjFvyGhu0BnMos0 z`C$j-X=5)=%(Q`53ekCmKyjQMvptIpZ|LZ*L2(Q(*5k;Xf$!|@90&~)%yiMNmqDxS+3 z#HSVVKI3c1*x5TQUlsY#u5N4TzcjBf&9nu_PhH+}MSdnu(@G01>z}X$Dn1{zuqdRnM~V`mP{{J)MmDK_6-cShF zOuXqBAmh;B^m&}e0N+0Ri163>_y@@c{8!K)`Px8){+oopmiQ^9ZV~$LiTknlJ`r*b z5dRS;Y!dG@AEuCghBV|IA>M_tHjG^*H(@N2SZd~q0{t+>#33!}$Js`vS3}%y_OW3) z4WuD=9TDkl0wzy3-)JXKGWnrA{Hcn_*d~}rjirHi-`6R{~Dd#Drb`qafY8MfO zbQAGed>To7&U{&z{HjuWNPi7y@CvfLlmCKq7>LiCa!-EUd~Th*PO1Co4`Hka$?KIm zNW8&(u#~*f)Cox4o&u(dVJ+}Id>|SMy+qi3 zfOre`j3mAWW5OlBZ0b+)pG-X_j-~(O=Dr|K7CzobT*~EDDHr7T0K<{rdx^;Jko64tMHX~^4-t{r zQ^XJA>viJoNwR!_r#gVKkWe=Pegu?CqiDDc%o8sh2|E(^glze zUU0SGxq=r9W&}G0y9N6MIrl<&*9hK7Oye+eq4x^zC!V0xXN7)H@JoVE2tG|*hUcB& z%S7Y{8)j+$H-!EVq5mK>KF-m4ln9O^o`G@~JedeNl|t7D{T`v03w;(5`8iMULcvzS z&4Rsx1A^}tyhiYP!CM4x6Wk;CNx?e>KO@LF-{i5VA3{GN_*LR0oSiQ85y4l8Yw?}D z(7zJ=z2JWeCQ{&Aje0^v{w4_?Cpbe8hkxtv8o|Ya?-Ar2GUJ~kc%k4X!4Be4IHyNw z&KZ;cTH+X`J|y%W!F|NhO5G#${elk@i}0Ki`We9&h@+JHH=%zZ_%p$`1m6`@1>ip# z^N2*|n}|lDROnNPvz1yX^kU*1v}Z!&*hiI|uhhjtXNXlw^$A`hxLa@!5%p|85$PQu z)++Ug;Io29h$~UAiQwZt2g$Q=4y@pxh>)Y(w@c-@f_zWm{SLd}7SnbsBf_qgMA#ik z>HO9akdjgr>XmNCa35|Wjdr1fn3n#{OnLsm9y{p|JKRJpm*))Zu$MIQzn{2B zo+n830n)hN9wp-bJw!x1_Z$)VJWNFWJ3>T0Um-%N*NJF9-z097wR1ql`x@XMBFcr3mzh({GSqhj);2jyx?IX z>i>&^M~J8wFAKgxME!V8@O2{U$TC)FW)P;iMUewA;1pOsHa_my+o9k?uP((kX~!n91wSs-hlp@;7!Dh(oX^I7J851 zULxxCKEeHh2L$gWz8B>$_!jMq`k?JwgnkYEQU0e8QSR8PNS8M^Twyt1LPYs$y-}`O zFO=se>5pZ>IV?+(Z6=z0WN z*CUk21LOmJkce`5P3YH&C?8$E2!DrkE#9YCj-clek^fquaT1|v--O0_gt{Dc{|5ZJ ze^U>ABzzZfIrI@)_h(Sv_X@4+3(EbF&`%Lj{)dIu{TI}O*M(2(EHwxV@wC<0fUR@>hP9o@Ah2Bj>ebfCAq`#juu@`!H(-a`^RJgMUjzCmVuWXJl&!+$8+j7QL)%NCvJx7?OeW`a?2s z+C0kOWiLhvpCdOBpJVt`Oip_Ab`th{hj2xk*04{9;_)z&>HFbgV{Puk+5%NkzwWFG%q{nIwhj(Z?3TWs!CrI?M(X;}FGN=^a5cCp#_xUjU58(R z{CvJ8@V9*I2j=5j;qYBQ1m7Bm4@1a#<)IrBqL1^&*d|zK<#D@MSHCjIOM{8>rr~GxwX&382YR7jcH{EHVukDwCv)ZPhCK37 z-c0*M)HFm@eISJ$bc|*9?E^Hy1yv-?6xG<&7Ps z)Fy;mXXWv`Dz`j#LS7n7l!u{&Kpw|nTzOr2=udFb>Ue$T>-f{9ldox|u$E+u>67t;k!0OlH$z!ET zBR=&z9X~7Y22WlGdAW(^4MNkXZ3s9leZD_ioryAb@*BR-tgoV7sag>WewcNXN4Lu3<0juPnjrn( z@^RmFSHB(5?=U!MKU@a-UFpeNg3MlJl@dOH;s))myyjJAT>#~sDSU{k?)T(9ib!t# zv-)xWe^=gK2(j(Z8b{s>p1ch~*=hfD1`Fuq)f zx?!Ca{e~y63`)HMA(XckKP&H#p1f{Us>f_$gU`x43gu+4nbvHKL#G`Ndx@izBX%i1 z7xff@Om{tgHr=!*ZzU?rqgDv`?Bz61-jsD1$A*5Ccb+4U_0q{UHp)ViL+r9 zp1fiRc?Ud{cL9D@zhxq?QsTdgPTC|ExH!t=ZN-z9b-o$jrhXUWXZ33XAENi#`18s}cHUk)_|}e7`aH|)L>`Jv97U9O`cvR^^05Ud8){pRJhy(@X5%$!M;Xx3bsPn8OVIG9T)J)t)YoAhu;(^zwY(}V4$g{uk~@6Uy$oj5yNTYs@t0CnA&+1PFqvIu1gj*C1!r~AvMFCi@04c3ZA_yU-*gE#rby2bO<8I4W6#$rT%DM4d~YFaJomwwTc_e|I8#Ci zoN;K)Pz>D?O;dUcnv+{6J~&yQzgH}Ei#)8)wl=5EELauPXe&SvTYqoEN57qa>0X!4 z{mp$Y@!3gw>C*HCtClye$gDqa`SQl~>(%9MN6Sn1FCl{+HgysgAb}0_nN??RXk6D+ zzr4}W+-{sce|fm0d8VhgU;PSI#k8;mi42||1>CNHU8PNq9?6*{hMEOP>}$sV6#wyQ zNK8Dd3R+S2iBX@yLzf+^WFa5Tzm~@Wy9tSXMci2-c~`*zd{aexAu@SK!50uARrCR< zko-i!rQk~y@c{$2lQi4)jB`gp8cC&!*nI`t&(MUWigz&1Sq1F2r;3-1Wk~XRgd|5l z1GZNo-ujM%YRST`1e&mBq?-2p!kcTpzhvoeU088R4V@Dx-i6_P$fat`bqkf0f5?I-a6tq4yF#NdlArMbSYwSC8&4~E3~ql_X@%2vit zL##IX6nG&amAF_^rWPxvD--mzwChZ_3YD zFy&uhwx|4nxtm?aY#+Y~|LcXd3?7Mncfu#d`YOIEF=rerJ4ov|EVtv2}Xp*A0ve0ckBT`JmV!5J?I9f z2HDeTu;slu=EfXWQ|KNRqfdJ&3eK3p`7_l}G2dB1Xo_4`bA$};+Q4&68nJOikUg6R z4Rd%Ru(!-ThuoW{P_^0v$RFF+jMMh=-77Av4YdFPSRQ2XGmQ+d1=$Ja!!$OOWSm< zym=CCF)j2gK?3u}^r$0mCF__L!+5*cbQtFH+jQtpn@|t7fUbOy!5wS$|9{DTdcBRr?c}T!Sg%2+qwqZv-8{L&Yi!gVnGE4V!i$*+B&C?heC0}^%*(c*~`s)>L^`e zsYN(p2K%}NXW5+Lom}%%JPQ&|_%BuBn5297&7W`}O~m8lI0nd^CSwm2IiwOZE}T)0 zC6Zw}&oCN~wy{kA;(Hv1$I?igS5%@Dr>-cT4U#Ur@S-FSLb36$OC&00)y^uNSGq+Q zE?TqnqpPD#r$7MCK>2Awx*(DI#Fc4W|D>P-*SBA}JCf8qn1P4hSm{+BeFsu2wdrVF zQka^sWPW*SuwwPHWrIs0`HrI9*XiR&tdJ)YQCmI@OKH>L!w4ykCkoxOSFG>bFdzhe zy@+Z*w1aBDP*gEvY3kcorRT5F<(E$c=9@(H35hfo9fw)^y%G9c5%d3u7W&n^LZ2_D zUe@$mR!0l-C6!3en7`E6p&(h9`lA+l^NuqkMf?aV#z`}nliQ1yV1aC?%QJ~Y>U&qG zQ+Fi>fEBu6xi+uTyf|@TTGeS>4uK-6%^6WbTM}zNF2&lB-a)LfYmM0_fTHx?0CDccdit)wCJfyzTX42an0pnLY~GyY+P_-tFMB2ABu%BASgac;H6064P;kl` z@c$oUvZXuQUf$Nx(ubo`x_ipovt8MNYlHvY zOtE&!(?veL&$MUtenxpKrX1-JTWY4pFUYO&x}Nq74m4uZ8E#+D($%@8JJZ{j-JI>q zV%reC(S&o0=%X9VQ_t$v-80a+`HGB|gvCnGZ*{B=ZQEOMx3I}jksCj}$6I@Py3l^) z7vJ7;rZ zF<7h9qZ>&FaK6+1vd7*yb+u}7O!4P^F0gS!?Phz%g4Ov54k~e^>SdHc!9~l%798XI z=R;}vID%^RdUG4*W3US3+KCd{OtlK?uzkeD*F{(s5nAPry1bKH$DwNLO38c4J2_H23qwrj9%^@fZ*Vr)wgt=4*H6{qVVHO^JjR87B`1Eam!(!8l+Rq`HxEPChh z7i(m+q1nrav@-JPJW@rb=?LZTgt(T`k6&#WHUl}O$SR;4UhjU@eTZmFs~<1c3}tgv zX62f58tT`e90yx7t1_MdeZ$)liffWwt5@kgVWQoY#&uPv@iBLn?!=rWeVE|RiZ+R1 zOBWHV>zr*)QHZR9ru<_|5XOMowr|ya`BuHvTJF6{J~jntz^y&fe6{mTU^>l_XGu&~ z55n^I^r}rN5FA%>x~;i-n7$n3J2gl;Wm1FKC)3XY`@{)b%uKlPBKxZHFvP~ETe94( zHS&zDsx%!t-gU6DeFu)M@`JrWegE%1&B%<=*!GmRReXBG`-AK#wC(Q)$JJkdt>Od!`*9D8%m@lDVs~S=;7p{5-RJ4_gRpbVK}k`&lgHZKO)qWyufsV@k@RMT{Hs`J>bZ!ng@acr zL0O}gV{_N+j`Fi=RN+xYXN^vl6izIdoH!yvw~52hI$ zHp6G*G~h!U$<3C>WcLZGAF(z~=HPz#vs`*)0jpNq~p-ZU~ zJ^m9lKksMb@Nux?QtBj+|0Iu}D-}Y=bAh7youT=61}rmzD_-y%peX-LFMO649_Gx% zKiLcC++XNY810YBcSrx3{%kLNb{H8~DYUrJ_+iPBk>>_Q!{>PMPxZo2^}^?R;d8z4 zaxa`KnL?Msil%7#724k6{lOJap-W-5CdywK2I4BEs=e@PEibfswZ~uM@z;3#H6H&W zkAIP;FB{d+@f@M3zO{Nzn{6g_N+O(hXqeyHFfy)ESVA%K1~92R6bW>g)XJuxJV0P%Y2IpP=S4 zVR4LqE@(zE;gi&MFZ{z2PTq-lp55<-e^J6Kb@*}WJ6`y2J-P%YV|u-s|9EwZV?w5} z$fM8q=xaQhEjZ<|zE8ySZNC@Jy_nqaF9}_&`A^i}t1z5&DV|^4Yl$@b%RJZTBo>4? z>bJn7&j(F@Q(iOGr4f3Tx>{(OVIt0{`&5KJMLiLrXX`cAp}aEnpAmU;)HHPQ7*1VE zv0_y(7jo$HC7e$#p4;=02!FY{-=ppK2&_M)cs_hj!Y%!4p^bejm0iz2PxDu+)u`yy zhx9~zS+bcGUmSJ3Ov2N+o`^3=_Ily>xHOD(Q0NulpP-gUCT2M@C})riKcK;5N-D!Q zdb|jO)-S)=c1#Rux+WY^<|G&WYPjT>Z_PPx@f=Txx*UPFFLrDGrs1H z`sN+k%6XX&=ZWlSXf&nxVKi66k&ovf@u+ZrY?|j+$RQQZC~N+)+hEwDFT16)AM+^A z06&WZ1Dq@fSKA?{2m*P7-6NM6KV2G#qJcYmwzu?UwzqT*=1ih^!zpG=CY;`hu~#@$ zZAPV;gr)F~Bn2vVXZ_*IGLv!3iHd@6kHA8FM`u2#e4hI+ux+ zmVwOXz8-w9?(t{Z2Kz9;Igsh?%(i9qJV{38w)7zvc7musixJ=GbP5U`HuB3!pWf}2 zU6nt?hw!227)CIg<7PyTQyC_6dLlbITq*??^)yG0=wptC7;d+P=#Ixnhl=AkoRPI? zqTUQ#{y;lwp3@NNR?5z7`$O?M(4H&d)Fo&5(@sOg41Y3q-to_1Hr-E?En`fQmfyX* z?~i5YIbBccGTQXNqP0rT_a!&?G!nm0z;3hX7pfA1{04va5haQ)85}B!=<R30a^^?l%1(?)|Op2))LOKkdo%w7y73+XGlY|Idn@J}u!$Ux#m$ z`0&^AK(il2y=ZUlv9A3=YyZzFm1g)oW~^}f{UG2@*&yY1rIgoIMs9Ma;Y(gEa&8eh z9}qbo5`8`+`rIVtcb8c=nY>r_io4d7TM|ZGg7mnza~<)27(J7hO1eF=hcJ*MP24k> zBSJ~MB+ejqoAr(KXT3(_^jXyf=2|uC-|D+F9qKc{Da`1h{)XNgh_|% zxS1Z$Ehe5QI8*Rc!Ae2BS0VVg(3<=!1i4-rIuQkAgJT+i4sv z$WIaIe=PAFrRE4O6#p}b<@nZA@DjmGCHykMD~Lzq{uf&BDGa$EB|Sr_e-Qt>1V2kW z3TxMeeq8V=;!36dRq(sSZA$&S&~FnV_YZA{yBb2z{O42Z?Kxxt|V zP>$X!7}z587QxE|2Z^)Ljtg=>1lslELf=J1{Cfl+6#Rl9_d8(tGlE|u&c>d|#9HjF zNJJyY_BXjz+EM7O+hOD@O@EY!Zog4pm84N$5LMT+IwI`SOoZLm5)pYL5q951M7ebk zQU7|0v#>WR5qj(-!X7sf%jNk5;d@C#ul+>aZ}$@GWbfbx**kcJQil}$SIXYOXm1Xa zMtwL!JV&Wlh-h!=m~Me!vEW$2Da1N?UI5d|(1@avb&_wSQ$rdE6*cPT1L$VbNC!!4 z)OG-kN0p{G5n45#@8A-~&XI(?P*Ui72nf1rHHnjHd*jBhHq+gMo)hqa0rpJVHcy zzAX3(u~zmD2EI;uiR^s}e3LZF`E9{>h;_1eFi<5xqudJwi-{}n92V5imzB6LNdu=4 zQ6HuWrimz=S%PIm)DP|fL)6b5lvfRD;7^bw%j6cO_vdo&l;hT zw9YR?>+ohG^1VUmjYQ@Xno4kGNK>m}0LLmGD3FX0D>Q{;X|_(9UJ(;*3e ziU@n@`h)OSNW*Tr9)Q;MV3w3KXkE^*qb?WFx?Ew;TG|)%5+dxX`v;&qNLNB%3Ex4i zmOXS4eiP{$*+UofUecHjIUxM^5@Do+LO)789ruUO&k<2>FA9Bxi1O3@0myrkbRGJ! zEH}_&i4ACXgq}rQ0sV#6d+(xrHwdlw-bFd@5c(=2%6qradx$7^z1J?}>%DeS{(sfp zw9#=Ee|Rm}{xQOqcaSY$cVFSE`~~R&S45~ex-GhHE#QpE8}TwKy@R3M>NJ{|KL8hD zjii=${bb%KLyolNjTJwdmY+Sk8Y#jTlhttSEW+vLG%_ldmrJjB%Nv?AP!-`EddMnd z9l_w0sTt8h9vO>@3(~_AZom-ZQu*1Uqf`0$oG~hw$qog2BUQt(=wkSG|n z3hn2O);Qxp!wym9Pltn1W?R#6Pu<7>^U$G=62lEfMKUtvuvCOIQkU&F7+9zmGMVZ! z?D$j|0h;0f%-)I-ECSV$Sj{pmeSIxgsEXG9er)a16L+t-m8_qVP zZ#4mrU+d7d&|{VxfPMHC$j|3P7b4)}*iSw_bQJ==fg$+NMF{vl?eL-N#jcfp4+Q9b z9??24qE2h&Kj&C0L{B-#)YMo7YJv>~#i$K#B)>*!5;o_MM%Jg#X+bf>ir z#lSjG9?NtZe%4ue?AN;T4nQ8d)mk39PagZ_ar*Um@*a2eWBp~i)bG=tynT7( zabFQvzvmr!lN@>MALB2me=Hx`#X6f`_NQHWFFW$^dJ*Wyf_CLSiZFEd183#E>&g2$ zUs)_U?bLJy{Eot3x7leY%) zZ29t@weq?>c{?Gm*a{OqlH4T4)vq1$$VdH7#Lvpx>&fH$P@FuzXSnjZ9C=)gXyrZW z$=eNitTWcx{C?S!HvoAZV4{9A@U!xM?#Y`6+RC6zklGcY0YXwiy{gQ^m-hH-z-MJp zkiA~%@h!^3*W>Z&_c*PQ`Df+vY%^EC(-9Dtk4HSdWqJ5Go~h+Y0u4a-J`!)0LLzRu z>kx2CjDCNHJhyybcFK1y_-%Qtu<|4UzL&Ar?^ZN0B>(&f0Q zn~wvKR~D0xU7oymoqVueK(Mag&s%wtkLQ7WMp;Kby5~H31vR05XhH&c|6%3nSlG)j zkG$V_@}@yv8gW?faT&;)iZL5EzZ_pDpLJHh8wVOO*-LMhWD72z>On^0;p^ z^KYHKzH@|pkHqk~{S7Pca10;wYn{#0_rb?FEOR>QN4s0cF#aYY5tnZeeCsWf@G!jI z<9iN#_zRqsHz<5kP1W;YS`l!CHs|^dVIAQi+mH|)>*#q zd+ENo*o+-A-BtM6bbsr~D??|f&I$paz5KN&?;t8CpCOdD+L2d;{=JO@Z`Fa$9QP8p z&W5GH=a$E7OUzsa<(-9})o+r>W7|acOEjkKPKS;1_?zzWt;0inC;Y9md~-ehUIgDE zTY13Dbm?Y$`aQlBo|4~lacT9d1s}54%Q$p<(j(j7^m*{%vlVq7;7a@`4_VVTam=Nj b$HV1m*xov8KlVXgzQ?fy`yA+Eo#p%Au<0_& literal 0 HcmV?d00001 diff --git a/targets/TARGET_WICED/TOOLCHAIN_GCC_ARM/TARGET_MTB_USI_WM_BN_BM_22/libwiced_drivers.a b/targets/TARGET_WICED/TOOLCHAIN_GCC_ARM/TARGET_MTB_USI_WM_BN_BM_22/libwiced_drivers.a new file mode 100644 index 0000000000000000000000000000000000000000..14f43b9805332db12e8741f88d04433fa3706456 GIT binary patch literal 1156524 zcmeFa3!I!)eK-Eh%JM7Vmgz%WG|m)e3EG83=DGDdUi`o6`PKJ(ar^n$SH1Yz zJYRp>i#K}y{c~RYr_WE*;HPEaMU{c3FMP-gJ%9NfuZhp!orr$^^J1@g;axB8x$bjb z^XZHYNiFHD0wj(H1C_uTiex8S9C9=XO_;69&T=2ua; zu<)G|UfuJ^J>J3>`h4SAZy}$5UVO%Hny6pr9@xq=H2~s2Xonhp>&~eFrB$|eDu(vk&&Lh>G@)&mM;}kR5HGM zvNzSU!KY=Q4*`!)j2@aeGy?gNkwcT~QxiK5d1qFbt(7WgsqiecWnlN&XrpbCU6op? zn#xpi=~^yTn+43K4(DsLsdQxq!9^#>z)Y@~tH8(EgtT|ZRBEKJRIWA(ubz(doX*eW zvf3a^U^-vSS7+<#uSSunr)E*+7_D4oE?Zxw4@3cFL+>cZU9t&8(yUrH6|z7)&f>DB1scLp_w^BLqtqmoyx zq276oWNe1XUn#aWLl@-fQUz^F`Y>88o2weLx?m*P=jKt9ZQ()*4PPB~z8Fo{iC!mf zWvLahP!?Hqk!Fdh*p|THN-Y&ZMhU2+YSnf0d{xP&D)Yr+zBr=;pj?VYo-dkK%+(H; zDz`!?MTlNNC97u7rYqUQ=}In@FFE{jAzee#&!r?DS~xwO#wypqQO2wCo?oo6K3{VS8+ZgW>X|FTge~t^AtWsGDsgs zMLAy#hf=GQ3g{<=I-O5dv#=&WS#K=?*05?hpPDYDtFuAmB}iq56*0#Ui$fKGg%%^< zn~7$W56?w2(%A++B&AhE4rh^NCFCahq{5sG2fV`|9?m1e>2hkm9H7-23VzxqAS=^z zhenoL#EmS^V+Iphk4jw<0rjcJ1BGAIqy znG&U0B#la-RIZpli0Um-qL*1|nfy@9c$FcOEfL~~5Di2T86@S$_snRZEh){j!$HA9 z_ke-aY`Rbji8S{F%0H}b-sJ@8X!O&Ka#&JU&Y1!gwKPt@ltR|ZvbGx;jhEo_g3Jk5s0 zmk&}gly*o0781^sd{Ob;K(pV-s1lDjur7$#!)c61(Rr%cAwxD_B@5X!YrAgheFkc= zO}9(6-vBYGbkoI9eR|MZ_@(^JrNGMOYPOu2lNxd;T~XCU>{4_;rV4${Ji2k_w;o%d zyGP39Y8W1X5;XTpTGeSzPO{pYqMII~as&-MbJz;dPw{Ca(;RdkL3+-XN*GWgSmj>= z&6hH@LOl_Y5aL|Ah}t*DnJJT9GD0^I6|}t^=N`3uvpLO|;Mpz)r_)jA7uMK*m8G+3 z3|=B)$>4P1W`mDJbo2#9UZtMX4_4BLjenh(B^7NdK8Vg2ts95INHU!XGFOz^iJ_BJ zBws9r$rF0-8Ecy6=YotsQ~BwP#hfpmmK}Iu@M>^}63>CA-&v_)8;N3LHeZ$MZ3zoq ziMdqichZ$P(TQQOh)UBdbynEuT~qVLYI-{7p|Vv=1r?A;m2){&niN*zoM;jl`pikRs_{W^SFiJ-G{#q_YDjyydbq?@W=^M$gh zV*%@M>2N`J)&VhF?UCtxv{wAEgEtBCY49eyVC*8l@6O7FLs{Srx2|Vd9XA=9Wu^0!M+i za=)F`8j7V_e)_02|FVS@Gl)sKSH^`irO;59R3<6NK|PejP9H2`!c)zd9*lz+S D zKPpdh>3OUxAxnawSY0xiv~+mPrD9G+gVitS`^3AXPp0a4o=ay^SlmNJw=#%kMlu*2 zMtLX+7&bc1Kv>*hdhI)p?w?-qZOBG)v(qW7?T#r(da7^I=}4gn1g; znVA_h4ww>SB(1yMApIa0?3jj61D4(y zXuz$NW@a#TXuvfUR?ReA&3=81X4B}9Ug@x$xP}By$3rGmZj6Hg0h#AcEBUsY;V7MhY8P+zJsiwH$6s8t(GwBQ#aqAd8Js8@m)*$R7RGFOq z8D?Vs7M9=u(yDVbeinm^P`}O!q4U~b&+yB1WS-JTeX5h%DAmYokZNSjrH}Y^61|0G zF}bI)*jlvki=nDv;c|H-_S^0UZ9^!L-~Wb zG$zgn{xv}a8cXZ09}6p3H9bo|(l?x~uneEhR+yDOEX%Y(s+~<#in;vEEM`Q`@S}0u zeGlkmur8*2zo3xVyT1^RGI_DeLny(gIZ)@?j;wW}j35_rdc}*%%ZsNx;ZEm&S}1qmrYt7g?IOB&F>*lcXt2n8je> zpni}p?HnRhMLfbr2xl%gH*b$Qq*`Eyk>coU?FwmH9!%xu=CSD|+YDSTnx88(l>+U4 zGjwLrQmvfQ>*RXTQ_Kp;*o#%IAJUO2hr)`S$)kgmEhsZ8F3%oio8s>iF&>82$d4_< zDYzVoVFTeXBx0n6LKHj8MNA&KQ5{5{t#*JZfs$31NKr*t_M5|^(kTn+NUd-P*;&iX z%EGSIbFs@#ku7pX6ftB14v^TZMiy0Ph6v9W!=5D&#*9hJ!$_`5y_m=pRD%&q@htWu zB}H6MWEApqX6-vL5c@oH^J@3r^~1riY`9lvO9hqTR#0LhY|v|W7N<0?=B*aV&nY(y zHR1_nqUDWAz{UvjX6%LzZON$Q(`SenWhi^#w~) zHCN$gKN}NsZu#+4JavlFo#|cE0Yqi zD1|t;2hb~(lnJsX8}R-75ouZfG<$4;5H?()7K2SJG3C<*%RuBjS8Gbe0*?@2AvA+^ zjKJer3?D+hcm=0#K$u5(ff5trIa!RWVRIwsVEG}F^Ev7i{M9^h2T^XQdefg zx~B+pkwZAgD6y06b(91iEOm6Kj-P4cFw_Vng27a^SH#1i>a$`J-(Z0_!?Q9@0J3Qj zLDmNk!lufBDYJ#|coJT&h%*#26AOFP z_ReB#&W&?qFvT4Wv_=d185kjAhJvS)QDYmd`64J!EDKJ~d6UEAd+ePY;b-U4Hf?y< zmfqB44P|z&&!+pu&_5OkdVi^cZPCNGVzgt$W$)Bb zYTu3S!BO9mK+Zj}=sLvvY8A1}h+ybK10xWg21hB1tW!?yvSSQh6U<==(Y$+7Bri-`sC{ER3MN{daH_V!-lxDCXIb6ah zAh(ZG4;6-{*HgyQh3R_gR-Bj7KKE=*g`xu7iVd)Rdnblu{2q7!smG;F4DH=BF=>W8 zk=#gPoua+Nb>ZEJF_Pdf7i%bBuRT8&#LWS5<9px~SfuiXStIz};m#vtS&zGhBGFCIDA-fP+ zBo4`iTZi+9EQ=L~iQ#f~P7O2Mu=w!k1-71V#UeU;jcWhvP~)2MxoPwA$SxNyg(CUE8sM~>L?jPD!XmXeldONJ-cnW#cT zyTzi0(<5mA4P|eRi`)uT??Y-cTaiZORI+*x8$7aqYTUG1@-FSLyjktC;M?@|tjT@j z+#KXo!V^XiH7!^3<7Nm}PZ4+t#rJSZhM>BO(3lvb-z{@AMRJGfVkD3O)`yrNmI`%UFZ8)w(1ZU#W7Z!zLwCsS=gb2F6bITqGM@ zvfd^z-^NGxNWK~&DPT-D`ewNc7^QL~9gVgn&Z^>jQLH^UNg};dKrd$LXL25s6eL@a z-a2UjIL$?eX7fh2Ol?6$38W>>NwsL0QCOH?ul)Qqqlq9d{gM@stg>Z$43(}e!+zh) zS1DI~v2uqfV^k{oT!p$ah!SPD;I3+EW*?W1v!xkEqn-f5$NPxSx>{V+}TX-#DCw7*m^fd&NM7}C`JCp2q@zt^_R-cB3Gs)1f z1X zvc!f;xW|!`$xj2S4oF0__Xv^|lQ~SCXI+gd>#z`GQcY(ZYQr1`Vk)(Kp>Q@%K_pjU zwZ&mf%SuHz3Kcdgr~T@LCb~uwsadL?5~<5Z5Va^D>y~hy^clSvUe{O zP`yP|>Ak0zL&jEf(ySTdI8VoXR89y;fXsC=_YC#;$*^ar*Lv@>-utb0Cy{iZLq~Rr zK1qo=91zU)IC!sv_c?gK;F#**Rxqrx;$>)NvQN7WtuI2Z-=aZNeL^9kQN+F|Vt*8| zXEa?khOn8LfywDVTF_bY1T0CM%1HZ-dx%Dj`rbDWOql_N&^3`u$iKzNJGz7kc zEwgbwssj<{9TqsSuwrM`+$e7H@#Cj-KD6n#A7ORKD z)kAkJu(g5@BOE8kowk8g_NM;?!IY!2tx|_ zq{z{2I2v!tk}#x|kvFtLH=(?jDpMQ_c#0-V>pRUJ5LVi!@;Fb1bz-$#u5-uVE0nKQ zxI2qNEXj68ird7&)}qb9-ED`F=T?av_zCL|_DFfuNsJ8(@QS}&-IntT*j05mVkKNl zjXLj%(^;V}sfg4J_S$)ICWYZ#~jaO_R? zrn#LS_M&b_HekyBcm(gTUaN8p^U1fOga*O*Wc6VqR6upitL9}7;@dq&SCDILazhE~ zN0Qt3=%cX{?UR@``n)d=o1+h~KLSIZI_%#on~+8Da?H2xQbDCybkG_z+f! zAMtP`aPTGkfuHc944A1-wg(@A^KJHdXpnJ-Jdddy7F^}Bqc0WD$!nufp$#!In3oJokql|)_hSAXNpk{aMDZi zom?pma(^mQD&zAFK7-ycfJn`vxS%Sdl~F#6GElW^D&7s0+2I) z`uMWXcLv<=$XT8YH&ZE9^;hOBuBzDnr|c{aBO81Z z&tfnNkqlL`qj}*k*IC-iIGk&Jy3XS0?-Amtd);TpB-&QRGReRX{WX*iRXp)gG2eV) z0mNrQWPV^-fMRe4i7K{Oa1lqXV-~U29#X>MU|A`pgP)cYB2RYuCCmO+9L1!NvYoYL zgr>eZr>Sz{mbWRen9mQYX)?-F^k;x1I62`LYIx5e&#U}AVcEd96+!D&4sEL2VGaC+ zvLl34BueXCPN^J_QNU(S}NRVODf2bSM?zVNkhSrY}g@`50hynnyfLo?dPOB z=Iup)EUF6x^F!!*6zG!mSAI}4%qJDaCh=l;I!Iyg7Kr|w8ZV*SnJ(XMjpSj+4fW8J z7|~;0LJ4#P7f*zyPDsnJH(Z58L+Jc;pu-eTTm`_VEF#Up5nf2)M7w-G!j1%6)tO9Q zu4&tJHmXr{XsF3ZzrAglq*aub~30 zldDg6g!S4dj;+k3+KhjJKk!0(ompW!sQR`KTKilPosnt{Xl z09R0hTZ|IpX0Xf4G?pL}@pP zkIgU{R@!)IRHfPid=pE52TD38Hrl*978D15HA^*4E>)KZm#l^zA*%o7Nhu_(ru^8T zWQ;ARmP{C+d?_iCWfRQ@y)x#a4i44H_t|Zs!#vv0&vx;qs0<76G7!S>#WgZzJdNvx z`1&MKnMLZaKL)s(460Qt{e@r|<;uie6Ld1$B!BqF$k%^-%of#&ZIet&+cZ`;Wvpam z_yeKplli!lh?Kx^EP@%u@D5h+)kc&@+@{6xethRx?lcBe5;?{UQ>O7%=XA{?ru2~$ zCk%eO_h5n7d-##kMkYo`HPFKkkN0fYtv*QYFWmR^q6+!gh__Zevs|${3H&Mnx+Pqj*16&+@NH`xMo6Sie?R9fBNILAnT={EXM(>} z@oL)4Od05Arkq74JC+Ugj_mDczVGe1c2Dsj&fjEpQJ<7g;j{3&UV6^tMJ!ssp*|r) zkrb&7wA%@wr!KkceisA711S(PVa|_?4EL&pKeJ$u&Y^GtHvXM*J={PVzhht$zIT8L zAF4USXJ8wpPPBDk(M8a=#Py`ZiY&L`x=6e!g1CD}Pxrp@p^@Pf6TPRGHE*sqFDs!cZ$kpT-4wueni=^bKfbra zQ<}OE*owMkpn4eN$O@VeX)Z#Fde&3XtO!_vg^U@X4z&`C0X)CrTN&Bgvyq0Xz2aSp zh`2e?5G(W3MSSsjWCC}%Snq7>uI2bP`0C&c_Zf|uwqS3so)MjeY|loT%WwMl!XpRk zLhhD5BKhP}MDq5C;VM-|ChF`Skl`M-6h=HN)Q>Jb)@ zxOTsHE* zN@a&B6P7IEjyB0M*z?x8KLZ~AQSdr!WA6q{JJ80E!oSI2_N%L1rFFvAUkJc`1Dk>} zT`Ofu1w+#t6MAvTP*n@W?}!_U4AW)nK12~4Fuk!t@ps*-IerxolL>6UiKmp$;)a~R zf$Z?Gt*I#0+FW1nbpMef{02sK)+KVT;nFIZI=}hD*%?<1d$f6%#tZ2#Ey5J+@VQdh zi*ZT#&{Sr+F4*$niW2nGA&7%d@&oWGW*5=%%SJ{>QvQ5tD>H<_%^B_t7BI;wY{{b&~@v;5K1|Buxt-%WEb-*%qt7lIq`d8)??ZPD&aN6RZ}aZL1N&MZO3dDT*VxuKY;FEp%Z>%x z7mVE~_TByAw&9zPU3k|G7ryM6muwB$5d)>X4TF4j5#$77u$=q^ost=qS6 zcpck96>L|=`$HsQlcZ@=>>}j<;=6%7BZS~jd^+xVu~(7Mf+u!7ktdiWf#oB1JbpF7 zE)u8>gi(TR7J;v^t^C`{x8qGePo>w9FsKNBPOu(-w2tPtQ6d?O?;^Y~V6+_PJKRn@ zvEyEBdF-;K=PpVty=du;7c7r0yTJ3}UEV8RmRNe-qMuo`Jhq}`aMl0Z`ZCW;xYT!& z+T>C_uQ?zk7a`VNUeCEokNEIzLBKEyP9>iGMx$(eP@xiSn{Irn8m5v~iwZFOmqOoq zWNqBbLT^0wgQZJ6)O=QUJh30OJbCh69KS$Ot=BARlejQ;UObMl44#Z7*ZuP5HLEwb zCtll?SlV?_&!z3{@dcK|`q;T4AJ@g&y?9d$>CeBLTQ(7HYT2>5y))is`THX;cJ8{6 z&p+{;z(4O2zT#=+`&(ut96LFSAF^!lE0y(Hf}>3;6=gl# zZBTyHYzkLq)+&nzYeOeKvw-Vh$%_8YVzRe? z{raBXpG|hoWy;kQ!q>|><-2u;7wRWY{^#1oBG2RZOhVSw>RC9cw_vRVyBfI z6xr50Aa~;z9$y-gWkE%K(Ek#Lzr^xQ{!)j(RP5>SrNY`1-ZDpinJ>wg1bmzFfPNpj!PE*| z!dv03)+ps-z-^cC&h<=MB!z#j&4zxXU6B*sc@F=42ggXoatV)C1uo&qpvNa9yo>#J zz9hU$96Tv83Sw(UDR-KX)Lf;W3*K;szBFB=4q_^&zm z2ORtW@Ie0p@3%ER2)M#q=y8BgKI`@hl&`PsMJ!e`qMPkJ8daa0fS4`sA74x`ut#UaF+Pskcd$eI_w-188W7spf=uR<3+=)5*+ zd@~_DjcI&0A)0|#YCJ^<<*(LwneZIX`+1GOo)AX7MdNQLZ1cSLYWz1eWW9)^`Tl)E zG}B@~Ce6zY|UJISvewh&A-KOzlgb4R78o!4S;UCxd{e-aNqZ)sh5cYUo)uVH@^g+N{MZsC~CSU#R zVkP#v@G*9;i-az_%7;dYU1$`PNW<1A5V5tOs(aBK)6CR|T;GC(8k@86AWcrRpw;k1 z8y3|B)vNNy%3YNb&Fc!c>=9J7@DWtB^oDAuTZ9qJ#h$L7NO7H*u1KTI3gnQj>Zioy zM3;U~A3TVelFB#5#p*E5@}QWo94Jyf1xx8UPjg|b*Tuz2EKJ+JWLDyJVS3Povr6*0 zf2ciscM(KU-K0&TFV=C}#Wm6nNI5gAb>+yTy8;i}pEJo_0~t5mCeVyC;qC#!mKy-R z(+B|?KRfWw5$zxzx-kqV2LUg`gQi2|XjcV~t?v%a0}yAzEdsOk-35L0Pkm^5e0^*~ zY<+hDAH-vvv5$0H-#wOnq*IRiKY+*9_k^Ych%@&6IWSx9N#G_d3K}^I*>YcPAa|J~ z_Y~ypJT|)9A!o!5SIep;mCpH{kbFeCgA8wd`B5R-*@ER37q|)aYpWPM3nEw zEdc&0g8&-dYS8U;K8eJA41A_DXBwuw^g8-J2b^WxIHPaak-Huh^neipG;)JZxF--< z_Nxq+GZ+)@K1biLLLcRfGx{bSeH@J310m|;_`~SSJNo_!`mQxfAZK24j=p=KZ%pgs z49e)6*ZR6aqr0Nn^Bw@rIO^kb%#r&dD)%uXq-7}gRxM{(6R50@83d5w(%lU?JKvtN z;=3ArW8b?WhbWfC6aFlNCyq;vGw~&asPD!gcRxH{4oW8;>O&9`Cdj^fcCqLEtWg50 zdBw2DZ<{GR3&IDj0E`@`THFv*yHVDD)PS`UrFNxcKdPsHW1rfiJ@bB4tI8CAKWZ~Z zk_;C~Dv;?%978&Rte1(=We+AkefzTsue`0iEisFoqHX1emWa-%sP_rlNO$Q&-rD%R3y#O`#SX^3 z64Hrfk1qS@&z@@90Sxlozari1FdAAP<&M@xv(SoNtJa5>J*ce}Ov!%r6Y-?t3LbF$ zw>{6lwtC_R-#bYSMh0!yRh@r#YN%;+$>;^6_l-6^b$s>m@#V4ycipJh-XZ&V{cC>n zx&DQJd*J26t}~bTg^}h9*lQ4J^8WK@$rO6$6+63>FVVkiv*Vtje8a{H_B&1yr0#;#bX+ z_#WMSE?GLrFW0qs*s@D*-kdB|_v}dCc3aX%#q$&{BI1ya_cy3Ms`@v@F2qYy6&3L| z6qF-Ye%bzZ$%q-i*HpsSH~a3ukD}FLvTRzJSAx2f%FoA~kN0|2Zv>KL)+Al}o?JFyo6E z!KRpOPc3Kx=LgWd@LQChco^dG1s8+34YF-lgVXe$PvbQnU(f^U%kjGCe1`ORZ1Fxq z&XuJ@jvZe-1s(AZTZB)+fBZfYvUniD*Z7^%M(bSIM)JXU;`cBAYm^F3=o9hrx(@^S?Y)#U-B0WWn}5sXdg$a zIa;DGj_LlPo0pQMO2JFYn0X*>@Z}D4c*~@@5kK4uu8sr{9=uE-vNXYOp5@La)7B+td})d$<-ShBMa)Vi5WrV}5@>@4EP={vbchTYuo7UH@PdtJVW-wDg+ z)@81~dY$YK@tHqVWXFpH=a+fYS@00w-S~1bE|>9pI7%32JXNvP=L-I+ z3H3&f1;m@IUHfk~#o{pw|KClq#AUHKcHLr4adQUY>e!~WO^HNb7nr3@cw4^xmz%I@ z+0>Ny=foQbUkPENfBo~2k+=6XB{l7@eA@r#)BgJBlUnY}u`Vt5yRQpq$@Zpr;`d&+ zsXe|ZWXUD5)wjzTgTS~~#MX2=q|d_7>UHf{8nt8bWiPh+dPnkWUTh7_jkP3OT-M)u zvCE-@i4_F)UFhg`bbLR8_WD@tvUN`QZ;r*2_Rs{dL!w z(*(TM&lO$aBs;FUvV$U5U3pEC@cQKSYRg6pmX%Cg11itr@P&Wy_w=^*>l50vV<4le z*Z84BuyyxjYQPvaK04Kt0&Qesbh0-!F_jvbnCea;jN;)}tFz)!u^kR+4|Gv`&jvS& z;}fHYaN_yU$WZ^tWD-#@U@l z4D~p2CW*zri@kuKbh_FE6^+$J>d%$e``w6DBDhr{Ul{T=NZf5-a#rc;tFImSkx#n3 zw5OHCBsq*!snzm0HS`mDa>-9wR?(n6Lw+gt5Hu_QmffGIymAPr&~RKv5V?NUX9DivxO)#pZV zrq?RkTxzfy$iSyMdX~cZ;JG}%zlUGUlo3>2gV-P4AXcFlq>WiEa0ZR;+XjBjFnc}=?+&VX@kIr`s*rTkR#5wyc(#m?3dbU>JtnM zRI$+xJ~9^28_~~3PZD7n$BFsS(&X)}cPw~g%bm?{YPu_NH_vR^VR7*w z$~K$srqO@T8BeUySS}&UtO0>%Fm0E>x}8}_QFLUy?9!VZK>bQZhV48Rpx$PW|UOd>p#5 zTmn0tVgFbivmDP@hWWC<=}RQMiyS^rI|MF)b?2~uu0sbd;a%$RFAbP@OW=fA*nhj6 zMdQMha_#0tU;>*^Vfi&8pY)~H_-}kkV3#y3f0-kHnInINBY%a%?-2h1ku@xE2|3|s z<5vd=-V$;mEFdMkt^g7KItTA@@ID7$FZQraQEsDo5ts<=h%)>Q4*yyQ$7+=2&gM)u zOC)`;rhF)jl@PcwA|jKzz`_CmsBa4*p>W z|CGjQUptmtSHduo*uSj6nd@sb&X!^YPA16xD!j8FS%K8$emUh?GgsgrZ)zDw``)hk z)V~7tm0JOnXSrK}`uPQoQ+5UF89LSs&tGMvU+%ru z;olwdf2sEYhyS~p&wgeFQs|Qo|0xImdj~(M{j(;lK>ciG!f8jFxS_}NQ2fihK8HV| z`6RF4>8H?Ys6L|{y(VCdtzO{R@XUj?mte`lGEatnXEAi;xHTC5HJB0MOAlBf^Cvgg zPMW2%p`MX~PhP)^A72GYO);&Ny`COS7;qd8KWtm7M9+wrK9-O5xB_3PMO@9t6o&WT zr)~;~lN6m}FL-`9(pM^18zo6S-JJ;qX&GKA3+VO`+lh5Qd7(*I!--~~ui+#$JjORc z1)0}>7(Wv>GH1o9ei@Wm68PAt&saJpIu_K2B%eD7EcRE7@Y%8&zOs(5L38`TG9+RF znZ~B(?3}SCsGL=rgZ<{fr&p@(QXliYfd>S3V+{d^0q_Iffg#~FwXpmIjtN+j;m;_C zMYo}D1frp79^3r35zk8!j;c1PZJRoe-8SZVTQz@*a9oWG5Yq18UzHd(P@+Eg(qT zgO*+Gwu5Re)TaHDzLxx6&CfRGL(Gd0slF|~MajpvD*NO8st@P3`*O+wax_WEQDJ-o z`%gd&F)r71o}VJ0qY}dFG<*dihW1E0q2Hh(l0?q6r!_vSA;afHRUJc)) z;rlfFkcJOx_^^h5py8)9{H%sw*6=9}|4PGWHT*{npV#pF8gi_{crDOysfMdGe7S~e zG~~WN<$E<8&~QjY-p3(-Lc^N~ufkP3jn5FG3#@4T2q7}}c8%XnxZ3mX)%d#!lb$DM zGobgkiC^M*AJhDg6JG3jf1>fv6JF?fPig$G2v>RD-)a1x2~jwC7L#_ez{XeN3;-eU z6&kK0MCZOn<5v=5>aL)8DJ{-ymfC2r;nw zn8rV@;U8=GSq;CW;a?DO=y2NA@obsAv{PN@ki4j z=`ukG&-)3Hjt2;lzEX~n?q%Xh&pSf6T9;?!-(AF!ulEolzwaZ2U33h$NyAnRIhG_H zCJ2NH0+Sj-rQjVJUZY{RhW#22YB;Rnn1*P&#Q%hbQyL!7FstFLh6N2JUPwQV-IGX5RrVph7S-TvLDj$1R=`fM>TwyaFyqM zT*Jo*kq?h+_yi&H<8vB5Nr-&;s)kPyCOz-#8a_>keEOD#&l0Znyzgjuk`Vd!yoRR; zk$?Z8AqTe1M{IcuTtJt zag9Gg$olw#?%tYPmIkVaqGCw(6oiAjT;@ni?$TZbpzH&xUbsZ!X6QNBFMqh6DO2Mb5xFN+dkUkCF%v>Z2s;P69*;`GfW-X2f_s zO3WIuN3p}h@kojAFuXo--4M*hw3l{v7`m+{g(3(yxL2m`#03+BQ1k*Z|2El=_4-+t zd}$F4(%HGYo79-yNV8pU#e=5L+kyvdd0e?opc}cZr;!`BKgyBm%d8je2Lkq5Bm%=FiQJzHfns?$mcC zT+SzKefL41$=@ZAX1K&}bM$>5v^G4(8GW38*!u3b^l_)d==*g?AIC!`j?`)NaV-}A z{WNO@!gW>SjNBiBZioAT6)xpXxZiN}T?jlXf0sfrSbn&d1Ho{{cP896yx8HMu)^hB z*o52T=XAtkK82RGW!0Pqi?o>eIIf3J!R?RPLk30SB^f8 z|FYm4M>)E$Ir^T4K8}4^-`epQegD6s?%}|W0Q9|Gy~uDm%?1=0TZYtcPZrTa3|35+y_3xccXguW!uJcL9v(M4B3B^bI@u9==koF;E}ZL^|iy)s_KWl{LZH_oUgw2Fs!9C8QH$o&lHTkudH+a-o+C71Ufm^gi_niD; z5AF_rqVw-gZu`qqYmfcqsg8S^abI!q=vLfOY`yOixq%p8ll}0$KltAB7hjb9@aG}1 z@ZQg#N*?>uQ(n(?qdlV?_Dt8`vEAjDDUhKq!i{2A|$6KFm z_l8F4L*4gm9_@bctKd?~TLZbCj?tzQ(DnM(%l`ctc-@O2Um}-Y(H0SI4a8W?JLI55q$a1)kofq@21AyvFG_?8SfoSw=dms&RB=sKkayM z@VoC_v3PumNXFKzDaXeWC%SQe6v=T~$M)@2c=&Br+S)X_{}B~((`ff2NQKy{2TA|b zDQ`=1bimvJ?O6GVrlfoeRqma(ij2BPs#E=kjc%2eABsP>xapRm{{Cj9)%g-?Y_uag zi@5h8b(Iy#2RjNX?XJ!yN6U}4uKmF?fsM&WItt4q%xl0Mc=Qy$1pD&QbF?;C(09kP zcX=N;@V5uN((9alNH zdbDL+-BI;AIu0zB`0|G8zajUO;RY)Y zA6L{Z&>!VMG(WYkzuzkLj)$W8(~X51?~|%8@lW13G&C|f=>^?iQ%r_c?62R2ijC&M zckxf5V#lsn_$vU3#B=BwVr>hvXicO+k=l0r=OEo=Iw~P8TIe-zhNjp#3-`i{$np<9 z>iT(-zY<$QeeqwU^0f=+5pcZa4G?%2rJp7B+p$HEOf0wp{^I;vfg1D1jxT7X4A*S~gj?6A?u4 zVO;A@rd%zLMc$yWb5WV27@?Z<`Ibw=oKv+gkh#Z654h;OsLhp7;A z#nQTh>FY$Y`{CP{NzZYqNbG>5u7WNPZcVDs{C*q>h=hh?PARAGU|=hS6D(#79rJ^Z ziBHEIq+{078BHtS`og+c=w7};u7~7+rQ}uDRuk#L=!R=G}{gJ^0e|rJHvo z7A5arw_`9-+>RNNeI4+Z60y~|gBNS5;ct9<%V&pvcfJ=p7PbsV63Nx;`Zo7&Uf1h* ze^)HFrtXU2N6pQ=;MU=nAt%8kTigqT-^QK5osQa5pt*8)$Lndo1=`q}m#^8;ar3&( zy@}U!IeI=5r{%rt)~$6IA4$ZLJG~Z&z|FlkdVA~I)--A8ko6}#^F~mtvngY z=ciJ<&+6auk;{K7N3Xjs$kFSr^RqO#<78jRy^1$-E%RkZMP=ZN`8>Kdb<>NrB)VMs zDX@F8aSky_kb>%duPPb3;LoM={0T|?SfG5UDQf#t6%#+L8stQM;XwV6`&-r>Br70Y z7F2SYr15WPhO@yo5I?%AB2bwx7V*6un>SyKE=j>wSOep&(ysTE8>gj|_UOEbOat6N z#_eaPjS!1ei8sk3R|@?y%M^LhCFRF`O-kl9jqXWtOk;++9OQ6{Y2zF|Uqgm=97bO4vc?P+-yDnJ$JEWT@!r zh54=cVm#*Hcv#Nk^4FGcbL7orPRa25`C)x_3B*hvlgBWBsmC<|hIbF1IQT<=vv`y< zlTC&3d--AiVT^aR!W1*`^rVSanS#2fEsh52hFy(fIBHU1l4csDC7f0@I-!r@=x@UL|E z*!-|u0=Xa7FDpd8L;_!bWO)c&r@w5$nh}$)Lk3*l)e6gZd0b?p<9>H6;x1QMew}>R zobtEeiOCKUG363Cefk;w&N3SV9`@g@xkkRn;d2Kma0##1;r9kiyd`9ZC?F+5U#lg5 zL%mXIBtfE4w6A^!;I z`y712!MXfw9Q{`v{4N{E`>)tIV*=}{@U#IzONqM*JUWfld&1Xx#0`1oyIefEEtoRps-*xzAf0+IK z3bbDrSzQ+G?FLT!*ypdnT~qFx8b`j_&t$*PyKVDYe!t*rytg>=?{e@DIrtwq_-BAK zeD(w@(4IZ*@Y$u3ui|%ww@Tye8CG~#di_?HOMAJ+5a_$wo7Vg>5SODqzcGZPz6X;E z`DzSq%cXAK*|V{3nloq9WfGQ>iSZ%%1(2J!-4yt;xg$oEMTDkC!o7C5r;*e4ot4tw zep@M~yXteJug%Hljv^K-UZVMorH1p7@zYH)PctnVz%RX*)3wa(NZ!h<##2pww=X!R z7+MJkzKRlLd{|fLH&jxo%#n0zW*)z;o=Rt4Gml>jMy^Dy@Zg%@tNAm^mIw1|2>6K> ze&jBN@2VWh*SyHPU8z*ITGBr)+#m$GbY@v?PTr~ywFL1EpXUweM!xPFFP6^e1ugp` z!O(-{M5RstbSRcxQin?w-jdWG zW>IV`$Yu}A@06AtKH7D53zzIw{S@y9ZY6%B>WAC*>E8vK^kl@APo ztnO{J;ZQ>taSR@}6W*let8G84?`hz`PXY8ehGk{KpVRjjQ~EyACVg*b$n%bok41qy z2rS#4Abpl8ztzi{960 zK5+JnZHO#qmV~PaYg!(I>t5oA)Q3>p4&&Y&@HqY;3BC9YS|9w0o})VaBN`gLw*_*X zceVj%c<~W6u8EK9`;LH|kr96x;WiH=2EZ|W-w||P5g{K*Es*09;vC8HKFwYYk>o<3 z)(}Y}_ks`=q5lsJZ`bh68s4knyEMFC!w+cqJA~-=AJ+IM2yqbYGaCOAA&mUG#=l93 zY0p1t{9gz$Sme1|!o`G$=PHd~tZ|-?WxV7*RUBTVAk{u+N9Aqw}qHGV%K3YpwrguVxfV^H^T&6h(EC>(Ns5&W-^e!l0) z{YBv4BEHh|}rs4etj+UpG}k&j2C( z4H6<;6pIpN?{@Pm-S+N|ZrIQb~D3k_t=` zqI@EY1VTje?-~syUhv#c98lticy1yNI7o>2B8dc!5hC6@HJl(seoSe&pAbgeqTvBT zEVS4;AA=2R+gowYCQ^b2=9C#96aVJFlHWMO#a{mwUDiKF~cn+KK_&q|{ z|4BmF&5y~`UIgj!o;rdOd!a&bcon<*H9kNH`-e3?Mz~m~Kl~pdj`&FW0l%L(;`J~g za7h;g_En8PMTmHQN8=|6SLu6wkmsa^@s@jiz@@!G{I4M$IM0MK|9S46xU?@xlpl>B zAY2W*G=3W)B6qLG?;}JyeN^KQ6C%=2Y5ePiS9{(`jXzI_^lN3hA-u&p9g`YgOUQcm zV(tS*j99G6#M$k!sH;@bLlsL|=B#EW!PTuslfyv58aYMGJk)mBnWe1@eO8dxd{6(B zmt6U?f;5ACH7SS;Ct{4R63bF!kLDwlSmXLgzBQbW2uINPcKc9Vt<_Bk4+oN7DRZzpm5^TW-*P&Th@&48jo$52yEWn$-vK zc&4$xCDd^KV6HDVs44%KUrqE@qTgJOrqnq0L9KYU;+eqHq#svq6X-_n21|~+8fd;{ z%myHR7@=`!y2Z8QFXa*nt&<~-)2W2?YPG%({e=ln`O4Xe&{;}`c^y` zlKA>K*1~^3Z8CqrvFwvm~#61 zKH%s(0i0nOXY}#gEcoxogJT$`n{h_&lc3w-e$@(>^HviNp7pl%JqCp7W}MOYO-J9? zEq&a1H2QdA-PZR7AS@@w8GQ-7*!F$P(#QF<(Z_Ga*!nm|i_&+QqwhPGKDGfy-wsFL z-$37W#yCK*#cgx+Jr8}RoN_1B=)2X?cQJ4bU3~{s+zejq_%2=()T2uwVf4M#(YFCO zhPu8p`tEl0T?~DuT(w*Je#g-_1$@7+O@&MJw;X+Ip>F{6t$6V2+h@K{XxgX`!5_=9 zaX`iK4xb(0TdeqA1_=}2e}bHyzkdKcDu4gp(O0nI%Qo5QTb2mxdjkG2_3#}~af=~m z+gG#fyAl#c-v&n?uP8*tx7X2khouiw311(-$H;sF5O)?yG7{f;O(CX{wY?!gGT zTZ|B(k^5$ZoTX0kfZi^K2iHE%uZ%PLww$G04s!I~s}(T5Rig}$JU+ZfX9eSBU@z~V z8fSRigR}GP-ZiL4klPADjupTb`;R;N-iC3-bw&wf%`gd_vZj@hWaDDlgO5IEG6{Xa(cl!b%PWLjV(asBak_ zh6#PXy9MhAzkx7}Gx|8@wB*i&4(q&W#Ozr?Y#YzduQL=DVFc+r=vX zZs&C<39EK2TYdYf#F`}j_N?i~-=A4?0DmuAbNi{w@m#T{3~Ur{*Wp=?XBnQQcoyRs zkoTt{(So-Hcv|r+#M6f70z4gS@SBj|@SaX|EPLqur(X78?8>$$c{6X}j>%I=Z{d!_ zKRhPC=lT3I%|dDNDgW?Hv)tfQDLL@axjUPl>u8Sa-@e3c&*zRb^QNCoIToTk+plgr zCP(9Pi!+J4rUQfU^9gltbJ;@+cFGMx{JQ8Vv7+f;9xi+Bk3PFhNg?Q!J8-*o%jBu< z?sIoF|HCJn&%q5!ul*jmm*`#IukTZqAIT=Esb_RRICq|mwPgDre$G4RpPn2Z`Oa6o zc15QJCtt5(gum_a(N@Z1;hcSR3ZPR3nYZWS4zokO0cB>`C^Nn<$bL{@wduW<1}dLdNxB0i|fb9_+M z!T6vm&T(ZA51w3OyRDa^~6`LB%jttQ8^SKA`8k-afhn%?N zjK5wCi4V7yug9CD-Ru;~lu$m5zs>w3DM?aKT=3O+XDnm=@fPwo;9-r84JiIF-n)r! zihB!W+I3Mp*4jggC;DgkdVDqBTlj~Lv5qC;g7aPUH7T6AB6zdHIe-wnMd6&qF;!v< z6wX8TGe9+*_6g~`G z!e6fN?S{WX;kylfuEO^ke5Jx~GWdB4zuDmDEBxnxvqg+y`*Y!bBxroefwa_+t#sYRXxyfji_!MgXZ%R5 z`q9|IRqAFk6Hb*6Cbx1dJ9LBcS8Yx5b*;u(zUickP_I&eSKu8xS)nQaYT)$80>MIH z9K#*O!;E5Gu-%IZe?QuVxY`76e6u(5r{&~(2md>?(6UC@7r%( zy35Q}^8tU)-l>uOsa@Eq4@SWmHcuJ+@?t78*N=O;lCt_b?y)BPW@h4^wivz^9gCSu zy6?eHkY3upIe4HA zy<$gCyT|Lgn_AZI!Uk=i<$0JUYE9b63BnXEGv+GAbRm_^9l`~$s^_x{xDCdQm4G7K zEcorSe0dhXFjz>9@4aCxUCb760;sHhS}|`c;FlQ>&ev+CBG~xixg2GBQNM_FhRfS$ z$n$lfES2BTbX6SU9zm;$lAI9hRJ9YMQZwp5zci%KVl$y-d z%u5E#s-T$rg4LK*{bh3B@Gdf4V`trD*J^`J^o4d zyk^`*Q8t$Pj?}I%;Fj9OBx=WocL;aStUGF<^=>xE|2_AiI0_3~LU$pCl8}*_!MK*t zWX7(V*d+T}Szn~df8z`9Q|WP{rZj|8@zb{|g;H$A^LAeX6j3?m7f6fl?jj+ohcPFLC(xsz3Qj zho20T<1K+3En)o}h6FBwS{CNB)&-9DtHS)t0w&%P_!WmR|8j?ag~PwX;h*WZu E zuXb>IC`Eg^96ra_f#ZE9+Plmr_4{vpslUI(Q<{O}eI}M5)_S&eD^Q<@G(ISJv&Rv$ zaSX>^*Czf}JoL{xvjX+?*8q(ppJQqAnG-8e|GuPgwt4)mtCN7nQJ(W=LTH9p|0P5$YQ?-YWQIa=wy$woJ>R@%J=e;VZo-Li*14 z{vw1g^PbZ<+pOgr{>oTTwe`!fbI$M9( z`vgyVob=H#Czqo>-J$XO1;505uf`_?UnRf$fLHIB=)b7$zSGlMo-(v4Jgil}CFS?) zFK}EJ?#z8HGv$0KRhqAr=WD4#>2T2b+l<-#%xu7^A7YAZ#Hh3JFg1FV8MZ24q*0Iz z{TxmqeKa+fw|)yg@O0XNP9Vk@BM#P}S?pJ%qN+a1f3U`1e8IyV2H(` zibzJjHxtb$AD)Y5q_YitNU};q_6`lDwoGj8osenB5YML#&1F4J?s3TKy#BDhFEFCk z`*?nG6RHHyO|redu{M^72ytjt{;sr^|S%9J>~h){e(r!Y! zIE4vcsUhgJCrX}e0qIaJkntkEQ$yF^ndA>>e>Dy7((t&3VrNRVK@4Z5rZYW=OFR$g z^U=WZD)g*|u04|Okdt&W{sGyqP@f6+evLEzcn?JE*vz&SIH25b0DKv7Y$CQ3ZqoM~ zK<^|DVGGUjekJH4{AD>C8_u0 z8h(-x!{R^F@Y@>xtA;IT_sQp(BSN{S0JuTpqZ;0%;k1T_G`v&8cWU?n4L_#gA8Yt$ z8h%^Df7MX#5ior8GYo$XA?)uaL?M-QN8(BO0blYP^d#*^I&}~t{kjQ}u9D6y9K^ww zdH9e`}S`9@X`289ey}*&RqGyZ{_DFdLl=6f?q&xxc*K(4t@OOYX z?3D5dI7=M%7Bnmq!tR=e?pb0lb5B z_!ql@4{ALJ2!R`WZqxWNLg+oN@%ss>`~{!e_ItOp8x;h{Tz!w>@j(Lt>Ek1K5^7y< zA0Zgs?>7)^ylT;vP1n+0zU`s@Ta*c3oo-bXiU76C{9KIrF`8UAEq(R#kLA!5i)+VU z$|V$9Cr2LL6?o9(oKfx?$hhIof@WNke#rsaa%`IhHIKl^rSZ`W}Y9G0>=Q0UpXx-}~^``nb2e7Bu6GzF!5w*2h6Z z5;W=~-RS!)-fewTKyCreIHT`RK(O^Cp>F^*>O)uI>w6yWw!RZU+CVcdu3t_9+WPiG zALB=T+!Z$VwZlL4nR39n=`!HP8T+<4a-VA;$8*efxCam}`!R+~y(ZkWqmOrxOjr!t zy#K7D?}!x-u80|Z#~gi6H_&&Rqwkodk6okDXMVHAqzms*My1QIIr{E`z9jT8zUN!| z9)leIdnSK)$7%w&aVEY@e>?piu=Ft)VA*l*vD`g-;41W`vx6-tzg^_zHvq$Hn&6io`SwX2vOf9c#OWBqwfJQ z?gQUAqc82~TZLuIK?qS_5|7dMW=9_n27C*AH8mAA8B;IjYj?rPC8TPU5;EQ<_pK@K|9Lu`4z{$6Oenr2mvx4bieG_ zHvsz%fKK~Z-%Whq2RZyNgCuT0wl64SoQW@?Wwv(@p1cx@V%a#=G=1!;zY+M_B{W4S??XIN1K0p%jkYNiTQf?>ibgjdwzZE$d`U|YwIUQPd2rT zK7VZT>SImtvF7B0L~GxklktVn*7h5x;`bB|eCkx|{qOql+U<#VEO_AlVV>&j_(j# zzyFcJ?=Br58(qlXCwUv*2fy*m;CHVXf94r)&4LfMyla(c^E&?VOAGF!yw~yUld*R7 z{!K_;IsWuBl0x{yI*xoOl+sxP`9bR1eAU|nmMV5lv6XmV%P~l#5gMS zF6P_u?RZP@j~OM!epzXWVYxrHJa*aAa~CC+UbOVa3zo;0U4X*ppQ_QH@W-JSo{33V zzYc)>Y|=+$7A2Xv?5R}YGxb6R53)FheGtzyo;&f}h3EZvzJ}*%Jhr3R#{CUm;$D$| zU(^v5b!cJVzTtJ|hvC;{X7lCXM2b1F;+gU<$5BvLB{qq_#p$obU5Q#Uu_BpxZP(?m zOw{&wCeBZ`_71lvMmHrkZ%S}Gp1@`Y-j4U9VeOE8EkD! zTc@$uvEiYn)~WyR+mG`~5NrFN+TX7$Id|=~_u6Ye&p!LPwzajacv?|prd3#NT^TA0 zudrsUDIOcm6l#WaRA_a(n6>DR(CCOu8%h zN$XS4I$M!Z6swaKH70yzIc7>j->Q-r15kds((swwLyUpJeqxNV zo+3t{{dr=zzpm{2i7|;povms3OtM}E&ev7#_lls3-|w)<^R2VclUpqr4e-2+KgA`rAM^KAdwU*02`DRhj_SZY?mo z!>t6d9Ci$sEwv7J8_e1djKef#AEqaPeB& z;XVYj_5-8XgHlR^0`0aRv|HX|AeO<7^7yXlbo>L%+7FDzO2qG%G$_z+he5mLy#s>z zPkCqtYGIrfWDWGUY|s zY0&cgRGJ(Qt1Z#YE$9J#1EHEfEpW-wmbl_gv;&a4c@c}t}!&L)}@ zjoeUOQ{9-j`Ne>+3C6Pz4H3L2djs)`)0sCW3o3{)^J#Ts=8t=wJ1*Of6k|-=EJmxr zc!;A~gb+BGP$5vh`ABx$_##KKvD2@&?X3vLgFS`_&B%MT*U0~6k158uNzG%`8xha{x^DL%!jI&%k&u25BF4cMdIQ3 zw78R|hkL%;8;t)gtC$11!ANRYjKGhkM#MQ$-eOH1~~&otkD(409eex`1F{2r0& z2WlRu2zKwQnb;Qy+*c9odH7VSRXWW$J?U1)-^?G{6FZ$(d8XN%bEa-+7wtmvBr)oj z?!W2&406zVm{g|7KjcZSIXR^+@Q9`60fO+6t-TlVFr!PzC3G7`VLYFfd|K58^ zT)Iz=-)xuHw~!BJ?v{mHluh=bO~Uk4@8ySN4&7+;p6Zb`g5@0R`)=ok>Urn3%amH#yzd5aCXpuaR~)mir$U&xK;gq`wvy60mk zOPOLL|KGb`Gv*(i*w=YgZePq=z^4u~FIGz3@}rlbX1e7+*kcx4@>11l(|Vv{R(ISb z<+1KLHP#m&sKC9S6L(BxJTI$b?3_?Ldoccfn6c)p(Vp&#_`-Nlq~dS;jn0b(i!KGTfeEj*_g4mc0()A3V=y;TxDY(G(Q7D>C{%g5C(>>LA1!`NzqvH>w_bE zLLth}g$?71V||x`%j9~G)Yu1}V<61?gbn+VIM#P5(H7H8`UDL(2&bp$Z{Gv3Nal}h zEMe7Z8Yx1J%ROdFF4;TG)V~EL3x8 zId5Y`D^^Y@Dlgw%Q&euvdT>QFveVjJI61oG zh85B9goQ=n+iS{K6ot#bQBxk>WDRLwQC{?=n(`v+JGXq@DlH3)cE$HT%M2AQy`&gD zSvhqmMzG?bkWeIuo93XneIq6mYunasZ4x8rW^sZH9UDv~%bV(iweVS=sNIzKz_Vvs zgxG5I*JEE&rR4jcv}AWvmY=wEvOe+uVfInHXL|k{bwD0CbcGDHj0o7Vz{c$Q4T;80 zwTXJ}p268gjNUF^u;9{AK1=xOmX`HxA>88_!mgUoWmM7M*wh$WCg)LGTH8Xi3uZ)% zFD|&TxL{KP6EICv{^)~%V$9^8yUY@eocv*vr|-yeH!|FirCYhA8~R0fnhR?qy;Ul&{6D!ID|(+P#Xm1 ze5==gvf!_?xi~}R0Ppeg@}~;^=WQ0|lmncf_40cu&ewWv+@;C%XZYMRM0j`G*}~Da z1DxOW%44s~0iH8semF2v?D--c!(+nT4HibTUj9)+-x7HkQ&Ws~9Uq(@b_4JEas$t) zxq;`>+`xOi+`w~ZZs5ILZm^)ahVgS!8Fo7(|NL~w=br1Cm!X_GJgh&>ct)araLz{q z-9M=bVA8s?M{CmmNP_~>-_ryz=~sO8+n^a9-}jNIUqeYKApdM1Eia;%40LDrlq@U{ z-s42Q@*3!_?|EX)kW zicp_t`H>Xf|A@r~$lFlAv3_k6_o<50+EPum%u$?4vI89KBmADO*nqoXLkq5$b&J4S z2D*cTbqVdn4$3k>n7iB1w6Sdy^fhc=U%wHnG{|mmUL|IT>|5KSb5JSK-q_N(M1%2Yhc;`HvGr4)>Yz%oq2E(ti+b9o@$fgQl)Q`mZL2f6l+ty_L8E z`3oGV#NJ3^=jQo6Zhe^-!Bm-U8n8c3r{uu<`E zR`?cT%wyc6@V&$c??L6xdPM(+iIWWDpNKKpo=hB)-z|H65caSV;pP(~J}6=*o(LyK zT6IkrZjdxE^Mx2u78qIUS#J!HhWtE*g?uoh$V7M|9E67|D8d!_GD4l{0gllg@==5W zR}mu~ixg&kW;%8gBb+W`$nPVDT+;-G9M((9*-s4rEXTlPXT4Lz2egO}#2i$ti`Dcc^iWMSjbQBAP#Nq^2;}v z(_r7IbMOuNm5~QE21LYnY-wQYEcM*$sJA)Y4Snpy)9uifwjA{>bJmX4kr*vdMISh(dq>5|9rwY(p~?3VX12={a``3V1s$1U#}$g2Y{-1)5e<|w`y!WYU64#mn$ zL>YXjqn}vwb%9UIfVIu{3B^Y{0(CBbPa4H9We~Q&;7;#!r1vS<=iy<~P1#H*$Bo(# zNaHSicXrXBK)c=V;~R}iyi79zYrZeQ;12f{1Qvrk!)5}x^GHabK zY|wP$^Itx`m+|s+!d`>sW1o*^4XZGz_lhQf87|=jnB4LEHR6|meIA}L9`do=sFwtF zluiO-sC*Y|0$7Jd?25M00lqp2nFxCfC4{_8V1}vdJdDP1Se|it)bh|R@bIn5Mp%RJ z6-7fHIN#p=i)R(jmLAT(cYhr61Yqx3$j8@U)RDj=MqWjKaB(o4B-WGjyUe}D*zBWb zh-;Cd`0sjClZ@*kvgtkdSrjAt+Wbbm@LQ>@OKk(u$Vg+J|I)T!u# zaq03ve@b*tY+r@ZQ+G)1b%0;(YL@q6RsQ!;u7~#BIsv6& z)?{};EA>%EeCgS3378RQu9}+p!FW{|wCtv8Mx|vKNL#{NeLyN{S#A+UBV)O8Q|+$`7RMj;@SqGdvo4rQpEY`1oA3f#T zH^TTPj$|zQMYB0GBc2rhMIBSmC#_~mJZvJgM|9W`&2-*1zFimr&cZ^&>2YSz-C3J(^q+bL!xE%;G0_oc0- z8PJL6oU7Slx!GBhMon=qLF0JFywP$+S}Rdaa;&(poop{`d(U~Kc+YuYE!!&yDpFB4 zep{g#b%3VSRY-u$3t2=U?ZYY}OF%Qt1bjmTJf$#8h0rN}WoFUHLeW6kd+~74s{Ls< z?f*{^&SNODfUzB-|1Z|Xc|rv`gPIz!Gr6I5&8CeF?dw`Lw)qyzw+GDdqHC}8tX$t4 zFlSdL6q`EkcBBZ&~BjLGAW(j+Hq{n&YhD{j4Zoq`*CMagw0^A6F z07YE2ENE#f`jZ{;IA@_TGUuK##oXx{EY!EwHq#%a!wrKUH zb?Y13iZ-_utxHgCZh_F`P@uN67YOH~rlyM<8yjb>DdI${Gb7Bs_Hx>GeG4>YAtdg} z-|Wofwzt%Z(ez)B9~FF%m3;4Hc+*A}Xl+~lO+4j*N~o4PZouXB(ru8!7IPne?!|UA zbZnO0>+SAw9-CIRhK*JARIz3rf}I97xfK~9x6aj@GP0efo_v(An|{)4{@r1)Iagr> z7OOzq?u-NU#omT>^y;)1pb{46lR~i5&ajKK#slSl8nx z*eRePXhiVKo(%JZ>+u|$Kg-S*$(KKg%ruclvL~BSC+dCB^l5um4oR zpQ_nqkH@CCKJVq{jE4i%6YF&!D&#$Evv5a-1Jo1iLEYIl+rk^tb4p0xR8>m;-4b&s+2I`Gv{4#Az);0&IH`WaU_XFe&IDf`D zcMX*L1x)~xe!@q0gJ#;XCyHjx&~bC?x^{kq)~;*AZZ4mr@ac1NmSfMceCqww z*^9}8b+!hkUVP+eO(}LySN1#xa(nte+LuhxVCg+~UrWStU>|6pb?v5&ZS`wp_6@Rl z?OQoMS075uopMc-Z(JHC8#xC=TuD6BFg{9LqSjVn&o-26f&tp6$TcSNu^!RiT!oh? zTt^J|1aYZhd`8(n2~53~l*ctke)DpG`DRlNf)xI$i9xI)Ml;(E%<#o`0RB1m%QfMV z#E8!%Vyp=Z|A-9RMC!?7TStFC6w_Hg9;8s}_bU}%PK?AgDEbD4ZzM(_H!FHOF%l!zI)T4P8sUCP zxpPh+fEWC*qMsth#OF5^{jbFMyc{RaR_U57+mHckq2Lqw0eLJxhFeOE_{5a|Dq_fA zM$Ez?247I&RE5(OMv&)U8%4Ot8WB$sF2ZMdFn0s4+2?48d$^& z@w=Kd@N#0rbCtrMCB_`~SBOzgKOsi=zad6=Y;>8PVq%0-MGU!|FQ+`VtCW{T{z6%A zC{M%}bSdp2SA+{%gbVr2ihn&Z!s$@7C})JXSJC^35$;opeug;PFkV*l31Y;fU(xRn zvm8F~TI+x|+`Ag;YRbJ1PHXC%gMH67)$83mUL0ik)XU&$P`#1{Z#=y`1KUgAI_|j| zM6qn^N-D2sAMBGRg8K_vazzyq{R_5p1lC_SustV)@u14vbNYThx)IQ%h_+j=5uA%J z3O@RAhno*t1KSY-+XK8t;(aH*3SC&XEnJr%4L{uyD)!HRQ3(DUYKT@}=V8#I{>r6)GIlp+U)r5j#aRiNbbwUk@EAc%a+WV^}g3-zb6|~dtEk!SqQ6UbjPg~f$r>tS}9|k zU2CCE#yx>mY zv~_VjRjfnCy522F?vBK##FGa2qhGe2@&FM}5h-J9hq~5E(W~ogH;eOWYrri_K4^X% z=JcN-|GuX45EcZHyXFcSV|cKDH;1SKKjQO-W2dYgCPpXn8v~9eT8M8a>d(0s(!9%C zC|Up7mRRwUol;6yk)?@p3HqbP4=o`kex0B9!^Z|EU|h%FKar|4Iq%?9K<{D85_8m| zFnZh0I!n241?V}$3{4z6(@HD5VaiO;fykHOQdAJ0*BqTUO|HbSs@ok_|KYI#o5?*p zzdc?D-6lA|KbLj5iBIf1|LdW{KXj?$gRCKa&=oUp8`$unJ4dKrUA%YVb#~J<=g~m{ zUvI8SsPlqL(_Z+Oe-_90VDILOdHFu#=KHX&De#--Kv3ibzljoL`>ZLhA$a+d1wZ?4 z63|g_0oM$?{HcOJ-{x_A(u!*aUj8(}FWPe92OS3&@QfeFE(CrzOwhW?6_$1bEh(-c zxM83UH}T-41?!1VjU!F5w?k3o7!l9A> z2AulgnO`A5d=mcH)*j6~CvCUXVs*M5w*a&?G~xaxM?Sv>Qe~Vo>3!aB5!1|l_pC`d zVL9&5bQ)e})=kbGh3Jm11@koxI9p-XMY@*~qfp8eW`2{OZ$JQp4Ep076KfDLya+7j zJn@5|jR2~{BxO(k)a%B6Ecw}?37|t&rRXKZcwN{PqI)fIk_r#iPNWMo<4L{{G5m}4 zKrVs&e4~lMBKSl+K?wigXFa1oAqW0A&S1Q5Q2sul{C!&SiMdm_3xDICxjeRu)ORPs zhkTK5phdnx{wn2ON6h$r;JG)a$aT+PkZCJVT^z)nb?H6(Am{LNt}c(5^0K=s15P4{ zj*Rc9y&f;%MvLOYVoa_1PA8l%ihsEW7f_u=8>GJ;tSfE^D1z^diARsY{CspH{4w)r ztj8Mk*N^X}dt6!vg6|8evv{A#$MzhZqY7reUmCQ$MX+$oOMsw%%A;Q`F9EY# z-qoNP7Y$n8dRVySb%5aeOL>&5=0--%`oCt7$QOd9CMhv!S&e8(Z6Q!^V=SdYO=vVleWvl88<4&8CUTM_4<2O2kl|94q@C7~c7(y~Zx!|{`THlG1d+M#od7B2 z_HSqQW1eY^FvW&f78lph#OZKcLG=OmiaMpHe8JN zF#chG!yeD!L&VsVWt;U98D3k{n63nA|h8E@Gq zwOv`^Y*=t-$Y0tL{-5p4^mLR1>!N;3N?0yFzCS-jAs?D9~>Evra`-Hf`vQW zepR;_F70)=cf+jxz$nfrvkq&}ZaZP&md8F_2zHdmmPE^Y5N7QMMxmeob{Z6DxBEc5 z>zEL`4=XTYcZkeA^S z*pGL|FXl=wTRt5>j>#Y*0VLqpAl^@(I1d7-!=3X~Y$qu%6A#0L2pif_ZhCx1OC5KA zpSTY3`>E~A;VYV19CE|?`ozV>GiR3w59dF#`n_BcpuIMFu`!$Lpgff*);0q**@-}n z5gAj*lc5SiiOX|q#x$EV5=SD{S=}Q#B2^=vHk*xNoN5jK=1k^})_=%ZoYPzgea7$3 z8eg~LOy*7_cSORf8--Js!+S1T#1ovk%`*@2++$wz$eK`PcHKi=MqcI#GyId@jK$NM zjcIRn(>1+jdh^)kyfHY@dVCx>rq_jV3X(3+pDj3y{Ga!n?bT7!*mT7i>EXFnk)F~c zqZfzHzFRr1Ij?V9a9_pb?uOW?zHLj>d!{wRbavbD%x*K1o1Q7pQNCMssPtLT8N(E9 zY~)A8Vd7VhwR_wrzTc-;Cb<8FObo@-5t zcXV0z8`EZY2b9fE`!`sM{=B@Z1o!~X{D&bje#pUDWMidAVN|D~Qum6I#? zSAM@YY2x?wnbfdwJv!=$88SuO%r6dI^r_@=N5g&d%viB`j~S{T!#G!UnfHAz_4^Ad zPFfYga42qmj@c;3-*qtcvEXhax3WK2e(>$ix3&$jKKIG^tW_28PWrG3YiQEtlK%tMkhWZxC`@<)zTGyKGB=FJoSjwGjD`&l9+&ZK%bY! zP*(I^D>k)-s3of{1od5^`kU(4t>>wxG@}J?ylj+$<~1;57b0|l<21rEI00eXB>H65;jsG7UN*U zDFwM%&D@vtW!lUUHhW=f?)xYFCi6#sk<1m)DV-qOc+;d>C&QG72H1_lk=*}9_~s8` zHe$kJ$Q?v4;75EEaYpykY|KTB_Zk^5(`mao zgdYR54TKUhTt-@cZOnbcb%V`(KHoT89R(KSaAylcQV1VG=P%w>S0L&cjvuCExT9HHPB^fefQ$#o zx=52K17Lo#3H!ybW3Syils)SRAypz#V=7wI}q1N8g0JXq!>_jWI>&ZLkat4Qri#%INwwvatA}mxn z6ESz0=7ps*c+fYHT!!D|Kf5lejbU0v%o zK#%4JR$Q(V#Mr1r)wbb&!NyHEv#XY{Kj_q-OtpF?#0`M7vEPWl&i?(Ovwyl8hyZgIk`byETtz@c73%c|{+gK_Q9TE3xnLjzQsw`@l36Q>UvsjXHj zk(0-=r7Bw%nXB4uyh)tF7j;fY2LWu_&{SK$hKK4LF?NVTLn_}8cV!bHi-0$*TfcrC zF6L<2*yvPzabX=_4_VhE!7VoiTAfp0MJ4X;__Jd$9gl|NFbt|Iett&PI;AV#?VlYR-ASMf zc08ado@d@Y;V_@v{uu6ubuO9fo(=@XJcI6dIbABr!MS5Ef3o0r((3MdaegAz$L~m{ zM9wvPWeRHhXb6e_VN$&@q1^=c{bh4KV0xP+akGO=K%Mi zdHF|(x`@$*Jo5&3&fDy0eT>ilSfBe?5g(`g-Ma@UZ@iD6E7=b4Y`Zr;T={i?y6(LxoFLBZl7sIU zwQ{+^GD1H7keEXykK_-z*%806xLk*pEHe|dH@vWqKVp1J*+~9~k3Zt$&-Jj>9&#*qZ+WOVFpk+{B?dvu)wQOpy-7t8Fjx)v{H*SJ*AUmCZXrFPQ zeuBZ0s8gXwHab^7K%e*=142h*1ov1nfp(JQISn1;d-vhr$9Qtk&ajp~sHO`MH#@0z zIf~;)=Wr8hA{y7VHZ?d!;|y9oLsi!x!8bPbMoNrc2OCC60Z#pOwlT}W>3a_{oLJcd z1UZxzDRb_s@Z5gQGSctIAQxpb;)5RrcMH{X0j?_=7-84wLuY_{X;_%o*p=fvgEln} zAlkdYT=^Z#SuET4z%1D(4$Lr&INF!AD-5Gi;aiBWG>kilm&)^l^v}K#{p}@&zkS4W zWP2JYQn*z1+tV=p%)Srta)sG9BOm9-(>}&FRAPQ9)4;Td_#?QVfEb&!MR<_M_ALk9 z6}D^imqQG?gm{(Gtx+qdiPP$ECk^fERk|Q=8R^yP{sqvVC*7d#dq6l}Ck@OwYT7fr zv^6T9=F4yc3lxo2FZK)rz!xYyn)osUJrZDK<|Jj$FLVGuNP^&pD1obp@wvZB(JP7J zsY%i6iIFLr70vtzM4yH)v3u1K3 zURU&4Vs!i7RdkXG8XuobVx;#Xh1oBlu8OF_Wy-!%VeT2_J_{@qi2d>0%NaoTC7E(7 zRK0_HHfel}L&T7WED_;Fi4jkcZ%Aj1G}0&X4e?`nGTzIHBZg5&jQnaQMm{EpA*_QK z;dTq~vZ>maP ziK0u1kxua*Fn*+wh*iqHju`3Y9%%Yc5F`B`{M?3^XA>%w-rq!-_XNiK>FhXLlo*!X z4>|x^!#O#0 zpS#fzEOxikE+#pADCCSUZWvi#zXj_ntYmsz;*1iE_rqilCEQ1bM2&ZL9{%L`&^44(y&o@8JxkKX~eysMQPkN}-8FM)FNEeE|{ zaL6AW?hin^!_7jtG1xI3wAbNMb-G&~zbk{~%kP!H7%<^#$YVZG9zKJ%ys18U{5}mP zkJ{PY@muARhtH@jPtWTxuL$h_bx5Q5)#<&;C$ACmLf~NhIQy#8%lpRgZ`Z$_AohaR zpyh3ay*qw8Adhv3^4RCr^6vA=3!$KxFB){YecmVUNmqK&EwJVNi%%ZsnPOU);v>nk zGVb_219{o7XZ$!8(DBo{T6F$3L!LH+&Cv0?00xM(-8O2Y%fQ2M z8NLp;%qK677gWojNNrx>*F@vHUmHG|f1 zr$=qRTk&B?Enq!pG=VlSEIv;tKJCEWTiiRVK^qUi-d%1bC@l6xSzjjMVYp1^QJ=hi zIE>Ol;I555KE9zSv|Vu5p!xpI7w*mD45JfF40j419qubWdG|x!ez-b@phe&%=31~uQej9!@P#&LQ zKECN_L_0N;;vwG{#iyMf17C-Z6fEH^;6fPO<+g_t9pGd9ID1b%mfK_)5S;{!0`kz< zUaSdVEt=Ss4aO?)?LuD9g8d>ql*jj(VY-rM{2Gl}3LO<_d2EB-e0wl9x_A)2qLNEO zZaDA$07O~$AD z$1nTVnQve4>HeH$m*xE6l#%hRGyhbwW73TwxAGmixU#i8BjNIUEYd3vMe?RX{mG|+4xX0D-{H8t| zJ#zcOV0>8I61#DCbp;EoN56$Vzf1c}Gxcc2S?sFYof@Ae_Pl1>yK9pUMxRApi3h_b zwNxE7j)p?`wB)uO8I_>43kCmPNTVzz=kwFBQ&xr_6_R+1kko|5yKhj3ju^S-ZpJeE zkP)&DUfUo1o%u*GoF+73ad)kG|JdYHKj@6;yO6M(x`!NcZ><@6rI+z=rmmp z^bn<+dyPI6jFf%f$iBY78{NUMr9$|hp4YLjnKC9E2|mUh$fM%Mp0v0bH$}b$v0EAM zOMWIac8%>Bo*Re{6E_QAZc=E*he!SXU?>$PGr47e4!HW=!N(2)7X7 zt-}={Mhc$w_$+503FMlQWR*XqxB+NP+*+6&*M1Q0QC#?ex@+X#dC;m$7C9V@?|M3L zz>H@`)UNI?1QBuoyQ`UtN%4@_As;(!Rpy*{wm&uWY=2tx%9ED4viqvo(l_6|@lzEa z=}DhDs%IMR{xPSG=&>F(c1Pl=xdBnzg1E2gCp}VfD4v2^9h_>u6uk7_!%3&0gDv-S z*d-oS@z{9?ej~>2KsZ(1fn?+#>tQUU|JdoI%9nei&9n(dE{SJ~-O=|Rk~XPPW7jm~ zppJP|#2eBD|AW0U_n*OSNWsdkUcSl9$BU07snGKU&Ycj1oIv>g!$w5l^tvK$mDtYpax3^h6f!u5nK5y#^O#6wr5e)GYxo#oHej{!K%k8r) z-U;S*`FYRMvu|&T;l0STI@4_Y>nO3RK-pSXkUizyRcWLod))+KdP)mXFq zZ+dR&ee#X1+vc79_yNX(kCC5s)Iyuu3YWLxvhlzMWmd=+RDK9oopLcfA0Uh?QdP!G8Qi(@S8ElF@HZu<-BdzjXmtjpkz|^0%Q@`zO z*p9X27%gaN9(5qelULi$rXBF-5L58(<2wJho&D|O{#?Xub>P`>fc4{=lzDG7ACUR= zi^p|}eu)&_pw64H4iCqZiZasQo*3$L!fp$qT{@4=Je(gYA!X(d7v-27UoKo5r-$*j z=O1kh=c9#{-ykCrj=$Aw)np$sBV!UgpOKyTooH*^dL3!cN1yv|gPunt?}NP+{ObMx ze=9EkKYuHX{8--;olMymQ;btPJ6X%`u-}bd``y^r^YPw>>GR&)f||L^Q!{Ub&0>#D z^MJZqJD{$9)K^!Rxaw-vfVw(w(7IaU@>6)gUstQd`+iMI8s7J<+XCM=3sZYW>-3bo zD&F+7|KZg3VJ>MY${bMd`tKj-yFSvB$~PX*801|qWvF=5`ED@3erCTJzf!V}KmK38 zl;dotgMx^1|FGu!g`wSeQQ${qsHWfa5~%f-t#>L=LlI^E`R} zQP^-`fKx*Ek>?@HOd5p{%m*zq`5`)d(XtBYvPbZ8G6}waNt-)`O_s1pxtQ{96*if| zCa{J)9~U-x!X~(#HqDlq`V8sU8Ln}H#(lwih`x;TOvA|Y85m$;n70JXlz*qqCc#Wg zoL<_@u&8oGDgwq?B`oC_W_`d+;sl0yRlp2P1+V!A7%@;H`@X=B$iqug<+2fMmeb*Y zu&JWszLYL{e?-`*RJwuU1ToNAgti^s_!#ST45 zGoTNTx$h*L(|-mdV@)vc2&B{h8a$lEF+UkFhK0aIkTNs4;!2o{$K023jUeQLAxLy- z1mxovC!QJ=Df7!PN0<{cMh&$x#%6rvq7i21Md;w$CxYCEnOrBH>H)xhvTSHr|5ur_U zimXI632{pKw!?aHg z?X%2q@!YxdJV%MXA2bWgW4U8zPM>RySYx$Tdt4u}aQ4c5?(1hkbJT?Jgt@Vt;<+~! z%_;J5A7B9G)&(JJL)n&jTUKIv%L)B^bey-&8ingF6J?7%XSFbq5h~y0k@Zjt0t$t5 z*KXdtWNLBPlaStIbK+*)YiVsR#C?;VP~Nc2iDM^@&0pNSDQX=v3av_>PBW9+ldmH# z;?IP6o90_H%B-u(qO)(Caofxp<+0l%UyBs2Dz_Gdur0xf^BYL5CsxNzGZgvn3E}d{ zJkKGn-zA%&ni_8kUQaT^ldUbGSu55yTf>(}b0U*UYH@dFI?u$J$uftIsI2hE*3?k8f+YMiyEd%dY&A;P`qnIHHw%_Uzfc z+fDP}k_ zYnrEE_E3)d>e2^k;Xc&%k15`RaNkHVtx={Yn}3jkuqWOYnRickp7m8^#1Fk0F;Zs4 z$nEQNf{+ncA|s9&Wln0XA|7HiyLNb zVQPV2C*vHO0&M5Ou0{JG+Of4j*WQJ{9`eJMhNkwWf{mNjuP;cnh;w-bIAGauLtCg| zP0NOL?FDOaq^?Q3*<~nR2G+e9wiWZ$A#i0bZ>`0-x%SqU_3N9Qx^%vsw7CA(chQ|L zIT5JXkm0SJ!k(LST3S{+XAAAPpmGml>+E##Y!s##cg$@m?p-Z*g!Bc_&b4@QZwS&L z^3C{jAMF!eJ-2?dJXb%B-L&}`Sv!($58h$ji4$w{GfG?1GO~DCtnMn3o!vNnrcHP0 zXwUBF{ET#YT5oii~WnoBd`vo8TDq-DdqHZ2ce^vLNGIJF zYj<~kvHR`GFC0kxxXLfxrG^O6J$J`f=2N!Jr)x6O-CcL!p)xyI)q09 zhZwHAf3MSb|9)7{M7rMxmM})Sm@$zBa9Tn9D)UEGzPctro zyOW>X+3o;!>wEbfPI6IqzSliN$g8wPWY{LjpXuYz6#Oxpi?zxD>e~0p=Z<>^sC(b* zo+b7!Gykr}6M!qz=fua$&HHt|HWwP4qM(1ivjMo%e;ytQdhSC~Jmcu~pDp;ge@TM- zZDoFq@$s`&ae(*ndgZy_So+WLx#u{ZVd9xYum6y-4fc%A2|NL~GdwfzO@0DjcwkLZ5q~;|P;w6#3kXeC|=7dsM{tZaaUYKK>cTgUW_w zh?!Ku?=a~dH`2y3II-%0C3Z@E}V2Q~WH_b1K0~X#U))y!L`K5KhvL~9Po#oM( z&HRWN|KP9-IXuI`w6JFL4Cc>#?*Hqf{r5RvLeB~quX@n5V$6Bh1@&obp!+`MPBZVe zIIL)iBg38$Vli1_+w z{~6GGeeQBHUP_?<|Ma<2_n-#44?#p3KKmCV(cW;+kOsP!_~^wx`g$MzSs(p(KKeU8 z`W4U&pJ9zeF1)E|S^krZ3{22!AWwmhzRX8A`RGr8rhK+DBk>jayrS7AjzoKPNYRYe zNVG@)>Y)pa6N+Xrk3@TOM$!Dzk3{>D0t4l!;~O5iq|CBI7d+>l2yl;lIA-%6y!1rU7U`NBIM=1JUNP8Yk3kks zTG}#bF>vp_t)XbJjrV%zzW=oBdk-%ekTYAOPG{(%8GN8P=nRkc@*a~HgP+aR9?v`F zBGYk>k+6u99AV;MClV!cvaK=EutDWVZ9{8QBL?K|v!FOo>Zjl9fT=n%>Xx8SlQI?Z z5H!>dZgLdkoO4j^%on-E4Lsp0j{E975~&;{2O8J4QNJNH_T03tp$T>@0eRtXO{A z_qbPC2XyWOH-m7vkJ-@K6`s27P9(9ly`@d+6sjFmhmd!=gsSWZ)Jq}9J_;qZA&J+< z>mXjsrj0n^)5<%YypB>^Qf>3PwavAd9mMGsvWx2C%@`3MuU{6AXG*0uv2LT3uf%#> z?YBAMneuzD$-#3R)nc~F%G_KJJ!BoV@@;Wdaz@RWu9S7XO-4;*Jl)%xHq$EZ zC~VzLoE>AFes|lur>o96r8@ZBk85^O*PX#;j?^5eVSE(dh_tH>(f=am_k?Ge**E4H zWRA>uW|`k9o*m}MFAamAeBu~v>OGDo?m)yn=*+O;?eNO$m; z5rd|Gx^v`4xSceBXP(((C#L@#U=c6nZqquv1}DDw5*ld}45OJCa@&a; z4dZjfP3o*P>>pQrPb&9g#A~3-gLp0O@KE&6iNXIWG353ULwG+i@=KhdTn7S>13rGw z)7Gnef;^7Q(ymwWgFg{J_!H?xyxISye38D5a#cMII70gtbp}15&Vt`4$FOOwhOtDs zi}G!gXKB+m7{(`Qk3>I2jQl^W@N>k-zf|IzRQM?WEYh1*xxrtEH0(wBf}TpcLzN@^ zSCNLj2p8eqLK=84G29@;r#<=&~VsK;=BMA6SE{DQ(iQTTO*MLk8nW-veCZ#pr;nXT|5;(C?Oz#^Z4 zw<~+7858;SIb!73gT% z&+!oB#e5Ca$ovdo{dxpxV4h1N9!7daR2>Xo+_CX31Sr5Hx&JCg;^efsfO{A zqJOUNYYLxL_;LUA0bAj)hT){ zak^o&DtZesD&G!8f0DRRUI|2b_mjrU|98s$G2#;34M~hK$O{Uyyjc!EQS{Fh{Tt#m z!}vY%aHI$2%CqU?h{xl+3-Mf4&M2HrrXO;%i4m_5G5jM-MZDQwQcfu`(iI~{daH<$ zPkc`(e>pMa*Aa(h`_Ft$kVbksh#|C-80E5)80p?cjPl$|jCAfNMtMI>jCyd881a3I zIA$2f4B!fN)*khZ!1xChPE{CL?xYLu;}jiI7*P}MQH2q-pi7A%q)g!$G4g{!5mymI z_#%au5hH)DR(Lrv@@bXAb;QW8MunS+k#Fl2P7ovi+7<2~Mn2*d7r2uc`ME>koy3Uz z-3sp_M*i+mcrS6j(oF!opEUCOA%!0%M!r9$@Ihka|C0(oMO=b;0fmndqddN)@bknd zm+vXuO^ot+QQ_mnF~fLS;S!A?_Sc#H@1t+FH!&V3}ZO!JMw2TalT>9Ax3_Df*AQ=VqS#l zA4!aKμ87ZM|#D~XZ58;E0u!7YhQ&u55{4n)NWT%q0{q@zsHU={V~YDF(6M!MP+ z-9e1>?NIbiVx&`)2jo3T8tE1J0$SuV0u%WM`qy+v`bGZ-H0QlokMf8?=My78DivKt z99B9b;Lh(1>(R~1y^|REv{%vmzB9j`QuH&#$hYH)ewi5g*RSYzh>H;q<}2i<6PKXB zrRWl36UWegD4IIi0u^XK6upNSiz&T03KAuiIdwXD`Q~1KWWtgA8%K_0>PnJ%_8@>fm*B4SKx}?xF9% zD5*iP(7d6u$3F}gzQjFW*u$}=1xhxWR&QDht$wRpn{JX-LfJqa^I9k;cX=3SBQyvq z5xBe8K>gaVfxDGlzT~u8;ruHX7uL78x2{{gi8{~UFQ5xbzu zA3hTT{CspHOvaOn=X`uo@c6^+gPjH)?sQnV&;IU2o1F=}`FMirVR)xMkap}aIaTHdoTyXD;t0-qNfbo{zt|Cm2oUa3#sa>(Nt zSA$M3bxyhEJ_4z_DYk5a~^7-Dc^wvS%E-=l-=MX$StqWm4D1{E$@GQ^4@{G!QPMG`sDRP9`j{B9=@Mi-dIEctakin!yyl}1|7eP zU~tDTga$(AUk;eHy!k$PtKe`#3sZa~%YE{qkk<@*#xI0N%k%5^A6o#M;3IDF z$=eHg?5k2DUawDH z$R!U=jV&)7_01i>1mtNMlnF5cruz8W&%t-OkFNuKS_TDabDfWGEBN#~<>tG^$JYry z_USd~xNZfXyFBudUXBr29xNA~f4jj45%zaAYp6`WmdCsxi2JUjQT&pRbCMb~-$7rv zrA1O7A;aZv4;}6?l@9H{dYA!45}I=2Kpo63YvT%h430Z&w%ZH7a6=elJr6#Hi{X?V z?tlB_O~F{Qe-L>;^T~S^@{S=QlvnDK_m)py7>x$^3~11CKjV}4Ff!v9m?)3!o6Z*t z2Kr$c5vJnhDEG;udxnp1EgI!cdQd%Tb5ZkT9tkTA2ib>Wr{63I#WSBBCv1%TH+#kkQ}&^3fnV>H*o!~bD0RXw8Pixs6uMR;rl9r@nE;9LaRLS)l=!Pjh%ky%H0)bjwg+mIy|~gr4Rpg_nNKAeZ!N@ z!uj1}zaJ=krROU%>=fj-B@Hmt@X-b8B|x#+v7v$L@UMwUJAo=~-W6-nYJL3~DN+SiC#)wnsb6 zy)vzzKf0#c2w&NsD|CYVruUVt(<^_`Va^P`c3bevca2J0a59j4UG><*yDPrXV?~0e zMwzQb%`x&n+q3#p(!JrfU#uIQF(xqoq*Wg{yDcy_ZNviW?6w7?7vx_5v-&X^*#X>< zx!O3p%?K^d%>a zjp=8%r5kBWPNrwj9X7^`{nJnE2T#WIr6+UhVka}|$OCg>@KjZ5>}0wDnM)piEh!0Z z##diU8d7yx@Kkn6!|D^O=e;@ez@Gm2viz#TDa-mN8aw)D8xwj0Z*;asR$FfvZ4ImE z$CdV(2-^nvj#8(?MF%Ds+#;n5;DhV))ECD3EN(b@LX-l0>> z?xZO%L!u!h#@c?+YvkT{_=^5WXxX@*cb{0dy}~+WT5t5+(ELakJ|aI{;Y%M%=-_I>a03x zEm&|eZRS_%jojSL4V%BR`4^j|f82k1#mV-Sqg{ zUNfvi`q4SchXs>z1T)UNvyU2~QSr2R`q9|wlo3nM-gcvW->CITl-2xki;cW@bC>p| zrxwOje;0h`?+>r)PdahOWm!EjRngJ;mH6V_#+dfshP!;{Q}@tC;#+D&uCCfEzr6VB+|aWierdc| zNx&VmU4eLVd~sD$eDd;(QL>*p{IUMr=o6>joj0Nd&u(j;kAt>92HO zyyQ%?IrB^%WsJhtUw+H^R-|S?7g+kE%NHQ@orfP?epP=cx_q2@$~4P*(r1)SJ=J4` z^F(MyuCd#?kEIz9T7V#NPB4C^Zm7_?5|Z~2-DjaF{kjsJLKu;lN1msc2lDaP*K{r)YhFU4AZbV0?5 zYt!Gh&R7e6@sUT*QTI5{VWKQEkLVJVJ)cmQ{1%6z(6R;HT)4Bk*@)sUYU+9c^dA|w zWM*?pe9jZh9W#GY_vpo=Yo>OL?YOTZw_COx7m6GR#{0UW&7~q2t>&3X`G^|!d4>zu z(q{Uf)?u}pGp8j&@&0FHr+-`WHtOD6C2#dEJ$p<0S(x7}IdzWsLpM!_1x;PY#vD8B z?i;z=xIq4WM+5kRhYZo`9cBEjng#u#O#X%qw?88jooN93p1QB=HVZe?3$!C7`5?sy ztJ~Td)~vl$oFT={ENk100XDTw9qr-{9oY>In$+{2J{{B}h()IeM*al;7hPvFNp!0j zW#|^EBzil^w3@(co`Ip9JTJjeL7RVtVLy59O)`UZbhzt|lp>Pp{?*=acIiwNv&3H=baeGkE+?>CR^sb;WNN$9AD<1kZ%WzbymEL}3nn~PB zVLpc+IkRK#VEcSRgdDRR7ukMSX?Sq=mDw@w89i2 z(WOvD-VFUD(kgQSIjVqJNC=5vnZqNrvzpzf$svLPW;LRZ5s0w z&6kkCcb33+iJ;}NJP6vJX3Cy~Cm#n#a^1@E^5Pqca>wT`ief*861d_OjWL$n1IJ7e~sGkUS*r>qtc4QWnNF%cFBeq6?Fwye!l zTr}f^{VQmxiR4XPwaBA)-S~|xC{v{oV9L4oH3Ytw>7-bx?^j#^={I3 z>(;G>z^p-La$$0b_4#ep<;~U^6aII>f1eqeYklUH(2NyDMPV>m*1s5qfpMAuuqlt^jY`gyTmaR8fn}J#KBeslHWSSLYHfa#iGp@mCct zA4G+VuAJ?)=PY`bErwpG4~iy$N^6Y|s*A~f!Jv`N zHrEdJvQZh5KBcB!IajXmOk{(4(K()Vr&4Bs*b(Lgq0*+#@BO(I$fTo(<<=h)WtU3< zyP(kFaa*#Zy`&-Sg>V1MKY#0+8Aip><=RLY8bUDWE;a2Q!lQJqc)Hl^#zM!7eHVNP zv^l)e(bki)!2y#D$26p|arzQFJq&tFlT00TC5z>ypb$BW=Lbs)Q zW9Uf(NB&HMOGW_tXR@Il$CIZ__X4TM#vaDNN~}A&N~}ey7|ysCR(+UA+9Mf}i;aRW_iQ1r!)9U4 zbb$I@y!>MvN0_MJ#p^y!$ZNFY=YEUGpX1}t@yQGM+(Sa1Q%WHpKW`;>Lqzbm+g5C4 z9I((zc=_`Lzf(%?mXPtCw0EsYOAEK?c=?OPv=3cn{IRLV1r{c8z5Fu_?r$Z;@KB$O8>m0# z31z`5X@d6ppXp{tdP|HR4}Xb|-)U*cMtwAW9{yQAer!Ti=W}5pi%{^CE?~o1B?)A?7Af=YOLDgr7Z%xWvkskURnv7uBmlH zSN~nLmrc~RxYaGKwz0*w0kNHGcm4l<=Q8unM?h=)e|Gykd!G5`J?}a1dCz+;-?^Xn zv!M+qoBtefpN0N$Jf=@OkByT^+4ScacVzMBNu`Xjjk!MhxyDx%J>O{){$4}gPGC{Nr#oPtezMUWOPpTimA1IN9R#k{7SbAcDTZhr2$!QOKKVKNkA@ z{Wur9Gseckx5hu<-_yDW`bO1rv9OE3YX#Y#l0`E5{B}84F1{>Z&vhtlSZSzy}{>ykMid@l=_Lj z=JTf>dTq$>m=FJh59fEYm_F7w>NhG^ILE8h#uf*z4f!?t@T+|I8WlbQ+R^B5Z&3J+ z0xvSYtnem*k2jw7g@4wEzox?rc_teF<@1;OU0?=7`AV@5!Ss~ip}wPfh0|}e;TRuR zc&ET4MmunANOQ09XHQRkL60k3=Fb_%4;0Rk1@-+5WYMEPN>9Kr-&2Zt^eh?kJGF!Z zWjuOmMK8*%+p@tsL6j>xtu33qOEekBmFsbv#5(*t`v$C}rUR+Ay^jYhLNhdeGfP>pIo1yR(Q*NyPY`}CH z8bwyE^)6;@I`vxDCI;Nx1{EVx$`v3H_zvWXoFQg~&RkAol}w z=m-@yN-K{LV+e&L!d*qCb?RhjxiXloyreB5uA|A-2T#$SY=KNHDP$PR`&nsqC>alV zN6{CVEEchR$69iVr5JBAn%8g@Wc|iZu3gy-Ei0R#_*V!@H8@y{@d%y0z`-bnyu#+G zp(kI0UB3~UbD(&7{l+y|zTLc1>ZMVNtF+{L2{(HkiRz8kOSxJ%UM*K>JW}cvot39p zS@x_$f*aGGRX0RAwtQ->p)@IFQltWYm_@W9R)tSkF~e21*0mc9u@bhSxmCUvnYt`e zX0nS>ov7`H{vW&!&#>t>LnQQ1 zSUi;5^`XC&+xVeR%R4rqt@3z9s6**_fqxVF71D8z7P`qW;AL2A)cx(Nl|F-JIlh>@ zO>Rq1zFDr@SU7XQe#=@e`CA{8_V~&{cXDAom{PNXK5ndX+DTm;Ec_=M0~a z=^%^{B0r`RBE1|Jk$(*#_;JK*A>KG4;%gv8e7S%OSE3+iKB3RZv-spA(g%My3B5c! z0j;Ex?+zv3dKoYCF-Cvn??k}KcV+lHz{!vDgphcVKVZsvUFdVTzfXvG9wkI(y+DY} zIZk-DyyqUeN9nWaKpd8&;~I&D;~+~3KY=szMv439m7XHH7nV3WpHsZY4y% zat?0ARsMA-Jx!34`NjGNQX$tS!p|FqD9l`go4$p?{%bU;qZ&-xmo`vXe84teY< zoes#ckp7@=Q}iPJNW_iAQ4bL$t36;mbZ5Hx-ivZay%FxnZw-Y%>Ps%^z+A`!=DZhT z0ghGhbiz*>Mls>_Qcn8MAU;pMcfe~EJ>{i8*F6ZYRB)|=8x-6^h(ha7I9_eT!t%mB z3P({HR!r#&0qjxk2MH1RcNG32VYy+vrf`-U^-26z;lCq9>9 z;0p@&6Bfz$pOEu)(x(VfD7Gc>5aDQ~L%|seo}>JEqK)Ae5{@*Cs}yV|MEb5#{?`!> zLw!>C&4j27_Yh((^A!cV75p|~v0?mxaE_`!n^nC6Jwz7#976CxmWudMghJjLLZl;3 z2;xRUK*1-}kL_YP;X4SCj{ORMf)MFB zsPJbAkuH({i0>`pNT0}W;3B_~&Qhiy_;f;~H?Hso!YJNHg^PX<>EEvKPD13vqYB?o zi2Qg~;m;8wUtU)DAwuNOafOR^jpfYzMf^gK5Av%};YEbVw-SYy5+eUTy1pIH>VR5( z$<`nu{j+DlLs5vi@K7FNhMVo7XN+QgmOWj}CX|t9&t!+9&{NOM>7k*hPCnNhirO>l zJcT#smf7B?ngOO~nb|?SGd<4M%$)KS`85ha8H6GdtgG@?>Nu zP9C!qYy8UXD#yN-f}_m zw-fbttj_)&@fYVW#6BUB3|*7{)T_H=AI;5D#hi1o14z<4wmw z;0_*bG{41g@bbG6{4f*{{Bi*`zfG`v`5gxSARcWrKhE8}{O$w4y>O#^luPrw19mSz zjujf=rj6#uIiHu`tO_~qAwSNGHNOX8_wxHL5V~oj`R#>+m*1V>$9TyvACKnuJ=nec zxOX-SZrW&m&%?pX?`81Q`Bwlx&F{Ccd-**Ge&nf*=63`RUVd+Z-(I*;zAzrmZ!DO3 z`4wV(NcpwV{6>Mu%kR#avK+_{L&7w_dLKUr{5WpYM)RBR<98qUJqaT6<9Joex5~$F zA1YHsGXvB~|AddQw?+G8j#yt5R zX?|Khj#a(+cP03hf{5~s_wakg$8R6_@ywhyTD~9n_-zNjP7smbL_AtPj&&KF?;uSH zgeZ|#@vr4$MtbGT$MKFZD98^(_B22JO&ZOw5rIgjjh1h!kKaV_)8*lSSj)G_C*N}L zV>-0a{4VhED*?ZyAfkK`JeuDoAHT!k$MVuf^V{I#*XBuY35YenJwARZ@Ehv=*y-c9 z-ILxkJpBARlmcjcSl_kL@;&S0cc+IR>y4K04WE2P;5Sry5BvDt=Sgpwhu`U#Q?kB* zT$mX6X_@Gtt70+eSe^jF%<|FcFms2XNvG|%3_+)Pc=&sB@(Ma?cUb^^6=;kUqovy{8i!0s)I?pdv zbXCglPSBP5=tz5;qSIbafR68sHk#kfphFXoj_X0ZM{&@x9h#4a>1BTCvmCGrbKeNV z__;;^HNUU;;=KW#J^MjzG~GY=;(Y__82doPcpV~+a3;nhy7L6C`Hh0zOLt|BVGJLFZszPc zj@MM4RaG=rAd2(ryh1DDygCUJQHw%{padsf^VJN3)g~`#h*1K&>-OR2A)T z>O14ZTAvvZXe~YS>`BAdJV3v1s_sc*|Ki+|K2T|@u%J``*SW^oly3f zve~j>h|>A*z8NL^VDH^1Z=cM!#gEtWWo=&DysE`8r^A|4zi|^z1J1Z`mXSLm@4{hL zD0g(A&>U-?W*3>Ko8!$1=Hvi3=zYfP5-^Uw@AbCRt)g^Q+BniAc2-Ntb~7O6cxeLQ z=q^0-l1vLh8s3HBoG@c@ee|A&7eu@ZLw*?}8%mAaqLtSe>4#?!*m&2)Yj~H%Yj{`1 zYj_tWTYhi5MSgyKj5j#^$B8*0^O%&QksosaGkC7p^I;(7%qWgnxDt0l^~E7l92d=0 z;vuSV#&gITp7GAKNlYy?6^K+5GPiNNTI3S2Glh#VTZx-tb4eObA?AVD4#=3JF9@6k3emNe# zW2}EPjd+IQcPZSx{C0TwF|6iyBkbg>$AwoaKLBC0eD?!myxNeCaciUfJ`V?PygL!u zQn)c4bl35I1$G?Ap91UHnj42TR~07dlMaS(?-*gn09Rn5s?l5~F7oZUSF8Xl|r&1w0)GFGVt7P?ARtYg#K6B(=2 z&g_YEhK^HfXV!7%sc_ynV^1$RzP0TS(4iQd1qFvS;Ud=9^Ddl!(fmc_P1T7`_ip!* z9`oUV(CMJA0-j9y)3byVV_j&EMD6 z^cm68!-I+a%|Z`kVzBwgEk^mP{qbY{ZMxpP(9)kOIym-9GZvb$|GhsR%YSdQ5nL7O zH_Bh@yJB)t$}&cj27AZ2!IXXYh z_%(BzUK%*Bsb9RetP5U~>K?xM^+b+qR#Ok@>*C$d=pB6>nmb=_n$V-Qbf=zX*pCus zYxmg2KTDWZBcR3fXCju-3j@X0K9K`%Zj=46b-&E5rXE{pw8l)y9f8jxkismMZc-kp zN7URI*q;>gP^S1dI;act8_5fn{3;etUQj#;eU%NJbw+>k0;^N%TXs^`+;;|oNh8z< zo#J*Vm|T>!q4M~SZY%jEWC{`U~@ ztFUc0u?Z1l zREd9cPwtbXsTD3A^xPBNO2Bb|Jk4qD`3&sC{vaG=2XBrvp+B1ef0&`-N#Wt7q69+z zL-5m%&;4X!sJ)@b#ea<5MZzmvJMqR{*`q>opkE#oRk z`wE{W0_I1?!mvb@x0!xKUh4^2Be`t2Z zzh)l$xNs7TZh{rxtU$nu+zUS$&(fs#LrA%As{=i`^Qfos>RDG;UHql$tEDTr^z-~6o9f6FqRGpgynLV4R)%)`P>CV!4u=2?-+ zG5dPxgshmlsP^jG(mD1pXX=#Vt7lQ=V{}6GS@!UX71bF3RoGWL_KM{*XHF?T&xR&( zyJcbVjN;-cE6$9aOTCU3G&Ksamib}kI=QjhGs;S!W3te}Dd|k4P=twqQ)Zrb1?d*? zZ$_5fw|@}9w*%%G_NV5}I`89?BZ<2&6wxirt<2Id_*%dmQ*2qDcz+f!3$q*s=zzu3 zbanY{z?@$_$-c(1$IZ*~_)o#iOL}XLSvaK_$YG z!S7psByE7JR>R01XauC=2fk@=k6&* z)&wt|Dv9cUct-(4bYhgN&kuFG{`j)k`wRywJ=1uEG{oAx< z!=I(A&(kaXckc{wUCz5NG?6{FGVH*iA8tGJzd>tVuoeTGtTSco*y~TwQ}?+7^6>KE zz^1mqqXX}63kv=Ib*J#}5aElq+qXcHPlgKeAxR0`wBZ2hM16Ue2z_~_nh1~sC!Y?v zWgZ=XS!H2X3)%g@o4>V5G%-)rJFYFV2CM7x(*f;O6z`fX$0@Am_zD z$e#l?FTFp0zdr|lwX^Z}KXCt#Y0sE|f#JKcIPJicWeoTKvgvaLede4Db3S9Z|Cdc4 z6!aZw5j*he20 z^szKacI@1L%yt>=qsL~O$8bL~o4!!cFHh4Hrfsxve=?gsdrDzr~QIw!Gl0KT| zL<@EK@%_t~k~Bw2Uy|{H%{Hb&o1HWcfC)T1{8Z&D0d@an`=8`(Ek}yVd9apb!6+qTddPRaWDbEIcIcv@^aA;h!(=#u8_rO5I@I zBOQ#to}S7O=Vx8$RDx%eaqRs|6wZ{gb!qa^f69m7nMFU^*ro6$5x&qk;G_SZ5C54D zA0by+5LzyH@Xn_;l$Uos8H6oAb%#|cJRtDXjCoo9MdGeI>DhAdw8nDf&z@j3ToVc> z@6l*a+Ozy88ghA0$}$@5#ZKkVo`JfBk|H)p0%Vo;qKOsku(q0dx>tvoyoH@RLGg{3ztX$vH3Z-LfA=sMDLjE;F zjOZEtiL*7jig}%PC@vgZ*0o4chnn_Lwl?0|TZiLv8Sz%#(6)B7v0kXX*7+ny`{X8O z2jqQnZ9^yOy2?x-(^82`n3?5qx_j@IdhV)bygW*mMDAr2B%Mmxm(tzj4WTu5rDrsH zZc|;Av584innKKZ{8MZH1d9_h@6?;PcLJ7~+tVf|*qNDD_PpM!vxy^)5cU|@@)9lv zv|Kr#AkJZF=yIiF1_O_UitZZa&ao8fKC9q^grIv=!6y|wsNi=ALH{#C@EufmE?z>0 zV>?K9>Hr|lu_NW-`^a#30|kVWpu0@rO@yG=ag$n0}5%;V_JfL4q9EsSV{I?K7*bar?MmSyRo&o*+#F5#o zkCfvPLJUW~uJES`&oGQW1z%I{ZxEI!-7^UHJK_-(3-cX#NI~A)vnI)UO7|#nbXwGv zMEoqm(+nf7@Cyi0dDvgme+3~jYmLH%4vPZlY$6VL6Cv{L4&{G0Ar=H4RB*p?|2iQ$ z$LAGff6Z{b$HsVmOqhf7{0hFS+;c6sJF5JU>0zc5bgU2L2QLvHvP{S$>JQ`<<%M*_ z>5lX@5+dD836US7emI8FL>&2+AVhv936bCJgkai1i1O(qM7ixCM0xHcL}YsjQU3b~ zQ7`rrqQ1~jzJP+T3OrxIB0}WfLPv=?Ved zK^*ybpMpCHOO?(Tz`ewEy$9S!9QpgGf+8Q0&rc8se3CF`NS!f&2Zo*kPyt@Q23jKNS|n@!H@kJ(>ae2xM&ZM z-YXT}MChP?C_G6Rk#|!`-$5Mtz;QeA9fZh_Jqq7Tht1c@;$8Be8c*-=2d`gnLJj2{E<6jW?a2v#I$SHNHXJkB5h_=DXB7JONnPj zm>FD-J;gcd)lwUYcXlM*y;CINf_YL#{e^dYsufzCIE&IgCmHwu)oQr-pLK3~DPDDL z0?LBsBKVhGaiPe))JbzZYQl@~c5##{NVb&F|ZA@bXK5AIpvW z&~>Hx9fRG=Z!s9KAJj(k`wbkt{GJ3q2X5pS#-ruqSlG+2<0SkzxAXElUbSkm|u7;gxTYZSIcnb zhor0dkaX0?>5tb@G7wO9noB@OyH`GMxoP?InkLAFc@*hjJD`oGyGilG@JtxqNykt% zZ5S6Hp5W9n(DND4jnd2&4c#AtoA*76JBD!(0r{R!!^3!)PL9F7{9evOnmi8L`W+wL zj}Z7E!fT`H{?!*RH!=2ui1D&-(eeI=kKY#|>|yw8qxt>2kKcaq+W}AV!%#QPZ_vl@ zdQ|4Mx^O_J`Mu@i7cY_XDDsPW`2A7wqZ`euBhWtk_>rgneu$!uV11LipJ`Ag6 zpjUDf`c=fC4fBO23_5SQy$Si)hEYDY=cHq~aZZF^5>{b4vAIJUZFF3Oo@k7Npi82R z*(WW-Lw*oh#0h?B6T|jhpC_Q^2eH$2p2Rh0Kqs#!pr)HSr_%A754yK9yRy1U(tq&1 zl?J(ymA-cop?f5Juf)GBw3 zk_j$-V)Lq{}?_SN(eijFMdgBJOmE-9k2dmvLXz-B7GkaU1SRFt2D{$HOtj zaXf#-Q`22=VR^e%K33!yxyjTlS2tLI2 z!1qhmJ6kqv5yzpXJN1h%bkgL4)4GjYHmq?rZUXa7o3;(eg&zJ>gIP9XsU36gYZte**5iB!vuwE`qBk>P+u3Vf2x6>!YGbg$sYsQslwsERl z9x{&?i9m8mPQ)iuMJr>b(Zdc(OcNLXnZFN1HwR%YVag z=B$}#&5Tt?OJS?D6BRSDUWVmlrMcoR(=3iz-t(t>aLjk4V_!E9|5Ia&X3ylg)tG$% zA6q~C>3J(k<`-WrPO?_yHms zj6a^Awe0KH0oeHDxBWAG9(=!9QMsskrZvtZ&wp8FbV)1*p&@oGX0MbdrT-l54Otn) z>3YUNexzgL2C)n1cg6;2+q#XL)?>dFpNk$cp!%56DMPMIG`F_>?+MXA`Gn|4(V6n! zeY{dMg5L9$T$j*>jRenEs&j*4O<4P}fx)+iZ^n5-!_kg_Y;bs%QiZuJR1g;DGQE7` zpab9Z_lRq`KKeiKEFb6E850nDbPZ{TOruLDp5@D?_s*Q@AN2VL1;2@^ftDlCG;`30 zeDonfKQB$9n|SGPqHYfiu06&!MtU&H!x3u6@T{HJoT%GloQOXY%3Gr3=f_X;vV;G4 zLBZs*Uh(YEIUWk~z0ilR@!@y+@JD?(_ZYMxzn^FXkoYkl{=N^#jWjWzV9xUF((H8E z$ne~wp%d#k&nhK-{#$+ceLj4*59eN_Hk9u>KKz$He9(t`Cm{?!!85lY9s|xGaXkDE zW24WX-^tO2^f&tOJAC+qKAiJhZ5ZCy<)C+$r+tR%iL(1DaU$eYPCOtZdbJZN<$0Ur z#_QK^+T4sUrme;|;;$8=Fc7vlwyeidqILMNJx=7WO|FzGxG9r59Ww-9hLoQ_lV_JW zI8C!8J&yY~x5>jnY0=2iyA=O{$(9{0$;g8jKOpVKEt_!lLyxgDB>pa2jRAbZXdU?+ znhTZa$xS$X<^6&o_f=Xpe$b&Fkrr<6P^#wj$u(Q#?b)@+MvSD_u7|tGkhHdUT!vsE z@5v#LR{D&WN8>&nPe>L&c)yiegcbhQ%e z1fhwtJqTf6lC53{>)Q_D6!mQ;AXUVR)wz&}`sP;Dko)8%a{VBLc|Ip0p;D}65Mq4* ztc?&Bli+29%G7zHa&`V?x?wcY9e5id@OHu(>Kk5g-$@*cIA2%(FA&20hsynD%AIq| z&`deM48_nsprHs=s`D9;&jD`Xr7lrWoGSv({Rq0p6l7Z&!ZFbT!dYx*0MAnAY|yVG z=|%{PC`gJCs!`_#z@NP%btN(V7*88q10fXWU;xEA7-UK@-Qmdmpg)poSm@foO5o=a zLI_UM=#L{Dh7~l7D-^zt5bJp&K12f1PdvAQ@F)Vo7eM$26a*{5Psj;GgaGb;%zu>ytLD(=^lZc-KQ4F*GC{(M4w;V5V4cy3&>CybY3p@F-?WWmu=+GxK*AKgo!V>-0abYWP$@v?C(1rg(g2x~ z=Et*oUVf$E7Y7mfvAx&n;DV73181We9_M--w3TQ5y!;a2=YXF4*gk50=Yx)6Vt8nh zXfL@pr49Y~EcMZS5o_@snn=-*?kYv6y^2towrd2C@zQXd@0G99lU_8%Y5A@J9g2WO zD$E}6`!M?jFN2PH!P#dp&5W1j!Z_iaHf!>+7VJweJt0mO-E(m8-dkW=X=YZ&vXu0G z(0;+3*)<tf1MUj%*y?aL<8qw^D>QO5f-^I#BLTdH42XweB!Q{aW7u z+~&A}NNyuIU4WJJUXc*|@ttIuOrw3#g!UgFu*=Wx-q|~RVgBNsy_ck-vEd6ldxtL? z+dh1uIisjI;)WKNbl&x5p)qVBSLE&eG3;BDYFk16&=xC^7A zO#`NnGK}fA9>Pc3+}c#&+(5*3gM!oYo``GSpDXO8JyGOPU_p++sC|q~@cIeEJPLPP zE_OtU1A@ZoVY!6k%+2uAjH9M|(&9+FRhHvgeMSlQBbY;GX?dSHW185lUBika0QxA~-C#=mMXMmqZ34%{}17 zb+auSuHAtB5W`(?$%U8KUUI(Cxa87h#?;Lf&SHEj-kG}DxxV?@wGOADtw7f}#+Fvh zLD%p*Qkz-@a(y#aYvF3FZp9bkH(rl#v*T|iuEq#>Eheqatu6Q-wm_53ZJ2{$0hlz+ zo08(&NG(Zm;9WLg0rPDLm(O1BlX%!-X=CwIndW>fm|q1a(-AF2C#`!vhX24+{FUNa zNT+kK<_-w0(59JtDFgnN=o&ih$>U;x`4c)g!XcNrYd()Z(I-F$&|Rc>)*QBu@F{w* zaX0sbSU=3Y_!Fm}%{~7H+wi-ID`P%ju+V_%D!oPqC zplQH!(#;p40w;&tDfUT}?R;2WKHi<0j4mJLig8Nz=FPAS>d_q@O3RSpMuk5@lg}mQ z$4*;5d<8_!*Q$GDP&7`NtstSk$D__iZVj=FkX^jMbimA#f(Qd44|<`mo4O4Tw8bF1xf%k5$F&Z~@la`w4rRY9Dp znBB8=p~!*sqL65N)S66Y6===o%9UJQ;?fw`v)ZuqbalpC?!>b7OEhm-)4Fz(v4%v= zxR95%m_#;gGZooKQgrg??7n5yg$pkFm{UJzjx)QWx}wslidCK+tExQ9DOK0jra2$4 zz2w4~YuB$@yJpSWH8W<63x?p#`Z3a}EpSyYEy0&#m2Nlbiv1GF|V{_Y@ zbFbd81p>`jw;md1ny+3vqjl|utJ@Oi#^AJJKHE)jZhXrgJkdIJ)&I?=pIGWb)~)@N4|xrmyn1T0+nfksir8IQFa!~*T+ z%8V0fx%?>W2qfBYHCA_V8Il(yv&nR|lS*_%2{N>Z#~y)xh{BylsJ%ea*Q80fijgrkN>=x}(luYmnEKf!J3sZ+&j#s4-5LmX%fz6GlqMM+4Q3Y{j4-ewlDV{vt0@WeWspe za-J-x$0M75oS<({^XG^&W4Kqz^kqyDG(AYek~FhwEcu`Aqdz^J_mZBg)fvORPOd-G zu+Eskv*Q~t{PZ97d}RAi5bMbFxA2%^l|WNdo{8eyK6H`%C;Gx?a*8z61Cq^ulDIEG zKbDjUf3Kn553jLN>$Af<#x6y`I%0~qA``+kiZcjowl6gGcz6x)x(}}q5@c#+%;)dNXZrlBjIY3jdChvpz2Soj-zo5*@dH3@7|(As0!WoHITgME zIN!$qP`D%TLWAev@Duk-sds|+*R&!35+7dg!>Phn8`4v0t2V?teR!t-7W=VsuQ+Q! zh!1`M$AQC^bvI}aba0wNx&!=p1kcb{xUy;zBgLp~xDJvMnZipBS4 zhS2?iddv6GLUT|=h-Ql|EANxC#|>efneL$lN}mDXWyG<3a*cx90iobj-rEMeQ{g)l zyidUnz{v;~0}L&eeLLet5OKdWPB=&HA7g>CQQ;sJ?n?=$%k$@?%O?(b`R-9(w$tRt zo;(C%Y*`zji5q8WQ%}B>Z4}&*nS$TtDqkQM`A~0!OSnSH7rH{q zMY&he{o`^UmUugGru#<1X@=23h;)f^p^(I}bQMrg(o9q;8?l? zvgfzrhUoFETD4CNcSI@tkyVD}sQqa`BuTihRB$aJj!GpJ{z*b~$J-Qs8{sgervZF- zDfhjESY&=g;a!9%+-DVhjxet7pCjB4iRa*ZhJ?Te2(h;GJ3>_Q95nvCcP-L;uBtbn zFQPxxS#cnLd0{r%2#n-0(={ZJE~oQa5~*0 zoxnvp!C#~Uc$|C?kBA?5k~re)Bm{mZA>!Ss@I8cxf1ko1C4?N$D*QP@r1!AG-ynos z?EJ|upyc~#=M1ts@azKsC+SCrAQC-^S~wWOd+3hxB!nmLDNhnWcfmv6Nze42Lxj%i z0Eh7RE=Zij+uJFMYu+c0cH|B56W#rzAQAk;p^(p6jfaG5R`)E{T;vgsO&hsNRFN4V z>0=vM;H#{tOrPTLjGHt?7E7J8=zHbTVCH~_j3G^(&gPR+c=P(yM6w=bXx6q?{8fFF zjQhiQB}KaoaKaf8i;ghGct~dxfte*i`k#I@XW|Ls`5-#Bul{%)xM>qmmg#_Ku0%UU zryx2;wrMyLCi+y;F}@4%c=;^@&OTlnosN1qc=+|Fvx{WkH-ZA&`YX`DMGgEX#c{at% z?-2MgUnn2t)bjC+h?n21KpNn$jh1hUk6&z@?7PX2^+EHi_wjR3K^)CY(Gi{RzEAl0b$}o15aok4&5!eM)*t;IJqLc82b|OP`#&Vz!6E42 zls4M_qao<@yF+4a|Md`bng{8$o!@$)U58^jSgzXWH1YP8w;sHS%y2-&eBtmx=QGcs zlV24cnnS?(erQ8KK4ppyKo|!Z$^6tt$9t}iUn%G`Z_;Xh;=4D%wciz>!!RdpG@aO# z_R#UHm5z(Vn(lxv-geMoT9r1Mj(4eP*QN_}Jb$H)w*C-w-uw${~RyX^LMAZZw6cEZ+ME z>@1`h#4=hDg?%LXh4CM5Z^pZp-+HGp9L#NO~?~>zIXJ5#QC6P&ywSBuPTk+^=7`2 zw;*q!?aHslg?n-rnUV2Hd;e9bzwWb(uS-iBn#s zE>B&V;;Uu*-|ZNT5BuGK;~pQ#>o)f>L}`z?GuTC&=@^F%N5_=HH_^skIPRixOUy_l zS>A4z=l2`YF^$n=xj2Kw5Mi7UONld0^6O~TpvnPNwV*Ic-xD|B32THbKR(I%qp-+} zfS_^e;|F+}D%c%d6l^qccYM6yR?{O-UIh?mP{hgG@)?sO@+oK0>Fv)SxVz5kx0$cK znKNXh4B*U~S&nbW6sLWAHHXVDZxG)&ll3|v4(fok~H#lDG@XQuG5(BlZ0=DxhLm6(3{8TfSOAOTFrmszo6ZdGo4JnOotjg zpr|0&K!--*V3?!KsRd((+XWK}K6ctDGmN$iy4d6y9(@+ZPM@sF(N3O=)7lBV)hD?! zCv6bNGCYt1M&=7`jGKl+(NJ0%W(EzDL&J2^Fau~NN|65lOYpe}nP?eU&cZnCy@C-q z)M2t1n6)4Ah=aVOrCNg3vKdx4tAB$+j^Sv_xusvlZRq*9ZGgy>-W^$qZgkQvo}}R1y0r>lc(@$rI5H@Z5KKC(oxJla~{4irTrY zGyjULBQOtGX5nJtl4%FA0=#-Hj@7N)2(8gc94SyYn*6tl6fUk6c|yyLi9hQzE9p}B zC^v`y_hiaPIhmpgGr6%9hbLQc(lXsG>Yb(qmt5Sa&L??1#jUlWD+o zOPpold629YlC7sY<8o2x`_G7TA{Yv#4O>+&PPuDmlx!eT9NP!!Z+* zZZ>viSWRdo{a7Ep9IQ$T(vS1`k27kuCm5Jw)~_8%f121spo`>xnlC&CDIUYKCLE(@ zOp(#7kT~E_XH7D+jL$oZCGLHLiF5XyF(;ngD9(7o#1wdf3cmaydR**|rf(H^>AG{nZN*llmHk{g&Ne|`}5S90W9JzrT_VA&lmAr37k5^n+UPtvW5`yB?uu8L^CGW z!wwiic!+F-z>hs=s8O!#^9%#uSMs5J3_qO^;Sq&6+rd7O{3)jeM~4t}Y&Rw=K6Dp! za3_Ddb3|Z)8F34Z3fpf&_GE-ul9D>z332e?4COw95SPB#&XNvUWmsUoP~jI7f{92! z{8tf&Fzc27X2LMm?G(P95bI>0Q#h9nxEH=x;r~dOqvS1@eGGAt9?&`TM|hDxkPA@? z{z5*)8z&BVkYphzfZ!KUFh~eKA|C)Dn&8I~0Qrh|z*poiphI^MiE;rH@gg2%rAViU zAMuI$2q@$LlX>(9Ob|kTk#5BI0CB{_g&F26`zi7tO9;MVj~{&Mi6gv_t4hfQJ|bS= zB3|%YOg_MuD!ywJF5(6M9SXmX5b^9&_@jh~?>U8kmk{wDQuwQci2tMQ;rrY8?7eE$ zX8K#}A&G`)Scjw&9oCRO>85Q+U(v`7>2qT1bP6)LrLH@POoy4?6<57x8dq($5BKz+ z86SSr$=`{3cgIzBGKT-%qsD6^44OXC#@Y(!`{^~Bj_(oedd5V$Mh_v|4H~|8c-=(% zLc9j=QXH@p4{7)W@vvR=^1Bgu4IXVQWpM$${My0KfgAZz7R_%X>|TCP0B2vIjplbP z9K8H?f**c@ALY{gz6iUQ-^;*T@n}OjntSnh`RxO@*KxuNFwOW3{qwgV}Fn>M7Q z`8gghzeezL;6{FwQ}g4#oR{A|AnYr&(fsn^?&X&NKQ^c2$NbU!NWaiWQx9e-LzUXatb) z(o6!KH~(tJNPd)WDjqFg1?Z5(B*V~j20z?h=Rwf*fyp$4ISUW@h4C;>{SLuu?7-M( zAL7u4>7YS1%A$J`@|`yXotQI0d70el^z3!kz#fZLdj4n6#x7@N<(xTZ3r*P{tS5Wc zHX%)VuXCI=*7{EFj9-Znk z9^;H({(i}G7gZ-lxTm>Yu2Jsx)g_9{F6e*uqN;>ZHm9#JF%kM4=D4M9&EdW7cWw-( z%()JB8{=XZGUsT1=vO!994#~@o*TK?4IC{Nl05R+2UBOpjOg~%jMyVLZckOk3d-;7 zU2;5LZ$uw|_vW`hK5TocIz|oI+fx;>?Wvh~Vt6WJucVAvEMY|ExH~VX!M-eH{@nJ& z^d1u~4%}uny*=>Y(P5TZX1)@bp4V@|-EekZU__rs$e#}cr@!8R-@@k;qmhDt=vzPS z)&6U5H_Kn?e`u>S?T3fDQys?E(idO(L27%fqk3oE_YQqN)fy{Id?GLR<@-{zWA%fk zy&dpd182B<-Q1Kpf$5Ej^cJOx%X5xSF(sB8$)vojwL5i1j42M6Eg3ZI(%x`ndukfe zQ--G;&-BkRmvWAya)0*x{H8|GbR;#Z5KwW3=v#Dv0S^emM5&8PSrgpn5=TNfU ziam0qX?U!me;^Qk;_IJQ1Y*kk`7{!mLjKiG=lII_UYwnSotOIqQ=-Yf_pxo+x8MUB(Fkn9m7?^!* zAouqA_5%~|G48F~{gM$~G8iX+OJKaFpm$2hC}^XRpADF zc(8L9O7hY}Gtwn+u&cg(eEHb^y3T)jJ3i*FR3P>*Z+8IZ#HK`zBQKfuU|#Nm8!Bs` z&s+1dIrqm0-YxY-h#B9gi=W+L+&KMp@p~F(blv$wBW-s&6TYggq>?7L@v$BtegbK`35yprQ8cBpPCJaEXrUL^=t7Sc8 z9jUiN4Wm9pl6tV)e>)Dz$`69i*i$w)B)txe`Di>!?rrBuZX82 z)cJ-n-6Iw*E|#rmz-{kZjQ5&xn$c*J9etp~+jde{4cp0gmF&Upk&DK+-&A)RIP!GF znErfmN@8Tc5n)QC-kf2JiW1>2rN>|Cv=OrPdPEo2!R`Y0mi_s~c`m;pFjk};-$v-l zS2E?Yt(!#Y&cOErjL+MOGV?K{Z$}PIQafZ>*z!)x4-a)V9Jg^+hSG^oA7@JwAA|h2N;?d zJk_$fd*njuK{EH{s_#Q|cIB!(E^m(}uWetQytZ?7hY_hx_nQ{J7vU}Yaf>D-?x;Jv zJIBp;^ZIimV-_%93}_?bnW0e&bBhxqKlXJ+UGrgVTR8ORcOHJ-FHaQZMojdebTx~m z%i#fjh2pgVZ@q|h-?IO%H=$t}9Obtv_CwYd5zhNnh#a@3Cl4}3d+00Qmr^$evViCL z=-E9cP#W$IxORUI^hFs?_-WIXnwEk+=AwyBQXdn^@$OKQl&GhWv)3#|E7B-ZBHX5c zi~fQ}qKjX}$nVKrI3|e;EKz&cWvXrlGH(r;G9M5+J1poKcG1KS71sMs!``W7WNB34 zOC2)j9q~;MSsv)?WUY&`EQ-=K^|z`l%oEC@IL*f>{dauD!xUffh+?ck4!SJ=%@clK zk+&>Id%}MM;R8d4e@un95Px>~FRL~NOM=)H#CcBC1GEcx>l%v3DfyF+$7jquG`Y7P zSIEa-H^(h=12M{AI8!^CI_yV`9oDWT$G>!)ly-TKd@HTacv-MdzZ>ymV;UUPlfkFW zNpb|Eecl$eaS;FgZNDDCn6RF8edfZr%HLAvuO5rt?5*W_sO860%ARy{-6ey$!>SWg z-t9bkN8OA=X0?spV1*H=y#2t$g|e&|;zxbe37o~7Tj}PWad9e8zDcw+`rW8WgGHgQ15Q8NL7w#2hBu|`>if>j(MckTp&_1 zb)gK;l)Tp0#WV-Yk>=ZvKTsDu1YKq_T(J!Q{ej?nfw%3Wf#Dc09vN<0JMDW}O2dwt z!^|D_Zlm;Y|9E%Wq#DuMmnB9|2)<_>3%nQX3?2=bx#vu4$U8DzjHt^KIXlg{bDLzV zdZ}yf3aF8OuDd%cy<59;Mg7TFZC>#4X)f|g)EINB;W){rU!+?byG5XT%=G!UUKxNw84nZ}O5BlfP@ zY3?##$X&OE(#1guh_(ydMcR7*)HrHBLLBTH!m4jra(sKUd~k6SCe}?u zDjeqaA|YWmUwH|J=Pxy{|-^362&O-Z*i zjlvdn?MOZH;EbonEs$-f8GWGXY0S`GZ+b0ioDpp+pR~Hoj?}upxGr#Xw5XqDZs`82 zw*-!k6IiudmF`i+9PZ}8f>+qi#DA~q>PVy&Q*X3)f!HnkjfgoloC?efr|iY{U^q80 zI5N*39BI#Ou#XguxiA%pjqe)QW$dP{HWgWFRt3t8qXFX$oTN1(_tu5_u1ZCWt1wR3 zUiZ(v7pJ0z2|E0P4sCyRp!`U`c{FSdPdsxp$3{J!dv{%`pRM6w_wDqiJ;MbmcyLMD%17}*+QPaYk zkeWCT&*DJYZ~Ff(6$t-bDz|A2M!D8wW(mh$Ke%edQ78Y=hKZ?(-~Fc0OF2GiRt3xK zqnIM}4}(PZ47>k~o|`dOIyPXoG`N^#pdJ9PP%5HNq;L(w*;4>>n>ivy=NzPmev`>>4>8W3&jyXmt(8J1!kl zU*BOy>yvg8DY;I6H!J@zzED;AdSCpQ70*4aM+imiFX9{xKtE&?K6G^N5(YT=UO%dSg^n*OA3)YhclQ&4Qmv{Xa9sUjUL0knqd zy?itMUf!wR%T6V6zUQr%(v>ApmYa>TVDChvUnFu zD6?kdpZCa7@34hIHE(JJeNIz@Cj`g9EN#q`U}XC(O0aixci}?zLkTyma^p}}INdg$ z(c~SU>DJMkPdd+48rXh`JZE2SOywA<0PWZP?xd!N-6IEPEi~_4a{Q@gJy%)LM@czb zku~pT^wyWE*@~60C)K)Nck_!8j8uOvY1qXRUtoENjLy{mW5uT%Y>I`IBEPN(7sBCh*3`jaX5y=>)Gk zlz6VAs3o{96tj=S?VWi=z0pD2&foH_RQ}#?rNVoQdIQx3N6mtw%BN66kIen%K)^*_ zF8U_E_x25upIo2&NoqgR+Uefy?sAQ(S6~(Csb*PsjZ#;nGLw_JZu?U*-=KgpQR!~0 z%Mp^k-XA}9np=E0lK4hlq@}pO?)?1SrM-1ntt-qK-!#pYt$zOQ;+FA=X$?!oo1w>2 zbS*+{JyO+KSJOKVV*|M+7pe*zsS7-iH?g;5&<+G%> zsTDPy+L&4;mASb0=y2=TB2~vkc}#&`-Mdf+60UjgSJ7k0v0RS0cfxTy>$@CDbUrmr z&71Sw_~XSGvD3Xef$>|^xEFms+UYN;_d>U8d8%EzrOtjuwh}p5do5F=FWLJZF=gPoKt|^!fXAP9c_yXr|OOD@qoqu(KyaIT` ztbL=f{w&7_Pj(f%#uq8M?q6zD`v%>?r;yTg(aJ=&I*74X+HVtf#*u^dZ5weEx>8$n z6IQq9h`f@rAs0#eerDYxuiK8|L!42oav>#PDxD!U%^zhHG(=UTXy5V zf=34rVqd8($t&NFHOBMZ^XUBcIV$ykCDc( zduxz-Irm?PUe2rDW>%bw~U>5fAg8eUg-`O_9ob;DNWfi*o$#X zOW%M>JuTaC?$<={aId`{PYlwqzJ(tjRvLL_|2yw)j2sF@%iJg4d;93<#uZ|IxT8mp zFP`kOu!=CLX9QLtMl71xVSL`Z3cv{tn+@Y=&gU9*EMAy%h8> zV-<0mv9%Z}r~IP5VM-O&%Q?9@jq51kKDtXi*BB?jE=wTh(OYdoi@01@;e38gsp;B> zFk%v%R&?0CW<^oo=$EXD zxBK%R*76voU+?1@y^U5o^L^DX4up1_}8TOd$P-Em{{_QzDe|r4&AIf7v#1N$Zp6581X`#-v88&R zoxV|HT=g|_oUKPL>J36W{r~&@86(!!&4=Xb9<;ab-W`l4g~oM}2JJ6y^u3SOzun3g zX*-plKi_1Vf>L;hC7$8KJlfnnR=3v03Nc_MzxE$u0G<4#8RJ@b98pv0LE(iY2`u5q-d zW^tq^>S555?X%-jVf|L+O@dKMN?YmIx^$A7`w z#}7S+RB1!qKD#^Y;tg&eGx(E{Bizw_UGLnyb!6Xgk;lU^Gt3)vKhkd6(WLoMj=bxN zoaDQan9Q=#>j9MM93c~J-xoH1A0Xe!7qzLVCz>#;gS`$)DcOCi7;D-4wu>>8QM#;e zJNg8!i?D6$R3oe4Q?fPdh-B70rAx%kdFU3Aj|S%QIlD1GE+5@b*RjGi;1>1dpe?e+ zcL#D&lI4l|<3@dX)9(ky4Can3>?7@iiq-re%p7#O%1%IZ0;Rl32wSNk$q&!<;L_>H_hVjk+eS~p+UrZX$d}v?kn5v|4R@Q<3enyz84Os( zc+d01`xNF$57jnNCa!d_e9TkI!I20g$tu&cu^L1U!>}^?VdwmukN*=^*LS&d+rxh! zaPPoO_2WHHh}>bFy{O-en(qF_xk+-C`=yTx-$xfc-1tn&*el!lhr}9`G5FB7hmHpA zn)1=F{NtiMb;jV&JFIHLpLW>q7-MLAwW9>-x90AG{f8arby*eh!8^9?MtGwlT3&Jc6U9Cvw-T-m*EVFyx{vyZZfeU0-=)eb=6@q;4^#ol>+)4`O{ zQRe2{U#|L`+pq#6!|;1B9JffCa?H+h)GGW|NL$zUu~!?9nf9K#tNLcYYEHkRuW-;< zS><9@Qfw3#rr+ad`#}|a@JP^JQCH=zs2!K~`KSIsI;O|^t`#}(M2GSAS2|jR{d2JI z=rE@ngFl1qrVboS9el0Bh~9ko3iw-n%&TYnx|sAL*`B$%@e zVdo!T_1J@IUO6EZbg(YsT+@ynW#^%Z!_--%YuZPY&FBjr$|=i7FDiFKmK^_^E$%?L zEZXOk9mmNX_lVDlT19JA4vulRxeJStO<7JQSPMI;QdS?T6 zm{MH>cH}V5r2NM~!}%ZYn*iyz9{-!i0_X*(!5h}o$NF9 z+K=3c$th85nLgf#D;hucM4dN2x`~xyPkOg@7vas2D^ymbP-rW88v6;M#`@zwUClF2 zUj+sltX?pMju_L)-Xu?IFcE3vn3`?tE&FeB3%>MPYF@`3n1kH!j(psR{`~>7`s~y= z$0++l{}!VWt76|cYK^!qMq1pyl4KR@UHPq^B0Z6zsOCuNUd0&=Qd7# zV_=S=6uY=Prn$2h+WSby_iY8n8jB;R3mMI5dD9~ux1_4~-jb@?KM!L>oJuoBrOfh& z1>c;b(~aCn58mQ4`WA=~e4|VH4&nUKwW|-|EYu_T55|t*KR;H!W_H)iuAHNd2F?Q3 zo%Z7mYsLyW#|k;^`^W6Yj9IjZ|2Xiz7|H!;fNk!zs~=f?Wc5!5&c^AYk!AV>N!{^| zOG5Qd$|~o%EsU+|apLG?##0xWzcpe%fGIA;yn$bzO3(e!f70D_ogUk(O+}Q=?=f~L zawlQ@P$*J+@aX$yS$dt*++EXD-6VHGZ0zSO!MM@J?#a!`K+I_}rXTAw9CX;=5p3kV zQp7W>I^i^Q9GH~cnVbc)?mqy8UzZyujjas7|ay*C>H0t7@92u~IeBrBU*5(tYCNf1z~1k@0+OE$BB zSQi9TTx#7{TuasBzH8lUUD{fU`f00msaCDFYDHVCt=j(H?=y3^Nuu`i`@UYk-yh!# zPtHBdoH=vm%yysW&P>^qW1cY8qV117MV>xs(+n<-(xio!5oO%p4gT&`-(en znt$b^Vr63K-@jVJUtJ*v4?6Ak@rd-K3pQ7rfoJa7m9#>C3!a4MtnO9LJ{#6t|G7GM z-wK|zHfq6CITijl)=BVn3g@Y(A8ah;?=AQZJT2jGXa4&9z7^h& z^_c5jwr@pRNx4{gK!qMjUY9y{CVLg>6?Ys5=wQ>X1p zerd~HDN{?ZK6c8}9v(e4e^=JjiMukU{sZ6C{HHkW;k&Sk9);P{X;Vk-x_D~lu8OID z24^B<;Y)nqJp?I71E%e|>(jGNeg(XJgf|I)5pio^WrDJQg|6~XKEmInf8Ru^^j~b# zld4WZ|24Ye(u!fvUV8hGTZTP3?Ac*YUijWHHGIaY_&e-bH=udyRQxhc{Qe(>--a#S zot3_HcXB#={N!B^eC!O%fIZK5roG|b{O^gFISxuR@BhHl=n-aij*)gg;hK)$%KVvZ>XZV&-*>v?GN&4=b@M_>pllhl^)D9zscKFaVfsd$&=rBm4MGN z5Wi)bO1ts&98Z7tHgmV6ip~c*9{5hhynn1L(VBJcc#dpVm^eRDM%zTiDDjcHXm-UD z7{UJ7^Xa?kdH%1m;0n1uzvq;bN9_J8b#z7f?yEK}Y);7^x+~>XmA_<{hc&?In^fL0 zZw$wZqcDHat|9rKJ%7;RLqEs9M!Q{aKHx|1p4z;i@*YH0%JYYPo{f2Sn!5n-t#|Li zx9CHje+=L74a+%qezxJ33)jgjf8(A{x1KyG;Eyo;P3~Wj^3(_?Npt?bsq4*mC5OMO zu2Fw@z@6`UQ(t&KA=WL}oe=AWzOi82$lXrT-e@J+33u0gtnY4n zHwS-dW195*X%Ffa`0qRP8d9HYIXw28Tm21$nl$tczA=z$@^HOp-%TmScd~gezpL_J zf4(?a$NRqJJnIjiKXl5j&kM^hx_v?gXDL}%In$FX&aAkg;u&D9U%jGQb_co6Y*K>= zI(YgU7yYxK*qNI4=)&D<#pw^~nmwgr{|D8@NjI&+Nu&C?3Rh3%yRY3uedGKYr4<{<{ zj2O?u2Oq~CX-LI{mnfHvH!_AV&NjcKI2Uth)(tt+@f5)^PZ6TelfrKk(I<3%h85lB zHTVS$E_}CmWeR4FQ!A1#*X_V7-0P)3yqB`uP0JXSjbFk%{9b1{bU!-qz3I(^IVQ)i z$Np9xj9>a2LiAR_uSKr8qb@6bYWhp~JR+8)DNF6;n_w-TA=UizH#JtF8`hUZmj%Hz5UKahSUn@kl)>Pr)dfQ$(>Sx*v7jQ z6Y-gZ&p!A}#%D@#*hW|v{`XUQ_Repe-HFL-5H%NjmygQUF_T&``3_z8EZ+z3`f2!V zD0R(jK0m*FbRerHzxVu|riI*zHo;ujb~#dLefUM}^FN2Lrj$R0+SR|g8H!(GIWjtI z!mq%mNUG?!vkFgJIYZ}Ol)?8QGPd(~H_7-8M*CqUez6n&DgvkA-r=uy`4l?i4gLL# z+kEGI{MzZ!X~A!(qTkEtIRkz>1aIp7CsQj|;~U1LVmD`Ox`U_3e9J}3l?cCc>b_^o zamf{{AAIV#Lmnh=^x`4G+ZV&{8j_>GJx@Z}v@dy=WL6FAnd;U|Lto>!i^&hHJwEq% z?|nBndGTRu*fNq6Ur3bkJ8!=qA1Q0Lp^KA(rc}sisASnE zj_A^V2r9iFr`sWWZOp!1VPC7(3t?DSE|JCe^%zkjfwpP!Gf-%sbu zk4bql<;EeyGhRu#Dzz-*g<)5vZb*A!*o7mKoP^k!=9Y_nL%jM}eq&O8Cg~DsX@lMv z{#a(-pvmc9W{%loa{8jdWA^CWGu!y#`vx9pU}y8jE^c;I-`m!ye5AFbsiwQ-_y&dZ zJDYJ9W-HIElKajEoMWXAPgU);?a>sfv$4IVw!U8R=%b#Rx^|qrBx!1Uu_Y1{DxQzo z-Pus5>1}m5eHuGluI=hj4c&Fnwzj*wuCeJm-MyVP8#-$(bXrYAZRdI#!qcX)Ga`?h z?p%jmhr~X~I)c`fUVMb@2!cK~9INrKNb+%2bk@LKeb&qOX3sY-52|J*?9;ZdM zHPqDBv5<<4t~SUWs{xL`?&#$qpxtV1U3*PyOAUa3Ti?^trfRW!VjURWJq_)uuD7eE zp{Kc_3toZQwZ{oJYBN3A9VIZOGUc!7Y3qQe+HiK5V!7cR#m$g>zpQVs@2Y8OQ1p3y zL#yiO>FlcAz-o}POMRdw2vrw~L6fB@xUXx*`K|QARo7js+S@wn8&rL7&&Ilq zC|FG$4pxT%Hy>lGug zM%N!|vO(j$?KY(o1n$Th$~1Q%VnP(Bp>?cnK!n7CSt|3`p5r<@HlQjaWjBY&bam9W z@xU_m!3fi_;h38b@XM1S1=uy`2k0`NL5uY-_p`mw^R4EOhos|nw!5#40;NzWJ)nZJ zo*+jk>_tJj6}_yJB$Sn!@*4VH=cCa;d_AMkt2(y` z?9>T`JubFiK8~rXg)&@IUPNh}rBTZ9K%9djl%y{p>&y|#7)h0ftdeJA#|;h??AV?8 zqgBd>z?{jW9rsFnH{!@)?J7s)-4|KLSK%|IwhJY-4jy%WClu(RA5NepF9?NuJ>cN> zQjAZ|uOc$3k5JE(LP1HGY97WGhi6~t9U_ow2(5iEnrb~gb9W?F>ZjCvTT~{MrQR8( zoQzEtoF7Fg6EL7T*9e6p8S;7*h;v0$<_QFab8(b1ndLe!O1Yb5KT{~$pQ+1e;TECj za;0*65$A*`3l zQOXFGVr+!sPG=-!2qj-?$DKtBKc^{jq6q41746wA6bakyX%lJBi$bZARH+`r_}Pfe zpmw&ShekQ6dqcZ(hp?o6wxkzXP5se@?MM|`hFZy1ZP zWXSy`N;! zOxhflakEf*kP@jLq4CEGB_Wiw$*lA_LNOh}!F169LeUnccC(6SL@Bqh?E44>mazd& zWL{|z89cxQpps8lu#0yvJR#=yOEEcC?ofOvZPOpaNN&m>P}%9;g{&T z^MqoYc@HCYeN^UXCO;}Fa|@k0M<}H_(@S8WQxHw{49hh#N|^=3`6o-FOzzyA)OjOH z*^`=|j#A!a0dI&rflS>@j1V+m!0#F z>NjjMc;FpUu474mFBDxDsd;E)&a*-(h8$9DrhhIH$}>VqdXv@NDU@S`G6!*)d^q|{ zHc+Tk4%%7jpJ~845u;s*iV<}FA;TPZ3}axSuuKfx$H3cHDBDEXJ)9*PBNW|K-MLiw z7Q1HkkjM<`g<|LC3@7O(bZpMW!umj1&%>l4*WwTK%F4~TCPSsJrf<&`F>R7Nl67>V zP*zGpx0OEW5{mXf>P2iOZ9>ugXX+|?sX0Qy_dTE-9ZBV8!F1<9p&TiiQ=cZKTqrvC zR4x{sSwcZ%z(uKN!DMHWP!d8(x`h58re)~A?Kgukgq=$c1dgLnP6js0Wcd9HT_847 zB5nJi4GgWH40YVU)3#fMg_3~f*3fTP31yk4Y-Np{DwHmvB%ML9Tqq|9B@gaTeh4j- zRfcN zRtqIhQ~tt&ERIl8?*ig{M<`;*_SEI{?aTs1K@pcnr359>)hkD9n3T3jU zOd%y%DEXSQjCJ%W++)V2?QW;EBcUu3nbZc9-+4523uLQ@zMy4v)&*%)H)bO{ix@#!Us=c|s_gH01(T(EUPTgd;rg7o&WHk~)(C ze4S8qQ%apddoGDk-1!XYUZK1ydQv}TeRT-MgvTW;=}MvOuVt>JhZhNjy(n^jn0d_+ zN^xGN?KIrK8k*cKE+Jmwh#IT zgXe`oPHHt<@vnqsl79%q*&&o3oy8Ek_o|3Y%3s-PE*s={m$D&TC@gJr$|3Z8=OD-3 zi<*xT)@0G+zD_+ALRle{lshOq9>ViD=wt|Mp|A#j#pE9$AEl0zj`2x!lCnT^fr_pF zNK-@Cp`6a^sctF7hmfoiBJS=W<(KHtl-hw0Tz(QO>P(^R)Ra`l@9{#>*`_=V6;5rk zGpL=WU6AA?eaXt?VihZ6(R?)OK*qx^kVtn9NRpm&6xejTb99n&M>4Y~@kgomNZUT> zT9)w^&lz+Dy?3tXxO*UHr&nZ_iA?G+`m;$WYcyptQ&mSOgAXI+7sv}=pdfo^J0}=o zKr2XM0Cwtq61s2o4ce~p$9()cH~DwqzW^LwQqGUviSA@26tx$ABaDPE3P7{hO2e+qx$mYzoww_Kn+qctruDh9$ zWH!Z7DHpLCCOA%po`~oz37zf3I1S;&F4WmRoQZkq*c-ORaGODLwr5Z)FR7#L!)H-D zE;f8;`-o*MIj+t4INRAdNu`o12@W5oM(lyA=B3-(L68|jrJSc-ijUKqtcHDwD&w^X zAE@OTgxCG>m9zbLCgEJ+P>^oN$N7<`hI5$ZrOh6}^%buwe4OpK&=Rh;rU4a){AiRK zu3hGrCDZrAWJ&S{lh7Ba0A0LIgVeC^NNYgz5t#wbk1_{ACF`@HE}oAj+UF3dOGr&B zbo$6Th{WXas$?WnuN+*BVx`3671z%B!QeQZR$e0z#DDk}iq`gZwnrQv^I;6nyh8Mw{BaR#z0;N|muI7E|! z^2{HPTcq0i?S%gaya$EUA%p=JmE_tW`t=ffN$x7|SB9vk}k`_PQHL4W7t zHuUZC)BU&5x5L)!$mCB(GyM z2-@wD247*IuXmZji!Jz+!OIO?Y4Lk3K2eTMEI$?ivHiXWqEn9j{Dt_uiqGr#yp4~4 zv5aiDj4j%II6kza9iL73_!nb}+Ba@3(L(bE*Vj9zMR`a4Qq1#{i$fXNPHD zxRuKCDjW74#LO%{{y*}>8zmMC{&(EjZ_SkeEH{HBEJY`A!`uE{>U3_`o z!&^VT-!t_8Ka9UyQCL@1!=nGQrx^3cEI0s9W){iPK)lWSIAd_S@C@(x%?qoiFZ)jM zlIEOQ>%98-amByz9B*`?cTAx-x^%{zs_Y!EEa4qeT3NlNsjSTVB)io6!O<&M@9>^; z8@+o^TwGk4ol{v-S(fV!EgYA(VAeu~!-~uJr=WPYH?j~1B2O-Eo|uzWRK1~X+-h%+ zXUNOE0XttX#Lc<}UFHDQ65QM$@2D+Hso_@bubrHhKa!8hx)g(=>y z38mf#YgRHzN+P8^yRu+f4iI;fH+1owjRi$Byqyykdv631bE;PtXRY$iJGrqb#~Zmh zX9vLJYO{A_sh3fRBdVO>K*&E^d$&ZqHUwFC0Qk2Rw?QA z))&U~{ffz>PP`7Xx&6y-A7#njJ<6)?2W-Np%(>bdQwrx*p1-B4x+whXrbVoNVh^Vf z{XyZRqLP_QR!_*zIlpX9<@5t8E4})}yqJOSLvoh4*JiJI@dafQ@=!C_MP$gztINuI zE4O4%DDpacZmV>YBD&8VZP|U%Xs2|hm$lieql)aDtCvtqKI&;nrPrQF+hg@hP*fHR zy+>>%zZ&f%W>glh&RVr~OO?02G-l*kdpd<)dSRt^M8exQ;T@jv@=LRd=fDHD zjC6-*O10qY?7K7^iRnVtuB!v2>rJqGjmGr{(0$D=x#$r0fzzn3tYd znx9kE#OBvq7;7&;r(P>G;WM}OnK}utaw@0F6m7p8hA-mtf zAI}@fKF&LQS}fk5-ODLHYV5kP7p-ZUI=$T6Q0PrTA5iFRSnTB{yygTHW^bjAvEI~` z-qD4{IcV+pGpNv86mPE=@9p3#oUlK6d~e4ooWAP(vZ5;62hZ>A?B#7tB=*ViMlG)P zPC;hc@A>ancb*P&8*kR&iMot8Hi@h%<_Er&bot zoC`t@MzH3><=)|?-d+i>sWjHO-x`nS?}c7hp_j3;30l{e$=H{IaS_p%Ux>d|l?Bvz+O9#D)1`S9cKzjDV6L;+zM|)W6WdlQ_(;{2TAqRLh1ri!;9x?>tX2OrI_aAr}?hT^i-OT4al_&mW*D_V+YY{Gd7 zr*PW7(~5GcdZ)xxe>U35L!M1B;wgJN-Z6l z+QMn&=(A$o*j4th`OGM1k4bZ4zW#{AWps>t2{IVf(L2^nT9sXZxew=C(fQLQdpIK} zWKXP&5wGiy_!j&9sPZ4MIb+IDk~4RFiMOiMJGiiN0!Fb3Mbo|4Rgd?>lS{A0SU0!# zYBbEf3%yx|-km2Wvga(#_C_Wui_5*bo;d|Ejn|KJoZQ@bu~G2ean7ExLO#YWAZo|C z<1NCo6P$_rO>CJvwIr7CQPzLc*6J!u!D2P@{=hZ!$S8(J_1u_yZrOvxRVA@r;r{-J z?`K)2{eFUj-Z6o>Xe{xwFb#8&(n&=*E&a8sx7lVYb9&p;pX+ji~G@(12>wV>{tgNi8ZubVCTXI0jlDXq^E4@FTSc+{}7B`f%R2R=K zZtEV5xoa$Id@Weh=-p}k~=DQP{n~Uc(AL4by zXJPNy3I0MtbgBH2O*n0elXsLiY;no>7B8>STe~vWk{)uMQZK!Sj#;u~Zt-_=R+Y{1 zex?fZFpw>tfM&a)dhTjWs7i9O3(A&d%~?37tgLLNtOipOT+_QLdDC*s=6Xlso?~~OcT90|mgJ&Gje7s{DOlQ$omYuk%w34c zEh{Q2j?F#J+1E+rU`{(>8s>@xd9eU^5rxN85+n77Qo!QuobTjR&Z%mNPgnwB-Ey4uU^@wygQo_|zRtS`P| zUrarUV$J{BzN8!al5Qm_JLbiE`jQ?5DVE=3ePy1qWqxTBcG-mAz{hM!F*p6buj)7Y zlK!+W2fLWvf9*^9v@hw)zN9Tv`{+88q~e%A&zoxb;9{F_g-y7Igy`hqN4CUHn{b;= zxVx`$585)1P3^~zPxejtD?8x}{U!XJEp=nQck=C&&AJW2v`uulO+ibiOkx zKEwNUzB6)0%nOf9a&pY0)0D|x?oZhHj%&mNh9}tiJv`!!Hq|Fno%x(v;&b$*WzF({DP?g=(cI$dX)U=}^EDN%mtMax zCFhv3VsCiq67Pt`SlrI@#>OW}9}Qz0FP+3?amTsdh(hm4)#yEX^5)gvjK$ue^87NT zH04Myb1|7UdN2Wj&rk4NJLSluk1p9-?2TRNwU<`q=ahSQIGCW~^X5sVIZbotRC!OG zR9NiIYxLd+F|#lhvlph(V^dK=_zVwi3gs{EORK6xe`8AV+&Ob|P^#6r1w}=x=HP*P zHB4MABkRc0%GRppf+GCS&d$#Bj!VqSp6UHye8T(7+LhC*j@oZxPGwnT^)Y4B$CgxW zFb3x|!66x?Rk14HorSr;#IYqgOL7jmdg6w;#(7n9=f?d0F(M;JkE)3jPU>9L0J^`a zd9fMf6S>aBDbptvC>KIRyX{5_=$Vs*R?BLRxCYMnQ((5uHPdyhiQ0A}iE4KtU= zWMA$Rpl{`KaF|$~Q&zkWp6h!Zg_ZlkXR#8UQeb58EUJ-H8rmnT6 zp}j|5wGU;)*1B~A`>ejDyN>Vq!y)bU9UE#|8`_(CnneLU+g)GN*}E36r)!dUt+T78 zqpPI{+ac7{)^*l))wW@e0MrEYvi3I!3PW3aj;qlxdk566+WM9b)IfJfZx`yVt+u_k zsiBRf;Km5>Z%y!0evqcV0ox}u%Web#joPtCKqu-Lj#yjUULU%_l%l(LZFgN)%i0FR zY3;3n>3Ac*r**wHU&_X}_VLDkZv%E62-NF3>ZficCq&MM);h^GOhSvg8rHXTw{*1E zw6r&Ngsg!J9d0_nti|w+?RD}deRpdI6=Dkq?0pazCYv9iI^ZyQSs$Lnjt;`_tVOLK zhr$VFoKRQWUI(Z4sZqT(1e3sQvwMWzi6O|!xE-5D^b>QCg%9CUgemr^;2sP?!Z5)5 zX&Ca7KU!Q*E%w7e6F|+yQ*vX326_;COd!3^TSQoP2{*wy+dE`i25dzD&o%UH=;&G( z)zsQhhsFXe?d`QfX9e}y-6Jr%r=zI}J1fLI5~{<#5;Ysp0vc+NO~hd8Y(^W1^%jlX z(*s){)bw;=uMadE1VmkJXYJaSRv_3GA;?r>X5bdlZyNDJbFHa#3E{ft22{N;Scknj z2S$MDCO6b}wP8aM*`OiFeBh{TZ)j<1M)#>3PSM)lme%_2q7B_eEuD28T@3}&pB9+d zED&~4L&JXc_4P9wi)fLQkohBgWfu!nTTfSu>?i^sqS%3iu`nJ7-@-I*vJn(Tca*4x zu>TC1T@7vM?gpw^^oF%-QStq!Wd)%oTOw87IjxgH-_%jl+Zkp;!C34>Y8g!!+q8tn z*4H(n8)avNezZm!bI8>pf!#X-c{Zn#5_HVEyAy`x+pZ=p&(@D7)l=6jqmMnlP`BTI z$Gg)=lkG5tjf4-=$#x^5QQVvaPL-Hzf!9OMx2QYWJ;lUWn6R~_eI0yS&#g;X_=o{! zgOI=_QV?|cb+rh63?g;x3D6ZroGv!k)z&m3jLpyzW@X|<#-{FA<>>q|H|U1iNd3}5 ztqo1JbsP0&Dlt>A)d{Bzx|`8k|F9jRBWtPa)}G^jIk7apO}Z~{ZaA)H?ZzJV4Kh~| zzc#GLxY%8Tak0KNI!zeZ!+H+H;ml;lc~5r(HsNXM*~kfx>`%nObOWfimzz5}?P?ZB zBi>`f8GX@)g30bO@j}I1hAtirrK7!dBm1Ft^aKsM9YwcP3ewwkg6RqD>}l@m=xu85 z?8TgkBSK?soz*mCK#{Q!<4H?Lq@~jMSerzZcCW*jfEiA050vTIB6oTcSH~+zPwo0^ zLUny+S5hFW>%}}On1P69X`Hl){zH`OaFGt2RP2oujI$UqtZ?aUiwtglpB32zDsUr} zi%ZboHZ?`V26fTZP+Ko?AR|*<1GkR~Qg(JVpi9ziI;7Gx6RQ!E!trozwC(G1^wS#k zG#rguPq_vh@`8~^He8B!5s}`Y9w;hmN76`_6A^1ssWKeHWUZKUe1rAQ<5yC8=xe#bgINSXoiq|MGykb)bhca4NG0 zSv{nNmIj{bx0T3R2)izc^CS^l^9|W)-Z(oT{!l;m@=a(`L+^Su*XYL_u3!XKxv%Cp`_v6|~I&-qYOMwid7v^v2Hh zGYYyp3+hW|k%BcwPXXp*W!)W(J&m1-f~Jy0!P4$TL3dAmSyOv23@T`Zo!wZR6zKI) zSusfM9R&@?)ip>YK$$_8X!zT5|&pV!iFm zH(YB3eVE)}X~{K^m1}IJ5uY#n-B~akTV1`0N3(`8tGW1+K1>={&C*y4iqI}HgU#%M zZcrQ$wYD4Pv`0JAfyZAuEHe7yDTH3&*3_Y$ceMGdq*xEYE&BRe!J2Apt!>hMu3op+ zcl4B$SgTiBEBnla#TwYWa6>wl*0@!M0)$zpfO*S0m-`fAHeY9r^yK&FR4NSmqUH|F ziF7LuHPc$%xAn6!#IuM<(CF2SF(9rX7W6U;|OI}dgGgOuK>QFiC7t(R)_ zhb{3Za+a~IkCR92*Ndx{G>h zu?+0#E?P0~(1Q+KQFFw>3l3aZ6#IL`!XoiWdu?lx-{0Yf`Ti{?rU)0k?WArKA?xdc zTGm*BvxCA1T>+bNsEH-#29ll4U9l%yTvwBag*E(d*4A`lxAjDf&wT9_VqAULJOg9Q zV}>rQ<+-N7o~|9OdeRknBou0)*Te2N7~fbktu2@sp=+z{>}ai7*MR9XcFOGNjr5;P zY)#G044O-@4Xxo+Flh17M+xT9al>&fi0qCIJ)xp!B-s3QV^C?#P4t*;QUgY8jvnbD zId8Dclk|)!W@C5S{)4uDp0W8|SbwXe=tMho?6>I}2k!o4z8QID>@Rd9ZH?}Tti*z< zW6j&qU?v`+b$++N4NCc3z?z7NGLvYasTV!??ZPBbtbOfRtGIu@SVhDt{hf$bhLIS@Q5dYRYKxGvr0%T>*}b(tXR_|0utV)0G z$)7!up+x5>3Yd%UNzcnj+X9*3J%6(J&YS<<8*!%b-(w_RiVyT}MY_Y&Gt%bK)~McP z!q!Sk;K-u#-MF>Y(>sVS!=pPsbMI|H%@ zW)!5L{=AID(OM){M%p_+BaJ?Y*<<@I335?;`F>y2mKl=Q80tC9_hnR`@A3Y(^3n9R zJ;bB>UN!kkq*UsHM(b>o@FR6LFJp4Msk5luvyek|#_O!AZ+)>m`S|$Pd$^gOk=Hk_ z=Vg>5IU+mmKc-Lki2;wq2UXc!Ukze%%5@(E(^NZ*#I zzjfO%u~(}NVV(FF?-M=(cnCg$?ejAdYmDtt-(LusKE6L*`#u4le{I6eyo^X)BGCyM zqhkHh{kF`!jQ!mTUExtX?RGa`(uHjX?OJ>sE&B(D62DeL}hf$1ohO|Up~d6NBTH)u)2?nmPPYTJudHCkBq0NzwG#0 zDf$B&>U|sXLHDl@aMN$wn2$PHs2d0SA^&;^H~o(h=;Y9nqV`uo*7V`%-gNn*F||!} z#m1#xe_V?8_0%~pW6U{DWkymo{br#@Vh#O9Pe1*Jwj(ZwYLzh|s_*OMh9EEh;=PSW z^>Dw1SQ~&{-!=I~%fX{C;bNU;j~CH;K$} zUuJ&B{ce{p=fAg3ecTJe)a8%SxQu%<@`FF`V#o~7x%BAFUVeX(8D^GvDI{l|BdgXb(|1g(jQf_j-x!? z28Flyn|OA)zD^JG^shy@iNtG-ABPEF0B~QC3C93T*CalodCY*!{BUj>n^V!pn2*Yw zD%$3v^aN!5D<3zJ@dCZDp6l6VjMhm)(nuav{l!~4_|d#|9(pbtrL!Ipw|(Z$OrOBV zzx22m%uo8A6ZpQ3#!0jc)M?{UTj*ckZwWtRz-NRWv<38Z8^lGl-M@C?hGTMM{V^}& z8mHOs>!bOyT}1Ou0Qc7q|6kFgbz3U-jEVMTF?)48>06frmE*saH?h(uexv%M{^T4g ziqpT*^2`7p^dDFqurV9Poe4;+7f*p)kX)EZ3=o4E$iZc%zkLF8#=tIuImgq_O zxc4vaKi98sF&{?b=(8?i`J-cmnGg7D@Ph{$BO)<&Q2KLvm7eg809=R<`?z4uY$hww zdZgXadbIr&=_A)>z|g2a`kSXlb?0c^emP?6^zGnb8n89()YQ{bPEX#JbcS~(=JxQ= zG3gnJ`GceRQ0ISx_g8Px^xQ`$irexwzdt-02hsW4*XgzM`9F=@e(KNesC_n{yszWi z@-}Xlhy4GIpT2E6JO3mrKl;NTW1{8yrv8Vq>8H!by?^b%O+PVvP{t+)k2Mgq;79Y} zSQ$MQu%xKurB#@_n9fO-lTc4M) zri)EFR!0eu(eo(Y``3}UiOk{f^g+*;_V)zsWXrereD$qbb; zGkgb-V5y8oC4%BjV z3NH^kyvOyYDbBB{e-S<|_)K4lkG@b@k;}s#&<~xfXw-#h)npLLW|4XCp-z zzb{+q_p#FNBk9>6>5I`GUY?p_$xjKHxbxIhi$B%UH`S6au;dFYev!p5viwzK$(LC2 zC6;`NB|qJgpDyyd0;%c29dA4}(~_TQ@%OX%`-#410;&CiJKlKe089P=i$B}q&lY`e z2U4?xJKlJz%#!E96XE5lxfXwJ$i$te=2`rC7Jq@oUtsYMwD<>F{DUn1K^FgDi+`|` zcVQrPaB#;PPgPp-l_FmiNL2=RT7HQozeME2_P4~6UuwxOwfM^|{&LZ`Es$Cs-0{X! zhgtH6S^O0ie}(9~JCIrt-0{Z44$)y-C*^Sd2`*0^VeyX$c)anjw`M$jwdBXKSYOm z?s(&2bdHz5!IJ0b9bTSlvgDgWChk1dV)0un{yK}lPVx(Db)6;OX34jS{Cj~^TX4r4 zPjy)G9U^~!Ak`7vY58L<`C~z-*LFt*Z2J!fu8z-mHr17|2&I-p2few;$I;7h5f+= zmi$GQ{6!+)97tUh-0{X!mss+bSp3T@{$-*sob_I2$zNf~Um@~gA8~~xf2AdVrO1c# zrzEa4tY{yt0oK9LXoeV--&fF=KcCI5gW z|DYxRpvZ^u{-7oQuqFSnrT<||{!vT*QH%e$#edx5KVk8oko@uksV9Ov-gxRsOa4ib zPXtm=26w#i)YF#y)0X_xmi*5x`JY?-Ut0WMTKr#G{9jr8Ut9cNTm0uO{_|pQULf^+ zaK{@@y=ck5XqE3pOa3>O{BJD&?=1fBEdI+D|7FQ9oWH+p$-iRBzhd!Uv-q!B{6ARy zKUn-XE&iJp|1FFEmc@U^;=d#13ERgzmi)Vx{JSC_w(oZ>`9E9of41cRY{|cG$-i&O zzi-KZXvu$Q$$x0ce`LvjWXXSI$$xCge{9KrY{~!4lK-2??;lA0Ex6;2r#`jhKNb0~ z|NGRE|ICvA%(CY*Oa7mh{68)I|Fq=4u;jn6^nYQ=e`U#kCGz2T^OYt4A4~o}mj3@( z@{SY6B3aleI&$H8ti^YoeZUXXUh*t^Crg{L(D`Ad5f9vVV{zKiHBVEb^g$23zt& zE%~7qf0)G|X6YMd$&aw)M_BSaCp^47HPVtFY4P{4_+Vp z_(c}KNc4sMRgooMV#${{?7=Big^#OBBz;)_C06?BR{H4{f2PIfsng-*sr@Yeeir`# zi+_OFb7`RB084(hB|qEZms$KWi$B-m&$amTEdD%;zrf-zu=odB`~xliK^FfYi+`}i zKiJ||TKr0jzr^A%vG_|Z{!)v-+~O~{_=j2i!z})HE&g{c{t*`c2#a5B@vANVYKyg*IN8qi(hB)>nwhQ#c#0qO%}h&;ZxZ=%JlJH(Z?@z&Tk@MN`K^}xR&IVR{quJ8fv(zW^@m%n^ru#L z*OEWi;-7Ev&$sv&TKo$ozm-8A7h3WcTk;o+Jbx>uFU|MQVpK}=m-%eq!7Xk)b*ZKA zQqdR2)1{XD<(B;ABG0i~Uzc0*+b#L+BA@SztL>KjRhIl!mi$$g{56*RH5UImi+`Qy zD-H6$&XV6@$?p*P@cWh>mi+aW{PmW-*IV*8TJkrFd~0COjh6gQOMa(i|4vK(X5k0w z)Xf(E7K?w2tnKA9zfAnTb(X=kKeE+P21hdRb5)nYS(Z#SQJn|ezeu~s@Mqwj zzb1a!;GBH>pr5`3oGVen@K z-%tJ4-~h<~0QE0}zbE)?RhSyhzf7$#_>sb&t2zzN{TnjXJas`#eu26r#y?O!7vmqK z{$%h)lKx=jq~XR~^w&t>EdMfmGV%My0)y-FFHwgW{1D+URka4cQ1IpIdj{Vm_+jc& zgWoUs3U#}|b$lGIo-_D-;UA&iGWZFCSF6tr-X-{Il`#l6=AykNz(aeFQU@9QQ1CKU zjcPWy_Ft{qV(?<&*Qsk`c!PS>;JSXA)N3)kMSW>-uBkKCIyD|IuQLA+1aDIZ82ll@ zJ5+CmDQ{@Gnyr8k}{Vsjg7>8GL`iuT=kI@G*j4 zt#-%oYt`VPI)9!1hbqV5Lts><`jOh-;0Z~8gIezM1^=-+CYJstb!H5|Mcra>9Z$EZ zpBlVe(%+$8G58w6?^1s^ctY@dR61Unpnr7z-=`+U@CWejP1ODeRZWclu<9}RBGLD# zI>+Gq3jVmd-r&0bdqUj<+`s6P-x_`%?lbZGmG@%!)9Q1B=L`SmYQ(UpJ-<}>22Tk8 zS8Acb5vI`hYqi$kI{owNWP?u@{)_6$nEY?llLpuQ!SB@TG5#y+%NYKe%0nUOKVAQS zP_qpFjOc$;RT_M!;BTq*EVQ|Jd!mJJHu5BAs&~}A22Tk7uKG(1|Far1Lg%mf@2jd9 z{-N3!!#`5j$MBEU3kEM0{eM$$0rxN3@D~gJ#K`M-`BdfNl^B*kflsFTOdV-(&Htym zD8~OnJ!^1XA73eVWHkMMRKCG=|Liz(46gm*I?V>x@s#A858S^fbCcnt8N!}4=ch6G zLC&j|{M&}F^$&KwGI*M#AL@)jN5JxF{xD~L3?JdN8C=)@NN20Tb@}&jw#WE;IzNe} z-^=-h!K);{vCdy({P9le9y))JQJx9T*chJeM?!e8gE|aBcrSPL08J z|2xGw&fwbKsm@sjUnuz%I6pGDuCF5JE`#g-a=P>L7(UZ^!{9lRem`fo!M6*3fRln( zp6E~Quh~vc3@>wL$MCt%3WMwN&vQCr_yXtq24}aDsSb2*i180{eiGv!?7SGmE1i#H z_!4L6p4vX`pQTQ=!FB%2o!K$`Fz3h^{$1zP7=DCvcMPv~UW(zXoqxvgqnrtFOz58) zr_|uOe6`N%7+&X`7{eQ!3koL5|`O@IJydBQ4y|g_#|6`qf z46gmt?aVW{mhW{AkI8RvI%D!1owH;7?>W~PT+gRZbZ$2|%s_pfRe*sokpHdiZazX&glj}2C|v>e&kw% zCj>v=dCcHP3Vxxp+u$n%zt~A0tL@SDU+NSae3|escMddovEbXCBV+hg&i4%dl<=={ z&H(OT)OoJqm*YNDUFTe5@Rfq^aBera)_=Y8gu#1+f1~r;So)pL2f%r;{~Mtmc0M;a z>t}>|z!}Ys0#^c`5em;6{mm$`Z*5*=hf8a-(>%Sm>(_31+;{Wh!j|r?+QQ->4{k); z&yfj**p9oWaKBKj-yK{1ZBzR{pD3ES-Z%Mc&;1Cu<_vS~d+JYAX!cYc`>2NFa99Yovu~1}XA4XAn>KU0lC8LT;t+OlmNO-gTs(_ybaD7p zWaob=gB;3IkDbr4vv61_e^1tM-*$V?_K-910d3K2JA3reY2Edmb#1Zpd-@)nCR^uP z8~Sp?;c&BI%k;?3uRQ96`}oT)=s2FNV;zrD;-Nu`b*y*PRy;<`+(x2KYD*i)%~NCN zI$*zEY=No(>N@rDb6QY#VHQcn<9r%%N*gzQ-(Mu#I+g6K-o+DYWUt$x?n1iWiW{5x z`qdh;WP93x&c?*ukZZ9Ud`C}9qd5hymAfv72T95Ht7h-laBF70DQmxnA@$wLS-gvE z>uUV=iw&`Hb_8>2kez0m%-JxaHhOlSe`rV$g<%V@4u*^RnMb!pb|sE^7Q9dg%T;Hc z6D01^snP!R32dPYvG05B#+tU4R_uY_fPJOwyLFYA1fsAP$A4gx=+2e~98@B~V~%!^ zjQcrpMk?LksXcIbzb6|FxNojh5jT7v_*A4|mtOI{IqWEQa);y{;f9`KzWpC-sJ$EL z?zcM>y?r(@4z~IYv$17Dj=zg>*m3leypNFSgaV(2sr6A2VYfs74czqv3i>zj{*H0uVahE6^EO$e_hf( z2bT1=BRwUX+vUT5e7N!ZcL^JOBN!IR4E%KJM`_curV- zPw)y-^gX6e4CwD5Lo)1RCIdZIgNYq?`Yn!y(VXUMF=R zuaP%^*U0+%Gxxs6;>gr8@KJxK`GiM*Moz7uH)N^M_h?75;^!cd5i2a0b7|x^oHG^)fqsrzX5|cQ8M)t9ecwYW zae_tsJj-uB=$JF)jyl!Y)esp_S;&EpD(U~ECMnl|ryus8X5c*f9QTO>#|D-*vxa^S z*d91d{KPP+vw?-+(2h?Sasy`^oEpi__rFSjkqc)> z>(h?^tAv~u{Wl3^MHT4-{F7_MOaHsWxB5#Ji=h6G2@e|Hw>zbVQU0}(;lh}YmLd-w zI4}2OuD^4SSl?ode_$YMoHZYt(2In9w2?HU{?A(Xd#$fM=|+?WUD!8^#-1*Q_J!o& zRB${Jqr(u~{hj`6pEbpD__Tr2L}mEkAehx#3^9we{!a^o`sj&3?D4~b1ZV36uJ@l_ z_Br&441Mw#Wd}ZRnlpy*gvjvuW%PKd2-Q@Em}DO>+5f@0(Zu$Fun}JTP-BY`9?BMB z*oUP@Sp6Iy7U9zQti`_PulpxCS;A6NQsf9jPp4v)7~wLy*rj%k@IqCLXdXAGwTD1;AA^1oqryCj2s*zN$S@h zYG-rxBS@E&QN<8gPI!j<(*wC);a# z@#H8tVK6XmEoOK)92_4LQb9)>sH*V~L=AK3_XJC=bHL-zh5apNGqE`Wzh3~M7d{Ac z_ubX!1j^VGF1o(Y*?|GEwwLF^H<$x%19BgglB+y~r!Li|r^Jj&{pAXdK{h%Bk934m zUKyF{Vhcy+Wu1W;c1mW=!>>8;Ek;=6$fN1-izhM5eEXsle+!WQGglQ7KIy7*!lzt$ zM>_p!SN6Mgx4Y^)hQHYG4>xdMd>6}f`x7GFLIe3WO8PUd;;;S*`RjMW8Tj!?`p;e2 z2iHB=Rr&Z$s*4vZiV633)gnO3-D)8B!zI6!u+_z{T*3c^E5C_K#}9b(h(GJfzPIjo zwEb>5>;T<;&Q-Gjvwr2ukDJqf&0TUquXE)$BZT}dQWk#rOFI3)@5))8$%H8X{($Zl zSNjS1il2}l^)lab@+(Y!Ww4((?BH)cT-d?yfzy9$?1kP*#Nj7N|2tRCuVKFY4w(5e z9rIm9h#w%YCHy_gPYAga41XKpE3Vo>2)W_(FW?wJ_Xo(&K>pT%>G+*J^-Dg`Uk=>8 z*~RzLpu-;VBjlzL2Y(JB^s_wVFC&D0ewXexx@rw!m8E*nA^#X5-@sDy(rX1u;2~qwELg-mRi1dwy z-)?Y8hx{cS@||JiCC)(aG4c{$NPo7$#a_tYP8{v_F+%WZr~6~$?+;C!Lyzq@)-%iP z+adlz`g2H!z8!=p$72RQM+pA!36byHfI&VVnR-I`C7zLv_0IB3|Ag`{Bn~>`jCvS1 zY=3!%F7XX{@f+mDZ;(I4$TQ-yKKWm!`@7W+J`3wf{EhO^KKG_D-bOKB#6yA*eDNRb z5_#AqcA^|CkNbTSud7XZq|0QwNIS?Uj`R|@NI!=-((g@(dJsRrE}y@WbjbPf(nTD0 zYy)(!&~ZR`uEE9MpS$XA;w_<{#xWiII*AbZi=UD2XyV9M$^pHH5{JF5M!pA-{qS*w z=#TvR5_?fTDG&6Dz0fP=aXqz|=>b;|!u}%(kzWQO@)LWIU(6oJNu2opJU5Id$q)I6 ze~?e1(JT2vez?&q<$@k558xuwkq`aoo@VTiv*v0a@7n=A%I;Gm{Qb#CdY0ck)x;t4m-4}G@gMji2Rja-JnHLcLZp{?gMQXO>06_E zhH|%i(DD1kQG|$>1R?a!AVfX+<*Oi$^vevCIDr0o;?OU4BfZow(o6kP9_LcQV#$Vr^Q-Ze;1ds_(+m+J`;Cz}YtKc5i% zs|dlrkr4jBoe*-rB}Bb_KnVZx2aWC>I32>kGy_?Wq>nQ&9gy~>5x<3}NoZW`y(_d= z@Y6%wufNGmhZorL4NOGR(;o2~?8yV2cGG{fSJGpWO*_&7sfUn$C9DGc*7Xm0mV@b} zT&PbUm-3o=AzyIRiSb-mC*mIRWWc;u5ETtUty-<1QUI^L5YA z?cQB&=A99K!tg~7d|!{BuU{U&+|qxeyoJ;cf0YuJdwSlmz@!H*dH}^9KwqEq8z@IU z(;*IK5yFpi2%&e8(RZ|gXBwDESYqO%!sLs7Xd&stJ>7pF_=Am z9fptmh5ti~f1Mf6z!!f)&t%$pwvqG8b(Sgj#irb#C($3D8T-&KB|YMr?a{s0^zW-p z|M{$`AFM0I&%m!?dc@UEqvu{i=y`(>dj4W?_BX`y2_au$;0i*tlgkNLdFpn;5uW1P z)ui(+VU91O&~-5`CKDnq)(|3Y-Uf8Bj(v|1>(~znv5wtMSm7#6{batzcVF4Q6xQkP zR`h2Et^}0+l@RUoX40D-bvq&2rL;d&FX=~{e*RM9$4j(-vy2}(zA~=eZN|T7S2iyC z@ZO@tFQCL3+Kr40CmX#dhUuk0gg>R-!GE!K2Y-Br{x$8y#r#n6+i225FVnlnnehg8 z3J$q+&}p~i5C2O0L;Ohp1-n_l?p0>K1SoX)r;7Ql^Yl6&cn@*dx0Mijb`ZiYi37kd ziNkKGfAIO-#l?GdrGy<=rxG5Fcp_Yh{0Muoejwap%7gr+|A1YD>22CyS&u-*;L$R)(_T6~?N8V#d)HY1W^2ieoFKr zz4#yLr9B}1GLwESA@FvCpG4SW`XR{6xQ%+d6m;gp`p@b$<%&So7wJBfdg}-G={}@< zdPL4o|81dfkFU>$^aJg(=|1k~6UC$U*mNH!Ovkv${M|LC{v%N8|8nfkL_XTH#3i;0 z*u-=%p&uc{Joy?xKA+1YtTSp3Fb87MuPX@hAN@^orl1 zk8$Fj64J$P(DO;(Gyr|G>4$cjc_92apLW2`#f0#0BO(0QNr?H&NrryDp1;>qILiA_lgwQ8`2A%Qbe$UJwU}wVcrF^J2 z$q)UjLxC#0}#BX-gp@v^gh^=DK1xPyXI_Y9-ne_%gkq}$aY%}-| z2(fhy=U>d{T0(4f1C@f`MTo6&9x?cngxE@Fm%+I!kc+K%{%COSg5zSV9_}tfecbiM z#nwJ4sBq##39%K>7=uqB#MVLk8oY!MN=psCfDl^~9b#}S(Utq6BlAD%Ya))VkI;lg z|3*S=m9*91nDQzYTPs~`a7+=Di>;V2B^P;wq;j!!(@zZkIN{TdLRT#O7YR}5*A4y- z;S-LYUm|~muyP;A{DAXC;DZD@YLvk-6+xUjYLdYV2p@FR{sx~*_<*C()kyl~g!eh> zNQ2iA-s7ltgZC1mQZ^a!`~Nehp!}qi!tP-R}f-wS#I!E2G$bpP^#77-GtXFb&|nPCAYHx#Q6P|~2oee&n@GPa~82muOZAvXO_z{HfDz(<&Erf65Ok9J1kMK>UPBZxT z313(08UuF_!v0$f|8Bz5l{VdkL_+AxCp!b-%$E5Kh9lZt(9C?ul{T;7x>eN*!R5vxM|i7JTMT|C;mt~2Wbo~TtChOJ;I|U4RO$hPKSp>s_JT9` z3xtO$^_s!oCd4H7BZL2g@QeS4z3+kVs;c`x_xl}VjDh2iiir9hn=}*l2Zo{njz8jL z6Q*L$q_(jQHW_U0j}9YQiAIS zz2E14&i$TyxZi>Hd!DD~_3FTP@B2CDbKmFhJ@<3YJ@+0=`{P?Z%ufcf58uWTc{Fh! z@+b0m;)`gHB2OpIQ|fY&D~T{_uNQd{@p+||iQGZlt<)-!?;!p`sZWXALo8S73nD*E zEW@|WMBYZ6rPOys{vmOWQa=;<0CBofuZa9Q5rg2rh@6grnr@H88EB6ppF{i(+M~$D z#P6X!ihQYH1#z-c*NR*txP&-SsWy>U5DS%BE%IH0>xt(n^?8vWA`XhFrv<+){y!9a zk(h^h0+A09@$Yq!|3rlGpN4M*F<*m;W0g8huHYoWQX=wo8F38y zJCUy=j==p_JP+Q zuxmO7ma&JFI$bcIm;w7o@Dd{W1AYrBmJ9opxCr*RV4H-mA~t#I6GRNE9u)iv@io|| z#5mT+2>zBhLdLlmd>}d6t{g=~c_xU+M?MkxC?X;sNV?8umRN<^ePh`5e- z5$EB)LA+9_eMIy}2Z-pW4il@C>LsFI>m#B+R2~rhE{am_j=rmemy}M_Yd5% z^nC@UoW37TA+{=i{M&~7Q|`q5pNRWq6%qAXL&SZxk%;?lEAhj~Kk+u?pLhrIPh5li z6YoU+iJw6JiJwCLiFYIa#Cwo`Vh{39ybt*&K7jlaA4L9%n~;AZ+SOs=X5^pvF!E1) zgoS|rk0Sp>6mB;0E66_)_nQRqDdeBH74=X2I_jUe4f!YTK>mr(BLBpl$UhPNTn!QZ zTO$$uaVzmh$UpIUXf8rtJpZGHJPka^mC!%uq z5MM|BiGM);iKy(uMBIORiGM}@iLh%`90>b5g9y7jo0tK6mI%8gL4-Y%PlTObL_~j} z$IZCEmQsej!1b53LogMk?GrxFpWA!7Wom56c44kE@YyNDRa>>*-&vyWKjsRKlehYl0xVZMNf@lzj> zle%d@jJq<37>{KWF;3$*O*wu`5Yf-%6Va~}5tkzW#N{%+z7hGS+>ZPcG0v+>HDaF<;e7d<6L?Vtzt#T>3cjPy8zKPka*jCw>k2Cq9k*6ER;> zM0^JMCvHdniQh#2iQhv0iO(VbM9kmR5WkE36TgrA6EP3eMf?%+Puz?A6Mu~S6JJFB zi9bdDi9bXBiN8SpiN8etiN8kvi7z4l#NQzQ#NQ(S#6!qG@%P9-@fGBshA=^Jf8ra+Kk<*qKk-k6%80n%R}wM)t0H1PqK1h3 ziyoh2{-l*M<{`U?n4jz>=3w0%5%Zbrh?wW>A!7b>BN6kWn~9h&-9p4X>Q*A=SLxV) zqdNV5Trf*;6tT{K-a<@>oF`aB>{0%D8Q>I=rwWz|&K9gBqTkc=(!eT_7Yf!0)(bWY zHVbwU(XXu(>=s-th+BXTUn__t>HcVg;6}ksg6OjK^@*-p<5oc=P0PE8sB3h+8ut)! zUw=Vx9})NW{elOGxX&LHJWRy>{)k{N5%$he!9L;`rJpAe6`B<7Hgu^P(Uod@AWJZt zn1}Ugf}@DA4=|+Dm>`ZiBm8h5=0lM?THG( zO5$|XpI{YnhVu6&1lCZVrTlqoU?b%@N;M0%63Z}-7wjU!{#Ys4O@tk?T5t^!_Q+bn zbwt=D>jis=uunD!ZX{MIwMlR@5%$U>f?J5NTb>ZyN<{nLCb)xGtNiC$z+IHl?sp6B zAvU1?1@{qQ-|QDWK)eC>+dw8ncP8 zi@1)0IEuIu^)Hwp-irDc%qM;r^Dcr##M^Ma3Qi&3f%+FLCE_BQEm%f`JyjuCNrYXs zK(LAk`)Z+J4H0%$yWfD;0_`>g`I-Ch_L5&3+^GJvv@&p9})K5 ze!&C8t*C#&!$jD7M+AF`+fe_4eZ(E8e?b+8{4B12!3^R~)W2Xh5q6<|E&&`x8TR2A z!2}VVRi0oz5%waMkZ3F-!fwP;G>ub;upg%imJ;`&{sqg3uqP`7D~afT7YJ4nUqby0 z)({V({skL}us53pTZyncI|RFkus>G{b`#M_t`=NFggv@ea2*kL>3YE)Vjt>Xa3c|R z>L$U>#J{5c1-B4A>{=tZm6+zKZGt<9>7LptxQm#9=SYHkh=VboEx3;e`*y$J0pc)E z9TYrF93jtPfW4Gq_Z}7OBf|bYCdeBx?cg-Q4B{A1WeH{z&%tvk!BNB<%#RBuh_I9M z1oMgGJT+dhh?wuG62U1%*w0f1ONrw>HCwQZ2z$Chu##BhsRe>n#7TJ0C0Ij*on0^3 zNW94N-=hMyQl9Fm4#6(sC7xO-*iD2TzFKe%5%&06!F9wkPpud1A(ne;gWyIY?DS27 zn~7IqzEp4vaRKUIa4Qk^`!>NHMA-2=1$Pk_qW%T<5UWxDg8PWD@AnHHAi~Z+D0rB- z6!kCION8BjRIrbDBkEsJ(XMPq{R?IgF&@Yg%qFft{R@sFVtg=0FhRsPAx|)$h@0wo z!6G8Y4f^>Pa0=x+Q2&CZM2sV53ziYrqW%Rdi5OQb5Ue6%e6dilhKO-Syz}u!p!A^)I-Qh;hm$!Og@+Q2&Bk zh#0p#A-I+JIO<<;2l1<@f5BZujAwQW?jd4a^Mc?$;?t;q!2?8$a}Ej~CO(7u7wjc& zNBs--5xsEan%CBD&o&j|AI9{jI-(m8;QR}{R_4de~tPV z>>|E|`WNgb{s#3gxQ6&!dHx7oM;YU?^@2S_jL$X*ZX~{f`WM_x#CYuy!7W6L+nx~I zN_-9VFSvvF2I^mM7ZKyR-GY0Ff0E~!z#T>5HTLi63ixITsTs26cOV?{d^Rdpp0>1o?t!^u>~Xh!|(q3pNrl-fR|ZC1Tv!A-I_1 zAGH0oM2xGDRXv^pwH`-ZLd5u~l8ABBVj{*#-9(I&K2IF06sC5OZlwx&AH{g+3L?fq z+U~%7sa{_(QK<*%kMYh|h*OmM7V%>2IY6AQ^j+9!$7tVj2rTZZA#S=JMo;1i1EQ+h!_tHVYy;FpzHlsr4~{CFy;k` zw<+~7@eVxaCBn{sg$VmTEdvO<{wyNw`2r&Bc>VnO9;Mz-xd-J&guVVI@d0_h`=CKr2MYVK7+dwL#mt5P=* zVL#tSgx&lNBJ5@TeDhhQ^z+P}NdI8?e+T&{eh)lE*ufP<*uU>5K9A>F#1~;d689X-J39;bl2QrcLG0y1Jfzf2;>${1O@zIA0}*!WZN%4=dVu%`)CaK-<3=Lv zQ2jjbuS)$VWe@8&h5%u2o=Z%}^9dsC%X;EqPu)s{J*l6s4fE9Flt*Aa1rc_metrgf z@ny&CajB>7B*JdmK)eyVcoN(3+?xpd=tsmA zSieSuJ@g0ShdecKI1u*FC?f40;vJs4oCrJTeMHzdONp>+K1PH+^C}T`j2Z!i{c;)+ zcFXxh*eMmn&tqPa2>awN;zL*$Lxer@7!h{JULx#|KNDeh3>gW09OXg$D%M#MVPDK4 z!mhZE_%zll6JbYuhzR@P6U6PF`aJQQn8zf-PI!*^9PUFz*afc;VGsP3_uy%AQAWPuMmIjsc#Wq!u^kk`}83q z?#q2d+?R)-ujc(YL43ti#YEhH=MZtNyd*ZMBn#tNoyIGvcCV} z64P=O@m!>DeM!Rg{6GWlcOvWgfF(#z8qQ;Sh&SMVE^Tk5j>~$EmlVJS6-8aV6Rh?FodZ5pTtPPUJk|hfy9P zYdhsO)Q`xGMA!{$MAqZ6HORlndR%oU;ul$ulRklYFOl`Q=Tn&H5?Q5#?{3_0iAYa2 z@g6)M6}g1iqx|O|2(PCMyJM|{uOmKy_(k4Ad=T?;B5S*R6XF-Sm-rCse;^Qi+HS_h zsO?_J+U|WA`IT^Ox8fqzb}GWV=>I6%qlB*^ZbAGaZy|mK^M)etB0hog7x@73DO^7y z_YraNXJr7vpH2Ka@-K1;5uHMn$P0-(kRFk{h|l7B5V?oAQ>h&y?<9T)*RRNjiLi@~ zirhy;CzD1y4DsuAdp|VQ5Dn(vE9ENeQ$X&z{825_2h6sCalgOKiu=}16c`NY@j7vq{Lxdf8P~^kJ zb1=^!avw1Vc2E`&=^aCaeK|E%It&nb^_b-$1z>c9VoZL4|+RNb6_BQO- zgvfbB*s(<-mk_H_-y$y{!mjNWS+6&PeXH$p@U5r+Qp{6G_!c7U-EAW8Al``j7I_b` zUF>(9e}FRV;3E>=OI(5WNjn_j8ARB{V?<66VIP->JcS55dA7)9MA*yqA~zE6KzkLr ziwOI9wa9CTFe=uI+(U#t{fNk0h_I{oi+q3x`}&B;y+qjABeQ`>?@Tt6ajCBi=6Bk~JG7(vHGRvbUTUe6*TJ=w&^ zQGOyPh+oCLn#e^&*zr?EE+xXA*Xzx2ekJ9nF;6DpHAL9=%_6rFVdt+Dxtq8h^Ijsa z(+#cGj3Y$OC;k}qBeEV>VH`1AkQ$})} zhWw8rV!VnXR7{@G>@EYQuP`@I#5;3k>E%F*7{yib`RwBkZ zJ4N0_P8M2xTW zI1>8%C}W(}C*jA4T%S_VzG4|Rasqa=`PgWVuz6O8D&WpNssI~Q*R6x&y;1jvY zum3J;>Tosm7uEeQ5(Zy+kKm}S>u9>Ep;~{x(BHMm>_HZx9R0ORvm05&3EYPXCt;H- zd`&S$I6uM|?1B}cV{OG05vmi;t-+$`>l^TG$ws{sOT?-E2O(?qPB?Y=qV4jAW|b`A ztE`RON-2Ub*t93|+msO}Sb9ncf{H zf|XkK)-TBoUQR+eRkWH=ZwGU7bpFmU5fSQ3oV{bq^6JHHwaXe(#aL@^_!L28Z%|=x z{S=|f67e^IiU>SzJE&w|rF)F1O`#%aWXm=4SzCuBa+9bC7N#`lGmpPB=@09gF7^0e z>+F=BU-13$6tPF`85N<5E;hVVQ&crZ?jsdJ7P+HTgr4c>@GWPQ(_;U_#1VQy?{y+Y z7Fc)(9Ddz6W!Z&PPfiQBtaf~S8h4!5T5QkRwmhnwSeVw%QV}^~Li^V+dG23}JSq07 ziinlX&DympLW6vv4X9G+^w(GUds;=D$mmZ*P93|miz;4Mr{5kdQ0}J(lPFKz9r`)2 z_QMM2((J_$+DSI7qPw6Zjov(~e+|8PPzn`)JD^&0yOFKeTwf=#wN^v~CptS-)dU+q zMQ}3bjx8V?Z=IZSsyLl(rBaa9;hXXGogFLcR$%XjD5~%VT`5?Ct-4Z#H(Q%_rBJcA z?@FN(>YK1>Zhd5eQ*Y^&g4S%66%p)T`^jy-QmCAu&5@A#Aii#!VVzVM=Uai(2in}8q)pw z73=RU7NIBIfo-Nmm4mr&ok))v>}PARhy<{@?G4o;RF2!wHbRFq$L&~_LhtP-Q14=v zg3at_77;8XaBS5OaXW_%6WP792vhG)QCHhqyQrzTsiUbO@@!oWC%3~{M1oVtYwdOR zw$2kXIl1fE+d4bB|JmC*O^;ag?q+Z6G+LFZ&SJTu?4z!Y)P-htDD(Gnd0S}-PKEiB z-0AF{QP6NTd~YuUQQM|Pq#k8x!CiuR6%Wl;%;IzQad_0-?- z8>&U5g%#EBhG`M!@REDG=h#z++vl#QzDq=MeFEgWy^-P^)?X3sXvQaW+4P)#T=XLlF4FpsSr z?CsXCN}2!H>imdL)wj77}8a4AmrcZdrIM(-6D)=BOf z7xw2iQ?gB0ssOXGT*`21Pfm{Q&E~?V9>48eI6RrA>Uw(vx|CYUt?2qy@i(PQsbX(W zmr}{us4k_R?yUSR>r(1)^SYFQB+v~owTiQ$T}mo;g6z5U)^;hi^d@&HL+hG5(Z{z{ zA7@Nkl@&~qr+5HhsiMi$MQ?$ZG6iPmy5y<8F@V8KN7HfBm{weo+v1%tn&bv~DOF8M z%)Vx_Ro?OX!M1kxrg{CSg}2W;u_F7!hHA8!h_({M%_mCzg)eL1=6d}^rnlKUKHS|> zkM$JAwKdia@bqf*nmkD{dAG720Lm-q=0?TBC{u8M0oV` z(kLdk(dkE0I`$Jk!u1o`+ECZDxT!9R{J1RwBa(_t^5I0w^5zx1&n<7L>u889n3J&e zxou!X6!r#!5y7TXj@$Py*h(;b5_{{=rh+MgliLfXP&h6^C-J&`^_GKS0(;lNh>-r9 zO%?F|uNpYs8#|9TVSXP~iw8}i;PwV=bJ*C@ zhCYcw4P6a&7_}^4Qr+0nvb3Q1!ike7`60SI_{hB)Bby~l8rlq-o@jvu+lin$4EYz~ zv4(%j&AL6;)#9qcZjH5QrHsP&^_#C;V@Yp)iM!8io!}IYYPA*~zuM_(#YWzKqztHU zty_k(o4TAqMu65P<5Q9+%p)mT8HXMg?EXeT>o@d9+bbP+jz zTwlVT&5R;2F5vo<;(}sa7(RJ~iryAFO3%7XQU?3iN>p%Qk4FYJu8;zVOraSn*pDru zXi^TkqLhPfC+JuD)sm5LzdFZtKvCMdJto(}q*k#O^zd3wtr&Wk*RNV=&OW7P$~pU# zXPjtIe!>&2EBHjZ$*$z)CaekSXl!fgT+-OuiMdyE5vHU#(d^9IIx*F>P)ZVBi}oUe zeibok)PHzgXu(tex-Fe7n)ZH`oTpy>>RQX9PN3HnOc!I`tp5ar8mHd={B7v>uiD>? zSic$27pp&Gbz(i4{Yt4Av`;LeOR41FMa2kAspYOANvW8eq~g-Tlxpl@^=03$2733l z)csIugEBeeo{~QG$z}?&xuv$AQ`+x9Jml z(!XA3Yin~8rc^qr8){oynz0OOg`RM0=}dj4(3muf3R1F1tvXAs+}XAq>kt;}N5M%g ztR1g!Sk$=$#?Imv3^w#}?V?3^ZsL!2#iy-y`4aP3)%QBy2VEP-E1Cl10##7gvTPX^ zdfG&?Vsge+R}^45nSKBU+LLu>LJ@CI@ij{AN(2pH<-B$|_)9&!hN_*b$1u8g;fGfO zPpDS}9XH+%_!*Zb2jhWwMNgHAJSK*3VB#3BASmka$M~+o&*s|N?#Ex7 zFD;I5g2In{cvUdqdmhI&UkCW`DqP@9`hEx>n=i}aqrOSs>o~Ugy1_RxVDt4T{wIDm z-$?M`RVST3yeby(odz?BHTEWzTr@^`SQS*fD-ddUX#8OhmY?CR~jf;KBZ>5z!mXG0UarpS2aRPqEQI8I<=7rL?0em&^ zXMXV-f53-V+(PB2-xo%>aVC9u^(>^v_lfO%n0WCDTPWURRzC2_f*{^+JAAvr*JvUY zJ&Mmdd}HuVE3XgcgMErA7rZJJN*~`xUO)nICVhD2DwMu@@R@o$3%Z66uPTN3)_^bH zkcl2een-G=R~x`L3jRzVKYw8OE^_#`fG_Gg;wwZp-xJ`2s^-hF_-=6cwn53{5o&l- z%Xj?#kj=Nv;>(4KN#DmDz8&D>bzz+0zTM&52|jaOo(pBe_Z5e45BN$9ndnh`)Zu%< zDnIt|hVOvG$M?X^y@Wgn){ft`wDWt!%I|s5Fnnpa!JsJw99cLiDt)}c*nCH=^qp_< zVN25xUnx$CN*}-XWbT-v~;|)3q7XqLW^$#PO#I*_uZrF_dMv?`CSM;G=0r? zk;TXT$ZWoK;5&?P<4pRlb@=MRR|6%c?>#{3k^gfJUl%GjDt-4jd^@f5O|$sE>+szQ zzJ&-k&eX?q4&QF@6+wyVy99_}oxcBa_q zm0#LZc72Q=n5>Uk7GJ5u$Ngub(l^!ND*>O$@1+*sQiqT4^GBs`iNjZKrSCF}?=FXL z6ZpyyZXC;*?qd#LGx+l1&-%C=XzGLeyV>P;1bmew5NG%vb@6v)>eLOqf3dEZYJ;qBrhI+it zZ*%zcJ~i++&cypAM{hC6W*Q}+(fcJa<4iuj?eMJx zpQ(@QpltYl@9^c}ef~B>1~lpWt;6>S_(~DZ^j!}$e1l*=hUyo5l?XS^q;CN9>~cP0 zr4OG^3i!@*`1t*Ss|*>?r0-mZZ_J?N^@h(c1$+w}zNr`_*!`(VAHP>=r*F2!S8MUD zaQOJW0hY6IhOg7%YX;vaD6#zNfTsK&bolr^f+)WG9lq5TUxUT>U5Bp^e5lI6neuzi z;oAT{wsWR$3DBhPHHYu7DfnJ>_%>O5O%~s1L}Is>G<>gs_kH6``JDzmyFMNPpXvXW zLfNG6QiqSGW~Ephm=GLz|RfwD>8 zgAQLBzE@CT$V89g{SM!3@Fn2S^xX(FeBW~T_+5oH2sh58Z@a@+556)ek&m-ShVQoy zAHT0K#*hJ_uH8!x-y`6Im*(pP8ot4(G`oI}g6|_fh5l>!213uS-zTi};qznx-$f4J zO&CPmDiT|n;Kf1iZNxlz4Hu+uU@C`jZeE&7+ z<35x&Uj_I~`F+UZyU*bpor3SP4&MTcZd@C)!+bzBc4&P@|r0+cF zfikGy)fV4JEx!2<-V)1>-;^Y3Kc6-?az8Z^<@zTYhXXp1A_$uMg^xX|K={wKiE5c-1 z2MNR(zH=SEimYV$-2+|2$9+ug^lbuP)cv>4;adql(;s}+;=9k`djx#AB?Zo;@3Riy zYVeu*_?*S}4Toki*q@R|1aMT_qxhp!uaQRT<)VcYew!Q%Up#Wxt^XS@BaOTjk~ zdN$u97T=dGKF(*@d>g@66y(-#R}}f3L7Q(I_!97EeLMyROOd|u4&Pdf?-`44zQcDEd}RnX&a{_uhi?P;Ond!}o%fzHeE4k2-uCz?T=n_prlv%u3&L z7T@8LWw*a<7*}@t zGkkIA*?i-{$NM9%-|t&|od2@<65vZ9+&IIR@9>pa>H7hcO?#Q=@RfoOrdi+&-&}`p zww1mgS$sD+d==oc%g?lzHixeQdvTrBGt|y#zGv<;MvTjA7yQy^sj^2c~|xZ@Hb{dhj6%oxa~%d~+PWgW$vez!|=o4qu1G zcL>@heXAY5w47)@euvgh-)f8R_ZHtahc7P$AHP#;^R2h|Ua|Q8?C{M_!S_dpZN4~`ArY98MD==;F|zFJAF@BeE((fH9CB&Q}FS7w>IBSi|;jy?*WHz6Zobg+&ELe z_d0wpfG+_hw&yp1rhcDx_zr*%CP&~5-;)mCQ7e6au=tKTe8*Dcm*3U3^P4s-*`D9D z_%0j~u8%QeqtiDDdN$uki|6iYq=zQ-KCBjDQ_PZAowFFAZ` z!N&q1A0BB3d_QvdHjN99YoV?kzjKV!g7Vt}y%Gr{n0Sx4@nYedsb4&52;v=iYMAdJ z_@c_0-&3~Bc@y|de~+oGfRFq1*y%e8KH7=KnS4xg_?`eC^;j+#8U}m|9lm2J(pTm1 zZL`vcTW7$x&f&{?S9E^YI()k=K2{;indyDb;Tr?KDEr`>4&Qz&zauQZ-#L6G;IsQb zQ-1&9@Ex@Hu>C@iz6?B1fEcuwN+*4$y`(|UuHPe8eowdfiX6Vi6y-PG;X7vWoni6K zb@;l#SAp~zXVS-gnC$drq0ow;#P)Kg#nRi z()U@1ufpOx$Kre1;X9my?@5Pmp~aVD@x9>i9ZOMudmO%I@a0SSve1lF8x4)kAqOZ3B&2TTpu|O-x!PU zJd3Z);oAv5`+76^o$c_A2cPLr&$sv*9KHkKn;oPsd9SN=_-0$_n_%&M%;C$!WJ%Qh z{C0bsj3oX7=QRxtaJnjbH28++M7w+?Bx93gZ ztCaj+WbsXQ_!`fTzJC-ud`GSHy~pCa-r?&`!FR30cg*6OX7SzX@b#qNyT##4!%fK4 z?3iAX z8)NZZYVi%n^CyTwd-+|8^bLic-Cpu6zRN7WLWl3qDbjbo!#CdIyWHZt%HhjE=Mt6Q zc@AHR#aC|e-Qw__mV)mlhi|IIcZJ2b(c#MjUsQj;!Qq>2@y)mR{@vl54!)@N_jQM_ z!s5Hq;`t0w^%mdr4&PHL_wZ}G+O zd<wH9Bk#dnp%*PDWGp2N4^ z;;XaxZgu$nnu6~Zhi`+$*I@BI;P7Qlh#uG8>+o%|_?B3F+a119;EO81Z#aC9SbR+u z->)6MaVhwI;qX0S@h!FZ2EurR7_^s?6nt^$+4Z~4;#+3%6*_z~!57tEo$v7NwD?*q zz6yu$y(!XH=J4&d_-?fLmOFg);KQX5ICFj6;PAa*@wHogpLY0eO_ASEIDGppzD|qp zafk2IDf0Vehwq@pceBO!qQkc_MSk}>d`B$46&BxH4&T>Pr0-3K@2JK1L5uHHJP(8z zw7*^8Gd3wJ#neZkqqiG+cE4uMIUjmY{ceTa$xWl&*e49*WfhNCScKF7F zFM)85d+xCK_BwpC3!|SS{=ng@03Yj(d}}Pew;aA^@EwMpaVC9lI(+ru>w*&bK5p@i zz;ix`LAzQ|gmvrm5NG&Kfu7x7_Jgk!I^~$|`BOrS17C3xIz*mY8rf;3ax64ga60y@p-SE-|?f8?fKId-@iJ1 zX(iF?{vUMsO2C&d>058{{o3KH0p9{EeWpHs;qWa4AF590_cIpXUmdl?8y+El_i_etb z7Kg6{ldB2g`xlGvhYsIL@G)NF4Bz)0z6Ic$0wtzzlf`$~;d=pmY*)q^zJm_mTJV|r zeaPY)kO;Szv={_X*LPC~2>N-Viw^Fu(jg?&w_y zJuJZpoYDK4qjv-JvI4CnU!S9QQwqM*bNzEn`aTLhQx>E(@s>DxcczHkM~9lgQtiO%mcj^1eK;SoXLOuYZ)=oLdREznA)FaO+d zekVgOs{9r>defn2&u^G`KkMjKKrgBt>~ZuKKrb^QeW#*O$!*%{2cQ?#UZy*GP0)+V z?*|;cWzdVt$HyJL4?-`hTpn}uRznX(A2?Gkzi{+6r-(O>=cIOipGpyLk)yXAdQt7U z#?jjYJ^TJ<(s!q$cK~`(?Uc{0?erai-oPNYei*}#IC^hDFRDIH%@6avnL_VkNAE4@ z4Ty-h#?j-Vuc+(eV~*bG(2L5)7Dw-F=tZ@I=N-LwK`*NOjyigiQs@<*7cQ4epcmEu zbvSzSpcmDiw>WwWp%-->{n61|0==mAG9Aws?RIc;3cWiVy^lgK>OS~wM{hm!qRMZ; z`QdmsLN6-6GaS7~Q^dQ{(fbDUqRQnNNAKIv!_vIKnd|6fM{i#Wy^-U?`FI(6QP;<0 zNAEwOmmb9Gb1?4rJ9qWkABI(nJV8yOMr4;;O-p@$_vfivaux}!G< zdQt89EX=3b?P@0UqS{}DqjwebqRQ`+j^2BrR~e)(S$;;rpD!w+V|yx`+CFnHJw;4&Q=m%r}lkMB)tJmmI#l>7Lpm>EpN5O!~edd_{8p z{uTI6n!`uVZ##N#-Hm+6IRxtP_hTo0E7#*XI*l5>Gi~-qPWoP$?Wxuwetxs9^c{d+ z9G`SF=dXL%{|=OqO@4_uEpWS_SA=`!NO)$rc9JxJ~NX*H8 zCgVxpN9EH;B{H7z^} z8Xi3KP{RKA3%w0-njM~QN4#FV4aytlojY{I;P}uphhB5~FfSVlu>y6;8S$YP4}Q@n?{(kuK+GeG=ZG-+a zd0k^uE4F!AhAl7(>ilYDe}v2yd81=-M5aW3kC$5*&zu??VEOGL$ z*0dscEpM67&{fya$}J?JO?go#_LOg04q+2^kE@UH1R%p-)Zf^8LMM>kYxMw+J^sau0M5*{)`JC)Ha~bl?Rhc4VdM(lq*V9`jCNF42or@ z4^JEEo$8$)ALX6ljrPv;&Q2Ta^maJU_DNH({S97$!^IjL^B^9&(@?hW6qM6K&u~qD zYe?c4$#L#I>Fkjm&mZW7TLuG8isLR8KHs*;7;anilyPIVTs&kcGn{wEq>G0vH-?YI zoyWFIP4DZU6W3p`wa>RLVxB)re=CHg$hsek@`1UoOO;H+Q65(VjbmzB@uNQ5z;Kku z8lZ6ue+WN@vn>qgT|GrVl-Hs1PP$tRuA-nXWj9Kpnj0;(qGN5SzDaMYeSH7xUwQQB zNm@#MRzwHv+l!gF@$v4Qi2`R?Q6|QQ`qxwp1wz||$WkWqUKvB7blqSY-rk6;2mwLSRiTZr# zvyOP4=D~S1w|IUV5$AnG^gkndFx_;xJ`aENdC<$FKV%(0_}PXimlDChK;$YS(^t^G zVi~q<0(P|d*l3Qp*RQ`Ll-{$-+F1AIl(*0D4rE#{++zAu@S8`3MnqH4TK?DH|4)2O z9!1Umf!8D3DqV>W!C&8w^V=x(Opod6F^ukA_^~~mNRMsYjn||BK|xQ=wqfgGS~}Eg zne!98Fv#7ZZHDSgguR8JAL^$xfOoQFE1g(_gx&Db8x5* z;8%*DaVG2+@G!>=OF)=nl&r9y;@FP22l3{^kMW|b3*!Ax9NTZYnD3Y*Sf~8O9%$ zw}kZG2ZC<+8)x+LM9=u|hhC!*fQ*+e0X;i?2?(X|XZmm2cDb?I2}Lou^btvxh8R_D$t0Z<$*ZE$9t5mSA!F0m_US?!<(`9 zVLSFRTvk%hQkcMK`2^$Vi5E?t2sOA9kDq&af#I_C`<22=!S2ea?rnVz92jV#1 z@diq%Xw-Hu0pC~Ef!R30FXJ??1;@OXsRvDJDZs@p#~*EO>T48(;TNIdoy#zuaFSzR zf0Ubt6a13*<258iy9Y?+|4{_Ql)iWW9iv#-HXRrwEGxt)p?VgqXJyq)c>H>AQe-F8~&Q|V4jlmRd-~SwA{!ffC!*#)( z^6FM#Lo(C?wysnE+apb0ZmGtZ4Aa*yFC92uO*1aQpMSvdBJX)gm!@re_TRos_6(Fc zehljm(E9A3eMd_r>EeM^=KICEb%nmXj%?ZyZk=SQqS7 zSwF+k<4zQr{u~d6yB~iP*MCb4hoZ?+aJq>%fr2H z3)q7egmqGt+5ffS$Uo9pg!OHlxr!^{!M1P4DWy1O{TpZWy5T`R;}+nc%m_dewi3s@ zf=ltED*-X%ASdG>ADWz6i=R0Mhx&clck@7;33~vtIcCte@nbtQ&V=0y4?Et~h>Y!* z@zUSK`#6rxIXKjNNm0)@6ZU0z*nAtnmw+Gn?6JtVAe(b=sK4KFClAD#u`=1@nk&bO1i*?$CI(BXJC_yFPP$MpV)>kLLUql*zgJL;^gJW%e=jKsK~2Lx%BhY4lneWCwvK9v;zt}BL)xr zJS;RwKT8#lpikA{>!3EUK*Z8fNX2aY+#wNDN9X$|7s#>T=o0#G5=GP(JCEPad3{=+ z(YK^Ofy8KI;3 z>ZiP^T5q_9{fMgd?09lR_`2qnx~2c?gGF4>>>X2$7um(w_8Pkk)4kwOcgZt`CRV52 z9=`+6B(EKcUet6;45zMnE@}HGPQw2mbzFKD(w=l_x|`+A!*~82&PW_*hV^-iNjg5) z42Sy@bVh^EHN)Y9bbP!e_>PuK(s7&`)*r0(lXZqWi{~IQ zxBWg0ndh@@4@Z5`hNnz(gU?yF0*&MOyNv*({9{M{J!GEGGUs#H5fsExe;j0bCGZ=L z`no72qrCaRG*!ps{I5qw<&LVE(WT+ef!H zEpK;jTqk|M(`z%T>+87TIUWz|?hVUn>RMMIjykNZ34%J8>%f!mCBv!L-FEoo2rud0 z{W^+`^^Lo;QRtZ{_p@_Y_BcM*uZPTW{&+6)UH-T*^F05VOD6Prt?_(b*_jyhu|H(E zJ|E$%XNJ?pwa?Sx&^O_{@?&@q!SiEi=6aq5$Z-f|Jp z8f9dnOv2|85&3l@*9tBnA`!O;-XZ>LiMWhEFZdYI%-bL_Y@?KQzQLQIjQEfhosJ?R z&YwbLCW+8z`4Dl6PLIwf1kH!@d3};c^CD1}3ot={@Z|~Wc)&ZJGVo?1c=?=<`TPPA zJl`PV{2vl=KF65U*YSW{$Aj}UFJ#S&^Gm1)S*IU73q-CWg0ETRRw8&;i@b)&{Jx!M z=vb;0HLqk{vQfd-HJ5xm9&YijwV6tck@#G=qhomW*g@HnL7NT`KtN&*?eV?WB3_oj@#g2>&=Bc(I^3p z-f|q<@itoV(i$=G-iu?KZzW`0Mu9W=_zZk(zHW<;{)Ug&t%0Kwn9$eXPn_va`ONwIaPV~_02vn@zm;qA?E~LN z_%nUzK7#b&a}&Wi@K*c=!)-heXZWyeKBRXlDvEV%oYCWRaXVh_r#l5ojF;V%DQA9z z&zwV!_k)jm#+k4S9lkB#tAP^v*j^1Ezkz1Xfw#H`e8+eo&V=z>Zg%>zQMkMo$cNit zz;~VSF^uk0aeRNmG)~Cm)Jg3X~j*SHbs z!*bBTnM2!L;SB}My?ka@nlAs%JV*?*5}R{J4ZG7 zvxxJLs%(EAF}4LWhH#Vc^UFHT%g1pR6aPMwYHGmgdiJj1A$8u)WSeh5@XVk}eG=^@ ze@JTFY8=GWQvUt_u`Ga-09P-#V$#GpC0$*G*Iqk2Y`Hs=SU*tS*t-|Pj`6(kjhr{z z=(&M^KFt50m=t=a^FN`g56uRl=Ks;w0E{x%0Fal&jG@_FTV6Rd1IHJ@;~(((Kl{q0 zOVjV-w^7p3i$6dpnjl=Ov~mPuIL?C4uAF zwAYN&Y@v?5PDKsN5Mk_Ei6WZ;f#g>Vs{Y^+;EOAKSTc=IUg9+cs7L zC$KJ!JxM(@1GNZ0+cH=PIm*WR0Q_yfDc~!GANiOT!^bg=&BwWecjITA3G0T3Ic69Q zmjn;QnJ|uZ?0CBn8QU)7rN4=n@tAXPsD6nb^^7xNpM;0ax5nbbWfSoID~`=MCcf%tQXR2^zgB7_8m!GtTIJ7arE> zY9I7i=f<&I=$^yRPTxi=zwA3q`TYdPplAhX$8`cx?SOG=(^2%MLazp%?0?MIhvm*V z!56p<=v!6?QZnsKgRRH+f`1pG$1eHm*_Y4vSLRx4b5q#b#SJ0drLTw7ogy zW9QHB{oBNQ>vGCrtxtSk&HP@q=zTS5bF#)AIK#`uGxg7?vE7XsB|N8S{L#H$&itd@ ziV}}h4UhQi%7xT+SKpYT*k+X*yE}e&+NTHHoqjjN;t8#9{iU2gXV8{jtRv7#9PgEC zd`TT>ee#U5Gv-lafL?QOdb!HmUuUmBU|7x^6MNAae(I)-|I^+fIv3ySTby4os=HMG zP2le@yR-3ke|HA{{-QgraP9VtytKS=vu-Ru<=)%+)W+8G(KW5*Uw_Rz<(!(9@~rKr zd~W&WXVhGLhIcX3^Xa#azFs;$?XB4BOBX%7NcG;?-MSCoO7Fd`d-1*)@XqeE@we?h(S6^24r!#i-r6o#V@0|H)&BUCSYrL^6*Z6%gw5kbv=gb}6<-Ploqiv7fuylBD z)+wuwF4ISoaMbwN<#S74pPuk8zU1hl$C{RUGglq`0C3pR((0pozm8H%-+S@gGa9Fq z4{sdRNY>%^o%wiC`S5$MZyHg9m*PH6KXq^RoB>;&Io$in?D3=bB*uSkZ)I-Jp(p;J zR-LgYeP8$Zk$av%*?wYgckW&A?QY42tXl5ayCwJbLy6qm4i)8o_)ux?szWuoA3D^U z`@uu&a#tMMn0xb~?A*>nrXO8!t81yaJe`3-nvH*mA-!F%bd68(Z(KSL<08^c|3s z^i%pe8~CNPyW{J9Eo#Jbe1C8HfH@=fjC$PDS}z_Nc%Ql(;p^h-V(YwhX=4Y1pRE4X z89VpShq9l%18G1$>f(3b)i<(KA?DcnG#z)N*0rzic=?X8i8(*7OXrAxyUsJ;8Nd&J z75baGXErv@N%Ri%2AqG_oZ=@lwtG3(EX~;dsk+kFCyhOI=8!$3%g-$Ha?WTy9W9VO z6I1id;o{QU=d@mSYVVFy2JabGQQMR`Ap6Da@@%b1jUBmPs9PF)`Nd510NpYFtlu1( zeE#cuGs@5G^3Kn|HIgwmWA5mh-yd@N9H|c0(TxkfkWq}EpTfK5cu%I6rlDu1bLQe8jUHIb)QI~|*1hl;h65U|#>M`EBk#TFBmJ8q7BfADn+)D{ zrv`oTiGWuic*C?0|6n;2J8~~8<_+Lvtv3*_5fI<-y!5#|`M2+lcY=~ z4L0veFN1V@@GGVKHLwk)neV-cKRVyu22N=X`V;=}-ph1jHBJ_@I~B*gFXOFa-lhkQ zhu<8?j5_vI`k={>IX|uCucfOYJZT<0NaUU7=@Z^-6y${W85t+2q1@WS+XpXwgZDNJ zz6OWhef02)`lnDhB^SJ$kjr4;7A=l5;^Qj&qx8N9fBZt(Fq8`#y}Rg(5cLU&3MR@$`850|<%Tg@Z+iINlnMr{4;nctbos;(F@C>5@Oe zS0M%ji^Onpu#!xC_4_i(^<@JRFdhdal~4%o+U}S@+^ZZ&#v;WIUOs{ zU?2^$7NSASJj=5~2L~j{?^Tc_i)ylbZ2&!n*d8dJAX&-tP$5=aNPD)cq%$~7GBKFh z8*T)@T=0FAf)Q+6PrCX!IpmpT~1; zW0%*?Cj3gF^j@O~nR*Z7_b7gU#IFy(iD(l~;l~f-7{_btdHjBk-%m^6aRLXT=%}h-1AG$EX;u`oHlKGF{U|^F}#UYi1DF` zcw1t6{LWPc@jt1l)20>i)P?+02HGzVE=Y^VpIK2A?<|1$!*pMqOVNuz{=tG`ys({Q zyg%kmy)wQcv25%m#kprKJZIV+SLRG8jPJa)ApT9SAb!7B)i@n)M*L^D&W#UB#P_L0 zeDf+|0TMcCV!W#$KDYqn@$ajG_>%}3T#ysLB(W`CnutFL@z*MG`?T_D)2@quX4TXQ zd1vL8&-lQ?_~6Azua{nxKCfbWd`w4CMe)R(`15Kml2Q=QTo=EoAUnUdg!lEmMnfa>k8CiO0YAp{eno#|q*PeJBA;V0tJ?xHiqH z&QGO<*NNVn=AAw!@5~uzmYjEP(Y&!|7naA*FNj|^cX~z6Ife1l3nmtq7sqQ7MHLss zPtTaTaO~OBXJfw0^V;jNu7=Ov7jX$od($oWluTVmTeGuhhTl7o2j$_}eg-rwuU&+< z#q{@2`1W4Jx%vsbj;pne3u6%rKCe>UfiJ?eFK%da&R}|4S{5Z4xsFFwSI>Lz<+G}1 zH?=dm%dfi9IZLO}4@{ov=;$N_v1+M)S#34Q%4(O_HzOtQUlkLXXY*6tg+29oM@VT8khAN~m88`K4zRiH{?4cQV zL2vF4q4baXJj~8BYnN+FU_olrHWnDP@POmG=L@Sf90!bX>p(b*opf>JKCI8uNIE{B3x^NW zd>n`Rjx)YV$LDoneGFhM$92r%@R3$1%llL({8T6WG$;Htot`y;mLJYG={rAsw-NQz z#6UoNqxAVnpHX_~Pnp+?zmr8WlH?B(s3xCbX<2G4j--8mr}#$=M%xC zi{ooIO(OdIXFBI|^50jW-7xx3V1WDmn->hr!i9R1r_kd0&dCOh&}(O-?Q;ppG4 zbHZOVwgvWBC7@}S7{_~n0^8padF>GE{KFM|9iVWO|6`JhBMd#aLl zs}qYb&|6&F)NIVpq$dVU?Ts`o8<-?`Y_e zUf9dBO?@lZUzni_IN}A3=+R%;24^0_F@>`w_O_quwvHBG+bYd)3j0}3GNWu}ab-hW zQ)}Zaj*w?9tJkYcW>n6c=y>0(pQKjLZn&IpK#F7^U)|7A*>ZD3+tnQ$7m5Nr+2*do zD<;?0Hg#OlQXd2b5eA73XHp9D_>!?l>N@kXXg=AP0!CeDwtf(ztH(4*s~}lDNg{b6 zCY%O+YH|du10@~JwJWNZH8nRk;Y+J6%j?~jb7U0cj;+GVCle0?aH`70GXy?H$h;OyQHfPb-9)@jsg*={euRh_ z`ZdIb{x>2r-|w#>j$!_FBm5a3E$GZ@e{90|Mu|Qx3-XL5f}i~-^4n_9P>|2lpo;B3((G ztW-B~I;OOVh%do-YW*o>B8pPW$g0Y0kn(`P&JWVB^Mmry=|jG_j)vu;^RraS6L0M7mygfvu_uqk;(BC8eEXUYPzZ_$8WGxwx7BppArm@*dTTrn}Wi1)} zC(u7f-s6FMiO6&1yeo+?+n6u%AZr?z39{blze?~9A~O9s!TX7b_aOqp9G8kdPp1bm+jWp0$f!~+>vTaz6W6j%ALIoh*ANkD zyj&6FIotn64RIr7#J@>!GZE$Yh~O3? z(({DiRwBxCo8S&2%5|sUE+Wcxx8NSZ7X%+CBK=w)>HaBYr1vlp>EnB?Ojj2X>AHsP z0qI#mL^>Xl_VG0$;{6U0@r~s9WztT-UnFt~5%C~MhgT30UzN!Ex<}n5wTw$b7$s<)yDn$R(7K?o!d$*J%#=VUb&j zkl)$+f%>MHVrJ5LPfzaU;i=E4*9fC6Lx(LeU;-PlKLs&;QmKTEpnkQI_D(9b6vjH;oPb3$(gPMXx?d^f5u?4M>jShE*H`+5)aMd!#i3))g z?+kRbmOI+fp2;CkSoFs|1#K-H4i&KMg27iX{?WPp=lh+woH2~nj{TACaJg&8{))%E z@6l1uJdUS~Zce-L_&W%{QZ3=WhrR^em4b<+?_p`c4E)}UpUpQLavpxhQIGB_{A|85 z@Fn0!KBmR+-GpPCuTjDP+L`oif@JG8L*DGG=)Wf3jgahk8xb!#887`!ywBm-=41cb z1wZ2q-#6i5^X&m&CH%;T?mplIDRWa4_<*Y$FxIFhOa0>&v1~`9CIz7%U2r2noJ+ZS+1V;5M9G} zdxTz8e%W?iz9_xT&?7fMJC+~MGtQjzJ<&7%yP;>#ftvJv8+vxVjmq)AYt4GYVNh>B zarj0f()or2dgk!3qt^s-`#Lvz2c38ik4;{ec~-n{IeagH?*PJ$GkkA4e3iKv3nP&E z7>6Irh2=B^4bPkdQGF8=32CM=LN;N8;AfZ14kW4y;pEH5&+wfgeC+q>oc57Xh$0N!0qFJO#=(4*<43-1{1_+r0=H*0#?mHH@HKqwyKKF~NZ&lm!{`+j zPbo@R?nLh^Pbr!x`X_#eqMnll*89ri)VZqY$&c!HAyjVs?p3*1DZTk`xdZgO3V5rb zx4V)nef<^E{@)pTwY19r^B$}&ZcT>r$X{0tf0guyR71&M8EwLVaSS2u&N$c0^)}zt zmsxaIUqs-L&|gJoK*vzQl2@ud~n(5#+kidY;?`&#<9IIV8+}LO|yE_;v;IQ zk(e`ZOA*&t9rSh9E%N7pQRifgeg z-MJ$gu|L`QBWlw3r(Zr;^AE1&`wgPG-RQPnmRuEWa`en$e>HT`_SVZTd@^lL-I)2k zsQqKX5a?THOYxw-qhNMgH+;aa7 z0NyXzD3P`TsH1BR4 zXYrvGC)_IWGcLv%8Si?}i$BMMnLa5GH!Oxu8m=Qvg0ZUd=6VA@E^-lNE-p?#4XoZY zeI8@?HVpg$eQ0U;?{0bf$HD1Qw!ThrxKRWL#D)tc|mpfxMd(<9x$yLblU;%M>6>?g5o$-M1qGT+*l&@ym zOP}$P%&@Qi3}=Q}BFy!|g8~&YezyC2(!-Ys zV(QDF`)^p&+p3=fVOd{uyS15Ks1-7;IO2$y{;CE zH>>ftt`pl_H0aF`J6o%<8n59UE$NiSrk4gQ@BaDminsgmil7qxuYc9I+`Jq+!L%$@ z?Hw(x)ywdp(|-QR|w<1|`u6z$F_Ua8l2p+dAs1 zZ(fSVXgyl|M_Zf8uGlzszcYqr`6~@)49$-%8k)uK+Bn`G`jdIvu=!wK+iMc%a806p zK5q%OK8=tWLr3}X$L3`Y&6+XzA9W35DBZY0Vyegbo+fjabX>z2)=$^^d4URVj7i5e zjA8u@N1vm?q>JN;a#$Y&L(6duV>p}!LDF%}VmO?$OG(E)CBxxEb$Sj5D)uZPZOUvN z9t1-kD*{W#)1$FuDAzc${E}{%x<~|HpChuQ;~th_{o#79ks7pBJ%rniYa%M zwQ-d0MrhJH+m9c=(XtI_9C^QE1R&)-j(o_G-*V(ZBp1i?&vfMRj(o8rU*X8tJ93*N zcRRBEy)eeV$q9edk-y={dm+<{eHhmO_J-sPH58o}!`X)o$MsY!GW#&Dk-OB9uM?T= zlWXF*hJokv&v0BXoI5j)>2=rO@!6qq4F9nsb1up_hGW%G^qmN|DF1spyxY*~!MAd& z+wtZ^hi?P5cPyJUaq+}z{gv+O<#=lWi_7%>PI%{~_9m=B(=R@R%&GQ*;z<`xEK&6h zi)%ZZ@flp9R@&OaL!G*gmNtL0R9|&+zqiS&7U1O_e{mEK^~xxIum?-2+!a=p*IrdU z6Wg(Nw$7-l!yd+F)m6pS|Bt=5fv>7M)5Z5bJA@@?pV1Ohzx>iu>kI5HQIZm8>wLeB$FvG9g1(>vg$SJ^j zAuJVg3TFE29ttpUxR89UKWtHe7tDLfU*xZ=DZqN8R`RoC{m*QF3pwq#Q4VFFCY|Fr z2S^kCTtY1F&uQ`8;|Y+H@@+_WthWWw122`kgvjTU!aok5&_5Lp1a1|1gsYi!k@ye( zCi3vNpLDUTRGGc~U6f%dxZl?YXg1|4hqZJE2|{os++N`FFVz0f97__IRj zN>X^r@<7^5ig33IO_3tKI)rwU7Gd3-&<&)B56cZ{KPmj*Ec9Vg_{Vue>Yqpo{amj{ zy_b?gUkfSR^W9AM_*3igRQ%z-MtBuJ=uz>haGZsdL*ELqSMh;f6@J*O@I$`}5BM#_ z!JqAd-$6>x-q9IpL3V~$!S=jW3 zu)xx8gw+ZN{YJK4_R8)p-}rj1#3|nV8kW`r&=%Qy0xAmcuD3w(_3)!%JuwZclQNa~ z&u6w*G{n82p8S6~@{B4HnJ=rs=L_pd8Ggj@hw7KM-l7P~=~f%9Zy5v}Jx_?mlh8-^ z)W@)BeILTJ8NOLr^!*KRroQJ4eblS-(LBQ*)PeC`P+^6};*1i|}_FWK2IabAi7+C!6v2@T1uR zkF*Z*`k6;)yd50Z(K0wXywrzgG%#A<-&nXE!123R8|t9hZsB%i(f6?6d{>UM2e=cO z0oD3=%!ipSeQ3jv!Jg^DJ_f_bc>aHuzTHTme}!Bdt&i(6^fT>lfPy9s0@ZfU;lcEG z6+BD8p8gi&r~Q4&()TS`FyFM%`i@%qc0%6~fT)k84T?oQ+KTDP-Evj=xbB?j)4=Ymi`wD-oQw+E9SJ(+nv6r5OjD z8NR&;UpM3oUmQOjzG=XD#(aD^DjB-ffuWx?q<{vd8Ms4GG653yC8@6nKl%xMfvJQr z(|QJbK7IoFwwD+lXn&_ySJoQS@uxgLyrynOdw6P@w|$U0xvXk_xpF&Yqt}o;S*qsra9ntDMDs`Lp1pt6v+RnvviIw=&DgXT; z|Eav6VRYgr_qo-1Q~vYmk@NrSD0M3X{oJoS7GE?gP(rpjN8GirV1DAidoTVM@}q#$ zz@|}o<$j$aVsThloaB@Er#iVfPwYJue4GM7aFe9V99 z>XY#DX&e8+_%ZMUWAe%p|K1KRhDgWMIOCsq0@54`YH3~LPb&r!i7z;=S1_y0>y4jx z!Px1ur%x|A_sXgzN$-QxO7L7Vy>jl@5}3-yM*mJgeQwalUH7cW%-$zmH(p(ZxkxW} zZLT+Do0X43!mMF$x;2Zt${?hi@t#KSW&$G za?$pKE&IVr--p&c_I2wzkGv^ieb{{iO|t949~Vu??K4;#^F3p zgJDm-*IIm^#j97S$cVqwvj3dLKV{4c=s?aq?Hc@(??6wf-qI|j$lQVji{ zVeyMBKGQr9A-;Z;2V>sDZ?*l|4tcAr*|?^ot=HkpL`g7qe~pqw-zTcs2^ym4z>psD zSnYx_Qc)7CIW($fd|jS3!}Hz5uZ+P3xdws&>D zx20o!TNp&kL;VK#$Bzr*GR|J&I2R$m3QGNNu7Wbzk37L~nkk>?j|1~w!W+q-C;O7i zWq%;57+VqQgA=FVeA$;VLx!haq%zAKyZ8cPS}8Sg#cR8d7}YDgU6H<(oXeF^P+l;u{M= zRQm`)ls(HbaeyeC3MUxl9(a5vD|bo{!ozn9_aWXQ?j9C*PYCX$*eiDcD|gUeOF8&i zf?p^++e(HjC42`d^#5Ouud;l!t5MbHXr@tkGYn^1rOL5JP%Ud+==_0Azb7emUXMi5 zg;n?e`i3BJ>X6@#vTV`R_$2s`uOVevhF$zTpH0Kjjt12%GNxqf)3{3D_-y*S4ZJoi zyEGN}nPUVML;SHAR2$V+6UXw+GH2?0Ozc6F(eYRd&cro^w7(z5v#F1JUbPNb1>+H4#xujI)2|#j)(>s88}99=J{?}-SYNf#@}EFJoHn&! z%y+c5`w;+UJRU(jx*=mc3h~qN_&J`n8$3Fn1(V=|7;X0l@cNln{|ScmUmI=rI|xjF zE8tl1;(2lX8r z05Ze3*N88BcRGBR0f!(lOO4D#EUa`agjJ8r{) z`-{7=XJb|@k%OHb#rM^n={iiNt!2edU*re|kh?S$o-uL~mJ3N&DnvNej4vlU`X%yge}xb1IW@NRlV|XOyWu zEwqinR-?N24W0iZ-mI|xhbo>$7?Y#soCn;B_@P*Z@~;>E_2!qK`Sh^H()Q95iJsDy z()N)_YT<4fMI$~?RQ?gzeiuch)hMOa<~M_c46ka6e33kF;DnhU;l+%u~C?O(&;t+i$v6 zW0u+74u3k|2z40ZX=?m5>Mp0@s`h6F&qW!!6J@Br`c5fB7f%_T7hAks#dW!qq1s@q zHNQOf=|PJ}Zkc%BUH6wA&&e6pU%PK?a`*kO9X$*2cssZ;z|^rP0lzZQ5!}wZTI^+Vhtv zz_iiN44Zzo<*|n14PUA)-tWe7mj-a;oqV4`+pmaFI&af4G_Ao-GW|dxEaJ(mODX7#P3bSj#LuyJ4wkKDz3gH_j>C2fhif!cs^)K{*#(- zR}yw5aHYgak`6->JE&atg$RqY++^;B!gmgPGpH>n-q_LHhbeWiW2$I`sN^Yja-?S`wLQhGaW5`!h@IHLVqXtWd32r-PM`5-r*geMJ+ zRaKY9u<15XzdhHDU!ZKtESqm;wK*m>(;LgGmPWKaF*q&K&kwdD{mNkam>6H0h@|{o zc^Sq3n&*ygj70Zk4Xlo&A-1Nk4spxJl}(I<@~I*2 z*_eBdg!31WMO3{$#67dAuCA%hYh7GZQ{#<@s|}{}8|N-xi1Bnx6JvlKgVD*BHK{f( z&-ZN_aRjS8HuZF^>uI@uVN1u_E4q3#U|vs4Z`<6Cj^)@K+SSu5*rjzG;$BwYBz&+a z-`5K3#+LQi6d=~o0dgM`uKM?R@xE>&j&cpOz~L3knyN&g!&2AMd0ll{fSQuamNw~| ziUSQwDkJ!T5ISuUd{R*H3d`{uvF){U&Bib=bzNN?)#pXXfhHsU5NV}hx!Op}q_(hi zOP7i0oy_+JUixVwL6B5a8TRhH`{~ZR2Wg6uZ08osT|{PAqGfH^bP|??%R9McMR??q z?4t3#sK+^KLCyQ`-D4YhCt}BK`YSPrB|>#M4!I7BPTShHzBQ>jb!ki3B=~h3g;j87 zt*eUGx*%G1TELe`+W9*D8Y*fd>81SebqAqStx2!E@w@kdvvpZ

#iBB)SdN>TY}FQh}EZqX=mzXe9iEkjvh0us6(e| z2Kgr36%)xX;>~c_Jaw4%cK*}Ov_DqRkK*$bKFs?tCUnKM zK2dzWh3AY%XtJ&S3FC_iZNp?*`x7lIm~b-;*ZxGqQ>em|3NT?zDB{|nD1Mm2uMF_^ z+Myx~&ypM(?qQGW8)4~-uC(GF^(cOn!m~~DO_(y|J)B$^#h<0{wSx9{Q3ed~#TLHU z!ZS5P!#(X${bLlqCV+6{D>S?(CyF1d@L{OUmYm@qXW_>we3&caLgjek9{Q;M@d`g7 zK#dQc_`p5&QGDFO$1QxRg)de3Fjq@0e3^wWv-Fo)_=y&NqJ`(^WoSIi@JGXcp2COe zd0q&{ljlsf@RKe4WD9@3g+JfIpKswSEPRE9udwh_E&No457Tq1g`aNWrz?C|9;RFP zN(*19@L{V|Y2m9Ze3gZ-vhdXwzS_c9Tlg6keujnjCsDN{4=X#O`CFs#VSK}yMmL^w zfrY=o!e5|OE9zl4Z&d$Gg%8WmObdUZg}+eY!~8O5yBVHZ3ty}7Vfu$H5k2y-@-Z5o z_b7bWzHwz_Xgsy*%;ZBPrJh>NW!ldP8D&4$;*(Z<=2`YOUvJqj2-fg0kGOV|B_1Q% zO794~zv&|6bJhJBAwSr;LF}2Pyl3jR2%qnKR(Q6QJfq^DBlbg_hlTG@_JziIH2!e- zQL$g8?1wqru|WUX(-?sP^J3wB`w?pGChZf-ew4#|vdA-~d5_ZjB7CvaD?D>{1l|w4 z-+_2PyknjJCA=TMan9$2FIV{S>Y8ZceLn7}IVgg;-MDNFzOW*dRrY7u+izp2g*!u#Q!?%X20pTCukI!zF6eZI>1T*SWG zc`(Aya2}87t8orT_zN7K`4NU^ro(e#$@}5C&>4c^Yx2H-waz)hCm-g%jC@fW15@cA*K%%0V@q$}Qf%dD;lSXj zzxMS&Ky(a1OEV10$>5an4ezIyIcOD;SYwYFhXfH;pq$X?n&4q$IRP^WC| z@e6m1c!0Yi*U!VdSf%rj>h{B;; z-%&W+V-4kE%*Z$s#t*4IbQ_L#q4mOA;;sIAMN+nbq&Vh7Q4nW58em(__ZM+kj;tuZ zqR3A<1wYBM*Y0ep{X^APdij+z9{P!kebBG_vA>fw&Y*l}k{?ZaldN(6TRFP}a`vKP zH_F;z@O%r#dL69L^4)O_L9E*!d!e2+ zbg$5Fkgk-oJK+9b$zSd`hsFLsNS8Uzap7MfT`Fgm0Pmr}i#5tw72r9U9b4r1cbkAe zkNkYB6(N& z{UZG5NzoPDBmCD%Q5YT-{=1~;8goxF-T#;rFDRZJPyQFA=*piI9)omFERMWJhSQ$g z9!W=&;uA;RQ3U>c^7y1ucNBr2O&$vn7YcqUDP9y;3D0*~Y&gc-gzqKAC+gn`&-1Bx zM#nbc|A7>R`?JD-k#vyb@UBQMMp1X%v`RVL==UdR&vz%?Aqq+#qN@C z))V%bSbyTAs8?Jk%=$*d^vMyLM~Z)iLW@X|{zw`{i%F3`>?@JRNs)dNgqD*6Tp_fQ z6zPeiP_&j5>B_ztX@V5#TQ77WY207yOxi>q>AgZIqO8(=mC$BVlw(GnG)0Ph=n#r1 ztNiE_x`7mdK@+5CKPmEOv(PQ1$fvDBw~->hwhP@snvgr8KzBLdk$<~|-b0FfyjSQR zQsn1ep%0NZI{uwdpa;k!e;*V2I4Sb^Nuh^Gk>Ae=JxsdNKYxSt2>BNO2xHP?q1p|LHWpGc>q=ArW^TB9#oYdl$TNDK~*_Ix#4A;efPAT7K7g+zMgA-lzL6C9#KmE>Pm$Ij zyuxoFWxW%A3n}t%m+-quk&llEe}FWBa0-8jG>P&q{L7^CQI45k@Gp-P`8-zmI4SbG zM)+D%ivZLUm^TTQj~*M;Zvl@gg)UnkY0`O3%`Z*{YY=&caXNAUI>2=DKc-b z@DGuq96cudZj!w6(ve_^oBy2VYgTh3(M)>dNRe-AX=KOtkuD2{&>1VK+b1GTLDk20yZb zIoNC<{e70rKJukzgVMj*vLMu)Y!A)?4$GVHt1yFO~OJ!^v?P$)!FAu*{;VOW!{Vjw{n;dyaf||Gl_+qgm(YO{o zn>f63GU9HwaCkLj#NBD(*e@u;PaEy;BM_MWvcHfC_iq;N9`IxF(?;t%4uPrfG4Pr6 zy=mc|1K)w4Hd@~wAjrorAr{X~@bxVO&-5ma`E?FFHT_M1Sp~T^THo1_oBCcf^r71o z=%ag6-%c=E2X*RlHOta>0{R#phL7>48}iMTzFpumg>RLm?{y=5BMg0d>{^%m*WoS! zdu?=BZ?^OmqHo7=F?^%&)8YF9aQF-A(JVx87I7gQf3f=*v`|heHl%kS=*>7&4XT z$ri2{xN-(aj84Caz?tdSi14v|Fh9oQr{g={(wE4hkNZ|leJc!oaYJ9TrH>m=nE%@7 z@UcH@#`mTy{<8mT`n$^Tw+u>kJicJ*<5_x{(uH#qroL7~A07jJ9Op5^_ayYOoM@xt zanRD&Vd!HUufxZFwyE#MEc%XE`uYrglMQ`uSo&ViqL1an^mh~jlqnt;Shxz{GUXe0 zC7J1WlM%kDM)(>meF^BxRGwE`xF+B-z27!ixK&wjpRjPLEVwUNxV|j70~W3yxJ>c* zp@rL)1^2Rr+XY;v{BR*R^X(z8n8{OGrF8M*wTpZvMTc@4E$#a~JYb8?EnSmcBlW zVZf+uJxhWhyXyoH-S(sB9)L!xo_3r<_@0j|ghpH}@_?g$o*Rz6~6iQqulq5oK0ZBD}lkTgj0xL5q_iaE5>guesTOJ;8z|? zO#S&la%jpabticfa$k$RKI`}(Z}!tyIEPL;M{-^p{OXUB!;X8y4uHG;WX=&tw+(x3 z@X2AXym`sO`IL1~x7I?VG(`Gj0pLA$h~58xG#k zz2KHTNS_(*9qwI2lKg+LxbD>fp~+C z_=SPfPxBA`wJ2mf(^n#tW<`Jmjeq514|7QFUG#Dn6Z|EBh zgF(aa(JFp|`8I#9>u&F| z_I|$UxDzgE@M@=>?=6{jNy8;+e{(Lmvhk8DFTLc-*jUF6Hb;IBm#m&KZEWcz?}PE` z#@kaBl@*nfuKZxbN7gwp+zh$8&nuY~iy02yz^#w7aR6*Yh>fQub(d6@R#r}r$PdQc z(cA-Q?iBn<%sngW`j;6{TRa=J)58uxGbH!fg70{4F*duJm?KaV5e!gZ2InAdzQkt9 z53KYG;^&rJIlj~nTX>3}dNNMrQ~a{Fme!@~`?}ZnaSYv2vMYMp``UQpk07vH3S6(x zHnn%ooi78dzDCnlZZ&!*+vG9?M}^_i%j3!SyeB?$+Kg#c@#@N|3oEOuE{K<7?6wUX z94E)Gp1W+x^fsQ0i;JA5&YX&k#@N3Y?`gZSooD#Pt7|T}psM0Un@w~b;l zV(RrZ;QLbRuU`$i7V@>-H`Yw;?Vj3NHItH#u9m*3EvwsS_u|~ZwcYWl>#E{Ym-fb| z_V%^TUe~!E0h+q@dfdmUNXSK<>Dd}&BFE>=Y-B+Q90Zxa zqHEo{4weP;n%Do1vxl>9ev>BQ&%J4kExWmAY%H5+F?>s44-xkYH55E`aF|m!#EEN5 zP`2WA!^UnN{Ndb>4Eku!7VlQ>Dhl5og!0W|e#h~R0G&-76Vz`NJgR4t=bOjm`E2sG zJ>NX0z0LCt^;Y(LW7*-HKP+!EV>EXrEL+-8PaL-bkAsqa?OIafy~tMrzZr5O;pMv*)75HT z*>}Sf2o3iInehup-h2%A0Y&Zc;c6J}`-$4?cf59=Z`tz;C^X#H6Lqiq3_gbYc%t^0 zyf+N@?L_U(++=zTwd{u)u4zBavS$el4bS|I>OUj2#1rqfjN0=nFEl(OIBL%?yU=jo zPt;!bxqJ-osx(ddU6cMtn#OS7j%hO8HOcZ2hLWS8q2az6({SI7X*?&c&f;UKWIMoh z?UM`u^>X}y_G|}uCh!8`88e;)P)S-nSp(d?{jI z=zLRnmTca=_(X&s<~%PvOV$YF=dp-=k@KqXEV(0)UmgO_@cZFIsLgfM(mwmksMWhh zUuDP}3>WGf4Apcxr{fhwo%ySt><$R}6L0TT6nR1Eu8G-s30_*6`ZQQ}px$Ega*T9o zqWvAk`TC8wpK@pReV7*o80ci)lX9$!^irX#h2ALiV?sYIbg$4Sg}x}1rFT5^Fz;h! ze%l;7Pu91Bo=G{VTHlJXwi5CP1j9i&oI0_%tTP19v8x!0^kT8Uj1(`kRl=_!#iw4U z@ciWD*}(n6f0Pte?32QOiWC)gxA0#kMG^U$@cT$n2_6^z`=n@6SOyuspOPZ+UKak> zq$rqw6rN=-hJrYZ6nM4%XON^vsb6o?)>*=Rx#+DVg@3iA2uFex;afbqH$7$hjocmg%jbbAP-teityD4 zttExBSwa(}2yeYm6%TmQNFKC_6yaYXbR{V~UnR7e6!B>ls^S@!b&H^%q#Wt{UD7<9 z6-SDAoWb-*KB@J@2=~S05nkR~%kZ|4BAndg!tkl}RR|CFv@ksPkRlxaLJI%6cZKN* zCr)g#q!awD5x$lb{;TlAUWFgwP~ipNL3@O!U+|kr5w2~*Zzo0gb_u_m6ye+>{9aOc zen9xgND=Ns!aqlf@E;NWMN-6LK=>1+hz}b^hCfH*rPir|SLHMg`_ow$6)Zqe&5N|7 z{z3^QQO%~o8;z$SjW(f%MWo4O^O()fwg|rnGq?&ZO=r4+jd-D(Swk2!wzkYvW;DD8 z%xr$&T{nWFhU(&Y_|eq(B>0cwsZ1sQ^O^4x8sg&G63;ml!c^dwk6!{mnps7D+gO5U zV)&zfb@-Y3R)E9mDa;4dR<#`n@JI1ZSaxMjehISdR~WhPs= zRax}$U_?`2GjPmLZM4273zve$1Pub!xa$O`t+vAATzVizKd!@rS*~`XT(Qk80ggR; zU9LU=8U6zEWfbh?0TIT z)?=C%QJ5dnnE;-4{C(TP?S%4v$hFb9X9TC^V^OFk&{7QZgXSs7%<%Ogd`BQJ!4I$V zAbec^f-GRrl}X_9^zFOYgz>SS*{#5grRO!Gy%Sula zm5yo7#VOq2PxRyYN6iOMZuQUqt&Js$DlvQ3;NX;D|2*LsWH>iC#WS{(#}7C~%{XBf zGMop@C(Oq!sLKW3EypRu-LXSC<*`HE3+Q$bbaXH1Hn9D}7St6z7~7dRp405{e|KK; z>OA-2#PM5-630F0T-nSsk4^o}&`&oL2G<|=T62=i^6HP@Jj%T&)=+;uR)6s1<^)_A zex!icVe2-Y8}aNdz60@idClmgo4j4(;mbB8(`6pcdfw*85&B~dJ5u^wWBTX28;D?( z?8K4fraNEOoMhT5ZE!mU;qV3uy`l#T&u=*VAIH3b#V~{Mi{p2pQ`S(r*lWHcRl4Zl ztKP^bS9z(QC6dkCQ;)rR%Y?%BmA#g8VsrB+Q;)t{SN*Y7&n6Bc%~qr?OD#*a#vXlj z%LsR1j@!6@M8l|t2mbKNtILyTEM5kzTjy3Ua~}A^uU|cM)JLx|(1RQD1nntwtmo*_ zoQ7}ktY(DQ8Sz2C$WK7e6X%LQ@SDVk@)qYkeS0cC(48zfadJ4%V;_>dqj_Z4fmeq( zI3s(VDjRUC^I{hAUOy-BJfz{-lUw5p|D|-`z-pAgIJx0Tza&DoOv~zy-|W6B;mBG1 z%*m~lZf)7Xxk&d%Pi}SmvN%Y~Pn=wyJnodirc(RwyFvJ71TIvZM2=JEku%+)E{%7R zQM?ZOk>LyKaPIbX>P+i3#+lZLE6yiZ@|9`wJC%G#ntV)$($kuzN6A;F$;YIhrS1Ex zEzyLc9i{>}-$wHqPqO0S6^$dpzB)e_823KT49e%T?}ho_~xo z>L@~q+s;ztmkFGwuEK|QOP^If6#muayHf@?41W3?v;gNiWv}5w3|&Z^I6kFt|2bV( zcj@vu_(7-4y`xI4d~ok_)m;7qzuC3aJ>-qoA#0l0jj(a| z;uYt2QZZA0J|ONVl>~1p&Yd47`8y@yiw_dsG2&jPB;~$jDwMmtTE_2W08>HCi>fCW z_c3GXSBH|Q@6(;JDYQtKl70031mEYXvjRQb-|D_#O4uuNzhX+RrJg=h!rja6drir$ z)I8Iac+@<|lsrq#&#T^MF%|5LbrG}MlzfyHx0;f9lysPq|3k@KQ}R#reYh!kg_6UA zfz&bmJ|z#E5-zQ9?=&SGRdc(QgdY_MAr-ibP0VFX=c%S-FePW0l05Xz+?VjrU);-> z()TBnMB=`SuJVO4(TNA^t1@}RS16SM^=58@1GwG^J zNhA$_!w|mDl-x(m3ve35w2hMQD#-*$;rrL zC5iKKXY3F)^RpuGYbX-SU9Kd4`gmN?=+-ESq^kN(8mlCJt<3p9boEoJsm1S|twoU) zD(aN?w6!SyS?_AYA$^hNg-`U5h9RM0sA(8ynz;HO^5quK6s6I4n`(VFwf(d0S>9-v zW;C|m8egnxARpN-(Xa;4*i^f><^R*X4yUGZ71}VoI(>D#?R3)d5NGe^pOt=p>ipFC zrs@Ap{*6PmkNJzl+&>H(>bNk74u0;R@EqXiTwBi?`!?&JV%1XBxH)C*-q2}F$}nJ# zKykqzKEik6(EK?V$`2*aLQ+*#6^M|;^$UMFN zn8(A|d#5joNFT^?&x{DZJIF0J1NOoo3-FU%OYkdOuw}42x@t~YB;*ffko_^wEv~AH z2K&x@cVzUG_XqORQO{(My`p5%^!j`OR(@?3sn!x?0^7p1%XRtDM28DzH(Pj|aJgY5a?yb~fCz7LN`mwhdR?1vd-Co;&sGBRD? z3mIf5lq?ZR_yeO{uQ*;&8of{9Wk}CRlfH;`GdD&`%e`m0=h=4*Jbf0I{gqte6~?D~ z1=GCiW?|)^*$C{#l146ptl_`e`k$M-IJeTvpA`w+8)sSfKYa3R6n^UhgS}_F#mW_L z1+JgJynad5++<^etR-;56i>i}Vrz!)=UVF79xwP8I!mtoT z!X_ofzqKJlhDGz1u@9k5C>8oZ06LWu_K-d5s_4tRRiY4O1_a?U9W}0~XIZUpztPaV zynfNr%#rn_ZEMzJq3y=y8+-fOuGbOvD^#?kBEXBPmm8W@>0Gp;sjagW_j_}SmLcb+ z`YV^isb9gAjP4?JQ*=qC^6`e|g?=u-dm+W?F1l5vuJzjWy?so=7PY*UYkd7H#3g$c zt&qDV-pTrC>Oi%V4D7frTG+xiR28mhiMLuMUDnV%szx-d3|5<{fzbtCW;3i2e!$o& zm;w7sTf=L9p4FnuZ1Vh+GkJdUnmnIPK5p@})1S$BRO@{7Jp-mY8^=%dY&hH9Tk&>y zPsN`qzM0&c@p}Z}o+s;o&2aJ4*yQ>AR(y?R&rd`X&rdm%x9v~G+y0*l|NpwZot`!y zKSg?T2*fN0%x~P;@%QfK!*a}gI#u~1_Ahn)IM*eFCP%FoU_5=J#zi%Qx$i;N3gtlx zAEt#Gp*8Ti7Cu+unO?q8Bg2}3{=pW0u)?b`Z-r9h&jvov!sjVG^Vv6{OY*#jA{yU( zOTQY)7q`S0Soi{k*F%lbRVu^}vG7AI{c3i@&|hfb3l%;dAi|WTi0j*<;U8-09~!vy z@xv_qFbj`Gg@)n!_o)6eEPVQU_$a1!VBsfN_^>6TL(joE`VkEiE&RlY zt%sHPQT!weKgq(MXW`GY@aI|hatmK>;ma-jWD7sp!cVsFQ!M-x3(wi*(0I=I7XEw- ze|`wYlZVw_(e$aX@L|oQLk~L|qWGy6o;w~waVr%wU)k%Ec=U;zVLl_k%hn5!e6ZL z;amD*3qQ-k&rAMbTx2+8vuH3F-zTZCsGaQ|C}@NvcG zIb7*Ryl0VaP`liq5GlEz6d`o*bnFHKg0PyV(*8q$oWl# zAFlRxP@iv)d&$6%Xa0>q?&~$zzWpe5K2eB2Q=Ls5@@F|K#r-47{n^g7!n36qfzt6e z!u#PHpoxj&8ApX>ZK!pGIw`o#P0 zOPq7L3Ie?EU#U8~IJ7Tw8pPhmPjFU8_=(QO2tP@kp&zb|Z$|KwogYN_ zDGtxZ3*DdZcwEU5gtx*O6XB;i7e@GL&WZ>>-MJycS2}+m;j0|3H4pVyJNtxZ8;4te zoWl{m#`(4IabgYH#IAg}(Er!3Xadm6>KW(@=(~!3{&0~-6+avku6Ci1`3DJqD46{CIqwLwoX)_O$ zszlE;hmdJH;O)=3S%bnlv$BlxLY!%6H_PC0IPIgd)6ku1_9*l+GI0}n85IY!Xtp@h zOcRudmzjpX-)fdG^gffzAP|`?vritTkE_4MGnjlp|EJulVna*nP4$8I)i8#BhZVfqn|z1tO$PsE z+HaG+$>7;9h}|Z8lfi$V{KsT(GWeg8htiix!M{qn*>T?xZLF{j^$4+>)XLbYbZV+DWokb+rA0Yl3(jG_k2gu(*z6*DTi2Wwg4#&Y!8w#)X z*0#&t1;BrS^0kh0zu2q2wn((cgnxpx*>Qd-yt>okeR7up+;hK7>?-W}6?+%&-Pje# zS5nyX{h};(tUrK9AI02H;;J zKizSDEBHT>R-ioN{Z0HCr1<=0e}a4oDL&6Dgr7lL<~WxKKaVtyJ=eltL5krQo?S}! z?W7nU>J$ENNYTCii14?O;w8UB_|K3IcbqQ?&(*Qq)BK3=2T3tJ`jqfLApH#XVF`bf zG|y4}5&D0UJcgT9{k+%juaalKi#P;b>0`fy{;)qn|B<9BTnSQy7g?s_(L{>)tt5>* zPBUql?8!ztb(2T>Z6HOu_LCyLw~!(qQ1zS`@@EGrJlREx{Je)0`Mig;PVRC+xi~-` zoja_YqyQs}6s;shKGz7XB}KVKPgBtZDe}Eu=t9!CY@E zRYIFdQ7&4ArbyvAl3vknQk0WEp-6I7UTzZFPl|H0S?Cs01ahm;ZKNni+lB5RWxFAC z7b(isZlU*(qI}&ebPp*awO8mvq$qEX2t7cGa`%|f$4OECo)mhB6p?>U=wVWn#}|Yi zAw{`-QRp#Jl+Txi4v;p>T{oa7$)mi!F4SQ;K)F?C41ng5NBJ!jT147`{1;kGit@~5 z>!fi~lxyzmBrPXJ`K}OJNxDJaQ=qlvQQl_>O^~A8*9%=pdNcB0XcH+iXNAy}q^J+8 zgf^3+UbG5Lk)nQd2<;|CCiV&4K#KaJ-g}_^sg@?YpZq$mvc3f)7BdbU^S?M!#nH&s6J9Ce-!>(?`sqdxtN6!qzkq@x`FY!cL; z33QKoa{(#p%RJJ!V=9Q>Vpb@g|q`G|H}Vr+zCY-%KP)AwT|;kQj~A* zg=e`|?^TrNX7VVWF3Znjq$oH1K4y90nbs^PY`9oH zc*Z!(ML8+T!z@yi1D@^8{9jATd?!VI|2--4`Lm?R--D#c*I$y}jqsE1M!y7k#r#87 zII#!i{RY_t;mb*pk2S(0NmV;pFFcY?W7r`V797e67@9@C(VKJgp!FzmgQ?O4Ud3sy^09{R6M+AIh03ui#aE zL!znr1zy!Jlsi?Qz^nR%^7n}7KR}9d_@wZMNLQeJ6#fV)%H_+#50IjKzAn5Ys2{Hj@30=B zo)nTY{-h{$-07#{Pl|e@`l+z5B#-(tOY9S*s7IicfAufp#jMSVN1vu)I!U;M6&9BV^CI4b2I?n2qztZU~&jEqo)f^eM5l&O`e zp@5@Q{tCCK3?o+&LAb;+O>9GDEGxvR5dz%aWi99o0misiM5x!4hQi1gS17hexfFRobfc(8?NN;#gP2(i{p(v$V(5442UnCd*~8tXdT=%Q6`93I@mwwZV{A zW=jcBCd(i|nJw+nw}_va$KWCmGo8W}su75pS{Wfh5Uo);LrXN}GHHp9(1lL3jMIgH z%%gRoebzC%5E6{sg`(*AU3gI(Yi9aLUg$0y&kJSds9q>dAKRP8lZU6JO(48`t`=T% zdHCU#r%a7dP0&SA2Hi7<&$&LU`kLr+1tv$HW`mkIbVGveyo6{Rx=RtfXj(ys4{It>f_CsLm8vvh4-ysY4 zI`|3rX`}TWg}~Go2a`$PA1qu&797ttH1)BsoJn7$g{udjDL?qlhrgg4uy36Sca??f z$b#b-F#ZC4{a}i~YopWU;}&ik_)PxpvT(bz;MA^rc%sYmLs@X_%i}M=v5(I(qm2$9 z<@pdMv_+L)uNuMQ(^-{M*0W=lKHeQvsoe;U?3)&jXJBQ@H;!2Y8ien$EVv2_$3A)u zJrbkik+g6*Xc&q$2vpkemMQ&VnnqaF1lcactex_gog7eNWiSS#Z1;+tinXjLMXLJ1rdN?la;3 z#lqEO!P)nJHDWY)nei<~e0M=P}U`c=H;-}NO*wQx}i9(z<`jPQ7^=+7maWsiX z($F`>()Y)qm}f-Xw9)z|S^AE>$DbEs_~zlK!#7j(>9RC_B<7zX(}w!^n`_|`qaCMT zg9Jm|rGnE|2Y_RKXrr@mF>q#lcVRqH$9ECHI(%0H2j|_|eKW>IFVqaEjxVXM1GL@& z+yKVfm*Dv!{HTxRjD8xyakf-oyh;ZOc3R(X3s*G9ajrvHw9&Zf)wMI@hB?)JaWz#l zYkYWf!H4EG&i79N@wK|B`C2a}g(xd9!FiD9IAa`rh8-%uI%`p#d#0XuH0$SB!{Xn5 z38zAaeB*DQtPA1h-J|c?uXCAg0jC4nuGj1)DRl?8fRI5eRvpSG{?wU2Y%!-4II-k^{(v}Y7 z%b$A}w_n4}yO?y%*R8O^bl{nOcg%;UL@kfv>gmCG@0&6isD0`=!*MNqv6k2;n%IY-!m}vqvK~7 z-iu@!?h`c)_jQ_v_Y|3i`z9H_(7!WHYlP3{qoL)#MJx?a{R4)C`y{4C_(4u0!sj|m zg{Pm~C$T!h=czkd*x#T}yeBBKE?nAKe_{CBtJ%7)XK#}g!fY*~?+}E8rGocnFpj(* zgQ-Z$)FDN8Qq7f@ke(xJK_RaokBD3-IF6HY4t}BVm`+x6^j8Xh4Jp=STq}GxDT)lH zVU<5OlcGqg@F3%uhU5`6g^QEIeK{%mnU$pQua;D@j(FB0QkF*QSMdT>`rw{W>QQ>3 z2T@V_;-t_wL8$TvU>(m-QVzYJBZa=bq|oziQt0_1Dcp0sli^YRj2D04PU!`&^um1& zao|<>p{HK>g{088Lim-W(Az3}ij>Mv=bjQZmz$|f`7;c<9EIfgVLqsdOMuUWd%uNi%!2E+a4dhU zJKAV}w?bh0%W|0s_h}2a0X&PZHd@~|AkcBA9rg34jkfzb1pKBe0+{IsDRe|pcH#{Cun>enE_5XZIiq}psiTi2}_P{xC1JV0jnc;Iz24t#ss}lUEuLwW-34MXthQe`kz=dIF8kx8! z5xzOvGuY|J=`$)%Z~US5g6g+B{!ov0A0`-o81Ia8a(J&q^Ht4vHb37STYMExrN_DJ zv)sg+Z+^(RWuu$&Hda1Z_rU1IXQrM^PE4HHe0j=yr9bKY=F>AO5-Xa=rb?2do4wTb z)Q^&diS5nLrAiV{H_zQzG&vVH5sb!-4o|0sB%f`r+~>a1Ul;q$r>lp99|>M-!HpNk zU3WAjzQ0acVX4>b-B5=c*bx>dws>Sa?k)(zh5IOiXRqPvcF#PUo#Fo78~aTR+Xugl zB{7!jXbR6$)FBmK_Z!$N|iAJ6V z5OX{wcbZc*a=1GpH&N^#B3%zJ5gZslP58u6(J;6)ejy24Tiu#6xTbk0?nWYI|J>s% zZ5#U9t?`v#I_}8XB_$>3c!dKdZ#b?u#P!zC@`l9At}Im$^;nP1RGodZ+(sZ&8*+P#%ZN zL=?NAt+TDCrLS%I6^lAC?$WcqyU%$iBMI-0*PQNnO_&>z!yA>@xY|#0$sDZHqF}?G z63EKRKl=a;TaIkwGi*ipj@E{)Q2nsN&EAL8@5E-yWVS+l|C&6XO`a{6$+OKfc|QL& zjpgW;*lfKK1@tR2kL3iN9N3%Yo!n`SPi7^xYCko!l*i9IBYT!#eG@0(W zW_Uwi&0MGdryA>F$qEhcpf(N9z%mWbtfGIRE3-t?Kbt2yG(1yEj|H(l=sTm?4e3+- zAl08H&pN;}GZLWW=_kj6I1WOdG3A}nDd8DXjs>Z144zpBcxJ{{vG?)#Z=N9_ZwG&@ z$ZSf~vwBgfr}RcC{nep>X|I@YYq7GAe#D1PBJChTjDG$U8N)$BG3>Fpj46StF(pv; z(K+@}LVB)@DM3D+JSc~6W0(({EBr#C9ABgT<)kPg&BCuGML+BY;Xgo%!gY)ATS!sG z{(%%(&2MUsWif9kXYLapCxxDJQs}QFML23nrHByEJR*e?*tVywV_Iw5>heW4M zH#)|cR!dJy=eo9DQFeuh zU%kE$YEQ$Uc&qk?Wu2zRC&B-iJe7c=I60p1HjZ{Q=i!GUbxIt|GToT|vixh4BM+B= znmCqCmOE`U?otR$++*O`#%iPE(F%cydk#E`bYQf;O^}$l7s0dsYNK&GATV(Q;74f? zsKz~D;d0{m`im?f6?@;m$?{=+_{@5XU`yq}uENZl`8I=`T$a zKxX)w5WarM89p|>I(#j_AxPa2DN}>4--Vh1)qas0!FD=;I|Kpi=0yCckNHABp)W8T zNBmsCh5GFAvO@?T*FI~bAE(c#KCSVxs;c+YR;mHBQ?J+AJW2T$jF(-2Rxa;Bw`A!F zry1i+Z#wE}-?2P3>V$f>Xj5u&s_4Ob+~WGjy3&CU#mbT+laHoGCS&}yfp+J^xNb@cD~8`10}Q@1>Hd z&G73@+_yM5^b7txVftbCfb?xBZa;88M%JL`mOZ>1(QEMP-8blZm{=i>M5YIP?puuBKtoZ&S)WjYo~KOWbqaYWd= zxZkm#Ay>}_jprR5A;!PAcGri)c<(lz?=hb5HJ@(|@q6%mAc@`11Fl1DdkwpXjOVRz zpVRQXy8H96dH1IZA8!N2I3%7iws>7+Y!NblY%#=CqI|PlsruM={e=c$i?ixq-((B0{!h;Wqz6@U`;V*4q4 z_ShhRJflvCHDjF@|MRy&)vk_YDzvz3{P(hFyEu(I#V)* zl1ojA%Xso0^uX0>VlFZz{|Uxr`UMy+{C49?!uAodP*({4P9>a_la}LDuzv%u1qrK>ehoikRAdLQyJ=A*wK~SkFMN|igl!2vT8v(biKY=-Wk&#oq;dgaFBgp%pEno1SaC(DLpW*N6P=*7W^t^U*h%&w6Gkm zpN8T33Fl2-dTqp?2Rz@Oh&PXVRFY!^=V{L^nQ=)}_B$wM=%?WdtqIlVO`Z|eyer2Y zHJee0sNR!ft9}@g*)h-X>@i3p_iH_s=IEsy>w>l4+k#sMS%`nI1)sMC-?jzMQeaMf z{M1I=oNM{=ja;|fzH032gE7T{E5imGas2UMarl92xHnd9B*)iiOJ^O;TV_O@Z* zN!bMZUPI*kMe~=c)t?%(95)&z=gnO)mn#tk7i@nPepy>fYd!X^YJ03HZR+|!TMw7D z2A(bN>*}Vj1ak+i2IF(y4j0@LxwM;;BDk?fL)G<9nRKLo-WxFr*Vl^B7>al&lPp0Z zw6*kb@vaVC{SuW%@6N%T?i`FxP`{8SyRPrx%Lqc6p=S8ST~`cV0HyJagHc=!#jFO)*Y|d_dWI>1 z$8@+_PHfgs8Lbm-=6Kp)+`N_UcCc%~t~%~z+JsrE#ZMg^78$!?x1&D8-AC-s=&lSN z)$?2N#Op2&@fG+bGw5aa%+_PNW4IC4g~XZiZ2E|?_5CIDr<<-!kGG1C9e;k~+4#Sf zc|!y}Fq!84I1^P7ATU^D7~U;pmKO)SX|k=^<~XBo!YA_C=KVqxM~6bgyM&_t7pQr* zFfTB8WEkEh6vYow`0@aQK|RA{nm0785#FJezM)EA7+#KWhQ`B(Qq=!p3Lnb!hm`Mz zYs^DC%FeLD%awYe@$kVG#k1sxhHKQL_QS34a#SreoY#!vM_71{e1?W=-lKSb4Sbj$ znA9;0=SidZQI`IwE!WIPC1+ZA&hUkX^R7|6KMxy*2a`&M;hOs>{%lJ>YeQ%_ZyUuI zTX^%0!16uX!jHD_oS6&_=Y6C4$5?p2WkSQdgrfL!6h5pE9K8(>P~nqaB`s9pcA0zZc$5k8_+M9P$go zJJz}zW1KTp?EUzUcVLi_Ay4F{N5PBqdc1HGNeoIuglP17H#T# zL>-bBoNN`G&m|!9lO?@RZht~&{AAAZwSXRf^s6FcuOE&DW`AD8#ugdhN;-}izdYd7 zhx+?N1#5r*r+sk1S^B^NR$HpieEr>{zj?9^6v(K6hMS*BSqBX8b(G~p=`B7s)o@4T z12fYghuybpBNAkCE2Mng6hV zjeHe`;!&CDzK|5nHD?3JbKW_I=3kxp51#YJF*Mfd%zyB8U7h(4 zel6|e{+uWEZ6H6+anzar;JNREXA7${|H1Dhk4EPUq~O0wio{oE{)0b29^JVo#Qqsl zbT8GJ|FD0NJR0F&iT!U$(Y$PYsNNUxCmzsi4aP|o&`ctkIh(tjH% z@?{4p@@p3<^6?(hi*Ob#Df0ax(gf1Q0ZqyoyeL11$fH~xCPjHWLW**Ej1=*tVf@%$ zlje~ko`{;FMWjeKw(q3Hq_AX9i!@G(_)id8PKtD>5L!u!^gz%RttEw$Swa(}NS}J4 z3rUeqjY6A9 zBJxiPJw%H9dQRwJQsmnULO)50eETO-J`#y0(qp* z1*8ew4MK|axPlbvkRnC=IV;O}-$sh~-c5>lj&eX-!Zmx9!ow>S--W`%sfzbX;a8C& z{wd)*NRbX3gujUt>9Ixlt)xhoUBavUMEa=wga3OeM>-u4dzD{EufxKt{D{jP4ZxqE z9O>sUUBGjl6VtIsc=i*So^jzPkRn}GyV`>KLLTXx5c_&kq_fH=*sJyxiO?+eD&J5} zyM^x~Mf&#(znK*Iuub^wqzS}V_}!$)mp#JoB}M)m5dJYzA~V)Tip1z3MqCHo#E3N7S&Uer zn_&zvN36`@=!iwM`xvo;I=d5T+Xr3Ah=tLiOp|AeEIcziml1bC7c(LaJDL$O6ouW* zh)wzol4WhpQAKStjMHZVg!5LGZCYnEVlN2|V$6R;5#h{7L>}p$Mr@>$8j%IFei3Qd zVU389ltH&OTx=_)mgyYMu0`CX&&U}oVgE`N+;U_GO@xz+9}U}c)1Y}!rUd_q^L#c9 zM?0GH@XN#RR5-prY=6273d>>|t$1o@}^^w7AH!#}Y^DJC3_)OvB9%TFl<*FXcs6bm7zN;-9&#}!E zz7JTq)-1T&EL?XM+-?hZQx@DeE!>tYI6c0j>k;4Und0#WOW&?6xUtAUSOw{KZx$R^ zznM6mpPR|wt1R4OS#UR5IQBC#mDBAO?noAWU$t;AXTd#c;Z6dVsr((baO}rqitn#1 z9MjV*f4V#uqM?FUK{|8optfUi1*=RRaArGHk9LUd4%?v;{OE@Kd6vE!D99AP#e#zq zWfH&r$k>RmBDl%6M1H>HuQ@>o+C`Eai75yTt9eiG>&)W@mZTV8eNtx zZM5pISmApv?)T9dzUlbs_O{B>*hvryUa`4AZG7pdWm(+6B73fv6HTk)elh*TMc zzQF88CHjQnQ0p5Ggo)c*>fiUL9ctY488tKGhB?)_l~os1&a74VQ?G-+3ExpL!8-U^ z&c(70zQ0?qgYWMS*TE-K1slr-61`<7`g@bdV`T+c{hq{X^&wc9{xPg9ADP^o%3EBT z7@1tWF?qbs+tgg}w+F9vFDg6H?LBipTr5AR)|dbBcW)lR8hM-sk-WiQBky9xeD{KF z#|oX?Mby)n8l?2x0w1`}Ue?x^xrrl{ufIvR{<`$;1)EZ%?@JE2@T+@48R%ppj7t*<_Z&}^F0MdbTJztX3a8;`KzPb}m>?+uog1&YX>$?+L-Y@cgk>^kD ze(;TLGA8Kb8`nz*b6r~aFYu+IV~?9Eu2z#c<@DD23Ik-8hX*eYfXK( zCq^f~wYq!Xrc`pEKgrnkrw+W@-z_O{qJND_0npcu`e_oAG>NG+ao;IIkm6eTJfw%xgS-~ay`mW@>q{I+becKKBrTWuX~{Gj z`xa@o>AG0;!B^cCBhGo|emkBwXHB)A9o=*tV}c@f++Ds2tNQ)D4(>MhuF>`G?e1M; znz`Fy6Usn$+34iWh##L5BlUCgM88TGm3mD&CHf^Ln0kKN^e^|*rhoZsM?*i#XZXGp zr~2=wKW^D~@AqDFUrDA$+~=3AGMswy+EFhxIyk@NyGa+Js7pDiqT|EkgAZvp!+|KC z@5H+obR8dFLJaSX^4qT*w*$|GY@8n0m4vTDNUG7qxRpx67d<4GQO~#W&tC=w$$naVQAtMl7}c-*gef81?NJg5 z&u8d+o04Dzj+$4~uO=lC-*2U4nki8yapx%sCn4Y}2T^zbOQi^#R!Hio`Ja?zr7yXI zWT}!!EZ9?Xc}%y$*|b(F4_n38`d zW~h=#EYzvzFGB2hsGw&RU42JMB+NxfV%at!@%lS@xlv(6&-bbMawRGE!?TTgW-1B0 zaoAe%AR^$tgl9EIja@JM2>Ag8{E$552{^|2HQ_-x<|#MEK{!4ZTI&%46=A6;+Bech z{)5roOop6>aiU>tX_yW)s_27id!{purdxehZL{PfbB{*r(NycxyscNuHP!l8`s#x4 zu+-D&@My|1LX*vZ{n@VdYIiyuY!hg-d!O@jiO-E9csJergm|lT`y&c{%%3E2|1fN* zgJZ#2C-8IsgzJBu$ZCO>)-~4Vj32me>DAWejF+&z>ba4y-7$9j zwhT^}eReQIG-+IQRm6`+GeCcYEf&#@CchkvjV+NqEIaeklXY(f+4u9(6YQVz-7(&V zc=^PN(#FclQg38@!uZNmWofCmcAAnzLik@mrv-aUfm>2jGG}@O`PG8-3_Dcd7ME6* zMsWXCfbAk?f%`Q;*mo02*G~*dkKh+G$i6*0X^5nbcmdxPp71O656uP6m z!fBDDJXz=#M_k`FlzV~7oLG*#fd7_wg^OdZQO>_M)E%Q#%&k|qCNA$<+xLN%o;Ees zzo_%twl#fiSTWOiqnhVv>096H5SczgP3gR)$)%n1TGphNwXIv<(bAJlwRCp2b-<}| zgc0wEdaC6v7p)VkO1e6Y`3N1M)}&}$v4`Jvy@ z$&Pn-`JC=9A4x-&D!cUh^P&Gk$ME^DXoe=OCaZ$0OHX>anj0y7x@v|KXVhs|T&pdJ zcp3PFB=KvRzpgN%N7^4=$Y4~R6>ZmdW7e;?tLMEvZEM?M7dBAAd>!>@c{J=RQax?G zsjiOJUPC8lm34@gu3g*P)~CXRVy~rk*8RCR3$Zh8o^hu;+3YH^C?zk0r{Quc|7x=2GGktjN?2`~e2qA!k zo19#Lh!B!+5f$W+6RrV4E)_*}Z4H7Nm9|)Ii;7cP(b|g^sZ?!spd)Rq zwH<76##(2FcAVnS&cA6zOPx;nKhN6lI(zMPPNeqx%{O1a-z+$J_Ip|Hy05+W+Ut^= z+^`YTMaD0jr1JXqTG%_MAg?4g&>Mthy`|m|Z>TrSJ3Cg+_n4@&IWhIy)3y`~o^29i z*}-eMVfvBLZH{%vu*$@C7%i|I*Dyupd3rAD+_a8)EejZ2!xYu;mDc2ikJsI(JYU<3 zr?r?hS@ZGfWfc zaLrFtKFlc}erOCG*Zf5F&9F|O!!d4(gdaO9PaywZ`6a^#~N`DjNz+L4cOpyhe0L1?yIu1Q)dG;@k;l2!@Lo{xK%-XJu43hrHci_o;qHA$Zqnms?)Bt0W^ z;J>f>XQA0Lxh6@E#^XAm`zarhXZ&|)d9fNUG<)t6^k@1D2(H=2OYrX!kq7Y^py!a% ze?SjZw~IW8-yro!ME@*xKjl`o+C_p zh4wRCHHkb3e}uYKX!dj^Xy3bp4#FF$z7?V4>K8%>=`Uj;>+pi~m#eWt2kEU)^%1&K zT`qJ`A4Vy?0aH4@qt)#q55ga#b_pHiN0oY1X!cwsn04?Cp@Z=-`iLqXBtql27LaEVVd;V)Ssc7ew#G$PY)RxN%nCY z#ya~eYEL6lNcWjWqntsjNMV`i^jMm<0;;1`ussc<86Q~+$%wKQR%D1SIu6BLiH<<< zg?*V7m&|caw&{XZvYrgcJ|G7j8T*EuD`XuRkWX=>d9TU2T;VAKxKh@Ufj^$~a#>dd zdIo9SSmqN!UqZwmTxz<7i23*Hh2BhDs8pxWcMuz8&t!PIpY%Lgw*vYrq~~BCQ_+8( zI7`+MLH_rolS;iV@}CoDD!m?-@p+pxBKaqg>vd#UZ&2)k5BXpsZk&AGBCXe-oG~|{kbwo^P;`~Y4)9c8PX&83Uv|dMcuB>l>T(2X; zqse}e>vd#!)Zu(Y`q%5o@aXgpLhE&86_`^dv|dM6hIMj6>vd#!R4l~3h5q$=m*H3^ zC-f*H3YYWxC_j&gNAG%}=Mhl}mI=L*hzHH9g&To`~-QL4CY5_!vx@_gw15iSS=Vgxwk zUQ9%Kc#mc}n}|q%8xi@EA|k)G5Rs3aMC5N55&6E8i1OG)WH}L0evc7RuKS26?`Mdp z2ZxBLA1@M7Z;lXApI#%Po*g5i{=G$a2~5K&JqBcgt+BcfhxB@UPMw5SKKlP**0 zS45QiX(Gy7_giByx0d|_%J(87%9W=)u{>83QI1^4&+^m#56bOtNTa;=6H!jbh$x?T zh$t6s9n11Kn>Z8mZHY;xIQ@tDekl?8d@T|Adb!70N}|Bhb1YRY<)7t?LcSN!Jt5 zx?e(hO=J0iP7qOU3xr-wMEPAIbQ2Nf*e-O6i1O6;P5AF5jdI-~@}0y)^+2&+z#iwe<;+Ang&s&uDis%6uNOuA(DzN~ zb8b58NkZfeMAVnXLhJh{>WyAU3VqHWWc|_iP0%-!Mm_2h{T)QqC%!W>KKlNNdi9vl zUnQb`{blPC`NSAmlt_lPB2hnQcWm6;g6}@qr7>95r5`iHZ?P`ZdSkOhcmoNk=t~&i z-g=T{e4Oe@G25G5sGIeDE)<)$x{#Cg-7XYI-VO9SK`6sBcZOIV!9%6@dD{z>VAy%* z3uWoI2J_|=eiO{16v<&k(0#E8y+D|Lf$LdI-Uvf)XL#2O71PH5Y#-^DA(PTz7e~FW zHmI(_td8t&iebo^?~9@A3~!BRROqhG@json1qdixd6@mXOt>6N&lYYO__n=qpp74<1*CR-{=xlm-IeI0av(>*R9KGS7v(>+UcJwMiXUpe5I(k!j&>M<^w)15! z^s@DnGaS8D(6h_U~$J$_rsR!=|X=Wpl9C~c9i2?5qi8Y;I&Kl&$NHYvDb-2;58%djJ+Q_dOv|4`z+(k z<&T_jhvS`aDufKT8b642y0~n}_@Rwqhz#|NGnYSi>@6Fu^mjJetHICM`@LgtDH88d zD9+e>+p+glRq(D#dv*93dwy;ZKZZfKtS{ch!84Bb_$zYs4x=)68YR)8-Z0TKq6WOH zKV_AhiRxhJ+2!`;IbnM7dYg`474%T_DP!*x-u2Hj1kj|HXa%Ec&}nocuP*?<89#>0 z{)S<~UfS(D8)H@$!`Q=+LqxA(9Lf!GG0x~sm^fu}+;V4H7h5-Ra?K>If97?uhw$DE zmm54|RjJF>WjOz*ch&3r{oi`N|61ZiPBG6~Dwuj`|J%p?-u|z)`KlX(C%;N6eFjt6 zE#;>xI^QZ%sX4L6;wMj+Uyc>1FX8Xf@;@BM)|yp#ji3J$tVr$je}Z*?q^BO}x8S9U zmQ_pf%bm^Dw_Q&@42^{UaMQzWW3dMI;ij*&RWw(uy`~K-X_FPr)bZk8Bdt$;o;C&? z;JHsljX_A4uX??$yn9d1>rKOFzuxBE@6}>`+qh{oE$8)?RYV6xbjX4>&-(~y}s)8mdjT^u=@3;p{w;; ze#1Fd7Wo{WYBE&tq0qJ()vj%rSod* z?1aY7*;6(4njPffueLOtD2O$j@RJu}b#!n1@+*=jR8#S>2ii)y@ih0!i4-){RHUUS z@hg;geq3rrQ&``ge5dmkoS2qVc<{C6(p8tQdj75MJA!tO7Fljecw1A>rX z>7(%A&(;pR=7qO=&CHwabH+{Bg zY18%3vb>5@LEbEuyxEz`*Xb(Wbjs=r23RfP{3nZ(yPCXskuE2;_wo}8EkqSW`v4T6&_sC zzN`Jv+w28{ya@B_0hD|%g#AEUaq@Ket|s=6fle$PnEo)()ZcD(;=>(SHG10I1;y$o#l*M|D=c5-5TtBG;y{&$%NS9Ik$;rt_r2l3ghE}WZ2|f3Dof&;zXZAi1dl{HM zkNX+~eO@%4?1?k;y{NI~0LyhLes8qB>F2)MXTd+U{fF

P>s^m0peHU2(8~GC#?B z{-J}fwO~j-e)*~ziMxlVfc*LQVy(Susp!u4d+YrLUMjm}m7iRSzxOtsu2{-aMn1+H z(Q;>=eeIRk=5^n4-k9z`&6!p>3Ozxrdqz>LI}v+1#Xdn*e(&wPG0@1{ik7`7^$E0w zSk=)Kdc|Dy5|eI4TmN)wVCtD?gBG5j3R?EuRM4`!QbCJfEG=cHw3K4(Xwkiu@jyQr zoM(vZSYtvBZ6ES1+Jq`yjlMYfpSr%s8i%&`N6R6PGVE@k%ZmK+lZTcJT|KltklOrX ztFrSC)o0^lFN*HYoS_T>h!AvqhPIbJi86!_>>dCN_(9#zZRE+0{;xWf-uXc9d7ut1 zhQDm`-~`A(9>lw|E?YbhS`Ylra#x={OYs3d(Okaj^|q2;d9Tj=otN`QTV*fQm8-@DUZ9X$ZkvZtMIFb!s%HGSK-U?VRRw zxc-=q1^c}8?$DfNyxi^c6kV@bbNKQK&UV_l*yjA6I@4{=H(|*;OLO9ZuaVU8Y|b$X zUc-w)@LCMZMU3;eZO&T^>v5ZtAm=kSC!dx(Y!2Thz2!FNBsmw_oIQ+Tspjxy8)@e} z67Sc&K$4FN~LWi8g6%7AkZp~m9GzDZyFbR7(;BCO|_ zil63@gSQ#xD&Lg7hc!p+yuujXtT}vLg3gun)oknVEK+Zv=16(XrJa1u3DV_1P0w#5 z3h8|2j?ms~nj>K~Q|F7e4o4-ukJ&n(r{%cja99bc7)>~VXaMRhMViAU3-C3E@O5N=x-2@$c|dcdy!gG<->J38w zA;Y@b)~NyEod!GjYz>`>xb$AsoJw9|lM4FcM^95a{$2_=%_x{u0$-e?1M?`uv2FL%c#GtM_?PM78=ufI2{Xh0voXjswm!Tr5r zwDz28*ThWlZN?q{g0IAW_~CjAXq=@BY3^2JP~W8~>r z#poDOI)jWR-J}5YEFE6%6x!IC>(IuZS%YHi?G-&%54zO>q(>?%g*NeWX%il+JDri6 z_#1j$AkK)lkvE9EO3=jD*f-&SP>hQ`gFX2-@t-F8CSGQw&g8eDMeTpf(aEpB#&YDX z;D36{kc}PgmLXprYDYodStQb9h0_JFW>Fq=Q z5oe`F4jTPF&Q|RmpYC5@jmgTSyM4164rmjyt0YYYZW$mx{`m&_-8u*T);my z_~Yfp^J@Hpc*VIDIrd?$zt8bTpEI$n_9B0Be1?B<_4u-KdU;Wn~o= z<^HABk@)V)^~Oy1xA2TvoOFuKJt}G{YyFORB$Y4bdV{B9e~F2eQzQJ-+VL*{52g7ur+c*`3S$LdU|bgC1Sg&+8;h`hJRx`lA2%U=@V=tx&DVd>{)?r zT2@YX)yTBr^BWs4Sm%c8FRvasVPquk zpU4kFw=I1>-y5^GtcQ^QDc}1hinja`|9qr$!G$CI72jOqpA}y@!XJ3`^jg258rfJ^ zSr!T9<=)=FF-Q=TQWo8DsF$2efr7uJrbh^W3zHa3%qFuMxfU0d!e^vb5N)=c+H5#MWcL@#D+-N-Vc zy2fvcM_Sy^u~`YipMjw4R`AC{_oU>9`({=AX?|WuaBecPN-d|(={z`@(jOV8ajkY!>cMH={wZV8@d*IZmF+YAUC!efoNxE{#?ZRmIA6=c+ggI|ZUXkKu@m^2Y|Q6Nyt6Kg*!xii z=jR!mI|iUeWA~$K)a$a^l_t+u&ZzPGfERQ-b|g;^KxJvGxM*_4tOb$0**DM|`gvH1 zMB&we*cYkD%E1%Rs`WR={i67Y^K0vMc-47+?^`2%(!GON6ST)A%doQM#`P_28#gR% zTYI(HXM*hd8#`K;ZK!WqU8hK5R?tjrinC4=^*5%PH*H$l*1USd4V=%X&FC%sTlMv_ z=5;v0*+`7nrJGkRZEe}GKG4@w48?L(l5B2YyK2$qj?`wow*_^0YV_<48zrhHyi1#} zZC#!+Xa7=9N70&+NL~<`#hcsPp(~LMc-+Tk4dNLr77G2Fcv=FaAwAKFiZYEdw7(Qd zZpW@Pvp2S0XZdSrzH!0YHEkVBo3Dq^5=h)leAcexrbX*gi`TAS+S-nNi+J`mtw(2L z31=D9wKTb*dE=&5one`_+c&gaYjGtX)~?^Qcw=izTl2;>tqq&ylG_;m&e|C{P>$TC>o#n_mRRg$rJ4Uv z@8%N>*4X>`m=OTJXmY^Sra5|I)4aB6zU|vIMDb8m~? z?%zRuTfRceigild(4wxxZNZs*xJZ7a-QTXv@Me?Pkouv=eLC^a$~hbqYId}J9XQ4jNO%e_5zhu`Iv3&XL) za`WfEgJxYYE{+T2x86gkC;kVGpKWIu>?gC-lWE}FcHOdN9@=&$fzGza7xiXx($!zV zUQL_}%8_jLkvY~#Gf2$W%2k+dX1QE73KaF(hw2T=EorvBo-8r!W$x|7JPh+xe_cs? z$+p)M^}{mCPwVm`+g?x9Pf)0x{&Hmq=x6Tj6xC-B6S{1BJyE|itrEtJES@hP&A%c& zl3kP5H{#9Fvv&zyw!NFEzay=}S$CoPOZIA_J@zeu8)z;x@;vuw`p(kn z3rmHyD|FfRYNGw^X%&7Y4c%X|7ZdFz(k57|Lziu@CF<`r!mlE}trM1e^SG@35=H5!wk5i~!xw+8jtIWNYs6Q~RRgu2p1*T#+Q9qv68k@f21^0T2#^+oepD-4jK^;1tFCWz(ul2+J0Sj9# z$Mfc+`V*Y=V&SXhe9Ux?>eo2>VMz4G^XjAewOXI|#lY2?3ys{HDymDVT^d~#|leK-`v*jTSnH z-_Z14cYC#bxYFnN;F^6N_l{dC`l~fPQlFMRTujal z^n?5!ua-viC+Piz7+&DNM(>9}x#oD`ZLe0_4sl?D*eGA%SRpSvx+;i z-@`Yj^iX^-Mx1Tr*nFLc4jy9|Uk}?d@!3b6)8fcSjBKBnFyb73<TC=saWWnE|JV z_f4)LercX5y)+|QjKN2m%rAKX-xv(2jBi^3yN6GAfe;_$diq{=#xF%;A@b$1r_X6U ze9K5jqKB_k8Q%-Deq-z56K~{W0rK41_JPF`ZZ1d)^2is^%uOE92k|~vfSW4c910Eu zGa5;EkbWkVW0|3rv)?Pguu)u){XFR_i161=gq`b&@Xz~70j5v0e&NooZ z#0d7u1I;ILOmKCCw-sniwFAeN#CP_eHuakob)GTpEJ;JlfGN_X#}nJY3xEh!cCFk>wOw; zlYJUN>wOw;MST#t-ly>v*{2b5y-(xKcwQ2@-ly?K*{2b5y-y=5m)>s*^fu~kl6@LM z>wOwi7-JIuUnH)ReHtOx`!u5P4vSpx)3`?VX@p$w)3{ppX#}nJX>68#8bNz_9^pPu zg+$PLzq6Gp*ryS+-lq|jt48E{pT_0*Rv@(ArxBHEnb3Nl#znGEBm8p$bi0B-K3SCA-V;d**L?SBfMMBRaj>Y~YLhF6m#wfK)=(R))TXhJ{ zbC+|oU@dAPUshiXv9Af`c-0IrH%=GoY)7e zTZH}t5iemeJZI5qM z;)^Pv)6qmk`r3#{cZ!Jo*g`};brO+(T|^k)Nko3{BBC7j5E0m8M3mb;BFgg_Vglu? zfJteus24{_qrSXGL_Io2ME!b;hj(oaO9JBjE&x`>}Z z`ibaob`jAJ?IEIndW?vEYabE)*)zmFNI&sm*+1@4qz8`Whho*3PsE=>!D1rHbD&@; z5#@>^(-4u!e~8WZ)0^Ibr3V;d3mq+KvYM1AQH+(Ja8ZWin$qW)|b>>{Eb?GW5aM5ON%+(ksa+AX+; zi2Aix@G)XS_SFRLQ=n1bo)Ub9h7tANFM)?aC6H%WB3YHR4uZIi9iKyR| zf>p#6%3rXCi2APYU%;uPQSYY-CWxs24T5utH>3Oo7ZcGQmI_H>`%E+X31Zoxf7w6DE_j}iCC zevQC=q|x4<5`2b;cK4hhg4XTs5n{gdQ)qABCyjRY&%|QfSBYp>{pkKj+Qv7SvLqJFgzQLka2c@Qn53*Tmb9 zd3iw8i$O%xhp|MI|1=^B;bJ1ny@`nOzK4i%{xT8edyu#X_Y2~~xc?I$m40y_`hNt$ zezcMZx{8SMoFp`|RQIC|LeC|le3uE0tkLC+EYSYjh$!z)p|=xJ?z@HFLqz#MC-fmA z>cMM5zd=NOcuVMC6U(KYBYyd;C!?fYGybGePilyuClOI!bo&IY+b8PH6(ZN|u14A! z}~>ZU@K&UGE`3L_X@5uCJhvkw!iHqv$Kv!vx|-guIl9dRHlQ z6>&D=DfCn#>S2S>T%pMNsGl3*e+6mO%aq7Fh^U{PLT@Lco^pjG!@G}&LfIqqULxx4 zb3z{?qW-=n^c%!xh(aj6Q+lV`ptc!NON3{^}Io7j?1yWFB5tN z5%qqx&}~H2fBjqt|653-9c&kQ7x8AKLumbch<348=*Nh+qTLAn3=!?*u+T3OyHGwt zA0wjOoD}*L5$#7m7b5)p7-+Pkfke=yM6{<$p{s~!SJQ+}5YfIC2)&qycE)qV>A#7% z2lY$n6!BrCPv|Zp+TRD-CsyyV$ya@AEHK#AQ8UAdw;|J-3K=r93=M|D$N-_<7BU^I zwdpJabcP3`x@H^OjjipWZF|TtaAKBu3R`WJS9k%t5W0ad7dYVb1HMH zZRjsOo~g?vQjd|gwA3mxo1Lv(g0aHrP^c9i=A{Q~GF)C{Skx6}860(0vJa73TJJkh zYU$}1h6^=9Nwz`LP?}}vG!$kTK(&M>W|3jkP@XZE8m%l@hE+qq>A}^Ig#xsOSVMj| z&>Hffn;vcrxtW8mI!3EoS8ZN%)!Ow}Z&202b@QrK8(XpSFzc0YaNhKq)=f4mlY~N1-;WB?rxNqXxw#Row zyNr#!V~)KyEqg_lz4sh@ufbj=c*Yrfe3rMv90DWx7sKHL2Ac6k?nNs zwZg@#W;)#ea>9KR23Cj-g0WYO2tYNR-f8mwY*dZj1V^t4dZk9mve)S7ZRx?@8b@z; z5B6?#^f<;~*LxGcha9~_&|8)zeos1j+)}49i{24OZz}Y%^^>gUcK*%n!Co)aBU`T> zdgHQ$>qE~j-@_*7)ozTnHzwn*f&c8R2Uemu!gi(`!{03u}M?Nw& zTfO>MM{gkXvekPJhHZP}de9r>=r#19SLf(m(SzP{M~~ZMWs4uj{OtJc=t1vcM{jQr zdK@#f?L7y*xG6NrXOcg2^xo(}@06qW#~#8Rgm!I*I}nAPExnT+y>UJ0Epzl5pqH)R zSPVV8UJX1yXoqZ<^^#shSzYJY+XYY4z&8%b)NZ?@cNBV+MhR&2*e}}YJq119UyL() z`y9Q21=;%pj?LQk=0Y!C*&N6|4NgH&(fS#Q%!;vrCH=Ox04?lWgzWmOy zcN1>rc0L<>G4vMayKBl;usc3S0TF6Tkd&cCC{Fug1nlYf^(58041_I6bMd3%8$hTa~O z-3oa8y4XY3>o8$2?N*~x4mOPoSWE*QpM7n;Wpk9e25~XY=uMb7HQ3ra9=J2@1wOIv z&)*BYt6hhd8{Ai`Fh6LssyPtbQQ7UqDr1#}vF)+Db3tMI;#mC&e?Vp7@Z_lO0)JR+ zSmDfW&)d7dPcpX6-(K^4;Hy}C<=!3JQIZ266DzSt_o$PJ%_Xt%xg~|;`_`ZE`j1G? z>@M~m-+$-++-)BGqWv6L*tn~{_bXmmu+Oh5^Wx9Hm7l;~zz6sJwsTQ-$xQgkgP)wZ z-hmqU+vC%P7ZYAAe*F0P!pj$4e*B+~PZnOW@QUL$O&{n3EbQhc#ulq;Tt^g6ZkdYHy6KB@P^|TSBc^C{jQz$5AH8H zlJidIs-5*kN0`HXj(p*r&bpoTy@cx{knA^qXMMhKM;@#=nb=ft=Y#tP zB>m3Dwij0Q>GE&OLp=Q>{yUv5yXw7H?!L*t-K*GktKLtT@kHFPyY9qfldAAL{jJH) zZ5vZ_yxVSthOfh5ts0W_I#Y9IVlUlq5Z_+Jb9Cm2U@jrg&u-N3}u)=ebMGGIR|J42m_xne3-|1|9tiI@#AKrQK zU5v@O$&VxLF<{@j%1I*-wt(vgxcv-zUbY9n@1$>?wW;m-S@7_lZn-nlMN?s zi#@o1@BZzbIos}PyVVZ=WM_~+lHToZdQYlNCcUs;!O*jWjs24;#h&?-CF}~F?j@6x zNJGhkh%eK=ecRtf!(OV(M$&$3X4+4xrB>(@3o_E4`wG+8*?<%dWcqGJ`f^sA{8bfx zC+cJ8wx(@cU)bv3nnayskLHcqyZ_^f$`iRU_1jWEw!N%7UoC!iUjBbUP%sQCy%jJLiVZsFRu8_@tG~DIa~4jHhv!VJNEBpi(-mU z`?hKNF@c)Di6Z>_Oce88*Rk$7-_#R>E&+x;Cm?|Hu+lBBfwd4EUofmn}H?uO5LbZh4e z=-<$LVgKz;{0?y+?)IR(3U&PbZT{W5?~&3^=$HlEFuzV6D4ad7>kC~^VTbUFJJmUb z2XjVa>C0H)7;ntq{#NxXdWH9cpLg+Z?d*y>FVH)%|Gew@w@xL%JNW)m*0CTy+qP}f z@i8SE#3$ee@uB3@fugQHciz?27qOb6_v!!lbV#x4JRO&ilVAOtuG}5NUm10>bMyGv z_`=-nx8qsj8~aChznxc?e0)EjCq|u&uc|-Uxe-qVVu_wPB? zP=hj&R?pH(Zrz3w+Xw#nPi{DoOl~-_G_A*4`iJA&7i;py%>`aoAI*@m#ekwhg=&0=WW23sub4Pdg z%Bzfxk4?cd>v-G^{Q*-78%}n1j7Zid8}Kaq_+Qt*Tp=eQ4Z_RMRLuT0zJ_`KScskJ@UZSZu18n+DvUjq z_2}Am&6%P(vDaYRYt8pPklgO5vk_vrp{r_85nSGCFfDi zIV<3Ngz!n5(~s|>H&~opOp;OFf<9i}KQr>VTEwq0-tN2)k@F9D`whk!yxqO@7VJ-G z4&MyC-Qy8v{!ekqIN+T}d4~#A?>UU^POZiPW^ea0qXsHa`)q-V-Gm(VKBCpM*WIyN zyf1sptPo>5Di>%@5UZHSB#hJ?zFm8}b3eg&zSrA}B`A7@?{@kSH*a?V=d*hUddHR% z@75A#D{}N*db&n)Sg_EYM@~cUm|pYMM@uC4$I$NY7@8h%f$zig@>9*>5CS-hn3(Ts zjzshk3W9yz%LAQ(%$F@%C&-uBL~@!mN6PGSR4i|!C>rjysMIZtREZa3by8kcp{ zg7bFt>N^U^7v(tV&-7BU^~{b^?d@#xcE>n0;=QNeV}ikS|qzYe8okKQ<6Z*YJ zY|j1Exy$C92H|b6InOfE%QS~?-U$8gsB^x}`4?IqZgV(*;+;k=nZ(DqtGdT=o;2rE zjPqfe^9&N{J*qj9iZ9Yvm#s6GalXdZp-HdN);U36)wWK8G3;;aaC*OY5>W^m9MYv1 zaQ=hlNJ>9OJ1p6>&Npc1AzSD75TfI=bk>lw+Sd6;ayWl7U4honPSWN)MV(1D=Quf> zb(QvYKI8l@{sgOH5a;hh>~ZF1I);5{`CiRg4K8$6Q75T6HwPRpHSm6i#3|JoaK21m z+_68Xd+@cMI*T<&n(lg*&NR)D2KE+f0@r<*P9j!GUj??WFEI4q!hE{HkHDpO)aG17 zox_^LN`%mV1`{4LJDqk8t$UBzoLuVMZ*x9L&$nofl;BH@bDQRf<)O60PBi#Zj<8;5 z=yA;n@~21-`@Tq(cCfwO{dk9=`k-P z`+FsMiBi2^f3IpUy0<^L-T*{ygsL4ty%l{fLrw4Psv!ib6@*5y2qYwe5O6Ly!ES=&=aLPDe5SSM^^;7+cU#>o2KIpoQ~N`$9$(_cTcCg5+E~} z4ke_Wi$;$%l+H!gQ#yl2o(kBiQ_zIJT4?q@bn^q~F?6-N4FrN*dw>i4<0Mg|-z z|E>Q)KA8MB_3lix(K{0wJ7+>u?+qHerXKc$rXHF4))XWsU0)6V|Bv;54IbzJr%$8k zSi7#e1@DJ&dBj<(jgJ>Ep{P8pl>vl;z|oFMYbi6IwWW#yJy*jT$z3Y-NVR zi=J0`QKSD|RqbC{?O#=m>u;;-bNvQfUF811Y{5mre~Jzd7^scr1mNH$SiO;*k?7^z}6TcLx7z;YeO#L;Bj_+=^*=3nyaHNoevncL<}$tkMp=$$1$S6;Y)?mVj>m|KnK||r z@W0K%yDOHd_ejhuU5hm}VRD|!;2g=~@AEhpgXaKTjWa;XD@Ir0M1TbqEW=Ud{<>CM2mS0qX0}|pm0ik}x+Qc;Pc=0)|o`ef=os(Dep!+kQt z{RMfoQN7by^mZ3!>OD(dW3Aa68pd6H={L%IBn$6Q7T(XY@ZRg|`F%XJ zj;h*)k+!}IXL4i}?Cs|bEI&J=`gQkn`;^leoR8zgjA*~}UV8$Dz6MKfwIx*X?9;Ov%(xGEnPsfEWf44%p``0FCC%HJ|=N=2O?kNZv4 zHFb43p$2EK)cCLBe44M|*os#R;+K_;95r=RE$=t}BVfIO7Pb%AQSHB5P<>h1=nE#E zw}3Yr|2A;{2G#_lBNZab=Eu2+8ljbGzibOS~a2 z??j1L8ZmbF0Gx}`yE@XPy#ii&*?68QgWDDk;+P+~A-p#L{e;~Ger}*QB*OUSKpr4+ zZpElbM}HK@e7N!XPo4#0m)}mD@^RSn&_?~|J{CQ@=4*qzI1m0objOwZyS-{Ez4@_t zbEFr0`K-*A`}?yz99wGNbUr!QtxAt(aK1AbsfeSCUKq)-e?$y>$8k8(irNVO_OraI z+DM_ChJnI(Ma7tl^)W{NmUv}l8IDyMRmaOZ+)5$__LpYn&%c$Tym+3{vUv-yT9mAv z-Mq=1c0x|W!kJu$!^`EV)!5FzVeO{oRqf`W3i5*;c;>Cgu_Us_2I>>9l0EdPp;u=t zN>0Q&G;IkdmbA34MqrjsU}b50^YyKIBP{K2!{+ta9E-H2S>Ld1iA7>%RdU0+RP)Bx zI&D1Jv9W#er3-^4Dw{MbRGH+^wUPMLS!Nd{C+T%}>G*Sniq>8>Z_BJLh}Qb%_TY$( zV09A}kw%;$(!Qa2wPh)~x`k?Cd?vzTot;%dHY`LTv~G-M#;i!Hk$LIpne3cs1sd3y z+uYv1v~~Ta4I6dLr5q-ia$s~f;P9HY9XCe2B13h?Yfp&myyPS#Yg0>eJI**^0_G*t zfom~SZHt#J=`o9Dt#3hbV#6~e@apCkyI@T^CRvd|Ix}+=@ph^y)Gp3QO0Au-CzoMcY@#(Qn@qz(axx>&%2b!mWn5=d zNhY`GRdN&7t!iC8e#52-9X!3JW7C9XGndSnwd|@(=Ot$~OtAl^+M7GB-mr1qgoVlF z6P7MpII(W_q%B(}U7rY7S7Lg3|pkw2P zcAaWuaWsK!sn$wZX(8!EA@&!WJka$aON){ssWn9sbV5s7uiM-j>8H@*=S8ZG6E4>c z);DizO$W{jkXiTH-G$9rN>!h@6n1T<$4f2>3cDdRiX2EUPGf3W>6%j=n>V%w9Zg6F zeN{-aBe3-+{qH$B<3H#*IYIrZ%~GsOTGut>JgoIsuMN6zDcJR`SX8+wyx*XeIiCNL z19BLR^dd(R?76vfA@5_+TV99eH>|yW?IxaUwQSxbyUWsbKXObBt?8bGoubu~pfWrC zOcgSn#74id20cgOT+Z9OpM< z%k;|eUYq7PuT672(55*a_(5pb9@As{KNHPyMqA&d>EF(y6zDnD`8&3(^L=E@m!ABs zc4T&ZIKFC!!S5w@8QHoYH1Aw}w=5X8ZU3)L?#B23DedORUqaK5aU2t`FAB~$>WTk; z`R|tB2c_M*&N1~G6FFcLe$E+AA1?UO_rCj`!@B)1G?#W9v)P<$+2nY=V-x*I+U6YV z`YP-CN~2Pt?$xq{!!P~=eIGNcGK$0UD}PG8=e~m1{#ws#e2T$WTFe-*T)tkT+L7k4=7lcX zSxTXl_6i((dcs;-CEM9bX(2AMouw3&_jT-JGcU_!J6p*T!+t-iV)Jt!1}Z#&?LLKSb*{rS-A+&2m0w1w`$eud{)YuZB5t?)nkBY-c%zQpRV5 zD z`I~vRkgbsIY@nz-^DLmKJoD_IsC=Fizj?M8@tg0+&8)mY%~y?%ywUN$z>zO-@FLLCI9Qk5LzSxmp;>a&?kz;dC%lX(LI@*6+VM%HKN=JUBBmb}?|F9!( za^y{pe3c_#<;Ytcd5a@o?Z{U<@>Yjl<>*@kagLds2N}4g`>j0nec=pweLi0(LXJ73Un(t60c%I)YH2s#~Y}9WG z&38_oef9ka-Bod;+?^IyXX>VA*yc=aVa+t}l(y z1A}SbY5#-tp3}6K()wrVy{1WbYI?BVBbRiL{!+b%J870Q&(h+4VWj!4T7u_M?)yZV zJy{8!KRNfEbddhxinHTGdW3p2LZ7WpM(B|$hDmVL5Arjv_t+&Jgjc4Pn%5^wgl=uqJAhe$H+?X z{PJ3ao~qsyIw+6x)jL85<$Hm`T4$?#FH~kfpFloMjf%*ptI0wK_4Oh(PiVf$l;ETk z?tQ`ZH)%Sd_u3^L=+~>xh<;MtCp5>qcvjcvgf7?gZ1sfDLHnJfzAf}{EuX873LUhs zdFmGtdcOL-&;ZzPRK2ktf$=HS^a8ynIBAXql&FR39FYg{y;z+ubRb`(7DedA>Pn%5 z_+6s+6sNr)yd`S0$bKP~WapGlUM}^I>(V&_Vp06jxl)9>=3f)GEa_S)>E~7WFxy z0g$hbo{biK0>;^B%jQ|1*V9uNa3&hRAIT@tCCTJfGZ)v_E!JO`m$Yue=TJ;05q7P^ zrbqLcDgBw&Fs#o?)XVmHOFr*AvqkW^%>M2V()qH*Z?M*M2asvwIxRg-d+F&*^!v>Z za6dRQa{MxAeF4O58JTZmPw|M(1(=x59(?$-uANMBCMD>c&=X~XkI^9=e2fn1;A3=1 z2eW3(^bGqGrs3J26AjOvj$(L!#?+21Q!cVjtKkRyjJY<*Gv`AnaxR0DIeWzYeCkd+ zaA$@Hou1Jov^BFP+h^#kvsCm%59hNpt9TDnKC;i*>2V54wn+{$YlMMBreN6LZYd0B zCw%bP3-pf)G*3_8vA$Gmo-+@|nY*D?oEb%$$MUvJS(A{QDPdXWon)OA*52CEVPm1U01y!V-I z^*)o;0`tziJu|sQc6i>ncFh`@^A)H^=cEO^GtXADXCBzyht0RUkoTD+76j=`Y_sQg z==*-b%fVT11wT|Of%_P7nIPXENb~ubxKnU15&rmoK>V@b2|?Z@sXtJV``eP{ee-PS z*AYQiQXfk}#}Z?nUcbe&^y*0i=Mr&%+Y-^^efVt9R}i7k=LY(Z6QQr|gHL;QXPEk`<4?U7(g)?NJkXm-W7nfjBIrAa-;%TPK;KXLK(L05 z@~@Eox}22<8eUb-lh^}~2>S1dUsLLJq5oCz1o2s=-Vyqb#HW=)R%w4lL>MmG}gF;_Oyc=i# z3B8brLRca6Rm9t{SDnz;5x1g!2)&JX3(n3F`qRXZVy`@*xoke?BiJunXfERCnIeaU z{sHj@oc$;CKM}XdnJ0+ITeC!J;H1|8r zIZvspgua@HmnZI9O8eZeIj0t9R0@3;5uMSN}I1`IBZW<4Z{7b|>=x>M*DfK<#h^RlW5mB#> z5ogMoRj7yEq-V+5i>SBC1C9F3TP5pxF%k8j``xo$#EF+6{Y12*8Y0>k=Nz!zC5V^F z{b422Px?xvpLiA0Pi#i|i7iM!u@&hju0i^VYmt89wMah^{m(8U`lUU@>*VakO>*|z zX1QP7Aoq(KgFRr`&mN)vM}s|P*)Ja>y%p&vZbSNsw;}z+JD3^xe<#vUyj$)YA4mF0 ze^RM9@gAg~crVgV{4~-}{4CN>d=Tj;K7{lWKPUH(&m;Y$A3^$wUqt$eUqbqcUqSkb zsDE9=uOa=!Cy{>Q*O7kW0i>V!G}2Fe7U?H`3+X35kMt7{B0WqJ(t~a$NS9!tV6h;_ zL#P)QtQ4#g949!Hm@D&9fC>`ekvn7E$NspAXC4sw0m&qA#z&)fZ z;*}_W!A{~;D1X5&VzZo$2i!@zMb4H4?jqePXG;S2 zkY0oG7krGkR?gG|?jwCI%3tsqBKo7}1P>9>FC7+qk$4@-U+@TV6UtxkHR5JDlMi@| z^bPVH3w(?8jVOP?ZsJE!{(`57AC)uwfQs$>7L>nWK5;9`U$B_C4dpLbO1ur_FBm7@ zf$|ruBHoGe7px)PEzifmsie^#axL2xed9+bb}V&c6hf58>RPow+=n~0x9 z`3trYA4K^Jric%r`~|lVKPS)Iz)sSiNBIkO5g$SM3+^O-QO+6!?jrpql)vB};#W}q zf{zg&NBIlxBcdOEO7I!tlPG_|L&UGk^E>cG(g#rff=7r?qx=P5BR-4r7d%G%7Rq1n zE#mVif5C3zL6pBBvR3!MPZ0C*oJs71_fggh^so9X^8QNQPI`dU_d!yh2je-F{2|zP zoj6SD-w5pAPI@Gsdl*icoNZbmXPb^vK{=1XS)-JnBWHu3s}#@MV1LI=#MsX*^nvKt z^!veic+MhyzEa;OUWoTl;&i2cMVx_pOq_{rjAFnf-ZzP}l>V;5eu>{x*dOsb3j3k! zhzpgvjkrjj%P&#taneiioFF6dLFN6LK`biN0=Ozx|oOG#JAeH3&R=}~gu1U;4X7`ab^ zo=f^1xi5lVLHb;|-+|WmJG84Ek!kwA1NueM=gEBr^lPNi?)3cw zw7!2_$VA{j=ooRjJl}#INP30}o^L@{lAbBgx1cAHM*B<-a`bvmw1Uh--3RM^ip}g1$~(Gay;LQ{!!wk z=+A_HlZbY&`%mbfB)t;p_ko~e#4C}0q4oI5RYGvbOUi4%2DVo#M@AgLhG|) z??5>Uy^DA!;wSW*#Jdqcp-&RgkEvWB<3~h)RxI>D;ys9;(3Qk{5kH|P5kHOi3Ee>a zEXqS@Jq~ieQcXgyCO(Mr5W0i-kW!sOZzp~ZZ8zy ziC;wd2z`|JC8S^IH;G@t{Z44bejWX4Ara{>CZd1kUY(@l#3%6_CUgz)>v--GIzc>u zb|ySyivvghL?p5vA6*ZNo@^;SNu_kDltOn=srwVI(M^OJTc z!zVHG-8#awK5vJ7e#(=N+!1Cv=yb}n@AD9P%J$hilxBSV4n@I-n??2~a9ikn2oFVi zfx8q7zlsL?9)xo9Y24-nAINP^@R{7^WGxDbB-inWx;m%j!+ADtT~^(RS-F!euK6f# zzKDgkjl_Ht%aoXp>zNYsi9M7c&!S(-ZISc2-4;1}S=b`y)4MIQKfv33`!l@Fw?D?) zeEXAp$d?c8wcHONgR3`g$l&Ua^ch_JsXpW~kD}WFL}c#f3%1Z*Gaiw>pGSA|4clYJ zju5uc{iq+x%!Ux@_F_KphboaJ+9BKi*q@DSSMpHTuH+%tuH^d5y|r9Dw5=u9RDfvD zYE24oyjW8M9EmkSAZkpe3WVzQ;T|$kX4YQ8nLH5s2)YYSAqaUH6A405bfLY?wzL5}Lw0C*Kcojn^EV z2h?NyTkx~(4Maekk7As$cM}-49^WlXj1thq53dOky)Qsu@|@~M50BpwJ&p|)Q$d{3 z`ypsMT#gZ%I8oK;{ld}X7-BZP_Z+=LJ?QmApmw-?C(f3R(T?6r&?{xc#DUbV!O{Cg z4|=N{J!hOKe-XeUNadrpu}d?}P&_J(Dk-qhjk#gC6G*8E5p) zbM$V99)eCgqsO@{wmp9P&!(r(VS#Ux&!6Z)??%Vor+U!)q@(v4=w)k1Uvl&wgG^sozI*7VMG^h%(YExj#{-sm3e zeZD(;^^_L&}{L0!O>gagT0?RdLQdS?>CMf$HueO7qeCaV(tE> z2R+UeveWxS4|?Z0dVkx4-ZDq;N6^cbFDXaw7d_~G+|hft2fZ&jdYreIE!^)qdS~~b zXV!)wIPL17$8|Htp;>6hxk`5aE$%^&bC_&B9!rv~+=e@PAA=r(NIMg5ouhYa4|;PQ zz1w@x`>>;TR}Xp|8?@8GqnEPXkJvBTdOT8SXgU?)egCVD9>2{rWzl;KdiL|sUOW#a zpvUJSBJ+sPL*I7noegHT`2Eb$n*_aV@%w|L$8SJSAROaNdA#Gq?@h$721<-y1AZoc z1*lMVzVNK?a$^i=?2UBv&PL+1J+Do5^lG3tJd3?c9K8k5%l3TG>gcWRL9f%%yBT`f z>gg^=uM>KOS>ngBRy$vIKo41yb|zmAJ9_s)FI)M(?&y8F2Yc*K>~Qz@pvV5i*83*( zvX#e3NAG3mWy_ag(1S=NB!vU~N33Q?_#BH&9#eE$HEsVA`4d zyV}uv7kb(1{SHU3xB%a|($>Oy+66s39mA0h_G?VXrTCe2@Y|~$zXsUL*8jca=`k)lHCgss&M9+w7&c*y4tK1ka-9+f& ze>#5mU5W2yxaTo`Df~?Q8lZ&iB1^kp*CGr<08M&{$o{meti$(7lyL_*KfsUn*gr5# zEBjSP1Ln_L@iX@NJ9?8^@coaT#TmT`lWHc$Emu3aZtA4T6DOZHB_6M>sj0R8PMI<( z9-mxW3kh9Q!7Z~E%=SEEiD{`yr-#8T=%)kA4f@F{JTH#G`StoVc%Hd?TJc=?ggLz) z{u@i1aMtWWOn^w3>$n8`e2 ziQ;5eQ!&0#8h>xlpRpGkQ=ijVdd;D?70!zd?B~q?$=cH7k!C}G8Bq<&HsA(yEWF)0vk9+Sj9a1Oy+}qOMZ0r&Xr70Ut!c)W$o~QvsDjiON4T2| z@iKsn>qCaWh71&7aBK2*E3dyds%StTzi3#|^1=PR;=!mq?qP2F{5Id^!p1WEbV?+_ z#x9XDpfkuQ(iz$ylTT+bpu$_H(KGl#?35$Na)QN7-hUSLRj6XDW6a0u|GxdWm9jVF z-gM)pmaEq|rxX3F^2#ooK0e1jQ0HCcorQOH#88efy4!OYU+{2D!;QCAjhsFmlc7V! zr#){_#3zm~ikf;A8a&{^Hvbzc@uZ2Rmn}`so^w_G#@6O*Wn^7g3tQK1*m$EoxE&EJ zy`edkTDyKtee?Qjl}Px730wVRL;L0q?3bKu#qRbU%^jOJ83p+q|Cj9AEJ4g#v25Og zwd>8c^m8s=9#5Wsetb&x#Om63T}|zIHFdR<<5d{?Z^drn=fqdeT(WRNE4N=?jUCvh zjK|jL>s#958(V`do#Sb6aIoug$N1(|Yo~A8aCOJksrdLcwej(bHpRzp>R3H}&HBxV(Do=`kvmOa)X=~mX82F%@aGQKwHutK9t*h5IyBq!gH@1z)UiImwArW#b4yP6T&u>u8 zj;E*nsrh^_`%KU0Hq)k)VkgFHm$sjK*^$kY{d8Tu_oLZS+H%q}r{K^32lpYh-!IHv z5i!-y$HQqzx=|qhJ#h>2%(I9~4pg3vPtYUFuAI?)!9s zB0A%p)xLovA6VN9MhEZsX9L-qa!^3b`3B%R#fRSmWf%g#+?qfuRhv|_zoR^5O{|h4QzfFX_ zm%1k%}md?kV+ewd?~!l#uQAXh=?Q4mJzwru%faaA8GV75eXsNb4J8W&rL0& zW;eLMwpkxo%Z{Q&RnzSZ5E+9cox?wHW%yCgCjrNLXFJO1#^9Ha-?(Naynu$KFk#c`q=|*y9=#b4}UPAXXS9ppkLjhaK)fWZqoJ87|Xf%6BF7 zj32O7KNJA6UMG}j58Yha-a5zLrLf05FwR`Ab?m(XdkHAf-a!0J{J7T$ z{nX$`_fa%}hfE~_O&NdN9X;+r&75$pYdb2 zO+B`czkwd2l)|NU3EVSyFE@_i(h;p_t1Zww2F7skN8v|%EEk3edug`<_nbeZslX0N zcieC{;`f9J403ZhVN%`XxaH0?ZaB4W($qlx%;Sbf_)vq@9zmZ~rOv^)q8>Nw?p!S6 zhPcWcH;k*IdVl_awusaH^w$dl-PbSKT!fHA2z2hjggx^^Fq^EhonC3Xzb$C^ltx8lb37RZ88z{Kk<}4zouja7XK&KaC>~U#o(4m9#9oji&a~`HDm$jxX zk42QcFWNdo$l(&aph3dU0@?{`eh|Z09(9g~W@3B{v`2Y!>&SSF8oW!MX~;IWzgLo% zD0PNx@z@x1$8WVtuFFLbyYbW6Aw>u>{UMXFreo>Q8JamqXJ}V$_(spj4H`L1lrFCS zhT*V&{9pFI1-`DTO8=aDZqoEN4IwSGls@iF0tDJ7H)%>sZRpK|G;LBEOM&t-Nt3jR zw8=F|Y098PC{Pi!e?+Yku_!7!I2NP|YKM+8iViYGaeRP^!q}>)1qyaRhyVBO$2t4# z+)GQ<5r02ca_-t|?X}lld!K#w+3#b5ZZPO@wjLc%Hh<06ayq=m+W%1gQh4;Je)XK^dbWdD=*m)#k3EdAy@k(@E0-4WvmdqY+ ztfHs*S$T8B`FWdhbJRU;M#;R8>Yqg2(&ALeqUXo5K9*w{@P}M?T5<(Hr9NXxN!j@! zl{@i8^h?@8raU>$o$AFFhr|x!1L=jX7!q&2a8=tmeK^YR{62gLwPB$5ith7PuWaSH zr4IeD;D4~EwSP1G`ZxD+oRVDC*`X6X2;&Swaso|SJlHxw{}mm*eXF|HZ^Fkv`v+S3 zH($`dVF+W#T3A?f-s;+O8|p6d%?O1t4plvt!FAeD*U@?TrgUv*C&sOH#4E4R8E_$4 zZ;rOV-qChuZ0iLL%)I}rfpu9MFk=7i>D#Hwkx`aW)?TCB!Sa^wE4nwRi6QE|u;cRX z^V6-pez}*$##h3q{{F-E;#Kt57`NvuLB9_83ZmPj`3f;<+y6-6ZFyUt9p0wx@O)*N z_OKmh(s7Hn_3>3(dnSI~fb$8Q&kjJgFg4Bjgs{JyUtk|d0!I`B;Cw<@Ud}HBO$~H_ z49N5yGmh5>`U4k(W%`a8APx_ zPx>MpMF`-?-&q^`9X0CX^DO~`tp;TJu39*KqyotFT{TJschR1o31X%e&exd0@1B{! z@0gk3IkQX>;S*xMD#-N`%ipGpE&o%*oCEtuw1o3TrG^Ccz6BTknI_H`iM|@#EK@~z ze%AsA{&~(uMKh)R&d9q${xRo+ik9IgIQNA7^PR7U=!wn`6fN}?IP9n~J{kTvCl^FO z7mD-D0(*{k7AgOQ2vdZ=3lztXR_?0`zevBeV5?{uUacd`>v;4ww5UU#3%~4pT)ItGPD} zf}E=ObBWJXb4rj~LVBL#ELZ+e?L<&PU8?9#;@OVVr|2sbekXC6n(Kj{_mjq;-ba=H z9mIG%?^g5|iSfAqtD^s%7{e?36#YYD82w8{|C$(;&ml#>LX4LUpAV*wW7ZKAVlk%$ z8b@A>xhalO(?3a!*V|hZT}zDDZ;PT=5n~X8Z*ZP3#OHxDpG(Tci4h)26nc>*B0fHM zv?E0f`j}RjtwkrJph>;JU zB1ZbZM2vKQhZyO8g1FFeeou`1@+vXz3%}3A^pp}K9rKBij%CEK|59Su+fNL8M~GqP zC^78&0x|629!%OJ@;jyS8}>lNiGUXQ2)p2PBKQ&c2K!nSE%FI=wkulX3+zoRTI2)l z9#OPNH|*c8=v#@Aj-86WlNjmQrRe*Jk*>Xpeux<9+o$NqiIL8y6#Wb_(tA+Rhlr7G zzH}lflsn>blru$7CQjmcP_)QTAmP7e!jbuG`SuCq!|$MgABrjbCJKbIzmEc$v2Ufo zFWb8*IFW%F6@E)uq0P~uz$^U53i!c$>mP6GTC`MAl*Ri1Xv~~+giJsJ7v($>fNF{S zU-}VF!b0=ZO+YYN7tbcJigbX>SBDgxM+jc*9vz&E)A3= zT!PD#WBomu9tyPF5NJ~_4LXy)>nu6e=X^J5(E3KfF!kLEI+MN!EV-SaGug-b-_&;> z=uG;ax8(L_k(&TzroKlYmnj`3mfSOt%VeLPyVm#Pa27e9D`Cc)42F&4R)da%uR-hng(WuxI#a&b zXACf1EYBLWK5lh@mk&EYTxKw|lhbWxI_^R`nDhux7&1tvT2Zx%M1cAJ-!s^%de`Suv95 z90c=YhJD(}ew8V=5M5?|3q^yL+uXLXcd)a(zalQ-NNWzNlSjW-X(!SE@YftnL+>ti z@WJ*-bLxWOvm)Nhk>_g<$K!>2&KvJ0$Z^4m&-0em z9xeeFv+an(`GxaT;$VAi;^5V;+w9hVgt3EfX-F+v;1I&+Feb(5d(62-((w-u{8!p)E@X`ZuLjfH$WTU+;9{vCQqtTh%>u0k#$O z53KH3yP^AUJQt}-=-+!9kZm$^4$y3)u`1Bj0Uv)p^4QC>HS#_;)Rv=+8IDzkO}|m+ z%UA&i5Ebh=`977P-|CX`oE&_K+k_k;-|n;UVm5&DZDILbOFtSV25`PDEI&@j2lrr{ zA&+}Y$XK1`7sl?zs3a4SDBD$zYKFdi&%Ue=j;`t! zeG={qVD52ji)}1oF?J1%e{sfrf*6LfElB@4#1LMfXbfwMv-F!3eJ(L>(M5`GBSsS6 zuIMx|iX2N(1R2P@B+a~_T$~u;%ZPC+lf*QR7;-G##1Iwo!hR4!55n=DFuc%*@EE2O zdg8>;Q>ySbV(9q@F~UDcjBxvi5$+jc$P0bwLDvUpsqZ1sEUOx{KF$r9a!-QJBzKRJ)8P-n z@lTpC{5}siYvvR#0>9ZY0*tPi;4@yZ#5Y74uLh3wpP>n0?f0LCo8BLRM~V&wTJAqU zoAIVWB*A06tP6C!zl2+dfz$ah2+C>Dem?`l)VC7^pIz$1ujK_gm7$xx1CP{bN|PFSXL z#kmC2zNvV5w;~YjWBJndodP+tuRj?Dae-D2tm7g!%ywEJmjr`li#u{_Ho`wgLYO_SL3vi0Q|oG0^>xIO5qmglALu`a-ozy^8SLmXNlPS zzW!Xi^%m^TY2@C5Gq#lVL`ou`z4>rX(k=Nw$|I?e}tUG)%m4PsnpH0Oy>Uj zh1#l>-WC@pok;86(({RXC)J(5Z}yhC=dL`MpO^QF_rh~)X7_xguK6*i1QsS?X|ks= z5AK|#a|?C#G{QYX*VDO02$?(Yl6#%mC;jA%E%_zq)jvPgDLvG>y8YI68E<6Qo&yKp zJ^9e^)l>GprDqZ_tSWYjr<6En{P$xQW7NVsILmWi_FjlrO~j~0aq__zR=)qi7y94- zU;8H?x~l$nBGgqYWvH@}r}tBD?ekZrAKQa+)Y%oC*`q z<2VT5&9d|4`brkz_TTqiBN z;BefTaJg4Mq0^nS5<4!K(=&ej^vtOby2$lt@{`Jyo6Nr_XHL;$ZprCeP;O9~-kXYi zwy=@qi7DoVPw4DQ?{P|gx!;|W|6ruVDLKF~9m2v$YVNQ9SU=N&-G^!;*0A%7caDAH|&=zPjKs+~1Y?4>~1fB^Ql% zi&+jLCkcQ9Pwbyk@`8V_pW2@j|5@mMvn)?U8fG@i=Ve6XW>Hg7vwQh@hs%;D z)w`XM1new?m4z5B`|Llbm{W1upGN)(t3HOYv(p>nBCO6omRIB%@{8G4hJ7wQjo!f} zUi{!Vx9}}DH;$j}?k?Sz_oH#MkJ~rnN4c{X@7r_0OAter75iedUwo{v zI9lR96)AR0PFl9St)uZaa<`}Be*&tKtKGtT$hy3hRA>8N|L7_vK2M5dlz+yNo#l1dx0Dd_)9ey zqq~)ywBYc?0nYKLh~0I96Bithtr1ra{WDT`G${)MaFcxM#u9T*zP9{#y;|ICSxI8qvLNP>Lz1^uF=@Xfg<^140mwGUKMyK_ENhyIc0Z@n@1>_p4mB`0|Wizd7!kaf|q%$eaWb-1`x>0fY} z@PA>~MBZxWi-`7bySv92kn7wy*gIIUx^~slb5^(2uUxhIoHcDL*!NFkbI7{>fsJkJ z)4lz2zYmTp>Tc`YSY6%&D;*KCZGC5_BvEX@L{Yohb>pYZFZQmCmrk#mT{63(qB2<- zL1FcWi$4j8l4MV1=t!zvnV5U1D|t&;ax~)Ne5vURPD?tGsGGYy_tQ1WS!b0dXH`^I zMlo3tTO4)0(M{#+6UE6>y^h7HZf`;y9>0y1M?G)PmfO8e<&b#dpXf8GJQ*2p*!I(i zJ2_<6uOe>Zl1tDj5A5IOxs$vT9`-IT_r?!-o6Eh4*LZ{F-lQRKpgdVsl?3u8$3tV^ z|LwT(>Lm6H_0DP*R>$$1yO=+@75u$ea&wcgbw=gcGjWKWmtIp`g_TV~#E-ac`Kd{7 z7^*I<^$N<9mtCHiHM=4KVWjW>O<=-b9V*|1gj3zA-m=9N-t>4aecvN|pC7v2n_Qms zRxS>Wx*v?V%sS=dQ@nXY-iqbkq;-jeHxN&F zCGpBD65hp&6N%zP0+B{f;}4^c&cTnD%Y=HlUe9u3Z)!Px&g9QnnRY1?U+i_3Cxm@% zZ4KwuIiaH1*45pe9^8PRw$0cavMJrx-S;;bWFGqfgstf9>m731+QjHZL+>ChShnh| z;4B+saQ~*E^roS<4gH(Pq(o>rmQnVwF^IXTqpxd2_dr{hwB^mcQ*&SMWJfqld;56L z)^`s%tpD1A9JcP^VE0g4#|G@)>+2ZmZqtXVSwgA=^z^Rpv3vr(x)_JefB|i3oD$d8 zhtuJ@2eOCW*wKd_d;@J}xjaWa7%Y}=w7C&Boiy;pT3ax6t9Kn{LoP1JH^-Cs^4Ieu zN5f|$LCcrw2!PpWs4IwX&Al$?`sfYbHpH|gRxq`WjS!B{Xkeqlj3*9Sow*j08v&nw z8b;t?8lu;E*F*O}te~)#x=kC{jI1jt+dA&L-0O30h;H-V1Ic&A3Z}z~IQ%rQ!D88Z zc>yvkt_6VEXsI7R(P=8kyBS)R#U9;T;6TqCb#4gFLj#!00c6@s75Jh-ff2iK_&n1a z{xQp6w3K}r&c%eo%e_c!f=e(<0OKpLINK(@U^x}l0wLjqyAvh58@`%)ZT3Lx9w zpkZGG3z!Vx+)y}ulf_<{y}pcDqG`{Gmi&oAzTKC{LK_2k7F$^VR3U$-FJnH<)IUx5 z``)0@1re|pziwz1Bjr!F2P{v_I+^t8&N(1mT&&AD_ojQ9l%n1(bSNNwttNm;-+_za zS%$dx=&K<*&v{(Ytlx@I-k()8>$M`3Z|-@}Kz&m{lf@^k2<5p((Q!c^C;I1b3ZVSk zt?=(w@+0so!Ytg!Lv)dIucBF}6`}ln&kBD)`Lix7Lhi~VFF*ho-%NBB7-Sc&B9t$V zF`IO~MPFdi>n&QZDbxDiWBGs7qBHbw zt#@%(w|MpXukVeWoABnwuKmG|E4qVbS?jWua!E@TLDiV`eMQ{a+YedWmO=X^tjcI` z=%ykMIkRjMv1V&%XH^(#gKX^Hh_;cls=mIhwzaORRb*d1bB;^o!#ZBOl@rca`wpoL zQ^&1Y2eyTy$=CzG#p^z1YL#37T+bWZ0Gmy-)+UDD=YMU|7W>ndXN}Cai zM?Ax^`Eq_LhW!+*8)KOC;ImCWYxmcprzwBF#VB7#yjac&6Za|qZz{~XCQ^#=9MVhp zd;+Ir-9$b|$Eb(TajaI3sL?JCsL&3+r}!QCG9|}4k#c7fH^}`#jF)nhzgOXhfT^Ev zW6FzowY|`PF8Pg)vr5T#Q6BN!O^k4~i~Cg=K2o994gjB^Xug9Ya~<(E;69d96(1}o zl8|*b!y(DyY{KQrAFXGx-0)IGcM`)m<{RZV5hF836nz8nM77@y_;%8Wgd>aOe?{Sk zi4p!$V$9Y5LSYV*QvUbK{}3@6ldmc|#|4dvE3W-zcz#cT`=1huK8+Z|c2$aANIVto zMMaB!ZU}e2qTi;l$iFk>ePwtA5qjgqYQB(mBuOJ3ysu1miWvFPM2yUCB}U*i#7I{= z@k}`o$9yI*d{p5)g~fdXU&M=W)5!;pD~ww#Xc0f`t0oOB>_GZaq=daGV%XcDu&@hu zw~z)F_933tq=AKbu!s9{Y0oE!VaE@M5&y|}r!iixlV*Ik5GQ1P z5UEu8h{9f7#IWmOML$9e z`+lV8Cy8O_pA^j(Jna?x#Gt>7H0*97rai<72)~}SDE=9s;hJ8(jDrnLVQ=$&dITAc z+GG<6-m%#vGQ4f&+Lo|A+1|8Ap*Hl+&7|9Yw`S8R-m=*|jdbYIwk$cHPV0v;g&eCFw9olcs44`^ z!7r)+CnYG<8F*gtFV@0DfqCWOT8Yclw*mBYTpF~#W-v^BNhm{=A@tD}t#1%+Qy=Td zO#1r4H}$0qeY8vK`;evYPSC};G-&&70mIbSYUtyrf!23F+@^i3<5-_*pd5j9psBAN z`k424jf!@N*7tMJroKBtXdUq4bc%rEz&GXY0ufh!L^=%D- zefywqA%v)JGA_zdANQi+-%rP_cmR4pYtZ^WZRyKHqfg(D6Cteiaov@v?@!RTODj`y zB>Ap2)4LG*XbC;4s1J|8W4*!9 z&gqad?MuPF6g+7kpC{_0U2`mb^YAe41z&^K$314+O}`f)H>`z#wcjEu-Vt;%ct05L zEL=L?w_5rxNBd(3{55EO{BEzAjsxtpz?1qCxU{}bOP`0taXo+rt*_12hjvFhgs86s zm)6&>^s$T(CZqksZ`Nv{K3-Q^a+el3&WILLGL*Z)vhPXA^=PBu&v*&fTJ|;JX6*%^ z_ML`H+sD-pFeeR`fQG`OTkm!io`Kk|CFIj{}juXj5Y<8>c!+z>Oow$2a)1(!0m7UZBB5F64^|k}J?~E1(0;k)?<%Q0s*H{3%dqp0*pVgL+OFFab_f2bbPDwq#vCv&qbkI8vtL7S4 z9{Tb-CN?-{y!aSW5kKRecvHN^UF6|R;DN6)bx7w3QoJ2$Pj!CLeaq~IlU7_-f0Bw< zq@kkt$BRoQy)ypVm4`akMqY_l&uJL<`|ZmQ|9<_IU;cgc%Jsj$;mSY#e*cx<{GD^9 zUgtHV@mu>(e&G1aCN{W>zO(=MOJCkUqw(?mZppm%-|ZKr2R|ckRi%2?j9D}BCw`n+ z(*xoskdjYk)LjpEK3|h4@!=+u7=wI|>qf4@gWz_4nsCP3NsI0*lhcOiaU4qQANGMo^<7HXT6E)WJpjsSrdaqbmlxwf@5hwkQ zD_1LqQd5PL>}v|6WIoeL^9Zz>z~m4bBodiIC-aZ+xJ2TYT9~)_xEcjV{*c#$YZ%uy zTzBF6S6n9iCGoxocOxQ4eEz1}FhdJ)28KGV^LB5GxMkjOd0BDwl6e))m0mnv;f;@b zZRN=`E30Z+DnpA#{^+<~sT*2=b2~O()&Lfqx@6|r-sU)#(^RYoNno#L{Iup43f0ss z33+|TbxXZF+_?Aica?j$x#czU5*1ZTYUa&N0DF(UYw?oM>9 z#^T-WmN&2PHm&iFi;vE)IAu=p93)}R<;C8T-;exUS!aMh0Q_9CPr&fV=Y-EvleGc4UWoH+H|dlH%A`QZOGm{vh&k zaA@Pas&!RuWa4{ree1E7jMD+eVzi--0f_s{(Jow8e@;V%`Kxbv#ftj#E6!WJVqR5a z_3&^-Fih%kvUe$Fb>t|gD zlh=fcvRHSpwjeL;$GThjwcCDt$-(d1s9fnG`gdRnpnkp1qEzvSSm%#fGZASOizaF@ zC-6o*HS;MPpdD2H@yKomo+RuQOHmBWiUW&0M|x@<&P8c5BV}2od|$yBWe`MJaR!Z ze*$1nBml0BU;~K2l)IqA^5NKdZfcj1mfx3gt(6R1JJBBU4^l?9C+?mS5cHIQ5VZMZ zP=1=_&t7-{T&qBP*%y-#*A9U_$EMkv4#2~xR$o90J=aHh+2pnr^>3P^K4iYz|w{7&9H%fC_iGv|s>zVz4= zpYG^V4LD1JIVCz87cU3l3^@pAmYCgy*RF zM)2DY40vAm&}z0Nl)Hgug~I!9NlGj=q~RVbZ8vrp=)#WPp~n7!^S0o7vjhEM?e;q^ z6t(@D6897X!+a8AbLAQ~EZY}j6EW}?lMkFy{;P=L&pM6sJ*<{vm1@4XO19Hu)v_#c z-Wab8CpJ&+W27EFv5bf1fqMAFa9+5W82)7n!zttz5<^bd0l7Nm&+;5YrO*n@c_!AZ zq+`TMH7^E!K55t^(g%CquKd$Vo^@3uuI9BcKedlE!twdRUMCTr^Ukc9h&fC_EasQd z=}VA4Rn0GhU!nYIH|1&-UP_F>7c2ZWVuW9({5KFIb2cmboy2%Nwkv!qG2};;|0jr1 z9e-ZYUnE9#&i)VM73sq3;QOR=RCPr$MUSU7%Ns(rviNR++ z6Z5_jGk=MNKFINYQa-M5slq}(_`I+57y4lr?j@27j`NLXygx#`h2SyXakzB6ABNl1_bbp1xHM>e9{|JDcfim`zSj3; zxJ`X?K(L#5PoDP2@Dvo^dm%)9({O2h z->~%E2M>PpQG<3qXz3fl`%0IC>4v`lRQi%iK`kEMFCecqP#>?KSaSNj4qI-&lGA*i zufhAFf$1P{9@fmi`(a-ie5N;!OQ-h`MO*>IKlQ|YJuZit(AbQooq9ja%GdC!-zo3Ra7smj2m#IdA0dTeeT4O=hd#_18dBy zos5z&Yxgvg6n z*>&0B=quP4ACEqTiX`RW%!OII>36)a;G`coiQ`0A#>`k5yHnzRHYQ?@+@j+aGfIi5 zkR7Wxr+H0(;X$W$)`J)K*Bu-gxOlzG^AyB>{GLYc!Ov;FxpC!7|2yFBo_3A%uX^u2 zZMq+sC(Bz@oFpl;vlh0 zJeY}+O=w}Z%wRg1Oak+Sz|11V#jpHfVp;uNiE9Lx2}cv2LlP1B(e%IVv`+9*wj=Mm z-rO+p!Ot?!{i+Vsv%zR#$tr@v+8|q*t@NrDbmE85N0&ilkS+9G#*-;$hdF zyyBu$B2k0)-iTX=ZQiGPSC*feNQhY{jT(s+neba%5Y0FEtk`trMs^%mE%taW zm3urJxW)60I_JT6TL4kfw%qPBg36pM&T)k0bA^11FK_nrD4%D^=Lz{BzuDsmfO8;W z{o{pvkhg5D1;G8ICX7A1)9i839@&7>VK|3j0_Pmqwr0Cf0(%SrjGa?3O9%B&5sOdQ zc3?T;e!}V?xX{~V(HC2EuSH*F(c3Kg;}-oTi~g2H|J0&?W6=>BuYmc$IRdg+_BjWU zP&DsJ5$-#rxO@U;|H;dlQroMOP?`Bh*-0aVwtzNdGjl=$R9fRG=cwPh< z;#(-oR<~kexwmh9o#HNAt@fT#0{o}+CLKX@v^gti;n|hPP(91f3csDV^{fQXiX1c(T z6Z^m550k~bjIa-KB0LBY9`a4fzl9j#)+qW?V%qjQLc_8$9vB(X1t@I zHL#2lSk}yOloSeUJ9sQZl;MS+tkOs zVtg(%XnlM(O}P|^xE2D|a-ULi+N&LMU($y->~Gq3b}=Ts6fYq;Fo9OS^H6Y>8w~Ay27ac#gU}ZTkNQ|IYx@qt%`hxqgm=Q@?XXb;{dm2q zu$J48n?C}c1}(?EkaTP487KE!YMSv9@*rf|SBUy51wQRF$7y*UAd;8{Tfmdhw?GrX zIxb?vY-chG`Cc&i&fzo5cnfhcPU!RDaTJmbS_!z?$viUUT4CSm+S8D$zyMy{fFq9g zoplyg*b|OC-uE@WXpQl{nP^?|^wXSWxy|3{i5z-r?WFquXeY;c@Xz|&EY8b0<95sS z;&Nmz_{F)9Vx-U$BY{#T59d(cd?4R}pYw3>L@}Btea@2Og=H`AiwGC>K=qUe<^5VzL-lIs=2B@bw17#tXR8<7}RTPzrz_|5qaesoRge$2_8MXwvZ z1_r(iZn1O#3$EMASV=}HE_d|b@SDdUf?&OM{P!g#Z1ip%CurUn#_zo!#gR)A9B*JY>!O4o@V;B9QzyEYx4)5i< zI9Bhryz*Izw}AZBW}b0)M_zeo3HVPPtoKgV)U2qf|D=P10nfff{H`os6p0w)c^FJ| z%Mkp3@_9bu4TEvvjziYV#lWG!-i?EZfllwGe8nWMw577DV&0t4_#lpS44W18E#hsE(}8*sAU6}_F^#=$DW8wZK>4{XtA?a7Y-tr9~(fBBG=vD8duf7mo0 z;?mo{V3A)R*XCV;FFLht?C;uyZwiGa2E_+P z#+=N<`zMDB2wvR91!Z35Q7crMTcFzF2z{ZAJCUW;baO9R8-tqEY#4_Wm0EZQE6 z{DbB1H^#xIzR66S0@7TQLl&QbVw8_sMf3UL*yLJEev3ulV$uI*(OkQrf$@1pYlbx2 zq8dn7gJuwxY@YSTeTN$8->dw|F6L7__9bSGiw3peYgL*Y#B4h695voZN-Ze{^E}K6 z4V|AB(+G-h~?IZ zt+l1aR0E3Zu;GCv(D<75de|_u2@AHt;bC7PBOoGq@=JhDwoeCz)2~_<7IW+?-xu&l zqu5w*vVH=|mly4qU~`f&%h{HeA1LfKn>+T2D50}me5K)o<%A_!{PY2DzPG=?)8_~a zJ2Sjqd-^fc780}GxMNyvEUz5b6^-+_THl>eoFj&w4WBcP57!Z& zCdVUVWsb9o^y#vGiJc+WMbDfqpHqLGc!lG{DVLP>71y03s1vJF*<3E->L9@3V)p#_WXy!k1PBOVi?ViPy{bC)(O-DQK3Ih411Ul zv=dn)zwxE`yifFpDFTapz>m-ajI0s-I5G6%RtYThAndeiEmM zVP}KFI$b{}jqtfHFv49x4EgoMkQeb|0!^ex#}8V^FZ6;IdShz6Kj_ue3w;}iL8pnK zSL8S75z^5Ay2i7`C(8WCAgD+)tVtG+Qn(#z4Q2}oRq13?z$mO9M>f$+k8P$H$2_V3 zXseq4e&gkHP+U+f{ZSy6bv_RoqRO!h*pyoXn(ZYG5#=}s*c`9ihVj52@Hn=JqAuR~ zcr+Z=8Kyo_7l5Zh>$?#QQ|=+qeEu|O`>qGWjQ1eo<@3sT86V|{cjGekkFZNGpMycAjJDy9@ftls?v{THpCfUlKgR7vXV}E=-`Q zk5{`Tw*=j!5%4u=xs6Ir^Y=n-njt{tQ8RBrbu#G;4)kxNWTlc?hnD&v^(3p4)m1vI z;Lam^VN!szc|%eeP`TFG*wNY1)iqF)tXh<;UDUW>QDx<#wP!A>Jj?0p?;Pl?sdPHl zCu^$a&v!aHs@8+-?CkIAuBmNlanc=0Y{(z%9fIGk0(06%y^FaT)by!)JteFpkhSMVGf}}Gv z46n7Fm-nx$Ig^5GH&-RA)~EXs8ejXXb~bdc?_bxo(O@rB;B4$1%*5t)RfFHvv=oS-q? z+i^w2vgp6o;6A$Bp*o;b)R%f4Ee6^rd4=)$C9^|kp!^B!k~0-E+_TcPN!wuWmB;>} zblavk2b^E;fb+4eI?i$@2k>m+!1n=+SpWS;mt{ZKT&IdxpbvajZ2FBl4$OCS08!CT zWZOnUP(P678q=_Ru8?P&KmvQu0hnt{--Zgu6|Gs*pRJbw{ub%K)q{l1^!5{T}jAM!p*(wdfWQ080gs8*1Hj(5OT7VYEeH4 z;dQ+O8#j00Q*f^-A9@OyI*w(~E@DAXP-7VAi?9rG%^&X>u^5X17Gp68lpr6Trz-zB z#Ax%eZAkeVVsxN*SGmVp!~>dnLpcKdSxSh>B45M{EXHWSzee$eefSaK!7n8rbeZyh zU1JDbo+ic-UMpvVPJR|CGe7laWd*G&j3$@ z_WKGL+D*S|$dzd!!|zLQoAGvmV7@S3K6^Ue@4{{ByA=A&{L_BlhMcMIDiCq-s1MbM zua9GlIt-l75cJ(jhXU>Q1ZY#=CoP!i`Xbe&Qp-v z38ua$jJFUMJLBd>em5$e5cBj6ejK?9<(mO|Ou?=?0LhYTnU^qbDGP-o7M=J?7K9avJ z&q{(|^L30z!ZP$5)2>hB21Vp?Nq?nXyJ#b00a{lu@7dYEabtg zz9eGqg#80L_-IeM{)XB^HsgP6#{YsbD^W8S&Cwv(wXUUSo6W%2mBTUJVlzH$Ge%vP z@tF4BVat5lW_-&24)WbLzeuLPEjanb(TV~mThTvPY4&~MZ+I*!)_5Eb)r!M)av4JpAf zy0Cn%kPq?(of88%Mi-XPv*gi9F@S3`!}2jpUQW2_Al&yIme05B4=iICekV9AUtsAM z#ZaqHooyf01*y75CX48@Z2{_{j7k4hx|*O zZ(0674f&tyJZJf5?SIL+iry-DKxr>#y066f`&Q#eG=BY7l;0>Hvvpj3nplQruOu8W zGbdQaJE-C{`ZIo{1}{)=_98-(rbk9`-D}7eO8d*eqWv09OEy-zw@)WSb(1oL3$;$o z#&J*Y`kr7p@E9M%8lyGsr@@rx=QR!Spko!54)|k)$F{G-LC5+VDzfzs!z!{#8H%#@ z55k%ZW5OK>Uo2zWKjiCwszUV|2=}42DbD6o+qL*8AiwXyMw!~(htNh<8=UQgATJ(7q zeZECsXwetRcUT1aXy?pJEdR?ax(z~<>rl8;;ckW3E8MH*F&C-uXRCQpU@gfBl?v8CgM4cGotA0iP0?i ze~RWfEzdUpgre^vE>UNqK;HwT{vuFd|HqMs$6qP~F)|38z) z%a8l|DPKT*JkqP^S;V-RXDB*JjCo{!=aTZZ#CeYVmN4j5q%jAROTA~Q`vscq1z*C7~CtJeAabo08slp;15JuD@9}%UnpHVR#3yF~q6di$6 z#JE3r)C3mkj3fU@1Gf?*eXA8-LyUA@s&G3o(%Yr5$OlBefi!TM80jBUc$gSQU8V2{ zG4f-p!Xlqw>`kPB2Z?dNt|!h@XYwFF?jnu!i}Hr_KT3MCA-jAx^1$guNo)K({;K!)}ouphbQ_xkx`~k$$9O2jxJI5+gk#-JtI#jr(>#amo<~ z9WZ?lJCc5c80maQ(Fcf;-b0E$OpJ7k_1G!(yv;%Sm`>1aM>8L|KALnHF%ns=Xtt}F zFAa)rB1Zlk+qww(9`#=uq9qcnhmgL0qb!q$9#!^NS_EOtCRV1PhQDr1*k+xZxqb3SjpqM38@^lcY|@BZo&%yx)NSuIETir2z_}3ZqI1tzS5V1`OpE z;Gzt#JY47EGSkrlx)7HJt&i=P@wigTBOgOll%u{}Tv{KSQl>uEyP5QLf^X`ZZs?<3 zTHiI6z71LQz01-!$Iuru^nJq8$NE20{@rfrTWsjdH}rkm(swK9OzHi1OJ9qj53eUb zy-!>E?#!Z(?^`qfE;aNqew}}>TKewGqL1S_roIh^z9K_k95>gzzYk^6HyuKzzN-v< zlMQ_-OW)&J^ewjZ-DK#4(@$@krSBQ|F+L5<7XrthO#4O+eJl?;|8BDM9fn_~`@7B3 zcekMr%?DrK1C~Cvw=?P6ZRz`(p>MjOk9*wl@7F_YKj<`qjcIxb_WAseKp&qoKEE?@ z>GYm}0H!|P$4vT;hn$&zj~n{phCXp*6KK{Egm@NxDNEmzhQ4Bi)AsRfGt)k{lQP-2 z&eHdcp|8}?x82gm_Esi++^c1#_gO<9ns>f^pMxCp)x$;5XB?_&-GoXY z4msLajZ53N0CMyT+)g}H3&E+!MSX?17$@}k@GSZ|Tr;Ub z>jOI^cQ+a|OO1e9u3~=m!ngtc`oS#UnO~SZ`t$J)pbP-~^@Fpq;&tw?57s)x6B{Fm z5%K-=Xk*h?Q^Hj~t+G*`Y&Wj4@Qd}0RgLo771!4-Y|Pz<^?0xLAM~Q}#ytlPzI(#C zq)%^5_7ImnAaVb}X!Q5{bDC$g|8{@>K{t8;zme#F?-y3!XYQ{L*N-$VXnIfM6cOY6 z=97CSJU|WOew!D)@5PZN<9=EpzH71a;H%Y)>F~94mz4`nPNP$HaNnGB=k<)%P55a- z*`BzmtU@?fJp}*^P^kswNTUhPu3cQnpA*M57PwFK$dU z+8X4yJ^BykMDN?5-&ED(^vqUyGp}by-JX4NC1(G@+~}QtTA5~}SUBn3HOp$6ez}XO z&1o!q;4RA*sdU|cPXwzuWt=)a_&!H^?XL75$*nwh7xE_A9{s7ZEPinRt`}c!oAAAr zhhBcGwl=QPyYt>(?62%OrA6M$c)L^f^gah)D3NkyN^0dxFQvbW{HW@Q_sILqw3IbI z`WP*o(j4!Z(&83RYxl04^uX79K2bMyAJQ#OKU{g}>jOCE`Yy`3C8Y3ulsLbN61|l? zr!1deIf>uCe`@2X$PY6gbXlldRlnl!?r38{(~QRB8c!5=B;PL&6PnLEe43MNNHl)# z-jRE$HQK1Ycrs`5gVDGXKfDLuG%=tMy7aeKbg7ada+;_1Wtgkat18aUmrlEEfA4vMU&=q@tY{sH583VtSF z_YP;=j~VLyAVf8cGbF!F#uhSKaJi#-r_c@f6Rxa# zCWCVpJ$2}!xx#eJcUw@)1&2DyeU=}pJ1NsgTkJ)w5JL?foaHEJIV>ow3<@vvi9ovv z%t!*0MPQ~7`1&C*8wnaqO6E7+e~BJW&qkbXX!$E{{}d}kyE^d^+5XOs4Q<%7+ifin z{i^F$&M28tQZcXQqUww2@CwVlp~W+kEhRNelHS^Qedu_`CnIk8DJRcMo?UrKjaO6d zEnVDP-%{hvF0b(}U4BtzP0f<^{1L8AOKNba3C1;ZP|Wc1{FUn#&nd2`YCiL#k{a*3 zPPw=H>hhL3#oh^V@3^>kZn<|t`Pmm?^Yr@p5IB2%<&4vk#dE40oC29!o?F}E#fH2q zmV2?qRhLBy4ZT>e8ZVi#1UB7SlfV#k5aY*PH}3t58$bK(${O!K-W6|-#0+1YAz3vY zf622iUJ_c``WYN9nV6L*y*9LF6h}lFT;{4AXsg(`w!3R?|6s-I`xuEF_ZxF_x`)#p zeb|%PIdn|xFW+2Gd2H(`c^@|O+sbN+lC;>ywz+qxr>(O;y~Xh02wz7!-PVKMv)u#Y z;Tr1g?=z;EA;3Er++zmOU;O0x0o{XoPMa}tFz_`M3e$wjH{AM2vogF2k9l3e)UCPK z9?Fzz0bo|bI5%=@^g8c)_|+He z@GgiI6xO2o9;$d*N#olz*XC}`xh{IWcLVj9;})#Eu~u^{`KFDm%xxR0M|T*<@1GnnJ;4AHKwn?k}nYQx?d}2 z+Wo+gFSO*@I}Ctp9K-Q*lrI3TX=MHcFxhWNFz3UillGlp$#cd$0Iqoq>%%~X0sQt( z*nf(1q4H-Lcg0S_Ai&u3G|@~lfNLO4;2K90JaJl0!14SQgOcYtiNF&s4_~sReL*hj zW}=q2X|on!_|wE*XRVZa-k}L#(wi-sW7-<%f1M_PN#AJEw^+0}u0#2~mj5>``nwkW zeT#nDqJIOL&lBq|o|pNuq8AEUt_h?+?_UwhZzTx@w1;zv^z?>f;XA};wkSP9Ox)dI(%J;c8_*oZ5z5Wc!lB63LrQT#`V z&&IcM70q`=WQpS(AjY8iv&5&XH4ngtNW<>K#7IXTa13@%R=AiL@ti>nyO0$kpG1CW z`;ne?%72I$`L~rA;cim=+lgV9up8m{9LG|Q^F4)sMT`c9umg7e2{i5G!xkw+cbFJ< za_)h4<`W}5;{F-=4N;*dNsN3=0WguITgPL&rZKNbFrPsk(uWY9C~6|R->@iVWqH-d%I9Lpr;8;6*0f(RC5Au6$! zg8InEzrf6Q(#S%wmSvfuR}$wq&c%vuCr0ITxuRKLb1leKioS*z#(hxXI~1Q|5?l*& zucGfKhLPVQ9ubTeA!VUypOd6Qa7vui~G2;6fG2#(x ze4wA>;?&~}KG2scy(5a=N(}uw6@4c$l-;lB zuMs1@A1V4tV#Iqu(a#bi{$pD+W4u~|g%18&j4^MRK!!DC#>Ff_y&eb$HE^aHK9ihP z*Jl#R*3-)*o2}v(%QtjV@V4}6eZ1=0!NGF+%VV{05?;qpM|q}qsy<6aD=WuF&C2ph zNAt7hX(0HI_4%=rQRGncMSTe*$~&=!h;k%=Dd#Dg&xHx}BbOfQ zIC!WBFX1KRh`Vu_`uITs#!Y>+OY39WOnrNiu`S?f(Dn_3Vd~ojeG9>(z8Eg8??Z5# z`tp(Cl+&Q~-2#TG?|`8%AAVZjzrtZf3s_BBBt^NsonacTP|LYb-W)-3wQL&((EYUsnQ_Vvw&9OHo+0lVPPX(U6t zd6w$Y$en+ba-ERFzoXO7cr)em)k>~PScfqI%RcJh^Lcm(?XKTw32Gr7sB{;h)iV9tKYX_3@f%$(7*Y9??QdhH|r&oc6jCa)&el%y zLC&-_pYPS4GC`QMKYZ+Kv& zCwhBc!^UaJ_7B$G`rwTAY3=dGw2({h85d9Q$=mG>Pr4^h&4K3a=|r^5G5osk!EZi` z^jCG7$p=K(rg!hBlR4{-HsIIeONo~Z@7_u$UyAN%&L5z_T|ovK?pdb=-7%-laEi~H z;Bd+hYVFBA@nNnIJm4JJ$9(E}z<*`u+io z8O~i%?c`1zw_bxzpT}-I>v1t2RS8lM{8Gdlf7n@WlCUI`9!e zi#FdX^p9Gj?LiGB!{=K5qSEwr@>^f%ej9)nvjLuXlLd^w#+j~cF9o%sd54%Dn?|K< z0Ouz7l3*_JesaJ4Y{Q>=**2soeI)x2rhcGh?MB#-L@JKZbXG9t??L5R7*vg2K!4izNnfoD3MvDM5>IGIS&o zq>od38R5?~ay$n^Z~~vB-*v5DKtQK{TJU`awWx6-P z=!q|u@h%CuH}|;kd6ZDCutt2I2)v(k>sp0!x@7~WUwiTXvv{R&5pG3UV%cKd!?MPU zbOSC^-`hYltOi{hiZ&sbI^G-MX4%xB<<^5?#ye`n3#T9N2jJFeqK=Q^Vpt8@kLBFd zcPEtefX8%@uha2yxOEsf*-~;k=un{j?g6dc^jZsod8$GC@wqbN%|~X%!DGDnxOBV^ z!L7r<>D&S$PKN^Rw->ajZw~Y^Ug|T)EB*_#4g;riFNi&KDA0c218wTN6#Dq=Qy=e( zw(pm4GmK7SKW@~YwG!n=@^_Zp1}GQ-PXlFmy{xe2KMOh5bs88i;U!$AeM3fiSyxdG zEN2{)qRgk^6wrjaYk?+!87F~Qmod^KklP6+)66=X`j~FUsh=S@ojA(N038anKD!@y zCybe*Jt3=|74y%UA2-172ZCFfOja7dXP#LNs=88j1drSgyi>kN{Wadpon`8b*gW*y z*z3!VC+&7#yk-b%t*d&m`c?E0%l`P7yTiF{$I=(}b46|0Jx-78ImX)y_e9Zul-$CE zUR|8`0J#n>$ca;1)4OwpuCCIY#-VyAzO&B#KECoo|5sBd|8YO%sD-qPc=sGAlwUkA z)*6V%?e=<{57hUJ^tvB#ihCPjsrX*H__q2hl;C>u7iy!8I~ohHp4>^SJap$k^u=p7 zQEz=?UU6)hT)n&I0dzD!Jgzx!d8JC_RJ8^=8jtMKYkGNWC*msH9mAStXCNmrUaZfK zHnu)+95{Pdd5Ijwk?V@%jYv1F2tcPQ?;hp}Y!Mba$W!LqI2C&81HK-tOs2I$Q=rB< zyxVy$F9&O*k*<>($1nHP+U?c{a&J4W{nH(t?J{LSI?Vn!9`Wj)foDlR zs!{iyDC_xbS8&dg&y$A8Zn#|TK9~ETu=1E&&0OvylalTz-xtyE;zvK6?mF~f>F=H= z#Nu?0=6oCe?h?USC^)%qB}%$(P8`pxJ5zYA7GC4dCOS@VW(v+j_|4-FW8q`&;#tk* zcd^`<>*oHM8gg8Bd@;S`v&+=Eqp@F8<`uZbn+uG+lx6KCnp9w<$#{+o8Ds*t&$z!J zBaRCa)$nkiBtt2swEM$=k^cl454-uFWzhTFi9aU(0tHydxuX+X$@rYXU>>@kG8i{f zVyD44k+I$uFeZE(Zh7J`U(oL8gcO5pqQqjsC^%PSnVe*HM++`cB-{V)=yAMD1eu8A z9+H$I3$9V*bl@Yb?Dp4aqpI~+ZmXk))ynPY45xC^D);;;YbIQT(hv;e1Y)=&{@_kd z98KhL<*r;g?(63OQ64psBQ=c=!bmYR=Y5u1W{$(9ZI&1|%GayW8QVln__5(dY%L`} zE})SsECDD@0Op_s-d@6yFpDwaM2Y+bSXz_DapkXRzA6d2*`@g!YrUH014LkfAn+8>5obR zdAPE9Qu32F;}@fK=I3n5mmryFo*Pp43Wdx8%@O+~=Id<6uOn`0 zMe)qy^`US#+G4k3XF~JYbCO$bS>VOu=oO=}uQndM=(wkBs@}FF#M~8ub!S&@2qhm! zRwvF*u2>N<56FHn;wI)cZ=9J(6t{Sr7kdTaA=&R!(Pfu-SC)rT`tykEedg-8_fzb1 z_~g~)-c!zUkpN@G8y1guukRfk!Wwd(I@Q(IjW6HnRpX-g$OAjDxNc)dx~G3Yzp&fn z3%hM2z8+^TmXjlmZSt+IgkH~JFN<%5VW3}n4fEQ1us>l#_dqyau}s4VDf;sa6_QhC zzr7!3AIm7G5y2on5ZBf*xTUYNXQ02Yf79UD%o`l)Pm7Elz#>2_uZJyf4o1J;!Du7P z)5y+s_=aMeYCDSEMWUDKv>hUrEOzx=Kxl8;tPIVdRK(3Jkcs0>b8or zVUS(u)YBr0oqx+M`OJ0<@}u!qSup~NwW`wFEcRUSlQCJngG$%HroO)3zV(@mNpBkL z!8Z-ZW+qdW-4vZ;8#eUn9Q%8Z_RF!4Y~%fG1n9AQ-Ed(m;&07oql5Da_P!7{LiGHD zX%E}On$NKu4Qxc&wAmku!{3~@cr97Rr{Y-pD31O%W!cCw=}hsO_Nw%~&uuA)+Tm!E zhShLj&yBe!r@a6PFmd{1lOeCJjc)a>v+oP#kdNCvN%21Lbh>jPJ1iV#~kO@-KD%2nptwydR~O{Hd1wsg{44oMf;j05H8Sn{kj0`PE(NmyUG&=>bb%6%6d9!9If@<}0I z?MnrgNck#DzRH)B{?(R$ph^0lDf9<{&J<^SlIERvapt%QUTB3Q?LEu%2F=;Q06f1t zE_t3vev7w-w=ee!}wSx;V0=|B23V=#*=qy>md*KaPvL@s?ZuJ<4B(pXOX+ z`QN7eS#$6U1@~G0Ke6cNl{{-|ok$ zL;j~apHlQ{ge}7AxPQ0gAF=3PTJ$RxJqd;}{>4Jy8BPfeRUq!aMYmh@)hay8dl8=J zk6ZrtD}O%OMR=aSWBLEuqW`Sq7Yg~LGXtZ5v@b5`DrbqJSu+=LC7;m-_xqw)5n!;7 z*ycZqrg(;qq7lOp`UaVr>ta+rTPHnp*Vyc0Wa@2W5rp{Ks^}QW9!~GNPI<6Hw)`;p zc9+ET3(_Cv`h6mk9i-PV$m$x3)_qj@0$`VT@;BQyQ`M!#O-;WL-G4 zp*GxU4h#wNjR0c?i-Is?yo_Msj%W}j%r^sM9S7*l)L{?p$P~p_WaXGa1Ql4#MH%ra zYz*$NQW%5Rg2oF-;PVx}K(0rKT`2oHu{Cl+ zAa)S~19+aiz?aE)VXRF~A`lCHhvIk2iMp9xQt!-l%D+e9x66KMtXI*9kFEIFMoe%L z_sR9$v3~hZi>1}xzNKmn6NFnK7Xi)QOl*T}8xynj8^ff3lKz8IPh?2;StAX~zAO0N zfgJSm)fL;M(hbaaQfyehs~EnNdJvwi6;-@Coz>h6uj>>NpAF z7PVFl{JEs@vrx$`A+E#u^9mygA{=iW_3#!&QfiGEXk>vCsd1cZi9z3_@CS&i9OrgL za~jj%V+iB_UGX1P_=gJrjQDiN`L&||Kzy29Q$qc0AaKttKMhOzc;XVY!4+LhoItu1 zJ&$-6_Npqnfp~`FtW@-c3UjWN`nrkpu-HV=R}iBe@@_?oJ(!pp(SP4YSM*9OAA zIQg(clsCjL$}!><_YwJSeVD^0=a`7;6%5nA)qg)Y)MfnEKQ*^$E`o93{yn@S1Sw?ME3qawZdzN zkx!Q@+)j-A>QcCe82PqA;WRPwZ%E-`V&vmh3Xc#YKesBpjTrfQlfv7Hk-xVpyn`6| zJgV?cVkGiTh3_IpzTd6zE@I^WeG1=CywH*7>I3g3jr;MC!VeSUzC5DvKH`+)Jg)GM zh;d(@RCqlx?gOeck^k={M!tWH80C%&7?{uhMm*VZ#B+@NeU>!x74vB#KPM3*A4`c7 zj#ER7eB*Ki=GR(c1t4P6EV^!?my()Nh6&@%72&`>AgwO+lirE+#kq` z`-Aj`7nk>AMYeTsgZ82Nob z(IWqm?+)`B@=;>se_YX}#3|UT=oE1s8F%1R}gMstxVWWe2`SfwMZb z8D%o|crr?g-bzNFjD3qNlG(Ln>;Yuaa`dv<`VB&{IH({)*F}v==wk_tEX|Z%|EPx( zph`O#7pg_kW&;v!ePRu$`UE8KOF2)HW8~;ZK(#K~M@N$5JIszZj|vp%c=^s7k1M74 z+c8lLPtHE>quP(3$kHZ(!=%Vd!JKl{y)28!l5{gW>}T(DrQwW$N2$=%XI3 zZx`IAz827#?7Q32cbB1$vte4_k1c(xv*`PQrEiy^FW=CIrA8t9*p`5(4?4Yn2FFbA z{f0g?Ieh!L?$u21mGC>!*M|40a!-Shsc)~Luh7uPzL2SJJN(c@@j>fbWa)d@&{qU$ zoquATDrnww!sl?&PlMKHe=}mAp$|EZwdmK_WcHa`rc5d*2n$-W_ig&JCx56(+kzUzD1V4gUSy`fYx`WrLWM? z7ytk4y$yU-#kDp*`|Ohtk`Q7*3?IVD2N(%CISC)41`IJA!GNHm#fs(|5)Db31dZ0K zQ9#jJi$E=E>cy{CtG0k*p=!~pS6i(nRa}M>z2=H*LE!(32RNMDE z3y=5o^wBzKy!S1_HalEizbkKNJ7T%k{3qgtHWw|w;{uZzv6MTc|;bn&6 z{bd$XYP{boJlf3A13ccV=z!{!?LQd_c&-EAkLGCO5vgT4&@=nNf)Mr!gOK%nG7g<@ ziG}whcs>WvL7$#(>Ai~I=liu1sMb3TdS=~)Jubfw=Lg${zbfU1FuWru}{i?n-SWg1MTCX-?wVL zb8u78qm`5n^=?*pTJ$>fmKyeH=nXhA>#qsV5jLvwRw6O==>KoW3A#+X#>>a^j*~P4 z$~+lJjcmjU==Gs)79jo{9K_4S!8~k{c*?XM4JnXT;HF5Fv zVa|!|Se-Q{Iw6|YAKc2dR|PdSJA!xSMoYYvcUU2pDbGTc1vMWYz_%oxa!yRy<;d@G zh)~K?=OJ6KutBF9=jkKy=T=>2oHGRY9ND>+r)Xs1^zxa$a8@ybE(8%gby)rKndy+r zbO!CTf&_HZUW3MKJ)cMjL}y^OW;l}k8&C{*uM+-&EmP#{($?A*y#JRCU+;B5HJkrO z!pWOEH`nbhbJIhCWPzJ+B{?9Rac*}gRGC|qfAKW;%9Sn_0yu`kwT?5^y&`l%ZmFEA z@BJ{*x&4Dk_bXoK*C=lA<;3c&5>KVrW))dblLS*hp!~%uoTIM>f`WLU184 ziW?P1(X67nj#{ih2z4}G*4&Bhk3*$1X3i`ry$Hh~9mh~}qB(^0yjt_VfkUn$zW2TF zHvxxXMMlb6&YPXbi~T?09w_wt@eq`C5WkO!yBO+leym?#-%WW4oDb`l^GX#D+&|t7 zoZo5&SBx-O4=tVelR)$H^S%zuCUr6UF>ZLR{&v zL8)_$`2FAL%2_Mrisx%|%BaUZQ`$gvVEW5614{l&7XJu%re|NtLj65!$z%T1+f^m* zwB%z&<2jvtmTT_C&G999xgjfdF^#9S)#46twK)SQHbRH`qQ=ml$1n%BoLa<|PsKYI z_N@R0P>2-w7%X=xZgd%+ia)rW5UF_g!k(3idwEj6Q)f@%J00GCkg{b-0U`Hw$st7r zGd<&{ks?#x6OqU34*3p=_dVp#BE|iU#0NOrhCIhM-(iMGRd;1P+nkg=nsR9ms7wdF z(Mq3p1=PDj>D{5?r5tkwBtGQQKJXExw}2G5o>(;D74_etK!rs0vwRLsyonC4c1CP3@vD1ti9MjU=+NdG$5=n$PJCJMVjBMnk zMTFt7!?j&q9nE#vTD}t%@(IH~)3aUr6CK!h7})0YkL5TRUdMen`vVW^@L>O1h=V?X zeUo814*C}zyxTt^<|D$y`;CFev>K0ho+jSS;5qJe(0KKTF!6#ghW5}tQjK>5&WWc3 z`}hT#0oAg#I5+XQ_eu@oh{vI&@iyaJr@^WC1CFUYQ9;Y@2d~d5Ivxzij}BUPHzLe@ zTaa%Eam<%j7@hBKoa;0=6^p@yc%p)qJqF&yyBT=Qmw3EFX}llcT&KaQSPkZzJW)Z* z{sX*;_ayL$#RIM>hR0`&Ory&<9t~yAzov}Ge_DEfa)szYoDN#=14Qs#hi(|YLNlN& z2g7?fO#5Cp%1ghi%lk3TkySg046j4*Nq&Q-!~gL&41M<)9K_4S!90N%3+d?3FUGjI z?W`kHFNlPkYovod#hrfh%I5fw(AaNK{L)Oc=gW*)ky7tNphy1=`uZlBTkJRJYuNoZ zWmiVkxTbq{ti8r5Jf{EjrVA!HCyspU-a~1Qb7IlYnm%C7M#(43UHnq2uD6Y z(J379=G3N>7G5`SYWpm?1B)m)sjr|3`@YPB_TJK}=}WSk3U-{@l$;y**mbv7OnvRt zruxER`;v2mhjJVup4#M0Kec9R)0+b#bF#z;?eM;MD)Oe+REDTiP_uMLCBEay^TH;P zyLRBz(3=Cn&`;|No2J)rml>yf%Ro-(){05}^Kh1nvvK{`;w%qm$M!#ivwWOo_B&T> z8JLW-wElTGn}W0C{z%iQz}7Y=M;id*#keLTk}J;XR+Q z+ADSOwC-hlytdAb4qNDbP1DIMY@hv-uX(N5gwgZ%Qw0>~r@e7uNN0 z582GZ(S6~QRR|iht@UvmjH>Omb zaOU`?%@xP=>GFH!2{!P{=2?F>H7!9;_SV?lzsR7QDkkd_;1Jqr|ds4`pgdwJbFk} z|D-Q@-=l|ms$c6n26}yc_Z-Ls{ZU`wkm&d!_bU3^?Y_DWVCG6tgy2GWl;b)Xf)61r z$3ud0$V4Xia_pRY29M0D@!grb@^*~m6QUhzpCo)E^-q17Po>H7H|_Cu8d|W&ji#KL zvY`A=yGxjFihhpdYbRax2X~b&zF|A{rgl41heh3fkspc<+kQ~)vlPVQoe%q$96q;G zY<8k3Fi{0N3J^5TJC+a<)n*aOr)LufFaumOMAP`M@ z@K|Yc_7f%1B$;*!utkn{&K$gbp^{|3OO=0}yy0gSwu`(`H7RF~suAID^il8W@%(%L z0cXlDeD%xnWy*c4g3;OX+rXaPo+t5kO3K`oCi{0vzxQR{cnyZyhoQcmLbpG*s}!HY zSpj=7$@IhIvo+%L;HZc{v-9@OlJW3FAL7|vCcY1w5gqM4t^3NeJNe|!+h57`YJIO; z6O6*SR5XqrSB9k!IMDb0^e4%Rp&F6#lvoAN$%|8a+{=i-P_A*q;j?hhsUV3Mip*H6m}E zdNMi=UqaSp(e&W1^|JSeo^YoepMS*(&SdeGLfIF+p5C{|-Rg409XdI%abR{P%Y)vZ z$*5!x&*ai_qFeDRe$X@yst{A%^={=n^N-J&qsH(QOu!0or9K0p7& zt*Fm>{LPD0;ctFqI{r?MjK|+8sO`X3kqgTseXP?>ViQZkQe-~Czkxf)EPM_1bZpg_ z1x8)v1iWX<(NQSRt+KX%irT()V0K7sKDorJ8&UA{zE=<6)s57>Vg_rXx8iQp#9jRp zC-3)-N3ZXM_Bij3l!seyZzaLvTeup=SZ*f_P~~HKN!HfhDWy! z;3js!IW?4ff$UH7qCZ7E`?wP!-d6{fMv^vXR|PhYy3^U5b*I=I{Ia{{m^&+?3!}5W z9$0W!-!ZtG$(DYQ_b{O*ri90+;k}JM_r3!joN|M@r_z1Irq`f<1vj~y0-M;bfjp)k zw*8`k;K!48rAA-sUU*~R)?;pTZauq6+=_mPmu%EXI)aAx1#eFSH^sZ|*`D={-ysV0yY+~{r$Y;-n?+s45!c=qsW#=6tjgA{o^@U8(zxVc~J+yGR%uhbk z=5uZS?Ba6)Or4g`ukf=@{tl;%zrQF;#}UTCxCTY*F2_2mRrSr-IiwTQ8+YdbF$ zc+%4#T9A~#;_%m*4A}JZhT+qV_*urEv^oS@aOQ9$PcK`%2iu6p0M2+B!{mtJcVe6| zX3Q5TIL3_Oym5y=4!ul~Y6Obr3^QXkfpG$6%s%S;m1UHsB2@+$XTXfP)AYjcJWHLo%@|gM^HVcs4`bdiW1eKW`plS1Y4b~F%rUI7|1e{g zG3FT=!#^lj6m{u5Y3j&T(cd<8e#3g+Y3ejG<`GlpBrwhcrp~#v@Ln@!7VG&gGp38F zZZ~75vlLro4FABwo2m098N*J9m{%EdlZ;V4VJQXc&6q7LSC1Jpn`QsJ88ekN|2Y}M zE)C?_B$t{oyIIneMvOa+$ZTqF03g+2FwPdevWy~lrak=a_}CK<7EsVUpu|Q zw^%=EMoiMrnCj1{0Pm3-biPFkKaeq5UaDtVhi}UmKIVhYcE;?MF}*S-nU(I`A!EvA zOw!khT;Zi6WN-2_j5$fh@NqMC>--ZKC(qN7F~hQ0(qn^8QaeVclg7GM@1T=+QTZv< zjW@Hy=^b_It29Xx9JWPpnZsL!A$0jF)@LRkZm%8B-=x{TUI%(@;mbU|Da@ zAxF4dfb0BHs?l{~m(ky`XxM|#{UYo04MXHkq_wXaF@ZhI<@+*5b=NOZhyKHRCjx7^ z+{XE?jFH*)1`AjZdt?laLCuV%8Q+jGUKvx5#lUj#?UB^uXwP+ylky7f;aWNGiL%rC z5+c(0hhva|TgVQ3hbA>4;g4A-XE{##SxoqAD(s_D?}(29;=GWa%wF+z#`CQiHY)wG z>;~$kS?|cV73&99pif7OwJgU z=4On~IPbV)oJ_n}3dFVwRa=wd8KE5|KSdM&K#fwAdx~ObQ*+Z&bW4APR2rt^Lb!yc z46$YEaQ{Z9@m)>j=BR1@4OOv~X@W@}*wa+UqKC#eFO^34HZ#qP3uWQt{ut;B2&`8x zlq<@f!7#xia@_NjPKSX#pJ9gVBk_2)9|IeXK_f5sSlKIhs^6WKt9Z5@gU*+Il|iT1 zcChC&uyGlNqA@!>wHVHmieI7VG)4C-s>>z)GUDi!80d=_v|XC^deO0Zp_^uy;1NOh z&%g@3FTD>(!38d0S7*|F(#^mU;Wzbzn7o`2gJEB;2+tHSWi-u)9Co_%0G|pjx=Y=+__at zr=7jT?FwU>L3|?JpVOS<=HkhBJm#zE&X}p8{M@{`KE*GjIC-bdDe`TsdvB_fb6Ux1 zCB->8e!;g>o!rw(e6Zh3b!K4W+=^Mp=aq;+&`CZMe*AFbKM#$JITwLgnwNA3Gz?U^5hHMiDhnGm@@9nn`xBg{$Wnu z($nUyz>JJ|0dGR&yg4i8&7J0p{xS-9d>*#^bw6@ey4PPFcJ~P{TV?6uImPZh*M#S} z87WzAN0~dh42HYQ%iQO%D%Xhw#v6IOf-QlMbMRInp6#Eojd4+q+Yxe)Ej!WeSYEYg zt(zGRq#G)~#@*kDklPt@(?XGH_%7UQBIItrrtHEezFBqF;z&vUg?S4nf7Trzo-=1I zwn>hZlwjZCmA+DZ-EmG>94U^t8U8(rx46!fMO9UKOQ)9P_}cI~*U4ED!Ivz2t^Eze z7MJ+!-{U%=oJn(T^+kTywKkD{77;m}!f2Bsn=HC*&0QHz|KB2|s*X zqX~bNds6-+clwLe>^7u%}gyOt8rB$aLUmVH3Y;slAdUtqA zcy4j&oRX@@9JAfuMrODAaGy?gLU~X4qFxvrwL8t3K7R7}>7L^Vp+IgpdG3W5%qc2f z{FCXQox5Vrg}&bVcA67DYfi~_Ul;oz&Bb{fi%tLnbBAXTg*z}Dr zr#s=CNmY;h@Z=Jo%|A|evVE=ht8}Z&zi&qzvLilbgy}GPMpzN+?TDM~h%Yh1G)I(fwrAMAhF ziC(fJ`s|1|?1-P*5pUZO@7NK)wj(~UBmQ7V4A>EWwIi;}u-foAf*VbQ(tDd(bn zKGT&CagB70?`W%CU5)v7t5*5bsBEfBN?NNs*R;3eGmbW7ZM!#F&_is6ZPGyh4)oH% zj>gq(mmS4GpY_$))~`$NHZCFLK6FjBEj}x18yc$X*IWw|u}};du{39*eE zjK0REN>u2Mj@4Ki!0weOm0cy6<<*6K+3`_!Um^Gr1U)UZg{gKaasT?$v$*6VH|jh9(= zCaO8?vVt*$wnY)w=*}Wra}cssr-O20yJBa=mCdWFy|iZgvp!89QjHHeRM+uEkxW~>Q;8}Rx!`?9UIy0*R=-4Ej^=22R_BDFTwcQs$u+;s)Y zjNJ+ii&-pRclCOVp<$G1aEGH0>};yNw6PjHOSW}X*JG}I9o(~-g}+r;oJ%>lYg?LQ zLqA>vbXKkY6dX~5Qh3{;`ui!Ntub!eL9wr>v0CCahf=u>Cw!8fsvgB`ZEO)oXj3(8 zsyo{o>jCF;D}+93*U<&?M*g6oGN>Va{?Mzx1jP>*bCFO{TW9f6Ke4TUr*kox_cPt- z1lpYsY6qF~%4U8A#W(o8YXY_^GV4}cOB9IDYpoT5yYFo^*@Ey^SzO7=` z51-ST`SN{|t{?qupIPt2F)w5Ex}^2N>)ji$nzAAzvM@Dc^gO(UGt=|^lU}2#-w`l< zc|88yRDQ&zBF&dh)&HRH&aj?!y_$G@&OQ&{XNlRfBxAH)E|X_kljr*(ljr&0%bVpc zllFM+WybSd+i&8t-a|NacoHW@o6XDU4xF0-Bh5BgA$5#4n3qwoO0|L6{?j}x-Cune z`)!PhjGDli9ti752gB}YDhCAG%e0^GznG5>e4kg5k-u*E`jqR3-H^N?>Bitq?ibKc z=4F&GOU=kfa$kG%y&u}|7U#^2pjlsDyJp|woHcZONM{P#D{(T{1=qXR%iOj)frY3z zQ)h)x22 zeI+1gV4C_VmVS!FkN01WmU!U$dOv=um<%!T^Kk?qrG4@Asp2#x-!J7A_!|#gpYO*@ zmupdpN52+;oOlJXBwy}#Z3^){PBn1 zr;_DigbZ;cvix3^KYf;XB%snm&hJ(E?bkCsBpA|Ty z&-}+&>Bq=Dh?$=ENdd^2em@Q`a5ZE+@cUPO`{OM~Ef*^&{qnK##8N)al8=-5RmQaR z3>Yth-^=pjO_2I8$MktciU)o_%df9z0C_sD2wC!w#EZlrLa{TR@OxT*yj-at*WwjA z9$fTlzdn0;Jh<2mz%QQ?7vjuC&-KgWJ(-I9ewJT8RoWBpWm7G@X_o#psUIH|@t)%0 zhb{fE)Q^wqu!SG7^dpvjyk(7?@@%o%?>7QchpJK_&EP0v4dpM>Q_r#3i_qzP~&y8t%@^VXFF7e{Ms@&4A zu=FdW{_8O<+n-ii`tgzI$o#lhp%)hD6G>gnd+?X{OiRAVk}tC4 zXIb*IEcsGPzEs+?HKw&RcE%GI+f4cGIY;Wpd+j-v{xVB{nI%8plAkZ};$HH6OMkhg zzuc04){=kLlCQAjD`bB0@w&p&zu3~hSn8+8v@VXF@x&E1mVS+;Ut{UlS^9OBex0S? zVCgql@|Bi+r6q5&3c1CuO+|BlHX;?w^{OSmi!(|evc);&ywF~$-idFzh=oFu;dR|@^4u3Z&>n&rGJV? zJ}mA__P8L3Bfppum%8E+OaBq^T_yJPABijD%*AdiZ>ktx5*_fozmA7*#!qqP;>#!> zsTfcHTbBN}EdA}4e7mT}>Iw$Wp6wo^{<>m^rN2WQ>(k$1>F>1kcgk-kQOU#KY3V;| z=|3v60-g%5F^+iD(tpg-e@x`4dj}8yF-w1!rN2v*DE)GYzsu5p+|qwse*1(IO7G!+ zC$5Y$S3F_qKOwlfi^0=>!ei85S3GIyKPg^N`V*kzKyC(CJZ0%WCHL^9&S)GC^Td^342nm&;(KvM%Ad3N=PmvPi~qjG zza;Ht-|)f@^@*geu=$rQ`K#i0s(cg>Ck6eVQLInyr#DHB2e4AkwWB&vf4Rk9Zt+)H zJohozf$49u_**T0tHpoY;@`0NKUw@JwP=cYGQU!bUuN-_f@k^J|M5{t1ico>Mvy z|F;%DOf4Lv4&{?9evZXo3ZCVeh=bn`zRZ$eZ}GQV{6i{zxlA7tPgwHTEdF;E@8EjK z{PSh{ToF>&N3hcV*-D-v<@sX1;&UZGMJ%)QFSPj8N}tul?-hHCXTcz_e&otrP;dN9 z6}znTKUV3f%kK+2xSr8oUT^q4;S+p(L@e>~rDBbbpCP`g_%fM(me>Ve2j=mTlH*~S z+<)^e#nb;~;d#REE&btebhO7S-zj1u9iIxsD^c<%ah`>zcnd7~`4+!g>93IbbH(Q^ z`4%OgCgtVgUQ51H$vt~3#Sbj`FD(AgN}tu9h3|i7auFuZ`Hm|KE6=8Z*Ma4kZ}I0U z{c(_G;rD-w;=TT{NUXQ?|J^4)OFW_YUYUNWct!CuB!7FlMI25S@_D$7c6T$ z&n^8w`Q$Ys1MdcDpQm3ZN)_+*p9XQ3k6$S|!Rx>@xB28vVy7j4*(bk59J1tmam@VL z4YKgX!a^2A1>%=0xz`_B#f6r2f8mpN3D>xRVE$9U(>@RX zGBMwh*D1MYU$?m0lHa4`p1-$(_lP?!`L})Y`@}1j z{FgrY*ThGbeB>xI{|Cer@H)u)QF6MKEPO@jvzDCuHG4Axy$zcaPG=f=I$2yY^c+z+ zpUOY?Q$|@6sf;OB2`67Ank%d~bgsjUaBPW>d9&3mjjgM?n#3w^LRRcE>vDd(_r*j` zK*RRZYA%?X@!Zi^--tP@4MLh0$Mbk)P&@Vkmhu>^nrOyZ%JHg@*%*=pv(DrcO4zI? zs&Nh-?P|u%*-luYDg&^cjVL5%_jX;;uBT1Q32_oa2}OKzyf>TLE1f!zO}*5UU*#v# zIXl=c2Q_5@_3Sp!4o@Ge0IJQRDHKi*?Ysh8)OWPCwynX``pdXWvX^kk@1Dy&w(;5a z`qk}%r2Pt^w(|CU%Uz|fZf)yoUU`K#5!{&TE-g@Bp~UX{^;kA=Ip!gu;%PkF6X|XSQDyxn>Ir8tFOeuQ;ZN9ugj$^cF zSA43xG=be}P(#NhszsTeoe({_YmM$FgRLQ$_oeyvmf9}V`D$-+^%WT3-V|$p%bRo3 zWBYZ>-Mqafh{dTryjhObwXIm?!o9Y=BDLwI4Z1hz>Cw8(oWj}Mb{Q7JVCBae-Td_( zSG0Gvand|y{C9PG?W5t#NU@mS~ZGseXcwl`%bDJKeDx>y})>SgMmbS}b zNJn#RU2_WuZY+1X*h$u)SNQt2jz+J7;$OIAS=c118l{RZZ+x+oJqA3D!J|{f8^hcz zr-3rKrFEu>8f4{4Wu8`&mg!mU0^6m-3mbKZ`RQ2apy!as)+EJjp=XJSWtWak8&5nf z-)|J#OnMz_1bTy`^(a{JT8$|VUJKzhm<@PDy%<`|{T{`WJF25!Al}c&3MyGJ!{>BN*h*O#^G^%8# z@tX8On3mHk8S6lF2|d?mO5#{YT4<&2+RPk`MH(8NQOsDCX|Ohz`I*Xcb)i!8rqK_z z#?72$AA|5k#tWkT1iU-e!6m2#xh9iKnY1m4Fs{pJv7r}+v7zJ3)HDEN2VWs%Z(&Qu z6Bt%v??5FOa`h!){g)9lyQU0@f&;lL$I6M8I4CG)Kq-8CuJc7ZN=BL9?oGQWc z9^GVvM1v3pX(Xz-p_F8$3=$5?L#na=`IaE6)t1`Sq2%%ILEr2{h*x(4Q9NDZmFYU) z#L{?b-RAy<_d0cAX*_kTauO#WLL5)e5#uYfUcRmk7*ZjQAum%$Mmd5?9A{8gxJww) z4Bs8ZppK!pmpq6DK)xE`2I!Hu%7Qd(W;@G0{QtAA0X1_^quF<#`UC;~`zHBh#nmdpv0Y z6HHNIR#I!k!4}KJVK-6Cuw8KM_iNw4ZvS zvL74a@|_FwmF4(Il>_CCAU;s&$hkVH0Oh+W>P=%j^rXDV@#gqLe>UU89uDj26zZcs z=aNnlqE*rBNQ)iuQ&PNe+7BA|FCpF`MZLdE>MHxDJMtZCDi$dM0^fRbFq;^3rXwn; zH_MUxEC$|I-$X;bFJ(NQA1@;X9^Vn9;>FlF(vuxgN_vWyj`V!;r#g5G z97kM9ey)SJ0-&ckVk0T)aSLgwYOiufY$HF<5nm&%@MdW+-|vw>-4QQ?V!s^GM~aF4 zualxbzDbHg2S8KjtNMh(~Czs_LsrnbvNqei6J>VH8)_OeK zMdDyQ$^HU*3FN8us{I-qaSwUq_b@2?@pjUwLOe#A?ugx_=zl@b)RhVk{Uk!ZPW5Z_ zmrU}&!O#||O&EuuOkY3>T-ondse07uVUHXKu&0aZVB}4tz>(u0xU?q~c5)6I`{nDP zwC_z)*o7f2^O5y%iPx?ZFZJ4yRJL!6vb!}tZpx94eq{kE{K|4t)K`b%dlbJ_@jDg& zJyO{H4r!YseoqRVzbKl5E5q_=p#Pgj3O^?O6DCk#XiI-4 z>k}VC%O-9|oMw=Rk{rM2m#k;n9aeM(DdH#G6%r zxJAWpRCJS~TNJ%b>1|czzQZf`L^YvpqKcpRRizKg`kA;*>HoX(8}}$V;-!7}EBbXs zA5`=qMITZ0TZ-;b^if53Df(?iy=|<;#3vO0l%jhTeMZq|6@6aS*9#sEj8XMC&hfqt z3M#)13OW`B2eKWJLps(QF9F0Ck^hPEtKhi?F7SrHYza{CXOq6>U0=!9lkfMgbL7{M ze^rPcQt&sB{!qwqPX2cCF9~^_C;t%n?+fv`(&wzbzzg2D?I;HnJ{m6Mb(8#ml7Ci+ z-zfb*kUk^C|0q5QRT03{y-ZT*A4dvMT$&|+A}OXG%JBy|T#X3q5hAMOxKxP1w=wrk z@ztc5$_bYv(|?ZiQ6a8U{94j)3BfMM{Ju>3h!E@&ko3z!tW^AJ(#=9}qk7_BLwc(>mybN>@CD#hxG6pPdr7~5Z#gP{7wHBeo>u$| zr0a$Fk>a_pePAu_dldgZ>9s;|ZXfafN{Yds;(Gi@(yOr_wc>L~F|THt;-`~dCB$6C z&nLYC_d|;R4C!S;)G5B1G)agq#ebf3f)Lj${)?n=dRrC$@1&!J_=e&iRrEWgn6L1> z;$J3RDFo*TvK;#r{k5X}OirLnh>sPI9SlXFLx>Ti&>u~@8guXzKZUd%bFvgaoAgqw zc~|_Iq|HK{r}!15^+K#td@Je2_|~rCdq``A_=4g$k**NptBSvmbcYb%QvBnjUl-yT z#lJ{;fe^1L{->npdvgj&KT`1y>NapL`X?#Mb*!QjNEZung5txZa4IJ&zMS+7A*vLA z4r!$j7b(7hv_gnB#dGdqpd52f6u*IVt`M6Q->c~Tiatz=i``yDpCyI=ds)ffQ1lmy zzC$`)2+l!dIsT;RUr1-++W@#Q1w!bTr1?UeNQ#Rp=O6~c_+UHfY$5pJjKHaw+ey0A zyFUsXtM21~C9kjO&w!Hsp4VmeE0`+#9Ux?XEGI=jT|gRA_xs3qIe8?iAw|ATq)6OO z3j4cBVQ&v9z&4P=o{glaudSrz@K*v9_4@!R>U}#Y+G95<+UaRhwBL)QONDnok9K~O zJlcOhDf-8|r07=%NzwlXNYU?v1B(8cLb_760@KYN|;lDPL!mn*5-K_jI{NMxR z;UBk?-j4ED?$l>AfgF>HW%YW854h{~*dw3jZ(Y*B(LnNpZc% zB*l2kCVf2zGj740F#I9aFY22vP#v!WYGF>bafx|I~;r&rN! zq~+?q2J`^|zCw7vw?Ma(N8uh*bT=u+*OQ7qO^R{$oT4w1V!XYqXdmfPd>32MH%ZU+ z=9ZK0Cy#OXj-v09Vm$sv(SxL@tiy^9kYarPMNz?iT8s8pG=;Pteq7N^QjFWtie{5y z{L0@wpds?OKIJP~K#K7!fA@e!$hWKeF3{QJF}}+bEhp_l`zyMD6ytr7qDx6J?w2XL zob)QRzoIpy@BbS>In(QeZ9>OKy%hddg6ouV5^;V*7hbR#MJ#ui1l zlEQ!VD!PqyGumI#2T0*h9#(WaDg4S~itZ+be|b{Tr%B;wo>TNiQuv#f740L1-+5ip zH%aeC`zyMi^j@^TqVJO4kM>veASwLPVMPZ>A4K~rDmd=pr-F*6kUpaBGeI-S!*B6h zL8RHF@Lv-Y4Us;I_E)rk6#i_Qq7hQ~wHb=eCWU`1Q?#5Eey&o{1*GtIixgc-3cn}s zTS1qTe+KQZXbtJJXn#eUNS{ahE80#9zu2W{H|h7${)+aH!cVSKbOY%R(f*2VB!%DH zqUcsq_|INNw~@Yv_E+=)Quxz{72Qq>zxtS>H5_+ILVTWdxDa0?O;`Q{{!#je(Lx{# z=?~?&o`7%3v%Nz2y+xWY#Cp;K++UNz-~BgfL|td5<9>?y!LQYm&Q|4xAKOG8{_B3y zav{D$T7fkMq?JPOi&XSa2T9?Vuot%UN25uXV(v5PxfsW!@H<>_g6#nHo z(pq)jTaW$|1P?#*c~ba|TS?(J?jc=`>nADvgS?;Q{W0o@ej!8(f3TDkexQ*QklCDR+kYZf_k`&|lFe%1yQZgvU?-)IyTNJ;QG+SL4fxlhGtLql{cgcs;bqTz{fA;ebDfoQS0(IR0 zUrrvzEmHEOq!THF>co>egi4S?-s?&-_01u&nf;zQgnuWir-I)aeY|v1ElCA=^Xd47au2= z<2<5xu9=h9eZ?;)#kg-#d^;(||2oBQAiWm#q4@2jYjJ<1_;*Ox!>=j+FzE&XhX9KF zgQV~inTj7x3V$K}59Ime;Wr{mK7(|#5ao)mB!wT5ehT`_$itu1D0u@Z{7SpxyGY?* zdKABo6nG#lKGab@X4wA0&lelD}hN zpHTiOofLeg@>3HOA0mannx^;&Dg0KY;unxUivFzl<)rXq4T^6fg+J?3d^ail+B(H= zAccS1qWG<(@N-=IPJ138g}-}D@w-W%LH|p?(vq|AMD;2+h^fi=U@yki!M;jF1L<)Z@!kt&F z?y9W=?dtGolRoQe?CuibhT5)L5yol&5yourFeAeWXQal(2^Ubr#oo(k&cBp%1NA)n zxPpHffw^^WT*rK)%}I@%-N22tZ4H@)wag-+j zneV2~;CaYHriwL)Q5y-Y8jL7sV8@H&B~KXXP5Cnwv+9bH2jGDz)cIkTPpGfd@obL{LT_~2=_3Dpu#sZFS<8^N=Vp zv4)tTnh;m&`{$Y-Nl(r?O{lLRA5d=RM15<=Z^BXNEj1a{mb2C?9gkWrTFLz zqNUmptD>bW!JQY)NpO?MXn7Zc6SXi~{*3Y>V|RKnHTC<0>#Jo>GHrZ)m5lRlfzZ?C zGCJ?WMBd_6ORSe$8_{xb%i9R9xi$s%!fW}HFC5Ryzx>*i#xeCG>~KdLe=xFr)R&yp z0&FcXej#D7ddjg%3L!O1y)ATsE3RDm<`9y9P*2O6&x z=O*4d@Dp(8Ks|;_aF}>c0xuJBw2yXayf5M0#M=fwABPSa50C16crOF50CB`i#i8-= zh{}ie9C))$G#(yx`S1<{FM>GY;W2j%507|!cmv=^z|-Z;GVr*!p^3-$ zXnY5tgSM~8!g~jJc$_ZnWBq9RPPg#*+(?orY5~&GuLU`xZcl_Hpj6w(l(qFCT(^3X4SJy#$$n?8uLRUNr;KybmcdUgM0$w@fI%xZjfu333 z7U1dj4MADs6qq0AZQ=2K%?ikM(Dp61@b&>O1SR6l#i8+Gq8pc$~Lkw(kQ_n#~9mAeMpeU(Nd40=(Uju)GU!P>=W-7_TPYek9`c zR0nNeD)daeMVH3yI}^$puf)Rp2#Inv7^uc8vhbD}c#90YWftCq)Wmp8ExZ*5-dP6T zl@?w(@OlmVbp3JOvsvB-;4Oz9>u;%n_Z16oAMogZbkKO5FKyyI3A}755$_xvy8a%w z@G{f9H9;Cr*WXSH?{(m1D!gR|9?9c zNe6A;A1u7Xz$<_f%gcJy<;})mFzwp_Jl3xc8jpV4v~NO-5FscL@3S~G-h2!1P2eTE z9?i4x%7Dl5Ks@?4jn{19y#u^V$aSC|1LvKa_EiFpdc?aJhsOJYg?D%eyc;aMWd>f2 zf%k}o7erwb+4rD@*I?k)8F)Xl@VGaqE+f=pzTw>upXW(@kczW+0w(oBYydDGZLJO~92>U)` z;T<;ct~2niv+ynfUZVE6+QRz_@N|2uGw|-S@VbGQs6Dn>cLvm8F;T-cw2_R z>$C7G4ZJM|o{RenvwgP?f%i8HZ;^p_n}Jto;q?xIcLMax_FZP+Z8h-fExc_*;8k0A zD-66l47?jGy!(d0TWjGp7yxG3%47~dcyhRq??ji7a-81oSHt@b? z;H|dso*V+N*}~gm;5}gA-D2TA4IV=w7WDnqO%`6Sf%gpq?@{Q{Z{hKe3@?K>{fj>T z{wLIXH-R48M+bdAa>U?#wT!y@yfA^DwuyTByy6q;UGNF@S`+A@XtAL4?Ma}gWmMMZ zUrwM`9z%=kJ(xg`*J&Lz-irzJbe&OGpTC_zPh(I|pARI^(-uT5lXO;kgcB=(QU+s9H7#dZvH5Z#CBB0!2R(=hbR z6yhZBRQ}cFB{iB!?1o+s1_<9DPlAwmnK;;2^q9n{n2m>Yo#+cXXuM+(Vd~9Ti?wR7 zMF*|t&HwPW6%V%+he~Fa&Ym%I`plDNhC(HgNQv=x)~p$!&`C3A;4ec>>NWEhMIA>Y zu?`Dj{gC-=9V2r~njuL6o~IXzgS$E&AG>7SqEnmPLn9pL;7DiLKwfCsKu+d$?*%HZ zd(RQ>q2YnR!I6QU_ns+PHjuk?{d;drzV^MO{M=dX}9LN=Qj~~P;5-;QzRsOVnm&iT#tc}}8MSpgBFgkhMgB8c_ z``PJ>f#Z~BPCeY;@%YGvBJXV2a?wDZs3@O@GiQ2c;UD|!9?#s~{?zCJ=fX?NQznl( z=!{(Q-nnk}-p+Do&WHVP9T0m%Yj^*aId$$zil#?99zU*XT+_}!_O#{i{oWsj2gcQm zYs#&hw%5rKIpb>T9zT1>-#+}GzXcu|dFJT@!4X+a!JKoNvZEW%NINTi|MaHuO zJl-k0Z)ehglQwO~LlsNj%MAUgUramLk4*w#N&LffDZAXN@l6*Zg$Sjn_>*=GUo?Di zUeiMrX??+*5$`*KxlOJK?TK^l_DHO5Qg%@;(+jss6r}9Ujs~i-YecC13{`z7SK#4b zP9>}jMX4Rk@u+jhlEYVaiYYrk{=*;LkB^=F&59)lgH9-#`ZKAOE0i8NTJB3b>%akt zuLl&E9CRg*4LUS1oga|95ho!WIs}f#nZs>)ya%>U?;@PJe3n^`gXtY?$`j2iZxWXRJ109%@>x8Y;5fth!8-?=aUk#-B1Hlu`- z`n2LhU8bcM6%CB(W$zgAKlq~y>%58=9L(x&M9MunoZhr5 zoI2M#BUdpFA%er{9m$e0(5X4S!a2s7oG~iR%^06?-f_n`nefNhfAF-iZpJBTrzRca zWF?np-&Qf!flqLc7bT+@vpnqrxZ+?~_|?8rF%}oEcx(s-NDd1RiOjILEC!6rQ7pT( zSS+&}e!OF5muln=tTY9jM&R_YBXdyzFoXajnBpAgyyIXmlrnS*FBfU;$gnDsEF@}V z84gq=g05SyJ{iNxXJB(Mu#Fj5u?+e$!T!Op+#~WY(b(qHp&Kj5q497kL${(j{?p`h zD|%l*TmYni^Kr%q0e{N=h{FjNudZusC~E60#y1TxgR`@E*}QYkn7^$0GYe0jUs-Ja zZEo#q>}aiR5o!Zc<?0FL$wurR=*kA&Zs7z&f5W)k{NQ_@i#nYF|u@$uakdS0OynwO5CTeS?<1q z-Ski%ceNz6(LF;V%g<|IZG~KN!q1J=>((^4G;|hU-dWt-&hK*+$?J6yKNnNm*;pjS#f^<8H8eELTv^O% zqT-CR&I_G>^2woD;pyR$P-&#(q)2JW%usAsYYmmomBY~nXy`dvtCVpO>1ZKs#X*P>o__*0DMlRv8%DDbxli4 zQG1&l8;~~EU&;*HRyTJQ$yuOU<{LBeqc&_0ueo%iZ~`@|siAGPUwf!{_MC(rhEuim z>}i>ec>`9xrn9lSp>bvHnikBurxBmR2cQ?!H)5%j{3K1d9$QhJe)=h)0(OgKZEY=` zA$&D+9j54WB}Hr6QPYhl{=?k}{s%wd#NQCGd*W3Y z_yK1A?xPQ#moa)>()!@_?hOICb7Kf`I?%Vy%g9_8T<=~F>FF6uFHFtIoR?-|(C^O6 z$ksZa%gBuTdg9RU&&x#1%Em)54J-9@NmyojUR$iKh@GtmHKfEeFgUbT=cZKjB)9L zH?g!Yf+GN)_7&jpg4wdPFT+Z2J^`RS(~@Ue_V{ymv1_V7CQD~5sf(UTd*WfV_?%)` z^WLtlJN^2{igij{F7=O%E91CMqZ{jrul?k|nt3eKL72UqZ3J|0}(3|8WW;zFFcz8O2@^JRYVI-X+b+x%op zULamU4Eskr4t^8+SB3_0gAh_q-;f2bpyySy=VhV4aQ{%sSrcsSvlUOjkcEHOP^f~m z)AG*v5~AC6(`=hv=t5NWhbSN@&XYdP$Us3!Sh2EkH=ov_rlAMbg_zGMv6q$ikIaF4*e1Fx=B$eJVuf{ zf0hSEcyrW9A6EPxC4WXyKC5H;S4r{k>c14_IHP?ZDEVPh{7B^mj{0d1C@xNX#u+$H zl^4dt1gXdIM!XOy@<&ri`v57^p$TQWa#ECw^~&-xFkMj56h&n{B3|Ny%68NEunSEn z^OgA^ews=r^F#hK$b-s!0m61=eU+1<9F>YnJ5ZiQ30r4NJh=}NaAY}PoUAY4NIUUI+6g?FA9$G`aJz{Q{wh-7 zZ&dsiQk3Ii#cwBt{m&`>MN*XGb;Z9)iu^y_z9*&=GW|+?aidSe^dWH-pJy=q>JS>A z0K~p|_c_`jUxpm(}BK;fj$O9RQeF|Phvdczc>*Gb$HN!or43zUS1PG zi3%F;Ebu1Y%K&3~;_-T-@z&tn#LEQJjyN4O9THVIS|eG~Rb`ZsKhL6VYHwkL=?(OuWOu3n7m7rQ^_eyat(g&w(+2Sp*qQ4$UVPrbhc^LuFj3k^s_|x7c--4_xdsE(_LW+A z(||Wy;bj?k+{>PJyEqui0ibOnug|YbpjS=>6|~-6(8K?u;@tryv;G>4`r|WJUEXh6 zc$Gug$G!Q?d>25E<2 zEBX{&j*p?I(-2|}Dtx37p-)F3AAL@}bpSBiSIdS&&#b=|H0lEAGhf`w#_|nWc>93Y z1i20xZ-RyQ81S}3iFhF#x*VkzUM21$zN|r@r%%HcUIXqI${{CSE)I=1SK&nv$M6=M z&kqr&1Mzt9TLq+A?`tT04|pB4-uX&T$8)aVVaKfg8Vk#yw;u_oB8K|J%f!Jv^;pBH;Jf$hH3)cpif-i7 z%ZHQfG&0b7#k26t)d)v>XInCTR>V{P1n+D;Lu2o3)8Gj|{XKo=g9| z&!s=j)BpeNr@jBI&pkQrbZ~t$b~xsE_Y)7Uzz=Qj*Mr%C|E`}h-X0Z0??~}!H=y|6 zx@YCRsP;dssTuL=l4n}R`wgCJpH01owNS~(p03Wd-hM>(AWjGB@K}TcE-B`VYv2z* zi7(y?y^Tmq-^*htUt9oiTn1u+c{13(_*CfeH?j^|Pj!>#I!>NJi1}i8=tT2pN+PAR zW=m&$bYGkwlDWlv@pL>jD*E-o)03iK9hlI*@lg?ad!T1Oj-Je#aCFJR)b#f8Pw(7N zkufY`X_kZ23OCJO)5 zx93n#^&fr|e1G`p(KY)HJb0)U`tL*kGr?aSptdOfRXZey_ri+8nx}WZb3o+(_Q0@RVzVQ4-0c?)1V2VQ@4|NSxv2}CElG0TNy?tU zOeeoUp65lM+39@4J9oCq87+Io!xXrlk>3q-0U0oTp8-QyM5xL zX@v!Q)AGhfQ$tBRuGn+OxSJ|=@9p2YVx05P*vi~!MB<9P>F4d=nY8`jQ_ji3hrhpb zRraor4;~gDk3KIlbJ#%oipkOa2O`lA4#<`%$lNvJr}aCUcNFD2r#b^p)z5a8S2+1B zXQ=Y&otaOG{DA}M(LX`^;I89fS8{Yj%&y^uCtsPR)LagTHAr~zl>)Pj%uwtv)fuzdKzr}DZVst|`T%cbwM zqRD8#_YNG}J+&xs$O#Gu@ftoGeZ})c@lH zS9UwoKf7b`#JUOD(O(}J9X&DXMx9b;&hHM05b6{M>tbBh`t3o~MO)N8l$nv;bV1YH zsQVu&(>v#%6#cOOn5o0xDvaKJ{3)TEE8Ih_o6;}xF6|2JPu(H%3fl{!tc~36;5U=s z&&tXg$eiX5xYIB{tI!>A(m8Xiw9<`|a%*XJ5KE`pAIj89(5h{KWwg zxoG~@yNJHAlTCjnTXtXD3HdSk}+G%*(wTt+P5P5 zs_GB4Z`cPLr;dzHh$cs~(KEbUk_-R*=2IUWxH2<(+y|MTW$GSSd7~^vAet5}k1mww zur%$xsK}jKMV%X?Ju)_RAWhCGOFQJGr9}hKEtm1tAAR8uy%h(36nJRt*kcA#%7TT# zw^H8^irnb$_c$}pjYdNEzMmTS(atRuId6(Q2O0&@Q=?99iA+6zLgCmaDjxZ1IPbSR zr!PA@+CFw#C3D@s^S%R_D7iEJXFG=%;&VE4-g?V9+((IFK>+113J<=^OR#b?c%1?>#vVe<&vk!mM7vq|7Crlnd{w$nT8RBG^{k^D-O(>os-r0@@oV{k4M z!*2u)yydvVPlR^hdk$VoCz_#VO+CX5HC)&2>1A??S1>lc%s-ng$(S96AE211re?Fn zXQ6S%TB3<%DMnKKMjLL8F;ppe-J7>BCCw2`mU!%#p{Y-+c0SUDvyob zwy;+)Xu3^uUXN0zGA;8X7Q2`ZY-l#ZQXJ>&NJalQ?7RmZH{g9Y?Ei}yYoF-HWpitN z%bJG9*j+hpx8&S5@9t|&S942qS94=$xXJrHuBNiRBAn6*rIX!JA$Rqex$bcxxA{!Y z|0)g!NZcMbe9@xmI5~V($UPoX&I5Cjm*cM+POflM!e8KeG$i%sBLpWg0S$oNGa;or66(=_D?mEQe6;8@O zZBqVb-(je_b6a z_RZ46e7yX^>2p8hW`x`|A)n>_0l0-ScV>8ryHHkq^77;v%!%^@M_%WC4u3=Ln6kM! zIc`H}US-ZicTD)y9QXV%s@k0r3g9**RzF)^CudTq_%U~cggSm{1k?NSTuc(>gu?DJ zlC}IJ=Nc9TQjN6Fx|mGKjL|6PxL1Z7V3rU3XGc>w428K%CB*XNP3~o7ZdPcjWW9p9 z++i}K0~VU3#>b}tLhoD-??O>+EJ&zB6kx1tm2<4{<-5E{B<^CPUYl$o=tGmmY=rjtei>tk%QV=&crvLvLd6P zHZ^1PJlyw~*t}Dz$Vgd7%gpq=`>@krG(>vLkCf>r82R(g$CnvDgi9E}rQ5_4$M^ z9$Y*H^vlhsf=oZ!l8=`8alCoK99`5OW9jn^XFPCjr9VG&gfsm(OFmBK*BgVt!bu~z zm{sk^n;`WM$8^lmLwvq5j0aatiZeKKecpy zIH=Dy&O-nFJg5$o*WsX?zBCK9f1Tp#L$lC7Z&$o0KSq2_@mERtD7lW6>DwhgT7Ki6 zJWG~^{_|g;aXwqll|z&a%>N@ClyAe4#r{G@1Y36 zs_*Xc6Wkdmx?hp^!!V>(--GCL8kpd|7viqAH7%mLTCM`9URl}@J8w458#>q2#RLtj zjT8-~%~vM63t~a#Xydme`R0l=o%9s%kx=TXNR>2_%Bkc zytzxMi@d$^D8Gd95I#VP0sJ&69)GZ$pL)J4j6hY$d8Mb3;z<|t=R8yT0M7eeq4;`I zxWZP&b1oF;G4?3_2GVi(eyZX*#shHO_bL7%QcS}AuA<)~jo`bgO8z5KTw3^Oj`{zR z6oc;r#nWGNe(&EDpM){Sd7qqvMSVHn6ONu^nfwW)xO8*ulFIp?$ST%gLiWXhK=erKBkTa#GYw4JqoYi8ROaWvt(B@~C$P z<`+~nMN#(Gm>s|el*}ijXuhJ-9;9bKrM|Qa^-)G1w4C(+u=g(TQ59$Z_?&Zglg$m5 zi?}2pdjSjyf!zc!T(rvu4uOCKycEIKg@8SQ2obQxd%{H%uYsTq1luUuf|Qnkv_y^I zt;K6MfNjD>SI~k`>qgMCTqOVRGv}P-Bx0-Y|NZ>lzQ3Q7%s$UE^UO2P+~>@hnFIaD z>5%J*bf8M{^l*Lc`ubQ1d*<8R8Ev0f=JJFf=I^#g3z1xPLaN}H;wd- z7XhK)0D{nOF+u3{JA%-M?r|nP`1gAe{}mEw#M_hNLuMjqdwzl*Lp0*QQTGoLgdR(E znx`B3@brLx4Y@84XPY{vvdW`TrDIL(;OAz!hf_+dvI(;KS zq@zTq?%#BKgGi8(7eX6e7;Y|pfIt{=Wj(s7R{ znpg*e=Eu!o{1P6ck-VR-)^P$B9jAWT%=ZrHfbK^C-4!>~kE0u6eomoZLZ4v+?uA7+ z$>kAU0Be@l1q8aIHe<-U2`*-N<4p1}ZEBNO3fwHu3BsIaBOP~lk~bOhoNy!kC?4V? z{it6z%cHq-5!?)8$a@M7X8npFkJ3T%(EYZ_dkeT(-fj?Sa5IdN-ao;?EbnepdeMEi z$@>hrS>8WD%r%7Rd_;Z>Ufqe0zH41>rL_Y)cL5~3OmVDFm6&EH;fVQyiW3-G0CGR zeIp%rb&^Nl$-bDp+dIkotw|oxHhHT$$=eNiwT5y!ACZrAlJ`7>P@N)+VYf}*?>fl~ zLh&g44P)frbDiXU40*X=B6%3L+vL%BjQ_UwJOho^4%#r}N9G-!4^vof6!0M_ZHD;B ze$|O@0r;q07{=gpqF@L&ie4A79Lbc*+WbUx)5;hWnj-XauM3HT`90kB5AcXg821(kQ>MdaPyN#4hh z=hV}2xk(=1o?r_92gv)isX&Z$RCJPOLE#r89O*a6ByX**AGwpcF_Ezk;AR+-NA{Uc ze525*lp0Jr5ApHc3MTiLz(;+SVT^jZrIUV3pf=n=%C7Cp*n6Gwg~DhPCc5%N+gRAPuWNa1Zrhq z5ek4Oy76N^Bmj~>Ffd^vq10z!#|xoC7X9`o>|3rky4X$+9ze@DEnY(iL6UAZB%F-d z{eI9Q`!W6gckE*@ml)rhfDGp9Nm+txs@FTrhsQjj?REB>j9fLh_OixT@CuijB;mP0 z`&jt*zY55>283$R51a27eeYMM|CP7Y|MRaU`8uHay(GS82Zb+J)K9k?t-~~EdiP~E z^lr;+=pGWYp?gKlhVBtD8@eZi;%j#`w9&Ze-ILkSyDGCW?)f0ysf@d$C&rR&n<2SV z+bAs_dM+{y`7eZ}@KhJNBmYVP4a4)6J_$9v+(ayef+{N{~gD=`58>A%SJ072Hb44S%X&2#AnRMI`feq8JZ_k8U8yyDzDD*QhPKE z)dwh4>yXJ+>Ll21#W}^%D?+&UK=p{YCG}$9ds(J zVGO?Ya4^TKAYN)a6fd;|hZSG~yy?v?=ml3cfHLDX+{?XL)r9EAkVpNpnJ)zWw9V}rqro?HL>8Wg+D+Rt(zl(x@?{S5a`u0J z_G*uZ$JO?XG>m28!C#yx(z%XZ?RW6fnHzc<5>u^>9wntNs5Bh6`yCVT%tU9krarQj zd2E$E<%FuP@}PR$k8AVGN&KuwLJ6I`%2QbSsnA3CjqoQgoR4Z8SrSuett=0u9;CA( z??(HSj>Cx$d#NnHB9AUvJN`!pceb#uT^nsRQUv>SYNWb^&0>|MMyO&>c;uLM*0rQj zsobkhKhre$^^kVXW%seWl$0B#^xjP$9+x8GC6^?No@9AU-GCAyW5AuZU2_y6!?x?F zVtw+G9LRY*IVWbd;H^J4^>pbqCyp`Caah6q_hUUh(z&>^cPW31+P3zH#(5J?##^QI zC7RTUbL9of2_-vMIw{&n6I;tAk~Gdzg^!^(3N8oFuNax7&Ik?Vr(`VaGA8Eq@yanL zC0kq-g@~&W++XC+S7t@yy?dfIuh`O4+7nImo>cZkEzUhryEn6Llfnj#3fWqE^3y0M zl+3z8g{!tVMH88ypB$mQi)#_$<{caJVroUAm*iUHNS)x3O35$5lT*4tDUHULrd8ww z#WI%mN$69hqAr1Resm0RJ1uE(jf46oY^1P)C${RZ$EHSXwte`u+Cs;uhGgT;XYx&) zTv->qv$Sr*okDuo5Occ}?c7gx{cOdGQX(E(z2MofxV9|2fjQ6VXLKxi$#*8#3GSJT z!LiFiw=VA@x%M5l$s|h(F=udb?PAm?T?$M6GGu9cCb#W~%Zr;-qj)0stMAH<6cv9XB@HIEE!6&%ofkpl30~ zt=-(rQcs488!XQAJl!NOvLk6y(&X#zeB#ceyi4y~U9objkde5nuRK5&h9vH~OdcqU zs~{*rO9#k3?hb#1*O|J%1VK)hzT+YKfH+ z*F6$V^h=vkWlNRy7sQcW?~~i}RmxkxI2MvEZTZ>*X9w9D;uN=1TeR(n$yCNtvzIKrNvCnU>JnV)dF6n)@eCIYu^&$!d$m(8Tzt#zvlq{! zE@_l=z>=hR_DA$>TGm*ED}g62LdO~h#OV7;Pw`s(2zT%*Q(6k?hIp8yvP(l~m@q<<1}t00Jc$k*1tXap73$Gu2u2xj%RU`(ZS>Bk`N^_ zo{1O8n+8-p&h_F#;;?fUE`NQ(Rqzzf5DRG|tWSKISpG^5let6Ev*hp`IrzClmzCu3 zE1`=*OR-~2*J$I}AU1(rhk1$lL=#-&3@Oe83KNfq z9lCJ4;{hqurp`|M7*=h@E;9ce`rVDp5&34q|IUR-x(gZ)&-03J zT2h2x?Yvamn&f#VNVf?c4#|Wqg3~p{>q+l$Q0Z5aASI5GmO7=xAp?EV{Q^G&C8_t) zxfd~pj@?LOVseHK2O@A%h>^PfR%&8nu7Z;#=H{5E-9PdYo3!da3M5ItyU!^lEX8S- zf$prnK02!;Nj{P*@jJNr;TJlQB+Mcd%EAzxnsWCkL*~aP_-V z+I8=ct6X_`eSKc{*eTv&vk*v>mJ36qj4_u_mfpE{NLJcV&(J>o-QHo+^TMR*d0y#f zPO1ACJe6ZC)YoU969i}fsafM@x_{!%@<=nB9emFSLa%YYtPXCKA|?@WlZLva+nrZS zaYI}kPGGIXJ?kmX+i*x|z@RLgrRs1d>aT)u$w;Sfpp-D_s-O0|%mw3?ig3?*_aV~F z9gk1_S`=JMT(+JaN~r-Sh<*~tclr8crn}r;cVVWa4C$cUNgV6S>rjUOum~=f_ovw2 z)1K%v7M#n5C;i9F5H{Wp+uC7>c6V8Jy{MkHx1*eVU_S8Tk%bZX>QTH#bz#Cpp63~or6L}Es~pV zUvzsBt`uE37mF3R@zfj?f%r|{1&eMerpv%DsxJ>u7X$u$cF}DZ*Z(U^zCYY*^L@`E zeWwGT+Q$uy&l>3OGQQcRY1OQx2v^wNw1E0LEJ6N!9&M;X&1iQp*NnDGh0bx#ZN~kv zoka6HC+V8R+m;x|k4!b%RD0(wy!Ezux6LzZu^y48kbcfi*Ty(?XO@FXI=661=LSP{ zcj3HwbC=NM@mu`$X=TTjMgg^n>HquzDO!gyzlR{&Ff_RKF$h2!WcBwClj7fdy$i!( zrNJhD8his?`hW8*&)6_>9m9;^*@0%Prc??j2U+Y2Y>ncjBi3+<5olBnREl zgaht$XZ)1-_g?G50to>E#=uW(G#MG!em6aHlA~^Dg3{rfQ*M{k>0Nqun3!DKnP+Sl zFD{VhXSK}n(By{hz=tm5={>($f12p%dUnuFbGJMyjO`K<^14|5Q{U^*ntQvk@Osf+ zS1kNg3W{G_3pc$Xp)mBGr(^gSHXiQ8Pj!m!qcFCwi~dk-rz`&u`=J)rM*Oj!yjMRz&h>r-Rufb9tn*W{l~+ zM$wt7j{JQ%zfY zn6nKhIbO zJ>{qE-n@1twzVCtwxxHX1D$BvCvF(h>();6&pXlgbfQ;uq95)=S9PLkAHHEIzWPqI zv9FD4UU#(DBk(5{%31nez?n|`{GJy0(O5#?3+S&sDTC6|pVx_|J1j{=E^K$?BJGPb z4C%96_rDf6ogt%ZUkpS3^espVPc6SYMvQlLn)(DfL-s`{{@%0}0zb{a56b{;7?MX1 zuZAJoJk@HSCv|#d+SnuR=9+o@$?EnUmR+GQq#ZHU@oV&<&29=(3dPM#$k=6H=EUNOUpMW`^W*x z2tDSD1~NPHdPCo__~rwpIpK7RJ1<84(YZY}rew4~5gS3N^m#7*eBNUE2AB38Q^X)Z zZAzSgWkA5oWNmTSe4g%3xYK#L6$JAbdsK%OG+H`W=O8!*?N_Hq5WE`awFqKU$elWT zlwdyk2c3RPhhac*q#o}yZN!U5=Ry5h{B-@?P^Q+O(|I(Sv0R2>nMUUL>$HA@+$kOL z2v6aNrg4w>s9(7ZofY+$@juq~*2d3Z{H$&~+{fws)ZdAi+ncYo!+L?y9oMmE=q@gA(*BufRa0ny9CeZkUDu0g^@rI z?sPY~h`luQy&IxE1RXeDrPKVpmJ8|7X}T6n#Gsz9)3m3W!Uc7BGeIk3cj$1X?oRvJ z>D*Z@!OO6BT8C6V;%L48BOIdUd`^PM4_=QDAJqra3q{WL^%H~~USC{#c_Upj$Q}6_ zB#3-a2oBa>Zd19CA-NVE+H?pf?#|-}!Rra2Q+J1G?$7mrp2LU+6)uUu0PUOL^NPAK`66Shb07&-n(^JN)YK@ zp~G^5gY|QYfR#ieAJ*t_5kaJ589}6@nqVU8p#TVd*Aj%jTL?nGw+TW&x|^Q#>4A9x z>61zjdeFXmivLD}h_9F+;)5tA2K4epdY7pQjIjx!$1H5FhlZ z)%l+x2)%ad^h*Sx-yxk26NH{oojy+xk@q3}AkCf`Ohl~5S%QI$D?MrtT4bgdO@UNM^v3stqtoS!!zA-7dsI<0mpMR2t z&nWmzl#`u`)hJSJI%=GRG&B8+6t^E^)DBRZgCQd?UK##HAVcwXmj7+XBmblJ1X7=8 z7>kaeE9tN&t2SBd6Mb+e9zl55DL`G;8^eUrlvH^Uh6eg_A$JTLlcC)`M0 zJggz_ec)z!<&cMNzRei&8sTD=mk)V%xRE>z8*TEw1a6jB3wfzHl>%I4Geh= zo#cffkMh?rNIo~T&SFk4O~k0)QF^I981fEvl7~%G9oF29^fq;pXM;SFL-MFS8S)aK z09f1duO~eEgEovIFBW`e{hTIwK-=WeeGQ~H)Z!)^0;v2AW5^qJ5k3lM7=zC^f0(Iz zkh~m&36OLrYn<;h`0fIqA%oZrzE}118hrPG$=u!yzE5>N3QOh};Cqogbz`8PfX|#S z*~kof_N09Fz>*G>t}i>un~qMZw;=@n1{#ZuGjKSw1+k2k5~3T!PXeDg-rBzH{nbG5 z8u2D~l80-#`5dydyk4E;*)f--%}JDwRFk~Ho#Z`)#FZj#hB5S`?+%#tbN17oNk|^1 znQi)I>+*~~B>~T-`{8C7l1DbD6W@nuM5P9k&O?0pI-lVc?20+Gp%fe`U&u@bpIN_h z=of-J={E${$iJU}5C6q*;wFO1{9X14r*=a>i87{oHXfGbAt;X%^4iP{Y<8Mpaxhdy z@U}KY%rl&f-EtAW+izN0^mF~&4A^G(Z@^tJ> z>BMACiKRr$S{sP&TN6-2j&W}$e{syq{k#oQ`S|ia@#9WN{nO)fPFOvbteS0W1J7)W z?0Y)!Ip;lbjCN>t!|m!`+}-|Uv}Zo;WZYOMX4pbfMp8)V+Yq%owLQI-@UrqAkRy6L zrOa8}kfWr$;0c~NCIHXI?&K$AYKBGlJ(8SAP4+HWbJrkZnTZMS38IbK z@*9G5Bhi1v4Tx1P6OXHMJftbO&ZbTble;CuVb`vD;>w)5URNTYD(4T50P)*(n$y&MUn1dyRz zBSV=`sS>WXzQx(Ee_)ua!@jB`4BNnPdowPvE_AxF z^K2$vmwoxo9-!9`0h;C<*eM8Z`F0M?xN_(K?EjL+ECu6f+^#K1j|yWX*(v!ZNe%Z6 zk$N~q^VQeu5om1YWzrqa%iU7Km^`T;UC7-YaJJJWT{5YIYJU`jOWl{b-P}=Gx@gY4 ztjzD0N8ggcL$!{yfT26R2?7`TM%+}4i+_l`eQ_by?G?P!!2T_AxEWs_r5w)wVN2D* z0@|CFu>>z!XpfpR<7RrlWTuTfi!$i)W%w`r{%4gb&*_ztwvo+LCVXQX znQcX9loWjb=MOJae`DS=WPVPjKE~LmV;*#G7YsUxwyn?M54u4Vv!s?dWecyf~!&G9CSCP-{1|Kc=HU4fE}W_OEpG zr?Ix(eDfT%HbF8tzRNjigO?!f7ooDCd7)+`Jm+r`)={ik%b*H(8(JyL8qC56}W=d~= zre>q_ojpgA;Um3PDU7f;wEH!{s`Bj3B~4P7oDhqYhux;oCa=8$s|L zCWz;%hz?H^gkG&W&EGkJuNyL&-Z}6!c+m9DlEU+Jq9Ca}$e-Fj$#W7!{HX+?ua}@+ z<;b5}2SKXE1bIFI^6(T7xdS?N|Nc7U@*tP$2Fd4gA%7UrfHW1Qc#M2|j%djFGeO8d zOAz6PlK$YQwH4w=QkaM;YsAmxgXZ!PE?4)TtcRbg(+WYzDb?u}1Sy^0=UoH8oX=b# zvzc}kpxF(Tw0-58JWSQKqldZ1w#(@-6W{^LL6)MZczpxtaQ_?8e5w!Vf+arV zag*wW*^nQZ%VDYR{X0IY2c6@kx@j0AUOybneEFa$tYHkk8{lB(yBoA@Faa8T*8xX0 zWqw#P<>=1rfYfhLo3p@@{)=JF@?Hf^b>A?CyoGQu%d3Vw3QzI~8uH44o8?^qod|0f zL*52B5T9Y_@occk!9afn26Mc%i1#?$C|)$1ws`5u)d&NWjX*?C5TYBy?-kGnPG0YT z&rgVM48I1@=6K5y8MS4Kw+pP1-u=LhFhE%%Dnu?Jx-tAhpw04jLS8Z4NFJ4oA@A?N zjW9sjwUD>ejb6IB|0x^1jO&(=Z#x z9E7FyT#`xg+F>b9$ZIqGQC|w$sCL~uuQAm^Ke}((Fa~=2O+PCxTy)c%+m_LXW#+Qq}}!gy3ChMHZVnWXj4u54rj}9L}I|zpX-a!LJ^B2vIG2zmb0q&c`7?Z3sOt_>& z&{C{;a0ipxZJQIn)0v}xl^&#!gs9@fbC5sj>agNBy^!l#IxYd_&TQTi#9poG_Bx{JzNv_^Z-*9Itb^*=9cdZ6F zXF2LHVfYiU5);y-izxSs% zv=dbw=UCKXVK{3u)G?W9>cGr2b!29`Ge6P)scR-Qj<*|&Hh#c?@`}EblnFSjjlr0m zXb!Yy(lLC;E}Yg(I{IVMVKTI4($PPj$7c)}+WU(30CdKuBYz_2$4I3cb1Bd~rb{P& znt8SxI@8lpUVF^MMQ3;@{q3eZ8?FCm9i8=Y2jNw9ZXx2b;Gs0<2rv%V2$#{#25*rc(oG81ml& zOa9abXpN^yr>PClnU0fyh9Q2sSE^lJ7v?5HH{@^L)6t!@>O7cW?a18Cd~@)?WqaD} z@?UN)=Q8+MPTS)Zz9#b%b$E;X;|4p?&9vvdJXYo?4&$?`&_RM=39)74i$en5>t<_K&UzV=>XXp^& zscz8zQEF}U9SUkg1gW+Yq~{3{RnbKdRTfcj_rV0Q7DUe{#CIh@1j^Ovs|jK)?gpK{ zi6E4kuhYc@v9@!UPL~nHbKt`|y_z5%V7Pv0N<2M?kEaLjPMse~<#N0P!IVu9@%jns zO_ubeHcrq+5aD@x0l8enOZh|bbNSGV+5qY2BnT#C6^A@N$mi(?1R*a<5aH?08`6`<@6zK(_%Y-U+D{O2ChK%QLCCvNr-K9`w@9ap z2}1teI$cT-@jR^4l>`yr_gYhH+rMkBi{EU$?JH*;`OpL}?q%G{cv1QPrV(CT;x{(y znl&+6)Ww6gw=KR;^6iJ)V2*nd}OFSn&lOn2_klHxA@3D9nB|q2@-Gp7hJHtY zo8>(Z`eNz*pp!gW^E2{~#vVf+2{X%k;alXL?~?oYPaqOz>SgK zfF7^mz8lDs1_4Mqk)iK|ne(L@@z%oK1&eO6E#9j;$@>Xt8p8|&lAB;BzRjTX4JJT? z??xczc(YLme)zj!&1-&3z-NSk7dr>SPl#>|zePaI@=74D7(6am2dt5Qbl%7aLn20_ z0@J#pVGOhkh*{oo$fI`Yf~A?OA&<^2Q5Y{QndvB)Ign`>@*}&x6W{X~!%7V%orm}~ z>3oLQFjPLO(}pq1_gV0n^>bp3Gtx^lXG6a~fDbB>7dP)f9?eM%LvfNJXi}S5FejpK zhPmP1AC~0VVJS|d?g3?|;Xq|+7z3qwl9{g(`u)l9gr9*9%NmyT7&IDz8- zKV`-R^7AbpwU^9C*blLNq{zCC5?NntHh$bEvX8tX82<$_^41`U9{i9oA697j(s)ZE>Krd{Fz8#0>N8c~939xZ1Mb@xd zWY#A{mQX6P7vVRh66t(UWR0N9U?;-*VAEl5hu73w-)Lt9Ee@NA58tS{Jv&okOMtHe+yc1r28qo^`Co@ik8g*)3-$q6 z3ip!*61xVQerEwbervnT>mF;zjX3|i;FstWt-kiOklenL@a-GeSMoZ#x5ZhnxgYf) ztqA`ntS|u2lmih4;k!XzU)X11rwwDQ4ED+4SWiQTojwY($KcN9AE7;rhr5hED;H}N zh>zr-0sI@{Jq&vWw)Ygc!%l?#2?pvO`FNIu{RsAR*sN*bh4oCwerec>YZ)7U4PzsL z{{r|Yuz$P`=YwIp{TTYr$Ni76Jz#yXx53uIz5#pBdbDFqE?l*c1^X=Q7T7DFW~>Hw z3+&iu;RpLQ>@~k;?8mUT!2S*P_TNBf*m)Zv^EvD%0UWeNOV_Ot=&%jpVB@xf2ll!@ zqW?f%He)h%3U=&E$iH`?O9=V5kFf_}Qw~AqhtRDB!FW3<4o#NkitWP!bMt-yLeh5luuz*gaq z!*_}{cUW*Gp8em_8Jqmk8SCK7;ZG=s* z!>=FO>Qs?^jy7=)cE|O&(fP*`8wq<4>{GCtV7I{jWCq#-?6F6&%b0Ova}p4>ak>@V zJBpb5k-x=+6HOLZ;Bxo)SQ}eNix@Bh7%lk2yBf{mhuz>QOFFRR{ixXjPThYA}YwsJf5yN7WOYFRI?lJ(0Yp^jKba$3}g4(D+_TGY#U_=sA-<+Z4P;&LMDvz(5o*XZ;wIsLh=SBpB4 z%l%wE!sUFf4$}D#==^IvyO8^Tq&}$2y^_oONFAxim!#7x zb-wp>*p-J5t9S5lVYRm|_hwyg3=bDpU)JT=bp8NO|6#R=`yWzAbA1n~4|4ZI>O;Ew zYdoIA>LeciggTzPA5@Dt-$8Xc4|hQ8jOdpT@U=W}^Y>QWB>s`lmX`_!+vp8M2sI(;>#o7GWV z?q2nEuIE1WEcf55uIJ(Rs_QsBrhdu!_NgKd*QDOf_1LSohrMcdp8mb+X|C5^b&*c@ z)9HgeT%%gg<7rfDINYn(m!qo8;|-}ZxZJ;}kMQt+Q5_r}Q6J&_VRa_=|3t0kau2KP zIDJ^{$NAn>_i(;<^>iLlt2zCS`V-y#7?0;2wU&o_Tm6jFZ>jfk|F`t^@RoXm?!KGH z^QL;O4s$ttOU>iq-%@|c)Ago0kB5I#eUHPV>L||lXZ1Cne}7irzeLmLf^AR#=lpN0BlP%hF;0J|e$C@Mpx(j5y`|Tex6~*P|DhV>@Q8XZ_kU9z z&eQvfs_^)zFa5#%zn261ZKZr2gkEk`=4iMLxaB$xw*w!xNW&e3FV=7;@Qo`pJQeu! zI_?D?x=VA<23~x>hWml{zgoj{fv;Jq;rYPrBQ$&l@K9hm*Czpe8tlmo(*{2IO!_^_!Oz8iSY=^DNVxcwRp4*{=Upy5sA zey4_qfq%SA!;b?$zg)v3z}K(V@F?)=Dh8WmJQw)jFEl(K_>GE&&j7wccMk&Jn6Q%PtpeQNO~Z?USL%2P@ZgX2`VTz!lqRPf zxOcUNR|0?d5-n^saMoMHYk}wM_(tGkQZ)Ciz@vRMd?)bpP7U7;T)AAs_W%#+cnJ84 z(^_0j!0j6}eZs)KV>SNcz@7OT9wDBqH9QLZ#!VVOZ9@6SW(~Ii-}yTYw*!ACUX$+t z9_gmxPT(Ie(d488ue?{oy}(!eUJIKIeCZm^-4ERMgoft=uhsE<;4?OB?lXWt)1cu& z;3Y3>xB}ers)iR6zmAsxZ+cC0F9lxyx`vknKmR8UuLNHFriNDoUlG#qTHv{RHGCuR zHP350Zw2me(cE_e4@Nb7H}H*)`+0rXLp&)O9s<6?t>I0;%d<2*41DsH8h#vj=~WsY z0dD`1hDU*W-_YWv4V9%jZUg??J$n8Fe`mJF?*RVH91V8@zq>%gQ-QDOuIcFop14SB zn=e0`Iw6!xiA`t2DeA_@QStyaae+ zy@r<(f3p@>Iq=sHYj`E_Yfox;HR1oz@LJ&Z&oq1^@Z7gFIa`63=;@ig z(eORMxAxa`4grrI(!w?YZ~9Qf!@$Q~(D;u7@5!`0i2y&Z*OMsmFMWWQDQ&t@aURA!O4qGj@@$0oq-?~MulQWSZz$M5KW)W05nTcgYHTOVC6Hys;0(d7>0Uopu) zv0_H6r+1)tXqs|WUhlvqp>E2syx#tO^X=gcfi9ula$4v+n9z~0zD@fmjcl)=FTa!Sg;+<{Y4 zgKV%h)K{?vEm;}Q zUaqLBtQCh8(`?uX4-4n8fPM@9v~$V#MD(N}tx%Tt*QJM}uN!(hf)<}8t53KNQ?U)Omjd$v^Re#0ZUuHLO9IvctcBSKvjekBgmnYf zO^isQ7?xxfo+UG<2%Y*|D|jnWTV~*tXXG)KTRegCjo@(|PW}k_$G=M)ZIzTBb$-Pq zSJM}X!E+ismPq`|g6AQB#;5Ak?O(Efsk^40W<4zF*}E(r$tzSjBa)?6{cG#+Jm%gP zWm_+i*T_BO%fpRPR{QjL_dcP;7AyQR_GG;6Pc1C&^^>-kxDzokF9$B!cQ|UPjB9Bf z+51Fn*LS0=QVgjnu|wmUUq2Zid((L9-hez@UR3v@yh2WpZSq+3BKsRh*Y}y^kh>{@ zuUl|vn0%(EbW4dH6xZxf(t7)oZ6h7QLDOzfrUhpP-EwcGA~|-D)HG9h2VVlVglFbI z)nXHqgR>loxy;>LnHdz72OVNC4t+X@+5ml@4Wn|ZE$bJDnFQ<9PE`>+hVgME4ER|!B#cDRYbd$_B!Moe5v_N<8|QN zj>nd9M75R??eAue+~9f;*TH4a;r6f973f-F2P$eh^?Mx6E?%;k4m zWFa!{fIZI>wC5GTZh$=s>zNH2b_48DSkD~Lup3~H!g>lo!)|~*T7Z(>g%-i~V&BVt z*jv$Vs6G7}=`z|BwW~vyTe&T7wzBgSK%gJZM0R9MS+$kEeY>r7Pzf7!MWd}cZhimc zn2;Mfe$i~JcHw)wwgYat|HS^eLZs_~{&}o_pJKt2UhJM?jSO#2N6uu0l1o^cH}tED zpH?J>)0MuHnk(#zC35JDFieoWb&foTB1SyT8+yMO`21k6yg`aX5!_)f+Ad{dh{Ki%_ zbfHyUfv;V+st>fr*Ced#x^{1Jmzty}Uppzpbz5t%S$Or^$%$(}jIw2~oU|rXjmuP; zqRcLS$)-42O5-6TGj_xu;#bFum6od9+yWWj7>@j{DQ>M5 zJmAyf$%O2xL2_KpSV-Q}Hw_3UuS$?D;Y*Z} zxjp)>3`mX1a?0j)fv@&uDal({)rj15IeE1Zd8TQ!lDzKIbeGjl8F?v6-uC2@QQL2*I9!ojA)K>*l|6h)PK>5o_eYMWGU!Trb{DHWxml>W zw>Nnx51ngMY8A#qdt(v3rplYG_*!m9kfPP9(1C;ui(G4n$I1x?YI@+!xkbvngsrBag6#eG$FjY zBUbJr_XO{-<{8`B0H>VP5+lr)w?t#|+2hv8Er(h4Af)Ec=Phzm-5{B*W0AK%EKt7a z^RrVuB{xR5f}k)eC2`KFsXdOC{wDbAGKx3aBzT;q8;TpEG2WwPmav4rMyvNu`9j0P zysn=b8!IPrUVDA3y5z#BFdJx!J;_m_Egyi zo$i57(K;X3sq8~m^P95Il8-p{oV41+lQwAs`fcILInc5on36b;>qojh*GV^vNwJ9O5SDw~w&K>higQ_gNcOC1{{m*bn~)<|`eMWz&Vzc3`c zvxRj{JIIEn9vtIjxT9e(G<0k~Rk3T^teDBWb}Se!Z!TdjA!~E-7&nVt{^2&IKnaX9 zbo?3D@o2@5;7*d!f4eM^x6a~A_U>3vmdNX8#SB5VH^!b|mY%0e z=f;G*itBXgY|M`%e>gi>K5Mz`{c#bCB_(Xl0M}_YcYlju$==2Kzi93DzE>Hm^VXgn z7jar_;ommgGQ1NOFJB5ZsKS@Hm*Juvpd0C%39S+&e`fygV6?Im^k>)jTn#J{;0

*%Xt59Q+N7t9vUm8Yug+(6uz)|;^!ZOsx`0xT{qav(z zW6o%eG#sGPC_X2JrCb*2`N5aRu4=d&>6#ZR=Y57X^3{PvjHM~Tm^|ikAiu9_vLH68 zjzS+lfTsmMj+G)z#;2_lCSrtanuB>#y3{xU<8nge>;aFmp~WtCO|vvvsF$12s*ZX| zO7Gg}pLDdy9TCK;KwRUTqL{3z*#$+IxnuO>d=HGw8+G-(q7{j5!n+>v-jyzOvYix6kIqQ0eTS6ho< z6PiNfKW@xYm^0^eX~F%+9n47o^j)-9pX$$m2TJ)|E(qGP2B)WCr@}6St%LmwEY15q z1C$i|4l&&#OCcL_R*Kwkfy!=Nt49&jts&g;qEH)_B5^OsS$u7icaMy8i*38^C_!x>eDhnL>I}XjSwM-!*lU z3axqe`I0}qZfc}-iB0Y?Cob~%I%siT5NJNbT2f;L*Na;%ayCZMK8J-=|EWOP{%EzY zI>5fT5OK`D)mW|ULS3EH_g1nAAb0{^8zF}h;IDdM0 zXN%A^zHzfMU-3ll%b|YIb2=#1BqyYIKfGC)bw}?Q`~KwEE};kVsH9R9Ax!YO2dQUc z8PP^DEK^$^n2mNVM8b!x=#Bo;D1|k8$YIMya^HVQg!}16HpCw}R=PhL@un!%>)j`e;w*w5Z$3(!Oe>5Sx|cJ9_sOS4pd1#KgT`eNur>K4--05u0r8R&^o|&uS?A%*FeowJu1oUvt?k$M$nyoVq5bA^LY`&9)now?seo z);N#`uTZloYPUbx$03j0Btk-J^le#qT+8EuJkK9#93)TYbz|wFzapo$S8QxaWQkeT zcoI!&`Ma>aOmuGzwyFupufKcA0TlQ(Aq4WLs1klZkp0IJ72;r^>7q_#Mq>WHk0*i7hb{UD1u^P-S)dqvbBqvl~5I z!-4&9B|5B3@{1m7eF>3m>o8`aFO23;-4kuxUI)opi%DnFcnNaXmKmHcWW5f!_>Q!^ zWsy>GZ(I%9@6P)D(WrNM9nCdtjhQ9IC4m#n+11P9#CXRp=B!bwNuDct@$1oOK6HuG zViwY4c+5hi@F3OpZH)}A{k#`k-g?Ngh6)NT?wNC`MgCH6k>d{TkG_MJYH4;BV!X_e zB4yQDTfG84A@bR4_{^^c$8zc?qR28~d}A%16Q#&c&+d=@*2e}= zx_;~18Md^fviN$mbhPYD8I)Cs6dx2_smPre(9Wz5AnEeJp)eXj{ep=<~jHf$N*P=)69i*Q@i2d$(8k z)9rl5Q_kZ%b%CU&Y^RtocZ^aVgN9~XU8~{xysIiOq^X}S$0}FWla}*&*!OwZbjYT# z4@VJl8ih~IbR+)M%yaczw(fs-6g|`c;*H15Kkfi=gLiroPwynu5+kkWnuP&eR#+I2 zin$Jz5%tZL(GuUvt?Y6u=HaVl>ZinC2){_E^UG=Bhm=sXX?A5a&3&1FdR;*2Hp-e7 z)AV4)sWhqS^az^w{~>u!hrTzaB{8lhId6RW-shuaRdS7EL)ou`e$<}BXDq+JJSrxQ zMBnO_FQ_NKZisgAj+CkQ*xF|c@C)ikUq2qTxu%|o_eiIU3wq>OHszd%D;OJ1L@(m) zdqHjdnr6S#Q9e&x@YaFXCtNOMtpsG@SoB#|{h5yXkZg>(_hQV=s|z9DFQ{8unae1f z(alF6Vd+;lu8F2)rqmTE-9}r}ZO!|meZ9kKo z-8t^N!68MSjH2Cc2bY^hA9vjxUMkhQPG@b#INGX8=gIv!+#k2s@m%n^ib3+ebcEkQ?B6m&9%x*ychu(;003_|ux&6`8z6H=K!AIl9 zx>DiG(40$pQUE<`2kBG0!Z_Pv`}O8 zJX+PjP|vIXiW$hp3Fwv3e_XbA37?f1GY*P#gyXAin0L&c#pC|vx5QhFc*pHB<|dl% zPW1Qp`dZaj@svirHQIkeD9U`5(Yss;IlFf#AYc08&i$?MHs4P%vz>5l zOHb(_zM#w$j+iu)Y{*WzJsc*W!Ftff#6Ut#1WtBGut*Q8(j! zf|JJdI3HpdP5MB7+1(BFoU86&11$0oIVbGNdkZ~FIX!!Vy!a|z0QCMY(j6Z}?Z!NlkB^E=tF!dbyx!c z_mB&pTB)5VylyGJ=d9g96@llpoyxe#=R?m=>&#bOV4l~br@a);7J1~*W`V*L^Kiw! zg`8T-simkFshOLRPtW*l>D?MB{y(0fU-vm0McF`%m2LAS9~iTm56;r82JZvmG7)u}W;AxpXq=eQjA?|9n6q5jXpG`g z#PI=*;lpTj$8(oH)7k4;P@~sKDSaTH(WPc4bDjn09a7!X(eGEgDg!Zl-3wML(@Utn zOKII28D<2j(~b0BPwAgVxif(0QRP|8$Od|4^sac0d%MEEBgNWfKg|jL;W|_zo?Ic; zIM!9jUzO*q3-sKDKFW<}DZawgs_uR9nm+L%F%2_MiG||pmqkRe$64`m_4^`N&v}ZjMe5foxEENS7 zNO;~aaa0Bd?s~e#ZhP&d&9+mnRmP4JBa!o10uDkxg1eCDv>1>VZw^0F7uD^P^+t!( zR55b&rD<}eT#EV4#xtxYt$f?KT`B99vByb1-Utsp+&BeK1j0J8W`0mwmmchqm|~&l zIU$sTJlq_#CBd6x>xX_4J)f&K30WjGmk5xofV)^XF({=~cmdf-ePMoSTg?lGYO`pC41|5XXzk zs;zNV%=02vIR1vWg{7DoCRKH*>RM$jl8gLb{Il#%rCVas>iE#=Z4Zr4T5a8%RCSqb zt6CIEiaq*Kyqr{n_mMYA&1_)O6SgOsKHA)3PnbDAdsme_N4X2@lk}Wk<2X|8>-*}d zN!^9ay^g&p=aL~S@N}7_c~&Vn z*MoE+1JVCjM`QBWC}}_16)G4)8+O4yrgw03ag~BzbYIgCvDz2 zK|(FU+q_6sQ>^@!>_h7C3^6vQCN7}|`n$wX*Udszm(608fVPC^^j&NK-luPss$#?T z&DTT|lcd#;9FJqfL2{8L*wn(QrIy2i@!jqz*8Vog>nGYPU6MJ|nvsfs1n$EoJJ zFe}3OmdHPvZDG_`CmYgpSC;IN*Of63%DfKm3ae~uef2JxxNYmi$Wv#Bp>@Wr6RP~! zBQ#oOkBe(s)vLdbT{pANj<|n%Ha4uaCZPtzEFSjppq!Z%4J3O zqc?J+=iPm(C!>|Ol;np3-o0qGrCynO)Cp&;vKR4t(GQA|IasG35q_=WNQEa7E2UV( zNUWHW*dyn)vLh9Zcr%g{u}dD<*UC2B{gkqN>5E0BNaa`4hth! z1zy-C6`IgH!6C$w7S zFy7k z`i!kkDreaLa&(zRc851Zug!D*!q={>A!-?7qfoPUygkG`N0((4Zd`Cs@yVl*qSU(0 z^YH-@a6{)X#qlcdX`jLxZF-@Ql|K96G1?14^XMfz@NO9M>NLDrNez`PSXKYZ0@sVL z7A!BAIp>-=Y!&UFaU(x}c0L?rsfk#lYxOecCE>M!ZjG-ksKS1(`%#i{VNa2CvebGF z_7n)-9`$L#X>+9T*1)NQ#D8}~@dW#h(UJPIqa%MlJ1X*<^P?k6&ROJ9k>Gi!JT}rd z`n7r`-f7WO=LI#pKI2n*zlo8f|5aG+Sh^f}TG$Kwl7@#Q_nxR_5a>abvF94abSWgI z_XzdQ?M^*Pwj-Cu{5`;kBI_~HEZi-(^^~v0CEEcrTAHGXy_=$TNb5PWDcUEFRVKjQ z)sm2l_oJu!wg|&4!~Yg7&RQRMX`l9P^YX_fb_Hw>?C<)Nvugn#hNZUMPi7|t8*Awz zRgbsGNpde)YOXxf#mmyiAGkE*N6oIg3+}eGbQjUrdiFW0$B)=|^#9}QUErEJ@Bi_0 za&qMwF4_pFA@KslO8~Fc+L+)GwJlz{&7y6ibX@>zQQHlxn^Dw)tsR1G1!_xc*I8Y^ zBPgAz^#`q8*Y&a`3LRHHt=rn^E(bw#03rYP=LD2>+dr>Y&hdBVn!Gc8!B{gr2cx8g1NDXq_oa;aUMW{=y?m z**RBsYG=P{zuCbUjZYOpn`B?Uk{|D}xbmSTGEUgPlU)=on9K4!c{}60nDrJhLK+{D zp}h8?Vhu2tLkPvrKDP6y{qG%lJ4?`Nc~8*@WEi_ky+Yrxe1no->|{)&L4#SojLkIf z)}JF?7sz7ERQx7S7H0jt{AAwYR6*8*wHeUEybYEzc7X->&OA9RVXI4@2nPNF+K}zN zvNI0!0r(VpUNF#sXGNaJiy!ws>iN+VM*j6DfHIrUEHy%IPw&qLXY+*r0V~1X>7e<-aQ12&(YsuHF0*qzX#V zGa;uN}a71#lgzV>``ABMxZ<0}lerC7jq^wlFoN zabYsYAF@wt)be`%$nK)0?9)UaRVx_KCZ%wo%xyS85*s~}D*20+(pV3@P^v*3u{dgf*x46q1c+D@vki|PQm*Wdd~=9CdL>eC_qdOh?Y3n4uar#)z+X`gH%z{i`eOasD@U#_5z6){k)_ zs4Xg-6LlE7aUEFMG3IqTg)gVqy;UJtc<3W;Wl|sTowVQQ>sJ0gV)0c+dRcvB*pjPk z@>jdj))$)=?~fLe z(hNRj>)5m~UqV`hKUSEKruWTA)A*5tjcRkGKxfXZ6V~bIN+mF+I7rjzT50~Ej1x7= zWDx>N#|OLZS3w`n$s@LVmSR>K>XBEssj`j9s^vpHzq!d}YtJc{JM0*{jP{%f<2LCf zjxlVPv2;fn|9V|H&q7m#&?`gsP|qVbnJMncoA?RBSTS0o@e{5Pw>*;{>N#|Cl3{uR zGhN$7&!U%)15!8CvtNE1JyYcm&(24vMK|edb`HPfl0Tn+9vF%Wv1Z;(Ca$dHg^8ui zOr-w`&RGwXGU2Z3glc=3Q_;q`*aaN)%d`zx7l?V64IW3a%5p^R2~ZiF*Hj;tQr)On zkx6D;MjAWw5YLL6!EKz)W{LH=Eqb5c66J&B`_XV5nH()$@6z~=-C(wj&{6O?OXAY>9O(M6T`9_ zmEDWNIO*tmUAIz~bG0BL;}ym{MzF*llyp|cZ2CXqRaXEpQ=B*`X;+dK*{sXN4H+>f zaQ((v7XIO+HB0{5kw!K0tkj@+#V7sB`IxdxGBiCFG1e0++H#csiR>5SD#o2~YK0f0 zC$c8dX3x5+%6e(s7vuiV>67Y=SDl^En)-CrCg&d41x-{-BKw8mxa*&;PuCXN3SBF0 zYi$Z~Pp96K)$5+L3ECNZ3U@(L+m9(!SYzEAqd=-wP}o0NdR?#=pR(goWoDch(KS~snfOpMLT zW@JxL*edGZu-^c;sy_$%N;*pp#ABP}jgV;#^&(Jc3$%ipBAs>8g_R0_owVFKLGVel z+(^R-&cX`LqTDBa;(m5>rcHNMtL;eq-8HQy)3(T#sGFm!seiZrl)YBEVC8(f{d*6k4;p0u;mnJ)>cph64)^3+3IoVmrg_E7lE}Ct7r~at@pZ*A^ zJinI^1*BZnNt@)-wt4o*rTyIKlggRV<@KSwn^E4iPyX-nA{JwvRHUzyHe1=dKTA;1 z_y!MG>nU-Wud-~I_#Zd^YL+A`8IUR*buJ~T&$@s=`PSRT0$j7EqO)LDTP(G7z3N`<5;T!fa|FryzsIk{J&$9hFan|it;ZpVfe7yN&WvcDy z=4FWpv$Cu{)uz)uZ|8jXO02i=8IpfyG4vNsp*OG@?EEmfg@GWY{KZGlC{M?byEhWGxjC}OU$9Lu9d-CzDd~A@9U&_Y}`FIIO;$fos)6(XZ zr==q6N&6b#X~}0jYLD36 zWaGpY>Cn|;!FQYlqMHGZ{jhY&TH|@Qo5|7pPfMGu?CjhLV{Ax6{|@5Vyz>6UG+Rvq zyWk_K)!O(?@}@Ml%l#mfg&0y~Klju#NO)Y{Ji5e^0} z1zBJez5ZEpxRAD8F!0RTkd`6VHPFcAeyx|oz)-!a(r#EI@`EimI+>pHC>Gee5A zDl_BUj1X6fXW-Zl8`lEooY$z}Q8P@or=jeGUC~;~D9DUE4-FoBu5XSbqL zE7U=U#tq(*^7l-TN%`9UhAS4*0gazxV#UY%ueh)hbsqi3Dr1fF8tTwLiOMLU-5bek z{PWHob0uiF=Gp>k$p`vFoGL#=b<&Nuq;tlYxk_3cmt!0*Um4EdCpeb9c0lJ+b+cis zq^U)x(f3bF+2t4!SJ|*nmsGosl%10FO&fhl*I3KK zE*Osk$TMPv7 zO_YaHSNdu zyn)RwlNC35x90TT+{R^84D?)o&VW&2#Hc{dHtWAPVM{`)?L2tPviil41i!)@8tCap zxSkUG;l|$^bO?Resy+0%g=>T4!KkWW!5gZ8H8Np0AuD;GDaP0+^l)WLi>6iCZDfA7 zY^Z0(^BcH7sZM%USh1oZ-DDGnt=tF zH~c|3hB2Y%RK5~dcy}=4{Izf{&ZeraF{peeTp?*V$--Np;{X~m73=FFhcsoSb44m> z$lZvutdD5O2WY=JpdE*cKue%I!#J4f5smkNpS}5XWaV#R;$mEx!k0fsj2HqWzsn8sD!2}yK^WFNlv$l2RJ&9QDNZUyG z-qNf;eM4a)UuGA)YFDC_+-o8$Bdbo7MV(wMGK(FOay)t+;H8rleI;% zmA6P)ZptY;=T1H;HRKc;{*!9ot>2aSHNTP4Tx^%7=z$tm+{wS3-tF8gDitp>F9G2$ z|3b35*^2O!5uYV*qWUiE`uB1~bunhx54hEpU4K)X?N@b*)#Du940nV-#Qz}cci(g& zebR4?w;G=2Xo`rQgos&-Bj5$Kv z5QGlb;$lTHYmVz@yGeo+=Ga~QoQ?Q&E$BkPfl_H{CK(GJa|u?uT)(y_?y4@@0!=0( zZ?c3zTQpa#X|dg$$}%Rcc>WUjb5JZMIj8rdjao4rGa}=@6L#IGuK3kgKvQ`4sW8kLtHjmk?W^7890 zm2)2E^eUER-o<}jg9AtfmG^x9!=t`iA%DjTM4xkdoA6~tmkLOQO5CY>M@#r3CzKSQ zv}=43Rz2Z#mH@_AFmP{>D}~&sXsu%&P!J{RHxj+zymVM{nsqCf6pTGHn|4@onYE43 zZpdV@#~}0=%uk|cTbvnAtfCrOW=|B+?(w`Mzntb2=(U#diVChmhg?3YR?DpdnROSn z$w(flRct7o8JJ9jB`<$$SEv;q8C5Dl{vy11Y(9ucGK^6uN;K!1oQ*yqtPgRIC?;?T6=q320EFSsTY91dRgwPVlXqO z_fzEO_@%sjlO;kfsZI`$_a?1)sS~Tg&=)V!7q;sUZnQuiUw&!m+<&IEZd6(y{MWQT zLt0yJr}dC}bXv#%BdzsvTDkuvN>F@OE0c|CZL)|48dGIju=Z%aI?~ zK%*!UwYN?kcDwf0cIIHM34RH5NC{-aokv$ABVKbUiB^6&WaFVt+Xp@DYJN=X+!e2` zpS$8U{NsT9&skBko~xWg*LAaTt*D$$*X~&>j;_}T%;e*|;>D9Z_u||9OlZ#Ly~dOp0{B$g?}9W zN%&93zx*Vy5}bd5KjE81jkKb&gGp8+&sy>ROT@At6P8PIz>zo3|&Ru6`o z71p&54b~jjpzVC)#u5jG%D5C}ZW!pfalD=|&3o<9|C1K)>$pSbY}eyas?VXJqjHUm z)KSVF(R{O?5LhQI#19`##jr@ zd zjXI3Z_p5- z-X6kLa)(eWKW0pI12=C%4w6jmb##D%rDYrd&S(`UKRG;*bJM+Tf$cKMOgJNSshCRc zxbp2xez2$Prs_CXrK~oXf8rSI`S_;FJKd?OMmTUC;62t*xc3Z|12=jGd$!$F$YCSQ zgFT*`MqXW|sn&{rZc`l5!SbJ^kXq>PQ!h9t>uMis46QbTfo@Pz)qmk~HR4y7@AR6_ zQR}If;q$`zrS#YwYVVGEnvGo!lHL+xq!HsTkI;|N!BQ$C!=A;oCr4c(Wjifi}c6vX9 zh5*@fjHdc``msj*$?Y~Ev|lAI;Dv}7|ZVA0C7 zrpg1F^SPe6wwv`!%}nyX3(-nmG~& zX7%Za!-_b#;W$Rhd^h449JQuRLOU+G#32q!o$~Y-aCoaw-aTzsHm`%O>*q%0wLOXp zQnTK)`H)?KvMqy-$hmKW&oapaf$ir80zs180o_NR;z{asD^MZnJ!YVfW~Ux9c=+ou zMPL=X?^3Nd4EC+h0r`3c$k$x9pyPks%u_Hg$!)7`*AnpZpggkKtcddyjT6zTaGjjdDJf{$kO*$l1Xzi6< zzufGG=NPo4Re7z1yC^jq&70xh0WEoEDYz+tnMx}LtytDN-pkymbtKn}@l@;o>KpS(e+acNmFQuS5{J=i8m2I3&xD>RZa=9Xexknp zUBOyA z?C7C?PBlZ8H2Yvl0}JCKgNM8Aq2vtOu@islyX4>GU&!_A&^?j*jUMtMLH0F&fxZZM zu43Z3C_Kq_XwAW-%mpG6415**#pWmeYrBuGLtCc?VLO6rJ*0IW3^WgM@Xlf*jhZ<( z>yG?5y8_QH0rK`4RX7E6%D+vn|CfUC=BG?XIbMxe zBU@!C5qknO4q&m0t1-AzCbPKGcj=SiE5%HG+0+#SJd*(zV7qD9i1afx;=7&T$>k?W z@)PDojrgn1#n-X>?r_K~dnn}Voi`9mPVXZdDCZjSQP`PKOwy{*{SSuk|2%x3)2Wr; z|9$v=De`H%`K^2hJyzJJbja~NJRINL&Io8aQ;W|5L&!H#2tqP~fsbH`NO#2X1OqKW#-x%tzc}3e zA=oSxyT?HDPz#G<*j!`Yfli?@q7euJ&sGAMZ=HAAj7G;d6 zSA?v|y-g$9+gm)~)xRI&bTzHaWNM*Q)U3Fb`dmi)c@~J`qJR0RRp@Crw3s#Gl=hv# zI+)4hi~OL}#J|O14M6qqy)M{dfPM?}%gpnnGJ9OI-UpP5|EC}mGK*)8;4 z8f3ShJ2m3`E+*w(tXfQ#*2X5uwW>*a41eb;dct)kt!R?6(jm!(tzdR~5Xbvq8Dz5L zhzzIhY?9pRO|Wrkf^`%pG)Yh4swf>gE67hG#vFOq(TMk5F89K!j&XZJD~mR&6SR_g znGHQ$BTi_CjuP6GM)gkQcA(M5eD8ZypBi!PaBbcfbe@8oi7!B$8V=rYARlf*4Nf0J zHOPpMU;a{RPB&=O&Fnolp*2g-)?X%kcKR54^N76< z?%XN!=dAdRY}@={kOi$28wfv)gx8y3AQBXw5f8iH+PwL{Qun&0kXA!pPB~PZi0qC= z4yWOpJfC*v26)-ih^qLcsk3d%zZZ#(<3c^*m8~?29{}#f9HJI}1ueXk>LGKauT*cn z7jNm^->LNvX~d~*m;+Vwg~=Y{aF5~yg?vRl=i99&^OWH)s)xUbYHR9gnrs|?Dhxm6 z+J0L<_B$c_TH#S+a=7r1`jH$8TZ3qwf3(u<&rUunMawm&K#fiByt29QKR8t-_?vXh zOpKrcl~-Za1{L(P&k-7G4(k8oyzkI`A#rkoMc7-`m-VQ*;WX3(=7 z=n5dj4ALc*!y?QQKWY}H1UbE5Z*?GdKyBR`aaU^!uf|$7r}rz^(XIs=S_*!b=_Q zhB=?FZ&;^M@^LM}K;o^O-d%Q@xu04^<85LaQJo)S^+hv=ULILv+Gy4%P98n5m1-Dm ziJ4L(F6v+~mTe1R54F#ovdyyNlbd96e9S2F_A{z0wg*jpj>~on#B~NhTM6TqA z=jHSHAC_#E?;k%epU*!|tJ--sjcBY1txL%Au-pUbMKY}@VSPTZM-v9SNo}$MIU5SJ zVa-E4)leYpeOX%z`s0LZCLwRd@Z3OF0A`uqYDDafV#>K0+(H~kc2x)moxbAdWn*9y zaNt1X%n1GkvU7FwT^T#Jk%qSU)QzSmxenOqb4+rCFlOfbE>pI;JBn4C`UA@$iAwjY zVTH>k8;WzupMF{XQlI#;9Kb&(p_je^(^r% zn3ve&QG9=3%n*B|2wG&dNvdmZCY@IzkJ2D`&RN=N@Wo;ze3_^s=OW~aO~Z^LrorPz zhL%RvTA)Z3Xm>Td4%oaFmkPSX7o}2b!V~bj_roUylsa5#+Ut4vhUi*8*uKXVz?%l{kHgC0&_MhM|DUTso!r|9|v9}m`!r@Q{Z2ZN-O5anac z=52eWNVl>(iZRJwo*vYi%}=Y%c~5f!uD0Q7+wtxsZB|w~zBHnY#|9bmu`LSol`RyP zvRjKCimC?H(0EtkE(&)QxYMG2pmC48=LR1_JwPKK*ZT%rr1j}3Slj*<=lOh#m+BR38OQ$npRKdFlzay)&Y9gD{1r0dEjJ6Qd>5!P?2=QOuJ=NZ z0G8-@bKT8WaVMhEjeNMc{}NlJIAKU9P9j{~g}dE6y$J@U2H7e%Z;-E(gUrnMM(q@4 z3gLa!8qnv2{}bvVbf+M1C|b7afh;~NDqWTz&p}yG`^G`G>a$YPE_L}~ah^{8K*-|v zzVyMsTYZE=zU7VpH9YRV{HVe<~#Q9KNt?5ituZFDK0%Yp6_ABGZLd`=m7z`v%8j}To1|? z$q%MS%y3}lgSAnt9lr(kNt5jMbVfO<|7F7K*Ab1i*(|VVb!z(*wm2^suduvv*xnYomN;9&&nyXtkLP%N4zM)hCix4?jhW-Zaqj+Wup_qwGqN(}ah^<6$YZW|eAz&I+YMJ}Z^+ZZ@;T{!ND! zGTd_MNgMQrWLXt?Gx!MhaOKjEjY+&t_?zL7^bsK_+!^mNxw4t1*X?#o9_8i+7t^7+8A9vD|q_S^xsQA-KTJtF&_Kz#&kZ? zbGlEt^8Rt*IIFGK3}HBHjdeF{ISE-2ji>vE<-**94v-Jn;Zrt(yb@@$FN;+2H(0DJGW~G}^OL${- z;~L+=K7W?aQ9xf-?d;sS!EwN@=wvhK+j97Diamul`s$sB?Bg%wx@ugAE4fLUmQHbm zBi5>&cyC+fc-|iF_em)+c$&P7L8us?G%bd%rp2%spvI=Qod@jSbm`A6pFsVHgB_7w z@%#iWpCBmi9$R`BKbemb=1Ph`o?fE%W8Ny}m&Eu;6Fo{$x57)y=g_0;4lexRlD~JD zr7=!+Av5jkcDX;@4F33^-}t06vrkF!@Y11GXni%1u$N0)6nAhgJv1)~1A&%qI$;%Y zUT7JnmjKslmTWOcpsD?3J2dZNVnEIH;*VPy^P33yCc@~^ru*xZCmF1!)MmDluvGGf z69@azCU{_*(3gyL6KDDswvPSnk9Z@y<6wKqf%ez+8@=Dcu8cF8#DBD_>qzG%Z+0oP zgq6^2jo+Z<&F*o~zI@hNS*I2i>M=aoXhuxYPQe(-Fy}Dk&v_{|WreCD!o*g>y0cPS zsjCcoIs9-$MdV9lbFHt87uMCoYxHn9O{KECR1slj%heUya$UI`wi02>qs#TsOcY#E z%O?ZtS3#Ca_Jesrmj`)CZ&j;WlsDer0@*xxy8S?L*yL!)`%?HgaHLG*?3dtgA2fil zn<#Mi%;ZTzUOx0}nK>Bus|NG(853#T8icz%Tz-`*zJ<$gS8JN%dYhh9`VLF_baugB z9Jzd~Na0Bb{L(gVgBsM~-5c!e(|vmA_I}wBg}!Ot15b+$zlA0UGd2) z{W$N#e>|>}@SlkPgydR-B7;eGr`1ZOdI@ycmcCbdR{y4?je&O={KI2Dk|J={;~#^6 zY)r_Ss$&SXRRqldr2f4dRD;kn6z6eo;%eTxC&h6L$PIm-R(iI zOOC~nPY&}u>|&wqIBgaD>tI%Wyj6MQND&9S@>@NB=wVVG@iEia`&>!i^FJil^i*p? z{vqzZ=9Q}HEf3{yNqF0ydNEei!+yPJqtS1NwMxQ9&k4t{5-)X-N&sWHA#>PJJR z-a@5Tkhgow!~RgoS(JPgO8!0gJ6Pk}p0vtW3x8iW9ogM45x#}j=EXj)SZSH&FLCuG zoVDM5v9PRNZEV(>xgsh#3vVx>a!*VjsfCFsd(OX=z0W&R_NRx-K2{hChy#rIniJMn z@JShpJ^UiH1rhH)EA`xc);r~#4j-Do@xynX_LC)b=ra+Zp>zCs1vO>sG#M>Fbj=X* z3JUUTT=lTFnR?N(Lunc7*P1Qcs0HMF&Sx{J9rjzPEj+jLGkrKek;p~3A6~cd#eYxz z573yBpfwT5Asvlb(3EB>eaHuN@GN8T#9EZ!iY>~~rydPyF8i68jJR+&jaW-L@mynl z?|9l^yKw~mPlv~2-tTdb)=k%T2j{U1PVkTRm%_hTQu?&nK&ofX^}TzFz8I&<82Msb z=nM3+d)Wo`d=OH)W8p>AN_+n1}~tT zz|=rD(U&K5NLl4;?OB23R#tA56tnloqpP_^i z*1S^*#oDw~KP!iwII46LQ94*6f#Y7u_XREnDKwQOVF#54cY1w#U*LE0^L3?EA_`Gc zdZ$ddXXZh>nMK}*0uB9)`S%FX25l(fi;uz5IlNmLUbCcTxL<8RIT_0%!@VoFC40DJ z&w3vep72!RTZKjESDLBKPVi;8r&gObJ3^RyYQ`ygueBtjFR}O5%Ws4Aqf4+g`0uTe z#P$VTK`%U?QQp01y*oLlxZsTzIxeyPjjlsWH2yqiHc7?$o8gD?Gw@v5{AYMO6j{F#VqrnUfql-*KHUdVd@K5gJge5_PV68OWsN%VW+(i zyiC}ZNyZ&XYaPZsM*KA-;I$jAXHQEuEAGLw5dE5OjutB}W4zH!1p2sI6W5X>PSR=z z)KYCh!q0439D112+7}oc+L(W=U^Qkac24Zi9Fo=uegfFjY(6yi=-dCFy#rRg#8J2l zR$?akrtcRUNkT-n#0gl5!V8N0me2%@H_Jx9!DK7wgCF+10{BKsdl<5WFz-TBt~1vK zIrEm~j$CIoo)nv^abA_g!Sa!wRy%X^hu?3=-5KW1eM$|F^NFqw*Z>LEYWu>@jRkSA zgjJa1@aAh*tm{Jl1*y|mX`k7dS1@j8?oP!3E7skp-8Ho{*Hc}l=yk7Vu)fustfo~C zEqE4f3@hN6T)i{a8)mA0iWMG9i*L;CdTBo^O0oOoA4*UY@JyI0?&d zdNy*@HYj+-k;Gz6ioT7t#I%MN)njfeP2zyRB*v^LQh-}fqy1LGqdm1>B-)Q+p;nZj zD^iJe4EFr7XJf%0KF+1Etn`1C&!(=zTAwkWbjI$Smb~0SzF*)oM{{=I`oIx>rl6fe zYr;gKXM3X83i<52{pH?ye2OU@qb+G@+d7&V|haXu8;Z*y8zsPwROo`g={-B<5T|(aPEapEC1I#P|}|> zMwgS$G;fbS6NOcwBvB|yK~G@;Q%)^i;Qw1bllmiHhLbT}cPH+gWmYcGbYj$jZGy<>W*beq7DM07^R#rMR>9*9uUMSXgC|CknP($42_Jvixq` zGXt<4K9&z(a#5GM8OC-k3Zu~Uv&3h{0SVLFtm0$ufimW-Ifyyl{VY7hv`U*Y)M%M_ zzFx|x^Go{L=x0D%55@2orCwkHeSxh&BpC6O8xp*?BjJw$2(t8T8P-+Xj@a+=odac` z=P^M4>J4{c*$(&y1dGopO8(OxTkNMj?gXOvYTsOM9A+mLHC_cfnyH?g{^!K)@G%(Kq3|s5 z5GKa>61^tx0rYBkPy!Ckm}|T<;nP6h>o$Jh=X^m?ajVC4T~W>P2ftM+@qPC*^(oo? zJs$oi#4D_CCyFCjDWW-2=stGkM1{(KMPa6?8<^5q06do`qIcs8YP;vGEma(_=r zAZtl8Y^7Nvw9#dxQN~GruGK&f<5$oD!5^c?;gL42gpY*j(U|ul%9U-pdq~IP%xp$D zL-O~YB{wjSzze3r3@rey`&%tb{i_M~M-iB@-W(`?;a1P<-L+3Gct(TXa^O5fvBPEHuyNb)xLuTJ;$|1s+IBt*x4v7I7W45VrxjSiJc9A50$L5b=#M@K4oL zf2+sd&06*T`-JXwUz5-LHBqV0Ln>uk%p_ls*0bXrORd)f_* zs+8&P`QRq`6nxg2y4?gHoX_ebg*lQUoXxcLx_=Ob83{4j7~?$08&WBw$jGiQvH!D! zMjCR)nBgBPQJEN_$Ecz)r-v<`VtDk0=IA7pj^=7YjqjX`Fjq(Ni#_LEue*-8m??Vk zYk0xU*q{_hI`X>#^@Okv*}@*a!>6OZnB#g=3_Y4L;1#XK~XnM4e;*Bs41{!Hi%920e zSJ?S7&+~47$m_+T;S?okNu0opJV{0L!`cwX@2iVN3x!pMS7*X^L4-vId;8`7NMVv? zv2U`)?u)ZH{5rvbHAjbXaWlLr-dZLE1HZh*3%|{0rY``W%N_3v?CIygJ^!u*NYj6Wjv4b=Ki%KE)my>PZNE4ex5&^jP?&ypUf9%e@PdU}V69 zG&hDj!<=zQ>#hMkj+=v#ptWO}FdWA-8kz3WOp=6|g!-MT&I@4y*qaSz!_AKzg!iEst-EL}kb2Z7WsMRYp)aL3I2kz<0$VZ9U z&^Ti(E*}e7AAEnKHGbH^RwI5`9qCs=S_A(2IPgf~6QjfxU15UkZ%`5Dj}o)GLeGZ+ zF9Yd_632F_u?9SZYkY5t5@*4Bjn;g$`TKJ7!%gs$v_xTB9gEk zNBKbwYv@S|KM9Bt@lxl3g~W9;@Z1eL5f%v@+`2x!n`o#Cr4I%U4rwNAYOfT2z~>8v z1#!J@OStc}WQT^?86n9S?2)dM9r2HSFM_M)wiXtcdv`eqvB}kN8#FCu(amwd8p33BAuK&JzfG+I z4iKA8V-gri`pJSsPiDTOmsyj!!SX`t_@3P-U)Z*rI3kjsjAPPVeSukh7FXtv)k0_v zOmz+P%(UnA){BQA z0|)*f)JoYgQR4S6UCC#GB*0!YJr5Wo(H_0{i&pA&pgu7)tLw$gBOxgxMr`VXKzm3M z;lNsgNn^xPH`>^kfjroa3ErBrIJDtUWo@Y^VCl-FY{$yClmT|A9}0Ybkk-YZs0`V+ z$EHV&^v!hQFsW~9sc+&=!7-MI#vwB_E8u~Ja398$R}jL;!jsp!SoFmd_K1rRvzoGx zq-kuT=Bo{mp|nJcv)bn}+q`r9q;%X?V69&!WV&9mvNjAR+kgTM1MI|0G;bz<)gc6IWqvFMA16 zfI31i11PT4u%uAQpWMM%@_d#TVn%Vumi?6OKY|+zTu$N@SMP)dVH*nyXR~UA+Co|r z3y>D|vq{WM<6pFt0Go6X#@vV|iEdnB=^I z4SC3!aUF7|^pC7!XSNa-NnGBu(4QbH7-i+Jz~|_qXEol>>n0aY$PuT7hYxTAiWkGX z7lw~NwH9-G1w824yi`t-*Bu47M>RVeItsabe~+$5@v6f7e@=^&>Lf3ysQ%Wudkp;( zL-a<{XPj@Axu2XU@r&1(WUjiu=ZotK^8)AZz{gO!Q-i)Gl2e1-Uq({hfmH4MQeIgD z>JJScMGff{fEEuaUft|bzDlLY2$9q65jSGJc535jnkrkIUnsm(2qVQTOI7`&G|J^ zhh4oZejVcA$Va=9Z-V!3`1>6&c!+95iJx^a)6;#r>8vkex*3{9EY@i7t9*;j^nQFh zwLGDDG-HfU56v1Aah{N#S5RH1S7}?;!G~5}p&2m}#eQu_EjSB}@WYB(Ho3oN)^*l= zWka4oYZ8}#sApDhUIEM3Kzge{Ee{3SZ^`cq*6oDX_rgRuU%|jm=yvQireY^k?i8Vq zanP`j2jx#nUw{xm@?wAhC$rGty*P9lc`1~iPQcTN@J6f@P*-}?kC9sGL!cPd*dc0y z?=WVhA^1`X!fO&CmT$vT%mpBOG08_<54p+*y1NfR)>Bm$1HFh)|D_iAuF^Y263-Frn9_X3YyP*(TzNuD> z$A-Q%V@(-2Qx>z?qbEy^(77FVP%3OZhD$RO3GR9?bzU#GAre6;HMy?X?K9_Z1F zv~v2;UAX-Np1gRIF7hLr>ILg~iuYZ3I+FtD2Z>8L?tb*DAw}&&Zml^$-5g7ruD|N; zaeV@GXo=qn&hJBs&IHHv1P;MQoGQBEeTz8q3Z z1z+tB6TU6Q(-!iJuJpSO+M&sO#GPBz<07OL`|PI0`m0OVm7c}UPI(2Z5>CNOpsqgG z4t?7WSiE=12tCqsBfUr6=Ya%hg*h%}#;)Gwzy1VV5Hp1l)ab?gtm~FQUx}m|2%UeO zo^X}ag3v^`E)BOFgHe-`yb#4Qn5do1^5p9|4Y=Kt*Cj@jtK^G<$IqyGrv`} zrX>#b9qkVx;LNs6a5Z=8JV~zeByh&#G{$D)q%No;pg%yn(U47q{%mIc2zH*iAyN4M zk0pHgy*sZ}ow;FHZX&l&;Xy0EZR@pC`2GTin3*3>o}t#5@y~>WObWbqD^H-^?C5&` zt(Sn2LlWZ8$T#q@z3%mYD^>W);cum-x7#THAY?hKw`|SW zkdYswif$Q}?rh9Jsqgd$p!w(z<5B7g)wJg8rCXkP&u#`ExvajvFUt5?!Ycc7_QZ}# z`-CooK;!gc!o~u6Q)vemjeRs|T=KUH4^oN#vpm#}u*c}x*Bx+wEXCK#t$CybyT^>Y zDelh9H>lUO5c)53eBmA$qpevIyczfF2OuN8Uq-_p(kz4Lb&|a-@t^57M%!B-cZCV3 z@*R*LD~_nUlUN${{{$7MUUl6+Q^<2YaWJrZ{2ofzB9L~fqIwMII1iLvOn?Vi=-?l6m6j>PvalZyQ(t$3c~a&7UzqP*T+!5E3Qg!JjTV$!b zw5;@L+cd{wTLi*A==GI#lrivJO9OSS)f>&58 zf0tM$ZFDKhEBY2$w|QQYk~6|RCEE*eWy)CLt&o;jFLtvWd=;8GtlZf{!0sW7XQs^M zPr<`_D!)-!An)A(jW$pR275Q;xz^_23OtGxRmiUG?qD9uG6Rwz($oqD-hd?m_7)XO zTNNp4e;%x;*5?1@~*3Nv8){&Npk72~0mj=?`4p5s>|g_FSIA{sHbO-~hfRU(3q7m6>nI{@95#8dsECR06*MZAEt%k**^2_mIz?r4xA$)_NDEN$vw! zzY-re)0btu6-XZ>3@pu;1!Mr|mb$O!|86|)oazh)9vLchy$7$~&W(TBNZtZqk+D2x zIs6l`9WE>1*TdY5S~2OdM3;?U2Y1vWQzUdV?x@p^eKw=3~ypLtcH6}+?&9){dZnD{BQccs9OFy1dpNAwS2 z)UEKSu~W9e)gRb{^-DDT-C#5U#RF&4Nc#{^Y#<9Prb4q^%d4KdQQ8Q zX*Tf}?l)W&5;K)nhp)N)lEOM6s=YojtfpR58D|bJT2Tx?N|`H)4olBl)i32-y%>>% z`8(YA$I={83*U)9n0K#A3!L%Z$S)*)IVY%1KjH;mS%JMNm>R9Rl;{d$(p4&6s)TOK z8$5f6d2zMyk>SnaxM|D$UHIlBLsb@YO{ad$^=>hIVwJ0}DRsnK>#DwxjO963<5S7^ zevH?XMQ7p*w7w4wv1K_|S1+hH#HzwYHas>`byQn*&~Ef=j^4jyJmNK!d#}YmY4B5c zwXbza9H=?%Yw$9By>V6S9Gl@met!{iX}u`@%E)G%$1w#+02}_1;m^g2S&8F1>J>*% z+TXsYc$GQo9`_(-d1xe}uX26#RYK{yaWw`O9=}6(Y=%Z?GNkbo;<^-i_Ksn^8+fja zScS{<8+(oNC9W}`itH3v#KB*??fS=gx?)3P0{po=XN$8b`Efq9l{FFZ7h4ov!NB-n zsh70)iOU!lJO+;dl@fColN#TM9bJGcO5lYnUo`;XV^djwxvOZY0{Uq_>Do1pKYzYFJwK%}pF6Uy2LBf|g%X$h!ip^wU}>T704n zp^Owdq{++XsQhHBaYRzdPd1|O%z))aCj4|l%l9I5bg}1VI=&`am^A2?CAC_j%=%=| zow4EvgS(+gT_%s!i9Q=r84O(QSEeX^s+3qCn-b^O$~e5rR|Q!yq5TW2E4+E2SZjg8 z+%J@qrxElwS%R+xy5Xa>meGGLze5w=lK0aUpsSSg_IBg&SF0gAqPCAB3Mf@z*1`IQ zna@uVD~CqH*mN6H1;6(fsWL79eIsB~r2Hz>%fdNJ$F# zZmB@mDR*h02bKY%41|QgTvp;z->XJm)}p;{1#a~#`7@rk;qgn2{l@|U0Xl+4s}*R8 z(fT6UZ35pgTdx(E_$wP(?Dt2uEyhN|oLR_svI|l?Z2t54@gA};tzD`=w+;4KO4ys) zp2XUvv(Ocb{jOB4dW*$3t2G>$u3AV2UN^%s&NmL2ZZz_E5xO;pH21V9Oq64~yP%oV z!kW%Y#^j9QCwk5F7Om;VH=*~dAhEjYV$;mv@vnVzQsxoNPhUa(l{13@^T1tlorUK0 z7p0l{vEn)GX5z#QYxd@se$eA)CySFhPi;>`%ct}6MMFo(m$?IcLE_JLfJV6)ooKmK zi=C_Q!aPbiR*7WP6OI)no_$S!uDmZ9R4k{rsfhe?G0-gQgCz&%Ya^4QZB!WD_1bd^ zm$l&nBr?seBlZ-3g|s!pa@Hp)W0vh0hjXu<+4;r6LdJ>RL!FGnQ6WuNXgv;xQmBxo znZi74m_mo{1<+@prJzfLQdV1=U-kiO*tY~TW^&a@~Qv0&6&(-S^vhB8O zEZ&mFp#vU-IqU_+`Og=$7B}gNmU2Lj>6(G8A{1}QGodgVJntxu6Rpwk1%NV*gf$ey z9%VS}C#ATC=W;r`@l3n(xW|v$TlT^#TTHKWWt30R>s(zA&%A11{f(waRsIpryA&Ul zAUr?LQz=c3^LneckMlC{1vrf<_9}X9MbJ9k72zxLT$GgQhT?2bZMT9QDT@{wl=L;l z@|i2!!`fy);w|keu@4&9FDxtoc*)`pN zzTP1+BwgAX=lD<|`@oH}ht8Zr!So77dd6^dH{AE)%U*Y;UI3RYUo)9uxVFjHwoE0i z-7~ecRx*b>DP^Fz4ARFw2`cPDq*Xy~WP9Aj&UxJVmg`-^TTZ=aZ$3L~?*_jFBIk|B z|Fes1T^|Q}{P+f~SC{{ZYj=K`VfTjo!hDY=yG43le}26>`}}(L+Ij9F7n}Z&v&yyF zP%Zl|JMiwa%!4033;Tk#g;Zb9Ga7hB(k#EYUYW@td@isQ(*GzkR5_8S#*y&L;TO2l zeqU*7#}()gbKpG~?8%gj)kNsp?0ZA4XmQ|avM*0#YK}+WG5Hi#W5vFHCS{`UD@dqI zwlkLT{&?s$kN44a1p14#|1vbN%{ISR1gx^3~CnO*QC`H`u_Xj^QUjFATmKy9*WN_G7M{ z7k^o%>eeb=w*TZ}?znXipRjE6uPHuZDe_kqbCxIkzG5b&z#p@nNiFcNK}nr{f2lUi z1`pvG*}D4O_FVrjyS3cIi3*M}gWrAM;@kWBjnkJr&oJHhZ`k z2LC&r)7~?l54?Z$o{}~=zwBn!pm0;-gi2LRv)jAfvsxY5{6o*9-n}BLMs9dDPz)td z423WSb7>UTITHLVOK1rR)N1(O_(EwgIKt19Ry1iBAK|sH9qW!#*Gu;uzDInZi=D@& zXkd4h%-Xfy9Lc?kp*hwh=Z1~ZR`*-SRYIjcAai5=2%+aM7xNG}4H)OV1{=?v0@}7ZwsOg($ zn6&x6a@U?RZQ4BlZ-1(uKHI-<2X>E8tKdmQeQlp=^A7zCiysJJ`Q~SGuIlpVC?Cjr zQ3@+hRN^i*=c?BAK$Zhf!ogogOv}r9Agg2CtM=Ho1ZzTiAP^jIdzG-PPUZuFzS~~w zsVw@?+C#1t(%YhS2;{2Shw2#Dm{+39W3prK*OVJw;V){-_1U`eTGwN)u=1#K&2gq& zS*bL}*F+p<%fs(ujEZuuTvZ9K-W__afBSGZYaC{U9UZmnyaQ0yVzG8hQn;>eRa^moZWR+{J>)MI|u zm#cticnZdf6Z^oo8EKu(fiugp?vs+O$2UfMeup&_aaT$o{8TYmKO6sr-BE5mOJnnk z`oalO(`5<#QfBHUiyA&4qNZzFCuFB$rSl#B#Do;|K>wXmmfrFU$H3=1`NMg^?DeMGAt`{F?Jj8<{Y(yTbQD@yEb zht}~JyjRt_Ffu1ciPzd0FFU(gdTLfJIH`EZ=DwDn(8_IILnQA$wf$7dcBL!tY%@5M zglFuhXzoiaHlH$s2Q9X8rw&WCbFV?J=9_!bb67ev*9;yBd-UEFg}t9oJXhkOCc{JM0`y#Q@ejoNULl?`YkaBv?VH#+K+UHepZp2dT5hgfQyRfHNK6wf z>)e`N_XE1h(`f52B%8ooi-`LCnijrYvN+M%>lw z-gQu#Z{6a0M@lKedJz8j4DN%{ye0r61v_t%*5OfxSIS|a^co_l+PsPBxyzIK&B zfiD^?K+8xw0R6`}iPl@Y=QTib8c(a=^(^KY@nNjpo{C?wgCr(V>98UfKORhm$4`rR z4m;i(#CuztCB25`r|Dt?`2>Q@hFb85eUabnO86O*cDIk(51QFN>>rb{*t_i%wcFp( z1HNk8E6rFvMW{rc{~l9|e$(1U5}X+sw|agOfL*CV1$>L%k&HJSa*`PtHLweLi=M4A zh<@y_qyQ~v(b_Mz(Y}u}GK$VoD8}-&kNgU$T;yqEM?YEARbo#vv!_LRkXOYy)(rl*A zGoOc7-KIEk!KE&oIo^2cgJC{wybs~#X7JU9)kt07brqBF<#AJPmcF3$_IDG9zq6t2 z$Du>EE=%BR3ZgA zi>NGw{9`d6d7SDffb~CY>8m16j1l>vh?)|9LMGK&g8%s;*w4fo2h! zMePM-X_tmZ#U)7#TB0Oz%Oq}-fF`EVEJQO27$-L3B&d^IppEnrg9&D?N|K>L6Nxc0 zG26@}ce+)Q23%Ur%p`he?twq3^SsaddH<+7wVXP2>eN|&>-VR0`xGgN zF-kqgV_a+awft-{4~S;kE?5Ad6cuLD6_~AMka18Q;0oLat^_P;X8DyK#q?eUwX8gd zh!oNut^3e`G)h{aZR&@8bh<<7PWMP4o1l74V9!Io4B1utcrx~^x*^!5b-(r_!%3Q= z+=y{rAZ)8+4KIGZRY&p} z-;4E?3}LKXiK8NVL*m-1`GdUuG1`B3v@6>n-P8ezI;O!ETPfYqF37vvvEH-`l6~!v zjY@aV-4SbUC~tuGacogT?f1eyR<;}8-d&HcOFv(*1+kXuf#=wr))^4?gWrwqk-GN@ zuQcov8gw!o)$iLU>}=mByxzS}Xwqqd9W@1Ak^7N5ilCSuck9LcJ9USJ`++vAP<6o~ zSMH}ee9jR|vVkEL8~jMPH_XAbT1NhN0v zRxXfnJqhf7;kUZDAh6OoPsggRD?4Zux$*)fXtmSzD>Bkqza2TuZMzO5pK<8rwMKY- zmt09mY^ytp+2zDp3F!N_UHD7O+UnXWJu+2K+i&;7Lgy;>bIrzjddFy=g)uhIyw*#5 zv?`ES_Py{pn<%I>)ElgXx01*D4^=8Wi6w0noi(Pe?}Spzh}ZK{K#|eo6#j1hGoF*e zuOnljQ|Qwq2r8X);0108FtMS>i-ROa!Za0$h#V5%6w=(!2B%=Weg|!F3ChwMzl3xF zXGk;kF+py?D0vtd@!UYBghwjBdJ@=L8S$S9nenWJBlmG%;z^Y#E2Df6wX`;7TBm){=X#Pou=Qk%dx6R8}QGR(%!{#$(dGoU)1XO{&d2a>|| z@cv#i#XGAq-P>=AoP7`PX&PhhE2Nu)b@1jpY^f`++mXi~o>fb3m%|x79oE6KOQ5ssExrCayQ}!^ zN{N3Cr0B9>>Gi`*9T1P^0QtRj>)RD;$yToQ#nwtQPpz3-D}bzkRV)EkaWeX!>nLAP zbi{!%tT1VNciZ5D&T3%m)ZlHiap2-;JbC5JL$#Oc`)Un4(zdPHv2vTCKCO05{mR5ZvI*4+cGSJ5h7YL#Jp@j=T?S&={EfCY(p;9r;8k#Sr`XOFS#}4WExyYY7)FTwK zG34c2I>f;!V)Mv{eRO`l7x$v?+^f1pugt;~39isQ`^7xdab-BvBfy0Pwn#KjA+8Yd zN*sAapjXVe^7oJqp8Z1TGVUy9A0|JYrFSOcN?*u?@i`mu5WpSd{8T7MtlfWwvc>dI zp$TI8WhhHbKMR@GYb(c+>%ul@VD;j)qbOa6XAdJCkF*`>IHd0(9gFk;(hQ{gL+Qv* zsT(2mR_BAz6D-B{2)5POp1}4DwvE_c#P%|_dTdSDJlOVQ>%?{x+X-x6VEYE!X>1p; z{fO-vwh?UX2hc@e(_k|LyG6#^z0d5&B;IO zb5tVA$Rq2)8Cpe6K%1>sTG$hj;Xb#417*B4y5p)J(ljG9W^Lt|$t>>*6ANa8zKSK5 zzR%zxdIZwFJ@8?31Ba{4W)Sa8=sPLT?b*0N!%paFvz>}VNlQAeF1c^Ke;ej8BWBBz zE5(*%k!DEtZQKygCiXxMgg2lh9o}G|?`D8G5A=?ujDbFZc@sJzHoMKXk=AUP0Z8<# zqKmJb+_Y&e<(8B_Sy>07ze9sq&P;asL7QfamV$K=-ki*FRMxlSOO<!GUIAPn- zjlCjBuZ-M){l0kRO*3sjIcoDxq&8M&;x~S!NF_(GFce3CqXMg*Bcrj$|6ET!Z0|}7 zs~~G;a*Gk;((3yyq%ZgQmi9$vFsctE#XxZi9AI-bPXW(Ti;^|6?021-ojYpRXa z^!io%rRvt|_bTYIskX|vp@Oa;SFxYKwXKm3RB>0=tl4bbOz&@~ZQXoHJZh`Os%K7D znO=cSr|?3NZQDO_g*ThFRl$$6JIXtFnwGaqOzq`-JbT zc0~F~^V)@8c*OUaHQ+t}3uED4j15ZLP_5WOSmY(a;^e79O(pf@J-OT`%uP(MZsg-| zwW_cK-dm}SCzmT5(yLWXV;qU~<+f-CN7S50DKRNeM7t6l(QfsLKY;sUjQt&H4#-+J zfy@8ZhT@W|GA^Iba7=Fz!f%XD^GMCH4Rzl1&Cw=|8O%3c=z*s>>uMAxSzwwg*4;Q9 zXFjEkh1TvcEFUKIP4jS_>6;~{@sPUgHVk$to!ry#f#)*((_A}i^fo`@IqfV?ImP9T z>5a}y40KdBFq$(KH=7sdkM*!Rr6txO4Nh}Qp-;!AQ$voRZsLM!2P6b~b>k6R=Z-_; zU$DG8@B%Zosk4?MkhPa<8^WQ!>z%uLK_hikE|p1o(q-u}x?nFfPW!N;9rH%JSaOrA zHzoL0?!=maBKC~MIk;oaI7&GcILixEpq=WAPuI)+D>D3cE|}$OJ42mYkSl~=&Jsm)vm8e{aC4b(Adf~dtv(MJIvvb$KQ(K*Nu|ySML2Gr2v{q+b zp;MZp^aDS~HC4!)7)x?`-xr)rYOug%aiRxE4h#2M=8OZ=c!f)-FK+6P_^GAny_Q1P zQWiAfrbH`?`X-j(DYFYS)~v2*w*=p1huxSGeRWzT`)x)#>=HGGVLk?CX%dh$vyEy2#yG8m&0Rx|~! z62h$QtnlBlx;QSpsXK+1?WlyO`O=OG$|e3)_c6G=ALI-8<1~to<1w@=8P&=YsRW*)rHCIGA8UlL1`x^U@|^5%49{?FodFFyzhJZPjd^s#m|hargnv z+XF21gJS1gjb$+l!=nGO8?`r5dJXHFh97_iIKfZ*89b?qV|}q^iCzY7aO#kR%BT!7 zk2FZ>lu?H1hQ6LyxB5EZ5j&{xjn9+x>hcu6U(8hGNqaMb`xfkcn90-j(b;xPf6kCy zn=@ps#uFP=qNbAb)4$01HQrL(lLn6g*Is!7$JHq)^+w14USfK1msny7JkrMWXAjv^ zvWKiMBJclE-hAACHBzPo~>*0DxKSE zHbdGsq+9y>-6zB~u3*uSy+DlYPyl`F5K};(PxRr-2XwiJYK1H6AZ>@?4qYCNa%Ha; zuM_)=^vUd@U>^OdoS|S&=@p4mdt%`gNt9u|^2EX+`^+UzJ-jf=%H%Ecv&8zG7p?N3 zkCwk%&>5sY>f=y4#3&&x>dHZycIOU!6X5f(aEOUwNc5*zk%;n@Jn>BWDZWedHD~HU z|JA7E**$DQmiWbSw8n$)3_QZJxvJi^_*;+X$$U@balUnVTH5wv=``2Q|7$MPIEu*JB?S&*Y=G>9s>lTzum=^ey`IZ$%$7NDokF+RGy6 z6#L{<2c<@sj z`uET_Mf6{3nj)oR_H1H;nub=d(rs~4&W#<&) zKMLk|&{i*UezZm?9scxIK8q|IO>anaN^%%qJ#1K)7sk3=K!@q9T*az;RPK0ZVvT4u zf;EoSr8G!`@vanDX2rWxnvCmL{CbWz&SUXT>8f8y%RK!sV^Z|fHEogEsmS(C?;PXQ zb<&k6wl@y474&0bj#@;LqdF_;ml(zQ$HylGcX;ER)!rvDPi}=CHOeQ2EI8UE_a&P| zt10m>veBshb8(H3?jTpPDLL@eLbo-sC&|6WOWzJe1&k(**)gomPlSa#m7p`hBu@<1 zxj3iz2cAoAO!r5LPp1S{~8Xl zYp0|h8mU4&F(J@dnc<|=ZD)nTqjFJOGOb~pp=4-ZiNdjKrID12K2jw_$L(4Qv{tO- zYJ8J280U&=#NHj%Bn!rQsIOvF1ELH&#=2m)-Wcni!$*5k$)14W_Y_Gx)*bC(np4T^ z0lDE_So+Q2uZ7o)CcD>kMcPCeNI{#(dSX2?VfO6wD48&8c4uXrYo#oqr_npjZSW>+ zmO_&jotFW-D@uE&1CymCN2CF_+q--TU*faym;OahN$fHAvUcUIlw5%AE&)4H>Sqw#>HHn!+CZkdNJ~3vYvQ%8Z8GsLg6ri$4n>h++?8n zZ-=&@^DCV2r>s&msPR^X8>@A(qDkS&5?+`+&8g`Gl~|B?OzDbxIsr&YdOrtBQ+|ii zJPmsgg()d8&F!c$*iH$bz@|6uR7Yhq6L)5sQ}Pm}-6*BR1*f?bjrePz!zkUTptPb+ z(V%gajqC3KvPD3A?=otc_U^z&M&*(iu7zjcrtMvY_I?)ILTn3WPs6yMg7L8%y~O0F zw5wK;eP)^~`rm3b;@yQ>Wdx>q+%-nXX+8m`IObGmrHe^8lY#bEx!3`%L=seaxPft! zG$-Q)qK_!s)w-s6jO0i31)!wmzdNv)No>3Zlt54`<}4v^_8Fm+Rk{|FU!R>Sm}lEN zAbB!o;fU5V2ldOwHUV1}woGhBYzAz4Y&vY?XQ$v#P+2YOzZmoYBa+fnI&uMM(DDXg z)8n}JtlXn)NCbtab;$j4*O;=eJJK-|a(zibxigEnZc2*i_^1L(No00nF~iaJvzO5J zV~uLi=US(_AwrKUJt%9V${*<9%4j)?zOg|nf1~3^iSnMiQ(pDIl^5+(I9dI(SF9z^ zURfrV8sEqT<7tV8_@=4o8T1cjl*Kq+%ATyjh8i~-N`?tqqyb}$WWqoj$+ zUct-VB^aw5a=&msOGsA7do<2i7mb`LX{6G2C8Xx`?vuD%j5jASv@R;&vt$-06SQdg zlr1W^WFU%-g{NuR-D{sD;y+&tD{rYh?*hw@!+mCLG#8R`41eYjOMpq2ELAg+q@)D^UE2OqlZt^lm*oLn4m-_cVi|)|Dha0w9nEdAzLNMd6K}>3mUD=8P@1w zz#RcWQt8qn7SF%(v3K&Vy^}AUZ9zU=wsF0pgw7fDH@Z9KUtzMdgf&~@+?3W;`wGOB zDcK|m{322dtdVgZTE4^><9uImn~TR$OA1w>1hQ~?PDfwY z6A?|iI?`F>(Zu%9RsXNB=cBV#2B{t~u8$dTv)al8cLv!!f@jQg_$=X>*_0B7M2yTl zmnA%(td32RH1lF zx=8QQH7?5iaTk3$3Z-aC`&pG|3DEGkXpNhet0k}YEdegK24zHH4cd41t5gXr%ro1g zTgKnmHJBw-P0SJ&ZuwUYRnC)IPnxGAO_~Y>Yg#gVO?yXkWW9%lg_)5UzmzMmZ!B~* zbx5(6bPD$uI*O@pSv>imm;Rl3;7cd_D7|5VX7zD)jB6!t3`XuGb{2X#)A&GIX|(IB z)v((1s@-yzhCJ6B?O9pBO{)&lcgCWwd3`Z%8EOF3Nt~6OEl#Cn%|L|qdkJ%)vl25e zQv!eE&Wc=7a{x{-GY3?C({Q3L4|F@5w{>U$e&EAhbWWr47f1VEp}GpTN6mYM?N#T5 z=ewhu&k1(>i?Eti^HEK1XiKXa-WTRF?+ZM07O0ErX3EhO_?+O4CD2`dCrU~Z`}Sa! zsp~Rfg^4*+U~|G|HL}9VPr)9qHyVBZV{mxMzE+#Mg>x7{3q`lc9cD=UqeLy9vK!G- zyV*COEw{^>A0;36~_wA*Xvc(!g5FTv*nITwA@j_a)*AC%;$ukjS~`} z)3C(;POufG+pexo_u@(O$&j6kYGDko{b-lUn#Q-pACd#lg1%qU9C^38f!16@Hl95$ z%+<8j92fYixJLR7tzB;*9`7#bkErc!3@GLZPKeCcy445@t%S&+7hsIPK`vU4**@Bq zC()K^iZN$sJ5yPXD| zAFpy;YpvR4f=(RmBewCkg4F&P>;+nFw02?+ATUzC&nhd-p57mjz9LAu6r39H|PKFrMD)r2vQ3cPC--j>-d@l7HL=i#|Q zHU#Lq;L#+kWau3sR6R(qlzQ8qS(yQ8EUa+)pGkydPHK|*j=_G1Qh;qpV_doT1N-4! zE#p|zc;9!>ZF1H9z&K&y1G0N~9O{(>+|ew{uC6$D1%FJ7R?v+{|G*#6yYPyvoS0E?nOEtuPKF1js`X`=a7yXd4L^WqBC3%yczK zxCwOTs&54Y=zbkIzqP|7aIxnI;nGz~p!BIt}R1JHB_kn5GTK~QH8|41&&e|PR+De~Cix|H}F5}JstVtPnF|k9-+Y31zBk~!Hquo{s z+T&Jur=W>w5U~DGT9NuUFveL`tnsBPHMBW0SZ_=^56%Hp`@gVQv?URJY_(kvoc1!Z z_&g^^gsb9`E1I=b3xHz=$GYlrdY|G~FdrW+r@GoKQYv;OWUB+_ zh0(^&GM49*7a>-F)b{?hS-+;e7c#B#MMKj!vIn{vv)5k_wT1FF7kf9o9%*@sFcf8Z zNHA8t^wd!Y>@a-L!-$fo3I4>P;1uxf-m2HRAf+$TNc!yvH)Mb8s3&4WOznodAEU>N zXg91AkL|{zj@`q$0v5K}M=3|g9d#T9C7~a(K6kV+mmIu(^iB8#p@%$rJ132L>;cgQ zI3-69b+sjumq(9+`^e!l$Xf7=yM@0_<-A?a7<>@*Bfe?+xumU^`aLc2F#}qaeBd)ss-^r;_|WJyqs#ycq=vQSYbt2|O50rWcJIEm zMVR%rNT5BTf3XDDTrbtw1=h}0F~+*8?_fiiDnqOW9Pfce!O5ywu$YVUcht~31zrww z740uTw8S`qpZGFJkI+vgM((*DSWV@?TS5=&o?4%&$xA?vzWb)}e=n2QZpk*!6g1X`XSdR_E^B*>iIZvXs z)QS$E6fny8Agfmnz+$`+`Z|pcI0Va}nVj3Vxa%e0p0P^!$wZB6VIyWqvo*~7@$?^I zlghwmas{7eKs-^@hk7tc_oNW%*;2fL3@d}L{TRha9PzLdkvh^0DJ0x~M$lO(&I`2$ zD@=?AzLIiMwC|UYdeiHRFdM2*e2(MKg$#=p(H?ZLLDMFtkVAMTn+k_$pMa7t?8v+*cAf>jzP`PpNGO`pvGIt8?`u>D-eS@ z<^#~icPygl8ZX&1p3Fcz3oEIs#W%6fy}p{{i}5X9qUZT9c|Gs|1)e%6$fbOG8?~gO z&;5ez4A7@+wR@qDKQ64(QNC2+iW#_viz9yv$a!Vw$$IK-B=PmhBxjag?3ZcJ92Xwd zFu4qQpf*(RR7gRK%+xjEJLc8Wqh(g7BJRwl*EV?5J5(KrX4YSH@r;mUF?o*oA&B15q6JMha=|%fY+;LoAKrfSk2wJBP!s3f~7m?TYkN z;Ln1aIK7j$6};szgQu0ywo`!XrmYs$6iZ&Xp!0qTi9l2nWQ2R#>fH({uy*w+l6p(& zg2f{*hyHleh#VGuU&3cO6<1Qo7w4AGrDwDsaWC~N#-34|!{I%{U!w(V>}pccOFh<@ zDG&I*M-)V0S1gJ3NA9%utAZ-0fXHQ$Zzw-I3uw19U`@G2GGAXphAtfSKKucdZvcx6 z>)4u`RJufG5GCXq^iRy-=ZpV>&L}ecy?^xL9cGs_rRRG=Ft>U=Hiwsv3kBp8L*aLC zF7Kj!Q|Zrv)O9tf>gOQ4Voaa-KmGfvJM%$!(K$#H5FNfLgChD>)$_T~bqnUy=eG-2 z5~aZg;mfI1+vvocwq0;qC{-SV8dGifZ1CAsUZMbx%eoRt%}tHBF1THIq3%0;kp^G% z^m!3M$fq%ulxtyUPWh7(JJ2ZFTSXrW<7Qwo`wUN82d5_{LaX_R@7Obp=^@`o!c+S` z9#F?E0$;fj@)fn}(11EB9J)M|<1NLvghRHFf)AkQu4KaDABWB2RkPuG=u2F$rq|7& z>7JFq2a$PpqMtr97k59xT_z_Jl=D*so#L~98n$`qH%0lxFTtHHlH5BnOiPIIt2K7j@6D~7^~o0RK<7pNzLv<9dbptyo98b^xuibue8W|6dF=^7cV{VB`^RPeU4!Qd4-oaCJbFkz7~2sY$A1-&o%qjmA95N zz*6?vXH_?2{Vlno%-Jt!YL8V@+$$b(|Fz}RPN-Pd0UxUpv&YL1?VEtrBY$1FL-?in zrLOcLW-AAoXQsIiDD`xuoj`tfmIGx$j~r*;u_X{@jRATL*bit}({3S_-3^VC+{Xb0 zt^}x^+l5#lO<@m&nYet89>FIuPLG`Vb;Sx;0>o9kkcPiH0W$vy&_7Mk4q5TewYCys zFIiizrHEwUb8*JC;!Jnvj1|wUcg`d@YqdoaE}ByPo_Vx9Ez!hr@XmznIT7Uy*%w7h zWj3uX|2kwx2J;^}4cn)$4PvYgo#sbc)!6(eOroSLiN4s}3(Uk9adYSG{iVn5VlkT(O4O14H4s zksLnuAZy4VN#_>hNJGr$qQ&-<19^Wo;zQGx{agRN{82s?Rt3WuF#}o5P&jm>2Yvz4 z1Fq^!l7r)?5-2tI-$3DJ8xS}307g09ok_YzB+h#8S{v2sXnZPopI+1^2y9%VP@$=Z z{Tyr2AeJY^CzE(6suFMvoRT4XKKzG@8;TkKTCa4Vg30ybt*i!Z^3e@y+i)#3<2pMb z(mJ$78ROb=&Qmgv@$;}2f4}1xW0=)s!8sY$2_4#o zX&Mc$xXm4;ce2Ul5f*hC@JpxaCjH=_4oc_w!oAhpB=rd{i_K!;GaAL~$TMfTN#Fte z3Ph;m45+6rQbVf0I*C=``NAS|YE33tGs55r+*_7G4828D8N(=@cN=oSY0$s&&l|e+ zxSRNd`GI`es_GkNUO{6OfVbgb0Z(OG)Z;8|(JVyL^FaFoKj4`Px*->ocY%#XjrnHx({7$|H-arMI$Lr1NrWGiA#hQxC4Z`yV zCeKPZrKb8N|NSlMKmNUnHpdQvU0!pOyf$}r>U!aOV3vHU!q< zcOu?KlH#jsNo;`vF?5&O61+{q-*p{b%jGFOT1c{C*$qjyj#qnVL_Y(0`D_YSU%CRZ zbys&#j1j7(ps2@Gs>Md{MGO8B)S3|`bpkh*4R#9U=3}sHRs=3pO0JekI)*cJ?qd7k zr}kK9F05QrZjH&Qh1by?c{0A#y#_4;Ys-FHJpuSY1%C;oW^;r%;ie%>Mm{-EY|9Z zV*}EwWsn80G(fjsV7x-{RF@YNU81t5-xG$3af8!RzZ0>>fj3$#7i;)dc&I(G=_I5} zv%4{y@=x+_Tx2G{Eb8z)XoJOOE$C>=zv=Hvyq%);n$gx#6OjfgPVX6xHSZaYV-8!Q z5D`uiJZyw++M$7T{ZZ)08x~3|Z}KsoQvwq_wDZk*k0RFb)YD4ypS(aI?|xL682l7# ziphUUkal+n@}R@^O(;pNzWQj!qASZDU3BHaN7VzYdT1^@pMvr5Qk8ZeL9Vv{ORgix z_14_~g4fh5^WZb42Op$ABE$yA5o??knt(S13Es!XF@yWHdm$ir3t_8tz>a2C?=xZYS#0=!k~ zS+xi8ZX7yb)c`@+DBS~{SHmyKtUw<69PN8Ifvq1IwS5@1eQT23tTD0te6WprrNCDq zaxZNIZ0pzlNnqgQ_N!pB8!K!R?VpLzg2WQ0f1#jY%*O)!!_a)lgR#zs1!+19ysJlU zu+z_>uRS?$$WNcXQ<`Y0e|LUJyK_coXgWW94|@V?v->I9G}@FTw&^CZO;Z(7_|_&^ zRa(Se$ps>+@aLu09{t+OS#VrSKruLPQedxz5&Ti}M>ekgqYc8r_WV%fMi=gIuE zEsz7~HA`>PoIma86X#k3^y5(_=Y;#a`)ZRtjQ-8J-{P1)C!J1vBpoyKEXKWi-qxYV zKL~(-q$3R18`}AU;PxMCe}sPm{(*VHy~XjTG|*xtdvvx~#I}reHUFq)9wlpgIkZlV z?Rxm-8?i;`tGam444c|5aU^?Q`*98F?{{?ODmf;w8k|(V^fS6!&c-o%J^9Oz^Hzr(FNlL&g z{NX1mMVZ4d#9DAOyij0thG3GL!5_zb=DZ%Z+)%q&k$2lDP;R+cS1i)OCiL_|maZPr zq~ylkx7mj2I!m#THuNKSvUAxRJJxN;gq z=ut|4Bxhp(Z;F5LD<)k62V|X2efF-WeK<0BT{0rKfI?7MuOH1fYd^=)eqnaX=g1@a zjLi80J|pnU%YUW4th@)`Dd(fhj|dHgOy#cHBSN5%%9;LLdsIK2sQaw?{ldqLxpF#@ z_w@+6`2E5s%-b~gg#X;p)WI}!O@H6%A!UyIP9W~52@*jOQ8T*CbF$)+oTBp8m7-t9WoYnR* z_<}B?VT~px=yKw+WLy13IP|;KA7G)+q;|KcFQI`Ezmie~8hx%$tLwD}*s# z(xQ#yB^JAB$#%hS#MKLTu0Hhh)gyv)+J50va|qN~j{b9@8~US(z?fZ}|GDtF?sMU5 zvjtHyi1~By*NcXPP45afEk}ggu-WyYJ$O7DKw65l59vCjXOUJRJ#UuN{#E{FUzhSaNZj<`_pjWR1fx;gdcqifFmi}Vnv3Y1 z%pSH$vO9xZ?w{xd#y-lf0#d@aC#1k^R`Eb|f^RVpts3ioFd4*rUaK8mys8*QHTp9`5qRmVTY_l$uZdp7FwAX0F=CEWV|XitYnDr=$< z7o!k=QKN#CnzZ#v4jRdS-lVj*1l*93ygdSI_XHiE4n0YP8IF8J>afGzZje6h((pB*io??WSa6JBM=vwf0EHxZNw{>kymBoFF-+EuH&n zha46fI=-nxPd>S@SFqq-fp`xR9>^i-_4W(&Si{cb_2ke6cB%yP*B?%czK?a}$ZOz* z;>rDD?Mwfy_QgNfUjBd7{`5^ID>)Pp~S6lS8~Lp>~_U_rgAMRSDuk+1TOgty+jY?JV< zLV|n`{v*Z6(UUS@r83BY{;A%Ltn`eolJ+GHdFKT6 zB$k4cSqn4}i*GDhbdGvBOZc~n4SvfOt`m~v>5(#+Uolx}wr!x5H+hFcV+QD*KHIjm zj%%B@vb~76vr)`z=qpEDWWqd`hxb+WOTnR)vibajq`IHhv&tGnp72z`*FuUId8r#Y ziv9zQN-B8)m}m4mM#CSTpgrj~?XkStB?Wio1UA-tLOxb)8lSC%9|;%VY#(4$-Gk3V zTDt1xSzWrydE}X1ExhJOfT>%4aULW)T%4>|av&G>u%WPdgi^K=N9*KEHoZ@EHe<5v zZ2IJkzRq#1DIuT@7EX>uJnHB~pgsVb=ex;qzLCkY;D^_CZH@9-2h(v~4(x1(%&eun zv^6xX_P)s*eDbsROrGE~pG}%!RID3z-#5sT5%pN>sH! z1dr87+=*T$k0G*JrU0u3wGah&TBxJ)y#yi^euLJcTsc#bOwn`lcLg28O7j=6kr?+f zgVO$+@~)W@7ckoL>%4#N*d|QKr&r?9_RnWF2@MF<#x&`Gjin*s+mB+*F6hW1kKBs1 z);aogp#)Oew2eB%<<{{zWF=Z1^kUK&@~3mSPU0{8@opWSOFMBE`yDSU-n07vJf^H|f`V|JYF{ zG-~J-#z4Q1))iK+NsJT5=6W7OiF9bLd5?ZTNPIU$Y78Zlq<#p;ivFsr-Nb z-XZ*GdEol{Ydjr};&ndQ6Kr%8ukoD>SraG1YfB9ru*o&aKuLKNQpy>8-q;C57?JWo z45;+flz4&f!mlE);;UDY;&VCW_XNL39bJ4vWnTIG;HNdrk6I5KYRmp+ZITw9Pa^qNy2NK{<!b;ya_c1_`>J$k7CY=Lfdr9>DgS8 z9^iu2K#eUV%g@#FV?dE4s}iu6tKx!Qp2j%HP|+9%oJs*|e{=?oaWGazDHj&8fFu5q zz;K(Rd@~Y}*~v4zN5hr3H3L)P)IQBXN?f$)gPeykqTDT^YZ0Ul)h>!6C7#t{T+LVW z_3e!vwV2g@H%euqR^K~{dwYDsLnX|_nZ7I@yrfZzc&iGBlgiCH_v@d72)9DZ4zx%0 z0IBd0po@Td)ZHU&4`!I-z0#{+veJBMqvD{XLDpD`mWKcNVo-+r#*m3XtE(3zaG7GK z?Vl={?Dvn@N-=xa=;cPmz$b_p(>%%=*H($1XRjt=?n0Ca^vFc=(FOXyS@e=djjqyx ze$F&$$ZNNBmGnzA*14p<=vY=u2_B`6y7b&fkk2rtQAAy*9FBuA*i_ptj=J< zTB$u7MSEB+Q>h{K$I!Fpywc7%qPH;FSpA#SZ=Dkg?UH7$`3sw=3)o@i@vk$}G2dm= z_25Ag4(tV@d@EX3c2Ek>y|bfIkK};FA@gttIp~N>_;utD7uW-pz|ZA8>qskI&z4Z> zUIv*Lh;t$GpnLw6+LTz=7r-Ns9r!}nuKz-)f9?z6xAC$jpz9orJlAregqIzV9xOn4 zt_w1k)J@+nY2=z7B-wp*rLrTEX9mV*q+Xstgog9MuZblrJAn*+tUBjij) zyaE|TAjz4k0WK}Q-hk^9ry`!s#*=9dU<@-xdKdYSgE3A=p0WHT?J2=&0BRRJOxP@q z={o+VW-8Y;5BA|q?tUS2s`^9>k9blt8dWWG44w0ip>1@K)$8~z`oltI7S{iMq*HYU zO1Z(_=L9H3Bh#2p{FuqpNa0yTxj#M~a!Dz_3Nxma=<#pnl1t~PyeeJPE9%S^td*D( zMj#!<%A?cKGs_Lkk7OEJ;Q2xhBW{VAX|fycz5$e{J{_35MqB?gm+|y8^3w&CImK_V zoqh(`%d!M`qe{5b>!<{G#R}l`!g{K##^{aSLZg@#k#)UPR{KA&|L%V#9al84SM~>K zIZvF^RW=M4#y^n3`C0umvg#ZgoCaMlW`q~ut4x;k8G&!PVgm=6tlo>hyO9A^3{)2! zMT2hq#f5z~73eqmEom?87Eb4H65DJT5|APbo_u{g`2sOLw&Mp$f(!ixmOQ4Oz&VdccY}6-7XXP$I^HR*x1t zEUeDflZk!s*3~W$&*$do@qPwTx}OCOAuNBOrGZbU2&XmVu>WU&YN{bD*c1-jTQH- zg=AF50mrS%IugEdROFrKrvL{|&{29esw=AUl ab@mU;E_LTK)*Ou`H>LYkaXe{ z=9yE1**+6=;fJ>lKzCIR1kP~yDR3%OavhP}SpE%f0ccQ=;(Up{(YA6!g4g|Y0wlZ} zc9hIZMX#VT3hF~17jy{AfaI)NsDkYI)M`ZM8Ide)+F3kLekT`Zzxku#T@;t|)zZ%* zvCHYVP!zjNGOEb)8cXnf=Kn#Ry9ciS;IS4igcG| zmBJP!7nlem;TMIZfziT&Q*@4{Eld5CXL;#!jA0~f1CAc$P-%1*8LT;~i>1Mcebi5* z6cbPI7agzhZuFL}k6wRL`{xSf(|>;Iq_*_wbnULkHGEQjsbMhu?(qm7@VD(NJ@v36 zTIFI4eA9eLcVv(gE%z>e6DUD%$3qKpbXcyV2p2aQCQs4uogi(Ld&c&qK*x6!UUo-e zSr_Hw919p&PwZoXxuV>cQ_1EVA!U2S$vIy8F4wm^2Itp$c6@IFROT+lQ+^)_r=Z6=&{k-Q(dBkJIWtx)z1^9ICtL@<-RAQFc>ZH#v?H zCW+6zRcF6!T3>cZTe+$ zmVrDl3<*S%&BhLuFM0b~_d^xMbFNBRJ<;E$7GL)bJ@9)2q)w|@nk#|qy0H~=o}S#g zZCZ~Q5(A5_1U70bjj#gu-_-MV-e%L2gxeLDY2PXZp3)<*cC`*ZS|>G>ihrl^rbm$K z&gCWh7ekA(bChzG3@NRn$l|3QGv@do&*q|>rQps65wj!*xi*i^xSS6yS`nFzsH!x7 zT3vCqq@W4$EAs1TzI8Wa@J2@Y@jy)6Yr>S;*Myu}Ysgq(`GhJs^cV zNv#+RKX8+xOwZ+0f~oQ5+1UH4M8Yc4%f)GdUbqO5Hu&siw?RT1o4UaGe9a?7Ze zEiCoCSzIl8;a>FpMDhHM{Cv-R~GzyB`3d#-?v~Wq$D|rNlB%cMOd3v zh~nc}5DMK27yW#7>RCI#*elZaO3N10G3~%Oc>mHi8Be(YE89MfX(Fg|MT({!t=iJKj{RYX1 zvwv^NH{)_jM%zD1m5DLw?zK`E> zkvWl@U(bv$uV+kj4XoPmGR62BPj2@!`b9$zZ7f1xns}YqqQtWq_RV&kH_6QCX$iXP zv#(Z*jCfHO~k6##635O=sF<|38RFrkz?G?jUbH`eLZ+kh_wR`PoF^+oh3p1twEFRT~IC#U=`9ngjJ&U4dKyO zBYi$-&jEI!RjVW2=Z1nugw@k~f=910i=_Rc-@!a9xooG;&#gZ#1en{QTHsCIH{^Zq z2xuVMS5Aq~&&|=1edoIH{M@1=kOfGfq5DdFTQd9;Jfi-s4LR2>00j!3E7ISN+j&Ht zdIk4;AQi|VDL1$OfU`PSS1u?9?U{e!JK;@^zOUxJ>*2rN{8D(c?wueluP#XM=)Bhv zjfnwD)|(a{W0CgLzYO!DMtPV0aT9y)aU%i-d*oTaERjy7vu!sm110|2hq#;=yGMsn zj)ixpm9K)0$|_d@I4og=H5%;&&>6LsTRiPLV@08-+}>I-)pN1jxMrHCqM~)pbkD^K zcq*R!T(FyqJr|MIn@bR7aJ%MnNRcSD@>?A3)_nfc1movFdmbGW}BK{SjOs0`Th;g`E(t->Sw2IRWeh~`+J1L zzrtFfS{f`ay95-S97F>$z*bJrvxhEk8wqc~I!KS>$Sy<mEcY1~Fck5+66p@PJIjTqidUjgI z_3*6`ab(}2ZYRS^;9q!R|Dta>#7j4T|IfKLmuDs(@;?ku_d(#^(J#-04c}F0>gRIq zU5Op=7ClGndprElC|me~l9_x3Uud86g>d+Z-w56(9>@HlA%6o7zK(yGbO-8SUxoWX zulh6)OI!R^=7jH+SK*?|Fq9T9I?^C`r~bJsjlVB533Q^&_eG`bYKiQ~aK_@LsjTI3 zr5ySl*0|K$EgT+WN8bDN4CIz^WaDkbX9aq35hUU5Q|r1oa9p#^CLmJ0mqn4#-H^rN zcnoW_jM+#@oKj2kir{_xE=0jI=s8pw$XqN!3=SkV?qQ;>e_4%EbPx2 zL%v4Mbd^&{Y=FsnB{jmeSAdIM))nDx)9-S!@bjBby3W$tUxnq_+81a$LK{56%-ywe8GuYgZ5>c|tl%e|JJHd_Sk4sS(#YEOrbtmw6NnQUl1 zMEZbL6KIl^>ooA~r!#eWy&g})%gvGv@6w3YW7N#(n4lG!iQ9E^2lWY z%)m!>IyUK8>41O5{;4i-G4JD=4%8rxI7dg8E*~12eJtiT$WoW?3O28wQAxQ_Czsyi z7j|1#LDJ!MvqTO92h%Rk^9f2b53`%vh;0SPaG?fTZCN?=`3z1}r3!mlph5SbsL9}Ue> z^Qn~$@Yxv$4|FEC)VJI=vFz_VIIDsv6h^NJD2vhFoU*=O{%%bpd~DdJ?LgLsC&#=CH2oaRA3xnz2f%d6t~6CI6wLbDWWMqz)KkX+T> zk=EQLNUP!+VqB$sdb6H9ehU#CwrUz!pPrQ7q_}L79F$j73WgIyFoqcV?Mt57@yi4)g0Tb zYEEiSY*scan#VM09qPttM=~O4Js7l9zmYM?r1vQTtSQkq=QL+Z@a38A^(O`IF^%=f z0!nuQtnLbUWm92rp()*W&SdtF4=VOd3U*e*`Y=lE$O(Eg5*w46GNEOoQUB(V*ZQIw z#{PV^x-YgN`Oeu~@@-#g1JGUbVtU&%q=tqC1L4y*VIzpRB_=-Jp*+#a!^2@uwC9D? zRq4@=Xb%uB&TXuYb}h@;ReYfT9zJ5D9@R3Xi~1MEyXTQ8yp5UkqCcVK80hAEw5tizgCxzc&Pd4 zTl?YjGS3GYKYXoApoQ5CTgQ8RR@c3r?*vlC!5fHeq_{`a*O-BHKZES*#oX(k^|}%3 zqC;4K86?lAht2Hsg^LmQS20k;c&hbeaKzejw^XJ%hWr{hebm390J{C}0f=6FRUwfy zQJ<)M{?`Wiz$aW1S>MZM!z$tpMCQ$oZf1hfjt4uZg36<3X)X7CEHtF-Ib9+t_PNPDO#TNc4bsoXORC1Xn^q)!3PrK5WzAP z=+Euz?)XM*g7rJgZ7Qetm^)Uh-+J3>`nybnTd#F5T_$?VDx6BJ z*?|Fd%OBDsQBhRDI#a%(ctiDu3g1q9vZ`4cJdd~lN{7NhG1+PTxB86hSN-~=SKR{r zy)<^pZ-K{UEoKb!hwMudTH;F-&|BS&ZpS(jVSj}`*!~b1a|bQSqe$@4XRGc$3#k)* zR@stT5)1n|nwxF@1(_0vwAXwekoydi4-AHs;oW6pe?Qr=yQ~QMrcA>Whk5s4=+^b) z!g5W_fKv@Gli>TpW=*-Mje=!g_t-tJ3Dv>Zge~oZp`Wf#YL00!+OnJPZK0@5In8k` z)ED42;Xsw91=7E6Q}dXX*MxR6+pIOGOYjrPbzx@HAKcG_dbYp>Yhzm9v`><;05(Z^~Fq6t_Lcbdt0(I1Qd4-b#( zR1)Y{v~YZ+hruGz5LNIH>_g+5@XvH>yr&SgR3}mTqFQEF)2LmXFSccK^=BcwMAbyS zZle8hEqxsy!*W^+Kcb<~06AJL_dw!UOP^=*Cf&LISEAq*&Y{pn@+$5dKyOpbH8&^( zX0q9rx0&VydII7CrjcLwjpjg~M?R^A$2evc+M^%4@p@=DoPW~?nLRxp51+uKAgw|C zoi`jN>K3`@C?p>HYH2@%XUt<9jn4I$l{DARX<^}=YqY_7_3a2^RCdt0bAU@j;$U<0sfGFQZVm<`Qo z44%jZRaGY5DI>Bzx1fSPB?rA>Ea^V)hEH`r=;4g%X|^cu_|4PBJDOnDf7LR%*sh0y zVexKd#L`42TAJj5HXlc7dg+~X8};-|$G3bH>Q2zOsLn;*Pj%N$fz_l-ORlg+CxY=n zN?jFQ;uJWIgvYhD1<-HHkw^A(9;v4A0L`J$Fo^l{cs9*tMV!ilgQ2ivw1_WoTU<|& zv(S@eOg|w>vwfV_P#oR6QcM-6?n`^Doazv%{@{Kx{u~{TCT{}1|ErK)KaO-j-?N%k zxb7u?J!i)kM~?pzFhZJ=OhTiImZOMs1dT0poM~7~7Q(_ZQXZXa?@ zjJFi?R!=ekRSncYc)wsB_zIQ})HkHR<6iGZTcWp^NF{90fc?gD!}_JaUg%|Ejq#L} zTEyNR|4)m5YLVHai1I1L@edozpU3+{%=&c z02+Q{!Kyp?6n^R}I1>~;wc?B?!;m^f=8D0gDdJo)rHsxL;Ht#A;_pLruAuY8*gX?I z&>84#fk+Vgf6Wr#4gG)35_EQ;vxMD1=ZMK|be6~krx2MTm_2lUnAGb=k6>p}?5Na0 zTg|bqye)^k==u64;VGR2NTrmcVw-4hmBBKBYUxuh0C@_l%|Cu%CfxjCswh{u+b=;? zFKQefV{U0@vS=*zj5o%<@sc;5EW1#Sm9R_55GkiNND04=->E$*e6455gP(Mv4&^q= z^~+4E2KX-z7H?l$sdOz9^bB2>W^H!~TGR%Zq@-YbRhdLjgu>dQLx~Rc4+G} z+SCn{!XDc;91e&jEHb+kDZaP^!{OfHB76a*`%Vk{4KxKH zm9nRL;@+q2b|ZXcM0u;Mr@0Xy*cP(i`lWRCFH+) zHQuq#|Hat52Sin;|KsP({RWJHI?R9$GhWaU9l#5UZ6oOMLYsKm615t^b_cNywcQ1? z9K<%jF34yBvzBGsT5cNy+B#V)X|=Z1XJ=G4E~2CEek#d2#C%&i#d-Q+7PMeC@s{f}qKKi3K zdT*vRQSCojLy@i={N@^XM6gTw`F)RF#NPUiE@5iL^=Q>~w5oF`Udgk{xCXyqEc)-; z_0;2HXEmnuI8(h|-!BlSYqo{XkK4;QUz#WK1H`&kYd$G-4Ps2dymf)EsrAR+!qwh|d zgJPP4NMjQ9OEL64(o6+X6f;MxmmC($a#(zSEL{wVpXy!Zn}Yht6?;oA(2Veh5|8Iv zQoTudOXIqhk~C3n{a1BM6*JMn|9xB97DC#6wvBj~hjT3(KE9ANux;7h|Le>D=hxEL zrT(w4^P)xwao4i#q$~D?yDt1+N+hx}?W>NJ=e6oRRZOOXe+{?^?>bM(-t)>PDf-A> zc)_cJcj`xV#fT8T5+$1zPJ)LiSMJI++xOVL~iVa(ZMu$@_4Hrhc{xm&-g?@DLw6h z)~*@0>KHnH6{q2Yx0Z&KFJsmpZ-%#iGCPb{^)X{7b8m7FoL9Ce@a6NXl@sR$(=hhF zL3CuSAk0^tcSckZ|H-)@M%37@*ofM2hDK^U%Bt}zAmx%b^WOKtwg$&rG%IK z0;y8>#Cqu;#dLp6r@G!#omob|&DH&`7Nl+|Z9GryUJwv_VbBD*=B|LYNxG#+IkWR8 z|Eo-~GQ9r(s|>sUFJ)L&ZG&eQ!!N1sy%-_WS(mD!Iz>3_>8G9itG|Z5lVP!+iRgxk08rP4nX_#Aq=?>dwJhYvaX zo(+BAF~v$;DOHw`SSP>5XcxSqT8!bvWchY_~6#0^wvUR}q z*7|>S3Y9?2e1!k8R-E$XDPgrZo>r%u(2KVYeD$YG|4nOL6lfF`w7x;%rW2^YiX{Hm zUF56&7Bu*TNT_=5C%mUC157iq;W}ciKvP;b z`&dN!0tQn2{?meBUgDBWkOdpz0SfMc9NNo!lNeZlQz(-BRo6x~Bnx**2u<_!5cYA_ z--5@VtQ<-3YMamB4}_KItM8c4A896uPQlf+qHa{+Jp;;8RYY?{PW1s%DwtAj6ZI!H z?Bdp2ZCg5po51W0v_e+HDDH7XYE;rLjFA2xBCheZNKN=Od_#^K+pjLzDm%r(0(OQ` z5Ra)v(RguP9uT4wwM&7O(7K+@v98@EthTp{3~5P$9E`qhFf^SqYHYgh(noCmBiAR| zlfu~vhmV#%T>1#vb2WU%tyii@i+Dtsy!SLT!3PJ*c`X>*}(S!JFd_TlJ6ftZI_?9x8! z*#)ndQvWX4A(3$44I=q_Y(`Djp;|?<~$n+Wx(R(Kl|r zT4i;$OG=+tTlk<()!#-?l zlwF8@&CaZA+eb%!Hd~XkEk6RA5yksD95yFx9q9NIbY7^%BKyFXvFJynIVPX{0Cs}V z%dbh||IkA`8V+bStXr)3rd>J3&;r)DpYrEyWo(aOwwwT@EZ_TR=#{E0KhpTDn+cD( zgg=8QiNt&IlOe)E-hYNHda3-(b6xNlH32v348*uO%v=h8rY{3NjSLt+?t%orEbtB@ zb1;*Wk8T?$8CU2VzhypH2i{|@M3aY<#Ed_l~S&OfYtjZ-R}k3wA=0p?SR7 zmk!_KS9*@aZtya4c4gsti52aVf3O=qE_53Gi4VdAeiQpd-%WdR~ zfQUtGJesTKB=X0b8I0=n_D%36jFtbl!RNjd?^ahFa$H#qc9FP8v=8s7QeakE1thX8 zOU0#Z9*X{K$hz5tyxH_5p6ST};uf~OM;>rwAdW;5?C@^P0AryeGL>0<)DJ8`@V^RA z9azA|QY@$UV6W@%1+-nXg~f9_*A3@1hzUNLYpCiigI3+W=lY}uQ|(v&ueLgr#?y$^ z!MOEo24WejlXy*nHlPnlAWN=LC_3R~oSq0zUuDn;{yK{84ok%gar|R_6v<25S&pcL zGckkbIj=|e!QMynOd5Z&OEy_|^j$GFAKAl{fs1A2)g%S`W^?Vrxy^3EI<(|V1Lm^* z=~IDYDuwp}Y~F}el8=adP4k%yt%!`Md+C`E0z3x-xK2j+3I54 z2Nl3JGvnNXwZtRb4d$wL$Oo?MJ;hJ>-l!^rPIZ;fRz;;5iv9xm(ah!QqWS5c(`3`l zlfMcQrud1Ti)C(0(>f+S962z+LN2P54d<5&=CT}~g@&e5#-tDD@4-2fp2Hu;E^#WW z;BSFf8tdiMSX*meroOb3OXEy_>AF2-BmGm#m?_S{K3AFRu0;odQ!&+Q94cTIq*&pz zec7(1;JGO&KV%vBA78CLhoMz*FyA!#3^_ zCYj^BOg7^|Em?Fx+NDG5cChE&s&R!z{}-b5C$V!ktUsGY>yPeq65jBG{fE-4`N*v% z-1F42j7{c0_cK)=zk4T55I$*wUy=lJ64%Qv;y6# z!TO!Wm}6`e*MPJ5u}x^}p=7QRK4nQ&aa=EKQZjf=dT|c+ zbd{~2BSuR&GAUw(k2z_`vky>&6vNS8SlLK-W;jZ$GEzYYJ`P2T%4>gd4*&2uwO0X- zc&R4qfCQz=hnDP^6rMivk^HniC1=M>IunR1V|pfE*W(s7)cHUWf7mdL-+Jy1fnhd1 z^9HnESzcLA7V0_4Pcbc%LW=Mh_%>aMMh5l%tfqxP_h&UhG61*RcbK8Gyl;jz8U>!1 zg1X4^Qt4O^)vyW{3Dw>?{L^Qv5m%fL-z48|ypbQu@-hv?UnUjn?tZM^@KE2I$mgG_ zC^z^9qM0|qC)%L&T76kwO<18(ad|laCn-_Cbk9>Y0i46EU&JuEM;-e@_-Y2J0Zj^~w?DY38W<^J*pq ze>3q%eNO6nx-~X~eGDyatH3Rngmk>VSI$|9ZN^GEU}-p2(+-K_6xrDjF?A$=vQI8* z@XZgYL=CES`V+I{81C`|g9EKo0+3J;d1HV2dUsODLD|K)J9p(1%sD zi#lw787LP9QUXcXN)byZ4>%x!{CBqlJ{`x;$!3_Re22Mu0@nPSJ&&O-U~RXK;?F=r z8*YK0%_fR-VubhadnMa&cNG8kZtFVSOC&w|xk2Iued)T@HRnn>3v8d=SdQ3K!QS$@ zSF*A_`BtDLocK)*EV}k#q9@;gUxme!pN#8EaXtB{684_>(3~s(oKv5l6!fkGo_nbW zwj9TmkMXMk^9gV@W7&}0LR^gN78>}4y(ANqEhO($1E1fEHe{{5C1zPO?^LP+Xpu4P zn3K%hvZvVeG5ovm_qYjM1H4zuKlQyM)J|u{dfN(sgm@jtF-*=9AKlF(G>$lDN>C>w z`GlT3o+WzzQ@p8l*cyyH%ndzq*@r^w5}+p1jr@B(83j0F6R^I~`gH~}!${tW{f?S{ zy)WkT0_Hnh1*6N*MOWS;X54mRs&g!NTsUI|HukDxgAx1tL&B_VqY|+juw$m^SV;xH z#}&GYIJ}5>Y6W*M!}CABK2Y%}t`Ag{G6NMQKcqKmRY8;7Jn*CwF}(QEjDd2JNTy4s zsV09M6fsrTm+E!c8}0(?LW&iTyzD5-atZuBr$7!PiFhNtW>xa>{B!WY(DTEAV4}KO zQEWg|39Ww;U*AWyGk`rJp}OwpXNxhHC*~@}k+=yy>H~$fjQfQqaUAa8hSlz9P3C&R zFd^TGSYoQ=W_4q4eY{KFOq{SEM5>IR#!W4y(8f+oCk0|r44vHE>^*bIQNR@+0|-q=@B*NL|jjk zg*6h`5BcX|-A)h5y(s&yVE?Q>bk(snC3wNF@W#@R4cEeNxrOhwD>$_$A(ZE0MeR+` zBhcJD9Cv;(FVQH*DqydcYLsIsezr`*j#W3$^l{h|-g!?kSesRf$KWTTDkJ zn>Fq9HD;84dqSG{4QXI({fm7~y`{d`(F$pKr9)HDDsxwUN&hZ)d@!plmt%pi0Qv&!HxL-qs#5h%%4ueIUQFtH6g)b=AdQ_YG#s@Fe~-{l zx#X4%ZiG`SjwGyN^JUy?h!+n%9-=`$0?qOYprOkG^0yQIl!M(#TzIW|B>xyJe`ZKe zeB|mic&Vj7oTIX&?@xgg;&LNa{NB_T(_Y{sUtY7iJ{M{m$OfGRJ)RP{zR$oS?p}5W zu`uRsrJ%bDmU>_ZNd{mbk)-x!dcpAHu|ghki+nDVT1X}VHzwFw&F$8IOAGWA1BQB) zdk*+$Nm?Lphe&kQEn;pGd)YDt=4i62W<&l`cF7^XWQnUf)vp*m{%KmdceeHk>swVj ziy{4w=8P}NI1awNsm+a!_4^Y`LRmZ=D^U2G;IoMp0st(o>9F|UHTO2o-XJbBQ&&q1sP>5H-# zhG7pc%ajM-44Z+=XS2#?q%nRxK?-5rgLy-vN<3jZG9IU>J zdbMcVJ7)#AHT6bu9DzOQ&X_4^5E^C>yP^%NnH$HL>r@P|>$J{g`>Bq|1C7@3H5bff zb9h-7aazEa@y4CYz zwYLj_sShZ~A9V!Zb(Yr4q%&6N5k{AhH6LyY#w zn|{C-%LSgMONR3fc^qmWmA~h#bsc$_8lXp@v}Xm%J&Lw8b1`edSpLu7TY+d8&YNzM zW@#QjfM@93DxN3uxi`>fuK&dTIOId(dSop3^GnYVKgaPku`3py2b=FT=n1>B3Vn$4 z!S|fa@a+=5%1VMpZ##ZTH+3KMKstU8zAS}*^9-dW{nkkSo3mC|-!I8__b%4Zc)lMJ zVUFla3^~Gl4AO)h+DD2?aC@w3XntYa5J&rGvw)Nf^f(e(3gfSe~33^sJV3qpUwpk;*%uMXks# zz;}eE5)MIvXdv`$FWr`69x5IU?78+x-sVBz%4J#J&Aq-{eA{n(4*T-99JqaLhc9pQ z<34aFfKetKUGcq?bC54-HugNgE)e?J$R9aNUvN5T#;$(XO~RqHLzZk=H=9ayRXR9) z?606PB)KUUa+A$3-E8tnw`l!3{*U65Jf0My&)+m771e+gjLYab=?38QiT|FCSW7be zjhS(j&z|Cse74Q>ju?t)80PQQIi|{TVBM0SL)L;b{Q%;aidUiOqbr#`q?0)pypzNC z(3;lTseR$aZ|@YIsTl2J?}j&jMPlecRgKT~NV75yx{mGeS{R7@<7y|kPBM8tIA4&y z;wi*!q5Qgn2Zh-)OvnW+Tr(sXlOy|ir=D-;)`S;)^J z`GIDFX2D^VhnmE=sdFGvFT~D(g>3uJY1Z~;L1x#sBOXxJA}*zpTIpV}+u^MupYL7Z z^CdJ*jlUZR!PCNW_S~}`Fk2p#usIJEG(&S_!>qG_-+u0L3VriINYC`_Iw~=02hUn& z`NcP(cQ0qz^h9{@lJxw~X=d0amJQPQw_-(-rE7eNl|~u^62>A4nKpmw7rv}n;qmPO zi{fYc;l4VV{IoU%CTr|DKanakSxmKCch#)N}h`St|Dxao2^4e?G#5uR^6Va@K7xb2Lr$^ zft^7}q}A+f{-qu}MlCojT5MQb)cjJ6Wf$fYFMK@cdN!v3qupNSM)XlZffeW3ul6%> z;qg-VGGkt+m=@1pr`l?scW-bP=4-}A5f>+C=iTSR>Eh$;m@=tBaV9)MFBWCGS0G! zlk?4D>@(!^SK^}jxheN{wAJM6Fc%oglKI^?aW+qbFQnWxy!>3vJZTU$ z4ey|uGfHnBT5SZ@rZ|2A)&P}X6H+$sr~+#f)({)&+|5c}&|$w!GI$y|nu!x7!Da~B zU@4_GO64!~7C{eZ10I=Lc?zs%v6-pE04OpCZ=j1X%Cnd>=e}sZA^17vtb8-ceWA z8fR0$bF7hz>(+-h7T%~gLE{8}F9%~C+*Sd^d?Y&c`go3+!UtLN-_94f(0e^`{1RBQ zmT+I7-QxJdK{-dZU^W;KbbBe15m0Nse?Z=#S{ubL2QpHIXj1ZEkDzxXhm%#KDL(ud zo9Md>mQV0Zz{bdgqYnUC_asF;Hha#$S!MKf6W^9f4VgEfl@eE=_T zLK)wV$m1vg#+Z>RJTyipLoZ*7xrniMD>FKe2s(SrSH{$)u$hBL%6jB!ouo0I{U7DN9Z4uYhax1c2D`xoM1mq2 zXC)8{D@!(isXOvRo*LwNLbM3R-mx0zF8`19**${U&gT3L{~!3$tYpAsNG0y+1;-$C z;?b!37NP9!9$5S~MN|S(kQjPlNAmcVDfFjn%DNPB;O^D-UUU`u5B#z?_3nY0Z^vRc zF}Ax0a`4n#`w1b#Q48MS(Lci0GdYwhj;uT5YOpTbMLC*eOUg~U z!Rj}B!xmDFe7ah{@TBmJ`SaDvCfPJe|3~t2(*Nd^J3G-A!%?f?n7iMpY$BcTm8ffI zJO_Qilt3_MOZ@?3L;fq&{I-W9%=$_sBea zbYMu{AZu#9$}XN3B+bBB?0Xjm!SM<7`8=^j#OExHZAoGTrM%$9x;a>PmC}MsOS3Oj ztM=o+Ku9TF*(D%gv8RIP-^G;u-1^PluSE^4DDy5vp7iJ7vV%}QBY zyk2c6UW@OYmgFl2%SrK?FR)@I`Dd1W;$lK6oN7I5SFP3h^U8W%#p~rwlzLhD4&TMP zNw<5iP3*m&u2$tp`j1Ojx@gbP;@W0taZ(#Uhc=c57F;`sUqVu+qqTBq6d|tO%5(JH zMt@AsRs_!14FmtW1S>D_6GMuYlduZDmenj9(MfA*QlPC0oT?*ofq+a#JZHwT!%$mv zp-v;#Sxa^OYW2d0ob{`XzZxuqy)_bVw{Y%Wo0wwf7PPUlaSf9?Hy7^aO zy%-0Au`R`_eAAr8c{b3#c$a;}x@7)6Xz{aP_lUypzX>zx3)j=kthESx-g~=9d-TU~ zWEFYlTs5TsBFshe_=YYfR1H>RO>>Q4b=L@%hOBlIyx>-FY+w}skpM3^iDV+Y;3mQg z4iVm8h1|3V^~y?stN<$!h;M6Ofd3oy29TH5g4t9{o^bitxoo-#Zg6*h?K$DK8q~vL z6-r!WzO!<*2rIDTmU|J69npAZNts5{3C-kmh&OXBiV*Rb3BGX4n4L*9~bK*8^WZzp`y+@6pGxPw!x-?Zgm zKgHVLv`xXU#4bh5=4L@^FE~QGCL8|Cfk6U-6t$}|(cNnW(J62SGUDxb>vu>sPkvdH%qrS^sR-aP+X8lUsYjRK6 zQS824pXT0!F;L=bsZ&i<1b%w$w@ZF@dwftk()d6tKyOL4q}oH4$|Yh;FuQL?mtJr1 z>%7W6J$2fq`~mmUp6d58zA_Q3jK-OAw{8zb0aomu8Pe@R%b5G?6-`UQv~BiDeWqGP z^QYV3N$9y$k9&4`6V_5YW6^o~>n?4Jt^$(0h zK3aX#F}D?b+fEmQHT2^_^&Y~)?RD#byxclq_!GXb=rE^#iOJj)FuPDfeE_I(<;y1p zL(VZFHEBowq@%~gV?$EX`hf6E(JDjI+GXo|Q{*o%TbuWU3bNdB=|ir+r#$48znu4k z^5xi-J+3EG_BgQ)V|IO@>=DBQYak!kl`p5QcdvWIkhb=L^_No~SPSWjIVtF*a}37> zUD94xvnv~jnXA#~hVBhbD7*rhgfZjGEBI}s>*b@yo6lv8=z3eU6Z6p|oFzc_LbKhq z=zD_;e33e*C}~8hvw+gN61{g&5lZuA)qcH=JPxOEt=vx_P49=*{Bd`s$)&sF?CFJit zz*0;FcK0Lvm-jD_v|;2P6rMEi%$Em&RT8n9@1<|O*k0v1Li}CLsMQ+eI>}xx#yi#o zcMCn{(sfJW2_$EI=W)gfU5J=9fabL z1;2n6J&XG(zv-;?8F+TX!ot<;+aVor7nGLbtCG~dS4*v-Jb(6WnYtg}y25@6`p|u) zxsXbhKxU-bZ3X7a(sGBNG|OXwHhE0MpFWl~>Y^2zq6+b>B8$pj;8%rLNb#)<_$8z* zwTM>*geBb}eB8onx}!q0TRm);G}FlY>(tP_=&O82%*qlExW;Zsyz>59$uZ39s_?y% zPcYNW!?+==EW>A1BSst0d8z7)E_xPsLsHLK=zPu!GG=AmUj#+RQh7%tnb8|&y8Z%Y z=g%UGQi+RS+AoR!q-?tw_rYYWb8VX2VyMrz_Y^_y7`%>rM4z8`ww08*T{~UNz{0il z-pK>b_{O^9k!0y{#KQQ**kZUG4c=N)w!^i^W#zXPSO=WaW07P@ixJ;oZ^G)?N{6gB_V|0KmDzzJhZ%hOX1@eh zVHS4tBuJt3Zr^p(lmyZ35#wcS#-GO!^uxCyehVy^ zD<4j{pbN_+gu=4lY56MOzVbq!=XyM9yxvga#F70~*C`_+UX_=MF@9x1vg+Q?AA+A5 zVnaiUi|5DpQTZJFC)Fio;8IW+;N4F<3mdWQ>si>PDEdksz4*&vwJGkR z+7<4dwaxDIM^&|5?gh1m>blzE>NRDUdqXGc;(2AfnO8FRUSgON)x#=3QEEG9y2uI> z6ap-3{{a8PuG&Xfd+oz72*vs}zTJqebV8vz-CP%wC^jrmw^hS8?|nBo!-j2GT_vXY zM4>(Ht&4r@x`ighg_H)y&D?=>Z@Am5`u*Vgc0+fpG9b#hEXxkW)?;Qiy9WPH3vNC2 zgh=ru}WKUVbXp%lII1 zPbFa{zLcYFr_quR4i#W=&N3N!*wO0kMYngRYsyq2kBW&ugnOBR(sH~(!4QwRm3C=X z{$a>-_XIb=Ct%9|cvrUgt});cypzA@tP_4x|EJu4d)Drcjq?~oi#1eIUQxzm6Ap3? zbcU0`r+NZ=&eyVlFYH9$#VYVaYmXG)qz;y%@hwki&o~s=iI*7j? z?~Q2Z_%@Jrtqq?G2OIuT-^A%X-Z~kVZc6}e_H$uv!?VJ@xL1VV`|-CNf6w4=1^!kw z3~RJCk_DXYlDZa!5GA`+j~#Rxe{vAoH>s-OgfNNGdX7NqO##2g0z1p=BnHUc5WEpb z_?4@UCmU5J_1Q4P&gqY5B@@9Sc6+3@F+y)8s^i6$KaQA`^EM}KAm@ErKu9}n=QR+Wg}fxuZ^zx1)LwQkZ<-MQqntqycAtR-#zGW#|G7sFxC-hEgkcYYuqc}c|4S^9tk?FNU%bW!};m1N|L#8*@ zQ=f&FJky(m2m*Uhev!XHUEtR?gXuU+$3HD7$R0Wlbpm^jD%<2IoipU5cKW>={`(?F zqxwlIiTR{laT>XpjiTR%gD(Jk=g%Oo(Y0Ae=sA*LM%2)XClfW~bNO>!aThb;TSv3H zx(2oYO>&4zV)7GKg{eVAMf{GUoS;jgCmH_gwiZaD=w+Hc!hQCFcB-!$AHEM(pV<2F z&uzPeM3DjE+%~Rj;W+$68puWiXhJI3Dd5UdT88tiC4>bpJYyFEWIxX zJrv17ci|`hoFCtZz_H3CQ)Qo2%$(m@g>TbPf-hwg5x4QDk|=+R9j4 zz$g?eYYU{AmWOY^ACP>iXr3Y4N&$cD9Am8&tV}hR*;ES&wWjL0e-FxkK| z=pb^Sb%^Vla9aaWz!#pw?ubKrCbMZSbQ6=j9^uvWiS(p7(NA{3rR~(q#>1D88Ajib zFQhjRW^qXsct07sYB;+4`e;VlU(J3X{E=N+wN#%7Mo>Z#&>gd03MucH@EM-QSk0zc z^*A96PzRY_iqE&wzC6@YMUe>?U}sYhXng#n($P7o*$1z?w;+`+auq3To#@+)qy2rv z5Mq>Lf;&Orr)pO{(V-l58ui9>$c&v0QbXrXp_@r=DFPGqNw6Ow#~fJn9`8~r@ceSj zA`~y?U)Rm}oz$G%GL|=;jkT`(p-JAAuH>Wn15CCBe=D83(4>~O+a)k=ndql-b}QLV zln66KOVv`pX-ff(WsF1W;gTRC0t<@0bY;+&2`d(j;qld4q|!DW%c4GdIr`twlQMj2 zwYEuS|1P@u`yziPI1T54dtKWs%gW}1A|_l{t!l=Xnzdfc?)v>;3@~k(gjl+4g8C(l zbEOiPs-S>6?}bLoSm1@;B&k3X z=t91v&01G)<{ufH|L*LjEhV^*CNF9U z;Mgf1JF{gtUMn82g&h_1urISo`^MF1`uB8}bcDW}zM2iB!kgm%ovDhkd|kU68aj%h zy}wqiacdbm6I~9&o&cwGVomH{N>fUsFWQ?j6|$dfe%Z1)7NY&$;HijHLnL#I!i>3iNh$ zkX}ADdfN_EXVou+|2HAcq^`vwNwy^KP3M7X>pDaXYcSTO3^2upqlX~b=-_jxawFE^ z-ng#z>ncRg%8;};l%4Ih-Qa|S_GyzzX4190+iQ~s=7Jf!(M{{?aoBRtC>HXr?k3-+ zdW!wQN{LTP643DLy4X-O>i?e7SuxKNYM!xe3FOrGC^w!C&h>|ti1Gv9iUyS8QDrb5 zb@zjuvgY;~^tGb?V^{h+LgHQ{*4y-;T8w-wu`z)o&>!fT@1kvk27eQz(O%3Ww{w9V zW#un^^6y+e6La|tm})yK=QmtOoJ>SF9v-B&)B+cfh$yS$A@$m!0htKKKz_cQukhnd z>cyAdz$zsX<7E>@$0pt#ie7lv57tp7bWuNCh0n;#vG>RDV!Gcf5lqvO73r>Z7h1_%6qrk&`srDR|SVKdx}CW~pp zNQ2e~+tX96&`EmboYXdgiwE=4Y`4rM>t^?phW#6OX!T+LEu9>T0<7RAiL)HUJ^O9s zy(_HUJ#T$Cl~WZS%KkQT?n-6|td)?TxOtMEBM&gPXiz%&!87p5wMh4W8~H9Q-A~{9 zZRBrPn8`oG$|`+B^5#r_XCJY1{S;D?j$bs$WE2K6(hv>A@@?duEAUZ5J9vb*?Ried zT!7J{<8zUQVyL?k8SCFxSbPmtdVeBVld^-d95bRN=Y(p2HjMTh z*v~3P4!Gyv6C|${6G8~cxdz~?4hz|O=0yYij}jy{M1$H0{@7H0mN0?)Yn#($;^F-i zQo=*TfL?d(mK>}5YIY`nt`~8I6DSf>e893!meYvU{FLFc;gL2b^YBsWw6`Gj>xzyV zR3TZ;|Gc`jjhTWpGmh%h&1eBjd)c!>T*bGMY1hcV3O%h_e`u~tmlARreBtO$L>##2 z1TR#2GJ2!l@ohxwbGTH8REA^=lm2Z)7G}&U^f#&N9-!k0-LT3x&*dy$fOWV$JsbWj z&Lsw)qf%mzvAa?XH;wYK!K>KP(V|`2IashA#OIfElVG}xDloQ z)dUXyIAMcC0)LiYc8?hQ1Q4xp30wO5fDn^f7(tTv6TGz>Jol^`={HC%vlea_QkYzbV5T_lFY|dibd{ zbGosIm5H5Fpk^0es#Ati;_YL_bicp(Ws1bA1`7Z2$41|%yDpn1`w6@qCU1wAbLplm zPG;P)utdZRBMMBe(>7d2$~j zJgX3+kIDcE`i)Cx4+XSo5on{1c~$UiiayC)7GX?%s1hA=IFrNQsxHqL8KE$ zyR|;mDgmaN-I)xwh@eok7yehkgfjdgvF$XMq*7|VKe^SD9gzcWyVY93TK83;4y{M7 zG7r5DHo%J&OBMo|&&Yz`z)L`h+Ej$TiP~;Tn%HI|zu{a69xgJuJ|G2xtlkY2JTp%$ zt&wVP)9c}QB_g(9?xtOrN{t#wptO(m{fXI|qOs2s)5>nXjv8dAZQAr!8|_47cccEM zjNMqe(TUnqNhJMGNu-SuM63MEDA@U^4&}oFMno{tV@ABUkLoBx%n5Oo#Tr6n1NmP@ zv!Ri&H;hI*yJ5w>lYV-is{d&<@?cEjGan7IGbE@@Ibw5C+nIpVLm4Mq{+$kZ3G@da z(kXwGPU?LbV~L$y3p<;R(yAm@suh$*GK#l!9Y~c;E3Kfm5ofpO;Y){hi7p~uok+eF`;p_xHn3iHt%9ENDYwjm zeh&|ptpSJi4?xMttVh=V1{@7C_yFD|mUY44Hmm`U0v9rYyHGU>91To{E1(Q7&@O;R zqcO{b8Mo-tiDPjK7O4j);8Vc*iP5MyJDS30-)6-{Y~o%*ad6#Ojv6 zal(Ib3)u04tQVM^1X)O8(~HM$#AKs%ED+A$Mf_JXz(Xao(^oTQCZq$G>Miv9J9SHQ zRUhnnXzTevLJBn%a`;ArIZjEQ#-rd#In_PXM!I1`Ai<~g4G$&x{}y44)H_*?C`|$> zQ4IX^Nib)yniW9*d>i5UbKtoi9-70YF8DU`HBV>)b+`ulc$qYff8^}_J_ZpCJAtK7 z=VtTs&MG-`XoNpm%oF@GkcwsqE+6Ht3E&*Kp%d`GOox`f0C-9hpK>Gi?4lTt#^Txh z=P%Cy8jaQT!Y6pq@uwLu4@($c!rbxFshDp+^sKAEHA(*I3SFm9*yymRCGb9#&LZ93 zYbqHpl}TqSLpz01^G>0}5!3lGQy0?OJ?0bao6D4{)A@dhE75hbY-yQx;{KyrOI*m} zi(P3fQ-)$kI^WVVHbk+PS8iBY#e@T_TR02cWShX}A4JT`?MEAgvjwX+OwF#(A3!v? z4D*sUHp_5y<%Z&_2H}ErXMXNc4cF~z*)S8ar%tT(4Gx6s^D}U*WkWMk+;uxe%LY5* z=-3Z2mZ|AW3YanM)!7>g40D$<>8lNF*3j6|6MkQDJqSkLblJp|(&m!l?ZqWu2kq~> zg%6V|=7Z58d!?&GV1Uk8=`?V31^&_^rd#8tb7QT>z0!qriN#K&%kB_l7UFfLNS|@s z2%s7JhQODd%~<5__)tpivxq@f23xidzpBteQ|zeNWdyd1v3(m%^nWPGfF~$&7C0;3 zj~)VgJcsyN2At1V*3?MefbE7$7bJJd!Z(?r=;0wd`mMswnhSu$I#8ntIcF&P=PRz% z61s`aK2UST{TlRXx84UA09Jj9Av-KM#tLQ;)`#7ePk2yLlYbogBK9PkTQMJPn$6}J z3>EXioG>4={hX1U1`*3n0z(teY5hq+&Gf-*o7qS#71yJkz+;E&{|qfvZ&|%zRe6T5 zB|lzdfS~B8E%~Zm(u@Eb0SyWymO0m>vyYJEGFps-#=Zgn1(vZa=hJ}{rTrKALkvaV z2i`h%Z#4hz4MHaI!O`#A@yt{3&iLUe#Tf?Pa0RZFQfX(Y>-dV^`pbqNp4@YTp3A^2 zX@B2SR&i*RT+YqxWG2iA(3_@q7PvlL5v*f@l$f3chCc^0X<|U?dSOQs7y!TQn=YRo z$13%m2cff|x+cu}a(fn6QaKbIHgpj6!REY%{}u1=7S1n|g$o$=u4#@57}en`cAqR< z$V|Z6Sphk0*gF;Qg&$*GRv^7P;@8_#usd*F*et!>8m8dB+Jl0mgD^mg2i*CL<#+SG ztYw3LTE&JQOns;AFZrf`rl7H{m@)Db&%Ex=aHZFg7r~e_o!C(m19TJY4ae~xoMqzC zUh~B=Hs>Nd=wsXr`a{%S=-=Gs2s=PLJF@=c44d`Ri}v>soXpimmO$_}kT!o3_890{c;dH%uxe*JT`j-Fd3MXsSAh{@67B(SwJ(;vF_cg9gnIIn}}5twwxp?A^O&>?s@7!X_+K_888cpg~aEG_Q?zc z#b+^Euo%-`hl0F(U_m4@&xRq^MU_?j*Z;lF_=^2K@;h}^K;$u*`QHxz){t-bSNKRPHPgSV~Ss{U2$b6F( z5T-6szz<{N8P(OkM-()+tlT7!NTNyqhT~|I` zNCF0SIbvX|2c=iorfvDZ=_ZC9s&6&c?i=aopKXk11V8T#)?{rhASN`Ih(wuUu)%S9Q<1@^nsfKH64#Uw5dav}9Rmw{Z4&$&-t3JaerLbvA;# z)`st0rx{dSnQJV4av%@@rzT9g3z7 zQ4W9jo<^I=b+LpoJ4?j)uXb68HNzGFX~BSze(U*I{qkS}Vr+SVW08)L|D|U6t@2Te zlGA7S*g?4^9^8+r5V$u&qr~&2E;dwFuyn=ZON|-5DvHjK!BK0b@xeYtze56?mn1&> z;+Ext#Y}gX6*SFDJe2{<(+6~4q3q|B@iUggw;;4-MS;7GdI>mXD(IJDBJkBzriw%I zD%Sc@ST9eyA-}4?`ad*vH9|sLf4!EJd?Rt%N7dFy; zq`_}{MBx@-S@vfcLa&8~!>ciN{mDMPcs-D%!}a^63AU4B`i*^>!eojLm9xsV1+1>C zQrZWvMkw!NU&;#M^`CY7+SO^*74QF0Z_jB^wrL|X(d(!EJo9$1ADe6~FBrKfgZsj; zRFJyU_<}ywphA%KGhn&ulGc>s4tDZs{EYv&E?rC4Rk&{ZkL$;ge#n&uZiU|zP##07 z`D;HC$42g<-DNvV<_)-iHFkiRw|mVVL0>e@m(16kyCWUtzCVmJ0?8!j|MmS3*Jw|a zj1_XAp;3_RmAHR zSV@ZJrTi&BuJ7T>r}CLA1|VXV19{@$ld9P~6IO9rzx7#5T_o}DItp%sv9g`=M#XMI zeC={W9=@vD&mvNkyF|L18TW0(8s5ik4au68U@dw&{1o(r&t=|!hBP^Cb-yWGlB#t` z!;bh(u2xsLmXIvc{v}Cs;ua!qs@rg^KR$kyVf2mXZkdc(oV;lx&@obJIHHb{?q_Pi z?P{;O?ohR|iFj!~yLq85Qb*PW!c!*|M5TMgc zNj+N!s@`6W91A!?irvdKbBZRtkMalqoLEZ(d=0*CMxdsQod!9ov}R2@_g33b)G=uA z(OgPn?+7qfvs~034KCIrMSM0ruS#IOaBgR6o+H*-j?}z69blwqo!!5UST)%-Ni#!*}9S6EuXf#N=D3~YhVl0p_ z5asg(+JIyY^cTAXGu<`AuT8HBPNyW4hJ7eAHiOH%jR(Fp#EO{tSnLO(py4Z(#00LN zQ$ng+$9?U4-Zhd}DN}=s2liILRtVkJ3B+*0*~V`ok?34OT}12pB_Xe7T z#H`)Ic(asGm3mbk%*#n!&IUW?)b{V`9wdaN#12W(J0ecHf;kZ9aXG&g?#h}2#{cP> zq3FTu_X!gnv;B()=AhgL_>8F9IpAL?UfP_EX6~EFuBZfB2FCh_iVuYW_jcj3{mm`? zTbRb(@G4z^h{tn)CY18`3p9@#VZSpz%!E=Q!y;zJ(=i_d%-gOej%3USfK2!>X9uKr ztG_|m4!<&>+<-kC!Kd}9FfvCY3R)I-Ir^6&j1kW48o>{pkya{^e}dG@ND&)jcYX)2 ztIpr7z&=}5{gGka<0loFo!crus7#bBHB5NCu}!UpwGMIYEU+@1$f20UCvxB=n`81t zwi3fsus7Kotbe)B|0sfh80qMs#nytZl7Tl)6(6}P-JT}_V6dM$Nvy`B!>Uo zJ#lmS=0t@_cG7TQvq^H&(7*YV0mxp+5UO_c2hk5@F1#W~+glWl&TjaftWwNAy-@s~ z7tbgv!Kd7y0F4OK|64`Mfcv2rfY;ivxovY~GooO+)w0ExbnDm5O_bCdB+aJ`&H1Cc zfdqwTn#$52ojQ0}^zo75c=BMae-8YV^vvbRswm`h&IFIF6=mN=*WCi!pZM*c) zG9Hz+>&939Nn%+Sir!$7;N{4_u1P{m(b^Z`i=YC^fVG%hRC+B+9}r6)pq9ZAA{7;~ z&4h1dv)ai2%*pN?2NY3P4%^a_|8nmnu;zV;lrg;x=|O3ih;g%4XO06))lUX0eEXNU zzp^vCgpM4mZ^$a$SWrzIcJzzg=KD16D&ALtsq37yV!m4#udkT@!DAKkJGN9HiqLsn zLvB+)UD33ec5g#qfnZ#5oV2lt)4enlRSD7-CSz?Nsgkv=4$^8xb*@=vc!tR+4zvkQ z{cb_g(T163`@GzvPVQ4f6XY%_YTDa|Sm=7_mm1oHiQ4*H7v{s~=N%2F` z2X6kBQrVASR}7|y?4EUrhMp357K3x2&W+`X24g7$Gze>!LFSS`=AyVyq8=Qv&1k+$ zI>d}&b`3>qhEi$oFn?KPYzIz$KW)Nllzb&P)>t*_spfdU8de{5F)Sjvi!Y@Vt1d}Z z4A^dW3FmWY#%J@uiG*uM+i31zJWm%;V23vcJ1EJ39sZJq;_=N0lku+r;%C|i4YV@6 zj-z)lM-Lia$N!N&Vl@56PG6XfmWMosc*K7^ir=S)qJKJ?`LzJMPMtC)fhTj@giH46 zohW6+cu2nIYp{n@Q~8vaRM33UyFZK^_R$em81>~yX(V>lA90FTFGp5JWc?~B5YH8~ zvcz_*?2NnRcgGzBFV>O#Q>e=Ub2(z+1y@*5>+eA`LFe|{=Sl(V6`L;FvrsmkIZXQ( z##)WpbSFypTg2$oL8>9$p%#6}!PmKW3g6nZY|NGI?i8%!Mx_1LE)}2H9D>%&nSTWJ zoddaU2Aem^(ZI!rvQYj)%moib@Rd32bT*I4FdUuFjdD=UmsHX!cgol_?^16iB9D_N z=(j*8K)>Z=r(c8gG(D~yOt1DJ15b&OQi3_yEDNb3pSjzQF4O*%h`*)@OB#w z)n-icu~tfLUj<_K^oRBcDu-kj+1rMq>Z36^;t$YQG;$hGpU}}t40|$I7rT9=b25lJ zr%|3$b)%ZdLN**}mUm3gDH5zj%6{0@gpnP+TR#`v9qFFoK3k;(BZ}~}nij@-EBc$E zH5Z91aLoR1B54s#Q&w3)ZG&KNQ%*)t57uwXP9UaAwW6;*?Zf8;8lbNrY2YvJ!(l~& zBA{(K44XVS@GRO!;`GpZG)-E5l%%HCq&9h^&pa#aYA|UFE`d7`Q9&19G665RlYR@H z6&mrIg7e+G0zH~)@Owm?4Jt`;3((fZ#Mo`H2fxXNLbmSY5H7P z-{G#+G>>RdJ%cw&8Li{eaRxc0Q|_O%^|r-wYhdt3SVbG{lw*cJ-EZ=n!VLHip+&^| zd)tP2=>5HIdJpM+fS|nD?Hbm^W_3I1oXQ1^fgbPgSTpxHj!uD#LX8+74SIbOvH#QY zGq}1-KdfmXQtZ-OT};0kXesj7*v~p}e?M{4iAP=Ru%?cFUA(>ts5)JIzm7QtzoXyc zIUR5*x!J`ALd5_dlV~t}EX9MV$EQ{Y|!pBh4RslM)JzDU@C27tO+4a)A8C(C@Y&zZ`AE< zDgRuUO92sPCcj&eij+x(RO$c%b^u=gTEyjz30~B=X-#NjcYoB zSWlk|&vYCChS8+11>&i~EP=;dQlnScWIm}*ZbU?hm_F|45#b)BUE5)CHDSIJuig!Q z-AhuXBycI^WTl}Iy~bQt*3OI6FM2S=W}5}$K}Xfe0&pli2QeQ zEkN9dSpIA6IOS?j|A4Pk+Bg6 zZJ`4e&_f|z)8B*)C!!(-?v!W}&{>Qb^3%tuyh=AVNVpOUkQ7<)WEG=#p*F^J+={+G zg!oY%x(3?+?{fF2bcydyY-021?Np{?h$K!LIV$%zku}k6p*!!G9nb;AIWy2F{6Cbv zd3+T0{Xaglvv;n|0pud=5g-S`CgG0Cl8^xeC4j9VSPew&Ztw_1Z8$6&KuN$O$#NvS z+Mr;IP+K+;YXpR9TdmShcR4gCS?d8Lv`*N-P7ada^EFGve!ic7eh(gDXJ=>L^Pczl zI-alRtLTirZb#nqHbM=`Jk1yxQ@tm|=k-6tK~G(K6h{N)G)maa0hIr}UeS}ozKN9+ zeUZh&{vU5Sj+OOo{K96vjU&=xAAPFssj*8iuFQ9`6jJR!Sjd>>gJVSFkO@oMNGH~~ z;ye@TK4?a(;fd^Au@rUJ$Dx&nn3D40z=px&kT9uaSc-kYcyE&5q<(;0u<<&$fon!* z!Z8WebIfoDZ+0htE-cxYKQdo2WWgnTSY1xyxyGlv~S zPhnO{_F?jXZtZ*V53#<*rrZIw9~QSQ4D?%;qY({B=k9-qrPUK0e}>*tbSA8NT=n?s znCj^25BQSr$Kxrb)eCup+XAVOcGm}jR%(o$G;f4cR~H={=?y_YT0F=CRTpFjL*~6& zr9)9oXu%9V&N5Ht_IhmU1x)?BQv&hY-s8M2GsH^4DRdLP;HKFJ-`l%jxb~m4mze1g&$NYrL>|ABYbDL5}-NM;ga0(kz*J+vD>=ZSR$)v3IAU_Y#pmYZFTz$>|=?#nY z>-d|%yGTbL-MBN)fhN%hXInAe!dpOZlroS3KM1rE$Rll!nIuozG(B=bnYGAyz#{tPA_liE`LjW5|pRZP&fM^!A`leTPn5m|G z54$d@kasBrqG+K~jJ(`69GEyFMJ}!+9s(&!AS4_9o*lEYkj80jfmi(C>LB&Jq373Z^zr0sT|@b;gFY;?i>jiNAi7B7Ja^p zBmRwQ#`MLuFRH9k6zdliEEp!P-TG-xaFV+hV-|b|j1z;*$)nlBa~8xSMjj(?UCx5G zVp{of7yJ$X8+~IW+?5nZYyYOoCq)l`bDP_PBBzXa52|6bP|-o_w~_w^R`3jdCAdKr zV7;7%jN={u59bEiBqZ-JM|o);Gr|u{b99-)dgItL)`>NdRy&_i%OtNklEOzjwEN5U zl-BqIf4x=eYO8XUkmWbLHoW1@`&5o|zfjkz8>SmK<;rf{y+Pe0Q$_5bU~2)!!n9x2 zkXAcb5Z(~wfOU_HYIsOA9SCnw125gaRoyVbK{Zfqhqts$=^#D`lBV=tnybSBml%iL zkr7tCv{$@urnauMKH7cFAGpZ^JtQCQv8fxlo}C=BPFT0Y;y|l@p$%HZ8b+{u6t_p+ zuz5-QFH8-oki!;arQ+I!oNG5Sx;7ja&ty(^C%7AcA(#M$o{$C_KNI+n{Sz8UzMUtV zvOlEZAL4=P5%pdBNuT|P_&Oxq>G-2eb|mo@;g6)>O8h;Hzi08c1Ahh8U!X4@#8D~! zfW!scxxp15g&WJv3eMobQ)$c-c7BbI~)X41VVgFjj7dYxpntoOv1 zi`eX$nk(0XW`d&_3ag>*y5nq4j2{qCaG?@7F2;5H&&o7FqFr&qgdU5fD+((5feQi-1th7y2@jX85~5%r8_|J85q@W_<9;_IC@?9yXB$cKfJH#pa5Va>Vb zPxPBAlPm{!k-d48%T$m3a0jAIc8H73qrH%h+^g&?jW@nQOJlS=)KThk**@`Gvc@<< z8&10?)a?Wh+L(s@?mF=<^KQ4k;VbvD>;2JL7K-3C*^4XLN$@MIEViHJ6Zg5kK_(_- z;uwS6$NGkO*h8~R_kd|&o=l0eiTn46v+;cvzL(aI#O|`4Zba<%+6f*fRzxmc?n!W~ z5U+6A%r%|mkGNI!h{G_OnuEVG9?An#hT5+$rMTgF+8xrj4W*3lEI+BQ=!r>!QaMvT zGjx)jo%Hi>;+@(a8Q#d`rk-pA*GXH^9x=f!SW&#(3*k;jj>e;`3$F*q?sME4HTq4Cv32nlYNc1!!`PVWqRPRD;jS|=Hex7R27zt_m#q;WVAY5*}hxj<+BTm3NAJ%4( zvNyqwc8k{a;Ow{$KDqJ2i2;mJGfJ*LB;IF^a_(8OVxvabs!6IPU!*20qOQ=&t>gQc z=bbsx=ef#7yi0uuJ)I!LcSY1EIn}Y-%N;q&bI5-!M0Q2EVq@*)N!1p_^q1`PXvVk#iWm5l1F;uips-3q2e;v+{a*vJ$9_|r#at-onnfX51^OW`C zy>z)3o1q|A8f!y*e@WMPSrc0337tdk`tkd(!8c}Tm>p|xG*nNrmpZ2%%@x!2>DCbBM+~l9jIgfa1hgEB@XLxAWN1b! zmZBAlj{D;4Ce&-ebJkvt7A)PJgEj;@@d%^=;%FjvTN)iFC@ZdADg0Bp1HWSo=(E9= zMr+}C;a2}!Ri8A{ZX=tk@AIW{Y3i1)D>9&96^g}u_BpI?aUU~B)8{ib-eBe_y~o8x z$+Etp6^&rz*LdO(E22e&!B*MWG-XTZ;u;HgF%_lIofFdKEvodFVILuuc|Bs94}x(Z zJS})e?jv6{Bh#g@#&eBK+8ki>o|UKe+2gjAr}kMk0%_8kT2j-0zm82E>(L07_3mE# z)(KuVZG3B5Np1iAz~{tzRrU8-moqUJ!_DAjbX@bd3JRCiO>fEzI_YiEmqyekuBHUp z_tq+5k$g5eYBP(-Mx5Pb|N2u5kS!-+<*Q`TM z=mnlw#Lk%NVuZ}j$ofgu!Q&~NDGg!O%(NLEtXXHMCBo`cu+zqziNc)LZ=2lk^dGV- zbq!$EnihIG#u#o4t7pJvnAD{-k`;O?b2V`NR+zMNytQlD&3~4SL!a$HSu!A)m0q+R z#)z!tp+(ge<^pTLe2#o`+vwVt=*gE*4p>4n zLzLJ#YiaFbcTV##VqYdBzbVdh?bhi1rH)c)icflW+X@uFxVXDS)o>zbmG_IP@CK6A zPvorh24y6Yke;|s5>i=zk8QnktTdBXThGLil%)8Hl(gVS$s^T6JM^`{(*CH1Y;$(i z_y&7p9av-L#g4>g^W*TOsV${0NCqa?ZgwtNv!gAjtA6Ez_VP^k1pGezbYeqH!!&oi zFBGGJ^_13*^G$4suAe>rnm@a@v|0zLwy7Lao*EG?@J)adHTZs8`<^^{7XD>T z4dH8%dAEYaUdBwK6|c}*xS+5o?Y7;A5d!vj>|yamA&7LDb`+Ag8T)>e%NmD_KRG}| zGlqD(L(I}|7qfKryT&)vGF7UNk=lwLTSslDeW>D5_l15bM?Y+vGqdlKiZ*a~QS!NqN=Q`d_JJ#)eCMcr- zJ9xn80#<7%q*+(DsOhZVo&|;tnXaCq6ec-iUBMY4gUlIP9V&d(3FH8ytS5BWvhKDl zSQu&|agDA%%sG0^?>or{bKs?K><3sr{~M0s75)WA<>%>Ut}oejC2K_ z5x<6Ze`h1@{pz;R237qaFlDq4u%<-B*^G`GnP=)BnPj7H>hH;m$4ad1kf!S&6y?*_ zAdB*?es+j**e&iw`nwGLE|bsb;LDj`j5q-M;clKRf;5ydLBwNb^9-vo`(s zd}Z4mi6c?iF-&z#;hom?^{|>21)o{!q^JF@f3#j|X*|m?o*(R&AtEV4rP;5kdrq=| z+{QhT$F@2K7>#NkoH1vZDcPR4OP;YJ25E9QxJdIe4ZQQ|qT9&Ee+N9npNUKt z*jX<=n=`!`NAOIBG!q&^*oj(7zYPb>@KGY`qP2?8uukA>pobv}EnSY9#(OtaCYxvn zE`)wJcEk4A>7vZ{L1kOzFDkdi);1o=LB_?_@ZOPo|JoC-Kn7)dn@tzrvW9FBF&^T^ zDd2R#?5+ZTC9zr3dNng^HS|Ez#yLsWl}Wtrgxg?Dw*uk-qo3y6-ya7yqTMAS6aOxz zn8R-4Fn{oK*Y82?=~{|w|JMMkkMsEnlWFj(t|12b*$l=P4=&qKhCx;sV&2W>WqY~3 z!+}YI#D=&6cUATiRv0bt8tJ@ZZtky<@u%6a*s!SEzx(D~pMFu&;%@&-H%I$68M@i@ z`OKt*MH$F}^N0}`ugq@$^Ea8v$cVEo1X&yxv(S=-zjnbc08D-q%K7C@b{70~nW`SO zratfAo$Soy>GG+aR8mIBqVwoCvQQGH7xqbWH*AYRuaj_$W3+CLd38c1GY+2__*;rU z;5l>a_*|JRz*?l;%Cx5ZA6Q~3A878)K-@{`Xgm2>h5v;MUoH%E#QN63mN*6@jG6R9 z!B=97eubM*4=OM43&;T(^vRC|9vy*Cxluk#J@p#=D?wy=qF@IXFq6{hRU8ve(_DWdxbDXsQ|ubSx|34DkQY5xwq0dC~< z<)hrkxj-u|7r6tq{a}-WXFiC+lC{w|Nb&92xN@TxEFW?cC)}-G)?J4TmZ}Kd#<&(W zEOdn!8He1)avActF9(~T)_ZshbXr+8ILTZZ^eorbSe+AgE+6a0tw5iIoVqi%f-|MK z6uXHY*fbqsThCqwKR<$qtx{7|x{~ zo@Ul)g>~`Yf#ji4n;Y#{L7N-)xZF#(QNY9xtuzQemx$^!b`DpLMDkZhavRi=< zKO%ny^+6kuW^Ip`F4P^*MHIzn1?S7r6Trc#(p3`96H{;BIO(f!rp|PW4oB6uNFJEhw;k>D*a8pBlCy@MW+55{ylJ!mX3q` zGQ~53Y<5=U0Yao4@PEt(4&#=xg(J76u(icxwHObgFCjIkEt8c%m?@2DaW$P=hzuAG zF~@u~Ckp(s`7*|E(%9{9_fs5hPQIGrZ51Ez3h7hD!@3JhV$k!FlNaXMF1~ILK1*h> z7_-sti+~bl4O(G(R|c^K<7VS1}9WqOBVS_Eq7 z5F;~JyA^#t6Oa?o>v|f;rE?uyvSy3XjJ=sPecG#2MGvR~$cV9(^|*GZJQ6+D(D8!rEVPFSote~4rIPu1P}Z=cv7wHi4y;KU|IGO?BMooe5{o?9d{#s8}`a-Hr?v|5Qyho z@OY?nZ-@&0E27H0EA|x}IpIZH4U0{P^sD^#ukzc!TKIFwd3vOS>CIGaW#s(nMrIOg zYO+LkheUv*!Bj?ZBxTwjPLU>Z7WSzB;k8N5*rOXt?4EzHUQEvvu$)UHVqYeqes@tRcu(T5$)(=b3 z94c!Fzw?+9SsTBSa*MQ9U~F zV!r|MWQ*B>+y<1NgD~imF@lN5n(RL#f#X;o>6pQB*-)01=6SrdIMG=Huwi2dl+1x%aPn&kc>s)}y!+G@Gw>g;o;IJ-f!qE}7D`wUx(c}ta2@ICut|c0 zPw6pkFgA}!(b*$`U!A5{86 zSf{;(+Gp}=>(50F*5uG?&UsF3!5+^DpV|qX!d(Bv-gSi&-j$W_rQK>V#>A~a>Chga zo0#+r51XFqJy;$Jn;7T#<$Vb+M_OHKCY9|_8zPIMta!TCk#iU*-5B4S<;aJ`$Q(WX z;_KwUW_h$DB*<6$v3?t6F7G;RFRNuUyv5GEEA2tN(5=9CLv|mKQ~HcFbu0A{?U!Jo zMX!82T!vq+VgKC$T-*+^*Srqspa+pJU=NN7Wz}o8;A$gw!HK9Z07mJBkd0`sD0~`O zp)w1fpb~?nokAAb(ULb0@+kQSb73Nfysbaz<(-Q#7KQ@#x9;}c!2w%<1ExC|VI?9X zM{&UExKqHLEbbKa8VOl-=Xvxj4(o_?AKrlcavVrd3FhG2;+0{FN$4F zj6TSQe&9=z@kZcd=fM6T2m3=ckeuNS@>cFJq&DM~KrPrenCi&-Met>X9#9FF2Ne7V zy-OmP>yKA-U5OQzGRv8Vn6=DP%zCDn-Hg9KFzrkyK8sm_@k^h>42y67|NniDh5p~n zRYrk(wQQJF!UWd%UnQlncm3CQdP)YH%eG>zq&;Ok;<(-bT4f}#Zz$^Pta25`udL$R z*n^v9^JS$Oyv*3?%a+at?BB+2E)Q~q9o*23UYHEFiSK=!3-|bY?ecVs|35%}Pd0b> zZkLYzlo8sY@#jh?s4wj&Hd6WL?290Q&BZ!(dYEi4|F9QZ|6D*m=r7=VCLi>t_76A8 z;G04;0q(R2@7u9sK?~Ul?x4{ew1m9Y+etmgQe~NiC&N1oFctX;j>evCjh@{8|23H|#!$+A<;kPP$uDD&>*UgXN zp3bZ_IFH$q_8{Vs>z4`4@MHomtdwdhB31=#T#yoQ-GrvX)+s?`5=-hZVLD-@&_Z z_Fq}^rF#4;YZ5%;%yh=^mjb2H%wP3;0w(laR_S9^(2DFzjL`W*F}{x~H&rUT;c3A7 zsZ`!7uy!EpFL5jJr1ZPagq zQU~<3>f(RvJXlp}{qGOTOuv`*pWo|sr`S~BY%^G|-iWyg>-$0RTT|&m)-)98{gA=` z|M_qZFnW+2O$tx0^|Jz=Xz5<@UX!zQF3>plf{FNT`c@9hKxrc*6YiGfbXUc_A#6-r~RMqd;xmwmwQ5zu}82<&UvG zUjQFQ61+*0;8VZ=8Y9eZHP~L;7-&{+xq>{Y@{HK>&)nfl!tZnaVvpFyoPRiWKG;#1 z2>3loAE)ecF~Sru)lh%OO8p&={zgCxY318@y}y$ozBO78(I#&pjt3FeXx;h;^)*e`SfxASkT@bTwK2EXBTA=@Fl;jHs zIzyoy7GQKxPFT_pKZe{t8%Oa1<sS-Q{;ouN0 z!u!rPFq3P=wEVV8_MS18#lHG-c20e%!CE6;)MYfME@G@eXOyOmH-Uc^t+pQ5WfIP= z%}!Xdi`btF;~2v>U?)w!&B#fI+|KA9?nr|0Xxo=yRfA;ao`h%z5QE**>-de?T?i0IdWfPkaLc-NJ9*8_ux-3O5QLkT|Q zLaVVk+~=~jBKJh=8rBrO{(L1nkIf=&_`Dsm{Is{clW08er1zsY!#n0aVkLw)SVg8z z^Kev0SW}j)!@HSHKI+fjO0?V=WK%~x07WEdfuomotHCxR*USVWg3Th!S}ZKY)RV5p zsIcO^|D4a2@KID_NHJM>X6{Jf=M;aiU6z{WjTV(tqD4hwWNx%5pQ6p(W=r%$B620N zXgU60UKA~Ii5ivcLJhvv6h-%QiA<`jEfVh)xdy-8O>A@_o|T9-U%94q;Yx6wtt={C zxZM`?B1`N6%c5VdI;KW$rb@7^)*`N0Ze=}sev&U2wjHJ#+TJk-*lg=7mq=L(5EC{M z(z6S^^Pe^!wYe(EFE2|E^~T|82`cr)5JXZEE+tvtWOKqg>|8@OzchXzklJ7PHDOCy zxTp*N`_8!k^UmYqug&o)3*s~PiD}gXz&{f@9^Px9;Pc=cbs?f-?)rqVLCD)?v+}T7 z8Uu1ii>NEQ68K6&7G5-Om#mIdgDWD<0_738D?z9O^8h16Rao*YLPQ1Wtrv@u+#i)Q zGqKAf>jc>wM*|yY-i$%+YlMfR#!Avw^-On8&NJOBa@s1?zThvhmG}jb-*$cB+7rOXohaQ0HsEaN>M!B*fOWm? zG2^hmFEH9Bdv67w^@V$LxuSlz6b&vvCwG$N7FpF0uldRq4Kxxxw9H@&>A*G-90QZZ zCR-ak2yJU0^syPurNNR+O?PTdts(^Wh$U2OE)r~Zlf`J=`KmemGu^ql&vdWMJzpVr zF+hM&FHrk`4gLx$y+0t1&^yta#8%R*n=HmLg=_z>w|OPdWD9ydbUu0_1CE~?15GwF zU-;yF(qSGWU%?9KsR_bs9YHyt)&QW6V9mo=vCt}41F6_-PX>qAdxmR)rU5xnX>+ho zjs(8DC9Pr@H&Z>KO~EmPwt=1nUsoAvdkMme?FX&zWr54Q>b>lP6}y%9?(l+&{p1V>M;xSaU|LSh9Efv{5l&Ek*SC+ zSmm{&2M=3UU>znsn&g~&+emwy39Yq|%OczBWay~&Kl7{LTbbMBD31gmXHbreb2GFu zmL~ez-QIFGrMm6$A1)mS!wn%c*8Hw*t>m}A{7V#4%aKNV?sI#uI4g0^pDaGdO#EP2XvbB^1 z*Qi|U82*cboyWp?&Jkj}x^db@c}?o3oOOzttB4?*->sUg67JS6>vn?2M-|~Lux><@ zT=koqA7=$ zl5rB^5^2?m7rtp}(O(O^+;0RvFIw6^(%t#e$l2GA*k)*zWSb}MP-20>x+UqHVP2}; z=yPDP6*}7w+JdOD<%q6h3@yg1{>#03D<|C*;{HrLd+da!y>XAIITr0+jd(s6uN3x; z=-mZ4-VSyq*hHQ3dKp%6g%iyE_W9s^UsKZcijJ!)zLMQb+tsKwbh_-VUFZ6Nf*@IP) z>B^RMKWXc1VrMrSE1lauLu6Kj@4rj#8K%2}7O{~)@`%3a#44;QNPK1 zeN{`3>@pE@7|1?i?vxwkXlS=g zMjp~m$k2Q8g7>$frQ3=R`pobl=R?n39sf3PYK-q_1&7#^G-NawxOEiBih{}}QGN_L znPjV}lp03ZWsh=3mNTidJzPClktdxK&5~r!c%zFQB6B7Y`Bf)F$0kXM0!{sJ#{46@=AhYheGri)?zVYbkF+ zE{ot!5bB$VycOUfa`prUhZXgVKBTg4!JDw~PV&Xv-?%HC`c#+dW{k7JozXqa7#p|! zJWuBxTQW7!|2~enMZm8ZNm@d$-FXGQjr2a)$4Qx?7UaKuqT^?as%lQL*RVS z9S`9(wwI1ECC%<#8;^i>K3QK2_HB>2#kc{w_gOvV|Iv7vT6MClmaCQ5#$(bV)uB_n0k=p>ea|s~_5BBOAu#xG52#Qet z?%#wUawOe7*9AM0R-UDCa6XlDnV{2ZY8gX{G4k*g|KDyVfNdkic*Xzco0Mfb-5q&Y zapR%&DOh1M2SZ$8y$eFQ-r1^zBZ%awO~E>10FEa1Or#Lk1?=1OIlQZU;vX5Kwr-s8 z`oL`LOL~;$x~cBHpPS_PK(v}WadoOA;b@BEuA_(yhmQv6>@!No#C=!%J8y2VDqSD@ znH7*)ZE~hNtz^Xu(m61;#3S2>6*Vfvr(W;0PjlUML<#)P%gi)LWLuO} zQ)-Dh!oOPS9VsrX!p`ie6Jzz?Siw$+yy9($=g#8SAQsQwKh34go+h;jlm3DiWrDHn zw_*n{F8RWo))1%6Pzz*FxD$CwBqomEidtkS*#S@eS#un052Pzpd6m6uc%;;VN?hqBNV}@Kn7#EQF(YV ze>w1WKY8mFt*XPM^^r94djA7cmCkUFq9t@{q$g~uML1_S`tp&D;&*oC`Q`Zjx&04h zkDU?W1Ebr-Gg4G&Oe>S7Xpe-Xs5qjKxQP*4yfM4T?NhjtvMgX}y{G7?FB(>KSqHe3 zxkEnHZ@8%n&u@EW>;pM`537U?ZW7S0KbCP|m?R~{;CK3(sf;OJ$`t*Qz$*2;5(vvF zcz*@v3fL+*g@Y{osgM#M6&2MVNVeW7LQTg8@YKq@$Zzis11Dz)j@Wdy_sB*)e-4^x zDi6)nI7L|1sd91Y4}0JT^2}&fIFmAe?q$*+^eXnQ@G!`U|=;|^{f3s=84%wQyobs#4^7?{~Kr5CFyZ0?1xYK6N;WN0gka0%t4 zgA)-*Ls<&)ZMHxQjS%*CQSNxiKrMP3Ye<9b_<~q!G+CpBkqOAb0>tumA#19LTAn9)i3vKa$>1pecGvhoV2uDu}HcjwDXfW3mwF%1@FM50KU%z<5m zWjy6X`mO}@RJu^p&ZH!Db{kMPA-eOp__TR@PL%h!_@p@vx`7M1>EFh2NQ<7wXVKf@ z(?#Kesgw53_kFj|FhRR2cnSp{7{+rU0qeQkqTpGqN&QSppZBB7;1ADiSj9}6>N$a& z+}RsfHhqO%ETKFLpTYdyMJtTOkp2LGRH$hzR3-aW!%Bf$jTg9D{I&x4#hBrkHwV8ba!nDxbAwn!AMgs zEU@{k&dm#dzobKq$k6oFK%*uC3r#T#L(>s|Af`yMwkd|a;&Rv@ft@iR$5Go}NPW@n zqffC}M;~VN->Q#5s#?9`mjq5P-Gq7X4*lD?aw5gNM&>T3`DW9Rg>wE7gTRGVg zApc_IFEgw7dX*KHYHLQcn=FS~K3M+;l90xR-W z|6t!X_~hi+9j^Ls;F!+!_TdWX_FTjTc>wKroAawFNM2)}7NBz7?P z4OX;1ONR6Ur;_ku%xGZ5o`|3z>nBnx*T zPc(8QZDUM-g~j}@h_QJQS4?*As?(%cuFJP+e7l@nn&tXPMTqOIUbz-ovo#7|NZl?c z15W3+dbL_+@`s27IV3J9{oP~#5Pd)`e0$&@VoSBf|6K)Tla*yT^UhrFszAP5;|qAN zKlC14GKYV`ad1hp@z;*WAkH^2^#H*u(UY^AgWIzUN)> zz4cf8wY_Q==>yL>vaG4nID>8D481=Xr0`VrfmcLN#+Q(*LY*%hoh@ANBzfv!#VNGX zDe=9GL!z3!AVN`a%y!Q&mt|b_kH7J8LVk{=N5&x94pP%A;yL~DcUB)+cvK@SxkPub zgZ(&kB6=~ynPU+itDshQNm;7nI-1uN-w_cWleTvO0%j@>8v1XM}X5ckN z1usNFkCJS0p|S3$=K07Lw5DkF3&_+5_H)i#Y$Xn|;-UmWFN>(u3 zh1LBzwgy>c)k@_>damy9{D;YZ{;i$Oa^(Dgc}%msL6zpQ*3WOcuiVVbGO4HL3ZJ(z zMius7YMHr^Zm+{iLw)u~_tL{)y)gGDejiA=we$#M>ctbji;5E22(_gWZTmjT)}{NQ z{m4SYU9abz5#F^EON7y#DrGATu|zkgKUJU%1%KWGwEde;QXYX2iwS3=h568&->@eL zI%tKX*MHHxSjk@0)E!1YX@3I?kP$l>Bud2FJ5u>^MkTZYjc}vY?mP9;cIK(d?Tk;{ z$#lEZq~}FjK5?H{jRkJ$dsrHyy!2G$aPB?HF%Il@h_aVWrkxNm$B+tT`=bP=?O`9a zj2StSvr1r7N>_OI_Qz&KH%HWg>&G*Cj^d)DrJk7QG4pEp|HubXmoxVqm8TK*wZIOI z@0sTy+dxWIT?8r*Qu2L>?&XDbmnRu?*?lr_Zgq(Y*b7s^R5Rshg78vX7}h?lgs;h#FhG;96!i=kvA^e- z*+5sxXVk#^8_K_7n+;U!e@0loD2`;3tA714%7}93iingqY+BD5Fi}N->$>$PSB4y8 z^s|AGjR7;Zs8{gXX07d)+v(mn*mn^Q{^;J7<2;o3I`mFuLDd6FJ_9>~_x% zDtU7=VLn-7cOVs*vC>n(Q<4TepPsC>HP~wV7w8kfa$WhXTkOb}56Y&a#^!hBcG%_r z8TW2zh&uwvOtF&nff*LLx%Z1-m}5FgE+zTzsz0{(J#onVMheSM4D96W z(}%?2eAYA_lIuKp!BY7v{)!vm2G20zs$t+{hs+aw!D~aj3Q20d;{O~uF(!K1d)`IH zkQ?44{62)TBE9Sk&Fw3iZ|L0g6fhRec(;)-h}c7IZ{+;Y&X{(hW*Ih#3wFLn_7hFS3eSnM-;q_*PBQlt?c;e z6`X7KsSvAnW1OvO<9v4w?3h98gX}^aq`;M@gI0F5?Q<_4J7Kf)|A_6b1dCYOQcni_ zf3)KwCS&H^-~~%Ti%bn{x5@ZcRmg>0f#tSK5d-Se6_6?D*XIJ`eVeTzZZ>;!(I7mI zgGDsA99KBTWRq3D3mlP!R$NCC__0}+g^%N9N8*IDL%QZMWG~WCOjXFrl?zsi^1GMh z{ng9fd!#p1yCG5V?nO%_V4pXj&i%uZ=i@cP*eVcpD1SVZ{}W*@q$j~EY-jK+x$bgY ztk3j9JMuA?Np&hK+HFIOKkB`E4UMjWTW_E@T2zV)DUk6>_&8zbkR7(#*?5z4HwdTE zg;k@&oaLqwL=qQ0{lnoPCUyjoA@UiuU_gwpy&AVq?9>yV9WuC`*^g**Canx8-b%0| zSM`SvYW@zXMg5Z4X-90u*A#bw{Ka2`<pW8-$ zv1n)|Ysu%MrqTS8_?i7B@pF5UFwpup(PIbJLTayIzYs=4Bh3$ZsSvT6Bs>oJ{ic_b zMlskgM!=~4w+mAg=ON4hapSm)#^Y;9F?mdhlDW?VO)9hiL!4B==$cu0U=i^vHSSteVlBWsT$ufPCx@MBY+joy)4f;y2&ijPbX*2+zRPJrWE0 zRcIg7n{`reQi&sh^S7px^+Ccozfz*&_d?bP0Rx?k*~4?*G+WdbCT%MEK%Vzoo6+`% zxc5b+y*iKUTw`5ptI3IPi3e{+249T&j_dch{gq^wCnjJS_GoxOis*?eksJ04^GeB5 zJQ8r;B35d8Cb5)_{x2R6hi`&-L{z|>$n!=5?~mA<4;S{klin*bcp_AFWRfF6u35*2RrkwA*?A@XB)+7eJ#H?0!Tx*l_j*Ve_baOOvIzA5V3F95| zQ7o;!&nuCm0H`6!@-AmvY^=Fu4Xb}qyv)2PUSV7|M&A?rw)icxUHlvtNqHojI>CGH z_Nb1>Q6FP@mFcrs4&1Oj0J)g4^n^2rx$UtB$F&aQ*_a6=>T{XUxiP9EgrOGBNFzB$ z7=hMEpT*K=lJIE<>9^yBo-UdVN&2S#L|s*EQ@>tM{~PtYW0`bCC)jW@gRyYWW^O?g zNS?&;sNk!BlBQV_%n7D0{iXZF#t?V*#*pUhEm>G=p)q1@*hoHJWIL0ifAtYpume;} z+IQH6>@BO^d&OssDK;76=P6Tw-gv;cm|xL28`cf^443Vj*!N-c?bDA%9voy)1Zv5M zzwJ1)M`8yEt}Oh>Sj5Kd01r(RVjTN0+rlrP+{}2D4CucrMJiacNNT04GtqOWZqctP zwggqd=_iD(N|GNk`BdStb{b#ec3PhT$6v>M42=T=s+rJOvG%Sc+a!x*jWHCudTAa1|-xsE+Sh#Z;3=MwLcAtSInZLH@M zFi$erf@>S2+$TgiJcw<(qBOwWMYV0yIHN1y5+AUe1RY12_@eEsE0|waA(bNYve?f* zH-EF$cpvSJ-~4K96V+(YorQKuyZ~k%RosOjPtUoB!_wFeWHs?cAXc1qmD9KMC&1HY zX7y~==lDcS6cE>+;{Q1C*p0^Cv|7KZl4npf-uZ{`@O-5}hW$_AtKm`3bIfObq-0a2 zI2Tcp*qG!7+eAo5?4;jX1Vl&41}RhU75_}X+C3xp-;L~a`4q~=A)ew&&Wk#O6JCiS zb5s90rnN-Y!$f(i^4+ynIqv&%w}F90#ut>dt(_mgE4FYg$q#{LOJ8{%_=eeK%oO$M zL_WFE4UPX9;ZsiD{q3`_gQYf+*YsHySBs$;%{MH|kV^wGx7ZUkOY(x;)ao}6HHLe! z)_SVNu#A;%W8?fxRr~73Z)1}isfmrctjnG8T z=!J=0$k%r!)VELk5Exgd=wr<8GeFlAK-c6LYG0sbjKqnJY%G?|<&Fh)7Wpjuf;KS* zvE<(NT#Q00t@w6kAH6X28%yvQQcHkh3J$1{pUWc-6^-HB#Ip-fuaI0{*}4#LN*_S9 z+DRbVz6%r$$D$;o(0obho6WxoZsYXvz~qjk6tS*cjIMjk=}rD86Pn!8`jzO@8rVVg zngiCg8Fcsj;qvCUtj+K!Sw;3LpXsjYe;T0(tg$8y2|C4ojUF{S% zrJf<5jv7r*u)6ZzZ>NY7@wnWo+Qh;xs^A^{E0Ad>%bn5e5g+Ds=5Qgp1zHHKORymd z#(uJn-EBVMz9{a=idRKnm;?k?DnCzH&=H2UFa>@cvZewx*FrM9u9UD^-nZ(^0STu zYFv#NBIKTe9GNKmc_95M2E5G|VWnE>?(x@LCmWVY_@a|dk$K62^|Cn@nefJY4wkP$ zJgD6JO?h;)9F~iNc6q7-^64tr^2n~!U`H7eN4f<$Pm0S4wO?Tede^Yp7fZV=)`XW~ ze|#RXG;2{3hmt~?Wof_mFlkRhyOSAK3IBqGyUF`Fu4grQx37N$GGd`wjkuPBxJ!w< zOwDV{)pO4^%F>Eji_2XY=^EVom-Y(CpQ}+LHNKsKJ()qaUgXZkxA#%*Qt5sT_F7J= zrQBPL^71^2^jr_sHVt)9;MxOHIkRvli*NO~Gs~Oki-kQ&gDXOC?zQ$M`~mmc@({#< zPQ)B~*<9RAb^G6Ck3-pGJdA0dn5l=Ig#5^`lZ^HPyGJb)wJO1>FZV6rA%P|{zNL_v zg4k`^W0gQXAZPe=j9_NxF|In+8o{4o*xDZd$2SPo%m`P|zJx5mRj?_zZqd9j3O}?l z(-`3^J4F+tU2E0Cf|eAtk_?O>a|F^v|C&vfZ zHb{_I+rqqxo=<^iUcmoMoMo5Ik~>x*-lVBN&CG&1hn>evYi(P=dw8mca{`;jwuZpV z6?{Hfycpv|VO3i>tUs(1Gs_G%|Be&A+6ZOq`FPg?I{E-Rmo|jjiJ6>Wjr8F;x{w~V z3_DIM?Jd|pj(yBG@ss$a{5$+T{Cpoft0AYSUASzbQj zUPt>`V{ku%m*~#U=0rpSV^o5>M}8M&WLPr9I_0kOu?n!&N408t{>rT+jzeS#TnuK6 zV7bUeqpL$~9jjd+8kzbc@T5axZI{;bhMbe_kMQ^N(Ebj=vL0AC9K>glr-^oZXwJ)- zyOtw!HWS$-o-6VKS@ALOgzD#Eb=7T*eK{|qk!wdRTIc$tFrT7_9k;(@;gfIubQ4PCGH=U+r^jj!>SfnjW2Fpo80~F`c-S^x@E{$cMi6s8gQJfT3fi5 zOVfN>GOcu222glZIJt;uUYPyPV51>BjftcgXmQ%Lhp@gz_R z27aP2zvTh&e}n>^t+)VRb_Ufx-i8$go<1!`Y3nVm?*Uj$?$Kwu2c9&#sg64#6Kq~f zcU=?_A`3t8XE;6w8H9y~Pk!H7f~sXIq=vK8^~fb-5T5LUL?Jwbj7!YzD|!LwI9w1@g@tXI3~EjO{IpJbG1pI_Xdy0XG2&^H#t3#5kz7jjz`GYBs? z@TlM2W|w=gWH(yhAgt~R1H<@Nh81oX(CEk}OVabQB;myd<~09gB||kYP$_==#V8!8 zBLqafJo@53w1ym!kl~P?Da+1ytc#psg77EE63{=SlG222E;<|hHbHo&PC9}tNZgHb zjAHQs;$SK~qHt{Qu@uN8m!!KV2p@I*`)leK7KkuYQ3_v1(l1$p7H)ziNF~z}zh|it z>oUf2>j+k9Z$;^=m;FBvSo-Yw@GAAww`GCw6vOltrfjd8 zLB@W)GSMspK5taYih}*6RX7DEx5#&hZ$Of%ah=|L1w2EMuJjW)W0o6{C#)*^u%y z?6lZ{jf#ARd{kzay>>h26Y|QYWt>PoZTv&wd_H1}nG~P`w%xxY)i?FrI z-r0=m9o7`$Bg<5%FnkH;Ns6piy+gl6^J9e1#q^T=Sq|}e)Ok)HLhvVBF%-8b}) zsy*%-XC77IfBT~`r?rL{gUolp!1z*N!yN-{1T8pSg>31J(N!KJJTPKzW~w!&MBiA% z$m{Q~WZ)On?-fI5ICEx5Eqt(f!>j0H%rHEgy|X9l1$7tQtHm1=s!LuyPHH`~IiV@| zhOvUJ{|fTHB%7h-BMK3=+m&OyVLy?F={k~!Rl@5XSOurE*|fUT5#~`}*dKyNb1+Zt`43BFBQV zS0l^XlrQ|JGvCdoVEyq%8jQlPTGsjq+3?Ftk3jx13F(&#eYBQ2<;shuO{V4`qAO2e zfh;3kj*tl{zyz8$B|sN7@b?Ojbec9fp#3~=GD>?_k}&_0(dVKa(Lk(+dO`=87(qEW zj#kx-YN(gUa%2p6+tQ4y$SX@IYPFQ0R zRjjJmvAEu1>E$Z!lSXB%Pz~g?9%!NaF~=C6@;Ai2K^fubEhh+UCt*})dCidbcZ!Sc z_X}s*%b-oK)l-dXlx0PlFky;_8PL%`f<_i`k?J0b zndeESy-}7)_*7^h(yqb?Yfe(nx#X7K^Y;DXVnn@j>8PuoLDrHx_sqXpV8(s+ZvVU+ zq^}r+=epkOf6$C^gz@|{Jdus~mG|J&1&Q&ew8YF90~NHO(!9v4}>(pgwx=KbUy$u30o)$_peRa1S(0|9x>OuT6fR%jaeAD}cn z|B2rc4TK)-eObWh=!DKzj$b6TafsB$!FI|MG;fTya`4Qcf7fwllG0~q4lt<$+nMi} z9Sl1O(jsEs?>1-OW=bNo948#PRn)8k0~;~1)045M8#koJEUPoq^ZR~?gsO&Jz?5q?&|ZBZVMM*i9smhsKumBw!aYovIiJou+BijT2Vg@3ddw_F5X z%)rM3$2?D1*}?iW!o342wwc1__5+x)jA1x1MvAX63cu|%Z2|8-X00@59l(1XQJaiH z+oi;>O|bei$R*ZfHMw<=b*XpDJC%RP#QaDB$BHnFQKDVW+xZ>ho&#h_`PrrA(DlO6 zUleJo6dWB2M7}?UOx`D%%Yg%sBOXCNW9PyiGp*H(wI+DHx0Ojrg%r(1Jn-Z1y^v29 zdecjO{c5aDE64_4%CUec^?U&5 zs8miE+YMc4M{Pc2ib0WummK30eT9A6ZWLsf_QEEm=d;nKPiDRjwqMvEg+F!3eJY_2 zF?cFrdCLb+r?{^KmX09m=84|{dk1U(B;x;|J~zQiz6bX5OuRSF?8_E@*@n`D|7oRm zmd*+vf)6NMnA1h=#CgcVS;&93kPw3My6^l41Nl^v@jL%-0u+052L;cZwzX`hSm9*~ zzUJ6C-ichn7~R#dG}y!WHEuRl3nsljb1G1ldVZWqFMI(zh($P$6#(lSG@|noyHEyZ zCUMgp?Bxha#pU*dbBqC=R2^*o4uhcWWT&pc_~|pN9E3Ov+9IX1Uz8V*QBC|xq`B#Y`#Xd86ie|}BoC!ztpcj=@QnH#8vo(K7PMukFkY(9 z-N0ngIu<2eS14WQ1XD7V_;X-DQnFyLvW5$5rF*y*73lzwD_}G2qUTJ5hD2zS1njVC z1^5zMX=D((b0lk~u(kD(6Xbj11lyqb1X-mDu=NOW&#iKWxF5I}JH!=HI;HuR? zY=u@MQ-p8yJGW21kKX(Ra5|}kwJnMp*3#gLv1pLl2bLN$N&c(@y^O1(fz%3?L2{f* zxbJq0Z+9zQW$vdX6e*!Y!DZXqBKrY3ZCJ#MRhcV+_6zzNByT+Rs~P*Y5q(=~6y!3j zY(?0;jjM^dMosL5pNbFK)slYwsW{ypixJ5UL&vti4=c@y$AbDb>9(dVxzbbb=!i3c zkq1MkaJY*x5ep4?*o3<=CSk|Ldc$H>I|7!l)$3NHJqt+F&@3NOG($;LpYH6NHm3rY-B5Oq*6W!N!JXt$r1I5Nt*V zp#^Tv$pz;*_5;~CVakvS`9f)*E|hEkKgQlYAgVI|A3tZ#+!#OxK?S_c1(1vA0BWdR zhCz?FO3d0wZ5zef883mC3d?d3OVln1W?Zx^+7>m7fvnip;8SheXWMOOytG_IPvWMl zTc0xyItLKu_j;efYCoUP_xt<)F>`LudCqg5^E~h8eSN*pgeX%s-gh+{hb*F5G?E5$ z_>XL{tue-tsQ>0!8edW3v@Vj}_2QT3XggBe*rhO9kacbTd8*5R2!%P8U?3{E3Ez-o z!P(xW@iwnh$QaekUSKFfr$}4Q2oEiDq?po4(UQ@p39+r+Qs=B@IK&BjkXgfMPAkxR zi-GR}{%~)k7}FU-p8C4{rN%lnS%PHB0M6|u=!XvfDM<(|e)0?$9VbQ5LEY~}@LUU>3%cDV^wqmui zif?V-1Zox2Yh4`j?$%{d9_X;jXlO_y#W|40UC>~>vOQ#VCQIw)tPpjXEmI^LC{m0> zH9fnX=uwzh5wy;|#}nG$9sJ(EIZ(=5`S1P3fzr8Q-q88yg4$mDQl{6QUv0bX>@(o> zb;un=yrNp>6**5QX0{R-Qm3)D=JJ{19iVN|;)rupR_i?uzAwEcL_xAZL6~mx6w!;G z&QRMHVZ8izny0`@5H8ktM}hke)oJdYkGT=rkAwz|G(VBz$&OGRRdOA_q=(VsH{Cze z!%on-aPgV$u$slal^gRj!}k_oEx8!DDTUP@MQ_KTr5bOgG|JVESgsuM`qk2U!f5^F zF|a>JdgwXO0YG}!V0EOq?pk__hXERxFDFb_6*S2!H6#&=PM;6T#hCKoGf>}m8dBkW zJ{JkubNq1h% zFP;)RpASQ{a(GRw_&sD%;?yI~kf%bpxcj^;|5hx3zcXV}m}A8U!51vR3Zps;3Sz)Y zkd-ROFet>=28pKhU}f(GZetk`|0o_H72{{=Ag#g^#U6N16TR8hLA9rfgL0(9(~eI- zkLlcE|CQ;ZhgOt&jBw%h)a>OTwxIJs@B0TvHJ?ML)#4a?{;I$ROI5m zu-Zai2M_)ZL^1ixYt`!0x>~#=^8Utvnrd&74h^j|kQ{{wPpnPbIHpQhM{#jl#3BKc zlvjADrx*d)XJVT~UuleJk*#wR#I$qOkiBEX2q4=3#RY$z3XJr|7VzYMl>XH?-b?Fr z0_Fs*oHXtabX8-N_A=iG9=KVI`S1t%Jjzxq7B@p%d#l`^yT1l4wt^b|hdkRR19fkj zC2TgEKB;{vf0pd7VfC<6{GOl4j}deRW+2RpdiAR;YOJV+ww}OqLFxqyawG5Gz?yz1 zIrKXauSq&r-E9}v?VWq^)Pww6{0hE@rx}{4kThuW z5Equv5eF%jG5P})HxcWCZ@&jP;Stc`x2f@b!&rB`lSu`l4YVwzqe_)!CBzxy-9J66 zhW(pbj_5gfJ+nIKTiY>m8!>XhM`$sMBkQ0|>5F|7-{J-#U?ru83^ zrPuu%7xDdm;RX+?KuEF2W%+iFc+a_Tq;9|tXE+*BA*j4gWi^LpF#W>&9P2V-lL%hvHkcN5? zlL@4I#C~1LCL1jx7i3yNGTmwEe)bOWy>p>hA#m~rv!ksE@?No~VxpURV=6x$6wUz| zTO;ekMtW+%-8|#2!FVimhv@I8H#;y3m%m&FO9Rc<1o3a(%G(T6FL=A*G<9X}tI#iYKx44D*R{zP*dc}Lt-MKoFb0gXzn{IOXZ;rA zRjaxKcoE0Xg8wT9=JdQ|NZw4;B*@k@ViUwo5;MsxM^%SoOpb1!C9f@GM3bb4X5((? zgcVcBl9&q3OZ8dR6jl3T@vFRMD|?28*D!hhgO~R*!h^iV#0X&~Z5{Z>D&*~hyxR^; z^i-fOv}65ORxO7-cUKoPb(BXnh4m<=gnO%{35IIqT_<@LT$oHdCW?Cw-r64uyz&S6 z>?`7NZ({`BxN@TxmLwIgY3K>4hBOV}so>|(69^7!8om!y^xH9}q4xu?mVE9YY9`IC z8NM_xVPAFqz9%jG_km~o4J{g=>(PBZgIIe^k-jA6B`IJ35C2M^>ABERBKWmCwMLgTZz+Z7cv<@|z z$kVu+`QHDoA3F7=KXV9idB<>`?!a|@Cgz0&U;5V3-i||V)^zJQ1}kwKcmgd(E@#vn zVZlet?;;tgN}yWO*WA)?j)WJ|z5fsE&8UVL(LHoa)0zi;T!AIseFC^SdGJs=hAr)5 z%|jp35%G@4kf$Tz1+s>v@Ch$Oi(ID({Y@y8D)BY&*5P7f2Wdgrk+gzr=2*vO@*47Y-~V5MyFueKaWoq|bW^8=Uoz|s7SfC;H-JMt zw5PF-*X&onrj)fPy@(rK+gS^Jc5E%>a18fFXx{QgXybqZoXe{qo8H&!aDQI105k0c z_{BtvH^G;XJg^XY&8=q>Ag_}gnAwp;yrHoTV<7)x`- zCE%ta#gXR>nE5Q$gYv#GLH!1KH_`QxVkTBdF>qAUyx#0+c0=Mvf75e-jX!oNqz473 zfKH1wVJ>o^uW&bNr0j&h0%mA}SSE$$@SX{5I%xDf4g4i#{i+LGx>W=2FB);6jJa?X zkm1A$?LBKqYxGB#u#Qa`*>TthOrrD=?TpEYmEJ8m>}of1SZ3=o%WMH}t*sEgrs7We zR=OH#8ttG}Iodsc=={%ECf=|3dWH60dQcX)WF_f3NMGSCl8u z_*fNma!Cq-+RrA1>f^kjH=6~|fEwv~D}ZH=~dEbQo_A+D9Y^Qvs4I}6v;x2)Py*_O}suMj5;r8uWU24Z3PYH(Z) z93A+LY%j?KvduFNEWG^X(Vn`f*&23+ z^wi)Js}#Ubq%6zYn>OJcUpU58O#3rfMPraJ0-8Q>In@}`wx2Yau#gxDY4Y?yn(z%c z=dY$^H`i}5e^R(529h-QiRn37AJh%1%AP=*OvltmpsOTWv>!Tr$U5pN#ARrV2JswZ z_FMXQ15XMbv4` zwF{-^FOL*8U_EBy_c#1<*#drp1Ae=T4dwzdq5~46Y{A_DT;xYEBS-4Yo8$RaoAa?6 zU-VzQK2I!HMC-oWY6CNe#NU-c{M!cA%R z8vecSj!WNITNxm4SNbvOu|pHQ;4YSq^Lz-dkFri` zVfQeL!EX9DoMSD>|5ZxrwCQ;s=fw53tn+BTNu;O(4?jK}kO z?N0$0(ENMN{jCwc4G|H(EfEv@U%ZK4vlPJdKlJ^;HMbRr>FwRvhTa-jw~j~5x8C|) z-$;e|7jGUh{O0ISi`w_;e|z_*`t*oydzn@G?!vb$?t{kLH-w|bICA#UH&FYQ;dlds zRv3B$kI4P=zrDEzGO}4r!n;4}G3}=QDS{UtjR&h(>pD`7y7W|s0(D_*Dn_@mzBrD> zw}o|%b2Zg9eIB>LQ9vebY#Dx}EGv z=~&s(7p%(nqC$1_d%tk~vRmi7hfy8YW307Gn;f}(C*HF+@Y{Z_4t_MuDXC4rxc6yj zs`~w#M5;rDOyQg?H!(sfOX_D~E z>rp>lUnXByn8-5w^Zm*W3sL=Cv$&>K3oL*Y;CAO;$6FbI=9@MXdI+`2ESCUozzL#z zKzXINF|rL2ri=dH`kBc~AZan__j*F}dYgzazAnR-w}f5F)1 zQ$QXgUCRW|C}l&F_=gHI> z`ED#LptaN^+xa1+arSGNOREFAc0245P!BG5%}W=+)x`1(rN$7oI^ zl`4HJICT|kNZ_@;F|5{HEyWa9OR@Iv{b!Nkpv*>oVrHZ+&?HA-mDu5m#DAA79QTHm zs(a5uXT4*aRpe05?HnSjeG^%ONmX?rus-N?g!y7MIs9kv%DE7@FNpODtHqBloo_yn zhJP=qA@jTl8oYh3DkApBkXQl8}dTuxi6GM z2J~t{L%wrd2&jT7ZiizgA8mS2oN@jj_!ke8?&!pPs&@4G{WsLrG*U>sM*dgxZ5QQhe|4xyGbyfoBA2LiWX5HGOl#v>QF5Ht#7w?w~o0 z6D#SviU-95=je;L!2jyaW_uh~yV2fA?4|E+*Ju#yXBMjGH-2i3 zQf^J$&Cva<2kWF4sK0!dV~de2`f9|Ybq`<7^d<^E)tECs^^%!-QqxX;dxYv4LYJE$ z{PI1vU2B9F&cDCK+8fkLYR|jv8X*qo%J5S%6pTEh9(KHei28Uj<7OD>T@6}ba9Gj{aSq<&mW6yoD<`@*4&DmCMbF3??GKSI z=t1!h=Te#rov^_pUX}q`C8&wT?D+few;F##hx(cw4`Eii*Rk-vVNx;jjo_^W4qD$3 zD!6NaH7Eova14ox+}w#+;^Pr~eDhxEU1UMsE8UiPwZ$u0mmF(}ym!9yTf_=g&*M_U zIwGNMu_C(q3(3l|0#|-@yNb^)vOBBiF)2Q;-Klr8i`R;L!Z();OwI*IsDcP*$S|$8Su6Z?l5ABG<%o* zhk84t{LGl%ZHvj;&uV+U>$S?;n2bwajnD%xEY+f7=W^V!TC1GFAomc(U@@)Kc0xjL zE7I}o+T3evxf)xnw`@)Q^_op_=~3-kc%?*~S=OR7D$M`ocZo`)fRYOHiOYKHfBAn6 z^e^z3R;G<~1;s$3-lpu_mGDN52%uJWGbnj^Zkf?5Rp@; z4ga5m_cmm5kap8@!regMhVPLMUZgkAvGDd!$)u~W3}lk$K1DQ75|>oxoIov@LoSwe zYwaW9HM=7-#vb~X;$p19z+oj^#TVf#ap$1~cbD^&WNnl!&a=U9Y4iAb$Q?cxwqq+i zI`3WJ*&XIkR4$PWdW^Ja#^~K1DJZYLsK|HDU&z95jcFTMR56dOQy|kH)0Wb#sI7Fo zB`Mm7`bT?en}7#;I8-iD9EZ4Nxm3%DmL|;627Wtqp^DmBZZ>;@JG$JreKc&$qY=wV z8SPG-!gII+=M;Gy(~76`7{F=t25$6e1*%`=Npc%7PkRGD^v%M|C#2S3U|TR#Ff6*V zn~<+fcE)^lyV-FJ*r2J1FQ%S}1y=m$_~+`5t~`x-QLqNunBdjjF~~&B^#)hcSGU?Y zaP+n-UImj*Gsd-aac|qwn7pgo@jf-z18?4(jvQ-D#-F{ERp61iv*-LLw$oZ+yEla5 ztC?1VhGA&@=E#`&giUJ5XEGAKZAF&?PYtr50Lfy;IT}yO>tuOI6kk3|M|*)7oCte% zsBIc?DI#ZfNKfXEMFdlsWH1Ot^sO%iCY+#ez0XpN`N5=Tcv3LSez?XYeISio8Jct7 zU$e?j8P~2%QF%i9quVtpDzEMiwJ(NS9v_x|r9E_Bhcc{315Zj07-4fVi%%eO6r-xx zit+YF@rerQUBe;dZ=2=ju*PqmR)skd-jXOLzfL&>&;sB-c`&06N^yG3AC^hk;L*8X zkSg-S@Sl{q4`^&m`fofhqeV&Lsq?wat|r!ZujcMdHe(+&?eM0$?xz7^s zc^=pZp?MgM(V;LUi*vh2x%W#WGsD1D=`(4yNETV))MZCqBKEdC2< zaqVbTt+5tI{}?{%EFW8bzz8V}+(ok3Ied26uCcpb|LN@C;5k9xFHt;HTYS9IsN|n7 zQah5wQJ{8K#!~+6&{ppRBP3pAB_OZK+c=s^jWSXY^ zP1Ltw4|~rCD@ilyQ#Y<1ZUAzV26I zl(fMwhk-lbhsZ}f8`@=MrrMX!?wi4;?`rz6X&jA$^c=4V-1uKG@ARO!uLAwJvMHF( zdGz?633-)G^o19mMG08{YOSQ3t85}o<#B0*F_w>Gj98pxKGyo^Eady@MV-z5XE6s{I{@^;X2ZWV6X|*M zt!9l$;$WBU+In?phF=$n{E)9jr$pe;+uY=`DuH9UhuHL1L2don-3s5K*-q!AAXe+55i-ZJM}8}drs=}BmxbL~Cs&GhK7SC74Eo;lZ!Vr#+n zP*$Qa=h{a&O2yIdu}#9(ofVI>=W#SazUy1;#p8Sjwxh5;l@*5T|HRP<9Q_Mh9kxB# zs$md@?FmHysb)p zk1di{duFO|fTEdvXRNHn{ZdV=}buu^BFLNohpJLeGc{ zt7t7S!fdW_hgRk}vF4qF^6Y`=D`#?`pei-HqJKf2c7f5_#)xe=v3!WJAUOV#Zguno9MaF#0_61HZv zi9y%18P;ps(id^A&oxn?we2Op6@06UDO;eBx7!z7^dG!t0B(p5J`8O)Goc{}W@p<4 zXeGvFx&Rn;AOj_HuH(X2-^Quskj{8sH{x=1hQ+@sx(FI=aNBm zRc7!!^sGJNW9YMj%w+tp$TR~}MsHF!d>04?RR<%cr@*?`50nKaWsxTnUNqkY{6TZM zfgc+V8szyNSzzc{bA|5%SNiWj>#=^%0N2;sSeR{Rl4fGgO~~xK^imU>F{PcfNfVYp zLV+IGU>fg^0WCh+arIIG^L5Ix1MqPes5i}?X@Q_*1lq8PqR`H{SFTfZ79k$$@ z%u|=B{gLn(j8y6H&#E-!J*ZORf3%7`3CF3BuX0!qeC$`{%yIleyi%MqTl@m}Wz)U; zBrT%qGQE0?k973(r9iJl|7_pS6l3M!&-;!2M4b|Wt^0wr8E7R!5#BnJ5IleMPX})# z6s1Ccs$24-|7r2oUBpdk#G}8LXX3nCzN`oc)_aJafpS+wHB%nJB=KoPskXbx|2q0i z;rclBh|@hqwa&ea;!LOWBv2%~ob8~(4#j?6*`|~vraZC(>k9}bl|*vl`+&kn_Ucww6nel z<)8ZVCGog6btf|F02$MN%{9@>t?$PBQ^F?)0PUM~N;~l&8LE z{Bw$o7h6@}%HT!qt}j{+&kL^GTvW$ceP6p6BiEoa_4sF9!!wQXrJ(u6Q$g*^4JReT z1`RU2pO7L9q^Tp^V4xZqmH}bdw0@*_WUp)S32B5u>#@Pd?HKkfrcS%Tl(6y+!8Cj( zM^I(3Uae6paM+d`m4Y&Z`12hbVvXNw;!8)JS+!oT9(npg(O%~+yo=ZQ4c_IX(}Qob z1YTYj9O!bUnX8)x)5lL@;$b03|_!aOm<2jG`AaX*b> zt(Xurtf!1o8JwuVjhxNwhCGZYJe9w>mDI&6) z-dMdP!BJmy66Xlp3uRP4`i&wyduis$*`^c>>)#{J}nud&7!J1f1!cTUyvwP zoX2d)0}^8UqlPaTzzf@%PxBN7q-+TN~2QpfyQi25Jokvib|Rawet{BMExZ81Mij%_oWp zc+Pv^_U`Oh+}mDgWxfD=FlsBwo20V|@nn=~ zMdcu#%q-fw8yu2<<#jc*A8&?GgV@}wBUl$C&t!2-J5j?-nFG5lb7SD!?8FD9O4Q1K z4AH-(pEV-tSRe9XC%?r+(Qgs_pEXO-hEcFOy^CD4+lxl7+3kKJb>vy(y2_8^V+8i_P+;$n19SESyxfmq zjpEN?1`vl~p;aiBp;d@Qj*FO|o}reX@cHl))Nicl->n0Ya-?>t!57cGg=SrWzVCLGUp)q4?r7Fs9pPD zmDfU#NAu*X4(g|&zzgW@MDdLLO$ye~`lJ@mwi13Iw_eG2YBqynk5zAwDRzZSvAr_I z?gW)9&^(G2sD@buf5mbO^n6b=OCKaxHraqyUXMMZ#7)x2Gt6R}jKuR6?XT}d++88+ z9F0}2%UJ-gVX7lau7gEHx;UC@YnHB|rWhS3Mj?CLU5XfRBIWRs!F8$^5o}cAR_V|D zs*yOJ@wuOiQKmr(aj!O9@*lXy-ti^S-3FcjrobIqj}GT5uZ3#=F!`jW7n1hJa(mm* z-j9=WPFRkIRxA$apgPk9e`J7YC`l0VnqpLdUQ>Pt&}2P})gTv|RwI5`Tl97AN||Qg z)~5jdA*#(7naV_QZ8z!wE)9@N1JU{p7UUi6(c8Nf#Z_@VlVMiD?Dvzw^~9SRI=aF`c%iJIbr#PHcgEqL?j_BN7Q9MNz!+pcNiTsfIyc@+s5YL0 zYPYkzQToE#D1BzX+nQRw!5Wd*D1B)^j6GxCuBLeCQU9V31Cjt?8W2)5^2+1)bDe=9 zp(Rvj{BWHma-E-|&OiL3&bFWGOm$OTSAMFC^j@L%d510!*F}D^j*(v#xZK;fY$RQ- z;qmhO%cqtcR@&0-0LHl?Dy%A=wh!SG+9#C-o3l7TzqCIrJC{{qBK zDiGa}EY3Mc_mCzcN&NN=dCZ-FOu!Tm|I5BH^MIydXA*&ZTH)e>eYYW!e{sWQctBbB z3;w9s)lDr(>z zGMiT(Wst#|!8rM`11QQVGd*Ol4hGyo7uHVNHwjNPPkC~{G0Rcor~o%}S&TBVh^f*t z7yK7`pO?nC8pdgSpTR5kyTE42%Eux8eh$;%-n4~ciZb!!hdV>t)-GhB#_B(sAr3iG z=8#8$Lr&pkiy`vDNsD2rfe%mwuyqpbF8Hcjb$fvU*e)4XGE-)FMvK;M{-%kZdf$Tz zicx0!9z7wRh~q^d1&hcpT((oDydnD^XfPf9oEN%y9(bE|k-YYyIQKsS zf9z+>=}U4zQxQ32;P@9`sdR&~-*-l0RzA=)!}*>~*SS|J&c6d5m@ZQ(Y~M=XH*5?a zEg(u-abFYsy;#OsVT@TGF~ z1zwa+OK)eY_}X&YwGo@xS(V6$um-s!tkQ;CspKMns%qx z;9T7M%mzdf574#R^4uGXme$&o9dzFhxNo4pt*IRAGu^k|ph(knkj3RO1Dz?8egl4y zF=rRwy3S^mq0~g7_VFVL%CxAC;cKt~ZkN{SQ3~6~ETQdhEa3uL0XzUIr4lT1EmZqD z13mpJp8kh^)@*Ulmah;_+2e*tA*Wa)KT|$yWX-5~xW>n6n|bgt2^>r4JxwiLkH=8H z4CHB6m}20)T5^uc;0^La+uzU@o_+tV7PND{C1l57oMyzXs(6DFC09aT?X*0W0?t9U zF*%0<=Yv0AEA6zbyj3oJxZH4C7_GYs{YC5i+nI5XV@-#&`F1pTi_}cdeePxBSm-a5 zLby9YGuabf#^SqAHtfakvzBIG@UB>|5_&QhVfb=D8FbbajeU-TH^FIO^K-onJV+vj zJxF5s@G{$TYupU_@Y>2+@c8$))0#(Xiyo^A%ji$&dHsoiY=f(UFDL_FkvCn*;*;kU zDOUdh=n|8~5pouQ{VoIE{!3`V)qLmUr=@ipnKY}o$2Imj@<`n2LQZmc)*>25ln`P2 z99r{sX7`qR+$foK3f8c(&gHhFw!gG$lb9qmBpS*GsZIK1%V<%rmMzIorURL{*HQ&v zORjnL(|-5tt!6jS3gMUL?*ABi@eNt<%!JNsW0o1UYE^M!Sw}(3M_AM9-Lr-0g>`p6I~^gy-+Q7__!jP1^SxtSSKiYLa{NO zXZD7PzV7MJj5B89sk{ZdkYDTR7Twcp+`6sHaPNF}w)pF_lv!myD`W0hXN#-f2=P-K zGzm;A6AUt&fN)3=Ey>~} zQl4~6FjOkvOIYq|%S)2R@^G^8zy$MTnAfOzvTvXHTNuo+>{La?x!!^hjFQAGOG93dhTmdUl% z``8h=R~hzJOtiv8Er4$<@*!ySBgJnarK7Z7VPcW->2GHl!&b;)dCy@y=N<)?KpMw5 zjpN@MKNJuK>$eo*E9T_i)1vfcFo-dOwDO_217~(fGxKvm$MT*d-P;)c6L+PNaVCn3 zJIK2A_6!3siW9~89i!aVE6CL*81Qd!RyJi~Etjm&r@SuVsb#N_r#?_xot4lKWOi7Y zLpv$L7uu1H!GI@7)&(||amK;k5)2f!aqsSpLf~82gBaAhdm~x3F8J?Y#J@9S{dkUfpC|oo)2%)_zV6&iw3uHTFPYNJ<%HcK5FKeJlOS={3&;tb5YAk z;8ib=FK}qx7Xxnx*%=YjL06Ne@a8qI+kB@EIWGokf{eL-rQLB6QT2?u&|WO#l}&)} z0`ve?do+9CA@JB4_$LQrrdY3Cbggx~4qqz4mBMcX?vW5EL@Y1GhIYA}4wWy0iI@p` zkafYo`NmO4TV9#Xiadi3$00lLAA)u}`D?YgQu((WLg1mBg^mcrSZ6_=u<|0j#14UT zBY*jN$D~ys^G9F-n;^s@PE8x_mEtOD=C&cSs^0lm=K|-s_>LvV?T9L?ycn1fjJU1X z&eYPqRW9Qi73CJrG_IoTdMh1Tr)%!nQ_uz2%`4Ha><6&6!IvHWf6sY(9R9d!ey(72 zn%C6WW}p0x1AYnv>{Ei{_s;DY-(wO!1=jv;{8UI?anLzLL}HKvt?D;eQ7zQ^%Hd{=yr{l-{k%17R@z?GcjF`-qpwy9qFGJhIk>mIY8Ld4FS zPScu*y6Sni@rX^rx2+rgwjU0$w?)h_uX)4PD}UAZhG6B-s9%Zo7US{85WHEEQZT-U zUQs4pzobg?Us5FbE~%6L>k^mr!zHG*8skPhzN;|`*(k{mw2_UX84Aia9tYBD?L0maw9u3s?s1h6Uqed*kXop{E6!;NB zFAoNO2r7AN3vr>q8!&z6KN$GY4!VPSSY`+`@~xV3)bqoq0caIQ;VuR8e?;(9m(QU^ zZ1`V;YCa#5I`WuTg9itWgc|Rc!hh#43BZOb=dm6-p+PGYN9ZnK$7XVPT8ASTct3ax zw|K+}R;>AybblViA8H_%5+?dMaP9`zcm7EME+wg*@(d`^!n*^AZm`3y!DQkoz8iXY zkueo2pyZO}h;Yph2O+5;V=~RLeE5TcZ$WH=jW^mskC18oKf!B~c1}FL$ni!aFtUMj z&VkbJvA^k9gjg5m+HP0&ngqvQAU`k$!M;O?bB;Ko7XKk7G_c5)b{YN#W+9<^)Zq;A zPhA|}*z%@hR0EqD*BXyp0-B>4qV^nP9&u#6#OZ5SMB7*oJ01F>>~ZP6h__Sm2@T^8 zk3GVQF+)sBmq!I()?>^;8`qI!CvN^8fu1rMvB@^?F=;cS;%5v$YcHO~q)hex_osQG zas2sdNF@4bBiJ zBewO5&;jd%qiUP^Q6R6W;YXt^eL+%X)=1Y4I`{IXN2?w=?5NHVbzQ7XCr`PYM;>Y5 zvNFUIo%H;#T{Vcp9ctR(KG^p=ce+AsL zNxWjxOP5{BJn#r#>FA!nO4>t{#k)IQC^^@Qcv3YX-Iy_VnEg@WvVmV7EgcB+MF11W z2t*Bv?`8Hyi5mxUakLaiQHZe4em{5k?&jU!L$e9qE%Rdu0rihV>F`_9i0AsE#5IFk;2A@8l3r!9_)=&38sPFdQ8rO6-r1K8 zM2-SylsKoKG*d;Qj*(=Z8k#DK*O@mDEAi|#BXEaC{ID+*lppOKWK+&drz=K#S|mol z1uycVcR7^S!5~0~RLv9>*(=d+mkD1O-GYSj!JE z7Xz32zmVRxe<2;f?~onVAINMM184i^;=92^1axaMG<+8Wr~1Q^#>{8Ll0nKHT5b6P zb|S>HFmF27(3rZZZDHy_-^}Kf$USai8@}`3;a9?9&dK{@VC7&BE5YO2k^fNx2}FxE zf9M2i0d8$|v5IfMbon^PVElqEFprSto$-C4`b*PTuX-}u@#aL-jg{wuf0<7~#}jTH z-{P&vmhNvRHJ0VJ5=w zdh{al?4sEJc%Jo*VBCE=gS!t_g9_GXVy0!X6^gw;r&;iw-*%l9xA!X$qX$F^9M8J0 zG=TbuTXD|f*1!s?#B9}Dzw>7tSIU0K^q%$u<;?T=RpSTFTViKNAj5LB#HQ=qRkj-* zLrGkM{zSO2Xu=|^@e0Q-*K$`Fg;i^~!ZG^11zIN6=PjNGepzD2j`Rhy`cD?mQ!KjQ zq!?hJzh_z-zlSYwe(}5&mrx$>6AXw!4hUppA2PeGj<`5IG(DjoT{XIc0U>C07;s*T z^K4GEyUp*~6b`>(gJ`wt?Zxxv17QjlcF~m!ELqWN)8!%0InFBtu7u5Qi;MOJGyBjA znjIrR2V$|JF~-UG;_n8zDVy8RUsj6>U37ek!-<(e+z$LXCyf#u!^eLNvPml7_=T>1 zimOv$wZ1%j{2{I~laTG`S`gk@i#*nAL)b3xFyNHR@Mh{6F2ocj>*;uZFj|<1_+;{7 zS6Vne27P2LVMU8#WHgt>3@9wDWs&CEX|`_J1h$e%zl@lR+qptJI5$pv^>ZzBmt4Kw zVAmU|HhVC_DA;Llc@P>uY!?N!md6?9s%q4u@^Kzy7p;Z4`lb4vm8=2d5*!icD(FNY zPl=w-4yq7i`7CT4Q-aTfBMb)8f~u9YO%6UUZ%skfs-+m;LFDRE8bP-z=&Ct5#lcoQ z*}_30uzJD;)({Lt;@KF3*wY5%ENsOLfk{3FY-%Qn?id;>kd)idvKVdlYseQ>hM(Gf zKSn0L|IijksZ0sg!7!9)w}VT`=z%OA3|trrU&tU@t#bGtI@dm=!8yZE=YTsg`Gki} z{u82Chst`vlm81podZ~b4#icQ!g73j96Z8H>TO|Nxg~pS>a(RKzey4&DZmHgIL-ilEp=y@({x9ytO0(nnb zta~F8qp2F)FtFmWCd6Y*Z69JX9`FPwFZB?L9&~0y6^I#C@?~@83$YS=S1^5|w*)8| zjA@KewjxSEwhzjbq0{w;^)J5C6EPaR@xm)%VQOrTl`M~cKJHbCZ7ZC6rJKv5k$mxF zq7Wy=nj9RlRS;J#%eWSjDybBRlg-4%!r*WhFnv z{cwry2nO~9^?0Xy=KiC5#oP~MeQnP1QT#}(nA(zAEjw%`@4}MWgiz+ioD(~2#;!%^ ziFjn;K}NA4hbR`>a|FxXdFa(Z*9c*I$;E_y1J{7#r=N3rSR%-QUMu8J$f48^-6U;? z*5;9SD}C#<_e?!2|o{&S2lo9|gwzv`}A$MAy)GiwkZrZJo4QlI) z11}F+jY1*q?HY_V8dlTZj={T)g1onF(Cjcgx_oVoI_yk=T>i9s)lous* zHN1o?UR07tu{jLqNGM5YS&qyL>>>^n_a^2Y*$5+f3w*gN(4rB@8LVwaHo#_@xuXZO z9TCYIUOm96@tuT-X&(SvguD#MhJt)#h`XVfiA!TOi(2)MZzwGUk<=K!$a%cc`w;Rn3h@?9#M%ZCYe&q|7_Da=i)xIq#4a zfo#mh$M?i_mtZBu)ux+eYZkeCwtNX5`bj3HUws4KCr?h#ixh@3)E;fS_1a+eV1~AJ zJg*c$*`Wslorfo5@d@p5isa}BQi;!o=ZY3}NAf9n_h4Y}P2?_cKLq-UHryobV=(Z{ zO=c}KppvykQeLR!n9zA6dAT5yBP4CwK6VotuZkDkOk$XvIVlMHvfe$*1bWu(XlXeR_+PV)I2mfM?Iwdf3obr%H2Y?ObepBYzSiEn_7hO-+i|z) zf83KI-=iMB$9VHsxF==hRY>C$O)BNZ@}m|iCykUiATY7o#aH5EerMJ8b5bO)x%&5~ z7^4DtupfcUwGGkt!oVX}3bfN72=lPF>rQXe$6X1Fif#QN{!dp`D&M7$Tp!AT#kBq% z^Iv})tM&lrSg|%%R4BEcIcrr5?wdyM_B!k=&@1D+Q=HWe%mF<(Q)FKoU>pX#3-Leb z^;W%1&nfHFXhh&qR`Y6LvjveI=5ve>4p<>ItO_xUAK=~J9w?PFg|WyKrijY%T)9N+ z;53hw2YMx1Uq8@+uLJ$w)v|CE_&B1t4gB6Ff$MN9AFq?C5w9UlX%j`D$=RcjL3=1Q$evve?%EP4E zkvrwr9>$>u5;j|*7DD_EKfu<(7FWeor=aF!$O3E)=cuvix|llPmO#Q4FEMTg`~dV+ z({cpjL$(gNfTu!x>xM|r+3jWO*mRQ@z7+kO!|x{i?qGl!n2G2r+FLzTDsQj$W7IdQ z5mUJUXB!4nTG-n-g!<{O zlhhCXK_=0K*u(SE)MXpf zW-Msz&H)8bl50yeb?O>APv@Q;_yHr!x8lkQo%PE7Y<4^{b1;TjP%P3mAQlsOWY$8n z`}5K20Z1L-qM)AvKbpeF4)>#ok$A8%G!_~0ii=5O#7iz%3ZOe*EIyVOV^^bf6VN(} zrdHQobuTMXz+a3-9HSyli#(Pl2YJOR~ICUi?Ps}woOATyc zW=d=;hd9@0)avh}S{q%=q@(bNj$<8scmZjyfJMenC{c?GRIt-{v>7_j{ETo<7mHTVXihq zYdT37C9xBsTiP28Jk-b5FtvNMpRZsM-@SlY+RyrEk4+8pC{jmwcD0Z%beMfoSayQd~2*?@8m3MNiq7!n-jld!$d$_Gr&`8NDxD$meP1mk#KBoQ}LSGWih# z;q!IO^>vZ{pVrbhZ0EX2>iCP7t)X?}#Q_H6^H!uJwbc#um+;Eys@Vr`N1Qf|n5Rma zDU7(elt$@>QU=i_kC&!7SRlcyDVF* zcVxQ{N*_avQ9?JtRk4t=xV;v>)Yt^R;t_bE%;aOxD{rGW7%{grrY_svIWFd>Q5;hV z3mCNgG>Rvn9Hb1C%P0jmbr@q&7Ytk<_^T9mNL@48yeKc`$ms&bRW6Kh54ci=X(~Jw zgMrD?tlD%(T8rgyc#K0%yoswJ|j zutYKKp$Q|ZqV{R_Ci9KLrV@Q^SPf<+r>oM|?XksmQOqo5|572Qg%RsqdR|u(QF|3% z^*wo(R=NV+v6^YtR8~a0X^1+Sc^Gj{C)hR{6qmXO=90Kb1U|;l|zAJ!NpfsjDF@goS9sl;JkK7i3G`<-_8r1(9e0J)f4$T5p_{Du%*Q+Yx6OaW8UX^HP&@Sy1Hsx?+@=$ zzw13}UlTVPnx5^*?*hu&?lP$*c5<_=x1BNkyq09jvzX?v5aRb2@8REUtRy=wMqmS? zl8{YCrr>Y6w0yjY{DlKUgdQFbysvBU97c@zk)gnC;LI7Z!ljc(w(h5qt;5LXjH6H@ z86~!PFq*?A!^Rlq*MUxQ+Rs6q*L&tc3!YdJU($j+KnoP?-kb$&b(rJj6+~~9Rg63) zxolO{GmdUa?}7%#LNtE~{}3=vHCJE2C|3A_x2vnN`QIR#{4CE^D)yd&ET4r@si~zg zi3qo=CBO8?1>`~XjhvLvUVRFf6;Q;7}wnkmc5I%bw%~y&Vx4M;(z**y7tD?F` z|Je#%-e>n8Ex8!C7Si)Sy1D5IzTm9$Csj4FTHw;v3IOYH4&?(`DIkPV(vG2K4yM=$6Io*^T3mRXKJ-^f;w zRzusYkU6Kwz7Xfc^E7bh=*gs&;(pISPXH?b zzr?KoB0Xam3N#O@9k5@jb6S~Xa3sT=-%#LpgNmuPwHfW4V-fjyKtl+o;Z7}(u^=ZXKV#A`p57!|xzmP@JjJ7By0W$im!Xl>io*e%^%!I)#;CBMn-klaVU zzVC8{R^^~fG!*5@0+I7vVC+ruqEvP$8ZyT#P3HnJH-VE8mE}>M`q-xi-TvD31}p?C z*mP0s5d3$F+PhfGPWU~1<_ev?)B$8jSfCBO;9o9&UmQ9+u9Gk)>8>;IstoOUaQ_5x zCT|-DO+6#{=ZJ5@N9Mi-=lxd$jqqL3BFa?Na4v8XKHsahj0J)P(7v|Ny)k(gwx|x{ zc-2r~6EeU&k8!Dl)&0ER7Qnkt{h)OgS^z7&KSAW6_gA8p_XoHJrExNFib#{U&Ko{e z-~GESg{{SbvB*ik2d2Un5_a2k)z1MqCinUNX z#zL-`jJPYr&>fydwxV{b`%W(~dByL}>3j%_!PCzLHXwI#IZIr3BA>1VUx@S$O%tJHr4k0gI^b zKq*U|V>Ix~PXk>K9{9*^lLJk-N#7s1E`22Y9r5O@kvz?EWK=(RnNikOb008%8-$}< zxaLhyv+3kZpU7$sr|~>6#xdKUh2OH}q~`O2u+zxKWOxloFCM93!pX-0UdxSu>e^$Uf+X0+Y%Jx); zs1?)?9Eq6XrNyDL(c)Cp{!ee5un9iN+0J@*sK!XKs>`K`JcG8kWUmZ8ZQs8=?ai*E zTV~7emFS)L$*p$GM(^$WMLU-LKeyv5v>X5Q;(6}hxU}K z=Na>+4cQxp<5*?BduQWBUSFs2DZ=V~3atmL8u>?50rM;gUeH{X;D65tY1^RUxjMZY z_&BM$_LGQZ$>*bs*v#nPJcMr?hPY8)sFW5LkAcp1f`{_W-)R#3dwm9Ig$Z$JXGx4O z9l2aMiOnEA0hNefDEN24|0=J9bh10Qz~V-o(<)@WLn1}{}+wzJcrux z*8(rH?5x{zJG}0I&<}L47qBI*6np!{rga-Ox1>569oPM@`TAdKbfh}MfGMmSMnk*q zf6N`yUx~TZe4az)(C}Xu=pCc^0()h74xdmO0UPM+9mB{k{05A#y0Z}i2jA8+7-hgN z6o1$GDxQ~z=Tep{l7)d|}Q>Ko7{`Vu+43EUE>tOF~p7QS?do#qoQ=K}V= z$wmYJTStai^plmDbp7AR8g-)I&jTe_e{e({<(Als?-%t3vJJYfw~&max&GqDO}O`- zE|rV}PyRD1q5+FD#H+O=4Y8&S@%zrB$o|0UzR5mnKf3Fi*+)xdiB|WnV*&8kls+}$ zEkXbL2!(q-_D1*3$D61@zlNl^mijGac)$7$MdDMOdDA)>6|ry=>I*Ld&U^i)qy?O5 zhZNPgLmFA3^u;je0yiX$FNgaXn{kIUx?+bkrcnv`n|M)`2ObX!E4(SVIyJ>Q9wHA3 zI$nw%p9`NTCQRd7$jzU2v{Wf+DlW!TRKX6|LNY{G$A-05{${{9v}rBNCv36uinNH< z1jK=+W7JMRk8wRr11Dmfypl?Oe-uj{-JWO}=@$Ibbyg7ko32gH2=}tatZ|1NWZ74V zqtV~RvX23DKiK0O`r}_0l)1O>J`lH0TB)ZzH`N7iI%CC$hQ4z$=C57#D|=S%kXFLa zH|O~CP9^`S`!akAF9e<*Xppy04jgh`2y7Z4UqZndhb!x`-?NhZ)kzl#`}#RGbW#K`fxahy)Yg}n@`<+W$F5{@jC$3C^mMRprk|7=i_J;^x;+>6uEnqUHdS2Ll zG=7TbfRjTGL>2IhN&BTdI$uohQb4k|U?urDpy5TgAh#%Eprk}$5nLAnNdtnt8hJ%7 zl%ESslo}oaUL9*NL4(n5G1qSgrdgT7Tv*0JheO;WMeQo!LHT0AYWEAfGsLsqzl}fa zjCLP-C{{cvylI3mf(?v$G$e)Gol_*d~|VqiZl4YERpxU$7)J_OWNI(N>nGlo!VnYH5iCQ$! zqDajI(h?OD#adjhcLvaAVHt&1CHCHvbxzj#pZ82a+S~vCYlnQ>`Of*a_j~u(0*f~% zZf{7@9c_6Euie2rDz>!c#Wv_20ZEW7D*~MD%B+ycpBnFhNkl z0&}_)rDLu5*Rb0j<_^hT8mo_SmO&>pj47|E)3me9^%Y?Q>_&@t1Kbx)dMKp6xAYrH zQeFNh;#X!vR--V(dSSxYY}G{7fO7f~Xu~M6eoe!ghJq~xXW41|6cG`)dAZf72bA#t z)2pXe3bZti7MCER)Al?v-H+=o)3aQ~5)2!P$PC za{4{{<4$G}-?A5fA#3~{V~j0O2;+oVxuHU;D;t;x-?FQ?z4)+QaZ#pjMO|Bp*9~t# ztBRvs5rS6Kw5@$E4i>aO7LO61Xg*OqJJ-C0B#YL9)6zFO^OoI;iV$8L<}c`~?2h7) zi+o0te!E?J;iSGjcEuJ}RI?h~6fAU{NTx?WIz9K}KGMKn;8zaVS(W;IW1;8yKdz!; zy*bvcHtXH9A-5n-=HGySlSL%Q+C-1j?l8fFyRn;zgti1{&;1MPSmXD;sr?^&8-V{9 z%)xF&b2j#YO?=Opj-8Mu`@THw-0fY9XPGDyIC^VyZ}onhdY5B&B5IBk<40ebe&UT) zJJ*6cNNo>ElVokc3b{UY>-Roi-+rmZqE|D}qC+e6y5746<529QuUZ3&;7fzC+qn^6 zr<>_mn9n2^x%a6zUb0|Ms*H$I#e5Ar?<>9!hklOu@MyoYpTS+Z6n+Q&>?>0aw_ z#RtBCX23>q9AUNprKPa=itqH$p*|J9O4SNaR?yI(r``dEP2*y%b3CgZpDSm69U(eb ztDyD2OB!pTh_UDU@A4jo_82sUljSl`*Z1^<=@h+z?=F$OT#oh3ahabpH+-Q--Gh$ zz9i^~9ZkhM;SJ$v>e^zBTqmF|=~f+VI`6ETkGj~~b-I74qvt|y*Ztq;hI>cehgb;I zCs|;TM=QF?4?T4X)=eRnkeSla|&xwrg2kDn8AUDxxrAqD{VR!!cuE}^F; zuN0mtNtYL~!=ODC1sJ~2u@7%*b(sK5Id`p@ahstv%>mmWDdXQ7ujjEnD>gEf+YD?f z^q=328|+Fgbe^qa!CwYYQI8xO_b zvWP}RG4R*^>DvN-9g0-4&Dvz3)G4XZz`0u2P~@}tfk1o#6QCV^(Y<2UVUm0LGqsNU z5PuzdgN`@11VblQvE&lq36o+I_d1Qw5hr$+6FT7)v3Z|4LOa5F;*dWJSw0IpnmLGa za29dNk4lqG>((!4OkxH-aY-fDur zUjlG4U&~#PpFpxzL3z3_naUvXA1#SEDHANgr_5VtyT-$_yh&u%KAVfTcg1!YgquE# z6y-HPYjU;kBJTuR@%fg(2(!T9B5Q5)I@oQ4zjd$p$L4PkKfrvddQ03Xsx!#n#u~?p zOIqEa-?}aJn5nkC7NJd3g&6cV*R-!m5aPvmuG(D0VN!y!?6%xo*S7bfzFnTp&Coj~ z{WPHy)p^25c#&>mozN* z+RbF0c)WvGqlQgLfbU(Bu>>PFULpVUSYIDHrBEPZ9Qg@l%y#rYXF=7v7RS}D*LvmB zq(!b%Qc@CbkF*;66~SxbprON0B00#9K0P#EM|@)%W#5>_DcSHg2~1^&^mXbE>CqVm z_&0t55iK})t}}=qTqge^xS+tXDIP3Nm@AJ|qv8sA)>!RePAA zawB>Hd>2Hy5)cz)%(YI(o6vGi5MJ4mDrO)G=|$-S$f&fSCHJSzZZJI=gV=Yp>P8_A zw#Z*ghggc32(19yQt>|Wd6!cyEE^wZ-U-WxP@zI#Iv?5oyG2ztTgQs+?}Nw3bUw5_ z>d-acr?PzB=Kcm>@|r!&6WkHYE9H?J8&vIkxC_z_+M%iAb0i|h6cl}`t(Pg02%FhdXyeZEq5*SckI-?VoX%>v@*k$#&rq1N; z-$>51H^2*;WMTJHG_WJWCa)RPKO$Sf$KE3^M^!1hZF7(I*lcs{bK4n(3G}^Ad}qKZ zG&NXoOGZ_hkRL{#BnUkv(B!WOfz+95bYk~N`Hv+O{}|NCD-=0vnd^63zQH_Y3K3PS zgeBrD*PwH7il|&Rh@R9{MOCMYM)?byOXv%~flVR45z_bb@BxLCEkpdN^~4rygB9!1 zWI1GKTXPGQUhpp9VY|LWF?(%cU>;TO6Ie~^brweb(&cZYBY5v((RU3I&MK&H>P?o* zdaiG&o)_#f*>|f|oU!3Qa`{Q%%wJ zqJ_Y$;NyY00{UOkF^-}96`!up^gMVTXs0llim09G`5lO-yB7Z%Ej9SpWO>-DW6GTo zRlzA?9%CVCS3Ex)i9U5E1KKYT=u5Bo+NF73PJW*TbqZ62H==6Uc-}k~9C%&~3*$J7 zld1t;%9q^vz7({(Sf?-=i{32K7?oyI;de!>hcm$ws432iuPQ|ABI43;@L!;S_s|u_vD9?pv;E*m!3#F~wG!><-Pem))7m1o`UK*lv$M742>A8vP{4A#1ph*j6!sEns}tm2{{MdhN|bJ&QZG7K zY*<|9pv7$w4sW4;_Ftjr2_s&m(3tv~rj4UMXCM47;KfDFct`y% zL%7BJ6M+YAN-vk@&Rw-dHvu%3dX*0Usu)wOFbUqn=Z1XH_sO|6b0?0ZZ=72@mrZBy zR*2z>|M4&>XBxxPA|n_x{#xTAv<2A(BDgV(X?N{ME7-RWFIHF+&3zum1W8QlXLVYE zWRlxe?D1bniI2puAP;xP?3Wq^R+s7 zOyP$S(HBykkkM#2q_eZ-_lg&7RA@D519>3c4U8f4MyfP)l z{kUo26H1+-eVrCQF7f~9h(B?SH54Q)`BmofZB zN>p2N12%*zdPACaT3Y_-@slOV0& zT9C&LnAy3Zu+si&V`gVT5w#$1I^}%^3+Gr7KgNAQa&U|hU!*Kuk?)!ch?|u4jg++Z zG(4aNx%R++Of;~ex$ujjNHe7TsuuV6oIcT(>A*;h5wuml6yQ*40BB1P+qT zRgJLDUizSvpo6d1l-DU|f3R-3G{Lra3-0{H=gC8iExMa|RO^Ok8Qm_0>e5QvGTTZU zX29Y^U$WMBmP?wtj5w{h>on*Cuv}B{Ti2iM;qE_6Q~7IMW!)vhpX5|&cgZ{j;$C%I ze)%#pN$G|DK6C~R;nzLBk!XTyIZnoCckR4r#B89a^KL)=7@iJ7Jg9DqvO9O_s+SSf zZpl9AH9!{?5ect)NJ1!;LZ%6eA6Qx?B0^SL%)^9z?}5}K)f0?JlT$I0BRI24cjpBdO=F zS%Ed)4Zjpzf<^WVV1mV*QvCZBt$gDL;wu-}27JG2RKWMq2Odt|)k;SSJO$6O#GR_Z z)BGvg8EW%ujhH3ls=B4PlNi&hTTTN;(X6d@?b))dA$V&RjT~`Y33FY{&JoXF&1j%8 zwnL(<7ofimej4%AG~lq3zx2D|ef@EY80LUq55P;@dAEGY#LK>9 z!Wqb2;34vGDp1@P@!#6T{ z)FrUoD(BBb%C&pB<0V{-KHsaI?%a{YBf26(vJ;HPz~E<@N0tM*VKFE)IU z6{QoeU6P`mES`yWhUBn`#O+;ojqp7iY(1xlqp#83Ek}>bREXzZWg0hr@B(x4{TG-6 zzvh^CpWqk{atEa&)XgVHxY^`Lj~@`zWFYEgM;uCWP@!Y z>z$j&P9z)JbV!g=F-xQ)pb#rx6#>Oxs3qHN(nn2o@80qq<|mP55pQ6wn0hVL%jcbf z#y`n4tKelcXo|w~jl9#Dum6S>qL#2E1mF3lCmdey{s}L;!Oejl=86#*ZJ;y>2s=pjw2Fg;O~<)}6PNT6Ev*snzhYVk8^n=P0lbps zscqP|6bWvofcW#RHq6?WI)m_0mo2qKWZ881-Y07Nl>Cj;5&N7I4A_B0F0^ZV-1gqF~EdwXv;vKVE<=ih>3YfcW;sGaaMyr0;HP{$BG0TGD zTGzY|=RB=DkiJ(gU4YVAC{-Xv1=>e3#!dKsvb{|gU%yPWRDpZ#`n9f8_F(sZ#5G`N zx7F>yUk0`?YY}NsDjg50=FjnSXUp+(8S@O!VQ@7Wv(?>#ugIErmxo~ILSYVKTS6lq zw~o$5TDYv&9=Lh7M!KrEUU!9pk2=%zu`Idgu&VcnCCzNY0znJeL0KC-fgm1{)&fWg z7)#@;S#uDPYIlGmME75V2cri+$pF9cm@m=w+J0%F!H(Dob1eo)0w-9gJY9U|P++u_ zgWk-CG!EiJ zK`bldiaf9HU1*>ujlJ5nuZP8qccF*Xjuh--W!tUTRk*Q>g17Fhr6|c2;3+N7R8}%~ zK~C)a!qMWGE`|Xovlf1e8F|*>1m^7o@lyiR$O;)2f&jGL1u#?~F=yF^D7rg{+ zLTVQZO-MKACV`vs#NaZ)foM|-mNk-W^=j82dy<4a$09uUQEQju9NN>)P7|hy^RC&z zTbqd;C|;$%e%KxAU|CO4zZjMfEWE+agdV$9{3G}jbRz^e9Fv6oN@$B)3rT0Ib&xTw z{q_DngCVecj56ICC-0tft`>a%VMX-U^0Ngy8x{hF&PMOdE9@(X8~aK+Vj~czV-fHz zzjcau{Tk76v2O6tEzd&2O_7&_zi#G(F43;b#IE}voMJlf3L}U8oe513zi;{=Byr;1 z*XS$YaSibPHQRh)E{_$b?*M3M30_G>%sMc9{A$C|9-$5+>59s^I^bJZf#&7`mW z7W|`pA<$~5(3*D0gsTKaRuPS@Yj^CP*8MRG>$u`9HWfv85bcmUSZvLZeh z{3}N!(eg`x*In3)RkF10t+MkM4#*J0V3Bc1W-&%gde2|<-CB$9p=+TWSq-9zVwr$$ z04Nba7X`2e#%yq(TNee0#hBwTPUwb1aUO_yR}#P_$IyzJ74?F+96J01?qC`VLX3wby6kAW`_s|v@6*@M%? zzh9$K(U+%TyjQOV>O-nR<@y=ohGuPb5UgNAtJ!_fu`($TWh$iHhSNiR9Kx)B$>_S7 z#f~~OlRc)V&VhTAZRVTx=0lA!ush8*1s|re-Q2RQ#}cm3J2lYJrEYGGSvoJI zr4F_vLGFRrAn!S(-nT1TTH|>4$L(5fHgq+X3KwGc{t&_t?_iymOIZj{$LHlc{JJ=G%@qac0@(d*tDYlkOn7I$|8TWr2ClXX5e?@BCsL@A{-O$aNU;y+HrX%?aw99 z^-RL8DEmGGRuS{w4(S~yw?&`TUrM_M_^`i+nvG9 zH8{isP2QF`!2!;g-**DqC<|q5;=z7`9*i+v{IErV-LxDUmatRmKjo-)-2^6mL2^cP z!gJ9}jUTtOER%3Pbq~@XwZrNMPx*Z>fI<&Ix-a`~ePz1%k1E1_D3aUpQ3~7uA7AES z(NCDF-**P>aCT+g;+DS6u9I6H2V^-u%7Av?$o}<~vjojDAjf<+5Qid@hxP%<|1i5t z!W=I-JS6=}S&qAtd>Af<&$a-Zx~GLnTIhZSSoA7z8Z4#*QWoxCWlR2g=*XI$dh7+@ zn5VX6H&~yW?K%K1stGup#mZV=#J@BzG139)q^{V-Bu|7KJ_)?Tla?2xcXU5K?)N!rY(N~Da+65#1{kIylX6tvVC7~5~a-&oEb0tP@_g-ZLwb(+TVz66~*IrK7< z9NboE$1aHcRUPj^sihi}_9^D86`;2#Qs1%en*18*1z2%w&~4NY4ftu|eB5zw;gJvdBT45UV(YrV_$)JtLRH$)Jd4Pq~NwacHHCKFEMW@mFMjQ z^H-X;NhEz;@$%KK*3Lh{d(+jfZ#rur%~`%A+jRhU8f$$BoQDK?1i5`n5GU&$XT5aK z5yDN@dh*x5Z_jkwAw#+(--f@J@Fa9I)5Qrb;5I?xwgNLWTb`j6!UD_?dzE{ui3O)M zbOG+!>CO0JM1pz&v~w45Ys@k1?#4?=n4$HE7nmfRpZytZt3JnVwgh`^*!LGdc}sc) zfa&2yb8CEb z<4j=#=vM=9cr&E2pc$Yu6!4N1kPc=!_SAl{f+%<3x<^Lip3?_0DNnhB2DE+S_XKs^ z!^Z&coGw0l1+m4RR-S-IySG&~17@oDisG=cDg#gay;V`|6jYVUYSnRA)x4Dj=#?XG zYBO(*YdEnb81jRxhDHu`xHo2_eNNl?cC|(WO~fE*BI3rcP8L*E)5X7DHgC1QpL4S< z>QsC4c-U&U1a;Wi>Ehj2Yz;wG24Usg3qe60bJ>cz>EhUH0=W6%-ei2qxi%JY$rW4_ zd|vSV+J5^@Eq}batTC+Y)u2qhI#;Opt7q~hz zUEFn5Z~9f%P3Y~aI&AVBIIsGHa(bcWfRb74EZaD5tE6M5h`B9F!QG&r^h_2-1cF*W zW@H^^M~&ww{n*u8y;AO%a?L$*%|ll;G;cda?8+BFuZ9R}(5GiEPn7jhr;D2}Px9u& zPj0v2`icvCp)XxZmYzTOHucwFcNm{rDYxURIE?ARW;(&Fak{9xs`irhI^_d(-(I;@ zSB1#F2{K)J@hWkjMDWmd)`I6%Y3ux-C5jWueT0#zg~bVoEYtBZV&ZOYCX1kSw-U1m zoh|gLs9v0qCJc4G*`=)3TWd;W_zwQ^v+&WW^b9;pIwR0!+RS>p9M^E(6F`-0HQw-r z^w;DuMv~mstPZJWE4YdfU@0m{_n3p!YL?KJ-|l<9k91+dJ7Hmug4#mwUM_A0HeUb(O}vvhj1uJ1ix1!8b*daM)`tF$F)4+J!xmWbguJS( z>;v>b+_o0wacI{V+k7+n&vXQZ8xi|B?$q1Ql04w;B4hEq6s>z%%2-bus7gdbPB4z0 zJ^lyZgVJbVV~TXey<7#epM9kbx)gk+MNlt{!XC_(2qznT2TsN^D%ukzL5s=0q${)h zha=4Fcm;VbGvPj3T?YQ-6gOj@=V3ZD>Y0F(eZEKhL^s|G7;X^%aD^3E%N#fH0CKwb zrvd+S8pP>sRy?0P4HL!2UY-yF7y!2Co3b!K-T>?Ile-2QVgu(Jtyi zEmC=Z>zD==@xe0!x-z;ejQ0%a>$TACxLy>38b(7L@^Fm`|Blj-WHA;P=d2<5i-QzHbW2K6h)e-QpA5fuq_ZVBEk~{TVq8K-yhUT z&(QiEYEj`PU=xfu-G1w2aq9@Lc$WCgl~{0=6sgtVniFmiB!1ayhHfEwNmiuBZ3~pD zp<^TGpS_i5!3`$;Zz*fG`1jX!^>g9-=q1-1_HfTf&vMCXXbkfm@oXaYiq6*N%V>yc z*#0c>;Z`_!BU;d9cfBYIscwx14YV zBocA*-35=r@XnVc%o5i%2mY>Tp)Z+|{ElB-i7gC#X7Fh=Qkx8@|(^j+1eU ziDsTH7XA)5QYN_h&X7ddhfRtGS6$N-(ymZGA}N|)ny1BSR5b0M2QAF$Cf7B@H-8d* z1*QqM+v)S?{QysNwBOW)9K&udn9nBjf)=>v4~93T=BPTUm4_^{u11=iP%xi(J>>EG z2TKj=YNS?^oHH;cw6&tG3DHhdbqZVe(*-t>V*+g{ddy%HY7$OK!@RRDP?~v@v!9a& z(E~|H{csTNly;{&rO9a+@BCV+7rw!5IecSVU6a0C>gO4fPojoS%m3fM)UI55J`J8~ z?16dXF(T0Ou0!*WO3pPqr018C44FxM06d*=<>ojJo^QrJ$fh$v+R5FXhqu1gr!(x1 zU0GN_URjN7g`$d2A=y$);QUMU6=7#}^#RSqe>VQ7R*566AlpL^sw!9mr2xXe{&PQ3 zlC3k!`l|h5_g(OmGi-X*zQR2Usd}Usai3Gse7a`}qTL^NzTmZW{z)#~>$G+L87Z6i z8uW>6ohm%fh%d`+Gtsufxf7*ol%~O#S|t9GpUtV>(>=nrrS4GlJ_=>Y?x`1TouiSu z8?DCR?`BULo{K|jqU^UP1}XSt>5RqSUwaZzHx8*eC>f8xzw)Gd5p&6M3^WFl_=vZ@ z&tlEQt$xG8R+UQIle)jBbfvUCWBN$DH0#ap>-*BIQ*XB_P5O4ERcVIlcIl3!Z$?UY zWaw{~zL@mINa>3ip>+BWrvdsvUUfJL=YWMpXV>t1-`7h|q*-(S^ga21tLy3C5O(1h zO8)pgY)0QAxxWRg*Xmp0mo54f#IK5nx1Z=m20dh^_qVtKk z5T+*Z7>*$JrAmCJk2D}vVuMUmtHce^jUjla5_j}{B9$)*$d7}>Zb;BH@^_q;dUcEu zu`(1|v9h0X(41l!Bm7{Z#jx{@x;+sqJX+Af+Pw);kkT_9!TtlGz z*C-e3#|xFUj47g0FH6Zog&07fh~sp>xB4y&)%VQa2Dx{0eNX(h86K6l9=x>4?)o0* z28+iGE(kn;`U4#JOvv8A`}I%q+OWrG3azmJCKzxQ7KEh19AdUQ3!HUM&K+*DI-|XZ z8cs_S6FVWXG^SfiPD_b%Hcby*2r(@~ycXPT*)+jvht#oNTj2Ud7H1CJ4+; z6?e;q`_m78u6uXTh8nspE9&U}^ZWk%0okRK=c(~{_IHB@)Zb%E1GSzYw~^51*awV! zH__d7=Pgtt4M*L&(FUVX6Q#AG%oJ$-uQj{sv{`r7QB0;EY*DtOxZO_U$z62`&{2rZ zVoXQTgM1TWOu_IuvlJHVzZjP;ab}N#>&~@*7E;&KlrzVzZmxqz)T!>e9%oL1d#h`X zx30&KW5#NrJZG9G40&5l4C-@prh1am%gQon2uO;1VX5y|{Y(CNKYLF+Amhq1zb|KS z%t$JEFmfcd*H3VhYT@N_BvlSygde zE4+u|jvj(;gHy6ZV8``YSh{I-uF`zo_3$&dQZY!COMU}E2qtBNhoI1734kDxfFzMQ z-3vAXvP4qJ(uMm2UQA^=Z2}-8@Q^Q&yJ4u2{y{&qyn){j_}z>kcuCLy zgxvo`oRhlo#Gnj8&jEU#laAnb6u;y6y_3MNCtQNKI~0Wka{eeyeJ19CPUDMxw>-9M z;B%GuqGVw@4zcMnETIBdc@`Qe;PsXBNZBmmkW_o1LlGgQ>>{nSjRWM>czpk^PV)U^ z7Tyz>iFYGH(J#HE`DAmen$L7-!taNtKV5i^XD&+TgsYIV!JEpN4omnvPYmc%raaIG zci8V+0H0Ct7nkWr)WKHh7Rxmqe&4p?Tjg7aQwW0xtsCIoafef|PbNbjWSSHMFG1^u z10FT_@PB$nc^{G{8i*SZ8RGZFqHp%_43v;8pHia@@C0%Ay7kEp6ypbzDUs_f;%+9+76XA-*IT(t0VKVt)7Gb9)6#)G6;0BqLO_}i)ah# zTITHkdyQD1nZ2i$Adnh2=sHj+x-h-tVc1slpK7c{^U?&LNAH-KZOK)>{h#X?lO^}4 zR4^^nl@Gaw^2B@jOoA>i+889}NCd+i(-6ZK^2Vc5(~OWtn<*1zA=5H@IsA>DhE?E? zN}6d$B`tpUAs>zWx@orFiTLXnsb}!ljXXCkq_KbExQVBcVkS^zdv8}+N4-6$^|TZ= zjh&`f^<3iR(&sxEZ}0?)8%Z?}E4#lAlyB@H?`=J!*t>buluvI}c3ld_t&s>Dhm<>L0~>Bfz41}BmNe- zg4?+=MD!w}KGXZ1`L=CISUtXI3c^&zIcfk`rzM;|H%@iI<(1?p0j{xV9sV2}y1@mpa=b{cl zqCt9VWMv8(3wQ`L3>O_{(j=2@hn@2*)h{jsM7M@PyMn$i=?u?k>d)6vdFBZvjSFW@n6H*%w!4bvqY_nemO?wt38iq^x+?ely#0%&ci4 zZL~16q8WZ?pp6y=shuJ%BjpA(R4wrLLj4eCIX*SGpj?`sYK7j^tW0>FO;xy7*@Fur zkEC!B+JstXA(@*|S7|~QRP2LrF&R|6!uMxgmz5sLmQ*Tgr?n5>C ze;(=K4?RuG9!3xRNDrC)HTj59+i=K{Dva?4TB+P%U6JigNe?lGh@w`O59FmD$~;VZlp5t{tuz?Tc!v?&=&Fq^uLhx?e7~O5hRX= z#eZnW7+Aa+5JO=hW<=q)L8cQVHV)X(CMY^cEJs8J#QhWhG_YS9)U8eCz$?WX!LwqJ zc)Fkdt;c!=r>li(=8zpe7uY1>Oyjk>An}8Ke;ur1`%0k^W!wn*Vc)G44H91;WRt>a zXMpy|hHT_jeBD-1Vu2MWj(w2$5Htrsakz;7*Z~_cdF|av(AfwQ|B81`OidDkU8K9Q zzt4!#Ov0TDEd!*c!`iS+0SyCjGg5&*gT%-1PVi?uR0nBSd6|Ru0qQZz&j)U;*~;6q z_u$Cv1&NFM0{gCJeSrE2XwDSWZ_ghGO4=!nk8sktK^*2T=ry?i(E=BDA5FX=t@&G zW{E-Y=o{!ST!?d-VF}Ekgx0erKLBNKpTu8m#5q!p>{Y}H6Usrc$}5juXGL6*a1L6` zLl)t!bwOeq<~(qA4nmGNQ@FVf-cN`2WAzO}exb5M%PKn}d1Xf!o~iWH9=PtR!C1b) zxhC1xe#w~HzKQ-dZ^p_(dylA9cpbwR@;v7?!;X{3mr`p*A8`mv^H*&Pc4@>Z@9W{Q zmgc!MpEXoUFIs{NC|xSONV5p2IlP!O@0lrukk2}$VOS)5HwYfXk^qJG-`Kr@)rNL% zD$&|i>flS@6(nAOO<|g=LRw^qZO9T0{3odYdp9dv;$tmY0qjsk>KyKp4JVd73M@KYzPoBkV@fgWJA@4)+bt? zB1!JB?YVvnTLyIvk9ragGRF&zc( zrvUr`qCY;Xi!Xi&(h0Y8L-&UCG`J(DaX*Ol55oU_Mkq7P5<5A%DItK~cJ{x)YUpZa} zN!t>AtiIgF+VzbW>te@yY}&V3F`QkZkB|~4!<#V^Aw|b??N076Zty5!Svr8_f#!0x)a^OLa;pdc^V+qe8?iBP(-EHd6 z>Lz^+>sshJjP;aDpUr~I%(Nr_hMu)*%+R?@kURtfKATmV4;{YDxR_Fu1=8xth|H7@ z8FJz|)KHJamm+Q#rO8eU-cWIJsD$Vr4Iozl-=TU?faWP4HkpGj)yc2{Xp%w_YVy%G zB6i(=>3QH*nuH?_`z75HX398^KJR6$++2(tHcRTX3!25?FVoqvV8`4r{8w3plsr8foRn30TC=j{zTMHlg;@`4jQ74& z)?OD4Z1`6gtxrU&By7zin)-{kDFMn|Kb_O zxcix4)MY;tz&lJizpafIlqbpdqYVC|LMy}nJNz%N{1DDuk#fslz+dtwr)UY4pfweueYe<04K>lhQ>?vC)%-!M-c z+L69hCbSx3abJ@(iK{fCpJCtQgWl*4F>jhj!31_oDJkkh>fkcLG~AVu+O2uhC^X1n+lz=XrF%6$Ku{4IS~u}fcJ&~^^Gl0QQxPLh9*EB`6u9%%mj`2$G#Bo zs#v9L1)?MwmqIC9&na;-)@X;Ep|=0M3%dZSm&&j)|*mrpYD%-Lz-@U zLz-ngEft^yFcl?9C`m-gQ@2ZuD47VpCEdR&qt=#!IGB@Di4GX{3HYkmb#YIDhugsq zM3_!AP-*WF!D^x<-pB_nk)}axNEUte>WG@qh=nq~BvPvcTW^>NaYS)bUy>}wm~|JV za>GSQpSnA?${u`iKcF({;KNt`@SD^kEppvCv>=r2 zq>G&e-ZHS66IMlgMCY%N7ncnu>-d%Mfe2o5k4q`0d3;X0@@}V%D3s+ zR82Ch%>d7;K+S$EB}I6i;vvDiC^;fNgSX|#b(*wu(jy6s@vxpt%jrE@U`TmGISoZJ|Z!>A3>sf zGA77Nx*#ZxxuY}=n2jYe<(enku{J9^H`wt=R*38&32|JR`~2QN^NbJPF!>)5kLgwN zajwfvWaC(9(wnpT*`B%mtS{&RRcl+!^c7?CQ7PW~iKHXUfd}V( zzVoKHsHWXpME;8C-dxttKr+#HneHvdgs4m4^EfkOGDGzH?Kw9WGp{y&(#~<3EDrVn z9iDPn6S3gD5pJ_nNB@=?=-*v(dN<%uAP0z!SV_5{8CBxw_X6-8>$dT8=k|QP5V`In zsXJ|VF21qw4e&fz<42O1Rw8L+xn?@Yd(V~av2*b0&m{FBDw76r61x0)+@1VJr=+n` zyb7{1z#Q29zJK`38bZ7#XyWZhomJM&NCWKptDgf#oakUCi-274wuGF7nF~YRHNRTO zeLtr=tKf<+1pex6r)ENGpHrT+u6&;fp>wc*+?FH$XG}4CBSTWCO z=G@ufvG-a|*%gh-p0VvOZm`zgb-3TeiI6?cnE7Iih7T+pB{3vit8Qk1w=BZnFF`QeQVnv-D9`|dI3Y46YOPWw}W+Lt6>b%3u7lO_zkVl!`lMwi2k84$X)|w z4ESZiC=*d8LSnwFR$UQR1-s6aP$B&Fh~H6ESdzZC_==_ao=3MaVtPpuq*e(?F(n~L z8MZBObInVEHDrQQSYmn&lJEOU8j#+NG$SfXl#qVED3{wx+EKnoF7I~QI$xGcrz0ug3VgxSD2*x^@E+?a-po(2 zb!tk2za`3!><$zqbWVPQbMi0rv^owahW5!;P}IY|@cv7(+2E_E#g~BaLyie~(vP9Xp!C=~BR(|6Zql6ujm$Y!cJC(|LFl zi|7hGe4Lj!$40};9il@#+dMwfU-yR&t*W<9iHLGImnwd0LGuo2zA-jDE&_Rehh#6@ zA!V)EAUwZR3sudt!1-=;mCrvyseEM%YION4_)VfkTdod1g zY|1*PFMq1ko(>KVQ2>GeqDE3q;8c8BwX!-i>t>0GcfxN$Rs~!_0V^`FJxnGG&4YzZ z`9OzAFbMi1#u_O-k@{f3FW%(}%3hfTT4jLmF1h*b=40*OZazKGBRcEmWwF*{_UgJ0 zkL4@}&allM&Xm~CG!oxM1M}<-p=t%fSIruJQZ6@|Otn7HmuSxts+L z<(z+8f>Y2L{JszUNzQvl>J8#Ho1wdaInpC7zBhwS!n+LA6Fu>^|9Hu?|I@BGcl^J# zJLvzRWb*%M2kzFtwcGCZCnRmx;tQU~w>Y+^AXN<9V%!4gf2^giJ<`)}p%Jncj8Xm; zzwg)nG1)4ia-h5WXpi*RsO<1L>|}gpB9-LEZ^M233;!{RJ8}$C!(*`MyQ}1>lH=P+ zW0h(2KdMvs|69%Y8^`f}>_z{h5AuHh?}Pl?>>B_08Dai=e|*~S?_%+P_@Hze2~)hW zI11QJ$Le9$P`ud0>#P$taR*l`0f%NlqukaxE7NAIVFT@^o(bltS6k-*o<%%_GhbvOULfL8 z6x7>#H%AaxkmYmmZNomj)Q)%Cdh;T3WV^ZItUws7Nu zzALD8+5@%sWe)kiz9WA>^8ZEoHFAA#M#Km0dAaxcJD#VvBML`1bI0?? zM)J1anGsR)$sh7nlMc#!(mz34`xl_yY@IIH{GXK!i_c1l&a+Zd`B`c5ks;rU{@FA~ zo&6YV!5Y4MTh@^8Ie(X2=0X|S8y2Ii5MvBCn$dC&z9AoxI2OPXlX5xTBHH{0ZE{h% zD<-G6sR&x;h*9|Sj4ngXA}zG$QDf`ff_e5AYS9AwZvK#OZsV=BR|+Pc)*ds0dC!1E zz-heB+B*9%Z>h-DVD07FHA9HL37s)`rM7k6jW04Hr!ih<0=c+bby(9OUo>*`R%%T< zV8|CN&(F)CIg<($;AxB%)W#yT`R|C=B!lxcDY1OW*9YFU#yG%G=@4Rc$aB(r5#P>W zo@h>f7&h}X9x8KU4hm3q6;J7nIXBN^^cV5mH^@^e7i9~h0^|MiLs}KufjQl~Rx5B1 zokOdf?h+bzA;n78;Ts!1EFi9x#cl+zemXmo8(>rKFH@S}bP&*uwXV|HIv-kX>-85_ z*HIsD4Cizo;VTDv#EnD?Q-U@jWv+w9m6y$`|C3F|*hbMsJw-&iB--VFJk zM?3ga!K?%eF%2}|YNHnV&a~TIScfNv)kf<5;OZzm|HSZ%uA55OUxnH_KS1q3|2pjj zGu-8 zL;8}Oem}vuWytrHocVm<%FE> zNm#RmxQ#=;8dz>&_u+eI!v1~8SKiNbi@8k^UMF-mGc73D*-x-W30s*VUrE1G9M3n^ zP0^a1k2{YzDdr*74ncpP(K_n_(GICET9I}AhHi0f*3G{}(R|Fz46IdPPCmz5Lov&K z-&Oy*GINzQ?f-D{f17em$g+*RM=ozZZvSW$C?(Fp6zxMJa-2 zL%!l6gW+n|>mBvLe{8+Q=!NZXs`DplLG#*rHz42F$0(UljH~Dn9 z*pXmlY3MDdyKJ=ry#+>{b9*0zySa;8vI)8;w%)7g=~ADq_gaL(nS?L@sxQ}>ahA#> z%Z7Xxz$K=-HDwyPEn@`UHd033K4=x8`40Mf4CWIM4|9e10T@RqMuhm9^60i_`te-& z&})+3LSrn+iv5l@pY!__WhN1z;Mr0-)j`!#z{7mXWF;*9j2 zQzu`-otA09Q&0DS2Ep#3bU`0<*=&wnTW=L+VF;eyGEzI$w~VTZ!j( zj6Anou1f;#Ci`c}d8L-GC^s?_Vx3sg&Q?H)Lqgbr@B_L7L-1TjkhN5PUk1`!BDTxv zw7z5^^6h{oOt#-JvaYSGhkTWT1X%*>O!+;K(A|Q=W_)Go;K(jOUx5E|ZQwRM#bR&Y zt|e&tBx=cy8&-&Z?IgxTb}4{og$C^2FnETY?bpHL_o80o9{o1g{sPNRJ6Wflk|`~i zgB@~jV;uwC0Ty!;343`-hK^ez7U3JN;ufZHEk(MS(irthq%TN8Q?gqWC-i{!nGVIf z%!G#|Mf=8iuQtw?6!9Ac>OZ{yg~9Ot?Ze&k#5OjqqE4FvPQm!^Jv^)-7~?WY5e}Zu z+CI1zTwlM!g+%BI2!+(&F4ZDt zT!~wh(;c;1ZNAiaQGanP;#)s5rIWI_@+a?hmcN-P|N8hl5#*JZOF>Gc|1~u zvlF%20DZ?H-(u;#2%4SL2+A##HfOyp=hKiUozfxSy=U;ZglRn9OmQCki0W*>3ey#;Sv2rcy^8^i^ zf_<<5wUJh&SAD}qJg35GO6<}betP2$sYscGFF1nev_~_KN}J@|Vbr}7aa4L*&Q+kU zb@frHSkCQ1Zqt&Z(pEXQ1G&w}Jtya$M=l$^{6@|_jof|6Ipy32Ne)TuUQRT@n5Di2EM z(=!ibHAI{2IFUKsi;FVfnu~G2o8;V9)U~c21m;97 zpF?ibl0jfjl=}^Gn~{4|&N-3GMlUPm+z#aKLvD$jdl9+&ky|9^%J7B^ydg`@?M7}U za&v}HOD|8L`%(>hDZ@7CvwleDD{!^~yXvGAt)tVGOQ+62BfT~(&k@?~s#W3?s&NWc zJmN2+g-QpT&9~N=RA~3ba1iDa5H5=#+}>Klq*7^abg48in(fgQg`C9cZCCU2q{(;Z zh^&UZ0jh&wqe&d5awYs`Xq<>?J*4Vr;uTogAlPrRmC9HAh%FXW4ee8LJaHH!@hQ(c9*h3SrNJ` z)bIP1Ux)n!oCa-GJ>I9;O2t9MmIZbLI!fpFt&t(z?^kC6^B}zGvJ{9MM>9n<>CRdO z&f3}`qC^Ad?w3dxM-Wyp=zD00yuLvr33nc#oqP*!jPM(W(bJ!$J8`&L)Nzn=0oqA~ z>jki@A;iPH6Ndu@gY$O_hdU@KC)`>4^1syXlybyiaLKiXD_w7Q(=2VmE(#keMcl{+ zMBM8nIF2tJ^eKi2^CKMZpTP0H_Rw4ttzQOg;xUPK7Qt*2b{aE*Fo8U>^*!MCH4G{- zn-`P;`e4x4F6WnmMxc`Sv7f&KK9MIV(Y6{h3U6_ku|eP8P@0Bx9?~A9{l+ZhHUj^c zf;pkDdK}d5kZ&S<_u?ig732&-9=K_bbefeF z;5?fD;o18`5R(Uf0d_3TMCMSSk63)Ivi)ODw`Iu|8)v(jY4dDht+tyiM^6G%F}Hhi zx^+djpvweE)oxfaJ3FC!{=tJtGsB3sOm?y|)wlR)?Sa1Kk12$wTthzl5Yp+k&Oc-x zfn}{9qpz+T^t}b1tQ$IGq(QjTNimB|Csg7S!wFc6RM~=xG|E)s)5GIVz#BBmtk7sf z`wEq~bC^T?FtcDfZutc}-Dbzg!XZOdD6ER9-5%BPWXw#$A76inwLWbJCbi)sY5il0 zRE@dY1Aix`amV$)z}V!cK9*imDAKg3IRLm_)Sx!SVgAQfjyA<#@d(ogZcmUwl z=5$w~{nx|1{H~nt-y-+b@SoA62Iq<*-_jR6mB|q&;N5ta4*Cub2k4upG6x}@ zugUj9CZiG)`*KP*ygfO-z z;V(`s$pGC;Gdt+>A-;$bBli0Q%s#Aj@C>}OW(Kr*<}`|gj}`2yg-;-yNcc#QPh*r( zS*fa2<3yeuBrVu!?)#x#pnOa9w)(`dZ%;peU%6aEM=)l|eY)?oKtYpf_pq_z#)SG_w|56%t02gQAyTgh#%44t^$#tBZ*b7*sMXcBgPK!@>@M$mYT4>a-2Qv66V zI~w!CB;O65MuyB?GGkWX!}*}wAAMuy2Yq#vm+PHtDF3!xzj+D0oAPhoZqF>Gd=>Hm zUKu0T6a7EZe<9WHzMZG%*TY{ovy|Q!g}UeDzV64nnWbS3R#*~H=|+r`k;h5>4*K!{ z`RE&oOX#!@`c}*L80~N6ffrk<0X!00q~$mz*X9Rh_ecPFXCeo)}_XqC{6Rs;I#O0 zBF(qw4SQS8-I*_BUX`;3xd}f-rGk4@^-fD@8w+Gt0kUxIA@4$*2!Pl_B4+1=)gCDZwPZd^l zoF`(T%E){9WQ8YuVL0~uYlETQ)eVG0K-!6(N(X^6BBcR`6zebNW~_!DKjuF$s=^PL z#+x7VOfP-`z9d<$e(+eObar`=ao$Z8sPHih2Ym&B8R~4yoZsnB8}$8RB!77%|G-FI zJCYZWw{-@~xvb8k{Gjh{xg_LvN#Olyc>f1DFYLk)eE;1aT)=k_elpnnKvrvWOxuPFZvUI9giK0t#VM+{Qx7)`Bv!42ugX*4LugDmprjGt*E|5E-K| zBbGtag*;ET=J!4KNm`uu{eS*^J|*YebGPR%=iYnnx#zfe_`-;LBh@f)nu__Kg>M>9 z#J8_|u{Vu%#fvd&ZcMuue3M z^tt=N7GO7S5G?j&=o?^f8zHap+UUEDG`3f%fll7L_`8O)`n{K>@2CP ztuR+XOM|bTir0=gcJ*4-?J1ZhHl2 zm(obKt?(?cNzekDbkn%eOfR;ki;6q&lFr{axdlGwLeJ6ZMgjT#V7tmQOVnuLTTMSp zRA@))wRzRHo0sNjxKZy=>*w)CeCs1O^r)SeKe{8>aWjlvEqO0rR=m9UFKK+<*|cf! z6ZglP&PB5!TaTpG!j@i!eGhIR6YTNR4E7fQ#oJ$GIMudJ`6lej*Cit7V{eK{mTsXc zydJ!rgB+-$VPo45(1!YXTY6ZrO@fqcG*B(C89(CM{y6fvwAT;xIc zJJUAt!)3$chZ*dd*wxJ;E^Cu{tQ`{<(U~M9ObPIYZ##eQqm+{t1qF9Ee;3~}&i3z? zvDgjp#_6@qquSj|&A-9P^OLlFSS@N`{fZw( zw+WQPd2uw;>`;0~g(N*!$#32R8S4fP2|Vk^4W7Kj7h3r&&aC~ds3}+EOU%cuOhk!Y zT1ATvT9Ktm--*|pFXKg-;uzgoa7H@YhlDM`)1uCBT1>TUSJIr_4*h_QrjN0w)_CTM zW*zTczbK`6GC>7(_3zudE*lJV4*yQv>&(I1`#4T*EI@xqxvh|PY(8UNSU7_F!)dV8 z)V-2+adB-tU*sE#TD^i=O+BeIE;he>EgpMia6KbrgwS`hTdymlkfE>FZT3$i4ygZaw2H6jGxwsR5_;ndK_n?e}{?bsgKdh|jbFX1I zUt=_q-96@(#Lp5fM2$Lm-53L#%IN< zxe9QDpF^+XJg^=2c0u@1kpZq@@DHKofOj(Z+t6^pyBYjdXeZ!W2DgOv0N%^sFG8yU zzslfGLVE%4XYhxi*8soH;P*m@03T#k+_lQTTOM z@*bAcUKU=)QtxEpJ6U)Y!s!l$YV-n=TS?)YS$GnQzb-;@4k^46YxalWZ!#mDfIW+Y z!sCd!Gn&IPg2kpnxe=>Yeo$D%O4`dxT7bQH*FI-8nls8UGQ}r>lukc^5iI`JP4aGRH{U|(L-?}&A-{XJVyHtwA^To zE_PEtOEqdm_;{lUBuXD)Um!f!C+}r z9Ahw@n}fnZ2Fn=yDud}JH7M+6F#B>_P}tUkarmMafH@J1%Glh!4`VylLeKQZLwh~h zP2+)f?013dAM0KrqZOc6|3a$wtEe|gJNRLHF}u6(quCt^9K>wm*lh9#X!gk%+!>%* zsbKJp0L?@dgMSRr?9(v#`+y9yFJ8G9^`a3}fI1DAMiAP31hD*`UK`efQGW~ub}-ty zdg>eW^*YwqDcv+r4>CA`C^pJ_9ll=y3^$3rJAzFj4*{$~kmckuYA&xZH{~DG9mcl;`)7X;6NfXlMpmgfJMk>3f zR`p@3{WzA>8)4!aQi{V!ahKE<=&jc%&1?#xR@=>LCB@rL6kCk)BCD4~*}`H;by*)R zQyS@&z~~e?lI6CNeZ53kK@`+24YZ)Jlzo9jd5Cgg=XIhyfZEBS{Z+%-zK-Q{55oFK z+h+=^hcwHJC?)Ei$zqL%9)ZCgo&QJ?;|rr$ZKd!m7H0_JOQXHfgl z@pTcn4y3SOV{cxz7;*63L18WG23sHOu7G4rTsh5yvJl-ia!olnd+&_N0cP@w@Ck7=;0y*I6NdvH$l!xw zKH$L&epOrt*udc3;yA!225%RgfQK^pC2<4bOa?zIP5_+6V5c||a1Mjli2VVNVDJ-S zCg4#FeoPz!*ur3k_%z^r1}_$$0i4RdV~sYJIPH}Hl`hr(GEwkl66LD^ zl`c_QSS*RtenGKNW*S!apl}9QFQ@$=Kwl~G(|3u2coGkOJ3wC`QI1j$J)HJ+)Q&jq zcdU&iPP-dn{iE%$oz+9)n=esH)Lr7VTLQhDc0E!IiKbZ1YMTZg926=7L$DjA+De>u z#VMvQR9uJi8okcsj24pvZ$rNBysy*hdosm<(MWn{*mVScQjdg}M62(SloFp%KGnA+ zEhs#Ta;(1J;l8my+JAlEF&B3{rCMuFtu~p{z$g1ajt)y>N7JF(@mK88tiH!mC_m~g z2m2D~CJwvKz%li*^Al$zw$Dq#yK603t|_3qd-3i}vW>#KI~ad;pS(iWc6I3~y2FYGq&72BFX6 zyDN;v(a^T>K_LgBFQE0FFwS71LBWVPtBiBdx{=hNkO3^${uDG!gF-ssm28hhCxAp? z<{McFz~&NEo*Lv9Jqf53-B#XB z@%Rgrqv;mr&_Uobq*(#@5MTx1hXKC^SOxgEfcF8`0Dcf~9pHGta{zC^?kpF+!FQsKXayvg z&i`~ScH*v%S~Va%*Cgq!Nt#C8g_~iQi@uCQE*8}KAYiIN4q*C9Ds^b|%c#`Bfa?%W zrRo7w3nc+g1-u5Z4zL#RU4Z)nRsp6K(gWrIKMptpZ~zu`MgtxQxC=1##$dod1I`C* z0DKMbI>08tKLCCPa5~^`0ly;-9X8Gw5WWgJq1*M2n2GQfgl|BcEWlp?o&Y!p@F##r z0v-YQL%{t3j{^K2;7q_4!1aKK0L};e2H>Xwrvg44q%x`OfUrNPz|IU-%ptkE51PR> z;)Fh7K@)yQyt5D4nCB}0>Y8#xmBY4vD?N@CkCXcW4VMnXr84Z zen8mHsI(3RgqIlgMhERBY%JGJ-BuGpM16))|Jgw_C)T9^^vMXOQ$Rp?tUKR8XP!%) zf2${%VUm66uz1w?&m9lr+XC22HN#Jyq_5NA=10lgOF{jg4*K$daFZnYi)B{Aq!AcC z#YUiozn$J2*oG;C{1}COvGLf}fba|W`y68%pf*7F8FQWw2>$}~fN?n>51@I*V}LFJ zT540{V^d7@*Gp%{R6I`WVmxW6p~K;WVHn#^r$C19ZRf z7@(7Y9yGQAdJE7ZW6n#M|A3aiG#4#-5YTUp#}M`!pxMSYK(&DGHRik=5Ox46F)jyG z1?V2*F+eW@y4%bYB z*^SEqIRNR6#{ew>bf>Wm&_jTpH8zM=LqM1ZSeo6`PjnL>Tk`@!b+{ZYPHQmHUIHy5 z)T38Plb<}vWZ+dlX|61r0V}p!Yb$ZXqoDa*5Ux};}Y9tYHpbP`1OSb`(TWx zIz9kf6pAQrF%1AdA*^KhE8tVK4h4iUsBM*z_5-(xvWWpCOHtEQfGt zJNtdjUyZkTG-_*cKk@n0X4r2iX}d7Bk2jM1`E~L*?97XI51u+8fy1upyuy zO?Mo^@3jAJAo(a51G}*SVUoWIZ#w#TpOo90yBCgS&!Hy8|7b$#kNMoWj)0I4*+HzV5h2=JO66v3o$fEX+_GzK@CPtk|_Z-*dIL+KhEm22eBkM zyA^B9c6KhLw#NJqK8o`ioom365Gx{F#!6x>H`t{fdKzJRBb`YC(8MRWjKO7q`(eLJ zn_le5o-WU0 z>9>>qdR?v7xOU<7FkS@dti{dkPVDlRhmSj8@vK@_#UHP}2EDXnLA+X$*Nq*JTS{MW zPxxbci)6ulZ+&z7VEL=o_$=Aw_;HFNnWwoup4)8YMwPTJg=asX{>*iiY9LV-ufAew*m44P(vA(n$XgnL?W9s!T`p)ASaFvuO<+fiHvKlN zX*?*tbKf|GYncTKlCWZD7uGfI5XTjo@m>ozq~<@82JXx^#dVf})q|=BSHssXEZom= zJ?`a-KNV*dek$HwxI_F)A^AFa$&=W=j*kdmMFt%kd>l9SM{z3Zw)(nK4Df&QWw)-& z35`r^$6Dw<9xkG=kGq?d&54n$XJNI6%#w5TzveVbYi{3!8}NZgcf*E^9@>B*;a#!D zuU|=Jeb)au=y9m+cHMd%>aY}bc%s;qKKe*g`tbBo_&<~Pq-WlSUE{dCIj$PfocBM_ z@R(qK6{!Y8>)*WSHcy-Wthg|pKelJ4qF`PwlVw0h)i12>h8>K0gwLCt@n-#Lo9yz9 z0n79hO9vaQ%H#ds#M`6X4H?hZyKM5y&kuM(Uo0v{9Jh5sLlL^M(3S0L)>re#`$2X= zdb0hFW>iBXF=Ax;iR?TQ+mD%KLB8Ojt@;@mEO}H_1b&cM)zs!|w*Y z9iy}cyAQVIo=x#Xd-F}4?BTDmOTWl3i~`5Xfy`n9C|Q8>0dEFu0&MkdNs&Br`h|=S z3$YGKw_niVhh)pzk+(?d@5lYb9SO${raU104zJr{@5=HPfm7l{Prlb)k3>xKS?zJykEE;Zty#X@uN&_Ka}$=38Uoh2Jx{mdU%&_fTiL7imA}*I3zwghTagS z;;mC+m^U`~A00*#SJKv_7qil-oU4%bt-~6<4O#cTa^m-RX^?DB{(JJLvA>;|KXf0? zPh>ko7=W4CKw^HaPH6RGEAjEb8 zHVVT&Sj!}6OL-D6L%)>NZJ(=y2E$kt%kzFUTon0e-Nli)z|@+YC-*l?sKrF(B0u3 zv#{!*mL$oH;hUqij^R%;NdRH4qJXdpuM1-Pj6%qwW9$7W7Cw-z6j_vmEw%<38Kss{ z21F?&gAEAjqO_-Y4J%3#Wb`y5X%*72d`UJN5M(S4$!7h~qoWm`!u^7e?u%zjvQj^+ z#S(=i7k=TV*vk)A-$9}k6x1HCbFk{5N39)8iX_R-)#8AVC_)FrBtyS;3yU$L@MaC8 z)`AtQ0C}B3&#c24J`y;Uabvl;nmmkT3 zB6-B1TNxj8zm?F~9FbRdk}UW-@|@!O0_g8mz)MHLQdsj@SRlv$^9s`Oe`&#OuryLx z;1pLEECTc-pr`Qn1pZbP(0g(0RZMz80|(R+FcRafzaD{N;fvDzYxPmA+8jYMuT6-1Wu(;8~B<2zsjVD zVtUZVLAoc=QdmlYv9l=m3vs|{?`8ERAf=3H9MGsCEXa6b0%CgE9>kCL|J2Sb#D>{3 z2cwRKX!D43pe_jUu#m)P$joAl4Hl9V4XH%P-w{G(CbKZV@Mqv9UErrI7m9J3rAdjV zc?KcxAcRJt)t8F8y$Q_QgB=DYQRqgRe!2R$s#I1tzsRVN-xL zV;3vMv;w0N`XV1IdT1Q*C>HI7(Fl>Vy!s(Etzue})z=Sg6{_$H2H=(`?gg#~-rN&A z1sIFVWV-9ouA1Hu zO@WrAU$}q}8h!E6zHR|N5x6Xhe-1nXTpq=n!_>w!26^Py7?$RNgw?Zm>NF>$n;*Y$ z6nn9;kZ93t@Yra5Mo)ytVrIs6&hR1!ybSG2yQljB(@BEhnc*?miL;oPvD2_VcovTV zFD06-hsJ?+2e5S}14}g~Jl;5%omTw9Xuy;MZ}JP-tZwMJj`&%a|M&_8DAtaZMN}${ z)fiS1UT-R5*bvaBh9f2|u#&FLnCV5pq&j^7Y&_bgr0WB$^>pK6#q7!heKhMkKxg0O+XecS(E8|C{tJ13OR+otg}m3{gyco+R?t~)9sdUXOIQ%6 z82@H5{K6+asec6ZG)w(sG_@Y7--*&ox=y2I-ejo>ru_ZFp`O$~A@!>)^-s~%I;7qK zdSCV>+fdU#urJw$FQK|k1$_&?WGt&s0O{AozN_OVu%}pVH<26lLLpl5G0=yy*gnvI z$LPK&T?hI@J#+!|2N+$rg??|8UeeWsZ@ zD7<_^?BSrRKriXaMs5aHT7-Q&t(tm#Ic{7qF5Sp0g;Cv%ig$}ht?6mGv!L_QUOCHR z_#t(O^=T`p9ZW7@?P!fs+j^+yK)n*Bo{Lg1fvRNnu0g%e;XG^g)kNETKid4SproHZ90+FN?df zNXl;~Qdb8jq9v>yZL>;zfeOFyB8vfxmG~55Yz#)nbH{B(eqk-6XCns@{ayunIq0*f z#vSFLlhy$=!lUVrfW8>?evDp-+AQeF?L4si5WA%77`;@>w{|Q`^F!)jWnVuVZ4$v4 zE=GLXky(9nQ2#rF$yhxIn+I$RXroxpHsm!b+R{br>#+WV%IZ?I*o^g`)$4q;ULT@f zBz3U*=$4JzmO>JvAraGWkwV3=>|5wzNENKUY}^YH-N&%Gz#anjOJIkXHJ0cl2x)aK zLfF6P4nO)v>|}~xxJ)TJ<}N}{p~U^g=>KSlbZ^di79iCZ%qpM(J2LLh1Q&EzJ&W)P z7&`hGrO?koiU^aWNVgZqn76EekQO-(EBlg*I*~N8N0X|?AkVCCwCmWn+Lm`IT5HxePnzWgm+FykTD6VplSSpAjHe3Zd4H+jgRoU;s6iTq zuPWGPlb@wJ)Y{@(>B~4HwK}!9)Ve!DvDT7W7%7*C!ou$6`e$v@+l&W{NRP1D-DE@P zS=-z z{Gieum-yjVP63Y0K3Sr3n+P9iYT0A*f+p#2liKneT$fP%@T!A81_$KcLF=j zFb}Ymz}{up4=DXDl>Rouu7Xwp+7X8R8(2B8KQb(U5?WJ4c3;yVilBXibk&UJ1?>&c z=)R^w>;UEh27OInUBFfYTgR{vutUI}0+t6EO98uGLpzy42bF(qAY?ho&R^r}JT!AWTwd@JMB9}k;c@@>#$!HJbOk_^uR znPF+8ba%`f-+`ordc7QL*=F&JLb`#q!EVG8vqVTN2%7|K6|mt9vojkOqF`WHtQY$; zEY^#u42$(*0>fgxs9;#E7sI$men*V;qK{#*Ui^h&v0l8!uvjmC&#+i8e#5X>FSar) z){9>*bWwE;SmbR*%jO(UIP@ts~u{cE#gls#_^z`t9z!wJCQpiw&8Ik#l4C4miXCT)ORC)Nc<0r zyCaxyKP3LFkaqOM@95P5$s{CR*h%;MkUf!1jQHGjhSPaT;&fNoNs>538S-_d91^`O z-(|p71M6VeVpd9*qJYvde)3s2aR|bQgEUhvY-HVo+o?mMPa%~+W39ehC+V&+`fQXD+T1SMJyI~6jyRsnegh+FmZhpb(vCG=A=+Dra z6@?FxZhR5hJQJZSAUoRJ>FiJO2SC=xK|f1|UgjZT{0cmnES^^4)=_H7uhDmj(6FG^ z`kIxj!dJi+A^gNr4nLz@NFX7VB@1PcJ|V||FaYIAH6~pFYsUn%+Rhq#WlV?+J@2=A6J8*s7uYYjNWdNyWFJ z{*)6*Bt%%wp_l5BR0=zc?>HLHMhkQcIp|6Bj*Y@;Z0*Z9B0qf;dzw^g9)oW-MiBk;--^!`(_y2EB zwV&F6?YyR-zP+5v3XM;ixj$p(Zscj)9Ac+pnx*-O`3AU+owal>uwG6y6j(1O8brN- z`P_BOeBOY3h#N_qX-$YuXgI@^OL#duJrgI2;CA5GylE+J{(CvqZxC~eFIgt>qfU~) zvwhVS+@<_C$D#8-@mR@%swhmvT68O)y)BBRH(m-P#&F7qc(9wVFyy=M?>h$FhC}<^Zy;wQjyWdFflU|J$`>7oKN%yIA3(`DPi`V=KEwt`! z5}VVlzHf}&2+95rPBAz$m2`cy2ojMI+NN}~p4q?<1@9@`+Au5ZWcP|kEq^>kw=2}Y zWW$z5+r8MCb69iQa5M7om^-kCmv-&aUFB??%{Y!T!&WukyEltZV3ibLk(*w~Q-~nU zjOZ{@;#&ALnDz|4m`{U+gN)OitlKkrn3?M}ez zLwn65s1?=cb=vuK>}6{S)kPGZKlKE3jj(1HE9}poNVZqeci_&+xu~dP-RwPBIXsv_ zT-MB%*y^^o=o9gYm7?${^4up{VfpN-NEXVu9dXnA@Tjw1X;)m7UQ5-^%4hr0uNINK z9%tK_?mgR=%m`$eZFupW#gVVQ+wqv!?e6`AR?9X7Vb0mh%p-#-jbvD?1El$vOUYO%#nCpekSL6U1o+;cTE2A zfUW1ncrMM!;Z;RiRosztoo6~|b^j4NfDrRI2<;L-tE;A_Y~5+bIfv3o7vrzA#?3&E_dJe}V+B?hYzViS5>S)%HXW(P!W_x(t0K z)g-a~?syTJO{!houp{c6SV9RXcA+{i_3G0S)U1g;uZMxj=M5~kAB{n))%RR_i zT597!fZCX>1kfIfdSI}JYq}rz$j;4!nQei;gEu|;k(?u21DjZS&X|6TH%sZi2~fLA z>7{THGDfn6qN@EZw3xO{-rahtU6wqg#c9?Jqu!)gGBdYBN`ER)+LI@R$}m1o2g?3e z*vY`AThjAA>1zYhXpqX5((enD_oSzolxH>Lf7`H91=x*XNC;vS6Yp6Xmh9sa*CU%@ zf^az`Sq$5SJpuUkVinqdHRgvXOu&A@4jWx`k4b6!u;2A~JMspg_WEx2dRnqCRtDLJ zwo$T|4BlmU`NVedkv{6}_s%Gp&JCAkYhb;FH>I z#bI%9Bkixdg=yV*p%i}`_y*=?=r$wSWfp|VA+C!nZBA9zC3HF0a@Pms)=m0t;Khzp z?R>m)`;YFpqr~UHR~BQO?#DRa9}r#*#P3O{g9nY3@|#@6^YL}@k2N;7-25qD$h2X4&ILM zw^iG;7x*zWFK)o|?N*V`B!Ba=mPD6sOV^ERw)ypdKn zv=-YXT|ke*hLuQb+Zk5_I6IG(D{&gPgKVr_#7>KPe+C-^I8B11W#i0@lNeep0xMIP zbxdXjX-5;+L}hqMK4Fm!E70(LFwOq+xCs1^Gn*c1)*fz}84A)&MF zz7zYz-TV1r@$Hd2l!1ic^Y*muv=g9yRoIpA@-E=~uP|jOyB%2ibmzg?+-p+B&`y-`T7-8#2vCs&Ou?QO9`i1u@6or;b_#uR(Brrc<+kJrbRo zvAe}uf)^x^e#~Owqi}AXU8F&%AY=hPSQN)#Q*eVZo9sW^YrOHqQg-Hzy6XF*WmW%}#Ua1PeOAH0xom5wl0CIl5I2CKkKy4lJCS#RyXwu>0Qvt zMcN}gfi?dd+^I(`2jWaCK#F}?)HRd6ti^Ud7}rj=lVF(;c4Q}Dq*2e&?z#ZqLQ-rA zcQU-82dA4qu0jyrpuD54I|r?Mkj0o?Wb>J@KNt^5$+H!2iVjP^oi6)i`>P)GMbGX< z5MD-VNm?)qXDR_w?B4b6NPBF((*}CiyS--JaA{phY+o+JT-znvAqann?2E1e1F%+c zyH1PCofN(?@@h0ZvHh{0*iS`H`yVr$_CIQwT`Y(9#D2B(GQM9mjZUf`^_=y;YBuhc znl0$5S(E?&uVzKCkiFajZdiZdnxG6RwslK>3{bjX+ts6U|BjXFT|+H#LE1rXUi-f2t)6b~rAmRem9 zh5^<9roGG%e;j&*_=c2&dJo>TppNujjrbIHv8WM2yh&9j2+KogAMYThMNIn^@JIOM z{R8R$I;%tY^x2QbQf zQ1ZahhWL3{PUAfPbYag_4XcV6Nzx6B#v?NW$Ew0HE2FeGfTkB(M`^^&D^G0Cm-~f5 z5e_=VF8k31#*+#|0_;=8adGvD$FL$*(8}_4=(Jdfv662YIR0$LdwzZ2G~6sEeVcSt zWtIokX-60Ex0&HJ+AOAyFpD~EQ$5~-#L31gMxA%d%qm#v*1$^lSXk1gvjh6+sIpqU z1G@8~4rOI=GiS(*RA1hVSTcT$Ae;$XM|xpDipCX!5SXy{ngK}f0BE=Yv8)1pzJa7;XKRHQ#VK{N;xRkMjJpUe#`uPaK==;d0EE9~wA}y%RX~ zE#v^OyLbYB&QmY(_20?4zOcbqhHy?C%0K3jb8QGS;g@W39YOe8_`P}gf$FM$d*b#peNut>Xn`9Nxv`;HbD60}{@>HcA9S+F7*fYzZJ8q+uWztw-I|FLw*mM!o7 zk96}0ZFE=;w)=$k?j7RvF#}vy$S~^aW$=#CT_Lyb5N8ZabrpMMG71ToXF#G%Dd?8W zC;Y%H)RPpPY+lN$<<&mnZ;;U)F8WkyL7ty=-$?vKxuwgw>T06$X7?)jn9W_zCoHhe zB0DBOK5~GFSCL2R`J+xv(qH_-DN!NWel8&%w*|5QaHKLHEHh!RgtKY4@S6aYjXMUM zSA4L{#Cds+uc8|T!mD5z8}|u%TGKmO%Li~zK@xbW&Vq0QT$9I*?Vs>F5&bevRAx>b z*1IATXT1bD0_}bUp$}eQecc(tIWi)=7@<(|&mstMEZob&*GIk<7mnF5sibXL+?nff zaxRy@JYUCq<`0~$lNBg(lP|uhUqA9l)B0f~ofy{kuT_5dm7$r}EyRobgl6~GV(A!? z`XhCmUziV?>?m|ivCrV+@TLkk9KMM1`ZCCcA4Ff42c+DjFTzLwKi}v_zGad;pS-U2 z!R=QvtZGtQk*74YB0Pp=IR)YOur0v$IiLuzI)E>ib{9T7@P|+~!+wB=3cm5^0N zt8WaS;BuNckHO><+OVpWbSV~bfXRl6)mO-`hwe4jf21wx;um2*P)zboLAVVX4^j?e z`7{^8%Q=q|=}2?Zit>_8YU~?^QY^Y}K#13LzpDyiWOaaWNnc90MB||nXdR4&60Y{s zs%!NXpaz1#;dP;g^>YEzNiX;X;igDuoH5guVhj+^>=qvGl?UM_Oc1VOcaF8(w>5=& z_A)fycb0wKDZ5E~QmgMa-Y1lWC;5yIlT6|3PG46nbbi?4;_vEm%UO6^7w@51G3t!4 z2Gn+U3@^sZALaQPv9X{SvuiVcr7?LZ1?@6h5dMfWR=40r%MhoPyb%b(PO(v(I=95< zEWg21PI0`lO(v&Pn73FEo_lZquuS&e6#Z+d5>qx;i+9hh#vJA{KgZmewDZK|bXZTd zY9N`>z*)j{Jr`MWLIG_c9uNk7@+PH zgt-A)kqlVhj&S@Kshr8jZqyUSI_+7Zwmi*uNU@HJ^iJi3*yi%gFR|kuwef_FgKH=vGR#3LWQvDRitY)g22E2q) z(5PR7odD%%1N=ltas1jm`_U=K6p%x`?{9#N^rm|%wLX0H(E37qC%P%X{;8<<)-=(M zdji#fMza0Mc^^dXkam{AKNZe+>x=#*%5a}dAwIm!Y^J+@-Je8-0zOaiI#*?eH}*!@ zn_a9Msc8ye)&)!lR=fwh@0@p7fIQQ3-jT>r6#f8IIc^Te!TktXj{l=RRlLKwMQ^VUAz+da36*u&JfhHH0LQ+I`DniJ!_JI|x zVwSN^zezOk60FXFq%t46c&0O;)QEUFk}GplY;~Tsp6rd1uPO`4UJPf&5o4FUzg^6^ zf4hiP)tnYk-b@Q9y7oY){F>#>`jg_`^n>-!*K6I0#RtT__aRnhBqyx};X}9Ao7xnL z1dp*zsqCdGqqKC2KZ%DYSK=QmZRC&yn>jh|hA zK$P`8ASyCN;UA|@`ekDiO3S8@_iS}T8l|9`JHH@1j1g-C12D5KFuz6r>q!C;K}UwLcB&7m|W4q$B2&i`q|yd8XE zB1T~zcnHmB`Za`Q;8`4YXtd*pa`6F!74y+kWo=@b43y7ck1B6al1^9d*5H73GRT04dV zKZ5mj|9I+Innf$3e%8Cu+R~TPjL0Yp!M_f*z^ANM=aEM8!QmGcfpd#OA-*ppe2T9p zFUw@TpK{BD78>QPK;F_UxdXGr>A2SUNIm`kd_Cvr;8({zEEbcCLKL0z%tQNC_%hlTxzR`H(jugAq z!I|KXIct220=C<|`Z4Fu^gn6KzhIpNPsi;V*~R|H9h$t?^^5f6uRh5g=h4CA%ejSr zU#P_>K5QH0<_k!F^?h5%rBn}}+sD1c;mbHNDfz$RscwnK8?c+VSSJe?IYaK+G?x>* z$>w^UYsK2<#YZe;wR*pU%X-`G{gF<{2imo2C469L?b~2y`@9fhzAqNG#IYzB9&9&N;H@>lBX^{{;E`P;≶~~?`}l$~$0nQ5T7b5eT{__4b5q<) z*3uqiNre{goHG;({Ld?R{GX`E!d%Js&i@AOIFv??_qnnL*=p#9;4NB`z0_@9{#VzF zj_056o89MP|Fyqa8z-CAAFpF?a*rpv_pFVJQ)I`vFFk`7a_%L|`GO^juQ>REE2U+p zmnn&-F!oHjQbx(qURzBln(x<~)6 z+kzgUIJwLCg4{(i&qxQhJ#O=AIlg1JE!lnG!;<{R>-G6FO$5@n!J1J z;Qw^uvq(enDV@b0>Abi7oT$jV^rE~`|9);I?x2vi)3u`VO5+MgYa{IS7nL8jqn20ZXq{(7w!5;_VB$g=Y0kdtCbyyvh{U zUKZyTZWqTjros#5W_etDysTK9G=eXrdl1gE-~P3DE^qhbA6j!At>OnNx#Rl0J6r=+ z=emZvvhB0&e4W~RR?J;<#dWnY%OQ7Eiyam&cT7u**fRFgRxa1ll6o9(x$l{cQ`ksv z^S3E=^9N?O^u-%vdBqy6PyA5M)8(qDeB9ot-&-bcmubxLxOuTuRC2>)1r=rSp5jTn z2f~x(5S^(-5F-_p{1_d=57|oElxbe~-ho#kVMt{sevG&&eesu&RoleR&@bcwC;wH> z(Hs2;>|rZ#Mvn;INNMr7({YUo3%Dy{@Y(VfMJxII;5`(U5e-*nr(7uUZY_S%nsBbf ztH-YrzuX-Bo{z<|MB~O~C$aaa>bL~8I!=k7TVvRxv68dXSS)RlPOD8yrGJ`uAhEa< zZz29-xt29lx|9yite*ZYH(M+yeaj|yr}m%Y*gXaFq(GV5;YR(Tw{h+Z`1{D#ORr>e zcsJ!IeOUrzg>e`7J5{~_P-J7UN zmV-2xzHBns%TCMfx(1CyYwv67Z*LJa5woMOp>Kh?l*Y4A3<=^kg*~C{K3JYjw9hE( zhn%$VLm$DbR44vdMO64-4y*TZ%ciyImT9`yPo37L$yRl(S50f{oB3GjIM8oGK109l zcsBsAvzd=Mxy(`JkCpRv@fd-Q$_Q*?#}9Mb)x;%^jz`RQB7F-->iMzu$v5E@;`Fud zO|(ZqEfUBE?c?6{ybSviTJO(x7S?MTB6!WKuxRj}0AG!{hcbI&o$WMt3@asz5EA8D zn(K*ebvZp}P=|<$?(my(k;13bu z#|UR8Zp%5!rpVBX;~zp!plDh*P7gj8kdZDll-tGkq?Qq+;ZLn;mX zJ)|4n9p95K9_bGKSGpayqEIiSsRDe9z{kFuD`JyiS8!|}h0IpJ3^AGjsv z$!JXShLvnr4dR9=JrxhU4_g>_*emApV+@W6Zu7R-x>~dB;%S;`ctO%6!q1R;wS5pj zRO#vK=hyOu&%uU<8d^9J_@vxytE}&AWqu}b`@hw$9^{1o3Yn*$$ghxc%t4N+XDjN{ z+MUUrEya`DTM|6|{QMn+D}l>fo~%EK90$YOFV!Fw@qcbDBj301L?(@38l5WK#z`Z1 z97b^KiLwT{Bi;dxFPqk`a_bS}W;lBgVhp<9L$mo5d{#+Xf(_wJm)@0!`Pzb)rqbL# zj$es-_!g=uEN3%+FMcKJu3M;SI3*BYcp1MEb?YruMOeY8>+ma4SKmUtiT4Cb)avoD zGU`!nd3cN~3!|bh^Xb$gT!sEvZ_lVb6~CEZ@5~?AbOwGmW4*IEyv5dm*8acZeFlp( zv3O8E$9; zrJlk&FX%AHS|UP4$Z5CQvoRjlgr2o&F(Qq28`}Qf@VHVAw(-0hup{Me{pFe>&A)ue z=jgy!;x9z-%6F#g%vy8NMYZxAcYQNwb?7jrr9UZ_3bB3+8CER(ovc;9>uWiKxlN_|8P-dveuJX* zlYV0!yZYMGFVOfr96HEx{fiwZZAmTCnA{gq^e=V%`8t>MPi9Xdi37I;XQExHron{0 zQ&mXs;?`=`aYoYku!Q7W z?{G!TPScr+_2%LVS;fW*`4hCi#Y@QllSbZoX@qFl%B({i-kyflAp*;8k{+MxmasE8 z=hBVCIbqU=c$H%~C*0Mou%oSvStfVqY3NW=U1(wE%9NQ9 z3m$>TvmFM#y}iYXP5RZ^xK=JKAI*KX*MEF?Yy*SmbhMAmSyZ;rZPTQmh#M= zvRThuEOWoG$C>)#H%`i_*x_yX`@H8)R5;WQvsWXpD5bSI)H&0KyY8X!*e&=wD?82j z&4#5iu7SduL~$gFm){aiSwMzAR8q0!Oo8N9L8mw`Nz(&9o?ttJHDK!ax8H?cf#ydAP+TG zMhm_r*;{!Tdn-u3%%!(`Opa_jz3McTa#hgOs*+bJsuB^eqjQN+fIa)2mMi#{)?2%XnkD*Ll&hOpf2DFVgqm)LTj| zQ0$<6+?Vqd<`zh&RrV#Ur7sEJ`8ls2Hvns%f|9B*++{GI#4mpvqz<+V~^=Horp0Wos_+1=Tje9UHB5BB4LdYppoh?p!Z-bKdn_p|@jCBYXx^b4fD{DRo0+(7j=}C7x~s0xLi#WX3pujEcwO#?GGsU5d{|>fT!YlS(>Ie z1Lx5gWL=)2@7#1w)V92Hlbe{(Qh(DrF&_UrN5d~)S6ew}Qg{kYGS8!sxwe_K_i)#( z+z9<6m01f9R+beP6;Ce?80v#v9W#sXaK)SF6~~zsmJ{&hCUIV_={}q-bZ80kwy1D_ z3O#~AnWK1+hgxO`+5q3*#VO=&-U!KGzSc7&i@)$^jm)#ZeXh!<;l~zw@4uJ_pQ#>` zc_4TvwAcO+;ZS=z|CX^+aM@{mnViqnUR;tD-?B7I)ADeZs^yU^Maz&Z#Rbl*#w$_! zR>&x3Ktqu$n=%4*iuDdGl)>o+WWwl;MvZ#9em;MMs&E#ARWj0?s)Np{v>frhuz&dtcx=ab8vO>_9V}K zJ+~VDuUbEfcNos zPFCw3;JUvD7Y=k9a4t;r{Gd-+4R2wxM{`sc`j<2<9O4@I_9?wgEE`C>ieDhf&T?ef zwVt2!ajOTujhOsueF~^4u0QE-U&-fFEUz0}!ECbsq@ViCtY=UYE50^gm+M1q$VS=A z-O@@m2sPoFJmPbltx{f@Dy!8uS7OA>sf&j+FfK(swP}II>UDC~Hn}b~8rve~%Egt& z)x~Wx)0IjZ`^9a%+3Mw1%DgzUT8i2@E2Xq{Id$K#UyfTK;aEX*4V$)V@j6Z}m*u9k z$a6=wU^mgCsZ^S2R4F|^;SXVRrQEBQH!nmEkb%TkUa5>*Ekik}s(DSQO&OJUH=qq= z6r;b2%Hp{B?AOVqc`eE67AjqLTEotBH1Bmdm1dbV_Wt&N2u)2KmolApGT>j${m|-t z?R`8S=^OOg)gxDLX;WzQ-u1~ccaAFVyb}5f7+a=O=t-Gpsdv3XyArZFoFQos!!^B! zw!Phd=fYnI3zm?5jr=&MD!bDvna zANCP7klo#e`I9A1qDWAHb&&e_HpkI8OdL`u2Fjo zBh@Vp7_(EG4z=GazXYFh;IZa8lly+l*Fk>RG}-H{DDH9=O!jW5cpus*d`oc`C)e9K zc%shg=IW+S-rTeSQds`BNIkS;N8hObi<=*-8`b2t(#iN0&ipa%S~#OFch)Mu8@!I` zI1RzduZ4ERWzm4T4=qLORrR-LdmNYpsV<$@nQUs|N5{Fp6KnQkTxc`=+U5^Xy6&64 z9@*$b;*;7Bpsk(U@IS&RP@lH>4y-(*#b;<{YRwQ0DQLdvF zCn>nH8DY=SI3L%bV|MiWSQOL#A)JEjFq`d+AOSgTgn~&{HisN=I}1IOvz>vHXFH!f zK_lg*6B#r1iT64C->bI2*PfoN!Fh~>d?pF6LFQSZb#io{I1{?UUv|rm6rtQp5!n$s zwSN*$tK&?hm9$TsYLOkO%OEayJ1F-@IMX=H#vQiwCNu7y=zOMSx1(Cr96s}9NNxDStM%{LerY963x0&W#D>90_mQQK{fvHS zNyZvJoBZ6?G(RAkIJLW4yw{RjRwI67sI_Ig3q5>ZKEhTSawyDFZ5!EQZPOM*D!D!b z9vs)p`{wq&kUqWEns$DPqjud!NSME3d%>3svt0&9)s!WUlYYHrw@rSD(&v^XcycRw z!&SX`4PJ&B9uUnIaG2tPQaWi%e^f_Krpp=!pOGKwXk~Op4EjFPbMW|wJ@&?xt#YRbpJjwpxrICwr1}+ zXO+LTlw@Wr2l6f2QAXUSoD<883mkRJu?vLNj3-iBGhW1gkmUERmftik@^B-6iJ4dQ z+m<>}EA~O>UkaX0I4Tz|fya#{uQ+txD!E3qGrPbCF~KM3dRFbLl6MR6|6#+MIWjd8 zeYo0&KDB9m6F~`Rpq;PsLDNBC@gz!U0riaIjBm5>h{6=%B{OJZK(`>bq-qqN4CYQZQsz<)`6f5c-R1g*#vYI(=f35LLm4`AY$FfN z9@fYEja*gzB4~=Sd>wKi$uWb=h+N^>P5Ctf-aZ7pY16eHEj$x`D0u{eM%*7a(9zE;~eLK`sCB)%vU(*`MB9aoT9fot; zQ7hhmjW5IR$VMw#Lr;b8SIViPOO`~&nze#oab$Vn%piixI@`jU;in`GGa242C`DD1 z_`ZlW*zT;9Qv^0Gx2-`Qf;FZJvurP(a@rUR{Z`6Z;u2sKADV`zZ;{jNoQJeSX;!j+ zEmvmRE(^IX#9=3w;i(}I2TJ?l5vqjkavIir7qA?{lL(g(?Cc%TfUs{dRmlR@pj0s` z&CrHi*ypiJR>F$Vh4wE4y-)o+L!9Q$dW1EznOQ5sHFhdBUOxJstb={Q?)$U&n(yl8 zXDz=|-EnHeBgW;>Ji_;`-#c9Lg1Ij!XX>(mzx(I9 zYpnw~H$HFqT2$2@RS&WSmM zxryh@hQ7|u!Fc9-eM_C5Vp}ic*C*mzjHmeT_IwjPAqDF#7JJ#ibcE!@oG5OwFGNUA zOeXr*FT9<^`L$YBIBehG$nManhxTeis*V%vHu>AU=6bDt>}7_Tnl(JFME;gxJ@b>> z>oK}qPSc_hWwKvnvGQp7U3OK+1+Gf|*0^2%K99M~aIzgdl79C7bX+T z9K{o93xU(1ynThWFo;~r{-n!DR0JxyS2soJ-S!s z%Hs;Lb23{c8mE7`W?p7yZkKg2!?CZ&Hx1MejI%Yq1RQs}e3gmx=_I3%O||>~;d;qo z@D$r){Y8w{vt7Q%97$Z@uyf5h zDq+tIe11kDFj!zLxqaw;A%FJkSWC7WV~c67f#L!-am;w8o=uJL{?#$w^FemZ37jSi z-A`yJ*1^uBKhejfjzAa>*yt1L9f^peYaxxJ1<8#6_b!6dOJbcOwZ9#f&o5pQR0Ht% zO1wa{U)bq;$zk_zbB%B#T`Tb=KFC(J5KhBpl;OVAdE)8V#t*VLpU@&i-S*dx?C6tC zoWKYheMIA+UbyQ#4`ge+NQv6qep zj>-EVo5vTz24lR0r7v~^D-steSdqGw%~W;&<#EE%R6bRA#p94Dcfb5N?Q;|O9euss zS#AYCF)rG)4c3XHHk~hKeB3xdIsU8Vuf;4kQmuOhQUjtjGQhF_&9zMDHG3x3gzrop zNtt=bPYGYN8?LUNRp}bhi)I( z2P}V*yUu}CT42G4C0;E35`PBtfPIKm(irbcPoSBXSR4tC35_me?++ypJnPW55mkWP zNAHl|5%)SSw}yXNFM9{cb^>Z#t zhkmC|EIbqgiNU>X*bR(?BX4ue#7h5;_`D;lZHviRY?%#61BD}qc}}KSbYpFvODpU% zj>tBxZ+p-8x!Yx#`FkK%{fvV@TL#>paJBY&HgjaUr4@9AkxSLIZSM)>oer=X=nuj^ zlo`u+l=4w`*Cv1_$X%5@1oDV);M3x<9wx^c7e=;->HF~%*W`d zvoi04ZUD6mSQV4<2C!0fyAdh-8G7cFT>3@A!F3(l;aOd-b@Y7`N>kaUZEf26hHS9C zAxAz&>$R$T`$n2cucXPPN$3Pi0d(B7RgG`U08=*LWNG zE;la0T4=+}hb_!?Sbg~ztpO@&y1Nqe5|_?m&B6@8NHvShn4|Jx%*gj}wc`3pf%nRO zqJnt$h&+-}-aMO`?k$C^m%2#7aO(jbj{E1)Z%D zO4EBAE9I+3_I6ltpP3Des8a4Ty5y_kZmi0%>OK>06MfMG$GRr6x8MBrnm7=0V;1W` z!}-LR^ifK_ag?X1M*MzYz`!Yx&L#KZw^u;^gLy1UMsHb=v*1Fw;(rGDP+r9M3S|wz z?piBmIYGqoQG_9o9;jo@a)5d7|TM7Mp^p^4=CB7=X&FWZ-# z`B8^j*U%>i8@gS;E{Dtx@yzS83bLvl^V(?7f87*UOnZJVaIHPER-j#<_&Hc{g^`~2 z`p9(FGc-NHyS=AV$OTuU#t{cP@E9P@fb~oVJ?jXCPj?!=)CdN^10B@Q{r6Sk0j+g! zm%X5e;+uw9A}l)`npT_&+SVeMgN7ygl=_3U9)^$69+CC*!wx;nIWU|Hb3!zjnUmPV z;DYss{@w@Pg0c^iJcvnq#q-idnh$I$Q65@oS`3qBI48D!y?MpEto6$$Q~?28RA`O_ zC4UNPm*OguQ?dSM<^GpEWbPZFCO@*i0s7H^`@>>9V$8tWnT;4y-W#Cv%H+J<6~9@r z^7p^_{mQR@^YzN3vMYDYZxoE0c%#6tFj}^#Ks3kgS7EFd0h`?^CMVB%qVf=yI^=m>lx*==sA)NvnHt7J1*TLV3<@M?G+Dg;0U zLCvhRxjIq-qra{bvcqz(IK3&Fvrq}jv+T9THi>EotMO~e@~SFoOUxgMmv z7AEUGOPzC_^YY8#Gj?>$^u%rODmzkYl^I|h@#Z9_x=+(f7z}okzD)N7H|d7Mb`o~m z-^gdO*R|0uOE9mrt}dxKjH4T7?UAF=UmqYBf{o$cM4}x$zwWIF>e7u0g!~s}4=u9{7J~mCFWUg&?8_F-MB&4O9-BZuSy> z97MXVaE(AWT&EiPL%_DAT=eZNz0Wx!PZ&TIK8n7XVdFcF@C}Z#CQ3zhCd`kW)?RN& zSGR_tjs>m-?)pvm7V-T)5Xato#FSL5k{*z)dEa1_qdKS{YkC%Etxts9h)cf>Z%K^D4dx7Kr8qUkvKihInSBZ(0F4iC)4lwS&F&{jXNIPq5jZbr1=lZWX+uy!#E7lcJRvpiNa_f_IFo$F?vaOB6$Hy2S1p3 z-A(WZ$=&8?%%(SbRuz{>;jkT$=MX+v(^HbI!&yL#?-$ZD@_l*i z_a>C$8}-m*;#i3tH`X_7_F5{#I5`P8rLa@p!R(eA-9*V#DX}P}qsJvJQ!vk)N590?_;7NZQE0W~80ENTrX!2dbex5z_|VEozc%vj-pH%Tel|L} zX?mCIvDfBJFVb{)8T(VjFUbW>{}Fg-uPvJ1#USkUMQkSLPA_b)&&u|+uW1C28a68p zPg!xs)iM|9F7s_cyp7`b;*Cw$wpq(zudx~Wr#X-?1Sek!Q)8b4r+fj|Nu@2JIa+8B z%<=c@m@(BpZo;vqEZ}%dbw=?l!pQBrrFit&Q=UykL-ZVlOi$~5N%kCQ53msmwirQp z852Qc|E~NHWXuadMQuTjdIN>%3>4BR?*um#)ZT;z9yWzLOZ3rv&tC)D=tRkYUoM(E z2Pm9S&KovGG#7$RzM3S%u`?T1--S!Qc@Ifk?%L@>^#Frq(*f(*l4o(%a} zTOxA!`~*`=+RD$$>EM5{Q^=D5JH^@uvx>8HXq8vc?qt)(V+VkiPR~&bn=#g#{_aR< zn5T%D)6Z*@VQq=IZu!zA`CU(xDkabCa@n*sI%tRfL(Wrn1H^IlhyL8Ff|eJRZlW5w zVEs7p4C?JsY5{!RL%9+!_)qv{#*sDuJ}J{@*x$D(efsCxlvCOX>b8v8?Fow$;$*{W z$n$IeW4cn0S{hOM~q;_ZXt?x2=cnmmlky@55MKqS-yS5g+@&xo$uIOq>TZQ71tU^gkKeHWWBiU|{N4d%dC)HGwAbiv z!hQ7aflxAL7;mOj%?b6wTRKFB*QBauR_iZ9@8Cl{UJ;5K8(XVj+CZbCEoXr zqa45cu&XGzg7HgJVsZX#HZ=}wg5EnjJI(VHplp_ewGo!br>}-NOtZ5U4wE=PJJFL3 zeD@M~BaHvggZ!np6#mjIX+H6#Tx7BQ0(RCghv_xn?rgii#zi&MdGBf@EDJhznM6?y zgnl=0s3RwuZyDqMOUKM;_5>sezOjHcJ8*G|vCP^2bX+4dVWWrfjdAbG=CE7$<7A&W#lT`_y0L!~=hklk4Cq zst-6|FYPrdFYPjn-|ylS-krg7BwO9e*HmSLo`Jm%%CWZB^S%!U-*@&T$y(H#5c9q4_HBe0Jdx%Pxiqk2drIA)Q@q0 zn0;)pT;R7=gk8)+@9pVJ@NsF$h#iKwcOAo&R9S$o_WBXwRAX4h4-Tb(XF$N){a3HU zTd9x6{$~E*q$bm*R^kr|z}{`(dw}PNnIXa+4V*>dE6!HNKa7F$t>8R9##r>eWln@Y zHaNC|0b>vvSZ}e|2;Ia-d zSveZ(TA#5$B=*{XLpm^GSS1dSmAwvr=prizLOc4o6jm~NUJI~vY8|ZRr*}lMX_CTi zoih+(|4Llg!y*rS{4iFYkT=YSrMd7t%5vJlMQ_$`CtVR}hG0fKjIVhpeR(c0v6Kwr zd=@gdO!Um56*o`oH);RU@vmr$SN{s?(j4~ssH;S6>Qty#`~l5QSngi^`C3KL9)Mc? zrSYe=QbK-5wR-M=@zrzk4AdqEwYdj1$<0OW4p41Gs*R$flkU-WaL~@d%7}dgHEU-5 zCe3>tr=t_SFJ5wK!*zjo&}%qXx|t$WiNHN$kb?nn#$+I^qgexK$m`a`V=hrr=j&Xk3@4 z^F8Lg02v+U&+O$o^@$axwRx6D42|h|MqjGar%3N~i79y(iYYwSRN+X=wEDUx2PB&U>1`7I5hZN{y~m|)SLn83(4XoLEx?Yv z4-_-evYBh?zHV(=IrtWZ7C>UGDmIdKw=@@Y8jN)IEwmuD%(#yk^e$`2nx~ob)vqCqc^BG$1s?{{wWlQA-t+T<~oIP|TQGvbJI6%CFVO~bRE$lG}-lEJR( z%_v@1T;qs@_7uEQ!4Fl#+Uv9-&PppJ9E9}nAeF}Hjt}5^5Z6Pt<@mAy{Kaf^zr&{6Pqj$$=ADjzN6YokG_-wyAnvkYajx3Ww=QOAr+z?!3~ zQP(mr!3PI?Y?aBqdC_g0m1vH2Blo~|WKA-yt9`lPgcO1kf?u7DJgE?VTLmt&#bn`AFI{@~R^0sweC4cax z`Wig>=-h}8u5f?onZE1zz;cDxoM&qVWQXyIbnFM$=lJZV@SG0Q<^Jir6s@sANeMGd zN-U0@9VHQEr+Jky%xl0wiT0@M>-0OaG5`_8+t7Gvuh>r>J+X%Ze#T6dRNZeq7HKJ$ znOv-E(?1Jc{wtO7gO*F-%+mZb&I;Hmw&jt9oJty#&p0Q$)!o|1z7M_=N`W1D3(g?0 zE}04&pt5|mq;dKRbZ#%Kz`n^p;AF;q6@04`dc44?&kUr1I=ZuvboE53H<;WxZp&|$ z{@2orOUISU@2@+ga`I!y0%H#Rl#=(GE5Qb&Bo7F{Pj-y*Uv6c_;;f~NJq!0h&;EJn z*{f`eR$DM17A;RKVqvqncylH!G8psO&>@s{HMFcpHAR^Cl^1Ib*6l)jZ}5Vfe5LPt zKqbAMAB2s$=wWe%Eix+x>YU%?e-)h9NmhSknNc#pj$?dUDYK%~Z7ne62Sbm_cy{Q4 z>GuZXLx7Wtp5TR`Aawp zo1%vHxQY);?8DmUw_+}_)!JH|WRX4;o~_w^n%yePXCZU1ZUX1gPl)iUd&p2a@nkw3e&4s6m4ED~^uoPBLuI%~Z zG2VwS^E|R~Ei*R87cm?D0^kXZe9Hl=tWI}Mm(oU@gSF#!?RwC? z{r0Kn7>twTa`pyyT&Z(*1&`v+j5#1n@jby`1^2?b*_p9m;Z%3&#`H$MILXaF8PV7s z%X+8FEi1J^^D9V7i+=l8d| zhf1Ldmgv-wolfCQ*xWqKHpn^giT<>6TGGZJM>S8G%%o5AGPm63Z79$33w(o1X^-X9 z!l4asZRFlXndZ5xr=u-%m!}qg;EpY>Z%jmvcL=vreXSOE?A8XQzI5Uji`g)-Uuk1; zteZujJ}#(k6>d3+`dta0#+X&hqcf5k8_KOpSybye{sZMkzrg4{dm-7AV|F=#b;2Xn zSHV~O1kHf8EH$Jvy2}0KDhZm-%K&jppF6PM)g~L6k^a!Tk#ir2}6cw z0LH(eWIs54WovXEYggH_{VqY8hDDV`m;IkwP2INZv*Fypa3qE5Iw`{sPs9#<(<`z73bIt;0WIR=oce$ zJt?1!*_+Sa_Ppc0Cd&2v^ZU#9H4Th|UKpF)bW(=uqU|W|$RTE%V+yc>ugpwZhG*aw zyC+E{o#YSR@R!!^Rxc#8@MIPvp4@2psn{V+3Q4G*U_%zv+XZmtXdq2 zK0&+s8uyo*Gzlm7IstQ|0U@eNK=eO@#w!OLB(2Z%&x9m;0KTuOPydGg&GfH6PtS*4 ztdbk$!laKqhaQr%vMpy<6|`v$Cq?O>!Q&V~t%Q74{|tWA{hTA(LvU0I?_-(%f2u~5Dd-V?}ERsYs|R)q`(|`JmIuObHlTO}j*bk2sBfNvFh^2C2oqNm1 zsz$DO3uF#gp;28W|I#=Y_dATYx#zAW39*-?L`9hk9} zU=1nFQ~9FcZv*!D@LkQM%CLPkxp~YY*g(RbotG*Ytxwfz!VGkBt_4CPYg1)tQ@hX6 z4n)3~-Z1m|7I@Q3a5m$4n{0N(yI%jd-skUT`i9y`Z>7|oafxNsF_x}85(-DL+zNMh%ne?x`);zMOr*UY; zNK8HSOg^keovdZD-`kqE(Bvk&P;Y2z~G!Wfj)ELp|cp7FC040Z=J*ZI*rP!TWAFC_?A3zF6oBn*{If^ zV+I*rky45KMR;k_siVDi%!VDZR&v5x-60(h4h{U*+_1JK*&kikxrDbMMtM_oHNt)) zCJj`&?W^^(c{}XY3ga3NgzX6xE8?l}yK`v)jSi#@hcSXp0}Rt#2!@K2yzDSRaO9>!ewOZZWEf9PI#x^ZEIZ#zt*8!yc(uK~Yb05@PXI0Gr* z5R5Mb4;MOszZ%Fx&hr%QJ^{Rl(Jq`EuoJbP*&muo9_OBOIr~EiIFm2zqe2=WzYA2? z{?K3EBRi*avIuR%bKv}*lcyr*JCL&-)YA-29pv@mG8H1E3>?`}}lu#q;{v_%SK8|z80oaAYx*B7??SPz9#svQ6n&bQh zuRo>h%3E-_yZP6!p7e9@49V)kJM}4f{phNmIAcz-);qk*b!!wPye_Q?JF*TMvTEfU z?>Q1|9!`|e>zdmgMI&S4jVE>?yg9HA{AX-_Jb0=v%D)gJa0c!A(bbSuUhxo?#-??8IIM#ddKYvYx69GkRWEruE*kcuui3}z z8SCbHRkgZWQ?0GmRqLy{o%~B}kh9Fi{9KIrxdP{Rex)%>ll>`YQ+*cDM<^kFo4m=m z+rhz>e~Y}-NSf_zhAKVaMZX!Yx22)ua6hzYZy!waU)gkO{r4R24B1S0O{{jIs-w#+;Hki{vDrFIqaJQp()n{ zcZaiiL4Rm{U)M#7Pb-6F&qzu8vhLLZc(S9D6s(fwCDeQRKxp;h1UIcp{h>d>5|z9I z{OQ{Jmvorf+YXbCk$+CIR4wNn__ede`KRufr!!PDPOmRet!MjubyLzg-d?OEgTEbbAR7sI>TOzPKF7iYG({;PJ zbUQSj-YvqJC3P>!8duh3L)xZ|kXhv9T;@}zZNy#IxACCtEX0#@IL`U9``-rUJ02@G zTfGPp9Fp-)_D?xSS~0J=_HSg6*!M}t>1zL2?v@jrMYmu4kZvt^ZU8fwbksA=EznmWTZ-9+_GNq;h_ z@enkA+O-Q{N8~J|TF(b3>Zf%+dzML==?T|ZxKY;sUSq#fWB*TTJi-5$^Ve&9t>k*U zKT>M^ktNp0-TINu2z$WeplO(t$TKhG+y)Hccu?K>+Nz2i3OgPg2r%P5|AORdA4-ty zXH++)KQc-ieX?#9U(7+%>NtD_*&CPT*XHkHR44c5Csib9nLw|LzAS?B)ZYBW3Ws0E zC2o0bRYWm6&5+J?9(SF;6z8AJL@<+?)y%P*{@-SF&~1FbU*}GLayI-#Vx)x1Y*lNt zr&@kNSd<;%d2N-&sS4P&Q>A#DAtOs_56-)CaRuvJp84g9*H)8_20x-@`}jaSo0!jw$3or8dqO^M)4p{oX!7q}l?Tm-A>wP!X4A)s z^iBN9H(=u#$Ae!6XUu**f0rY!LggjOh+voXkv44HmM0-MIbSr~FK9=34EZ_xAS+`| z1%KNGeFf*z{2a{nqwUPNy{p(t=A{ILTb&o2p9KF9C{0#-!+m8$UoG^p;zRHU_hU$H zk-L;}?owcufn`f{NedwMI@}&po{m{GU$B9A=7Mvy&FX9mo((c7o4b<#{Q9aBkha0z zANNfElUd`uoffw0w7iSO=~01rj;Xf$cb!l6{dpsE%jPcCpMP39%@Zo~l87KSQZ9lC?i~Oz93*VZ5+#hQ}>-^9cq+M`CK8o3Vy;oje z6Zz<&XO;J}@H9*m z1&iI(0D9XgwrVw?MrmLC+vlv0c;xK3sZtcyciPRErrF7?moHHJK7|ggy47IImCYi2 zP&0)y*Z7lh_h83gu!+3D{+(m|k&Fv=r(v65zM#72Uc_J&UySP~Eh^H0-^eL`a~X5u zh6pMC9;6-}^-HcJi+f-LJy*$3=KanbmR`<43x%Kbrszsxb={*8gI)`G2&2=(X$9(}l=$i?DZGsqK&yNrHQ zvF2xrJ_}ZNpQO>T88iM3-LX?nS=Lf z6P~Zh`~)@l#dK;#0^Yl2TK%Jati>i#-0x(HX;b1}MBMKY*Ct)MIDEgUhZkJ1YW|lp z@y);~pj99Chua>9=lA+=Zac5EU1uJOkUt~j=iAO#6Rn`zuV|&94>S#o zbvmfUzR+T{kJCr&XYrN3%qCn34s_l->A?x4|#OvAqX-5 zuYIGc<}E`&YeX`Fv=Xp^bqpt#{c|80=OYKEh{{IGmNx8~X635OD4ArE!26 z9kKtygRTtK4T!&R|B(Oj1s+hxU-p_Ms%hIbGxTGrW+$&b;%E-=%svO(&Rf;h4@k^t zZvPhxFn3^~_Utv)B-41c%tmy16NwIaj@ISGVnd_d0`DMLGh7y&S5Z{OE-GR27jFF~ z^dU|L!P*X+rzi;)RjFgWl%f_C7wfh7=0bZT{HFF;6}iEmWEXadgYw@qh|fqE4DX}2 zEWEve-@OH_P%7V>`(**$u>uL<%XkPoLxxJS!aET8M5)6Y5AO6dcTaE|e0s5vXdCT4 z!I|&C`$-yEfJI6}TFLtPbiECptGch;ge$>>5a~LH{i%_K)jCB6M0Hn7 zpBKbiXM^t=;o=J-B~yMNB=)5{g_3H}jBz;ER+_Y|B;L9#k0`s=f~oLmsR|g`3r-fR z6maofPa-$&ZH>%Mpk9Hmb@OMzZ#u(0u?sq%M15*S)+|b&1jf;wG zSg%>H!NGbFOJFCEb%L(-_Qpj;4maPC&DU(8@6fJPo~;E*@YKwC*$Ju8C*ab@dMCU~ z`A}(F*@Y!S{x>1NyzJ=~NYMnyKTgVZ@r<=6*mI>EeAu4gngHp()Wv@nJPnx|Jskvx z`n%u`yaj{90{Ft}+;{n{?N5>iH|$t%j6OJeIsC<@x<3dk=VIBazCb7AGe}wBqEyvG zHs@yq@}ZW@7~yk(Z1BUqS}o@Y+hCzzEf?FDk56e@KAQ0@AAJIxfNJ?}k#@IaDIFua z3i$y4v62+;9|Np~Ml5_LG-yq5b!cbA3~}+!XAdMj9VsO>60bVKHPpv-kXbu?Pha~C{55Irje)3~SHZThI(Pb}W z4A-#_?3r`0?@dC!qd9noc*tn@oWAl=lZW4+$yd_(N;Kof3Q!^Z7jtKr1K0BKMStxh97YjmXc=VWB#~4%4aQT zfL9kPE8)r1Mp~h6`gY{gzDN1_YG1S9j-3x?l{Uy*Ry_0%19-gpmG|S+z2exVJ zCkfIo*O?0xZ(vyMbcf~-;>s<+m1A2C8M)9dAif&GV3i_m*ZOp=rKoWN=E%B%>(EOO zTzCVM%SGGY_EY{E@LO_)UluJYq_>4dOzLf(KP6T}H-)qex42{M+Z=J8Qu!Hy!b$c^ zo@CZfTD&F;Ys9XZYK-$ULaaN=eLbXFHUmNy7F|zSb|a6!+Z*9I=IU!$od!Ztkl=rTp3o0aj2g66>s?sHrn24Zaw@w z!jBMO2z?np5K4o8BiN^*N5d=DC#{snb(kcsaUgU8Jk}t5)1oI;BjGLci0KpT4%PBJ zXhtmTrTCad%%Y+#jt!o~BJncEvR)(XCtpc;7I6p`3w#TbX+3BCtl1^e{5lrw3$ZDa zz~5w}ZEbrC7Od{WN!8FZXx&?|3(wVfPH4Lm+Pmu~VWkqoc}c!-%rb;x&x4nYMawDn zlX&Nl3-IgZ)IL`ao1*c)j@4@m&PKgZKzGWCW;1#++}lNocG#zRzRYjvNj5h0j0E-D z&?DfnYkxEwvQtS(72a{Z)T zMe)8E$O?vd;rUJRp@uWEz@>}w3`>vjM9liMzU4tCUEQt&R`lrrD}pZbu}Y7qQ&O7L z@WsHx!=LLZ(sv?%SX%HR|2e?z=Vdm^gkAYqaAc^teh79H;!3`DfU(}PJN;D^^n24@ z8NcV8eDJ`?>QU9-koV?WN~DN3m1X2U8`j{VJ=$ATZKL+tMyM>GhKBTPxRcy)Ua!QtjJRF6RD2(Yvq*X?0t2C`@|~c==1O~do)oal zUV8{{kUhy6_@y;v&o%K2`Z85c#h1Gw9T^DS-#5cYkVmWGfeUy7*ZU55N@D!`x0L!> zbqVn;|G5|r-Pz}Y$KH{9m!z<#*|Q9fN`!=eis)l zz3|t-z+L3)YW<|7qLI~%h0+ilvi*NoT0j~NE4Ebk4 zO1}#?E-nJD8AFl>?2>+{efVe&P#X&SZ&AuiDoUeYP|j-cSnx`BbA9DSO1pUDNF}_z zC=qp@3n(85jf3xClIf=^r9dk87{!FfI=_44RIx8Ku7~zY+A*gt>kR(;%G4j+w1;3XApJ+{i0Tw6`AwZ=!xz-5YDls6C{LxbSht&=;!~uD zZ7RzOKo+k<5#Bm=!&`XuzQ za!NGhXuYIw&Ws^gcxJGiIb!}7G(ydtMI}^nVo_DLt8;BhsXV9dmxFQc6CWCkv+_n9 zCYT3|{yu^9^yg(W{v4#ZPZ@V$s=4G5=7ExLv=M+!4*F=1LED>Jl_P|8opOZ1_uQd= zPR;o5Dj~Wae)MmO$3Z6w@qu%%pR}!D(JI*FFN;@dw0L#&7m)s7O=CJoC^b3)iJfM! zwmBm6MYsnv6gHZ%df}h-A;^`~>DjU>DdY|KsJ}uk#`>VFN>6_CME#=s*^CqQTpH8a z4eJm(TY+ZWulny%ps`w>E1stD1nyBH&lPxJEh@9i(#{5hf4lOD&kB8pxxl)Up2qnE zz&8m>PrInzd*mWvuY8YioKjC}fJc@3!Pu-4yBqd56uarB*t3Lp24l|>YhiD<9P8m* zO88#`(Ks!1jz8K^D&Jj4cAnIycZ=nNv0nNgv5M=cSI_kn4aO}N*ZNp9(y5LG@9Ltl z+mgNE#K;=TNsvnAO#;m!Ht-(Tj}zcXMwSo#n*Pw%o`(i=*d)%yDifX&lY&frbM!l3 zUw;s-E>Zptl?j?*YGj64G*Svi?_lQ}FAwd;8~Y*OYTXx#ShkjF5QM%;(1qi~N>8*pdUT4+oSOs4aAlA%9NvjID)A~#g9WI#-noC51S zt++)VXQX{yC2fH{8ttmp@QGMJ@=0$#`X#!b8I$aLq%kTmFlFp)>eq$8>CuvDtdD(JlDUYe35i}B+n~a%_(&kgAzIeL+gE|;1AvQmFz@V35{jPf;JgjTVU^ebnf$x zEA>$xic7J)@Q=4Q@C}pY$m(EtSQLONVXY_^Jn$t7y-n6Fq&o@Ozx>XV5)Jg5(>?8U}wpP<@b3f%AbcC8Ve6SUjToZ&|TB5LQS~J zA8Mj5a5y^DH~|)v5qeC&>Qp_&0EOW_ogU}uh9}(bfyLQ7qhqT<@pYx^Jzr59x}Pg_ zASH7n<@C<4>?Mv9^*XP;^UQ<)fX~#k0Y)QrL~5unhGm6w9q(=E-nu#6)6iYBIR&{6 zN3NssdndJcqBhYn<x!E)oHaAq~< zv%=FPGatE&2A{#Lvi4kzkcPQ+Zk@I3q7ml;z90}3GGl31!&}}r+8A(LmOvj*I7JYB zw~_eKuzgZ!E&Y4TiFVq1XY8Y0!EgoE^5ge=8(yfH@v`$$kES zF7U9H4Gh=os-Wpycl^nyr*u}8^t{9hcVid-EckI3`E9trH2bn<%uraPYj$Y2#d_Yw zIf#h{$7SAHTmLX{ff=O>B(rdz_GoI)sH9WSe=a-@ zF0NWKHRej@eAeQjkgT*(XWc6?&ILoYaIB7(5q+1Dft3#`E$u(^#8k{ z5zYCzlG-xG|8yHOX3GU_4Us?qT2??Oa54UATXcbBt$^}Iu~Q{o;12aCq4~XnMZl>5 zox!I&sdkH1hErCYEYKo1`wS;Dqw>DT{2x#Tc^v()6h~zKy5#R2QRz--4gV99$%Tb5v-Vwi;kiNDtqAfC4>DjB}wTI>dD%Y*xRe>U;2X17=^V z>pta$daxOoaT|I>w?O^P##rw1|Gw>)U!Vs&BP`(_NUc9Co8ZOu#Y-yAoUaS~k-N)3sx923ef>hCO^L6w^!f+_ZPKw&+l@J_ zw|wt&6zKx1H5#;ZpFB(`-KfTShvbF596DkmYB{-Q7wpRpW3Ih;sSI_W!*Nw_Z4{iG zUj>f`=KKulE`NS&xV$6%A7Le>dQvYj&?NoOd29YGsog2Seq*CqV?7<3j#IxZ1bOJ` zmId&(Tlj@fqog_KqtR7ky=rq=3l>%U6{~pztwX`*0^xo)SYE>H1?PHQLwDY0yZ`Sl z?e!T4_$h-vc&6w2jJrPHj)j)oXm5n&iT}^`zAs;IFH?0`juiwaTXntFSTU4VXGkl_ zTMpK^KlIV+MwoT`mTpM&ujOrMmky>EBeYL7s6r3 z*?b(HVYIuBhf4dX*C?O)=g;B$3h4o#7Hi~ccu;tmW4CdYn%(+cx@tXq|_y zvceo+95mr)d$Ct}pT{YgGriA0$)?ZnrWMpm-3YanH zTnFXXGY`stV-Cvi2@C88<+{xIc2m|txmh?Uzo9(4>U9mOzS!9R6@=J6T9C13I<{L*)`q5ZPCZVks`C*LvU{beF}jubOvKoc0I zf|VQiL!SoSof``TOO6fx0O5Q8z=-M4NQ3-y`p2P>q#r(~3c8h?lk|IcOE02)JES`2 z< zpXo|{F84DNZ}m`}NJb@CJ`Mh+ljy@)sL|Pe7iM4^PEN>a$i>r1P~9fr^2c#%x8TzT zK4j-X5{}t~a+#g%_RoT=0u*|rhp?FDo&^&54v6yD(5jC^hrsXE5*^8?h>nDpP14uC zZriQsGrNXMWDi>kDe4GNXOrrfG}2`}j5BAMu?g^La@_S>*FzqA+6=D_QfXa4#WFj8 z;dh=p;Armro$DQC_nUsz*g%|_QJ!{;C7rzaJWk%+ z;1PI^@AZI=udTl|{k~Q|}i^adS$L?l;zi6ijr5&qvj5F91j_@VY5kbNYc(0xVl!6H$^IAH>CCxrLS1q? za!bq;;mefH7_5XvMOnqC3)Z=l6JpTgB16#d_BH4=!e5+#lBU`}4*lVMcu66;dB!sb zw!>;b1D_?I<;KB-Or&j=k1v4VH`bK@edx`8@_j~L%Q!P{hHp;}GB$VusTQF91s^;I zgro8waUH~USm3d$syeoCC*(?o6+guNv@BR*!wnkwC@7?lgi438ZCA3Y!^Mz|S3}QE z0q0x$KI|9*U(o9AX4qiwm3P8QIQ21RjF_JWYer_r#ZYAr>NQs#ULQb*te;T>dC*(p za|eb?Ts3s?LH)cZs;l_wgYa}j?SUQy_}=yd(9L(Ls?fGd!i=VtY)AX1xn1Da#mD%9 zQQc(46>0meIR$dSS#4R&eVKEv^gothr*{Wzji=h+>l>04Iu|S!Hryt=tA4v&EoNoM zdl;)OFkWfzkq#X@KW`Q&Tb3K2K|O#Ta-nxb^o}?`k01yqNx9TDuydMd4|cg!9Xb3z zIt+%r^6@&7n=A&0c1+uUcSJ$xhekIg)ZT>|#p zB5UQVIN-xM5xT%wR@G60Yc_{7`ReL>G|jB_Scf5U<&69CBzRasE0q|hU9+4#JhQMF zv+_>LrWhK1vdJ^W=mL@w<31-lJfTOq+kPYWc)je#Y8r6b*=3ryjxzU}hpCFJ8q z<2l%~v+(iyjft9$4_LMDV9ze)?PF$Z68DO`;~&v?w!_bA%m2(tgPf*v_sbR|YnwrL z3*{Hz1kE%v#uNUBQc*S}$nM)==bn-exU0Gt!da@mM9B0Gz)wKJ354S$WU|zYwCz(M z=p;N6;G`Vl$<6Tvn;R(4Ncdo3EaCa$y%@GD-%K+NIs!QN+Xh{R20p(Uo@D#nJCWm; z?jL4b=T(|*jOAHC*t2pftQNvGjF3|DsXmc1h2Jk*1vX;_?wg^lL9>A%eiisr2QUx* zDAE}qs({Q6gpPoo55u5Q;g&I$IagkP?1=oba73=d^#;v0T)S}9;5u&H3%><>;j`cf z@`AoPuEV%Y<|FXhcmyX|KwO^5Oal*Ckxv;_~C_!X@Ln3hhSJZBh$zs>o|W z9u>2|mpy&M2oGL99x=7~4)D>DkX<^#=leMHPVZs(#3LK`+aSIC82-%k6FHp3 zGSoZ7$JC~;4QqF}z%vX5zlL=^YYqkXbP>LgA{ll^)ZF1e4EO5(u_ zH09IzUf+lQ-D@ooh?l>EVe zgsj#HiTs_@3OVcM3HzEhkJ$uC`(}R5<$Wsh6EQ-1ukczS`M)3?VD;>za`HvF7yHe8 z@Y*<@Cw~}C!?dIy%#7AZVIxumdWkJPi`mJbUPU)`j3o3P^px6JS*Q2lR;u7E9Mx>;q9dI4L8b$d9*A7 z_aA?Yj5UoGbMjU*EXS+V8jV(`(;EyC5mAwmQO5WLbz~eD5wDJBd#X6*nGGD1kL$nJ zam;>P*+m@l8h+`|s2`~xr5~*yqaUjm^k)4yeTqI+Z_!)zqTZ&@(8ubd^^Bg?YxG*Z zPS5Fiy{K>~UBEuT=CZlG(rz}n(9TTY{EUHJx$*+8 zFL8Z^>uX&9#&r?bC0yU&x{Rv>*SEO7!}TBbvtxeN0G7Cpv1@e7ua0>FZxy&$yt9l! z`L%0SaFe()WLvM)2!uV-_;vPgRGlGUr%EE85P$zQ!;?FwPpnhlRqbCx4Wsi&}X&HD9g z9ub^N)(J~jtawx@;)%8S>({S%^e1s{7sR45h2w?QPdsw{aoL8oYp*}AUsD)2oL z4N9$@9Xcp>u-bvnqP16TEmUo*orJdDYOOV`?XA`Jxq$$Qpyd0nb50PwZJ+yo&+q%* z_xFAGz|LBG?X}lld+mAelk6&Fdw5Sg(FdmN#mMx(aM@+)m$=9_dPiAViDbXwy)wV- z>N0zeR}?8Sj}qB?0!HeuLFLI3NRdFQ1ja~UtOUjZh*8ocf4T(5OCUKQ zNS2gLqM(*uudi?Lm0*Uoxos*upv^MU}j%jXe}?zhbz}x3k#(hfgIY( z$K)3mR!P;ZU}*&^L}dk=JU?4sQDVKLNMBT5UREypD~n5u%9d7&cwv#PtS}H5L`)@R z3n%DH%BcE5myvpVaSvKt*n>*umU!4ms#lduE9B5%=CBSayas_os+gm&7i#Z?m-OHZ zZRI`q5M#>x-fmRD^Cw7vB>>s=iwlbu6jQGwW*Rja_8npz1LL5d4Q;T4EN(9d3Fq66u!77RfON}oh3qylCKhd?>BqD5#wuhEd*OVm+PtRrH{ym z@q{4E+J|7qoXi;n^XE;SOK@KPToGnZ;RN!ptac*TL4=;jBN+} z=S9Zq0R8yVKS6r70wOzX2VfWIugKv9>3JUTNDO1I$^Lg`_#)ufV0jzR54mp;M0^z> z$sg7lD%lwV-IuTCkuasep3|Gr= zjSL@<;X^WfM22f+xL$^j$?ypoZj@oI44;wV78yPT=tlY`K;~q)N{45v@JoJ?UMC~O}^xhP)X%8 z8t^mfR{%wO0t!yXo&Y3!*8=_sxCW4(rvM2P{b=Zy`Sn-$jhFjFV25WAA4>v``vl~GfzsAOYDCu4W1DBgTIoW>0br*VTI zjT;2Br$~BQWWMoodCrm{ibK@fA&0-Gcu%Z1e*~FuRt*12<_i(pMgJ+q;XjQRkoVuk z?=SQh^A~^#J^s;`(F5TDIH8B{e-@vytHk=?S4far7TJ*?*?VJ8d0fti<|*G zCSTpZ$=4|Jr43FSO!^R{boR>ilVfV0=xSaqmIL)86n;t$*RxN=c7k3*)DzPcxt(f7 zyVl6zwH`Z2dhrw}q{5+>%mXyNA&dXp_0BzNne_;k-Uu)HclY;gWN6{ zYZJ>C!?_rK=*>DSh3jVylI@@nVL+c*2c&dvmgS=TDJ6LlJzu8lF%KX*w(>;S#wkR7 zihANjUM3&?f#^Sk`2odS6Dh%w15TMJUnM>9M#}ABOE}TXdgxNUr_~(AZ)AE=P9r)5 z@)yea`&MbXO47?L(r2+*A`FyAJK8hJT@lEK*7Owd2lBHU6_mpN+LNw+rX)`(%K27# zod}o6{f%*{#J^hRKNuwGeSc5Fp%C%J+9CZ*dqZybDAXi!J^zViZfz8P0x|! zZs?IyDC+gB?C05IJjr=Z_J5E3lmB_yAJFS1+5au(MU>9`Sc&gVnI0&=Lvs8bJ@kOR zrF0v5=G@HyNH66T;VRi57#GyCpK28GYXb2x?<^?De1$*c3V-Mo{;(_jeXj6_U*Xrv{y={EUJ)K~g+KBNf4?jI{d@Uo%|p*>%&(h* z(4zugdo9*M1gWB8GB*jJ2L1^6DgO%e6f}=(1U=wi0DoXUOFapNN6F!8*}n=M74c)< zDu%bo{`ZxVKM4k>aPpHpu!;WfvCtuTqz8rn1AYppagzMM%Hc-Yk3&c?oW>;z_sZb` z{{=ZbQ4Z&MNq)euhM(kevrh9hhj;8?_ey4=aK5pOtLHQb%xiw68@9%FrP zVC+f2`{7Q`X6$=}eE>b0;m$jpY&_)lehlzmgxsSfdoE+ifWLw7C%9|i=a5!CaLU)R z661uzQmYYNCZ-86w1#TG8Xsz^_Bal~(U+&~Tg)R=(;k^z%U?PV~lGgE@{022Y(egyV)XwqU^m zwzepg;~?VT%wL&tX&A@piGwlIsy-YS$JpTP^-Q-uoX1U+?EJNV!2(>%2huV<)t9HV z=yARi!3X5)KZ)c6GNn-Iv!KjcUMTL!redpjX}PUz@q*%ompJNS^H*O9W+DHL&7&sP z|0z#$7{i!1<_~!ydetFHozg{)f47V%gdQqu|C(ce&VzK_{+YkaGiUDHY;5r2OsTx6 z!cLgYZpGPCp?>nH%JSlc*n8J!ObejFth}P47@^p*ww2+C27K4z<2rqDMLy20=+uTz z7M7Ldmsb|$7nj{(Ew5mX1&i~s)t+Cm%$8q(_=O^6VTH}QIN!Elq39#B=s})JUQ=MM zil&Lbj&WVA`OdR!D(v%37^g)fujo-{SSc$CINoAF_#rq3@IFqo$O`U zIA^q(4NUZ4#~%kD6?&XjRY=Ef`d;TE%v@BU#}Pz|F*%(X$4oG$Pe>jE@j@sctm?xB zDZ>;Y>Ts(=&#;HDXUj^9^eo+&GCDcAFo4+gth`juY*w3|SxX&-OJ$H>Srx#_MXaK5 zX%9kS<<`RDvV6y~@(MbDV2%`|QYsb?;bn-tcnN{R1?80$dRAElR-}T{K`2vT8$~ii zq`YcWas@bw9E-t@;y}Q%#n1_*QCV(XjG)p55Kgw4pr18&hQ74eR$e9^Z7j1^+U$j8 z3-t?%%Zm#2;^COJk_tW%1zxteuwposcOYVJQISJGxuh5hi>wCXBnBHREnbW)JIa<7 zl{4GY3LNC2cBC*Im_P?x5p$I07uZT|`8d)nD#W>E{xWNEB`Ytp5`A$=Sw%&D8F~gH z0G3EqDZiw+qLTT;=~RO1$vtl<*a$Rx>eUa=UW1beZ0P}iy=V>l1-J%$A#bf=Q5@mh z*#qDofWDr(`whVR0U`cpZ$h1t@k#U6ur=TydIw~VWLgu+|7rdjb`Fs6m2=iGbd%!q zGUW7^W$pzY37qPx^5!+HuS}macMWF6%tWKhjlgFE$H>nfAGwC1dlU8CKYa}wB;wDD zaswa4hfyxM5TDa;T_gHPz6ChMi%ulUAIZsfa4%&i`_l^m;F#6wzwEP~v~Y^?YJigr zn)^KhoYJDuXMq!>Hn|d3b)T)3ckL7CJNQ6Cu{v)f7*=~1VG83m!n;{4Q6Nk^ReWfH`3ZPDUN9JQl1)2SgH z)!{gdKCxyfM|Ce35AjeLi)|1nr=oWhEiNoxj9wIHX^WREExH;l2E7fP=LZK=Kz}H9 z3s5G%uxN2bapiKEP=VOga~4>86AFt;dI+V~#Y?RvXflOGG7EJuGKyY-;dDR0+=}-J zE@4Q-QE8WWO071T85)aH7L;2{iwc&OS5)TH0e*RLkL1d#CHao>vIY6*>B=kRXgx$S zZZBE|k|tI1%Zo~itQ7(6DyxuAIm+a*MQg-5MD=A2a4I`$U-#X<2K(w#U4*yi$*+*c z0cztelyM>;)vY$*!%+Gpr}qOztCr)G7X@C3Y*ZFQg$i3ieyO#JGEo4991iH1zsv#S z(r2+)6YOQkINpLN5K9Q{YbR+&?NQ5a1&%aLz0)DQcyVP>`2uud`L^;RYh_U{LOEV` zxTA;_RNBC|1@TE5>G~#c9{Hqp+xy9wo|nP$^O>!rw4}_6F;hGl4tUx88!?rd43`0C zgiD4?fx|RtKBl_!F%z0UPZmgN32+3zc}r^7UjZ&#CYny>`k#Xx5JByh9!ig%{%`@@ z)C(sX<(bM3+hjfXlwNpcFZ_{SI8gB+85E!7P`a4Pig{Foa7^2G=(U;!k7%BJR>NGo z6zo&D!1MQS?i0}uL2K+qe+u}lw-xMpzYp@LqBEmJX9H4jgKFlY#g0Ru`fNzqf^F@ z#*_yAG}8PL^&_*SG`rMMR*rXXl1HbG8;!cv>&d_XTxcsR9c3Ji3V7vn-P2NA*06WE z!k)1yP!l9>8}+2D=nnL#OW1+}DsDFa%zZd7!kQ6~#tQb!ePaEH0mOC*YXrRy;OBs- z?>+EA_({JjVFT!7#~MItZ|}+e;-XS|!A-E!D{`~&F?K#a#yy3Pn-0urI-!<*EHTa~u8_I42U1|fD+voE)*NAx)`?T$A#QCg8J!RVvwB+qYj7g z$I(m>%n-~f;HZw!xXZDUAf7G3x7qIq64;$V80&*n?A{ZJ~I-dZ32j_%MOzdgk zZNQ2C3UJ0t_zvK+IgLo)4}6Y{9|1mB#!mvjNtSsAIGv9wA?G~sy_^a1@y@|J3T6VX z#$SKnUvVaZ<_e>MAC>WG!2d4e7T{mYcopzxI3`eDRs+v~d@9p*z%zkUU-T64Eizt# zx!+Xa#Q!qrZpfj0H3Dyu@vng=LNlVD0lr7h%Rhk+2aV_#fWIKi)VzBsttjC8I9dlq zuwT}$Veg6gVk{2y1{og$yb)=Uo~gipmE~jtzn{yZ{SJ0L@CRi4HsBA+_#)sB$@mK3 z56k!(;E%}oI^d7W_*UTUvV4f`c^vlTSpAgbJBrGS%L?VjQi@qYKD|m+&Jdnoy0o$g z>q4uvV6-}{n1&QA!^q7l%F9a2i|!D)7M2uaHG;Kjgco3L;Sy3$cXGr**gS_sPj( zvSqfC3L7Sp)`F5ERGt5_4fi#R4%_QDMHc zHz4{dtFVZ#EH5dwN;aolR2G#wFjK_@tGsHVXg;a`qavq*D_@F9>_VG3tAa+NX(^22 z(NqcZOe_P*hrHnf;<45XWF=oNEHT&53tnZ8`Wa12P)pGB!j*qNhOXC6j&cupHul-r zA49MFd*@pEdnD7EWzDJ`x?BBXkT!Hl_>4%s?uS8>jk?=(w_RTpdgp<)2iE>P{;`nd zeRL7S2YBL)gXfO6W*w=xt9s-?nevfeN*)CO_lGpUs0GS@B5K!^<9Oe&q9q zKYb|i(S(PyUXOeHk$W_Eo-dz!bN|1Ey_Wv=f4z0bYcIWh%dYQU`*_!y#tC&Fty^+; z-XaQ3YDj;(yYbnEm)@>;KdSM}`_BvLmhnClb24X>phv5IUZCY8DENCp@GC}gF9^)V zw%`*ZN*E|6eB#*Cv{l5nig=yi$7s?dG~R=`h>|3{D9U^h()_Ge{A>%NRPdS3^ld?Y zMH<@#303S_I&3mM3w$m2HTr7}`FCV_pUqPSmP`jjZ_xIlf}aWNL* zf`}7^-fQ_9d%zq%kwvUajm&~Sh+*fI$MGinA{D1@)_kC7WUVZjb8@FSE8opG2%EGf z?LO_%zDpzjs#_l1pMQ?eQzQx3DL1QTYpxFS4oDi*HDuw)kz?MNyk56Tw_SHqSE+kW z_qnb}*Pv@POdj>~nB(K>C;XUwV(Gj2bdFiH&*N^#2 z;q}t{_uXFK`OdBj7cn!;Va!B(+$^VX3d@<|1mYJd9J`ji#stM`L8A)RG>JT4qI?+p z630c@$rZG~n?%bs!A^{QA%=b-hth20xM(@DA|4nK>0q1@Q=5{q z50{P&l50R)0#^Yy6SOf(KSr+~Nv>)J9aypH^vRD?YO&%Xc^ovy7^Pxv=KLlYbhh<`DjJ75Uq?>MXL?!6!kQ9p&F;pIDzKia9RM@4M#Z^ zA5xn#qJR_NlyEd;($Gx_&{hWPI$gw+ZxpfYsv`D5MiE;cR>T$@D`XFBD`Y<{#@6D5 zLVQC2?h6}R`izaaZnv>t|5ne?Ffd3vc*Z=zScQc1JN#^`Up}}|G z$*IF4quD)wz5CAP%a&F+N*Ccj2Iqt`@hgr`u_ksFM_prNJe}LZeZ^_`nFu+{(t$hp z_xMnS9efn#;7y7;g;vmsF$IozR&z~|AmE!dCHUI{xEg<7aS40^@8Bgmg^^@Qx`v;` zOB}>SDM+b=DsEDY!|f(p*)cYS+s^%ii{ndVd<}0=e5yznwj$&o+#3EWOw}Kl&gLqJYywZT1JW<61y* z{SHWcV-6`$+Ls=pQRj--|N9@Ok>R`d|KglPt2Qzx99szp$5sKtu^PY{Eo1j;nezj{ z4*^x^xzv4`a~fb4U>06r$qr%8Y#1nqV@^1h3kb)i1H!QxfN*RkARNmBgk!VdOxV@? z6X!&ja~61J1H!R6fN*RsARLlGH0UhDklYn0X9s`79(S4Z{j@<+Z$8Lts zaO@U9ICd*^f@8M-!HNB0T7ETAJXRF{8g@AC1B65jvMmW6j=Zl2HPM6OBmjs7hE#E}w zG?8)JC$j2|6PY3%{;_DEW1-J)JRI~G3pkcw1gm}+`aIm1RsRG%e$oO5e3+mPPS2`K z0ZR!c!Wny8;D0ObSX7z6pcuPnSnWD+yimLXduhd`IQ%0oErL;XKbFpZ)l6V70;ktE z2*2{NMoIhJivXz)TLnlHxiLVv#)Y#U>_C>t_RKG}RnUHVphcSY?0d77V)VS=Sa-sYqu2^>_@$$DjErj9fq;sw(6Uq(^ooKgp*B18meIkNo5)oX#!@59BZL z3V-1h{zF&zN5WEMi$MJUxBN)*|Ivp|V9OSlEZ0{obrP#>_kuRvg>WX zKzaTijp|S!ZlIihk4AMXz}LHe1!%qN*uO&~U8#-t)|u)X=}NSKE>!0NwBGfO!ikU4 z4b(jfCtC0NN8vpnZ|tfbDv>u>dX5&S*Xupat3*r5m83 zzYx=)bOSW%-vj9eXaW0?PJcv0(EpaF>2oS2=f8AjUH8!WjMhYbLhlD-h4fE@gjy|x zhnE(Y;$@!-ye0#PcU>wf7vSw342Ko@)}@tY;+s7AU_>U)h4f(q3Lj>gB`FB$Sup2mr5DEXIB^V!}M)I}R1g zu%j+&RKX-%Jhr=xf>_IniWk}|We!_WNsroc9K1;&Wkd2KhU`Z{uWuITA1105wZQS1 zs6M|4oCZ9?cK}C-$g>wX+O){CA2_v1;`{wCm3UtnY}0H?VJ+2IY~G>;*f?*gZ}4B?*u zr?X$ej|0c%vWTApPG^%uZv{RG`-GJ4Md0zUp$0o0L0>9Z0%$~!1#Xb>B;bRAlYOrN zewB>R0IrvDfS#wg5Q7q{bl9ZV>+HEK+u%f zGOMGwH;r%&jO9${SVf`3R*F$95blDUKYEJZ!+X{rJK06J((AB1ga2v3A@4fHDCa>B zJoOiFUI(`f?rZSSll_U49RXehcrRSwIgeMLXJ}|dVXPf^P$>4uv8R3w-0wXv%k+VR z;zIBeIC-JFVV$ zZ#li`z40g5ckI;fq}!Y4a@_j6c?@N5quuqzpXRc>2VF+*&C?sdWUI^hf1e&G+e9?P zEg0N&*oI$whNup731?7gEN*N}d`lfc6*@e3ixgvg>ZruQdTQ;`lV~tqwIzIai0*>X zxAsikj{$lQydr*pPUlV1b0vm#JOZAF8^w(R`U7{m+lk8OWJ+#!w~0BK3HG6WY8ltx zKLk6_L)cY{%5FW%T+e>xTfzN<-w7V7`G3Uo7(3~I3_R4LQn@$OW7+Mv>hC|`2Kx0#Sq~f!smK;7R(40>t$---i2dvz=u^&q@|S~$`nXr% zzU00@{7u|pl~c@D0n1Pg#wv0!N}bx-8*t0HD)8**4$3^wu*p3|XAMyN3D_W#QqQ14XXFq1?8vgMddN}7v)bZNa5%V@kSO-ZTDN-Oc9@4c)h2!2AJV^B?q<#!qdy~5^kub>r0 zfyd6>;%{XicDFJ&zq|W0HrD?c^YgCmi|lVW|I}do5P8&(vpI0!ft*{^B999DHe!qI zFY^?zr_=>9PfZVxMdTR(p4+%v)RpWFI7!YinWq}>$5$gQ{4O2dgt|qo$9hxG+K?9G zzDDeB=&a)YqE?}Ihz3s*cv4Xwsm#^GbFmi>elY@X=s&3*hM%#Y&+g_&!%~fGE$$f0 zQafQOJ>Yj=oWY zI>@o(T&UdRZ&gh0*1}F&_MBqAjA>9epZZ6yaT3z;)}&ZBO;=^L?G9;l8GZN;)sI)! zO+BW~8_~^c+wrFL_lVTfE*t~w-h^rrZ10KD>m9oTK{^#RA7Wj_^{$qjvSl~Yv`2Vs6=+}ys<~8OfPi+f}PXyfB zD&Tge#l>$HAM)JP7CgGz-2Zs^=>AQK<|CdR9Z{o|X2tPsc7t1^*k;*gj~bnc8*#Q- zqCm?OY2hw@bog=N_IBX6&5gLl&FxoYx_JeD+1$t*6fVxdxwJEkhOPE5)atL)ZXK_| z9qPNfJneaH-}j?miDpAXTtd64f_@=f*<|E(x@`RVGczgBc6^97O%$d{5N^7Yh?-5xWg+ldyURy-@Yd_VQ%Kfy3c1_Z`tqDIEf>n z<+yLKF?7bD%+VI|$FwBbxgm!^6Y$ILp()BFS2G(zH^DV|bghYIDa|?;_5`th(C*Ss zXYpCMC*uRpz?MEaoS{#)&=QL8euT0QJdG`fJ<~gw0e2rI*le~!P3~43aQ+9|iDFfb z-j-0f&7$2We6L_rre;jLXC2-<1MZB{u*~A9B<|!P@BQyOrezjucLgU2=HQd6Y%W28 zTMgFWE@&>EZa+}Ff7nBJ_+A{$*a7g}s20qjN7cD3A==*L>F-u%>v6Az0a|NuQ(Z{| z@j8*lp5;y!nH#w)(h_OrTz#jNg(X*1%6n^)qVvzE@t>3R#> znRoVH+~maK4|oeMhUYoW>6Y-B_WB%9KJeJwdOJZy+eABV7qX1C;8*4E!_7K&rF%%% zhq&M3ARN(HgAwxeaFgKNyL5T?ZV!)72VZ1oc%owMwdTRiHF`?r>WdLbx2c}R*FeJ* zHygqkgjX_r!Zmc`OS(PYp4aBKL4GHPo0t?$De)hAm->{h1K!$;Lo7x})O6CV3uNa? zq*dSUDyzWF&3$mIwyIfC%+|4ZZrvbzusPHfhLX~uq)xgyv$NiSTa<7|$@)RKb2Q1k zeHw0q%H3j(!7mvn6vSDWo)hoKxC>>N4!J+Vu2k=}`cT+n9cuppZ!_-E)$fd&X|x~l zRI~?eR+|lbjJU5R2etQAH&IhMIKwKFruLlW6-!9Y2R^~s*WM51INZ|LZnTGFMp~$* zZ*$YV*S=MB`w2lx&jFVO7m0GjJ>i~p?g6=dqZL?rb8s$O%dPc$pYkWxb9x>(0%%PKz3cYy+o_)3 zg0$AahIYUgP+u!{rRAng=QgB4k{;3r+J_b&^b~kGgTa!TJJcF$KW)Vwu+wp0?S;`1C}J+I{nRy~Xc+%V9^R$5tK8`q6LR(T7(3tYOo_4Ra|75_Js5L0`dC6-R$TUB&ww^QAy&j9(AHzK zVnGW77Ly&Db=ae6)7$;tevt0RJ$dvwygLy$Mn2lt?_J&P_wEMmu6?h6_xg9#{wuK$ zUjw-2xROyFBHIVr6}72b@tvHbiFgHThl2fdr;~lLLBW2x+sTf@Mn{3uZ^1iu4VW>~ zKJuOI`gqie54#dA+MV&{?Fk1xA9vs`D@(k2wEcj0Z`XE9qJ6b}(4GU{Nf$<2!swo> zg8c|Jnh$z*btKu*OPM1rs+_r2$3D87CGfcgdff%RNMFY;-E{Qs_S8KCW~SOh_V~Sx z{#3icqPJ^yQt#2|d&-z;;S5gn`-@8YOyrUj7#G5_{oaEYLUU{F5%mf7{oujfTL$7i z?3w9NXKAt%?1w#zJbJqWb%D~NG_AiW*jm8X_T0y;_d3!4GTfu6O$dgxix*HY%!j;5 zT@1A&uWifhL*7-L=xgAsMZZ8j;L8oHA-={b%1B3>3^UKJ*Xj>@a@z#dWqrN#jFD06 zUS&z&_dL>x%;n9oc7}UsSes+=w}XO0gprzKz%4Ae5AFkr>_lzL)b3L!g&t#i?Y_)5 zXJwQ%3OA<;?tAd!Yax!8I2SYM%nxR`o3;BsjmO!M-DKD43~seTle#ejcbMuq-1>lb zb8?kAI{Vs;m_pF} zaNT!Hn2&dGDLXRGH$S6$F+(`chF{Y(F81+QhC4wKPyG?@=VS?jE5fICG9T~cQVOQ} znpf(u9qJnB!yPr= z>duVL=EJ%lbu8fkZWrQRTW(o{o0e-q6>yi2LhP%MHu@2|4Z%GvE_Wa{S`VI6XyS5l zgMmiTrSVNO4|f@GD~M(bGz?-xVth({KVJ}T>!o&wD%Pcz+gZ1b<#(rIT@m12D)P2AbK^qCn5TY;*@64MP}rO7_bUBx3^rY(a!Hd|d*qDG z_Q*ViJ3Q!~Sk4fUgBx1TzoX^56h1a|idlsl9sJ%TKfV$-2GYiwr*@o3Fu$YCb6-D3 z=u#NeS=ks--O~1LU$3LMi`-ENRE->%hmrI{NXZdSR&Reo=)KdMvJ@mc|1LtqKIA$4 z7GO1N2-s6Rtc6{xvAdH2n|kvG+9zj|)t>g7awg}#Z2vOGl(SiTQzo~52}+XghSzp- zEe~XHCl7eHbQ9<7?(w->T7-}o`zCXr5!|uWTIS-0=DC?BdHQsh&CX3!CvnHN*(3K* zO<3Jcb->!4j{fC#+%>8fsdsjxh7F_HncrL5t;HyEz`LaTl<%%B&)E~~$9>HB@i~r5 zKzli??UVFG1AjJzPsuc&UC-YSYf>4%gx-hvi09*TYEF|voEt^X`*%FlAaN6KKfk7h z(}a%UHgBBz<_V$<^ee<$Z2aCw-xIM%#kzoc7O)f5hfh&2V4+L_thpVdA~)^MRsy-r|u)K;2Uoj z4B@U_o%goB-MQM$O<0*x*T9>fFg372Ev;M$@7bnE+y`gj>*<1Fx>9^%Xy~PWq;t= z)S{b_XsJS-Ipo>Ut~Zaef8;sQzN^dahPF$mX7fv)ti~5bZF2D^&+h9L3mqVOK9`SsH`|pl; zR=SlK-H%^1b&No6iL%GDvN*GNXnls8Wl;a3a3uhv{$-_gxH;3RM|*adj(B$Nq?w~& z9%NoCu9%(`<=y0-j62$B<#fdJ7;5SfPi%_{Db)2!VT~ux&1tI5_ttAVRqd;aQ_m`u ze6z{C-}~7`ZXBoIZrbnNd-1SOH>;1!5eJ?Q4aUg*-uEsN&+8YDAvDVwny!DtFH?RcX8LLM_+B#91k6>YDy|mw3%!> z+f8MxNn1ZPm(wq@va5e(e%y2tVq6B%AFh)e5E54w3*a+oG+_Ds(;WqI^F}0rj3ylSbJWJb? zaMPtLd9wmvTe-HqnZ<{|>X;Q5_;LH9o<+#g(7m+l4u7404&~ zW;;ofyS-FSUtPGQ^;@mDX?m^N+~nKnB#siylUJE=d$QtAYZlh(ANe*K>1N0yp4VHE zgWEH3KT}Kr&GlnZZ}B~=_&Usg&OfGL+X07y7L3{1#$-J{wM+C(}HVb{|Zwzobd! zdvBYqIHr`15WeBA>u64=QM6iBYo0QW-_hc{$LwZiMe~R%sx@!x1{ERRI4NE+;>DJ- zB*lp&2Zx!HyPCVUwb>}f$IK=3!R-Taw`SJbXLB{?13tF4uXzB*p{2MRlDUo5d2Jz% zkGykz0@@AMG1V*{l=6d~Cie@LgQyKOg2wsR)%aEbay zC!m~l{6WttFTs5H1^0o@(YU9}?+t=wOzvl#e0;F^Yu|38<@Sx!FapQ_U{At0eEWI5 zmE=BxAC{!{H#_H$C%A=b%VS)P@9yN8Ss!~I>Co;x=y|x6T2F4)L0?Vs$DW!FZT&&d zs#Z(OF4+>bi82`hjh*cC&XBj$_)&-4y`eT`2!XAF889ahV!pk;J4?s(WY zl-cWZrC;|ez8eJ6Vh{Y&~THbgKxeamOFV&?wFr#FADojkHq@@ zUe`s!KJvIx(rZP^*PyHgK%=AMg}< zgD^8c;E94{E;Y%*y8V>|0sM-57YiNQV`xnL3GsE11m5b&UG$J>98t{FD993@f zU!xs;@43-2`<_jX_4j-u-bqJ$8??s(UGpB@zTew&VcN`TGg9rsTIGf$`_6V}K5MOZ zPRW~+oo+wqIoQS}u4qcKpYp}6Q*5BwI&QPuaLT8xHh`vmPQ8Kd5uhAm~Zy1{!VUMcp?cV@+`oj@A|@_rCtlTY$80 z)Cjm8?p-+AQ&>jp-Mm=)y6pn(yBw>`)uCis{oUUA-L#AMx#znM>JLBnywagG&qu5I z+_R}Y2{UWuH-v9!$9gO?soC8jO?^-8A3)%4gahvL10;SHkzX=f&1) z5pHdDimG*zMGtL)U%eF}Q1hedZg}_>pIzJES&r(@Eg` zdQE#qR!)wxJ!2|s&oBkIXXFI6XJl*I>#Ef48Pinl8D?dB-BPYSV{&MF#&p(R=h)rV z>f6=T+8)|och~l=R(EiF-HM?0y5;Kjx@D^Nx;wb`x+V2ptu3c~KG)u^)=s`lx9M+P ztzN#X-vYi%yZpz?+g;rqnsq_zM`S1EBxNz&i+GoN+~ zZe(ApdQ$zw0Z&f*&@59&7>Bt?O1C%UVtRc7{KI9x;-Y@fRXO_Hfio~8bkP}t(*4`T zDXlu(mg_HHn}OR-ajQ9Id7Lh*+xzQ<{@E;1*TCXu)K9LD$W6q))6Mpc(~^o4%>>Dg zpSBG*cYC*CCESsX!cz&uG=26LD6o(K1I-mCExeK`UpMz%Z;8R?cs@3c6@WAXJLEE_beggkH1BNfgvfKjyn4fsW>f3J)MqlHnnQ8_dDyG`hCZ(V@1&OWs}(94zc z8>XIYX2Zt2@H45*`7g5Gfn`D)CYV>mQSO+5YF1# zzd`f7CZp7n=tf|Nff-aTz{tF|>6P#MST=TXjT@L>S zf9PG=S@D2=pusIDDpn?&_j?|0Gu)4v;6y`pqQ$YV%*`?S496$!uZ2F#t?O^D#q58~ z_II!y$=rwh!&FOngxFvnRXI9%-)M&gg=5iuegV8z;c;0U1Hfs{LS!@sJadN9rWS>>w z^j1*VR^Euv`#j7*@=h-aZN_|O3syzW7p+2zo{h&2!d$et1%A$T&Tg|NQJzwhs>3(q zj1jlva*XcCrBkKuN6D&c@m!3J7}dlQlaQ0)C$*S$w44{rCd^i}u<(-BpDlxjsk>C? z7gT3q&T;y@(`?*Bv(oR+2hOKhd=9j_g?0~o!h@5s&zTAx2Kz^17hO8Xq8sHeoo6|A zsmzvo!9K5k$o;qO(c3@tzH^==?mj=(l8F0odt2Y{jc&LK_vdoBDLvS1Fyrcl$Nb*0 zegUUces4&_?0Us;{+M8hv?yGPnrZvi!!LEoxFOx(j1DtmXkiCbAUNwXKX#4 zXe*irx(LQJC!!RTulT*+__yyFU9a4HXXeJK;a~1lhc$<7PBe2HI0O2{&GBZ%24yXJ zfG04s?ItU7Ohw~BwH7Pdwe<(=hI*47r_Z><`UOAE=Ibr+Y2bSXy9RXrfmt9!aRRZNDj{I z5E{x$VHvRV!fhp&hLG*!C8#i$O9&EPU3vvlj0p+ZV&5< zO!#64?Nr68GR{V3K4?Wh<>FG;6bI$7ME;u%ICD_BHlT+;z?5G#dQ6x(V&v@kbUv|> z=I?f9C@jvk8b=;%X!f-k6>Wc2ybmay_Z)5@`?JALbGW%bH^fXk->*dby{G+%zai4;n8uA)4Ig;y)EUk#1jof`;|4IjA# zwFP}oqd}k(xC-nqKt|?DJyKcqK*j@eGh_Qoa_Dwx$28gnR6gLef99#in+_`T7OclV zZrN&|i!)f|$pa;um7BxVsV6ks?$u(4=X1}yE!!S0WoKgebjLo5>$FqZf9_e~Hlo~y zqs7v$px;~EplWw680+iLoI4!*d?IImSne~=45XtJ(|Mw0f|+J-R9lCejZRAYp%$k1 z?c>IyJ?9DLb*SlmhA$CwtI;_U9S+ABI6M>CTHk2>st1GXKX{0_K6voAm~F+!m7}qj z{c1+)moGgy&PCyhhotbS4^eona*!Bq_;T1oLtU$i^W3~Lvdvi**_3MMl61%KyPZ#q zaozXO2M?_({w+4L4Ohmv?t3ucGuQl+qEtAb*(X-vSG|+FAT6F=xYD zs1IC;zFl)pjn(;V}UL%!}4jIaAt z##MH~d^7I+9)_~`q&QX?8y4GFn5c5aCaI3)wXH9xHStG74XX-se1xrNMEty24VrI?Kvog=l68_+(kZ%QiO zdiyr3B8AG*@9pDH%-vdyUu!Z&W`f#gs$dD&@4Tl5w&j~S1E6u+?O`n{UP#@x%7Fg; z^s3V}+{=D%P4_;ZO1}^J_H%b2MslEpfC1&cXe+oX6Kq5CatArqcZ5|*4rrtm*V$+h!~cdEj66W@X)rJyY^AL z#TS>EZ&zlq(%cU@?w>U2WFl(WQ0!u|#Bt~kKl3DbSz;>QHu}sH-kyv-=|ot5zMFPA zf9hUTj5TSJaI&SC!>Mdgh{E+UFiYRVq3h~BqSazUX`Cg!GP)J6NKwNW%$t)z8SZDU zP{cDF<3LR|6ZI#o zrw2lpyJ(Eh++?QH>~QSKa~nSMJckw8rT9%)r+wymvZD$u_A}4Aj`?Dqw)OBRhQ$sFn9k_MXDh|XrK z{o#ynzT9Sa#Kp#7mST_9*=Uue$F7J;v7Oeww8nX7d(7JCb+PMp8(0$W9&{gi*I6HU z_g{=yixI}%|Gu=kh)tl)@q5d$&rVpx#{Hi34qa_u`*G|teo{ZBHqy>x#kNv~$pJLnKD;zU%vM z;N7ph7rlu~nC%l5F+=pa0qdhS4A_)i-+D`aoOV4o;foy?M}!}1zxCO;FjvbhIfKZr zU8gwaOb9b;*E83Er}N{Gzae)TDw`Fl-Q&^)-NffDK;s?UB0@|rQMV; zd~B2POXu(m_wB0}x;)W0Re5fW;J?(V@pjI;abuzr%qOzb>iph8m=o;xEbHiui_jed zWrxo1jq>yEy!YCo3&c2I=+f%GzYPTPea@%5Sz?AeeszDJ#&|-_x5TX;_A<>f z%iMi8amg9(sMVh6+T|yflcs%PtI+p6(cdiJygaS$t?bORJWjno?B?Cvd!Ad{q90A- zTQA(pZJpyYxc5Z}EG!cDOGOE6pH5(#Vgz*{yu19V+D3A+!DC!CJF3x zw7_f#e-?Z}ak!Tf?g(Vv5BMb99=MO-9);|qfE4F-$ch{Yd4S{(xZ$9c!d1h)Fi2p< z`b%M935W-|Ps2S7cb`FEo8jJsI{-&A)6I$ zDA)0@58O*|&2Wb&pd2S+@A~ZH!TFsJbkfMrxv$-wclP?A{LcH&OMdlbe&+tIp|C2g zPKzD%{#XIreUW$Xe)n`$!tz)Fb<|dXu*l4-4d)(w*(1jY5G*Od}_sO(29p%q_&rGE5*21 zj4=@U&3|`WRRP*|t*$Rx^Xzx;$yFs_7p*nMK^E9#9_-3AYvb?C8CbX96WK=i@|>%I zhqc+zCk%X<+9vfT-V3(nTV*@^Ale~e`PE`5&f720u7YaJCag<0PW}4{-aYVLew3;? zt!`mi;id6*(H|t_D)9P+Sj`m$3 z>v&gD&v7H{qZt(pzUUPvmItX~g~PgF@XZ3>%NNKpr-^UHjVmJfP>Ju(6Duz9O#|QK zNVDmkw7RLHR*%4U_#MeQX?5wMRyCkCyu*!UhTnD!KrgjN3{R_@kezW>fj+7d;cve4 zm`}0AusrW+p6-;zDoWP`JE4Tk(FWNDcbl1(XLhx zSxFn8Ipr$R<~Mrgn6G}BENs5;uQg4wzu%jFA-F{dCM%!vO2>b zJMS)fCn)!O(*z}3h5D%fLBXDWT*2z#wyBi(88#(* z33YZi-0R>?g`a9cy{KKVhwwK=%>_?y{RX~FEg`K=>buW$onD@>LT)AK(-GEFJHF{6 zy)|;}XhQAi^CuQm$`(9#nFS|`7JNw5qp>w$!3RVgclY@3%SlDe-QF6o=+l>Jl}Z{z zH%a41yH2l2xKq}6g{bk0fVHc;f?G7AwKZc-`957IS$kiPwcpsgI5+gNR&=e{iVDT_ z9j#KT(?=`(<6G>D8BMI^j<=9Vyy2RJQHAu&rfp?^LAzDpT&S z`gQT{S$nC*r`262*XR(?%zN|P%Aj3c=g$Xv#{Mo_l{P+2)LYYPSY9Bvd@AwC%pa-( zE&ta}DqH24LsS2Ov=jEG)g_5-%hk!FMaHa5t4qw@iXPxtC-08j%g~by$+p4YB!rAWbi+AQp!iz}b`#ouOeMAkOh3}g^tRYa>ccQ*Gz)}4_j6I9j(H1^||G!Z0ccE?Q z(MG;Q{eN{(AIv`XRZFuE)({kZY0L?XJ=LJ)!CehEpjY^n^t8H{MO|)$E{{R87qbgi z_`P#FLq|Q-kmnB4h+~krFXxF)t9vFp2BDbo8k*ErM(8lckz92pI z6v>@r$;ZiW^m|8K7DFw^K&&9@T_4Jh;IpS-o~Oglng{v4k)8aQJuR`}?&eUGP!Yvrg&F6ACkUy0p$mc5Po0k+8Qj7L{}Wn&x%+$6{B2ciUHtO2I&PhHIlu0?<%)IR zFBjIuuTZYbMSZF{kN$u6%d%emeB5>ZB%z5$4B7=-dY)?g?iL}u1-s6n;WNw`t#wY} zoJMhTmBcqui0P4wq&=|dWXoZcO+;FcmHdPA0)T)B#rq$`hRvCuS z|BJjg4~y!`_J+@?8AL6?0mb1|l|w0N3Q)nQ34$I4(m|sc%vexrN*qGeB#5YmU?e7X zBdAfyfJ1UgVmhL+TcSuAHLdA%H#nqC)J`es#AtGJpulq&>-();1)?|o-tVvX`JU(d z<5can_PqAA)*jZHd4#L_40HbD;9Z7bz4$x$n8$sv_l@x}75EH{jl~!*$-pfIJOJ<{ zz@so;&SLCTg4Z#?az`ZA8#lgG;3ExMZVA4efzi*zmc5#!l6vB1)7J_?p+Uz6u1C%O z!Ju6D>EU;VLFWu>0jmMK6<%to^2g5(#Q#%g{Ff2`69&B$h+h_nzdR7X6!9-tQO_g( zV<(^sRYc(>h*_l2ES3S+W+k?4QPOpUC_spl2=C`taseF!G@r%J26VVekCyL{bw((h zb*l8yM&h?F>G`_%Hwxm24?g!c)%7ajW2Q>)Y=l$>*~TyH@Y41w#^>l_%Vr1KZ5Gme zot5Z!C`S@2(L-?IOl8$|CW$36eq=Jjy@Ha=U?mw3C=<{$28{)@sEYanaeVPC{7~SY ztJJdXU zpmy2ki!HMy86;lSE;so!W2V-}Y_zQU9(fJyzwhAn;MlTJNjTH=Y5eJxjR5p-pN6GJ zvwXY!FF=%DY?&F*Karj(NyE~^{bnfy_w=*SSH8fPjJ{Wi|3vheW9VDops)P}eXSq( zlMM99zoK6~f&WSP79*?;Ujh7Q;VVKv{R`li5qAi}twR5u1$Q0Nal-u!+|B5tAxQIi z^w*aVb~MuA%#N(*Sxq)Qj@@8C-HU5D!-xRQP5 z)v;yCa838;u-dVj(&3A>X39ApK5_mWa%ww$cuQ>AMEFGdY%m=65 zF7ujN=Bq-AODw54*^Di_43hhfR+S-l~I1fh}YiqlNh%Fle z-(Ser#p17ZtnG;JME>FM{TKPN)XnQ^JAGrzoE9T||IwN9-gW8gB2*>eDo`yrNo#gm z+GTe;#(yQvMF-F?Mp0X$4Mp^aQ)q7=+V4ZaJlgOr)&gbisFh(?pbdAka&>J(&a#z- z+sb^pw&Cvst-H}5=dL!~$l5Two!aoz4b+DDDEabsYQyz#Ep4YZ%!SL@PHngjE{8vd zE^Wwx9xuV?F@FwS+K^gz8GMrbaqenETEA&NYM1XPUq2o1YDb!%(Ecp$e`>?05n=#^ z_{}z)3*T;?sqeX`4XKy5wso}dy=^!hzQ2$!OSx+sJ{V}jf3@*a|4P4vcP{*XM*j&N*S&@a5Fn`Z!w%2xCc6MI~cC1 zm6ygHW8;a@elKQ9qP-()3#0u{t;C)A+huQ{RUNBdXMUGk&8ur!d!7%caYOBro=y7` z?egD{t|35k8b{O%PPWoo)0Wq<4(70sM-b9`^tVdz5{p%aor0+(jmll zb;jQRzr=oy#qN&SVJ!Am#Gct1d-MMiJH9h^Zx;I{#183~fWa`=zsp{#gGJBJ?O%m5=d} zg*ki@#)bxC;wr{c*Ks0X?8M+3gK*REO~KeXiZN7$@Pi~LuXbHVKQ(W~-MU(EoIS>J<`t0Qk`V7-%_i($2B|iM zZ&h?2$11L9cXoPqkcvWW3STjeFN!VW%nu^u*=Cv}xT18->3q?i)svD`MVz@^u58|& zlb+*G!RV=7%@vu}TxT#}w0lkZ8uC#UnbuxsE_KoFwdrdKrztY6yUtwNqTS#w2&XIB zstCsG%&mvpY}~4t1oANe8Vbn5pddiQg{{gkW2owpa4Kss${C(S^=g+_qV}IuP+zhq_$PdM=*LfiPw9`oxfy=l&~LZnt4Ek2_}_*;{1pBNq0df7pM4r@!&!u-b>uy` zN5j1wA9@M)T_{hUQSn32W>WKR?7mPr{WJy*7*)GckvH!~$l=Yja&kq)lki36)o+7} zJg7LJ*_3mAwLgU(9tWt{K~=t!o~llIsypea>7=K&lb*UxdJ+vg=t&g3Lrb{UWkz8O?THc9W_;66}_+^DQ+B_O{XGe&XEpIfh)F} ziH97E(Bqoee20~vup|RmfgRb@!O;?y_XKI%VjAkls!SHH4M*7Qzh29>TqSc@f4#7W#HM z=JHh-6WaiPjWN(UQ!IYZs0P-DfkHs3)M9tNhd;!sKnTpc zE2b49#6g4z@ziE_hR9y(PXqma#k5xuVmCt2e9;+Vbsz-hmle~9OD{x--k#c=&Ja0H ze;VK%S4<;reH}uCdurEohFB8_v4%p>OuP&s26!B65n}8T){AKdb^trjQ_HYR8J4*8 zCzQSG=0nPfEwd*f9jr~M3MXwMNj)&)S4?w4LVprr6O=n`?1a1)TlOfhvC5q`_G4!Q zJ6gHZ#!mB6ge5uBq%a`k9JAeVGtM*;htZ%;s`yI}DxC#B=X|v4`lU(o zTWZnQ4Zzwn2!5yF7bN&)N%AA!wlDBUd>!&f2eucmAN%&MLt35)m6K7rJ8*k_n3rrw zC7!4ql!V^XzfIoZ#6`eAW+r^JIneYD=Y1lJ;=)XAS$6?LQCa`h&Pn}`(>_aV z*%N4)uiO1I;G=L?xBF+nN8tXlox|=vo#dhY5yk=c@8CY(9$S`zxpeO;v_I1FR${c= zwXX#(Du%<31e1-KI6JdTJ?+(h8Ev>POs`f@Ll1SxJba2tWc z&2?i3ZY*$XfYYlxFp{5JWS zcE8`?q@kg}YTM+w?G!cw+!V=j{MI%(1!1r!Zt0yw@!I4>z%){N5sVm`#o0i1);0yy*}!aWDvyf)&|i5i4?8kkvk z(L&XQ7LWc0EhYwNk=jWMTLAM=Qb(^C(MB~FQCojM8WNyQLVy{*m8pu-SE(^qYA{P`i_F=&qV#Ni(VlDr_|+hAtHI#@yMgx)DZ0M8dyzS( zM^SjP+xw+Awya;$pby*RKeyJ``p*M;W1d;3YLoxiO6Li^lFkLS$z`pzwX_pXJPMuE zx5@9eep~yW#zHm5%MOg2f8zY_XSgSTFUKQyt^sa;Dq91ov`Sj`9>`(jXU3Wo3=JNp z)#;EB2y;Cfq13^Ns-mZGPDMLpZE{mf2zJQMUyiCJ2{ApZO_o|B;hxLfH(Q3)nzOGV zmtHtur(Am_rmsROJ@#e=C(=Ll1oP@^EMXCtp)~P`fAE^D&(v-`9zC( z?X@+QHSk%pRSBc?*0A()0_o)-y>-{tQaXFqQh5<#Ev1LGU%0jo*mc2)Y4}t{qak-- z{ckyceJ}PT{HGThsVBywpQ|2*KKvRaUP&E+QS9fb1>n{}D$ZoX zrvo1nf$wL`*JbE`Phh@o!`wayelH^2KQV{jn@@+Fgmw!^*pT0tY`rNQ@*6mLDi!26 z)~cJrA-@GAK*(k5r0VB!}8{i-334Y4|zJU$H4kuV2?p{mrSfCnYeS0K?7(wpkZvs zK?}$VXas|3pJEiCkqja!do-X(29caS7SI?5k(_N4wkr4CC1)F%oZTi5X@2q=&1J*| zlcd%r_idhijZRo-{2H56m~U*EJ}{5yn-i{`hm2-K|67mwkoG4w0LE?*cRkCpDpZ4c zHQkYA${vtdyGmd;XLv^%#=FYhE%915tqnn%sW-Vadv?Oj5Hp`xnw@yFhXoiDx8>Su zAt&Iw8a}HD%Wt`sBdiHvbAZhutZK`(HNx5eb`7v=2#ZttwZggpb}g`L39H$1Z5>8D z7r?IrejVYpTWI$I6c6}dr-$Pcu}8s?uMWN=zzPN;@*U26^;_s{2jjo# zGtd9u>OCFxRyRH1={9C^jlb`Z)K8qX5|H`{egLqf?4>(F?C#+tz&8~CT}ARI4#E?V zKx50sv%Yr;v-tm9NAC-)g=evQ2+fgOc)Z&TD>Cj}-QPEIO+(rTeRlEDeTw>&MC^P$ zVNJvA4|?sIJy4C?7-r<~i9+|0E#tB z+vT&g$!{ugyYSjc;U`Ti8L)#Z4&51E5?9nFFNQ7++z6NV``=sPF7qVz@|JEIRp8yb zh`Bfq-+9c@KjLe_*AsKK1>XV8(Yx`Vg)#Fb=6AY7M0e6RAJ7(Q#Z98F47D=v5W8)u z^7?MiOBtBOjgFW0x)v|8M21`)Xr@b~WNt45TIT90M~Kb-f3j8G5X zjh6#odi&sYe4ePPR$0Spw76S8TdeY~yB*JUgS%CJ*QXKV%3I|vzR$I4yy75Nx592a zIP1gJpUYF2_JU=2Imq`^<5$%)qNbatTM5Qrv8qtJ%Zj&r+!i%TIQMpl2k)~#dc*)7 zMPu+P&16Pe`+VI>p5nR{L(4{uxghm++Y0{vqJz5<)ZgHCx!kLLpoiXHs;f1(X6SWq z_V?8GPcP6F?=ASRM%Ux|TcPF%o$6LtVr{s-xVGSO|JravvE{Yz`v2HJ=uIexPoY=- z{P4cJX5rPV?t^IPP-w#)g;^DS@hWbB6L0>FxGB(vf1z8-0DEt|jQCvsXPXXMSi>^= zmT&^z-E-k~|9ivktldnw-}OD@`4GrJw!{5Jb&2M!#PWyAxnYCs!|dvl^}nk#=Gr7 zc)dxQOh|8GwVvZhucHoHBm0Zd-o&Rx!mwRo>?Njf;{ED>9tijoLpoG^kfa-Kq(LQE+(AJbT|{!EU($^e2gXc;psnK z<^;=Yj@(Fk<*|`UPyY&DNkX^iux_5!i)2@+*L$vi zyY@j#r5W#K{CWlp)9_X|`Y5#5K30yDqgBlYW%VGu7*;>&Tz}J`deYtxdoDyVy)=YV z-+H{?2p4HhMA-40?R>N*>NCVmq_{D8@qDc2)<%7{b58tfyyT&GqXzV>5051-wv?wf ztV`czPh70^p& zW2LXHyXeZ8iWie3Yczj^ejX#YT~qh8j^Dl$S`1PfT+r^s&DPY-(si%vt5)HC>ORuD zQ(cLe*O&HbR(od;J{w-%;;lRO_&&vM)0B7|j)jpP&Bqs%uZ-L_O$IB6@64j@mxMJpQ}t43y|nXNdsW7Y9m2IY-}BqDh@4n$TIIC|075 zIE(*7iB1Wpl`~yR^(Vi3c~Q^?<mEs^G`9SH`!9{ke#jU-@I`O4xmr4mU@x@7p#gpF(d_cZ=`7_t54c zmwaP`@Y++0d-(ZSSFB~Qzi1(!)be8-tzpZXZ_Ib%^}87>d42uE<)1R_^UcoZNrMkz zf2#EOrW9;$Pt8ZKSL=pdK+5|0vIwW(3U z&%JUZH;nX|w?mHzy&(V6`&K;%omIhbrATg#9^ArN?-zK78B!$(@tCs(d^8_v#Nio1 zA85ud%)na2eO0Av$m*+Wkos=9VOG5yLVFA;o+!myI;1(T_4;)FR)Jn!^Cl#L{OKB| zVd6Qub?D(njjz^02P`*itjDoP5Y3Un(BJr^P9M-8{iXK|(-VVNZ+MyaRr;4+qojqN z$BvLsbqRT>Gh}@I{PeTX5g2r6M_gu|oqQ zX(##Am6)NrrR$?^Q0ArH>_75RMKhUypj!nu;$4p*?wCRI!#ghdN8bEd{G*C-@&M>J zDRSK@OV?5_?JP@b!zq;Iu&lTDX$l!_F6T$}ujZp)s+kt3ZxGY8sbls1(mT5|UVQyf z#M>!9su(7#?ay?f&b%&lo_J6AT)awkfr@Csd+0dyo{&pe$|`4A;+QUJcco{ydt%JF zEA2a_IP1MF(`#^QBY&wMptMJ;otB#_HTW+ZADcRTU4!Ej;}mY}x`sKQ&}s_ZM2Fu_ z!n!V0dA~;g;-sitPS}xD<^6~JW)fy&;J=i&CgC+OT&Lwe61RYp_PemkgmR`ZMR(my9%K&dFDHyR9`rLL30G4*BcWl^ z6&lIt7uHNz-W(||^Q_=AFOp9fUJDa#wat8IT?PiqKd?d5i3^n}Jxb>+-u3$H7t*Da z&jxzwDER+yyQ6!cZ7_I;QpK@I-#KzSXuz4z zdS`T@!B?Q(9~!&PfL(h7^!lUT{&7e%V0NS4&X1>=&wZY(5pY%WaJEThM5$m+Ld;NK z)k(_2KXr$}FiCp(yyp}Wf2HFq!5^Y5Rj|BBov-Br#zGs{`;zdA$4 z*FTMr!~aJ)3q$TMCx7*J4_3yB5hGsorL9}1_XY6} zCfwA|7?OA=jjj}GY3S%}{xlLnq3xJo=FU9st-4)=k+_*`g`jLiiAZR8qjFtq;l^-M zo(mGK{6m{g)OkKiP}h*<2>q2%PYBE-uB?tJ;3B;>nI7T<3~XgYuQs3ce$H~_u^JOM zKr=}Y%6%wHg%TgSRn+tG>hY_*Sz~k&TCJ41K;4iDgUqSYy7b6I8pQ@>#VVC4LOUio zv4M-B{C&PdPSPB$Hig9#ETiAtyAn{ouijJBzk5|qqSg3&E}mtBB*LP$?2_ zYNrqCLa&ZlkWz8nlgdY4t(_kZ-H>RHU!a>oOS=napkj5#3^wcN8?yT88>D`ujkZu+7s3q>!Mvj`i%E{b zSQ&R4dj3DC@+LGubNYna2ahL6=O6YMKH`dlpm~k-L?np%k50(ZO}u3!^uAKRD@4B| zjUq*DmJB{}^wm2Q>RPu(@7;Z23g&a&Z_Z|(dqP^hYRJVdM~vN2f_5zqDuK3&Vw9uA zEsO1Xv^AB4batmee?VD{U-u}@W1vAQH*6#3*B+u~n|9k-Z)^QXF^`Ro>9=<$t;fz- zmG>*}Oi0K1iall|G}>3mKewGyo>uc7VDQwB_>H411ZT=uoH4-&aTy`zvk*=-jkGEC zg(=Tx>`3@S%GN4jm}%JFI)h`|- zmQS_BC2F7n`E#6fXm@E!xKWd<2Vk_~wD}&6nYfnMyW}?zwLV{mkez+HYsjZ%+vX0fV1Azds2Jzu6(<;%l-F+ zTwkX_zF~=xc1_7g<#$@WYgvWPIH?UMQ7b3nsO{Rj!gr;*p)-7ZJyBs6>ZZ0wiI1Sw z+_Kc3+R$wO+}jiS*yn*}uQlk|9xLgM>Vt847W)ByJ6y1R(GUgA>BKSm^_9Ek|GQ|@wVwM~SU)#HD@B6@ zc?7qbBVpBL^wo~kyVkV$f297c)V0OCQhv=nsh>vbSXEf+{@uU0!=&#G?@L=~51)f( z0I!c+q>I=m=Ym)C+n(WsD9k~t>PWjT%|36nj1*5EB<+-HHuv#nt;J1tZ3HXAEvTCr z2v@+u1tFYU{%`o2;rm#p?<(f2Wxn6RHv+yhI(;*kua5avGmAN?4O!`_4RH>){9pjK zC!{tAiEcTz6)P?FqDkU%%eGb?ZrB5Ydla<6l5G&G&&AKUs_p34&!Jy$2XFK+{{3wk z6uGFA+Fje{3X?9owxvZLQIUL3@TsskE14C&}Y;=qkO_ z+q<^u2Y1CfgH|__w9UdYMB{wHnHX2e z34yPQ^r=F3HFTpHg=2CkbO@0(qT}9v^$Y9*bj=&ek74&Qa|THpm2#G1w|ih0>4ZG9 z&EYI<;1NFpm0KdvB?0tas$nR{kXTTPH<}NKKZIo1Di;+ zV-pw8N!b-!v3JyGG3hx{QbQ24vTkZU&;1*zKhnfmbD;l`4}k_M4^W4EiabngK zk&iu5K4qjD_cpvW(U~Jf5xrB55U~icQ0%4f>rUR%8V*d;Aue}cea(PO-0{%<=-lgU z34c35doD67qWnJ5fmr|iahS+kt~>L@&jyTIKglzXVn@Oj5ACys1bd8;qiTANQm%~f zL@4|p^w5MIf;7{o%QgHhmEpCg^|w^mDVh?bS5$?_qZ@qjRu)=SQJ!!`RT_eik4}b# zqU>-=QLpgs*QY%`Q0M8Tz?e8K-0e{TG3hlgJe^#VFAFIDmsy9Rmkjb-I)Y z=cEd4N`I%RT#M72U~uza`#9{%lRxQUCVkAxVPlG39OxV@9xJbPmXvq@-6-d-gq}6n z7m++@i9*;Oh_vfHapEvov-(*gUi4LEw8)Ky%?C@29l2FedUPJO;_!xL8gXfPweppX z!^y>Y<$|DIhO@Mq_+@3#8ix4{YuOp^MpzV7eK1uqOwoypXioevL|Wu~`-YB7ZSbKN z&SCTGS?pKWE_gUFgJMJ*qpU{YEM|W{#xj_s`I_`bx zc4>Nig;flO`vtg-6{K5oZ@M1#kdAv7-qs~~(#e%}+wQ=;Q8lo;mQ&;Fj!(gSNxI5x zhc_JH3%Q}1GUzY;9shyGd`y0!m4Ewid8Bw=c|!;-Cz~Q~2>durj1hfDy@TF4sCPgQ zM!P!YZCJ~qGl+RU?Ezcm_m~&d&r>gg)iSiF>MgXWZQ8=zg`Y1}FND^6OWwkh3)Rn) z7C65R7{l8^?>5V8*zAAS`<_Hn<{9r(jltG4RhN{}HhbEcs=f2g)=SU~NSOV?USO`L zUFHT}G+TQ!4yM;d>JMah=ZyDfCSjiSx}<7FGl4TX(utQ|1zmecVS*zacQ0%ftT`UX zUOQSUrqYW62^*1=xc{hQtISn3^ zZl49!X@W?%FZO7sUq3$*V@#CDZibR4ALh(qbc%=>*)6}Na3-s{8?$Z0Z8-zkf23ZA z{U6fKr!$}NE{1kJ6>}}T-A9soYT$$0Ch&p12Gb!tl8c7F1kNT$}+tVqv4};4B7d0X^49eFORvVFMyuG**6(_V0^+ zkhn+>8=pZ}xhR}b;zrC+thBu4jCWfD)8uFCQK`o&qo4*<`b`bAchIAf=6)Ye2W_q* z(hFSJ6Z?CP<+KJt1LxaEaHdaMLO4UE_aC>3!mv~UJ0MRNLXS2y_G(;o#zi`*Ne;aq z`U9Z>6mk~q8oE*?_nZOFu%4=hOq0c4d=USt(C+E;X%q#86erX=O!I>~$C3dS-}W|+ zN*oIv^QucU+Gn&omIxx*`h$Ht3&~&)*^uV!`^9GYL=&|b?YeJrL8tOZxKFTV^NpDt z(U?L^Li~d$M-JM+C*R)&{nFb=LM6?@dzZG$7U);VtkIT_ao+#1Up^hz9-YOFN&xQ= z7TNzQ_T|#3-^9obhZQFlMli6nGrr~8?sQQ?r=RC@M&q&!M20OGf-5)(gyY*(d(ElUDz)5 zU`*dcU-=c^f8qNC-;l#SA5w{ytfLji3N>`H;!a3P|3Ro3Y-*~C)mwsQPOCS*NG*wd zsCFxCiIPnzx@uA94k!BrX{2-0Egxzf4T@?kwTzEDdw(v= z!wUV$e_bqy4*TD{zci#dxsh^>+M|Y^Yqz|s)xLgx* z=qyduf+8-IWevOCFbz_?3#Dmo&{!PyPc6gjdvi;1?mTVA2$37!!!yvVYSAT3PAhXp zBpIWrq&0PM=>wtXJ+hjg;BdZ^@XO`CDX<>^&6BvdQ>-r56l;sE&M;7ulg6~WE5b1I z3dX2%i<3&Wua2{v!7UQlR;(Lna5&#i`1LZ?d15O!l<14Ss9bJXJ?=NvJ($bQejt}S z13KTb7U0|lJ<~e4TJ7u^p!D9hVJKsF&&Z6Cfz)3@>XGR;pyS*v8(aAa1IJSd{~I~b zPP|*z9m}k|lh)+wTxTwHS5vt>5^hmwaf<>P>+_Z9s9NW4hJUDzY&Vr=aKnE{Ga}W0 zx4e%P<%Im_c37b3H4mH@#XcdyUgP*$SZ|8&MQ~JIEn3#!A7-`L7rEuLE%pqz`~{>= z^nw=JizQv(&+f;58~VmZ^wCR@C#J*lHD{e(J+;0d<}^;^k7!F38|+cJl-MY)v3iAD ziHkDCxRuGUeC1MNqRN~D1N}!=S8AVm2>cLIG1uGE!ViTDpL++@+ta1;-YHh+o%ZRK z5}Kqb4owM7))rG6J=LZb?G@KS)k5^&^WJN)7!=QkWA|#GGA)XvL7)6Q)2^+@3eQzl zY|P~*zLLwmg|gcZZ{#X|&v8_b*dkhou;RU70Kd8t^vUN8ZZCDh0)SM3S?IBo`@Q3qN3;-KIOzkd4qP|R^eKAm zUhi;wzVgO_IFxU7Q@4*!Dflp`lDW(bh ztaWX5sr?6UOnu}cqp8*&pJKP~oga_g$`NVv=fh@}_gin|qDwEF@xCP`-QE$lBY_~@ zr8C~GlEI`FCnN`zX+3AWo2Bu|YSCZ{Dy#IK@J5M2A4aD{&#d&W_CjyD(08W|R(4#x zA}@j^FX+Lqfn~`Nc}iBM0lcbpk7}}r%LDGE&M0ountG4wcE#_H`%M|ez$YI(h}HB)P3@0leeLI7)bmEd`r0|~3Y>tR zf^D}8iY9a3T$n%XTo!g*%mrm~ zA3r9AVJ45ipj-)H5*X$RFrW7GhndJQpT-(->kK^=Hk?PbUQnDmp&YilTd6$G2^W-7 zUMM$6bC^xIQk1U{FfTpdM*f9>rvX+;^V$iX2KWiUUwg~z34Q{wjrq4V6Kn%Kj=|rt z^u_^>V{muo9~T9#Qu+tR-Yj6X(kzzhEQERpuwF{=Q7R7sp2_^Du~N(gY-j$%S*h)S zM@NN~Q`pgP&xfB{dW)qsA35lyPq7=Ll|E{@pv-0I=vchD2)hz6FL_!h?n=NpfHl%v zO$6rvb^+E)4>Q;WIE%rPS-G+R7qIwGu=oXl-(c~-X0?3-uu~(H>m#>K)ryq=}lI*fw7W|4G*4Uwb3#UOsr^QGWaZ*k#p;>M^$ul0`z! zV-PGEd5VUI1XPuSIchz=0(@#`wX$+(=3&Z7Z8`rUK^ie^IsH#fTCZ%ek;^KsSBh+v z-mh=R9~2-xPfn`zR>PeL4U0W4(QPX9-l5Qk?onBF%*`V$!i6o5M)`+lRCmbXEHf4C#q_cOSbUEg$W~T%o#i9pcG9SlVOzVNGNw?%fR|* zpI*!NDamv9DG%X$7~d>>kKmh&?=gJO_Kv?D*+*sCr#u13-djIR1NW0~Kizwu(pLw( zBVQSs4y!T?^Od;td}Rc_Vfe1k&sVnMzuy9rllFIVl{vPV4imKM=PC&{lQUOIWWN{f z~?q9G^iNn7Kvd9hGc%8XopE7iOzH<7}tKLuQwV;(@f(3aBY57Y0 zV|hxS*%m4%tU*5A4_sV$zVh7j`O22Z^Oe%a^Ar)jdCCm-YfmE^Khg}cEy!8NRcoBw z=<(Ggxt|cN9?U_iiDLY;W8N(JM#TkXe>84L>*gpUZF8pg!N@3!PMr44Vt&dqj$bOm zu`3^EKIZ-BZG=;e6kYwXlZ0_ayT;N+XpIUo)WsQSPB>!QIlbnx-!g`@vEyHX9Y$Cm zca9bfp0EA+_CE%@h;ifN%IS_f#d|BEj^b$q-0!ARZxVaK_URT;dBAqA#O{kMk)Jn1f!Hw_0ABSO6`CZ&;u%1bb!qERzkOGaD+@|>*c{-e_D@nTN>~A z3qt5hTsLg|N$d(Eer_P0+}=VJ?)r1q8#RqTa$Fd0O@q%U#tDzJf3i>h%EyaO9Hn_% zZSI?*mHyEJo5c)PnZp481@I-bUzSE|HUh2!yo13yb9cah2K)qr4d!6LpR|w-ck1bM zmz@3wR$knb%Z>RG!r7Sh+^YN5b0;u%+c0ibPUGQoR5MEtkH)zhHnaFe-OBr;HlHg8 zLaU%jobKGKS#AHjhFaTL>9?e7sKH&eZ z;^uHBI&X&sljT{7QrU@k5HiHP~6}A77y4W#GTVfASwChS#X?ZvyJ!vONN5$+!*bb{<$>Q>&4F`5DjfeC& zwD0AmP4beKQ&?e1-Z`9$^El}`B!FrxkeqY?uvXg9dfkEOpfmvAc6C}7)=YZ=2X$Q>yjPd=VPr{nxqos`gi zEM>qT{g)BW%{TO%!DPlxiw_zqaP}l+U^hi4HKN8&R^w#ks*_?tp(PBS#^BR{Ga38< zU|!-;0z4H2MdEVbM?S~vBoiYB!k~+#ca)B3xn@x^%UUNfq%wM z5c7-36`Uq%D0Ba#{p8}Uo{u;oz&jWZGgWFveCy$kTpFpWEK^gKH1shycruo>ZjF%+1HPZX= zo6F+dWUw1^MZEL_+?+HHek+-u2e4Y2hI;2P_*=j_sSL1-!50DRr9zZ1i^0__{(jJ{ zfWcp~_?OTcZ!q{23;zJ%9SlCs!lxs@LIxjU{u0tFW$;13I?0LjzGwB=4_G7Z0qkV( z`^u@N=WrY3BU713n>WGXq<^KEt%6jg2*W)| z!cfml!R$#E1cdmvFbKat2m?GRLb&Hip|9sDp||H*A=LAnVDvbI9-ak4i064B*t0}1 zc$Nt|&kKUalPRb?%LUG}LZGu6x+_6_?tRz4y({WTy2TEd4m)7OP2l5dypPM+(*kdQ zK{1A1^(Hrv>#N>Zz0;X19Ju%f%vfqed6oQRGh_@E$tZ)Fe3TPCBBNqaFYGdyrL+Iy zhE=9PUW=YLk1(9H>s!ruVN4_Vho^b9vDdI#~Vvr6vKJVoTjC^aU`0G~c0 zfJ-QA6&Pm=joOe|o!IBnNpGP4J7+^8MGdOt2ERm#-GUpMnSg(0@C`7$f|%yK;avqD zAyA5eJz$-* zYZ#TZt4S}0SMZjQVvV?`w)>8mAqQ|{Au%$W>?dY5=cwMQ^k-EQ!pz! z1J>F1=4qWhc8Rb6d|L4cBoX;crSDWrVD^DNl2YnMx# z_bFE0r^+AsGje0QU;YTT&BY#c@CTN3VNtvH9lUX!QWIRFr(O~@QSAAlfb!i}Pj_1@ zmC3Lrdc`}sUUy$z4bFE~oK}9ejk26pj@hE|>$Xj>q&BQc$EzV*eEo$v?CdCyRHL+^Rr{#*g7*w zVoJUWJu*}iJr#Cj$u%1<$6tRDZw(`*8hT4pY$Gn`8uXQO63=Z==5l`cFA8261AdgF z8wNV*Vryj5MU0YT-e={D7&Gzp%Vrm6=*8D@`W(6#vMF9DJy}x&dGe>oP>jiyFw~T% zBw-w_90$%X`pNn80cSIq)*_oQ&vU5pwROEN9cnCC7k#NQQh%u-a_qV9BS%;N8ab-^ z>&Ou}k=wX}kDPwVf{?q`^*eW{amTtrm*VUDh2r!Z_tUjYM==+1IbiIOnWk$v+`3B6#g^;_&DcBfE7=R+dS zwvlVSl0^T3TKthw0r1vi-fwR2Px?Sf=7=tSO!e&#l!rK?*E5(GR*o}g^v^Ob`ZnvD z{4(Y?`vlTWoriPIYm0v#<~ymyTRP`SC4NhuGG&XuH~z7$Yj1?D)AV-O%QRGkTZ*rlGJ0C#>wVF? z6+_f+CD_C_!Zu@FtBSarE6Dr2(kh%(6nv6!9w*Evl?Hm9Hj1y|%}>6h$E!VhcMJIu zJtdX(6p#Fw&)C4(ElyoE_*OwxPOUjx;63=|Ot6_ZFzTvzg3Os{rWXpYdo#V9d7UMw z4!lV*Ul=9^!BYKAc@j<@f0g_A;_JV1oKlQfA$)R4V9Y%WelJs_GQHh2S{Nj4`i@R_ z+vUIea4(@DdxiBH&F1f6)qa{cR>ar;6f*=EpB#b{%_#APcYgz6Z^iV!hILvCZc!VB z9()5fhbjK*6^3g(_Mi4^H{gvOrS$t2V|jf2FEOni9p13n@rp6swhb>DdDu0KHv@x_ zm@ZsY3T(mV0j|`Bxyzq)UBoFqKm3$=uZ^OREUcBW?w7p*5PqO1RuU-=PnmV4>OYtgj z38r&(JbEKsW==ZY?(fmlTm3zns|(i6RfcC`S2h%3k|%)=$ouw48gRyfMbyddEhSiD90PaMn#We?MCAJ#6ApFWI0N@#eYNp~X6^lK#*h zj<&B^5mIdNSe!x<@d3xYy&5yi)nYia)i3!)aq-9Hla+KA z=X1ot`ESO4v&-d({o9govtIyAf z<3Gy`L2W!<;w~QqZSmT`MDvG`Y!!tRXvo5?FS|YZ^57Jld+9dc2UO3(_SF4Poi3;QHloqceo1wEkcnH6E|bkih;CaXb<89r;p zC?{{(YhSN?jMt`A(|0;gFDs0B++lpZp5VDk{I3bivdpRZrlERBrpT%aXnGIzRgWv3$`%<)clhT17 z4ZI%s={1pvQOIH}VKJ=mX~qqcxSHXeJ})pI3w(ZoPh^cbC77kPjNyj>e+~E{HQYAJ zGuX7u90A;4VBd1UT{J^qNeX8)bF{}-;Ke@X{sWK&H0aHAt}BSg4PwSxlj zcoX|@XWyYPrREg){fqhKyOQqmJ7pH(R}H_HYo>MjXiYYA0`PIbXVk=Z!IzpJ0R9N@ z&(=)tfVrxYfna9h=qu9>sW4B$%5(G0g9xCa8bQ|7S@hcg)KIEHg0 z?kI-4(e%VoO3iI5HIHDJ1~7O z{zqE#xGng<3V8a+Jnlt&*MMuf5B9L%n6Qg^LmGBzG}fB^XChCnb$ASnrU}5wLwbjHdHfAwGgi5h7s7wTbOH~mS!~N zr)@~*hXxHxm3oJ)UzjS5FsLDKd}=#kSErp!)1*&LcPmGX(-xkZpSWPd^KQlF{)^*_ zg}Ubx;LdTmm3{FChPoAZ{7n3winrtUOuTJqsuXI#y~cfe?lGwz}QQ4#BOw1$QaFGPw6=x|Qm9H>6Uxas}=iaDQ)i!~VA$ zd>QTC(kVIJ+ti5Ficw8#%NOj#&4|pI1D%iE&(B)vOtB9Mb>}I-iAj5$UbODd2H=35&ZDr+{BEcs_%_ z0vrx`{kZ%zgTu$i;p{s^tSLXUi1MEeY%Qez0*=BYvoHnV#@}FY0)yWG7w4ZD?*Gil ztb?aEe45!8I%iHuTCude74z;f=|);sIoVGBC*FL_&2)PYNvDyjwfq!(KZYAAV(p`O zzRE}Ua@l#tR9NaAu6ClO(&^klgBA9PM7MVv_S(v@U-uY0n>@m~IJft8;P$JC?`VwK zhP@gU^2h~Fqo>`G?JiI>T|i#10Ov%w)P}VyauKcw;g$jyr>3~|F|Ppk4sZ_OR%!^> z6tmRh5*B8-z4N34xSJbauTGqgQ27Wo3!#iG=C3idi$pjPxNzW78**06@`NJKDZnT! z&owJ%cs>PY956>%X>Z3ofOzu}ZxnF(Dyf{S`(BM5vS_aH`xRVcWF~g$qOlXF8ZK(; zjCzanYbAgEo|4+Mo3T;k4Eine< z^(t@;z@goN^TjZYJ-KmsC;t<$b{&;G*Wvw^y!oG%}j?_)bJ_6a83gQr_A|G;^)#ZG;O zxDKHr4rf5#sXE;Joy!&Agk=cc-R+Y#B9-`NjL|b3qxj5tjPdb?lBuFwF~r`F-5DSB z`U>`Ngt>(pjPXph3`lmNk64_cPL2H}#(8Q(FlxF^#@*_2u5nYQCw(;P_=;>#w^gXH z?^Yjk{m1xvZ_IZ;lH5Z2a5(HuoNA8)$9MCLw z^67T=2CK7Bd5bf>#A6>7=ei;+ymLJEJKSpQmDu;ZWOtbH`baBOzoZhXU$LNvxH9)C z->X#~LD-FdK8BB0MHwQ0so{q6BOouEua){YA4ss<@4IaB^M)y=B)-^`Vop}$ z#+xdz8h+QLR18kRsq1n&d!UmCvlxL}S9%jP)VB}~uEs>-gtu5pFjmW{t!FSR{|r0# zf0I4U0(`GyOyG76TCGz4mUw$u660`(QIB`pyO;6Y76;F@Wq{AbR`_XbkMG{jb0G)R z+-ktomOo>SREgo`oKpq8=2I%ru2nBDru(EJDX$(N2>_?yoi{2ur#{KR__w?!y1j)L z&9DyUv*~b~maE#5n8%f3-KF^c^=2I32Vs81Exb71|5}QZMjc_dldR_Isf!ks7vdB* z0{2#-KgyfdU~#75=4dtEn_~o~mEs0vrTl_VSWN$meRulgPl20ym9o9cSozuW1?ZDj zBlSr?zZNG{;$DbP5%EhY>$b{Up)&i}!+*uZ*;J^Y|(F_jW%8 zG2@_r{H2}x2k~8-9|f<3?1ejYdU)JCqqGmoP( zhL!Q0>!6w&iT_OSOE=23&}U)AS;63@YfGk$||0jl&D#m!M-z+>aWzw$a%o zCR6m&{bp|XXWmt}$7YVkUhYtrRg}DctVgeLJf2K9NipAS<8ktEAi?^)yZ$W~onzcY z+mqz6%~k45O&Y~|OoI2ud`k0mS4v7eWb~Aj6!e;ul!rjGhf=_a!>uijgf_uWX1oK|Bn2@584uOtk&!=Ce)B7lqXOhTwII*2qGbM#? zc9CR>eF#V*D(N!h%HP#Y?1GPmJVN&XVHXm-9Z4vhIR+AhN;-@*Vgoqdd>_Mo)RKu? z0~9LS9LX?yTC4%gJ~L)r#2eD;!A${@PR5uq-vU$ELU##rbcMi}7$&iKR>dXk$P7+8 z>a{e`C@pO9dL!4XaW3PNdoVsNaM!!)mrTeYujg@%_&@{&Ng`i-a=H$?d-;z2D~d*wWyNkREN~)4jOhJJJ?L* zrMXsnjb0A~r+?;M&}eo-pN}DhW3&8o2l`vv^alW|iE1 z)Qp=w^fPXPW4Q82I573hKS7mI-o{in2&SKTSo|2eH_q%{R;ZTgRCefj@7Eq;O#dYcw}0;$-9Qy%9?tbg1V zev4|0W{Y-9o7~=(d6YNNxCj<$hh%Q^O!U<(4G(@r0Q^w1aCAuLSa6xN*k$6SzxX^A z5$wJJt@$`d#(jeb^oXHY!~3Fln4~BFl}T;>Xm`&Gl9~&~uZGj(7j~8KtK&$kr-7q& z{+kc;xGDHDe^7HXvH#JyH;?t9d3*9WQyFCHkMg*G1J{bRp88kj;lbkTul0d--p5qM z2_d54QbPTsaE&>aP(KU*{||d_9v@Ya^$*wW?sPf}NmvabLN5dY0qi6!K|n$p8j`4h zE8;?TIw9SVjU;T2J~og*RGbNm4vIQRP=k&$342&f+z`j*Nk$zZs1wB*QJi@?X~@0V z==Xc--tGis@cq5d=l#5YyauXkz2{b)Tg$0a=bReTq-#lQvmq4IczfHWv~6knrkIuw zA197>p=TQUTO>3D3q5lX8U!6qHO@cX<};cBpC>p~(-LeE$jjiRbO=3-&@;R|rBQjD z8UjTUqsB{hP_hq$2b>qe;fTKCOMnAUvG?AL2+hW%zd@7*=;q(tP3?RUI%_S z{N{DwA99{g3uuW5uJeE!6}rzklWPsug;MymPoeM3cJ2rzKGE#fqFa#;#NXhHa zT3a|jgjV|g83QnL4uK4W&DQ^H6koq1Ghu;xTU2ILpY^*({IXkD2kWbxPxyR*FA|J- zpdZ}eo66Yd6Ux{dqs!Ri2)j>WZAO^tO1pbuOc6AF2U&xgZh&3JDCkQbF^59Kwdlmq zV*@fjl^Pb19Uihjptn}fC5^u%?yD4Ejne^2$G&NWKjdB^mq~3C`cnw_t#918iMjLi zDI?;8PPH(A^7(hhCgs&}&+vq3tE;SqsyL;~en2S)0=aH|@T(-X1(v7^6Nt6SNjd zZl$(`; zvpQ=iGz*V<-*0nN47ViYFLm$Gsy{bXkQEja&SkcnX$%bAyd^ED>Hf_@3D4JCaTc=F zP5rA88V~~35<@MkpB5?0tcIhP3AOP)<`#-fL6TeVeyv6BTQ>PAs+33u9cR>&jn|BgPV;aSR*;CX9KWa@$9JmT$;Vn zg>yMKJ0fW+k9pU4bQd01N3TQr?Mave{3MRFCgZmw~dY#H-Sw~WTq>&z^*alh&oUexiPUZ(W zPdXEvzpMGXOO`>bu!dEK820cw&qSRERg&H1RM^#9>uf0u*#aI=6l6Pg376Q4FQAXp zDQY3DSnccvFB#M6##e8mn!JeK9mt+kfH8tC5V1_`jV&4 z>vcbe`2)9}#XK(n<^l!g#~h{#Fn>IY^IX(4U8!ls6)?^J0cJgiS<-m3b-Ds^4~M7* z#J8{mVp}E!YPsYJh^hYp;xim#1|W`BApV9!)Bxg+vq7Vitsw?Iz9{?sQSam{ATIb1 z5c9jWR^5I&6CGn6km-XR0SZsGhI)$5jHZHBP1=?xd;v3jW_{1N30NZvzva*w6b5GH-c+8>CLcbyy(!lfCU^x5W2gjA^4`f#YKz#`n^y!f5cij*BOKRfVwXoke4g z;&1Z!Vw?&Ko({}X33k>p8ZD48=Mj$w+>%MqsWz!!BOY=^5iYCqKJGPTYX4+~4F<}g zT>_>4#j7#F76>F)D7MsqMSo1H>8Q41}*d&J-r7z ztoNnOiC;+i#Qm+Bn?f3O^BOLw!@q20EcHS-Q(?tmSUHFSV)d`xefMj3zxLYQOvB1X zWELHq?_qZEUYCYitxGl5AZNGtk+%6BcgeeerZ(+?y;~K2Uo!{ecaK?v-&f3#@mH5g zyKQ?QBQyWvkdl`rX;Ol--@I+o^ZM{~VQhGPxKWD}{q{IY8PMuWf);_X&ilSde42@g z*msuFylt!g{>UJ#+ui47d-uPu*$K^V7Bb}ZCt!~QwC)RrXBT4y5IpyH$~=k}*1rG> zD&DRxO>m~R4-g<_#&DKw17F;nf$v#nZpo#u`kpr(Tvl*9tmkblh3~>Xz^-iSCmVfc z>x=0}y`No*uT6)=u%pnyhvZeK+4?L}Ke!~@%{hwu=wzdH~_OczD32bA`}+5QdU8l4=WR-kr;C zPtY|T09})sF!YQm-{MiJO*w;Fz5^XhsrxTgFVVLAPeK^Qz>O44&!q*OM!Ab_lmiDV z$CSTAtNC0&pANNR>v;+I(v$Sa5nygMOK`p{{mJlc;mgt=1(GA&ofl(AEA$(nuatm` z2?3S8Bf0fi`Bl=x2$kt6S8oj)TUHOAAEa$=#lGW+p0qh{DO#Mh*EtsQs5>A>xS8qd zhMJ1LF+6v!P_=b;o~BZ}mEKKneM1_nZ(gq67Pd7e?+q!Qg>PM)r>gF^m0*)@YQ)y( zmW4bMiSoDWqqfE@@4wZUKVWNC{=lt^ooAiFTXox1o@XG%P{~^AqD;4Z!|E4dj(Y=c z3EVQ8@8I^snc+6W?SKo1I|X+P&H^_I@@Ju>subPW>q z_+n*{vfOU|reM)B6(lSutZp^poDI+;UbOj%b*I)v z8gas5KE3`qaI>ajB&^3s7-%YMp;@vMwt{D)cfVSA6!#6JrKhZt!+-Lc@*DOw2dCKd zpF8r0X>a`OT;X%BN~Zd}+0_KgZc;lkr{-2*Kc$P(cZnh?4v>f)DYZLic`K|Y@ zeVD1S7tt96{6dyTZ0Kw$JT8s_U+-^XXeZm=QaCz2K7*OM#7wL=%+T$9nUCXwPF>w# z)5I1{YqvJhTIc;y#Ml%EUXHFKf7oSR?GRHOVERORXT0^LJlt>~C1CfsgH_k6*X*nv zgq`nE*h))q4!}CQ1HAAK@gbiLD=#k<6@lGM4OU;`-xPO7)ebWa-Zps04Sc1At_Idw zBl^~8xF6EXSP$G8QD9%d(fTX%o#PwT&Ov;K*e$*X4Y^^pnpQnK;(fFIoQuM-2p?&$ z;^An7_q98Cco4#WY&Y?66vD4S9*EZQr!wXm?`osMl&*2MI^K%i3utNwH|e9PLt_9E(Nlf%XO^ zrbq1V_6nR{tamtUVO+8zG*b;*7bK4o0(q1W@Fu#&gUSi}rU0iCwr>ZhSpQXJEFS9; z)zt%@RQxRFeA(IHO3g1%>;Kp9ofCv3LoKj|CrsJ^J&~ge-?7=8FWcUUy)W9}Q44mP z2lk-`GtUV;nHcRl;=MpHgs57E@Z3YB0Ue)s8sWcFIuA`hRD!+q-^4^%y*Pqzh*j{8 z_oO_Gpl#Akdf0E@3JD^kCb`>Na!G4l04+!ZNR{#vv3krR~K<9*vJeJ}6v zd*wR1#qXf`D}ROi`To5C?eiSey69x86n1I;-byR1olDGs%7ny55+r7lz?aFuzFePu z*IBZQVnl!14i4vSP2)2)kntIx8B{538;2dc3cush)!W8#%wRu~zeltbj|1-!`qYq&HXp<36iaX!(3jopsP~)JsW_P`WI9Mljc0Y~6$sPHtj^i(G^qaLeI7#ke>JXU1L`_IhzYMWdwepU6*N{@WYlp%Z_7qRAQK z+={Pb+z+0KAnavEz32Jn$QFxpu{Insh~|ZJhLZN!d*H|%$NB%~;O4OS_9p0v?4>6z zhza2He&0l8NQ3;i_*ycRMbw>m(h3CENVx1M@Gw0$u(RP8F>L*9Gz7 zI&W*+^vpO&qfN`4o+02w3ids=%Jw~`rcdSHWjb_Z9&AcjMzW{aw?9f!r$bC;6Lyv+ zWAtou4P=A|mj1h`+BpFna%TF(TZ^+|J?fO!NPOWrZ6$X=?k{nVG~K{VRwLDWk8}%o zI8U9AXY(&UvBH2;8@0!b_mK9^=(8gNeIUqCW4sZ4;HS$ib+LU?_ZdO;dcL__fzeAc zQ8mzsqn`1$l!}yUZH-}I#vqXId5lKYI;$6qaDt;fpPgD;n{i|=n@grnPbm9daF z%Gf{tSjL_@P{zJ_sf>NFzl^2Bf9ka|_9)73funiOT>FJ+P)=?^|HEnvrH;gixW~h4 zHMXb#zs#cW%ery433~$q=`fO3KkPife;#rf$Hg}~uzvASwZbnuE>;01t8cz>BR}I< znaM_vu&vAta#qx6ts`vnFYdyZ{B4I!-=20)1$Su|zGYZj*?Ajix0BKXvwY$~pBvQe zM8RB3C*ptNvFQSxSfdwo%(fnDc??$MHLbHTTK?TChl>zC->NYNS5L(XbFP(iG9S^C zq?}|PY-ViuD(4zq~&&$8|n#(S6j8G zZ%q%b7A|ZMsQk`0wJ~@v_<%FJog*PU}}phK;_s$_K2 zbFfP>Y2b5d15tV`FFm1++7i#h@on)4kK$n?-ZT);vpCbd(_(oSYK?xoeF3zf;GT!u z1-EBGnRIc1-ui|3NKZ_r84_9XY^Wm586)d7fTz$6+39$k=i;j@gsslYWMxRlt>BdE z7<&Y+9rMNum``>;Tfw>!*8gP_^TE&kY!mwf(sYRLIkSnq0eAkOnyvexjFqDNcOPtG z|AL;=+BRFQ>L6DDVsU6TqjxLzX(M4j!9Ph5Ii{NWpzf4u72DXvZl_Yg4+eYdZ zt({TmAF{OIaS>8?kQQY19}DGdyswP8;1(THvzMo-nE9WZ*dqw5p&N=lpfdA(80f)i zuo*)6GQXGVb*i2EtD_OJucL%Y;^8J|OvG6VY|r3~-)6gypVgW(68ZUx+7pkHxLvl} zv4)K2Ye+HXhq;ibq!CXiVk7|=$5)7j$ho;`^c6YN>Ey~Y8#&_@dA#RwV!&YcX&!h| zCZ6Ut#NoVvZD*b@yBqmT;xn?fWJb4>hwJ(VN4bf*(6?0?B%Gm`k2TAXO5=p&&iy#qCJ z^Yi%>%wUhyf>Euf8O{4}KX*7#zd-KN}f`yU;K{yI-||(^@&oPN%@& zyj9AQxF(#!MrL%2Q#;hKA=KjRhZ=q2ZMYa@-DOX$)4NFXzZ)7V1Z|#=`nIegd;0zg z_UH}etPE|_Mg_625MGb|K)prlx&7&A#rcx! z6R#WLDtna^b;h23r1lc-L8iA1_7Pv2U=pl`S|jWvrh+g1ifFXjV2MEOnb$?3kaVB; zU>B?p@f!Y@BGqtAyu{DVa}4F|tsm zvc2xiv7NImcWMkKyT(+tKHi!S+dqStPYlL6tKQbo_7TpMU3goUcQNiAN%g#o_)^5l zb{oZyBkn+4?P-HdXe#c7vGcL$$Mr*?G9Th=?s~|Zrh4|cA4peY?C#Nqd1f{*zI`!n zB&XFa%#+egqo4+|qWAF8!aTQeh)+U();~T{+k=G3#swG!Zz1o|rultxG{O|)t;m5S zBCOrf8_b5;;5kyyp9xxRDNmbhn3XY;kA_J|dw{1+G2D_dou?%rjbvi0wNni@XWY!w z3`mn@VjB#TxtuKX(73&&$!y>&HK;>+$4KBqmWfSm4@E6WQkHoh>|VerJxZIxC1siC z&Thuj%!aAPQM^<}_YsU$s__Wm3btx}Yj}LJA(qFBeJMOX1!qZ=zsx670Otd;86U@D zjN<##x2Hbv`0#S}NAy$b2i5TBAioj5Fsz)_#h0^7H#wv zshr(yEN73xp8|Ru(lOpUA?LrK7W>@fAX^Ylq=GWEn0a)bFTN65be>nf(pzsiu{Wih z)xy05=RXrW2B{C4BWc`5q34;}*{C?1V1Sh{*b*C>ftd+1QIL}Bs7Y&q6w46M&?E&s zIDH6O>X!oU5*@xBbpw>I9S_<2H(?Qgc``bQHhKi7`ftJ_0L_F6-GrHAVqTA5YK7IG zn1(jP?Y+62ef0e%)(_+CDa7;P-h!hsS5d28Yl0=FW8!>hQkYiwWrw=N4;AT@V`AEg zs1x+8uJ)KX{Y24R!i@%_E19?O?ndkaY^iNCaqqEEIi9aiI0N?Nfx4aB6d&lR^DjQV zVg^zDo+Ze+xoPATIT<92;JKrt=$Jl`J{U4bL@|Ea5zYHe5F{32c)yv@CC~9B)o=q( ziR+T-#|Fa;<3OGg+vUg60>T;kxRcY5x15+W6W@M%Ir|v?4ERsMkAvTO3+8m- z=LLixoPquTcLrg?*DmY=+~5i?wi7lE!fw2}bMR=10I9}H$thO4HOVI)@UhWqSf!wt%?@j5WRuVIcJyDR2K`?aXp*B7 zB-|@F|Kce}gLLa;CuD3EOa`YK*6Hq=tU_$j z=PzMQ2_BC?=SmU%1!s*E9R4oy$LWCZ^kf=)PH^zHrz_TA-2vV^v1D_4O5XOWp#P14A+`2Cq zn!LIO<~iGGdIBd^$)@!rKQNff4-Db*12?h|g?Ca396*j0wp8PxAv|tZFznZpwGcM) zo=%PTY;fr31|bC;YmYD%I<8NhXIh__@8$4Nt!R7Ax0IgU1vbj4tfogoT#{xe>huZfr6TmvuQM{vC8`{3mi z@M0vqY<_?9tsF16UI#Bjui1CP8#L%U({X|_|Ho4*^@R^`x95A{6D0#H$oqw!6Q%T= zAf@MQ-KW0rp+NX(>M%j19et*(FFrWk^gFfF13p)H+q0P_L+0-9l?JQ>6xV35MP4g+zi)Z+bWC+x4+YTlbxcjf&3NKu;)THuRP`74_|g zK$$YRjOxN$f{?fyF&WNBQQwwPnGa*L%KwTQQcbJM)fe7^EHRadN&Oa+?v3;Bl_r@T zwXvCF1lkXLWu!AUk1!OcizmTLGM*JC^&5YoiN#U5J8Q=X{u2E$v-?2jvG^!n=HE>b zI73sxMr=Q#7$AS7=JH2f;+x9sznQO)bQ(rudCM%&?Qn@{p!ea^9EUqVEi}Hb9NTBE z>ci0fuk?v8gJ;`2wl8m>vF-1}@qPO6N9e<2sSiK({!{wjIje?lD7L9_!%BF|KuHMOm=@Z2W9>jm_0yp_ z!e2My4rsa|_~|rH(`#wLT|vf5Hr-AQZUqY37LGIb7a&iJ`>tMxon~Kf4LdR7plX|TC(7`= zSmddYR|6a9?8KCVahZ+MBlmz-1NA~wOuY3m&?3-tM!&ncX#}@#5Y1+_&s>-aYQ!gQ z?pbpzR!L25pV@y0cA2=Vqep)%+Mn8XQ~zpkv3%mHo>Sn}k}b{0I8}l(y31}QWrq>F zc=X-dLF3A0s*T}1WsdKb6aUIkvGhz86YdB7c5gX5xEQo8{I!VRxCk^0+*5E5&Q*a{ zjq1~eAne8&AVFso9D*>VPC<}e3PIXS-KllDKw6Sfi?rW&-*RHb9p!8)+*5FK;O>SS z19v5UXrE5d2|thUow^@Clp}Eb6m|FFhfjs6Vy63#W7b?*<%2AnmEH%DR4mv?OB~(l&sa3=O2IjXI>Q?ZS6@pqy=i z3wjXrBK#(}b#Qy(R=`a;7~1E(HF$3n$NBwT)TSEj4K%z>>(HjB?!@oIc&!js`Ly`#af18=1G(95@+xDWMQ2RD`K z3ul14n(q5V*`BYNCo z5?{N)*<2yq-0VIoj>c^!G#l=;s-N6c^Ir7H#Rnyg+w#OoP^k)d%IL!nwN;)JM3K~ekDaUEU(x- zOh{hte!T*eT=MJgsGUcKVu!X<=+eHV+O~C{!%7x~ed7Q0V0Powio7oSYqj0_Ui2R; z%#zxj_Qa_R8ug}{ZD~PU%3M}8`KK5 zIWknWjcU|epI5J4pUvgHSb9>%lA5seWQ{a@*MtC;244e9I$-IO_E1nYp%>m2XmvR3 zJ=y*hsM=l}0XM*rdS~c`lY-C(J4J!oaQQLZheG&KJIia-+lDy@!`|836`#Tmf3Wqr zvigk<%PI-RaHM16r){NJd5 z3=0c`4L%_Wxmf?zt=fSs-5T@`yk8;>;V zTD3YM*WDyVt|=%+L1{^KS#>~0myL|A22r88%zIH8`^Q=G=tJnR<@)@Wy! zm=+jS&tX4JduW~hIOOeVPYFJ%QK$^ZNDs|qTcOE^9kR`)JByhbw!jV6;0%qa6DyX? z{rFVbzkao~oSnw|TjA5Y8l2I!N5$pX$DhNw1*Po5h_&?;)wbAn*;s3(N^Olw-j-&; zy~Lfc<_B$AGub?{ipPi>?i&b0^Q!9XO)}cdb*bfKF63G@mrB)$EYh4Y?TNo*osY z<0&UT_+vTy@K63Tu^P1XM@9F1Cn(+;%uvotp*Rz?m`TcYo|&YNuGC$Mv%QO_{u`Fa zb}$zISR=J~ByV@Z*9qJbEF_G~de38Q=<;2gwxogE&(A1=nj$~WEb9)Ga-|n-vgU7jGvSW+Y)e6%Fjz7+dK|hIpd&X zVnSQ<(RXKn3)dJF?3w?i4SH9T8|B!%FL&A9`{i)jmwNkx{nVEud~_O4rBl9a$z}Vg zm1`hRF;AG)R#dVFc6Ic%LpVNvlq$gE77P)dcbZ|3)KUehn{zoyCeu>+{JdH?bf1b5{^dS1x-kf{0`ag)+bRAzAS-al zTOE)UION?OkQF%OeLf&7aLD@%Y>sO2tuKpte1y=~4Z+uijz?_;8~Tx-r)I`z+05kx z?t{fsU$WY+G5QQawovn7Z|TJ_gQhhCl;Tv}c|gA4GhoP)B3t3Q&rX|XvxYl>rOs$>8v5~W1J_T zZPdP};b#0d_95`kU)aQ`-Knla-v2&GzY`9*@%zC+`i(!-fZulx(y#FlTXx8M;voIT z9+L0Q(4jXwA&bAOHVijqXl-+Bq3LvzW#$qO{`)dI#S||2a8$gzi@5w$pU=O?xBO`n zb13sxFCVB=JgM-sj*2t5>;RQ1;&a9LMlHVikaRP&mFF$&6rlue9qgI$73q5ofWFrT zABCb2dIF(%Yb5yiPxDYegr4D{aD;vjYx-gMIzDj+>1N{ghofTfu_E+=U3C>~Mmun$ z-N?T3ma`8ofj>8FBkQl)$YnF;*-3(75!(HevfF(cV}B9G{xV3~=nWYesgnNw!`=_P z!f5I>Eq2)4ErQiyv)MYEzcB+d`@{J9X*`yWSP5b?d2AkHd5F#6vAKxlG{swQMyyAS z<@#R_LjS8j?`@MaCTI3QhZE-q_B+tqrb5<}Yocw3-U3o>_PP92Y(fS&K5r{qP;mJ8BcLBOb(v+el}GxtH+To_sJOE zCuu+2fbV)WjtTGi!bWz9ZDfg&8`+I;^gRYe1u=UE_9L+y*(p4?qEN*a{c97W??rP$ zBY4U>tVSa{O)g7aM2pFFr!)ziQb;#-3X`xJ$DPA%BHpul*HLi*KYyoj-|r~KJwGR> z8(5Cx{svl+k{c78K{jww^k-c{@*>M|Z-r-l_Ga4z)uKNqKaGG-zH*o9i=W7R~ zM?*XCp!nV8Db|RV2xt^VxpxkYUh9U%p*)YtHBZvAo%iV`TOjd&&iM!2h_c+N&G^#x zoT67E>pc<|^%1l&q*#Tu^<7xX4Qqx4;0teQMy}nRrfXgxB}Os*Ea{YFx(ArL*a(OJ(RRg zdP3hIMJKxc4;KIx8|g5)BN^NirrE-o$G)Naz_!Tc8X5aNXwE%)FHyE-me4Q8Qd0Z9W?K-SKT%>-8XX!jm}y#!iRCLnOZwt(mf<^bWs+1GM`Uhc*+`!8XLb)<&vqng1*w+)UI#U9gWb?%BaC*pe zJvA{Ry;)T8GQZX6Y9r%SO=J)Kw^U-}cKDyhlu5svNVW?q0e$Pl{s?VBAN>G09EbN5 z9TZTf>HJ+ym#0B0Ia~wDE7b5Wms1dHR0s3eJC`RT)`Yv6o5kA86}3s}&@Ery47(5J zbaSp8eiMD9CfDCfnwO4EXGYS)qi6PC9*yTus|7%#v}W?Vf?^0iE65_PRGAZmXy>$@sR$pd_g=hvS^(nmEKOOfx z;V(Y<*eXz`Vng#Y3^q3h+Jag>m44FiPK#-JNBU_2>C=RPF4{2{p@{<#`cf=`9M$uKh63IW z=Rd?hgZcwU0TKZzCj`auwE%YGp%sBsmIi02brtTtf6E(n$!%q@nm5{+TYGHz`;wu8UYh3EH)%RX&cRPwYe!89^#6D%oAchC(eC z6Xlvvrdd4Ei8Cuhv$zg1gY~Q!k6Sr?z~UOXN8sFWWpEX6o8cFk{B zH?KlJ2m)827Y^&5im!&e;zQp5YEN)hL3ZODq&Q6W3r>eE!R4?gY_2L>zWH3)@?}+7 zuP-~7bzzywk+9t1Sianm{rd8%>ga$e6P8OG(Vs+`wd=W-&k3z}|n zEL~%&T1q+x(a?K2x0J@=lV&~a6EW}xLNi0Jx-%^}Lyd2_9TcJ8@;-3|uxkt9-~Cr;HYCU)8($q zhkLqSAKI{QgEUHW5UY(axgq*h%=fA({U-d>)URbjdK$0S$6aslE0=U5^;S2YIob8H zq}BWvT0wB@yB@_GQ#6DdiXZNJ81HnFg#aG^bJuFbmj&Xlc9kMt5QzVwYXzP!3X-Ai zKr70mXo2dNhj$%7{e;O86L52k_F~gZMki+VX2=-kqU8-i*0#tjia*+=GXfJqSv+@D zmmRsMf}oYIqTGV6hYW?qT#?EgV z1~AujX`WM@@_-=GjPcW zS0nFUxPKw90C5|_UbrsA!w}D+z7PLaxJbaT!2dh)C&8KEo19e78%l%xf1F;T#s)U19E>USFL+K4(o zf_l=N;GYlX0TOK8XlXV`>-2#J8LQRdCZuL@LT4~?%sgijG_=QQX=c%)&7T3@TEN;2 zpYQ1~E6l%`TT~}bMqkluaVwYkQ}{Kt&{j?i%h(3J^HBV1`EO`bNV=*eB%Q(Gsp5ko z?)RoSi_cpPZ``bMAKff4NWxFYyWYlooP%W==4(-d-HHsmPE>PerN}bqqRNgme z5Wd(MguTai;MD~t842UF|>cmOlwwST23kMx_ux+$$sqJMO-SeZXtrN!{Et>0ge&{Vf zOm?Q|PS-rpVX=7PG@i)A6VJB|F;&?k_?@meuaDEvd3`#a*b7e+mn!J#4)LE|DRoJ( z4NJFwnO68EbnC>fj&WA;d;8>#tmZFjHuB$_*k<@d`#QmE*K+A)x|Id?K|Bk<%awZ$ zPWevw%gw7LS=>~t&G(^{oZpE2Pd*}>7F6FT)c0M;tC} z3}$OY2F~DcA4<3Q@1AN%@bxe~U{-wUZ5Svg!Q+;^xy zy;qj`9)$N+;Jqn$?;yNa*S6dl4{B!s^g3*iU}xK+()$OnM0ekIh<9|^>OxJXl1P)I zB->O~qB5N;(V9%9q-9GSo;ooL7?UNzS^YQGjjS8*yy;D{T}I~pyQJpLg7~A-oRn zEs94SUhE>7YSMUnSm7JhiLFP778-zOhkZzTO>{@=ApKEqDQZRbBX8pMLah{O^>G>F zz=P`+qk3x6^foJMR<$l1cFE#1gN@&=W7|ffmcq7C>7(gODi&Eg#1|l8Yi=?rEih&T zp#}f!Oz9)BNN3n%aSGle{;T^mm(X+@#&Vg(9hXxH-3PWDmk+13%Q(>F`(FwvpNAZ)6K^g^x12 z%&3FIDoB>^okjlf@Lh+$r{53jgsgrLaAm~vvb-wc>T533Kf7^MrVif_YYX~0$wZj& z6-}Al;=|aJ=xr0vs(`B?W4P(tb*A;im2^Ymk|ghY#1TF5$6}z108T}w8hT-*Z5NGG z0kUM=AztpNQQ9AJIf3qC(#O=Q#}2AjLsymf<(^x4DM43fMytS(SnohV0Vk4U*m1IMDS{dqwjT#{ks=I3WQDr{1V?W zXlV>@>Ej*eVe?x)xw|1lKri{UV^`gffLtr}l6c62^oY%hjH(+q#gnW<5AJ!EXA8OA z@*Tc$sOLYHY-Cj5Irfe0Bea+5{Vx2Wh#Q8hLEm64KpA=ddLC_QzeH`B*r>G)!_34m zfy7`BLp7A=Sb6qH?vU#K20Qt~jXT#Eaia2VvC3##Z7dN?p~iEoOvMg+R!P;W`R#u$ zu3B9tJ!_6K?JBVq?u)5xxN6MB;c;V(Q3A!NzE!o1u@v}jRFS~ z+|12pzl>?`ob#-5CVE7Sf}{bJ$Jw(bm|OIkRU}JR9ua-~g!o~s^7AjwDn96aRE*aj z5ied|XVu$C2kMB}dU>988Fq;A#)IAh5x41~T&yk2{tp}VCKk8bP8ty!_X{fqfiBY} z#p73-G#oeTE)9bIb#&6Z z(x9XpGlNE951GZb4a-#F&iP@P!=U>(EHgGkvkeyEx23?w9{Qc6w%Y1gWs1`P+wUDB zv_0!^`jAy7&C1d{2eiQ6Z+~zk{bkRj@batJ!@o(p(v2^??8L9q2I$`ie5-w_zUwEl8}w zxQK=Zg(QCMt3r)vK9{6;yyXrq=}n{Jwl`@WC784}m}|cmM=57NN5q+=Yr({WT4#{e z>l%@-nlclTuK4o!I#F1!Znhru*0ht>T9ko}ipL6xl^y3CnEy%p#~yx`G*%q;`4^{@ zklq(*@x}@Vy>1Wn_#pwq#$2G7v)_l;r-XqUoN5oE?pOaqh zNa*Fpxf)!I>*eOUNH15I6lW*h+@lLgH}@S|i_@={`wjGR(HqPje)b-X9`q^rAhgm( zqu1OCt^(Ot#CmJ3viZa*-7U6?+8aHC&tfHm9B(w(C!rZ6350bVCp_x2Lp-%-ZT8@n z7JM(Ccpva|M0|tG7T$t3d~;wUI{`;{OsQ?a-2(Fhn56T6S~sZtYleEY*h0?!Q~cfK@N~UB zJY$!Wq`+>u9MZCj*Kro_Q}?5evL$(1Z|fJS*$Z$baF4+~2}gBafb$!l7=PL3IwGbi za^OeA8K^nYbQZP8 zx4pFNyjXYn8^q3w2T`jr@N2rOa7*lM3(oOhx-p{}=ad_Q<@-En96wY-5S!PTVDG2& zu7_ObAeANHeDR!kXV-bycbeQt`6G3N^ERin|Cfe^tS4hr>NhIDt8{Ok?d|o9a9#Ms?|7Io8OjO-a1*O)8sm zPz@b1l)P)S^44r`e38jHlElrJYp?kdLl*L8NgwV*Q z=mC(q2})Qe-Jx$MtluTz^!uQ9p;*mJHurg!EXAQshUPV7Bd+wW^RWlLGsJibgF_#) z_PG`3#eYc$aC0k-wv^QKqW(k;>Uso@`o(FqhV;fH*q-&<1UTS5&~AFnRBKc8vnr%r zoI;bty@8&ihX%n9pKN4re6*3pf9}6~VkCNd6qnh+nrj$|-u^q-G`LzrOUE^|hH?$9 zZgDcs@AWn#R${v0wp+YaYJnwF)9QGfI8(jWU)%-Ci)I(SaKO8;-3eK~zUy=t)@h>9 zrGWnbHigzQV?1=AepE-QYyQU@*#ljhczqkCVe@7dorqojWImGjjn^%O0ew=Y;SC>CT_$dmKGqMYQ=vD1 zj2`?YbK{03s^QqSSESeE+IGBV9td0_Zl)4zP{UzuC#B;&_ixzu4y(JhZ9y_p%+E+4 zn_*Kh6{%5F_KCELdZg=B#sQsb?{d_=!Fir5Vpl`#SN%y61kOXL+QA-5e)f~^m&1*MEm3m5z zd3b{qM`_vf+jp0|B7I_h1-tN9q`xY4rFx;ZyzSfM+L{^O_YBJHfP2n-61NeZly<@G zLET?$-AKHNKHubNq$F_MrYN}E%xid3(m|_HXNW=jb{4;b5YDE-<14b)QT)@&q4tFGSH!8UXC3i7$$MM`7k-J*SjZtzlk!u#JabL(- z=6CaFbOu% z`u=-+ByoGUOyNsn5#ON_E%QAr&a?Unfw>0Kt2qBBn%LSnIx`5G_wvmodakiXJDh>2 zO$zR8p6tu{C_IDJ@!(Mr2@N&HdS(H{}**sZhrA=vXd@r(z29NHh(dA}2( zJ-mN#Cg_ck8lzUyWX8A!(_C9}@kLu{F>WBQjLd+AHZDDE?b?-A1U?7JSz_JauHLTM z9<&{_tu-Vg0kdfYT0#`cQEo4oCR_&`y<6UIM&sSD@V)tB$aY{?ZUoI{ z(_vKC!ct%o_HQIP0~vf+{?^+w&qkrgjD|E9(UV=`B<$MXlb#o5p4C9o(UiH%Cg0dY z-)%ND!@I=^;5e9@dhaZvZ#|oTF#~dBjqxDEY~`B;`~2F3vyEhFqFcNSYZL?dsxbgx zQMMb?A77DpFA{F==+ziMg7bgU7$4(=ekI)FxtrLTrO@SvUklfRaO-k>JJ%+*E)U1IHsBmQ| zn|tSibp329sK2c+J4a7I@^Z36(h!0?b(jPeEprX0d}_DGTWlh zE_SWTDW(UC9QoOfY)4!+uLTRe$oq~zI!6XXi+Fb>X(&D_5BBzp*Z(mcix|kyQIrfsG!qqvbnhdRY4HYlJ zJL2$6P99LRmR>18nUw2)?Kr9o|6#=?C9aZu$D~{;v$7;>X`Vf|#9z0hTnHv#?{S_?C$)6EtPFiz4$5G}-SZPjv zQQ^|1B{`*6G+1daulrI|f}^j)HElgi6Yys{jSy0SFi zwZu`HCs#FRO=*#xzOWzd_JY!q)yVe8i;4@gS2{`y?D;t};!0TQnkCsQOV=)Otaaq& zEGcys=ae{?#APp$KepUia*B(4`vtS-ni=)4K1o@tvsV`RD_>CPD#^)Pg__H~YFu2l z{GSoB{H2QQguImhHS(_NRe@fI`t#8Qwxc~e8($kuML#K7;#^x&nuAulN_cN^&`2mM z^mo3jLVIyG@83!{?M+CQ0b(A>a{7y3Ihb4}g>sXbo%)MBnt^VAAEye)7^YV{oUWqc zoK+Oe%i(?SXT6|L`V~E)Px_=>bbk3&tS=lYAIQ0)yz@Vn59H7o=jf49R+LlhD&!MH zNfx?$L3WBc&QUxG6Nn#_!$Hl^YZ_Ir?DhGSVTC?{V*VoNlzyz076ViM55!-QQ&5t# zq$IDf2z?TB7J8T5djfM%?>M44&{c|2%}0BY-Rz$k&Hj1OoW*BF>S6v@_CEf96q1Kw z3Wi*7Q!#I40R@wCl{th@3HDX;cu|IO?=;e9B=;sN1GzVWvErOu>I=NfI0A#&Ka}L5 z2F&o@j!9e-PJl;qOC-w;^DPg(FSV{`A6DR*{X3Ea?w}bZ* z-cva)_`>KabvXOBYJTE!@R6%d=xvKB*51OCt@~Qu81o=b;;y5tT1{UQ1IJeRKm{-`_WBp^R@5rJ#*HKtp zyoOpO_X$6eQ1^nu5{0_6Q)idwq?IM5h54)O0W$JRx`ANyQVlCtqHS1k0V_MF#IXdl zbx|QE>>L?Z?~GqqRO%`$ph^_ki?SW|BBc}dS+Dv|l6{g_qT~6iT$D}YR(VwZM*dHv z#FUAYPn`xe2?JCGFTwU_8A9s0I zQI4w%SLb0L;=<76lb@de3!u`mytnR{OXY!#x%5f`lrbf#Z&NYO@!^%hB}aPOmUqRH z?Emh3PQ_No-`#q9?bXyjA0L5LsMx+b@S)`I7MQ2}6zA15oj+Zv($C8G9qe+i3sAfm z+r5iAO-JZ3euU9{CL>A7;Dmzmz4>Cqw>>mXaWapVCyse#HSROv^;wSlq$=xipA_f< z6c^@SNu5nJ_aSoqQ-RXdKEt^$etQW*xqP1g)A^&y<2f?Pt~6R*ArL=k!O zu@q=Qgws&|nOMP#KMDY#QmGV8Onx-V6!%2)|DNU!;59&CUV+y@Y5=c+6zbG8l;Rw5 z4w<;ZjNO;IN-yAD^`^TEN@zz>T$+=urzu#EyPQ`}6FuVA3J zyj+3axLg60r_YZ+J^vMFG%L@iDsiUdyOnsV62Eo@zVPEm`2=53Czbzr1$y7dcm>26 ze^K5iR{(M92K1LoKjMteTgb;khGE0UQPJvrz8NJRSN_U1oa0uqI$LI%QCY6r__n~> z5MBpIFCv{shP0oQG$VXI3o@dddxu{yY0d)lmmI?E3dta|3yVMBBO?-*-G>_|v(!?| zNfQzi_4m5Ks>&%T(OU`&N{b8g@^Xs7c?-RYeL;)LRY_Px!Li5!&w_pv`EL^T=Vo^M zJ$KBy?G99;#18fbs?Y8d8OwQvLh_&95@%6c43?3WXvC(EBLHI~;cf3&<|IcNFK@(;_mmPSjH<*$~bmSdLVmRid`%YI9h zWsl`$%VEnAOP!^`@|NXo%cqvlET3EcX8FQ$+H%IyY&mQByQRhQjpZlHzbyZ@{9yUf za=~J>{H;2-+FAYl-qY1D>>Y@9ZmdqUyt?;nbyM}1)qD2d@!H9~s@D=hoXp{;PZN8CNgNvI_<`=@5gA}_ zpG1)W!)Ib|x0D;GkN{V_m-*{HDVLQv3YXBDtZ>b!8<#H0D(#!ZS39hE%Ko0^pt_|i zn6o6w3}lSaLgx!^7HolSf%{MKeivbz>QcEMeF6XKbpP{L`}9CREv+_~M6_l;W2&^N zTB<2+0}2X@^I2}5-Qlw5mAdkCidi1m-i)YVsyG+DhHADnudtBDErqGlY*m)MbP0HUd@sSNh|(O;2bjrRt2jNrB#{+S zB}$4`7CQ>Dr_Ci2yAKD0<>0&_TW%a67o*xtN~wV2XB?FpwpghhQC? z^ifUfv6+ho47h2~2>j_6j?D!U_%{ zSlw^^wIQh4s$YPxibDud*T-HPf`xY~3_UkHW( z9<;3d7a){#2>sNb|8#8#!R(1&fbax|5UJj@>E{r1_!c_$yI+9tI}V}0daCi-5JK4Y zUx2WkLl~gGaQvDOY@zJgUx4r|hcHO}!oAmq5XN5o1qd&42!qx0+kOrq*f!G^&Z>R^ zLKTN_gIaj%+7SA&>R*6R%^?g`?;m|7gm{b#szU@j@Cy(Qa0oZ59}=z&f%a2$TtoC~ zUdTkI5&AKcdHxlnl&Is~fFqC6eY(-B2-XcZOdm?4blSq9eMaf^A;_cju&#FCwIR?b zy*>nalpfPftL+P6dY}$8O0N$=9;FSscW=Ko1RAB+haivAcXhY(G3LiZZyjiqULS%y zNT#+7yOkJ9TykVolXbw9oP^Ewa&8l~5VAdk{7bgQzi z34xE&>qC%7>6f6#uML4l>GdJVqqIf$_zQg@%;5dOKT59;K^~?5&<&h+Z3r|H zsc3N?1Po+GgnanRYtx4$$jV`}R^5~D%1&R1$LV#bVv)m1(EE@U@=NJ7dktG*&rg~( z8DNQh#t9P6*&=#Jc>;MkbmCF!%uX_|%mdlvDqSPPW!WVqNT(MCFvaJzQLF(Rix{)} ziaCuq1T}#r1{}B%~r(GX{Jg5D1O+5JLwCh8V z=d`w~@NftJ7XCTy`Vizft>Y>@1R(G^?fMYpIn8$!9(p0roOXQ(@|+eFer11qC&|w6O3i`$I1Tn$xZiL7vkFfC1LGNA*IWIqmuoaNdaHa;}g|>e*}*wsbxP|O$59+CA>vb%I3ItACo6G2{t)Nm4*mq5K11=R`uI4EyxGUcTjW$9A8(OU6o0ahkGsgp zzOnqdNj^UAA}9IyxQk3y{6xh!`}jDFyh-uLEB*u@ACHma6hA@n$0&ZhkB`&HQA&KI zkB{R>qv9I^z6{6cZN5=Z(cx)i9=k18~@$rm&KAt0Elz5C1 z9~$uaIFF3>`F%dlBZnyQAwD^NgO88f$Qyioyu#<>5anclu;LF2q~E~nG1w>jH~8r2 zM2qsWKUnbx1>$rrrHvfq^ZP`NY9j~x25^6XPmT`^#O3t`M(UL3LzHx#;)e$E<>!I}`SNqY3fy3&Tu>mNIHlUi5FZ_+5PaDW z_Q~m*K=~-1uU6n_d~#e+>Z4N91qH53c}`H$Re|zyeS|>V59j|4A3WC_h-b2r(xpVE zEGaC=!OjGdpKBDht1RpX3WCd5F-6YGzh^2aR(QYi9tu(*t8-krPCuKqq@WlaV}D_J zgOzVDS+1lIpO)mauh@WrqYj#fb7_?=8B!9Jlq;duc$Dc8-NcimqhKacrvdrH_5)rzdxj+N*$yV4gZ-kiIK0ttdVpx(o?w#9)8GQLD5Z#M{ny7RasAi($t!#4uTC&FZo3WRGNo;4AKP4XXo7GjupymDp9QGl@EP|m+b!!mFjC0 zF;J1a^#);m3l-r_(SEKH{`eclMzQm=bL^{M!gG)5ZrIK8AKG{^brh=}_ZuN>ICCb< zXDmVGCMX98%3|9Ap{zxFY4z*;4TC4DG;XwEylNeJHwo@Om1t&_3Fp`syID)Z*B9@t zV)?U|U9=^$nuIS{s7KhuOX3Z{*);aU?3@S1Dt7)|*F&p!Gw0V&QeytsPd&t@sW!g; zDPnj)i^{8lsV=Eh>%~*3x{ohrslq1SFuCnb%sH-*F{^OgF0vb5qLL24%zx;Ki?F3g z-!^O*wT~sBePh38FyxOS_fB~U?<>D2^)^%qD=$yH50CT2`5b33{7;XE9+ka1**hhB z4Zt&+e(AuJ^-EwY0^^(tblxS*)0XpLHhYMWjPR@ACduBO#izVCD9xgoLJ=llJ= zet*qt=9%TpnKNgbGxHQ%NCZ78N!ohxW<)Ju`SI;Bs@U;45?$K{V)(IEjI*CnG=C>$ zZ`6?jOtT#5u^4I$dv$ClRp4z96jl@fPX6{GY69v{h-L}YWgApox$CP#51|1TZYRaU zbrU5CUWutZzyQwSK7VE!>@>4oryHww60HT% zV(y?_o_ifY>Y$KGBAon@sFn+LtQyGb@RZjwxRWr@+;H8b*khWQ=GW>-1Z1<;EY%W& zx+OqQ0cG!{c?G(o{4q27TJ2<9FXKKvrwVHcqc@rThrie{KG*81etF!d8Be>I>ekTl zQLjwt*l0RyMs5*ubUa)iFWZ1=)|H{bjW5icRQ?#4fJ{ub_G4yuTw~hd8+W$F^tnkk zddCK;81+&-wANJFa;mT%g@$Z)nm%`G#o)^Rn-qDBLPx&~Vm#q5k7>7wE?4ZYFh(^#Te#eXRqW zjIn-?Z<&9$c5rU5RgYZqUAkdk5hdSc)u7NjSi6`)TD6W&M?yCiUY{Fk1(~Xv_dE!hIg4d84v{ zOd)T7gtm{s%kY=VROt6IG5Ukdh}tNo{z#!p6^S{`=oTfPCQF?CvPpigQ+e2SGeWyo zJbF9Y9i`B%ysNlf!~maMRYKWY0ohtA|5Qf5;xw~xpG)EJ&!w@FCp5w-a4NT|E_WsQFBLcgqpat7{f-%$-(iw_B?%m}e#?vVmbD29Y3t=M zNW-fgAWW666_!J#L!judns-S9*CkrLh{7PV^n{d2y~%WTj_xtQBGtp>hFKfYnL68= z#7T~-7m%zR$N(P4z0d|qo=BnREjr7{ zM(ww%xMrS3_(uCxV@&&+%x1QJt{a9=C)HOii>1a3dzf4SX|72o*Po){CFDO1RlKNT ze*?0nlmB)kJ;{HY+Esp6e8Eq3!-zwqhWxuK&vaJ#pYB!62&R`pyO$sSyDHDb6IDu1 zRk3u$1;OqnHCDY>4z(hpJz?ag^P=|3hI|O?c;QUWosr1R;2iY{7%G^f{9%?=%HjlK z-f+c6h%871I~P+^;)T<}Y4?+wLeWV+@=v4aL?~F(x^;E~MMo^>!lX8le-&*FG$M>% z(Afs!KFb)SI!6m94c0!FG{4k_mE(a8NNNk{{iQy)KAgjC4?Bs=TzDx(zwZVH0}k=_q25mc@~4AJJ^YJQ^(14bL@`s#e1Q8Swc7PK?Y^wI;U# z-!LP{evDAHhz^6mfaD`1*2GI^(h)Q-oN30pqwBY_4RoZ9F{s)B1Q5c~{<`Hx*lf1v zVED^Q>}lar_1JhVzXD@imV^!43v{jSvmW66a3AJSqR`9s5ogB>FO~5~YtM)rQft8E zoY(n0vbj={u<>@1AMemB(EMU4^q<9ubY!o@w+kt7rfM=9b_0*_2slwEM`-ZZq&T{=_^Jx$B&5gT}Xdn|v@D2Tee^aY)Tp;$HMu9Dj(@NzKmp=+UnV#TvX;nKEx zfRyOP?0yQx?m|1mU!uC^`5bTrts^H$y+YBEv$@?J;riUNO}YkZjCz@3^i8~?FBmSX zwsb?=J&|DClOH33WL`Qx-AGjtHoS`tLIUrXZ*X*rg1uo?i|)Rgk7Lg|Nn1o~WW$ zm!}bko`+R2yFsF6l<~3!c**G51QiuI^&!PZ)VNy9!El-Cq=ACGEyeEt3L3n_@~_A8 zgC-uMXz|;;of=2fP~qc@U7vrCe2YG2Wdkzxnbpk6=g?7H^}#}_Xnh;KAOXkxO7IyR zg5(AYo}bu_p;&sPIIa6Y+;ytmb^Bw;m0AABZ6NrYZr!8Zr9RThoU>Z@sAWQK+QEfR z?P%qM#S7D5toRVM?xFRiz5pYuts$U&sy^2FtrVSc1E17v!i>-$aHQ+Rbc#$&rzW7T z2<<1G!Fr^N%|LJ)4`v(MOFD}SoiV#`00`_E5SVOOeY&nhX$1r2!al^dzC+{FfC zV|a-Ii5xe)F7*7e__T}YdT_AfA_GK;5WBvanrOOGGbvKnEHYq5b;^cW2C{oh&6~m9 zm`~VH%RqrlimJPzidn-zXL<~UikCaE5muLHgXZmaqEG0_+JXSnSMqk!dc1WG&tbBi zql&5tCu13=!9+CA=+c}ym@WgM-0OS3Oe-*t)HiLOg)M`^YiLgR0h)G;zPETeX`^K5 zTkM)@I5iM{T>`4R5%&^6HuEVO6!B8gR{QALHzK!Iwl;Fb zoP&|Zv|Ib=v>WxhAY|EmVFG%gz2EJ*CknCuU?U(tn}I+T_bHZO0Ni34FfXur_{&va z>>TFv>UQ$aqzd|k^j*|AC4*(h@sYFGZk*Rv>n^@a+PM!x6r?i~UtJE4*+Y4zq)~Pi z_^zvJqE`*!Ttp_VMkV@;PRivuK*?C&j6TD)6t_&0CGtI(fy7P0AQB%1Gcj8?6~mmP zW+)Qssc?OJuqT*t1I5pvXlOLXlM(#q*(2CMK-e@;u$P(Neb8UBDcBQ9PYR;l#0-3+ zXenGYcoLbmQS}3=$w)k-%}Ae_VE)Ag6ch!d2cVw&+|rQV$jH(FJ{GREDrG9sz?m|T zbs@;@0O>tC8KOY%vGLhk0uygwwz;flZ7`VNL|>#*u&%u_D1bZRsL= zbPRiWZ6rgvN_hmmlri{$h(Y~lRozx!KV%Ry9V8TLwH*2{nAlhfe2HWN1x_F-qd=Ug zfL64N)oOXPDzyj++pw0$pvR*lu+A(GR*bDrn0g;l=x1nG;%WM`*%mi)FQ@sBNoPjU zRfnq8TWy}o_83L+gEBu$An2{o$kK9vd8t`s(>zGnxt9Dh==kK*`+R{t=7jY!gRUQy zwXX(~!aDfz*2t)ADsf7?anP3lHU6~x)OD7X(4{g&<-lsXcn&_@0Cxj&RmeF%(V9sr zReL~0D69jrT$;B%W694LGzM`=Pjvz3B0xDrK?EAoL+yYi3e&{HVldZrsEU;gwO~3D zD1&Ah{XfPo9*bRUaFz$`rcofv44Z@8)tsxwuvVU~8oi&a5VR6Rbe=<@(FZQB$)nJL z_i6t^v;Xp}EtoWFMh^UutcAJ}G-#FBY)#128X`oCq=vsi4-uk;md-S&s;6XAS(QrV z+y=D_+@`3?z*2&mu>TgDfl2@pnqR1fmF96f4_FB}pXOwPs+M+Wa5wo4)d7fMrSnZq z?8YkPYGvX(Rg=3$gBmnYsiilc8r=}eD6^WqlrHYc&8x#souC5aK(WS}J#Cg_`j2eW z%YZu;Y;-M^jFm#!54B+F>UUr|{u&TNk=3#SJ7A2isS&|oP0|fa43i9Llv!spT4#v< zVol?kj*_c6p^~f32-85`pHqmfWJ|9Y1x}Nm{<{GgX)i7mg9+o5bdRX(WFN;=~JvI+B8spqFuX`^BmKt!d)KeS`Ip&y# z^dDn;1+*(QUGJzfN|yuI!kU}GHB=ZpSx2VaO;)w8;^Z!Ey~jDKn9{%rt2n@5=!_@h zxz(~NqSp7q2)47|00FhW4SF5fZVI!xmcR>+&9y|J##G#lk+anpzp9Dpf)%!FXTP1(Zf3u~hBr+owO+{>>@n_ESf59sj56>82mK5S z03i0M2IIOql8S$!JWjD?eA*2nCr2B)5gXR}4RUNL%HfdJ3ds0y$WUaRNuHp_(n@Oj zwc)gfz%GOd+)+A@F~O!RzR~DSWW6s90v}UT@rShH6N;kn&ExoniTy!EW6LgD@fY=0 zO#7Q^tp~AhogOnnEeLEsg%+6kIn4Z=RtRM3n8cg8$EMGCsoXUk;%8V;EA86r)UXT~ ze!#q#P^L3JT*wW!K1Q*OGV1+~ETdzcs>Kmg^DcbDiCC>*!ZFx1U;_@Khug8`h9uV^ z&9A23?!Z&Tu4o4RQ>iC=%qFz|YDy$|;SbPyj4K6`UeE&a-o>KD_vh z1xM-n{j13F13F&PM6Jg(%Ol4H;MYA_&k7+o@_!)F#fXWOtc({PqdC$*dhs7Keg2SQ zB`dBjGf`ZJr3CJxHOOMD#e;iOr0}0+#~0VL2QfTV;WHpp zkT?f#(^exCw_tIaX$H$boO*2q51AEzttSvE#{$*D>wr(@gEkdl*f%J2vz@a-*hh{n zXu!58z8#{_PsPRNFq8!hvg6tjhJc1Z*{JHmi`g)W#9aQuDwy#T$N^oSDp}aTaB$dr zx{PxTDP_jv;+Vx)LJp=^9y#i`rt07$-dt*$36BfBh2n8xH%t>)f+0m^a7MQO#W7FZ z6pr~6f_xu&t0cXDs-6g+-I^6qk?`Wyp;cyLcfp{N!rHEdrokQ3U}%*zm{i@h0SdXn zq-xbz4qx+jvkjwW8$N=Aj!opK0=w8mP5cd;lD}b7KB90K48HXJZNZ#DsK6@S3M>r< zw=pzSmL6--_^!5d!9c-NEh~czDD^z!tmXJ{=jELyliSZeC0Qqwk9A z5mrwf3PB-FW-43-xw=FHI2+p^kp{|N3~3=?LN=iz%|cHI8fLberyM1BTEYz)_I<&IF4PsePNvQH{Q&whgeTTO90n+OgOY3 zmIi!e{0i9p|VJR`QR z&|rP!C#OT>#0baGXNCsPN`jK_fQ&27pu$>+kPFrq#!S1{kQAq8$X{}RAzaC-RxxsXYXRi z9iY&{t_|SJLvu7RRi=uH>i7f2^fn4Ts4Qq!nC27MBt;ukL%7~=D^ZS5tO6#KPc+d9 za(n>KLN1MC$F;Z5xMI zN}$fdzMV3dhAtHo*l_~6JQ`~30FVZgP4=U*Equ2by8}CXiYs0i!;yj54|j0x2=jTy zSzQdm?Wjrii{0V0%%oki4o(k_?+3HR@C1~FLS7D09iGS^ieA7DGsx*eA$&TCl}2Z- zGYVl^;@g5+n}}p8&R+IZa3u2Tn=huKrtYy|KQ`<^8oCU?_snUX2?K7;*QMZRrOlKT z0dGA>&MbV(Ri#g0sZLPn4yx$?37vC>ffGUz&CL>f7CfeF;6ZlsVX&nZJV6z|Le0K* zPCo@Aa`rLp@)Y|~vNsqtruX+pz}n62<{bob#l^}M5-J-78h29f`W3XtO z;RPdP^z3c_yi>dQw#~3+yot6W3lswW@&OVoKlTc<(GRI&{TOnNw)rP~&B%>0q>-Qy zUR33;O{g3;!$sj4C}d1PcGyfc3a46EZps_a0P%$Kz_`N(Vtk$h6kt0!!+Krm1LV9~ zoKDWG6HI(Ebemv*^;10`M}V^5t?oUfKHf!&=TtANg;%A#WIYrK-I`04<|6obk+0N z0k=SZS;G6M9x9c8zrDE(oVVJ#4ZgWR?D~n(+sGN!>qobc^HD>5F!8$}etENkh-&9Fr?sAYq8fgL)3i3XfgE1y3-UbNBb8-_R&k0%8_GX}@!Y9$WPu^dt0 zGw>IK!AGU*nGZ^`Puq%a#1MBy>cEl;5V zkoA&+*ku*2i`HCZS2+mTv57+4xt*hBnOXOP+}v@FD9_NZ4M>FKaO zT__YEb=`5Z9LEi#24@hNV zgotV?&fieDSacMZn7PiDl`?{r0|434W03V1(;NmP

JGto|5S{=zGU7y`Q;EZV8m z`;dgXz?~A!0N}0->}i+ zXZelN)(Y+ogC8a-h&_7?ymxDQ83Q$^ojv3|sU4w197X!3QT@I!xwni4_$9YZ=Hy*0=pH1!na!{T>G`W|N%O*ee9}oKqa_~TY zWOA<}hZRE@A%8oFX^tlUCng7-FJlb(fiwR0I&x#h0MD3xDlo+ChqEPta}4aMN96{| zA^N6#IFzV;6dOKcEt4W})(rKBJKM(-Q&%atzw4oDvVo&2+4!;C%`2JQ5<0Y1hC;}y z=cH?_3aTWSoa!&Rz;lTh3HAI@a{WZ8z%@?x!@1Ydyy8o~zT`StaMuLnM$@_1nJQuH zDv-Wwf{Ne-AXo@8tzmkxk2dDMcV4{T#q9YCg6Z(VyPuVz=G0as5Z6N^aEIk2q$p*u zlwn7C7k{MdC)g{qnU;2i>$6KGBvmy%VMd2IgEDmP9JFJ_MYf@9wt@2}bQ~&G!EKqAfOXfi$!ZgZBWPi0Xy}$uES}d z>vmOb%&YZ`m%G2$C)>rYIyM6nT-Y;+IcAUb;+=HY8z+$K5*Zc<;iW1v#E|-96I_-d zHiBz~eDlKxZ&*4n0FGc-qPv#c8iXy_p~A6GK>E~v2wESn5w@Yn^$uK!Gdz_zrwrG6 z&V7e@78teW2yYi01vqy?!cnBIt>#!jxUfbchh-w+xL?;6T?02E5)NT@Z7|^$DqItPoz!z$i=;8req8vcm=AN8P|QUjZTP+DlEN3b2ph#;)i1 z)_I{PQ?~AfjB6p!0E&g4%)QGPTzc&E<($Lyx_F{ougk=IUWzR1P|clga|it8_BZbyM2-RFuY)4lr6;Z{ zSF7}SZmaNu%s!F?J`gH!y$#9C(S%HHjEOffX~aknB2e4~);UakzhkRB;n#Qjgr&O? zsm-hT*M#yl7c#YhnGRS&B(ZO!rElP1jHNc4+*k*utSAJg%{;OiVS(jC8)UwQ&X% z*RV&>*iL|@foA;`M^guQDv>a&#B7f9fkm|RSqh$OhUI7&ZVr?`K)`N2baq_wWDU@b zJqAewJ8Ch_E97!Uk)P!4!Lg(IL zZDNG%ur`7s-QwC|YUOxnBi{LSnf_Z6xZaAJ3u5fCwdF)#nz{LkVcjjnH}5PL&$#{p3! zXr7q}^MMn6H@UB|Hy3!p8`Nj8RtP0`Ujw&+2)DVR-^BA+rXqf6Fgm-NLJx@c>z)G1 zb$SAW)=eU(J36_ykj6D#t6(6&$@=w?l;``FEC7GODd|Gtb?)ghLLf7-Q)9C@PF28# zFvV(eyNd9IJ+{pT(O&3wSJ=dEXz&I(V|U-cRUF%HLd0M;71h!Da8`RW%&YK)uDqK} zm4&(?@+`R*Vl`RU*AbXW?rLljDBYW&0WP8J%?6}fY2JwD!r8Z~9uVHp-A?CZGgUlS z)5Co`FtLh4o6S<)3FbH;-f$;#eP$l9@L(!h3OLV;&jyt)81t{0!`x`>MILDxg$v$1pRt}*)TEjE2xZ!&2#p~@IXLo@c# z*nb(GpaNeB%Ez_K99-`hMBXPH(|v!UYq1SWsA2>reb9W{V0h~WIV5+ph#ceGW_;9H z1vXzoAyB>;*B5_vP0K^LuVO^1P}uJPHPM1fSlP}pqD56mdpda zJc|GpxIwXEEaR{opzCjki z2dN^L5#$-E+u|WshBA^P;RFhJ9T42fW-h`3*_%xnnDiBd9fv?E9M~g(haZMpXOCyTD= z8N?%;yKu0uO3x7HJ*<=(ZPe~lq@kxs3bXIjb+`fo*FbH#i+iEAljOMw63-}*I85|h z1U-4?l*`{XBV252qfi~5B@dsyWCY4=rKYc1Q=V!So<>m^jG!|fR`u7`z9RCBHlt@? ztL0Frfwv)_zndA^-z3Pv^CN6niEiMlIG(W(gPdb&nC8D#R}IeqxN={{Gch4y8OdJ6 zsxYo2qMLfkfMk(Q5(~c0?5bZPnNQg`Mj8osJ4aL8mfNQcAmvi1QDqLlkg}U;ZUlke z)3EcWQc*KiAm^DTT_YD&C9F$ziNxzO%S7UBP_MMrI`d9)O@HOj)ry$rIL`Xvm^*?o z^j->?8)L~;(pk{#{$Q1QqTK6f>dl1?k0f-dA)D5GwHr3GU-ln)#8*NdqbGa3(u>C@ zS^};l!uOPOMV7hNb-P(`Y%nW|Cxd17ohT~#6Tdq;tn9ZHKut za#m9x9FkAlkMVQ_BY3u`H8K!eU`<8$Yl{naKufrubMCh!cRYLpA-4`ma+Mif- zPZV~A`hJ+Q6~0{z654&L9s4dM&xvvI|)~l_l74?lS5nK zGV&aja25}&g9G+Sw)32 z49a6xl&SS=SgpK$siIfUlg9xdcQz9>SGTv$L{KkCqXSiVH7PWFplAEv1Zs=t09EDh z2rEj1;Nxj(Z-3QyJPxf_sU%Kz0En^Hg9?SYT=-ykEETN+LLmP=Vv*wtv`NBdm5Y)?L;p=^9gWfU31EH!M!a zeH875Il!UOwv+mX7?zU;7I)u%g3qM0buA{H)K5F!LUNAv2#;5Qc2Kj;eos2r+AW2e zpuZ&b00jWDl}Lw32ta37cE#N!{YY#W%w4}NtdyiG}g7~ zQqyi6s;uQIQ8WNUs@auCNw^K)uYr=T1SQwa=zAqa``sZzc^MPhk%)+>nS$6fyNyH z|3qgdx8jIwgjf4B3Y?4P8pw`dbLF1==%xuA5JObQ{_=6TD&w9Xk2Zou(aNVG3b&5|;uuQWF3yoQbU_ z*ZBah@|-U0DXI1pdm3b2Rt2aBS(meO+IMCd?=kebTBS{K<2*nDiIP?ua$9ZnV?<&` z;n}DHAZAnZeMn}-3umZ&L?VE83DHd1Tcogszs;ti`&1@>+iE5Tvn;&kR0A`yO|UTa ziK6?=K$}$7VQyf6*sPK{$B?az_kDo-)YR;%<^z)R$=9zVqUJUyuY6 zkIz#tYhwYHI8S}$P3W|p=c!5TDV6h7<_tJN72#%1PzRZ#Q)~5TKYT`J^MC=Mk$54fs zQ5&B>62SQvO*tKu^eKQ?cH&a_IS@-6w3P9#H*^j=_aU8Gn=6_y~OShyR( znoe}&-Q@m`RU`J$$paF%+pA*tBD%i!;>0&um9SNaW%RNiB`33#`R?kkpwJB)UVu0x z)ql7+I~sBOkmEy!=aKhE3Su5nkI-Lqd{RU^_o1+q4O}Nr@pg*Umvb|86PCowYMMm_5kswWY?P~r(V@)|jEx@AtgxryiNeMc%==)` zN@%|66Zc*oLZ4m) z15O#3&JUR685yCE$F8Xxpe1-)gui%=baEfHJs{s}w=P^m(NC1iOw*17#O*G)FvROn z7=d%;f)gDZ>4vv1IPvi>AT;h;aR?F}`ff8U1`acyK{uev$J)%{R&f=PN944 zKIKr!d(s?5Z^8)6o%tu_;K=(8M5{Qf8gP{ZaY41hDzVa_L73bzi}Jq{U%L0CKsH99 z>pTiAVyH1OPLw^BB|W-fcP542yE}w8ACLrr!N}+XG$c?jLzQj+u=2S%UUfl|dbvUC zMP{}avAzWPC(G|KUdBKo-~vl5`fhZ19=UPj7UInPS0wYv{Wl~9WW^YG)tA-}pYb^K;Ohs*^qoaz}&sO_R8$^v9*+CDskO3mhSp9k7) zppZSnY~*|tsuu2+{3*I-1;iGL0z~qsW~Z{y80*?O9}O;~kU4tu;n-0ZQOJbg!NFe9 zcI6ibSIVyP{p7#ys)Ac(SNZVl8nm^7r6PemgXPG_hueTSPxalc%(%==o=qD z?$W7zVJck3cb`nUU?rwGmO`t{2rGr%`&Ntp#n-HBMu01tU_IoR*Leqb<#l+ds{tn} zzF$(sTi7HV_zBJ5)&Q#$mlyf@7~cjtj7s?{+;$Tv<*!|184I>5ygbAkL8KGd1$3e@ zYYZ&gMfCXA7)HIr8jQ}+OOG>8kdFh9db<3g_w;PpEE7{d!S-DalN9q?)pO^o+WlNJ z`C7~iI{dnhn}zUGQ@oJA$U!69gj{O8a+5*9llGH4(AK!7QQG)zp9Wg;0)+mvUf9eW zm$#Eo1M@P3 zs?xkvc<@)|WuYx_imst6TogU?bD#&E)p{}aA0Vv3_eXf8FSZLEOT}o)^3M>2pljC1 z3f>3smN3A!#ru*S&^7p>ASCQw#MW-WV+c4SLe1Yw178eSLIXTE#O64=(dy$@*pe%z z>%efaaHml2>_oYafC`cs2%JoAh3DjMYT-zrHSvRdI+u~$%vf6Odky*v&M^Hmh50jf z!Tg~NRg75e`{V>8t98uhsJXbcp8+>Iljg!La*(-OMskz6z~}o5h;|8u&>RCvXSsZZ zfCWlcmGqfa-Az`_(AMO;$;SrjKrDb+>F?B2GwOZqlCs_lQ zRnA=&a}5d7ginB`!q0$juEY*tZPfi&=?tb`OfRR9O+;(N(oar?!)CCx)GNu7HNtID z{w@vBj(uIpL9`o8p`~&)Eja_cfNztTD&OGS7z(YVM#^RPX)N4G9Z2Z(__#&vT1{xb zu)w6VOoW|Ipx(bV%};2@_|d%k*^S-Kqya1Wf9=LbyDo0*gDXKV|Ln%r^e!IM1XqMN z8x3INad=4<3bD2@q2v(-wT@q@;wLH`&jW}8eguOra-j-yA_=xE=uyOl(5w=LXt0DF zzmut8ejF)7&&x?#GS0`;NebP~GXnKUmE<48X~B_4QaJ7yREJgejYiEbg@m^vO%1|{ zG#rX@+mQ`a!ONh(pm4X{0KN-bT2QFGS5oqo81GvO8CxcK8aGHiw82E6@T%Zh2<$5C zoS_lTr~kkdsfK{rHcO>d4DkZW;6Ovv0?cQDGJ4ate=7X;xUo|GF$5=4s+#) z6(vGL+on3`I)g&B1|e)L<4mzw?Azoje5<6;FJ+*tH;sp2u=NtpsMgBoWC_B;a&h{I zBoC*LND9bem$IN^}CNkM|2WBEs#k>G7eqvy2nxcqvdH)8KK*(z&g;= z^7thulCv9p?~t6AI53)NiONG%p>C#RKCH<&^{fZD+szV`jVk6@529PnqO7Gb652!q301A8~faf=h*<+b5djDkRV5v`^w(T6>v{ko6|! z?!w%q7e8vEYd>mof|{I^A%QpoB6#4i!H0n&%H ziwns%%_FCglXc*CSk+ES@u5)6P6U+j_10*y1>nWr?4N3t0^F29w}&q7?auj_YdG2y z@qDnuAEuNZ5;cy5ua%_mO+j>xcWq%;rSwG3hlqJLwggU8!K)b}G@jN^6*o{yZ)s4p znUkE3O$qL8+%N)sN?+l8*{Cx8B&&t;CY~r}3S!CBL~}fN#~NqP9;Gw5GuHV+&)3KA zfeJ99+0{Ce6)e?01A?KMinc%uuA-vN6bi45&mC_D!kHotNPaX7JQ=rghKVOCWf+B? z%gsvZFN=yd6z8_B3Z+~rJ0OM6_?qdSVi_;X#9d^WxQi?kcah~Y-;zy|VvswS??+Z0qvvTM8zcrxB3hB-SNE8oL0tRGA-TL=A~&(p?`B1@?(pPqU{aLO zb)cZI#7qnaYLOZ$e_C?ME%qab3FgSM%5?=p=I|FMV$=S^6>A$4(ivs266IXdEdHgG z8IU<}jlYD=HJd`liI?)yslus**8_MPrrreF)d(Jk4J0wTykcHFqt(>~rE8%brpz-I zN(7pfG~k*(uXPrnPPtnm(Npfmc=IW=)`pC`h7e|IRfUOr`aC}k{{&wlPq_y)jgO+Yv@hJx4ow{B;ZJz!}ZXgfNwGocw!Ff2s zkvs^vSpRq~ntv2}{KTPk^wIi9Pqh3J$wMca;p$w!<3#0JhHOO#bT=@Tz-fT&mX(3i zk=(R$P)`6jZ{@f%*o?^S-?>H~jsM|^LmTL$w~9}+Y(#R&iDo?g{?_FuDmPOj-jOKV z0u3n~kItZv!u79gtD=wE7Qb?!8p*O(KCGeRZ7W}O*P8W%;!>XD=0m}-=4a3vp;dNl z0W8fPC^bXggO0fsy{vA>Hay;TZ+qERb$i>I_#rk%*0j!j3G8r9YvopMKv^|-oF{`) zo`5Eo6@Rx5xt^5rByzpt?>1l;uZ0q&hTwQjd?l=S@=9~0?;I4SK(%Eh3Wc0(R{LT2 zm0^BA9vUC|Bl_rf7sMxBiR6dzTgKAy-xbH#l!^m0<(Ry#ip3FvJ|+&+lw;_+Cs>J$ z(9&tx!X}|#;rIy_ZOU85l-+A=SYy(p{MMMcdy&XdLpLhNG(V@TKDNIVj@Gd!KmEOU zSW|vajfG=r;kndQI95HJ0#~@AReXEGsUBn zdgk{$N*->IFi>R<{@EtEL_u3iD#Wd#=kO*aYjPLov>S4RA${C93g&>$QhVbYXlb>y z%f_(>)BG-z{K_N`nFRh2CjC8<3mMH3i^CJcmAzrZXA|{NXK>P2s+2;VAcr5CbH;y_a3 z3^|eXbQE5PBwLr3%Qw&2*cRXubqOxatCIWx>@gk|_b{*d?!ecmnbWJu%?(tO2glSd zjzcn2Lvqpv}Q;>P)bW7RO7c zQPV`cT(*^Nz_~0_*Pk+whAyEw?+v8XdgR=kyYao$_<$

Q5W~|Z5)-`nr;AOlA zWOO(7G{j5lHksx_+c?(YpV}Fy)%T!gL6rKOwEOHi#Gm;n^>IwPCk?F!vhobFdc|*P zK)akkYbRQxQ?RH&XU?eTOUEh1= z2}*rgngc!jf}?*rk_os3oFHK)27eA9!RN=1kT4k2TxiR7~* zNXjVnL%QLGnbi*+mq{Z$U8tOAw919OQgIlB`GKxF?BhP!0KjbL;%xWIqq+foG7#&= zAd!0$fTapv@YD`C*uj23MTpY`N;7JGV4NT%FdpU{$Zdk;#+9l?BEXRQko=WW=)Z-N z0G3!-tcjmM*O3=XFpz40aWn-cDK`?BX<=*2{32i%e<0cD$F3##+cj|ZDGOFaH_}2wfIetcOOjr z<1c_;Zw9ydEZ)3X*YdYK*<5M)W+3F+8faiI2t}avT7;IO%6Xt3Zikv~8kmb@AQCe= z^g--R^m1d{%GQT*qj5?$k06l2xWf}81EC9J$EA%jBlL$ph&$(d`CG^QYh_yiKyLo| zC^QF_VDWLgL3S^u-6*XYmNA;&GC>0yB<5~Kd!a{uPHDr0yA?sNQ}Zc1f~f!@KUBl) z9Ikk#jeyl$O0vC(+p`VMu`GIC7^Nu)i+tQgD=&@v$Z< z-bQ)RCP=PT?1W{N7|JtGvj|p*y_wC)0nS2nS~^BRFPOu~*)V}wvCb`nnvDa)7AW%Q z<=Fd(gIJ~V&V(aNI8ntfDk*I;&094uKL1*4D+C`m53eP69etEBFFyMO9Y+;Uf?g1h z$vai1>4)@%FCmaib3zwV+H?i|B@wxjHWN9HR+gH))kfq|+D~M^r_B;E`0(|Tyn!UL zO{L8>P{SX>?@>#nHjTYOe)g3%Unm(r`(lDl-Y=Ugc!wl@6P$!QKfL4otQW8cSrqxS z+hwI~w^kF}TICZQes*htgH1I{#U5*LFyr}>DkZ0?NX_I-Ng^RU@bxVDQ*n^`1_hu` zVA6r{G%x2j`O6z&mH`Eg6wCQdZl5&M^@B1aPa1uMDl72+DpX+}g8jDu>;k*7-LQ+U z`+bbz1*2_VkcRzdSP6g_cpA7jvx}@1!V9mv z`Q5t7{Fo%|m(UX4C+iU;ef55 z^V?9j2-J*uKn=`Sj2ca8&j@xKK&HU1Csnir;b&Olt~|LLB0;pJAjJ|&+Yig_D5bq1 zD1e@Yzj@>id`WfDaMO%5wB4=%34S-25tz|*>iYATQ`mijJ{ocOmLizr&;9tVfx0t%+liJ9NNzdN%n?gBtFldWB!r)3 zz>Hu2XnY*Z`1KFP7s8BRzmo!Iz<<3Xo{IqLdmf6H+<-ac@TxS9%;k1XBXjA{W)%8( zbfysS5ZLdzU>?U=Ej0hINc)_QjP%AALPWlh8ed_7UEpM^5u7iV(vIO3wLJb&53As5 z$1rzo=5EpO5Pej5iF6jdoIB%x#HD=)yo_b}$NxK<&pE8aaFbjMe~-%te{w50*uo*| zNZaCbSDX)O#c~X`|FXv}Aym=z;oanS3%6l5!;WOIJmw4$>CC-Iwgt3=8%NG+mzsIx zw+x&J@Q0M~2W%E(IKxLaEKy;-2 zEuqQ|vNgx>TV;gIXNj*zmiCp)l8{Hj`FcrVAs*IPkLLX))XYD~4mC5AE>y042*LZO z@$hOsunYS(D|$ZqQCjUjC)+IR28w?qmyS{-+Cz%nh0(u&7oPe_e zsUpq$%ZgH6hbH%N{L%}M`^4lvlNs?GI7(>oJ|rAMS+o&BMvGkA z&$p4qUYsASIEIs6*AL$Ov)W#+IawkJ)?vBW4*)*!A?DyV362Fg2RZ$rda%5hn|HS3 zUeFFyH(gex4F3*7bHC`cYzcQp{r{^zPqk}7yLZuUozSlBp0abG-T%;wAqM!fn1?`y zOP}K1@^7d0lP*>XVt)|1!N{RX15bswJtk%oQ3aH!)|XJ|)`6oS%(YbdYdVgLB!MHQ z=AZtr6N+9}93KZCAVNX-5w^*|CnvxsC%`8sh{NS1+ax_rg13uM2#`P_3`_I{8NG6| zTG_Trg9Z)M3@!oO|JM;>>Jt1MKzbSU|J)1Sp@YCofTSCS?5W&8pr2*2@Pqx`vB0x9o?*pld`w2;da>ZM5DL;1#>wkha)mr_7RFnaJBZH)aUe5V zAZsdNq0d$;5_u(@d+9BmJ<>Y?i-J=$P^9_CzJYv&*8%xVk?kB$F9S;s|FYIP1l{I^ zIabF;Q8Fqwu#&;n1oWPBvF)MvoZAAu2YWhDWULoFnKbgf_@JRk+T!Di&^0?P7&2u8 zSX$Bv1j6qF7wB5th7XKHm9%8A^w@}>FYwRQgmC}B50PueFEIF93f6WW0;L8O(~&8< z@6ZUv-g8q{l}x(x_}=as8Z`{mDnv3vJLDB}J7gc(2b*wY;T@hf%zdhCbTL9}`wbdP z<|SJp@4#%F9AGu4>d1S5+u8F))|7~s`BF@-=3Y_SLU7cD@fIW{h;qLA~+_CdHlfk?bJ@1mG< zH=Tw1E6&H;&%*6P%so(z(*aj|0FS$H6{7?Pa5^kGAf$o06bp7W3-bfdf^5VHodCjV zFVj43<~Iiu3vevXa#Axp*WJ06f9=A}18`Fyr=}sn-v_TlVH#!EA#qc74H76kwPsP5 zn)SQqR4)*iGeB;u@&lV?#ae(649hD9ln;fUNJfxjmH=*jk66_wz*-(iiXA;ZoUcd& zg+EX69)sb4zxria%wSj5OH{Dv%m3w8YpsKAQ`a>v$%zwZVf z#!rn8QT`q_9C&LRt_UaKvlK8Ficaa=ene)*H~o92aoM{YLd?-l^l70rEN zwiZtjYey#irB;5hUQ+@{0V3wF~A7&g>wa6i`pjK8)^AEt& zdz!9Ko+VDK%JegUqPG*kWu zf&%Y{xb8ig((zMxBn1I`A87{&I=%2;+z(GjxCicsrw;(G>t>ucp!0rs!J7E^LPihb zL!jECIS+I|d%qAV>ixUwQ2>={gF2lP{68GbBYhZn-JuPuRd0IHpur5h zqr2l1PNMk-@FRAqiFLrnQy`t%$T^s#sq+WfbwBR6l@YDim%9Tlq>S-@C-2uCIAJCW}G(xD5&8o za|_nR&ok~Y?*~E*kHU%s@pe&!X*W=0Rd3~4Md z3x0^^jyjMt9^TMVz~><-Q8TA>z`-8=Y(V}aW*vTds%AsZ_?uC)p?l4K`Hx^&39YHc zc-RkhW?O)EIXs9}96a5~zu!r}Q>jr813jkeyO5jDRDg%|Z7qm=&Mq^$_N@q0)>V(z zVgaU8{$Z>;Y*>5yu42g4id#?di4VyumWFzyd*O>x^UdysY%N*pi|&O73}oiWF3|m( zF=7UFFO;rnT=zohnih61JODBkS>@i@lhQXLC$Atx3!tj(Rej)}_dX4fGR`R5t9uln z%7fS>5c6B%y}Q4oaxY{*w6)#x$M^J|*qhGsolcsU-=V&Im>SESW$^ij+CIHz{G(fPj&VZ#@+HKF@oX|Dt2Kb?BlMd zthAZVzJKm|%A@XJGzhuH}6C?0edxZsq zjEClr9)^5hP6fF(^gDd@Q6h3P>%Ay%J z9p)t_pE>05zGu&!Ck=UIHsznRo4LlHOfT$7yr=xUKLOn3D8$k&+o9(Q3!do%E=-G?MyGf=0Yn&LrCQkk|1~I?8$-7Txo8d^bI|F3u z-Dldp3{kh2GSZ<8fhXg4g`A}0+aaD2nD|v00rbK=5`{?2Ya$uAP!3j^;TLH!*xxBF zcCLv}Nay{)sN=VCGeU+G@hhOVy6LO%4_Kz;4NS=#x*iJGP2UX8GRYt zsV6SdRnT8DhG9|d=mx|yu=61&a0s?2oN*aLs1d#rM1T!BESmpE;bpl+o78?h=EVnN zunn=&?6^kFd2P$SzIhm%CVUmgK3?PV;#KDAR>noVaJ0%K6HIb5F8&FF7ipi#$4JaB z5-5nYE$-wK7zoWLT+WHMlba<+Ch?d;kDXg3->kPUH|zdmFmdJ+*a!f3A{5;vOFIH=&x=?7te7vN&}$6Q#RF%fVIMcUFyjtDm~ES^=9Azqfn^B=-~ z7pdJ{oJI3@8nW5V=8h2U91-Oib3jr+t8AdjH_ybjFf?Bzm9jPIQf}J&-agMI}b! z7zLWBl=$6@N@&#FPFH~!WGvV9{jv#ix_*}=k;t>0tA>8Y3HBzcRPndvI%1M4Zm?We zn}lr=&hfWKybvVcYWQ2Dt}{uksaeZamO~wpgiVu-Wl$C#=A?>u>M~Zv#IAyOB-5tr zgPnr5t#0D(jUu2kR$~sGf5d}kWpbj2WHbZiq6CAf{_8*DWvo+1L59ll{XgPmV2?r5 zNlp>QnQV@Dfr%=GX>QfTvwcL%jPUO#p2{Nzq=)5~eS>$fhlhXJ2XAjeLC)Zy-cIE? z<00PD2~|2H%34X{=YAN76_AW4O=o-lRcB9h>+ILvI(yL`mWkot%>DWQF!vX`&)q2N z2gQnHofcaZx*Kaxa5KdU@+kim*@l^+glTE3RJNYQh9)jr7`2zzmh~(ab>6p4Vonjg z`%Di1Tqsvlum83?5TJ6!`?iaf9K1-^fR_j7W8GOyu)y>!xLOh%lL-coai2N>l`$Xw zmw7OguyFq{TtmFlI&iJ|7RI+5@XfUQ!eIWBe}(zax?%ov8}o>eO6@=Hdeikk{`&&_ z?LRC40!_OTA9r0aZVFT?L_Lnh0_>%rT=g@E9GDH>!{>k3KV~rakgQn7YuGY#rXCVq zgNA^T3l2dOFja7C5gaARr z{K7J5UQ!7{3PUAEl^Q%CkAzVk>|q>BI1zjCrTCBmf{@_prwZ#)XlkC-)qD)*bS2?n zs4J3#1$Ipaz6(JwDHwp?TO#18h=K*|k&|%wG)A78qED+WSw8-r(SFqYtqmvp0g7(J;G#T`2oOy5?6|Xixcf3D zh~01o)P%YEowzrGcNnN|!&03>U1c}OZndE{%V;cy;2m}YyHI>`!3SBqV8@9m8^p_H zygOE#5f&M|!0=0O{Z6+?ke_PpB;hOXCk8~qpEAY)km%NlL@4{NmjduwFeiwTLq?7nED#5rav3dM?3ey+rGnW^yW zLvQt%fS|DLoW|8okqu@cOG)MCf)nL+thX`*j%cp@i-qtsh%-t~nsEPxMh zamxsqIXVK$%9L0!y!K{BPc)E_6@LuDh(20y#GVn*dV(pL6=aYw8vxClVYaN8_*H>~ zEf#Ht#V0wzQjHl1VVR~TM>e8Lw{LPRkU0=`I4fp}1{DRfu~)!6W?r3-hxzb+PbRJi z%FES>T@2427@z^Ea|F{hmgCe_@TX*A3H5HTV&LIisfFVV&Ky3J$Q*&?;74H+3&+2p z$-ElWvm90r{1e~>IP%FyJLGt&MkBX`Eh5o$aF_um=d*;)GOrZ&d;X7@^L_6>*_l^& zwF)xFssCmbWKRC~OpXEUDu@!mvoAe!wt;1)&C-S8W=`wMVl$`P>{ph<_K9cS`8{DH zn7Gkk=|)4zHyTEEqjtbr%B(g6-P~=Uh1~|a$sWk8?VWZ_UX_2XJ!RhczmPIOB)fKG z<8>-gW~KMq%il?~1y@rhPUnzh3w>U7RRh)!#xi1U3*3Cq^mu_czT^1>3CECI{5&-k z_-My-Xy*n4v^x`XHFJfW7-g;y)ZtDqj8_8-yK6=Hvj0wtcL)qA%2KhB-Nu1S+5s+= z`5>k_qq1xrl*Ee4N<0ID3yLV57rxzf6`w3)zsosg_d_1#?>xF;f3gqEaT>yB5+Rgk zzYhoNI^=?QIg-MH&Q$~2z*%x7>0jI8Y4X5TJD&UfaatxytEt~+RK(M)qhnDGeLJfjTXVo9gIfk!IjOmo({ z%F>#*QY`h$`2GY!>=$kD&7#u9;Cyb%d<6(;pz~jm!l)@c{}q4)0c{GK7Q^P^9L37L z@m9Oto67u?PI@_Ca_jwzRT63fpUcCG12V!A%6t>=x~Fo^tct0!8P_~q@#ZZEqFRFl zA`&C~&J6oIp!IW48M~GFCZx&&fM5a~=v~S8OdIqe_(R&5YY5ah=tvEtc}#LpIk->w zv$%N?8jNT;*|8NDJ{veVi3=+cMcP)M($d+>ZSbm8!h46L%p4S>&jtqRQyI3*oCjon zqZ@djIE3li3{eH^{W2wMOW;N)KT)f%%6zp-=Dpd-;hXeoOO+C3g`>1@Y=gNHUG zsE1!Bh0C)VAuCxLRG{$)DFW73p77wAFg#c4$(0fCu-g;mS@v7_s`VVp3Avf|e`xy> zxTub7@2Y!yqXB6a0kzTFh}s}%8wG9LXaP;D$=Ik#h?)d5W@0jV z8O&eQ*KQ_H~Zl) zqz)+aaj;;4>iR}1X9S=P#D1H~P80xBuJ`!BV~+7ddhL0`1i%OG@bQ>GN3C2V$j*tZMQ@|N8=+n0- z=f)NxbP0!BOl8D_jNAd15(1O+gpid$gI}?(!!wglF!4M{-^ND&-KV|t@Oa(bpZ{Ek zSLU7PyyIrdUx|vJkFxXZduQxLzfa(ERQL+{cxKE#sEMB+6f6Ba0QB7bH+Fz# zdhZ%;A42gta-{}e{f-bzPGaSBs(*0XAc^>u==GTqMUSM7x;}0PzQ`3z;_t`T0Jk$K zH59!hj}MCwXNS7U->$61*D>QU<3n{IUEr%*Y=~rEAPUX#imGIq`1CVqs@ym_gu$jr z9$ws5RnrqVPlU5ZpB|=KR!67~2xR~=1EFAdFI(H#LB09vqp&*E3c+b#);i|%y0>Hr z27wKSaB%4i4ps08th0Jke%V7jfcWxv+(`O}Cju`}LPlKkTkoI@w8OXHYmP%2K+Lz?%BTK-ZaR@$acM~O6`)RLq=%s!`5=LPtfJHXx zmJSY!2xLp2=#j&)K0)C49zb3-|9M$T_b`Jl7SEvsSW0Ded+Qu7LXdnY9g4XEgQBdv z+-14kJUtwc(k&6hhV@L|vnZ^X|8??!Sl6K!=F#kF7^*mUEG1#195=p_>R9*0 zI%@VVXSwf5*hoz`ffPC5Nl4`r@^f`cmLED*Jkenr{%4YKFXmj=VyNB0!Fj>pP5^Ie; z+9s=x@i*hJd&S~x4J%1PGiEQ^+b{>Po;FCO*0kbQoD59(?Z0HyqveEZ8qdJpT9!nD z!e|`)3@#HgUWkfS@&Da>=vX>kU~M$;eP;I3F!tU;e&4P3u$?64%Inu~*mvL(bD{c= zk}T%zB3Z(}Fn_z01`N1ac6nfr7|4v^TOz>lqPo?|f!MI9n_>+l7zBCtOaPR=PlV(d zKoRKgtnr}9`p?^l#p>>1y*HcZ1S)_T60y3QEMYpgtp_hG?q=@P>AAfqc&hJfB!`3L zXw#!4F%f-o*^ZT8$t^sw9~+1?>aXM+dQj=bJWqyw9aIL6m{*d-F#+k02}pO$?a2cu zcntnzX=j!|Jf;Upx&h8ElAbJMO1DXZ?vR0>-VVGUz~Qm;ZwE4KEjBvgcHn~m%F=Bx zZNE)sa;-F&w%!Jm>$btP5$P3HEByCp%a8N+I3xd(b^bkhI*CH%VSzeoBnF#bpB z1rRVtQ<;o2o)RZ~vWqt6jAxN>`=bs5VN?(c1u9|9~ep(9fX5!6U#5;E)9ko zN*RK)4_*w!+?WtPgPt0ab3bz-f&jT5F4CI;?+1Fa8$d88^>zb%o0A5e2;fCAazqX{ zvGfB@Fuu(Fg!^Q8Bq0JkW|@uAikycS6ybl#AL-02U5I`t9Lir#7RX1&3&BJ9A%4Q; zh=1j$=^jSG41Sngg8b5-fAibHM;A;*<1R7AA=ymqBsq z0uIp!>XF2S;t@taM&fkAbmXQ>%z!6m2jju691fDw;ak0du!ax1p>PO~unTy>aL@%k z29L`Q6eKR#65?*s3&MM(YXW|vCW0j+3cO>OU7hmpFZ>Lezxz+>LXO1js98i751u-C zNJ{<`e4_=|{Lya>i>1d#X($;pddz53NoGc6#o9F^t4hl&GFE2TD=OAx*hkqj%1f&@ zu-}pm)wT@#x{3_@>gpBcYpTmCGggV_%+8bx&#e#*C`U6(v>G z87nrFR90s!t6uJ~ZCX}YUTV81V_n7aHEYY)Ezf|n6rPL~%c_NWWtCOs73(Gn<4262 zFk+NotQ?m$di;beA$MV_kUJ}PqA+^w_|YXY;N#48w zXu^uDF=JPZTSmyi&y{4#jJZNC5{w%$dPFA6W4vip=2&o4wx+D4sw`DloIPv$$g;J| z%1TSiN;Ae~EUPS8x7;RFmTfF&We`S<89O#})Dj_M?Q;8uUoEewtS)n8tQ~`JwQa-N zWpGyjzQVq7Oh%PGqcn3IgRH42sm>@_R{pE1iWSu>>_W!MOd+GNO30|HF8$TYbsNA? z#)`FNRaGS`A?C7mE30k4G696jD03_?vsWW$V6*VD4XB#(bqK83ux>ev$fzolU4~Fv zQeDzBykT8c`O0-D$Z}grWq?2_N?Ki(v2Mc}RDVVJI#$oiZDq?>v-A~f%TcYBC2Pw< zabzURv9xOBJyj#i?I>?q#y#cBK`|&XnW55=Wo6?_OH0SD7%c?3iR4y;88o8ppa_v1Om1QBU+=cU*#x5Ai ze&=Urj#y5}lw7EZkyYOuC~lRoqM}kjRSA=WRV5TvR)AJjMP-#RE`wEU#`?^R4R%Nb zwfg^B-6R{!?4+a&bx3GByvp1_%}*agRFUfGVVqVKqllw@X#$@}`_cY%03E1E4m57o z7(-W2h=N@4hv3Y`qm(^^2y?x{tn0dU@kBxJvacRjV6Y4Uc%lkyfl@}Z?xlM#$Q8L_OYij05?kEpC* zfDymI3F7~4oXq8aiy#+cL}}Tw4J((fDPLEH%w<0qA|sYptX*5S4h%tyN0d}oSC%i^ zP+e9Pl-K{n82}`vF`-%>(<@O(dkjImkoNS(3u)aj;4uyO@9<1PdLjCZUTDCDm({X- zv39~V$Sj8lIr|T#OrH&H42Rt;ziGG`4b-$NXJM#)krM zL!_A-Dl3a#13VpoFp}i<#LB_s$z&I*3wX)BklzC430@(3%%InMZ9gXaReiL-9h!13` z1D!cRe;DA!AwR@q4f>-na+C)BO2F3y{e6I69fHH}2>NvxIn4AH{k))`(VrIbgHBP< z&*;wy`WgLV3JF-S3K1Z|vayDu;V%vPSvH5C&VPXOzs5lc06WF`Kj!>y&VQEkpAW)ndH-(SU&s6R z^8S5%0PktuU(frW=lutG|7$^*llSicSmi&&`LonA9{;?`U##-)Q~9T{E1O;Siy`lU>``)jMvmpH(9XRbw%KCvV}4aqr_d^E>dn125`*i*Lej z6W?Fa$*UCo6)J^Qk)xP~-)V{$QR$E2_c29Jx#w{vZYUSS;a#cR8g3akgImBIMb$pT z?d0}y9RC9<*Uf#-S@Ufm|uF^ot?ISxlagK$>76rLz2FK@qj$F7VIO zlT@P>*q51z0=>Ep9T@Xt=YklG=qm;EbLj!U2}5LdHYOx6S@QE)9Hm7?gruZUx&UUD z*-Yuqosfx@(p|eSew0$Wdp8Sn+`|vEFvmUe2=-cS9QWv>7y{RD+;4x2Vb{)aFT8-E ztcd4dd=bOg9G?IC-!Uv!^ZYm8pg(o+{P*7zvTq;H|L_B>&Q6~H@kc_A9=+xAwDc5; zVTQ5P`_3i`n$IkvAqE3Up+y*07ho)$MJ#kShSE70Lg!-WoJSVW`4~1=kbQI=tlEv_ zJpDEC;bV23|8nzmqA^?`5I_Dg_`?o`If9uTR@-4az(N{C2*kS;_Q${c^HizP2t)-p z0z#li0Z=x|BpklRi9&j3ePiL|aP2@KLS7 zM2(4RJW=%}%2=X|CyH327)liV2(Ki(hVW^G!^{{G5Rwffp5TL6+;GDEir~|_lp_@H z6vs!3CK8%N=paJz@}VCIy^GREDg7&@Q5-Gg=vI#YCrAIvYykW-7Rmny7XLSR$H@h}zH;N6U4GUxWk(3^tH%J-vvVfv&(#Ww%nD;-?xcA!=af5WZ94Q(jkj)xE<} zypeOnZCym-xHvq8$&-PvjP9rWD{*QcW7)w3dzQKELTx6-8b}@7kCFuzj<}Enm7#d= zoL0-CEii~F+?3G)cZO0%Q)vdm1%l>?k$GfN-w%P8r>YM|2_&r#Jg*_KmqET8CJ?6@ zWcG~#ih_?2h(O}v`mfN!a8~jH8DK2(`|pBxP{avl6UL_)(9+(>dPl2-`KJEoD01Y$ z2mWYYVXh%W%PY>JmGd<2(DFz!NiUEwxYKbHZ5+V$u_pn4da*!`oEJ#qrvjOV+ll)S z?n}7!fEVH3fty|TEau6SRe1ka6dDPx%%FR0DHcoC@T3hdh<+Fc$?w34z9r3S^5v&$ z^6I^iB(6QNfi$b(UjDV39KKIYUf!xENuQ{1;Nx=*Dh zEm}3n0Q})@6)8~!;9q>pk^2FQgxiJt&)+eFmXNMX0e2U^$i1?SBke6{ba+b?WmYsU z8ocGe|I$yXOy@-Sb20ZP%owm@Aa9s5SRA4o_J+|22}BGvkhJZ?|CoLyBW$G36qb2C z^Yo|}N886_j%^+LyK&<9*73Dj!h|;`Wqyu>Sz3E#`PIVg<|2l!rvCYSNKg~MA7J?g+*J7 zUMTug(T_#3GqYwE&vedwZsrFwFVBpaHDXrLtjbxxnRR&9-)2d(5@wH|J%9E+vmpWX zFavpF_FJ>h&AvW6c24G;qB-m4?4I-ToDb(*oI~dhoI7#u{JB+gAD#Q^+z;peb8h$C ze)Go6E1b7#-i~>{pVv6=%)IaCspkvxC(fTef6e^+=RY(5?fLHcm*&$2{T5^{$X`&h zz_Fli!AlF?Tky99-!D)s?7uK`p=IIS3#%9ITDX7V+YA4)@au)Xg?$zcUX-g1?mJ!wuaQL7IE~b3!vNAB-P`F8vEyLOTnO)x(MqJ{+wcu< zaks?_Fpbz1OiuI&n|p*4d&S2g?ClZH@@Kq+@=r%RdZwH7QV?deL-ZFG-Ok@7E|4Fi z$*xk+d&hi>9wg8O30MJcD!K)(=~c`zm>WA`3x(LQqS$jmE|jea>Cvoj#$N#bm2J1e ztQZD{A52h-FuOwGYrWVWH1qai?CBN%G>RpsmwySV?-hQ&SNK4$@N2iikbp1M5TJAF z7FY&++$-$v6+YW5e7;xscCxDRrn3glb1_D=b+s9h>EU*&}=kVJOGVc&7C4 z^~i=PJxdzOmMJ}q!<%8I^gZKyD|K(Bzo4+n>%Sp-m!M7DiCgq~D>>6%VnKW`0c#YK zd+>V=68K>_?19^ruD25QZWO(1cmAx~)35HO#JwAVzgN7gSN{L6+7VvQktNW;32^7* zK7)G;-eq|h_aC1{YsD2ov`URirG*487zSiJNo((e(raDz||!0pdSq1 z4Q?HBY1p@^TB=d1)WC`$eb~B~4L4i4WGj|zrIM{svX#jlxceC+36Cu9H$`HnA&d;j zjD#7gAp=G+S4A@5vYn;KRA#dDA%@A3L<@Kl!h-?XG(Uj%1n4jdFO3YCHg|v?z6V4e zeUGWWip-bOtH@TkEd8%QH-ga_&ccLjhs!LJ=Mb-ldoC@&*L>h9C`T}yDY#Tw?W z;Xub32!{n>z2g9u+5Dw+9f)H~Kg$Es?QxL6=Oa-vnWal`hy9!6 zUjv@;Z{jWhp80R${`PO;sFM(PuQ;Y2#SjmR`%|wt#&$t4?&L4TxyvWfU8)(@OB86X;_W1|6PwQLHwI)cu@>=nodJ}+4!T|I`!U?Kq8<2!Gl zHp6u@)w<|UPFgHwA}UTm)T0epYOtIvSt~h@lDh;Di!%Xi68CReC5FFBypwLMmEsv8 zGr$MR?UJ>t;fk|@o?avI$JR(%MraPA1d-gw8ELa1)=gO}-Fbwk`ci-u7A!Nnh&T5J zFN~J@cde0@yvMl3JE`wQG}!k}zEQuyevFkvs0D~Sq!E?gNI!Q}aNQ{^md*hgnb~;!QJTs(H~2)|^U{>Y=cW1RNFp>mdOk1L6`-%vvEX6I&cDQ`XtPfN zh900Qsi3n`GQGpom=pvBaka$zO*)4s|=8e3&Q2MU1P^x&RP=W+L7;PY}5Wb!$BFR^q zP%Cc1$e-CEeRFh&)QbCRfc->7L$M61jG*K zfneXQstoEr;p=aH0BuWF3q8PsO9O>`mi$&)-56-Xx^xBx8{hcRWNT#1EPyUqsc>K; z5o{Zulzx!u>MQ`C@@aIux5!s13GefC+8lr)^1~e2u84e%!{{P{#;(mT^ira+hvi2I z8f%z^mS=mhUtPjl!O^h>JbuZ7RwCG^utD#MfdY9Jf z-Vf{F-fW-3vXeF8B2f1F{(}f$atB-+PtR3I(;6$JIZ(5dPDE?mRHZt%*LQ&M-bZ{* zziv|V?!CUfq(Zt6X!kKRy$Ub)@}1WmIB1tlo$a-?If}oVY;{PoPWt{ByIE%OlYpjl zlf$bdZ`UfR3leyH9M%cRv1g<;kYD@^#A_ON`0}j2gFAe8l4qo>Kx4(*JHTBnp{Onc zxlc+8v<*AJT*k3Wb~AOaMuS-`EkKjhIRO?#-n-hjLwXMq;i+~vK)m;v4%Vo(kI8{k z9jtTG>_b3zSoS_G!$+Veji{Hs88-qtq&*-9Kf1w^$Gw3-)FIw`^+pu>b)ES?r2ee) zeGgzFu!!=`sG|=^r5%E8m-H(+|A@0PfdW~nK>h-P(62&B;NWL_yIAr9MK=d1MvQJR-MHB}tc;ZRhb}=(6|1G4orRJcTxjh8E4>AsOkmoL za$t)b(A|qbKbJxz!ZvBhyLL$6^(+IvtxnTx5%Z*vn5H%=4=KIRcJf4dbbw22T{nf50$`dTEMu4tcX7r7 zX~=tQ@A$w3m`OY67)09-E5u?+>r0saxbHm8dNbaVP>^lQzUI`K^*ZaxHia&(fVAz< zacxdg=W7z8E$Xy*cXUCFZPq}}Du{pdMMN)__IFlG-*-Lk`z)IEF89N&mM(Xp(I4Y+ z)8xx7PHG_bB!N6XRv@o!5J-KdKn~#MY2G23jR>)!UC^0#_Z0_*QWjSg&Dn)?igDOhk}}rBKux0RpaK-pOJgxF{CCKshjm> z6gS>dNT&fO<8pWIfN3in^|0JjVzOt4^liJwHPn&hNwAP1^`iSSiE-ME@jtn#GT7`#5`TJu`{_XqimwlnCt9gpOw-6}iZkcskpb2*_} zvZ4p*-VPfWLmgYn|4wE#=3}ri(n1WhB)g=hF=1_OSkOa?{K68`WOVtmW zi+u+3-rPyK)8NMDion)*h(JZrhbq@Aj2&l)CuWFI>_*Gd->U`RMuj^pOF-3BOOL&0 zpJH7bNv5VUbvZ@%B0l4?cZx!+^PPraHWppeA)kdD@)hVXbYrX#V2yQjPbOoX1@1$> zZJGq)4og9`HBZ`00vM zRNjbozJ!>itrlJ1vwM-*3hDWFGZoGidYx8=Q=V&vI{xHieqd8zN1Lhc9HYk#P7{e? zx%5ysqd|oRvtdosHEgxEI?Y1qM!jmp@iVB_2YLEienB`ZQs+{Y=yd$er>MW;Al@j2 zwv7_hiRQyihb&+E&K{&gh~v0uX;h@E-ET-09fIo%AHlTG>FbPsNs>BnD5u${E^U58 zD(N6btNSI4($CDcJop$hj*JZsbE{fNa#L?d#~%+qYDsaapf-wh zrF*DHX*Y?_N>}{`4{_X|GtfPxl~8;*UNgCsC==Yy$$j0hQo>?9Z%F!fuZs$|(yBZx z{~9n$Jq%}azQ(?}Fw54Y?0fE=DvuZV>!Iy&+xn?jl4mPsm&3{e`qs< zzU5E$&~#q**Z3P;jYy|;FKs<#SG&uZ@#3;s8l--Zz@v8>i2qq>fq$tCp6j}#hWQ~J zyVUvnESp)$A(Q=58+x*zT6mh)idW|94r@J2EDuTJ{0h;G=}@(_0E1DrG`DL$pacEH z_@kQ*5PDrCLsp2pq*ptk&dpXE8@#Kfykjg{XGAnA%uT$1KSI3Eq7OgCjR6dry_5`f zic#Vi@iocVvA{)!EN#`0FgGs9G%f1%h2*h|ux_IHBr7*|%UXM2+CcfN4)nnZm>FxjEQzb7MZxL=ocb*jXd zq?7Hc8$^;_@pb8;PBHiGobNt+Njlp8icIBD`^#_xc{KQ6mmHlhNzb;wF0GN>Nv_wW ziq23TuS$RQQ$sBj;?FIFIANy}?5ci`PVXn|m_CgTVF9*B>mCtEA`ZrI-CLN%yt0#`3Zh4hh_EHjsAooq}JQ>VH+r^(R;o z@|l8bY@FMC9czIe0lyk+we(4c0%baT!wN2kcUl^mpzpY0bg6{brN7(=&!;fJL*vd- zOk9Vy%K5(}y^IW4^+zKU{rimZD=0uG?rXR)*hECZ1dw}H{xqLY+sq_jH0J}=iOvs3 zgApjk{9zW2m38lNCIs2sy70OsR+s#FS((%Yy%Nj-AKx;evCg+kw^OA&XYdNt2|pXL z*vN&MVzG=uQZ>zWzNBbKz?qG)AXU+<^X(dx4SZ^6c&j!7k7;nJ^lKlR8dJmTurk@y znE94=2y6QkpbG}+SX-@mdv2^Xydc)bT zUOGx;!aW9e7H*zaUqEKe7_&r9zeT_ru;PKSKa z5-EJylI?Y_Z$p#TP18lPb;2zrA9%N0nZBm^x8Rr>ZElmeN*dio zjLYFebIE>Q$~&6oplN-Y{l*A)nB%ys=^7ucNmVtY+sBCZVn@?Kzx1wuwe;t9hpR#= z?`X&gZ?2GDyJ2>*^cB)8M;?QcI0>;`ZVAv_-4f;?siWMf4w^c$IY4i?Oph7{dl<(b zw(DF9;ehnMe+N1{M(2QJd7t4YKmr?c4Fv4;b#FyOVUbM-?~_SJ$RxuUNu9>1Y$gVc zTnOSdy#qWL`va?^nWCg8SLIiu4^(yi=hflS>n*foeZI!ZI=jk8fWSn_iyG0N+Uh3B z{-NZGNY_kH5c#%T#iG>k^ULIkEb+Fsr`pV3C!uXSXzlv5EnoVozpC&iM)YahM#F3o zZP_&cU~YeMF1-I|2VFVze1h0VoTWc~P?`4q8KVuhDtT~yBdS*0iA)PnQdXN^b6iY- z1*K?SvtFueSCBVgDY&7^znAuP?}Y@`=dqrUJTED`lvnhKP(x@VJE(yPFQbFVuC;wK z4A2uYk~!@ z=E5MRK4-GkFCUj=0~0gb-;mC=$0cWCMddjuyVFxk-Yj|Oipxx%_kDm_vKv$0Jze{2 z>5zv=SW<=bb4Ouo5jpAmm}Jv_=MMQk&^cv0ANs1o%9I4u|pG+#cXx z(N2U3Ei6sLja&Ex^V_q;;~;}!)E4Y3b?@Dt3EP6w7t{i=t&Ak>I15pr z$-?s7hdyf(jQLu)N1oFV=ekI;8~z=*iFQ2Mw<{A(x{noSHsbPQ(P8_nP#juR;36XG5?3LNL?r4wGxJrRHX)`A7CL zi)f{2AO%E$;d&6V$qr_N$s&hyD7wQD7?NS_qMHY}a8K;zYaIrDf1ZHU0PRuFbjjxkkLw z;@SOUiv>md7)9&+AyB-tCV^a>&$`O9)G1RB7awR)h6C0|<$GwAIY+n8~0Lk-%uF|{!l^<^W0 z5`C^lOVB#QJBa}`^4a4)xA2&noFjvtRjb`!=RT%ZHuD8Bj=CIjnlw^$OZH>wFb8;Q z*$ooI3y5Ks?ReX9o@?9A|E4|Bv^}TKg(qD>2=^EuG3|=4W4dDU_rit2Y}Zef zM1PG)_wDti&qRN%g{hxGK2I8=Y`dSt`EJ@^y>vRz$em$5UOJ8U(eMLpgzmpWHLAQL zS7_AE3y->phkE?NwiZZWc7cJgf-oj?HWy6hnlBwBb>Fryl3Vp(w~&367-I5HBm@SP z|Cm;9JJR@)<6FlO`t)?tri!LlGoy`Sm89-gwmqn$NhdFJGXaOsP_j3lT+P&JtZbga z#?M7uBDRnYKRh*O(;sUu*qRS2+Gz9;SEN<>P-M;hn-!kI>tu4Il?;ijdAL&1#zp^e z^Is~tE!rw>3r!2d=1Qcn(|KY`K^1rJ&Z-7qG&$u=beQ#tb`#WW(Eb^%1PQvl06)bb=`HPR#73X&k zBSRmyy(4BMQGs;uHVG~cT57OLa{dgXlr(Z2+c~nWu{M=JVu5eLYTNn+)tcs6P;a3@@#;*zz z$e)JYWQAMfQCx{8NCI~t+$t&G|BhHBDjOdBmZy)=r~1i7$E2-JE_R_;6;3>V5C`Y` zhmj$>Z9B!3K%v|Fdj!V;mw#kzvw3oK^IjC0?5oL%XkH{*^%R9(+-Yj`puk}$@JMl} zsPdS{u;rkq&=uUD<2l3Jnc{;v+S4;!-qog7EWRvPG@Id&ypiQ%#XExafp5?FSyOoM(!m>O zRi99IfOhUq(F@FDA9cHDBk0XZsJ=b_}Dpvi}Ua0 zTPZ(y4!J@})4_(E@6U`94WdPy;7L54D;9`Zn7SS8Btik^$*GC4#WU_5Z4RUhHxHh} zbUIr!PrhzP z*sVK_7KqyG{QZ;IZGtGn)y8QPJelccq1bE^wE(xqsrYEmPfqt4)-AA z!e;8>1n8zfJUU?;mbs0d-&uCpSVibP21la{l_Ah4cjm-2=b#$GAV)_mg_!Zk4 zM@$k#)`yC`*r!AB^M5*Yo;XLb3)*ciovdy?w|Z=j!riBXzb@ovw_aQyQ08}YzLQn? zH7+iRRg14MO6)LTL=+|;B!W}iCaT05NMLLcbfC~un6DR`Z21nHv2UX~&fT4+MBmVz zhDn>vtfn4fBWhygzUYQ3`yNe%T;KAOx?Q3scZK`?B$Fr0;e6AqKai7gflF6lnyAKf zv9Eie$Kh}eR2tQvMZp(`CFVg`6zXe?X*NJ%{aD5{w`w%mty*mu;^U2~ApD1J6^arT zmVl8gwSWG==?B$$G~;8?=0IBmx`QppAw9~Z_mEkw@(k(`W}HTTPM#XxswK&-8cK6x z+{vvfGQ2g6YH}moksk7twl$n+S~<3FXqt(!AXm{GZw>=cm5Ws?;n5bq@G$C2I|)at zxxwAZHWtW1fJdMVfqH5|h)w&{Gdhwv$n|fRxmi^X^TB|%a$2Q2+bw)_G0-cWWOIn5 zKG3E0t^)nGobU_F9GWz(J1kA(HupCVEY+J2M&wcB4;TExe_qT;BEwjJli*2nJm$ja z0h_%~v*0if+?J!gQ02Ic{)R_?qj2xn+w^wnV!H|B$yUApV1whqoQr2Jv}B39FY@$7 z?xM`2uP`!L_k|tKj#dkL8Fix=6d)upd=@+2WOJ%0SWanCVj1V}-P=X7N0VFWem!Xp zhO@P)}WcO?#SS%$?=|lT5e9Puz@Z#(w*%1W4;xIs%aM*H63`K zA(wjaE>%x{t7nsW3>y}|^m$J_jnU$PocGW4g@(L>&N6>sVMk4eGVdK&J1<>$vxhb~ zRqAu(cf(uNbTGygnyZFhlc&_J;p(tfj)1xw5*RugYsJDV-};3E81|mwR5(q~+Du4p zQw~CAbid^xac4+w5SUpO*l)g7L15E@0$T@x6$Ax#Bxec)7H^!?{F|V_MnYgkvcOcS zLxTcK?jbPaw*Q&Hs8DBS<4v;TK3P~-eY!V8!top@o^Ve|97terD~=52_Hjpf*owXxEwG@~v)R)^eut((wXHnl$C^hH1T_GH z`j!d?xe+Y=jd*uK)4`o0#mat>z1c>Fu(mlutZNT9QQPG=$rh7~Gjdqw#omjD!vYu` zI@{v*;pLC*le=qe&Rf#hxfv-ONz=CtCdoE;-QX$q=QZ-QhS`+D6xYhXNf+O>~uX%IC2qy1sIR(JJYLPbg1xnXhI5eiUodg57Et*0aRp zwjr?^RI?g!umkxh&mm+ZSicXgi!#fI^+9YgnXS(A81|4#947SnYnnW3RK@!N3Xb2N24* zEER6UlfjAZL%t&2A>RxV+5hnz@>yTenD;zF!kU-i6G}@~DX!>X1mL)5-OR=sNz;*t z3Q)=uGNIhM?4&Qf{;V&>skkyXe7@(9Z<@}ts!#tnKxu@yzg%-ALYh|tpC(t;o`jOq%Wm@iHjBEM9(hPqgl&Sk?MIr?;&hN z-cE$9T&&rUhkabpU>l!YE}F%CQ>bVyPXnH{tEBu?xl87FzszxTkYi5fEW{%u5V^oW zdb4U0E2VROqxcuJfV+>%+N!R^_#Ilt*z4axNBNc~Ut690sF_g-HLmWE@R zt>sQvrS!I64L%sZcl#MXneZL#lCAmdO6j%t153QofS$oR+B-CUNT7`=NYgG*R?U>l zKLgEjleGDU5{E4oNiW@~buG1!whz?!()f+6HN*7645G^^I_9TEGPNsRHZ z@C+R+)a<>|fuoKQ6i_S)3I}q+Pdi4a&O3&vJzj(qr@e?9%UXeEA$mfOcZjvTkDPp( zbrPa7k!+ITWgxQ9SQZ+>ilmZ@G(lc8-YdPs&L(2g+etqT7D9>ckHn<0&II2Zb_6_Ts8NuS%SaIyU+dDGivn(;(;}}WdvI5kz z0*pifQdj}%Spg6?331*OTe$(8z1eLmPnLzP?lQ{!EtEcd|5M*ZT`d=W4hFerl+CPf zXqyw&amH|+=sxsaB+s?jAOU`nfyfz80?7$-!S}O*2Q!$I!pJ`uBp;CNXE;N2C{rLB z-B_{!r>@v32<+FK9Ll=2)tFQg81@vKx!Xu&H1Q%qcRnirOW()!VYRzdh2GON?Cj?_*)qEEUG?H9LkEBDi`?I- z!`v+N8CL#y3UeZi!x6yAa^vv+erfCOlDp12q)i<<*Spv&OmZJlk#ie$gYu928Xo&< z*T90~*J|j@;z!K-{65wJkU%#ikRR5e@oFY$tXS*I>1-BOF}5O1@%hh6AGNEY8pMFg z5rkC{re~$E+YPI*kWo}?1#2YHB_Pz4U1Qzh8&+4ohNZNK(Rt;i@3f?@jxc?Tmd>7- zWamXlT_$P5u94>9OyYQitr2Ej92Qt3)QEIwo$onv*cWbod9yi;B#TlPwp+v8=GuC! z3o694%?8mVPM2&jqgYQoFVPrSgeHbqVXJiGMz?g@HwN1TY(sD~wtzPVYBshpN90sbh1`@z1y%QOqFmp&e-=%RK7MjEXkvh?R2#R#_bcOGL${n(K|c62c@n<-#iL~10t*HU9U;Zy0F@TGNbd>~vGSST9}ZHa3#M{l$JFCv;0@9~(IXJ9OJ51JI4XmeH9g`ik46 zSzR_50_x`Eq_41HWjA9v1Idg>80ELPXMu}T6L>NUf*blO1~zl!d`sR{9mT*7)BjcJ zH{BXn#L)XNL@F`d@?^5Krb~FUWS6ju9e4QW&S!U)>=brRmMXhWxk{v0{Y@BVE2QXd zW?RL%Uy#zbM4p(Tg`UWv(>-BB zr+S3V_xtAIBykuqmL2lpp;e5&o-OzL<`ZG(3pk}>#cu(59EV9>kY4IE?4-_;o!QR% zoyHo^PFsypJRn8-haj`19ZWLYBn37-hBi~-Rp~1X2(L?q}{ z(u8i$rdOq*-Tk1xkSw-;G{D}_wNBd6-WU6DLM=N*)R}FPT8_a*4?OKG9vorYF|SIe zy38o~tJ0e|JEk*h^K~GR+;~W?aGjY|_zO5irQ0Tu>px=K2j)R%(}I?y@aEA4z&sAaur3^;lOIxueA&CFyyRV0Yc zhj@csTH0lDP3)2Im7{@#91?Co!a0YKkPJROurp0KqevZihO=eccH;1m)^)s*cw8>J zIcLirteIr*tZ~)sT<>!G;sv*_zb=522^@o~W@{bm2fkT~cTnK;J8{PhP83<=DOIFn zZ(fX_+Kg0T4-?@d%|YzC^|KxPsbeX7t{~EV@Tbj7quFnTs+sq)NwneswaGq( z`86gM+Kdo;0)atvGNc3RA4DEMc={SGMLv)-O|flgB=w-M zDaIfbaz@R0{`9g34&$)nHF|ZWFod*{&8ABu8@GoY9NnvaUK>t+%>_$ z5H$Twl}4Kx&G)@#VUu?~V~N%sfqm3KBQgRi5@35SV_QRwQ-BvUjIqj{Hf-Ti73V)L zDA^R_*ptI!V|U7W6sKkcjDKp3b#oZ;?pgm+i?AhJ#O4FHKZ$Ami(TEu6nB>~x;en= zH@)H`Fh%+dlPiWhy*t3&nILzEEa1;cY;WS|N0@_g|3Ql^M&}9e+)a-Jc$P&?hIUKc zodIF5ZDup0FG_Hh470b>`yC$*`~*|s7|kin=3>w9cW|k?Gn_I0{C@-s6Ly+2MxEA; zP@d;Tgu4|Z!rZzM>OhS-$Fy8gw>NLp{Ig}G%@n8&Y|uUEQ#yyWcpS?&@kX4*y`rLO zH;*EWLvb@vT+TfJYk)t4T~V2;l^T;6oMN z!-P;rY#W0@$f|7nmJ?b7f~fljvo#+*IHG6eZR=DIqwLx9zb!M6watS!v7&Rs)#vLS zyisvx`OO*($Z~i~)4&r4J&qAJ73OzpEOjl%w##4_9d2-Q!$-L%dCsUg_X8+!e9J5i z9!7JAiz*{4a=2TCBA@K+Hcmv5RqkO}q1~UP5Uyh}=4!C$o!=^r+M6lD7qDDS@{(ChW7`NAfR{b3C1Dgiho z-lKh)&59>=M+beox+8+V3*G9VZ;qey!~kDOv`>;$ty>WHfLZOn>`l}q+7IAa1(W3K zh-k1M(`1=&+^ZexI%6W9Da2%1ERsI*_rbFP8ds!+)Cx5gm^pm2r;>-kBUBN=TE%S4 zt*{2z{I?eO4&1-S%??|!r{U(Hv&Ygk-2sZMTSu9xa*KJ(j7_@A$JaMq%cgO7qJ^se z1_^vzY9QG?vmUEbs&3E5soFEXy*Rf>ao&+j zSGmJH$&kQ@Wq2MC`2l#Ig zVO%;Q;w(+~GC&15X{;-*D%1JVcU6LD{AXdnhr=#WpL3bDu zII#lHWwuA^pcPvVv0Exthl-MJk@? zFW8>UF}YP2_W$I`zH36Fo1ISU>$x*+ko#y_f;&T6ctd00h4s>xe!*5LZR{|L4@nRD zWWgE~fS-Baf|IN)yh~bftWqlLVE$~${=OF5(Ihp}E#pqny0MuirYxRlI9A4m{nxoq9_97jHM~HO4Dv!ckdf zb@N#*T6Cf-%)-@b^Ejsl>Jgns?OwF*vx5a&#cz4~}sx%AJ|JUixEqKyRi=dvKodS*jhw6hR@bl&*IuVW2+7ssOuO zF`ahTUQEQA*v{z@n}KN0;pw4kCy5qE#stwR?d%q8R;jdIhEh!`e@5{7@HGt&PUua= zG0(5cQ!K}?HDzXd`_R;?y}tdr@+zBEupF>5J9w(}qhAmzrGKCsjKZGMfc*8+n6Cbo zAiK%LQIwmVYs3Nd>h2+BftlWd12V7dAc+fRG6%EpuRaGXxr@5v*A#}Z)G&9+CZ%ux zpm;;MovDM;P$i`tW45No!4dwv35dKPO3LZS%Ep75C^LOEiF4kY4`V2-mYV!c@ z?{=~Y@x2ZtXZ51OiO{{i!=y>WR-x_36v<93Qa&Wbx5rKAiNbBOku5ld&h_<#Dk8kO zPkvZ!m@@htQAC{;Yr^RKnMGOvLCxFIEX-Nk&@pj_e8WS)f&x3PT0vz@7 zBKv4OfY5X~A{reAB=E*6>=_kw$ZV11sOdT}TAV$2YOWH8aW0g9%W2R3#`im`VuZ?l z^4dv-CY@`3(^pDn>GSpBsjXkoG(0{mXTmhrmcud;%;WHo4;G4@TZG14(uX)E%0Y%q zmP9`H%eIb-fnz^BcDm8#+_F~s@J6cbqjhVgsc=qdhT?hCJGuo}3n9(k88GCv93%P20goW)vg$|LvJ=h$pA*z4zST@7~|< zZrHQe`qsC;^{sEc*ZS64k}ZoSkD-cmvUeyrz%1!WgF6vgA3}lMxGs=33JE;3*2K~r z7{2}{A8X@d<~M*kA5#mWPmk$unw#+STKcP}YlrgOv~{gMz%Q}>SWF$|x!r;M%V@EC zcLYlr)vt4MXVF$ac6xx6GB85N5_Ff$XdAmZTV~kSz>b)4q7%$zNRbqLWxTx}5}f^d zc&5w|-LNiDJnB6>^`3QsdqzLL`_So%Sn0!k-!dM1dP^btRO{t^JsO0%Jy?lQcLi(M zz8*?wIv6Sl@*;2Er;wWB$f-xyXzHXvy_sizeD^j>mOZZW%Q9yWiwEasd)J z&}qU61+-m6d(vXX-i(vGf-|wVLxWDt4S^WUS+K!_2w~sd=g{`7{HsDczMf}pvwVEF zblSp*CNouRkF^)(5bfRlF`)ckll&BeN?PHvQqDf%^<^PpxC6}>ST4_5 z+CLu|R|~!Ey--S^-=a&~gV#AdugW&JqH}lw?0$Ur-hgj(A5!^;7x#CpgR0%fci)M% zJi`a%WA4Qw46&8hu5qmk+DnSjY| zqT={ZR35w#norpqXu?!+(sUeLMSYyTf#<`$0p`Dm%?3&H6oJDtWcnE^Jj-?#i*VzY!YUi=*0_70pjS!`vi1H+1yC~ZJisb>rYZS&pXl4F(Ft6A9 z6~A`)&46FW6~90Fq7W&+JTP*ZLhncDMCH4Idy(zmLktZ{41dP$bErXIj%HQJzkWzE zvFxUEKV!UYAb6<4k*>$Ks@JizR^YF@q_)AJ)a-P`PO0l{It2+l)NNw78=^MrE*d_6 zj6GqQS9!GZzTT$ITG+`}SSf)FTluCt%P)v;x}tg?*K68rosaAO5`%ifV7RCW{HQW+ z%JY_4l{IZroAs2KPOG0kWDTC&_mcmM#g305c z!&*ELOpnKmZ`?poj_0O@QAvZGQL77{u6slI z71pG>tZO1&Ee?xY?`pvgYEx(jwOjcrlK3^xEhkB6uwP*$SPw~6)-(TnCa-eX%gUgx za&`x=jlZRLKDqz7-henx31!F-|E*X?ygne zPyh5VMh?8#{$klff&0gb92|}RbUR;L;m7HXt7w$86~F07nxZc^d53p*O|>TfZ9EpLuG=OnsvxBW+nrD_=j&v-(EQ`VR+>o5`&t7-t+vJsiATJh4h&MU3y`Pr|n{ zY&D&#i^T4O7#vc-YCdg9ck6vcu4(Q<*JILShSVxHgq4l-{aBUWhZ!uNDA9eTQl~ZXO?~Ee-ABRFKasGW!5vs_2hN}G2VBY^LLRY21aoB zIa)D&)h`^7z}AgeFCa(ub0Aq#IQF>W?=V$!Skjm`FVrqcm=*0qvmb5S6WB4P#r(ii zV;tMR%&`A>?56aoHvi#0*b=iHIMhW#7k&f0QYHT?0yX+C$6}?&{_VieMpOE$Dx2gZ zqyBT!F$`faOu@F$-9Y{!dQq00V}Vb{UT}DsbN2q=fIyDDKTs&G4Oqv@j;##*8j4}J z2hNY_k9|AvtBcRpJIjv*-w@3G`$jnS0x-h?*dhj>viCv%#-dAme_uUDulksw2;V;R zB4|)b7&LzUc7WCkw)EfxhQ~1xVbST|=b5NQu_=2V1_l;CSBAV;3(1^MVqiII1G=&M z5u&?4QQi|+Gy3ho?W6bGP3w3LceSpoa2*LQHS(=11K+_O+C70eUohXb=nn1)v}0e; z-wPYZJ~yPb zV$6#b?g60_Vz%f7v@Tjwoln1Q6*^?XGo67`mvIq!gArR`u`HMeZLz!< zoa&K0B>1>V*d6W5bBlW{leSv5?+SacnqiFe3A-)nqECQpC;Bj~4|98y6n*`F6>J^0 z&cMbm-1yyaS!4TM@KdM-l(63g4O^cX5hC2!hAbFK7g1mJv{m@vD02T#53`&mzYt;b z(J2Te=*ESVb&CbxD!hG*Wwzx#jHb|x&}icbz8~Eh>NHkOlX1+j3-yq*uL6@~$e5B% zm>N4MO`W8qAj6FLvc`SiBKf9VX1fO}y*ioB0^ zzwTxe1bO;0xO8qo#@WqJg0%5yLp>>{mqXB~GLCfw@-`@ag3>fsCLDd^o|`Y=(;UXb&+C|ec2sY zcbUugK?3exl!8{Uh7|{}hN&H}Mois$IT00yzW)*yFS+av?7WzAEE=S9FXr{T1CM~s zF0hGFt(|Aa*+jR|cHJa*;9D2Z3{yg7-%*U?nPpamen2^1N>DoImJaI0%(XbZl8R-p z$=jr%z3%!lw|p!Q`#f(Q@&sPMIxqH__I=ZyY2sLUu}x&TZ=+Ktncfac@z`UTn7bNw zSBdPvPNEHVUwhNJ>NxBJk9s|5ICLD)H-mY-=o3bw#g%-}jd`WD!>)C`7rZ3Megk%G zT@uRN_WsE8hiIqOs?8W3U)8T*yVqlvP+o7TZSaM?XnJ-8d|z-Ad6?}II;@yh6j}xB zIHaA9b{jDV)()TQW%&ps6Ps=P24%|8AXxo+0Rd*#)!u1~b9MAOYVXX@V=GTb@0}U( zljB@A2eLFZZ5t7Zcy6<#@3CTX))(UwJ{WRGXwSco2piE*7W35=l&lI`=9_$ zRkiD^PSQ@Dh{F zByhtwQTw-^y&b^V?7Ypoyx0$z)*DR?Vw_L*Lm_RLer5Bp^4(|t!>}Hm(FhD4^}dHL zXxOcRa~A~P)0=Mz?7Zx?2_}o}V4&y=y?>0yp=xO!jj~HFC}Q=OxsBLDSv@w-Mf)v+ z-@y<^uBP&qXfv3{0v!3B55;31)A(xJjnQlXJrIWD0FB#=8E0NbM@(Y=uU_%81J%zC zj2>tY8byq|sBzm77=1;;bf(B(2Uymfz3D;GvfnCxaD9e$n)I&L zN1F7Iz_M@Qkg{oKPiV5FY{3_GjAyaz^hWGD(RlmQ>~EeHlXX=^RmoM41fRq)VmOK; zxvVO$%2?Hh6NKV?iFWby?K*b)r@9c%y7d8ZNK$ZOcWRsFln$rW~V2}ED2_4s!6g#$(U7UTY+;feiwY@2o@#=rQPW0aO~Vihi5C(x@@jHT%u2UdPQL1g8v0QmMnUn)hFXZ(~3Cjqu_42{zYe1vNXXz(Hy&0@Fudg$qZ+^k;{|ZOOod z?-@24kN!Sa!i5ByZlU>scbVqd4rJf{i}sg8q$et*5B1k#FM`|lA3;Okiom2xgU6ax z`@R){377hg(GCZc`7@C*g}-bM2<5-KrdQ6ly#*!)KS0YsM=I)Lat4k2$x zbd!CNKH4}Mg8w88e~(2WI&X!A^OLY}-eZ(B(r!AR0jVu;Y;ME07#Dxk>JlE^=3)i6 zom>07k`t6kD(~j)!C$ggv?8wvH`qgYN~4_FardFSpce3$Edvs$y%l3a>6sO%RT=gK z-4*!Bg-~Wf7ZQ8wwsO6j_1WFLZ>L-6Gq|<8>~0;*`aWpsxa_W-E{zgt`{kq1-Gdg9 z(QR`DIxYz4yRZn^&}56~dx_F#j|Cl8N~x_@&5&mI4ot}th6UTqUxdOFW=pd(d?5kO z#Yq~eL*nkIt;yJK!Xu{oqOhwNA~It0W_b53<(m+8)MdgvHQ1J3RekCN3DTQEIaXje zHNi+zY{H3~(hY_Ge&V+Dbs1vOzn!4N7^K0(-Qpfjb41m*VVvW`j)grGrBLKoh9b|j zK+)}~aOwAKMV%jY=qFfz{H6G?gW6=;{drel<^`4`yG01_nxNe8>tK@heV!xvM3lW0 zi1eF-Eof3x6cTPACx$;j7S| z?lbq65m%6a#fvkkr1u~*=Yim1=M-eVS5U5YV6IhT^Yrdin2&kizjKE*>cblXZ+~I2 z(zpv`jT(%vpnCDH21md=Yved{g^IwA3&aR^#`qQ?dmmL=kEWwBSMON??~`DY=qLjdn9<+cxLDQs8tRGpF?yQip!yJu{grge5pPsRs?iR zU~FFrtAUvgCUxLTbfUs^bXVvI3LPP5iUU`xXGS1LTa?1VkgyyHDjW{3v=|H{ zk{A$~XC(o&>KDX?p*9thp;Qk8?JC9ROa-RWu_V-`l$Y%*3t?QQxq6XoP#Zti) z>w^S}Z#S_JYe$FmXfBQqhnz*Uq@*+-G5yyk%G~Cvfx~6!c2Gy=4!*j9YJ!D<-iT{D_3;LN`hf*ar}mp74u@>bt#8M%_nB$( zRQAziQ(o9$O zp)%2h2_r~g`gW|I`-I5KXy^$(+wJeZFi;M1n259S~_ zJeFS#_XVF}>AtbR@v&UYpN(NrGY8+k;A|#hNOfk|@}0^v+G4$RWbiZKx|r5yS@Q`@ zIHBLy7hFa);glU17vz01^gFbgNya7;>5jl3g9`##Sll*RY66q73Og@TaWK@&y~chn z*92b2f}-r9WiYyVhR(328)xW9X1bAvZlR%JQ5)_rqmvv!`Fe%G@!I2#x9!fr?=K&R z-Yd=jBz3{z$Bv)cPtHE>`l*AR-|Y&WHZ$Ez4z)k2!ypqg5fMWvJGDNeJH@LglnhpW zE*OmvaOLMQ#*1Lx{q{)3Ke;O8Eq+Me84GXT!?M?bb4Q{EzwbCX`|X{t zpZ6}f^Kk3g$&f(i9Vi7BzaI0vNM-k`vy+VhQ1pBTik_nfY7f*sQy<@Za;|WCn;@Qk zLwLHO`IcSfPd8%N1@+MgFsB_NrcwvZJ7pJ_mm&#dglP7j2uiJmE($kd(0*o&>n#E% zKP{)YEV~%+-V916&#QTEd^y#>2pQcX&NT8`D79pKDYeWQ3*e=$qxSE3aFGX$`-}A!QZUM{g_q@y6}9QJ zzlQ1uFLig$QbFf1Sk)tv=l?26+c75!Qh zB8ZCH4ZbV%7BhzR1B%^y7%GT_?DVJMfxAey_wmKe(JZ4@ zuIrie^<@XcY(=;^^5`%+6&RF30tt7T*z`E;LRu5ej$mq|6Xo_5e4oSoRi061xp=4J z&BjZ&2UOwPrgbqpzGl3oc+2p9s;gl2_|hDEIldOW`FLrl>H}kf&3uH(arw;{%M1R9 z+M0QDry8nbt83=g)=r(;$jq-S37mS3ekZ*)7cF)7*;vsU?3+EieomccYOFE?U=)o> zI7)kDi?E=>{`pR^;*`i2v^M!)E{=1VU-8sTbVu|L-FRWR)jc}g9NaQ_qHDi9&b6Rp z)y|2P3tIm&Ow`$HasBi)D`7Q20x@@)*lU9PvEs}D*4vf@+7#!6*Khb8LhNRD zRHN5C5vL{6oW(Q!Y^0A31`ilb=e8`UI2T+n05csJ<1rzBU}~pg9j)S2wC@An67!}Kc3p_1LF#WbIY~b0w3Qhz2!@?j;Wy10?;no#aXA7|i}qox znB8aPCp9>;jb=2dM-*|liCNE{kWN>lkH9=>{kaZHuijPe%W>p3-nkjaAbiBJzJxUZ z&(^@%3ucdA_IrL8^b8#GFxfC-FraUYLq94+ExxI}k((md+c(+QUmuj^Wxa8(P`Qo3 zoN^3Qt4?A>9pR3v#d$Ba8rbx(#ll9fCB46Q;P6)KFF#OrByBwzG{7|yE|Il=L!Rx0 zNcN)9sYBk~l`Jcb5H&p12vOrh7XnaYgqp^@h-&fIliBH^)_SauP3G09-GRHIyynZq zwD#%k!ZVgPf?g=z(JYyCkBM2j1GnRZ*Bh>f&l~H^M^mb9*G0bX3<~9UW~3Rs=?R{+ z$c3Ie4+|rL&~)m4Dca`@N^=uDO{Wra7SV6@L-f1qghv>Wge-Pogi8kwe>QZdPJ}X! z(ZeF0$~hUg{tyAg99@6`3(uQ545Gg)ED%Xg+oP{RAqVj=>0{SNVo3QvB%N- zbLN?b9uH!_e%>T}F($xl@Z*?r!JVV{O04(T<4{;~;aAJ-_|-8pe)U+(rU5uDuJWhX z1;#GNpt-rhyjbbY=S>-!=_tio`b04^I zyT$?s$3_D``2zb`T$y$Yj)X38aCxU|g8Wp#J;r2e;|+Hq9Lc1YmjpIr^NHaBSVhIU z3D)29M-?`nKhw>og34H6)ulYgBzbDR-804h{23G9*EYpo;d=heHGC^hcUylU*O6`4 zWa?e?HD~EvIdc4W}00Onjqgs!&u;Z;flmjujL0@)AZj zq@7<1_0uew-LeeZF!9}r@1-0_;NrcIH`}@-nzi6Gq`%w{&3aEDTWynZ6FuhiuZJcS z;HNdD~+;{qp;Cs%!!zaRJe*OZu@|9E$QK<1~Tv{H~#cYk;$6weR3seAlj|al!ffOzdD6tX((wa=JmPd%3T) z1A%oc_8r0ZTt~Cda%O(=lV|2nc*$BZ7;`c^KNA5Y=1&=%m_K1KHQzRr>&pS(ZC!$| zbPf1jQ|~gk88p58uh;_nU-qMIz{CMELH4?6MmKJV{2qP|8G&?_aL(SKFtupV3<>zZ zV`9Do=Y5vQGSg79eQO{V!=0ptq{bK@oiDaE&>Wn)GYSXuKOXqOg(&Q68O5ye*e}o<-mWg)5*?%<75o?ca zw6`*O<|IC4anNjD9)WSNWNd0;l^->=RHf%;P7p08%5@T5)u4h@(gO=WsC|&2UJl9?pzSa-`w= zR~*!vj_;|lG{=KzA=B)?Kz#wFK zUf_9!=${s%MJybY@M`dC@xG3^2EF^0I&8%n;isE<|LBr8R6G=|0e zqtJWkv!;FU;%Nz-TdaN72_IlK%xe4);{;!n>*TN~<1`^z>(k1TPcI8T^u&BANSt2` zQ)EB-GuQ42)L%S+L#lTK_Fufy=Cwgo7Sch01U`NMyX`7>1m<6?vsrB%n@4s8$`Rqn zi`@38U2s2Y-({6fWMmfjb_7`P%`hXQsh-Z`iy%Q|r4sY;MbBzOGEc6`4r_xTAJ3h}wHpKN8=&lQGl%*hbcUX0rnS(52C1_o?Yc z%*wJX+7YlQ@bgh=%9M){fzjkSu>Ev&l|yIKhg0Zx!R=d{{1H)GZOd&~?K{M>@~}y4 zQQ*j^S8qAB)ia=^<5C=-w$EyMSDy(SS;cwsD>(bCaqmWc#r=V+-1)l{0=7b3p|Ewd zLEm%=SIgO(Z7fT2S?p|LH3YLL&@(#EF*y$>f_*p{xj}#{oo~M=;2xE1v!R#uwnlO( zx@5oFWnynT+i@VwGE+#ZnLu6?STb7TAQP2IpOcyLApaZ?t{W}50)N^Pf_DQxe>4xW zrUkLf-(lXDSqjSPrC6+w$C=pEc)i;*D!khZD;SiTo`ankOPDd<#0+@#c;y7ZEZ?!b z2)A>1U%@+o_bt4~@xFt15bt|_M9_>wfEv(OGt<=<7;pM9{>HVgN|i*_bnef9pj8kw zR}j=X%Tq(QU2SJnKgpi~QNpZ-n5R3jG_c|rYKAzB$(+aA1H;rniQLQeD?%OpRP+i5 zbcKT$ZiLtWlAE^7$4SwCFDr9RXvCrMuIfN`@LG3{0*STvlo6)PG209EG5WG>$!C_U z0=JAw=!%-@(2Ms7EIY3kxIbBPQD#Hm}!T_e>@Dm;`;1f zK3z9-=={g?b%QDOIqqsd*W|d8>-S-YKvF&PCDlXk$8XFt{N^q6wiA1D;<9n@h?Ir_ zEanY}VXaSNOL4Po8D^SGNOAr6yw_vID&l({i!n3RdJ4UF40{=)JHpbXnauTvB*tcT zan^ZKz@87iE7Vl8oNlz9TBzxFVLc=!p?!a%9{Q=#9p^Ij~Q?NyYCROIm9Oo%I z?CE28(hV|rdMoVdrHhj9-%UscPgmf{FNnbCg)jj~;P@jZtZGu=8kS_2+)0B5AMFz8 z4(uE?_gD3knWp5r1K)T#8$AyH5ZNw=>1}08#qeO#jfRQDX>6*@Y&?;kNCR%OU+>hC# zOCbia`@p+Kk4acB>kd2ut<>1TXV)+st0ClzLoGpRS_R%rcchD>_S%ANiKO3v`L5Dd zieFOwJ}4;U4tC+-eQrxY_M0BK3ley9H|{an-)s5&8ta0}fzw;1?!avqVsKD#UhjZ5 z`h7M%>g4pmk1or{B8f#M-(f8rv)g$dI!l5?6S{(iu9&zUOebNIUq%w+?6`dhc`*2a zj4dIiz8Y&I&iLAj_kL;QP^1$qx-skT*}Sv=P%oWLTyp_coKc4};EWstt2f35qRjWg zpI#WyT|2nmtsT)bYz4AzpA$P&y;GtyD1NjDCp3;kK&S#PB+0j#CPkRLq4iR3t2r~D zP4W?X#hlC`4ee99fD416u9bjUL3b~kG!Ke(9liTT^wOQ_6<#?geQQncRNDjCM?ZM6 z=FB$caxDt{;UYFx`3yepn~swLi5&}0jiH=)J2Y!(Mv5yFHY7k29tn~9vd|)X3o)7G zFdvC@uj%Ku{iA}0Wr?FgGanUADYX;p;@xT3T_gD{pPw$?H_CZiruh}B#NUKocJoDe z_8*Bwo4ckzwl3Wri_4F$uM}+uMnx^l(Ts|#q)}c>C$%1X6!m9YrfB;fLg1sq0+ua~ zN^ziC;#cTB`Qj&F4jl~kAzt)N?Knh%){CkF4~${YN}k@6xh8H9-K6!Am6Vh5efE*Sp7iTqV$hlZbso#Je}Xk; zzxEhobioK9Lhm~Q`=0+eaOiq9K*YS?i0lFXH(zGh+@wIHmXiee3^;V58gMkucSQD} z|8qd-E;T^3C*LKUmtMn0Hz67lIPw@;3OMMd|AJ5-MUZrf8X)@YABt?3KmSKKTr32M z@TBQkqyH`hN!O+UC$eP+XD|96Kmc^*1RznbJfLHX{bvxsfe?;Cx>LuN_)omT7~Pl# zoak4eW3j~l1t`;nX@JBG%+fR3CJ}l7i9G~}I2G&q$^(eeU9Mx-`)>key6XXuxLs3q z><0fc;90p=fXBvrW)seH2#ao915QGZg&;G4LszWaY5O;T9Njel&&kg{C9;S7W_YG6*8oZJOp(~V{`bH<-MFUZ z5*;!Rhl%gB(2gnQyAp%c5&JKA_b2W?XG5?J(GDcUi!B@I>oyhk1eUNBX z2r{Yudh)dmQf~=CGCpvUuPRC_KoF#IdN_}rTz-R&E%)z*=iZP5ogWRV@~&^`*iwIx zQZD2`=RCu~^d2Pe?BgbeyTTVLq3#Zak@;e@4vgRJxWawbdr2g1H@JT~gp)n}QA)=? zM4b*C2DzNRVWLwH2pvfUNN)D0I<~-n9FP}7zNWaLp}o)_1@7rcDd6O_d9-Y;zY-8S z;t7zcm)2@ohu;T&={h$+^55wsoX-KFvw;Aa_Fe};o&aS!%LkC@C*1_O2^`YFIDizm zexYF-{Us2{@erNDs$3m&`RgHZIuZsrMUcS3?@~Gm?2x|~Owj#sa4^3U;DAJd99;|t zNb!3O*cR(g1QSeBASGKyaBH8x9=_<-H{i@Tz%|V4w*W#Hz5!Bt9JQC%{}O_SCUFinMY?lJb z1%z&F17uF`J)HfUKNpngb~Zrf8h%V7_&stpUCstbx#uSYu>(T)t^ooG?0dq*u9Z7A zY_q=yp6LcQILtHtNMgHfQRXXb%|C=)e4YM(g=gBw2pmiBMoOzbh>0#}1Ek_otCp?v zw}36$KM065@i{6scY!k9)&@wW?=kZA13;8*dpx!(eZQ8i_8X8^bbT9es{3Y8(fTz+ zU=KlT(maXX<9`YXKo_?Gr>3urAlnf-UAhK{{jGL^J>x$I4(YBnKpb*CmH2l_C?QDg zJAb3P%?3KO+s#P(3m)5NVzG7iVCu2Y|18MSHEZx(Z@54Z%2af-8XygZGa|d+uLYxY zi5eh{@_8+5_1^Ao~TnvS0#$m$HU>ybrviBm5Zdg8!cV)6;IOFgxQ_UDh|H{s&dyFk6m_1 z@!SIlUAYF&%M%rxDtM-w*8sUL_>q>a^e+a4E?)!W`qEc5tjGT{Aany8Am7;giiY+2 zb&!jqC(mPV`0QnZ>;Z)I)`7F4>faP!kOE!M28e5Wn!tYGe+osNZe;_cwcaAKeg01& zJJPiSWaVHTRf^kzLszu{vZ@E$H6Qc;5TVmGZGg0;*AV1WP^Mej0BJA1Mr4oseMmVv zhvfbzp--qdtlm3IWP6o{lCEb1>W!Zz3+x5|B``{A9Dum5pGc4@Frh5n^Vp8EpK?Gb z@6qjTz*%Fg!j=vHtzb)8i{`OwCEy(K$010%)D1YD+fNAWU;NL(7cD3Ovd;f5HTRjI zOn1B?5ot;pADSA2d)K*N>6z941Nfi|-T>+LKhN1q{<{F7krp5xgN`b+JcQ#4;jC|) zt!K^t7$hQ%gn+Z5ZL!4e_HPFcUH=9N-19xG9rM_Y<#6cpk3x1d+5n{I&=QH=<^LD~ z(B*J|YI6!W0IY5Q_IS7p|e*>g9v4biZC+N`q zZ-8w6)T3j|{A;M~@BoD%3)2%WBb1H|h*LcTtQFWmK3e@XxC1LzT5 zM!CHtjo|^Y%~tt)QsSk>OP!o8}E@xr2YE8E)&x;GZ}v~IYuy=P-lOGR@{b<2t+ zj>_t)qR{V#_Kn?}HmqvjShTuh!@8SWH?*r*mCKe86HAM3Ua_)gh3dLuRd-j!rSWV+1xpMYwd1m2^!eY6^Ts+HMQhbe^x1qhWy>(;zRQbA!=7yqn;-d|$%q&>B zp|xw3Ti(!qQ^&@R?k>5c^qOmmOTHl&tXt*TbnU9{4L$9>1?x&-?{RNhw-VpgfUox4 zR9djnQ_xmClOUbltvv;;D?6^;*uA=EwMQ+9(%n>}k99#;#3Zs9^QF_Kh1` zZ)`8#Slz)`O=aaAIgfL55)E>abvC=Z0=1;l}O_8|9e=lne#yiwib+z(3O9e>ZWkaD#l=+75{`J{?9) zWhk8*N>P958X|;9ZM>AoC-7u3g-_(EJdI~anH-o`J>x+V8=>re<-tL$SIlHUclIhf zmg&Yl*c?C3M)(@#cJ(iTnlFtoVO!2scIt9|`G`#ar3EIDVZm?QBjRw+@sG%&aJ*sY zAx`2DK2FL|9xB6e;IAfZru6*k5SH*Q|n)4CGho(-X|TQ#BF^{_(9@T_p<#*HCk z;g=k!VHIxZCZusL<9YiUS2ghe>_jBP%oet_uiSLwiq4L%c7&{$!5AxC)xBDkb+a#K(H#;_RwsZScPNd9W-mtN&d&1I%Ao|?<9##3|W6yQ-#`A2wEP{_}C zJjxg9qtZi*t>CGA90JbxoUNKyUWIoAc$AOSN2PZQ0AyC_T>zfyM!2f^(Q#&iUmV99 z*;Tx!!e%o8@etnIsw3=Vq_;o(Rq@_@fH5y%>Z9VJmq9Y|sPM`M8JneA@Ks6ESB(QX zZvmbRAlCI*3|^9p5igZeRmL!~y}KCeCPVm9>BYf59xv*l(5?1Y;}y*;E0f1P#n+US zm0mOBnpv}CxfspyxZjyGOJ#X>aVdW3aYf!%U2nrC6O|<5f>Qym*cfw}6pJR5xAIu5 z5)<@#(!WHq);C$pVO^Q>z-98Q%79>>BQsB4c=3XYT>^h3hy1a>JVCI^`UbhGqNM^o z5cr#2SZpqwFH#fI1cV2E+?oGLO|PiASD);)#lCUeU}e zT6o1G!CK9&HQd_BD=UObJFi^EE0^=CYO$)0S6B1ug&fr`2CE|LXLA1t*`Q#VjY6PK05*u+r5!nPLR13UG z5Xmh=!+0;X#njvrlgVKHdSZQyXT#VAqol?H#fAJMZlFO%NfOJzMub=frVuw?Yi6~@ zthR*J&S15rto9mKJCoJUVzp(gmhw84haCJE7#BoIqt)pnBBLM{LDUcJRuR6n3;vdVqrod zPZE-fh2&zc^smJ9++qRVO!%0Jc`i5e;%YNniY@tz7z$3U6BP&5bz4xrjcR1o*k=|> z*%qm-PkN|dLRYb@z+6<q2uG=a|iNt}!!7up}@`F*wePVR=)SB$XwwIq9r?3bO$! zmc}wm2D8IKEKg+RxvZR^WihOLBH?IxOCmC5ODysr+&M3cRbfkE65!ebZ9D-8E!37u zf;Ev@%?NI0ESm}c!u5&FNf~uEM_#lSI}eR+Y?3Q`x*UX2%6`z?0@AFlP~S&S1_`#wDB{0wjAbb56wu z9nh#sV`ZR`&8qTQ6(Xz!1E676Xw+h%KO9zL8nY;Pjnf#9oQHFQlUQRiD@kQ#X{=FZ zjajTQhosgB!n`*X5$K&jrio-q3`sl0FiBfNF!PjPAX+6QtZA$~lUY@nrzkSNB2~z2 zX&CXpA|jNhD=`qtQb?X!!IK`6m?wpKkRpO5o>_8Yu$9Ton#yX^*vd?HQy%4j6y%DfiQ`NPEy_G$ zT3W%L$n4XR^7TmhEQA%xUtB=STPA&J=VkG*P)5q7^p7W+NksiCCPMJ!f?8E9bCGY# zXYe58hpElG%Kp{RkTWHMAhD(^SzH1a5M6mzSmF~{OCjY_BU_ps=8fV)SR_UATTGly zq|%_on@l7Dg|oa+4)2+KRXI|aBgt|S4KJkMhaCSA{umk=7+z|{p4aH6`Opg|( z8$mM}izpNt1=PucFg*rN7>Zl8tkgj1ETNBqcJl9-ycCogC~^V$Py%fd zK(iPBabTlY>0>I4aOV{cmy)TR$hVQVr3xvMQ7L4EMp>{#2xZ__Cgwrtbxw z0pE9kb6a@o8LkXN+bhp|G~f$A2GBv5h!x}gKk*RnhruUWUL}qa!dcqF7^V-|Mhp^{ zE=HVSegp4~Kt2HevsxLtAPF#Zv3UL1n4e{BU~vfvi9oGjI)WI@RvP2P;RxwUrqf1i zn6aWVglw#+VmedI6yR0^S*v3*N}$f9od$zVb*f>ysoEky984RliHG-kI4L*{Os9#4 zSSlKsE=C&%oThM~6${iLnwf5*b|P?^xq`zg7OHewR5~qOm!r*w_eCr*KLuF;{f@-^ z5`(8u{#yfDb&tIAw_gTPKb^|*&2?H(TeDV zoN81jJJU_jLbt{0fD@!)wAO|UW@~*oP-{b&XDec=$QdJvgsDkL8!Mt58y(MNs~Tl1 zqC8Do3dlm1I3bxRBc^(+N}8>URf33DLG%njmLV)kI4j~sbc~fq{|OAfFj5H#yi!fC zN;SPI)#y}GbSMRJDo7|^7~F)STp5mzxw4Mwrbm~6G7?Uw#oR?D5>AO}Wg|;2PQ^@9 zC1Me+jbd`8Gt6NnViBW_1!NJJj~N>V@I3Fy;#*hw~w`k;Et#7z>7+Y~V0I8WFS+hm<#L zYEH0$F-7t=P!9P*4p%Z;4dqNiu0hUJoG`2mJ0S%rZ?GETnG&vsk`jTkns8DYYbYrd zCpAOXsQIu)O}HB5!w`;B^}ZkkG1jR3U?3X~bYVEXY7o;H1FC|WMWH%@)gT{+SVamJ zM$cqMdmT%hmI4m#4Pjq)gjE!MEg&jojE_Tro!i7Cd-Atwi7N>vKOFj_Y& zrUJK(s>y^=br=U3Qb|*X8ZSp9Q;L=B2#eR~P~+vG6r_CUP*V^?^Dv!o3d$I%haec( z>2i%|mNC4GHBkA&ATL&<7-q28T*XkzVp9~uH7qtwG0bGK>55?%Zb4BDWh^#NG0bMV zbR(LB+Hk@dYr%72OgS^wf>n-EC8MQ^of3!k7GtK^5VBK@ono9ykfla_Jfu-q!II)8 z8eynpNre+3x;hAIh8C@Rog$xHCfBJsp$<7g$t`t`a6zl9!|KmOqN7Tz4ymJ*lsdKK z)-|*ES&5i3#EeC9Mrt}U)*+RZ>KzjpA%WK|WjeFA3^>cMO;k?=QNFUHGa0K#?p3PX zdgNZJPUU(OG$n}oZ~g!m-v?Sz~dZf;@38-Z1!>PmS)kML3Nhne3)l7ov zlQ4v;6e@9;O$kGg5B0HQ1I7lhVVGcGGGU`jQFUr; zQ0v16dpP$tsC5fYSPEtJ232$o5FHfb=nG9(tvMTH?wmJpGIzC$C$LZJ*+ zW00SXjR;+7q?$+?=5TG}3|BWgZdg=!wdd|rt1!Wxz^J*fn~)I7FOZ8$LD7sja#$9lMc{{O8+lPfIFq1{uaTt;>g-Q6=p&Ktm^zj8oD9p* zHYKCBS)|fg3_40VU5qFz`DZcGi~6fjX)F>=P*E(4-G&4R^oDZCZELw`< zz-ht4J(!mR}n^xHxPv?3t`);>Z82tmol%fbbXEeq!sw!Ao;%F9bs!wl6>sv53Q z4Kr24EY(n^8fL48a1zMN8^Sf)ay=Y6OxND z&zpeRge!I?SQEIlm?v{CB`3tCC+B7mP7>jyaE*|h9HulUotIA`O0gVMz=@bVNE~lW zA-NDs&a{$=#bOouv23iw`B6FY~DBx%h(ha?x4q%B8Sd+j4&p| zVWyS|a}p@5G=!Cb`Mcg!o+`kI3B2BkJW>$8R(@B>)tbi3Gf8fVpqiX$x)Se5jPbut z{xSuTiHRE$_R*?NC>V5hul)a-K2R0<|C&Dkw5AWT@0I7jL(eDi z3N41|qg0~2EL^FO2L1I;s4H|OgaWPjgz9RL43 zrV`WtV_H8L^E1kWH2$Fn-LJ1a=ou=H3BQC#buB$t-_AL8T*yu68cf`ie{O=UgrnUuhaQ~M$pWV2iHH;`7yYZ zu&(I*v@(~%9~DyypYjKNiC6l@hrd`MQ0!Ef5gg+i<(m}#VkDv1F_2)G6k?c-V&!4j zJbW#9t#~QVFxu;Q)r(EH?u9{Tc?u5R51Fr5%xtP)*T1GxUkawfNO zw^hXVuQPUA`H*P$)L5*Z8UbJS+O@#5;H873w75b$-4<($JC*1&MtQDB*WyjHT! z#pQJ5s^XNr`fP`Y3pYO>sz`Ttgt+z(y%#JrpKc}FsbR#g624u7!E)~thcvdv{t#~= zI!vB?2r<6>gJ8P+K`_OPTf~OQ-`|G0EqX+bhzs&Md3xDva(1T8u7sTNujy6VOwEXi zM~_r6DY&$g@ZS#>%9(WumKV;m$ukFEIPZDdu~FcJo8Q5_}zI zgoQWJlb;#&17TFWIritBw%E5G{xp{9-pcas`80+lJWVtw{UG7lxwb@`_|6e)iffrG z(pzmEuzB|U2*7bNW z#VFwt_uVz_V_EJwwvW~o+bXeR^y!*B*kxPVTF9UxrH0a8>@Xg^u3y5b&6md{TNw@v zhqU|YU_6*!6R=s=`076FX(C$!&LSi%xu3q4!@?ost6bro9piglhd&?2K8mB-jz@5c zYS*y=_kOqN=9!OoNh3z_=^E^e?$2$_vn3z$;~>AwW4P+9KbcZP2`O>JtK~zp8vZ(L z4&{fu;GmpYj8wUX!XBgVy}=eInRf+0hGcOJ{xso39MyA8wlBZ7Ihf_tygb#WQTQ?2 zA|F=5cqXbZ+irM>%w~maO&H^)VfZW#VY9sHA8DR8JWg2B$bM~@gDn0ad$7dz=HaQf z=uj;4o*I%naF38Ix=pt{?vCuoLHxq5pwk=$lT+Lkba_~AO~0#@Pr3KgK}K=DV_4Jh z zc9%|xkwuA-6vmNldYo}eu?qQNdGEZY+bh)5aZ;g&!Yn%)ZF9J}OR_BpwxvJqb~!a8 z1};ycP^P)FTnmG3M~vbGgR9^liFPMp&GFa zwIJxeM&|Oc`As*~DN+58xp&u4o+aD*V+n{+$1#diR@Jg&&A6jR8tGK{CLEy-vdJ15 zX0>OADV#{`&L+C>tHhymE^$wo>@{*1-P+oP!Sr(D(YI3GaE_-Ga;GpuK2(3iVLCV* z8K!$}5^+_^$KYw2>$eI|)2e=cY-LBP>nF#)*O5muoBxAj5>kVFKYUCo%>pLzzS4cl zNjvp5bsvM@KMaetpA3t2e;gJae;yX=Pb<8ap#f6+CM;7>;z9W*#B?3;=Hgim2)zWe^vND`yKChJl%iR|Njb}1W)u{ z{iyJN_WO1IuZI11+uJ~J{3|2Fk)857Ju2@Z+n2v8oWANa9yZ>ry8qws9iJ!uUS3h% z{wtnU_p87E75;x09NU`1c}?OIFqn{10Qjj6+ds#JAdCvw>4#w-7mTEG9O_N)#bFLm z0)iD_CEaLn#rH}C{sUfmLLi)873x;APQduyNAaue28@PsN)?!{+dR%HV1%NN0z2BR znwJ0_;eTV5LVhi?i6LKu9AfXxV`Ay~ghVMf2yE$RZdga^r5Y zzqbL@VUOm<7P9wk39)0~QJ4^BkHRJxmV-{-Y_B6st`&Fam164f%(@EIq<1T zAxkc(!6J#c-h;94!6r^56BkpbAx*ABoTA9E9F)a0GKoo0^kH+#)2n@e!ZcQODj~uuGz>KQKg{(&bB3e*M9{-G33EuvI9cQ(nC_=wKf8|=+sIaG1bLzN5Pn|lh8p>(H* zNb|iD2m?@@W{X6e0#F>!iAjhOW71+4CC70pcF@0^KT(Y7im8ukNGY8d$K$n@l!vX* z-xI&i1#(xxDl)h!57rz9#IJQ zu9$HQM2<%x_6RNN%izgs2>C*NM?4Uav$k(w@x&A5=a`=@{qC!F- zvTk7A zpWq>Xs{c^!N&cpX$S`mCn;rgA`$SJL^ie7VGOF(3dP1oJ2u|gm9u-bSm>!q%`{kEv zZF;D<(xc*2S*3@j?&wkdlRLfP+DmaK9M!J+2S{nsslxd^UX^cxzlfKrmsju(;8h=z z75RtuF`xR+J{p6Q4@3Juk)y_)zp%Q!wPzDfS}5wmDGc4K*0y6u^WQ(5 zA#{v`a-6{G)>YUPeFfdq+1f+9rqKkp_uSmQVXcGC93Z4ZH%$mH>9BQN1*&eSsJsfa zgpP?A4?`MV1zY9uP|8)dc6P38U9}d}mDUQ{1$e{&r)_$OF8ZDd;L_EAt-@6pcU%p) zTLnmhO64;KPg;=0c7QP9-9%UcNh;{)j3?wky$om?6*ieCJYO^|Cxm$g`XQ3RQX+n{ zd~T5m+YEUT{mjLWKvt2g;@l$ZCiC=p%a#|JFvu8B^LBwJ=TDY%OxNa_rwZ6aI4-;Z zJyeduSan;py#Yaw|{+tj=1hr~* z@i=i3ye9Dt^m|Db#ZAZ>JbC4m3!?$$!AD<8cu+BYMG>weY$v2DS z8LM$SC5vVkS3nxDtGGJJ?=T~>FR@By3u8{A{FXc~t9SaE%a-G{VqIO!K7;Gp<&oxO zeJ#8>Z=7vRgsDE-mTK@|8Y5v{849Rfj!j;=vk60y2py+L1NOm5 z4-O6Wh}PUHhpDBp=gY`o&+v`u?)JVeY;A)aF>JU$GdS4qs9l5odmW>>IaDTI#r4i= zfkA3l3_+33!Auvnx9Dl_9ctOKsdHOxy0*S=sC}R(tB|?bY9d;W3}psohYl7)zBTGH z!x3ZL95F5Rt84J2xvZp}*md<;&8ZCtz+-N3}hVk#2xawHXJFjI+?F!cIrcUm%w1wL| z?eV%~vD<6eI}Mz+bG9s6m8#jhiZz0}3#HA~$~k&2rP1_m?9Tp?zTs?3CU;=;#^l{> z`G@=6oh-_%@}#&{A$x=5wFbhsy});WuFDnCur?>YJF`@uDP>D2=9w^ zwWGJ2zsbg9G*zrY3N)J8do%uF)@^Q%^c`Yq2y$V28F{rWEClzYrj9`qQCsU(tCns_ zCN3KV3Pfs&cPF@8B>SMm1p9yOhHR7Z#>MRd6DE1n)XCUbpKoC5_)`Acr1^H|%kybo zbI`yK=S#j%F9kgpKj#kOqIv4Qh* zAo@2?+5tk+buwHT`L^6?Wn^tRT9}i=G zbMVFayZH2D-E(}5TaI5#Ox@{)zh|>Z9;kzp$!iXfIhnYWfuFdv$>-vc&zHl2Bmcgj zZlr%(8!2L#C+qUpSNmFFq()XxX4yfzVJ+*I!Y*Wfelf|5-ALLz^$fFNtu*XWL+%Ono{6@n;9|XAA#LSq}ehV|wQV{O8E}a;C>Ll9GBh zGWh2P{BzBX2qr(<$Yi8NqWpOQ|2!E~CjVQ)KTq^~6W7*psx{|QraXvWo(sfP%HXiT zh|hfUW6(MMc@9*R_SsWrK@fj|9}M~D2jS-j;fsRsMUo#*I9SJ>YHa!(=uetOW^zC~ zPGZU|4&*KNgAu+Y2wx)U?aXp5$zJgyWvT-HD&c=umJ8nsdoG3DL!$OvCj48nJj=3I zyhveTLzKTZ2wxtAFAu_31mRp+oO3C&G6-L3WXcvS_4p+b&O0FYj9QtCjH?u;U!wXo z1mPD4;TMa%T%3yo{?!4$rE_tEA88wso!ULNH}ENO;b3gK2^ObhKFl;l4|mwt&CQ4@UW15`vQqK)+Mc%RPmz4Z^QAm#aN&z(kx7>a&!Y z4@YSB(sC{(Ydd`Ux*UP4-^M=0zQDNem!je9S>)V!_9cD*`C}G~@T$MgLi71M1JAb^G^9G} zi<2U&Kh2A)q(1>xTg=r;no40G_#QJ;kY zT?aa+-(qv6(roW$;CXfnXqv>9-z@Wa4c{r@Rpu4Y&QbnMbbcvsCw?>VylPc?ve2~# zr>97`rI(xEQ<`xru&uyX0{S)3&XMOA8cuswpj2jJ84uHA8()DhT`p9bJ;@66dYV8x z$M|ia*^9LKS#5TM#tI5kjvwRSuJNt>MspA7i3p<_6{gXAS;MXTX7dfulxM@64bGGi zeQf;o*p9{anr(WGrV=#Mvvjj*BO}~R$i(#IC8kg57vVQO*=CL?&3DP^n4bTP(nrW| zE;E0oG-WV<#Z*=u={*5`Pe6Ywpnnz6i>RnN%G(^!Hw5%O0sWPL{(3;q^qN@8Ul-6l z0sY~CJ`vF03h1{2x`Gu?9n)(J=<5RdQvv;4K>skHar#u&QGP=}X9D`e0sWK`e`P?Y1Nzee{q2CB;JwmOUNE~RgV76z4L(s#U$dEmwBF=bZM`M2d|{+_IL$em z&2{Q0vr>`a<}Gy>c_U{!MwgDn^%=55Ysxux^jd!kYkaY)H*asd^0G~JHO5`lx~tlT z?A0ne8W|a&%#I2N1B~LoZrjz{*R@rzTFHoG4@s}kfz9aP?|SDQrr`YZ#zAYtX+92s z=5ytZ%@<&c%$OD$dyN}}k4rNXGkr7G3;^|t+9Ym3eEYtdblgyc1QEI>-CR0{zg9!$@ajeHhdY}hPx@$0#VT8`T17`pJE*#N< z&%oO|u;sc;K1-05kvGeP;qcn!cEZxevXe%E@?#FW)5bxZmp=X*nlH{2EM1SXEb(PHTy+q;cxAYovx^O32Mm z2V&~?xAzRU?9C~(2h)88^BdJDv_|2{L)ecsx}k}GV_^ZIroY5P?{Q98Wo6S70I)`W;&;T0Zmv-C4XVK zW^i4oO?^5r1I}it&tn;GyB@?jIWNxUmoCEpa)`mfGdpWU*ya zR~LF9L#`!tC(^Jcfaq_q4;d{3A_OG~!39yN`+l`(0gvCaVV$t^v| zbevxG?Ok2zuD&5G4H|^>maUtD>=lT&f(&e(NFeYCu`OvQJZ6CV6 zpfF+DjpL{Gx8GQpiPN;&LhJe`EP;y8M+14gx;qD2I!rpyc^p`5R;9aqPWMgq-_{e~1${iTBzMQ%FBc8uCsP@55Ld#;%e( zF&0UzuyaLO{V>JEAua01*+!;UPdsk-v0*yRq#<`J5$Ws%CeOFuXeZCJ`Jp`gnX(7% z+$YOJ>;-%m`QNSfLAclx{vsE+h2fnx|H<999Fsk{c+_tmloDKG*LjqE&dzfsKd*M) zh_snL{AW=f{4Z3R`Eh(@FqZH=YUhy4{#esNdOOJn>>@&sZbd1_t86-DkLBV!f8jr= z{7>4Cj*@?FH(5$Pg|SA;dD@tR#Al2-L_{IoN&G5~-_-nkOY`$LL4IJQ*!;X-^K)A3 zHT0Bv4ZHIrRoY$VmSK19ACUZ8)JNjCG4@FO4(>PNOBkCbei!wW_&wA^;@_bj5?@9= zB))?BLHs`I2k{4}A4J%_n+QF7iLm5tMUWxrtuf+bSS7LuCDfa)Q+8^~w?2mdS_D8+Ci{*fNbC`&FQ%pU2 z)&2t<*9Q$eLy_|Z$v%VGCSbp9rx|{shO_-jUV~4;m2OhpNZg_A82E81a^FS7KQt*q zBWaV|j&oBK?^c9~B>Y~*hZG+swixqerBTI&Pwa_wPAQEd7k^Y?K@^?fKP&!B@!yCG zkbl|($bH?I-?NF3S57?Fm?cVc3t;-cU9m}Vlj0SM*D9tJdldT=2NgN@LV52~yn|Sd z!^o9Bs(74ujxm3v^dpL2R(w+N8RA+z?-XAmB0tzLOZ zQSOT86CtNY>3XH#q4YYXFC`*BS1P_!u|si};(+3?;(HX|r+Ay<2NdsCJfiqX#d{S$ ztH?RuS9+Aj=6VXUiD18BOkufWjUPWAt_DpFU z`)HEOutkN^X<{w5Ku~<2;$g)jMAWn6M5K2=vB8)xDt=Y*G;ss!H4%K==OB40&Vg0@ zB@uF@eY;+tE6De3-tVvrZZWZ2B@uS5A;RuRO7h!CL_XVys5e`Ps8`aC;Xd3+8tp~JTsN}n^Z!%@=6|8e3Y@plsmR6lJe$;D=g>hh$vst8|5l`p*%lHf0W~CBFgVgBFYP=@XCF3EfM7- z&oPwGr%0n*9wMSVl|Dd(y$&gTr_x81K1zfg?^pUkBJ6oW>Bot%>x)XCCc?gQ|3H7af6Dc~06m#@ zU!e6FbOUMFUFsp|F4C~S)GN?Zekcd2N1&x1p*$WYALtWAl*_A1zeYs)NckfCEz%8m zpJF+JUP?s%84C@Qh<9UUorzt&)2>wc?mlC(*epj0N7_t6rS9*uiT}n%T z1oi4Br4JH8-=*|nBI=v;Ly-P)(vToomXUV)Zy91C9Ah5ptZtgjo2|nPVJtJxw(?V9y#il)8fB z^W*qV+?Vp3ug{4}`A@9Wi3s{l*6b8ANOnBB&?km|%6YS%!Hl!d8$W$IN`yS&{>lbl zavozg5BsoTey;H2H7LNGC$#Wd13!(tXk)Dl7(MbB-<-U7 zcEC>}oNbY1U86E^^}(nNoYxZYxiR%32?u%}~Wm|}Mi_Kysp zYcO6ngnl8qa#>f8t5W>ljo+>K73nYJTMd85$9`ZTzV#m8ZKLpQ_V_S_Tu>gmG1+wQ z7=;hrlPn+mr-k(E^7!6A3SY0s_rX#4hCRNaQTT2`*ev{LXT~X{-(in$#N(TTYjjg( ztOFo@ZK8ANB8r=j|KvlLOx*p74j4vsMZoto7~=Ri=IhHl1-@xc7|`XN z@4CXLVJ`z|Q|BDtV*wxEfetz*pyT71FkWpAg>qn zQW`)V)1|vTkoPd;9fUviV_V_$do+-D6ajJh{d^#=WT9oA%4&IOO#r+&QL8 z_nkmq1LU>ApZYDq&*^t2E_`{DCm6F6;m$dE{I1F`kAsj`4kpUOP(oH7$6$PUy#?f5 z9>_Zmd8~hwhoOk9JdT0;@}7shxc23)K;CK3ei+Kg$~zgzJ6%BD6M?*!J$cJLd9OQp zTG3vGJilFY^=|?EB_HbXCg^&|aSmd{odz^d)bC>aoV?oudEJo5_RKkFmsV0WH#w!04`B8O z^4d1qbpe!jiSi+;`CK6HaTv+3e@?&81oDnTh--&7d-7fgI;`jRVb@Hu%? zP)_ceX)VGybh+o@E^(A{q+XR?fqIHSrn?P4mu`6=Zv!gJ<4y?p+~wRr-t4Uy$A*5C zccmwf_0q+GxA_$oU3{O3sdHh~fxJ=(c?&$0cQt-azqKl_M&rMNPTEY~FzP6ezl{Ok zn+uFNs5}J6cU7R@@IvGl&syi4s#^p7%vE-LoBCagpVO}se26~a;xDZn-+6mo;M+3Q z$a$8xsyr0Al$ocFIe~}9QjE8M zkDB@RT(t5>K3Fkr<1~@esD6o~l(lQm^6o!*^c!!@J(y@+(puAcazo;%oIdrdoshS< z^*cDnis|u;Hs+7%O?#{q=Tc3p;OSbHcbc5UH7k3fmH7(W7{e3)JmlGM6I$m#@`n}Y zZai0XId{{X1M9vtchj7nC10v+P0Z(caI}LxCGTLX#o|^|`IA#KH&Y{1F{is0c`Sk7 z-=Ct-s@6~KIl7^)wMlHV0FoMic3E@j#)*=`f}Ya0Ip8_E;e~$?UA%wi;d%{za?j|Q zhb&iHzAWSLG%uWk+)j5D6*MH>w~W_~(r!Wc3;D02X(dQEAyxtp+Yg5>T8C?TAq*UfXF-J#%n2oGqaQ&Ny^tD1~l`*4YC^ZOJ_|9+@TQ@0DuZA`k1ctIerP ziZ*6zv=g9+t-tr;qu-uicdtwD{^mZH`0S*7&6@J7H?C`0pWb%mx^*qvwwe8YM=MD8 z*CDezY)TSWBZ2Kr>5Z3dZ`s<~w64X|+-;n`Y+Y_g^K}2fkogI!ifv(w5?k@~DB^Yn zT&A zG)~@EGz{NV$x(<*-c$4iL`ap$`kPM_T@Sug2_Gn7 z$N7dxyGr7u?nb_o#RJgyD1LN&)+CNuo$pRgWcb9x2bxlq~uze#*9D4&|&*Y*LN~ysw@!sjr0?x#b$|qZp$Qggej1RA&@Z>bu!mc+> z9IJ&1&fExZFv+V+V&8Pu8ur$+v1hTbk?4Dx)ji4iZ>Q9(uTo&oGYn4J1Gtz;`m8 zfKBv3z!V~QknW8039YYKyVB1EOriN2U$hFrh_)jSgI`SEx4%Y#N%l>%d3zj}iIq(@ zfc|3P#IdtJPEmDN(%x`X3rBVR6APy53(WTHuQPXxI5=U>-iiNB%33L`_rfQ|`l`Mr zv3M#gJ*^OBNa zgm&@A2;ul0cK{I2cu7SMy1}VI?sOV#d2f%ov4_p7_$v2jF@JDbNC924Y-?1?kkgM#Q|4=Z|G$VQ%N(F2X9M^CXSa6AyY z_PO-^<8&me*mB>gb0B#+Q`osU!r)&c8WjdMP%EOd@`C^ruL`4FRXv_rPrbZl3`JJ#v{|C0S=y`1?rayiPuHsjg(Jf;g~mW>PzF2iTC?Y+x(cXn2_5ALn% z>+j1{W!gJ>s#aFj)zn^8bwh2{$N=W2Gs_~u%X<1cdq=u5%Q}}VS+=rzc{K)NgZ?Jk zIQ2FRW!;|>%#X%h3_Ill@^By;IJ%V<2>#xeb6=y3`jYa(%8Hi-(Hx?*@XNO|!) zuSxPC6c_*2M520O!@`QC6}y$;n$2rIx+%(Z0R-R-lz%KLFG{37@!oP=|3gtVu0QqO z!;z$x!VEn0#!0UY=zEY_g-b_pb#ZF?>Sa}_k?Kur*N&`#g7zodsDP9zhx5T^Ovo$b|^{~r+zL%-+$neND+S# z72~}5%*m%pR%3x|PM2pBiPU#*E>GQ;7zS2L!E$Y0jeT+A!nE3pxEu`cFKKx%>uety z##iQpnZ5n{GC8lbU5~J9q_1s`ICzo)Cb^1{WHytr`jS~*Cgdp~ytNDuYA zhg-Vje<$C;9StIKHg3Tu`YkQ{wrtwh0TF$fLENG7!uJl3WF<#3QNv8wr19Cm?9ZOJ zcn2xBZ^I@B+v@Cw0G<&V2Kx7B2Gb)0SV|M8^p<@%*2A3u;Kj4X!!nQSv0P+e1k36= zVzvfgY}pPVP9+@9kX0!zT#{w(u-#Ap;EmXKp|5>6j+4n{*yIYcpz`@9uTzuj_6T`N zQ)w?2s{;y3Vj&93$~c?-|C390_hq`OI=kBkaXLz0e^pneH#3~6>Kp0pts3CT9+^Re zW;(AQLU{k)p5ZE4^y9(|Z$o{c=-2k?u8eG9RIo1UX$i5VW-IyfwE0cXXYeX`gVgQ* zk>M8XO~YLd+IxF;_oW90GrKZ_8SE}1`%!oimTmfbz@p2VNDbAv?*5a z&V3!Y{n)aYNc)g$3Of4xd(q4k7T?vspBpPh8o0W;_{L1y3GRTBZTGa1zT_I-g?fyV%)CGu6FK- z*VBijY22(Gc>Cq-;M&{%0k)O>gKKh(T_AIeYA~8S+Fa(8Y}wK&&1DROYfo)+%36x0 zozg)1!knL+uvAw=$zeWhr2JAxi)<~?;q~ao(*a!Ob-&!PH(n*IT@_QV1)mFS=}>Li zxUs|}AMVH;KcljYGFu{1L%R}T{P27zk&oTAHf_T_ISPYQAm2`u&}r*SwsN}XO?)MT zWf7r6Z68|ipc!lM$1cjMkq<0_*`gWnZFZ`gc!bJJ#&<48w(V>%EZH@qvMxVFYmtycDgiS}Ju zw$@(6*5p#@(Ojw>n(UnwZR>JPSVXMUIoD325LpFn`Nx(Zi~+S>N2_oD9@%Ow|6U~@ zn*y}V&K~7_wF^w(_50jIBBtL5VTHSWbv6|Ujw?B7Yi=H+V+Z+O4bmQ()*yD!q>*=z zl3a_K&TYKNj;m$>8=vmZaJSY-WvQ*Py*%D^u(Epxj;-<|1KIliUwxX99iu69o)O1o z+&B|1Wvs}j`3CRP9E%x^W*Enmo#WV&p6}AeBYyn2ydI6_xR5WaMr6tPKUZ+Zr5v<# z1Gs3OTJE2FG%yvBIj-a!$DP8nW*Fwiu^b<1@;b-ywBSsoE3#)AHAl}Z8p}SRJ;$Qs zZFj&*c(}j6BD4g`)gt34iWBKFi~#{$~gLXA6IKmWw;a z{CXkhQs&%%|6Jkc{cIgR4)$EioEPw)7w~hXLeBAAplE*Q3;)3^ z%lzyWFL(}6lz%}GzAy;S<;=!EKM3dCU(Tg4+8>qgkNz|LMM3zYTx49O(Bekp=Sq%@ zJU1vBzBq_~VGw>{5WXY`UlN2@1>s!DlyfPpXo{v^E%wgcA6)U2b1BT$MEPrSfw)SU zx*)txCxrJQrA>};gCTn1;gbyatYWyOCz}r_&1c38JP*0&lykJpqZ-bB z&kQ{Oz7vGw08o)<<4-qBn6Ns=zXCL)*zlQVUl9Ib4JYpmJkLHCg#U?#*GTwT=G#H| zzXWs{OvdyEg#T=FfoDRdu`-~q3h4I*G+S`WV||~2=iBihoO?0(;a^s|RQS)8?^PI1 zx&qHH?zKdk{bio(a~=yq9rart&{u&bzb&r?=K2V|(A=yv%`n59Z@8?A{Fc7JJQ<-E z$r|gNyh`&Q5qXQvTy*gmPF*UnVs%wOa|sl~`Q+lcJs*jLSDDWRwEG@`^``>Qhwo~* zqkpQjwQr4a>-m=of1TNciq7;%&%l=@yIAqnQO6rJyd2jv@FmI7Ap8NJhEYx^y&nA2 z&AQ0MEJp_Q43e=2GWp1FT$YZ z2Az3+g&tBduCd$fu*G0zch3+eRlJdV76%46SrERqqmKP&<&E@>Ut;`pX;u^s+|$3W zeK5VRy>}#Ub|e^1v12m1xt<*9}LUv8_C|ap&9tEYqj^mwR@N z%;d;~M#so5OyZ;=%uaA9&7pIhF=-!8?;7mK_v!(Ex^rX@1DwO@fu2lfMkYYgI?*ME zT)3H^p$tZRqw^#vbl4~?r|cQsp2Bum*&E{HO~zrvf^!Vxn5OYFqQ|L>kvW;jjt-Y< zfki#-kt1@<(I~_1t`Pn4_~=k^9EUfu7ELsmS}PprM$PjYB59>`Rwq8toh#uNjjS1v z#?nng#0-B@biwgYH=CZ9CR@gsBptthcgOMldLy&3qvmc(DrigmH3HVqUXk-DF#5P^ zS_X5{m{B}{vuV=luAzP%F2&7&BPl%d;!!63i{vibPnh>UOP2xpF2X&ix&Cb4t;z?Q z{eyY8Dcz;4-gmMfCq8wbN%b9O+B=4vi0gkq4UnAnHYXbB}fL2QB`eH>RB757@E7d7lFTcfoco zxA$s!-DKq^4_dzD%_`>uD(81p&WBW=&#FFmYWdw~*G(oLw02G2V#_TFBd$hz+}pX4 z_}{Fa$?G-Ue%(VD$dM-Q8O#x(BwiBd6Z>pGk^Za~NmK&9krJDfZzB=mmn-rOiS%`f zFoj93*ZKngA@#pe@t`79lz7OZAgYw$Cl!w?!j$4qQ!87lM|(hk;kC z|GO1sPdxZvuk;Oy@=XT(Z&CVoVzV(HQJUXBFr9l9A5i?f;^T@>5Z4;RW%lHMLGiRA zzY3xM-z#!I2hy^~9+3M{kj8pD!HJ6e6oLL{5-&GqvEmB#e><@X-VKc&9}%Zu?Yh!WC_YWxV9ehreuuc%nE$Etn?%U{cSS7z zGs#BW2a0DC!M{-HIwJTR6dQ??jM=0#&zEJm>=8T>A8jbTM{$sdM)r4=g`bS9-VN4T>Ygg=ohWxgP@U`f;W2 zBO?9-ijOFML6Q3%F#K7?zaTEcp2)-o?5#*dBgghPxkuYk=q>Fq@>NcMl!vt6D6bmQ zs4s{r^{kNyyR;Euw=G0O-a&-jcM?%<-9*&C0pddJjY@0NJP7^OT=4B$LCEBh7#V)Y(F#UlC zh_LrfiU*0X`ys_UiEq>AI`A-Ql*19lqePU)F~#FVWb%H+2Z<=3hZG+sqMS}BK2Ah= zJ)wA#2xC00_#APO?i~y~MH=P!qT*>H%JU_~mx&F!cQEiZ(yMjvQ{d~QQO<8FzC~=* zy@P=!0UG6Aq*zK^kLR$WJYP28z9bEtO+`T!C3 zka~&qj*y03j%)b+#Myd3Bm4wu*y*H(KTU+ar2ZiMWzw*l)C15`4;E@UgO+lJ9i?1A zOS!_H4YV)l)kN4;`Ujx9N!LJM4L?Av(>-(%ekbXA-9s1jQPP+WxnKDoB*I81lzyCe zG42ngpCh8&UR3%t5#=ZS0myrubR+t)EH}`TiOpztlwL?&5B-&vy?0T*+m)8RcTvs< zl)j0G@;3lbs9}99Ds|kMp7%dezIVcQAgSe#)=NL_XxWMH9Qj>%S+F~_HJ5uhm!z#OO^$0AUP#A=pq9~^AI(NuQ~ z4PkTF=tN4+)0<7ndWKUfF2K&KxNT%(3pcVVxuv5T3yW*<>7Ey7v^HUU?78WR96zc; zZXes|z?};i`(}=avpdB8U$xE{uhLw7>leEcULx|8Clzwa1Ehpw2UGZx=c@P+B} zUDP?3?lyS%eAj@cEu3?Fx4^^adpBqoMqYRQV8FK%bez1e2Yg)x_;}WapDz2ulks!T z$({}-yhfNt4LE{6=QLc?j_6K{4yC}xKpx9BsuZbgAEG0(r*@$oq64?|Dz&Oiv#B$N0PB8 zqk%lW55>vjdxkHs*OSN9h)&*9fxN?z$2#Mj%kNhLdBc#`4JPV0A3rDWM}fShpq&iL z1Szfr4G@yb)~lKVeB}XOJ@}jq3Ub#Q0=|_6`1%7rd5;r~>^~=uXPf!@U5tRZe0(wB zTU&sS~{G7b^fp02kh!Mv#b(~K0;5C20 z6Ue&>@~98xVHhPV??d3Dzmvy(o0)&--1WWVhtF)0tjn*zS)z=yxAbMi)%PpheU9!%@ATsfO_eVAVl4#Ca` zz(+f;!;kr(eeVv^)c) zYk{(FI3Wmkm){Tg8ZZ|5I>McEeBTSweQ}i?J7l^W@pI|^OCYZjouNi21bpuDr-8f^ zsGNL;P~Ij_UJ3g5E)Kj+H#&3NOWZjZmI9w&9Ney_l#)2{)1$ld_s&>bls y-~Oi0gAbprm@5JA#gFokHL;0jF7rGdF3-UB&N=(B59;$hfhE|NLl@^9-~R>-$iIF7 literal 0 HcmV?d00001 diff --git a/targets/TARGET_WICED/TOOLCHAIN_IAR/TARGET_MTB_ADV_WISE_1530/libwiced_drivers.a b/targets/TARGET_WICED/TOOLCHAIN_IAR/TARGET_MTB_ADV_WISE_1530/libwiced_drivers.a new file mode 100644 index 0000000000000000000000000000000000000000..82cb391041e35d6336c933b6eb519a0b031f286a GIT binary patch literal 2596270 zcmeFa34CNnc`sV(8IR=gHn#DGZ7iEH*w~s@OD&CrJ!Z7DM$Kqx)IBpc+nH9YCAFv3 z-R^ElGsb|y3kHl?Lx4a+Hj+nj6O%v!c@P|OlaSo3#I`I_F#Kt9`G!`R;tZuzJt_c(46S3=NDVhX#iR6TQ9tOph}m&9Ir{$zUF&jqL6CwBe$_G`rjyY%dP`&r>We|N9gcb=Z^>ONsT ze?B9+BRoCxH4*xJ@pnbf^Uw2P@O&EBRvNhIrT-$V=gEEIB6`05T7E8m4nu|;fzx*=Fb$DEW%3BW(4dM*6a0RrRmg4#X`|p z$~W^)ty-!yi*>)KkF`;Hu-L*iQqnK)9yzxn36z5=c9!HD|9VrBQudm5nGt2CK73iDT;!e zlgi}!4Ni(Pj?4{Wnaesx^yU%{MObDEQEEu$(lQ|=5_8qcM74GYSW~RDXtmjIFGjO7VA;X^b zNR|&rQaeIg$C1f8IL~|$d^I{*s$1q|qsKuwYfBu2vIfUNID23mgtCXlL70FY2Vq?P zIB3gf#6cLJKMsP+!;zI@rC855BNYV;$B`iitF;F5N+)%yAn-(1sS>I;s|}}6FTz2m zP^~PNR*Fkba}@|x*_aIN@y=$cx$5NWE3&d+!KGrUQffL6tQXf+ePN;-#kG8GwOY4H z<@`BktyC_T8bw&N)Uec*i!c<`*;=UrlLJg$hJ%gORxeQP7~~$|nGiTB0GqN0h$JQQ@z(-jS8M^sX0u(a!M7{aN+W$QjW}MQ{O#bHL6yE zzgP}yO*~&UQj_ZWs!?o~3aBVn^Yx|8e7)$Ds?KJ$j+UJ+v?aY#Y!bRuSqUV|YLL5P zjV3xTN^3yvDAlzRWcAo0tZK-$b(Bt~Qmf`PbSgYmS#_IVR*kaiHUzlhYEf_0aem$w z)ujg4kaefNUa25}OlQkgbWU5e!i{Z4vdA|Yz!d=skH(625ywPL+gTSarK+%O31Xr>faOEnKg$`;p~ zO>{zQ^J7;H79ElDw)TOn+@h<1!?8l!5Zih(K(gjmZF zg^H_Kr%v@!aRaH@l%wXA=S?TQ@G9BPufr#$YQ5Afne4CwRZ*$w*+Lj@doCz4%1y=8cT>VX~yOfg0YGaMnJZ>2Rwc3d+H)cV!4VU zK?e$XtFVrozJ`!pN6?+wK+(mZfHdVf8=+Wg z${0Z2z$lpqQ+TcNzyq=vIv~gtdX$R{=isEAMnfIQ#uWq$M;P1YQf+;1c3&$X1<;6s z)5v3#ZwZkkqsl2(XzXLj)e>Y@ox4yj3(B8$6o2_;q$Wd^OXp-2W+f4!pt?>)Ez%px zRz%`zzT9->oArF9LF1C1R~OGUQHJPnpaL3+1kTsjYbblDK*W%xOQ!Tl?&xr&&|%-R z=dF&ND}!Q+LKJy#xl~`1)%03^MWz~3u<3DBHaL~KWYZlLXHElyrc3MPA~FERKs_~- z(_GVClVz3af?Pgo(|qZMqq>3O136C>99I0n0ZQH*`BIr;mNF%GrM0?R6@f=N%5^O` z$`LDG_;2LP=sjx{obQ&YJh4&r;z|i)Ty@9KZutjsMah{)o?UT@Ez?IHK^GZz!Qz%A zloV7ELjmI@oh>C8j@mHa%7_o}+h!iw5f!~Gg18gNc5_vZ;u_hL8dS)NrKW~Qcb2hssLb^;pA!_k#ZKb52Z>2@3TzTaPDA&FNvclkPSqX zP1MtItJtMdgNq}B%E2ugv&3wGekLxLIa@W+Mx~aF(Tb@Ri!$z+i;6ea#E{iOaMml0 z{Ia4_9g(lEv6bjlND;0$P(!av^+v8_ZPn#v=4-)AaX;Fveci;~mP1y8>*bmQcTh|i zUR-J<92J0`-v~)zLRG%uWfP4OvC%|3!$_(`rZR}7&%{Vw=@X^cZB+djgD=4G%`D?w1=(3a(U}rDa*{Ss0^-VT#wP z803OSOq^SGCln0EEoRwNVaq8>D#bF95O#}b5i*)oa%)z%;MtAUb2Ltm z8bZdf59hVzO#;O{s_9Yz9SUk5YlZCFwIX#&kc**G)>8}-8V#c|m_3*jshmF zXR(1RV79hyyJk_*SVy8NNuL@NRStM5+@u+)%0?G3i-}5Ec4x}P%1TpuDS+#ovslc- zaM>h7vxR+UFdC`Uz`Bv)XD32%u&koj#KG+sAws#drfMI<5wG&W{5;Z_EDsEZ>Uznq ztlnspcu=XaS}nH(XQNoBzB^?|4x@9JA3!6HDrg=?pm;a*YxWYFYaB{`*Qgw!*1o-1Hq@Vi7xtF0m!k5UbG@`cNcZf_l(PMJP~ zq?pW!j0)6N4jMFav5h4Zmz4r?Xl;EFGeln6@+gh<#YUlCT9m~y83S4XyFwxU8=kXZ z4U~70E$l7f+c;M#aFjO6RqAfZ#S%Jt{Zxu)X(<(n&e>*pgMC}`l`gWXrf>=>J}5D8 zF_B+K(S=G`HM2BYm20fo=AKEWlVq7E2b9bFW$R7U3OCDN@za!1zQ7#Vry*xx{VxX1*D@7wb<6zYP1@qRSkwBN@%}1Yu0dvR%CgkRoJbN+K^;9 zNG)EEskl^FcJjL2MPquZugzg7b0}s@J9Sj z)-k+b6|((gWK4F|Z0WepVGMS~$GD18%*tIP-O?#`HAsp#-eC}Yon;>-KqRP;AlE7M zi@qj`t1UFz*YaoGA`9ut=gmqLYa8qUt}ZWOcsV%mt$c~3);Qy!VTvYn6Ad?`pdxc^ zUaBs9Zd(j~+M3aqV{P>!28z%ZsmXRRURXk}?m8~+*ZlWUhudJvFGmsLdx+OzPcYHl$ z@@r$gRx6ia1%{vU=qjPEJjYFhs#ySPPE@Z5aq4_{jSbf@8qcAU*bX`-uNBwU{ppGc zG$n&@^+eoqTF($L8^#N`4IvABBd9c?rNLkgU~3)J?T7EGvP|YKpXajMc4Thu^|-^& z9!ifedU9w)nKe(jR5@b~?y{(X4CqwLM5*T{N=Dii>jxz^8{j#Lm8uoGgr%kz(B8ld>#0?$yb4$iFM6IP0ymRv6moUls5gnrZ6r&DYUb}j z%oC`}%hM2^S5=3hUVI=5w<`b9SH)m;L>bxRiO9^+X%r<9#VWhOTp%A*Dw*B4Qlsm%BB>Y0J|8N?m&T*H703M;fRTADQBJlw2s%M~No zd zuO(v;s%B$Q;)5DR9wkr}iEOl}Di>Gs1+0azs&LX2+FA-A$~J`^YJm+Zl3l}qS*vql zttOJNQd~fA*U+V`t=4HHgWE}9xd?3@;tS8-!EGLv324UH_<**C%MjR%aj7lM7(XRM zbzq}~WSKx2#_rWHDN=ieI9r=5gtb;lV2=ta#A>BXD+Mt6T0rZ^ixNydBZs01iavjd z*73NJ)vT_pV2ag>XM;*3yco-OsEO#IjftH$#auhCu!2raU75otG?;^ST(f}nMwl!! zrd^rB?LCABZPSq!(i8~Iq+;PijhAyRVd|R~L{T@EsBQu5PAl7Jo-g&3HL&arZAr8Y z<=Q2^s@t6%Ase{Ar^ZKl;LoKZUa+{COLd;?NBqztS^<6dPcIx1R2NWEtu@sP4FXJg zNECl_)Cw@r(r~=cp`aH=i0Os@^y1+yfu4A|P&+3l=Ugk){Jd?NS_j9z_l67#v<}24 zPF^(26ATkft1Mj@tZO^J2v2C;l2FYpgDDtolMW0Fk7HTTB_AW zFU)-=Q0h<{$Cm3wy(7#GDk2947ZcPhpc|h7x|Ip-SOP*!Nv)!>MeB@^;%E((Pd&wh zTR{SH%iexNu=_#|snnA_KvYx7G6 z<*w9`3w6{aM+jMZ+FLSb3-iplnnVjxzyayfWU8Zvgfyy-+1AZ77@;@(=rYsdMitK% z&Q?iWO zTCf=a8yaTv*gLuE3D~x?1qr{Yj15F)^`woT3M>7n6TB?fbD0eH^N_6pI181b))p$r zabA+-rLauBx`OGkajYa#jwsAz6%#+jQ`F&>k)-g``SNlr*1%+o%^9>;D}{4PP)R**+OMa!wA9DkD1g^39#IWjx_-~?5VSstWQejw7=^mrn}E2WuE zkr05M$;@JCww1_v$3PDRt1{6osua<$YA{%piEdG)h_PMkJj@iKVn&q}vFcSkq>0Aa&zOcqbN3)FK zBKCoon&;%ES8e0uRCaPUF*Y%C+=zRL^x7R(hAPrmxX&W6|&T{?fi5$Wf(}|qY`9#fCLSiTi%oA8A}WhCs$b?NV=vi&rw~Zpn@byQ5f8M|Jfl_V z&ELn=_Sx*IG_9_oZi`f9Td8=PZsKGF7pwe*COcXV3~xHzSf5CZ<;IZWV4B9b4J8v{ zndcIy)-WX3mI55WYIltJPsqL>3Ijs`-3Sw+7MV;I$^oi;S~aS0Q9P7gr4uMsYM7M5 zz=!l2DBQ?X(dA*M(o^#si3X>U!97Md7(G;mW+^D=o6h)Mc5|?jGXtC|Os-TFEsK(l zBf$s>#z{|U6A48TmR)buNWu$sN`Wm#0ZH8Rm_FhX*i*xJGJ>)I6(%l;G6D%{qDQFK zg7N;u#A%&9H#Uh17+ZU)E2n6nV5z!77Pn%vDCEn<2|4(vBEOX@hwWdy`bcMCX2F_} zbme{?Sb^k*cEGDoh^w_eVXQKSQcktP(Zgs4jT9%57^11HSJxZ5r9fDfbk*mA9PAyV z?F%y)V$P}U2HGZ-WSJWarC5>nGnUI49-q`?WnpT5V!o0>KV_k~vR=;Dbx>)t+Cr7X zY@ZbvG9QtHsSuXb(n`^AnDbFZ&8f)>o22dXMPb~0pr*6jM~HnpJ7H$d)Imyy5kN#OY=_2B_UDKU50Q!A*w&SQLMVYZtNw8ew)lfks;Y;u zmp4gOYu;pR726DotkP9xpgd(LXpm&wGKgd+^XFzTTGPztH&Cz`R;vt1JSi;hryS2^ zA0d#$IXE~hG?3L^*I05*e;bvBQsCwY1!rkVyjS{atY2x4c3LVTeIq%q)mjiOww%J~ z$BCM5hmgFR_!*$YPai5uydaZ^+_{?0`NT!#y>6Gw%{DB&P+aB~mW~7@STC3WxB-H1 z*B|(9H7>h`v4vF`qn<6ksLNt~A(l^NS4+#fJS5|C2oUtaRZ5i*4h=v#Ys9WZqZ{k? z_1On5x`8GdCU&usb8=nPho0`tdby0iv|Py2$P!Wzbpcx3p|Tb$D@?qOI#-KE%vYol zlh`IHhitSvnxoZfrdY{ZwN_OSvENiEQ_t5hL}8U1vZt(iTt>_?9s>-9NoXWHV+#ui zC)vW~Qj(D4leq=ufCi0-Bhxh1qy4@raMf2 zyzV$@yr(Etp$XSIH{EF=q~QiSA=t+c?*`yZg_>_LfG=s_bVq^D4Poz5#h$NWYd|sK zg9m)@pbt*Euxdh+&+G<)!nnnsf{`LrmxvJQ32tG@PhaYB3ofSS7S8JCiY$A)Fyz2P zi_(ur&`sqVy2v0cz_{+=doEK&WruMCBb0y+!M0=oq`VgW1BU*AVEqGu`UkwMq7&r& z#9)j5K|}vwu>Qe7{ewaJlP&s_hW=!rqGXUFU(_KRrHwFkjOM{IqcO~zXSBLBlBt!G zz>=PzL}cVH#!q4pjaBaHPhvJryJ#23q!owExpv|EWEIOx z(bH2F&gM&%sAQw+B*pXSyRlhXmy5`r(x}YIN#k<{8{Nt(@=1f|GtDF$ENBA}V(w%b zEm>;3@>fQ#_d9nCi|TbD!UUxFlROcZqjV^l)k%nYMh76BNa$eX&zcyZQ7{~-;vOf$ zgJ_8%9Maf=^dkoR2y5n>6es;0qt1|t;sa6)x7~?LAHm(-7|P(Er1dM1>kF~{jRMow zLgzH_#&=$Vfr;2aUH(~Ec3=fl-L%fk!A$ldhC6M=0dAFO28s7S*{oGAb{(2n_bE{n z97NzFG~hN4bfEKMusKm5r0Oxzyt3TF!!ypjqr-KSh*)TYrPN_W+VCAhBVRXBK-zBE zz9k39LgqsyWTk|qMI64QM#0SF;F{+W)uFhk)UYB3`aCCH7TaAHeFll$<0dA(>IgMd z6DJQ=>EH+-M~CxwXyzYl)-nIhooqB9eezf+gY`E)q}*$Q1-@u48z<(FGU+FK^#gEn zbv^0{?DH<6qo&UPb%V!c;gfjfmRMt@fQR6)@jzoKfZ9mwTRET?2uKl5;$gYNVlmud zp;nlZy_eD5{A_5ES;OE_*|3EL$xm6&Zkbuf;5G7%#JZtJ$(NERCruyCFx=&*h{EO} z-dOMD2%jJ^NrR1CD?`%2pm5P=idr;zsA!>HZSXK1mJzc5m1N72qc)Y!9BpGsU9YdEl!G%d zXh*)OpFAFDmXWI15Q2j_eaDF!=Go_o8iY<(H844XCAe}hse(cKR>LV_1{$um?90s@ zZbCA=L&?WH70!jZqNVknt`sLfDg*sEdGed!-Nbyz0TPtvQD-7aB_Vk*B-De#K`HtP+YhAkzjUjH_eC88+^)YsePC=Qv3!uZ!m< zge}&fxhKyW+V|l>y!ag%+}z~C>Rf`k%gv_vmeG2|0*xx!t88f}B<(Bnm~=U4t+8(< z2RpBYLrriQye+7$y4@mJuAP+IXbm=Aq3^*ub@16Z?&joHdXSS^R?~uAY~k|lXEnpG z6K}8!n6p3@)+v)CSyl%2o>R|LiYoWl`OqQzPHir=>Blskbn@8>e3XUFzEUXhenmgO zyVb#F4^AHBK+C=YThLtIYotn&v=UXo=1E(T&E1mBTNGNEfT+A7v8i_y+R9Cuu^8WD z!g6ak3D5H8HZ#zSjdC8l-1xSRe@KQ+NBC79ha+)!iOs{Uy)^VH82;6 zbNt#c@|_myEI`_CXBxybE3_@Txh=>O!x&9PH@Qr9#>*_!f>xXAtcYTMO~4semJn5o zGToNSi`BEVC9=Us(HV9iqJxq))t3QDo6v0%Z~$3vjj^4yf=lgau{q2XW_!v`nSrTK zS1oeiePFy9`y$#VC4;YRVlwzTB`4Z4B0WpnAPRD$i0raiZ9(1;V3Caqzm?d&8ZOk& zVTS_mBt)C8?lq4Ufpa{n^(uCluyG1stK%49s)*^FKy0BZ$vx2LsBhh>g%SWs*gCM4 z7fZaC^H>rfsW_q!JNsY`dYKq?!xjr%6o8{uBuE4tu~k~Bpml|UWT~`5jmc(RtnmgE z#l>~dW~q$xKI+~Uaw$eCmT*Yu8V;IOZg{$tW)I;y22=&R1+h=3P8&FA(Y4UT0F@?* zPILl0`9_9czELRQ44o=EGdfrDIeQLHIl~?q8O9i2){EZ_j2X>zlB99WCPfpKMzS~swL?x94~X~gTD$GZ{>|WSO&-UrkG4} z;Dt~3@+4g(JcNCNCjTZa?I(8HX2fj)eBj(U6C7cP+t_k{9}&6RruvIamk7zgoo98v zvC3H%N^OcTaVkVi6a{&!K8_=k&8>4NdTF6+*z_%N4O$$I*;9 zF#%h#u&kU=bTE~H)qCVU6!B4)!^YsqNn|KQgLzmfoehj5Xct4!4zd&udRw9u;=zIj z2b+r<2@-=T%(1!y`iVhwYzr=!;v0p0Jd?Ntfi5%fqZ1l^sx(z{RU`(<78eZU@ibbZ zlUif)6s1&GN1`8jMistFpPwT^rJZUe`%K5>EvRU5E<~{BanI61l45ls zF*;va#9E!DIeF}Smd})@sPk!@7}&Ci8)rUMZlnz>N4;npz=>LAS~SO34oR;CaG@x6 zWt0zFxdPK^02>`O5kXr(8huW$5&L(0GfFO<7_>4ivH))gUwa~L|cu5$}z zef}!3tmD5*ESC$4;gi00fP*U3uCFP!!DST_VO)WtE#*3-?RHDBy46b3X{qa4S`WEE zHmeE_W>HmO2vIg(avS|lWnctm*amCaFtQ;%G~DV5+d5J*+~3O8>Q&+#Ax=9sf*NUT z`RG84aPxH*(>aSRhxosS^V z#URNMvP@3MVMLKmm#?Q55{D^FH;8ULz=M1_soPun~Ai*!P&$ zOl4%l%?RTW89{KQg@m?fD{esIxQ#l{Pw}HiAnbT*X@OA)`>$QgWCzsUt7yDaP;`<~ zH>R>wL=knxsTK*l;}o&jYMs6rmJ?NrZMKLqO^R^1br4X7DS&ALMkwT0zx%H zh7EJg*7k3sVT-ly#$~{}eADdQal5#p1g#4sE{_7}rR54vWlm+VtsY6%X5bQQt+~!K z@G`5|3`3p^VLUQhVaM+Z-!+Bf6=~}XD?{tt$h&YJ3#F(`;jifTwT4}Ym*{V4WQDQ@ zH?qRnv3xE=vthK9429u;&^vSe(UWzfC$zQNdZlqVYfJQmvIa*_ID269gtGtpyfY9D zSv&WHR5;!RyQ+dR+cyC+s0d6EF3~%PprG|cA{5xRy5lWX3)QYk8Zl0xT1?5yeminG z{U|q3g0*OahorK_P*o-i^zcG7HD9LhSMlF}!z0!-MCrH(baBJP9N5*%KC~)p;zlEl zaeR$3$JXUZd+b^e*_$T90=Y7#?&OHPJXXhAfU#*YpcF1{w#;{$DzE@lPnzzJ$9t_` zVrXC_IW#ylnCR{8XNvqgoJ=xwIC)s{pWaWwW8b`{*Jw5lRpU%nM}T3&t%<2&A5yhY zEo+=wGK9sNwAMjmWqXuvJJJ{)apr}r7KUxWe1vwzDPfrh>MtC|#m9DOW_P_?qe$mq zW0W3i+L-9LBwFR>uD|fnu#`|@8qKxAf#u}cv-0*mKa!>e{J46dMYgoLwBl#O^30MS zN5@0?aRH`a-JPEctGN6qEY&P5w>VqdtV>2W96Ud`DAxfOqu2KNWGUS9R3^$N@T^42%TllYtT3HS>%3I=3d@3Z_6nt`LWi&JWd_Sm#?Ti$i>z9ig0! zWt;}aODKioOwOdoolI&WH@%P=n`}X#+luAltO?~C4r<{Q0*B41n!Vzi&prZ*hx_KUA9gu~*dz9d zk6Z9X;%5z5fc|rU_qw=!;+NcSlD|~^Cg8hW+&=LK?l;j7h_3=}y10GfZ{2UAUm^Yp z@PjUHpLo{&Ci)A+r7-?+7q?Gb?Rf_DtHrH=f8C(>S@dhg-GG1Bpif%#7m6(4uNd^# zTJ#&l8Nh#R(3=+hMdA^_JuYsac+&kQ`+LO?06yU2_K6?!!9M{wY0#g>_oD{ zfWPE^lm2ej=b8uj4=s9+_$v#(kXhH2Kn(Fqzc(20cMbk4fWIiFhZ>;5ba*9h1&im#7LKKI4iAEXhi;apRhn^$P%RRcik~_)8K=r# zu7f^QKq*4yj9m8LICxO)G~gm=SeRu+A|Vcj+NJd2mQs171;gd^DA4&LR^ZU8sv-`5mhq6nJum07&0>uwh;dmTR+Zoq5L`7w zSLapGtfI4nywl)maXZ%1;L=@nd7z9}Ugo1l>##g$xsG~LHkcJ%ZB@bMK7CrJA|O3k zj5KzjSLxSExGRkp3?O;2F&$WWPXM>mJ?%Ke90`b3S<))STR0lgWF71nT{Z1fCPaE{ zp?7R9o9>;6Puy`w?*x{zpaoLzJ$d-hNdKY4p@EV3%-p@bSRm1hYEAU@;avL7I+h4x zU*bxo%9oz?_7!{k`Ut^CaihJ`IFiZt5B1-PzavTdJ37eU1HFCotKd~DW5J19ve4}9 zn{*a(DF>87Z5>A7u7tCFv&ktSnyc7tMe1>!np)D+J2`{z30~ggOyT^3L!@(~oQIw% z9O!gnA?3`RN@tEFNU<|Jj-hRbfyos1*rn)B@$Agl$rR&M=AXFl6t#cug^1$H%rE5T zPvn^CM0R|7KAUsqbJM8>n;=Bdv*!=v=#PnEt&Z#ca$t)g6 zHnor*n{mdn_svaAn}%g`vx5UuNpL#O#B4U5MNrLW8JxmMo6V$6cNKOflS@w=Pc8Vui4v%1@mwyouy6vLb7l}p+YGh=71|3( z+G7*B^!%LjsuQUbDJPqLHU4DMM<^H&p31M}5p7%!XFxf#scd%aSSrh|==6Yd6I60g z0WdW-o1VGP;TZBXkoRr-7E&{*v1|$~N>IgVV&LpC3+Vx{40d=*Rq~jU9#a;b$QnVW zaJhxKV`kWJ)&Wu^EFqllJnN5*V8so0&hR!bdCNw9k5UDsU!KGh_F`%!%XKBZHnw zJ|2`gQ5-q5W7s1-VWz{`+_*C~c@lMbHsvI!j z};kg%Iq7Bn^+ZA5L9fXS0*-q;yv<(HzMJ%O6fgFg8 z8#%cnLma!3BQeF*V%KQQwR|}mBVE3SHe6?)#O2=0&RQj3baNGdbVF1_w6i6?7OO5L z0^-q(GJiu?ip7_zg>AY>qH#Sg5h0)h%~ol4yCy`9ykNJvzrJm!X?P%x#wA^lwac2~ zjm_ON3(DfFh0?Aoj4!RDF-e1syRTXmyt}Iy%S(4%Vf_49N@;7CZI#J&dF6bl-Tgq= zZ1hpTZ5NGI8qY(7Y0bNuX+5QJ>bstYfIzXZ*;qbrilf(*Z3<_re1*B3D5yY#<+~G; z=uz%02%tbW;;0R}y;_*-kGQ3(O*>CF(;`&wQZbEnIk^2dzl2lJ_zZ#ehEm75Ge^9< zS*rE%uma6fZCQZjwm zCvl9BZgfbcZ9SlM4DY}jk!p*!RwxZSNI)DQrkXe|VBXldr({&qgzhfr!k}}hLjfHr zm{?D|R_oAE+nTO;jm{KoG&)pGZI$lSgS+7|S4RgA>5VkO@v5nD%sAk-Gqvfa124}f z((xlv`Ql@lbadWaWL7zi9GP8J*jwd~WB6?%m%`XkP$j9uEbfMi+hbL7@$re#q3sJF z8x1M6+PDmB)6s*`ZOD*Rd^$Cnz{t}U{d!`2W*+0u+mVWAG9k6L+`LTw4A#7a`^Y2MMl_2gWXNsJm92U}<<<86B)@-f3tw1M zK9E)VWXnqT?j74+NK229j+s&;tO)mtyAF2X8j%R;F^ZCSqfjql-hZdQD%FPNSra=_ zRB0@ot6--QmZR-V&&Jwxv5flxI%-+R%C?aD-N@O@)xMVZ;!ZM0R805%b~ci@B0JB_ z>*0#a)p~w2A5tzWVw~P>#_wC$;#dkD?2lH~+G9^o#vvtCpfHHI70_kG-pSKw%rn~#ciX@JzaH&V z^Y_8xZh_Q+j4_>jt*>p(=Bl!IEnq8-w9Q;0ZmA-@?ZAyENFz2@BFIP+7YQEgZzT{c`K3a<1DGJ&O#|sUovaz-^9a~b+Vbs>OHr{|&Wed#3 zbuu$Rq>q;&l&jT{R<)};$URRu?(#`o-}%wlp(W=U(ZSegDKa3mXlA`*f(nyEjSw=& z*VgX#eVF#5E_E9z!;8|LgnGn6Ehx-X88AFkJ(U>?8AxzF7!>2m?YPnqr(2}aK+M;+ z6@|7rhO#(cYf}oTPPb&?6m}obj)^uiL0i(7&P?OpF&w|V6f!-rC2iOjyPb683%FU- zKf9o24ol{O#^Sc*qq&nIjf^d6p&KCcA;V^o6pdr8O0m9x0|mmGi;>h|c`$aCIdpke z6`R&}lFBDSC$u73LK9kYjouETX>xjkI?h=v8QW37>@49zI-bV<>XH5dtXXuDJMa*x z;=>g&x3NPtXqlG6*4#ykBeG?qRBzH+p?b(o=C%R*r{G@%k6+YLRrne2|#@cL0_2E&fKq$WNw zF&jQI7bzW55k(UeVS{`;4vetGBf4ApxR%__Ss)YKkCCVV<*#V3usXbr2RE)H7 z37fmlrz4HFEB|*XQnVxS^O01|*moVG0DVrvjh4ZLEECx6z=P*@*0{`?^U2VsaaD{!p) zPHa*d;)~cJz5_$BoN{=_l>nwnWgm10hCs($Dz{?=;p8XV+{&@CQ4Wo98;W)=vcC!pk>!4`g-Y(uo8*XSp-YV)(VS%n@TTyLIDc5(nb z_9DJuJwt)r<1pTZoV{kQ4IjFyRCYu$GY+*|H6xzoyBs5{m+V^(<{`E%NLa@pZ4lQx z(A!5j#Ym9ZLHWFOI@I!MD_NTpG+Ww{+b1lyN*kWpjsmT-Wk>u@^~yz*TMG_tj0zp{ zU|i~HlOj6%y0a;Ks!2Or<*_GQVUs7NMAWH{RiQ+>H3^)(vSoq5F=AgR8va$b(J3!# za2c6x8+N+Vs1sXOd2h-2z`7x#1`PJ&(2wnenUuuoIt^;01`PIZ$pTwXJj*8=gy*@i z_)tdCwo|+Lw>4u}UgtjV*pIE)qt8>>TF`DUDz#Lc4m{wq4z^;cUpmeQJ8aMH`0T`q z?Mud0L3h?39P1c&t`Fe4rz3u945!0vDgTe=p}Z4W>4Vw*bRE0uK|B(#QmqqgbcplQdB#^?)O4xK~I6UD5@n}jHoRam978`!@c#98y0@K zxN!qsRKIyTXqc_k+(HQ-AR5ojoZNxS$m5Y~fFRfDU}$VLZ<$DIlN*B6(7loBbj7Hi z(KT}9xN`-z+X@Um`lgLfU4g)ZnzkYs&#&XunW#b2;;s~rj~!2r4&&UeXbmV&i#|Dc z`;zhG;9%0;8yU&_+GUa-wnv(_DxVx2*^&LD{i8dOS4Y4_?|8@qNrPAI2728)!L+lP z9&gk-)h`jTgB&Qv)za3DWG7j6M@B0RQ91xE)<^Ewhe>YN>&ju%_U#;k%S+fXp3G<9 zAqIA$!yQmxuQb+cyeDNTPCIkt&eHR%JzlJA+>YZvYxSaPDjaElvLE?e9VE)>fM_Mg7@ z?9tENa?8(tYi}1GK`=c%z4W*LQ@y8eW1a(_BlvrN^S!^>uH4aYeXD=q3pcM$pT6W_ z(L4R{z!wgDX0Pb^gS%VYCYO$W?nn#%^eRz$r@rvF2ae+Fi({)tpXiya9TQLBQ9in4 zsu$S59q;+G6D{(+t7A`;t{r>0>xuOBU9e%`3-lMV9nVI-?RK2JzpIfcggnN$_vRzL zb0=nIaKQh|BW+2q>Dk+JLC?OP?w+2W z3w!qWT-1GW&!ycD$GYDV>wasj`;l1pqp|MCV%?9&y5AP-c_P;H_E^t5Vmlg{~vHy`4Dhdc$HjzaGy0*+v3`CEm!jNq5h z3F-K~REVqSeVY*1(i^dO9ldb``wQuPrw}*M8*;bM8*=z$If$?voMJh!3b9{^K6=AF zI`y64L3)Eor?8U|qx1&x9tFRG-k?v?`%)oN^zIkpmGp*Vv-F0$8G6IsEWP1)j@}1^ zI6-eX`f7T^Q?H@-AsIfnL_p*Tjtj9&@2iDaq4&##DAODItMrEc8odz+56~M0!1;_z z4s&t`KMI$zD<67v&ttKtx=sU#A;vgT_x)=cf$IX;2&9Db84`#f_Xqz9DAkKn^*dc98$|4^b~m znah>i$ZgM++k3U!S1PxWv!8Rfkxe*TN{ese|uO5M5NHPYfKwwGS6yV~#p~U+lZ2d-lTE{(YBpUEXy??AosDx?Z^F z`mP)H+|qSt7d#AG@>*8C&c}nU2U6LpN~oEQV0=P~Ed1W%G;Z zjk5V5y{Uzv-bs3+4j93E`NcxKoZes>Cp`2~-9h^1=nZ8HgonP9^oG9I(i{4g)w@h@ z=%YG-^wsGNeNW*{dfrFx8-@5F-lXRv^oE`vq&M9A1ku6wNqWP*pCLT>evaPY`z*bo z|4Vqk2=BkfoB01Hz2V7!AUgQJMQ`wnu9)}Ri(d>lv4{V2&Ayl59(lb9RkHgCMiipz z;7SxEt{hQ{bLfIaP-Tb`l|z|h8?lPgjYIoVdcz=!9s!Rcr_0c%xACKZ5BgD~1LnCu z;`_P_c^~9H`$eH{f?&V$7yQpZavQnc(l-wekDCriR&hPv+~860dl3LXM6vAqAucVx z{?`j}+{Z&8>V4+p@Wl5U!1sB>0SiUc~z44eGF6**M7bWeCAK9z8A5qB^THlM>=sN(uDB<^zp|97_ z_cXrusJ;fFp9J3tMK@p105J30UxM#imEUyPMB(>acz||)|KF+*XsxyU{u?l+zWpVc zt|-49RNSPGE~}y?k@BuSxh;M@9=iRAD=#M}CQoe~+UEPY$wQ)Ky;Z|ma=)8&m& z;!wT1lyBy}YoRvihE%#Pk8ds_k6_5BT*QTySPisRs^IF%C8x>TqdlR2LpT1>g@M{n z^sTSE+N!_2O9HoXZQ#R*Bri>U^I2;2=pS7>_c0CNy+=%mpEh7>f&47seizrxjUWx~ zK`Q*52Jqe^(mweMSzhO9O0{3M`2E)uUL?L^(J%2`V|a=93yXf4kA4|9#x%@@k)z+tB-!G$XWE4`sgneuea#8`{=ie zRf~RykA8=!Tl793y-z%3(c?aPTs&^k6Fz!EyvL#siVs=vabNl!6m+d4m85Q*y< zgMJ0zi`_UnDy|2dG~k1P^>2?D^OY}S;x!h1+(#c5YZiS%JZ!;}ta?p35JP-@$e>eS z<)?h`|K)?f?SpT=KwB#ZX72LA_xj+f4}RQ$Z-%N58!)v^zvzR%V!&kYU;5y`@xkBq z!Iyf4B@ZO^`rrW{Jm!PbfGIku{d)z<+wWH}1H zVy2IZ4=Y&eJ1l-j!AYifi@#TJFT)p#tHDU_OZXKcLxT9x>vD{6yupHBEIwhu*N8u| z;5)=#)zFvnmx&<@eyMnk1z#y1vEZA;Pg(Fq;=d~RHn!(R@vH^kDqf}r0PbY^b>cn? z?h{WanA(JwxjAmAtIH;cG}rTdqNdlgLKeK|&Ke!_y|;?Dq| z0ZqowQSlwX6uvS(kBTcHNJ(fJ&lSioNx&ZlgQgz`{9iyLvxvS7`2R8BM*x2xV7!?A z34A<)Z!Q1JfT_%&v`q4U4ET@meL%r~2l$`xeNw^S1N_7Irg0DAzXpSHZ!_RNzzx{< z5=EZ^JZr$O2mC9bX?vfOYmRB3i@U0XS1WM0u~4h2yLIJxrM^3k?c0VA_tPE62i1+g z_T9pVap|$_3DG6O>dV97PGE(DO7#T=@@v4A7;q&9T!{f!V!)LcbR`B|i9uIl(3Kc; zC6ca0(v?WM5=mDg2?@HrcnJK)mB)vNR50Z$m8v{m?cl*?zEq|Ttdf9UQvxbk5gakm zT0h7JdIZifH^?R$Ite{&TQdTkjJBN|QBDrqH%*TyCmjkaL;0w3(;2k+N0p-vg{aA| zTy+NRyQxQ&vkry3$?v*r-%g$AcOABUo9NdrC+!QW6aCt0iblhUM89@BXZNKOr%^l2`!lPV<5=ROlqiYh{nb*X zRnZVmbEr2{b4glVG%|rawTM%D(o-87I5*AJF`C7$@7gLhbtgCTrDp2>0Lo!?Q?}uT zCk8*10%Rto*Kn;b`&XGt?&eO;CHftwaP}T z9FkP5VZU76Po$wV;g*QXa8|d1@k& zrld|$kaJR*T))9damKk}gIMOWj*&ld35OyqGleKMBq=3R)Fl#g)yhP*b}o-gd*N{> z(LaS{b<=bSND*?B!oyi}rL|%`wSnVAJFzB7t6s`?rlaQMOm#C;-7MB~oQOMVANI6I zvV1s_+7Z$^jx$0!IL~}DrH;NDoh;QY^Rm(7Ae^-&4nkRj;~<b43 zE`J=fG8}BI>S-Adzfx@C5G7SZ8!8FkL|I~>0!?OQkOFEmv^rO-)|};fb*;tg zwRN(t+JeUdRKq?&cdU=iWz)SA@rgU`=*2mgHIxYT-jjz9jr1Q%92yvj&&=K1yIigJ zVsEzS>#J0qO&tF0ES2&rba_pwfGtTl9;S~Fyc8KbX&Of|`Tn8)JMniUNq7R93;AqZ5owqQN2uI9EI*kFgg z1fK5oJA%zala4bxp2A-SCQ~QV6DcP>Fp-@ZJDFl!%U+jB#g&;yck@J!nNDQKr{}Xd zXFfNbT7XuAB|WE^lqTw=>XS`0<3esiIyOH)Gci4uo^z^;_ZKl0QW>C5#h6rJ%Sj^IC>RvjD zM=O{~A5S?NjcrXDPxr~{?-M7}+4%+M#9a17h5{~yV=&yv7@v_rt-YE_o9-&?OeU9} zIG$SYg%c%kH@x|f+l3S0oHK(++Gel~sL)rgG$q&wKDw`cUmddg#ijp}s>x=2BvDx&@eGbQvr-8h0+qaOKNsVPwU{O(G zoTp+TJph*R2^6kbGI>l%k12~zWQ`zGxZJ|rF*9s9@+b>HH|GT2KH}uk@M3Ok7MWyd zU?e#-m>fNP=rDLxe(_Qo5*^SwbY{>_GXsUflCl{x2!(?)J%;VKE_WvF zA5-C@wX)|}k4^>7WNK#YKA1UiJbPr&Q#my=mX+Cqj+&Sq%T3GkCUnTo=Ej||$&=2h zbT)-^st2))Pm|n0fAz86zGZ9zX}6K)klLuzaE1np152Zc#lywL(SfDm{*nCR;K*We z^l)NncwlH`nK!T8hFyy09x?Mf&bM&1V%&|LZiX{K%{w-b4P|as)k5R`pC3s%r)OBG1_3$HgYine*rtml8h3ZxZd(biG!8q_Uf1KOI^26!RpBW;-S*JC z2-0+G-*ye>Q#)}cZ5_Lu+nuf$(F{uyZjawRv*;@N)k23mz1sva1(M%7QW#&N^YZDC zqFuK&@a%;xBb$XXGq zkl<1+AOR?i=OMzh=3ULSp3*p-xv`50*U-G#2)XTITZNXbIC@RFTp(6(?Qu9msTDu#Sw4bTt+}ATRV9Nnvkv&S1@zBc#qqs|zaEB5xER@-C z5|86B=nkngl8%sT>LYn0Qf<-J3Z-EO35Wy4R1>eEA-cUJ6{M@$+yz}YnxWL8fQ}SQ ztS4Tpb!ez9jd0bN_XnP-SC*Jql1Uqp9QX|@nXJl&e2eC8qn0Zd!=zy zzW7)s9i2B9nH8rD;<~iR?5e`vDt{cqZxgu`#)g6_$<|PD`+Q0+K0YyOAIt3)zEOma zjfNCjZG>TMI(jg=4H=S(Pp3u`7mV0j1v}%>HktJj5R^J&yATG4Wi?_Z7+|d~B6}$MWq4xZDy*o`9rG?5oqXdRW7_ zy^K7FMS69&^>ny>wS!?>3J2VH-7%u5RgGS1zSjO;+7`1&!j;{ED_iw|zVx+id&_Sf z-TM&I$P8qaKH0KVM8CKfdh{VVw!PNIFfK^QN|xtGSM<~wXy6V)L`QU*t_WQ&EQjCV z*C~{w5p<68c*%Ffs8{@YMOzz>kdB$qyXvCbk&BcbI~c-B;_?8luqq(3uS&IHn(?lL zjHE^MTBWgcu7Xu{Si;z`2x#X!+^9ZXEaNcij#}2SxFV!}H*99E_O-khQj$5MVmfHA zvysFV*?DHhlFl&2Wn6o+nGb2$Dq@`8JpK}FTnk$q_w__&t*wTHxYpXPxkPnD(|1a{ zn+p{YH>vYEh9S}Ka`_HTZ&gz%a1q(jJ$)o?a0qDkG#8E0MdZZrNPEtX3~jq5+A_C| zKDKZym80qE_O7<_>(M?nl^iVYX4wv8jOpZSeQj$tSCz$U0b6mTZRQGbOH~VP8xo!< z1$EyV?l$iW9qtNYmbLWuMBCM$Va{#MU#^xu+@00OzT_GDK3ZDdDGJ&O#|sSy1^Lc& zY)L_fQCrvAcmrPL(y`CQbuu$Rq>tAel&jT{R<)};$URRu?(#`o-}%wlp(W=U(ZSeg zDKa3mXlA`*f(nyEjS$i@X=``;K1_R2m%5FV;YI0ALOo)k78GWx3>coNp2D@>+wp;| zAwFKMHqk)L`|kd6t6VpJa1BEdSUMRt>bE6* z>CE(mGl>PbOCdeSEoqw_o7ja|z-E+?DV{AEGlwN}LE}_gQ*tt-k+CH$a--4?%o)d8 zm12FNiUxB?b1{-VSYC|5VkZ-L-PYDp`9$c1Rzyo^LaS0JukR?~$$L$mEN;!+QNZjh z;X*o|#tx2=e(Y%)a*{iUXi`;d;*KZGZR}7DTBbX@{+MjpDAk*^R;V5_nH4FrXJ=A7 z@k=IT+98tLbEl3wyzF>tY+@%?Sb73)?c7@aS=f=Uvc)OS*ecQl?Iz-W@%Gq&5|?)OTZHiw;0M;fv;+x-+|`b0YtKOado(4q5^ zDFR)>x}K0_0=tx=-N3`g&Kj3lv*vQMy5+0zmDJnt4YoTf<990wSC;7B;wezx(acvg-@?1ch)e>wC2dYZk>d&hr7@h zv@OnSj%_q>l1Eq)ki@p5izJRyPb^C?Kj4SsiqFX}(%>K;Vq)>=DKiV%GP6JkJpm;* zuD0;oWE-L#y+*^TRhyr^%_{T&;d=9IvXcYgu@~_L>lq5{9*6NR45R2cKq4udfnF+?##aBU>=IY%W>(JEv#dZHi+vT=dv?0gs1rADbBBehs z<~^fm+o|3B+nO;fuZx1{SKOLGr2}YdLA$-E)KYOe@Lae0>Wy zugkQ$70py&?RGeLcDHmbqQ`p9Ju!z*g4s%`;ridw5nrjS;|Qy@ns1Lmbd!Rn9Xm>6 z!+7hAOJu3|cq%)ywfNBvvS|ENCc6`Hxr@X-@o^`r=%}ro%5S4_LPr2_1jz8%Q5;GY zYFVLE#of$1@sO!Uw;Og_U*H1I=&3J*IKy6+?5nn$20aB^_2CvHYRg5XD*(f4>%N8W zZ9>Q|7hkF2Fp$OdX4AK>CXx;sW-B$fP{Mo8yQ1;j%*m+fCP=*C8~)jv;VA4YXRy^A z$MHqZ-a%H->Usp@^0IF|MjLB%IUl)E=n8DN6&QTbl)km#2&i}42exl&@aiVciF!|tBpX*(M#@Efz%X*M~`N*Xzn*({^;POXZ~o4o1Nd4|LK)A3NHo4iWET za(sBSknBI4%*QuN%Ow`?!+0{Efrl8_i4J!_eZA6HukoIgr8w=(kvmJzul9JcvT-{O z1g+I^ge)%yJktJTKWc8NBW(HH(WN5VZ%f5Wfok7&M*{Mye*{^ie8j^>ZX|hERbb|; zeEwZ&@S%i#)${LC73V1KO2EiFJSH+3C*_{{Dke(}I%swY2mTXfCSSoRuq#D@qi%uH zXLVEO_?)0aWr5^#W@%G59SmDQpB!^ExUNMLaN4X>uHqC~Oy|n93L>sG;X90{@b3Tg ze$o90;%0G+c(FM6qG$R)e_*6`OhV$;yPr8Qa_twpPRG)}a=QQXz<&`UEKk?dr18`~ zO>*K^@shLPy#c)Ar@O#iBW}fut6}(_9S!3u6%lgIwtX11lE2I+Pxl*z$R`5NyjFVX zzGHQb5BuS&a6Q%`*A!lKx3(#ZOS?mD2sqW7-J^SyO&z!bI#h@6%y*W*$tQnvxV&`$ zI@$kXpX{ySvWb5C0CRTxr9S!F!{v=*#ARB!!zbGpE}IBAW}e-TL&p4(pXeTG^G7(k zHT^gtSH&@chw#ke>6)5ey>PXMadfZrJf5CUUAWqHy2iLsz^}q{?Wg|W@5GCr!6Wf^ z0hh%ip(FS@;X<##*C~QJzPdW~#4&N_ z#a|S?N59p5bnnx(FC6&Hqfd*2u@7{AwCe-=J}N%IdY?Y<1<_kO_V8y2>iHD$#=h|I zXSxs`kng4M1D_H%6IDX=)pc9fpA!^gx=r)Ao_*!VzZ1K8dVlN-l&(Kix#AJ&3UU1N zXRe;Q{m|a2OQvp`+V_=@-tx2G+S`SP{g{}#jeV5t?ag<8^Wr@hd^0Id=l|;TC-DAw z{+1g@r=I@K|N9McwfFS3pVLyJ_gk>_$|=O{Ekw(F>cBT+m+kxgU$Asbi(9##Y2l(! zkzFsRQF^f0drvPPdM%GmoletEf;ztTUKEz_p8Y)+bzj_bY4^ji z?zhCc-x}+FB-Z_CtoyN8_v5kdx5av%i1oZZ*7J^7&pTs1PsV!Q73+B_*7NSzK^=N{ z)5UUQSH9`d*kfJOSBn4qYvc0!IDMZ6Ery%Pmguc7I>ehJ;roTy2Rzld_>Wv7FEyi* ziYh|!K7s3Q@k6Qf0(!q!2)?`BZ{SPx2498Vz&}9m94?Tg_h)b+ zHob9E+gW=5k`QmC_rvmHdU6yd2=Qql9-}uLeVpE(lNYp;Jx>z+S|Q#=?_b~`<=aCM z6hgdST?G0CTtG+gBSL(H-lv850eb(Ox(F1?f0*D!A%2A3zbM2{(EHs&{3N|sg!n(` z{qyQ#(D%p-=;)SHcu9!QvR8z7JAVrC4k7+e!oO39U#2&V`y#!|>f+GP3-N0NgZ^cD zKPAL((i?&FTl9wT@6j9duh1Kw{6l)z)WxBnlJRlA(mtm>au2^=JY!eB@zFhx#UAgP zp%nk?r-6#0&|ji=_xUyDVz{Ayd+~7^Pb{h29(?ZHhIgggBg$=LS)|VMR{WU$cHO>P zxqa7j=Qi1K8c*yM%59V%&y~Mp+U;@WHj2IH-0hTdd-D9c9VN?6D^pOqpU+^p62Y#2 zl;ybQd#dX+K4UY=1XL*J(*)`r>EALw#;$zm(Y=rDc|7)1*Z7rZt5-gB8ps%`DlUTN z&aW|MR&fC1s44@{kvN}G z5m+5Opxj0$WehD;kuTy7R?(Hf=fuFFM8CKI2O;3*(!SZ`l-PGk_w0qS{rfKIy1eU( z*tK2Pb-l3b`mP)H+|qRo_;Cxa=(-FavDn_Op4k4_rCt35{U;%Ap!ZMX553i57Y0z9 z_@;Lqm#5>sAN|p*>5YEw2))s-JxcU-*hTO=(6y)cQ|L+)9`eid-hiEihx~)|eiC*n z`jd+O9z}=qBKBz+9Fq%XA=$%soFDNf4 z;3-pFNN?1a`{|8p>mqui_PChdr`5pBqP#7hYIjP8bd~)9dZUQr+>cPFdXPHw++41x z0i2o;R}mfob~U{b0F<5u0*E43ARzp|q#vPRgopH-f{Cw5NZ*g_=de)tp9IfWfuwLj zy5S$$PIhuwNtAfv5)8iJ@&BkNVmkBe3x)U{grEO+(8u@N$p2^kOn@o>bC@aGB*KQm znruco=igrZ9l=BH?o*!0fX@sY;-Q~k-=l`U4@njgr0+f8>s54mh3R`5e4I(a^COC% zc<;eO_QjNapH+N{B~;%thQ6Ot%t89T48Gg6GQ7j=`-Y+K2ixfT=ZN-+hUZ^ZZnE2c z|Mq~dKZ1QDhQ5!tvG1tj(<;OKJ8kGw<#?cd8Sov{%J2@;*EIBfw2gfaMYQixL!YWw z0_}See0N5$@3V%!kF>GxnTYm%+0gf+ZS?&<_@bo0e>U{}a2tJ8_HmhO@X)6}|Mn<8 z%2uB=c>U?`0QjQBZ_?2B18wx(9nro?L*I|J(KiFWDB;&M^!-p9eGf&n?@>eFPqxwb zB>19)-_wS^kG0YF*@*T%W9a)t8+~5}UzGguZ9^a0gZ!hs?oTh@1s~Nj`bRwUYe|2o zn<<@A`uk~Oz%NMO0q{l9cZ1?1eeYv!QlGzmyA6EWCSp_7N{fAW8v5SbM&Ahd%={Ln z@2H{ggKhN9MAVlv^nG6&eWw+lVhQzc+0gfaHu}zjPy3PB^tV5LA2js6zm2}fBkFs? z(8rTX&`I&=kKYe~uUEN8FCEt|pQ3#le6Q8U8+=pvruK&Z9XK1Df8PKGlP?KA?H0-E z?{_Lb?bHbP%%9dlbs~Lt;`=$pr*)9NKh=Qo{*vZX3NJs$^N0qA{QNzTw zw~`oz1^p;}e-)3(_v7GO1rzb5@X(L=zJ!PULfDhT$J^+80r;Zmd)Ux7+eY7eBI^6Dp>Mv8zKh=!&AzkX)8Y53Hu|23 zsPEf`zHA$Pd(k#0en&Pz01&7Y@_dE5%pdAsAnIBC-@f> zzb^t`6#L$7=qt6+_d^l&9eB*M?@Swgz2J*t-+K*xYi;!Xa72AqJnq?7ZKLlN@I|rj z{f0ix9~2)y3O-a_EkA$yyWwq~eY*Sz(sw8Lw0ovfzrK$d`q1>?Uy#246j9%cp78A3 zY@_cG_@dg_y#Jrm2LQr7<@dY7~<}%!FPQdeXle4 zZfe7~X7IhZ4c{9LzL&P)dzZm?M;pG6f$v(-Dc<63_&#IsB@8}){QeI3bUJuN8@@jx z`w-{k?oos9g}!v~SMTuB!I;691t0#qzkdYZbuQ$6Q?NQz#3+=lgLpdM_(Cbf{8UZC~0egw9Dm6UeAjbXh( zTObZC6&Kf69KOB>&J@e72(rhNzyT76@=e@dgk7pd7(znYKKhn6k`%PAlq$*P?%WF!5p2FA^WL=$H8D zmxzyB^vito%fu%w`sF_Q<>J#8{YoGGO7Y7U{VE^*D)D8DevOZQjrfX1zs^U$PW**M zzurf`Ui`I1ztKm(QGCOq-{hm;B>u&s-|VB`EaaS(jDbDamSKngi^Zjs_tkF?_SM+* zTWLwO``d#Rz&8D*;ued3yN`amxYMHF;iKOnhAn!ZxW|IW#jF9-isKC6eXd1);*3Gx zgF?Gu!6~17T)fqyC&W7}_?VABAwF!;2gMItaN5T|$o{**wQo>7ZSfC@&sy+tpZpNZ z-|fl|iQlmJ4~yTk;8~yiVPE(h7XP=!KPvv(g6Dnmqv9Ve`pbRs^>XoDi+-1newWyT z_LBbXL3wnM1;5JY-reGbpigT7@W0sN&x!%Sm}ynNyTx4={e*ZWU|n?y$Y(A3DX|Fn z7qmF&XDs@C;z7V)GU$(3^w)^@0seJ^{sR{Mb>fqNzhcmT-l99=OMt&>(Ep1?&x=0; z{67u)|FGx<@h!mA43)pT#dj=vQCx(Az27YZ?iMegf?oahVD9)J;2DG7XVFXI2w<8& zm%qEkltn)yP6Ga_L8tt0!Vc(P^U<|7f%;?>^uIOe4_NxwI6av3w}7svV<|r0VewbR zM*tsm)8O6WM=kmT;^zV1X3#%x(Hr8o0l&r#EL8tIC;andr*7r3e<1^pkRu! zD=;y0HwZ+(nBlm1mx6m49u&W!U@3oCTzaA8m-3_Hgn}oTe@J{EVEPgN8(Z34#H}Fkn5&!=J{EzsioKEn?mkRNB(Dxz*-van9 zD0_i|?*aUW_{NL*bNJ{6UGtv-d@Eq>pSJ-1Meu6(ehBbi0@n8bBH(%OQ{Eu=#deN5 z*ujoRK2_1^ugZeUnI~nT^Uzz9d9>@&?-CV7s&*-e> zOO^XY3+HXOzx?Is?lo~w73Lw47w6YS0V`s>KrG* zZ*;qdhsD7ry6Y5|`AVfKFI78uu$eEFal!xw0aysCO(E!KG~NdKFdQTF5Z)$Qxjclo ziH0G}Z5wnLPBGec@-Upj$ivWxd?^El`z@6t$^d6@z{V>J911qWgb`(eGnlmT$_9r5 z*W_2uI)lR&e$;i>HhR=`7iJrJMqPL9036lsCT)L>YIi9*4Lyl|?QqieaH3zkOwn#h zXs465mlOT2+b#z@NipFhZC@q&U2|-2B`6O_3EN+Zgf?f$_E;jJ9rLA`L_(W0Mh@UUNwrryH8ZpwrnT&fYka zy5EN#Uav5o$~u#KB9Zc=CQa0^yccg2r`4{ND*0wnvJZ3d*+}%KHZU&ts`cV}F^N*~ zOel4@KzG=bQzddgKzd}U)WC6(h1F0FSbBeE72>&*bBTV(DV#lvb>16@3VfIIjfT@a zS1Te+ma8cQ6|Vw!a0PgwOap+0vw4S$Y$soMV7*jFRbb%MF+QTm^?`$erCQK{tSB(x zm_O%3(Xl5=qK4D^#B#k@6m<5YL$To$P?I!^jw+}(OU+d$UtjtE*?Sl8xUTA6e9uU> z6xm6fI0+_%Fm{}vK;)yBZJ9PyBWcDG(JPvforK5HNE%s#^%yjgY^NbO#Cbp3XrCtlfAs_bye)T*CuGpRzO zNmO|>Z6-$3ty~q4o?2|BR&yWlF32`*t zX;LFS;OD`{<@qI$HBFaKeAuIgfl@tu(gaENaKjSB?&)P+*#{Soj4mF@E~PPUrw9$lvQgTL*8w_~~FK$bu zOF449>6I+ji`nedVS#p|y?k>nBfbeHUtjpED4j!SkS?7rSDz8?Y*hN_<;nEEAqzKC%HyP;Ma0I&6&niJ=_t} zNV-2U2B{j$z_4PHl6349#WkI;G#sz0 zctRpj=i>(kQX^yL_;6}`lnj@EPkpN~dIp85rPWfS1A4hKc5pO3(0fB-%w;F;^WD;T zIGq?98wcmGZX%%@3Y4NyF_Aomp%L#*4~z_(!i808;Fg4m@~=lvh5_|TDdp0@rZ9&R zsZ@M_BE`kXl+lAju9i;5hXw|3HhBx#rBn5t`i&(96Y*36EV4;tn+ix9Ez;(IW*j3! zRY`V_q^OwGXgsBvOva_hhWG2X;f+T_0J8Z=;0`X$^Z=@ujt^mwh>a7S`}XeI3m!RM z?4Ab12}CRF4B{$OHwxL3h8YG3*}?3O!$G*kJvv~IGbsT8zk?(DrG1oC-uJm2)eFqN z#9;hpsM&i%>iP~_WO6W`62pVQFoxpkeu0Rgj5w6;G2?v)%!31|1dy~l;AdDRSw_DF zI6^boJxzEU`N3s$`H4Ojuhp>)icsi(<(-C zNd^N;LntN%>K2YU@4~TB3hTO2(Qxz6ArYMx_v9`Vqjd%Fg;!U|EkhCMP`0!oT%Kpu zETMHA&kA^EGo}}vfFI>$H7w8C6{;;Ap;wwaY~y*?onMMpTr}Z|0yTFDe%OQXAGJ~A z_8BZ%&fsb|BpHPxYo`{38M9NknyRdWcxp!ijp>!loJlZBYcJXh?xBpH>8&%MKh{=L z2=v6Us9sZl%-RaOlj>wMPT0e>(R3Y*aHP;eF3i`ky`;qT({*hJtx^|*m!Lh?!4Qyq zq%gB?g2S(r0h6|%rvyfm*or;%Bj!V`?3_0UhMYyomfGp-S;-dp$Wg78xXjb}m#f4WEq=j6t zLyK1nJRZOGrW1HJos}TtW>LZ!vbd zF$n}5FUx2wGcIIK%MMN+qjxqlTv8Zd^_J(dGd>p$nncA2AiKaEOPTpB4P8HpR=NSi zMC?DwW?H7^ayao()tA5O{DCcI7faWOQpJ{~%mTftDXFSQ9svU+s=C&4429TNkz!@p zVKL*gSXy(oK()eMY9^0|Xh)CX)oe($D2K3Id8L$F0XbIHs~BoVTwn8ni`E`*vlemU@klUdNru4N5>=jcjUFG{pGec| z>flm~`PI`t`6}5vyEXJnB;%P*Cf^dcvRR@WypBLQg#->RpR&Z-6nr6JXC+g&%x4R; zExwPte3->5U0K$k_0zAo^6F(tX_?K;weVW1ZFm-3g*JVo) zt);C|Kvl&Rm=#w_O^+-se9yt$;-b%0wI$oDJUg>t@rk&W^^sWOO3qTEgtFm!q=&WW zrF_W_<(CgDg3pynpx(jvFu_@^)Czir-K5o6J>;b3WivSk>=|4iulT@3Uzw0S0%eN282w%yM<8t zV0$qh7Mr7Z$FVrI=y!b@Qk35dtg{nt0x9c!m?oprD4xw@n zAH2aFpl!#=cyFQ#V>sj(0|KbN3VCBy)hd;pT3PaaCJ@RnN`xUMg(|9INx~u=Ukf?u z!BkaZ`2JCI5RV<#NQ}|jJLLalE~L3_t&})^&qUt>RJ=^l#FxXDCsbEsIGZ~(JGr=o z&nu^9t69z+Qd9l$_T77^gtgK$jZ2}!etV3|H|FFV9x?-Xx|;dYQRD3L(Y31T%xq!J z`rypMsyUmf>e9$j&ACN*qL|Fg(U;R}Rp0sPg*B@$$uefDTL&E#wghsiK^uR|?}T2m zu`6L|%{rxT0eG4;pU2xsi+40|wRg zWw9G=gQ@0%ujFX4>jW!ScX1h_EdQO<6?6rB?kHP+t(szC+QeqDqdsp5%2zR;Suodp zEu#&{Yu5RW%;uJ}lZ)h;sPbt*d_!7|PEvv~nJHAWaM4!CsuuygZWZ^SRagWvh7;+k z1^Dl8wfkb=dloFU1$+_hd*i8+4YljaN97_uwV&K1&&u6c82JSUaibxX>Rs_UFaT}mzIxqmMQ=|&P{yYa&~*(9{cf*rJZ}`0{C#Nx-gS- zJ|Yid_qt0D;!hQSPgt70Y%}jRP-R1u<;<*FkUkJMhdRw6e9#-*>b6zT->gp_*7b}OeF%8%%U&itCcG@QI=;8rHu7i^3nZVQ*k6_gPB})3do~Ew|Lm5xm7>p1otJ;* zDZ}%t(bs$P!Oo7(4(Ae5Ql2tUd8VzbDOE0m93J$#zB4PSsXMp99XnK}w=vW^UU^PK zPIO0|568mS0Hxb9jDzvyTIf>#q+(grsSmc{&;M^n{g7hjQBE*h&5HH%%{)#k6{dc$dts@hPPRBkIY z7xS*||K+u++Iz|6sOyGm45aI&t*l0R@IY9rdS#z-?ZPcjaV#YZ zhqKdo%Nc%nduc(t>tV*38P^Mm0BzJfA9{JTGE{mM=W(8hn z!nU(db|Zd6=e|Ag+ZAp(wWZADmgdQkWaT-H&W?^w=eLoe?50Yl{CfhQCFu7w#hN33 zXGd36`tNJqS4Dp50xtZGhj3Bpy=&LgbRt91%fk}9Vb@e!y1Y3HcO&najW0{3ZRwx4 zDy4bp;cftmGzfiP@0YXEs>_0P-7A5!;9J=7Jem8zLkma}nPnqPvua(-QYeXwUgsyVLz=|M2}J35`k_1koIVTxAYAeVs3WTD0p ze{3Wh$&LSkw_kHFPe}#toUmo_uoXQ$yEpHc=h z3-AgHC``D%MO5loVHsc5@tfsijGW9OlKY*dkG#oI>=f?N@h%3KMJfT_XHB^A&Cu&z z(RYzZ;5dYVL;yr|P?#`>e0*a&9XLyV!uZki0|Un|f19VDYAJ^>a&ePZ?4}Otk|Ll3Qjr%E% zaC{T^ZF~6a57<>t;Fss|gxk9xKN0G{*#L#U0F2C?z`?xc=o4GIt~ec;=$VKNd}Sj4 zr93h7l6QmNfM3fGo{e9a+?c#1`RZij_H+O7(mC^otntD#U;hD1>`PL3<3Km3J;~PO zsqa46uL*iGDEhVfH|8vORfiGR9Lku#IP)0te~9V#M2=tUpQRDruWO*7V>7$x9(m zXuA2q=mV>dZ2ZyR#@m!R3KN5L>efV`rNNK~vKrZ#AXSyD(m-08CRV6i?rIKO~ z>t(f{I{qjRKU^P+o?@~5{^O4}N{%SfMxH&_Cip2-e3nN!mnJtnx0&74%bx4p*vdTM@Z zHsAV0!3+ z>lh~y`~PM-uLtTZ|05jfDE_&b>zbpHI{YK3M@nnv68QfpkBvm?5MQ??%ETWrH40wF zd1b(hIC4ep{J>;`n1&dNhB@7TR04Dci9)E7YuC(<4LG|Ara6bBjzw>~;NtVKP&Pyw zq78M8^^F@EH#RmjHa4Eu*wnbGVRPdJ4acJmcSIZB9c{QX+HfM;a96b9?r6h3(Z+kD zjqiyzzBk%p5pfi~Dx^oaW9q zQ9Sr)8l``uM8Q8!^hU-G$ncwq0+jr1L?2` zNm7=bSl_a*RFwwp$IsO?@vW;9h>Z?OZ3fp@n^&VOb!^1R)>XZq#JAo$fygLUBi?IA z)>j$bH0XtXrWupkU|C$xF?1<3P{-?V65o0o4d?qK69`1pQVFcR>#4*=N&`?DG4ZXp zO9c){1;*D`0ezU(LxBnWqNp+N4+qz`Z2!vNA{D@u%FAW_3mn#ei&OxYL@$>DO%4U# zCKY(=f0hF12)qyAB5yq{@Cwvg9Y2o~8injFAELuzEj4V65zGdqR#rt4@Ub`K7w;p}h*4ri!8J(5N;0k;_JH;zemO5zBz&dqe z!(H`v*WIJK#e!4>m+tGS$X2BVs8Hng6H0}5NEL9G@N%h8&uw9=P>?F%Mr1uz(EFuz zIkh6o#!b(9mVL3-0$Xst)vo;!sR3@I)>8w0mAXVUfLx-FNd=CsuL61}By->z!Rmy# zpXW0ZZUy7Gpl2Lym_<5p+S|UXt(9%)#iym&qb)<7Nw)F)hN1JKO&iaTTok!Dx-Ig` z$mNk&MXspZ5xFix^DwZVS>!^TM5Fb1K-CnzfbJ$)^aK3XnnnMJLR$C_T;WGu;fGz} z&%45Z=n9{7g}>kmKO(~)llpvIJP(RK#2C%l(Z|H|pr&6IgSF{Hj9r8Hre9&K6ZFbo zWsH`X=qJVVn&@vaM)qv_4Z%Nig0WT#pAvjcA4Y%<#A6v^O%L!#BCP2_@jQh15yhH* zoj;0UO~1z2rzwnlP=z(Ump?LLP4|lD2u*j3=LJpoF!p0g$HSG4urQT>Inj?Ywv#CG zcM|;w^pxRI&@121*e#%&a(LcD@gHRDcA|LRaf0YCK_8-!_ZiSlhZ*}U=cR@d*w=?!livLYK-vEs^F!nv7^^84F@pbrN+!MWo=%-*;(3!g!J@RA> z^g5Z|P893M&&zN(Q9Q30li>q0%py_8QC}~E^*Dn_dbWn*__H#o!Jmpu= zf(PX@L0l=GNAb8|qYEi|X0?eZE?@Zcm66X3r{pukEMwHu=~>biqOd6+=&%{}33?{9 zm1tf*Q(R)~QVK6Kb{SDjINd1|VOxVC%~%44b}+C~WLLs4sdQFtw<&Oe8-3 zoX5pX_2M>?@xOqKPoR=yFLW_}P@PDBZbK2p&YjQLU(jW)>mWU;Y<2wk6?ootK!t3& z6Q?@grwhFLHiJBC1Ld}q;TUX2moudE=VTnUX%~JZFDfh3Ecql0J@(^=TVAUs?~f#p zm%J|UHOq7&e)1+Xd7lZ8HycvFye97t0^}V9U#mR_%vcAFAv)aS?Wp9V`r=ZJAH>^@AIa_R?<{d`bqfsq-YxsT_4} zG77$a>KO7MS#*Tu>jp3HSCk0{$$Lr_hOnQ!ow#P3^(glS_`=BhXHDMz0C~@W4^=5TK86^* zzH`TI{RSjA*~MMo+ranBGF>Nbc^BSc%cH(ThnKw9fGCN0GGR`u?FN54W-W@Uq|6z!#>!wBKdx_vQe3J>UzY z-ydl5a9i!G-&aG*>%>i}nh(qXd41puqu-;Nyi9<+KMg5w&poz&Qvvdl;KNc=bh!J= zDNSBBK;B=1FHHaIx!2b3P=LHK@P+9wU)JR10_1%Yd|}4#4ezn_I~*YI&EPvG({JV{ce7rt)J@uUh;C_Q~C$V`)`^& z)gMUSllax~CvYP7kHM$rZ(ZI~2%M)y#NTi0*C69bo}2GRjc-!`Uq<8O&kVuqCGQ;? z-_`(mcW8XC2;lpm#`mfKzK?5suL^eY@F|hI7hT~eB=Y-y?_-V zPhJGo%Y77lXAno_zDM#2>fGId|FKvr!s`E?&Q2ccXlrfX z%g-j7-jx_kMk2O45j@JUL%0zWBX>h5i=n7y_Bu-4RhWg}u;t7o&W_CsD#P$&K;Hb> zF1)1KwX{tB(dO7LyxBq2(&BVxIm32M77A>aI0cuvI+HbLvl+O9$44-Iz@Rcm6JzQA zu|&MDC;}h+=cI5B1hP_~uWfcsXD3$>N$}P++3T{V?Yz~{~HmqmQox1}`cHDF4J}kqRgGTYH;4^ksOeP!I z!;bL9>j>~gh#Eo2KM(je^v|s51i9W9C0-8v{o(rzmd?T zh3N&*87<5=a?0Fw=+@5i8`&$s`vvN${Agf15Pnh%w;=rAw6I+kO{V9$tr-T1e_CAC^sglutzv4)L1^Xnz-_z26-;w@G_9cYrWt%uQvOl%X$zHEwPa%Ah z6}OT7qjgT{uVz0+_zPCtMy|ge{&%E3rlr4xb1GAn*MPQqLJMPuKYLOOzY^iEYvCPM z+fwpM*Yo_zg%Owd}u<^*ZET;IjV(Y}}E4A)9rCx3J?{_+nJ*!>;h> zT;V@=g}>tp|I`)UV(BVg%w3Bxjjzop>mrQDE}2ealEOD4Oyi9va0*W&d^5tgAbc_U z$DIg&L#9*sGcx}c&VN380%5X`2ybNH!a3RRIDQv_|6dTM@!l!r2lbhYP^&K^O!|Be zam4>^glRk}dwgH=3;oYyFCk3hPuXMZ1}=_2#JUK%njPUyEH1+$e-le1O!JKh!=4D! zd_xOAmA{HG%{N^#%qsc5xWp$t;yZt}7Tc~drAIGATc@Y6veDWnAomJ8cVeMjnad(} z_`pCf;6Ii}mvV~)h#(fvJ&rZ5t&8on*3-Rg=d@Z|&Gruaw9`J_ZJ$DtSl!I_z4mDr zUzPD+rR}p$J6i42HnDCak(O_4+YnSnx3$}x+9_1x+@Q3=nv~mKuiKHCM{{Xfykc)7 z=~_JMBKT2+9*^3Hcq&ihM{yz^_7EqQ1lU5vSb1Rq5#v;{Ln+ygDsu)>n;Ou*cxme_ zx>{-5T@=MHVA}SuvEE)YKHAeZ%Dr^;;)~zIz4Oy5y4@8`E{aU@+=*|7=Q794`P>}b zngHZzVYCZ(B9i- z^JS)|OwF~HmawusYm!SlI|@ZhM>KHWmn{@b`hL!tJOeMZi%Z8$B-_j`Hrt<#yVCdq z+Z~n9Eof1>b{}oYTqb%YcT5QD68MCkkCN?bnge4u_7fg;b_q4%0~8-X3ci0S;G7c7eXxr>=(U|0($X>NCgE2@@%V2VieR zL&Wmz$~<5~TKGr%!cH;zj^FI%{u<0AKG)|?8&>BskdsWr)8k_abMWB6==Jbs(`TAP zJqi5hfxZOh_5_Wi)L{HTg2xp(U+I%vqa$!*GM?s4ksr^ZLga0&QjwHl*mP?%a(b#y>4SH=#GrU!a&NQ}Ac#9jPZ8WZZ$*f=evx3g@zW8af@K zrS#NbA|b|=ihwO?m|=jB9nAhX{J~k=qXYIhlNo^LG&r(f+D8fDeV@xwy};~C490JU zn!PuquJ5o#CI{mwF+9lk=}4D>K>AHJRPFw{3b)`|hq8?oXu|ZnJc!Mf$nHVPT77 zEKg(BfYV%W@jPyh058y9UhO%`s?)8Qh%&PL!+D2F%43gbq@ku&jO3CG2B!8|ZLv~V*Nuv{07XiR73i8_`NFF!Q9C6#h_eMe)t3H)N^9bBG^Az;t>XmA*ZLDC z7s8dTutdsgVD;wC?Zem4UH($e7h+NCaE52415p@4g zA;~BlSyN%g>{M>e1sc-?;7GR^YcJZ%yJs1l+S8(#6DscNz5+enmR7In+ICEICqvd? z#))#VHkz)35snmEFtkD}AwKg08PGYTq{Q{pb!`W&QWs4}o?O>(h-s3K6nx-UE1CWb zr{M4_W!X&#n?UomX-W8+t#(1hc<$0OV#(|V(8+M48+5H0O2(clWQ1DW1GSJ6s^~!6p1K$V4-!|auaxK{gpINW zvf$G-S7L$=WhO4i$mdI3sFf#+Kp`_rg+hs?DNty&6Wehr5f2x;h3pH z-hDu&8hocj5e$$uqZIQQ@zH^>GL3jTG%IZvak-}t(n2oSp~b5O9*^I8(+NBq@|u1; zYU|2p^z`m?;>3ke(vXE3J^T0hOj-dYL)(GyW>os}Ttf|wc zXEVbkg#krjc`iHSbJ3tlRE)qa2+XmRna|SD^^<6&8vw|_R;+BMWoj;m6CYK5`K!(! z^nlBnfrLwLsbb3#yWmJUxr5uC*LPz0WIYL+)>nVJFEiqB1LDJ#hygZw=?7v_yue-5Y!L5K~y zF<&Z>kq*@#ODMvH7{bka=?S}puv~r*y|G^Kd6E{=#0!P#V+-?eOFz(4ayAQ6Xkm4} zKRbsV0VSoZU=xMU`mX8Bxx&tsf;psMLVhT%Byoirm+5_VQHb<2FVFx%q$xXXuGtkRWb4O&0_iYu>PmXsEN zxwr6I@;CG?v?Z`q69i^9rV1t|^6F%iC7{GpTT5G`fU5G@vBiojrKU%g7QW|TZgJ7) zs@jt6Ri2&Mu=qq=%lb$xaV2LdQ9{{pJ<`Kk^k%(ehw{sZ6~X7qBv9|*dzj#?R%!)3 z!*0@QtR8Yw^Rk(o1NICq9vqGPJV>xA=+)w~Y(q*gdKMR#ae|;Uy=EWwK~MYKIhG}DDBfF1KXSICF@*JJ4a5v% z%beG9sS?T zt)|CN_Taa`p(@nZ-%B^nsqB*PPNYzBs_VGOZ44w5iLTamZ1guft7vEvm0bqtINohk zDF#=jIln!3VU1#}=9ZReuh5du%dBvM{B|9N%RTDz+96c#;e$7r1GMcp8ShP0VNr)1 zW55G1yu9%?y=E$}0L3*R8LX7q3s-6X{%b@Tq3Hy3{wh63JkG715lj<%mQ~G-7 z+2sNr>{n15LIV~>u2mOan8p{Zcze87^75GlbIsQ>+JL-ftR4(FE`^immW;8Fq!7i0Ki+6P`UZ2I;S9YrfeDUtr1w>-t(?!Y-??(jiZDOE0m93J$#zB4OXb9Zio zJ9el{Z)2!;yz-oeTn3IhAC85u0ZO-J7zg9Ywa}&fNyW0LQy<$gPnmtQv^?5Rxs+Lg zpQAOYv8JglnI^1tl%J=TOK)W1Z#;xkNAF#`o>dnaie4U;;0?Q`+S29CS-2Z{&un~IDs4;u zyj3a9OAmJgP^3ZV`+C2el~!FAtm|HhBW1pY9nX`w4?MI$H8QLR>MIL{l|26@W!j)G zbHtaW>nq*JF05V)|DbSdD=!tU5BBUwHJ83wx!=&~EUw?CvkOzS`UbfKR3`HrN8&+> z@4}*cp2o|sxtFD&0(VW=viPzTwg`ucYh@ww&7C?{SjH!E{Lc3nBag3$$d+KryI9lE$KCqzLwL5?MX@BAn8StZjtl?NjFQ{<%mDm|Md1qKAyiL|CM~?9r5L- zW9J4M^N~}>AFXe`{I4&1ICAZ#GnYL5`RD7S_(jHEjIqd%o?xWmd7iN>7Cp5Azb%h~ zzdpLX{<&t(&9*aMF2x*`F%c`~IFE^Jk6JO`=P{?gzonbOA}>9&$aLT5)##@o8Spu`Ayb|3>dO zE{yT?={>CFo@XNsKR)xho*#aTZ5Oev$y48d_73=g{~mjK+rP4>H-a|fhZq)xYzEzM z){P*JXg9pra|-YAoWe^zr^17Mv|D(hk9KdA@ePs+?3QSElMD;&o@h6@z$dxqODdqQ zqum!$xIWrVgeWf;l$Q(2%LT2M>AYNodAXpxTu^eMPx*QIpuBugUOp%lLEs_$sAxK_qkpXt(Lc$MILJn1J6^ZxX!pJNA-J&* z|DcCZ7;#%{SZM1iQqc5 zv_&>?rFb;BRr^J|c{IYjxO(RpAU>7u7)#*eWA9HQjE_lBo*$I=MHKTQevjejw#y*m zK7=3PZ$*%Km!u$U1Br>y|Hdc?TM#hog=~Z@b{)^H~FHh%`hS z>Kf}CH#BZ+Y-nt3Jg>2-aZ|(Q#tRybM;q>lHoQC9aA&mPM6}_qXv5vnhI^uo_eLAv z6K#BNwDG=Zlu~@9M>=g5sbZwvDXp> z-|L7X{q;nf<>>1ZsM8Gj35bOO25c`;@bRAfM#g@Q!mT`sv4ljjMZWd4r5F)ZFk|n< zFTVBm`y&%LiK2GXL}M?X0^KOjR^TeB0L;6d7TAVD)iH__C~zWre`ITlose`^(!8WcB|R?by^_8UbW;mszeyC6@*|+T_cQi~ zL{Z3}fHrjlVoS#Vg^d3;#bfsR7a4w*!Z6T_L^10`F&$F4i73LC$nX_1e2omZgU%p* z4}}LYJAqQUeKI`_dL`t%4Rn)%#*pbtGW|B9n9WWQ#Vq$rL?Q3fl0FFAjMERML}@J}D{Lf#m#H(ibEpJ5W4bk4596K2c1${S-$0 zpro|kQ}_X*n3_K%!w*XOQAwYY^xKlgq9Wf;Nt-3TPSQC^^O8axUQVN=ntdo_{!MK80kXG7r(~14(&$a z7PK=_^hMHhJD@>cwp&6R0nogmEY@ zUzI_rPNcss??o8yZf-;*Xa~)mdNH@7t{*<2G00Px-obb26l3khY+cI50NwBY8R>Z(B;lp~`jh{S)Mc z;rpN9Q!;|&{aZ-B|L`gIO%SfPN5k8_%e_VNDf?{#pMEGAhePt+A^DUHlGmdG8vUS) zZwP#ITDm%=wctDz0DT;MWM|Tsk1)<=;Rt{meep}~l{rDW>BkwBkg^~B`nmlz~ zg(BA%}upv3nB7vCZ}0nO3ybR#V zP^l^y<@dunc3VDo?zd#S5Fyy)&p5)H*yCE5diR$QzR8N)$kX4Vg-_#rvsJ)G_GeZa z$-jX84Z`*{g^;I*zk_tTwiX9qSk);g!8B9(_R+xp!ww+55$_S~2!cVT<9r!MFwrqB zoz?)u6@H^D-0KQ2xWeyth2P@}e^?7&gz`S8g{gdks8t7rzk@JEkqrq(cKu*h<=)|g zeb_l8_X~S&tu@qW^@Cj9MR=YreAPC>S0z|gj`isT6a~(wh*lJEqRx@Fw`gQ_6~*we zwhz(#PS%7!#;G~NKevPVV{8Tvd>P076kAdV!_&k@z9qQO0fJ(7Dr*w5s+nKpHgK>4 zx*Q(Cvur*yhqqNsZK43`VP;w&GpaoiG?(Giy~RmJrYcP5r{;MHu?Fg>?F6*; z^C(0dpgz_>9i@{w<-x$QYt7SQa-UFWMr$*wgnlj6BCdT%0t=G-M^;!OWi`}QigPb* zQ2m^0%l)mDsvwM9aqhLn&Z|ldxK**?A=efk4j5=PP)8U6Uv#W#6OlmA&lAe%{t|1^ z+4gV%02fnhtgC=ItbsaueIQa@gV|t)YuIGA&>E(umS`7l!lIHr@ zw(MTz5EbxMf7ych9_AXTBL|@bj6x06G3Z(`5QYy|De$8UPe#FmCQwGGaT`WL4b;&L zWhQ(BlAEc4I_e0t7D6j|+z`g8fja7+_gQONq#I z0wC4mmM}OJWDV32U^4hd&FZ=ySdHF&&w~-)C)Yq7JtqVW0gQjZ<-$(%i1RVJ8%U93 zUMe6+@o|_-w)$SKB7s5Aii+w~19h~%&a;P;tHH=OVOFs5({QaKa)oRR%addc)KNgl z+88*RMHH+|4b<_lhgEP_o#s8Y2I}Z?C*(DRw zq=nB#kH@{2g(6P3%P*^QD$bG&fwv_}it8;{4b;(b#cZv&4$Mfkz63tFv9pq?YoLxR zcr|LT*7lhfB4iEJF|z=dVR-4~g_>6bb+m73?NR0hP)J~qHBd*Ie)Pux!8VioG-{xZ z72C|HfjZLEWuxAz^-{rn)<7Nk++J)TLS^*6JPb8vDSPk+j8I}~ppM?%m#`tL#@!(y zHBd*n$kad`ix9%qT$z&oj*S|qV=;`nZ6pmgP+~;#2e2+^1nb^8)cogw#;SojdhLxU z-;Om<$IPZk0bOz$Lv)MCs-m`?M)X5kTp=pn`)qrE>uu-G5}1bim@oY-lvv$eOjEX`dS&IE_1kogjy-VAp<`DC~4#n_>$Zihhyq+N!5`4Lb8R$R?s9@29{WsK7`lc`Ha}V zz7nTG%UGG7s@NK+z;|o7o19c3AL?V_g zYan{P9Q9p#iC-p}n?06dmm=vsk2mR)d2;K#D%mH>gw;oa?YR(t}uxCF?CKy*l;7>@kY zi=)TC{bK#e?&nXW?>s4x2!S$mO#@pxvz?qpWcz&C$JPh!meUF z1X?3&zT|X$lIHo=Z=>Fn!?83;I7(02Ui*v@XIFU@4HxY{Em~unNFJAh-GSkHZcC z2jxl%Bf#DK!}olQ!jQY3b-#+rkO%3%b-B3e@vTQDkQ7C|c-5iWy1+8QRICYh*+CS> zx(0MNumbuh3_Fn>qQHE3fWolXLquWc&k}{*{tHnE`D@VKF#g|D7<}IYoq<2|pHLWl zKP5_yfQD;Ad+>w&oks{-w6-C`w*uCLwpl_WPj3E2c-C@i|;$&o0WX%F8m+>33s{4w=s67OxKCK z+;4zSm3x6?BzY(CL*K}&ynhEiFW`?Sz@XP-7qBLdBaZ5!+LGkas8Ke@Df=AwR62## z@ok*w^1cAR7~)8t>Zc@++{$P27F1jv$Wo!!JerrN* z;PuhNhmk(0r57CexAFSu=>(=RtMT9G;J=*x8p5q=azy>fetP(~klv}Ke-_~`E&M3L zKd*(qjBvLW{xgL8v@oq1{aX0%5FXUR-$hs*b-1jc_R-UyL-;0*|9?67uVm-Jwi8-9 z)khCsjPyAz{Z$Ab)xrdtcdr(1L0BCGhT`mBjqHt%^z+!LBizJh9pO!`{F}JwPe~r? z&r2FV%~yB0!k=}8pKyi$!4-bd72aa?1u-99>k7wR;WxX&^RDpyuJG@=!cV%wf9DGS z#1&?i?S+1qxx&}E!Z*6Yhg{(gYGJx~`Z&VB2b;VR=NH4?k0AU5gt0vF@K+EX!jI-3 zO8+OE-;5uv85AaX-y!IX3tk?+1mPUQUzg$kN5EyUwE1DnWb#-G%V>qcvfJ8Z{x&5D3JbL?5S=zC$Q89T zZi5mc2E}T+w<|5$oN9C^<*iz@t8%Rhw4+=nMo%#!4}tOY4G#2}qlvL}|5zg4$6JXi zCl+^9$A!;RB{UDuPFpbXC?U6yTQ&>X`AmKmpP>pQADJ|lIcCo1=H_yEC%3pTUCQ@Tv&vY&10O64-}G0gUV8!$L8C4 z)S*RHAu*_kcRoM8V&*gCfehGD054jcpI=?8^()N4$!VR`ylOsf}m38VertlgfI`VxA&ua7;Bgrs3ZH>)T>2mLW#Q z(utdB^R|kq!7_Ws!V_`3$jl!&Lt#}X#tQOOUDgTD^dEhb;X zJ6;QWn%4Ec9v|BD4UANntp>+bsp0q|JO_x<+DWRxF)d8ZtxWs4>hTyfYWI^E3j)r_ z(KfIsp(m|r6OlmAjfLSyt)Hg;9}!nvc@k+%)!>-Cwsuz6U^a5n8g?&RXbq032FEm3 zUC*L@*k%omsRqZyp_Dp%mxqWAei(ErKp8 z38Um=bQijh3wnt=^>@Xok6|kkC?3d#%vytED*n*I-S9OyriEo4{wH+rwES`DxkGl( zfV^;vzPiVpnVK>2rDVx|9wZ3)dveQ8M^M%?60IAQkTIAm_*@2um%)*gs;x{7j_Gj0 z;6O_yEm?zOa)CM2;F!2qUHK`$w>ueYZg6wa<8kjUSHxKoZK)(f;0rWWp6lgV4UWn2 zEu}S~*Wj4cy_#(j>&y#L$-9?ZS!!@h*b+FmxR@_xCl8<9H8`dk9FvZ0=FvsuZi@;! zm)fUMgJbep2>h*WD7c{-9FsSmjj~S-j)`xUslhRMfeoq&h;WMr5{X1tYrEOD+w^%! zXJ1eRj7t)gU7pP@;oU|RQ(_H{NwtjwMyU#mI^-AwL7SXHHT2l%U=`Y=Bm&YJh=7l4 z`aEJSB-P-UYH&>6%c%p^A-$BFIy~pILon3fafq9o!}d6QKUK|q=@3|hW2(V11wag| zmBrC#JduCM0a;b^s)pd^TLA3<$irjN(#ud%eq~(?Db(PYJdj~a_cLWT;D61{y(}$M zgJZ%|jcF5`#f~0ZD}(3h8{M^D%gEiT&&$B_SK1mJlV&r4V20PNH8`dk98+d_W^rlW zF%#6_n4DMm#b{IlOlT~9Q<2@YZ-VeGv&C0~W2(V1kt^i!)PQ+#$m|(5dxp&Rc1QOq zeo3r4lSGwr1vMC@wUSeVW1>cqPFZ#AfiRAf9ocGdOaMa)>Xr^`2~+F7gvsR#ebBHt zwdlGEbPbbo-a zlBF+1;#~DDfmbEBJJ#TsLP4$B$U-$ZCg*e5X;Z7?M0!OM=u1aH*;DPT+l z@DK~NQp&4a{V7zS3Co3I+Vbcf?}}V|Npkbq`0SQz8%|RwKD+1I`m=1i`C>gIG@@8? z%PB%-+MHysMchLhlIg^2PE+cM9`XOqlOIf8nQS=w+s`$!ea+3MyPv!N^t0EtXen#LSH9j19?L|*VIVKXDjWjm^ z$4TNM#YocCNE2a{eq5kEMOgQHf>4Q|C1zDeZb_Lq{ z$N3XI*PPW+uI_#KGSn)9Hnq#Y)RNTvxM%}lY7r6^wLX_RY)J)Xmq5>=8pi|*7J6X( z+~9`f)3e=IJU#L5lNTgkk$jMIH9p85=uN%>$Y0Go%z3VSdZO_()v7sp>ia*vqwCRg zpJ?1J(7ez)hBllPyre_>Dbe;ZvRG_lg6&`*QT1;)D|(IKu4naU#91tu?#lRJ{inj6?PXGE#Zyqy#l*oI{H^FPVo z)zf#TnRT8OxL`B}>dz=_u)R;KvmHs*_Vug|W9x$Mx|6M1T^O$m#ue|`5q9O-bAzHb zF=;13uVqoxisxmU&(auT+tnC~K(ZK>)DEqusGf90Sqz8>-2gV}=3)Nts`?#`+d21X z8d0eKY4F3--Wv*q+%(yU&X3^!+&a%^%*@L2ENeex&M#$_vm|E^ep~P(z%mL`nFM3j z7$vgB2k9&lDS?58ymc|?&HoVCxFyP5e~68WD4d+5}E@L@~|+EC`M|0_X=0LG%U!j==#m4}ysx2#fQHb_n}2U~h5pyE(2J zH$3pcI2IMbNU$ymrnXOjim~ej>=j{oy_V8}Rq;Bazra`v(QZJr5RLO980!^nNeE;R z!B`TIEJT4}1yNiXg1aESz{-){zzQ$y{Ex>EQuyZ>8zI`m*eFrpW!y;gO^k75E_9fi zDGYtzLKKAnU5V>8Nfi3EfR&iJkf28y@Tj5W2;1Ar(;B6 zr`w34ymt{rdG98Q^6nyvO5IBo_PCEI%DtZ`%KZS*9Rhrf-N4wdP&mQZuM)kQu@4hP zWj{(3_PGgUy}Hy+DnlLwU*rkcH!K1BfHyJ?-YELedg^qQQV4V-enCKbfb-%ip)aqe zN>^$sQ8(?`dh3aecWt=4{+_yfF#?lYk4_*qikXUQbK&}GgFb5=Z^K!9>uo3M?ou-W z5P7%~7#ZtnlFKX=1kj9}jG)T|Qld!aT0qzJ)Pm1FQj@QP#<#vxm?FOQ)}^iQ#Q(SQ z|D#*q$<=zLRBPM%s)dna9dtf{UljeCn*>9DJx!vQO;bHD`x;p`rk8aAoV)@B?ZLko zXcN{Nn)~;>nlYTRJs3URL|-EyjGFqy+}qU47@^S3v@^C0x(N%=t)NYqGan#|Ig{qV zCd|2?A&NQoBvH(ve=Nga2BmVJq%anizXshDW9%u=-F1w8o8mDSf0roc>hFV6c`s17 zi?NqvJVAI-Jb{)rVa~lwhPQ$4Mkk9=JoM@!iZ!#3XdG)0(Kj;ocB0*=59n@S!QDz> z@c$;!IAfnCit;}PO63p)+3wdd_BDzJ-}i{dakD@a@?Ii}a&Vo)nt%s+IZ?>JhA7hC zAj5A0-TivT#wZLq(?lUBPZWGdiK5)&pj7Sy6o#B%lkpG9_-5FFA^md*Z`#h-6O@j% z_6*T_#=b+ehp``mQae3MVU+h%3d8y%KBlTZp1xut=1Sdi;q) zo}l{t!V02MFfWc@(?ArzmVsz~tu zTlpFZfE$z7Y-lG;^88xjVxkz_5X~>hE+LA3h$8rf*=0o0PhLTkD@iBz0n>UO5ya~3 z#P^~HC+W>?Akzre^jX-9@}e8_1FK^Z^y(Eb%r)Fdl1Y+Rfl}G(=s^KrJ)lB1-HB73 zZ^I-|EbV0LtPN*mb5)lP@O4|Mvb_*S7vb`Fd*Ph;9zs3Tp-$1&9OZs%#+E_6if>Tz zMJW=;--1s+liB;jLP`fpIC_XND#Lv| zhzQY&v`@0y2~ATyIn4oPluO0 z6MT1yWXFHEyzgrA_!#n$_dNJ+cSsTex4iseTR%PqedHYn-%1F1|E|g7W7tRDhB7th=BFn#gEOWqFfL1fY4mUq7<57Re4yyX36 zNO?^QwtkpKEqSMKhPfawquAx(8&?61{w2=!{tU1)_I-3_>dy_5kMtvmSA85E#7(2J zuVmxof8f7E9{5foj^yp&9HKur8Lb@1*ZNlq`?tNTYhMTFo@jbkVlWxOGZ1w|@YK={ z;RYC;3WtULdljYrCt&}&5qve!LIK}f6yeUXewe=>hk{2aEU5ze8)uKe08-b5w_RY29|ZCU&@vdKC0!v&5`~JMwq?rR$K%7 zW$T;<+AG;75WdBVYhb@;om2X&*dHUjnMMIW8rWAI>91ygjqtr%I@wbX{{zzBr=`;c z^#fY?UlIP07XB&14{G6a2!B)yH{$#uEqoEqKdFW3g8b83_$r*+xVH`LIxCIp*T|gh z-^i|aq@Tw|9N{K*NDI@#bix(>xGQ|h6@JPUe%=+nP+bW@Hp$=a3jcx@ri;uGggaoP zX3pQh4kL^p?~{Z%dkkTkK&coCKY;K-obQm~&m&9^&i+`2zkx7Kp#3uZG{W>?kNP;} z|9=FdmR_)#g?x4jZ-%GLnU#g9<=o;z!56sJMglElRhH7LhUorEg{Y&c)YnyZ<) z715Sf;!^eyyd-3oTxnLv;fTb%nJLQ=>~_tXegZ|RheRI`SFRn0p`BYiWMZR1W=3eo z<1|Fo%-kGsS1rKWWdO(!P_m_#4Fl`!^#qE`nVivu#i;_ERojrv{)o67tJR?=muEq^ zPOV^=%wy~E%EI!}G0^EOp2Ww;V)5bBK&;p3ef{fW@TDTY#XqojS6AzDOvTd%|au1@;D zuY;fCQ>T$x@XFyy0~fwDun)S=1n8%Ulqr0o-wU?`*`qB(ok>J2&#uhFqj1YK_WVKT zg_+!;Sl=Mdd-=JUT$!8OMKV|CGLWM%st8Ghql%j5P*0-IG^6gHxEf-g?KJ=E5`&3&Dq%N?Y*YGn&k<<{6tbdftCZ*-NzsjDpBYc32YPQvjOkjY$ApN_b z$-#I^zy)JEGKb>ne(2YUblKU5(miIp?*P8uOC{jTtfSRVvW$KUj6Q?iK->~WQ4WJX z(%2J?5RSA z*Qe`67xF<3pg_-ggI2GI!c5JruAQtJ{%Rtg9v@4Xf$dl=z^sLxT1CTIGRW~{W~oqc z`l_)yroznhE=r{u_}C4PRkL$*D-c$K*Fqr+%V)$#2g38FL$ksYg|GK)RTsn3)(E^) z_2;kQuPRKR02^^6)zA&6Zhva{t6nRb2dt{MWjz>c_^Tl>9O=5U#f6dT5$9v{8vbf| zD6c_JDy_-6Aik=ef@tOAJMenTosom8hHJ1I{%Q?>Rl1lj29m}6Ia$MB^*7H#Vfxs@ ze0F|tpr_<$vm7>in0aA!zCSyc_w$^u4euKMs?)`D5wNOvI~1`Q^BJGFRmH6NS*Ncx z>uy4^;%UTk*6DNE;*mbIyw#G4MsA(}8vL5y;wlA$iZy~S9Lp{jn{H)l_^U(8kA{4e z?A<)pkS&qyz&S04xAKfZml2lQ4)LKbBW>*2|+Oj@~t|cb9kTsRPtAYyCOL?br z;c!;w`LH4!s;tbT$FRAflB||Ns>)oA)vK_z+^12)U#;Ps-mWDhw}$w7xrzCJIs zLTW-Uqk`V&hY};OZ%l%y^1F@>B?ow=RkThGf0ag`KlbF%Aok8yJcx#>LMnCOrdFYa zLrx8Um2XLsQ-K15HEQ^){$qfqsN7W6#HSAhqqld+#6vcI&qUt>R6I5uQirp-L$i~M zOXgH&YPOom*&#L6A8+5ihxA@6J!|-@S)li2%7yrxSy(k^GX3gtqi`_ znp(5YLMWkY)lDqK(KQ!n%wXq$$@f>Sr)=y>sNt{L*X52`#cEuwEeO<;=E$}0L0*Lz z>(Ny`3tE>!;aO4*e^t8=boRHotSP(KS`GOc{wi%DSS%Rj-8hPGK&u(!Qi3rF=j2s1 zCT)eRdJ(`?Tn&HK)eExA`0Dv^cG9G%Z=o2S}vC=0z%~3;e#us{8>$N%Cjw}B9nxEdaWD?=F#hv)amV(PQ!c2pj~r~n z%jIXYOBvTLstRpnX!2-3TML3DwXcIz^PC}hm0EjD&2FJ z>^x3P $jdAPEwY~FKQ{m@muhQpo3y1Nk`5avIRinjHZs8EjI5Xqg zj}c%-wIYXZJ1c{_2UECsVHLOFRLjm_cs-E{sGC)i%4lR(rgMuGmn*Ux@f$k#?P)7t zib7GXJZBAmRd@*u-{l1QC|`PKGQm$7#Cm7Lm6mQMn>Xy5>dwJ|RLd`jXXDFKHF>L2 znwM_iR=ENV@B;YA;?m*Db5>e)S+K5qHQ1@#2OersjSTDkO$~pw9Q;+MqgUJOG4^@R z#e#ej@(&rpT*K>6feb3H;9l@J5Uigf|0zhVe#)!|e5+qst{#v`}2=F(J~2* zlEv5qZwChDxqb?5dz?Mk_%OJiKG)x#yw(#tbM@573-8M3_rLVa@ki@+sGJc-xR`c` zFfOB~sKnUONb|c-Mt~W)dTQe6mM^~lMPM;pb#5rKp(Kl!h>f3f@dms(d(u^7pTTy<_ZvZGDOxynB8zM5pH6y)C$dA2T6 zcP;d4-gHKmtMSiY`7dYBKEqo63Td(Yr=L03A2}Mi_IzO8M)KW9S@RXB5205A4-|N^ zJU?Rc`>%KuKKLJqd`8v$>yJkseC*+KgH-x#nYQExS7MTGB!BkX83}|89?NQ$646 zmCu}IPhapjwHP6;!l%1D8aJ?QKRdUP{p?%=+tSUp_2G8`9Lc{1zbm;zdEinIpk@UB z>vhOYD^`JR!b3me>MR}vqU3&_N7rxB06mE<7DczDznh@RdZ8(9R@DUEh~ET$zQ~+_ zQX(FLeBwwVT@oQ@uS9uzy>QG=P->SFUzg(&#nN)&wS*)|HDhKeH40Rl~| zzpL(U4&Qj|1Y)9SzGRQqjg`dvI(kT0>76Fwh|rEItUg5h>;S! z76267@Zea_%IjT#a457c(6?1|0bn+9O)yB-Qxm-l5TeEeelHhfCaPu~kKl}~ps+)? z$?9WluV?iY5) zDCX#2qj*evpCyXv@G+v-G4}VAj>5ky(|;ln; zl0Qaaq)$^A^_c;s`s68mwFIezykDhw(nHe6C>{B~B*RZq82WsZ!r*^i#{Vy(nC9!F zNJsfQK=*)e7bwZ&AeEpToD%tFC?54(lIeus6Ri`tJy9~Q09WJyixOV3o@DbD0v}3| z2zQtzVeit&is;8p#D^Y)tPD6q0)-BZ4H2+TNMuDAgAW^24l@KtS|p+$Sk65U*obl6 zWh(JK>%mF-@w&>ioyhnQGE!dHj2~O@pY+h>Jz0-@__+^MRbEetl&_(ezk)BkPEJ(G z!S|1*=WxkVZ}Fy zbK+AXPJ>TBlnlCt2*X#9d`bq%dz%Vq^iCJwtEapX>>dE0j_CFt@KHOFzMJu*gC>}d z@;uRtLq_}- z_{K%DO*lE{d=_jK+HiHtZf!Ar7`5noBF*N_pV`Ds#q?%X>OvK#cdbH6N8 zDUOg3KWcH)$wu}uElfyUllj|N_z9{yXT zT%nRt-alFAl>Z`Lo}NxuS3MR_1N*6UPW)TxAp<*Z#fkFt@cBrm!6l9cj@)S5pn=g< znmPyx&`zV+MvmNQr=Q2-4*n)~vlhM>jK^Hz`(5GRL6|1&jrb9g-YJB8asEab{w~6l zg=|deFCst_z%?@bvLf#}2Qxk0BrG@Kf2y!^CwA4Z05=cAU4WBSgN(=V<6Ka93a!ow zg=Zn;0Sb@jQlN7Lc2_yp9MzRWo}n(}G~t+ueJj{?zfhRU;yCBY_Z0pE6Ifw5YOnh<# zjTfc?8&}BPnpOF0&}<6R$$nL;fTe2CY;qGmNB2^QZP;P2Or}F(jUO0Djf|P&!>RF6 zG8~5j(|}ZT^svK@wpTzm%tU%zc{dgxdw*QiLtS9z;`*I&xCFoTe}3p8w2WK zyf-~CGHl*Bo)}MAryxvj)v(fdJN^*=o>ihBlHN zyAiCn@)|=8noYVK3I0-Cx0u|URob+!O4VtY6&BptH z2KsiSFtdie%qciL=4$96=PJN!!+zOA4;##@GXVss`J8Scw2u}l(Zv=O@NI6{f@vRL z4VtY6%_d;gO7zk|Fs&Li+mT$p#o8h-P~Gs&p}G!GFmE+zwi+~B4VrB}OP?-SpMc`= zTW>ny{Ibtl%Pbc>7Mh4VpV8C1Z@2df8z%GqeLi@S0hyugK)UQAc`lBYGx)$c&j5y)id|Ial%~peE^SWKqI+*1vRs*Ff*_*sFIl3jfX`qM25(@ap@^+wO z&oOp)_f$|kFRrX|@>%o1DEtJ@OwEwT=BflCe^1W!g?gD4sX?=8o|CoSs{jsa&}_Ch zPHnsaHlnZ`=nAojnP>6t?h*hkFwr2U01wLwM9pHWL9@*)E(N2>SyLh17JFM?`XaG8 z-Hv;#`9^V;WC(nLrlhzYHoAQa7L{7euO87!cY5B{v!?hG$qop#a(FAx7_`t>YCFWM zIV>sR5-l4_8vAez*o*24M!wCR_C7K_P8Q87RAEqc6{ffl9ovmR+-@ zosN`Uvz1-573!g4s3eDT!=dq+L^zejdAOqyPO?xme~l#!xH_k@Yqqj$Hv8GaI@BTtyYqE*)<#Ao0TsKrZK>-F3PUiY**UO^@au)iL7Xg z7T?~IR8?V%6QjajupE?%#)xGrP1!YDQI6D1)igI1PKCx|!9*!u#>=kR(oR`5_e}U? zJK)c9RLRj&USp8qKf$I$=KRhAtFf9-wJe=ZChIQOoZ`vz#6;#Fquf)^m9_+@X={^A!xTwZati^>|f{PKFOV zM(?$`ij+ePWtjIz$Luxqg4L`Q#g16Ej-iqL!?@I}_V0Eii;dWJ{XFw?sEK=KvJ}Ve zYiV9=3vt;so1HTxXx5@9;oU7)&2anec@dl%JvVqiamZ8S%uTZwM&Zbax53Gv%6TSG??+&E831aW0CaN07p*Qc@|t zp?=t6Fi*01tJ6xYbdh0)A|>eWI#4{NBBp`)`Q_kIcFm?=kr1oA%&x50J?bs3eS4>G z8KwV!8Ke<^Pa-hZ=i2)XfJ_YZpz(oh$J!ZUD+;+%C6aLy}|MM*Xb@r zE)HeaY-r78*KFhD`g-|2qM6O&u8`X`b0#b3Qq7!E@$S;hd|`wN9QFctK;O( zE51*2jRvE~c;b(H0_y@71vK|yJ&$^xY=slF6VJpu*tWlT-orQroSJz87X~g1Yzv4u zxaZoqxDA+TxMuNOebuRLfks0dgA26y3C$YsSWulKTe^&CFq!C;zZ3H++-Rm^2`&@t zPD@u;+#8k~F0EhbgZmh^k^eFz^FeeR91k7ED|L8$TR;0;=23eYBTZ9`c z*k~s+?PP+RyV!sag!2f7{}gWaAGYwx&kDKX;AZyWtAJbYh6!r2LQV0nRM|-GQT!QQ zbgg9GyO5WBUV|S7|3iJ7*w?@D&F}itPN_zL;D!dd(xJqa6ioU%AmPYNxIwT{fJO&V zE9Z!(M)TEj85$Bbx;22QVUU9uQdSKb&K`uVux)-d!pqQ5`UE^k>40w}7_Dqnz;S}% zuq7p6axmk;KjBpdO&H91d-YI=9C_=8wt16A)8w8EkRxx>;LJS~fTQ&xuP$~EbrGJ2 zNF=-^8$>(rFXZ}wXr=cE(h7AUBflL0wv&ql%L8R--BZNxL&5GjXh8zF!-DtSH#_tG z@<-tD?k`x%-&XH0g!g$vwp`DEsRkttB|n0ylW7FY-&DhdCyV%bs$#<7{M~0I}sy!Q{s1k7s58UlY6vNxe`T zrib`hy^VAN&xyB@4+C!s^rXLB-bT&=58XQB`3Yi-SO?;WpBxQIKJIN~A~ZI0 z7@kJRiAY{=BQ1^1yB&HPxelEJkM3<`6E(Sly^WBE0;^jB_)+NY>+Mtr{X-)?Lw;X( zMuZxUhBdN!eqM4W89W?f^}MJmzcSD26QM|E1pFVEDDZ))KA1`+!eex=o(obB`orPq zWK3g06nYFVvGG4+FC+INN069~J9F;62ILBi%O5hqYuKj^Fpb-f0H#{ho>lC){E4sv zOOcZ%xQd-Jz|@wWHo)Yr<3CLBYW7FKBp>Cm5&5kFfI*ng7zDrK?lZL3nayOfwO+FE1qUL>>uj&^{D~PA%<|ZabS3)x9eK}kkKi} z$k4z(ql~=r`a8KF4+>PiHKLC6!ZpT-uYYi_m_A$Dch}>X8JuZwEPlK|)ha1eN4xRdmt_V{2MP{$tZ9q#iT^cx9$1HQif`-FZZS6(=dCB28J-Tpq` z4G^>I+Tp#;X_kRL-*6Adq+=BQzL6g7EQM5J|466m>prL+>K*p0jjheF-Y1iErN3#P zw{Fr~ujJY!suzYbl4@&n*>6PIZ$x4|Bu_7!z8UCetBn@zliGQ1c}XHaf%snF7*T$N zl%s^<_^_=&mhTZ78JU_WGDjj+^lvgnGfBY5R-#yHP02-5XTMZptVw&tY1f&`ej}#B z@sjj!b(o<{jfZVdbQI92GwX)CPAL107@ssBm@i$Y)P+`{x`c~>Wo%i}=|E27SH*OD zMRHEgt$?`6IewmGWjL4pMv!^S(sT<3awfK%=PkH%nONnxN>VUmvX)l%8&UQfQT7`V z#1cLN*AH|*Qchda*F$(V_ehY_p@x`NB(JjHh_c^^vfqfZ-w68=C5NYqvfqfZ--rMIDL--lBAc@65eeV6@4 z@B6PIZ^RL$>^Gw9H^P28HJP6-`;9QYUfR7yXzw42No|wSS#>H{ zl1nWUzep@Np^gP3!DzOx298#eCZ6ODpqRHGyYlL;1(uy**>6NNrk%6Rsds~#xC;zr zJU+9Mby4;kQT7`#2}8Yfw~-c<^#8K8x3b@evfl{vpcjtMwrNeRghqxhl-)gDgR^a= z@hJO^2&QKEuDkA>A~YQwubbdkjIu2$W|Oe&ljX!iR7({5UG}v@IRIF zh~ufjF?>CSIU(!ToBR-FVnhxKG9u&$DBR#0@tbYV**G-FxY29)+La$Y$0>9h;&t#4(D`Hw#n)BC&y267mWy?n*cRfl--xo`h_c@Z{&_u?%x^MY^O#Zg8zFp@7}cSS zgdVQnDo_MxyISoRx{ zbFG#hean6$!jW(amb(=?U9XPKOio(PHRqTyvb_kVoh0N}a~iiK7Yv1Gq>ybnUXD^|OA?yrPR=EZ zkifA&NUMSsL0N3kjpRc1QhYve8+a&xDLnL>4>Qr^Oq}0InNVPP7Mp>zVX?B@l~8nc zm$$Aio(PFM3VU-~_9Ky0&G~r!6bL6m@lbRk6kS2T5t=>N74#XQWw65jBD73O^A(Y{ zj5~ZJnF>w!@%PUotQ$XI!gc~HB6Tv1Z>v;UwUdl8y2m#h)7)bJ-A4 zlt+MySGz8$*yg&*MaJ!6Aeyk&MT<=DNG2gEMPg>9?T=|>YG~r3QuK~~aNFLOjoZv+Tp5#INq~2s4h3~+h z*dBk;V4qjE`W@1!SdzBd8SNxuJN$d@}W z0Wac5w!~4TaRmJN1@I0@zz{x#-^TLpg`sy@2L?3uT>!@N`hZ96jmlxPx?iI-H*%Zu z^1pmm=$o5%?`d*qg+2=ZGkA0>^xY(S!B*%ef~g>@A4|dld`SlB6ETgG)yzB}%S$p$ zPuA>p(b5L#xt06EOw_*{>PlDdnRB1y3e>9Dg)#YCfT_Ca&xOt_O~?}s!4>#H%}J(j z15DjU!o7gWto;Y@=SBm0GZEsUzy->rfO#bNnc*r6T+L<;_!Z#yb`!jrz1sj&gM2Sw zl23b9vkx26E8w8#VZay2WZ-|nlzu5Y0hnahp4IFdru56%_W@HEmgywF5&kjYhh#GN z{|Det8Q|XlmQMxS%H=nv6ThEJ1kh9Yo-x4x19*?lV>MeP$3x&$u7<5sgaQ~DLmZ-Q%BzX{%D(RU5I(UiW1O_<;-E%n!wZ zIeof**Rpq+@Yk{TnPA02zmC(VhtYNH6DIug*k?>|qlNxF_Jk>YJ$uRoH(T)6vwtw9 zZ(#pyf?F;48@PPbpR{KK`-KVreD)g?yxT&5KKmb2`bJjC*B=_U3f6AH-^ea7rElW- z%iL-4@ETM41+3i!U&yXA!53NRFXF7)MSJAqfdPLbQg5=rw_4y&Ti_=x@Q*F| z1}5=Pej6>Y*8=ahzy~aF!UDhB0)HIvg~(@t@LIo9|0zHP&I91>)CGr zUk(5P;MHtvrIt=p={8KLtpcWH)HZPFHo@ny2?5{6)7P=10;V>!4I}fX0AGU)PXng> zzai4K{LW`T7qFCXGcqFi2;PPT$?F76%c^Z~_j3ban)Yd_Li}D)mmy;_Nj08`rDEeT ze3B!VdK5Dro1TtE>$7RdQF5t~!t(mH{Qoj8%745`7132dDu*+eK3 zJc9RKVu;x`L}?SDAl|d0A=|{{_*7_OCK8&kO-+TTL$R5ZI&IH6os7(GnZXVKgJe;D zQ9$nGG5JH)lY(O~V?ka`_+p^l@%flw{Vz((6AI~0zLPmvd0wN+$f@D za$|#tXhe#Ez8U^kIDKQ2IlfiKn;oY5L1oCYRc2|{U#ra0tiM*7rCEQiz`~MDot+G+Q)ob;L}Pn~&zYu%j41Ag zrU?>gtH`D%U<5TMkR>${IvmCp2vn*khOmE@K!--R<~=r@S89rv zAR0@BCy(firh?H4zE`4ka;XC;1^4@t7D5{*bYhEFAU+61f~m<^Vp^RZpMjR=AY3vy zOCv@ot|lY&e<&IpqtQX;VRR-W<7g)io~+Vfa%LJs(j*l&%}P&CLep8Lq(r?I^$`Py zYSaAFb)f6pQX9dWLuiM{J~0zdVW;P9EpVSAu|@8uvYL~ zcruLbs>JkM5Y-l*CVySB)LIkZ7}428aN3Y;%tsE&a@-PP&yL z2RqUe5B$#b>>nOc_mA}Whth6hG#@+?Nt}b`-fa3?)PC}FBV5l6jc6Wq(nmyMV>e-x zNMi`kJHFu?2D&uQGlHG)Cj(3sK4^w}hq=2P4h9AfsDnfPVgG>1Ul2ba1q8w1z;Lg6 zs9)_IP&@n8rlxe3y-i(eW`5e4Z`I%=sO*@j?3hWqP%1lS+7ldW-ZK_z-`zOT*3`OZ zvOYDR^48)*v+?tu@wYNQoeY}~4e%KKQ~kvU^6N}*Nr zjQK)|{JLh6LPnMyGnE}PX};*vKAp;rnPQ2Fa4gr=yrO))EUS+f_;!J_qr83EddOGQ zvUb7M=zxlx9Fg~=iJ4$Tr4#PU&pM|Gz#=t@E8AI&M3%r%I(JxJ738>1T(qqGo^shS z(+X5r*)fwgMx^xsUsaRNT^L%xe3$Jh-|If2VkgZ?M-n z?ucVl?fai&bTMHUimzOEz~43EhtqDmkyq+W(Y2z#kO(@Zv#Y(ec;bESSq7~fIYZiB z=W5g!GDM~H_}d%Jmk;z=CP$8C$4q6%OeRN6WyegZy0T*?a^|FcU$!3r^+8j+2T?bk zCXmYVKR{RB1IV_8A)zRQ^CvQ3Ih%_;U-!Z(hB}0kXu!DjYz$=eA ze}ndHnUmKX z?2IF@g*F$=;(I_ODir3}aLqtdVC>Dl9GR%`sVo|osAb1Y;v7)+jTO2?2Y*rd5puqk zNG|#sUHg<(cFbfNF7%nnr|=im`Uo%#=>|W zH%j(nv951BXBc@n=2^)(Wu0q9my<`?F;ji!hlJc3D_++cr6Qc@6w#RE=qTOrbjD&S zvb`G5@`b`lL8LfJnwhdM6ooadEK84qmG{yVy{%g9r`c*o7La$ra&aB*@in!!Q4Y(+ zvFwQzt1qX3{=%Xq{WvMy9)@*mNAWkh1u9cQ_XqhLIdOl^rv|Ur=m@ zE)&={Rb%Cd?^O7zw-VmUY;(f7o-Aj2mZ=%&Wx|iJ#f3>>FIW!rS9Z)qyRpVkLWS2N zS&S`ZGs9F(b5pplJQfQk$XH*I`#jj4j!uRTmm-tkppXfJ5(FtbX0o;}=@co8Qf0Ct z&pDWYQTGj5lHnzozBL$lEsfxj@yPd#AU}!Wyee~W}$mL z$#k`3>adyLVr6R;_uVaE*)fxyE0jznD-)rN!%Y@l3-bVmvA_<&smWu5Hz_VVHA!`D4Q}m)NOkLE_-=}Y?>pV@yN_Xh#QbDSWcO(G{amx18G5~7!GB}Os4wO z)KPZK)LUS`lTDD^D;3rZjg*QQ*yrb$gGbphlYT`)EZa;2UvHPcTR+NRc8jIhyH3IZ zpJk~Rd+ue&Ot^ub`NbvgL?o${PXDm^drx7c%AvsmJH07qWjt{to{DMKt)iBFn*t>v z+h>KfG_xo~U&P{sOaSl-;Hs4Kb18y|V})uAhW(d|&vMHp`SCABI7wNgoMp#ML;L(A zs&R=bJ%{5k1~N92O2r(vhBS||W2UlWCjHgf*vzC+!ld-*qy%SRb;fBw z&O)yEu5D>=Yb>0Lv_e=srBZgx#K)4fy}^7h;+kt8{a$u{)u(*{6@u$@PEB(cFIUc9 z0`hu5tjcsy0oiooBbl;RS-{L(w6URHbASBb&aPcx zJNCb@@W$@vU28n2iOba&KiU1##h>ro`n?Cw!ghV_rKfs0k8eF$`|9icUpRRvpuGCz zWAo=%J$L`;!uboX_AQ%FvNIi3Cm&-UdVS#AzdO(E+UoLhDQkalig_!JpLk~Jy>-7j zyZ_$6UB^8E<_%tUukYLI-*eWp!F~VzfsY|{ZSQ#g$3yN%G^#rTy^HP#>30>+nbqDI z=vedzR-g7f*wKA+XH%d(u(_Mk|NmD%+WoP=?0EhsgLijcbrL)d){_J^tDdWIJ^CWs zUwiU9FS39p|DA!QCtX)M}uqW8dt{_ zc0YS?ZQs@{TDpsESY!{fkHnr`Xn=bGPsg(lFm}IZEBmOHGkm<9WZsKT{PA2BbD`xS zmy=XWdmi7?|MfMsQ$Me`tMjT;o~7G;Z0Yunqn%Z!wx8$Pc0sS?e);0ADbEYHGuI2Z zyN*%nTGzI9dg=x(wF9X>o?7GDR;8!97Oxs*-lh|j-&%MvScAVB{Oy0?cE}OmxA3^T zhjhTaZjM7b(9(#ab0+DUM37=Q!{aGQCS%RD4fsMkqGDhw_s8DaG5T3j4 zps<~>J1Iow$0)pxv3n`p%h&3z3(6 z7VyKj>9)Hn?snhj8U^4+tK&kTA-+-yK;3H!fMh&xH13tm8*Ng5K7e1Ho96CXeRuUc ztL|BKtnyyZyDI(!%J6MUjUvsB-o|A@2U|&*w(AmU1H`73ok(+Bq|1d!=))^1QmsLx z)A-%FX*N@)&P@sTO`9~iFaU8?c~@4hw96;W70@VTb3=bT?`^MK-g>j$De^|UTFLsj z2<4Oy<>TA*j=Ok6y=@eb8`Z@%fRS}2r7&ure)GJq5_w~^UdgyG2!SbL zC5135V3kxri^v<(&?}XA z>s;r%Ho7;vE_Q8kN$0q)0tMbvnQJ|Mq@CjeU~ACpsj!zF;%g)h(?CG+RN$IHO^6yS z5aR+qMj=*PG`FqUtodAYS8Bc%$;G!)5cFq7NPZY8eItcfQ1bF& zG^GKRU!w9@8_a_Ed?p+z;a<%?xnq%kk_Ng)Yhc`yLjJ}5Hd zd5ToRd)Wq)_;MLVS`!H45Q=D_LjF*%+k`(OzfVHoJGk%~j{Kiq4k&N=?7&;a|3)2I zpB;!W;{9?$Ec7jijRH^ReHB*gB#(T!J^^4b;<}S~R|8L`5w84ghi8;S{=OPC^jj8@ z_-!*NO7gSfz4frDL&_A7B(dU60+0HUe6sQT3h=01$tN4$cYt@BL_(MiFEEuZ6QO65 zuMc=KEf?MZ@a*ctTHdz;Ps)^w-&hv;Izc4shUlj({3LG-M;uSe9s!>5kvzs7;vKQU zyTrgy=6h7&$)sb*_k$8Jgb!HoE)CnejQ%+A_!uB)?*$&|naYJ>f_GntZojLfu z2Y62O_Xh*ND{}B#9dpKS26(c5cje%BH}Ga1l=r_4{I1NwZ%y2pd~?8)^3~_$fK~t-ZyWeDlDQ@-^n*cg!Kb7YzJpfk=;CfAb_518T-&?H@D1lk&9+Y&(8; z1J6nOJ7eHSb2B}5{9H+A{NT)0mk;j+{2_k-8-EpI504_>4!i^O!}2^0*f^ek4|vZY zj>c0NPyDQSUrK3m6CPi)A+*E$8t`cRCcHKHqsI>KUkv=#YG}52{|-Da(uv=?9C&Ut zW?63((nI(=^k*aRWPW-iemsXiS$>MY40wYGDc??tz(f3$mUgf4X>4uU)6&}9 z+O*s2ZQu#o|7|TT9BOH3*u97U8m+nA-xqMX($cuFB2Pn%ee(gHO=Sx&aV<86ky@Xe zf-R&}a16hWOlzTl$>=!w#w1^_^@$W+>x!`YF?bT@PI0Y1U^CpkW<+rRuNpgUZ)PS* zPBM+|X<0pdU}i>;07eSmP=9?el}dzhk_(6_Rm06%3&|BNa9LcUh|jv@UiQ~ImeKLB1U7kSA4pH1l( zvtI!2Go=64l>Tb=GT^Dow0u?6VZ>9xE@c-1e%O#se#Yff!7gX@fS)y_?>41xWdXn* z`H}+p_M6hTv$q1iz>t2}l)jVA0)Cev{dQCO73@BO(H^v?ihbCWzKcB!_!&d`UzpOb zWM2W?Ndp6as@UI}((Bki0lvwQ{%@vqh5ZI_%8>qhQ+gv?g}QsEA$`4Gmo(ltv&#VA zXGp)ol-|nP0KdU154!~Os>Gzn@_p%QG z_8QXv%#?l&`vTw_^#QqxQGYYSe~t7}Lprtf2?P9Xz*7eJdw?Sb_(y=_2KeWIQwI1y z0nZ!YmjK^pfX@M5Fu>L53wIgd^8p_-z*_*n+W>C|e7^y{3h)OEa4TT>RA7cNk2lpU zU`k)jt~bFoEN*}|g3;|3_&y8#aSQxy3;b&ftZn3I5)%I{dSB(+JnR|^JZ^z+v%nv; zz>itr?^@vJEO3S1m$m#ax4>_(z&BdpBNq5iE$~+?@J}r83l?~jJ~n9byxsy|XMw{O z_)ZJ_5exjJ1zxnkG}p=JeEj$W;IE?1(i&|e2DbI++n)wZ@AL#;2Kc@BeG%daz7p`o z=$|y~5c~$f_uvozID7+stV5gV5b&*lZ^obG|8D$#HRwq#ME?-r{||N6E#MP?`$2yR z`ZcAW0^EhaT9N*1{N4)stA#xO4Vc!g*!$-A>yb8tIBI)DUkmvCfT@`hd=23D8sI~K zD%wd%qU~dFH$8Ix6w~J^q`=&+_y~l*z)GVSwW#HW;v&5GL zQ@qTx5$ufkGE&ZA3l>{AQVLqq(TfdcNkeHtYGC3)`&cYc6ezp0ByMEqcD@ z^0vr)o6O~Hk@=GP4Dz?ge4EVWZI$_wUJdwYNm^YsnakU%=W8x+tDdj9ysdh^=JK}b z`I^hyrspdOn^8dCYV@jUMiI0aiQEh!wHPU0GsMthq+rd+NQ;r2TO?;)`7M$&shv9L z>|{utLQe}N_GG+hwP(ceS1&X`Rpnp1)alUlcqCy0<3||X+QRLaN%SlgW&*6Rio00} zyb-GLaA-WFP6SgyH6G(<-t(X)!?%V^D0t0-BQ6maiqa`GOMmCG$g8QUK$(K=J2e>( zg(g%QMKqQ=5=1sLfuKsj(deKg`S zli3XwugbwA>U1~~3FAszEIN_Yvg3&)XA+iA;!|+e#|O4xgof3*NH7ZZCskbHOGZMW zxIXAj1)~$t5a)`rOYOKKfzL9S>Bg@|H!)rqNGITPjm6ICCSr-G4`PCo}5 zl*Dv0tjfV!4NudnyUgE!5uHs0rwz&Eewb=(9OUEL1^`i+qm!}mBqu{TI8#|rQidq3 znuNJSnu^q!I9i^Txn@TJ^HCzChLcFqsKZI#pbV)zJ`_#D=zChtX$r0Kt@z1_`1mw+ z1XVvOsg5T?6X8^n^V8C&f~c^0H4gQo%TVF8cuh<}z~g!S()r67jh;#eDw|1eB1Bcn zi3lkJAb-|E2%er)v(3wzScU?iZJ8$MczS=U1)hrt&01QLyHNj!sTZ)>xu+f^13V{-HOpx!}zq(F#a0vS+GeM`)u+ zZ?C{gYh8^~^<$$;Pv#9i-DS+;YmMEeY;!^M!bw=>}s*Px@b(DgKctkA{;zSHuuBhxDN^oSalSk zCTHR#ZF28mu%Wf#D*V5vh5m1E=D(Y~b^GBswN4C|z{DomIBxQGt3xAx6)EGe?w3B^ zfQZ!8%ruOC)=l7^BQ5M;w#(ZMJD_S8|E&gQB9VIHIU5OrkI{kXUffOVR@MGaKmO-H zxBnn6wX3~NUBi98gMJ<-4Hn&SsHM53`FfBDtik=blyqQ(BOMs-?Abp&qV6B*@ei3% zdIuzu;6zuM)czK=e|H*jXrxQaZ2$hgt{z|SfEpXSDa1=IavSy!_4@i$-|!6sT|Gv@ zgvA41l&=2a-eIVUjGmxOfx!dn;E;dVKcGozyu=R#0Uj9cRS)&6odarTzuJT#4zt{*rEKYFEEOj6S~~B!&p+l0bA2(u3OLgM|Uvz@X@KKNIr# z27G<{_X+)oIIVD;k8A~Mx4+MK1H|mQc6e`dnq{ERH>`CJ3`c6eZ=?tE8QNjS4JeRW zmHwuE-nvO|y^`zBRK4(3lT=%qLroLyjbpn*W9>~7Z4G;ZW6gWULhZX7C)%1?_e|EO z=2PBUm?AV@K{WnW#;22E^QCznBaKtZo|Q>s#mHeyO*3a_&V>*0c2Np0E`?_7%@&%Z z(5-38VHG_&FM@)_vLhsEkIjzp?p_U2Y-9Vj|W{)zBxHjBYVb=p%qt-LJM z+3mVI$eMfqz^a}$mH3ChV)e+0VU0A+NlDHvD>G$kJdewG^l9tWP_11lw$c$pWnv~6 z;V((cE~_*)vb>D(lDq5-S4h(3ZJ20IvKl83FS81GFUaZBt(dN)%q8J{7T0QRt^1b3 zaRn+&$hy3pHqBHalP)Wu2sDbhR0Us*j;Io{*SAbn_;&PMEOE0_JjFNI z>l}B)F)E#+%r+-vN-JL!9J7}bJhtDuM*P?tvKx7`=c5QZrL(KOwRqxv?O6t`963YU zUgv6*<>XXKkH5XKp2zfb28-;>geJ2r8VnpIq9T7}VU16L zA?mu>IO^%j;Y0{uSwg|O@kkgy^6|6cTj7G~bM2AnBM^K8k&72i#5$Z@p-(M&v$COC zNj|zA;-UmANDr}KmdP?hW5C2t*!&S}3_28xC^XF#mP?@pkXx2H-_EV&!Pm&~EU(?R zs9H%1rgB&o-OW%PnxoiC&8uZQB2%+m8D7p?r>%e`Xhc?Y@8E2kIypW`9vzF*k|qSk zzOhamASjhbAHJ-Y%45V)d(5FxDhy|$B*zoscSa$TGhhWae18XZiHhrXf3IjKdB2TLaydNjc7*BXbh_ z(nn&6;9M}vxGWMC3i&okP9AAAWjdH;A31}g5}(SVafzC1xkPh>)zY@UuObqa@N}FE zL1d|Z9m`^qKa)*#oDY$C^OL8_?3E?+lUVdB>k!jw*gr$Wya;0XojX5$jqc;dbMd*l zP<*-DC%)g?lj~hSPck+*gYmkYGn>xJglhr{$s}jz%959u7IH2m(xlV~>ZU`~to^fVRHap+R4kjRd`bb~P^YRs;v7GZsr> zff$SzRfT4849t{$xlW!GBw+xTkLlKQjxRw4@#`Jz=~BCKgnS~)n`1%T`h8u+v?Gh+ z`Z5131DgRHnX}ucDyT#Q2eT|P3gR*{MF*Bk5T_F-OhSpF7#7S~mWz($!SP^h7Q^0k zEEOA%Sv$Tek`z-~!v(d{>-YQjG&I3#yV_Dh zfrwQoH5E$W+eV3Oure*pyEe%(8&0I?tWYA$$1F#c-Jk8$p)=~iET0`5Q4butR_&!@ z#{plLzXXk%_$a+m?iaEIenTadYS_+^SYaJlvQV@^p@gF7oG=OdmV?ho-*8E6`1w(_ z58IB*#761r>d(G2=cpah5EaI)Hj+xR4LX}KTC6}!YPDW={Tm~y; zX=Ey9B*yPt;Ywe&uLgzJ#q>mU*~&}2l*!WOK~sTshMa4zgTKWUoU=9X#;JtFvNcLO z;dutwO%iv$ieK&KRg=gGm%COnlVr}5|I1V{px zQ+q5HOqB8}tK9)DMJB;P8N&_#5-JnNDcee(1n`AYdj~B+5bzlAkCe^L z1ye0<%Hx)K7ExrfB2Qg8#gpgBRkHCnt!j7O@)5&;!FZkBwYc%16CLpFgPCU&(P-Jc*Y@Y`N_;gnDJ$SBIE}s?ap8ZzB$ao>v1;Rp%L?$xg2TGWHq=Bc8KQGgQ|fu8nI>P!csOPuK0b(yd&>~ zz;=(g5W?c*l-Vkn6EjYE7nHs2+~AM{Hv6NN>8Kz|7=KIB8r5dAzXU!CS#~R^VUc@X zXjChXLbiF#%fG^e;q-DSaPC3b*dC=Ug_WYXs+3d;89d;&4ziC{Mj5r=R%(SCb|_A6 zrN8Sy@sx^~2IkG1V|nXNF9C8-^H2`?0?Q$bGtbRNy=IXI$MC{&e0K?2UYCk3pMf78 zV@w1S;ZT9CKEI@C&NN^xi#~1T&Um$Ou9XqpVh*PE(=uEzNsM zlE1y7y##t;jm-Ir#~eQUPiRx`r1gT9ZP7J?jE{$TaGlPnY3>?@!xv;*GCnQk*JXCv zl7!~DJ9`1hkihYKeKyKsi!L%Y%3h3(c7B8%`^nq}9%`Tz9{Ps*3=G)D`JI#rh3@BQ zH%nKRyAq1d?t=MGm>m^Mg}u2g`%%e-AyIBObRvZH+e9cjPP1<=lYmlXw*AQXhG^QY zFm0jmt&dEj_V^qY`G1sklAABAi~T>!J_a+4E2md-7BGASCVr>;_#5;QMwVj{$&Ja< z&2N~j)~*J|60DK!dE65?_xqR6xpr1RS{d-1rr*_1?q53B%42KSE>hU@Wc4=BR`slh z5j0V^>W33MJ*O``<62*Rl5lqgynz$X?CD_JkbY9~tVAr~@4A#dP;vSHdJOJHx4OI( zQyE}ewX|C1IjP0f2AWPZJdQjzFmHAI?&E}~r5OKboL-CJ7_4Jy`Y7As_Ey~Q+RnVL z``z0r9%1)0k&_GQZ#jCwqZ)<#5w;c1b>prFT-)8-1TSFp9i6!3i!c7y?F&nLkACcI zHC%xI)1v!xu5DFY(>Sl=DGSvLz;{=e)2@O99l8V?ED~&4H0HZO&-c7V%B!Px-6_hu z=6jlqnk4`H^zToT?B^Cbw!5}%Fv#%|kJ9B^%P35LI190tK*!_w0F>QiiK z$t}55KT0`*_tFx(2))-6xCb(LM>Y97mhM>K?Pwd@&UV&6<$i=}-m~2;bjE7;E}l4B z!%m=04L<8~drtLq?0@N8;{MKxQytHHI;v3iwYx4@L|Ndn$yIy)BDDk82dlT!NTTWB z^poyKC^zOM?8;s2N9!)HJX7sv+u!$?OO*8qNa?!2nzy1f=`< zwCuvgumA2mkEgEsWcLejn*-Ud3_wr!Z!@%T560D}28mk*%5@v4FA6YkLwubWQ(ZP( z*oUqR5D%hqvC730&&+lRE+=PCocB1!gZH~X$KJmwP!n*8K3Z{{ow($2w!`%S&!4gn z5amTDmL9+7xa-QbA7A&eouvDY=6Tmrh0F77=eEvgUAI&|;Hs_sXvGKDo<#rM8vNbA zC02dL^FZbM*jD!gt_R+8_JRi2_R5d22Rz$axFqj1<5kC(PIO$!-v9ZNY=>tD zyJAzI;=}F_x<0gx>x5F5XzcIMa_ZWC_wg>|gDM{2(QyXp$hhuj}l*R%JW|B244Pae61Vmu$J zct2t7TVg@>K*#o0E?FgVjX!=DTI_o;4l|**!;9&;BWU>jX3@V7@vx?L_>_xXC*t~n zr?mwa+qWoxbuO~kbiDMS2jv=+BkSxX)FZNwfvYhFKHT}t(+_vno^*S+VjR4Damg_E zy4b50E4J|wk7@P1ez95~qj>)?jfT}Hnb&hXj=p`@aZkYQb&FYY)i!Ez>5^W&=+e_D z#XP3gEV{0$T6CH6WhkfT_y*J)wd{)mmj~`V-Wb@!>yz3v`*3sMwSlc1u7IZH3gYEo z`YyZI_w6p~)!$z4iZgF~AN^+Y@qP50|2^)iz4Lhc;`$siU5Wfr8k8qf-b)wLCCyAd zkEeRH)dDZ;xi`w$gGxnxBEGNV`TuN)@1yqN39y~H)))64y)e)EV*cp#C6Dv<#dy~B z#iVh4!Q^VD$};P8EDarHJ4;z>kQ{QYp-J`6PrvG?G~ez#nw@XQ(nW?;tUeOfRn{s~ zx+f$3CDUw+4wh`T+UFUj?s-71C3`pnas z<{w_5GXCYlF7y^^pS-VZKR3{17ygpRe<1K+jiCPn>_RpODsRUX)T|HNJWZg=&2+|~EFtKaK>HF(R19PIfv-F8>S z-R}EblbhJrzwzBsM7iNKdV)f7Fh~zV7lp?(AA{_j!cTKh_;DU%Xia#=$zLCyIQ;ig zcnf?SQV6HfucB~4^MT0jV(>bP=OAO-C_Kd2P6|=(S_*GwY!`)K`dSL%I9Q?Z9>$s| z#L}RZ!c~mzq3|7yy`Dn23M8L`>;@Ez!Z&F?5ZRj<+eh$?jJ=VPltzcd?V zY?xpa8Y00tA!orD{MLg7g9~6{!JV~_QV4n!l`)iil0y6k5-#^m6mH@_;p9{}1Bbq# z3a*p{g?BSHMGrSLZR3a1eHp(tEgw^MioeoiR_9*WNK-bEqs{)EDd;pdb>5I;a6 z^zs1;J@BVYA?o*|6vCO~$0$VM9-{&NbU=Z7f-zt2zz;XX?t+Q{c9M83x<1mC}; zFvQpwDZG@i$0>x|U!oA{Cn!YvS13f~o}>^$f1N_4e}lrU@UKlF3iWpsBL4qSxSg@T z7x4EetYqvTDO4HzCkl5m_Rka|{>Ky|{wEY(!Pvi2xQel#Q3!c|K_U45io#LGeND5& zjQy72DaM|s5S8>Ig&5Y(QaH`ne^VG^?2i=gV(fn?gdW}0@WB_IoAX^o;gx7=6r!@$ zium;uq7iMNuntXzLR9WW6oUR$6rvGtrtm0KNMR#8Cq$sI744tG zJ3va|ZpIoYtU?lnC}$gm?MR{!jp}L&U(eWH3f~5wn-uPazfTHpXRL=p&|OR6D#ivV zL^-ab5PU}{ME^NN;hXS}!Z)MIQ#gu$6r$aaQ;0@CNg>(~n$(I7Sr>x0d|rni`j9mW zzg&Yn(x{4b}kYepH7fy>sMAJ3`_cR z34ZxDz2iRDD1Nv%3ITwzk`=R7&t7vz%k#cKkas73qwsfO7DL{IIm>mh1&HeL#Tb5W)ni3 z*9dV?h?NuvEmD7;!7r*N(PA+Pxo;6eV6Bh_tE82b1_OuwV8H-s#6W!OO`F~^iU{{> zg&^pAD=CPvmQZ$c)4?p=FKX#3Ar4k?D=Cic^kXo5AEkv38YI&ATAetihrI#FJNkw}+=VKI3GWG<8(EHaBwskZ1ErgS(jPFrA=zbvL|DE957<++2sw^}F zf-j&Dcv}z>{SFcTItqbzkV2%-Q;2eX3Spa{u`dhw>l7v!J5AvM#$FQfFH?v=Po);t zPzb!u6rvq%qi_W6O~4%#f`1Q%pc|wR?dq)*qI^*bLyWzTLg0N|z+V*M_eK2A5ndL; zR*itqTczQ95w-=uk6;zMCKLka-6H<1h+m7ks==1eW)be7Fa|j(#MV#?g@+jq10bA2 z{ZWYYgA_*4c@a|ki4ctXyo*A}`v}GFL;Vr_PShL0JMa0~w0 z-pFvqMuQs&M*nOf7<`5(9LBDTNRNv21VU;Dw-W3_{}kaDD7+S1bqI<7cL?rd?393? zA-JEh-w1fsYR1+K02d+QUoFBnQi$@sRls*pi1z$h0e?q?|1QG+q7eAoYBWBbA{-Op zf(Sn@!bd1X|9pZ%(0y0Lvo(+h`mIJt@@%FM=?wyYlL+Go*K}c*RlxU)@be=4B8BLm zPf!S*KSd$>=Z{7DuPH=%UZ4(2YJ8r!dK| zH}1~*c+8I**tDAtYQ8IuUch&`(MtI)Go;|V$B>rq7DEcY8@!rAEVMz&cV{6n--U$) ze76;QUwn7w=B`U9L{q(#LNvk4C`8p=P9dtsOJO$`jWIu(2EhR?BHxnV zL2!@Q{qJS$H3YwrZ|q`=QhW{Q6JG<+WM50^XsXr+OFY{LGl8aSkxF<=HkhPOUN<6* zc46;_@~NKC^Z2s?|8K${uRAS@eGwJ&Q(ieDLIk8A%3D4k1mVA7NVGmwej{G$CdTTm zNPtl_v}vp7{Yl^%>E!P=;Lva0jt~;wgS?Rdz{A@c!mIHoX(;}6bLljKB_34I@uY6v z06gO(d0@73gqIX}k_YiSESbnigm+r-K0VJjvke&9Pg;r?)$cu`wRw_P7Mt|;2@75W z@M=*=!sC4jA>mo`z5ea|qYqNdk2T-F2OhN#;zx@ydhGc91bCE(^|A6B#jqs#@xBWJ zJAQHC-C|`1*vjvx27c6r>9ON?26z!I+4R4a-&<}^%g4u#Ec~W{H*4ag0akuLGw^$r zz_*j{cMkc57t-?au?sxy_#FY>`$c}nz$)L`qiKG8?90OM65ye!W;|AYA29H{RAAf5 z_bK4ro53x!e(UZ?%XfJWetUtJa=`CV1HY{~_k#h{c8z#{!&`sR-vzuST5q`WU1_|@g$ciualjR&^^Ps)eoL{|CU<&fV? z27Wa6(PLNMRrffPF9AF$U$e%}mfsx?`TfSg56dL}*va>@Lw+|MOUt)A2ftf^XPJUI zwza*SG4N~8!Ow-k#mRU-4LqqoEdTgpSKhZf9yzh8dTE1%x z{2s^e3ULU7qVEIV0g-MDz5!shA>wDii&tv>txCjGdH(@_E(6{$1d;vG5Y0~~82P;e zc=Y9+`fry&Bz|*q6KZlIK0aL^Q@nT@TbuT@v^L{^ueX6B#Q$wAEgWjz)7aR^e~s4M z?(Yk@Txn@sI6ISuu--%&@Km-iFM?XuL8|{utf-U$^0@ql&;Xz6r^bd{n4EcTC847%c30IA^C%sN zqw;=J!iw2kuqkJFmr*sBY?8k=m3Y;{14)7NZ>Ay3j zU%+3|UoxcEU?`AJ1>SWp2E36J!k;R()s()OH2}u(Jw3hMl)i=a0DglZ{W??nC2SP% z7f6BpsbXPM`en?lpK1%dn#}|Miw63mCVDTsAMjI#bmC`(KZ11Hyp#EV(nP)V+A zDAGT46(RjkQGU(bAi+YIS%G^IDN8vu70(#K5cP3#uHj~UW$ zHKn((djWsNkp4bXdK>!$;BOkzKWj?g!=42E14H`POzE#7C32v@3g>wZh^mRfzMdrO1-A_^PjmaH5ur!;AgxExKJg%l<>fH3SdP^+HCb7~=PSL$`?&n#ZoQaMz zteo&I(Huvtv980)Y$7yI9LSnc+O~rlOeBIw_}bKx0Ms;H8f!Wj#afOQk7_UyiH)n= z*_t|?Je(9pRMHDwbvzN82&dGE@Z_W+R-+)ZEw+*BG}e0ahNN(8JQc|j3qv9CSTq^R zKu<6et8kAL60|=u2~nrT)bvo0CV|TbOFo-Y>@(xUJL@a z$b6g31#FS|lERGmGT$b10b6ChO<-uiZ`JcPm$y~V*IeFKJzsNqTlIYPA1ENN8eQkj zD1sJ)Olb^CzxknBt?z!QQEL=``=c7w-v3aCs>;thsBk?z9-;R~BiLes<426(bZj=n z_<%GvGdUSbsKJQ|bRLRUgDJd1#_;lLOh1h733GP|8kgeX5V|Js$?+IBoS6qT8NSt= z8(uR*Fx74%OCpCfqA-d=wo0j!tI`7&&sL)&SQD~M|Mb32{>H{X(JCM5np2(rwPHb zN+P7r!PyEQ7(qXyji-^=VQtXocq#5EPL0M=;Yn>Cp<<)7JasNS8HNpYr~poWXqSQH z2t|WqGJnn=^Hypm$q7g)`n1Di3=<9ss!bkK!RSOp47|AzRLoGArZmB1o$(>lTw&=E zniMh{Owfdht&DU$2^O5i2urey8A218@9C(Nu8rwhRai*FF)+=XAc;y&E-_R@)Hol& zb&i^v7wHCm7Rh82OxU2_GGi)4B6JwDF1phs8p8C18k$GjoQlP6HgMUZ` zGja4WsS6%2Vsfn{&@$pMxW>_W>!3=toi!Pm-}DU(_jK>gS+eZ zG}JfNH|@Ng8%obWgdw82<@9Yv^QDG1AjZvS_QO+Aoz^-r*q{T2$6+|KTOAtlt4JA#Gnw>hEkvZIF#QvI zSf>*Pe!OJwMb)gntAUwFgj@WXjRe6b;P;Ij81k!qhk6J1!W3G!s`hvK@jnN;{Rexy z{AzDg*KnWjpr6NOSnlc;ScCgv%=*9xM>;Uv*|UFmMBP8q;~xT714{3JL=v2gcG@N4 z&`6h-nQr$qHg;2pmt3$K_7C;?`c&WW4Fg?0M!|GD>nH>_^9xmxjctH|!2{~xkbl@e zph+nN;8u%(AixZ}=u#-C!6v^h6x)A2`4x~1`g*VRt1=o!+GKpc;rD@qy~F#5)B^*< z2L?%Tei-%EE2FbdQ?)GWV6QP>5!*L7(%W^df5@UIZXZ^cm|XS^9RTKlQAL_;$WX9C z!L;NdG;LqkNbmju^|}N81AcY5_f7b3uy-$7BI#3@GjqDn-aYUb|^k!cJ_#_ehAVrk7IpcPC= zbYR$^G7&d2G_cR88(w+T1;Cs41a1sV9qC08M|}P0B-$2vOZ)En-M|t3CEe1{=nyTn z)93eV{Ypkam(prL+>K*pO>t-`-63Qf9>2KQSt(%02 zs$6El>V?^{q}tjXYMN+o9NQflYj2upYuFPUYu+;!YTw;B(bm+uXOf%Rs)fx(qs2Sp zZ-x65&y3N{RO%hhV7HOeSTSXik_So zLBZth2uV7CafTeX*u1xsjj~pxhpqf!RmcqZGS-@b^IS5E@9v@o zEi+^1GiAY5h`tQTm!~H2Mp>F}!9Xt2=v}C|Sy&seOssOO^9mkcxM5uE76m7QaclvF zEq3fP_|c1V?xGNe5}6Cf>-hFqhV^P&mKFjI7MzX71fOk+r&NN8@hrZQWy7~AAI~_$ z-HGFZ5~UK1=b49d9&N>GpDV%9Y>`t6!J&i(WE4cJ*fF~yj#259VzxQKMhY=uJ7zB@cx=CQ zjrg%QWH(7>&qon-N@rKQ*~w@wRar7sI`_3_8MJcb3~76vt5Igjsgxdndn0z93M}h^ z&c6L-ucuB5$*GjV!7Q`3=HrRVX)llFSyH_@WcFdD=bTQ@=`@$ju50Hh?6XOyD`PN> zZ>Jdp%B01MmoAMNN9mdh4&-G97d)v*Xfn&9!N5@>!hc#$ibQZaL|r!h7FS{E=9;crOrj@n}$K{yjda|e=tz|O-g9B-p9*3m3GX@*{si%~Q= zaU_ZpB)I2Ml8U0U(>|_x%pA+@@(W2=jV&-h^9;jv+N^ha8%+`Su`$Db1j!>j!0R2&g#8TBr4%)?v*J^ z_3Ky`7qFRZqT_ss%$r~CDOlzwv1snGS8E0)wnuVf=0(W)S|an)*XX{Xef|;pT%9}D zOnkZ9Cq5xJglhr{$s}jz%958Dj&p9@q)AEDbHo=TbKnjMVW`@-OstbO145733sV#*-=r^3r$|#30YEtuC#S zL{a(ZSf|J36VryIj-NS*#9~=i)jDsx{L;jVj;F=dtqjLJD>+?=Ji~to^fVRHap+R4kjRd`bb~P^YRs;v7 zGZsr>ff$SzRfT4849t{$p(q^DXPG1mk}!blymYZ7$Csdj`1KCF(*G7w6$nBI`*cM|?_axS&>g{eJ(Rh9;a@ zR9i}@XksOg-IvG)E7NecGj~pvqRfU9DLN~Z$nr7E8KZ2c4xLdCX8G*khPy1M$a@60(=cUmgRj=wX}U4WveDH`}>S(SlM`0&&iE)k6f$EQk} z&P`m0dwfl;ZKTcRl5+%0p_{XvF)m!0V-cLeq?@wKC0{5tzg(;)r;^Lo1}CGlDy}<~ zvNSSPY$O)MwdWu%uVwpcPY!rzVjTE_bbDCRnl1Xtw+<$XF>d6J;fus%=Iq(kX0n!nvL-#{`zC zMeEALkJ1*G!^WA*w#nt#*e{|qxR5G@U#=z$Lj<^1I-lh$LE$3C=@#*F&t-G~dD;5Y z+*CLf8jA%JSx$gBDl;xuPlgYdB9q{tjN$ru36+WClx-zX0{G0Sy@Qq@2zU(mM@nXp z{d{Y>UUGhC!Bm@!kr9t9qR3=Lp1N|1C(o1f+wIe;cGoQ*F)s0s*V$c*(?5VkXOp-x zpREaKi8*%{i5!MnOp@UHfE88*o*EpZ&B5`EL)h|@nTast%K}Bn4^Z;Pt6|}vnQTU; z8@&ag=QxFKlUE`&-;yr_;Fu5b+4E_&eLc>GJ2YZGGnWGouc|b5I1y6;+d{=qhGR1c z%UU>>G#YxrYHsDS*%8YMrwih0e~a3W3%$9koNB~QY`cD*`8m|YJu_K~WB0W*FSdnP zyDDucOfd{3&x{-KrSjDdNfxFKDU5zCd48Xw@yXF5@|QZlD8f8I_A+w>r4Y0tkkN=O zI~SI+8KltID~Ar5cjTQA*zOS*LRg%fGFt_6V#X=&g0i=r8ys@LW`EQ&9Th|g^K404 zquOltm%v9E=9Uc{wZC-DL!(-86uNe5Uj7v(45yd9uj__GEzK>><|!mEKPgMD9-rBM zi>pdWrI5jcF3UZ$ypmd}6>iv}IJuSnt^>tWDq^6UH*bzPF9C8-^H2`?0?Q#w;e(2< zQL{Wah8K=cg%Ux_>r%1hGw`FckcnU-Y}wdYR?akFEsH*F<<5Aua4!3ZZZU^jf+=Lw z&}+)XLpdCsfgz#kxaE$4bCK-MLgl5#h4IWUE{>^`PXDm^D^_8o%AvvG!m3xw%X3z= zTO^uE%YvsAGb=J&Rf;G?U(9;LEJaCmsOdx;D^z1~%klpLtH#Jjt{X~GkR3nU1D?+1 z9E8qsmu2|6V%uPvL7^oqu%ZecDs=(~7N4;ke9xgFE1hyU4r3rNp`WtcrgOxDw%Nj| z0!H|B_ByFD(s$5lyRjo5x17Q)OmIw6(VJm&HRD5Cfo$k>y|Cfuv@mj z+MB+~QBs{ivD=X(D_&|U()FahWM#bXYiv|!7aUVk!dE!Y-aBgpu8 zmCY-&`gErOIskk?C#!P&XD6Vz)xKZd;F!UXc~eAjwS;*2PvdlNbyqmZ}Ld zz(0HhMslb7_?zt!MiyNW$&I|yjcnL-)~@WqvO5{U))HXqRWmk>Z?RfKL*m)T)w7-s z&za+uwSjZLfB77%ZChkpwcp47#&c$ARRfRT{HPXp#p(SoJQ%-X^Bx}C@TiumrCofQ zZPnr*deULFEu=W;-QJt6IUa)no}|FLve514}FTtoDV)#uE#V zv-i7eHw9_}=bh|$zUut_FWh+x^Ae8x#F@v}X_|P=(R-_FI-Yf1!FHT{?5|&Bu}e<& zy!3l^Pp4;*J;*tqS-&c_w8=Ha@x4!Ku@!ahAF&77)~?f@ly|EurBk}z+gY{P_GsgL z4XZfy7ted#_g0VG$m-5N*_}cOH>`e(kHQYmb9cLXr;n!C)~}}6$285Z3TR=~^kpXAdA;`>+t;FZTZn-7hd_q$?M{tA3ZSt zk+D#%^60~7*0PT0|L3}6oeN7lj@EK{ z*VeP8%Z^Unx?yQOO7E`Sa;o>~3xE2^u}f;7TH1J&J&4=}iPu+eb#;Gh>NCgKTH;lS zlqpD9c}A=2GbbK7c7E+s&;McJnOk>lUVZ7iFA2`G=Z-RVrdrejtL<2Nc7Zs#YF953 z*Vj(NfyUD51*((#_nkT6oo6IN?cS3}-Qap|fw`h=t5$bsPCRpKZ8y90tDLLnQqP&S zRqe-kEATEn*7H)tMN)lfp<rBk=wWKQ*tjT%yemekR)hYYEou%tdTcG{5oQ%maUG0&ME z*Xf&X+49;;uiJdI^ZKVfXWAHP$8}rfb4OjPqptYraD8pnqW32D;zFDxVK1`y`KM2Z zUsYSNNYFyO=JcA{%_l1b786(<@lnp*b7nK+`q)OTuu}B@&3{vQrg~N76%A9z(H7b1 z-b?O%tR^scc3Z=yGp_Y(PyH;6-`Bt8%BJ3hL$?e@!lhOtO;Vh_5u z68|$a9&Gs5B=g4i!4t}c&8+TMXZC;cIAS|~a`yP~HA@xDgIYZn@K4j&@Ib(I|3?Fi zOGWgn0$xbc!~5(9PHW*qXS}PlUsVB&2OAdrn@>LR;+?l|TdX?cg}+Z%fF!S;XSM%* ziamI&bL}bi(fF2&AZQckv+9i3b?;*uhtttLj~=aOAGzw}!nUS>`w`0XZ_jR6ct`M| zV;z?~w6O5l$Ic$xfY#B`@oZ(o6G67~e}Woi$MZiypYi;t3m0Ndt!{#YZ% zeO{LscOG@2-%uGEFpiA!anu#~)~(g(C0{zj*55PrwW-m_*IxXu$?8+zIm_6$Ze?dK za1C;;xKC>}21EW^U3|p+{@KV=Uj|j>Dd>Q`IpF@RFK~L_*{U`FNW4~^`WJA}XuxZ* z;jx#0$-LW-pLk~Jz40%e>w9?W+)lRrot^6!E1v7B#5h^`o2mOcJtynKAL?v9#a{D; z(cg^L2QLk5J-zBlwsSJ<0`9L)ovZVlWc99{uer$$_@@GP@BGD06@Y&z;EJ6O-|PXr zC}7XdHEa!jS7Uy7v7zcz<#YZD&vSQH{BU$j@WD~Ey)Vc2o&CS;y$g6;)pakvXCzx= z`GLU+7y@Se00dY%dfO&3(Q9N0Bw0xEgS?JL(#RTnG&9UdvP=juV8B3|&@@fSLK(5&55dXV6^hG6`RA{=YeoI{b%V4%$(uNUOH9# zlNUNybf4G#VE5U+yB>M3=mm0qT*+RwaAS8z_bxHJtYlRSz1;!cVpp>2g|?SoYPDwS z`tAy2srG%LXxb(7e53b6`uw)ZahKwx0j&-seBMrs}6}x^3_CKU?$B zpFUl6;h8nh27g`k%RSGpt6F(xP5OyeXB?3|*Mh^cDmHdZ0mbhmeZ=3)w+zqq~&CA))#>399(0i>_&mKsPR{6v_i z57)0h#lq`Po$WcEV2=hc0;L~6+qa_o;l%O3BDp|K5MKLbeHyb&bpB*VaAEJux2Mym zj5*mDgXGLi>z?$fhZ8m2lYyxZO{_xAK5Nd$H9W`7^MOpyrD3dt(x=*9`V~@~?P;H9 z^Px+=@K}1!+1^l$#=(l3%6~rFOLJMkwDP%A1Qbw zKt=}E&~MOGAF2tmnjjh=r#Q9#LvDq`Bua{c;XkS3wp5y>#)%nf#F@Vb(Q3}(s9?d{ z)?Kg`5NuU}s$f+`s4}!7v@%o`3WZjMsza-*)`Zqo9S>IB5v;m1Sanyh>O`>W?qJnD z!K!}BN%#TP{O`b!~6*T+Be*KV#VE+_f*^)d`Dmu z0VFX&bR&M~0Hub_-pYW*isNR12|Q*X+L7>i6dp4W;uwJ72}O_1GGK|~0FXP!u78_> zFvs4^*yR+iGq!~&^lT-Hz->g2Gj=u6w=-a0;@B*(gfR-#6A$ljtZKmJwGt0~yNJHU zK!|1IK*J**_H+=P7TChbq>K1F80#f^n6Vp(UcuOnL~mnkm?+}+6NP>hmFveTV^MB0 z-~zeHTtBj4>=0v9L=%i1A(|4{(O2=TIj}q-`B8akfMW>f0~+!>CcqmcMCZ_MiJ~!WC3+W7q=|N;-4eY8$caRIP=!SA5x0wxEG!JTe0dGH zSY%G*clgU4Qnv_0HZQLsYEvNa&QbgYF{Vxs-MYMat4>G<-JEcxFyxBmHDn_SD-W8l za^|-hVF$)x3@zuRUsfZZQTzqBi@dL0-n>!g=0Pa09UJCOthzgNPu0CEPp-JH^8Shk z&_~-hjEq7mh)I<<5X?8r=?}C&^WgO|;%3s(Q3wT_gh`m1meV8}E#&cToV0Iv8x3Fg z1cE&q*jK*#wNZoxTZAo`7MIf&wf}sW+u~f8?GT1wK3+~k&`r(b8Ju-&ICi4y?v?kf zxVQ3T#eHZukqvXv4ad-=MiCp_C9K-HyjEc%GmkgntOMP8<=rdpsl2!1q?~VFD@?%x zVmTeO!8F8JuwuSBAx+pVOnBY$nxGE!=GgLjkvG;k%US%3l;UH_$LIXYyDRRIE@&5K zv@Ne0stf3R6o0`^kvG;N%jp6&?~u$pBJ%D!cX?kR^WG!!?ml;Un@dexOY!Lg%iVS~ zf5vfZSpY*g>ujt89PSDW2$HQ_Th+fRSiN#>;QYV^!Ht271D6C|6S%ZuOJI9|8Wym0 zS>QaJ1cQ~hCr}++hs$X%$JjfFBEJud_)idh3$E3OqE-Jh(Q(Fp1Uk7N`4JEO zFAKU74x@5Z6U8;vC7`75I?zpraoI!Rke?uW2V*Bi{O^hIPY^}=r-{PO?-ES`EgqEg z{8rFv*jydOWf$n`T3lWce+coQBsWkAJ^{ZI9cS#%h(ho6NKY5opClfB`V=V1|DB-! zMd6VDwTKU{0FUyoAqu-Yh`tf}iH_o0oG7jhPZEXP`$YJ|L?Qn%5&jra`0qPJq5t2A zBLDv&3b_{q4PkLYcCH~x{v!(cD@FKr(8&Y17ePGI9V7}rjS_{v!$gt(-GcuhD9L{X zlZ|kj;#WPf42}t z{53=o-wI0hbO?F_g~xGkgDC7fK@@WDAqu-bAo#~XDc$D<{X0RQ5%f9GAg<|tMl^|f zAxfPz5R^xyJmIvGAJnR7Y^WfL)dG2&Zau9adbzlDwHdbnh~LWZO7L4h(9UnkR1?Lr zd^J%tXFkSbNxYW$M#k0=#Tt+XC%Pp<;~(An;8&kmanM*yw;=fH;CfUG@ol)JK(s^L z3hNTL!n%!NjP)?a*L`ruB_xOL&lftVzDtQmvp^9TLvz?floyUptOF*w9vBU5;w1Mw z7fC8F_nnAqM8Y;yJ!M6;PY0Ei%B5zXf#dGt&LauyAp0qAdAtJ097T6`9@`M0$|d6B zHk?DS0X)nx^ZqpC)O7M3Rl>v3yZAwJqr6fLp0@{_qKdejEXzeRjHRU##7Q}4zW2^r zaimeop=xdRUyiTX~yh--SZdP2Yu( zqq=k+PJQoG^kJCehnv1XfgEPtoWrSa_1i4__}GIKZu(vWIWP9TThVu^$lXofM<6$! zV_j~2Tzb1@-=+fkwnNTKc^^{rg$wBW801cPux~r2P}%;r6wvoN$lc{Z-;;{IZ3Xmw z6LP5Hoa2KCQTyeM$1VG=6w+?>@kYpbso(D?`f3X3`w`^s5%DT<+IJWOll0#;LeR~= zTOo%omvcDvy`t#bUO?Z9JH=xdheoHqdB{oo>I&#P2{|wA?`1__eF1%yXe<~ia}K9{ zZ-tz+ud#r>2O#IgzF#W(HYOr{PY+ZH=`<={0$8dIR+Mt5R_m{K_F{{IMdtGK` z8rugaSRG#BV0AO}+6IN|bCWTBDi+1YwRi)#3uqboU}R{dXDHI%l@oyPBjQ3G-}h-Y zi;Y=W-9&6`_K?moE?8YAmdFht1Jo4w%DOH(1CS4V$`yk-l*lxx4w??dlanbUoYI;h zrf=kl_GyKu%ahN7r;cMB zRmQVd!Bt?1wSe<&f+u;(PvyU7#*sZChdm+V*{YDKK$H8eO}?7F3I(PzlMNR@e}ixU z+BPnBRa%&0-=&GwiU5e#Z?ygPFm>#m#--h6S(i#~4Ext*EVA#6z*%jh%lY5c|~ z$CXI8u-T+b5=I|Qw+{^WhC8*+Yp)GsuhukPug`?{@2J~ZU)NCAxKryJI2fKxWx{Cr zthP3p(vM;TbA2KnJ(PqsaoUa^TO8F=0DtWsUxQ_L4@T=->bK)}XEXioYU1aO;o7~} zU$QoqjE>IK+Vfq?CH}>k$ zyYbRL|4w5r5rrNVq;)qwVC&NL{*DNKInx!{-`g3{dmB54``Y(Mcv#N&R$W4Ba4)`G z+Bd?5_6>LR>>VD__m1>LhM-ju=^c_vwQ}k>SXIVWluY?99?7*qq&Lq)~8#OMb@I zQM4PBRM6LZV?>w1__R)j(_RzueBb`w;k`rpzJcL=gXFjfwqh|WqodDowJhpjubQt2 z?He5F?YuEE)?TYM@@IP_xJYQOh7SBq)*C0 zsolPzNMEFVI06w-CCZ*Ywm^%4WqcPDsZ=zNZlho#r+veU%S717(7+zmH@xzw3qUvT z3H%c#eWVvf9BJ<#+%2a0=3P7LupJbf!lkU1hDL{Ap?$b752ZEV>&$v>*9!I!e?cZ%w{#*tuhL(GqhMI$UOQDEaI zx6g+8>#z2Yo{bu!^2sR6xVf?ny{)+viORuA#RCL&PV8#Vv7sTPQ~fq1?eOWL5M+i;la@WYbY?-BHZ@)ZR~~&j zpNrkBBZb-oVK&f4SxauK>;4}lH0s>CAtzvSm!-873YW>!rEQqJ@J2OG+Bdc=-=|!y z+x{!%sXm&mMc48$g%s%7_AVtfE<=S$%}d&8Eu|W5-m-)ZSJ8Yln+I`aQG=FUvG zf0a#i!JwnejXb7peyw<>PG5CUu?*N-4FxfR|qK zrSYuDh?vjIJabB}VMB6U=oVTldeYHah7M1&ML{cshB6uucZjM+OJgBgexZy;LffG( zfi7(05-&19dvX)kqovbD7HXyG0$N8Rn#pF1OicxqmRrE3D440ENP!CPM=xWwSTuV~ zmz;YWkg*znX+4o$4Y>1EVp;cf^zF58 zH0-62Je4*$m}k~DcIKpVy4z#y2d*E9<-r-T;tN6@(55_v0L!g-Z44V7xp_trnRM*E zYWl%0qjgS2^T4tyg4j55CJ~#=vuJP;#8!m`Q)HskG3vVcG@9`m_Qb?f%viK`JQ2r9 zo^t1vFFSpqdnD!vWbDEvOsvgBlk}*isHuF9C!<(0jj`{OJ#4A;6hQzkT$sWw*K)s6 zCZMi+v>K9yv5|Akq7;kCrKF0aOvEk7g6l1(b%Z^VXOZbDYLukpR36J>g38pQITnOg zQjBv;WNVhoqsx2ibTzOHkI0JdC79aD@yYxslEu6vS_~Z25qE5JYYo3vUnx)!+K;?1 zFJ7W|J4QUU$0CMsC7Q8WT=4&-|{~%%!}Jm4>iK#kARDaU)5}bM{=AUct$uI05LTqtT>$t|C$+ z%5NBZ6w`niZ$NC9Rq6p>ndn(w8Vr}|AP$Hx7+YLer8h%B0) z+!op012R7;Mfd1DO5*lNVacKb1usjaW#$^aeP~Z)gdSHH&NWwF-t7~QlHHS=UA9Ox z?&(C+wFPH3Q4691Z@w&%B&CO?G3~2339RRfaVoG4wpmn5DGX&x2z@IXwT+>@_%|{eO6Xqz& zv^}vT;Dho^k|ina#tX{yW_2_NWO8vv_73)R>RqvMyr8`V{_Ah=Tna6if0jVa0A87M zyH8b;zX$f`S!9%?Wn?OY_uR`crvvY*#4@Ab z<_2x1vnpDMRfHQ_?8)d4& z%CtNPZn9-Ao|&O{g)(^_W_haY{(Ns8dP_Z+=dpvQ)B^`@)O+c*s(NEsfr>2XDl zEv^3yl~t-?H?*5OL%Q93=PGy&@4NfNK^r>iBOCwvwCQ{J}eJq-Y zCi6WtD7`MGCz4B6UecvamNyUD3T!ImS_{4SySRdLwTf=Mm5?cC5-(~z&j5Fm#5Z4y zU+sF$2_JVYXC_%=+*$e-q*jW|L|cxg>YCBAbPCs;@Lo@z*94ZRMVrpUNqLLQVRepi z>zP`C8~ckW4L(;C#xGS9PEHVZ_I#eF1f`ppjwbabpUdb4HVF;dSTtMCDhIDqww65!;8Ce@4O&L4f{ua6NZAVVzu#)L#e&aSFx6&L<45vd zc*Qn;$tyE6 zZ@+KhE@OX*FOQ7t<#9gQp%ME#a|PsZshXUO+i#H<67O}nzf?$mI5nGbtc8nmX=Zkp7NsBQ|GhUJ`-#$Z+y;4imTHF+|JwX04D_E6|_`(z)8nuv$RH?NsXr*tH6>hz(y{L9&MQKY~ZQ=2?$}MK7>*9*{OZ`SDG z!z`<c6?*t-6Xfijzv>v-JZC3PNj83hV4(WN=vF8 z7%XwJmG<(SHRCH1V{@#e;|ixlOK1zL(ps9`6iUCC^@d$bS#@amM7&n0r+^P$PJvWC za^0}h`dnY|^j>j;@HxI^8NO+;ZO~FsY6(lMsFH_DGXV@s&pKXwFW@0(I_*#zn}J|c zz!}Habe?q3ZMOJK2_w9fy_r-S>D%wM-MA$mcf5sLn&FsAl1E|_c*^O$d%IadZ`Z?( zlar43F$!2C$9d1wqnTi_t3dayZwi=bCeYmONR^UMi_T)#8L#!6ldq9nYrnC1S1b1I z@;04XS|;O}>7!A{r|6!{mnpU8rlw~5w~-~MZ!LH)L0zclT8{jin|3a~P) zV|-bY-a0buaZD2E3J|6oVpG=;EmXjBCVSK*NlV#nd- zf<#^e-SVJak4Nzr1dhlAQH~#j6HvYpG6Xop2=?OU+k69i;#}EAFc+g_6ZQ$`w!wx) zL2gwPf!snKY&Eb`$QeXwduf8?AqbvI+K`;Qflbo+4(GHlG*f_9h^0erB5!ckFL{xt z6+tBTf)#C^Ie}@mAz?lKC@mRA2T><5%?J#P@v7n?=Fe+zrUpL&MepBlMw=&8SXFN1 z4cG$RjI~Z0a7r7p%d*@FIqnM~BF|~_d(y{S4JgUg2pJ+$?sYg<^Zi5~eSJcX*8|Q! z2|4wUI^K*xIxi-d6>?Gs=~H`z48O}E_gTm#WTZkL#JReW{grPt>WS=-ddY7ea>%tp zE{rgeqq?Vq8ImckaOGM|Eq{o%W)O<#@~oAvQORM z|C`{Y&vD9L4>>t#5HAk`0#NmJDf*}l(?R8>nMmHau1jg*V*C3yH8-?2@}2&R@9+Pm zxAJVv{r#^e%S+zheS{z&v*SlVHPmND$R3>zkqE3AEc(vkC1_cF1QMSn_YwWJC%5X4U|yXTO8m!d@nQBE z@TZk{^1sS|5%J$q;{Oi(GYbE0o4zgF|7!dX5&uI){--wiZS2?J3E|Kl=vHM@!Q!Oz}G49t;|p)J0VeHi?p692z!@y+bB;3t*%FWcf<*|)%_mH2 z{3=KPTE!~Own_f3W*6CbWB!>I^%F$<)RcHyhY{MPJcy4w__sOu_c{0vIrz^z_#Zg< z|Ks2J7*h~-fJYTQrccKcc;11ppOX_= zHXThQQsaD?P4BzV7rSWt<45qcAsN%>qKVm<8Hv|GlUY3CPz1(~;g*>xa5RHgrIlDK zc?>t%(5sF@E1r`8uqdm~rg^&TM0$Lh7b~8c18|X1P9-Xf8(lh&l8W~pNw;#jm?bf z=_oe1GAe}rJgvc{ju@Ia$Lp8ZLLzlY$F0xkq===OiDss`m6_S3p@0JMMZ(N1 zE{lE8rJRQ#5;DdIT@tSGL69hp46Mq+vLvigy7sU2VD}Nc0gL7Lw#cQoUZKIoE)5N9H&(VMe| zb9~Sx_4RvmNhCMNuppx3RO7zd$uBSQj~1KG2VF`eW&w1TTN9cOy5u&axnL=|w>=j@ zd_UxaF1Zc}3PJ~eyV?%0WV~^056k0p3%tdno+8_F7ctD(8{4BTfI{#tS$M4PpE$!Z?4kqDZ}Yxnd)mum6N znz>Y#NJ=J*ljegiIkxdIeMM6~5T48_J^yZhQqs9+M~*7-bj5w%mRcN-V0_ReTMIVl zTN|d6oL>swxUrJ*)!gEclgdb1XnB{%wi3%_YVkprtPd;AUTAv94NJztO>*y@9uq68 zACBVWgD&BHP74i-gEje}ON9BRPRj)wmmC9p(4|HDO!GmP=nW2~9~yI!iJawwE;(TP zWT)%I)1*aA2x@ZI{hPc^N>Ysvy5!z`2`{Paeer$JB@7L+rTL&sIS8K8HN#>*Ld^$V z%7r<#oTLC52@EHG!`-nZaB1V84Z6YyU2=Pp;Cgl~)J9i`G;w=DQFWh^sn z_38%gvYfho&?UZhbR7ZR>Y~UC_ls+d9Gu7%p~weaiYBoctFp!^+FQ&TDt~e5Aulp* z$@-@cy0oZ!E4FI#L6?*<$oNJGPbhuRCC5EGA9RWC#}QnQZS=~;?(ZYjKXXe4sb z2VFYogDyExyU@sd(4|IOH_ClTEW42a4RNr92IYe;@jYh?`O&s1EeAGQ6qr$ISt!^^ zi%#fqPib5E6v!sANAlvcmm9<{MuQK!BsS@`ZG-HCE|rMCBAcKOx zw60oQp9PJye46Q5+A?Z)zQE;}Wo@G;pB+rE*Z`9jX`xMr54uEG7ey<;j#1=;E>YLF z`$W7}=z}iF6>)AaHXY`JF1a}gH-8K;J^r1)54r@{3(W^z($#)sp#}-GCLeUEsmTXj z;x9|*o5n4ipW^E!OSUZhqS7aaj`SStrt_L7crG=8)79I5 z{;ld)*hFAUU~`zq8Pa>Z&2+DKO{e|*Tao8OtooHZ4z;~d5e#hJ$y4`R>2|xOtNr=6 zDBQ?v{%;IBu01`s>FU#7(lXP|{%%V@tND)Mx0=(Zt82gUZBgRg|M}yd7XqejmE8gE ziE#I+=U#ee`tdc~W4sndSH8kxYhNVU8eWb7+rB{hC3l7JdiXnm?Q5P4Z(& za+fcV7goF?Tf{{&FQnbPg>saV)wXo`^I!ky-k0B=o;!7}az}gZT+@AaVC9S30}W%Z z?!M*ld!IPmUAdXsCabCHKDxl(+teN2BKg!p{d}P2iiLDMJ+^*J{bBZEs3J|j0mf^T z(!6=0{_q#$H$CyisXL+#hfl^SZNuTGaQ;-h?a}(fj~)(;)gL~6X8rLy;_Z>(x7uD> zINJGa;PA;v+vz)|z8t?ZZt2>wu<6+!#J_ze{Om<%)_vhm;_F@vto!_Le)+4a-(37( zpL?25lF`Qbg0?=0NgQTOD|OWqp~U9xek;c)2iBV+8@N5|MzJE=|Hb>{K2dn>!o zOtoElW^`@$g}n9~yRYsxS{1@Kof%~dzx(lvr@Tv^dhW$G_~Oa*<7WpdyI+9r7e-G! zvX<+{h!L#Z9QYXd>e}wgQMCB?8eTZ~1bc`=1KpKdf;^r*6yWs(4VzvV4LwP*!G|gz zNuR=aC5}LK`|~V({IT>N^rV;H9taX24Zi&Lj`KU)pI;AzxxLTVx25;o5UM&|aq?os zR%{;H6h0Gt%`X>#N|$EUJ!zuB>KoF*HEiAe>8HR4tEv*6}C=f6O-9ihmJ;@h4NAiiThFn>X1$Mb=xkk}mRB(ytaLvsL}t>4Jn@E7Jl z9E=d~)(44H)C8IFpO}q7X8Z?JX)-u*MplG_%=nL(pqWNJLpUW10@;F}RGCTC6G-4+ z`M=AFl}Fei@*rH0_6@h62)-lGx#6}^aHvZIHBW+zfdb5fG2n1$Q#n4+O_s z7;u$vbQ`E14DlSN>jnn=BOHMGcr{S~tzAMCa+eW>T$m{2HWLLr%od_LV^{&P8qVEcN;ZX^mw zmp-CV0}+Mvj1Z4Vj(Y~<`I2CaF+ibl{U|z*hslgx%GfATq(4M-fUzl}2#*s*x-?OQ z-$HZ~V;Q2Oz%nD+$=Iz#VdUG0Mhp}d%Kt9nVcb1L`x(2BDD>P<@_E#Mpa?)-d+RM28sr0MTn0`yWIH8T&9%z}5UIQ55!LMC%y)I8hY(lSJY4za)yn ze~Kua{y5PCjD419Gh=^46ixOEL|YmABGH=}`x?=mjD4Nx8<>I4bsb~>Ks=ndoUNR< zDar>2q1$w9m^-oR?$A9|_pUs-;=aoJD;_|bA4OyksCQ^XEVyoY4Y~w*$m4dLv~RfW zMCIKT_rQ#<4Y!UWgs>yICF{?fCCA+@K@aAZTyX9z$>S4@9o&*vEw3e)!4L8v@S=_l z^CznAUU|=odn->?+$WpLMZ%a1m)Dq!r6r)~u4pQ^o>*~rv)qH~q^N}2c7B5zE4=PGZE28PeC z6?vo2o~yj6GmPRdh&2*#_?XVmRobv&2qn1XmB)=LaspW#h$xO9BRzl_$_+D+8fm zb#PrE2(AU=7*;yCxaJFKPWOxOG=+CFcAJQQi0BQBeNcpdOwdn>`0tANXGQqWL^xsC zlKxAHLSK#G+lWG6pWw$td`5)dDtN+_B|ASzJoNmzpidJ;`tJ+=KZrvA3nHAbT!~+a zf>L_IZmoVZRyahFZYNRb>k<4AQOJ)8J}u&J72)@QlAe!=_`eqMUlaUkqDcR&;Qvd+ zpAq3JD}bOK#)Tg!8InZicl@XRGrMn(U=bRvGxa!5AtRu=Db$tdwU&!6BO9!ci2)aG`^w{K}leabl4VH}ZxDb^MAsM0BG- z;>Oypns}_Kpn_ky@+C)DT=}CcP|2@EsYTNjC=HQx<%ugAzJx^<{7RGG8K@I?1~6n} zb&^li@On) z2tT7CMlH*w6T-(rj@Kv7F*5VJGSbHFkQ)>-M5G*C$@TGi$2rM8tdv8_bqF~Semotw zbWnhl8^Sr+Cw+Jta_S+=h~jyYJ0|3$4$}86$td(bhunt`qkk#!^7K78StS|JjYkas zk-exIeo&kLDE?Hr8pw@8h~#*i2PHXYz9**{y943Q!Qn~a zsqYUJeY}t5(f6kw^<9>-?0c2S-_5>S$a%5vql&%@3+Veam<`@XB_!&M|d-1Pki z| zd(<~PW7$_zK;Jmzyx8|mMc*|A^!>o2z8hyP`?eR*_eRKhvG41OzPbYX{>h`h&N<7z z`U3ifA?L-uCl!5-1@wK>qrTT3wd`vypzlV=d9m-)ioVtY`o8W_U(>v0-%dr}-{2f` zK1M0y=!D#`WEA@MI9KPl_du>q%x}~$=pg!!_>*%sg?$%;y&TVom&gCciK_1<$el(Q z&6l*spo8>jyBfmk(a_Skv$>_IrEy0%T+btn-`3`4&Nc36Z9x={(dxHH`nm%F%bEZd zmKKKxI8!{E70oP+lNziY5nGp?%FbkFqGLEaHf>PBkEf=mfs)OExa%@A(ixNQ|v+z7z+U!9tweW<@KIx~}rkIfQrHcvzt z?uKscX?`f4oJ?71%@AI8^+$D0C42EK-B-85UOfA5MYsYB|M%PY)$9`rPiyVJ0N-tf ztu!9~2)+Uf|F7VDP>FxqJf|kPp8X5>_n8K)WYlEjQGus^FM&C&#Q)mC{~z$*QR4A% zm3@ZV7e7|Awcx*^@UI5{w8C!!{~d+D3cNfjSQVrEtfPwUw8e+m4K{uiiz@sDNSJo; z_c{2#aPU@H`7=-UV@LdN9sHH1?S}j=2Oo9tQx5*9gFoTm|JcEQ+QI*`ga3(x|DA)s z7~_yU$Un^vzSqIO#la^X{Ou0@0}lSr75;qW_c`$IhYxAEy#Vd^JK%4^In^WaKLt-N zrZ!FdT3o~I!8u*x63?`;*?3|i3y?TKRS{xUEq}wc7X3ID&BkhZwAQ+7yt#fyb5tYv zbj{k)w&+(ewhsvj$$dJS#GpY#QXRd?hLJ%B%GgY7I=gKf2B+Bs1{4|!T5aP>Lj&7} z(SaiLCVNb?2nL;qjm;j?F<4B;0CI0gx7dSsir`kZZ9<&x5L8C(5K^@&&<+sL~`#IsQ# z149o!OU=xt-DG0Pq9QKZU9&U-^`iuKpH3Z(WwOz^m_CkI29G$5bJ0ja?n%@5K4E5( zQPnG@l`L1KGCHP-nXD;}xA|wMV|sKFE`X&FJ!te|;i#G?_?6C-kXk zVup)wvn-A2Olmxq&7x4#`b2al%4M<>>G5g(5ER8z<1-0ZIXM~2E)Z zc&j@Zic*t?uXDnaJTqso*%Hl)C@5igmi4v|h1&;)d&8Yt=e5^{J5$r?cp{bw@840k zv%apOu5qW!_&2?C!y6 zeM|jz{O)X~-(5}o9NP`-or0`r>yX64VSFZB+ofZh4jnP$=~);d??oeEW@>hNjMU?U zA$>fRoQxj|clF`Clb`F|cp0{ibj~HB(4!*p?QS5&dVfa*zntlca5Veg#?Ils_Wcna zHqt({Co-aU-h80Bsk!MOk_f3mY#p+9-v}4lH{8*)cX&kKJJJ&wvWxT%NFkw#UeMS3 zoAv%3mf+Axr;*v-y?vcM?Y#qfYV2@~mt5pF92x3u@6+3dZyxCEQ4JGYFYuyt_7C?C z!&S8JAYjUpe2mzjt`=kiKtVc;6s7F46@#Ss8%A<|UFv9qd)}6`_5DBfXtB zMur@Iq6TVNJTMX&8rlcR0o6r@ZHic<@b(azc6;YY@7@9ZrhSop5q-G#4fq-C-A!)L zZH1D?jdbZYX2l^c~-QC{b+jq0hYsku-if^}XDAE^cAC5poREell z+CRe@eHFdXUq?IS&~Picq!BOQ8s*M59QHXP9# zTAJ#S)amp$!0D6WI*ofm%SoZ3$!T>0^dYOaG{qVxb~TLch>h)PoM^4z869idITqWs zqhX@8v1R9E-OT(UTiuxi&tXjbo5hHrV7L@~cSMvx-Y-wvV}O^5P3QTNuX* zuxD%pX|Y>oW3%pCP}?+^8>%Wjxu}4Km5wJN?NBTk!}#w_I2}!R6U@f=Zn5@)yOl(2 zu2@{F*w@^%xkBE%A!6-a+!DtkU5*k;({e4SYchgOSY(crRFjJ}501{0eGHq%+zT^tEiP>mEr_E%R zUUfmV9gh_Y7$2){2sa%c<1ekHP*`{i{zY4wf9KA!RBGdshnCm{ycaBebqTopB{WuO zT!sphnwPZGT1xre2+QCI^oXO`$z@aQePVZ?82I39@572uVENM2B(5mSa{&~{MI5a` z7dHzVg|(?Fu+A%Gg5>>^zLwWhSv@)tP2*leJe4eLC?TsCm*6^AHf=bIR;8GOK)KR2B<1qt)-o0LBtcHgy$8^aRk>yV|j;1nsHffhy6wLef z!CtRAwe}IuqV!NX-<;rLg_y8CtCtfzZohSoL~w7&ZRE|Lk0#P-9i6*c7N2;}t~`TQ zft+D&uXi`fa`IGKPh?jE?mU%P)_om)dvX7HF{!k{!926Jv3nhr(_QmKY%V??(~rcC z6^k!;yJQki4UC6>?rN-fZ45hsxRp^6nT+NcL+vtJ=Tvl{sIo+SW+oAv%(G}vG)h72 zIax3TJ=LMEn@^(|uN}(7@N_g5tsPIqagxW>yz*tIFLaN@9D%ZYKOJFWZ6=zeM=eE7 z<-0H$#gb{3Q;)gz=%NfO$q%V$p2;%DW01t1u=!)SG3e1ON?~}ev|LIpfW(a{xZZM> zXC{+(Deo$3l%(WT9?N3FMJU+zMZN5n$kr^;w8d@NrPSrUb-Ef@hDT&Y_YTgr>XYM> zx|hCNzzEuJw+^Ca%2Poy%@qtQI$vWV1(7I+enBc@G9^V~Pk}EIo_KD~B?#a!rUnCkgWuocYg0qpS$|h@LO39>P=gO0p7;6eH zB&?+5>e}g8cB(e-?XEn+#w@+Kq=n|seA$&&E>lY_UP!CurR2}>Yjco_%(iPLv7jK` z5^LjG9Rqo>YBaUE>L^J;k-N5LPFgk>k+qnaE=g+nI|qqWD$lCAV18C&#fw~F?eb_W zvXb*^thW~F;w^fzo@dxEm^V*{86nTgq*&Sl*D!^Xnz4&$8CI2+<8_aNnwzi17|`06 zIso|P#gxFVLF-7RX0SkvrWaL(d6j8<3cV;}R)JfG72eTA8MSVFkU?*37kCm>lD^)- zo=&|hHjZymmcV~NOZ7RbGuJfl79yF=UHTwq-BJ^cwB}#9e5uimKjQ6 z!JKEg=*b?u9*mpC`d}tClNwLuTc3JVmG6O;=j4T-0((+p;7{tqcx9|C$CTG_ky`7G zL?S!u8}ZJf-dsjSld9OvR4jvM8)d4&$~2zuojXs?C0pj=nHhRlD3j-5mN!Lxk#fp1 znCG#Br@RLa+^F}`YscN~o#j|z)1&n!#}l(<4Vgn_m1;OPKAXvVPr#F7qzV8_=6`}z znkG!b?PXN7Y0*gEa9L{j`=fdvZWS((8m+UlKmVOMk500zlIr+16MYM?=xK@uK6?B^ zWz_~^@k3K%sf<1z9iJ*^I=5*Z?rCpqX{8*N%FYqIGkhf9JI19ub1VU@>_p!Cm8C0; z&CD-VQ75OeOV$P_lXLj!r>v!stz!B2Sz}RrWR~v*pweAO(DqB^JJQ9$>z7<1*Giwa zEg{CbG*;1#w-PetOyaiMGQHu<0C$tbH(yIMj1fT3?IdpQJM5AWZ9Dd9=96T zpk){W9Rrb(vK8ciztyUjg3noS$(h9`=6NqXWwa*Wy2@j6j+}g-T&FEh@V$3|?}khp zv>2Y%)w+EaXWgNn%g*F|tu|>y7QDMi$*}{1tr&Pd;NKEwBrC~l>T+DXs z=edtVZS5~NTAJhbw6v(SBeC(Rv{IPGD3CgHzKAbZukjLPY3`852=7nji-7@UPNSH!&HC#p$|T?{-~VIkRnwdac(6jztW81 z>1FS;w*4r@9%)Ny&2e#6DN|{*;Q`<4pcG4;sWrZ_!{Y4L`aAb6KBXoGx_SG}v7&Wn zmH@e1I~F`;5EE>8qZy#j?1ORmQT?~?_?TS*-KJlSIs$ZYb~kW zIhPjRwdddRVv#zuL&;feBs86Nd}H8Uo!h%mMN{L0@!Tgao>OTZkzxB&tkRNd2L^{r zYdq3kp0j3rMPlqVm17E}U(9;LZbeyjX!u0DR;Z`aj@SQ7tQu9%;+8A+ zqPgjFeZkYaorCZ>zGWG{X|Zk4Qc!9MORT7phe|U63`@^CUJ)M3Gxm3zOEVmkRPqQuHP3mFR-zhuyI$V`d?^=O zbdj-Y`(pO}<*%^gelp(!4>eGZ4)cckY*N6{$0juTKF9d7ba}OFvEv~lvEOtC zI~m3?9pRN!+>@CE^wQ&J`=>^M`%bvx?BWH3zS^MMgPc}8OQA+gXn}=m(#E+F%fgMP zjz3NzEF3&_+v8{ZR&bb1FY?Z2l*L=%eZ@wvv64GZF}Lk z8NY(9I1NN}MshXXbEi~vbXN1m(`<8Klx+n<`j%jrWLB_^Pd@U>+u#0{1-oST>3~Dh zkiLP-tr2+ZD_G;{H5^fWbn1@BK0bQ&C|ff%TKVMO7tYpCjUtz=Rz9^0Y#Z`e+1R~7 zq<;9(4Lq$XH*x9uM=Q4f?AvpvC_jnozW#}}m)5n-o#Hly0q49m@V?|`Spo(h&z)Ki zPlo4%H5*P-O8FOHYeXG|1g+#W2=B4*`cv53oL#esqxza_!q_Ty@6dJO1AXlS*M-MZ zvx$jt5}UKgy`{sncl1~yH5R7UMG3mwN3eaVNG3kdn@s{50Xtf54|n$UhfQ&=X)-mN zoCsrUWNfcPyL!ha>Y%3d13S3mPV03u^M?{C;4$Iz0c>au;BTm($sA++dl!8=dk9!B zbO1;o1k`xf|AgQk;yCZ;8))z){UY^Bq;~v2h&<2Ys9?d{)?Kg`&;wP0s$f+`s4}!7 zv@%o`3WZjMsza-*)`Zqo9S>IB5v;m1Sanyh>O`>W?qJnD!K!}BN%#T@YTFT#t&_5PvFuOcT2Qj>~KGUz#w+M=ZDw#;Aj$#Wt|odB z$AIH#ZW{5(uaPM7YaxpKIH*aOvDXq0W!Do$zU@S>6cFxL2?+NZj>66ul=oBoH3Es^ zS^<6n`}R{fkZW!xicH@?6bmC^MRX%ahi43Ea~S)0q2feQs07i?jHQUyE-&UJ zp%=&lCZZB=7ZBw@nd21*M=xh9Lj9Nr!6gvxw16ldMMMxtFWd|ux-6#|8%!e%6bJa> zglx*Ig$eLa`)9 z^gTor`aVDu?fxU6E$aY!NqiXKki?_2eujATgQtn2{r@wC!}uSH@L!1VUlT=t2%>sh z(BP^;Dc!4x!Y9o{k^Xv$N9XSm@q;4%O(OmJc4q5|yiH9>j07~Wk2=VAoA0vu> z!$CqfGxjOs;mpqw1)|Vbh@zhnDoU^(#&HnKN`3^v5~>mY^MR_8C@O~I6rus3H}C-q zy@MlAB8m@OXr{d4Ai@zS(PqRzMkm%G0iLW7;|!)4d5Q><`>8lr3F+lFionZ}a8TGQ zyArh@YR|k3LN0}ZwD7`+071~q6r>*b5CwXG4`6n=Z4Nn2XDnhD;T(oHu8;c(=QEId zRxwzbutUi4MEDsQvw$5bOv>%SIr&DaI0!lQpg1}X;?Ij5^#PfNr-QyUoj8u$!K-pl zK@NChImZJC;dL)!c8^H8zdWsPXtuTx)W($dH0ccJeQP_)yu zOuP|t`y`{#FW_AD-!$Zo3;)TsM)v(3{?vN=&qEf7CZf#a8Jwy5eg(NfgpvO)6jG$G zT5G^9BjqTHBDSk_M$6+COojU&N?f)f^V$?8cpup0Xqo}@0;s2J08;ybD{{=i% zF8vYzGtlj5c~r>(tc!mMN(VI_il<4+It<7!$rFSZO@}!PhDA z1W`u%sdE}f6;FSsWFfyB@t;@th%NmEYy|vMN<2-H@~8lw_Yv^lkO9z_wZ&h^?gan5 z5`Vufej|G?c*_S>>_fKrOV}geC(W=b_Jny(9r{xC6nL75jiZV!nCBF~i9HK`CshVN zs(4;1{}aT&PKkdBe4E1m27H&o6Wnx^MeY1InJjPz6R&>3g3Y9lL~(w z&Oe~=oj89);rnoILBdtBec+!_;@^VvXBGYs&VQ@$X`F}99;H8yfnTricY+Tq`~zlM z@@Gh?E7A~BY^C^B?2|V6YDS3V@~8mDwpG^@x|*FvyqtuI{})A`2JkZuK498rta~im z4PJA^)1pNlq;JZ>A9wKYbMT*X@c-c83383>$GQ-R;49fL!T%KJVf(Sz61P|IH$>(;^W{yjyCrW!QTmfHTX9P{*S=(z*d(VqtAfWE(ijSj>cg0|J~19oJ-G&6Nr&r|M~x_;Ggi zjg1!GoRVv!#IXbXoEj`~>TxQEG0Kn#oi{fb!o6#_%t}xDoC4P`+n@x^AyB7& ztNNFF=XOJ@5EbFLl}FFV-Y(J3TozELOeD~r{L<7EmA@%T7|HnUq~ zj+E3#rc=<*7VAfT3lDok*l^UARGE)V=Ofc`h$USy9?`p9(gv<0JS zpb=7wHl5=m)2ZJmnH^H@Af({q6}(c-FE0`1+z0OB>3n250~;~7CNz#`=Ofbr5d$CE zm`&FOaL&E$xd{5mbomy>3XBo|9K}bb!=11Ks17;)@{#Fc1^0SW9A<8Z=Ofb@IG7fY zhvE^5JmDkL9dYprF3>r=osUeHcNco4$N9)~jzxsTkRxi`{PU6NQkgs`TC^YlxSa_y zMEB_2ms~lLMS@Y!*H;o$DPe%RfFc9ii{}$aL6ajh^BbZw{J| zOsDi7zUQ_8q4JUGavb9$)2VZjc>m2ursE@x(RF-exdX+VcXeYyB(^kz#rpv{G zmN)op5HAAgj$bo5_D#>d3@tR**|hq|bZ+lPC}X|H+VPR;qBFDj7|gn1?YRjq3kX-S z`!EI8g0}wQ2D!GJx_x9iu~s)`(4uvrWqo8imt~lDztL+jc3h=0W)rvGV%89y_{elV zGM)XU4Np_8k4zU$%9|L*z=)@uJ~EwLa+t7oJ~EwrT4jCFtE_KbV9Mm4*?WgZA_w*U z0svVqiG5@`i56#D61saTKe$|3iDiY;Ug3Iwv);eMlR6)nPU#m#ANoos=OW74oLz>V z0v)foRv($JGtwpY%=eM$d}O*_-W=4u;(cVg;X)&oZI6BKJqhIEBhyh^QoW%d%iTw{h}Q~zWIDMb z&h3Gw!+c~qHz(o7je$7Izw`Hz>3|KS`N(v-+K((yI00$rBhxiC`N(uM_vD?%Eikm= z>m^IJEReU-GvbKv`~`+`(w1d3&)r9+>+3=d_{en2h)k#K=e&%_bV@GEj7+EGR30*& zqNsFaIs>w9Hj&U1DQuw|(*-PIe%QM7^MmIqUI?xTt%gKJ^|SO_#eXaLZ-D=f%s=+4U^wuu!1gsyLZXuX*t_u? zqlLYuio>P375V(>+?lwNjuDEug0w8u_STGvj3=1YX9N_rW52rpf zRnPNT!B#KGvz4e9RXTS3DGmTw!!Cc4!0^IxRuepJXsYQ>pMtkf0Zk^6X5)zrwuCnh z+CiDl_)f|x>=aG=EFZyk?a@Shj!;{O2l73EQ<`$o40dS7gWGtT4Ue>sMD(sS&T(k*y2&;Y-Ev71=OtA00L}bq`-L z5oX=JL;VNZhazN8&)(q?qO@sr7C6V_GZ|hU;*UnL!#9q1;g8_x=v}y7P(055Xj`UJhx;0iFP9 z#X;!+WyQhrHWBS(fRVugyRIPGZQz9wSREj-fLO+%={W8jptKmfk+B^_uV-u*QKWwz z(RRjOPZaWPL;)0qAP#y5l^oXqrttV1h{6b{;^270M6VM#cu>Z1@OB$e38Yk~_%;A1 z5=Apz&gvl?EO`*L167a2bz3K@1}$%FCnj6m>FgZML z_+~lt=FJv)(m|*g7PKG$mbd{xkX%j!)VdEF2AFlfQJ8>kvYaNUqr;oH3HH$eD0|!! zK&@L&GbExFEZ~470^JauVH6=j)DE`-eSA5sP@VA(D8CIw~H644-w;yZNk(-p&DGVG3ht0Mq~p5EdqJR9bWZ zZahrmvvQaypOxvvI-0Fh+Zp_8_(p`1+!>pM!BF|RFGbvTBzytRB)_6w_(5f-a&liA zLF`gE`1{=HB0vx-59KY7GjOyQ5XrluVi6z{3JRBSTsE2azeA4uQp8IWsKZjeyxu`c zu307mFXhnYZ1!Cov*HkC%JDV`Ui#)T$f*bAMaP@*N9V=lvMzGGO(L8QY2RCME_GA* z707p-P8`Pr;8nSkkUQ#-A@(8s@is5w&O(mrlk7#e;Ro6Aar~)r=S{-T$bjT{-vA{! zXTDb*atD2M=KDU#$$W{@;im5skV_cRwqK{d3#Tl7yf5a_cO~S!=zEul6>`)zoQG52dlY>eg>VSeSs#A}IWO(tvcr~rd@O=4H+{8` zn{yfm-f7>TD*E_XmPg-TLC%YP*Br6z<71)FcM25UIt{{)>mcU_68aB_T_t3Qyc2Q{ zi}qY4!l}Ifgg><(Y115UTS!>s-*Kwy8-&~$gi-(4BE(1^K`hNoWn$5Zx|9|Uhl^r_ z?%Yw|0=aOwI7a9l@Er~xBQ(YRVEa+)u#&xa_EyANVK1J25Ioftg%PIbhs|??{|oSZ z42A&3e+K+!oZkr=#46$`P&#D#f5mwvm^L1^lKleII##k@Sq$1MS{x-52VsPsr|>k< z)4~nwGI3O~OO$xR2)!D7Qbt3*!4`i32M|7~#P`_ZU&Ri9e_DyxZSfbfB>0z=cv=9; zqXIMT-QYuJSQYzy^PKwQC42#B*<8i`r!D?cz90;nVO8vuc~0p!v8TZkXt!}xaeu1( zKO*j9O8mc>=afF=@PCN?+!ntI>q)7boFN41i=Usvip|jB#T_gC7;Hg{FTtxD%;Bmb`OJmNTbBs(e zh|^;O!bHTT@H4UL?6z&wsfpQy0mw%PeB zFcV9}qS=^&KRJ#$89#}eyC5kz zG}6iSSntTD#tz5EXDn62k)hu9KD~YT=7CNdQlz;HVwbLW_7C?C>y!Z!>U#I!K7DW~ zG8`E&tP}?DH=7_J*nPvj`hkAEV?gid*BcwHEPER}UGlTOW0MMeWJ({IQuGNQnX=wT zrc}P;Gj}eKxHLX8C7?NdWJOYkP7}Z8&++scC=0vJ%@M z>XuFua1@tRnU75ABUAdwlm@J!CtNg|!SakaJ~AaoG&c5&vcc&(fFlpZlGu4D&&Kq{ zCx+q~EJ;n`!=UnpS}2eo9QnwU#@6yGI+U#Fd=Pqtou4n2k4$Ob&Z(G}ZK#sXi}Sfn zhmTB|nT(FdEPz85EK|e%L)_IVbcvL&VcUQ=IcVZi>G6>%ePl|$Rj3ODLXJ+Jm@1+@+GU-g2~*I&AlNxrF>*ccRyL%Z~MrU=x-8>(pVu#u9)li>Qf3AoIfph zyQQHdCo0Xs>2U3*^Ji0Iehi{AEqLgH_CK7sQT5 zBr$*_6RA|Xti*~3`1^J~GNq49sREZQqH)Q!b8BCUP#eqFpmn5DGg(~aq_az^OxsiF zd73pyxO7-Y8GU3*3F?p^WlA&$ADJ>2L#~tGEcTHpl`dz1gZRjlE|5q*GNq49X`$%k zA8>tSN)u|RkdrcV@$s16huemlk4$+av6#yjxf-&8wT&gvO%ri!=;iv@UK#5>){c)% zDPf|#^?s#c`^c2qBwqc{jVqgUDzjvb(iJF>GQfMx)9H93-;3C#H~#`TrDvC_kGW8Qv-%NQIh{xjM1#k#UO)M*1{Q|vkm2=Zw z%yxUtQ@*AsnhCy3w~gYt(b63A3wFhpqSB7U4UO}AO3Thgfegy|BEC$+wBm4(@PW)- zxWmCx0fn9dEuy&Fikl*~2gqM$1sSD~%M~%N01;{uV;2KYR#-rjCD}uu6Rr<<9bQze z66aPzj-avVY&FbB^a9-C6-Xew#b}_N(W7>#d5=XmQUb0bOKa4b)OgCV3M@m9Hr&;_ zck#v1II?89>1FS;w*4rjCGtn;CA)TURVh1c4Ht`97k4%{%JW9IF z$dNgHWXcgAnUcm@qn}v7oRjg)^wDT0rZxM>ltosn7TRR-(b|&rdJXSP;qe05H5p%Z zmu@7_lBX@pXraN&1wfAVp0DfkrCe;$MaHV_<)BJ-?CbTBDX}4JEV+!xl*Z<(b<2oK zDRNk5L`soMd1#bENvTMbKzZaikQ*1y_U(Q7&UCoT;MXtIgaZ$rTf{-_4 zLysD$cck0r16KzZAes5yj|r8M_zKRm%@nepJnOf%~o4sN6W{97u!}c3{HF5C<(ZehH}1JX>i%7OKCL z9IykXhz$f05r~HdBCFM8uIC3~)p8*oa`YonY}yH4h1A0y`V$BWR*QI0+AyB&6d*m= z`8`BD5PSG```ZmPF4n{t2VGig0D#aA^Bh#^Dgpe19pO1>5|Dv5QTj&4I7ku_g^AxS z&<-_Yb9n~jqpK22T^MGjz^dBI$cmqL2lVg^vjj9F^x`2f}xLz25mb07&NcbOe1C0_6#JvlI z6|i$Tt>ArxOu#{)3&M)Q4eTr5=-6<(iG~Qk23{*@?#pS;8g7X3gDiQ|55iMCZ*-w^ zl{dU^zd$!(Xn$G66UNUZj3n$E zlD|;!1hBXX>9&Y)!p)<6b`r(V+C`LxR-(x7Eku!jf+*~qAqqQ>6NR1cB8nlMfEBAT zL~}qz4DEz@6Rd(U0Re{?1QH@SlMoCmh+_DxB#KdN1yPJ6@FSnEC>_m5e4a(aUPU|_ z8ItmOh0nWiKJSd`073CMV7Kc5n~c0gEXkd5ktF@xRuRX+1z|MVjWY8CgK#dmAPO?X z3nhdELE|*m5Q0ylKyRg%;W)N|CmZGQ6WwT7l9v?z=f2^7#Q8;|M#af^X#(n#>*IbE za(}L5Amy+$u;u&Zs0HjtI;9*nYDzAB^L5CnhgAJ$1bUIny2#1ANUuDnb%E4P;eU^O zAD|P*L1C)g{xNSLb$<&vs!u8xnk7G|?R^}7yzLo5?0b-V7#WZpZ+oC5=gjxmgg3Cg z=OHKaB}#{zzF&LPcLWPCsqX?qovXgLLT*mPtAqw2wY)DX`d(E)Utp54x2uZ8xl`Y9 z$VvMyETHc}$R#}J`>mpHV*!0@4tdiz4>@TcExG7$tB;c&^}Vd&ei(;KIGa&d#)04A<%!qpW2TuJ#6(0A;!tS z<5$&pHRKK=jQYnGE@Akunvj8x0%^y<7PQa>o9e@1{KsMZwl+6&uAyZ|>yBM?S{z;Q zstYJP3tjMvAWW~zPT{NWndlhKj!hd>@U(qmED0PcU^mreW`K(oOR&1JY?jqcL}#J~ zJ{6DE=O$zN6u^uCTBPe;eZ3v}U}R{dXDHI%l@nkf1=VFzh7wZFKM9%5Mi0fHIyN?Y zNPr^M0p%$-z?lLskJLqHW-{@y*_jxOqeL^Yd0{xV3OW=|PNs}-N^6D)$6G|LO2QbN zN0b%z;@NkAr{>wl!&k9~LFpiw04n&ipw#_oI41ryr&j!rz;9b=1O_mGp2g{#keHeh z@zpq=@3i<=gP&01H{+ZRL;p(F3ZBl5^i^z+ExwA4fxiWdLdqiu{kI8u>KbI(~PLJFdZ0gD}ef zzroY+X5_z$RiUp_5<`9!yA1phl;;K^-va)7Si`&kAxeKE_*<@I?1v)$2zcvQ$?SX; zODge%QD~2M@~a&2)ee3&Q!)A~Fmc-Ttzoy>@>|PP48IDrygyXpX&`zJcxoHQv6lUb z5?_J)7M}z!hi{Vqv@QN(_BHVP$$9)(%f4xge+{>f+Lny}H^kHWSMoo$$zR6pQ{#Vu zcv=@r`Lj0p%h@_q4a9JqJL;6+zZxG+5#DB%6@3mZ?8vkv?pHSq#ZcarCcR@NEj;YSY)r?N{R? zh#xU;f~;i&Hu(s9Gx#?t@sz*HPa=LoiBEw~DEz!l-yWX78h} zO?{&=lTe&7Gc+`GU> zRb6|)`^-!pgg^p(yvWABs63-J4W`DK#x zKWpu^*Is+?wby=}Gwd?pMg?<&=2>h5tzd@m2!)^rrwnX2d(641*1kOWzVc46> zC*%7;UntQZQPN+}%OlgD0=-z`|DnPkVZQ|av_$`{LXWXGfHz8X%lDK0YHabqWcC60 zzbWy%Oy5lWaXvOYEzxHw^v$dY_!Wsx<(Khd(EljWKc%Fvs>t3m%*;=fwqzkwxy zvyAyC>U)bqZ(yCk3ncm-3cZQl2ON;--%#jV*i*n4N%S8o^cMCj;BtxnJB8lH{sLSr z(a9b%{u}6PB>F#q*Gm{7HM?5E6M(Oi@KoTagwF%6l`xHU2?-Yg*GqUYa8kmb0&bP? z3gC7LUjclxgg*`3A>kTeEKfiukjdJ-!Eo+;r^0UJL~b{j9ROkWLpslnqc@fZiwZ-=y&0&pr=afaQ3jJohN{2iT*)8zuUa3jIOW z4V;kZFDUef`CRr#68#N@{tfmn@ML2>4CVbup+CwdVXgLji9W+vyM@9|_APb+@G^<+ zSLlzkGT>^7ez`(_f?W&zuM$13(7(&tfD;n^7KQ#Ky9@ZM5`CXS?_!Sw|6HO!rO=;Z zKL$Q7(SNPb53*N*3(RejN$jXX|33Q%@G6O}8EfF&K8M&8;43Bic?$hmb|LW161_yB zA7+)n`z88nh2G5~z|TnZI)(l`+YbCc5`Bk4|1tX#VK+YfXA*lrq5qV97dXqUlhHoD zuh4(Seg-^GqEmm7aWCjTiGD;${{rtXGW{6n35lQN$@o3cZ{0<&m?x0!r#j_1MiaPl%I^Z zfc|BPev^{^C7z#5|2*hlmH6*b_~*f6Om6}Gj}rf975+EaoxqRHGbD)dL&o=l{vC<_Fz|i} zKLPxVgbxB6KTh@+u8&OrDd<0t_=c*H@9W|spmJ73jD#v4FiA<-ki)e^1)UL)Za zVB^Qh-r@Sl^c|olCH^}V{sHy?@cIi33Bo=y{ub!hN%St@S_wa^$a|OPFVlYs`T>dm zcMAV|>@UEtNc49U`ajr7;9QTYpNuD9ZDpoJKMU9`;aR}OkCVO6^^@sEpr0@CFH!hE zV9SBmOLXdwGQI-z>m>TMO8Sp@elqwvq{wdlM!0rpJ{0=Jgv$UTA zdnEdA6#8`SHQ+x>bSl4$-va%FM1NOFKZENl)16ow{7~YbWUdub{hg!D0uC*-^u0i# zpQkMW{&$I9rqE|;R{*~$(RqDI_*&3UNI0&fpCj~@=xv}UiY$F@QTX$QQ}{!@E2)S!2d4M*C}+bRs;MW z61_p8`?b#k_e=EK6?#y+7x-+SRsM$+dWqHr?3U=yD)c4VFM&%X`tKC_QtdCm>m~X- z3jJd3B=DCd`UG>WnCx|_b`J0>5`C^h|CAOa?6>s4RH2t?D}g-{{VIiCp=}0ENc1fV zy;AE0PD=F8EA-{s{lH(5=#MJ&D(xWfD-xaBi;TNL|D!~I0k}`XFDdda=j}(PzX5td zz$*XS3ja#&BVdn2&oI}%$-b+#8Nfb?p0Cia(EPxcNOaO)#utNLEzv8L^y|33GJON+ zS4#X5g@1$A1bnkZr~G8R9rQ0q^c_n2t9X7g{Y#+lmH0`Xj2{5~F^T>yMcy@Bo=pEf z=m#YJ=N0~IwO-&?Bs#Be2_FIdO$q-+Nq;@hPo}>I`n;f3za&q_Cqef}^a==vOH6YPdX^9s~WW5|Ehz<-qJl%I?r2mMWn{*;owj^`)Se++tcv07g; z{x#@pB>Kz1*Gc$wMg9$3zDyqg{RLM z(EB8Mp(3w|%aiF#LI0D)U!m}C(bfSMm#FrU@%5mGB>HA0eGAV|rf&niRpKZ8W!wq+ zE{XnmMP3`1C)4i-{VNjxqYD2v?I7?kBzm_(->&@z_!WuH?J40ufZiwJHv)y->dL{UV9z*za;uGg?^{@0r2l7dYZX+LH52&n-2WH5`B(BzgzPHJ4&tcEmi1W z(yD;hNc43I{T{6b_&SN+pwREtJ`4PaM8933@6+xDep;eGtkCb*$lkw|=rsR*MZ#U+ zzhtSUKk>`>S*N(|-s0D-!=}3jc%JJHUey{e6Z0ur>jEIhR~y>2sF3 zw?p;u4Q(!PwL~vc=#Ofb0)IxLFIVW_(yju2TB64k`s3Ob;GanJn-uyJ+UJ2i7hC#~ zy<~h3=nEzKgTOusKMrjCIN5i({bc$f&_fdcj}`tWwU>Z9B>Jlgy-Rx=_$w0q9}4{` zEdzU3`z87mb1#eRdr-><{((flP@#WcyBPSl61`HPAJR4e_e=DMLVs3k0?xX`u)rj? zU7;V=b^}k7=wDLk-P$*R7fJN*D)i^I!@!Fr`p*>lkF}S9FOul5EA*dg1Hj89`UeXA zXBs`{R4vh`n|pC&zZbOmz-uJBSE2t>`xNkX61_^H|602SxLu;xDD>ZGEx=!t=$}>S zz1p3?-;?O~D)g7MZvp>YqIW6u-)YYS|5>8{QlY=B9RdDWqW?vq|3P~X_}oja`aP-8 zk7zmAn=6p$=a_qSWWQInLg0%edQhRird0qhljtiI`s>>Dz^f$sW`+KSwhj1diQcKu z|DxRuyiuaxuh5TbPXO0T^n(ihE$yekTP6B$6#6mkHQ)}3{+2?2TYDe)s}kL5?)8y< z-qFqi{-#8qrO*eoBH;ZJeThPUS6dGJj6}aep}(iafPX8|Z&2v}&~5_$ABldOLVsVo z2l%fN{XvEPf%YWu35kA4p?{>k0Q}IuSncN}g?>_d1NfT~{cVM=IX(jZg+$MA8?wlL zPR9)3|B~qW3O&u?2kw*T7c2A($K}9(mFOE3`UFQD_=H4nQs@&Mw*Y@A(RVBKNsfKM z>7Qcy&m{H@g`VSh3ivvSepsPTar_$i4vGGo>pebr}0z9*ML4#qSpZDNw@*n_;IpX z4vJ@F`e#AkDe>Q~@XvAF3;c{kr~GC7Fz7#&=uZGYC*gy@Kap@ZaF2vv0DeWnF9H8q z!mk4NOZX_TtK29Np0@y=CgBf=USZMGu$P)G;T+&;5oJ{MXJ<=_hUYLYsa?HvRJT{W3$|HhsUx zz}K9s%D>Bo^Y#4>ga17nHewiqUO8KpXN=(nJz}GG%~AP{F~i_rZKGdh!!z{tW`lpb zt$a7xu-9gvpbdXtUw=2`)#>ZI1}@as0}VXahOe^Wr)>E9`udcSK3|_-8~6en{*69A zHRyBo@zua3HoQcS-wgUn8}734Kdg^e2LDGAw$5sZ_W{h9E9#2=PQ~W}8(wU~VH@6H z!`Inx%!a>U!%y1qk8SvWZ1@8kKFjL-T>phOyv&9#x8b!me2opqY`D&bx7qO5Y}h(0 zBJBGM8~vCKr<-Rp1b@B_SK9EWZMeyXJ8k%08~%ZWr=b3S0Zh-UxN$uN{`2?1zeM|S z0Z#?~U*OlVzUa^~oh7*#{)&7)(a*+N4q9_G@WsHpv3`bQNSwYF_|Z}^1`vM@@b$ne zbow^nD}ZUtAo?C)C-5pAKMi~c@zA$*{3GB7_+LYx9^je~);M)~AMm}vYjxZYdW0w9Tx+W%cuMbfUgJ6)A1$1_hNobE|ln31N(t#3?tkGd{W}S2lz`8{tw`T7g_wj z1@?k&*ynBFiNHqw86L*EAm6}r7UWqe|E0j&!EfmEY2fJ+ZU7#T_&*Q)q(uJ#@Lwc+ z1h^77Q!mdyfL{R4)A4!mwZDTr11|~o>O4e z%YeUy{zh(r(tjHGONd_#d5ypy;j>Jqe-78XQDr zfkQgKb0K5j$A^YAqR+u~2F5Fj$p~Kt9L%@$PXJ#G`3So>{dVA25x*Gt>%bFd3jaar ze+GOAg)#c)Ux43*KQQFy;B3Jk+;|2@m$wl397+CVz$K86Zp-tl1wJU{w+r}jRE{D4 z0PqvQ%{u@80`G$}pdpa-$%P@W2R7^(#>Eb|<$t2Uho@WR*#TTP%hK;b;I|?38C~Af z!0(||}ySmZ4j`w|^b1umNkd+7XL;7)Yz$vXWq;tz?} zsFD8H13wFU;ubGYGw^Qs;G~Xs0lyDit>do&zmCFZ>9`9x4IgC5)Bh)~oA6no<33y$ zB0dV~_G($AI@r(9XD{$v z*w>Kv1aJi9&(-;V23&|X`vV=n3%n2QW0j7lL03Qe+!`JGfN70}AP2XK7_8kbwgPXfP=_G#GX7r=ApU{0pf{{;M5U^F3aKPT!^b6fKBfghM{@m~yF z2W;^FD=@8L8u=%IJ2Nc%>;`@V%tm=A){J9}Fv|N|;+Oi@Ux9xKeX|XH5R2XmY~(i! z__i_&2Z4`C?Sb}^-vc)M`8MFUP+w2$^6mwmKLL9xI(`(m1k6an%l{1U6d3mzz5V_M zcmRzTYH|Ai06&WU=+g1K!1P0S3bdXAMR%ZnjQY9|_?~=AAKJT}0{{AH@KgJ*0lopa zR>wC1BWqLtyMduDcm@9xz<*e3)$dP$S6(DuV@UE|27Vv(Wjg;~fiDF;SH~X$&qvH@ z^!IaM+t<+sjQU#+>_=e@``-k7r-UB^{w~UFw7=JY>wqDamuKc;=mTt|zXG@rc$!YX z75FV+qr3-*AM#Ckz>iCKB5XrvDvbIJ0Kb2pW&bOIOMri(%ijh3md6?|z6pG=l(En0 z^k;#=&MwjG_XXe|qrX<`^w)v?Zt)sNvge1uzlQQ5ojw_|E`a=nI=%py_S}$!m%ki% zRvFGH=y(J02lH?SUB{mRrZp2(3Fp5V_%~>LQ+0e7@V91I{_=akk1n#ts~-b*!-v5{ zJpHS{8tM-!ar}4SKlm&>8Es(z{BQ}J?g3s3x-p)X0p|nH)alm%{{j6I)xi0ifqxC+ z3LW1CJpCMt{{V2^bgRAn68I^kH}ZQO_#DYT9|2zvWsUr2!4UJI-(|Y|65u!Tt?}x5 z;4LVhA@6SB7iL@I$K$~70;33A-(LW~27d+G%fX|3BDk9?-7t})VpSLw75 zy~E$#(;BZ;C@uIp%4DLcInH>}M6A9wg17N(-W+cRXG2X(gx>TMX^yqVBlS&9H?$=q zc+U_rOg1(};#={Gp%&KM++bX`)Zoir_1pX!FUoI&$eLJv{YHG9ITNoPuZh(p;Od1;mBtBD`7C9SUM_30 z6$;Y5+GI@wbZD$=ZEEJaMBy2{m78?OUvYMM%c@oH`mb!`-1fAv&k)3!)W zLv1A9Ue_8)puQ||cFIK;#oOaG_=1bZ%{I=>_@eJ5DhvNM)zzamT2LvCWOgH$hImUN zvZ+3{8HP9RB?HOG=B7wpOQbC+-GwDvAV`#4y5Ag6;#(7VA*{Q^xe;|7X-URwP?t5l z;jwwO;;mJs{0&wZMENVC{6Xb~Qvn~Fhu22Y%cCNGze)n9xR0dLJE{UD#(kTpCC2^5 zD*saBJ{Tl9L1ZW7Lql-^PMN__07@$N4Fv**gn+6^(9k4MtR^%xF^dp@syu6qC%fi`62O7%G`%Db`y@gi0ZcGE^!ybf)6S3}zOp&WjD*idCH#8@d&%IxjX=G6a@D zXKp1brj+AiL!}bc&Wp{2MiwQ8&QxAW!V*Kb5>@9VWHV#S;rF8qvR39u;P=~ViJYXaudR%x@Avy{Wi-9NpN2<~nkrS!(Hsf< z0b4zpLxA5lcH;G#rZig_OH2z<{mc27-ri3GszNc_5VZ`2V%AZ>R%X+~`)LeT(wG|9 z24%nL)BUz#*>8GvzinXln||F-ElJMD^z8ni%?3*>4Qw_rox0yPeEUr&?x)r#=VN*X zf6!(F(?jrfsiZMAu#M_|(_{FloyuuU&*7(mUZI$^U>o`UrYHB)*sr9qG_X>u^&T+Y zy5DNswjn=YdU!vzaw&&^~cOtoBc_fSiNr@cp*nAYgiY zzb!lnm@c395k;EWXKW!tfO@U2i+M$1ft=cO#eQ3y5U@P387cV9P{B{Jf{<-SPkviG z5U@P8Eg}e5o_aCbo-W7Kk-`9R&o=M}%(&QZ8~Ov5AGZzu0n1Y_F?F_jAKrgzabCiW_*l;GRL| zF-MJnElvoSqej3MCj`uP8=yErk!EUT`jCJvP6(K-m3tF8wb^C^wzwf+jvoPA+z>F^ zXTWck(H18J%#kEun??uBRv0inP{0-^1k5po`yyFiv+V_Jv+RJ`;wfROy1kLe-doLx8*>Y@gK+qgNxaX47SaoKL1A^wL!F`&N#_U_RI3Q?_1_4_f5H$UL zz+3|em_9C0tooFoIR*r56aSz&1_W$zK+yE^0b3jpG`)Pli~|C;I3Q?x^nfi62$~)} zV0y!VEe;5pemr1C!~xs5AGAtK-cYuu>Cpo;?h7A7-caE&+mN{&5U`E&LDQoL%yFK3 zNLh|m26NmG*j5FCRv9P`5c=50{h;a512pa{Iar#SSGMJVpykmm-$`+R$jdhF2Q4pe zj{Dqy%DI}cOTdf+0=Aic(3}wjY;i!)T=kJWt8H>0v^2GRtSv4GTK?V^7X&STPjP{) zxj9Ra{ID%f2wMK$7AFKHU2OGW`FqPlQ=A~@ZFzq3&iDJ{=2W{&U#Ward9uu_19mS@<=Oc`q zkLmA&wz#9%^!GvAdPT7r{ReGvNU`bftx+jRafhyz>gS5hF(62BhOCw8@A*ijP)xhn z;*Mg|-v_BoN*dEHwm78N^zwXklhc@9K4^RrO#`LT~TbxpCdR9JCD``v{*y5C8)1UH@TTWy8 z)1Ym=qS*AOd?Z)Wm^QG*F~w%o9JIwT#imaV+TxgE(~AaeaZIu4F@qGx$Qqa)lg9uG z#k7Gft|>O-;vlszDNTvxF>P^9iRCeE>m4PQ$F#*gC1zaAV+JK3vmMyhJ4!5%X^VqO z%(yscTmLAr{G=@|DzW?|#YM6PmY<{+E>kQ&Y1>OFvHYYhZYr_-q;37A#PXB2II6_* ziMBYZ#PW$0oyfYGF>ufpSCv>kk$RGn#%u?+^_CLLCt7{XjI(&$BFnM-B*j?@#q`u> zL=&VqON<3pk2BX-tk@+;ag^Y*dYQR?5;UWfAjL&GpIIJSAJOlb?a5pZ30l3$+yJp6 zkDwW+@R)lVq>+4$LI3rTqBC_K|(koRWI; zs%fp)D~6{P2VDedE84H9Gl|q3-&}{|O3kTHr-Ube>Crfm`46u8~UDEi?U>4XtWHls!1>(JUG z8@JOJk_jvw?~%_FQO3icHX`cqCyuD18sqhJ7-<`NNm>+ zU~M*;lGZ(|R5CLa4py(j5iUibI3k7vJX}0S-G zRkNC#LT%%XpiY!jqSVH>)}c%D7R>XNX>~39yct!Rdb_4+E1HyEvFI?HTSbvlaBYul zjK|P-#o@B8v3h$h((xoIxmg)@b|R!UOQI<$3}8<}g!;M${eYL0iFw|QPMqPmoTzq* zp{cFTF02^`(<0OxS`tn5L(JI{Z|3%_t!v>n+AhA4FVfl`X{~F(i8$4i20M>P*Ihh7t zjJN!{tx;7IrKPE+4r3`AKz$t_5L;tIS<#NH9MIFqNu^ZGpfw;SXlQE?0|vFymbQi@b%CK` zA^iYIBqZY#8l+L{l z5i?8?^rYsHIy9Y8wv+|nhijz)d0QQ-6kf8aZF3^oCY`Lc=Yv5+;Y=lc6SZK9nRqX( z1PIKXYCq9G+#qZ?moT%3a7h##7!GtB#Lap zxo6oQSlsYGwQa52Yqq0r+SBnv+lDbIyVN2?{3O|(v&x~9nVs#VGBGCL#fD@wB(gOn z2nqs+Hk-P2O}22fI!82N365r4pZH?L0(i zk{uvvM4T92VR3%qerVrExX3-RngK5_Cai7tcEt&Z$jPo&5-YlGlNLa)?MW6*Og@*^$WJoLZ|50flA&@J@pX31jWmL4RFbZF^N7Yi)r;AKe| zzOU*NhUWN|v2g4DAI~4fYEkE7N`vnSZ-|eTnOCReO2(K+W4vy20wF4YRLB5hDUiWS zeg<_Rq>L+}+FOS=v>|+~mf+*XSeeP^+jxzIo{>91tb|nd*RjZm7 zg_#~dLVPFOtISG~RLZ!AI%`dh5{~d&BE(TeU=>Spuf%4HZul+n6qr~VSK}Na4+(zg zX6oR_qSzuCiO?hmgW`Uwpva=66vd;ZA)@Nzn`1TGZ9_Oo8a7%=K@>5CYR8lT6{V$T z9@U6}?hY3<5lsnnY+aAXNwHvcHciGyNtf&Z)z_w|>MmLqS-ZY60!mG?4N4#sZ7*6`9L9~- zL|el~5?^1pQD4t`Z^)bi^SC*~cu(mQ%eO1+(OZ_A`va-Aq ze>qrId1X~aWuz)lv97x8%1VB3ec9UOmFpuF*IZSM-S?}JMCV$wdhPnv8`g8C4eQER ztX{W1vU>fB%C#y>)hdHYmxNU7A}fm{E02E`Te+@smC#aGfIm47 z1|4o#R~5NxWu$ynqQ=rd1b`7O^WD(S4!6#uB=+O zdTnIGs&yOIkl`wqfzPOn@@ipf-LUJ{RLS}3cdOT|ud2Aba;?oy)IcqbSFNvHyLJOO zSIH(4x=CyS-P&u>w96{iSFK(Zxne`*hRVpgs!!w3nyO3546vtORw{_0-1=ozt0OBb z*R3mCUb&9vVzh^=R@!PhT(+{R`kDx@Axi=kU)67IWp!oQx=OIqJ;_`Ku1}%}{>aumBd%ztl|UwYR3Br7p!CudbKT2#2Pz zb9mRA?t^y=DUaG_On95sT*QkK6tUu#mtx;GIBiM5ra0c60Ee9NrdR68qcV80`aLEl z@8&q(Bv4l~Hs)lker$~T9@gk3@rs3`(WMH$v8$`|k6jT=tuZW*L1Ud!Y8c#0q^L)^ z%DgF)d25@-VESQ`deK<;!rQ5;?GJUWNBep_9#$Xs|GcLJXN)KV2;xBS#odSlHsSS=W-s>lMi@^R>GX&z+| z87ZYVmK6g)-xaryK;4-IOs8%iOcaOlcNM`uM#*2|T|Z{lnx+QqM30$WAF#*E z@5S<4#rjID4W;tDDN1Vu26{SgdBxI_Q%}5n=`c=fgq)#m)!5Bw=*v@iS5z+bW94a_ zW!+F-y&CJ!r;^IMX3a38c1`p4WNQyfu!7j7A@ExdbnVjEiGzsl`}y@5b6u zSvJLn@u89!@OUc{u~nlA!>$UA z#A&?I+Hk@H8x9RCLvvt&1a@aB6!jeRl*U;QKa~ z*A2H6Ej5EtWK`n->#5b2Fb3(deoXCg6h*iYFFl%(JpEGDB^T3lEAX=5}`V@vJ! zMjV^0t|~t*6E$vaSP`$s3DZ%fwBZrNVa9h!XU;Y9C~pmIf_aRB={UvcN)p$Yv**ls zx%qH{>zkTm+hW7`Wu54y|J=ulb7y}M_lH&l9H*5=s0)Lu*+S; zFpE+8)RK-geh!!2_{wEUDZ;t&B3??qt6xMB$(EfKgU$O>Mm` zD5{9S%zLA$nIcIMKXZWZix?)VHf5*E&r0ky`NX}VPe$S>k({Z-D9VnlMW(P8ZOV_@ zpoU9_5n-6fWJJA3p2Lis)TEw5%do2SbgVu`r=C z*Ko6iF^R$PU@R6#)-*R^NwI0T_;ie-hTGyFbMlc_H^wAp*@_C9IIp9};fIN%$0X; zn>N*zr=!N2VYVH{l=rHuE{{~vvEy)A#p!6F$njQ*)1{|TsJDwpi-inHq!>`PZ(cG3+hB!WFqGth4 zd6*){N3YwVvU*n;&oJ`03!Evb>sFNE-NTf_nUc63XNGSW?u_yHjk&QNi_G*0*_qNW z-r9bqL~Tm6oUt~zsc|db;&ob~kxS`$;PRK<}=nPQz_3gz-p5I%-0!mBO~O5hr2$>Oc1eD7*BdMu*@$Y-qaZA;*778{#l&8IV!74LLA9i4Ou-i>$)`!tM?-WaiQaLsk8lb-MPALV?Zu;I03P)aUuroeDW}K7@vdF3 zo|zkg4^vfoALLln^g`@-)$p$4&%=#bykH-?cfnL;S8;-`6(o1g&M~s?cvHvvWc-PsVSstG-dhApU|4t#j(fh2|evGL< z=xvv8p^w|Nr&g6lDlfh8fWPZtJet~5d-;nU#?`IO%~|itiVdfp(yKeVc6D)V)VecE zfZQz^-mA*+c9>JLgiX$Poysu!(2E|E*muFpg3gFuk~}&K*&J)ei)BAK$wN+Soocn zx`eSz0ETEk=6U^aDNnWNdd9Nun5Ng&*S6r5E_lTQy(prHXIi9x2}}_udlxUQDfTTX zj(O>QsysQ~QzzbmhZ;B?8Rmj|8@|Uxf04YGp3D(XmVUC*z46Aag?RlZ-WRKf3YU)j zW^`!wEfJ*q#w=Ubfu+dLry<-G9=rMa!a{QRbc5%@#f%ozbItryWTj zSfO1MUVS1|asIBHMa6@T8=mf7-OsYW8m|6pdV2Uo$CYbm=i}}>y%{ko9or|$R}p3f z4mauU+<*AZ{=4#F?vwbb)c@xl)I8bU+B`PTm9ITUeC*K2M_p0oW_#FN?Y>qjcX#f= zTlbS)s`G_iAiwwHqlQh~Q8w4Luzkdh%Exy+F-Dd<`!HigZ}qQ+PHQeq+z~#9 z-M0VkFzcUjYgr<{aA9vE!91*g;;rckwy3NpYarX@&hOjqOQsJLWhC=RpFeHS8knYu z>-2*BaQZ+#x2OBgZw_9-n7cIj(DwE%Ii8NP=W?Fe0{i*?b8r!R{q@d-|BzNt6=v?e z%bD8~ef9MTg?Zgsg|5Q%UWatQ_w~%eQ2%c_e=wMpn@G$VjU{^{$aOF^PxL1woG zdUxl;H|H02^gr8~HLyPOnZbqbjs*qXuMGNp9lj|`H4a_l1LZvdw^340`j7qcm#6O#v`#%Q@S@eb}9#40!o8?dL z%Q~hxzcjea_xr)Zq_h7P=hP3J?><;w+6_KmRo)8+I?LaF$$iK387sP(+x6RyjOuR9 zO?DtXN|Vr)LC;)vcP!CaUeG<^Tz22x(D=&EHOsU;_rA|q?tqq)*{khk`yCL|?R|DI+fDTRJHE)W1AEHfcxm+smP>Va zWH6Jl$qvt_dw&lU>UXef`<%PW+w?m{*Uv62yLrd#( z6{hLP#W`61gg(~-e$QRr?{XlOyDD$@0mtsU%P0OfJJ#uVaWKnw?qtV;W0Vd&4#)o; zC3#)%b>w8CkDc^g*29k7%CdYc-?8iN@=86G1F1AqGHW&@|KCxUhvx^)U5v_ulCp`% zI@n}LnA|7w946#Pn-(oc)^f&cRGyR{Df=#}m7A)=t*?HOE7>lk$noG;q@*Gz?KBskQ3!FQhnT~QtscXNh%5jII+Z9f`!||dcoc6~w zBi(TP+0Gj0`t;0_&D|2E+ZS<})UN&7<9GZT&cjC>6FMmmFkX8KRl zAIr|2d?fvA8JA9eG3RR;+cICw`SKK(=H_~4Izn8(Y-g>K-^}!%@O19X%n5zD&rO{- z!ISmj)S1&gSt};aoSvMKJUA(Qc32DN!M{_TP_NaPyO$LdhAli3*e~H+;Cu;Z_PX{F zH!Be7GvPs!hd)W#{L2COm-2~kkmR_nQM$tzzn8=Gu*%_!b!c#gl@k5j$J> zPBUr`xd%^HZ*1RFKBFg^jJ9hYSGOB~sk}6zx(4#Ng`#!2U5xu;mT%l+?%cx|p~^5q zMQ`2j3j5k8h4+N#grkSj^;8<0)2q3CNrur|$PrQvv@K>)lE^i)JIkHklew4OTM=Fm z&gZ`I@SA_{OdfQFr-x6jQd7g?vFV50oXe6!WBBuls@cy+oxO+OOomWD-ARn4#t$^E zaD~6L-`$??nH;`5yf^GYr1Ga^{6$I`(zW>49-!o4B9u26r5Zl(0T0h7)P;Mq2cwzY zbT@Q-PUz#K=RUakkb_468Y}N*_c)#?4_AeKoIkyf-E(nR!eJj<&^u3$7>p?Cf}VNY zwgv5hXe`e+i?^x!*gb6Sx%nanAx`F$T z#}A*iKUFUTCo*IWaojHHVeJCAinwOCp7 z`Dl7l%YQz0ahRl*o#?ni+lec8&H_(2;=!=LLfgp-w0*+DY2ncEqsiOKFX%1Sb4_E8 zUW&v%K3dH4o(B)0+nnc`HZYIps=43X$mT*a^HqdSbgc1wj@^51zILA>mlb7p3;W5n zCoG>9&g~Lcm%)}sz4F?-i!uJ)U1+#ekDX|#j}2t9rJf!8sRpOLMD6u9#Q5Sr>wl#~ zT+Pw%825kGLAhu396~(rcRhR#N~bWAxd)3+?n^t0lZTGzaP={&tMyS9^o~5F3MgS%{u0qi1!#X^m&%+<8;4q)a8EtsKfo*QN$iR|J5gMN|LUL84NLR2V#uN!qar?-`KkX z1NLp@m}BI#{L8{;>-QUbjrqpRL)1Dcy;gM5AHc0OoV%D?s^Q$FJ>Q+Z1fLQe2XXDk z$E#x>t{366P{#{!?ZM}K9Z&5knv<(vXX^jY>cPBeOT)Qm_ss0ulAx$@OO)kn(PSdj zpUINZoIY26c3($+R^RFqon;w)j{LN~P`-@+rNrc6M(*zA=QZsZD9e zcA^Qah!UppN{j-z_~*nY9iMD`7U8o7ADZ9wAKZbljADdrv%QG9Y)(%$uQi%Wm2&TM zX%vAJ=6Wya<#F!sKiq%tQKV;X$DTTfs7BE!91u7y}AJ zH}qiM8|}zX<0HwT17iHhU}-(#sx&+w(s$;&IDN@1=DDb6Cv3_v-*i6Vx^EZPt>ane zUT%k39R)&?bFaoJ@N|#g#_iI7NZYG=k-5H|b3t?Ed}f z;awPU?+Z_U4E3e?cC4Y%B(AD-bmtAaj^z$czWF~Y{k<7C zItR6z*5*x^ljqY4wIkYsH}RQo=8KgLc6H??-8;g?2{B$QhRyoAgeFd2e;I5_Pl(rx z!(H0?vqASm{zOh;F``I}Org7u8f6F_?@fMu^yh;tw0n^4KTkyROha3B;6rT~-kYW2 zLv1+&AIt#R1bnjanTQYl%)`fn&q92B_}qifK71a)=V5#v#fN?g~v*uXp&Y5wp5VZ$`m((}jx5u0h=Sw}Fx7;x(=EUWt++1g<4uO>%(2HA6KV6z_% zn)SBt50-Xmp?f9SJV7!XCLit!l>cc_nEL5DVZm1+OXE$UP1LjIp>G<^%c+J z9*i+&?X^EE>W&R$YM0lQCtMd6^s>1#eP>bKRnNTWkB3}|r^_AP=M1`jiMp$Pq;hJn z>&DDM?ec5$s_UknhuT}99eK9=C_ZUs&dmL>Vtu~)vx715y?OfoBxA|t_#EuKWm=fc z&tfyX9a!u5Mn_qK6|U}a7B=^!7tZX?F5KLcTX;>+qQY&xor$jZcHENQdvaC!v0F8) zT=i!Y*1QlY{D&+(avgK~oQ3lx&D@T2`%bRf(N3Bk$+#@BzPkV`0JI7)8TW<$1(@$= zK+;l4lEZOX)X|q-$a=K-9k)>Z%{(MVQr7oq*B83%5qwgbRTy&unn$_AG?$_|#ia1b zuczy4XX#Aqh0N}B-f!IPzT}1BXnQir3ZlD`9S%2NL&IE-=3-k9`!F_;KbaKP5_gvG z*q_#`%}Os2vxW2es9mKS@eJ1Ow0#$b4X>cFY~3r+Dx^NYFubVSx!-r#d9ahO>KU5R z%3nJCCzTi-YpxLoX>0;tG1U_JhltMjsKFqE9mbKE2!C3gzVZ=$uN3;a7DD4Sj$RME zdf+gkO)(Qdi55l!(j2DaV6w~M$>_P_Maoh0EJYl3Yt(TVsdIO?YlVJ3VrTu^iy5pR zKH_&Po^p9gU(~RY5=yYAI_AtoOqJKuF=s|kX6aOX&HbQ=Co z?ddO_g#QzJ&glysf5+!I96ElI|NR^OVvIYy`owL>H+1}h5dA%$|DBJ&SZCt*HGT(E zb*@`xG`XB=kmdUhriDH5FxlbU-k;B}{`;@X>MDMo&9G)u5UygV9X@7iY*G)|JFDm! zMC?1G=N>uu-ang;z8X3{B}Dg)NQmt3z*v}fh>sx2$`1Br8kes$$7SE)WJ4g*QXh{e z@%5Ljus6j{B!kg-FSi7WQ`}@p?Y_(;>JsDY$43P>J6w7Y8i&sfYwd2ViL%0{(Wj@A zwbvB3??yb9G35*JC0c%AvW`bHX?>d8gX`#Q-ZpUUKTPY!q$eMPy7Q>s_53prk#(>T zBTAC1xijJY8KZC3wChRn6w~!&dq`8OwCwOusl?Cilgl7gwa?j9JB*2)0~XpvzRiJx zyZ9%B>k!755Ysy5un$kpVIQA7`Kb?2zNY>2WcQ>GPoB)dyx9$tA|9hY%L?kGl@i1m zdpk1SN#;KLFxDD8x9-pGzGdD{s$+*s@7bcj(C$G$8 z^`Iw6YcXuT#@@!gq4Hc&vZl}}6%}=B&REXo786{?Xj9w+o58LcMko<4Xl$9`8QSwP zw-n=#oT>+_B=$55^fa+NM|)PvRHFPY?$_iI&hkVL^R(sdmzn9wo*Qc#ap)w1e~6LA zbuCtTm{=4NUkxhi#TAY(ymdc2!gp+j*q!3&k?5i0Q?VbR)-JV6^SkT$_kyObe+No0 zYG3BZH^4$MinY_ilf%=(%k&5>1HO*>n!hIyF2g*X;-3p&3@vcHc<3Co+bxB9_GnKy?puB0!7bFgG0~cl0HQ<1*%-C1w>y>QcJz%s5uTXvQJNj#8{h zl}0PV)?AzCkpJ;flw)~Ec(+-O1ouBb?_&Ed4{P5x+V5K3Lg``T>Iq|go@OJRvq>|N z!qAM()B0*LbM_^6mM?nIb!-`xXnQ#z^RYJJaXGR?YCcOnm)0wPQ3El+nlMW-h(0!tJ9<@Puj1NFLnDW0P!M6Js53R!=&7l~})H*zwd%%?$fz z533t?p!O#fzun&Df`=EoiT|RHWEw*ZtBe*F4`w-hRwE)H>>nPyZGUFIV~^AA++*!f zqTk{^D|GC^%7WVgnz^onQB;g{X^2lUF?XfDWN5HNmrgVvBv5RYnJ;EDH2$(8TB&g4 zJMMNNr4i{+%{cE{jJnI^HiJHV{v$?gCwQF-uY>cZ*4(bqQb--CEUEa%szoVelOJ;J z&pj-B%g8mCJ8qj8Ii#UIjh+K>4IR_1y1$rOZnuVBbrH3JVMo1>kMeIm#@Fj)>WhYs=auIhZ5pvHN!Qn7=roOZq!Y5pT3gLg)bOKXWD_&p z)FYb~&K(kC)86+s>{!HV=pkbWN52=Ntk5voMKO{*ers%otzU2sz4z3cJ;O!uIFGAD z6h2fk#&4VC={Cun<8F#CExArEmm({Q?PK-z{43qb#ztf%e3zKJr0cyvSjX^RGj#7W z(ex3t*pjA??icom6(vv9JL?&& zO=omF3r;>vA90_#2b0bMTG^=zXYG9^`l`FM#XYONC1YSRqrUQQtp(xCeHjB&Ig)2w zhu=Joxw`zLx7DqUwat;bIAV^ccka&$v$^%*%J%g3^!}WTwEmpz&C4>5O`on^I6vw< z@?QF~ZuY?Z=(Txl*1TETeAk8LgRX0j9?3-Sx*=TNH7miscCg&>-)V`4ytJscAhTyy zLX++|_#KCI$GIRKJWlD(TF5?cmTSSwM=}%74ZtqZ%voCE`GGVIXIS`uoMhquJEN}s z{Xa}DPacFNwO#vr--7KQdk%kv@15C2F;XVRjt2&_efYSY{khKTWSEf;il)2R_o8zE}wmW*^!DP;C1*|{sWMM zHs#a4J-vO_U|MwYp-JJKK4+1$cRq9WI_6L4a}=fbK7hUJw%Ok;d%NQ89EKH+s=T#% znT1$0yY`JEq^DFnn#LRsr!%=+^o~hba~0!*Xlai7*q5~@X5|~B=LDl?c$D z;>b5TJlWxFKHKgjt9LKE!8Lxm}v)M9=wHqt?el&$~UA|D4VH-n71D*d;3K z$XSS$xB{%il~1WC>(J(E`DIB&^;l=twqRYK&gvlAboQK$Ij@6G>L3=UQei63YUA}h zuBGu2v+^yXJVu0Y0rkXfOL_DZLWDr&bKLg_vxGDB61u{obo;S79h(?kGZ0>I&4IyoW^32=2$EI#>UO!LPQXTo|Z?X zdi(-!MH-tT>8j2-+=#lf`K*TGz1+i7ggu4l#%YeS{tiuB;0R}Sqfg#leLc zNm-OiV3p3!!E_GGY6b^c%@wUwqJ_X=N!NH|4BrQh{BJfbo~wHwV=Xh6x0qtckXIS3 z^~dZ2dmr73I+5}~eAKF+X_TGM+}fTX z*4x>ha_mRzZFiq`tjwY9%RKg@%!YGo&t00(?z>{<(x}EE77yd(NKa=yy5}oZHJIdR@=uwC+HsKiCD(G;1yVp{Xl0&9K!-NY~Rf zi{-Pvsys*H?sDIY1&ME$yL;VrSr6xV~0lwAIHC@c!A3QA?@AS-NeoqPyGOnMg#VqD~8TPb|H)-1U+` z4-HIo^d-`u8A&l}lUC}jzBf_nouu>5X3`oy8NE>J#0bpK$u`_T>$tIc9CI?qT9T@H z(tC|l6zPaa-~%yI&Fk}q#fa-pSab3R&5>og?yVm~Ycob#@n6G;tNL#--qJh^c4FjX z8)EHzxeeVM^QkY=`X~Aj?H`MgU+CrP)^`UmBXK+tF#A>-n}$8d(D6TBA-L0!ny1*y zJbB$;#<`VU<<1^0EOt=@k0(48qZX|}P+!|=%)#eV58IiK*$dCZsqYADtfJQ;#(eAv zi#=I~u|9=839%=vF(0hpj%pq{V?_JHTnjcIcQsEwM*h$V7Mea}uULcr+TITACKE>o zbM?7AS%N#)9ZlewqkS5ps&S>fV>ZEvD-oF^HWaITJf6H+ zmrWX~>4RomnhqO@G#bwRi5_Qo2w#}?@`Pp7d8o!u$XWLA9Twy4*)~nn^ivuJ=T_c# zCw0Ea_0cEy9ZJ26|{)?F4bB}e7d zLX6U<*~WWU7p=*WZ=oMU67`%*MwN9*3Rxn?r;~0J>sv7m)`hUaU6bH1Hf@e?5&MxM zN}Q~hZcW!@sbof!oQe78(PZE-rEhGiYl&lj4as>7DAEhro9O$KhR~*&vZswAn?e>n zIUD5h)Y+KD^LG9aSv!L{dPtMwhyS%pc)1-1EI*rxsQ>7;((rLUPwP17q;ZZ>I-$Qq z=)bX9@_j_l1GPxJc*DdYl zvtimV4jf+4UdNvl8LBVOkMTN1xv55TVKc388n;_|uM0a8q-p6Png<$)dH%ucfX-QM z+SuBJLt3>IoXYJMqdH$p+GXnlE~5{$7n*xqM(c+x?z^pZ0_p*VKjQlU%cl1Y*QZ>z ze&9w+A{XhNN5^HQbpdNtyFW87JWxM%1LNj;m!#jqTY_9D(PET^+P zv~okfMsBO==J=0Y{FmIzatF0MJYR!-afT}&PCsPfggTo`ZIs6t@rJe*OeCn?Zseni zn4dWgcN{$Vb;E0u57V%2ZNEo5C)h*A*hhZLaadj76g%_QS%G%xtiaVcE8xZ1fD3R| zz=LxFh4{4hJ?QYxH)9XE)fLkdsZP1QBsiI%6errhcZ+ zGixE{f}ugzd5CQv&uVwjYL9-V4D%e`syoZI9$1o(YNADFX5Bf+a___`Q6XEjY(sXQ zF59hnqPh8=S!^!J$Lg5dk$eCrOv{mnar!t_9<)9|t+eByyrb@r;$@@eMGHl_y6MzQ zsBp*r((W|(te2>~)_Rb<{+`B+m7vupCU4P}g=}l^VxP;1b4fCdt)b&jSCUL)B+oy*od@b`nS2$>TWp;scq5qZF-gNalGA1p=o*J(; zXPAMz+@#S`*~Y99rQX}sD-l0%#a&d+6lrk~p36i~Wn*-HWpE zbb$N(Qr&k3!gYC~j@ehl8ODBoZjresKkm@(xcbZGbGk!$;wrPpxN_nu$Md(BGWxV* zY|3SciC?@Uk^RLN5|i%E!Rh)m_oSW)dqe%XYywWkmMUi_=p@r+W}IQHg3=sEpOx^l zPFSTmc>DgDx{eM+|DogATc%+a!sZ^v6I7WM-^JgVie#Kok^D#o_AJoKq&wtU42 z6r?-#sN|+bh8MfSpBiNpr5Z%N&*A40#6AS&ZS9O>-n*|bT1xqsX&qXAXOhiwN2l@i zM8p+td=gr6LRMLF%BN=Vp{6`eDj`Lu>}_|9qY+a}Mg zCeN)~ES|J!PRMW}`gcMC{U@48<$~lLJe9a2iX$AFOQ(@!o}DJoPA=II&IQkeDa4PF z4eQ;vZK0G7+?_Z@Bl!olxu3zx$meih=sJn(k*@1O|1CYzp~vk!4{=2lkt&C$a_Fh( zzm>{?RJ(X8ab=~NGD0dU>29+;yCqAVl`@skLz_od)O0=QKj!NDbAL#scA?Y`jFjTa z$*;1Ii-xjOn$YodelHzY8T@J|uCy{U1+GLcj$+DXrk)G^r!qOhS>Sj2EvuGo(P#CC zMY^;R(xsc}kUOp&;c1YTg)5xdUG55>{N_$P6|x6stA(eemK#8?5wjb|*SM#yx)dWb zwOyR!pCHHmhvcggLtp+*$5; zarKFh5R+o|=!Qo_zd`RzoUGav6ILQ$ak6T69j$NR6yXZ?Z}iN>$4A8#PN>n7j}_15 zB$r!}wc&rn_;_6l2Igu1R_M}s)|CC;*4L0ZWqe}G8WB)aX{jG?>(`C%{DK~v4j5E8QZk*j6 zvK~M@V#QFb8=YJcN+1ejY$_rv9*gC}>mt6&jp;kt*u#LYr&jS0e^Q|jf3==8)Dp!q z+4>ljrk}_X&v?*`MvOmnm8SO!TFXk<#<{fK!W%zxqjt=ZfAX>`q5&SAktNV4zpl<8 z#BKxnlex=6bI)E~OUxrs2*l}4ZS?*O4w_n%_$FV(Ch?XyWaIrClAo5Mr}@ z9cih%k+vGld$ny1Ny7A_iGSv`f$6{2L1#V14`Dj%nSuWu{Fz=0Z4%Lc zSdISkJr5*dHHlbbOEO+V*YtI(kyu-6QzRLuXNfo#2hN(~8=IR<9 z@VaW=&h7*=Jv&5cX#dpM2S!ZE=Uv8p#E3hnuG2JBi^l&t2xRyiO#0QZBFk?OhmZ4# zzqy>-fq&vk%jLxXU;a%ib+S^2^-EKBY>`>M`p^(7}nP<*6L_1+W)o(qo!~jrRjN8GDd!xDV*s z9*wk2_c)mCmxvzTEO-mEY?;dybk1}z@e9T@6PUN`{6?LL;z2ga7uBNwQzU9LIm6ih z3av(N$WnvXb2d`(A{i>$ZgNHRt}zmypy>q@iDY&ub0Y&;^66j8nGI8vGr^Ju?d4yp zN25Tx{Nc)yB6~c~Xmwd!Lt47+mbj}ol3^Mu<0(@#!xXoMHmwv&NVSC~O=UFx@xrBO zmnzrr$RUackq)!7jC?gzVV6j0rnh4&56#W><$vuy#g2_?6voui>Geu(r*yfwh-;MI z?jY<~xQKMQq-J?lO|81Ju7;FN*uf|2g?CcB(d-Ijh>EiPh32W+lyGYqrP4rUUZ+mt zfSDCbkLZ+J;P|gNAVs69Ev$l18*ZYWDpxLw zKrvNRL52KLt5_{+vvSp`NEgnyTig6M+FUi=DKVy~!ckQSRH$>!9BuMd=v7J8r_?EL ziN+VpvZ5hWLU^TZi}^p|VuxIzA?tz14kGqVlPVraRD7(hM(eY@7M-dRtt2zxRF!L1 zF%Y%ZOqCFIQNfXyc~xoV>8navG`&KK6J^&{x&PJ|x2mc*CNs+UuA+?ZZj;oyRTvqK zER`-HrE{eV$Y|43J!V_3N+OGhHJ+-zRXu-H=yp{#=BSFwGj=T7$$Bvz5_@LDrVViM zU(2dx*9z4R*RD|;FBYqf7kkyNTf1JZ`n4O@nq${G+paa&u62%GYo1+ezFq5FyViMj z?ep#07udBgv}<2v*Ir=PUTD`|WY@mf=F2|Z4_}m!jsI=D6(NsokAL_9xeM>W+#C|; zX%W~z!SH(_d4@#zS#o1YUexe9azjX7)9`xo?U1~w;kU?jA$ecJACUWn}t2ZW_7iELe(5;`v-(cdp8q4z5C%8>kzgzm*;MC4i$ zI&UP=>24z9(T>TCu-r-Z3Cl8aR9NmKp>H_}eGiedL$Z=w7?Q_Gj6aW)7_`=q(Dw`p zeQQbRdy#~`btF3XOC;)LJ=r%bZ;%-O-Xh`eZE~W>JLFp-`H+N;%_MYuN}`<4N%-GN zo*}Z0d^03FNaXvT{4yjzk!ZKO$X`P8J2@5Y7}s0$SCc$5Bz4J|A-wApJS!wkNgVI~ zB>GEB66LlgQEnTu6jexm6_UeA=xj$$4@oBye!7zIlSJbD9z&vjP9RY)Cz2S{dXezc zhn#_`A-@SpItjmnN%+ek;cplTe&L-H_rjmRTp_pq!cF}OcY9u$_RNgU@h$h_Gu9a7ts$x9P^32bG1e0#^fe@J#}H1Uew%4{KN5B=HQb7PKZK_lqV@-qAE8}q z_z3b{jKAca7=Ou@SW=MCmq?<2C6Sm6k0w*XavXVSNRB7(#gt8c5|R`W`cg?umT4r) zAE5Ckkq?Qalh8SoL_KF{d?pF|lQn)MiOKd966=fz3IEyTqxeHQ66F?Xcq|FKBJwfZ ztRbyn+MwY#NUX2k(J-2d zvmV-{VKgOYJ%p~{l=m6AIV9UPjG@|D4}GiQ@5qf9zcu_biNf}17+p+cKvgH6BX?Cmu^rr+zRcJ9^ON zo%nv_dswe%Ji4?KKbS;)Woi5{jUP^;-q5riKbYDbdsKn5o`h598 zk7)c#jenFx<9kBmpCo_AI)@C0etD!tZVpet#$7 z*Qx=+Zc7@;kOlu<7`dhINOl5EQu%o z!1|p;z9UKGYfmCyCldL(kjU4StYb+x66N*Ka8D9`PSEg)=#v80e38J39}UrfeX zGKqx!WDQRtVRxp6XOifQXKQ#aiB5SQiHoB1N#tKh;y4y*{KX{vT%qw-lFco-iiG{O zB#!GkjlZ6R{mmMGi^eY{QU0A8f0xGJO+v^08vg)!fF;Yx2Dok|p=T9|dVGv*Wyxx? zK3<5e>CbBVb0jX}){-diB~5=-(_bUoShAi(xo>LvJDUD3d9Wq#kr=!`()3R>{ZsN# zOSX_G{|gOoCt?4MhQB47pg)kfi2R9!{caM+^E-)lVsRq|?IcX19&3=WuSvpRJrec} zN!T|bVc(2|{eI*TctI3dH!Q74*taH8Uv0>v&>u+D=V2N?oP>RQ5*M`{G`$On{M|{E zcQlFejv-Oru_Ww|BauIugncRr`@SUX2avEoiNr;6I*IkjP!hT_$OKC=$$EILDEUiB zMv`4DIfcZe5Fs&MWRtkK&LNKtO96>;3(198KasGTKptbsL=x8tr5Y|Hk#D+&XONh* zXKQ#4xf|CH8a|gy4a-FuUO-~fyHvxMk-y^lLBrROm?W>)@DdV>q+7`2Em=x##rlZE z{IraO{`*MO+j0{1_7I8VSV>}he3VSKWEJ^QNS-87e@~OJdyYgszd*wNMG~6}>qsnq zUL#?@frR~=B<$ZIVgD}K5AB_dM|&qv!ds0=jB}rn(7TO<-Y-e$-9bX{cO?A(NW$+< z5}O!5kyvN$*7QB(U`u`@Yhb-p3&i;jkwdY=PhzoAhlIcSB>XiXhgs5)9F6@*P2XSB zo0HfKX+gFL%RwY`#*=6lhmtt%!$}Ho8Tliw7f9rvNh1Gj68Ywm&@rDx z`R9@|Ejf>@6_y1g&d)+}wk3DOhV7CB>dk-ViW0h z664}B5`OL@;b%DsT@R7)vyw#qM@eitts=3we3FEYr^)_dd4{~el4r@2!tx@C^4F1z zEP07c$3BmSUngPrmWJOZj}OZS8vc-cBP5?__){_`EZa2v1&MNZX!sivi`^eJyp!yL z{Ywq+Cb`(mqu~QcEYe$(m*QtANa$}% z;<%3>QQt?BS6XruITZWunw~&nGp;j<<4h!R9(rhcPx1y!jvh(!Cm zltevWK|=SHZkA;b$B9q9tFDm^XKjs5d-M?AZNCqWqspj90rz==hC9e&&=j{*|)HJ1Fy zl5yluSnrTqu-+jvu-+k2Pg6*gH=V?$&`c8L%qCIJ9CE8AXOq~}IG2R|1tjz>AffMK z68SD8k?(Ty3rnsbabEtX;l(8U+@Rqb$u!)jBEPicHVxlRqMUn4_M4yC6AL>$30D=KAzF|XG!FHQRCN<-(mbG2Vnds;pcVo2TL}P7$4r& z_;<*imb^=%U2Gyz4ic$SpSn)PuA1)hML}p{0)DULjHpFKZ){MkSMPe34g6g_-jM{ zf%QL$_J}vSJK@7gFlqj-xvX-HBw#mL#$!?q_NG2_(u*CQ)uG3H!bz zjqywWL?YjM5_WHpuzQPy-P{^nrJBWl`YckoEHYCrpV5`IRLxQP}av0lt0as4uugxz=&cBhl4*-}JaACfc3Y+Fjm zW?1i#IF1=4HvP{ear12^8HfEJO`l5^*m4e8J1pmu7{4zdaZ~O>auddX66Ie)o^H#f zK?jdnA z#i|dYeS}H0k6I+!M_m&34M^x{NS<#?Bl1S9e@K+GA9bi zZ83R7SjtHFo2uzENccUIycX@BJQD3+)8~@cqy3YIqy3XuCtRfI3&$y;n$qTyRejH|bi$bTn^{CAPKiF`MC7ur9G{11?KV?H1Y zFdvY}zlucu$H;qZSxvqelBY=Abbgw|&9~>tv0=eaPQaNhFOv6T{ZBq<%WFK(*v*io&L9BmB*nLAjZp*jiz1R;T zpS0yC68UzMu-l{Yzmc%B`QRDiLnQ3O$qVaf~PUJaU4`_S~ z@+n&mAa6&1AfLhfKt6*0Kt5;7VVd5KMEUJCz5@xnE*jre;|FQ{VDfp)7aBiI6316ezJfm>BbS9_GWnV@eBE}Ex(ehu^u8(4}XxK;$aFr z1H*PwgZ#{vnk3psJ#wop^+~jgCL|u(Xi7q7bMi|(mQJEy97KL?OKWlsu7AmIY-vlP zog77?+;$q@o`hXzjqjrIT}j-0KU(8^kl)$TlSDn7K>lFMi6r`6Dv5_h(n#bRK>lpY zNhI3s5b{@y|0K#EPGbBTNv_BBFNyI#LSh~nLt@;^Co%4gBQb6klDlmgPr^?z`5W3Z z2|trb%tuqmKWv#w{twr`q=oyzWbd%dB`?DLU^0aJ!Q@V?f5;kmzKz^JEEkitu>K*N zhviDL4#s~?zgEN7Y5GlMJ?wvy*yp>Qg#Noo=)aq6fc+j4`+g5-`U*{dh-`%Q5BVy_ zdrf~r)1M@pgk%kg`wP#JShu`DqW)eYXJWi3=i_>p#P#4t64!%ol5w~mAhECbK8bvr zNa*~Sgw9XM{ct@%-iq;_gx!}U>URf;^Yk5wd_R)Nx07s+=OsuyJh7XEzCGlDxE>&} ze`z<0#@8U>w>Aks^+@=sPqxAOhujbMe@U!|_akA~f`lC&!F2vW88b+r&s1Y-mTdfQ zCt$mb?1bey$Ulw_qHJt&mw%4Kvx2?j%I4LXU;Erz=hZyF#s%RELl@bLtZbOrT~tu# zUHe8gbuW|jr3As zCk87Fk3g4yM&TRVNO*qeT(_O1s*IHXRz_cy(I;3LW{)|+sST&OX5*_pSS1V!Rzho( z<$enArFYznc{S(PI5&J==zN@%l(=cxh_y3R4IbeSa+o#SZEuuoG>_Bb+1I4^vD=mJz!@3?|&#M>iP4{9mMiozv#`NtVz z3M$G;j+>qh0~>wJnI2CKR!-Y;F(1 zbLQ@8r^TJ=)JU<)nHa2`!y&=_?2pEr99Kck@S?agljDZlr>d$FRfWGc39`qVZKqFl zT`W0nR5qmBWvZz(SWSQGVxy|>VpCKS{-`C$YKnKy9N5gMrb+{KpSUU6NVCsWJu`yU zW43K)pq^6oKs`(4oE5AbZtuAt3_y~N|Lt?M?76{~U19C#^s9<%zjIZ_{9t9^uT#oD zz3|OgVQ8nvXHBZ`_RhxU;g6W?!gME(lhNd2Uis zZgSjN&Sg_1Znh(1fy%fjSQ-1FX!mmnzVO^QHIj{heTj;=I9L%)Tm|3?{Erz?ukEi= z0apeq!0e=aJ|`Rh}$2`#rv-8^1V7bzvjaq1 zUP|1IjJUHfGMwc6J52lK4JvC%u(Hg4$)5^fJxf;l`zM@e&dx=Tge8LS9%bl~o7HvYHo(Xy8X zTef))-0>Onl_TLkm2hvc63nI;m0&c*2UWxJU^ST4z|#?jrkJKp@nMzl(7uxp4+)$p z-7~RLB|H+Wgr+Fg{X{!txq?-y;L-m~!D?0TSg;Dr&d55*#{c#cTK41rLD_4x>?eaQ z+uUf6$1zvhXkV`?Ui(i}V2>~xn(Q}J#fD&2n6pAZr!LG{;cXT1R6Vl?(C*(a< z@oumxJcfi1RKffInSxEK;KN`Qn3F^F@*y@dZ&nE(1uMa94DqqXkfQzKb5-%#f2!gO zRk1Bt6=svHiMlZ6$uCvG_Fxs5XQOfKY+%ODM#%nJReZJYRB+i?X~h0cReT$)3iE8R zE{wDBqbm3zSOtfnRQEFvUn=eHPAlW??z92Ax%-QX`Z-up=1$PF5Y;%?YR|8AZq4&*oFBd*bfLSz{X^ya9;}=y zt0H7Y_hImogp(mLs0U6shr6HN_)@+f;qFn^R2_IJ!@kndt12C}RY$F0b(k9=&M>YU zA-#1Yq^`=S6ReDb+;ak+;#5cZ9yUge@j9gAZFhM{wCe>c#$0Kns~ES7G*k%#!z${y|HR&wC^;uuB@S{YG@Ly2J=)n*TOSmn^U+A<+KL879_}?%IVboaGH&S zgly2pJxr(k{emsutb)2)eyVPYv``6nQ%R6jz!vC!y5oy6Xim#U*lwvh@J5p$b(kx@ z4vr3e3@zF(@N!G%gy6j?L8>tOW;;iPvr`t;&{{R%-7Nb`L+8pG;#EVNU^VRJY~aOUAARr0O^#SRLk)!Z{<;D&AXZr!tP(cQTxFqB3yTDI3*4Ygy0q!7GLrY5jNwjA zL}iRq8EGmbHCP#D7v-3ljsNZbS~lKW737&{fwJ6BAAB)ZchNOXy6QM7SRH1gtUOW< zQV9ctm0+HR@{w|gmOVJwvdzOk#yJhKi6TQK4BdAUk}63Ut`dd?E5Y0dmr=~JHQ+G^qRTEzQ7Gy=4{l}CPELBIlas3_XR1n>608*S zr4sOFz#waby9Ms&6MQkcZfabKJ(7L51a}kh??COqb5z;vV3i%<$^r*D z%G{lmJiUmWuR`VpE5sa0c-5AT|Lya&?DK*x+q{Z*r@z=!viKg_sfe!6E1Zy9RmIZ(RK*>t;`U%wn9U-(tzq_%yHv!T!HO`43O;&J z;i3Lzs^RWnHJF$2(TQV5g+DyLUuE1Etc<<%kcU(S-e4MJKQ))494xAO++dYTd34`N zxv?54kE;~Cr!~l0F*o0IKiK$7=xm6ypHwAy18k5=%*F94r&6kZ4&o`5vnE(Mys7Gb zoQkPh&2y^e*`)7_;N9tSn|4uj8^2Yrm&z-VIibIld0BtR}jH`++KXKUgJZui>K-m2UQIRuvxw ztHSIx0~{3QVqO)=NI{{Ku%666VMX*xL z6BQj~E7r_#mGhO#`7&5JW?#@?Yyz7AH2*^fBT;&B4=CgHcL;+uV^ zqJ>i*6|VQbR~6p{tHQj}if#j#S6V-+2)yb%$c3ZXX?i(Tp?}4ShA~RFF@I7iJA;*C zE|8+jw2F=67nOmRw(qMNInt~VJV!fJYh;&7`88N6W{pIpRIHIbDr0xBGRzf9w2c@m z6ufICx+eHt#rzhm7;`^YM|mAV+&@+kJG!0uN3cT7?&}V!u{~8=MOb#Ajg_O9`{|7@ z<}IRZgzd2Ez%Kv<*=hEwqmJspFA4;y!|XB69&@FKzU!-udizd>(?~1*5q?9Jf!{R< zvNp^n%1a#1`>`h4SVc72cOp3DR}|4qMc@}2f~*O1Ly?`eLPa!J4fwT(AT@ZOjaDiG zKP9oRMEv<|#H)xl!HV!a8;7a}{1!%#6=BXJ$2rY%M(h=0*@&=@P$BrSjUa`XFOOlx z;L=hb!|$L1+6ODZyIpos5uJk-VP2wicWS{{V?-}el2i$PtR%?uVOGbVd&sdW0>6Y3 zqzKO*a)N3&K3ENAMezP`#euuGibxJtg!ybkr)cjee`iELm4IJ^3G!UDK(X%U1bq3^ z8f&2Hz^~2(sl(i)w4oy#|JxZ__RwIy&TEbwHN#X5em^J3nlM|Y zJ6OclH6v97evBtb5$5UOJxZqnMr+xp1zWbc%ylck+(*e#8TehHeN_dl4yOuowd^s$ zmTgX(x+AO8=2#VgA4dxE;7tJ>u4D7|col$OVft?b6sdsIgB8#iN9}%`i!FEIGD*uX z-go6wOZmd7RLjTDR0Vkg%n@J#%Fo9C_GB#^KY0~o+2*|12j%Jw2}ikBvkKTKv+=*ZP|IErY}xTB%l({-FO}coV)xQ} zau=(fMZxMZZxLSN=qbP8?H#v#wwQ|~9{PbRsr^Z}T$E%#!lKL7IadogF%w`(B z1LXY4+BEl_!i!Y~el{@3x~P8ayiNsNyYB?>$}2W_FHr&4?>hklDhRky1>CUj1XP^9 zZdL&|1uMXuII3GwELADD1S_Tb=6I(Hz|T+y*&ocU(q2w$sJvCWOoiMXtPpel;QAsP z|J(O!+4thk%N4Rw=;Kg7CR5`-EtYyCxY}sb*S3LMvRlqC33aIkn*K66Y1zUFY2fslDydJE8 zDi406mifMc_niO^c-%vct}NbB0dEH@z`WjV0Rb$3K-_G;dLbJ@`#qKM zZm=@UMo>QKe4u5&{~wgSNz4B5KPY>%mi^IxQ1&NU_Q(H0*;};iPyd6mKi9JHv*|%j z^i{U=ZCdu$V9Tz4u-mQzz6e%8l?VTomi=Y0Wt#`D*ROi7c83c1I#>bRLUKPG>C5jF zeyinw6Kwfr1yo$*e6Iq&3syjtXa7en`-fo5HV>XUV(aUlRKU()1yp(Pzi8P%2V3?b zZnFcI;eY<&bfp)RUU*n3pa?qCI(w;tM} z+=|bc{jMT@3s!{LM#?WhC8U2z5Nz3I2dVfdi>(5z(7vA-!&-LeKPbDVmR)1tm0iB$ zQCrKdweQL8(U#04vYm%;8Q17H61uvXVNQuyjqt^` z!&Ys(uH6tn`z(?)OoRh8$!9HFUlfu7U?Kt>z!H(jN6_jn3dtBSX@p1-!$*W=5?GKL zk`gcxBkdH%!)_MC$B6J@kh+(IHFdhDH({#K-$tef#rjgctL$VR1-@0}*et#0>AELx= zoMVrT2`3(xOb%y-zzahH*A7=G-vSepMK&>fZb-VZ+Pviuqqr7wycEiEC3qmrQyecF` zB=VJk1^q%YlVRvuL}FN5qFhFzy{snD-d-SazTYA*3(0m8`oASxgk=|bU|7OvyLHh= z+9E9Q-wa{u=)idB=uSdMDhVCwU_pQM2Zo_z3JD$ODlZ|gM7@#UhvZ(eS6Eh%XG52U zUj`F%L^d*v#D6);|qtHMafEi(_4YtO3a0tUV z{thILJDtRFUqa$|uK{VdjN#cKS)t*z3`6H8<#rN&e$@0Z{>Xqjnvu}amRyJ9)Nm^K zlE@J9W&F++`3kN&L6-Y4n27&Zk=KM|4dXEmJ_}OME{*?P(4MEmtONKG- zW{}V|hQ#p|kvP7YB+9u0OnO!18ip|r+)thvlC|X2ki1HM8IpI%nIZX{gumZO=P1>8%_@VthM=d<*qU!rxtB;#7@UvBME}zM_IBIWgycJ(exu35C6?Tf&UI9)?GNAIS38FpT#8GKqX|k;u1=M7~3?pe)D=Nn0>+ z2j+E<`MZM5pTu^utM%(@W#~fvrcN|1*qoXOZxK zm2xQw9ru&Szgol3DmQ@zd12YkFzQ3_+7s48T@vLqBjN8r5`N;rf|Jpn7>0ds687mN z?1z)EA5F6UK!JT3!>~VJ)2}0u?=}+o?$`L0B=W5zVZVul-F6Ls3-Wy1ctV)*2a>Qm z1S}Ydc0`_neyQ=jG`_dS4`Dp?rGs)R*4GTfPZjdLK!$PL zZNVg5v?hVfcLL*)ZwQHeqe$c%12SJ3!^k%iWWFnuOBoM+%ShNS2U}xaTf;Ey*OAb> zk%Zn4Na)=RvfpfH82P>hdAxE6h4IyhT*>-Xk%?W2&CO8 z##1*)yApB~3x!p(!kMmdtCZ27{ zT=E=Cu3#3KIUFAmL}NroW}>n>BqqiSoWDVHbY{2z>)c=$c5vZyDGc3$Xv{qn%+;-2Wk4rnm$I;$7}i|ka|Xe zl8Jeh@i?v}VB&I1Zetkb+zWDDzk*@3yQfLmy-cG1-y(55n@H5Z-46L5!Fm#8{>C76 zHX~6l8H~qVyZ}sm+LEgnhTRgdU^x0Q!|?ww3ICf(_)TgbweJnmz8_eCbwL)xupdpr z{z4LZ7AtQikw4r4`CqZ5G06P;gVfcXVb~wXa30oQAnh_354%$skK@l~7{@<}M0qnv zmPexBU8B5>gui=9l)D=%7PVjt}n61t=l{1reSNIfk{l;4&_`5j1}C-N7pKa>-d_kxKZTC$R1)&q%p+`#xx zEO}4kH-oJ29h%-SA)4M4Y>oA8SCD#olc=9`66Fskaa~ystc#Okk3?u(6lI@CwuA51edk5(BLxy4Z1PQwrNa$Ek!hQ>h|{%4 z#=|ay;cm7J2MbQeI)~vNw#;BU%9%%^oJ&ZQvz+NC+OiB3*so$d?4BiIx1NOEE->i; ztTVd9zK<>OAngtZdH%XH4EtUr?DN3H0k%wJxL;UilF)Y};|JsT8AkqxN!YI;aUNbK zQU4o2*8fHl^}iiV9B#|^Oh>+&iP3zGN#tuuqWnWh3S!$@6jiU}Byv8^Hp^f6n-yG4F%*X4tZeVfd3Iq!(d+ASa+* zflO}*GQF9mx6t&?j7PaiVA8=jUgajnKUY;BogCQ28sM*z=DZb z-+{E7%XrvbM#Ao45_W4r+I;{f9)Whvc#P{`F?=MBhhgN~1#({boy0ubxCheF&RT*@ zKb(ZW&Lryn1QPY$heW++fr&?>%Vz>k57lzS(HO7q2a|K+tVEyzmjY!@&Z`zc3ajnjPYO-iTo{(jppx8 z!Y-Xe`Y9yR?*$9S;{FL)jP|DC9pogm*W;q;P02Gbu4uRuCm-hM}`J3IFLN${()bY)v1p;WFhcabRLs%##eGey1=U`e!kW zd>4{9jwN7XH=Iv~VYgi4SCgpEH6Yg~YZ*p;zC$AaW=-G1bj$-eh3MFqm&a#=$Zx6&-n~vep$ruq3FL1!_Q)n^9L^MxtVbkh8|(NS--iMnxeRPm4F+O=}b zot)9^v9IOYXz%2q{?w80w=dP0T1BK0*K2)RynJIDr zISjYy$Ppr~$dhqEaO~fd zU^WxE&N&5mrb2|Ht=x#mGsv5rQzCLJre}t4cTSDSop|t?;bqRL5xG|+mErqE(#Yk` zsS#GLt;O zViQECu$;%anX1&MkfbaY~pA%*xn+CT5>g+iEUDHm?i%sPqx_f(FiQLmc;F5bOD@vORguey^XGb zlW)ll)~E8wtvV=Ep|bX%Pm<&UTLu_Vmz>9HM!VgmlV0)k|)R;EOt$d1K8Fl zms;$i7zZrpu|B!eVpkQp8{2H;Jr=vF$bA;OD#iheT^09kEp}Cm0~Wg~#sQ0670-}Z z?5ZM9SnR5p>n(Owk*6(oRgq^cc2)FuOV*PwTJk#ilI1*3D6d%Z2E(smyP4cz$(tm$ z;n0=QpDlTt#P2G-L%wgZYokA7+l&0jVi(6Ve3pDbZn4w=$d_cu z<`5x*+Zkq zZ3&Ub*b*j>w>c!C-`Y}>Otv{Rq2Jn4o5VIq9kMTOhmhFrs7I#b_6&(_jt1mVYy*&4 zHis?@=C(8@PqsOPVbHdvDS4XBp$vnwEzQU=HitCyQ(N{Y3v3Q;7<6rEL7r}Nh(rIh zr6pNxbEreVwBl00-Hl5`lBuFNL+@uC$F%j1Bv&6btLgZu1@5&Hiu61M{HM- zH`p9PMQ*aCD|w5}p%nA8E#1l6Z4Rj-ci56d-fhd# zY&nj^+gFY!@g|fL$j59B!I-CQ=W$(m(&kW%dD@oV+gek|BSJEj#CFv*65CAENo+68AhCUOCW&pEnIyJl&LXkxGK<9J@@%p*wxLK| z{+>tKmW_QduKd2EPN6Bd`a>?4m4af-s?5|^vwi6Kr^SX|<^ z9hn^Bl!e75E)U6+5dNw7>0U8d9-_HvO*>}{E4PS#sRv**EB~+`&FK@(i>p`X(-{B8 z;eXTL^1gV~^SEfb`EM%(Sho8q!a}HYxEqSGExwv|A7KJIDVALRtqZ=@#{X{F?Jz+x z?0&-fB?&Z-nRfMEBd|KVq-y+CF82i3jjF<5Rd#M!GEcMarGVK;co`)rugvpt>LeYhd)kWB|iL>z|Pfou!q07 zu)DyAzj~N3U4Msq_-h5bsXqK&X81eI!{5z5{T+}U(|3f2zoTI1=lou0_&dtO-!j*(R{4cN``p)V5)A6H+3hre9d&GzB%6T=_JZhorj zzu&`dUNpJFzm@y%6fDSGecjZuDu3s~&d+#I2MasbU!sS<17PPz-}Q#SqdolH13N$M zFCGg{S6@#Lf1P3H=X~5}_&e6a-;=OASJO>YJ|AgV2)p`@_wY9ic7E#bUBlmr9{#?7 zouBhtgax{*FWJN2OxVrQbQ6`2caPyO#lv5HToCv<9~Z&S)tBbs?^@XTnSX2H0>t%) zC9U(Rs(&RhuhrcDTo1y6@D%W2NTo}3f-1Tu)`i_L%nWiKCUfJI*hQEPo zQC~-!ZV8>_gvuhQFa6{+@*089w}V#)YJ-FVn+cFWC8MFUt&n z!#w=0_UZ3PT;RI;MtJz^0XskXmKy#>diYxbyYn>NMCJB!?8KP9Q$75h1Uo`rr#^;>w^sexBem?{)WTO&;0SC;V;L--@CB$)1C)mqr%mf>)~%S?EIYH zb%wuu4}b5$&d>1<#0HA1Z>)#E(_rW4e7tV>EA;U9G3@;4%fiNvtM7CVe|fO;6n1{D-$r7C&ei9RA65A)gq|Uux!{a(_Ey zW=!9u9{#$*&h3w0{_ZjSUGCxUaoG78|Bk{90k{6H^zhdcc5Z+4(znv^ceRJV7hvZ{ zU-wxtegE_DmkPUSrZD|p`FyN4{9Wte?`5CPwzTxi{4}V|6&d>TPa&}DLtsef0Vdux+r-r}VJ^cLu zJ3q%;FgK>}P7i-mU^hwAO;kR=pBw(}_VD);?EL5}#0@&P|K8)_Z#wM!^pEchfA@L# zv*!65@2A4f)%Sphzw=<{=lt$A{5|O5uikur{$|6@)%TExzl&k#XMU@3Zp_~!9{%=& zouBpEg@(UJJ^U^9>8}xP*t*C2n1{bMu=CSit~UHV?&0rt*!da%TH{8ttM5qJp?;H{q4vLV)~x(@Ye%&e&)BOhQH@L{H=hUpZ3@8!kE72J^UR5J3sq% zD-3@xdiZ-5c7F67b5Ts+OCJ6Pz|PP4c--*!iif{fVCSd3q%Mf*d(FdN7VP}^d&%(k zx`)5_Vdtm4^j#R!_lAeR5wP>qe_u2Fz3JiaBiQ*l9~p~c`rh{NHwJcoj`vl=-@6|E zHo?x1zM&V#^u6!lF9&vh{B1P+edytD3+()?*K#h2>HEmT-x;v;bN%s?;qPM)e>E@l zcYo$W*tz5Lryl+m!_Lq7t$A6@-)A2F_J^IH>!V8ze_K8L-2^*7=eODAF@0Zn_-hM0 zKi5aM82-NW@b@6>{2XtmD`NV-_V9NC?ED<>1BSnEJp4TcJLeg1wQ*5-y?fG?F@4{8 z_&XJL?*5kRi>&N#qv7ud4}V)==coM*xhke_r-#36*!fwny=nOS*~8ywu=BIt9eH(3 z->)A23Ss9*-zLM~ZV!JuVCQE(&$}k3?>7&BWw7(3?+e4RlJpSI@&=E71*WSuLJD-_`BWk*Tlo$Be3(c z9`CXwrZ3LJUo!0c%tvbsfBSj(TMxTg+8<3+9-jx@5YyM(!{2Dw`8mHE4SxrC_}c3wn*!h{?zB2qB?BQ<@?EI`x zr{5gYcc_QI3t;D`z0|rT=I<~Mf6Za%r+-{(_&dVG-%YUdbAFpIjp;ke!`~6G^K*W0 zGyJvp@b|D!e~Guo^mX*`mj*jOFeU*F9JJ1=l5O1UpEhb zU%<}K`HkEj)0gPsuNZcI{C#HlJKDqFPT2XG&&S^p)7R6(-wfFKIlns%f5&?Gt8u5l z@pLBa-1W=x9{v`<&X2xYcg6gj=;5z9?EH-Piwu9s9{!fV&d>PQ>h74n6c2yxVdv+1 zW~t#X&BNac*!gKMM=gu#>+9jKC+z&}4?SS`>+j+3DWCp&-V@Vzl83+ku=8_%*BJf= zdiY!K(_i0vWBLYr_!|K`Kj-6R!{1O3e;@etH}t-kzDy5)Ik5AyzJJs3H_XG|XRz~g zyrKDy-+0*h@%NG8Z={F6Z(!%=cyk|!={wcKUn%VT^xv-xf2Vo)+XK5Z%!RXl zue^Squso(O;^FTs*!iiy?+t%B9{%hH{ms8KVdswbxgP!&z|N08YemdozK6diu=8_% z=NtaUdic8%c7F8LeJG}{(8FI#*!kICTWI(@-NWDYu=6uM@Aq&_-vkeThr!Oz^}?lw zzhV!6H^I)&`o7I0F@0xv_)CDDpYyTQ@K@^LZw2i99B=%}n7+v#{yM|X&wO;d;cu#k zzeix_N8h23#`I11@YfA?e#V!jhQBjC{H^fm@32)deP?<2ON5;teYY9@W_$R17W(?ELh%-cQ8zE%fl00XskK?-|42#UB3NfSsS~!TwLi z^j+%VZzSye)Za$K-{l_uw!qF$`x~+*rteA*f7!6}b3WcS{9WzgZ!7Hl=*xU6rtg0q z{&HbA$H#c^sp0Qh4}U+v&d>fv$^p_ zzeTX~(?9+&{N3W=uhFyq{LO)#s}EaB&ZnyTGne@EXFV75hb@+B{WXD|pW~ft_`?=P zwf-)HouB^OU~NnvF6pcFcM$CS=v!p?!zFID{+7Vb&-G06=VSVC$ycqvBVgyJ|6XqR z!zEC){%-Ne)QE@7t@C&O11tDfSn(I^9_HPva9uXrB8p>OEG*2R>lJ_cCcw_shbC67 zzq4THr#N{$|6@PkZ^&@b{XBzumC&bG$`x;@02m9{y&+ z&X2xrhQBvF{QUwuKl%#S$Mn7F;cq(Z{OJ44@b|Wdzn!r2qptv!=GNc49{#4l&X2#X zhQIec{QV3&KkMCz8)EuC^zb(ec7Ez_yW#I64}ZIS`YS*qaqI764}Vi&=SSZshQCie z{C)4!-{_4oeV=*wn+Q8U`rb4AZT0ZC-KW3d=oD`Kec|D+0Cs-#Z7}?O>EZ7a*!gMC znQz7PeeK~d7j}O1y=M6P#>3x7u=AsD2nGSS{=W0@mkql~(c!zozm@mL*BkzR@bI@8 zc7F5?eJ7@Gr-#2B*!iiyR}6nYd-(ehc7F5?!l38Y->)A2M#IjJzIBGb-5&nlgWcQ; zXCfM?d_G3K7t{Bfhrc4&o$bTl*M`48JpBCzJ3rUcB^c!0`m^*UZ&h7i&V`+y`rBdn z!)slgPgVYYhn=7ETl_&xA6^ezt-sl@^P}%e!(S~Af4hD98;eQJt-m@R{-(mtkG@Y0 zfAu{4{ovDIWK&FE0}p@2u=CSiwix~zdHDO$r@ul>;%@yl@$fetc7F8jF#N@N`1>7p ze%3FOH^=nt=izTY?EL84W%z6E;jb*67$!}!(R*7 z`8nQ&hQEV6{9O+_Kl&{L~?_*i9(k=X)LM(*$mq#2mHM&bYz8r}kbwFyT z(s89_C1p8d@NN2pC^ej0JYhoq#4_nrm{ZcJq-;WQUVf2uD$Ac1jfzYu$d8Q6&&kU# zkw_#py?^h>khF}fei>=Wseg)y6izHuPo-r!xu;Jq%^907o$~U>OdcC4D9M?CKuLbl zpCeednIk!4V5gk2vXa6vlgsi;qnXMjb%Lj{g%b;kqw&mJ9^)Ll`HxvOVfpS4zE>?4 z_uU_h4P*RpkK9xtTtE7*`SQ4$(Ra*iID{YNSXG|JHrJ?_s&Om&qLl;xC+%`YoW$V$%Wo0b(B(LW_EHKD@4BT^FzCzj=xOw1`tm^w8tLI;uDafOp2 zZ283#JLRGoqYXt$rjZDosJ(|}^Ey*8Sh*~Ofif~+3jCP#I z;!DTnl;r0{Cge{jE}0(9BmI*z;*$qu_K#0VNNL|bJ_ThJ7Uh@34?nt7kItRCbn4n8 zA$`!v@dd>t@fZc9W5Nv1_A4HUmn>=9*-4_*(K^vJ^P&hU|H67nmobQo7lZ%Qv(dU$+9Qf&zmYg*#BQ26X zqW_TNyU=lDVDB{i>jYBMhNDSF`gcvqOiv!3=EP}RO&K|&d$;c0PDU2B8ZtN|Yw)lv z$7on)?|y?bvm%4D`lV%5H0eLcHBwK=l^Ge>Ju>jJ3Es==8~u+NZTks%prnQ4Qf zD$Q;O0}T$#>>n91Fw%Qar1!u`SDXU(08tH9l$V0TPCGd=Fy3=+{AyVO>Tya^c{Rc+| zre$U(_f5-mO3{=dBL-GF(|wW$_D>%fan4YzbRK?1eHm%#X~~&sFwvURbK0frw7wN0 zV*wlzbi|x$^XL;jFjX`x)2K3y%gPwk*Q^`omkxFIo+@x(m&SEG(+;Bb=N>s@y7d^7-}C4$c}ZOpdlYmkn^qQoWXJxU;_<&b6Pn)>awn7)VvvlbMq}Jr z((PG$w@An;A3mIJVR+0dDV&mDQn8f$DOgEX6_t>G#^n6T7_dsU}*PclrT1bVm`)yf5ww?iu@Ut=9f&tnq}`tl2BSaxg^(z)~KC-xoYoUh_0LV zeteY{SneoM#d$POS><(EG+RPmv5%^+vP5Q0Kx1+0&qqa9 zE+*;(J41gzXF^U%E_MsNPE~bs6G}_=GKqNQOvstEmwDJT_ufauy=KRT-juzxQeQrj z{(klO>$jdNbiVlq4T$H_72>!_n1qGsKR+nfS8>_D;A>)jS>av=XkXRj_(_;FY0|%? ziM|ph6&K}{l$P#gYVs8LPY>|lIIwabdpV%o{Gy`CIO3}7&`nLi2Kn@e8`_JlbNgj# zaY;2xJ=aS@xm`l?kp6ysCM0M1HjQq(`!?4J`>)z3VEZj4D-C-?RgJt=9Id-B(0mEK zQ+g);{mgxPRx@aMlnk}~{a2%_*U6R8FRf=6>^%L&V;$BzeK7W)|4y!iAw#N}wR20R zPbw?saaQd)FQ1zwk<;_1?=9W)in{=J4WhSfs&*4gPZ*Q8SCfLAYQ|8*4Qvup#^ns! ztFxlQva+K5f@&5GhDX;h!TnN=Yu-6!*R9TDd3wUwl6-8z<>z$FEh@y9z4@zbUpf4j z^LuS@m5(f?(M`*!#EvC76M3s;uSGex{3_-N(oX_zo|WM))P%n!>@U?raZWXp<)3N{ zme>iKHXZwzK4mdSwC4U=DS!0p?D%dI9>BiS%;hRD5^=RF0x?p!O*JylohpDe50SaB`)YT$WU;(94x zqeq`k!tH8reSfxhcl-4Iebw2^2c*3uV{0~NQb*63t=v@w+X{idQix~gs-`R*jy<>e zV_8|%9Vg_Mj_X+Mc2_mV(OLTMW%Zgrt1IrW9ap)Rj^lEQIyy(`+|}<`QdV3|FD=iK zQ2wo|%n7-r5e(#eJB{8x{*r^e?An%>lu(L8jjq7Tp~xm;0`& zyjW(V79EEjgYmeRm7HI({#s-ewZ%K@du>qF<-?3n&C0}6xA!%Sch>UMztJ*cr}UrH zy3awasyfp#ASu0g#E|4_HWJDYu&U;%WhbbIgxBvn?ZPFuByGbzf?bi zhF7!5_)A{0#_=KIe;}tfo>j>&$tcExxtisoFFklX7|&=&hLjXzOR>1R^{G!+)!pLv zo!xtP!>ytV|25d*;r!lPQHIWqeksq?(&q{v4&J{gWygQq64#Uu6#(aZ;o|A3N@oobpdp zRPd9~-|NvKU%E2>(NSgQ=T6379#nIM>Pvv@A|W~`{DTuz?g^7{^1tCHD?RfcxpAH! zjih7S@n3S2kdiX6`klG|v-dXOab4w|_?eL`jb$fMVv{(*IAg~FC0M$WEPn+8mSo8i zku0H+;{@7XjYcES#FA#18To?+Vjv0Oqrq+2Hn3@7OFvSUT@tq8Pg+u^yR_SGTWZr% zy3lsjk6l9P7MrHv!v698-gD2n_uM;o?%bJ?-1d3SeKb1vJ?A~|dC&K`_n!0qLKe59 zl@!OHndmG)-P05eeDwK;@@gDOXOCxQa|JV%Ol2CG&RtRyBmKR5_EHL~rROyE44wH9sP>{; zoLgG8{E{qVzOi}Gm0?>Tmm0M3x4w*Xv5IW$N+>ikiC0ygCxEv};>_174I_TVBvQiR zuC+|07`XF)l`2IhVys0|Rcqf)XiYkWZ%WwLQ(>FHY8M_d*Vy7Rq0U^sO)lWYejT~N zaYa!ftJQ>;=FEHnUyoNyUY^d2uJ&9;8<1CRL_U?lVb|GQve3w*taS#o5uJntV-^RR z8z_8ir`+4{B!JJH)-z}Wia^GZq3MPNRNmj}beF*IESPGGxzve@51umEkh`ubs9eS; z_mi7s4q?%>&bn2LoW{4hPQPPu_SfvClf_cSg9ain@a-Z+he-vOCip(!r47MnCTHp8 zV5)2rw)|w~idgn#fjr~~DC^8%8NWN&P0@*7oy@fxIdlO#; z9^c2~O1x9k?mcq>e0Wsl=f|s*1G2KmfY@5qFcRhG34^q;*lR9kOEeEY_e6 zVaW+-5!G{DT@`MRBS=@pU`I$c%f?4d%;;dAHy56~DOyMqBFEfsQ|q8oK_6_x%jWUjCFyxwsyBa%JlYFcNEWgl zlLo6QnFg#?DNkR$%N{Ml>t5O9MV&H?<4enAY%1?LV-Q}P-(IMyv2kF${EJKISjNCm z!u=Jiwy4Ij$wY0{EA{0m8`dcjShlKXN^y(IU{`k|s!;rT)*Egu8mdF9OvJWAGne;l z|F5xXR5^0p&`1IK$@AUd8D7sxlsV3_B;H(a8*~KJn!_3^s^+26jsV5-%bqRb0VU*( zXB^MN7zhj`mOLk{L&>1mY}rx`BfOKm9o3i~yFYBZ@r$1F9B-~oaZFN6Cveof>_b|O zVrX|gigAA4vmYZsjGU1}FAD7l^{xW_P2U8lXh$&o-bmFF(MT@C>P*;rE=$*nZuH;R zcVI8C=iXzYX0*oUIAACJbKh{iq~g>1b13?{2_!QwMFY7NWP2;xlK zh&AGIDNiwsovZ+h1gkr~`XkxO0>$nZap z0#Ju5fD*n|3Q#L>N&xlC6+l(4r2=HXUtUxNb`4xF(ntI1zZU_?baFP!BD--r*xLnb z*Xtas&8+3R*75bxwwCK6H%4xXZi(C)xh?X_$kwJEkzEmLfUxh)B2?SaXmcbMZHrzX z*&HF${_|+ANQt$f-X9{81P>w}d6AKKN?Tqp zA_JeiUs8^{6Spc~>aBneaDwf-9>GVghOVCgpS&kp>h9(H8SqgW@{)Y};Gw4b>)_*M zEEwheVZkTkod=(KNg32=>Ao7@lHijvNM5HT6qf+prEK#4JMb+i;qvx_xKTkM9{3Tf zo=6WqX2PYG_mqb(1HQ-MM|@QGbP=C7-Amwm8xM8=^QN2pQ77FS1goFCw}CH=yuVW9 z-54P6J0azze$3I2+Av*y`W3;Kw}M^&z4`rXMV{;*B<~sg&_8Su{{X&YE=d;gA{@2e z-UJ+t4){@h@Hr1I$@}m4sqLTuKDFH=m|uU2|Ej#x;EThL?Malc#M7D zMXzT!A~Td9(&;ArH$YI+rHPH`wZ__zZ@J`$LqloXwV-VD*eDz3ZZ~iS;59g&MjruV zShs-IAoLCgre8qh)mS}0#Z?01<8;)MpZDDsW1 zbRsw;vW9p^>Uy#6TeO~+sT$Ct<4cPP?d0*|)r{$T$e50WB&Rsi~(31^9;VhKKNd z!KZEn{zOA9#Z}oF(BcFy0uJlqx8bC*>Jq36t5{zW$6?KMMRBZwxcF7OsZ?iBe%hWN1JOJU05j z;i0(z=o$8uUUuBsems?&8qh)ozre?cI*~A}50n12V$ZiO@p2>$eBtUu<SBMYZw_jI04IBygD@Vt@v;a9;G<&B(8yI1q*gwD7*03obLUPeTJ* zxRx@tl$oIcEjZ?)QfAiP9|>`y0WCa`NOI!E`6u_Wcze;Olw~=hk{UhuD{v?=8qmVO z`D#E5+0a}-6xCLG0jNnXIliVcYwG|S&_e0p)|i_RHltwK#cjQ*wvts%Wj9dasu+nt zvC883mJ5$r$oliD0WDPfE)A5U2DA|0I+Y$;c_w%DlQps3zgoS{&uso$%GQ7ueC;S_ z;bM2yssSzJc5@AAF+KEvA(1CsgM1K#ga)*5Hz2D7 z6MXh|6{6pPM7d2-oC=41a=$1t0R$_zyL*QNjZl_zdm?K<3qDAe*MX;;1SUpM&2Za$ zRT;vXic~E5g_K#79ZW@hIMb7!2)^%#J*DW1GCDYPh*FXfHK2tCw6NNQ^1nXA?$TCE zZT&>Xl6Gkti>(1I2$n+y#t382RvjVi`f$rpfE?z~7mFEA$R$v@hL8V}kwY2sx4WLt+WTkipzlxv} zuv*ToE8`zGzzu8n*Gf0Cn9OxU!gHh}bXX%40!U{YUymBg`f|HKpSX(i-T^U ziu9rg+zGz8!XVKByeI-g;FDp*F7FTHp7i7840jZK>Lqoj1{a3Uiy}bs)W$AlyG@QW zb`*RIGEi~7*6n{2d{q9VuZj-fMG?3NzPR9%&4jGXd(*ufGTk4A1$mh+;bhQ7@}9vD zRhlQ7u0`;Lv8w+?MIP_mh)eSRJASgvam)S~d@`J9dHpGFRIB=51793|R4yEW1}@1v zWiF-{>3x@FRNt|xzds)D=GODA|9kuTIMv&?yL)#?tNPzVnz(GM`kP4ef9+QFVMDzO zb{vjpm*#VT{0|F(->&sv}y>30x6vW0&gh<@D11%1tIDH*gFl8}A(bg;+xDH>w*8U8k$ZvL zX&1!A6!wjn*tj5lv~7EB+y2lHF9U7czFXV2*S77Qmy7lh7}cD&I5Qo*)n1JtzBIaC zb@@v6e3I0*?dvQuZQH(R_%uNI0nTby73{=kQdwheIk{k_GFffgey+j^?Rrahl|dIA zBlM~H;|+C|a`XP$w!LCFC|Oa+)}VSGAUo3 zgBuC&CmjH+~Q)TIYH*7+zxwa@$!LH+qT!X?Ey+t zN-r9-*x%vz3TZyOpl#cy(*PY#cBZs#d#ebvZF@3gE6jUT=r@JrqOg9>&9^EM{K z5xMF48d&+>z|NXu1zDoCr^TYLCHJbz*|q~z^Y2!v@E)ajucj>9Omlrg8z>QJ_(j{c z*S76FYkQ?HaYOV~+ool%K4fFmw(VU8VYO|0an#Em3Tf`~Z*pavRZZ7dWeEI$CexG8 zA{C4?*dN>~^ULoeFvU=2t-+3N&q4mVw}V|af8ac{?<<~095I&vgRkmGKXE$62*{el{oq6|r3!enY7JUdgdwd^{E69VL zs|P~K1fQX8+q>I@wrxLd_V&7(Px(h;S!Cj)uZJX~`ymXe|hvX$c&Z zC2l&gDnnSSaf%_vkTSJx`()ub<~Z4qloAw0qng&2_P}Z@TuVX;uYo;pa6JvEQrcEb zV|KYnYt&LMmGi6u8<1lp4vkLKpB;maow}E#wJF2n%fcUg@L1pOzTNIAq^dk^+ujdp zqr5T6#_P5xUt8V#%P@}h53i1#Fs3cloK?_A+qMUM&FRyIQVxzyema9zXKhtpgjVgP zc1^itXxsMMw*8pz#`vlY$~M(LFq9bMyWdL-MQz(&&ZX)oY2Dierfu8%6_U1XUuN51 z+qR$9w(U8*7>AN_O#9Dg3yY_cg|yM9ZQDEMr+lX@#}Iq7yGovdTad3N{ui}^3Gc>eI#XOmmz2I7a<&VyS=w;g!)seyH0UU&ND zAAN4%^2NEWFMs2yf&3R*&ObPCa0_vF|7!FQTbbIn`Sc%r_R|BA3-1}Y^5ypobbn$0 zdA6f{I8SE9xiS5Xk#!LkiLI$I{kthKaUF!)zv-QiG(8%9EHb=_eet(`dq9#?oSXqi zMN|7QRnDz#;~zJ*f8E-e+TQ|QEvvdMaT;L zU~gAXH(NJIJ^gg&c;7HH#46$aXCQvc7uH>2=L-MuFDUk}sq(u_W_ z%X@13q@Rp;5Pa$-b@!Uouf*pysZV^e+*G+<)AnQF`+&+I?!6}U{{(!}w0)3C{r?TV zIAl=1f=ueSz%2Y}k(TOs(|s5CWV%5n^`8LWQB{z*e-W-MOY-__@X0zLT3%nmjcO|Y z8%ny=ALt@e`E5qeo*r)cUi|CX)4RWK&u;v$U@QMX&pyj){!H7$Lu12{h@(z~b-0xK z(gIJ%ww1q~LhH1ZKbI^e8JVRwPtK>!OgcH2E|i%zFY_?7OW6`E+UM-(U3|y=axr;4 z&AR5&v&+X#ei#}|FneF-L3Z%f7=WbdN|s86?Cdhu8CE0=MU)0bmr6Re^Xsst|I;Wn zr%*3n{WRzdus^nPf6H1vjT0}SQAROz{}=ej@uPMS!4Uq}a6b)x8fYU3|9iM!ROlao zegt%f2&Wn(*)sk{&=gnFw}Q@s{t#SBZx>wru?&7h9{{mg;eR9OIOOkyAEo~$(1#TI z7)2Hrp#%Jwi@uI6Dl`qwdC-)Wb+xe5N_Z1`)B8ZbZ2Psa58L-N-rmH14)mWg8Oo0u{#DT5SNK<4{5P|2 z6OHn+t`>I16~2YFqTZX8@OB!U#MQ)ZW4D8DSHekOmF{ry$2|Fou>-E~_3SKE zECC>k21a~1&gDy3_AVXosst#JT%64wXM$6Hs`S$L+>_50v!@qeu`E|8q*Eo9U08tV zR0hi_>$Zp?aOpT(%Hex8{x4C&>7_Y&iy^a6V)DGD1jp-`&!b98^HiC@bYm#Rh4d0ROR2@YsA5^u)JD{MGq<#GhM|(EI^mFTsxs6l z9Q=`k7jEg2h6S;)FP!}WhXe$|h5)>+vWy;)Ov2m* zVkOM+K68AZ!#FiPXhCmGOpFb30Po!FL+FbRM`CDdw13R(Pdw;>>99>u95T(p@x*At zqy!MrG>0dTnv+vQiJ>EwmO=skNd^ppJen9akByrHN6Z0h6O`0`w0F=ay+LGK!-5PY z68(pV61>u6dpI`ksp;YV@zJpdOq<0_VXGMljgBU!M+fg4no_l#o;q?^O`Bu7j1LSQf^2fkfuo~ihs^2G@u9?Y z|M=v+;u)duz`ibOu%^kmoR)@02X74vvM)V*pm%Psh6PbK7tg1~2{372c3^DCn5}eV z&%Mu%NJfQGdyTu#MAbYDxI_h<3#nN!eLB~$AQp@X z?2;Qvyj}^e^&otW`ePc&e3f}PC|&9d?z28+4WVjuBbz^2rIm(~vA2Oj2sHu+Y9S;v zfGfjsQdBVp-nE@1f;BbY zXRBdBL^)_!knF5@mFhnMD;>x-yQ1KKxSA85v(`YCZ419X1%qB?R?D1t*Q{YdG%SdQ z1yPI(37ii94p|1`5t7YVOjh`0QYO*JXDS%{lC0Kp$UkM80deFsFc3!I`5}o4_WXp1 z>gXJJ6y`%@)%4^s>tL-USM`K#PVb>{``w1jLsbUx9x+%m&&x)9gs+ufzU{O3WcYn} zv*#dx>2@&Q=_K==fwPf6Z~YO2CYlOqiTNe)#f=k{uiO^X#Y|_#*IgButy#LhsNu5Z z(yd0g6I*FNWRGg~92i-{f@oL}4GSWtf@)o>p4@9DU{AWzPNYzBfX30l@S$NrQYV5&#BmJ^qO?NGp72ydU?&nmqk%>%MZnf- zWng(l?I2^>spUepbjHxIAVGzs0Amaej+?Y&gdS<=EI{C6Xi(3hfe%(h3ACeVXjqWd zDMt+pqG3TaEJ(U!%wvOv*dR!6Dvgwe1;IL}W(W;}Kv}IZJ`hfYw!u``(-U$cS7wvo zl57z9#c zvDaM8l_SdS2@?kM{U1;Ugh&?d9YN+?`vsQZck+EsI-!qdIU(BWhderm0KN) z17#pn7scTr6?l<=7EwLd)m0JZ0V?NNG4JeZ%bvs)wy-8e)hLz~gHT#HXc;x>V<_+% zbw@-`^}J!JRt##g2Iiwvxq|zoX-xur=Z26HG%SeIa`3T0V4Y}KkVI|0K{i1G_ozRn zA;!Jar&mLUh6ORI4gzYuIi+6#xC0w}R;6AvEXd&@w`F&0(vt`YwH30AWe^ZW15u4* zlQnjFSIS1Ja0Zs6V1TinDa9=+1Hj})azgRzS#P+t@Y~N;wL`f@h|P%_7DTRO)zzK5 z(Hj~T#IKO>;--)+WYa~1(08*X+=cBKK2eS7vHKf|o(d1$pQTwr*>G`5V5nV5{!Gr}Hl(zW5C#{pO#9H!^_61Q zn{|<}syom-fvQo2VHB8nAVU!~fNpSWfT)2+WZ2&c{DC{xR{FmlSdc&yziW;Z5}5im z0S^h(U^VbW0u!hLF_Oji-MMrzRmkEwrvOBSKM zORV#omj;jCw(+*E;g9^_yWea1!7Yc^t^Dfn8-|~~3OhG=W!JgixE#6uzg=NxzkTtI zubSF=a@#j9zVOne_jZ2s|DQ0gG*4!-?|Ek9Fgthe_DtsB*38VrrK|hdlUKj@!>cfw z{bbXHU-}kXe{ySdg?!#U{O4CTeuBMb!^-tfwm1;XJ16_pU*(XUBee*GwYsVag@M^BONUlqfcftlUKI0j^qgPemWEBXg=SO zWgUNg(MhZ20{fWMiSpxU^z;nMY+Ht>d+UW;P%8VMwS3k+gL3SqR2(_$gq*7*yj0>( z&%80d?iu3g{N|O3o7vgn_YZ$;m|gn&vscGE9%@G^wOmBHjB`I5iFeFyc&g)}j_12i zzqaGni#snxnp;-rKhayxcXqIgC%0xY?axQzFU@3TSiB?o63TAy0%`J6^6BKjN@vGQ z7Y|*EHvjE69=!4zmPtlVciy%B;<+mkUS|UryG4E7d-3WgGRaT0wtj{9I+CYRHW8HB zcRsw*dhqhkoqak>+FgJCGs$meZ^Yfk3-=A*!{cT%f17!`GOS^JOAw@wWvETWU^?VNp`xk zBYGb9kag=t(#(;v;le|iZzBEsxGovoAH3~Xvav0^Rr4~SJp3A@wSD|{$jD|Myt2Lh z@quj@s3e*$9^A@yW|HeyW?EnI6}I!9yP7YE5_vYVlYQiM!&AdO!y{aF^YCWmJ9>fA zKDT0N)_x^2e$TF(E_CjSUZlKsKfit0iof!F=dKp+x8-@OU3}-m#L@n|RXSE1=|<~a zcVWjcwKc1ae0t{C3TeCR!m(Y==lf5;?ylExDKGMP2Zu5|M#*R}Mm>trti~N^5gj zT5erQ{|y)3$lD2}*^#6atQ^LNspMfP-?^T9?=$R<$WO7KqW0bN40~bgbCI1t{KnSj z*6oaZr1>fK5%RzJg~^G;=mW5mjPKA>Lxa=Y7CF9vi{Y~vPcFq_seGA^rNlcs<9DWz z0@*7M;wgfMo4;SqEf?d0n<97JO+hmLTrOQ)dQB-_N}foUr9-S@%vL2(@_znYE}=Kj z?~TNyTvwHgdlP8XR)UUd-XCT5ALw;JY*7D*5ugv;;ZRfU)_>s@WrVUr(wkWH9oOG< z9WV}BBdyWardV@qU92V68jHo&$J$~WS~te7Z#^4reRs6=J<-P0MZ7_B;eUu+@QsoS|FtY^6^4r7R|Ynf9$Eir?6KDOwLHG={mma} z`XCDY(56E4^rlmTn+my2r$9_@IyD2;qMJn>psd$Y$L&-O;vz_zflVjNb({f16g4?V zE-G^^72*v=C`6bb{hJR0tQV4ZZ451sz4F+5>Qx7PxzF!?*&s4TH$tT8P2q!6u8pDc}wc+N^ZY$ma{n8qw&x>&cBn zJh?ldCb>Jse1f6|j3LUM|MAI%8VKR`lORsG%sJ}HA3 zm1>ZY8Jlr4u zcpDU9H_uybi}dAf4=%OUPvNKXy&8Ng@FPC-Y<>}+H{F)wjD19etIkJ3sPaArK59oK zkGE~Oe)2vAzIP+cdwJ!(Hsi>Xqqm>D*MaYpR~Troyw57~HVb|~dH)4`#SrrLWF7sm zqTrXGydm&~k@tB;-j)D)zXQI42v;3%e(!n6(GSBFzevB|zz=;WZ~36@f$z$u{M7cm8+?3*-hCWhvN~equfGKeVDji=aX1}#CV=L3B1RH4 zRvlQ8h}Ol;->()%BxT5Tsg=>pE?@mgggSnguRg7C6F%Z+T=WLskQ}cT_L~lY2G+{H ztkBdHzM{}gsKRf!==JP}pecQt$Os?rUkaX`Y+{wL>^R_>2OzG81H`$jejj1KndYIf z(E)REXli<7YN-EEIrw7a+O=vo(5TdT46u zC^%g>VwP?STdzQso9aK3=pUROoj78`(DKnCGco!W{F@xTw-?;NjU!DT04SXkH!%%- zF%uwQ8t2SH)YCX;>E5{mJ+m6;Y--3vPj+ofus?AtU0vgxiKEQoT&#Qhm2ZiOojTQv z*0ZGt;}=ImRCZ?t$+x$4@n{<7tj_YrxkZ4axo~(^Pm;ztTS_e~&$+jA)zGNR>xQF; zrQN&uS3_X1nJsld^zF4itw`gXQNKD>?5vLJLwK5@i&aQmg9?+9R~4Ml5z6;Juj1IE zNCsNinhBQY($_8lzheqD_i1diZcIZ6kW;G0IpaGoJ9CPuaXAE50#OPs{7SJpVIREy zm>TCSXsuYO%sDg|4a$U-rg6>+wBOu6qIjv}%GY{rD$d+-w;d z=giksqO?a-j$7tG09WSMIA;?(`YJI@b`Ro>Xe8NCy~AE=|H|M>e=BymwL1wz&G7)vE8BV};C% zZ6;2EEUTIizeuiTiAT0TbA?JqYmgPbb@~czphTqEOpSA9@l}HBhbyZaAT4O3vDJ3zCFhsG7p_iJ zzBs54tgL~k;j-mQpvHXJIn+33UDkR^ebH-|jvu5#XZj=#ur1_r6;{Z1{sIc20R4r+ovreU)G|m~{<5gZHiL}5=n;uIvFtj8T?5|Z4V+dffRTjrr z;vOs9_AVHu#e_sp(>P~-pPXthM~!o)an3Z(nZ`K_#BNn*8N(l^%bJIZJan~Yj^LCu z&KYe$7LOS28qzptbv@>}3h`7XTT0L7l7$L8KtfHm8s{u&PcGJ@0KRE!oHM!PutCx^ z&Y9esE>F3-<`5sKGHHQX9EuHqTk?slan2-gS+!!;IA{2FRQ21cY`g*;N8_CFm-N+( zP2-#m4jmE}*fq{sVaWr#>1jaa&?Huw2}rQn<)WD{|p!h2@9Henp6 z%r(f?5nm23j@b|8-A`3{_2KvmMXXbMSfi`MroHOxd#CN3EIA<8E)(}PQUop;^H2r$*G0tSl z|2+6+GW9jVHj~0D;F@h1e$TU0+uAN{x)S+4hTj)}K@`0(we7nX*~&f7vmMbqTY2l& zEkI!U!Ns?3ec-l(+wzCWk}$#0u*d_rTPw(!jg*YI$Vl-Fegt?hN3JwW50@KJZUdUc z>kuH&B*@Brcr=M!kz2vf@gxWyz`>K)>=3Phy+^8v|-E(5AbQ&?f!ZQc!2jkD4=#kn$q#Y13U#jHP2)goGu9u zU{QcL0G~AVPk!>A+6t*H2 z_SEFy*4W<{wA)E8XiMtoME7a zwL6&u|0~$-pdYtow6NE>!f)Z}pHss3BK#u?{RS8Rtvr1-d>r9FukhdR;(sMeyXaP) zp3M&H^(S57G4{BNUe7-6qOBhINg*IAMudN>(9bFS1aI+05B*gSec3~|$pH*;DgHJO z-KWqrhYW*$4csl9zlFUOG_^6B)X3WYqo9xBzFW|r1Wid&8=~;ffu?Z-4yXSRH*e(k z7JbdE_0voEQ>XBJvyd#!=L(DH&iP~^SxTFWspYO(jP&<%BmJfH>5{pdbV(&Cc}e)rXHD!DD;07JWUxpF|G^Eb) zzF~NjGRuoFo7p*smzPw!^V#F^Lu0rf~dUc}VU*ie6B$SG0RCL>wQ@N_t&rFGdD6GKy@{bS~^1vDWbERH4=2n*piJ$2-; zsv`%}pe_K}yeDv^d2@OckQ3AW#&Bl-*fY>!SkkYz( z$X2j!qm+=`&|ee>DqJ5=?DKMJ1o0*}G^4$nNaHc6A6A0O)?H+lG5k8q+sBgr>Pgag z3>uH&#HuzY*<9x<*lO_^i2OQ>3xC8$j_}=HQENYRix!{(t5^mShQM!c$ExVMx}8?4 zTRf%l7;>fsu%eU+kR(>8)!~VIL^Q9!c zDGtsv8Bwp!!EMiX@@>gvo4)1vtYG3jREyMj43<%M|3T2lYJdOaXn5Y~(5$K4;$o#a!AFb0C)LXQ8jnHaF$lZ{ zjmJ>gZng)%LE|x$It$4q`t)NTgYqBP6f^qV?5-OWBG6=KSyYY3P;PP8TSyv@VX36x zM1*ghw#gASwq*dOYRe9Y3%jT%_nPymd9&g}tx|p7NUKPQBjF_tajv#xS_ zt_~T~q3}VfWQGedim5_2-*~RF`MvbTda1&jw2;NKRGd4rgiQ)#qXP{U(bCDqk@P|y zU+b$C^fER-RKQzObmm-P$4ZMiq~H=h^jBAsxI!n-nU^aI)_4qf@gv|C{EMC@N{z?h zV_sesjOTm>zR%0Ied7DQf4SNNQk7sA?m;cQ^+ybvXl%7z;^nu@z*px^RKEDqcnsLs z=-6(iRfSqk}5R-ZLv2J_qTcGSc`^?cJ(?e6k{e#%STX$D>$uUNQHaUf==&8xE2DC{C=z>)cVOWF0YDmH)+`k%f zG#-QN`6FQI<1&}5@fhmv-L7)fcns1wvST?qBqRu#i*INID4fiu(&iXYmmMSbt1i%( z$LwltOj}FY1{pnB^91m^N1XYpe{yp*e_xaT+Kz)0`|U-IkfuJWTNvsG(v8jnF(9jfgy&()ta9)mIl*;on|CSU^%6`yQ1 z9)nzRXgr3YY12YrkYB4b9z*H$9+-`L0FSEt{J6RX@rRbM*!`Z;gZLA?PrG_@b@qVG z{IRMtz%(|8OppH`I56zW8UmnVf}A&b|n8jr!f!6=|R zIE7{dNnny%I)S6+3*L?YHHy)A46gMic9Qa!3PoeCkUa_WfJSn8E}IKG-c*RL@fbob zB%JcocnqRlmH`ZCJO=S)#CN1CD=zUyfX~R)yK!K2!+Imq2-*R+1_(78kzs!kT3#ai zpJcsr&Y+Vy_;iV)SzGD;T-|ZQxk+cDHQ_ZvUkJ`+eV_}$GAm#$m?k$8I}Zc4=3Lr3@|P>H9vB9;0$?hZ4EQGL zTdvhm5!n9R)v@UI=F9Eu>i2$lRl4L86FxEa!*56~$B(#w_>HThk&XyBW9LEhAFN2T z{Nb(7H4nGM*|~|A-&}0o!L~=9CjJOpe=+jWmL2h7PCd!Clgr{azW}rN&qcJ;!ygbLlsmFy&HaEHfsm&5D6{@RL}KI>vEo#8))H%i;1=XXCb;`I zz3Y+a6OkF*R)n0mTObc?7svp22n2@~fgAwy-|Zw5;aohzHxmt*fLD;ai?Q3t-ND$a z$VK=za$zF;c5+|K*iLe9VC+tE?_vx|G8Sj7lUxLn^>7L#)CL%lXT9WhSm+Ft*nXm+ z$Gzl24{m`T{$xp<_znsGA#!hl)pBx?$bIBOpD}XbKTa;>Opy!!1iA2^CKqxzr~~}3 zRTYs{b+w9G1u6)Nel1l%&Da+ifuF%I3RH+Wa#5|)x51xAm~9vVC*ejh@@C++LD)%h;}(uf8%DTu zBK&cN#{@jZZ=VRpWb)kSEikbb-cGcKsxLqz)ALUGNplxET95 z{CL|CVOi6G3X(GewV`J`d}qKHM*^fT)jeIr=S}ycGvU(Rm~_&mPD+=bysh9{u!3Fx zz4>@tk%u9aUw-nQ3@NX9*3nPS9DedPgD*@uzfY0J7f#U7Pu|ajl-HJW^poA&Pu^|d zD~R$?9dG%4NRfA|VDyvsR7iQ(&pG;0-=>S?eG$JVEZvEwYa93oBF20DF+9|ES_I$I z@QdOn`!vb>3;ZJZ$?KJAr+rF4a{mrLRo<(?Hv&JBcRPM`kv#Ret}AE6ZA7bm@pv~! zuCo5`?d#)IZ(nzx*^)yl&iuU7U44uS9(`=2g) zJ^QXg(@FqOZ}vs>-3m=Z%IiUsR|kHCZgfr2i^T4()2HcelncwKCitQrf-fQf0x z6AvC498rD8CKVVM*Ioxm60k7*2Lnci9DJZ zAOsS-FC5Z^{ZGs-O>7{4%D)ftV9^fVCFu)iwTErjm{ zs5f?y!5p8mbr+e1CQ^6ObS4icP7Bz>5Ojbxq#7?ocb6!^Wgja#z~w76DIg4MZ9#jhwUkP0Imv zS;Z=Iglgm*jhy4&E?)CUNPAZ_a*l=cQ#^x>hlLbyc9kO+WhEK}A5(u!Bbl!<4+o`7 z6Iz}4L`JcY;?a$4{v@81>dm?>LnG&CTEkxqZCAwfT1r>20qulqXO#jKHYa7w8H za1zaf8aW3asrYP0C1J1Zt&I-&9_+u$ktJ8oFTXX2Ps#q#ZR>bdg7HEnneP-sXDz(- zM+{mA*=oDQ%OO4R)wvUuFTON#4z)U`Q0zNj)EkYQBW6lJq#g%$$0<+CuX7=ntMK*F zF7G-dR(Z|{D>__9^D}9VkMecdj;44>L?152aJNxeA{rYLW)Pj(XaW)!S_RqVaUG!Y7`Z zlsV$I(`P>m*Cs?G=lDYlY2+M@oa0(0`OPk(V~>wDf>|@(5XOuP@uq>n$t6c4=kOhL zqIweo#>ddeIUxZ?1_#FpBAY+iPPk3t)izDJ4BKnu9KTO*p{9FRIcnq_X~te7=LF1Z zt~OHSb1xfHoRA$LZb{3`h-yhf>TYD{M)qeZ=+cJpntZ z>qtQ(=g=mBn%@(+nuJEqQ5v2`&Z+R>3Z?~%xzvet$*^}liIZ36B3?5snwAaG3KOFp zIlY)nbqaH%6?jh;OBJ`(E?I$rZx<-6pE#J93 z3FoBDLwkJgKZjNcmJQ19YiYSK54VTZ$T@yk6)0IxIT_Y|&7hj$HaDv> z)M1=Hq)bb4eTX!*B|)Y<{61WJ8lP%}RNOle>(f&vtC4dGOPBy%2s}o@duBOgeON$1 z1|2(f&y01%m)*uO`=LywRpr%(AmKaBS4~UCGRWWow{=j9rry}b;CN!x{l+l72C!#a zTL-jLCrh|u8aRD=HDqYy9Pf6f@=?sc^bG~$$HC;G0c%z2#a}wkpw%heV+p3Nw(pW* z9A8?7v82U(vQ(!^bxkP}-K4fOWh`T0C;`JNwdCFvRU_w+34rB7wseLUrJSD|DN?ab zP$TEaxwL!)vderDd&Q3z(up^Z)mrj3b~YQ+C2Y;w5ujLpxfFU~;f-e;&%+qV>~g7; zb8n;ym|h(jHULfSYTHqb>9PA8iJl5SM*AqPk#mA3WZPDb1i%SfQDqS|a?bAEd);rE z0(zKJd(wEw!Oh>lez_-!XG*2lPUMxM&GPEXe-s#ba=x) z@Oxu~d_eY%#y2q3t|U*A$8AVyAt4NOW|{V(5pgTUtT*c_@Qy~#0Yp!F>EvDU&dz)x zEtU%R23z){Wg8hwozEWc!Zy*)xpY3gG?!jV0X=UGfNboi-g3jTYXqGWkm4F*=LDo$ zKX^`n&w z_}(VMROf>rR9o%82RHix*+Lzc4GqPKB?6p|9-^`8e#Z6SjHzYUk#6Ge%jX8(k{mQ12AgT}C9 zhet$W7Jn<-1e&}EKL;RT%n;$^Q2ax<*^I;v3Yx}<&A2B8D0~?-$&%?m44QP4^b??+ ztA)AgR`wH0I2pEo(nVj#ep#VO@~1$PuGSS}pH;$}P!hihx=RLw|94&CH?cnj-K&JJ zxWYFx8V9%9elhkv`=0vU&8!6-h;*>77`vW2l(?GE!(IjY9@{U*UTxn~{M*_385 z+uP?{;jd=D1-e^lk5r#3{UwC=DdArQy88pdV1^4$wcM&^@4M6#5>}a|%5OI-}5IpcfSSC}?>#VZ?Q}@AYin z72d|qxabY+Cls218lLvh=RNe7JoGm`bc^OfDCd>bTHhxafTS0#k;gl_scM$Z)6*>iaH^Tl_gufkh3gNF8 z^v6LPxR>$&E9h52{u3g61@!BXcn5wY|Nnwk_1y??EHyv>%)lLd=|GPMgu!9iq$=** ziLGPH3u)<_=9{o~?kwbTB}QMT=duOM&s7^2VDq2h~&Dk_|a4i+* z(*-9An_EnpbIDTDv<|dz+GZpH@0O_| z8!msDY!4Dr`R#PwdEITN>(1`rkc`s?)u4ss8FMkau#m+!pWM=1QHggP zs5O3(DoP`m8z+MNjBWBSEJ_DTFC}NurQP9{k{(aK=63T{fYPy<7E{Y+K6eUO^~sX} z;>{M_X}N>Fns`D_1Ab>ISIW+xVW;?$jcM0`pbw=->9Igi>U|Ii@Q~S5~|X?g00N) z(Tl%?E-dFuR_)q_MI)#+4&f0djp2(&bOnog@d>bs7Ht*#dn(8lDg?3cDt1d3u`=1? z8MBy&S|$~bM>lGmG%(w;O%$JphnH%4X?ZbSph|G3!UN^-ZH?Pb8?|T}rWHR8x+Ec4 zoZVLvGKR2&CXP-^Oqr31#I!jvJu(C<*ec8D5y>Pzryy3s9Pcy7_c@GH(*g!)Vq$D? zq<{2?nVWqGv%JHR;J`B~7?B$*2Alv1q8(EvCBVty$)o1v)KFsRh^3{7!9RY3L6Aoi zqvo-3bKrQz! zU(ej$-aY&0yGo}^@eb^VQa>K5_eN^5n00UF;68G%iqqkg&#%550mmTxPM4%l;-SHv zu;pc>-?p4yc7MK=hqYarOHU2Dq(PT#NIopg2(L+lE@{vu4Z5^k$=Fn#fLl1A2Sc`1 z2Vw69FU%p-EqP>|qIb~1I6xG)aH2t%eD{0$O>yB%*TF|x#VT`zYS1MOx`f9~WnEZv zbLD%C@Ww1Tm(1h6P1ds|xJ({F{{*M#0}fPk1P+2!U#w2NN3TDo23-njOg>f1Ysv-O zQ~|$4PI!Sb{I<~hHbDy|i@yn@ou-Z!LP7%#h-XF>W8{JUSznX#la+HH=BY1x*jt&M zUj?1G93!8vV4t>@N}~g$*?E#>QiVl>f(EsaEtMA1^F^E=vTpoatKCQ|NpzqgaLx>` z;L=HfXjDy}7i7sx*Bsy41W+{^H|HrXU%6Sz*tJwAdE^HS%DMepOy#~`+ zL6L-} zR|Fb#NrNtR+HJzYO{&($eGF7Pku~U&U824KLK<|*@5Od-nTaK@23@M%n6fA{4Z6ga zkIrZ(=Sx{WM>Ob?23@icW-0@!0Bg(`9U2@nRYW$cHRP-7X1N|!R}0zTH% zG2hDOOJW+fi%&vMW(%d|4pW+UdC!d0>881k<&s; zsvt!M+h9sz`3w!Zgv}V`m^rTUD-V`mt9%a_R%Z`5ZRisjU`c(|^wFS8(?buS9sw&w z5Ksy0N!|qs5T*z#MwS(>o2v9-)UTWxsx2<@0HIuvEwIYiU((Ph<_cq(PT} zq2$*{WlJfy`L98j2=b_&G86blF0iE4lA}SF)B|0ffv~(0OVc$PbV&tn(x6NB5ee1m zivYB8kWLaq&bqH55ku!Scl z#-gkg$M~D_xEwGX*jPScQ?w&!(51fJyZgFpFE<7BNP{lf2ef?KsDtxUy_g-|uyd+6 z2Hr-IIl^ik$2S_!Mk+7;eFpaYd zb4BA+(a7du{3qSX3%e6A3^(`zMW!DT)NsFn*nxH4~0f%CN8mLWM*T$`EqO>I~Td*t}`7O3*l*FoYVj2 zX*d1O4uJqA!XJLxMQ^^c>-LU^R0-SPJ|iSVfEjhx(umNbW=J>sosR$b6=2rHBj=*$ z;Gb_g$KuWB)}4zyO`%P3o(JVW(JbEjO!o`z&pq}Gi?2hh@6Sb7BAkcfM(&8jo6a@w zVDad=$T=AG-(ERv-FA|0#{85`20WQK5W&Zq)1YHxc7z5Z+>s$>~Q;&uNp@9`u1nrKl+XH9;W%At5LgPQb(*22pFF!uR&Qa@#r`YzM{QAq0$nD>M_dh*&>2baI|=E2Wjj@+>E{B<8|xx6|0otc$nv~&CH zt_#hb9T#GqJ1?|%#xKM>w_Z5dx#hyy&dnE|gJw72KYO^1?sMztKDY7wGjSHbY2_2~ z_LXz->sQXkH?HL4Z7VbJ*ve$QW#wSJd8IoZU5UrpN_+e>-)W9cUFnFo4<7vP`e^&$ z%xnbhYkzv;(mQ7M&%7pndj9Ij=hK%mSJIEiPN%^>doc;n0WeP-pM_DdUYXg*Kw?i(I{dEhfwM-G1H4Lc5Qd*jQm|IA-LbmPFoFYhP! z<%8zS7e9ZQ-LUQAXET>G`3%+HmKBmu(yxyEVw3U z;Vo3{g;z&kM2l`k9LC2R8guf8_dka=HFD=ek?gv=km8Qn*@NHNz2g-F8!kk)NAe7% zfY#NMoQ-UM;ibNVkbM3XmtMSK^MxImo7S~_MefsW4Ubs3+;75oc@>&;RQSyiiT)POMllXmvMG&?D=pDg- zBp@EeFhl}k?NR3Yhp^`ED6{{Fwqn_FtpwHoQHWwfnJ6RNv#Yq8So9s&-*g>oWv!9c zXlqlfIkqm=5^IgcV(VjVu??*oW7oHyjkdl!+WMYo>wBZEk3?G^jkZ1(ZGB%f_INb* z{%Gt2(bxy0u@6OKKOT)e5siH~s^Ys5CKE^7JG6;?X$C|T2y=7f5(*1la3kab%?y|( zK43?BGPek zZwK%Yxd>b&_Yh-wa*=qET*x618D{`<(i zgR#fS{V~RVoLm&z6XZg*-$fi?VtGLh#MY)zmgGOmzug6{griZD;oPNuuhi5=WcL+5wmaL^3z8z<$ zNE_qQHBTG0#akxEz-yH@+JrS=bcnPu-mYcZyOEx}Xx`}GBzndDo7fkB>q`TYG~MJ3 zSfh6f6)^>@rHX2^Xh*s{?Oh^mOfUVfgD1yJVv!!)4)%5dh-uv**$6q^Io>zSTCQsy zUmtC2xh`^JF5FKD_tS7m|7XZWet(txu~PXpa*@B^Ab&KO-zFOJf1g~Wdx2c& z^EGmz-wL@{{=6jIOTxV(Tr5O+cucsoHYNVea5wY;ij!#QJxMOoohJW1j1lbR1{C%K zj1q8cf)?hz6iGsE1{Q&K7e{_27L(i1()diiH6*FkPCg^LoUkiadMH5 zC&)#buflKX%ATvqt z4subhcauNj5j1A>ehU&aibl4d=ncrHa9Jd(Ud`SM+2_k(WRv45Lk+(CMRdOMZ6O!) zX)C#y(qiOd5?N2~cIZy-9ngu~J1rR+_n z=1T~kDe`bGB;k9Zc`;rlB9!7!|#Jny<{GLG$db9@JSgY?^BXc-1mC; ze&GaT%SyPsJ%=0K)`iEd3sxH@eR&&)OU3!`@l*Nk0w0Z0#J3SYx`@x4?)D||w8c4` zf8KOI0zPU-B#&IW{N()t_>gqj<(1c-bL8DGt{y>q( z$1ue4llSM~3sb+N1xG(V23C;wAo#+_`z=LYT;#`3zpsRp*N=|c4ms4GcLd0LGx&Z= zgsaXu5NiAT8%5sE0C_KiFHC-CN{)W7R^&a0dyJ)MCDsM>M0)X2cKsH7RQ>)d_|77; zlwT@0y2$-Q{Nxx%euHQ%ak}wbe-2uemjd4<_>sK31uw~KGkUvw;>y*tr+0tfp56E# zk9Tu_>;K-qK2G%>=-rDTTr+JC4~-2+B91x{*5OjFd6B2Iu8*tOfrv^kIKEss}FI~G?H7JY90V{9kFZ7c!0Lka&8SNK+T0<$ig@Hlpcq?;`GZ3i@|J|0C|>g8l~RSAd_Y ziTK;Fga*mJB^;M@i5l`-WeK+}bg+*J!&`&@cHxx7G- z)G4!+T}(51lUoLAG`0hkEbk&V;-pIEDfs5G6EKw|%ys-v0W6`EHcur_q?hxY^`3i@ zCxN<70MBmrBCACRPr?Ln3id*nCzA`ym>-Iz#ofL0y=ICqx6LJB5Cercm0KpPV+7{% zCe3gb(6l+1JGEqHa=8;sVz#@n*8de^wsXvL0%^ByBpiB=ghTIzL z&;!$>fZ0wb3!~GM>7}{s(s7vBX55?OYfm1VG6!(7d^z8rf*FP)A)=EXk2AcGJTCFk z{b17%r%S|=0Jzg~ku#1Zh6Zy>^I0nzpoa&??vo(vf)c^ggK8R}1o$_&OvpWkhIuqU zDB1{lj!sL-L=a9m`2qvHoR!ePhjWF*nWa>wkmG!UiG#j78VFzH+3u2rplw?Ak*)Sx zbi$~Q5vW4J!9@2262`fWm+lTDsCC{`N$q3z9i3Fcu$|=R(EWJpx4m40#Oh(NSCG#U z#O*Mi7o|&537kS>QFYfq-V&|a*~_h>bW4oxqlp0xHdT46u zC^(N;Y&NXT8y=A>LO2kH@O1P&uX z19_XFiV5d_E%5E&`KdNp8pvA(Ikl0bHITOk@}3?V8=W>rh7R<&jaAq~t=(E|2us_j z($Rsj3B1KrOd^DiWlT;^R*1<>Fj1=h;d5zvSz?|@SAd;#!i522e=!aocC~P07KhmV z^5}>#=96w)Pj)%Dd5pnK@<>%-RbaVs1l;;$WaD?+Hx)$NK;6~C8wTQT6bL-%1()6a zEOQGU;Owed63e!N|OC<$hJbdf4 zAq3ReA)9AFTmb56Aa7Xo5U<>&t$p}RbI5ti!bgQq0?J4jRKyUL&F{swPi(}fI;;f= zS}M++Sz1glj*Sj9CgR*W^ShFH&J{e%JHvp*98xe@^{K8TafMEv zGixAk4dktXyd5KC_Izy*KYpm({yi};iV^tY#)+zdynU*`E}qT|fcmWU>0&Wk?BvJ_ zsiL`ba3cJLD$2qaLilT>Ilmt|h1)_$X=!KJ& z9-~631I+3M8Vey_Yas8+Ajack6?PqltDA-(ua6wN&*a;Vhx-Q`(ZVIi7!BGr6Dn64 z$Xh8U3lS|Lu_va-+?J(%*5mqZuDok5hMK-osXdrI~IJbIv6$5wvEAvI= zrAGKfjJ0U0YVFJ17;Dlgd{fdu-pX^JyD4ZOZw=(FfxH6`Dq&L8K;C%8?^bDE4x3q=j&Etl#6jYtD|`xO#)lxrYwH;}nO zyX(!_<@tHfevE*1lAPy4uTbp>vQix5Z_0+BfD~<9?ywWG9YF(mYas8b!$Z?%_$FsT zVEgad^=+dLW_I=F>F_p$iCud_2H}764GfLMZAfXJx(4#rK;AH}n_fy~VKR>6nj7QO z17`oB`^{sci6OIR&+cx6o*P2He38?OQTe&6q8;fq2lx(U&H9=Ee}~d!H2}dwB~$?@ zoIUp_NB1Ud>xY3?eKp>EF3ORzfvo~eY`y0zSC14v*PS^VJIlIfIQ}^=A6cqa4S|}W zI2}Bu#_{N0&@mzp4#c(cP6B0S3D$&)Y4evV?Ce1QS;7$7MJ z+y4(-aXq|vOyP4o`h;yk7n$xSyZB@eUtRzvzHv*G z)%u5MDsr*BSCEtelS~N78>&iv0IIAN&ang}qTCV!fI!WBdvs2~W^NQ1g@iUn7hGOC zLjvj;2rwKR=CuNBYL^4JMra4DO8}}F0zj=>0H*Z-M2^CHfnGrFZVR!1aEo6KlCBE zC(`#zOQ$a2|(GBFH(><45bfT?r-DqtDiR32KOP9O693Z*Mg%HTpM}LOC54pj| z4*=iraifAmn;{&x_8W)gyJ`Ploi!6o+j`qp>R<8hQ+#-NTw~BEQS%NN(4|eGC zIB+St9ifzN(idut<%JwzWl9L~{YIhXE!o4n8K;eS8)s65Gz(}W+@)xX3~<$DBt2`C^wIS(MdOuc6w zvIZ>7)O!qkQZKLDkYy$BxI=k=P~`Epkwf0vm^1s1fKS?oX3Q@u`|flo??px4**5aZ z5`x+lRrDUnK7{_@S*ObRU41 zf-fWq#r+EIS1a_tfbY1df0e?Y*A%mu=n7l}yim*xaA2Y(& zQo|D$g`b^4*JRMW8T8el??t?F{5GIGZvagysLY5y4*IRQpAqy2L9YgbiE&|sVL)QR3}mfU|*{VQ&t7+1N7ZQbZq`mm>(Ht;NAfUPxVH8 zj+7^1@yq~#4Rx8ww{2PdN_}0H7w>B7>zS_;$a6q^<1TP^XJXVOx?&Osi_XkMrvz#pafD_k=MG1bQ2^#8xlk@i z(bqi)+$b(*$nOvP20I!CIdG((Vn5yY-M1dZogRMD;S2*0)5dh?uis%(=@P~SR`*d)!VSy!faDP){ zQ=@_=MsQ{&95^gl_XhU{Ops|J%St$KzP@1Z!7%@FA&o*u^~Q`-Hx%d%_(B1&h@2DO zI_MuaD4uB!iSQ&5@Iry1pszRF)W_nZGuG(GT5$(m_7Yc^ZCIuXmtZ6UXI9G{A6Ypx1X0X8QMrb~mO)cJ=x~J)9HWQMk`H z+ync7ZXh!;YY8_UWMul4-QJo>Z>?sx=vylezDtFh8>0;qZS`ZjqGN3hB^)@^Vr8$C zaq5IbfdJ%V2?tJ`njk;q&YxpqJC9>VWB*zS2QF`I%-AZWcdR<5(<1X*k8DD3TRKVF zl0r%WN~(kdhfKf@?j%6nc5-RR6$cMLfJ2M#WX}}r8n#Y5oSIz17GW0b9N=}4mM=}M!xLq3SpWfYB&IoNzIl;d zVojoKzQ8ZI{Au@Mcs7N11(C#DBym z*j?7;Aw#ti4qOQbu7m?;-AEJww-OGVc>q_CcrtL`ipG(12r$LJa9JMwwj8w~jVENG zTmRz5Y>#uKEh~WqScFmMoKP1*Xf$94jcdeCf1}td(%!#6-dhfFKPbmj)`({c5IWXA}8y z-U96-kHkFB8Aeg&G1gg)v@lPbn57MMR!a%Cx_LZ|2szgH^2I%J^ib4%HnA~|*he)& z7h|&#xtLrREqO8e^-|JGIB+E#IOY8R5)Rx{O-}GO+It-yv^*NtVUHmiT?q#+jc`)J zfup?04bD=+fy>5GEaAYVXAh!F3CUwROE_?g0`@B5z!g62HmY74J5Y_zw9^ME8|7(sfKeU zB^)>?Pbg-#CDyfgaZeNo)Qk6=qGXjrkQG34jxOG^jy3EU~?psfZFtL z#vQYlaNyKOg*?lr*}-y z@wD+6;>+&EIUIv3Rmw7rBzdin`&||ntAqnr!hu_4&B={NfJX;`M3lKr%yDhDK|4rG z&wR9SE`4}F!Ejq-`b{!QIB>MupSJ+am}ey%xDpN=&Oo~Yhx;gt2hJ-|2?tJ2IMiuG zx__ka{NrzYY-~c~FosIrC z3qVeb%umE;otATs=$dbDQ(Ftp?Q+(b(^4km$!R(baq%&=5)NDm2af9ZPzeVPpkMhK zU?xtVhL`MzXOq|P?eYS{4sh-9sfiShbkX7oIyt6>$Erz2r|?O7w1x+3Ep6jXb-S7( z+Tr+Q-1x$epMeK6ijiR~+|AF>`JePn%7iwDvprK>&GJguqB9FSaQr8Z9Tndw?6yDI zkKUn(gGBkcp%c->DaC=K(|b=9`Wxv!m6&g&e;JY9NPG@_w{VyrC`+HE<5*q&^T638 z03u`nj+G7L1m6g)`|6b%fo1Frwi$p*!#INeID5`j_whFY{p_?Z!UiMMHsG~wDdXsE zL{%~!z0Dgx{@Zfzz3uGYco&Ni@53?I7IG^%q8#&99RKT=HnY{otBzNEkmBrQUe2c@ z&JhM(`SG&js{{g_SHwQqv*l>}OItV=9rK>{Xx-;3f#TNsacR+(qbGX?U)sXhw({!j zkGr<5tKRT+_qOwKU$(8SdhOTCw~bV9d3@EjYpW}^-CJG$^~!CJ{`$m?cRudf1`S)u zKHUm$%+0N3)xUjO_o+Unr?^2Lqz=6}Dx1K?R=2xZuKx(uQOPRSxmm`4J#0CFc_fek z8A=Cz`!>G**0S3;EKkB6*!cQU_z`Z)1i2C=04_g!{2~E91~3*51OU_o4rBpP7GPKb zF@xi_a4?p$i1rHbG2}jhn6Rw^d~6$M0Z zy%6XMA(#Quhsy)>4T_fIdGV9&35@GKqBOD|SQB+1Q3ZFu#RjeWx>Nt81@+9-( z6*Z*tpq_JF-z;2VcY3UP&k}HCW=4svZHKnhiXk5Z;C#6|GG3$H3PMT3(Xxa(IwD zo}X}uZ>?g8NWU z*DK-j_U*V)(N=B(ALSqAr;0N4!3@58!S_kQC)+9IZ>HYhs5MGXrrwW(PwJKBXC?0o z;G2h@%qvsgD_#e>3HMLXmf-;3RpU!w+>TAtQegd?S)j+^^wY z&FAyR^nsD`ndHz#?my$_B0^k$1wJ`GNa@GYU-|&^JKKszEf39P%ndpZ^mO7f26;|H`?-j|@iqEvE1@SsmyDN_eX&{A|_@dQu4=FokbouLXUB5~jcfSHiz&+*AH+W#0syH2f;q_l$cA-_Cvp zn(zzttAhQ;xTo-o*($WPa%ykRz z8|ViOzY2DbaZlkr>|LNAG5jjn|1s_|4e?#qVeT z3Hn2ZUj_TQaZllc?2n)yHT)`Ag`AV1LYA>1b{6Qzl<*5o;lr#3^e2_@7E|~>76AQ4 zCA{Ahet^9O^wUcCq$&JLHV^vyO85tz+f4~&}TK0a>FDc=FV+tQ-p95WI z_*JkkX3$>(-K2y+i~ClE{#V>zrqDmceY-;c4ELQ1{Ttl(DD+9(_bRjpbM--mUJrU$ zq0a?#80*wbc!ybAR zp+^j9&wZe8ROoksejVb|m`w2>1$`}OJdJVsDbW9*(BA<4LD1B#5&w@se?*~w3;I)_ zrM}ge=e<*je=g|vEBu#${!4{^CFnOP@%MuM43yDyob(+8ts$J|2t?0vW2~gF22Iry4v+sj+#JIFCPDuh0L7)(YOx7NJB%+DrW+e3n~od_ zPfp=$z*>4iN)V9xaa5`8+oxwI<^dDO;oN}crh>fHv+bA{bDXzEa|l436)>!C(5rcr7I6rRans;xIC zwb9UP2F7bN^qTXs$T%$}+-x#s5!7HEWZ|oO z2@z(1O5F_jg#g?zFVzHx1v;f39Gn4$BCsz3beUm)W{8@M-r4bMgwBDEaL2%qNhW#C z&Jx-s&=%8dumqeYdeA>KFqrLAZ}J-IG_#E0<4+UA{vk61XhlMAWPWBmmX2Vyom)_! zX)5=%^bBE9T+gkH)WOQk2qQCu;hEMzJRMgao68;T)Yq zI0?Dq=v-7N5k8%>^J7!d{j9vwanxP;{<0G8dg0KPn=MB$RMIB|u<$ z!@tBdEa7~rP?5k#8x9-@n=lm>e8rJ{!O*}^c%(lxGDsQ6aU~_P1;GC}G^2!d91Mni zp@aQ?9k5aON`yzwY1)~cMtKbO4+n;ZMg}u*Ge#2;W&0&y0QmTID;al@U!?F9&C$k!bRsb&xE?~|~vB4fHrIG>c4C7e%hH8yOi zo3_+@ZG1WvH*etOK62-;tc2NdGC6GUpC$lR16XU5jOapiX3ok>i(We)oi}gRl$*6o z5~Qc5wB)=DC7e%j$_{1)3-R%cz1vn@jo%;|FrLN0@Q5quhyM*(pP0UB8!t}vpQTd+*atTb*rGfCnZddGv*H7W# zP?ym~S9SgTAq#=aWa-jY%o5Hgj*yfnl(vVJFQ(ZWl9v>mSDIVG`AoNAB~O4*x-?A> zZ@`P|z92x33?-aTL;K9n6|02vX@&`t{Z_90;!u?I^#?uzS;&J%>qth+ z;>t~h#4KI{2Wwm+F(sVOux-JMVUs>Fice~ZL?RC?rlT6kg%weNhA~SaBTs@PlBcyQ z8Ct^mG;+d#g)<(Y@cPXU49q+^m@}T%;cshReB|!79G#Yp#T>D-V3j4DPwOlz;e6s< zT#l?sgI<7?IKdY@7Pe-tSPRfkP!8`NTQGV7~3Fotf z^I5|A%sly6X;8))*cK3`GpUKAGt<%O-e5=G)@CbbVY(+eg$*ourOeO7OE{k;oKN$M z1M0|u?MY(MJ<^b#N zJj#yq?{kZ>Nl4Jf@X2-&nUC$1C7e&wYvAZy3g1OXbB$RtSd+W1a%6rMpLQrZ16<(o zFpeOJPKWhx-SS0_PDjRTtUilNw}yojKGV-t1@u7ixMi)3qDKyy1(a|;#XHy>xSXb( z%)wK_`Hb?V+FaQ~kfkAg$TfW^Ete+=LIGcDhx>Lp%57bgiB)`OXyqrBU=1`+u)^8c z&}H6wp79}L_S$Mjvu+f{NmvBByIG-h)Pj!}K^vUQs6Z3#HJCwkI6JzspbF(u} z+jv?=3FlMboN6VU&l1k370jtb7$uz07Tb3TYAZF)DAJVpO^vNiTc~CHwz{?=;)~tn z>GKAaMQ6)FU59#%&tU7;WMtg@w$Ua+*5Y9vUL9CAf5NhmC+Tg|BBSvQ48_DP%4n`# zU}dIvH9N{C3Aecj+p%-%ERaokIR>lNH{22Sb?(Ec z5DJ9rn;Yx2pl`_7gKt?|)gG{r$4h=hNA^kZD~<%3FL#z28Z@82Tv(wmm9O(865V0A ztlASh^YQid6?}vFe+o$2F?| zNV_65S_TwQ(PGl)G{9rM1} zo~Rz}JmGd#$LjpmqwqQL5+m2cDWs#WdX(bqh;0Gaj!|-7f}8jp;fQjS&x^K@ww+wt zJhbiP+UB8c{!c%4!nL~ktY=R4dbu^;QE#l;Pk-A_lr!$a1~0c^3v`#ewv0A7(w#%< zi>y6M>Wj=rQeXObMc0{K=krvpu0HdblLM{Xrq#R8P}wph>; zWNo9r{2b-Gj`O;@dgC)E`|Ehjy3snsWC`vfX5HvTJSFu!UOjTrF5WRU9!FGFxnK2E7vUG0A6WbmZdlW=`b*Y@A;KmAz0`<1&YQFTPu4ZDx{P*Yu$c1U2cC(7CB ziS9rB_)kA(MBfP{TH&4yu0F!NAKJ0$ahI3!f*oNe)-v4fVLR5N6?^@0t!O zdmi`T4hUQA<@jxL9SZ!_UH|>Hb-4H7_sUDo@!UA`n%*;Ue>Q&S;`cKA&cbgke!vVN z1YI2>w}8Ju(xqq)oJ}^I%$3${7Nv)n{XDuP;iz#<_d1u!OHost{{dvzNnB;jef{Yh zP6N77rK{3iS>`GCtnyTNDm@<0YEPACP32n8>6ORal{dL7Z+2JS;;y{aU3r_k@^*LS z9d6H^ZqHqA&l}vHH@ZD{yFG7md+u?2-t3m}kyIpv?J|lVA)ii=3%nVA!6ob$_BH{{ z3G5ue%`kSKj(0;5Ib7xSI$jNd@(?5`O9?ncC;?b2W3LyOc>vuZ>>oC#;|&pL&_zVQ zodKB*7eH?=B^Lm8b>yDO07;GO2xBeeUMsMH0dCVu^kHDv2>;8;-Ne|d$OTqqC%NDc zkPC#@E^@(7SVQFBOD_ET$OZopx$qB>yBQc!i z{T;cNG4?pQ#~6ExT+m-27vWzf7lrs0a*?>F$%Wi!$ZcorS#odFp*jf`_}fI^&e*?^ z+sWAX$h`wtROF(te@HGe?Z3$F(Gh=%|Gx!&f?S0En%q4C^AMT)d!kV}{y;9|xu^kv zCR|6#{7Q2B(PqfK74@IoLEuS|dlTwExu{HMk_+5e!h593bS}9^QUA%^hblvE67`?l z11NfOuhX#~SE9|I4RxdV5f1nSxfQ2C_iCZra|(2?5xT2ZPB&qW@jOST$@6^eDbRg} z&<$fy?N(%b*(B4wUg%!8a=MK?-zao%SYF*PLt5o^HEsyQz5KSa+uirLMnSsI5@wva zyk>KP9u=f#?^p3lt1qNOiaow$}ZY#gN><*b57YaizSYAWaCekW$Lv12k zgc;sbYsNNV#@3ZH1M{t{4&x$W1{%QU~Djyi^!*$*DA=Mi{Ykd5utOfH7)nLU--*>b5V1dSOJ}sWhTd7=bZlIokrJ zDaJ+Z(6{l1TV?;;EKEQ*v79DgmS$YS1TlHpB@Ad;UIWyci0QfBAG8VGtt+P+k0rY9 zR|?&Do?Xt2w@f!)aPVmohU}HnZM6PZ3Eg-uUn$*2dHaO!_LbA^mgVgix;svR?tswU zc?xuQ3*B8SryH*w^fne0y78`NrRthd-g|}aJu9c%NH<CqcpgZBN0sjPC@?Q|{ zgTnvQf__@K-xmJA5p)&$C5pEJF3G7Cbcb;F2>(ezUnks~h5v(s{s7UVj6F(j1nD4m zjImFXJI>fw;gX(j5RE?Q1wsFk=qU2G3@$S1Y`DaC0ny-V67*$6gKtpK2Z%m|YA)y) z(c{Qp;U0lIIfJ*{f+m-NzFW`_z`X!^9u)K=a3^OO`#_zv=Asy@W{f{aUBX53RU!VWrBA_keDwyeq8P2( zP}8B+nG4CioU7)mFk6W3;3n`@mu*CMiPgLwv6_c=29x-z$;-*@=ce&h5)6~dC(}d}ap=s8Wiy}o5P|p~n-h-ClsEM;N#_)v1 z*f>uT?{4tG!WgPXE4h=5;UR)A(IJUqiH>g47nhSJjXM|acv%Y{;`@man!cg(F8O6;-!y~zB(Iu8^PzKzTBzE<8uqhv?`CcJCt`C z1`1goO*ZzO4?ZXPcb6is#YWycz~>~rr{9>iuhmB01>kcc?=6bFSJ=pVANVk2W?h-> z?d)S|`z{mQR^@Rq_~g7w6`CpUZHm0hZRGtW_?(o-#+%aiwcE(s20kb9-mJ*$u#xv} zhw|3koVKsiM&5bgb7J2eio7lxd2e$luk4nzeLXhvHiFNIeK#ud_SndKvqO2mSLF5D z$Xj!(Gy4vMPxc4>HuCOpDDPK_yg?gzWw$xAZx(#gz9AcVH#(H}6Gh&zjlADGly~U% zw0-+*pj3_hn*pD|!C_eEUVX>O28LecpP-U3kWK>(5&ig3$x_%lNqjP0rQm z*k7s8^7h-fQRTfKeE*1u5Xs-J6CcT|(i&P?y~P<{`%jRrY24` zv^BN1@Vn8f8w0&v_|kx6@ymrbE@=wyIrN-c)x^9Aug0!igx02Fsk!7_WDIvlr*&7* zIIeUWScF?b95x!6syH6P~9uMFc}TUa9Vye$-?1IU~Gj414F|-LjhlBmPa@a zU@ToyY7QqS&Zlsk8>^j&j?Etmb2Kkjn~Y9ndysB5hHt2^HZnJtjN=3FXiAS{m{bc% zhvGAMDaVCTT*F7t6Xma(HRbFVCm%sr+V2-9KdtbV;f=(TCVGv&1K9AZU|+}miwga( z8T9u+zodl!2={+b=%3TQVL%1@4ajnZ{u5}vtC#p-PX)r(D&e%lcb!7N4EOp=XPw^* zdXo~q1NZ!uu#ndPnt1f9g1yqXr#5psPp=xj2jTY_JQXZt+!OygHU|0;!>@u}W872t z26i22Y6DW=Eyg{CpUGu^%kZmU?=@vU#ki;N zbJ=%5umitBiTsR_ZSdzY2D# zaZmBLvR8nvF#IZ*-?*pn?Q972>4skgd$n;-;TN;3O>`xr`j);b+3QT<9`+^^y_!9u z(DY8_GoUFszr=3?>eoMj-U5%Lpq~MK27c9o{yy&CkMQk+{x#@-22K4V#rL42{Ss(; zpF}jhp8tsw-T?aFl<*+vUxO|e{0Bh)LZPFe-vXL!C3*9pE1{G6O`>lDT?SglKMwl0 z;HURv6wb7<`S{dCN;?ero&@2v*YGc_YtZjRaX@Je57t`R#+&MPHAS?;@yWQB=WFF9 z`~H*8w5X-8AJJ!pQ%6&C(dpFo?dWpnr_fDO2iIciE$i#qcJ!wd5N>4KC&X=&aGQmT zNStMta9f4jCR{9Q=?su3ZW`oGqr8DorJt^sI_jZB^_RNpGc1)l>tTe#-(aW)gX(V> z03%g@sh1+E{!(uPlA!uay$ukk_%}+u4M?EsFZDK<)7xn1HK(`H&}&X_BlJ=srbowJ zS)*ZVmJc5v+t`rbANKWh)DQAAu7;wi=$wCgf^`oD2Y~$(q%oA=r|$;iGrlfAKdDy_ zf=4gThE=_WFh~dK?3B*PTtw$Gd38v!`zQHWdwn6H|(DoTu9v9vTjW5i*V=)YB`z@R*CuPXkw?hJcg9`pL%L z&R*Q>Ssm`0pPH&AnF~`9$mt6BhDU}1;okkh!QJ&FINa9}z+X;u2KEL0fpD^!H*sm)a80hu) z_=5f6*|DpmJmo@EC@>WC^@e?+gZ=&<)i48#5sC2kg@Peu6&*+cvTJZ8JUA2x1^RU> zg#o;K1cM+)Lc#FxT7!JfFh7aAsa08`H}3vfiMm~l>&N$djnzVjiX7Vf1h$c zvM(4K7z&T{heie|;{rH!&M1tIUOlU2QU`;oUg6t2I2`ov4Gd-E6IIZ(#r?y9p`j6Q z_N!T>+orHJh}<4R)%N*^g9H8HD@Fn%fp92zCH@QscT+YXKSf$8A=0>EoZcAj3xqx0*M+@TdtuHg5_1)P?YH5J?>N^`VjI&pJ(QyJ~TqE;5C4 zrE3~09lT}k^acWYyOJKrOKN6lAe0Z`9v_ZzGq?wX>2@X}`1*al1KlEjq!6AsE=Sga zaA%;`cMxX!_l9;irbTx3`a*j1Kz9`G^9}dFKBXRJohE^(nVEiNx3^}}TdUcfKT(VG z0tq-X6>e^fHcYhDkL`+%wKYt%)U`&&8e7MrZM*6xS{j;LCu`@9%z3M8g0<>lC+fX6 zKAnoAlT^;Z;Xd*NU|9+Cb7-d1kWKtn2Z3`ONwZ?zON(ARADuU!v?EUqH%XPAn(S85 zlJhcX=-M4I$z#u*F()EZ&KMZFU*#wQOgaTZV$T82zGoT{PM1WRbFkhpxdE^VWg=At&xxtYt55s-X1HMwkp zoe%7mT4AyP+&C3Urc!x^CR?G!CU7Yd zX2{5sAbUJ78LDA9<7ik?)^$LJYJBmP&PjF3r}+kh&UuF&v(j>Nt}!9oTKOdDSiBtI z@%qg_9KgFFt3fii9!+87RhwWdrkhKm5w0CdMzNJ68mSqdisL4S zsX6(Jj&JvZ%jkhp`eD1ei8aZ{3@x?fHI+j(nd2;{98I3{yC}m7%7@uVj=?f3$H0j< zVMmVQ#h^p8D2ASMg=r}?0rHil?R+aUJ#)#(c#cV?C99s2f@3*Mi-EpdgX$>W>E_L4 zt4OA5xjeF**G@|Vi^vgK(7{1~wN8#thMlxs8zTrYiI$8Pm(zMeNJeiwmA|{oW5=+g z`shT6mKq0oRq?5cCt7I5dM3x4G^Lf;Sv8ZII65;OoyOk1qOy5rVY(+e1-PrcQs%LR zA;M^mwyoUglbFzciA;-cD(pSjc(mM%j|4e+mP zcq;iCehonw=PLr+$l7=+jE=lG83hT*^VZg|R!bqNymzcI{PLM;5v7LjIhdNA%`vMs zWLxP=N7f8J-LGbOB<7jP8AjwW)>)0T$Sqn~&s(8##lwh@V`gG&xBWAWeN-cK5j7)S zq{ZaA!%odA&qN>4(mT6<(3j&yf{{S05*NBPAwlbyot?u3F_KtR5t_|WglXN;8Ej3> zF`O1;VHZBtpwCNeR)PwW7aZ*IV~^}OzEW9C4ai7xpU=M(QZW83ftY@5nX`INRZ#x) z@5?dCC`ih1EQvkBMVQlpwbW>GXciOZ98U|5?7{Y6yetk6T0&+U6HAApaxG{%j&8pS z>_|*!kDnf#L(yc;ok))46jyN(TMGsPf!4YPAYg@?iYRCj6`cc4GuAeW6oZ**JlCE( zr6rOd{ z6EjPeUXrCv7B>!>5^M`GvOs4%V-1glC`J9F?@kKHXBJ6^C+u-16qttLV`Ai z&(Dh}Ol+rYDS8mVQmOt7T7)5x(H|HtT0rjot?9aGyUv24Hid7Xb3S;=U`_72%3*RA zpWII#ro&LC!}_;w`65TLR##*7SzLOCypWp9xvh3a543%|NYQbiipdhJ4`kBli8x<4 zGDa^4$FnwJ%Ox{Y#H^JC@{kKq`Zt4F{N`XYMPKwPud}kHWwP7sLbr&VoI7HEZ(+@2 z-o%%K$MW$w7w^!pdC!~;A0Aa_CgbK;QVgyK;Szp8# zD_7qnX_bRgCGtSIZEWaj${;C$nl8s&s0B*RZ;Ch`Aa|OT<5ldGD{NXJGIeHD;*2*J z86}z}UfaLl{6^kM1j~2Cg+yGOol>oaF)?eGcR}hc#|DQI@Unjl`(CXVh&(HwPd zc6>Ht7FdKFEyPbYa8&<9T|vnsNA=`r^x3I-`d64SJicsw{)79Q8k-u;Lr7kE(w2gn zhxH<7UR|;RXmsEKKkJ~7oXd=@@q--}XSdepA6a}%O$-A^%rD2BryttWGPM1^uBEW0 z@J_|ZQL{bRh8Is@-6c|JL&-0X_ERP!$#}HDT3?7{>adn1Kb3q)+nx1j;k?vyA9=Az z8QP(lc^o7(oyhpcz_~c9y-;~$;|uh89Kd9L+IJjF>j;F*t5}6a)%FjD3M*b|FW0Q; zUyK-(jJ==*ri9`zX1-yzqNp;|^F(Y;49_Mqw*MEHAXSc>HxyG=R`M)2 zcsjRp5P6PoSwdGVwhpER6q>>U3##C*(ue@VZ~~j-E;cisMrR3zaXji=#@BQWtHJ&eE$#*L-`M+FEdKm$Rv4TFPWRIej>i zv2(|f`7)-~)Y#Z${x-7U_$}r)O@+p9YHVG6%3*(7U0V_H#c5>DA3XSRsrt}6nfZa1 zWzzKsS&N5xc%6=^Y3T($$XiC^!&3gd%pJEVqq%lx4**#fIDW3r6?3sk7m8Ke7jwcc z-@=af$@~mFlt3{uj2G(jGj#qZeUmbw(f2v}m!-=qU5m~v?7;D#ICfM_6?WU7>_;gV z2Z{1?Lnoq`zfDAE#%c7mI}%W4nPodt-&V=tg`Ss{C)S)#M%rO4BTY9pOg0@k66Qw| zV|{Gu&&8G$Kj5%t_RqzhS)AOsf<-~6Lx=du(7pUA{3xT-XW6ljpA6pFQSppxi_3fR zfBtk5XLfsI&q+VG@N;`#YxtE5zjE)e;pY*49`7E*Z=LX4=WRFqyu#1xZ87}XgqR5j*4PyW21KSB##1)K$Cbad++dXKs(xw%musd zV~Or|lV3acbKR2Y_Tg9c5qal}B)U7|SG1G+6%YH#E$lAlIlbBLpW}CpK|ZckE(UB`?yPeW!T8^DoWxbe+}EGJ;WQwO zR=O(Pm1UlC&ni!ar_$r`toBrS)>N+boL+g%U3rtc@@9ACE$+%&-IcewD{psK-r@G# z>Gs^^_PoLEd86BNx7+h3x91+W=gsc($ZB!XDfPaMH{9cL&u?V^)IoQn@N(ny_X%=w z_&dMg;tY6>$jN~_fG}A}G)|GHgX0OI^E7hL5}>9)bJ|Gs%LHg?vj8PMM}U&<5}>27 z#Y=oZySj+n^987A8vr4RzL4Xaa%4{ewPafaDCjF0g9yg93D8fVQSBxgLOAf#s{l7l z^vgMZDfbK#y+g+bCguU6p@akLG%YVw@&%+zTm%H*+j#x0<+qjH?!Loycq4o23t#+) zQTV!%WjxoBtIJsd)(T6=fhsnNpZjc~8zs1$x=EkBw&TXP@y5Z8x&@nr1*kL2X@Q!0 z0#z8r&wZ}YjrzG#x~Uy;-J6AOw1t(@ZKN9&lh-)3yOq*yq}wZWqm8eW?sA#uTZL}) zCo8TS)t=}1ww2RO;2pfKT`Y8?pIq^DR}0s;4)uFYjzT{~Uq zoER`Mm}@<5-0pHrJF48LyUuh0u7#~ZyP~eG3gaaDa<&F(_X--RXKMhQg;9=&(-64^ zb)rYmLqxCPP~1Fxl4uA^i16!(#`u1#pzk3XeaPDd{a&I0V*WRRCd{Wb>j2R%=x2$B z(ccsFPvKrb@<&gF;gQcmD2r+K zfx(K;IyRAunoVUyvkVL5GcM>TF8T9yXz}KP}%*zq7X!b^? z%WLPD4ml)g$=3}J;*%okz^7hP2DNG@d^3Vi${=|ol2F_mGWc!--|LicdHY7(@H!_w z#?ugdyzarD>gGckeCxpXJp3qKysp9}zD&I@fsgz$uS~rQ6KTD?ZX<$~yxYMyl_?B# zro3M&@_5_GA%1Yz9EOammJEQIFz=J_boZ(&4JHJdY@C|VFJo8tMWMEP~KIsw0#%Y z$eRM66Z^ic$n)CBd)}eE;dt71^ z62VCFw1!q|q)qr*A#FCbG&D9lMB4oNySX9*Y4bL+ykMlw2}0}QsBD>tVp;HESswoj z@HXFvJW3bnFHU|+6b^M}E)+c#c>1bfUrQ6HSe5J>CVDOVfkM+uo*#j3G5jjo&y9Pk zm}js*g6=Ti~UB2`9Wvd6i-M zbrAI1r3dVdn8MFt3D6HK;YUs3=dn9MKc$4R?wFz@qMOn9~%VSp@bhah5K0y^rRAgttmXfj)7iK!tXML zceA&HzEcT*k10IJ9tC}$68*6KVu5-W6y#9uoC`Xrtksw66nX2a96p^ zJ!;=quyvrHQo_$Mg@;%*=x-_E^``I<)(-l4B|K;f-_H(!{+$vYF@+yw3D9c|n=9E- zQ~0adouCO*Rlh3Py{7Qju!lj{Dd8V9g@@TEL3b$OPnyCb>}k-$O8CE+!pGV3peL2^ zUzoz9STsQYsDxL6mRA`&#Lfl%1|@u(DLl>^K|iE~UuFuwhV_E}8zp?i6h6(Opr25} zXH4O<>;}-^P{QvpgQn!*pW?}Of~ zg#W}8ew6(l^kqtTxtt9l6U*>OcP8i_CH#C-`0H5>XsToSRmoaR;Wx4_(4$H?jkhX2 zfba<=`~c{fLPtPPDfHE#sm@A$DbRBYeLd(S3Vj>s>lOMQ(8m<|ZJ=*e=!Zd5otN@I z2>Nb?ehl<+h5iia`xW{r&~I1huYrC@p}z(CVTJy8(2pqe^PoSV(7yovVTJx3=tmX0 ztdg;hDfC*<)aIo9XMz5#LSF#-359++=%*CA4)i}NbQ|ceDs%^EYO_-QUeMoA=wZ;` zR_ND&{;on#f__e+XF>l^p^t!mUZHOS{Zoa01LzY9{T9$KD)d93UsCAzgZ_g;|1D_! zEg7Ytl6?wvxzQ#n+22#RxXSQ~z&t3e3i7sFemy? zVEHE6H$9|p0DTUg8a|5tnqC4BT?hIQ!X@1Y`ZR@}0R07p|8<~`D&cPjeW61CE$Dw% z_`eAHjY{|rK-Vku??C^T!oMC*J?~P&YeD-JIsp3j3jbB0|5gb<3VKALkAt2@TGxv7 z{tf8eh>vQ{)BhyVC_fqge?cDvEyMp4G|jPLCg-QOMejp=DhbNJvvBhk&@|sCdIxAK z4w|zQ-30oNu!mj>5q$;dI2b-4=yA~JL!VdB^Pp*rmGW)_O>=T--#b9RN})dhnqKC~ z@K1m~3R>FxBxu59-!9}o3wjOY%kutr&^IA$lL-GA=qF*XtS=`)zeAB%wT7{~l=NQ+ znw~kN{#wxMK_ePZ?{3h0K}&o3K+`jWq+bL23yS<0==Xq@_AY?_nG$|0XnKb7;z#-U zR?xpz!rupa7wnVe_Yu(RL0>HRKM(p4Xqms?1$`K_%#YuIra6{O|2iaW8|;<*TR{J{ zBEJQ+AF?kI^8c*y*^}erIpNuTgB`%^9>m_%@nJ%fHsILJfamoMX~=dn#5f_TbC`BB z!Z-n@b8j=ic)bK~H;X6ubIzRsr!HaKGtktfNdiopZ<2a5(Bqq> z-VF5kW~ny=J-*q{Yff*oq1T+=W<#$zy)A}bb9!40z2@|`NWBDiujGG=)Jp}Y`b)iy z=JMSo^)^D0!oN%EZ8VqfE<>+5y}Jy(=Jf6|^qSM#YUnkmx7E;VPH(H!+hk5}tJF&s zMzOzD>TNQow@vD$ilp$jNxeq-AMgH)@WHcPZA+gb9Yu0P& zwk#k1q8fwHkl!C}YVGT}&Oe2dTl6y}^g}Xu5C+)#LH=PY5BE<`Sb6sj_TgNX?7*RD zDmtflH&}~Oy|YA#z)Vq%)}mDJEKwrRENaj?foAUvQAS{1bLoGTmW?y7#KFV{y1IHE4CrrBiQ_)DWYbtVxGjJ+6Jcw=W_?QZ4F2a{e zSbT-5?`W1bc6Nn2`|5rE-n~lM>z)~Y(IAjSxVWyq!C-^G-n!m&qui-NrMi;QYdJf7 z$i5H`o}N!hpWv{W4jl|ZpI!?&PmfuBPbi=mNckfwWUzrEDq+E4h3GX!1I4Q=KMICx z=}imj9q#l)QfGWYiQnfRs5g@h3ONXVHJE5qcyF&Xa}c*_wV=pukpw}Rf$F8uAF!*Cf!H+C3PlYp&agzpYL5x2=)iH+X9XaL{*6bcW{t zVQ>PQXB;Occ7}(B17U=WytJP`tfwp7H9s}QzY1BH zia?GE3A-Dg%XNmseH{V(2qZx#Heft93FYD{BPQf)efCEoPhB?znsH0~f zG#nln?gWhiiwB9|M?oN~=o}W1U4tXx!J$AX(63u53=l`VbP6)->>OznvcW>1eoz&iJtYP7 z2KNTS(igbM9|kPtNFW>vUWq@0!QH5dl%Hhj z0UW%PRuLLTBMbKhLLpywAjHMU!rtGPQPN$$zF_Y`f~9FBd6Ex8&GroidIP>t04$z^A3iuYxCevj zb|xg?!06tAZjnDyDzE!oj;saY&Oop4Ak6gd4ef4Bi|p$4h4kh@hpY7YhI{lAR%9mj z4R?fno%_Q3gP{OUW^crIt1`&Q^eel)HIw)z$?ns!TJdRGD%{){ZJ21QAKMijYipQj zscVglHMWjL+jiAYv@|rgPV$efs_|W}`cE?AbJ!d+W%ZFVhjB4~ zVy$~=(QD_U^X60V2H=&bw20j3V!E?hz}I=Tb%JFqwFP=kHRezU>S{oYZj@IqG}kudH$JeSRwiW;+=73 zKmoCx7M^w5IZD!EQ_myg6y_wp>$f{kRB1I5hFNL!=-;($Nm}ag(wPNeT5LQIiapwN zA=Z&VZGsRY=vb~Lx7G5rkwU7)93HkzWkZ>OqhyxWQV3ioOUeEvwpGuPN%Jw9#pfv( zYjxU7aiR~WYS6SC3?Vix+gt&J#APTjDS1g7ZCa>Cr_3y2Wl$s^PUXONSyZQG7VLba zEVu~KmSOqQlq8-gi_2RGko`G5LM(0+)`tL-D4Tg+!A*-Fo-msVMr3g>~^UwMcS22h>i>dldaHV6Sx!!Gi2mRkp1cRGE|F3Qb)s* zvaSO%R5L)lo$_hE!Ju>AVaKdER}%n%j@iY4T`0eX*Khve0NxE*4U*ZpVmy$Dcv^?Q z&3q8O(fK-w+})O=)3S*SYlF_S(U{0kEUhQdR*yGN1*UbRqj$i3tg(|s@>ts7V2)8+ zKL?c3X>E^w`gr)7sQH{zLvuRZ7Fb~ts|I%P=;?563}+=-<&45InQ_vqVU3wb^T#4N zKwuR{9Md>A6`jm6X|Q0#!HBjol9A~s9TA>Oq7km)1Wq8gMk6)jQ*qqnNOw;DqT}1W zBQbg){md_6VofqKLrX1rP2~qV>B*9D^h2J^eoH0C`Y7&ny-4Swm0<M1EWmcz6d5H>Zaj`0A&gk5ZVMp~bk0D%$ zmKw)d@5QGoo@k*J>zN#H(i|pjCN*(%W;#0E8|=v2(b%PKW?{M~I)y_D^Gcb=9*`X4 zyJ9ovvLEHs-K@^+P%s@Wncqm_a;%;+0~|Y-;3)t&9ggIf*or`nT$`1EEH(`YRo3aq zW=+I$WCVlRI-1zrmFO6Ob)tW}J7CdG*OtGOcq!>XTgb zj?N(`UXR#w=4G&bERmKOb9CQOcVL*7tL?RB^UJq=Vky}=y3u6w1mm4fBvE5KvKgXG zye6U$CAN(#hb}QJ*iIzUQ7NlyrlYA?P0rU{IhgfPdT~+h#?M^p3QLzEr3PqmH9VDk zRlkPN!txb?ZDegc6-Gy1oQ#45k&gPg^8?vqR zr6X$wpYB()JQDNF*QF4AIh z-C?I@m1m+4Xz88Z4zJLLBf!WEv@2uCHFC?U`iO*R!W>1I)*YR}p6(oj zWI;l^0Dn1+R}qmcNXx|;8652KhdZO=*iOC#`Pb+3FNGA0KT9B{A6w?E-cuEn-~Ib? zOfm|RG8{|dLxCd9>A+rON`6&R zM1rIUK=kHbL2{JEh9nHazNN5exHnXknB+oyJR0uBYsV!Lqxt=Px!=q=%%rqcQXGF~ z%D`kTtQJwnC)29+N8^WLW3$Qdcw{_Q%y4d!8tU;iG`CQ0E>&g@V=8n_u06(uXXe-x zcHCuwU=@*%(K$0d0l)GWEUnOIF|TxuP(B zsYK395K{M%9IFI{XLuqq6JGMMj5Z)IS$jGhi_b;JW+TaB9%aY*H?+mrBqV5KkyJ6W z9Bij-DS8mVQmOt7T12gajQ+rI(E@VsZ%x-l+jSNUwJCf;p7X&|25WNHRSuK0_~d@_ z@HAdCO^5Yw-SS0_Vy&*m>a)1?bZj9tm-{V*9%%b^k)lTqnd=bN2TYcMMo+}~!jUn0 zIXIs6>P;@0nIdMbERcs>fRbOlD(|PVgU!tJMQ=guHoMR*bS3AGnBQAi^O!gB<>0Y= zJkG^CG;H28XTyg_)tSk-`4zbxd(h(jk{y32`+LIt>;-3YvxX#Vx-N5MS>W`6I6i6) z_u+$H`yxlFH49NDR;zZNy&P&4McRNRQsuU>q03x5vV~=EXOQ}*(n?|$BS6Z``Xatq zx%wu_!m>jeV|6wOiR zX2)kUW`RY>(L(%W14s2w02b@zp(jV9&rZ$Lzru{+@n!3C4(hDd62639aMmuaC}k{- z4m|K@d}o$7<(aWHey~Gf)zOdvblk^Cp-InU9YSiwtT7q<1q z6IjQIOr>Z)WipZ^v}1KRUjj?hlBvI0M(LRwxSZQQY@C?GPl73=*D&g>NrrZ4W*!F# zO(!zGF>r2@)v{yW*!W<4KAE`-({U`VBM>sLViguu+do*~U@PtAnl=3^5*^aM;C|06 zDuzR&3ae?^@fS1SFiR<_4D~z_+X}<8KqD_EL8=@%>@T%E%MG5+tI#0I4BxVZu2^gx zObaM9g#{K=!Cj>h0fr^!Gq#A^e-e+}d& zi-&o5osOw#>Ehwc*#oj=G(Ifl&&%9#i!z#PclK5x%L2#G^|@j$Ht9mKYC9g&<5LqU z9E^e^9_XZp8m_b^8O0&9sb~!k)>_)eo9cEoMYO~5$vBT*gZIh&3_O%TF*1x7>hm*n z{wEf#qZ1l^nWKMMy1df0=*+?noDYg)N5xcOxBba}G~E&hiSlzpC!(0YO+;tLY4o)_ z5|HouN0wQ(Bem0!!;6;l2~m0OqN70$V;O0>v0<|5$dNDsC}4SP>d(ZK6hGduX73~`EbAG#baB@|H)D2B|pz-qMKZ{wJPCBB)V^U6lf#I$)_sD-uddy>@Dn_ zAN}>i1Fomv`Pebv>%bs)}tr@sj&bKhBios;)}7pDwRaQi%d_Kx-!T%#`fn~*%xZGYjWb@yKIrLxs)5!z0iWusPnl3#JX z8)Mr}{B)e##qW>!H~BsObt0`*vHLvjFWk&T+JTY9PON3=6rDhdP6m;-7oQti=O-?m z8tv$K;RzmV-N#M__r%;M*1F3tDSz67-`Y#ge!AwllY4ePR~1_m`~0tt4Y5ngPQ0q@ z%*RjeIl1St-~Z~DYhr)@t2;Md=_l9a-{6SPoqF}=S2K#uAlp59a_^p4Ii#0uc<`!k zw0Dl~iFJayc`H%3js{~Lu_u4kQGf8NFSmbwblqnY-R#BozA(IHKPM5czn5QO+gOA*_Q!guWf?V`o0@@o#wn zz%wL$5BvYGPtaBEiLHIS{e*{k@zZlm`ms^(2{vl>J2vP&acnT1v+eGx(W)47mvZrl zk*{cjzSSr9xOR9RUmq)b+P!1#;&|$v>Pt<1+BKpA^6CJ};3Tdx=Dz;)4W|LV zs?t^It}OGEdscZWJe3}gXSJuwv!-&b=k&^B?#i3ol{dR9Z*f=N>aM)aU3t5^@(#D> zPPgYSx91IR&l}yIyWO5Qxjpx|J#TgchswAJd~6gyH&C!9$dv$eaDipT*xw6OYM^j& z2)Qro0A7UJbsB|#UkAh@RIiOhe^v(wBNVf9i2e#dJIMtq)`jH$lMdKLC|Va0{j@-- z28!0DME^5DJjn&Ldp)_|5}?MLbnr6vF93-oe?Y76CimL{)ELm{exknvkVtZ&G)V3f zjP;Z2Wo&@lX94m_?pA=mk^6PVt|S*IVy`9_;iKe&j*yG+NpgV-c8J{P1nPLT4i-mH z+ez}jgs~L4UlJh6J9Th1LT$c*{A(GzQH0+r=-bFe_!|WMMslA4sH33oCHG0j9uV}~ z$bAYRj^rYf-bL;=0SZfQ1Hk6UMgD(4&>tih;eSJJ6Tt7t{Q^K5$wk3`oZRm+_Gxlk z8T$;m|H`wBu~%@_jD3!=FOvUdjQs<-U*-RSB&>t0v47)P##lSgD#pIYi-Z>nii)QP zUW|1z_V46=9w3Y4b}{y!_|C+JiklV}H|B(Br0AWU< z{*ma9qRzVD4gw^U+)n^7j@%)jqLce60P2xD%-9*^A`{LecOPSCk^2~`61iw_92^mu z;w2iDVhg#SMA4Ib6=N?a7n!t^+}AQzLoPCxgD#Ki;Ct*N$V&1bW2}u_WHtv~p3uSg z*#C#DAb(V<0J+F~4!RuE!SC4rMN-KBYR0Z0_roxi+$o^RlZ#Beirg8-UPCVG!x*^< z#>UA7;vEN3Mx`Y1Kq|Z$a_1PECHL=eOYQ<=^W>sXuOs&eW3MCkah??`()X-|x>5Yx z08T{qFt=xUb#H(Ud0m1V-^Lq58+8lT2n(u~*8)nhyo}VN8|A5o2P)x;&C3K&;a=MLlzf9;pd*yU{Wx6pP;Po68 zV5RchNcVX{_qnG)_xVEi=2M{iLZSPDmD6qXYg>eFRDhK#Z*<>!zqU>2-nw$Sjk<UoLcCymGpY^4=kISDymicy!=-j$wVJ^4uuz8lijV%IU6<<*fT(ZlWKWHPayJVrnwHlJYGLw1!`55+ zE}^?+<#Zdhu1)A}Jq5a7DRkrcbfsE4I&wYFcMIKk7G5dcM$i5#q5JZc(@oDyqxiXf zLU;Sh={81kztG*Wa=MK?4+!0zE2rB?cel{pwQ{Lig|~(7j*i-ggRg9~8PVh^^E(X0-2D3*C6X zy5hQDBXr|k?uzRU3*C5cyyCheLN^BU71up3bmM*aitCOF-FP%yaovZ6?#Y$YjTegg zd@U|?$4-InYlQBrPl4`fp?hlObmPUjp69bd_sq)aHu}_Sh3>@4>GsNWr-bh0%IT)( z;ZgkD^FsIB%IP+q4Gs(43oEDFn4cdNx{u(E1fGXkBpMluGZ$XSFn>dBeH~kcQyJ%? zM{4?-x>&_&m3^z-RTZbX*1I;iH@VJno$ET!wYhAo3yT3P9!WA6R)Lt?UGDO@tK59C zl(k&PSUG%KuIDT5tmXB51)H_ppfAU_+^8?J6CYX|=SNPk$q(ww-z~=&!++Lt6Ju{D z_h!B_&022ZE0(O~R(%<`*?FI!-z(e?3I7ih zeH<&)bZj6F~8{fzyN+_z#|Mj6}(U=O)(!wvy*k@+3uz5^@ZNFS)1> zmy!Eklmof%Lw=L{2xE`Hbt5kJTrT=5cYGmJu!{+s0?75~wV5`pz>Du-p~gg;R4U0u zs|E|-$+DVUjHF=Yn^4w}yGd+%Iah3Y+03KzO(xWKn3s#-n@ZLbyaUs#|+yuVq zVhhoo+!VgaVjIytV$;nYvFWCl?`PpVV_r_-gN(sMzG-3yxx->p&OWgz=KwdEZ;HU% zZoV0!mRw9`HF8JArkyddX=j2b1=RzaA}Bn@lf*YQG!s3A)VES;5#%VpGt~JWCk61)DA? z{8pYdjG_1GCK|mDvWPMCK0$Ktc*s~sWwe!l;NF|^wKM5EOriy1?!JxK1`#ik^*+E){e zR(ln>Xtl2)_aUD3d<! zetuZ=F~URgQGFqKGH-qfKJ}8eqbWJ!L(?#&m*gFjLKMNbX7DACij8Xu58a}QGT!G2 z|L=j1@`db`#p1y|s*s8A=ip;VB=PY+5-#y&>is#|=oI`juS~sHq76&Es1p3Ll6N)u zP$XGbro8Ve^41G(D|tT!pA-8Ipl^}(Q5~ksN?r_nPUL+>+qcU`o)>&h?7Lf$*JdN{ zA@D7TaMj5ik2YW~Df91@HuAQD&xw8aDDr47LYD_WGzZiC;4d7?tHK;t+V?6FhRaIc zx!`kR-|dP#pDxZ)-UANhxiR;a_W5n(Z2+GW`)*L=1#INq<51r36nWh?@~ZB3X5Rw% zWO{=(@@{u1@0W_ay*BdPc&3>W;i{8apJ%`)?V~v^T~_tw28Z%qP~;8h;w?VGldcRBc+*!Lkt-mHzhPdk)%G2SW3_HnI^ycX~|vG2W#yp)Z+#~jML z;B9I9=56HFg3pP44=VBw+sONnLwRT89h}TRdeuRf)%bQX_?*~xpCa#dx;RUD?{z5e z^mnA~!z&hkS=o01_?+1H21OoTIT-Rjfx9yPd719_Ao%_td+!1t$x+=4*Nk>o@~&;x zYeS4}jCQ>?i@j3o{UBb@Xf%?>tCuyi4?9jqBWa`=?`UQ`Guj8(Vb>2ZHUS*C7f48A zE+&D*xv_a95a6>N93I9bgl8_03;Avmz$Rc58~Av5zyGPO>aL#Y?&*1~?CJHbociR_4W7m_aL;3hwJ|b`uaH4(?8tX ?zCJWH zj-4KaI5KRH#ke0Y@TkpwtQ{A7FbNOd&O#E~e;4D6xH_?>p9PKW2nm#rb>g*JXTC_= zoTphQ-o)uav7;-ASP}?ui9B|s7z1u}Y%Vk(otzH^#>xV)Q&37s;^3X@1#D5yI+qiR z>#H%2_RKo5Gfa5^=~h!K_%(K$fx6DY?xpVo4p=TRmTi8#GYpRpm z8I{})BW#QQ!Ka{G5OX2oFHz##O=FS%0;Yk!LWv)=#J_}%gC0`iXG&=LK=W!P{yNYj z3QZqojw$pJ(DG=(T|x59qm|vP&@E^k-eRH8V($k{b6s2U+W~()2>KPcrgndG%?ZWQexW(4fxGktc z4_NMw?rydl_YXzHdaW^iA{b}ocIrlY&fRYf9umP;@jYE4c+kS#(<6e1*zRRqFID}nI6M?0rM4=E|TgHp9zr+s~5IyyjXd_A4!J3}2!$027t6o?*}55=Yqh3EER%e=8z zYV{}S)wan^VSk)^+r{<#J;Qr8jiJ$mB!iL2&(a`+- z0dUT!F4Ap-LLmwn)1&86wFALucy=as?SasNP%IL@9{=XT`%n|fpJeG_6qcDb62*S! zvFT7G5|{`@xELXI?$C5eNskAn!&BE0G<`40lY9_rwQoK&6$(T`U=c;4pa@t3O#+tj zeb=Q>Q9Z`>j0sH#B8tmISag17LiG(VJh}xSo8Jk1)3jJLj4Vb2)3{0WkyPLCU?%`5 z;1tef)-+T)1PkersZdD2uVesxNw*np5b{H8GJs8I4eq(Hd7p^{0F9iQoe=(!LU`Th za%3%tjfJKH*TKx-{>Z*wQ{?zmAfn$Mw88pxAUdhx`yJ5y+ezM;lb|Zfu8=M z6~5)#9_-Dj?u@8jYaDyNJjB?}R8+#s94=53b{my)D0k~Nt9p=@xM@AHZbib8+X7mw zkb#$h}fjCvLz+E z8Ol~d*%;Q=Ew;%ByuL<_lvFczYpq#GKIMqxtW>ztEgbbsyFxvANL>VsXsw3x=Pn>I z=CQZ08>W~?Gc1y{!m-Ag1z}opDb;X++A^U;6EsKTMcZv5UPYxYFB@_Kwv%tHr4VSl zH+ub+Hnw8&%#%oMX~hbq)fh|9fD?`tI%r$m29}qQc;;+v>`g1pMZKl%;?IC1Ao*Cq z0pq=L3DQs1H}Q-mQ$Z#V}9=4sgt;NR=BIKxZ8SJ+1*3Iyl^j(FrP}DkutTHeq8ZkPy}MDW|;1O!8FP+?+$Ntz&^vKJD$%5lCZ45)R1bX1wbY_X^$`=&x(+)tK?x zA^;QYJfpCzl%TyCez5Xr!DM`Z3aXFIn42Bn~xuhTcJLUIw&GFI`hdUd*jO3w6(ayJaRc}F6rQL$?7&-qCTQn0^)60FCw+n z8b|MPD1L*h1S+^(OlFBUkrnm1cfnGhoBS|WZUU86DwZi0z1x(#0n!huf}?- zkv86J;s0Dqp0vLV1UmS>6OWtvd9Udd}gs zgQwIphxW(9wCs315DeAfQHvZcoLNe**VSas*OjYCVrd;;0ysROdUA{uq3Ml69j-AX zp%V@?LQZrlQkR(gQGmF|rZDZ;ATe4nIPE+$=h5A!RZ<*(W}*>xdQX`Xrp8f&yW~1zkVkmUPX^nC9&Rk4md0g6YzOs6OiQ@4_WpyQ4 zXjmOw$sCO(<8=*3GKJtwHs!TU*XFEWad6TdA)fv}D*2$fde1{H-nH zT&yA+s}l0{bmA3_=L#^JB)<7-P%~oZCZP!*cb!Qk1-&(Ed<{|yMJmzGL{+s_bVhCp zTTNKk7jqwG>Pvyxh^$0i{`TZ|X#8RgJY$htcLyl&N>LF=dmkTDaA z)-Aw!eXDu9xV~pWS6j#~9dUf{l+l`8b>(1k8J}EF9;2-m)?)g%Zj}-z@UE`I?z1@K z?Na7wq3HObfrxaSU8LmLuEAmn-Vc=0n&6AY7in^EscaFpd}U@ySoUUt0^|!Q{lnEV zervRqqAz-t=Y(=;rR*-N&}|aui^r|=7WO>WMSKoCwvWe7yz^1(nmHFfJgQRLQOOU; zO1}oN)taG2vg`Shv9OypI(yY_)@`#(EK6`+`2yX&$az+6%(lDF%U_3D99bSM&9Qr1 zT9LaXad*%0iR#qZ2#`T#U&Jd;s>Lu(UnE(-eYzZ%8d2H0%BG0z0i5&98MJEHYGB3< zRx)!@k~hT)UA%Vakab4hO9I*=)iCmJk)f?-*0GV$TCU_91Meo;t%a(X8Xt_8zj5)LN*fJDtZ%WZOR623i&R&< z(q67v)4w9Y-c+@8DOOQQY#LRMDU`mJ@rKoky2?=ZiC9(`%jQa!|5sTwsvJ3PsK-He z@@yA)dbe{9KF7B#k!x$MgQkFLb690TRozq?31C=my<~~Fi-$_nX{$MG27=8OizQ#v zd6GfXY^h=uExf7TNUBAr4tlLOcFC9Wo_heh0mmQnFCR z#f`F^_uM@i32Ge$+HZa1Vxo~ivzw8sCZQHz$F4J8%ehRio?Hv;?;9S#zFpqBQ&Y-H zD!+CtUb1q>lld~G*4NwHXZ<#^>huHFnWk#f_w^3do^#kg+%;TBda(tZ_Xm$-ctO9c zcfDnME!bvVPf+&qumZ2wKGl>i9?rZy$lE64-BM*=I;XA6Xs+Gc13;Mto}cTTQr4Pv zp;)!Omi=7$5_Zfd^F8oT0`6w+TB{D}}iTy#b?Wh~r7Qk8&UF#_C8Xd_GR}%&&$datK*ZAb_}nP)_QwZ z`i>uu@eOeCek}b$v8BK_IPA#2Q0&QK=f({z3fhY}a-vYg=X(4p`~;)jXW8j++d^)_ z`v01r{&~9|I`z}XNBGq>JCbatfAqqKd^_95a}(Hwxr>c#!mka#v++X++w8;s%s%)3 zhrxFmM+@`ceD02Ou;Fv7uhrk$(zdB>bK91-*0#2`v)Z<{ZEHQd?cCOr{?=3e)?59p zxA|Ld_qX2RZ+(Nm^^N|vJN<2M^0(dPZ@b&y_GW+E@A=!_;%|Ga-`sp#-z0hgy8N32 z`Y<+Q=LgQTi8Q-Z=b_!C`G)V86du7bw5mgl+_ExNcMqo^RBHjnYjU zrt^HiNa#Knz_I%fD3G*!aaj$L_Ff;=U~K8leCOf9#L~Wi-x=GWkM>~ShWbyp#5UA_ zx)ms#_NS-w6?DD;{{%WR0UZ<80XC|qKP~`w9tWY=OlK4o$s~dNc0(2j4}ms==eP+_ zK*dY<8cJ6H5YvTu^qH5ID>9nv6rsfTq=iE#NG`Wg#JwB|pTdvQ@>?2bm{W%N`XVr# zqb3yT(IV(giJ&h*MlU-g2<5c9gzq&sxMRL@KOs#Ne3ObC?oZHzCGy?_J{d>s@|s#{ z@{Kh8Uht_0#nD04*b84q@KG8%NFL>_^Z-Pu#V?P7FI~z6`fmJG%#5zzHZekY9Y8$Q zk@uAFjeu_fVU#akXK*IIQoZ+r&x_u(f5+5|YRL~fd6$6Ci@ZA(c~qb1u#@*LkMcGF z;ECi=etDPVAnyY3d9m-LB9CriI_&Iwn@4%SQsliv7sus2fNR`3IT6IpUJ&@vGC-Uk z##yZgOA9(aH|1B}3uND8_{lnpOZN5!(Pa~%9RG}KRo`*uR#BeLZ6Qa5C*Jj;-YDfU0YiMU=~DNL35wi!PcdG#oVt`@S|& zXxv8cuDBsh6dDWil7UPl8>1!)4FIySVAX&ub*)WUO;;Dp4o_bvypAEGi9(~UM>hHx zxm$pVnIj(*?E6h;{w4}dLfjlKK5C-S2p}7+i9*9sYnmuDMFZhRF735%c@!)KzCzUs zh2y%FNLfLv=!k%HzCEQYXZyxyKo6q*iv#A7sE5?Y4NdrW*1}BK|4or^qM9L4S`^(-LkvS#5#>83Qf&E)0!wW)O49JUGjNM;u1Ac zXn5OR?x3La{;zHwg7hyX_u6^808lkiXzZ&mf!Wl(Q8)={qR@y=rinsR25Bho<%rmz zO>3gil;b{{PEzn<1gH&vq$%0U)p&OHH1x6T<=;f1v0EEay&sz>G~!)n^{zW3fE$&b z&t1j`mixmF>*7qxZlchLc>#SneZ{hV6NN^pc=|1aHbKx?AV zSjL+s0E~dIX`;~d_BK&y_~%qk-M9&SQhB^&^410DQoSOM?#dT1)RVR@qq+7b3e6N@ z`!-Q%ULYtme5>6T2nr3i=X@Nw(9s5Lh_1@W{gHa3G$W==z8+ zdFzQU1W$*1KD>4Og5+f*=PyK(o09JfMiyF5JbvM2$<4{Df|o74ork@B;Vb<7m4)Dm z&B^Uowf)mQ$yWyNS@@?UOST2Sw9xg*+{EJ-wkP)lTfWOqoQGj=o_Rhdf zZ0D()2nlCva(mDY^X9qloi0Vec}U02!M@X1`$kTmem&cc^9A@JL_x!8tAL49j+nDi z$Rf1;_5yy6C^@^t7W~+UpTl-sA-3Gd{`njw=M@5y0Q+{+cHHc;5|o_XB`7)V0x|-4 z2A2~*{#{9D7;+Vzcj{aJGvE?*6Wz|(0G&Y->;=W2N#DR+Lz;&Y>HcB^b&Ax!&^MSr&ie1sh~M}1L%(lS|TC&0jJa`FeK!f1K|ks2!M>Yx-g3a z)kriGm>`cnc~NpEu!R;SjQE~ZXn9HcsO05AAW0_?Kxx}WAk|80?Nxby0^*pOQ1F(5 zB)tSh>jflf7~nl9{IY|31U0_ge6IsaOA@$dk>A zU4DP+QQqQ`Y2PJ^eGlLoO+`)wu{`(=NkTb4jBB<2eI9(12=n77?|riGG5mb^$>Y3b z#?Voh9si6FRbD&zk_aPt?fB6_^0eMQdrYXI_V%uJI`sboeSMtj?H?TI=U0_6q55CX z)fkvib7XlF6N;SDC`>3>b*YlrVM4u{mjL~<$AlVF;_Wb@u2JIKm3r5LCln3zoDy$` z33a^^Z-)u>S|#2N6Y6Fq-VPJ$P93y*8ZA$!KTI_FUp9FoM694y>_+9L) zpg*U?|BEGlH~S&zZ!7W7TH>!@1Q7XuEAc9(Vhh{DE7rU8g!{#mQ4oiFwdk5$(O8g&L;``YBpwCv~ zKWd2|V2^^{p~QdD5?I~(oll}h}JLCd3sy_)R? z-KE5LSmH<6)u2a}_>d)jltn?$EAhW=i63KW&`~9R-4Z{}ZU?=r#Q&Zpev-Wh^okPy zeoOo{>?5GlO8lov=!Ze)l=#nsCLA^W*uuUH`nW=W3-rwj{coU8D)fJXzFnbz3i?ik z28J=mVUzOPHsStK;?D#94u!r5G~u#I{>wnWN1^wEzE`39LDM}e`CkqC0}4F>`hJC; z1O0$PUkCal3cU#WV+wr)G~M%3ei8J;3VjRcM-}=FpyfdrapZsVXl3uT#J8~zT4=rV zy+tG-j5s=0g?yqPR`_WM_YKf5MLa#35hmOZKu17RwI}))ps9_N^!b|^3n7jqQ~YJ1 z2@_7n4}m@({4zcY`YMH91pR*S?-uEcpg)gm8vc>IyFi1TV@MMHF3@iRO~VGFKLq+; za4qG34)l)|`rDv`5U^eFKMneTLT^ICYY|7ob&~f|(D&e4>fZ~x8~o%OioY5(JzhzB zCqe%o&^YnteQLOb1|&2; zHQc}k?6-y+*nnVA`1=gKgVu0EFA}Q!hF&WsVV~67W5p!wlX`o)Epqy$-X3dy`=#C< zz!fTb`=wsOL{!5Kz1IBp8+xtz9WeA-^E+VZwdQxg&}+@_fYeI`r`R(f_4ZoxJ1F&1 zfhzoiQg5#{zk^b5Z=Z?f*o!>!O44g+M=tabLoe*)Ax6pe!4f@0>gtnFkbP21pOkEr zW1p04lwhBfY?NKUlx&n*zm#m0SHG0p51VU-otzH_V}ZHRp1DLml}pYi3W;KHZJ8a5 zMaIIju^{k(0^z6{VjxsX77DOnR2mW4r6X#}wPgimQZi-N*5aAvV0JB+#_sRgjFMms zn}wLBjKz!bU^cUoT9w98NV!A-jw$3%AUnDWWG$D?6cREuVsw$~8LWv{LdV17v%xGv z)i6MEMs(mzQ?P-hX$H+@k0tWNsH!Q|41Zek!BIDbjQK=-naq;9BY^(og`jwXhv}J8 z*{HxG>xCSpFx?hO6w8f5AaT#;68She-4w&a$%sSoRB<}HY~%x(%3C6hG{tO=gvmr^ zxPd4t@^&bnDkga5nh>K+h|!tg=8XjcAO80C8PCd6osE^9)Jnn+Mhh|&2_ ztXe1F;~DoIE^Tga>s{M~7{#-Sof8DYW?gr-6&F`xb~YhK3mqINPzUNf10EI#psR@t zW-+Yata|UyTq*@2<{m4oH0IXB7hd(b00QJa-Gms`xA0f@_m)kd6V#x)^PN(404TKf zlud|Hx6!+k&j|#CnpEuSoI5&DoAAvSRq23HOB4dV(3K^2HkoG>5v05TtI1!Un1zrP7%`2Z4m`!Y0rrCrT zZ9PLUip&p(@^JHA)0rO$|xhCtQsj>w^Oc z{aHy5A3jLtdXl;g?;LEC$UUwTQf6A?stGaLSw1>6ykiG`X`+Nyst-0$FJ@w8#ln-HV6a|*6CQ?>z3h|wm*D2F)KQ9lfHP}+K{ z+Sab5PH9buQ4SN;gc!B!8f9f6EY5H!6dLO4iFNnKDvc{EiAofci9FtI)KPt#5Tmke zEYP5Jc+?_C3ul(n>&uBc1p1|$i^~zNbhym&rlh2dT@!LBl$zCQn1(%;%^#^< zfbF_Rj~Qq}j0!kg3vTLCGL1{4MnE-GN@v@(1aM3BjWOLl;N-@#HgK<%+{Bt*_sfeO^DGlNc$$lD4!=SXe+7w z+OaskK<{fpjGBwmY`ZKIHnj41$>gmIt+RSXO^DIOg!Mz%3S}uCWyOR7AAJaT)Oz4S zM-POX5Tn?rHIaFNK#cO8!cj5O?YwBT>F8)IFm@2Q(~%Gs2ljSp;lRAH1mCvKsN*n) zr)S5fH0@ZdP+aTnS?N1|JjQK#0YQv%do~VY)Y!D$24eK&M}0eIpJ5B9fA-wzPkn#W z2$K{*JWuc6n!ISF<(7+rw7xrtK`u$}B4NW2iBEbn4T z-vd(8X!4qcyOOshcRlqpzpx}V!Y#QI(q^AJ-R)aoJ9V&BU!1^FNv84Nu#V&@_BvcY z42V_sl#i8hUc+8_Uh;y6+JZZu0A>L+m%^Vq1EOx)>lIL zZLMdwo!ffS-+Id5daJ+nHh=5w{?74Gv&XuCBSU8>A-oUD{O{9wiLrOmxevH8bUwz|AJKV$u|KAB zim~_68P2(n&M@MGbbb|Me@^EdV}C{GtAPtc=Vit|N@qClujzafW1pb&2ykHNoM7w` zI*&5;cXS5-X9fK^IwSrtPG_pJqS_e8Zd@(k_k4itqPpw4&l2FHZ5x+wL-#hJd+YO{ z`y8Pg1+r1)jcn>Zf059QHe;i7w@cmU3EkT_PPbp`Mnj6*jrq|QZdAVMep?`&=q0#r zw6hzf8@H6M`!|H{mz-JMaI0}3o9GB%KY6}x0lF-n`wP#k1-7l*#X>iFtc~(K<$eJ_ z|I38#OEylo(Yj$+z{XFP?h0uM)^Pu~c zLie8MLHAWcH%5dTUe7y(?!C{0ZcXUMNO!~Y-7R!uRJ~EUjh?hu=*9?sqjVeXTEEcU z_dMvvV;XN;@MN-4`KBJ7_hZ9C_t3`a#sE>*{hLBJp13wD-^Pd$kHXyNc)Hst-A2A& zBXr|Qa-(z``3?x(BO9mNxW|G*_b5h?@IQ+u;)^Nf!)?!kJ)PZMY;!Q12d-Vmbl*7J za!%{?S^lkC&hee++u^^^_fp?QzKeaAwCwWj^u*fyz8aM1aB;tz`n2=LuW^fiqA zcRKIaCknPr=|IifrWprh-ZrBHFVp!)#5b!0DQ}z80h6~~i$EX3=P@xv=ZFq;ye$f# zQKB)cauJ;mVy=YFhjbv~ZKxYvL|>-^3vYvQ1R%T;*MWkGUItCGE(H9$?YBsezrwM} z{-FB7TKFHIzS=}Iyt$dqc)X-Cq?xH!I-e_Mv{0e(kk27i=?RpkvGCx{y-#gA%`D+z zn3n>Q@KV47DxX23dx5nxMg>SSM*In5x0n&TLd=NmVGIvfd`1WlID94u4?KJZ2%`DS z57h*k@u7mInI1e6@EINq%lXU>hUt7p2Sa5(lf!4!aNo5PJ;E@FjAN9Wz-z^2M5Cg> z6vj|NFzjOt6$2*m=`jq&c&&kH9PSmvBgRl6FhpSt6#_#R#!wOV(is&2!w6oxI_Zpx zfUX^-$V~?vub8nzML-t#^cvj@G`)tbFoueNZi(Nh19V13Kv%(Q=@6Z%z)KFEt|W{| z)DJ3N;~>5#4a&Tr^5bpYWp_S)syq!9VSrZ-!6Z&p9;90y2_(J@ z`6@lg-zwjotD@{n7`p`@uaCI?Bk+ArNyzIh!pTocFiWHulW~YLt|tVa%ySBS>LF#| zUgYvB@nr;`ltJ>oC<*2KyCr-BH}VN$g+sr*8z;EdIQ{~BzL6OJX0tb2D@+fZtj+cJn zZHa@tL*Vmb-=`IM7YNtb`R^+p<-I0r+Q-{62m5Bh=f%EHDDrq)=pgS49_0<@O#66S z>L70dd|vGPup*DQ#SZd5?NOd~lW8As%N^vs27GzMl^&(_`9VcqyI{5}-$%gbCBGd| zx*c-pe%s|DZy)%)$orrokM~88X=mTZJ<7YhVA{v~G6#A6;PYbNdlh+mT=M&%M|m$R zn)Y4kBCi8{UhI3fB5$vYybpSm_u_TazD^f;mxIrXefKExx?JSF*Q301j+*xMxX61M z_`KNnCPiMKi@bMxl(+eqY2Sd0ycdJdi+!gQd3-DcnRfTbJs#!#T9NlE7yHgR?#;dv z;FIkE9x?f0XWyGV%6nFkhvBQEyv--P*>@B8qn4N*T<>ep@H6hezmam^`WV8pHB|4$=*GdLHi%Rk!#xA z$J%kR2M-|N?JOh<#e6Zoh^rH8`dQF~?SidRIVgQ+zPJVy@ignign}LvJGzpHB>^!G z)b&_wY$`k&n+wfHC+9eFt8vzuPo&EOFfY-m zrU=YWcgBmwd}?vMm?-Fp43jz`X*HEu$?D;h)(GKwSO1xgqUV>VPrnb5X4uoGKdvyh zpwu6>(A(HQDm2xKFN40w2;0KGXv9Zr!DapvKv5uM2Y8L-KT^^^YKh;)z5+UJgl%EpHm=Ek zyV;YVj~ZcH*fYj8#b3c%aPyirZ((QC%`A=<+zuCmev6T23)^jpzmoNWzE_FA+7iE) z?FapU5+Ak1cd{kWf2YK!E%9CKb)d~>?=9?hOMDM|JLrE<(!a+N-^cy}^mmo`k67Xd z*r!4NM2Uag5_(}Fv(0{AM|BEI58umlb4=eG{ zTH>eJCQQhDS&2VKnV@OGB-$mQsZ8}_3%lGBKgaq&Kc~d+v&7G{DbQ4AGW`Kde3UJN z-lfE^S>g|}n?dhZ;_tA;A7<|WO=T$M|B)sBdUikPaV7qvmiQakqZYbV$ty{0WnZ(z zx3TY8XuWs-gvh@i?I#_7Rzgn*{S^P4l70txUyRA!58`|_emf9<73fbW^tGTr3YsKS zd=c~`kWXoeelzIHAfHqc{Rf~!3jF}+ck(zr{$rpq9YG5UIsa!t({s7h|83B3#r-bj z{{-|uD)g^G|Eof`!!T+dE)w#t0{vbD(72ZDxd!xu3jg(>Z&BzIpx+JSX&giR@1gXd zapLr+aq(&JOZuC*cro&Ku8993=*vO33;I`}{~hV2Jr}n!_IV}!Z-PFi(AR_h8}L)H zkpA02p9cLBLEi)VVqA|1`VTy$Z(I4ZQ z<^V}wFX-FAFZG2%uYrH7h>wB(OTg}=Sw_oZdw<`So zQg4qnzx`4#`CH{T^!Bse%c6vOj6h_H7krOl2F%tgjx?aR#4yQ8o>vqN82nbl2Bg7M zA}YT$xYt?`1JX7sDV5*QYb}UDLoXN<{y{^pwIBwiUMg9YU+V3%=66u)r4m>8hos&< zYkr5MUaAQyzoFNf-yuV>bqiM3oLktt;J2lI&)>}ez` z;la^Bl&%>*HEa*eM8fSsEqK*c?bzu(2awi$`@zA^p{~yE&YmG{YUXhJN;cn)X&u(l zk;%r6<>R^7aw@(`TOg;Fuz4tU>h7R`SYbVv!~I#uZZ79$P8ImblN_$EI+t7eZ`& zJ)Q0(nMc!c$Wf80_jQxt*z{-!|2Z)hIv5UyV&R@(WGZkl#KWQi{z-n&*d}UBaLvum zM`sU2In#m2=;Ul98k>zyhUOtvVF}MjCLsx_BC+Yd*z};uI3Eq_%4TP$f|G&pOf0)d z1#WUgLi6FkR4fp=ZYDUX8U_$E9f=H?2u?@B5x8nL!gDr0cOW)5ABu!#bSs4ce8dO_ zL6+@>C#{DYZ1e?@?a<-av?*XJygw9^!F^`1KVcX%cmnx8)a&KcE3x@`(ukMQ<9s&*h44bRTR zu00Ss5Q;^@*W=$@cpqva`BUVTG9rzOj)iAq)1gQtFcFGyEwZo=O_!APcwjm_bzO{? zkST$(Z?$heG!+U&LSPX^BFdC@7PJJK1T2FcrchBm#`TN|iw;B-mx-|G{LF;v8(w&H z3qTgX6Zl8Rv1k}sj0UFX_KE51zTv@6s<7gIF>4wsonppRD1;WAY%&1Q z3d5IkVe>u{_624FQ?nDoKO#)e9G4?&L2N8E6}S#&2KPty^_n8brvefE_CRwKn+`-L zVV_bD%RZ(?(o&~i52vrRcWQ2*Uv~=FxI(PIH_@{^+`TxMSRC$I9_Sj1FZK>CCWZ&Q zmj`tkf2^`OKXLcb%$jhBKM1tm9RWbDTm9pk<0lM_16{|97WA8 zNTcp--5y@SBEi`ES~jb=lPfZ4Xxcq7X{(70hKkl*$?Q~;L@gIjdy^`+Z?DYlhT*2< zSOUd(Hdg?8csE3RrDni383D@GsF9Lt=)LuwTWS`<>ujy5y%wH* z-U~%Qg4C><5(C^bznscqGlhmq(hA2KXBLEM$)!}o1!~Ld@pO!~*=)RMSG>;3m6{ia zrEJIv*ru$pmO`NI4s*86mrE5ax3uBaNfRzvS#7Wj_+8NW;yPC7z^&z>3-Rn$A@K|p zn3UYmo7NPn(XMd~EHy>)vBJt36YRZXueu0vFT?W2lq8-g>vI7F$RQeyL2K)U^}Ev| z%4M8ab^AgP%&}}C7GI9%FmZzk9d|>g4u$6`b7<*fsayx&BzYyiRN-DFktGQ@S+yEn z2;N=Po>GhFmoQu4R#Z;rYNcD;mX(EDN-dtN&=0$&uG}J4Os=JJM=R7)PcjB-cb~WW z*3}Bp-_%ios2rssT#S~(K(zi$Nmv|GTZ>8MUhf8gHH?0g}utu z0#VPbw1Uv7Pq48VwqCQ)zQ^4!!nL{zR^rrF`1kvz$1ZT1v!@Bpgu6 z%y=;kVlQR|Zw>TC1(o8pMeC-RMjlNO+DhD^4Yl%Ucmp<5Q6IKlE~XPJ4ub|oqGZIL z`K~GQ@wEiqx=s>}cx^SG!0OyYykjYy!i9sWj{J3}cbg+IT9$&o*Q9P@2i{iFtCotU z(zsG&OQt!Kax}TkWle@v<%ewCp|dRW7&tK#cKie;20fZZDRj?Or={8q$SF(Lr}NVM z6!VTld0SRJCsn8Nm=^;`uLIRlOr=)zvRxuewLCMjyw^@!1MBdJEa>pu(Sg{?(n`$B zz3XBG;e}vjMCGQff{ZCgv}L6#Rgi&|6HbqoRSMAxOF%@aKUb;T0KKu!ILxGZv?^0r zK9N~Vtl@Kv+A6eOU$o58waG*p8~s+4vW`_P4*k1gGv{*e<;|{2XZ9!mXU!!YJT6(?hD+2(0C~hdYa&uh zt>tK?ghTNgTqUqS#&}C%;7w#jeePYb6eqdp5!>BHN%%tS%jx{XM>u{Xz za$web>DrQd%a+A9*>8Hxmtk~AGM?_>lK4CP4#Fa>RL-u6wWUG~4S9VssuECP*4D7r z4%xnvnFV-e$km=3-SA)U=SjH(SrJAGzi&EV6+I?jy53L`nghziDftC2R|qBrXm zE0j|@^au_k6IZ+4pJCjS8nHFh46{h<@w)4X!7$IRykr|NFqJ(t7jT$Js78V|n#~q5 zK#b>VDnilJ3Ud@;+JxIenW`)t$Je*?#jwkppsM7B=O%-(vBVOVL)TIRO0tZF)QymW z{-*(AX0T+=wSV_er?i=aSUp#_6k7BicbGQwR9vH2tCGmiXE9)Q7%qAegXO`PERN0P zvzSuMI*m^~igJ3z?>V`AiBpGz$0mdH;2cThv3jl!IrUXsq}IZrP-v*D2LLd!zWNN& z5=CHt;@w7_VlXmIIjy<#R7RAoqp5t6)(YhvUS@d{xr3pGk6!;!UbUG-YBjl-&BvDTjZr<_ zxkYMZGSJgMKpGllCq8gmI^wj(xO!(Urm=uC?Kodqy}(5Ac%!nqk}Nc=4z6U5#**>6 zhDMfxO=siFvBh{gjt`?6mEX1HOvCa^vb2@@`aw&E4S`&$+rr=K>x`XjtV+n&(}`C! zo-4p?lKAGULCuI`Ry6v!>r5&s=&f1fYmidlSW3*B%z}0%s;aFba_ENmjh4YUEE8x@ zjW(Qzi~0ta5w+*Ct#U3C`!(bSpDPOE8&wpU zm{`ol^YuK+>feCYW0R1eEyfG=bX-_YIZ$^efY+`1GiV*P05WDm(YggVuWvPP7uWYJ z=xPhur6Z0Ho-$gKtF9bOF5{Ey$z#~9B(WCLzjdpWIDvO{9d@6^na^2A3q{8d4KjM9 z>+B*W#~yhWOYnZ6l*R`boG%t%q{+dhvPIbPMVKXF*_#ClkT0P0ZwAZwtrhKh%cG?^c5h27a+f65Kb2N8 zQ;Ps8v+RrbdgbbiB&&0WG)DOrT+`*a)QHNtu560f9>6)z%8pZRSyI@%BFn2usFGGC zUSOeDv0c`oLu0mc#3f!-trFK}LNo+5*eTU&=o8CUc~_<0wr}t#LEjIiYA3^ZJtcNC zE6^C#X0pF33#@Xq2;bSjQ~lE`7L~kd6n%DT9sX5k3{NlbK6BfTYV45?s?N2w6{Sq2 z(S`?nuY+nVElsWQjU8&UTbm9Zs6C}78oJ}w$+3!MXXF6dO&Qvuz<48UslHKhum{WV zQaQYLiI+Ss)tWy=9<9mD$MdN~m9@UIrKV(Ruo~h|Tf561ExdarYV4T9cY>*@?ptJN ztC@9dB(#<*`NqJzNp@?7DyGH<g< z=~AqslGrq=x|&v=zLxQZRZ3lDsQW}LD~x4xCCmS-EE-jg95>YCAUk=s3p~BsIfpXC zw=9usYpsK(fNFDCWkFTlR2m6jSZ=*!iMWf0O4DhpIcx@k9q)@JU(H( zpY_{FPuZ86DgA(Trm5QWeZ50<*+1MhTt|Ab`rP}2$1%L1U)HlxbrlfFq=*68~j{marbD_u)uj=mDxe`4EFF;v*+zOx_YTx=xD_YGZ6 zVEnd>-Ce2ob=wk9y3F=IQs7PA!`cvQEG{PkH z&}j1X{)zSPY z^B)?0!guW>i@6E5)3@NeDR9%Ng+~^Aao`p7Qy^ZDDo_A-Xl^1p~MaEZz$FqsjTR0#A&dM+) z0iFYXB+m>xiLjGAEccPt-CJL|?OX4Cdh6!RPlh&sCVBtJ6;Ev1^cN$S1wXye_FdnT zfz4Y|W>`!7<-1$2-1^P=OZ`vY>JJ`y$H@DF_l&$W7+A`EGBC$EJMuB8xY*u{RIy=_l7dsiFR!ICFGL|S~8u`5TDEx+(ReZfQL z1$RB+^Kl7DwySOQ!iRjjwvXo~p8H-f$&#~A`Oap$&i;k(S7$%b(z5-D^R!DIVpr)L zXKnp_&_}+;vDwD}XUf%;j9sbrg_*>uTZ@bgq z_9lPZUH-Pa{cUgdxBZ^K?JfScxB6d9o)!newFJ)p-M9EA&S(Fy0KyMI7HkI22oH)M zI0F`i1Iq&9g|URdK?ecI6UI&ooO2L_4a43faLfUmLRcvb7{)K9Gk|VL8G)v89C9$X z6P*T*44nboas{1N1dcd>UG@^46gc4!)~ll|+wTCK+d1?&2cjmN7u0!n1Dyfd6Q}cTfdLLoSD3(! zg=vfxc@_zwPsf8h4jdW^zmi7*#Edb(KJv`Gmd-iGUQg#v?mEVRu?rJ9DEb@de7lYd zM8Je^Ci)a(_t5!jhMN$_Z91+HW%gY}Bheqxd4#b)rt?w8-bd$A#_pptussRqh@A1~ zbVmGN3Hkv#Bc5=M2>1Q3>3pY-gG9LRpClT9Igij8&igw$!(X2j^ylb|_%G6V3V3I9 zP63yP&NGaCmCm;^_P^*1XMdBI;cI^W22 z?7hRlLn9ha{286EXYA*6KEl|q>5Rg9j?Un3@#*v?IwKxQ&)Cg$He}0V1Q!eV`CG+3 zv}NOT z74y=K(`__FJB9A{=Rx;nLietX(~UMyFK>(>xzBfRoNmMCuMoPg*f`xrU3;a_z2|w* zeU;FC<;LkYeBL2+?|mM0YeF{$@Eg^(7#&Zy(A{-rb))Gvj(J=et^KOmyuV7Af{tRN z++f`9`-JYR&#Z2$Zt_4^4>!C%e7@e`yhd2?>N9JB+PPssuj>v7-6I>P+h}ltLN}f+ zH>%VP-65fSY~yqr1BwZudwk<`Z<6I57P==lPPgIn{X+LO8>ic7yLMK?~j zU+O+2bYt#mqw?J@bzdiRL-9uGHu8-LPwsQfscn>QqlNixp&Rpe0rcxEo`^4|n6DR? z!JbZ_Id3*WAla64TBpzQZ{2c^?>yfQ|AoGn`Y!Ta?7O68mv65R55^3DwakYZ5$5-A z!i$8h{&Rg7_^9LDn$V%XFU6UrtG4y%)63iX^l95|{d{JYZ5z<1Nw*C$_8HUIBy%mbR?Y-|Hts-$`WJul0R|&YdV8(R|~@7*D;*Ae|>)YV-r7Y;*gFZ zF{LLUcIpvm(tR_X(KV3|X z9C-uNSA0I4##gMJF>)ZyfAiL9x0uhrLd@sy0S-LHU#UBkCh0L9!soLgn$KfXNzi0H zwP*|u=EF%iiX6}2U_71kNqjsZ^GSR>F*BO)Zm09rzs=TSZd&*!l( zCwg4GFPLNuPhfn08m94iXgn41`Dd8O=biDS!snY|DxYV@(*vJh#t5EQc#P=zd~z3^ zZ=iqH16i;=Q2u(^h*;u#(uR}#?^nWKj)V`Ru&7*7ANfJP$8?%S-gi)t9|B+LLH;D& z^0)^D^>Vabr3Z@6!uLQ*lwAoUo+>yWuTQxCd+<&1N~bgOdWTEg6Bc>rt%*9Rv+4B{ z*BC5uKAGnigHJuA?bO!LbtS%x;FB^)-dR$J48-|&OZYBD!gVEHUfzuhxYjt{4nFcf z*+FGR2f6({_^EvF1K;PsM11_-5`3k4kKDvxYa!NplaiOS6|31mC+wym~6Ff8SQ*?Q)U#L-2XY@8M&nebhG6VVB<|_`Jybsv-~F zBR}lq{hLR5bH`2l_PEGf0G}889#`b?z7R6)?EAJyd6Oqh`}VrncNlzL?0Zy^*Xbhf zs~+Wzyw7kOU*pO^d&-eTH!wTrw7@S#g8J4)^QxFYY>F7iGPJ}>t5 zqvMwC^N5SQ5cs^vdr*-#>LTwEkMcUO)-sw?Z%N?eDHz@KRz;%m0f5Ah~2j3wPubv(Tp+3*t2);WJ=EqMy`_cXT7=Awd zJE*4Kxo#(h5193NKNnG_bk{VCV9xsSEuVh=Ke*v>){`|A|ri?}+mrk@3k z?|o_4Yu1UmqRxDg_7O_6&SK)Y9uzyel87a-#d0E#CEsHJW{J&(=A)DIp}<&K06xV@ z2}yj5vGoG>0AiiXiN*ER7>83~o%uw%Jb-koDeysmXS@hJ8GJREDCmg{lR6=3HI-S( z>fw~u2;q5G|EaFo#GXF=K17;fPoMs{!rX#Vf7n8AWB;hoR4cv=8pCUGY|+>7391D% zNI$^!|0Scr|Fm&UbrQV|ls|5SZDDPuF^J#6egpJ(m3W#Pkw*(AuR1~hNCrUufF=GV zEChP55w?X*8`q@&LUse_1tV+=TQ;sK{vuWYeX|j^MY*QrE%B4=4?*wY6U3x+3%kz}e+~OE=)+3g|~-vWIvbwd2W{cnlCo)tjH|W1r;@@G3{~h)|(2pze_gmr@ z*e5`LU5S6x62Hj40{VX|@!z(@FS8$l{=O3btR;ShZN|Oz6D9s!<6a~GCi%U)#ptBB zuvb{(Z)Ag@FH+)1Eb(bJ2f9y*zs?e$VJXlvN_^fDpJTUzKCHywZHdpbKLov~#NTI$ zFS3t-PAl=Bvcw-{Uj+SKCI0J{_~Yz9KyR0mwW$9;w#2`dod&&IiElIRCGy|R>_X6c zmH3^O_}^vSpl?v(UsXcy1HGWckAq%T=vmN7g+2^AtL3=nFx=7j3@ezY6q+5iji<15HC18dH+|SLeAe+BvU{6p#A3i>?QC*$7>x&w5lh<_0D=aK$wL4OwXBk1G7 z!qfjV=s4&FLH`@*XOX}A1^p~&k_i!<|3#=0zYRjB-wpa-@ss}O#xGK)R|0>X5 zQ|#XldI>+7egW70_{s7(hU*SEh~@_=e{Tf64Q>8&f_?|+FTmcf3;JHrw}79X#fblY z&|yX2BcR`n{JdJke*^SGxR(C@572A)6-E57as3J8m+BhH+Xh3w2wK{^3m3ECk@PSw zexSr(2f7vUvOLy6e*^LOX{pr?fVVbB*tp7i&%pudPXX%DOA^Y@MV5;ZC7`@dy~x zF(V7RcjF0mJ&mVMdR`o`JbZR{v)y<+rHELsHKtDl9+df0DHM@O=UTc2)q+ar#Vt=31+hfgdztl@^Rrvd*-X3dy`=ws;x5{tm zwdS|q&}+@_fT7o#-vL9fHNOLfUTb~_q+TjG#hwAFx7V8AL8+GtRN)_#dV8(;9h7>h zpjCcDuQk7ehF)uahYY>e{0SC6pfyW4EDtQqg_Hk6m-+-SG@OLA_sTy#^Y`7qk9{*s*c z$eiPL*}W_*96)Bdsm8rBfXwJ2G8Y3dRu3^Gz!*J5+C2beJjA#s2Bl=3DuExVCH(kz#&*sYpyp*!p4w2!feqeS2;mF?u2wFBBrl_;U7`6cCJK-?7>CBDQI> z3*viw^Tfe)BAy>l$5%}%9G$~1FW6fQ;O2TLUARX)noA!Q-De; zM&d^yQL%a~VdN}yJjJtV_+lbaQ6kX&* zW+|D^Mv|$OqGDVW4oT#t4LUWRO2f!9rnyuml1L}`F8UchJQ<)y1T&=EJ^~<6&q{x8Tj4p62QPd49<0!Y9r?uRS zhvKQ?cs4Iw#PcS+%nQi$sR$K$IRqfNgiXovaDs|7O=7f%YhWf4ZVzg~tFCGXbX+c# z#!i0+2RnzlI=ef2hP0`f!|f~Cd^_Hbu#S#QHg*hnsbx=Tz zwwuD{bcKC$@vi=^z4$-WNB@U=`E^fw$1IRQI}(}rBJf+liI*))*nM;?HXjYe5JQMW z=1OA(6qD;~04nQPMpGkpiE5`!e`0$1#KuvKeA}p_={V$!hXT<9^P$+(q43;3?58&t zi%pM)@ShW7p@ZRIC>HJsMy3J>Lp-c(`?oQ{H8+cm)DA>B(}Bq7ES`ym=I0N9 zb4GQMZW|N|QOKAcJ&&p#2u8!RGqGzAgbsvak?{5SHy7TAnn?a6OAn*4%(RgxHbak1 zha!={L@2_=$ihA}T~gBHf$8wnbunH-rUc5q)xP=AR45P$fkhOF0x@6-GznP7H)WSu z64hf|&zP|2Ktyqw2#e0oOsKx$g-5plWb-?L@2D1whLOc+U>Y}x{ua1zc(8L2JmP*a zYZ@vYf`#Bs48NiOT2KQXpyw5}eAWBZnP6+=tJSZe`H^;DRO)&5YcZB+I@XG5S`SwV3(eqj*i9xV+Ui0!jTZ5TYIswrHnG1 ze*Hvy#|ri>bK6_4Q|w(=i1qg-dX|T~7Y7rI!#&FbT|@E3-l4_B@L>1yKu`bB3g3@y z4>s;pw@p;9H4aQ)9%AfuDk@=R4i_8>yIo8<&bxIFRy{~d+_aupx9%A#_YAaHAprZpTd6vqcXI{5#8#_ph}glXYJw%cF4ib`ExHsl2CHQ!iEA<%Z? z^!hDrY{lf6*DKkI6=$n4mYxA894mC-*7DGWxZK&+TS`bgbGA12rj_QR-qK$34Xn6| zZGmnpvLpc~t5%~6!7I1gQ)==25@sOW zipnN`TyYs@j^~V0N-dtN&=0%mrS_~si&!za27J^CwbYZ0f!f{Y?Y?!jLJSY;s6f0l zR54l(1JU|3rB@O{XKR2g>?)tC&_H`~6PKgqauo(@)yX1QYE0G_Ds)Y*LhH?7BQj>l zsE{Fdcw8B)CE|q>F-h6i0U4|DW$9%=ghq=}&Zh_2c?nbGSr_v@v!`+y9 zsxq$!MyF=2(79eR$x~@_a}K?>4irZDw6{lxCygCRIKZBp@vg|rD|l<5uZ6K!W5#QX z4q)R7%Ss6poZ$y6j}}bEXDaFgj#Dw6SaBFMC=w+jK=@o!c-9P~lYmQ14qL0H2YB}bDO9yJN9 z$`9GNLuXm$F>qog?D&b*61+LHx|&6+`-@T-S01xMX{ybDNZ>x+D$Nf;p*svRZCUl4 zRGrFWUJQ);4pc`mm0Hnbc8M(2^32HcUOR0KtivO+pu=-V2VyHrD}Z~eeDAs#K>(y! zkx{v6s~}?v3kqs0E!`PpN7Pe&tY8Qiq7{|^23vowQn>+oW1VrBNmK3;H>)y*jUOrL2w2u^47 z@ni9fy;c#a(V0&edt}qr;tuo3WfHYq(!t}B)or*$eMGSYxY+1bM5LBl|EvZ6lsE?DZ5T-5j2yS0oH(<_Hbaz!*FsdI#P#NK&?TB<*S9ieQgU_2TB4BbaGdUPVAgx- z+LF5UpHAwk%a+s zr9+S4Ffwtq+x;2FJ*g2}L(MRYv>vZ}Y}D+0Cfb03sqCS-fWt(BkwLraDRgT>f;Nf; zuNWZ4b2SyA)f`2bHj&6Auu!rVAD0Ln$0ioE@rKKrpsI2lo|_ED#;{m?+2P5tDrwV! zU<2|vjsB+rVrH;p&Ta;;svON6bQok*B_*27W3hG}=8R&kN+Lg>#emsixai3qEDy$H zag5dwXP2^0<5Q2KoL*>oPVPRt;YrNcWRM=5BZ<7@N+eHm>Z`a&t%XCO&`?(o)-1;Q z>L_Rul_(|?dA!@GQw&C?DW^4eUY(*HP34QURw(cAGRvDFr&WjEQqMWOcJP#X=Ft9F zn3f%n2ZEtGJZh1ng)>X(^}3qO`MPq2&wJMKm4L$&swc-t5t`m8)ZrRK5<1~PBjiM< zB6W$$9|gjDYzotk4HBaTgVWA4a~|DoS|!EtXD0djy0vHUx61ZVP{F%QzRS$i}LK zd_A3bMdP^w%qEF%z8chw*ttn)!pB`_Qb|E?%^F{W)IyO;v@=mvZ55r7o5EHT*7Z0n z6KGJ4Hk^lx`UaN~wdb;}axN45HRJ}LD+=QqRfRLlF)S84Uf&o@>ArLEOswI387)9= z*!^@Yi4Rj3@lkg@kFrbrv)6iT5)!nV*0mkl@cfLuCBxGvpC}gSmtPf zKG$~;q({2WE>d!AHER)o_XDN0Cir6UMVcJsAF5k;khJ3f)FmzIfa^Z(+}4UBu_WWBYjQ#5*6gu9J7yn zEW=CX@ZKd}^0-uM{uFt%7BU~trxI1x`pTA?lFL?WHPr61M+@)LqsERod?y%By_V=N zjQm?`v2jk^$Ts)`JMne(nTdeAmYKP_`)!i=AUancw zzaqibaNo>^xVXjrqfn)*bD@~F~yRv>0G>Q%Ajes zRI!Q{-X^IQojT~X-qGSZ+omg z_VZ11$;C)}a*^#m{j=vzPkwms!st(Y+mj0)NV2C|*#{QBpJeY2U&8KT?|$&vldti8 zX{7bpuYEr`(t5$yK9IbBVfLq|bICZQus!kn<3Eh=UHswV50}!*_b>l&Vec|YWDojw zpN9PQ@t#lRKDud~G(Oh;{W!ZKg8#(vt_Sxd+n*X?dlr0G>`CrSwgvYr+?)IWEQlvZ zp74!)U?GY4lPtM#8Y#NQbDv^6eG9MO8CW>I^VC9a0ur~gJ?A}iy8W^CwuK0OJdF90 zJD)n~^MN|`0MG4Cvh!3tvh!4&;_gM9FUkI3{u1{4><>QlEJNxsPrpt4AJd|1P)syWHx92iudZ|Cemn=o2m5uQ|@H*m~vpI>*ATzua>4ueWb`^6N)`y6Yvs^!Emz z*s|m9_MrM$G?vlcc+j zf9rd)bbo?Uc_in{1#+iy-2YU!x^^Tl8ae;$mZx5G_Nkw`&sPClP&(IUc}gwLDrVLrX*xCcUMWsox1$(lQ*7~%uSFt;hR0z|I?SY zw0zC~)Q{Q!%ig=d$5mB(!28T3lWCfkz9^*>NFS6!o1DCwCdwm|$)pL*i%j|efypG9 zG@*G6Gm}0L+qAUM(((`x5fLjWBBCPV8*EWf0YyOYa#63`tM{VCN5NW9wE6yPpMB2k zGnqL#c}@L&-*(zndi%#YK%p`v<&0c<{@c8v{k1wA4zH@EdpFa5h<;SLMr7|U-dP<+mT?U^n<34@J z@aaR`r&OB$Qh^kbWzJoZ+EPmaQ|kE^!dTom+FguWTiRIUoMbn?t#; z1&>N~c4sSm9%blN!mDRIPCn7lPVc&`Ybw>?4Afiaobb=XIoVUEXB^!D{$giKcy?65 zxpH*SyYT3a!aKuvv|ide@4GX%x_P};M7^F7zBD1EDg4odklVsDKb(*%I^&7(>Uoc6 zS2OCn3fM=VTk@-*AHVruJsthzyw;g-%+oNv zGoI4u)3Uo>cE60i3}^_;hWE3BZuHOYAeX~Vbc2uaes>{kUc{x0zA)p(ierPV?p7st z#v8f(tVZgE^)aTVYtT(S@DO@X>V<)k``qH62i;yj{?G1Od~9$r*AHFn*kEoli8q|H zTW5F8^Ui=}FT%3-jGp{paC)^r_h68nOMP3}SF4X?vNu|lb8~qc&4v8IU>VvW_5DM2 zse1lF^!)fqJ^v8K2pXY=Y7=_@W7wP&zY}l9W3syz9b=2KTeG`nc*%D^hK1qBp>64d zLAKaW|Ib<4b=;}E;(DWZ0i8Ks{W?ae_g*@u>rYPSD{j>M+;(L#**dQ}jItfN1YSBk zyDR62(>dj<6~|cXa|>Sz&hz^5|HPZXUNcm`pzA|jD=LQSmsgyVlX>)F*Yxm#@Y3we zqZJuH2{(kYRg+=UkXu&msH0h+$n6qv;(i(k)=d+2EoRZPr>&a~dPX`VOZ4b6MEZMxfgTRZH&WLDRV3bt_Q zk{OlrfaI>$ay9tai8l)#AG+j@O>@xKX6E>gytr~XBj;x)ItX+<*>m6CU z9a(!ESvNScZgjZ!I^6pl?wcI${SNm5hx=xS`xb}$R>!GSWyC?7MtWvnx7)eLaf{Ll z#(|v?JBVUONPd8#3NrRZZO2CTqS&GSK5fTBY-q@^;U8nz2Ay`iWC)*06gv*iBKiZy zP9ut42Imodg|Rb#tVyv6!_ZaIVicIwrJ*e#nN!y4H5dS6Y z@=SCYb_*r?Y3wRX6q(*h^fQdzKy(FTHxm6ac9A8T&)CgGUt;K)alk2e5Pb@}#u6>U z?vzBo$xY_lUILo2m$6GMQ8?{$L?7mVjFs`C#g?y(JxbvpVC<_zzr)x!h{CCW;=)e| z9!0|Azb|+cF{3T%e@yfu><&s4_%8?^uIKV7dLI8OQOLh8_+JwJ7IqybTA}S;${u3u z|A>d*-y~XzU7Lx1p0Pg>MfjhIR%yFcQaw2)_`eZ_+&_q-(BCKe0DcO7H6TRc3>VQ$ zu)8MF`%xtYKaD8-J4^7hi6Z?x!JkeP>CYlshuu|)!Wm15HZXP$QRMG@qD_n~C;D|1 z713tYU!rhsDbW_xU!u>$)kN1Zb|KMckY%E%gkGXQgy}>tr||&vIjACvO4%slTLiyW z#9uD>4-rM-v)1w3D&@L{WKeBie=Ceu+Z=T|}>D?BhhC|6Za!jD3nI^xsdk z53VQrGY_&KHs z-R|`1o}=r=Sb`eF9NFp9ZRC5J&<&?dX3@_={`3RAC5nE>m9sU^pCT-PNt0=TT=`14 z1=sDCE8k3E#*E1|L#})aU`8u`j@d#tyfm3EI32q5<29UkW?#EIb5F(%&Kva>c&ac2 zRdX^8k)1&2t@t@mK)e;qO`mSk%XPyuT=%^6=|*GMbe|z~&!1e~a^e31x`!A3nZgiM z%XAgK(G8s~bf1+z-MEO*3SgnoojbX@q1ch_sgWqwFlfX7@X z$%2i-g3igcKyGhFo$nU9yH0}cO+xq8CqZ|w(A_h+y62&;=|>DFG`>3aC|hZ8Z3XY> z7k2bbt{rmO)AcsjeT~o^PM>b0-A9G)NcwaeW6XfijRKj>7B81Qp5CDBw^P~k3oGvb zEy9k?lWT`u_QqxQ0ik<;`g9w&7atY6Z-Y;8)6IgRU|Tm+@Wh9Ci}DK#Sf-bjnrzLh zFR5m(X<7AC9NDgE%1mXJW1e!lGG94ES>RlxtWfB7wmTSM%1oR%92tt+k?okS%u%SQ zOSkgrAT0Yn{u-W@UdvxUv+NhOxfZ1#W^6CyDE=oTf1Nhxp!6e*9VZ@?-qDlXMW7^i z6=>&OXg(tRTH-&Bxf;Yn-#tXPJvd?zT`(?k4D#&!`8yf2IR$3%Ee2I67=GNQn{M9>~VZx=K-6Y;w+ z?Sm-f|3MV~$i;Pd>Gha4LKNZEpq+Q)9X0X0G2KAWJ`w+zpg#od`~;>62>um`(u9=X zgJ<_Z4~4_e*;!hCR)9{0o-)BN17+lI5xy0a{C%z9iPA)udx!_lFGTojprv~ldk3`h zlPFILzk#v$h{FFgA89K5c97_ec>PZlmEk*r{zTAMKs)aRuHcC>@V^)QQ4#-+;9YoG zPB^(l_hI^spba8?9Vp>#5PYlP+XR2L;QNS&AKnmjI>zfx_-h6z<#Qgj@aKbe zehT%9c%=I*C1&mQgL35#?g3p0EgJ>yN#pgVoN&E-I9JC8Chllu!xN1HJ zX(92Id^#7OW3-s~YB5Kx26KFfzl58_=K!5cd;_1(#pnE-M|`uG!`6a1K*X=(rtF*y-gi=0NpopRh;}iCN7a1p46?-M%&a2X$Fs)g z$dnTw;aTK!Vm?UxW-&(&{m+HOU(2)1C!k$S{B=C*jC};%H1X&^-~vqWK{riwkh_9U zQ1cPLOU$XeUd*XO{{Yuu0ubgX5k>ohi}(b#HAMG{Id}WSoV%N}ewyaw;OPgSi$g>{ zcz)#oajt+mrErpaOXBs@sW@@y3@FXjYC`3swCGOxL3NJmmyFjx9Rm#|PB^F@k#7BX z4HfO|^*R@)sIn%xcf+F2#zpv9p^$Tl@ElyCeLp)clp#*3d}X~apv~)XB%+_M7IJ!? zUxu7~=olMp%Arb`^b+37I*0^}s$!D+Eb0)hx`rJnYR3Bp5py~clK;tG-Q8}SqsuhO zokt4L>5!c69+FGcdmifI7KA4riFyx0PS=Z~=0`HTMIVTo!;?3V1 zw=dTM?|jJFvF|PkZ;=JwgOIc1zq8Tj>;79}fu};wj(wk$@RnNOebFY~X&8%i`<7YY zoeMcT`8_D%oo|8nDCF$qcL5rpZr=(EycLkcFhA@_Y`^zQc=;B1k3r5(KYs3kxP1i{ zc&i|1C%+F!ctsX?U$cpK_RVqo^lJ(?a1+N56>@g$`=o@&ufc$o4DX9J@lLxXZeN*2 ze$R!R9sBN(@Nk*Sk7V{e069DT{i(Oc?Zf4AO1yI*XUD#eN_ZDp;C;p>-n84|_ElKm zoe4QR_U)7KDlPCnVG}PCk3ePshpu0$EbvZ+oE`giN_f>4cprtFo&GBO_PBjD7I^a^ zXJR>MXQ#h9?T)y8bryK%Le7r=?vU^rEbtz%iFeAKar>Gq@Xm&u9sBl6 zc+D1gpM+e(B|euRD~*|G0-32&VR-u;lnZRM~d(Y~|pirYu`CUhk0 zuks;h$G&?cyvsGXq<9b8#GCu^xP4bx;4Oum9s6#V@UF7JyWb|>^tWAc6VLUDxP2WKcyl3V$G%+>UZ(}#?KbgFNO)Zqc+>B(XWzAu)BF3YE%0uF zTtvjnB(Z(`Q^M2zldOH@e9|7?cF5`W^;y_=3*>ZtR`&fv!V6pAW#4NLZ!_d{`*i;# z%kK>~@!pZ}Vixu}K81B|az@2@VtHH(Io-a^7I-&7&W`_%OL)5eWchX7XAds|Io-Z% zE$rK66YtLw-gOpuCm^TWFT^-W^xx)B$L-s0fp-Js?D+2;32)E>&vDQmULWLi|Lv0S z9>qDH6NW_)+YY()IwR4;IG-Z%uO7sBhJ z+#Cf@+T$E!AN(oTlv%=Zak2~xcoCZ)?ZQ?lv0xj{w)JXM@c1+{ZBWee@yaeg5~D3& zdRRW*^JzhW&7Gk@7k0x9Meud5s=C_BK$EYzrKZ{EsTvl5uO@a2B)%KeKor}xu>6it z+rY*^XC&AQCKBoy9zeR~6!`XfelQk`bmIfBp{SO~Fex8M8@u~D`?YXNYlQH;%l~B8 zWU#k~P;`>J-X8k4BWj@5cAjQ`k=cIog zy8?Xt*|3XsnBwR2b;Q3g!d&b+7&*JNV|7?W0*dxX{#pm*M zzS;{bGTOzSHpMSuKL{q7vCG0KmXG!tLOz}&Z6LCwV_#ES$^eLC&qW`i+uvh~FJK=Azg>#oZHg~q zcYxn5#oud+FJWH<|B4jM4J zGUf;0CB%oVm_yeZ+i`XZ@$E5hrn&KgIpM!tJ2t$8joKyVe>@D!|Fc&*!iob$6 zGtoYbFc-@KuOCi)c;O82f0W{vnBrSmG59#9i(O!fZ)0n~|5HleVv6rz9pE#JFc<4J z&dL5x_7U)Ln_TP$Q+yY@3;Y}-%*8%!oKyO%*;l|XFv48yTgExX_pl#>Uu1;2*h|Ja z#rLuQ27kU0=3@9ZnQ=IA2}W~Pii|K9bLtmXkaFU#YBu;XDSm+|KE_snuax3fn&LMz zANWh8_y$w_R(2KmCMkZSDgIiv1^new{GciRI(8fQtEKo)nBupyFMy9o@if;)Kb&lk zeINW*DgJp={4VxO@V7|uzca<}X2-xkWQ4iczl?M8-wkY97Op3ZFc+H(UO$|8nZFb~ z&9Bi87gLRMN`Di(82mqtFc+&a&ME!?+dw>BwDQBnf~NRe*froYq&MwpAwnG)_t{6p*;h&wFBA2QA<{ln~M;9oGp zT>lt-j4&7b ztZ`29Pq4?q(|j@QaIxTa0sxe}UZxzRU=7v4@Ovihq%P3q0x2^~>{SoVc5M8FAaC_+J_4 zl>Qa=M-!jL=z2GPWU+sl;@#|&sqt8+xEo(C(l~IxLB}}>{0?zVrpJF;jK@0vr3C)T z1pfI1{woRmPZRjXqQBSi%MROd@$13=3B0a91fFg|={sPQJ`Db=Xs>69^n1boOyUoMUkqh)Mf{h+ zmxC`7{IlSXP`=!9NM(5X9|S4*u^L^K|}$;QuA@Yrrd# z{D;72O8h49bWg6QzZU#ch@UR-4}gCOyk5Tdg8vUm{!8F*h5zRZ|9lHPT{G$R<5}=u zLVDfbzW{#@{H6Qn9q^}vN49x>vZ44@DZdNA`%s>pB7Pb8Go|`;G5AxZ@?Q)76G*Su zx2wVbTEe>yJl$jW2)w=E=^9>_|1|jJ65iLre_q0S4*dU0c)tRF8v2(mf%kjxbj`2h z4T1Mcc&DC%Z}~}h=Y#)~gm(e>J-}-ccs1ZZg!H=qt^)szls*c63V6MIc7y*el+)aK zs;_qtk8|Cg&x7BA`l$2Y1fL22>*;?4evee%uY%tMc|HCJ_&-4&K^$L!VKXJXGr*q- zd+J2|`QT53zX8eRJ>cI(dcA&J27U_C>+!wdeolf&rA5f1wRGKQA`}~UGS$#{M4DKuM&SY_+p7K2LD0ihu%MszZ<~Q zw*or_9{^9^%G2|^8T>E7>;Ak2{9h!Vjb-PMbZz1g>+a2`O&st@HW1|-IYgH%!4u_y z9z6J^=eMP%hrxw~YzZD0Q$(QH98)5KL8Yh1g-Fk(SDJ&%M6emYs6Yg-GD#N|iD0CX zu#0q+<>p{rB^JP##C4s>gdAS1D=mZ?3BFj@T4>H`v97kzoYi7OuQ{*9hF)`KOANi{ z+?E)6&Dkw6^qTWqqU$B^N%oiMdW+2YU8(COw@UIWb-hK!Y)OakxZ&d>WQrGLk)aM| zYaxar7^YPXT}3feYau##F`TJ|=-DaOk;#FwJ%)hUKPzX8J?5%}oEz<#YN4#dXx6I|a$ck>r}`ZQW(k;a&B~Ip=Aj4ToyeuK-MrTH?%A`Zjd09fvjqZ%vo1DVv&&m^W zZggnW5=|-eoR=r$-00G%jmjyEKCL_<=SHVSt=E)7&v|)5&W&!3+O;W#p7ZjAoEse* zZ}D;xqiZWHNXWakW9CDhr$VF5%6gXej3G?a+gZ5`tT5 z>jR$V<|a%{=nr;y`};b(H!=#WtZHdaVEwVkKzpo~<~fjr*Beh2i}d%1z^$ZBi{IK{ zocDx+k?NkHhV3P;wxtQ1;b9BbN*#|v8@+|ip-wHm#up{<#R+_g!Rvba2l}vgbUkKs zNEz_PB0Wv(>l+7RwDm4mP*v~I?W5Cp-m5}JCVlWiPk;L+LMxO+ST87<`h)hPI2I5rRo6(;aS z34Cz^Ut;i@D|MC%&>suN1~mUcL2ZkfM~#TK2YWDKhAgP{8h)(xCe)tV7RmV9mgcR# zt=fj)+}&~zFHVYIoD9EY7=DR_Uy>B4BpFab(V-dDN$%i8T zp5W#XwM+@6(YsX!ZR`s*4fI5ZN%3xAIBp_h%rg+{*Q$ol5##l+s(W*Hw7b902<-0- zW3OVZq50A9G+t|Hab9a^ab9a^oacR(4p-|fG`t!Qqe>*TE+nhpcc5#j>W&86dgM+_3vUixGk`5vMRBuQPjjxP!C#x}RlUoX z=aMVB(Ie!pTa{l{kYAWzRHoK7Y{>2GkK|&m8_Ub<>kn*+1jB)j?%>8gZ2#Wfj_tKW z*l3jk0<_O7@)NzVDOj+wUPExrI^ z+QS1dLjQaR0%BbQy=?@KO~J+Xthuz?W>x4yRN zLTqGR6$sQ<`tYAKRlaq#USFWL$m_53tn=}(Vf!vu38|(=>|ngMg$u3qSJpK8TLO(O zHNIw`N+Pulx{yGkeUAh6C4u@?alz&mucoZAvCdoLsci`Kw_S}!7MJk*nrl6E0gwN( z25*gQn7^gIxTqRCTO$+RdVj4Su4?piwz_F;psCsC_cdr%3Iq6_vk(yMT7PX|J+2WN z0+scFA{2pcJ=~B)pBLHoZ3xuI0qSbk_yT$`86tq|rSrAxYWp8`iqN{ImRj!`Uvq+=sDj2VZfNl}H?M_cgX|*BHc6~Vc)J-@+v9Di zZEOf!y4JVW7x33!j(<(H7m^#`Pmx#3h;CdJtuncy@K}Geb)-on6TI-iwCc;{p z8&=D{;e|&{09d>w@U4sk81a4n7Ee7Ii8iOVqKa!I|L7pR?sFWy76ht%b)L&$rgx41!s0k&b)Cnr zH4k)0fqG9%4eXQZVSP(wz*Ds@u)fys3ly#_#*XsCoPIf+-iZx^tu}Se7n?>$11pO| zMIGgZZL30U(xR1RoqQwYWqGyv@_yy=x!T?v?M5eA8-KdZ zLsU^2^h!9ggxX?sAG}#eh#isc&7p`{ONg#6lLe_X1`MFnmH_n4x|0T~QcE6DKtFm%-ib_JqU19(#h(P-Js=d&rz|J$rIa)M)Bf0v3AJZScQ~(Ge^ff^1U&uNQsrU7#@JJ;!ALuvKv)$Oc_1Nw zoK>Td5e5;flxi?M!Z>W1dgLB)#N=vsc=HIg)D}kR*xhHZ-C9~9#+z|eASy@Q5UpUt zxDXwGrgW_S*aTqpg<{iCKV02qR=SGm_i;TDQM^fB5=qRcor+S)d?P98)7TcnIlz zdF?&jI2j2qQ9h9$b$Y7@Tt?3lRp}a0n3xv{_R*`B5mhBgGnqJQxF;CHTd3YK88#|E z^aoQ6mcu*-NjyZ`x(&}UZJI?XG|!Dr%V;wo+Nyq;W6!!+1hXDSA*$tM)TwOdr7uXY z7x8Q@57kjTN*&R-WQk1Ga&oZj*UqE{j>98*LDx2IE)8_HcLwaVT?-@7_qAb;&&XZd z2pDzU(UH5m5inY8)kixZYP3Dl9UgzKy2GXP#=0-XlQgM=u(GNz+Oe&#H`I%7)Qqh{ zYxPC#+uU0d>Ivg*ebOrp$(jL714}W!CrVk5^6{aKL#j4`@ok)uYXf~jCuUnc7v@Ql z=f0;u65J9@(JzZgl_>9HEHUC@YHu*bBYwwd&4wS zB1Q2VQhg~*mIQbgIif!6Ay|jgrD*I)?$%+FDIcupk|PRO-j?Vn#x=U9d9|;FURPV& zH(XwS+9%%MCr@rP{Sl(^j5-+3vmDtBD3h#-8I2Ol#+5>s=xZz=^T(5ttMht8(XPCd zkGoO`Yoqkol3I1L(*{Dn@IJ zQ2~tb)Yj0XMv+zR3d{%_$;>24^7u4_p8oz6SJeh~GJWyHk{3B(-sB*Ta3yEgSbH@x ziMQyb{D>7QRXU6aDXvT`?Y6#$u}*5lj-h76i*!6*x7n#B^O@)aO6&U9H+fP#NH8*( zta=LFsz6XH`}gkdVBC@l{-;R%?Ae zUs*vB<}3zE#!=7&6^eCX5k@G*9hWV?5DczNyHm}%vkkJjI})S0LXi|Nv+M!Y`Nrdt zrWCIoZ0T-Tza~&i(~he>-tkyr!clAc+It4Z)nzu1D_8zd`v9%B8HZbS2vzG8CIShA zuxBE0TI&4cg5mQ=19f=pI6*L~*IS?Z$(*fvNL>`Ys3EI#IDXGWYXQbQOqoy{Lfsp? z+WI4b_F#M0c!qNms=vllw6c`!o+vx95~zJssyW7^cV=4;9y0f&d|o+vz))=KL}j(J zD>`9yu(NM-pes18OCwXk(i+r2Td*hCm+Gy-=v~*_(KliFB`mdbeB+=g!v-KnwVL=l zwv2OF2^+H#BI6mvM>L)*z|$nL=4*nwkz{TXny|QQGL=LvXZ}x6q3BA~$*8Jw=^KhB zrBNi+gn2zFrU^{6^N_jmU0nL*@i1wXvv{yShTLGeq9~Aws=|F8fp7$Gk0%N*9PA5B z_*h00kSDB1-qO__3$^tJBjdT1ZRacY$77Q~P}{JWb{x*fbjs3k4+41Is@;Q*!w_IJ z_*%vdka~V=yt!DuXTeY##n%^7-gxTKsy^!~g~`L@^!elge4;JX8_?Fejg%OR+S~Jz zEsHazQ1@+)(t7a}Kw6~b(?v>-jYCWTct4QHV*v)23k2Kf;b8l)N!a=;GgHE0Zx$#( ze*vYf85|~Wjy7|&qF1_47><@GZZQizN#aOstNFP_avAd^z7#S^Z;w;SHn*7P%vs3c zR+T=PGLj#Vm6a-BM{9=aAHJT@${J04)Na;nOO{wKL3stbb&>O|CNVo%J0Jc!)a1zF z(YiUw-j5|jRoVw-?-RLrB?d<=C@d*ORBDK z@{g`~b$hvHRa-@Zj~0$)NHIfoVOIBeOri8+x!y2aF|IPyd?Kb52KvJZ)Bi_VG%}8U z-7p>pCBsWP!PCB-P4GF^viL6@YaNUOj5dd(ET~a;l|}*>MjxBB>-ofV>c%iW27+xs zV+pJ2EW8}YpvP?8u~GE!Ns_89b?ZiNy`dRx-1Z2NOnXmv-zF?IANC?`bop0lc0JtK z*_kjO!vaPhk!_cqkzlM>fyqC8V_~9^Kuz{UYBUMe-~hflW4D}#>D7{}o;4-qrTA`_ zy-UeBN@sVZcMHCqIQEokNpW$Bd2OVv?CY8-eX03L(`eI|6qk+5{_=wIairJ3`epmZ zV+&sUcW6T|eU^4))mnmKFAtNtDK2YwOifH-^9DI-GCnMgCPU(Wke(gzwBs^bAlP}T zFwA<}_w}h#jy3B-v26QTc3R<6*zr7>e*+ICFdhu!f%-rnegBizq;#mXK1W+wI=Sd- zsBiOm_&z8;J1Q;}F0}r#ALU$pNR)p!v?GM;w~kO>JB_|pp9Iuhmb4wo4^s5uh3=Q7 zJJytUM(P&4M(Qmt>MYs1H9%X_;PqI~zlkYP{&~Z^{(lp5`tjMu^pyi`5#;CF1J&_6 z@NJB~Jj({Z9(XTf#@YIB9vdvsETyx#QaCfhSwS`r zpQ_0VWXR_}`TL9tq&}o;tq^e)xpNGygCcA&*Mt%_w1#yQ<;fY34_)Hidt2p#Lql~3 zE2q9lp3}}VU!)N2JmaOty4Shq z^g~0J+*Y~oTIB|1;m%z%o(QjQJUUe9X+_x#Dmy)cJ0s!M%AQ@j!mAy7fg7D)apFx+ zTX^+T_*GmTUd?XC?>uGitV5oo4yEz28S4_L09ZoJhI23 z>D$?U;!RE0P`jL?>-THAC{IIcDNkI}5|gHPhT@u*KyD@F3!0YH9UmIdHD%7)HF!O8 z_7rj!7CCD;K4i+7u8ne5kF9*L2b6Peu6V@D-k#^o zz>d1}4!O^p@{;qdOBvNVrR($xrB&&g>CJh=eKyN*zSUHLk`dvvTuPVc$SjZ2N~Py% z53k;d-&6Q09jLea2>~^1KczVF<}ShS5vV?}PW-O@8c((PUlb22Y}gG{aK90uJ2YEnDk6Ny z&!r73v~ZN0CRa$j^FZTKCFjJOL^E=7{-OMH@sS*-bGPFk%G=HZr+Z1}=;PD&*6rQD zH+x?`JM*PXYE_$8R%D`8cZ{#d5Frh+~%H`o`mbjW!g)B6{WHA_-^j>Y#MA$Ur>{6Zv|3B=JK`v+JmOpggm;FD8;=KoPXz)0EZL=5^3G5*$5~W)Y%oH$?1C-3uHOY)&UyoN+pt1Q z>pS9HjC>R!HLUO*AJVKSLh5EYHCeIqda^>RpWp`B!l%#&hF9nP;i#v6FI%K6UcqkJ z`_=c@;Zydx4>=Yo`S`#1iMQD)kG_|C7&))Gd5|GBbDobgygwMHLkHmo2XSE4`W5Puu4@fRNp; z{aFV}D$uq|s*oEeBm&V7R#53^zNDPR%Y<^`c>^eh9kAgrYIi3`pnf%RE4(60aK>v&oXbMT;xu zi+VvdC2j|`rzd}ZbZ5n;@ajSQ4&%pqv^Mis)K;oLyoJDeouhU`aa5kXweUEN%igc08jHT(AA|4c9XAWkc!^A0JCW>kk)qjlXhxDO!} zQ!&o4Wm+gZ^sHBb>`d>$_i9LA0*H{RO>q#%|QK>WuxFyiPcay~hTlTAf&K)QQfIbW9s4N1$u&|>mATKgKLb6~ds{B7I1iE)?9{;DOkT}%A zUthBj9)pGGC3y=LrL13Pkk*6mHBous$W)la?O^!BnUbNTbg-5fv1#(&KcO@6Yi z`u`^W45_T=N$3Cm-q7mLcrTeY3-T zi^F}ZV+l1ianR=3p4r=PQ5@IKW-nCISx`S|g^U9m^mY(+iUgoY!e9>H_?I2SCcVV} zP1|^w0q^yC&xo#csVS(Nh&xLKM68t|U57VILrh-K#%Hv`)e0ERK1|AJKY+RTG`h z81HJ1Ya1bx5%m=QL4`FF#qQyLq8BTS$^ciz>@uRT?<%6Xj0K27p8P_5h$!T*CW=gK zBI;0Bm?)fm4big|z7a87%GeejuCVKfB9k8>dY-~|5j~%=>xnK=*j~Z!BZ~N21b-{h ze1+XfbOmD{6Z}0yFJSDGL<<#mkm$vXeTL`<6!sud4>rvvTA{E}y0(F}_6<&iXb{?40~PqP2`2BATPHr-`n?rq@KLDeO6-aOU$wrz`A5qK(+3oaiYE z`vuWUu}L}6MGE^BQ8@e8M1l7|g8wa1#Q$FKe;|66!u~AyzYsmasOs_bsCuwlVgDey zma+GVo~vjTbv+19$vziR@Tj^x9x6GHC{#Ly%@X`n&@%Yn;uU5zeUKvo7@Vi1q zgdM;cJBKLpd%ob8i}(V;qbN|$3M&=-Dxyqb7YP1BqN^3Ykv+STyP7d1uAy*Lwpya_ zUxVNqi6Xv5@N0?YDeQ8=e~2hD-75GXQGj(44KlWoC^FMSv>lst6Gi?bL{XWeL}Bk% zq8l08MiltliFRX?a-#76Zlb8{dx*kcHxcb+Y(G)t?>3_SjD3_S?75358pFqlE>zgP zM5By-ifFFF?k76H*aIT|A;Hro-4y?2qG&u{A-Ysyj}zU-*w=}o5WYk7!`i0m6n|Lo zPl@;+5=CSC5m6MOeDHMVc#H%&hnc?(Wsvw`XfLR zbt~-qM4v?xqEi(1W1{FxpCwwRuosB_l(C-?Md$Gf(VsE)Dp7PIuM>RO|3rWjH~9 z30Dv;(Z2?*ab$^$6c^)z_GB4>YZc?bbqH(4&oM>l zcBfA_vZ?8wDsGlCFHC8`FG#rqI10eY%Z) z?QEg@tn}%ozP%Mc$3meyH+{N|dcIibUNpJ7QI(BD8%($FcI@H9=`*c}ahxOUz|HGq z);oDn?}1*=?2qhr?s43pa3jtYMl4OA5naQKI8PX{Y;ui212+z81-c_DafS2D4_gu9 zSS~EV1A=swNfY#%%Op=2v0`$KpvI^lM&r0p=)Pcbb<2&T4o2YV7&VR#Dv4I`jtXJN z#gl7?>;vP%r&8$loCMufLbvxM=&lyJeJ4S8jnKV1eY%Z7_!6PJ_9W;=<>wcCYfggh z2BEwDBROA??N6U>Bj4+U?zQRDZQRIWH03^D zpFZ72zAqQLFH4_pqr9&Wx<8aY-A2Bz61uNUpKhbP(a?B#2hyk8@Ohii9XtuTk!haq z_LHEyQ|Jzz1l?Ui_r{Z;`)Z-P`y}Y@5xO^>1l@f?ckfBi9TvL#PlE1<(0xt%bQ^tY zOz4iLPq)#pZ5Fx*PJ-^OLid*R={9_Rt^hryK7Xw0ncyLihFQ(`}UZ4MO*x^yxOrd#})aWBPRCJ%i@+n}qIt zldHQ3`t$=Y{_)J|y4@LjoHsabR2((@5#W#HAnmE(k6Mw$aX?tOe{wC9pGM*BljfaU zgzlRsS2x~*7{^8MPUY-tcf0mv-jH#lbFbqT?P2k4!jxMl*A&?e8M+&87rH-s5_I1w zbl-6jbl)X(f9xdazFX-2c=~kXWwTc8?-9B`aT0XjD|CPIBF76(0x$o{&f0u zFVM^Texds_>C+t`g9vNkWUNUKbTzI@-5P44BlkAOVDq}r{h#U6ZPdPB3EjVh zXD);zf}vnrH&cpn>MhDIEMS>l`kd6(y!w)A=9-pOKgE&lnx@QDW;y05rz`W7Gn56+ zMal~0bfoAGMwl{_-08?r+>UI=bY+f0*HESTe5EAI{u^I$$g+>|m4K|Y04qHZPkbfG z6*AT!_zlFP#5x4uM?CDpI}9$r8+2+3FJ*jLAn_R5*wj^w zFY_ZFIcHO${P#lsIOtgj{|AMa^A$l{4_3;tsUOgm*O4Bq^kY*$$X7J-c&uz;XCb_b z!jaE9qAO99M3KL%h$3GdM3J8uQOXBV*nc-s$p09$^S`n31`g}|A7Fyg8bew}M7Xqk zh~!=q{C^34juY~~h5tZFu7)V&=7KVWKPJMzCBk0@CHd_cpuc162BQB9KN9^v#_l5e zChP)bzhmq{qKN+nQN%w@6!EWvQu_ZPiufZ$5&sTR#Q%fn?@$*qLE+?VqKKbG^bc4u zM)U~s3(7zXh<^(!$A|~5A^wk8rbRqxnD{?279k#V4tnp-KchT|0>6OhU$F9)DDW>Q zdKCTxWuPw*|2DEjJm|40;NL;L#OT-gSFF&YQ4o~jyCg}D4EabBKfWNSWhfW?Vd)m? z9#PmyS*0b&2*Q$6ECnSxok#Jd#>fI+Voavf(&DK^(ZfQNFD0HvbiUU1XzB1N#G^-? zK{Qt^bza0F_|o6m6uy*0@uj|}5`R92xxlmhcNJekxqlN#qs8e~G)0FM+&@_^*nk=wH+Bb7-j}T*{X?wh{d{cP(GS*g^c0VyQar z!8(b5io2RGQS2iA8SZkvB=KtEpA}2lpJ%Lx_@DA3;7bnsh<}L}1z%zqCjM2i)Ez^9 zg!upDMZ=c}5-T6PKF9&$Tmj{6R`4YEmN=KmR4@)HfR<#xF-J>#OoUULoQ^53WXf+XK?;H>^f(gH&(S2goSx@4$jOIp6V)R+A4!hNPftTQgqJNliUM)KY?EBi0px?nnE&ku zJ4FgQ3OVvW*+FGR2MrVV;wQ^do61E5$?5JPxkSCWALGp%G3Fyt@5dmg>qWQDk7RhC zgB-8ZW;j}nZL)9XU2#0Zr6U>MLde;{yII1UrNJe|`;<+*DIbs9hw9IdWcHm7IXm|4 zk?`hP;C;*{o^p5GzIhgSGa+ZkzK=+Fe2fHUvi#m`6YuX5-U18zrl2pkW8VPe^!j&} z1>PQ;cyCL1xfXcJJ@)MDg`95RA`85a*u?vTgtx>3@9#G8LKrJ``*7LBk7VUL069D5 z@!t~OG7G%7ZQ@;t4otW2d<(o@$ZZwzGD+-T{#U|VVS)EI$PLIq;ye-WYFuOJ_TjRU zAIbc8E#&Or{YAnnu)rIF+_fTJCW-cKyDx4Zzea>`GW+&H&W?R2Bs{uSpd%UH^iSKX zFV{j&_g|?7mlW?N$k{1h$H6#WnFZb~$l0mS+aP?b+7{Io-ZW3%u<%@s3D%RTg;vu!-0CK-@llj{?kO^?5Vo z?9`Y4k??9P?0d&1-c_HC+joftULWM_*!Q}GS7(8D#3tT4+(YT*+hBp$2{}9Vy)5B1 zS>XMTO}vH&->V>J$G+zzycP@lUbl%?jeAesf9ovp)CmxxLv{vi|}N4_uIsq z{^huR{2382li{5OIXm{ zUvDSFoBpUh`>utYUSF=W$nQ-y@s3M)REOzEW}gesF75a)0y*8jL5`LjZbgq)rH=HOYbp5GfR@D@Ps!?I!GJkh?7OL%)N@IDVY zJNC_fJZ|4j7I=#xX9w?A3GaXf-luKiP5pY@zFREt&VZa9`)-u*ZnMDqxJ^9gH{$l` z^($HXm<>5Q_U(}H?zFJ)R-1V5OL%u#;7$FeJ^QvmPOr~*Tj1Sj6YsAQ-aQt0&TrYX zuOD){eR#yek7VVs!zSKa65f3lc<IXm_}FX7>mC#8MAw28O+$+&%wTHvjRoE`gqAmL$1OljZGZQ@=0y|{fCB2wZt zLe7qT-<9yt6{f^{-X`9vLvj1iD`7M1aj)x@tNQPGpIXifdNqFD4!27;UynKM@`F+{~ z?;^xyzFJP0`GB~c)6$~y8m90@E*mv6H~lI z5G#P(dYzHzVVukN`!_<4K3k1HZH^QuwKpnj1wZ{*^(^Mk>5N2Q!?}$2MabO-LkN%J z=pejowWO#dS2_w;7L}E(EXM!b+yWl1{Vy%i#EMGG3yXPpYxWLbUA3ab&7qwl;v6PH zb#OhIB`g;w%kUqu`O&UuED{U0;cQ#4Mg`yA-`gANi?Mu6x6F^kdiy& z=FU){D-`SqMX-BfRb6dmpvl+VQq%17R1FKjuD0C*DH;p5ZyJaOH-=b#N2qOJW1uq< z>;)4E^$ZUn-Es;~bA5g=7K?Oa1MW~%OJtao52TIVeVzSUIHfg0c;4lIvTHKf+d~f` zG9LE!klyc88YfB}P1iV_n7yIbQ!UU%(|ok~X*|HCZQmeLI5C;-k2ud2Jk_FO#yR27 zU`{AsYJ|Dy%i_l2#Qq+%0R9pq#Kq@_>Z}u!@(K~(qz3>WUoJNeCnoFROZ9A>5#nM^ zruca*0KQF%=i4C&-ie%TMtr<2yZCkoGQSJ)M#F;s{ovzm!Nu+bzg5Ej6!_~T{z34A z5>MM1?3Va%f!7ZwW+?LQ7W4q{&zj=h?3X5f3VTQ5XCWPJAJ7h(jo&QTOY>nb#kouH ztH4u|`GTj<`LB`UL*UN^zeL2-=k=*C$r1d$;LpIhj`wx&3niY7WhdTrZHgM*7H#j` zm{0qnq7?o=4D_I_Qj;q+wco-*wgfGlA_B$cm=X~TDmC~*r03Er&B0|N z*bHA(Ac9w!q>G9~Fj7g_MY_szbFi)w^UarZh?Fo~v!hVQDun&qvO*oE5H@NdKp=<2 z`@U7f`ns}VA-wl1XU$%3z|&M&)D((zhr60X(NN6W+rj*o`MuSv1C^0baFe&cud{oj z9^~!s#g@gkn*+1j7NCy|J%98tZP4=H_A7 z^E?U&&<4}kjy`%}Q?OuV!3z8@E2018#r(V|H?Oe^vZ20UTTdteNsI~YvE00>Ky!;P zfSC610F2Pr6d)khHPG8e@IBpaVqfT7+U7T)(9^>=ir(B41WvWj)3UbN7pPlb z+jLs#v!_-il6zoyy?$qfNhrgY<4s%jep^*+Dfv)bq9T0~6K`uc>DuJ+W|)?F6h zB^1|A**DwQ?5p#6{62^X&xtZEEZVx-6c}faCD;)M71g6!%b2ietzUAP2y1C>SS|a8 z7albMVDXl~_fQYC)FO*5o_aJA?P9g0d{sVGSkYeMH7($!s-SzP&gawGl^y_JQZqvX zAwL9aJav+EQ*FGRi3FYoPhI0`;U67@*L{wo*MdNmug-HB%=E7DUsxQ6tgiF;wdR5D zC{XV~7wVPkVSP(wz*Ds@u)fys3ly#_E6xQf(|)ppenWG5d~Cq z?Y4x}jiEjas_piK!@(YVg3(Z9b9cLqoT$6GUB;`1AGPR@MhU=4Rq@*e;3-{m1RVKOFs#a%5F4W{E*e$#isp)=p%&IA| z+TI`O=Z4}n}7Za4lb)NmJ0#yU< zZ3}e-`lEqhM=*@X1b8N4Z7AJ1k1V0~Z0Qc?b?eV9MxB7CA6u$CJk}a}N;Md1#}f#v zq9P9@^`|?6q4(jT^?6N^NRNF>1F*wuNK;l+WbI9U*#H64(^lHd4IhJxf%3XsMZ)7YX*!tCkT}(RHQBmY!xZanx{6 zFow5Ky<;+LRDS3WrWh=Tc?^5F!3 z>+22mV)E74DzsK#)V|HVHKCp`-qt6*(vYkfz^sE5<9ni%^(Y@7+Bl?Y6Bv`eMy?Gs zH7sUZJs0LllIOmsKN8#$OwlikNR=q>V=OV^Vrp+N#Up@Wh-$big~xSKtIH)CBVs)% zE-*x-+T9zbnGz|A-;nA{VX`E^yT}psSr5TFoGwLUPja^olT7(wMVA~=!1A_4M=`F^ zJlP`qMt~{yuqfqeB`Y8qcVM;XKQc&44n=nwZfjv20u^bcw#k@-crr zDY-hYHx%v4OZm7fg|IeCk1eUy_?b%G=<;Qt+sS#L{l-dl>7aM(h}BM!ZPJ<8_;zS~8!BKA^O& ze|?iD#e)PRgUPC=(5(stwX(lIh6}`CcuYlTHb(+eS6fY#8I^_Am}^h#11#PIjS8=} zsm2?q3bkXI!B}cQLYC`2-ibiL_%i`84VW^Q>5#YM)bP+Gb$%{awlGh0BF zn5z#>3)3Q=}h{6#G+MpW1{<^@`tia_grXwqUAiymaI2$CR;g zIc9tn7pc`+pU+oTP=q;)fs%35JAw+uxwf78+tIKR2SFZe__JK&sX9Bhy zqeG}#r!bBJGLSF`dnN*>rOrPt7(RbAP>08k69l7rz4fV|%-M8z+$tT8-!su#fH4nK z)bY{lAIhuR5bEC8)z%*gv*5^KIDs2fSYXi^$QQcalGlVX~{L^}_e8{fsHUmm%VRym6Y`(wxrmMe+^nW!q< z*AWOu@b-A3@WR2qz=V%wGy!?SdgLu#-LX(xe=sthTiJHL*mgWN2?Vt*7#+`54yIF< zj(ZTm>sIX^bR4w+7!AIbaRa2D-x_Z&mhV|G)JFT;H>JGs)T32>)>R6Vhso*l$piE? zi{60Mx*@{`73-hd^O7x#Gp11YZH~rLE;JC4mQNQcIlhQt$_CyKB=VSv&E*2YHhMVN zK5P=U{>sdhaM+s#3eaCb=__8P3;*HKW?@>U}tO`;r~J9J}&cPN9ZhGS79 zM$Yxfrijl2q|P%JP)8#+24OU?geMmXd6TTr;MMi(%}?a*BuM&daB{=&cLYmt{rm3czxgfJ=#r}I zoBX3|F1o#3v#PBk!56W{GNhQHx-hGIJf=|kv0QJMtr%AsYCaLu3IqN4+Shn8B;)AU z4HJ!*bb_b-D%1p@V=asS(y`XTIKXIgILd+=bysO5fMMZ*gel?{9!gB7ZVcmNAo#vz zEMYaBEev|h)*Tx~4p2;TWX)Hespxuor2ggrV8>aARj@ z!h8%17=1*xeNkv680%GF@=xDbm}n#rAHA_{>ac`rZ~$MOv0Kh5lB=FICFP~~ZkN4F z$v8@9ccgbqFk$A7t$gb#)so`k67$-~QKv68KWQ3m`jXj?F=)97pUNkH9YN!yWp*Q^gOD(;u1 zJJzIkbo^r!TksmGx45XYWb0P?XfJ)k7jMXV{(Y>8@{b(m_5b@=)Q|5srnNxmqso5% zLFGDrH@=P0S7_Pb*Oi5h#|A5g-aRq&on9dyO)XexL@mlUaLSQkEVeNrTeY3-Ti^F}Z<5aRp9P}}6&+P5DD640)7h1tMG8pS1im&PO1C)R0d$IUZe=dVD zIPe*6`ocbavU?g)Fw==HV{A52d78&&kw1PtPA)c>eZ+y{tEyY5qjZq(0o=_Vg=pU)J!XQWRzeXXDCMx*6E zN4xV}h`?Yd*w)RIVw`%5^6`Q9%=pK@nQK~B{S-&GYnn1sndO+LoUY7Q&QKOO7bzJ5!Jw=5S=7V~D+5tduh$BNgun_>?hQvt}Z8n1_v}F=S2B}?B|HJz&lq(rR+nMkk zM37(d0d-cW^4vOJCt(Qh*I)?m*I)>$2DchXwXFz1=QLYDhVoDm zaYAz3pP+{zw^xq@<$ecUg`bSK`l@&wiR*H!g`95s8pz3qjzR5^&PS5#6LLBR;gQXW z2kpqCV^iF9kQ+!80>2+Wd6${DAxHivJ9u3IrMh%4ezKer(ELJjylx4(M7{eU*Mqpk zBT?_)AgAl)brA_jZz5i1t3AAHAgALIr6U>M&Q^Jc5iZ96CEE9Q$mw`!PW(uQHzjD# zz5&STcxaX>@%Grndt1Vz&WDa<_9<=l?CXV`ZXdb_ek8;Dh)ujdNO=4jN!a%&D4KRy z)4t9nlV>JkK;HS4$vhO+k6#Vq#Zpcw5op`*402%KKklTtd!aGX{ z6CQR~Dk|VTzy6qTrjP z`0GsZ3;1qIbYY<#+HOiZ=R_@k0P4< zguMlRmlS`@6u*=?(b)D%@j2A^#NouH(iz}y(F34=i7EbkRt)|zDgFXe{0g=P{3}v? zizz;zwS)gJDZa-PU%+U0rsGolZc}^_y92z-$dilF?oImPWF_p2;O9v3k0#6Jr@SK?m=zeM7H34WQx{|@{LiT@M$0*OBkzC_}Oz?Vt9+ll%r@iW0!Nc?>8 zRT94#ynfK`T9m)|k;O_(@orXa;-qh+-YqP=CG!8~t-?$@i|N~w(Y9gIj$_68{$#X^ zm>e!|Dkg^;TZ`dD4mY+aGjEGlZ0I%bi&kRjHE)boV(2yRj88UGE)m!i{XUs)caM!&vv6$P zlB3pbC5LQtvRb#55HiMntSar1gti`Oyhjq+dSr2WV7Xo}Th|nyc{MG;Y*WXkjRAbo zxtfh6K!M2k`Ei;br%XDsrVc28In9sD^Y6&OnDPs<6H^i# zGif}l)-`uQQYI_4h-Wlfs;${fu3{^g!Xnvf<0h9xXWWH&BTxn*aRacn0 zo?0LlT?O2ly!0t`1oIxrjny^+*zxNGgS`pED zAY+}lyscZowPWCF2G5l{w!QNuN7AwnT4^ol7AVUq5+{bK;n#=<>xxrSoqYbfo6Td3RqzztxTS(EK=>+afxw z=EoJmh-KBp#L}u^&5tW4Hrth?klqB2j!(I8t-@a2FzTT2Xnvg6JX+<<<+F7(KTf>s ztiI|t1(j9D^?~E~@S;?0rftoSGiQg2Gib%Os4(Haw%%9-^}}TmAvg1yAE#8PdDG*+ zh3db!^pO@_+HTnKsrhj=JzH@!ljg@29Wr=BsrhlPXLgz&N6+JkJmwg^icw@0g5}#P z6E>&$arbF{oC`pRP6kw7tQdRe^**)2>(k<3+5f!WmR8huMb`W{K1f!sHqDP493B$O z%mX;*`Ha|Ai|X3nV&9JFb9sD+4JEc%?%gp`SCzcyyhooFYJvTjb!NuY{J81E!!w4X zZKKq^YU3!?)|4`q=Epf!q0 zt@?!ceKkKV)f2a_O!L(J0i@m4ijbTkE5*o z43Xm~I~NZdCs)@l#f&?DdP-r&nUckfYhAkW{JG!@&j=da-7SA|FZgd)SUfpm!rl0M z|A5JbQ%Q5{QMRXL>B=+x&-aHy_z^cQvg>V;zZ_g2ec>6o_m`IkY+H957aE`1v9#@5 z4GlX7+hzl|t&awm2F^DIgR|Stbe;*FK|U(#1eV&*HwL)X(ZEvVd=UHVe2;uP&wyih z_x2^$9vs+tCeYq8Vsh;UzIB>$vKAj0sKCUUq60B_}z)$9{hIW_aEP1 zUvK+1JJ$$ZEVN#VdFSNZ*(|)x_rDLB`q^UY0f0p7+0(-JoJ|FR*2iZ1-2)Va2_7-x-OqLS?1%H9$k&DMy zLzA*u{C*lt!B&~}C4%jS&b65b!8W8PH>=!RMcT;B#Y&sCjw#t3E zNc*yjmo}Q$EcX>6ZNN7!dbxLqv@y0^^t7)MX=5C_=xJXg(#Dv1vC>8{&GrVHkoWVQ z7cXsVYyo73r;T&L#VWVeÐPUD9Ri8T?xPR$CU)XyN zuc0=i`x=~?7(*N3>;SeKV>nwdhBm>7jmi_ZOlX4;$*B8wa#5$q0%NH2o5)4oxi^^d z+)%}=K?xzf=M-7);))o^HhUv9;_MbPF1jG!s7|Q-sy)K@{!617uKuNRQrdEhBY_)^ zNy&D1V^`HXJ?9Ve`zz2JRU*nPpz0j<{vlzbeJNF`hr3*^C(HcL&{H>Q`aYj}D?(4& zAbanUg5ti>rI(xchxvU5dQ|_EUurAbTJZY-ez=pewjV+7QDmO<=rlna>ABN=aKRr| z_BrUubont-!ro7O+FQguwX{brZC?310ll;t?D+e3NNRciRk62SXnNWEzE69`lAS+( zjKijvy$tmHB4zC`Gd^A_lxhfC+9Ci1{W_P&UpJjasX+Urb=EA6Y>*CD9( z-VePtael+)5#Pw(31c~xPwdTveNw->`wn(@bKT0+@9sEH#-e^-OF7rnZ>kice!m~C z-IU*5f1KBr`G=_Af9#OAvj48g)G7WFa;xRn#J*zfQQhm6?qM^+=$vt`LnlX_Etr1z`^xChkOZp9P(B~ zcolv`9sX0uq(XI0GEu>Cb!1V9pMjj`VP^PGAk&)*x*Q_?pFv77KlT&MFo+JDKb0>e zm-D-KFK6ag(@7IF>jdh8>$|%k3A7HhZI@)t!c~a3T@q#M1on1Go~_e7;dMFPcE63s zm6{TK+a+~~G0c?-Ds1jZ@U4}Zu6n??6TnFt(Unwz@x7^BDnoO859czgS%Gfl0kLG^ zXfgrT?M!?Q)n@wfx*VGldU!iMlS&*n2FLC(zv2@9n(L~$t`mc!hq^)?Rz*xs&kWy3 zUx7*=&2`mW*P&rv2b$~JskyFRs~<_0&%oHQ=DLc7Xyghoj)|+*x?5_EiRrn%73D|I zn(JC)m6<%rx*|J>oEv8e~ zRfxx;Q)sShQmmQiarxl9DiFwI`U1$v6_kT0(MF#CR|?5^M?!O5%_`7b zSAw{S#r;bhH@Wz-Ab;}D{gnuwi>O%FTh=HoV7MH+>MsqG(8`mmI+po#v|>8e61WP* zw5CY>6L@h%ZIUeuQCM3B>!=Zleb8K2&2@D#&6LBNLs%>JP0e+6)nGBKbva&wKw7Mt zT{`7m<5JbU9P-wok=4Bnmo;vSKv4X$nH*N&ENg;J0TmVa5Lq!jxlUktb5g5v!j`6c z)xV;WR#Yha0!`MJYY`mHbuEGOQ?aq~{8IM8jdiLvPqmusiq*Jm3cJ1M1%=gISIu=j zu3!)6Gl>$9x9y|M3sgw)G}pBz_K4=XmN*f3^)oTIMRH3u*VP-0DeFgbT{YKL(8)?u z0SSN_9UdM&(AjNt^%*5z(v=_o#c@fdl7*#Y4(~_2uhV^-!SuCMJYA=ewN$P^bA@sX z^%xo(t|#`?SRJt)Jl2h}6ONXfHRG#=rt2z|M5)$MAZY@yoaNQiuBFEa z2Ov#zU5}?rOo#B<;}l5lTpIkpbShuZcz&2`mW*Og4gv%aIxcrjx&*HzSEwbanM z&T7iY;Mpj+EYe(8@0*^=J=&@~?9_L0=_4)8b*<@fh@)nS+fdWoF^C2B5+T6${;m5y7nbRL4jbXc zl~p5=SHV{u1!^b$FjQ*&MSn$r;(B*8DXysmJ>-xQicgOH~gX|fN z575J(RVE$~o< z0ZzRXsp=*dx1nLN;5aQhj8$>5;P6;#E*H<8Vnf(rV5|1k`zf5QSZg$%hAi1^-wtovt zq;pvm|BOYjRnei+GweZl{T$s&eKL$;c25HB7~TYC*yM|767G* z4R-IvLfu;i=>y4=9pk+ttm)F`@k@fOO_v6)2y74T47@0CZQ#X$>l$th+!>%gg%!wI z;0o*ngN=cfU~BNQz?HnOZoSN;4{dET$zJ3hfZkRpkC2PHcm=uWsSD&He`#`on4;zF zw*nvYFuB*@PrymYBDw;@L4p7Lh-f4i%?N-KU+0}4Bq$y~NRST%am)iJDx-7fq{kJlsI81y~^ zS8lw%A?(LbwRiceZQ>N^O1;BEPiB1w^wdq-phJQ7E9n6~;z*b5Nm`C-*G+-yf*$oT z_x5&psML)QLXYa7^1=HET!d++pV?x35D`+xO3B%}h}H?i7k-FWkGYPk>jr z)795~ptr9Fe?y^8?qmMl*W1gbp6>46F1}ZpzVdHtJRys|(m^?|n!YlZ&zp1wwwD+Y zYYRzZDH)$n=5YNsG!`8&riQ0yMyH1(Lq#4&ir5JhZ7-ilx|+vi9S0qP?ad|ADlWqG zaL0&DkME5a3c1wWY9Wd2P$U9An6|Ob!eVM=A!En2d_+y#j@ovFVEGjU*?!+$|0v|o z%E1Ps{uvSVDX!PVo`(B8#>5bpn_Xja6Z;PQ~gjXGEsZXt(o0o?UTJLSRZ8DubCZkgzsQuknghmn%RuCPw}r}3CIJMUo$&y z?Nj(Q?DddeWBE0+H(UD@{v!4+$iE{8S(NAfj_?<=--Y}R>%`N{KH&(zp8Xl*cPrsv zbcEl){uku;D&ha)2ybWKh5Wb@{$oe@P3#in?KMh!ZnyGE`M;U9Lsr}Sc1QTF>>%V9 zl=w4{Kgll+s71{7SLIhD{L@PK0_4vqat88KihL6C=N0))kiVeFKM(n@75SGTpH<`! zKz>@0{|n@=EAk&e{(D9KW60+e`674p9;@;4x#SLAO(mKz~-o|6K1 zTi6dA;g_&xtF5U1%`@FgM4JUspR~PG=#YGaqEF|E+gx&wOCEB`uXM?;bIEUV$scmb zpM`t|?f*Q|-j4iy*(HC|CI7%BHzBSX{~DLP$0fhSCEo-2zoHJG73rrT8>lZLcv60T z0rLBhCY@7A{siP-feeSsU&qcrVZU3*--c}9H!I|=XiKVo8iOeQF35xMxK7CXAYTEQ z2#gdy1^HIUbdDuC1^MGh?+=9hGk`ccVaP`k#$q;=*;|TkB$!74_h3!l-Me#{Oo34Z zBRYNWXnbWpoy-~Y@j~46v|rjAi8N-%<}E8%jYmb$#v#>n}1%WEQvXU_uN#4D?5KpBO@pM|UovgSL2xV1~MUAp*r&|)CtcvMI z4tX_q%e-|2Nn<{h=WMDH!O0aKO13+d{?GG^52Cw@J>6Q}ZjT_{-3Fq$R5Pmu3Rp@lE_sKfGbdaDd88dr^Z9j! zq_MEN!Ur{`>0%P0HE2yU91>tKD`t%M8sqzI#p#(rli)QuIW{;NiB1@qx!2;vVr#^Pr=yWEBNDscMf(zynxSbJ zgX6Jij3>awk*Oob)bwy{c*4x3$N+!%4h10=&83#Pk9K1iDN1h;#nyDO;aDtkcsRxz zO*ZziaaT)^M8>0I_Zz&0?3Sc{6P-|jZPUYJ!;#pq-6Wz-X-2uj(-zPQL(xgwsOTOe zW;YT!Iue_S4&F07t>$uOdg8E}Hb=va4-DfK>JT{wfAeO{M8}6?Gm-JBL*ju#@4@|h zslyru*Rp#WI-Qb@vEgAvQ9P!iT*LuF^wh>T4h7WE^_ zVHS>SjZK+FGKPl7BKISkgZIP^_1Gpy#v(BjhKE~zV>~i5iv0B=Ty*xLH;Q(URq3xl zr7z$OR=IbOd&R5DywTT_?4Cc^HMc)Gcd&bYpQekcGmxw=wd9KOnl1*sn)tF3U(oXJ zkR4MHJZntMP4%rPCmPC8!fUZ^wMATWU(IM?EJ#*kiWD_$O?;}^NG`QjYHiHQxi>4h z*0lNK#=0VFx|pVmZ8TUbe`2GtcZ6dy*JwyAEN)zXx6OJ@wJ$fuIfpKpw@fieY6CMX z(Nvq3S5(I)WEV|GlXo}A@`-$j^}c+JytHhCWB3cp8b+33I4r&f-?W^|kN4_J0CS}4 zHXyq*U4zzk7B-Jg}bE}5o_mFuNtAybl2rs-liBI=o7GMcX_ zPAigBmT`WyR&>Octz>BnlZaCl25A3w!r5%L{P0wrtqL$Mc?KzKwB7>p_;nV{vQeQx za+MSBI+UTBE@st)1-8(1G4}#bW$Nh2z}TeoGk0t3s1z$aHC2KMn#i5X7BUpyyZ4%_ zQ5eUQC0H1Cc-e(^Y&4j6GIqG8i@6vk*1?hwFXl8|3>U(D!6{7_6ZN3!VyQXtD7D1c zV&m1U)!P(|n4>%4K5G+fX}TDH(k&l+qmsu;uGXszcb=^!9-hO-3|3-ut}teu534j1 z&L^;zQ+?A_hyqzyosH5Afqu}@9++A~%=Nt+cF%DzC8R$Onv z@IJVF{)+YGBRcUa**m&5s#OTa6V!ONqwLwpGUd>92-PG~_6oj4T4Jmz`{>+`%CFos zT};!(Y+hDJat*}fbS6{c5tQ9|JYYt4WQEbj4R&mfMQiw~bX=9sY`K@yWeZGi)=ONb zRF0?VV(zCc0!+_ zSd_Avu~;2PBMk0;*GIB{L>=zLb=s`ZsGJK=tV z8bu}&-i)s5Rhsao92A}@WizFw32b!bp%yh=%*f_4Criw`sJ_Cp@fBmkNtv21mhLEV z2b;>`&avK;0A6#N_n>v0q+nxWc&2Ux;gWAz?7mp`Jqu2XCKjwjR%Eb64fCrf=aXx? zn0x_cex&QDKM(qr_$Ja+Hk@y}Dyx^7h3*kKS2*dM0`INUS1Hf1)8`4_E@3aM>0;&w z<+O6HXz*#}3v}gLzf=vz_!9+3!+0I%#jiuXqR2ep6{)h@(>>zs9mU36+Ah)jR9Y!a zEe52`qA%j>wObkKRa_l1GvZycri-~+R9!+??E6^<+!4*Dbd~F>jwqapq+rP~zPO&S z_{pbyG_C1kxfS3w=T`G{t&4fc8O#ug@s$lqA9JPJL#2b&(w=I3dGy)KepHhmO&8O2 zF()xCY%l-ie1KJPw2*5Am9}Ryz^d!@)mSc?t+k=~F1oewZ{0x#tFinJ8=5XgZ~H4Y zfRk8deno=yu*@;Ex^{4yTFT^|AIMdi6^ic{Dx#iAoVoCt&sJqd#I!X6}p@a@~S*q+q!gv{tDkHWF(^C`dbGcNspX*; zo+mPZHnQ=PUwI?yHDJA`|)aBmRq zi-fyFxR(ld+nJWodg!Wi+iv~qXWDN4;xk)9Pd@v@w>F2+G9k1~2rUyr%Y@J}A+$^g zEfZ=#MfpK}W!bNwzGhL|A6nwIc-8qEE^j(ZC3(yBYoB0yw?Ex-?yBccKDhJDHMcZ; z<*Mf&nA~}0&n-rFS+E$?1!XrVChqz=p1;>*$}01 znmyMac$D3Dfg!a=2V!4oG28uS_8ydC3Z&%{;4=lBztXsdb1u@s7$jSNF@^YT}{^UE) zd_VI}szWN_yV&T301KU>T(vy+CS)oyt4eR0HB0-#GqS7=k3aeB`G=ZA*~6!wc&dGU zl>7tjlh2>-H#LLQqarw7qmK?WjyyK9Yh=$^+P{ha-NpaDi2uEk|Gk|5ZRLNr@W1F0 zx31rcqw`kufm_iBZbcus6@B1V^nqK^2W~|l;5~AE6vt;Uurz()*3cD$fm!nyq9X`( zc{&jK2#y{cd$Tx#c<*R=|7~K=%q!aMO_aBtJl$*f->doGtN33thdcQGcK-JY{UbE-AvwQa3b(Un%iI8v>$sd?cdmf zw#jxqy?yDD_Fuw2%ii%cd}dqQZ#_rxTiahr8nYp2Z*6}uY0O@W{cY{vXoUaNmDsI{53+uF?@^=r>CY{7okh+hkS+wg0{?@Ii3 z;&&Z>p^fRCt8Mf1K8-ZrL5`I8daJCjk9L||)gB!xHAHUQ1(FR;&!_FWq z(ti>FQZxS($gzd{c{)LanZb>Fg3S6)CR8D?$0kB5Q9?mvUi_zoOnM}1*i@XKilQU- zM`XwAA8vf4;Vr>;1ZE);$#9$6$7AUtv0&g`SkavRudDkkCcVK6MhQ}E6 z2pz(p$GMTvyO!i_j1g*%&6v$V;q4@YRdyq}M}Qe27yf(5MSI;wF7)@33p-(Q;onIv z^!vz#|2}fTiXo&Ni!t_6a$)D?QmalHh&C@j?@8B39S9b>O0cY?7DxyV$GTx2Fs?k>g( z_g*#QVKwT`d1%q*avTN{p9rc}Ze zA_q7`HZuomJD_(vDgj} z>^Q}pD?j7a@ z#6EZqk=$WkAne0c$VrmJ<_WqFx7uHY+=>(S-;z7X*uRjA^oaRL{w?IfpQy&qt zU5wo>WX^GfOuRq1N4Ax@+Vj-3Q1;x^E^I={`y>(tQWHNSC;hThWQW zMJ}#Rze6s{c`ec=`4z$?{vv_e1)G`!s_9RodqchQD{+(yITcXkZ30$(nYc2?>Aso5 zx0^RQbftR<$vDX%3co_#N-joPMCHBzQgSiczy!adq{D`;Bw>nykqOKwHdF*m^2>34 z%11@OGVQj3Dpy z$Pbl=(w5szsMu$YO38M2V^`H{O^CZ0TZQkTYWPj6O#1-zo>FwEuh6y+Ke9&y8*QX_ zr4%4bJt~u$?pVqWqj*wpOz6qFnS!3WNgJ>Bsh1ae(gxXkObUwokW23z^iC+@a+l&> zA_cg|UTgMI$}jKBa9i;EP5e~7Md;CBNP4{Q3q5zbH>AZ~7{b-fo$fC|kNOAMcg~o@8lHUiAJhsZT_-z;@v01eEcFMY@#q&y`KSYavH(a|xzq|f>kQ>lS z<}`R|j_C4qrxK*2fN#y51}~)sJV1UH;U81N zslHU1)8UnHqQieuk*V!It;pN3Pj@xu*37Q5_9?$DuJ&kQw>ZKtVFw&?E1Oc}?Jzp$ zlJhS4L6`h?m;9?P`L|v2r(E*?g#2$v7dJP!cyDIkg8a+ar)yJ^iN<~#>V!r-l5c{1 zFZKt7d=N5%`2{A0-vgNjxVuI8&lc@FS4fnEeJ3(2SOThGKnLreq?0T2@tm<1Pp>BP zMj>O+3cC1)C7#bG=UHMkm&2NdCg+iQvlf+-f1UoMidJ za!>a{x0%dRd}T3dTKWGCESw{>i4Jb=sQho!2XyV)@z~(#8pAXRJ&N`i&&($o_c@s= zI6Mv~3q#Z>6o~y9s(IRvDgM~E{Ex*`g^^4yc4{TDl*@3{W4TlzIfZYQO#D0XwdMB| zyz$~#D2H&)f}iaSMCSlKx>O)?TPlnY(Y&8H(sH7qsfQBInd@nQvn0RTUvf$OtOhuX z?}0f3SbhbL?{H<6so>lrN29UHY2(O5?8p>V+%N%yCCLX=SC!!luCEG?78GBJ?&X?} zPi|mI=tL)GhNq{G0P^bqB+Jj)Ewyfe%bt!*#3F+;(a8zp-Xp_DhK*SC75D?_a5szs zh)p@Y543GNiP#K2FEl_m)&OS{6|Mo!8sHpOj%3GtYio9`q7a@-mstJHr6kwo@MSTa zjh8?Wxvk0-mMWVySBCPd=Rdn*#VP+85npgr&WY<&4~$>#kD)zV#50-(IM-O;9@N>5 zv$U}+SO8U*5~&T%9T^PIug24c1~_Ygv*-7iRg6LA5`AEU&ZjcwYFH8myn&ro;)T6F z2HlXnZtOuTvx|e5zK`65ihyMeaHe$;>Z@BAkPCrmfHVJC%RvH=7iOhEuH`GgRIHBt zDd*SOMMrSCm>S@$e1Pw}=4b&9V1sDQe5_hnTf1=^zDD3u?WbDcwB-6TBB9HvwT-i- z0nWpbnIqG~M%i}c@Z>rwoyXSz=Vabm4l``=1H+LS@0#`C04Flb%b6A5>Sga#J!wF2Tm{pGIbH*{R0G)mtWv2pIt$bkw&%kG1fK~LbiHB$>Pc0@( z44_5XA{et-bJe9%RYOuD;t^!o>n(Tg3ci53Jo{YLEJ@X|e3r#pHCkaYS8NxrNRDoa zTQ>1nb|Y>1@133*tfNL`Lq~~2wUAgaO5W5etz9M)bW=QlxeB$_j_7r;p#jb-So927 zIHmW>w$cFSuyysO^vYFQ^TqE_Z7TD>-d$C|m&*o*HNY9`>Eay0he-GOepVZa6$UE| za&9fM>s|XrnkC5rQnR8$+1nCn#kxk1OdlSeF|cxW`TP~@%cp%}(QWVO*63OxxONV6 z&E)5DCmJi;j(o{6tL%k@9hIuOLj#;Oz}Y5t+6?AO$AbsL(T=PE&h}B}QBfTHtO3sM zCFRQ3nYdil0B6T*n`-JT9Gw~+G=`E1%%!d2@Rny6(E{Q6IJlOTWL=a(X+{H_m7ZWy zV+Z-eVuR*2a~4A#O|AjXHZoiToHf8XZ{HIuhh1rwss=bK)ntxNu_V5%Nfl0oHNY9K z1(oV4-HT!htXcz{)#dB0ryteVW3q6vjuWG!Nfws!B_73ApDhh=uKqID(HLIP;Eif% zFWVa6Y|ai9w`mpIBAnL%=i~N+7kP8#zuwT{G{E_|cfDbeZ_&Lr>X2WV*8peEfvfIR zi!ZGgQj7JR6@`WHTs&XTLkkUX#x>gM938bUTk~v(%$2#UJ>T(~lLCkSnWK&B^WqzvjNMnU*uM z>>b3M#YfG?_ry7=P zIt6>^Q_U|&NwJJhTmu-ns{Di%4s*>BYs;tnEKUQQHNbgz$UHo}=g+tXLiGqS_vKP9 z;mGtj)?&a?70OA!>e%7I@mMrgqmA*wBelm2i_^eK=fg4oB|z%7jqtI^$VTLa#)u8E zqXEv{BfTe2svv6{JgouFcs6CeoT#p|$ynim;h6K|nTp4aBWn2ARFwz4Gr9&i4`LX1 z)`^%_r~%IM614c-WmT94ID1tR=E&Tk{jw3JVe_x2p9zTK4c4|X1`BffkncmJ{8 zp5C7ODqAw)!6{l3av`2@KC$+!I-54^*Em6U{ocdd*2Qg&zZ-eaX#Bf_>NCmj$$8wm zGA%6lxdAB3y#_d^c=b760C*#o(Y_ks?7A~j5W}>p@K1~1Olki#@y(R}CeoY9e6{dq zNp)ULr;T)mmU1=(l^kT}$oGCOn?1~)c<6DHk^H8UV7InK@OMjF0Dqg>0;hiQLa;4@ zzk#+l;cr7*;CG)w2o|&s5yLe#V!ABU@Hpcv<-qScLp}%^?1!=+1Y3C)f17}9{osWl z3%%}x7XoY+e;e3`@RzZ3Sr)qb$pcTUkFAe~t~dFx^w-?m!#TLLAK>YlX_#S4vjg7? zv@N+b0_`SqmW8^(UtS*zoeZ!m&j$8v|B4+K^xXEqY+xz!{0o5qk1wr}q>zwzz$ z)SDcOPy8P+>?=5eieEyH~6K#R#-m~_pwvRvemZoiIc8y#; zvihRvuJ8X1+Oe&bU48cMU4h$od;>h-2F~mr`uNU~7Dh2z9yep0yzC^!c;&9?UElo* z`a>J_hCh2QupN|VhF;P(`FwnC`%ePc55i*O+0@SHuJyZvKM6b^+PU^5t*g$rJ*>YC zzti`^=Z5QU*oA-m4+Y+Ey;Fvlg@_GWY+8G-$@EkILcg(v^J&e$khkoVlv{HLUJaHC zgrMntA5z;adgnGOo!E#_FpFOhY@T^?Tk(fBxV)CS1mfsYf!F93xS!hue&=?Rus|%H zD=1#4Kv9A1!ErEq1bPaA9OtqZ2fNU_iCo|pZXp+J5t!t{o#cYO5hfP`OmZF+vcg!0 ziC!Xf)j^UGk7J`?<}oE z?97u4JFgYtKTrM``9C7$kC6*~0%el^XGw{_r*6{5t9|O_g`TuQ_FgLm#eK-7 z*FEPCjP~o$qjsYF%KD*t`%V0KpMy)=A3(1knI}Eo_u!JAJKgUj{DB++-LcX|_vf3J zy;bN@9k{p0;GyR4S;ZdCzI^ktcL92!m*lt6iST(sdfRucIWXrFK51*<$h_FT_{2uJLC~^$@+Z6d#*l$zhq_t1^Z8q)83_xCU zgtxFq9kO{a{GHGbqP~7Z3CE2L`>0E%YbLo-_*s|yPcHfUF1eMCHL+3rc9*>0CBNJy zkGbSmyW~~KKY(32jcrGH9&yPZgiOQ0P7(eTWXdA-5z_xV$nV7dsE~iQP}pLdWed8n_M=`S79aAd4OwIt+AN9BdnNe>$1Y z#ODVytMp#Z^a2uY3NIY#nX&C->X`~03KvNvlKDIV;id-%jmXqM*Hki>$}SD!Y4h=7 z@9899ZR9-@#q>Xb0dvurDc}Y1njGu&nZ6=4I%Cdn=bi+o8^8xH1h(TIN3!!^+D#{4 z2P9#^R_ryR)Ax?XSLP|x^K*-aYL^tYnN6 zIbtNH;)}GjUMhjt{dgJLK_2`OJ@S!1G!^gc>%0?x5A@RCgFSp7w6Dn}=q7msQjT#- zNnnlHAp-y~10jj*Dl(Bn*XtPX#mvHv!qVz8@Bkh2n51BsUkrtY#;|WzoiTzJ1bfNm zS~?Cp>RR`lU}hNO1H(X!so=9{_h4)+a@2&O6}<SV)4wC z>qa8u(Xsn!0lOaJ*a@rN=c)!;pu2( z%os6&dLpGGv6<-LJ;T##E@!4E4y$?O&_Fr_V4EKa14p7`Lk32%;n+-MeCm+6*6lsG ze=j~$!I8qX`1E8Pl=y&U5XCfh0xwGuZeI`j4;N;@LsXdUf$^I(cC%Boy#SX^6N*( zJQ?ewOL^h}V^e;(T>dk7HG-HvRN1m?o{=0Sl-Y8g8S;##xpOtvx8}}i?i}v8I18I=>o`m~zb3CQkMwnnk;xnJ`FOSvr>8{a?GY@hvIggMb$HK( zE-HH|{#4b;n5k;+oMW=D9Ait>vV$4toUre^r5rX&Ae?;V!`IoOY)OO#&7CWcb(7V! z5qP#DTeLn^JeSX>YdeB@Z_?bk<>ZM>?zndqdhpO9Q&IoAGrm8FJ6a3tD&(%3BAMUEi5`KjRCf7Dg@fglffBa- z_fAivb<~J_)~va6UW7Na_6&8;a6W-o`}NcGQrUg<#(Jg1le9{m$86`Y=FZt`RVr1c zxpQ{4h&4^T$2$=S$`E}o?pmM0x~I3aD&gO7d&h@0&7F%ER_T&g)|_=GU~%f?(?0Pk z*}HkHA-+PegYQ<2ZtW4vooK9VJIu@Ti+Bc5DVtPvnmfmPkzJqGUdIv$5WI>K%lTBk zgD*;&$Qvtb%atm&yp5_1RCsD@r4;tSn^nrDM-&?!S65`4qhT8CNM|x7_|RobU}wkE zVudR?zoz{iXdbo2`EfN=l;+NPK2s>$UUF>H+&RY!g=*?dbLULBv{Gj#1IdEd9W4R3 zRbrIJ0!b?~OSxpc#A7pGh6eC1HJO{v;2PVxoR@XE=*x`e&Xs8H`hba=JEysGD!(Bv znDt&)VDhA;xpT^hrMYwFgGmPk#7{4BFo`CTsl}zaOwLHe@mWbN7op+-m&0moG}7I- z&loE;*+yx`(kDWP#Tk4vay-3Z8JtUFwo%b?nbn;b9r@GTIq@K+`lcoP+D3Ie3+1-q z2Ez-OyKXe&Uz9oS0Pw)=UkJpJ?FO2 z%K=A479-3m1k1No_)2VM_&&q=Agb7!TfNLIbdSh@wK*pjd+YR7$}@+)MXLk8`Le0G zb0u0tAnY8K=yjYIzYg_^B6|^Dkt(}AfYMZ_?TW0qbDBF>H6luL=ZN}N?zk&P#h7)5 z*93@(<>K?iMlNI$nY8m{v@{5SaumpbLTX7uDV0n>N!qgpF+q}$Z(k8vx(O8{+UMR5oYCmW^!_Da5NH~FlebF z^(DXmBgbJQytuN8g@l%~@j{K}yyikx%#1{ERhOoWrMYvd!YN(};iXL8HzP+qEjg;v z^8;evZD?jhOcT`HIe9KsYuntn>RfZ@yebLLT{L$t2il&^-3x2(9M-NP$ffxg^O5<> zZG4EAORXhy`EYy{t0MS4i~EueY(R)@b0Nk&Md&qH0T2Q^1NL9W_gUaR7~Cuh+0~R=vC+cc0-Y4u@%mXv z!7YN%(R@l6NC`(d-%fXKpJpb#&v>621E@lX-*^-PImxOfR-6&A;BMO=Ru6! zh-J^o|0V*|VZ)zW$-S8)yg2L(NilXizyRbT9nK#^yk3%_-$yPoLF5vGm%T*DL@1$n z5psd(7$A2KV~5EF9)^}RC!W~Fs$ELYRl6;sb^&nM%v|smpweP%!f(gx9|oXnV8<%6evnMfO5p+58!;X$y}JPQzK1z@8< zORzO~S>Vb5nwPcW2tZ1#6-NdgYppmkaL}+;^kf9FRtV_KZ0qG_4{ybhLOr=P#Mmpy zA4Y-TVXf%tK$oyq94-V4X~hw9l3W}q55V1u!|hR$VeA*+E+ALGL^9HO4~4`2uagUV zA0~h35io-6epSeH{1a2@@8N6(q<-1t%L^x{$ge|efBjP#xp`>I2Bc^-x54Twna zDT+(=P8)GzP&|jdFGJz~Q6rKfHdLQE;&BO}EF3^TIw}OkK{Yz`o_Mtwu@oKJ?Gk!) z9Mbl$&?DHF+<1LL*pHv$&3=SVAj3#k?$c;SdNS)jq0XXg(gqz~e)Lv^o-{%B#-*UR zZ*=L68jP(e;d1xw*x_w2JU$COs(;Ea?*nkDk9+_>RqspC`#StckM|k4q~}iecV_*i zdtKa4mySo;yzJcxy;U>V@z-6B-&E{Td1&*p_i^Z@&0xo0x4rAL)E&^smt#eE9$sUa%0sQ3l1?bTb>)xm> zReMiEZwh{7Z>LZud*QzBK9e+L{;kLx+TVkf%xSC48`@3-sKOiCMLE~JA*vJN4ZRJn z-IU*5{|yQd8}WsHM+$Hoa0T^*B2%aMG-Nr%lKhksPW+%RL!P(%z?X5!{~Pj>68&i>R)>7GtGvx@ zpCi159dgJ!UHUC-%n^PGFTa%?92~E9gtxM+L*DA(710p!AtjvTkGteAx@2NG%8m5T zyX1A3d?_89Vk7+xtVXAiv*++2V)rE9xWt+j2c*7SV-mwS7iDFi8Kc4 z&`RPIn>ZRBgkCC>!zu)g?Y zEn_~pmIBhs6--$Hn=c1KRBkmv3*5LBlFOOgDVHbKSS}=&jRdi<6pLgGFN1)Y(%>kG zm9bysNbHRUM`>`B%1F}Ss9__f!BGd|b3F&9R%2nZkMXIO} z2Gr4)l7A8tEQYhLDbQYdqogZ*KB|;Nd^c4&uj0$q#pDXmlFs>+p1BbE`DBit$}1-z z-v9enR62%x61HcCT=NS|-joJM)mYyiw405y1T@Nq8VfHaQX6higQGAd(sS}@6^Ebs zRlEa_qrp*FK}c|uHn7u55|h`A@A?`{THeru);7u~RBl2=nE0hlGwlDw?tNnNI5Lzv z(cmcDyQ?VAaJgEf>FpXEWg(}+@mvC!X=TD}(Ew16TU2|@a6DV#JX|haEasc5a8X?` zdN`F`bAG*BRnd7C$c6?-NZ$g$3Qq7pA&;(BLSuA=Pu7yM7BC$HV&o-}TqbW-RmRXvG-T z;%*uo#R-#n1$2NfPQ}Azx%QU^M`>`BYhgd-m|exRh*K4hIIiV)tTdH<8ZIRBC2oq; zOp=!GD5)ixuuOtfus0Iw+?7^+=EGX>iou;=7NswO;m$!B5Pv21ixDAhbjp zMW;pwjiF>BGhgEML^UlCu8+SX^E8h0PYol3Jk?1v6GIzeM1!LWp3B(}mVBY*tH)6E z@)Iz8nHd@#oLbvw5ci`lqE>w!SA(N8I7)+~PKBo;6OlT`+*mTPN?*f-XU1Z6nc>qm z33cRLpSJi8&+95so<=-YRD*=0G=i-XH)6AE`J=|zf4Nm)lDrJMbklE_5Do548q z!eE6d8yBVCXkL$Vo%uRWdF3k)wU{dPLB~cl6y11iSiNa*lmIeybr$hzr) zxF|I5LF?$KumSE<-3Bx`N}chrvX(E+Lu` z1J~dv^Idf*lu=ZJqv(-rsp=sHR?LJYJDCXLgYD^=$(S+TYmD!Abj?!cOj8b3F@w^} zPk9GgAz0BYdRr=|Xo?&cW2Rh@H8@Ixqck{*zrx1A;5vHLmFC6%u^~JiH&+xXca)Zo zslidxhlghz3;CNBR$JA|1z)Ob5E)B@qck|G#-3Ap0dw3s2y_W1!fc{-4UUowo$4xC z#?s&@dapAu92?W%sN!?BqnF4zksN3xUy)1C8hfA3eX84l%#mM1UK8}nT>e-CnqT`? z1Y|6`>RK+xPeLMIm@iN_w^}H;Zti{ASS_T|sRGuft3KOSRJ`^)T2J(Zf4HArX?E)A z)XH&uYMxHHrg~RbehrRtUT@mWCJl~SJ`u+QIe@43_4@7ScJ)c*72@~y9H=Y)!Onwq z#1~II?DYnfm(HHYiisZ5;3#?gJnNBW{Bcu~Mm?ow_9 z2+D1<1o-L9_b1=EKDvH)U@7qYx%d@>fm!llXZ{ncB_b`c(0X+J?x9bxJA+T3ziG#j zE$14~U*5QF==@EM7aCvMf8Fe!^WT_!zCX*UOhkiHeosEz)(`p2wr{g@jqJx;cEV-f zWar3_J@L@v0nUq}7)ZtXJNf)+PMd1rex^=iDDYV0O)Vkz*cWcRv>h6Z^v$q?X52kL zJ{#nF6w_s_mfH_vS#rLK<;e*zgT=}DA5LlM5yXaFg57k7U^m?< z*i9XR(6Cpqo5F(K)XCTlWCygD5V=5`07k=^OSh2QCRk2=jKLIRAmAV>){$qdn_NUj z5RZI-+;+ikx{1p5}J2&wptaauAix+XI!qnfXxrLL<`UX#;t}(?(luX4xWuIzBlk}8=xN1KKSMH(a;lov z4ztR3;gBVW#;)5<_6~8Q-b~>*>K-K*N9{Yvh4J^0i=&oUKE%2DEplVG=(QjLDwiC1NY9<_jdLo31`1+xr~7{BQ9mMkvKxEZ z`#tETr4hw-+q*hp+r!w$H!pj)K=0=iJ95`;?>7~DR|+LBdmo3MpZr}vZ|4u=B;UO3 zbwJOLz4s~hb}IHB$9{uKzk;4G`c={={R(;*mWsBo!$<8eUxi*j{HT59xIyJTablh* z5+>JtZzf!ke%068*X@&j^&c1uux;sOAvk+LBSeSQ^ed_pqF=oME-FN9-(CM@>~-Qd zi#7`2MDt-81ea)7A9cuE*`F#hotU14EDv3h|H37I0kS-FDEzDvzX8ZdvZsbq{N0vL z6Zn zPh3U*oNymGa9{+9&x5>^109EzP|2rWpVXw94o#|=7#!t57WoK$a(ZU?J_D<`$f_BO z-ZN}So(5hLNdIwV|H#p3Y;xK-G7&p6MTnnaeC9nQ*Fgo}LPfsBrlLk9cE3z_Xc*9~ zVPkA+COUY}@U)qi$;q+7(MWW{z%xQv5<1a|nc?Z_BhZ{E&a$G`J!l3`MRH}hhu8CHK|6EYUcNKYEq5zYR&qR zNjcOtsm8o|uL7APUVb>n(|ioT)LICe_qham6HsjkBalH6CB7_&*jrC_<=F z9E#3)m>XfxbIw)$hD(26sgALp13{_6^Y7~t3yT}tOGRQ{Gs)_!1OX-4z|2a_$)@FX zV-H%HUG!U;2(}3o0n6aMY?@(Bs;T-2z}!FiZPs{i86siThUw!LO{&qP8d}&(lWI!Q zWm0S92SZ;Z7j9gWYAlFW*-EPy#lz#*iQutpR6y@Yo{4uKk)dHts!68PtLb>o=I~h4 z`UEtlLJeB$mb>GH2L=!J)gD=sYS1#?)n}7vDutI_v|#~j9hF;p-3|}WVTz{LBP2y- zAztvK6CPZOPgGRICm@A%a>4l#h;<#Mq$(A|a;Jo8yd5&x5tYI{HuE0S@_pMvSUOVAjpMUTh5Yrja- zy^eu(+L4+S70SLqlU7{M%r&W|1fU>+E1(W}W)tr+%RV}{PE6*-L2bAhYNd|aqLw>< zmdKm6++ex4O?F&sPm^k@C5hPl7Vpu(s#>pQzwO8hr!ToiNX>L6Qv$zSk40$kuoxrO+=GwlnOO(di=K#eH)=kH3lY&oh-q#S1Pyk zMWCa?v+)&U!_Q?j0eQoYrxQ!5LUJw>&y|<~;;YPw%*sM)v7S5$3*otVzMhK+O{#Id zaKv=Fd?s-`Sz_*v6&#i`=1SasNHdn6oKJ4xEA8a6VXoO(DROc-p6C$EdzR2OVKij} z%RXJyq#CT_Z+;jIs>(@x4y?@UD#1nZqZ5vLyp<_oFAQvpFPnsS8RTP!Z}lp(A?Pu_ z&Br`oGj&ClUl7njo|;r+LvV%2=9Iqe(Tj^|!Ed#pEn*y|YWnTpW|NY~+A@wpPU<#_E@Tth*<0`M2&s z@zq#Fum9z9!Z1$5WlNLbCgCe?&GIxGq1mH(UuggX@2KiL`eK5jUAs<6L(Z zFTOT|PUB2u6Nxm=glebIIPH`m<u$E;J1KLfe>6<`cMWEo5@Ea{ZpBGwY-MOa0$_ zP3Q%=>M{I+qoTjK6j|I z`>xK&T_gMN>gu{{Zr@#92iZynSiwVGEWX%zsJpL^#pB(J5EBW!A3GEo8)MmcXR46T zrwTCM-N}+C3)%Q$JhcKf)Bv>OorgNQIuG8tzq9YaogMpOBeHgMIW=!2Iw?PQcAiWe zfW70{6S>U7LOxmOJk*B_oy_v6`#V|TB!cD=$1@9u_L1V;iSEws#cT$#d$F-}axt?o zzpQv45F1-gWaex8wm`P3phK!LYI*8#WJT=Eb+v+?Xay&6On(C%71otiHs z^93#^NIHpv_jdEpWHxV>=uijRjr4gJIC-e=0NOu3kIrHgs2B@kW6P^2lPmE#c%eD- z+0~pmdO!v@M{X+TN8Klm!Np+y(4yM2_yxBJ$Veju+Tikaxv>a7XJugB?q>48MsNxM zHQ-zWgmW$c1Y%cE_{GXQEpk4KUl0rD&y$NhUaYjKPI%g=K%O?rUmu(W700l~Hw#=& zMF}?%L3FMTT$}_hgiU}=(I9?5TpZI{J#%Gg55&qE56gR=>ZT>f{nxnpf-dC zZ#XhTAOSQpZ#dqjJdix>t=Hal>``A()k*I;hlVL^g~QVpVZ=Fk3_pr1`3zJ9H|OLJ z5$R#x;Y38?xH%_1D9BrnI(0~*YEYy9=_`OJC{`=tmplu-$CM27dP2PYE_){d2a#c9 zR_^08!PAu{9)O;@$vjcNr2R^ID?(4&AbU8(iZ(YND4dQy%6ZkCj=6l^WDvNK14Vp+A`cE6;L-N- z&kt7foQ0r(4A|aWGOdygOb?8Eju?^Y@xAdvA(sNeIf?90B*G$?wy`e8Vrpd}W5>08 zcm=3`)V3p7$0G=|{l2^YYeJd)2-fjYH8SKsP-KE#JmHYHaUzxN)y)0}1lb>{r+nEC zM8CY8{UhXEmS3}jvDCn>U_U_Eol5wBTKm+mcd%{9=v|gyGrQ6*48pHsH$fg#!tZc| zU&HQ#Y!9E!Y`_uzB6ct2Stb4}9N{l!Dafx?!gG%B>)D$i7nJaycZA=--Us=OO89R% z!rR%$A-_Wj|5Hc!P3$irzgG$Wsw4bn_Ro+%tb|j0s`9rG{t+eo`;b4T$o~PE#t?IB zW?Se07Fz?rfuF~|8h$0hKPeT^-q$a#ncR)U-$S;RHuE>*+->1lV z$PYrMF^A&62lA>C{!z$rMgDWh#})bOkpBcSvc=;+4;hDmWv>M%LmKmBcn9Q!$bY8Dtd^%tzMhSn@30)Nlf^@`biA;T$t}~{T6|%)w-mG|)t%rcEKDc|(`Md6 z^6Yn_ce-tCkBij7)LOP259+_;Hv#32*x=t=pkCiS8%M0CQ`Jh0ikFy9pGD~>ApeEfb zvqUwbWT{tX33uHNf0-q!DpemDaH5im!AJ+auUt^6vO5{^`2-#wrB+e}r(dy;GB3iZ zT8JM{8u|EgHk~XPVB`y6E-l;Pi`i7hh)&--8ef@DCv$)?<>Paz0k;A@VkioqPvUV! z8h?xv$i!;aD52#n4L9xSg*TkWVp6FJu9{gbP{2}ZamiHx5t7cFa0O&jD|y>%Ik9SF zGbfU{e0&Yh>fA+j2D^)pDUXqLEsm%J=9h<#a?P z7O7C3h6X0$+{bi;oWSF!HNeyfet>4^728`#SH$-vhn$_h1j-$E@H}P3UUu-O*5)(9(9js3V4KsbOUGeH z;v8t1WX_o~jPZeCP^nbtRJ40AHWoQ*^0OqN>;7ZCJ-t1c_Aa?tMBJJ@GQ%Sti4BZS z#%7GknbBbdokc3q38^G3sT0Met?3y7&$19)nYq`3BWI@;8=j6v##DrtbE-Afkuf+P zi^fn@G|3m@$kY*IYI-;}JYnWi#Ng+CC_B3=lrI(Hk z51Yr8B)b9ohA9t2I6w@{e4-3?sG{XBnw1oqc>}z=#YTHI7AN!$wyho(@?-;!}gJ z?pGWRbu5I+ztG$(-h1YaKD@S?KiD<5KRI`>TcgT`9Wx885BlY}3o4;Tm5Fbw%YQko z)|i+@Qn_kf(@ii|1FTqMG>s~&wc<3YY<@MK#_d9?#A1OSeOpenHM?vHsMb;SnKqslUPK!BBmKvpxGFwY@t8`F}Q z2UTCI!GIjr=o(b{in8in`Iw_W5L{btnk#-REajsox%ifO4U1Dqsk;> z%_5XpJKi;BgNG`GYgAc@3v9az`6o9WF0vROHeG)5 z_~ULcjVjZqGO-$KF>{R;z!*#A@p9Aaj#%kR*3yLDHfD0T4BZeTVe>nu66+iK&rvG7 zkKS0XEY_8)mHhmvmF48}SahI1J8R3M$uwrzRJ5{+nK~tw#8e8;waTu|SETIIFnu>v zIg_O2J9(~5^Pfu?)~GUp4#PuF@2aO0C9%bzzz2MdDifFJvSQ@Di#-uTKJ62)lD+HI z8r3QUhgBq4HM+G&EO#AbW!qt1;(W?JI=7?pi?7;vV|7IJS1d;YRhG*tp+=S2(~qsI zL#uYm)5a?GagSx)HLA?M1}|I7^fDhq`ErRXlS*+4Ou{F1PnOW!_ku|F9K8-5F03dr2UXd!h#Q1Xb){5^|U6F|hR<{9Zv*?R> z<+!LNW8untu;S{FnXx`g21?DeQ|7>{oV&_d5z7OVF0;9IP&I0PR}5Dyhs{+CeC5Ih zPL=Bds&TQ;2~~;o>b&!5hN~9KMyxHL*7pTsW$~Kx?fquVX8|;-%u2tu@foe-w zWkcanMlPO9C7rj-U`Mj^XnL*)tkHEmb}gO2@4$(>!&5HvmOB@O@ujDrT)k7YVC* zuVoQw*?~CJ3oTHO4QtBD>I$v@Nvn6xhw00lye#Ayq%G& zZf_Q{%rmjgM3;FcSO>z)(_XbGGs!r^(y&H416CDQnl?Ko2sfvnSpU%r>+7SeJ&-QkEvEjLg+0M^!?Yo1|Jtg7=eC@%; zSR*t8kGGYyfCb`}ji*C7Q+^aoJgk-=cfe8MbS%{gwgkMqJw3T@AQ&t%;;F5861Qiw zI9$XDkQ=SvAKCH7cLZj!6T~9=^W z6e$Ke(Us%^ICd4e+XRFu${2x_*glgZMYMwJNxs_zDG~kXW|EPsTgU~0;0|(MD&Qm_ zCv=bu(nvSCAR2I{84^PlKviJuAh|CSuo94;2ztP#8S5wa^c847s-nau5iwL{sg%oGdw`<5Mys37nQ(aCg>#(kvwwo z0AvK1n8lBvXS}bVBWz}8Mc1)5EA6c!ZS=Q`p7y08ZDedS)8@yGC^-Q`aF9M67}>!- zKMNs=QQbegk{^+s;KU?xUe3yP5;=)<^|nL^c=cFYSg%O3o$%<@YPGU9 zUTHVGD_e$;1oGw)3=LpjAprt`La`|Z(&Cy@pwLpV3ls`JXj)nb&{8`M!Q}_>?|bIX z+?~05_obE6-yipWw3>V7oH=vm%=5nHyR>;jy?uyT=^kIt+B<`?&12@^{>LEwg8Klo z6wezI!3&-@V19VsfbV*t@~%crjN|9WY|QiC^uLgIoyZ%L<_li#Yen9em|yU`uNQe^ z@_)heZV-86fw3g0qJA{08muC*&}6Fu7TnXS4SeCn)?*2WHqMAf-Lv&r+QAo`ZYLW5 zun^?*cA~Lb>?e97U*NIzVD1w1tBH@L-?*Tsh{me$RzW9;#%eGl=+_dBRp4EMeiPAH zN8`2YcPV*vXCHOERZuXS74pQ z7rRKpeT=mWU(6yY>=BFgfK?3)Zs%798@VdJBFA*g7p+jq7pZ(vf_4ejVkJ%|*`qak zs-5{j@v?|mk~^hISOnSYSK>Dz;X&aCv<80A+(34z`aTPXypcP_l9B&0WhkhNxbA=h zK1OZCabS4UjC@tcgRsa zk-fa_Atb*&hMy|;8^|4o!6e7qs*rQ$`}iJrv{z@o=TB$zU*oA zkM|8EpmI3v`#_2M&WUC1<9#cSzDpoC=QIwq)4qokeY|hx(f0`CN-1v*#z$FiSaR~i zt-O~)t`vRuDf+OC%&YHRCF=9<&DuwOn+`YoE`VGq_T8cA!xE1lZu%Z7QQz+reOR{T z)mH=K<^^93ob~%g$jSPs6@qT|y#sQkl=pc>-^K#^&YLMs-)kW!?YpXgzBiSq?>R*u zmVNwiEAR5z((Fq?PTIG*fW9}DsPET`zUvC;d%i?{x8m-Pw6DH^zSlyol=}UdqR&wD z9mRQ-f=>M$Y-{19y)ufn7t#|t|WCqKqd)t7?Y z6NsbnUe4#F&uDA!6u{IxD2h(q*wkz#7_Ygrw?E|bWv%gH@tCD>4-aL)v8sR@k^-({JT5q#eWd@_8gz#3AC$#5q8|2J|qtqZdLJbm`PpnrhIL~A%7R-k{1 zkkFBzL+A(nd4zOS<44HWUq<*E@TvV0|L+kVM+10X&`%-E9?RKJvjp1g3ieBlK9Bv6 zLemQP_n>iqR~#!?b=Fvfe=)lm z^sDW-6>Qu-r#^QHOMw2m9k+t*x6g@x8M_bkUs8wQ#|ri~jeiAu1oRi-Z^?fOCo26h z@V}(+X+8B7g?LlK8tgE+ilpXNO5l~AEvQhUW8nuJW>;8^d-$j)J) z^jc!7$%IAJtp4eEm=^0Y>e^C1B}hS zvG3X%9q&n7F0;TN7wB&*F*aICO~wSE;o@lmyy>DUGXTQ6=n4%FFg9v~&MmHYIX>nR zs5Bx|c{Y<)hwcKMMQiUIgqQDw>h?ibx&2UAEwDis(FYQ3bjfU8+)gXa1vn~wkF^Aj zuwYl0OtFF8$FU)p{sr=)Gzw~W`_ogdUmcd60X}=H%mq*&XJQX9mVX?g?f)eQmVCgG zg`J--Rekz^{xxV$y%$Ppgj10`TV@tBH~)rOrKB{%$s+S`KC?N%DFI$D%wKkLBbMB! z@7hzc=QJJd71&YI2wcz+LIX!Pt=td~Fg7^0bEMZS$>sP~%>#_h9p-EZ&}cY)z?77G z+mu`nFjj>l%=L=Bp@jgNHM+Vx+e&q5ZsKj7c?PWlIgj=B_l=dEB~N8+@9k`AEIX|S z7#qdho{7#FQ(=8i5qqMdM|W8nqkB3$=+ zKwVwp^3+Z$JQLlYNbR*gDfR$k6}X5T9|OR)AShCS1ck4YoC!G!Y-ttd0mgcOu^wP7 z5I408UZq3Xo2k2C;d+3vSrk0QWgPvr)RE2-_5fqCIY%D6V492t9<2MAt_bjp8V@km z1B~Uj^i?2Rxu<-=8#ne~XI&h7fU)$*JnIzu%nfbUh@{QgeKYP|)J~bz=BlGC1$@`X zsk~V1**skUT#K3Mk|c}yT2W%f1JQkW8?HW{NF*0uqx%NU_Vs5$=VVJ-a26}5g9E=V zpjaMYth(1>Y4s(?HV-gXTg4V`pAJ;jzTxfNW=}MdaO}yxpc*iMoVk#;@33hgS`jLm zXbv7=Y`xMFEJUd8#LP@$)*MbHGKokcp68aDk}N+gV|U&MS|ukhe0QTHH9gzAhxfIc zqtVp9eCz0v^i-%T=v%+;n?@vHWFNd6`z+ zUukPJTeKeIS}8IU4=`5gL2?3CW|P9sgBLx(SPw8(e}1MksQgP74=^?h6>oJryoLCh%6^$|n=+^ytq@!`= z)36Y9zug>US7577%%y3K>TjB12M^oW=ItxWh&(apyE_Hvp0^R0Z zT9n>y9Xr94(@X81qv`MfV?Dswe%D9GMH{7!f7;bM+ArUk^Z;Y!T$;NKu^r|C#=1EP z_gyS>TmGFtwrX7n&TSU5b*z6^sYAF+&PF6v@(kdXJRY0f8=W-cvC{FN-PELFvwO^m zxv43~`xpf}ryS=?UKH91WTlk53bbKdOZB&%z?e+M@Ty74rsgE{0AoGC*zAr+uDv3Q zQChrtW@RhFUM)W(e*Mqq&`Q!)WHis+1B~s*R*fED>}-T)Uyh$^42*S|!Jb{_?!M7p zv#G76(dY|~+7ZSVw-9qQyGYEh<=S z{Vz@h?+Te`s<*!J@VTLjLRW?YApo(SMGU|)S3XJSEWi%>Hh%hYW&U|JvUSxVjKLm3**VKkT5?0D&Nd!<`qceTOn;&4ydQRo zcDjPCJh7eYv7|aeB(ovJYOUDqM^rA=DDijjn%m0L9qu|u(~vk-&1J|}?mCun{wJoV zr*{aCeSG?XuH`2z3lgW6bH17{^^H^ar>>h|`|*=U*GTsOHfwK~h|RLCz`dbg0Nd2x zgMH>3FSVp@2fofd5@SauMA#v5a(JANkuHVpoxXq`ko5|*>T1-V{pUhgt?@JKkC?!C zu>V}>bh-B*2o)dT*A z08ctUj#z(foZXiLKNz?6hi+U6rxaXq!1WK_fgo$ z*qbOseh*QI{N6_4Itwz5^u3d4=s!du@_QeJ(DMj|(DN9D(DM-rq32^1!ro6%h;o05 zLX`Vv1WVQ0)ZuXu`E;$Fzh}k0%kNuufAs@Z52C$|Bhr7aXl!USOKHr-$V(om2LMpt zeoytiRrg6V(10fq?LTj6&5*EhWXdbJ8Lz!(*}c{GRoyQQLC@iaps_EdKg2vnc5o~e z#UB_I#u4jZD=fKSX)RG*5=Xv43`)97E)<5Ke=emedXsERa4k1y z-4fy7VgO?8=;o*xR)bLm`LOo&)~H@nZGrf-0icIGTZ2)ni^2}eHH7?YNdE;2k^YMaDgFOJNb>(i z@sRta2!BoSNdGL+NcTGmk#0GrJ<4x2g`f$*mC|2NG}1Q`jdblqBVC9>lyi_m$WKv- z(KkaOM)5l+#Hjxc3R@X_KZTfGK8ld^JRxWTy{f^i@&!TvEyA_{fUOX&x|A^jwW`4= z|9^H0wM%Y%1auAJK?UNLu{9i#x_4_TN;irEZGt7q^%=kPC;cHAxyhA}HM?K^#EBG9$IhZj< zX|Y_Qlk5R^xE^R405Z!SBuDMrd5~SajDoS1WKc*-i>l`b*+luP`nJLW52_KCD4^lQ zDpJtjfI~jKOAt!1$srdvO9LUa$zOOZ>LD0jb$9B)%1b7|k(gq(*|$J?xkzY}s)?^J%?MiG)7$M93--Uhj+-~f{2ZCc1V^G!@M_ImJ~hcn;* zfSk;i_W>lJe4YA!54rtLWuTq<(y^>Q-iPw&yBl%`O3?RvMIRO{{BW~x^{ry{@6hSA zPX!ykxPU$a8!pAZ7wyfKS1!5S?7I?j?{(Nlq|?496@ApV>2TBc4anVTv9oSLXN5-~~^agu!A}nA+g4}E1U(3yL6=KMdKBVZ^tcXe{P>sn>&wv1N5uyxaGVpO0o*0(NmH@NZ_ug6`ESzvkFaMqqLrs zM-^Jv6$(xBIjt+@L39&nY5_FvT>yKBKx4T^7xtWvgQg@@2I9Z4;FqR+9A(OP3G!lJ za!f}ZY7*#+He@BxA9XNG3j@-DWQp`T{^J%x!*sUej+_|YkUJ5bg>?j^AxCGFhMPp8 z7~#ppZ2W+DO9ViT*8VRXO))Q%7`UMn90>put}oDSbYFK}0Q;FFv7>M*uxm?0M`J@% zLvx4GKX`LsDv=7HKd}1x*@U@26;7IyvG5++@G=&`s~gyfzn&t@^jtED?9(?6ha1}( zugCw6R{G!B!p{LRHw3VO`si$UB2I><(Y+$r+PKFA?wkouBsm8ou!-M%{XlC75t-?^ z8K6?sPvYGefI9NeReJhyZhg99hUVh&2GY4N9)=zjd4MD0ndU%OFOcn2yuH5W?$Q3> zE(?QCymX#@<3(cY5o+Ji&M}^F=V;gVq0upOXl#4$2(l5_cqGy{D20S3dXFCndgj2E ztl-F)0N@)M>hInj>>D%_6So3?Ix8{SJJJ{IS788!I(#V6(j01qB;ff5BnTZRL&H1G z;gR0a-a*Ss_5FDW2y*9WpSgR$>>4z?2Fzx{`IF#*&D}2fb)!rK0hm?b!5!|x2O8$^ z?g2+lhk^rr{kNFBhO%z88ifkSIMUnS8yp2toU9U2r%lcC+qB3mfm+}n1<1M*%_C$r zBT<1nN5}fQcl3^^ZF_8FaGRPpuRQ7k(9L@Sf1+=W^#RdwEI2THqnP(wJGV4YgBATH z+tSeJ5G}zV`+IwlM2P@&B$4PKnQY&x!T#p33G<$mc zgSWuU?j55ywq#X?`h%m}xg@>)KM)+-ZhZnEJ)85U0+Q+-sj2yuaQalB!6@`@Lxb4g z(Stkm;11<}3nha%d2ok1LZ*#BA$p=UxQRDEwYS~uonhoW4t&i#sVyfjI5lnTT2W#R zqiyjtEiQ5z(7`;oLpTBN-7jhtkwVu`Cdz5RVsGIrXr>J!xX89z8F_GrVoqN~?`Dw+ zmqe)tcPQXwfpJ(*h;JU;VN~qNUcv;)yFG1cZzj@acru*Kgfp?kY~hwlz-PrJI80o9 zk&UyZiTSY9%Ff2h)q^|Kb|)_8Weutjw-J;NMsp^sd^M%%$b%eKk{u*(DBtgPZ}dPhenAX}ENY;;nk?U#z{fsrlaM0f!5zk9fb=l- z;PK9ECK?uafO-6u#SV1H7p}2vvL%EmENZe#-qwd@4k$(W&~8Br3*9TS#~ca02zbE~ zGa(?t$;A8t+!!n)g;nD6aw)d}@|I=6^_H{b9^4`JoX_?Ody_{Mu}*EScp@qGzIES} z%3fXAPYX{d4>>3qqUd^gDMwSb&bP zR9;M`(mYCra3w}Ml8PlOFI6nrPEV|7^&Jz-Et&^+nBA0LsYnm*FzXf?W{ScO#%7ZA zri2G~n3k6d?jxUYrWBHUoZxYFx$;U<>zxd@fz}?T-L>0nJU|L3>%|OGj_kq{7Mf_> z?J8*@kxj~{M-T20FE(Z2`LbuOP=y}cp} zoLu-Crf^c5TWkPx%hyg^Wc{3#bJJ4Vpq4+S;lUkh4-`uAw)7dUJGOgphkJ8@0d360 zU3nH6WqEmQn%>r3NEZ`VbzO>C{G9SH@yE3rb;SE^6{kl1$qg#SaxVRi*5AX;$$Yy z$ES{+_rX>qbDowKm3AbyK9yDqvk(PRXU-S#mFl%#qAcPqnL9i~?r@M)K*Q2w=bwJTT$r8m+du;s ziu)5O{Y%rbvUh#&u|y3X+@S>6R52VmT%zoK*=;}aj{&*u!-G5I3-_YUP&Qs2Vz9hk z@2b=`?$Ahov`Wx0kAmrk2QWkZwCit3Qp2LDO{?`V2(hjK2> zohNOddvJ$tPQr~F5AHApn5it>qv63F0%a=;4KMfdOG}(Y5AM)|JM`cVaqmEY6;fX* zzMOEPI`XS}p`nxufSmLtU)SeL$unPo;UZ(zc4J~L7N1OGj}#-8q+L?#d8YN)`s91y!Hi0D*f-SYW@-OV`X*)4z?Qig>x;^z)ow&* z_ie`ZpV)R(tm$qnyt5yDq98UB<@<(CMw8Lm$>@^79lC5ci#IvrOM$HDlGRdz9lB&! z0oI|5wsN5k*BtGceoL4CAGSXCSaQv=$xA=f^}z8Bp-ad8^VdFk*Yu^+z8?P}3sr8- zvE*k-w&OU-p7)()^RIdG-s!4GCNDj==R;j><5oHrNPaQ7Z3X{-*HJdV=EzEp@diw; zW7xWw0TRmxj0y@?`vh?_;+G1UNbdJedDGs>!L@hXBQaC3k3P2ZWqt`^fRMIW#{SB* z!7|_To^K}(g0}xAq$|F?JqW%XKK5$n>R+_95HJ#gflQ$7po42)e^1rD{`-8RYuQ)6 z`Zb&E;^a6a{4krB43;mYbLHmz$dYed4d)7|Cv2zA4S=hHH-gLeV`jb<$5znHM|t`E)o465{_}h< z_H6=PgKD5`YET0fa0f!#LY~(s3SUh$uRA))9_1ir&@S@MV-+H3cX)YRiFQK>F_f=F zN}!#*sd;c)gy0Yoy^gmr5g`I6V#ePh(FaRF%!s{G;H2s5SQBWs0&yB~WU4hq1-Hv`@AT()YLc$vVU- z8;9I7I&mC70IlkaLT(-6$bYi_NMDW7-qfxDB?N4wge`$UBWGCu+gn>X)za41S}Ib) z&n=9JWvwiLtm**t2h+<&N|+31!i;Y|@7!xXXIJ^0h$Y2KunZ%(g~dTmH~=SQ>-O~7 zw}GbPa{PQ4AwG^Uhzg|o^8?A?7()78D(LSbJc=KUrNn<0;rH%h?ANnvfR=K}#N0zyUg{(1gT5NLsf_0nlGk z_*KAI`Znk%6#n-${`u@@pg*bb3293nRT$C#0Gj%rb*x~^sPT)Vie1QF4EnP&0{LIA z@h@iAf&PNRZ_)UdurAPFRQNkI{$=cyp#M?fM>PHwECu>M6#nZp{*~-apie3MKi2rQ z>_ecbj;&(_`xA}7k^MR77u!Br!Tws~U&Rr?)+ziSY5Z$A0$3LPVg>tejlY>M$C{P& ztCR_}3IL#&f+iF;Y2QYTU(cFBzeM5Rpz#g%3eZ~>{;0-pViTap75-k0-@;xC`jZNu z+N(<64L+f|N&DUc`m+lCPSDgwC7+PVzNpY21D$QNE7)Ps@~C2MyuGXZ^aDxj}k33^Q7*J=Ehvn`;< z6+Zb(rMH5gRQP>b`jw9HU?qE{#y^L}HQJiRcM5$pp4_AG32EhF2mL+={iuWfO9%aL z4*INvzFe6&DZf?+J>Z}t4*GTn{jh^R;-J5w(6mVYu|iY+zgKADUoIzpoD+S6LX-TM zgN{4sdmQu!9Q2<#=x;dae|ONochDE$;w6kW@(S2;0qU%k{8i2qyAAo(0Z^a?C!E<}XX zR}1MGi#dBC3yak~0IXq8Js={evX`wGQH#>{1hTQbxyNFbQZ1G-d(rFZ4LPCKv z{6k`MCJc;tfDrLj*%lqes5y&o5xq=GTSD-s4aHBdRbfSeD%V%*!k+E zZME~&i`#1FtCzP`=G&~7w^im#?o<5JD)VjD%iAXNwf)+R0&)l2E^S5;tQcFlZe*J@ zvROB>O&Zyv8`&oHkhc{h+oX{#x{>YDNU8-zzFp?qB5kJX&>^&P(Xt3AOGk#|7dB`( zDu7lz)ymM_(U~nEEj}Q~H-k7{R^&hg$W)QU+-!#FTy)IXtn~^+YA%_fd&uNJONx&^ zVmL_S)$`;u?!#-Wc=&)h6N}?R!zfZtrWNKM`kKro5g#br7`G;1iPe`CHA(dPsZ?Ud zylpNzr)Hjz3{ zprcJIl8)x9a6hF9&;o4KM}OqJBtJeWKiL@WEg ztb_#fVDbd2kq49K!Q@FmI}awWBRtX4F%j+D(lpuL+}1JGkeSZ}>hPwu`p$!TZbW9% zG5zCz9wT3z%i>ZhZ)>|s6!?C|?R!9e(Whr@MHx}PBG8PK?>e|f8WIBosAWY3uE?<(NJ=+EykuS6635%v5=>KR zIIhliO@`g^7K|N+q=x+l-vZ6{VDg3xYaa-_+BAu)2(c-|{)PI}Rhb8q$HC`3n7oJw zljrtrL>c3yOaIEEw=H6)%_{X^^5m$f_+)>2N`8e}nbYx=Ld6Q?B5t4v09gUJSB_=} zTe7MOtnaL}m>lm=?<>+u z3l*JUfup1&&yFr~8D3CFNh5G68a$Xh4<;`*Wh9e%AdO0DjkrZ`>7f0=!l`sR&lRSG zadYp0l52P{c^*vOSZ{ydn6bULv#GI2Yq0@hZ1@fic(<@r9!y?T-*HXB+>6IDnRs+c zzY%7yqg({BEkVH)Hr|wbUD*|zt{CRd0ee?&eg*gVQq1JwCORx#(X3q3Sl?bPjh-Sv z3WW<(o*&8su=8N@N&++E&4uIem0B70#+(XDUC~zQmPl)sxXu!{WfxOd>8;b%z(V(- zm6lx~tp}4A*{ie@(Z)QOyePf-fL#diu0kFdT%~<+sZzVAC0wFn`ewFhfAe7SvU}Xq zaOuJ1@sS&DFw&_!PpX8UB4$%D!BVDf;JBd0nW;ZEOvXF+Ys81!KB==o-LI*?w*&JuYZXcZpk z#Jg3Lyzo=tlGIob1?DJlLMp-!^kDK_s@Q|cQ$`gJCNEykU!chy3Pz&>-flQJ7%XOrCfnTB4vTjnAzvY`C{2t(3IHlv@f!N2O)i zrSV|$+^!$AImW#;(1pjMH3fV-Eoy$TRN@QHWGXSA=ebPzi-Kf$)?DXfP(QhinCg(5sLYW2ItI=)vUaukPTjymTV6H<~f* zH|xZQV&+U@GCE^g-@4_gIXkfjlP8~6xqe_sAL8o*I%NXoY-p&zdwZ~N(CiD2Xzq4N zoXX7WFBiMZw3VQz%@svHk3MX8eRD}VA!l^+v7==1zS&%etpa8kqkN%KvU*FrY&W-2 zkwsp5Vp)S8OkN%sI`Kif2a~7Y+ID;%s=zd8Z8^W#LSSn=m^{%M6?bc>ZhY)AIdk> zMGLnu*UIgf%ClXjGJ+!mX1C)zv!a$dQybj_qka0_(b9DcbnjfC?MP_|c+mOz#n9ow z<>yVe*U5pXG5{NqwCU5a!^78E6j)z{01df*{gT;l!%aci2KzMm{lnZ}nnv+;6 zm{W7{xV5W2p2b>tj2uG?+w$i*8js$6xMt(fvn;i&_Uv{-$n&vlPM+-_diEo?1vui} z(6et$UbXH;8&_`l^fT4IIvzLwKX(*mGS97S1f>sdE+>TGiivZRUC{r05q5PQ!9+y49K z^}qOi@Z3;!=%Ub}5c!n&RQhYyb%!jEcJMUgPx>Ba@7f$XyCdt%bw?~-b>P_3&%MFD z0;Qdn?<}9fcPM%CsFm*}p^YKZS$%pXquj@zyn6icaP^__aTyahBG0N(deSKAm0Z*1 zwW3_m%Ftfe+kNjq8PaUS^FJrrH_hHoba2}DcDCWJSS+-T*J0IRcFfvWI$-UujUotI zY+!Dc3Gj)_*ZG=yVYdAWj_-|zobvL8rO9d5qnbJ}SKuQ2B zKI99oeQj#(>&Fr02hiXog%aEiA)q`Mn-f@jGXfuNgaMff#~(2uPT@cz!djt7!u?=T z#xACC+QLsGCLtX%?3+!vBrMEWErpQVMByIBuA&ftf>%=r%#iCSj0ya|3mG$r2K-Gc zg#b)xqY#<2Q@9G4B^1UPdntv;>_!R!deTMV6mS_Sgb#Ws1jt(-h42I6u&^r_+d<(n z#)c^zW$Y#juVf5GCD<(se{ReIoFwCKq4?Xm3m5}_o=NmZVE<5f8!s9cM%KJ=C?ZF+ zgNcmoWDKrk>>BP8#`X!^Kj0W^&5|nz8p%*uvQRC`5gJ zm_o#VghDv|aSCDlCn$t-K1JaqW1prF@}HqFYGJBT{eO;VRL18iObP5S@Q)J>r+kUR zt-!FM@Bm|9qYzH}28A)k{*JRN(DUyUZfERg6oUUN3gM6cpb+u@Ng?E(p%C#)*(EQeJjC%bgu%796ZEM7 z8NEPsMs%K~Gy-*IA1F6(!2TDDyx0CO zfcmDDhU|8&!i1KkH33tLebA!2Ywi3!%kN!wU-kV}4@gtmg(+BPzEIw9PD5CS@o5N4 z)}=H-9Sb|)4XO}zEDQ=Wwl1w1YP-M$tj&hq!UQa~m(mkhYT5^ZNCwy5N!O&ekK^3m zD{Sa_;cOs#G#j=F8*mY^lzvdFf`;d{w?E|TU3({YL!U4K*C#$2~hQOtSQTn`C=W(udw*5wlIeK1gvJp z0?l64XoHly;&`+^nGR z7L=F5-4>AZdR#;jVDoxhL=PjZL71cv{<#Ao`R5*@;h%#DSG^P$=@bv=9HMym=TQpb z9|B_bPgnrV{)h#pyq6_ExK zo`4g{&!{nekT0m*-1k-#I|~PYojX}Xh=9sRdCTK(;K2Q8%FbgGB2>ATO^bVF4neq@ z%gMYSgdF#skmKzD=WsojTQ1@shumFC!K54wb85a9CA`NWcX^!Ou2Uqe)3+nwZCh~O4LPbOvV*s6gj78r!cUd^801#M znIuPbPY204^Zj%}+$-b~*?-P_Hzl+A^1hQtUn}I0b--{BJVU4C2E zKHhhs(@o#?kSoQ$LyA7$_w(p`qC|Z!PG#-mV@Do+n;=(;eFqhNeC)}i?@`F5!E+vO zM}*p5)}v)3+INrP%jQMIWZoy!sw5QQ!G+vaH|h3h1kaTq*XwRndo=0(tHGK#BU!fs>_u zSRUlncM0T5=^t-V^feXG_kPH|PVm*hS-%$_$lBLZK;JcxE5*L|D*DIKx^T|nw66|Mmi2o>0eu~iD@ETY6@9c8p~J1e zeGzh{l-IaDYv0Q)bzI-)aE@s{DWcfRA-7W!O87OLtKVJk^je0^(?D zYwl=mYiVoV5(qT%IO~6VYb&Rk+nSr&_}O^PoxS}bpD$~UkJV|$9jDbB9?!P20D?L! z+9BJJo=#^{neYV84$N4gpz)Q$OcZeKgc0A6%Fx%(an>-APFn!?PVD#`p!l2!jvUVj zsX7*po0AbjXOCoJiCHTPzTL)LI=m;U;nuT;R5Y#v*;^50l$rwHCpCmKnN$ofK}TUC zCE_^p+9hAM(p6|SZ&he&Mh6wT3eDx+ z8htMNs6tb7`Z(yz?YI?OpGqGAFQD+Bw9l#0ui^Ss{@20ZWy`Fv9`Xvhid|qm%(dy2 z4*OTKQ+8U?e-86!3lF-6U8>QmSffH;fV6E6`lSx~l@2=XpdSQHQJ3O(0sKSP?{uNE z6~FW0-zS7T1wBHZ`%SR5Z$F!tr<_A`soFs}d4Dz9C9sL@>jXli0K=t#DIO z?8dY|mYK%4P00f)5IhH_pFy9TSHvk&A)Rbab0edZiWtuXR_%4h&CT*yMjHhL2S@t? z-A4Cy*9E%qnN=)~ofUU&Y3OKdXliKgF!~2?4ooFd0Sp(czJ4}g?oWl2=433qXEu?} z#3J|v0=sh5Qv`p@kIH%DaJaFp@p}C4Xr=$1E&RMWP(K7PxBBR87zn{8Br*C#@cBWH zIWpF3f)h#3!3cRz5fPc`xfyIkR?lB3v^D|>^z`H9LThUPGlX{x8%XEAco=$A7^xeZ zNU=H4)rk>u^!E1#M|-m#6<^jiHP3I;BC|yI&1DThY!2{WQSIQcEniO%N9_C^m*Uit9e-n>$dy9Ar+!O2_u-^q>Vv~T=e zJtn@~D_Kx}LM}&%Vm0FUGSEuq!O1Vs-!35Vi>C?T=ZmV$gOm5* zo$Y1k%z@z-mdb;Z&%t$5P}?W+Y$mRVOgXlCvnyMdF}kP2gYH$N2o?c{$Kwv`xs#0| zZ=d8*?ZL?dp_tdO4ju0nSImWOXTs_+8d*I! zc|H$$aPkC7sUpa0gnRq3M|e%PVBap7MBd{lmK$FYcyRJMKA-K``sr}I-dZ@%q+{uN z4ownCo3s07iaEBhj4Gb`fFxN&_=*xM3l5G?U%xZ}_3rQu_Tt5^1~+)} zY)MP(Xf6)su<#3Tlm{nY@AeWz!TJ)lWO#7$+ES(*pBa6_+q=!4XasM%FQnB9aBzv> zUKuL4ttFbq3!#-Z2V+pj+$n7gaI`58PCg%oG~vNlP)U@$)J2KgFe@6K2PaSOhU6lA z6B0b`PT-@H3hKy%llS1{!}N^+cLSEb{4BSzje2nMr8r3eQx@p-{QB5~lP`buGHO9W z6UKcSuPdW{=AdAdH{ELrqZu7Bs{&P1(`g-Hq!L}T`^@QZMN1>Cm>!%w+D!%1qvlLk zK+oe5rDV2Pco0F>-;-HUH(ZmCqN%7rn|o zvEt%7RC%$yJUDp?@m_+b@*~1mlvq|c|7>@l)f~VFy@jhBwbmw(=`~Te4-y?85#k$W zw94+YCqMR4%tO^3QE z9-O=fCm&8>Z?&{s&Z{FI-uU+5*d%XM?)M}^7YLTGs3r|UK@U4xN zrEf2IFQKsI$iKCvqoVvf8#^mVpR?a!u{zivi(m@}_qTRkTaJ|==iy-y*;23Jv)aW< zf$laH_lIjT{sKcKX)7|C=Pn@Gi)>z+V|~fj_4!gRwCEyZ)%JyK*2>>P$2!o1lV5x| zdAUj!yW1`vjJ!kf;=;!}l$Qk???}6-aPeyZ)LuK!0!>c_t{}j0AYUK%)z&5f{>_gw zM}3>CLl=hDht55@{DT%md0>3ylhuJ|j@=My4gtg*sj8o{VBH&g0^(hkmq8N|0< zUnjO!2X+x{g-%;ybGV`ltu5c#MFNiKVgW}4CRiL(h_WJ#qNOYv%(M^MX&Qjv_bj`& z`o60BCGH*oW_STnfTc9#eA^6bi);8;U>#$_Yi4F zxDF9Za@D*gX<{7jhvzAxJ0SBEew3DsqGJty)MizE>p=X{MIQ=kHCTjnP($9m%Q{#8 zZvvqvzvWf=v7V@*%e+4VxgJFk_YY`lY@|=(6Oi1bi`+|voMf$p`=t(wljr?HPWomw zRg-c^+h2n?Ixi+ixDBPq(YEu^wDQg!`_3Ch6noj&`3UkkPeGJ zhkYLBBx}(t*-4zg71JFdEch{o{|q6WQ*-j6u@bb&#b`@U3w|x=WoUb(gXC`jeGvKc zxdHSx&_Bg+N<%sEhd@&oM!@w=(FqPK|K)5R^p_w&&CUn;yFt^rwEvx;F+bV%J}%Nz zcPINk1Df)d<@qvb>LObO|0L*dpv}JoG%p|MTG+n}A<_89K8OsddlF5^k4HeS6Z}@t zb>Pu(K=}=Vw(_>3_+P^z_as?`3HD;}H^>O^ zuLLcRDy-rfK>u1sfZwk1FJ`@&e#rSUu2k3qjl;r~qI-@twY z`n?MOd5wP~I~QZmBMSc_z9zM-tzs`{SAqVW!f(*{L3ShPhwVD6VIhs*&31zRONIYO z8o!s#fc~z+->31nv3o)PP~ktM@%z{ZKtF1isfK-2 zrSVPnIOs8g6#$UNrj)$__wipKz~u; zzg6R>*#|&>P2qo3zH;nRGl(x<_{S>gW< z^s5!R3UxQG(5pdDD)fb*rxkiV=(s{(13IbDji56M-3fYLp}RoeuFyL`-=)xFpzl%W z*MNRNp{GEjej>=fxh!~g}=t`OVs}FWdYFNRQQ`U z{{5^I^a+LErSTtRBcOkv@L#3z-^})c{)xiRX#BUbdqDrI!hfsAe;fM%=$|S4k81q4 zv(JJ4rNTe1@&A~88}zRg{tq<%JK58qPbvJ<8votQhq2>1gLCG$fBTY6#lHne~jG$`aFeyzsCPCdpGC{6#k`u^I75;-7|MToUpnDYlhc*6_ z?9V`NSNO*?{$H@a2i>pmzpwF+v7dt;R`{ni{&D6*+Zt2&tL(N${`)I-8R(l8{#6?P zuUQ-DS1bINYy7XWA<)wbpT>Wcz6JcG!jFKyOQB~peXAVTL#x=G8hWTWF-ATu^y82j~w(_u?CQQStmqi$5QJW^xI1QbWQrt4mvw_Sn~hv z;Gb{%!s2go(APQWW(VErpm#XvS2^g6gZ_|%{+xsUri1<$2mP#rUTakWRRh09Z&YZy zeLken!82sp#R-LpLNg|O00NcPltoP$w5y$=sO(r`yKQ#2mQ|u`gsR^ zrMyom?AhX=2OV_OLBGyHzs*5^%t3$IL4U_V|Eq&uMwKKEs-Id1z12ZS9rWD}`eP3I zM-KY84th0ZDh@hrbkMyH`c)1(>7XBU(2qIjzjV;wchFVzj6xj5+T@_OI_OtA=+`^w zcRA>fIOxwi=x;gbA3NyZI_Nd>`3h_$dpA1hpo8A!peG&l>mBsl9P~#V^f3qhLkIl_ z2Ym&9kZ3uW>}_+bP_KL-6ih5sDr@4=ve;4i~N!ry?F z@@qjqj`@%74^#T;b!qFg?}w*LM48g;J*a)WeWe5p#KYVC|ttR?*si?(9+)bgZ{surT(vj_9^L~ z2VDhY?-J?H$HV0Tg>QhqNufia`xH73`XuzzWfIwcH)xvkW&ZC2{c+IvTH3!Jv;le9zWPCLRMICv(;7kM|5ni7Q1pEq^xrG=w?NaH zP3nId^!wmUnf?!;?}mS#6ZT(#=Y$8)o~Un9d9Mb29pq(w_k+Gzp;Ms$2lXf0=leka z71|fn^7Nl4dBxuEgZ>-ne~IA#8uW4W2Q*tQzZ?yd?%_&%uK@ic&|ee$cF>Q(_~!*Z z0{SS*hd-WvALtJ#^h2O`D)~PS`lsN_@_z;N&lUO?pkJiOuet)|QTW$@{;ERvgQhk2 zpvXS~x=r!VyFu3~^l{MVfR^R^CFmCTPmUjFK;Hy>Cf{W<%@D!QuyxGrB#@z5Br!LeNgV)c^<J82?uIuf3>(*hux$aHijoSeoEZYFe^nb=G;C84V+m-KXaZ`6#YQi+rq z0jTx__E}+B2FWMpGPY8B@mN~R&*zd%gu?VxG!n&Ix04K88#+p3$D~;*HRE7%W3xqL zT3I-OH)H4G88ewlSxmcRES;FjI}qL_kh=roy;A_V1F>BJaBprB(O|35Eh5^XzZt0T93>t& z?V3C?v*Mfec$q5@=2iI?nQar`=9PR~?0j|j`4&509e=*X&Q~vOi=D4t+*UhZy}Ye5 z-)7yPtukNolVWG9%(q!DZ>!9=Suby!%(q!DZ=0R3Ufwo4U%k9-cD{Of+w6Sx^0wRg z>g8>h`L^igZI}5{1u5lim-)8nW=(BUDMC}D%)3o5b5o)Z5F zH&Ji57<#drn(WN=ayK>End=2_YO*tTl-wSbR^N`2STWL|c35h~NK4vb zi4`MFXh%*~jLdtB)NHrwEmE`HqPIxRc3a*eHB&2A{YHZW&tQwQOwuT7-&zW3TZf}I zo27}=^3@df2;1SPO?!x?KB1+MnRhs9(;j50w`eKs%pJ9953|&d)D-qO+u*O^IKWKARdHg}2)&9~rbXvh+=jj^f*+FCR3tG_w3n zjSdIcBQPIN)HL=O+|=lBfjtWIp+-w%`@pdfX|hM+CdX2w$sUWFnjAi`M`J!fsrlIB zag$>~(qxaw*|DpsNp@^LY{kMUbKg|doQ{SkqbXQpnms_HF^79c#zT0K|h!4Y3F%Y*KSFO17ynDs6qi9G;vsqqu%a zzzS=vD?V*bre^n;#EmERoBP7p`gkG+(muomo-iT$!%nqw_To)sqVm+M54-NN*F=`PID;JEu8MPV6s4ndIhj5%8<|ce zW)pL1>rzd%A&nN~nisBvQW@(qQ%tUQd~;H2up90 zUx7-JE)!Fxme@oUWzty{vaP!1EP0xO+@y9hhcPgZ5PP#ivYERVKyqbADWt)c*&oYH zQ}0X6?U_#E?u1LOG{j}^ucUCxBx{l2#b&1xj>vR65s8H}_yknkn4!BYx=aLj1ZJag zM=M@40`c72gA+(lz>c#($zgOKr&t1OgKUVDQ;Fc z^44k$?LEDh-~UO5Gf-nSTH7RD*3mr31Wmw^Q7RFhF@e*zXOG%0DV54Gft+Se;C@rq z{8$VZK zWb+`=oHj#|u5E@GdE15y6C*lWx1PUNEJtG{6}$>3qj7waU^ikrp5KQ;y~Yws<=Nbv zCgJ3`Gzk*nTFF^@nbd}AScHc zA>K;ow}4gdpe@+`BRVI6Twvu<}Rm&_9&@~yEhLqI%lBN z6Kd0_&e9r{%S2j8T1=${L@=4^Ty@ec#8XDktO87_$kJLg+t)3;wJNh{R-8Xvpm9{q z$cjwJfrO_{MfcDmB*oXc`V%U}d|N8_;f|YBfrmCCQ$F*$4n^*>a<*jJyqt~Z!>H)* zYMFVw)rE4R#UeqgC@wDEt1yN$&s67#gkN#kNem&phby=l`V=hCz(xJs@{A7!EPTw9-d+jhUN~VfAHo2u6+Z+kpWg;kG1Fi6o%f(Sa=Ts`NSgFxCpRa^%TLEkF+AXaX8%A z)_6VsceK*~&K7>&9H<`x4qLsL2Ox>{R|I>%^_U}Ly(Tz>2LT{2+*ht2XbmAEGd(vm zLF%!=l(={e^z`Gr+q#eq&Bfylq;p?93_YRV;MmTQUbBC9-|&st&8WvT2fBLkpA$X3 zyRcK5+1K1X+8^B2%j0r3-{}!j!$a7{X6G0e+Bw>_eQ0#d92(o+I|8kWNZ+6o5}MSl zmZjjxShtngklc1KF>xzuHmhp1ccd@aZw5zi8SLJ!8irkyt*w$#i0*;WzEQY}cGm$J z8s2FRkMxfA4q8^K+de`-kU3i$OQYZhm;Aa>?B1JA?BpyJ^!M%PHDxsRS(5Ps%K6S+ zeWODo=FY*5tnA$bj+zby2m1PNF?kJTHBj+&`$l^EdxN9B5D`@(>eSl7T8Yd`z%tm8 zRVtcC$SRnyXy>TnG7&d6GPq6k4X-@v0?@^K0^i=p9P2|7$ASasByG(dt!*u>om(2P zH#nTarLrvzjZQJ6zqi-wSJGYZC3Q1&5b}e$J=m{E5BFvJnMe>E4E7Ig6aJA(c-!ZC zWGgUxdi#U7z|8I)qc^r>RfhV5qgMC8aAXby$F{>hr5z58b(z7QUFPn-(O$Eutp(eP zDgLF7)YSaSZGrl!K!df>k&%5^bLBY?{~-o#b*-?_aP-II5y*7L*y&k=UXuG$!Z5aWgU4$za4`yI>nKv7NHiXwLy6t%RdS6eUPdw{RYZ0w6`qOaz(Cm}iqvA*az=2t zuT-5zaI9oeK>g0-n-g5D5EFLE>g5EF+i%@ty|_2zHc95s#}Mg^uI|pZg(u$DnP<={ zkTb09E8UH{D>&~wJp_><$$`~HbGizJ#GEzC+HBUzO;o%Bi=sHl0 zZxp)X#v5NzOs|>fjJujF-&@2wE4y!ywr*pqQdpods@ZxIpv*n+35?`Sk_Fw^SfnYeTu&6%eOGLN24^~ zY+e*grg4iaYO+h-Zh8#)PU?abmgR>;IL~C6Q+i0^PT2ebV9}On7NxLCTwX5a7C`jX z!q-X8@?=tYBeJxDa8auyWv42!EO_#Y$BVePR*&W=ZlxAA&MlGFoR&sc>8;b%zzRGf zE4puZU%NRKnZgtJJQuY}Z5J>CW8XwqEK_`FE25(xZ(=O0wk&6m9b+Z6$0CMsB}O`u ziX|&ARV>*~PpoJ2+(|3Z#k1+j1GD&K0iRb?9+MRTK13GHukaKs)k!Iud)$4MBboQcij*uW zQ1G%uYO&Yo!I5pfWAwPXuzk7m@@}7ae(#>#9*~N#aZe|ltS>mT*{U>IjVLFRf}JZ* zUSc>dc;hCUlw4g;@5|Tcz1@{Z*qWsmmbB3PnJ>HY%4KV*$2;k&gxX9ZO8jP+)B7+5DIJuxI)XhsmgL#gl{`k=7D zlc2In+&8?v+w6(b&OeJ_-9WH=F|=U*Sp+qMcxBG*K2=%%8Qhg;kx`bGG5!f}1?F_& zU6p8R1bZaqTP~Jl4_*((&0=#nmB=I_iG1tR5>@4UpjC46!gn`HQq!}&n=YJ3@y%jI zj;XBSBDK-i+uPgG*o=1;&DIJknp8zI)A)EYn&*nEB)^avtW0D1-nlDT$-Y=BL+=Wu z@;uBcO;NtL4ogctoaeDaNvQ{S?=bmm$Dv?%Zv_>j=`s4Ow@WL~H&RilMx)rKE$=;n zk{lyd7}lUrK~Zc?n1q9ip=Ydrv?4Vr{z#-Bw;dNrjnUmbkpIqHiSEu?CDrk3CI`~4 z{Rpvqt%K3no@spWj~(_R)0Ir;G@Q~yCGwy#x;@z3)=uY(<;*cGh4$uq$GH4rPsDMP znLb=vEc>FF`NdK-HJx6xHaIoA4<9jAv^3HxHlDzqClg_OrB+dOxX7qKV?ecZM1C3Vrd zpcM;^JB#0f)Jl<=7)#MqT{BvePT`sp-s{Qpn!qA81KW8xscdmMs?IU4jk~~&{RNZ; z+aw9&7pn>51KeZ^PmdQ%UlJdTF8W+Hmx)z$nWt6L{^?jII*|yc^1K03Qngqc7**28 zg$83HoUUY*gV!nBE1m@KnA5rjt)LY^$6)VR#R~Gj-+|i&L=xEroS^+Kn|CxwE0;nW*Sgit{KKC{~oSn^_Fr-i^Fbh#2b>@5#U#VW}CCc*L zA&n8sCy4KdKo>o>=W`r0l5a?k28b_cOL%z`}O&{OW9lE)s}VK9m3E@8*z(n8Cp z=%aTbQ`mmkabsgqHPe8#DE@S{JLl4(blb=59dr0jFbk@2O^2~(b`Bc}&0vqw1s2%t zU8tf3!WZbdPh3h)Wpwq9>QAxCOKR*M9xbo5(q5jkA$G)G*tn;wqCLJVF@@4EWWAwV zQBfUQJ`t}Knu(<2_5U)fM%5$N4V5^^O`q!vo~7G444>m$meHFQ+6J=<$}M4;6;<|7 zX(xbT*rd7Sg@rSnu_uYmKqlrg8OPUj1-zWqLATjrnKDLrm!!s6|E^Noja%}FwLtIUYz9P$OsLlIzY+u+UYY`_?xFOtcdiZg-^0Noa)U zuBSasrC)ehyOO%Uwd-1RD?!e~!y>Y!&Z$}L;u52@3whUMd|E2* z%lv68GMeXJ+FgYl3rfDO&zEwcMHd;Xw&OBA7N1OGOBZbMKpREW^GxdroC1$H>N(qJ z?~JrIZfOl0v~?*@UXT09d^bSUKqWft8|rhjV*B{$q(NWiSYL@Qt#%_iyKghL|HMY@ zVySRr;hp_xc_cOx<@<(CMzMaIjLt@A_T}!#vn3!UB$v7NBlW6Tu9A)Y98aMEPrKqv zqdCntAFNL-jrIigNL+BC2~BjAe-Pf!uU-!@+O-vtd?Q!->KYr`TA$@5QjFk+EC#l7 zB_N$JJ#Q6Q1Wf=%)sM3{^ccq6;+!(&(mO{1e|z-oZ=XNwV=GTmNWW^f?l^^k(3)c_ z0?BQsj^2BiX!A_QrL@Fc~ZI(qkEqOZ7SwxhNr4F`L0@a^#Qc5>q6Ax ztk&UU7oGGSV)GqGe1{I6=~%-~cls&SiV$LXo9jRuJJ7ao{lA=?T>s;f9ib|;g;Pi0 zez+Q5x+v7Kp*Cc-)9TZ;D>~*`UG?#K{9kqQ3;g^H{x3V(ae&9;f6a;c+qWKJyp3NQ zY7%K5IP&iQSq1JMoUP-vclndTe`t%+qdv4j@*?jG$Nk5+AK|;@q5BV?8?wBLR9m~A zS#z6g=hW-u`L?H6;HmJVv6Z~P3_W|1)spHS4Y!>Db(>Wqfz;LG(eWN$N8{mjf7Zi2 zJ04@Tcb&Om%~vDUr(evf4la9p^~1dXF#kbV&pqJhl3zFyxOE-R0sUZNJZ5PfN50nC zqhV=J^)(%#6*LxH^Shtd|Ke0PmE%RB3qyzUl;sVfx+5~}_R#Y`uUoO^yZK5qY?sJi zzxuc@zyeo~2U2@PxmewJ_$4Q@CHtEQmCav&-Urv5tmP$N&aR%=bfROvF&U^$UQU+3 zWd6YA*4YJzUi7|Y2df{pJn@nc)vEtsFm(PQ-@!G9*g>lXA1&Pvffa|3J$>qKhFa=ZgT8mXVw%09CiHjntoHez=i~Xf&#MkIv?kR3Fx7wE>xTK5#WqkIvPJ`6 zpf25XED$>ObjMaJ9%VWXuLoiM%6A+FhBx}zR^ImPmNd+es_JUrHOn?pU%Y|$MLE)s zox})_9uqp@e^18-YfkVVT63oMO18QBcyOL=UUl*f_+Neeuke4_N#6k;kN>Mr1aH6T z2&-jpXB)r#dT2S_>9f*LAMqbLfu1GW6ZP^&*~<^|GWp+g@=ODR&Az%Y*=$)X=NcAx z{^#=iz?RANA3nKn{RdC34_rY0eS8J}4hh5d8+Pp z$Y*@JQmfX8?+esEW!0ud_dMkbOsAKL+2+QlxV@NxIxweDxk-y9sivY@zUHYnOdt8p z-FKq45VAY{G&c-SBkiRpr9R6FwQWf&>e95jwybUxqsw%7`w?qw`G4$vdte+@z5kibYnzr58Xhf_ zvMmKlOR{hxLtb9zIYJOQAdzC@O+_ zQCm>2f?j*QUO^OZi;BJKCBM)2%$b=pliA(bY?l81m}#@$`JVGV-}621Gc)I$4{YbX z<}VTZxADcVsvGg$R4{hp*nN$j{Y_(Cpg%l#)7VEj|J|{lf_~>ypx-=r z!ThR$r(XMO6JkM5jbG9+prD5=XXOWOyIxsRcJR`Hq9wEU7cVI|FdcNp66K)BS8&L? zfNg-M{D-ojdAd#!0~*h<-6+w-gC^KU##-H<==61Hk%*#?9ti20NsPf_6b!0y029-G1j501BO?osQeY19h%^q&6mL-u3VYQ2Y7e7^Xzs1^PC zsCB<()OxPh=+ze-SS0o8i^n3OS7%76)~B;G$5(rHFGeoY$nKf%;jJf&9vvfFvFLLs zj}+$Nvp6aT#+1dg_Inn4DG&D3JoUuD_$416D93z!_bT-Cn5&b^EaAfTtM!iN>4*1y zM9gK*5VMil7;`SbJ=<-}{1%DXxY|>rrtn!1%@uFLJi&gpsIXZFy`O5o6{Gq5vRjqi z?E`GL;(KXKwO*e4(wu61HM=&pilw<02|s1~8SG!<^!FR(ALILv``7sR@r7)qPY#OO zOtVv}Z~If-lb`%YEr57F?=$&uSIp5hX+y$r)BIA=vVAx1Df|rkDE!Ay<}=h(lH`8L zybm`VJf7|tql2d?Z9Q9)VFPwX;tB6_2xSbJV*Jg(UnTzNxvxmLO&9K7&{E+?O0{Rh zB1{Cm9;W{XkAL``xyZvD{@244a5V~72S<;p6?du!#bRZwk$Yx)82)pWf{-<;O;D*Q zDg6w&f-(;)BT-Nati~&dVHMPoccIUNwj}-&zsbWkQD{y{!o&6PJE&4aiNM|}51a5` zDJC}roVMJCUMiagC9QVXflDw~{A^G?sN31uT< z(21HiYPt%$jjT`m2TX6&Ss3d9nV?#p$k+Y8d7-I#lDQH zO?;ukyD{d)gD>&Z(1?j*3^;-403O_lE@tc$q6jyaD1Oc$TA;86L`xNlg0ble1x4Se zuq8x~Q+OB2W-55YhU<8R)e&8&uw_J7DC~TqT?)I1=z4{%B)UOiO++tOSToV{7;7PV zzrrpdihlP}qOhZ#=xl}IO&Mcz6t)5G_&I$BDjMVV@w1OuCEc7KMG5=oJe49MKCI z`#jMPDeMbG--RR+{er^2N^~V-Un2_tJwz8MY%kH17<-uLO2!@`3i&69!vC8@8yWi+ z(cKDrhA0Z*+eGhE*mFb!j6F~Eg9>|r=xWA(MD$*Ty+{;=^b*m2h5dpkYTqkFp#RrI zH!JKA(X$oypG4aj`z_J1!Z3?MeO1_NMAtI*2cq2y`!mrK74|1{L-FwL^q%v5QQ9y zmpu%n;+RxanL_e&sJBbePs>S_3O8hE?vWmMSOSs&p zh5KiSUd7mFiO%3vkQdq)i9c1LE{icA+JoR9Ad15JI?+MK9wds+@L{3||0q#Zk|#K? zuqTP4AKOn9<@g;zpCyX&f1W4`3nzL8x+bEiKhue#JZBIcMbe3)^FN6w zHlm29ohahzB3icVpIB0J;%#c%lztYC{yA$~2-YF(D?3L2x?J z51@Z1+Muu#h+(GG-rD^bX;74GYZeg|1cbPWBzaNj`mS!5B>Z3=r2Q4BusCHfqO7NXZ+ zJ|x`xh<+bKGEsE$R}sbdx`pTu(RC6{D(q_E9w+(&M2UV5;{ef4v>T#7hH9e2Xg5U9 zRoHf-2T%owegyL)qL-lk5XB_o7NVn=9}%s>xIpx$7#E1f74}i0m1sXie~$J;^k#*9 znkWXz&k+3uvYcpCVfPX}5ABHP%VRqc@xp!VZ0#ve$1PQ)?>UN`g>#% z(d*E@h}J6Xr$k@FctP}iXkSF@FpnboI!q<{Y0RI9VzB=$(LXWvUqo-j{E6stj2lG% zj37i~m_HF+gMJc(UQ6WT(PRd6YgZv|y7A{ZS3Hv}LbnJ$Uvcy25a_21)e(t|v*BGs{8xEco!jR?pHN>_>ULfK=|DB7w3~A=+#`_Om02jV+*>0IXv?nwaxTo&3}`NAKkf$O zStpEGn_nYR=fY*efcE?vAon|kNH|Y?r--{Fzj5P9U%%diJIi!*Y>SwPt{3KX<<}ga zZVVpECz^AW=MrJhMq$r}{MsW|P|U$C&Gd3%1O}yij!UOXnQ}5W0?jmlR??)m*DHi2 z@6N9!a!u7o=l6=ZQGN263uj8X@Ep$t>A|V7Jn4BaJvk-2;pGVmldjCKNj}7-U2o&2 zv3%Q(lAXo7if%5vrQlX{=8fg?Zn%3w!X7aB%p$olQ}L9?&E_%m7>J|7#-uQBpyqc#}P(Q_lN7DmMKYXrV= z=oj8&^Quy~vtXAtH%$mL;`udWwr&Lf+z&JO@`1}xU)Ab5BJ4=!*A97hI14rzbL6eU zfYJOKfQLZ+!uJofmoam%o}?!H-1Fc6!H*lPUY<_fuNz7{+l0wu`88S2v-1(Jk!RNm z1Fp%h0djY@of{yYt{TeU^S<);b;HT?K4Hpr`89=J=V{klxUqD1n6Y?9MK5!`u;~5y zwMZ@AE=iMgE`M^784qi8)$CAuxDj(|+=G-C7 zxjnz;$Ss6sCEfV*d{D%F=Q|fS*}>!ff{6RRV-WY3MciLH262By#C`ue7k8nS=U)?X zfAtu|{dE!d1IHllZ-}@bJO*(;B;wxl&c*H3%KKpv_uh9dZoO~WC*pqOor_zq=Z}fF zA3X+fKOy3N{20XjEfM!Ok3rl|iMXG9=i>Hg^?bjG`{{QsZoQs=Tg3g$I~TWJ&%Z0; z{?0oWx1R3riMXGA=i=7W{k(|#xpyvZJ>5SLaex1vi(60kzlpeicnsqHk%;?+V-WXG zMBG0<25}!0aUVDaala(ue(@N@{WB5wPme*||1RSG`7wz5mm=<89D}%D5plnq-?&f4 zxT#$;aU))YYTr?QEv)!eeyxz7NcA4>HzMx;I0kY5r-=K|F^K!WMBKkU266wli2HZP zAnsR1+`m5tasNTY{n{~z`;Q{-*N;KmZ-}`6^v=ayie9E0f1dvlasL^;&P8wtg+o0N zrqtrLsiv~JiWM~hfh{~%v8FD-ijON zD9)7QNv)?4o3BefGx=7Z(rMWH0N2t&>@p|%Wpz(ysTX?|h%ZoRdna4En{Pv8rN?70 z0lCjm_#R23!^9t_?s+7N7wD{Xp}MEBbSBo~gReiV?olkoUXFXozf_@Z7;Nc>`F06b zdO7w|k^5Y}J%N?t+ZSeyth5VzrHHOqXqi2?2W^j)PRAY)(4`;24?fG3;@b>NVWrsP zax!Q=619N%IoL}9O7UQO29KwiDB{633!W})n_#6Q3T?+@rDrO%t(B48*uKE^W4Syl zh0;5TVowaVt8jf^Abu_OOcIa$d6IbOd4?$TJWCXMULcD6JVX?GWd2O_-LM~Y-WAxJ z2uk5;&s9A>LKcJe|F76{1v-=53$ONl%_d zm-t4cmnbs-7esrp*MKPM0qv9MlWYd7H4;NYLMrJ9ygLKyrU2{uE>`Mog*~Gl_bTe?+lY zYa!8bY;zI(g+!5G8$j#v0kog^HrPuP;jR&MhoHNOLhl};i1!gtZXfZ8_XXkqB540V zu^ohX=y{DO;(v=M;x8>y`ICtv{__O?E~4;XO%(a~9#FDtn0VMVMilyP6!dmM?;;Aj z?uLGbc%KH}|1ablCA3 zZ0iyHT|_^Ny*@-ghwWlSKaYGO3VqLkQhvNZJo4j3;-UXn#3Mg`EBM1i=OW+89r1eb zPO-EMdx$|v&kW+{;UE^`?}oj^Lr)FykY7nW(i0#a@@>Q;-VWjs?+Bq-(k z=Rhg__k;GojctX*qhEahl!1R5l*0d%DDvkuqS#Y;m?+Zo7Ez>oCT9JVPjiW4Pvvr= zXtyhgVsGVIP|A-kP>&Dwgy?(FPY|7jNd(cEm_%?M>2(jQOp_cB8vXzZqWKS(M~|;VbA3Qg5N_t#`DLC{|m-H;r|R#jNi`^-H36V=t{IB zq76tl(WTh4Mihhce-K@U_D}RO>;)x?!TEKf7ht>ur49RU5?_t{5%ga~Yfz7mQ)w|# zj8mn8&LrB2c1IL@3Qs1AJ%pzc#h$@=L@QAriDFOS*+kF7e1|CZ{4E77#U8&4iC=_# zCwe~4oFH0(J(fi4v8SFW_T;q_#bl$4DE8cKBDx&?Akj6jQ}H;t3JWns!=I-R|Az8$BK0!_E(K zKz-u}H=w@p0~+QK?ZO^#q8qSxndl~TB1GSfz3N2YgN!A5CEqiR8qb)I_#VdQ6Yaw! zkZ3;+Tp&7tvqgwr#j}KO@IRaQVQkDL8dDcL(FXf-iBIyZ;v3zU5I@GVjBh}%ApSa@ zb$p|^pZM)O3;BlaYT|eBtmGTBYl**wXDQ!kT~GY&JZt&J=w-yC(?AyE00ZoKCW^*= zK2dZY7Z61!eIZc{3KtQ@VDK)YcVUkzQ4EGFiGB)C3`8;Lp(wE77*7mDG1xT|{hT;3 z<@3B~(894to80f=MTAolu=kw!`*>0D4cV6xe?KoWzTtWe@elB#;~T2i5x<8QA>S~4 z8S#(sqU1CDPU0WuManlkuP6RVUbK8e^G4#I;YG}!04^u~Szgq91M(Hbf1ejQ-(dV+ z;$PrJ&o>YUi9f)r0N)@SBL1hmD)0@!y~O`QeWIcbzG32j#j6J2z`L3FL%fRc4Z0EH zf5)o|-+;S?_}6%q;Tvp+i2oC>I(!3dl=#EE3ZbVG2f_S>pVhz{PlEglc$LCIH^i8) zIy0+t3hoe0zeoGNVZ$wgH+`<_{rE%4w zB3^-ZXuTG~L6*C7w>W&qB1rAQi$5*yUqY@>GPqF4+sVz4bZK(vl6btbzA*=Kmwkvo z59pGbK5AE#j$+}n9&+F3ot)~R$x(Zf(|bDFkmg5{+I@$R(~>wJa`L6==yfQ!&7s^K zLQac|;ytWolI94CuE3Oz6Yj(2e92$C{VHzwSRfpBK#uAWrHd$CRIcB`pDg!L$jwH< zk(^fDNzNMY1K$vB3V!lsjd%7QBVMY*blK@!1i786x9Qia@9UDjlZ2$5zNa8JXwsxI zR(U+kazS@Tk`_4$CuL*Ka?0ZzwH$RQO=O9OI%X(SM_hO7?We}qJe5Me#%fEGyb5dWv zCFwgWjlO?#sBhUm!#+NjflfR7Rzc2*eGg0e&P`+AcOB~UKWf;==Ta%`yBKm#?E9Le zuOf|o-*Tw$oW~6N{Au(pgParl?vwOYr_uMYLw#pp?xfYf+BEw7kQ)*HGO^a@FG%|8 z)98Bya!&e}vz{>QTb4#&J>;C&_f<*XiZuGZ2{|YBE%~Nl-vw#(T>v>J<@;qx-$iNk zJqEe!g}+R!<*^h4s8+rgr_mRH+;&-!xVP$iPSV$qM&HjN=cGI?#avypuPKebD1#=&@4q4Eq&zNr%CL_=%Rr}H{}+PXO%Ck)ouscdjeUQG+;#{0l204<@n`~w8%kr}mm%k*e>wI0hJDdA`W8dZiN4QD`n3G9E03>3 zE-vDeiM4+@;|GR)TKsnU{E)j|RwVAN`W}?@Y5j+tzNa1PyXc38eOmuvr*949oRseq zlD=&s4R-o|;80)vzZv#v?a5AG3*?;G_mHGd>(A}&d z^cB72%)YB3r`h+}H2Q9EsP7F)-{;fl`#*>JB0n|kyC;plZIE+PU;bOtr_C4b`scqn z)ED}hVc!?i*mpJLoY?nkN#B>#=zGJVzRQ1Z*!Pt*`XZ2XV&BgseP2tX@4p@DyX@Z$ z`@Wt=UkGwe?E8_V?;C0K{o0|v)?XO*J(Nb@<&YZ{{xbP0m}!#3Pb7U03wOKv_Z!GL zN$;h^!>X-eN8VL_C1kCUnk_8*tcKO_pLPge&SHy1+N(P zJ(Wh^rI2%C-(!-#{b}?)?@(XuuMGR}%7I^Y^`!}NPVD=Jr0=_F^zC=3Z^^F>`|yaX z+lT22eIt$uCw2kk)@zJJe}j9uee8x@3=TA2mI^sa?;r4|2%eKy?cbOD9iFnj5y;&I zLrC8bM0nCysv@TM#<#_i(aNabS6yGTyso~szGj)vSLLHi{aspD$GMtiE2`AH?$Ya9 z+5(DVm_v9t2FFf9rNL45f-b!w=yx1NXC<)9^7pkQmNp3qeDaC;UufX>h8*T zawyst9%Pk0i3F?c3nfFW605^i-{5F}I5-dv^@ZcWvTkl`Z49=zbabumXlZDk;1G-q zM}*QuGSs_eBoW#ihRSfy$mU>wJTwFb=Y3!vFbxT*R9Co3W+H^NWCf;j22@+B63uZrLz zLKHwh7Rc&X0oLTxDs|(U#*tc#20M+tSMo0aF4G|Rzv=;|@m1^^TY%*sH^Co^*~K-D zz!>za0FWA=0zay|O(W1A{VD(i$3x(E=x)>4H}!jJxO3PKz~8UCO=BfzvbvCe zYotHouk;V~g!?L@34bya-yBXR{9O$lt6I8(8(W)Nn*H)`WH=d)4~GU3us7Tn6dhYH zIt8@DU}9S$86HY3T!_A9WH8KnN8<5dEIz!M(N8echY;I(2gAL?$sl^7cr>;x*t3lq zJNJ(yY(-Sht>MAJ`sx}J!^MRnvjba`x z*h2Je)b|9JnthfDXHcoDt44S(z1-wnQ!Sj$>T7C+Gq&f*T59SwcZ8F)*JzOkxI?z>|utryRWXE;KVz8STGPxB!jWRP_jQ79|}^A^TG}G zMn^Ep$Q8s?P9_hjoJ{U|eHn~y4UUH55o~4}j3l>d)yAwofw*}!GwB#fgoAzI{?N#v z@MWzH9lnOOovpqmf76mBzNY959#q?Fk%%I!_nZ@ zcqkU^i-a~0Be{{@gs&p(tEeD{U}7W|i-!}5i`qj~^;PHLcX=KCuBherHNJ{<1CR|5 zhk6FXK}ce3>rMJ9nu8r(EkXG7#ztU-wkrz`$$^of9#TIT=|MgY_eVDSn%i*S#P5TF zk-@=A(m6U9f}TK2L)ZF_mSEe)*7l34NpWyZV+(#c)7-KF?Kjw3)7074u%U&!iH6;D z`Nq21y4p<$BBa{ab#$#;-^GR2cQ&qG*Vz?Z*R{H(!z|LeRudAM5UMk{rY^WW0>}!D!D_VV-gkTW3p0YeQSGq4V;!O{-0xf~a2AlYrknEOC!8L}0 zw$@8qf|@fKA{4KY?$>WR6z}k*LJmZbgYNuS~-hU+a$3Xk=q@p+6_%zt?SkXFI(TTz9rb%`fmKRw_Zfq z5Hux9Gp?(-bzN{xOJ`@ps+LY3i|}dRxW-b_frd4$ZI=gm2^q0d^3C>jw6wJ}bhbc5 zYA}tCP#xol3<6SR8)_EnlNF}`c5g!gj-j~+EsGi@WP`e0A0K#G_G%LYYuj` zB8goMYtTs4`FGulWtCK6MSC%7TCj<#f|fgNEiG!h(j1VN)XdO8C?A5W8`>o4_Ew{v zi2x028`{>b68WPk;dP(u(P}}kxuvb)a+uk4Y3D_?hRQ%&L#Nt2&>aQWG<2)(H!{87SLx?D;hzw~k1FS{j12b8P2Y;@ zo@L>l6*YZJtCoj)YM1wfS1haUTUt}UyuUIzmh>&EXsz_&Pn$N#_x|3YLD>o!7Lvxkcw{sjH^&kl#YDi)$sfLYBs_vnTT;*;4kbs>A=^6orIwsg zz>luok&u6LcsPvy-(rSAW&VNQ$doJe_l<-GgS`Wh*wm{Q9q-gCPJ}02)p_}v3Y&5j3jO)9 zlYodal(x=c^p)n5yrfHtiMr$bbk0c`wM!hs$oVnsknzttU z^N_=68Bpweq@1MXQ&W<7qRcG|pg^0%(HwMgqp;e)m{g^i=V{Y42gAFnnBHRrqx2dn z6vJzsNOU;8q4eOKS;9ZKH4>}fufF<2nWj*r(h`8PSx2KP!7H`NhxCWyy?9%YuBcL( z>rccp3?k`5`a`h{<8a#0nR~>H!SVKUG(#2c1Z*r(WRF0YSL(sV_WQ=n@&oQ!1XpdDos*W-`HGECI6)8&sv2Sf2hBE!&>R%xyYoQj0$Ix-}v z7cbgJkYf9C)qMTrp2$z`5W3>o$B;AbU7BKPoSyB1RE>F zfbCelHo)WcTT@pH-VNFHys6{yi*WwNrWN&*54>tcicTv{%&@lAc{Xb4>19c9OL$u*|Flos{rGC2e(SPVWBB`f z`Z9|2hf?&Rk{ZbPn+8H_Gb+PJlH_2xKgFa$(x?ggwVM>G=>tAB-BcQNfB)uq7_Z>M zp^DzY2yQazv&viftiz{!!KL>s3H7C=YGMU_B1}0kP9G+pdi>f~wTyYdKirxVlfLE} z#ia&~hEfcc6H*UJya^lIhWD5b&7u&Ki6yIoq)5ao$h1%A*7PLfDW~$bqH0RA4&^W{ z!y)>-h?gN1sE*=QYQ|i)3uLO6`O)RPcG?=4Lyl+#-P%67G}zzUA9T`o(-?uiuct9$ z`D&m)bV}7AgO0XHB6D|_K}VOP`shT7KhYbH#BxtnB({{kSP!Roljbmch7*0;hKIsK zSVT6t3N0G<@aWL$@L&vI>uu)@k~Je(kCtM5w@NwfE4fO)L&aFnlDRg}61Sw|=(#Wt zVxRiKXgstvl%ii2o_?adk4dY;5c3a(QoI6~pwS;2NRi{3Xu9bVjS5mM> zXr)Ao;@72yQ1OfM^~3};d6C* z`zFe3Z~Mged;8#ehm^q^uVzEBinJq}uF529VzP-OZR1K2my?Nv5tOpJVkn##s7U#` zD}}H+N>46my74nrblIg#*HSSM8m!={l==R;mZ_>vwj6{k@4GI`T}#m|jO# z3NpO4)noD}kW_UBrn_Y_($>gYGXhJw$Q4%PM`MPWoKs_+)kvG% zqA%+iD^#j*7!gv;Ow!t&{uw5HP~CSDHNz;HjfC^o4gG@BzS^RG&`P$nx21K24*TOQJU3Cc=eYy0Y^U~{+^J0~Vn z11w2i)6g^(S}^`hfts~gGH3TLF01@myCKCSBP%Uk195CU$-$gPtW^oeJEE8{rFTVL%uYxZlVY0PAnPADPwZ0xCrfUZE0y) zUR8rNi@~}a5=5%P$pP$02&Z`Ba+JNK1~b!0sx^0xm5fH>Nm?ruPw_F!nWDCqT(YD+ z#b*acaj)HYX|R=+9S0hka4<8NwOllsk^!|XP!($w*1CfW-y>0ydGKKlGaY4xuS zM>Y@iMB~BUQ13u4!?{Uo=jw)<`lS@ZRN2{uHN#s{tuf9%GkXT{l6f%Y`^xMUhLdAc zmDK)$#FW*+{^8N!Kq#lFk*Qz@qoKZFPiQbSoN573_E|U7H#}wOC0+jh+{Qsuf^~&l zYr2KMlS?>PE9u6ngm^B4ct+!S1bCYy_IyoIH)5AfA|`C^%4Z~rv@8Fos8F;>{Q0P= za_Q?4<)u;B#)Ne}DV7OLb><;)xlJxR<&n#_%B6X+KZ(>}yP_zNsj9-meb}Liug6oR zFBTdOPWf0y3y`O*N8UORNrro(p?EHjvg#htTx=2={5{zHokQkhIpxxv2LXI;Ri8m~ zFa$c*wshsJAocoIqq(I0&Vr#f5$)ZQ^1)N{_G_!IQkXnJPFqhNqysvJg6dwkOo7Ar zR##!SEl&TMJv^F7rrc;CJk!2iq~JK&!(<7*4_JA>kPC)-=;dJVghkleCo@yP311e- zLHhuu?irjQZ}v8Gw4+ygPME08DxPK)x=rACa?JeR!d}L_h%beV?c;GO*^Vyrnz=M` zcvR*4$1~&ul2Y%7+HB46cTU_-n9dqiJnL*$ZL!zkKzYM%aO zXABRowLat6k8JGGGAO&Oom^3Bq5O2<0YB>?8%wRB{rq5u$=U5+)3ko_A^oDG8#BKg z%UE`L3J|-Y!@sd1Fcr4=QQxOT50>FYV)*V7vOF$LHhq#lT9X;afj^cb4W?8xby!oK z4~E?n9xa^Pp8Cj(N$T)#9v;C#LPIgj9s}p<>=spL42=!r6Ti4P4&`rb=`?@E$}XsX zV|!}NNN~*6WQG*8Dmo)87gH$wWab-YD{?ABHBZE{!eBIJS^l48(a3tV zc|$H4WT($|fv0mj+mYwk%hGw-Wb2@zAlnpXSx{Mbm3jae78|iF5l@pt)^PsKF&qYh zb2^ij-E@w0&}+6xGK(JGh+Yrs?`qrNwBFbS@3m}i&dzXj_QPAS)qKK-v@F%o>Uv~j zf4^ltMjAER48ifFP!BNKS)l#VH)%}N1NiOUNM#ey9~!}_GfvBSLcD5lf5WA9E0*Hi zE@x9oLrZ@oKD0GtS-IoLd@ZEEuC}($yf-rI@Jr2anz9XFSG#=jDTnUYthe z{J}##!O?!zu5HrQ024kQW{`C{rW)GCW4W^jdD~!oSjwE2sl(=EG>_fc1Hc3e96#5m z3OU)Ni-=|0Cv(6pU&4;}$@~mFlt3;z^cU(Q!*u>9?MdnL)BYTFXK8-5`@_Sd=i>NJ z96Kte3Kyk6*^g2#4ie?(hW3Rqf9nem_tNN_?npo_%WT_`{LVs~C7VwK#y79QeCki| zg9t04`HUlqQxkK{209qIlOKxQ#-D1pF*?l^j{JaE+Kr79YSry}(KxF%0KsvbGhK%t z8E+k57k_m6;AKb8WCcf#^LP#)@44*g0^g0Vv%(#(vz6Ol|4voGk!h0qiwnrF;pmww zkFPB_e0;(5K7?)G{(4by|H_irn@>!x-0}KOgx$V!_v@Y*4^uPJfh6_+riPf z*U$UY!M=GfHnH=XjutNY&x7NuE<0LyY46H{?v8m);=ZYy+-@4^U3n9~ z`!4Rj+g(=07QcG1=h3n~hY1{E{`e*FN6QBu{@eCw!Asx$%QWSLZe@P?!0hI-?w&`z zf!M0$`-%cH0=~fb-`^e|c!++-FZu8Q+g&)nV_+b#dsV?9R$6pancg?=?!9{+8ehGA zfDLS4)i;ma?%5l8sBhjqdvSL6xx^PAkh$L;WWJiGw(lc-9Rs^pF`wtDvVG%icMsg% zc;lXF2MXs8@L0dlJ^P8C0pdvJzjbV4mw{&N_~juo9)jQ&Qk9^cH!Gy(M0+cbd1m=^P z*m(?x)T{11=EaPiLHsF<`G_uI>};ZQ7(0ikpa19Ks)$Emw0gicFt(KF>5MHSTEW=G zL=j&jQN+_i6#Da-dp?RoTm)&*P=4)>qMe1i3U2n?sWg;t@vJPrwj1sqWCG7W_k2g<2hLv0jYc%f&A4ks;dpF+8uQA$0 zQ~8+Z-J(sP1K@1}ZMfkg2!_Hqw4N!oxNWMb#M$~q##!&I__&fa(>$fc$0;W$vplnv zIm)TZY0BJ!1Lx$nJ~k0*wJxTArF@=S~BFOX}Nq+kZWmf}}VGs$UwB%s|}<^B#ixuI%u7Ycp6 z{BU1zC1bZs8KucJ3ONvdeX!eziySn$4&0M{nu?EfgOM&R&wAnJL~fgq(^QbYfW}Dl zR@`g4$@!Pv_F&&1ho1}%wJ~IXSMfRse=3JBTjVxFZV%ijU3{_uN^;hCPw8Q7JKU|8 zHQrA^j_Mof)5Z}yeP4#$pj8=otG;q%sHTtVFkN=~&V<~E>TUY9>bpzQrwz7t`tFC^ z)h10UW7RjO&#;fWP`d2&oeQ~9)!X!I)%STxAG#ZU+3EWR01K1 z?cCS=W3}&VlD^Z0DCzqa{t6^ev~NLfy;&9K{tdr!JuT~J46_PeUq}yKM1O`qS#A;J z9)}y%E6ttceuF=`eH?-u)fekUPZe4?@;eN<7%1smKn}P_pMPmBP|}PmBX(MC4G<9M z%8Z>>d^wLs$4;A0mS>HfW=7AM0F*PqAq7;L1^A3xCjZEpN+4#}!qad&GX5b+xB#GH z_ewki|3!%}!0`E)iAPpX=6%@Y-;EHYPb|7M9Is4;8)bndT1x0lR$!uK6I^)iE@v*v zkA?waymi+QOG_d9!tD8?9z8Aah)lA9Wusu!A`C69H@yjL?*n zB$hhnR>`11TPNtE{OHR+Cba%kXdme_KUJs-7v+c0#~tS~2el!PAQ$B)tOD`4C_mX% z9?{v-j>SknAqHgt#nC2dsai0vkzCp2dH^GQj_^fJ6O{f`0?pS&`O$MiKRRB=mvvEo zR1jtTgbNA3NqdlSQGNtakl#i5;iy0^%1=^59m;SHwBF&^LKdYxs%1h@oV{;9F4;+@ zKOx&T1YagiC;Vp-i~2?}>j3GWldRTdjn~6dl65GDY0-}sa#4O%Ofln7bSX!)bH-hi z9~liw%N0DJcM(*Oi}I85L|>^BP=R|KHcuDj$Mh7gLHFpmK`zP<9vkfkEE+ZdDWnhS z6V8CpA5S$&7v)Dr1j5&iNx}oAYuoyGYf`WEq-kHc8bSGtU~*7BIRtfworb|zu z9Z-*bE!Trci8zazT`tOxluc@5?i2^<;kYaFk#^bTtc)L!LxIa`G+3S~R>zlI zSkB6wd|F+UANkO$9P-gc`4Qhbr52jHBQv#=ya1X^RjaeZ63M4-7v)D?Vk#c8CRCIO zs7Q&l3+^XZ8&gK&qWnl1stv#rW}IDX(YHjCS56n@N1Jl! z5J4`=kG3{lg#>a@em1!%KNgrMzl-t{tf?{0;kCt>V(&YkDYRxJP%12}gw8WndR&yB zRV`gX`P@`-pDiGVidfS-IMQcEVzZR7ZA{wIITz)}MfquMYH1cnTB~(MJI6O&i=SAl zw8P~m7s^HXaZ!FIS#!+zNVfPv)ZOJ#yLACq#vWK}E6&Hl)a}iz!$tX_6%rW>zzmAx zqWsVhV9pbapo7}&5d-Y;0_bpRju$|ud>eQHCmLr2!=0{dPPo5S4PyGWo^byZeCgz7oHnhV z$`48>K3h+?uYe^#fxGphQ?O+t{{`my4OS_BXunDBTHrm@Ocdi;DeL<>;b8`DAXAvpbnv9lWfWF-(Mm+8a`Dj_+avHX z+>VUjrb|*07PAkV_!;aTiKjESzX1OIx?3@OK)5wIokX zT)PT@(s3d9`z8Mtlm8sn1^$5K|6Y^-X>1UDfch1F6|)hO|LJT8_|HiGcbNRoV4neh zujKzllmC472>2gM{!f|w&txxv|Ci+dGn4;WJiiCD{siTH59}P2_}@YP8i{|y6#g7W zUEOxczevvu%I|Zz{_jivr2l}#Q`z29q~;FQx6@7Gm$37|@0R?je#m@1{68c4zYF~R z62Ho%uY}v9#YUa|CX>IHU1j2@u^UW$sU>_VyAA$&a#ZLRcB_crgY?k#S&{!5f2{~W z{KqBzvmkq)h2LZ0pR({ju<$>#@V~S0hb{cyE&SUSzErO}Dq`3y@HfDIFUoxu>|X$$ zss!~B#9svdE6}k>@Rxu;2%dl{$bSg@e93OoEx%n%wAK^>OcPaWcuiu4lx$j;@wXv`$ZRagjG%%#j^@^NlMIGK z1I>$VoX1E({rX42Nyi_LjE3Wr4V~_|9hzI>}$<|1z-{0=i|0*b{zZ^Yj>f*Eb^ zKqSTKk-4Z&d&bjb6=U8%>3YTiCM@76F7k$pyaDJQ2@qlmtCxf_;UaI~Y1W+4F7n0* zMqbCgH+>!tMiaqMUnrIgB_q+{^fi@^%g-#qAq*<`C+2>fY?^fd9)5D6T;vV&c2#Xi zOp9~iB5%a0p1Q~zmXqlmRUR=TbCEafJ1iY|DH$?%ZB2Mf^bULo~I23_QhaCkTw4psEJ$Qx=F zxX2rH%(i%=n4;apLqh_afv<&?0%+TZodwJqLxV?`b*OYN?(|_XA)Qx^RdwQ3YQ}Wv zhXKjp6l$*U79}}Pr7ryt`N=8GAxE@#%`WnWi@af(+e>YU!(?Qvn=bN(B?l+MX$*x@ zyholW8XMSVpW~XSIvui?p)L#H6lpzi&U!2w$7+)dQkE^%`d1zi2aOSY4@$=PwB69@ z^k zA28iOqnm9~uZ=HhzseXv`B3X3Z_o=`BUAJ{JJ=2vdBZqJZsPH*F7k$pydgKG)aVzP zI?&W1UE~e(2L-*mvV+3W#)GA8(T(j5YyGY5tDAz&;ohj_a4UTX&q^B({Lj4{UF3}l zDbro#jda!6Mc#0cH?WK&&EQ}{%*dg0GU;)VH~69s^>M`CsUc=yKxxP!i*-FN@`ma8 zBTen@RL`mpw&4}4i@ag`SxOp9CqAEO(;-tny2u;aG1%!I?QFBoMc&{@4`R_9z23{I zKgM=T7aD5Geq_lZXJju!#z>#lg*(UaFI8RQB`er z_&)9;Z)j5v7kLAx)?37E|iPB;UaHLvgWwR8|&JdRyVY+4YoFPxX2qW@7;cd`sMvgqy!|n<1MMh(-1h@#kt6c|+O=o1rWP^rLv8Aftxlf|}8| zzSTwE2oLv#hkG#&`FM8t*K{=o8=5x&0;#hlSY2OR<)`NczPBM2+KoK-(cTVd$Qw8a zIe(ZNP@Z434T3cAW$1A-q&@?}1{NRSl-xvbJQ7Prhf4lft(JQ4iIoo_#Vr1bd0mrohk+_HTCs+JdDdTa0dpJ2YH zUORllDFcrkVbP2CKL$H5RyIQRJJ9~zOK-edah~U3*}%%ivhLWNw_iQ{2wPb7@QK~y zYl$zxC6X{_^VKeWwS$@n&JcO?w`G?U}L} zEE4eUXTE!IfA)dt6^r&yKdUlu+@bN-yZ@;?Kkgl!hkR1r+I#mO8(3Aj zdq1muCeTbOs&g79FTqs2o);y<*-Us$CTUNE~$g6u! zy&rb%JN1pdaoANP?7EuURj?-p%ML$Pwy!Y2e94DYo0Wj#V~1MjDd!fwa^g{C32Ncu zzrVzMWly1G&Vy@~(~lOlBj>Jw zwO14!KE6of&p(S?KYRKEjek7I7U2H8w_jz8|8;=PS7L>Gs74&!H#2ZX;OWMqz=?qw zFP$HlA5dGT_lZSlQKR#Q=I+`1c;lNdGT)m|Wh2WNT3^#mdu|BK2<+xHVRdt0-fDiw z&M8>5CQ$s6XTb^g2$v_mKKH@K(_dQEa@vb*0sFA>;ggRlbM83G${uVidg+d%N*VZR z;91!MJw0?_d~b>W%9qKdi0kwOrUx#A54kk_scbqs`}1!ox1Dwf zr}E=kxU%z4WlIeIIb4of!RTBHp@vpnDfC-=A8Y*Ymrp-h!ipA^z4ETW^h0PDtn8?Q zo{r)72YXA;EqrBk-dlTF<&lF!bD3}BLyPgI)vTQRcq7Ve$=_aK^N&Mb zGzF9eTKNEp-T~k|EzjWF16``KqzHmQxL!Q!Aq%aSlP4FLg%4~&x%lIzRlq#g&75@{U@}US5>H8ix6oVU zE%ugpz20fwQt$MV8Qz&C+dU;WcuH>cl-%Sg+2JYK=_%ReDY@C>y~X3b)#Lqu$9tQ{ zd%MSbhsS%T$NNDKfjns!fig6dU$diVXW_1bn>}|b-Ei;#p`ni`P#X9J3V;W|v=BZB zu4cxj5e+aEZv&15=)~Go&?e?(i~ywA8pcj0TFQXqf~y@!F+>{}JDn(m<`KP=p|8OO z|Ajk4+%5I>u-TB4UQww&mxjIAKr$=JJyBGQWm zk03nK7NYBT5S|X00N5Iy1jg3#s2PJ$2e~icsyIUh!x|a8f+&<-Nfh}IBzm@rdO?B0 z!~=q(pXe&awh%=mgp$E7WbA697cs^$lwjmm;$h@9L{~EQKB7$m`3H$6gbvEz9Yn$J zBnrLxtSAJkrCpEXrV$mTcxTbB!kY_j(W**`s4A!e`84HR%?{8({56zcx1(@p!7k6u z%9e8W?Dw8~UUKP%fCm+{k0|P5J`FnqacCEnZA1CBMq_F&AG^Bz+HN>|rVDe>6!K}# zNt!L7sC_)23U+FR1$Y~tCun#1G(ygkZf=A*PXx0s!KOQQt!Q2HZ&&qgHpr z#e?pFTLRI1=A935X%~7KRz9Y+eAv_=pXlf1Rqup@#V36k-gYh(<86)>UyvB@L z&DqAyIY*dtc7DxiM$)y5K)Wo%Xk+t-H zjR87J(N3QMoHNkU0H5TsQsgBifBH(E2LI@!!aOFS$eiYRq=)s~P(+X#e?`+<`Js!aXB9eoGWHLvNuf zKTFVsMB%@QXe02}K>IHc*nglOCHISA7g5XrA0WCCxNAf)1N;S1WaJ^?|GMyhOZaan zf`YDx`nh0lvThr2l;84oy5ip#eI?WFA?JNgQLyGRkTo zN~)84WEn*GBps6%J}HMNpM)PrbT$vdC)-qTG|5H~KDoyHf={L~-{6yHJ_4W3Rq$yE zpQWJQVAKU-sCYO)Q9vc1+4C-TDOW9K^yFb&b;hmf4kfInRk)JeUrZ7zL+L?j>(@C5 zxDuH{`Gk_;7o~;l=6R<&vCYMdoy0RyI0%A~P<=oW{B_8<%`|FSu7%*qM(z5qZvIT5 zu{uTV<8p|OUzH(L6JBU4ubHq6tgP?%{W27yagXN&E~lmWb;!w=rh|GEy3ZsxY$M0( zj!>%EH!9?WGkX*9en4X+y2~PW-DbwNN&edHM{t9Ay?*@-a#T)aFRz=RWXBiqC(9KL zpu0fANRHQKA!m*EixI}Ig`f4Z#_PMvh?m!W1fY1W`l=vzt5q3ztG*{BeZ1|Y(Dwt# zUGG5O>Me$SREO!Zvu_jRMpSRpuhqUEN&0x(O`-4CkaJ?+dj<{rsQ0JK&b~p&B~)+I zuhqWaNcwo+kwV}9K<-|XCY7=3`_PbKAGK||?CiS-a@VNdreCYR)6ihFdWu;pzwGoa zf!ucCFB7Z2uSxo}$&Q`AZ$ZvUJF1Hs_RSX&+v#hDoD+RdN&3!AqwhzM+b$gre2Iz$`)!FzZ#I@$T<2{LliXCdj3&qF1 z=C;*cq30@_|>`M|~fLY+z zP5cb@q{P!KaX)xG)QYQwJ+Iw@5)}E*L6_@pB|JWv{}0`dSqyzGBW{?nKuRn7v; zM(0TUEXY!w)-K{NwD4;!{FUITznqP~Sx8R|Jc&@6h<}Hnhr+cV(1fGq`WH2FeR+M#!Crhr7bQ&I1@%HKwmOsWt+!I%hDH?2pEWWVd({ zm@a+c$Z#Yn0&y3Kr$n12xC@tHSkK^VSlij^Yw|ZOS>kKbjsV!Ota5o(Wp!oEa(~;} zO+LixYv@?RDk_Gf!L9L73?R6n&BM_|GSZ7J7{Gn0ActULBo@O;wZuj3p{n|-^YFX8 zj(%6v^7|TJ#kv8=hKEBv_|^|e;O+Kek8*Pm`xJxl>BY$aO>~&)SjC#U034D7BSSr; zo)!YATYi1bZMbiW4);ek2Lo6eP)RyR2Sd;!<5+Mo(_nB-V@q=|$Qc1%*;>=o+19Y3 z#e{aM@Be5PQtj)oGiiMn7h2!hxO!b@S8!d|>Xr^fBZ;)G)r7>3I@-?^TvHcZv&<0e z=xS0UTc<5RkM>*@<|)?zHCsAb8`^>motIl+SoI@Dk%*=>ovoe7D%vmwHqgF4*xu37 z*|Ju(QW(G&VL(8z>pNS68`lII*9IHc@J()-^~eUB_>4`WngSR0)rEc4YH3?bOS{~Z zI@?>d1`HYd0+e)sKL*2>Aufx-;RJWdmbMt=hRPnboE{ z1zEOL98c!hTp{n=5V7Jjv&ELBq3ElvTPSU_#Wt7=`#Q<|Rxx97TvEI*5>-!VnmSGX z#MUWQ<_Ajalq+;$U$LRdcI#Lc%}>R%lxq>neyZ_^b(Q|!{>@Wc4^;cpo(C^?qV|1| zO(qD`(9)Bzrn@U~&SadKHPbADI%4F4$R1Dc1 zjGBss={hnbNP|DMH&^rZyRfg}!NC#KjEOL@ei!!Dg?)8lUu_3p37&6r+=YFO^r#zb zUD#KV4=(Jh3;T+b110n;3A|Q2Jl}1#6VUZ&{B;oEE1 zz41aN6sr&)3A2%%e86-cJnik$#+S4&Zj7M(XcQOr)rEaEkOvLq)=YKW2A;|YY{2NM zZWV*kXo{CwMs>_yqx~_<`l~Ics+~178}sO+y!lLHXL0jz00K|(jW4a;2s^e7iyJ0U zK1QkJ6gZb$7d_Nu;uq^Q1cYhs8vKpXXc9{rLzZKy9TuV497&mfRd_gzg_2WXVIUsb zJQN;IhLVx!qzc?(qzn6MkDIB%;;!A0Vv>=*MOt#XYakvD<${&dh_x!=ct>;u=eg%l zi?BR+C^{T$w>=3yyIPJ#z9~LvIm#Idu6@MGAwe$et9|ta{<0r4Q>=l{A#+K|Xe6E- z2@MA0DL!U7D(p3FExDM{jwPvSC+aTjtNHQRQK9G{t7@l^Ll*0rT-aBKh;dC#Yl7Gh z!Cw$tz*Dm8g*#o?S1ebaVyHY9_Ep1RGXUxwR%{pc)rEbn;BRD&7YN!bC{tf$i!CeO zrA_MjS9t?KR-ewyJn>80DS1=L;A&{nX$2{(Ba?M zfYV_nl@n$V)T}!dIX8?n`D6H65*rA|L)qdZXV&M(t6miza7t1vS!!sWuv#l)1JA~8 z+Hy5X+Z~UEX?@A{#Id7dkHSUiPxj*nqNpE{__?8d;aGlQU+L(M{NcWG?Rf=$-N_Qy|O=n4$B7c0K)8T&} z@o-!Y%0UqUxl%}h88Vdvguuc=;vsCkvH>eOYz+*4I{tWE!fzo;u^WFBFKpx&Q7SBM zi|WL7AkYoG#D#+(RN06#IS;#@U;>F{?g?wyd6qt))0LWb_O1L#Rk z16zT!nt!0=riCH*Z$pmfEit&X`!?K@oR&A=gPeS6I^GLMCvpiPr|BSlXaf_jo8Y49 zCeL3&j>1~6-Efc(&2PKHIMkmvIQUb(-D8n^59C(DjnYMBPZ!Bqqcte0Yj!fql>H7)(WFOUGx=3HCe`)MIg_0qDGT(mMyQq=sZ~*e;E68Q~)YOLLK-W=s_s>75>P-6qG7+vyeX%Jas~I z1%EMk<0@umzJxVO{)8gXYT{?IO%hL4=?d^ZQBk|;auf$XSeM#a^#{C26Db&l$&d~kH zzWH4DUdex%$^T3i0AHx}+Q{E^CjYb8mEh+}{@cL&B>qN|{5kAH;FnAOWWUUR3jP;L z{`Y}jDe(`0Z>we@v1m z`(^$g@P9<|FVORr@_U-4JxpUKn*2)vIj+S{^3&PHCVqw`{0!C#e?27$uazlGmo;o}y5n}y$Q;cvF^yDj`(7XI@RPyNu-5>NL1r-lEgg)cJ_ z&u4z;SopOTe!#+CYvDg;;h(hduUPoQ;2Tf}&WEkDkiWArY7(-_C4#R6KOg=+!MA`v z0X+3-B!2~XuzdDP{QF2AI!_k<_kzC`0yM`X|Hr^Tj6CQN{EOf(hrEh{f|8%i6MQ9q zgW%{req>mDhgV-?Y>o6s00-+-l#$(QwOFeWk0f8KMT_K_-1T_PX{}ubh#7*R2@MZN)m^^}7bZiIK`I@Q zf@*U<)aoYbHY4dg!>To}8l;Z9=($q^`&Ads!Wvkpx|mI>(~?$$cvS&JWQNL_2#kaL zv;szP7#zw^bxub)sNMx@V5hjPtzwkaXfNx>;c9G1y&nn>^~Sa_kVH7iaQ^3TvY#b} zwVPyoki4;#doVmK>YjM<78%|gq&I)zcreL#jZVhb#{1UR-#ahw;g_>Nfr3StbwP_t-uQmm7M1Ynx zF4mHZwd7(gxmZgbEkQsjnLaP-+oZIE#9gcgo9VZH$~h+1qh!un%fc1()h^bO z@z7~o8*Q^}sv&JAS#mb0O;Zco0=O0zYl#qy!sfNU+13;Sn$Ur@IDV0fwZy+v*zRS? zEq7h4r9=fSPoQe%VlB}Nh2AZG34dy9qJL^?9afCy)^9_Bw)2kgKBb)>S+@X_sx+JJ zvR2HO76Fbq)EA1SJ7G_ojt~+|`lQ%k#bg~I2dJD1KsHP+J__k#Ev2iaHbtu<2oXFH z?~`1tC3;OsYhI0vk>Q{GF>FnoT=g_zK;g}UehhZ2!Q1+CBX_a=hFqbcyqoa)F*f&MbZzSA?}w1EPeL=XcmDW||vF7ow@ zF4hu0i%17j6GoGZwKU=ARpVUR)F&XjSW78-bDIu8Tic>x3AtEH_Fy$y{3){=ki z#!G{(Yr9%H0u4Ba7?U1<>u~SjNT2z1UYnU?nhv-lCj==C-YADEqN(t^SWD)a zm>p_|07uFxyW@18bFd9BL;Wt+(w4zo8jlH4#l>1OLj$MjbWHg+7!CCWdqRVu;od1L z3m0q2#aeQ)meeJW+V%l|UK)j5&-9pL(ZO86HBH?^S~RTOfjk|=MNei^HR28phJzxT zrb?xYwKS=>HR_Jr6rb`OO~r)VZln_hM=Jyu%GWD5^fS!8W$Kw?GaPI0RM><`s zrBpfC$syZJnP}I}EgR|Z4b(1(R*T>*-PYCw%(Y{pGK;i@B}k*}qO(z;Ik{L%PC<*( zW%&efi>!qCdCA#@$Ql;K#afCFTZSV`yPHsk0-s8p&D4W)PiR9!v^Sb9gp8W^c6wZ_ zC3zgqSRmTu!0%!$t(UNkT&yMMHOGuDv$&kDZEpN1$lTgYssk$RYPbY zS8@=ii{Y&PTrxz~W4p0AW6d-t%}yWRN&sUgX{U>|#E-_3s}o+_sQ7m%ve-xxdv{`y zXb{IPC!>yQgQ0`=`Qy0Bu;T)<3F=}kIj!B=l*+(l)(?M^-jJkeb~*%*(-`#te!DkP zPGZsm`a>f)h-A|7s=@sYm)5OVTAjTX4e@C5A^ml=wRKgwgOVRJHC zXmGKXPy&-V?U}D+#|n1+JHg0sVk8y=##gw{5BLELiX@U>?f&ra=(+!2V=Y;ZsLmhk zk~N~dA~0Da%LR`c5)b==?drM8j4k-an}tg7XdwfH(|%wF?8E&^-!;l2Wq&t*@5bNEg9Pui z=?S_oILLg&dB4Sc-SNBQ?5tA{aqy?J*rGEKg7FZ?ADBPD7O0X%tngrHK->owvBLd| z@9y{)Z&(zld8+WNf4&;qR~S$=Am(n;5`&gKh^y>CHMID+ZxJgxc=bTx;R3RAyh!NT z6W<3tv8Rsin;AGIz!o;Vc}w*N8%lT=iEEP3=VIi z`}_a@zqxScJm;L}Jm)#@=iYnn`H1D)%U4+R!gtLb89@&OHL3MwGr6c)<(E!Sn5!2d zMcqP_v~^8#&b7^I3Vb!oxTo#`E-vqZwYx(0cD&s2G8Y&2!0vM)dVV9^uXMb^#lhaz zv5nhAo<&*nRDabjV{_S_b-UEU(+;8?E{tN@*czd~alKi0kkdbn8u`Sbv8tXUQQQu> z4E#w*ORV551E6c6Bs(&y%l!pnQ;#zW>Rn~c6Td!_y?z(bt7_G?mBJcft>9lz#*lFY z^)qrWsUR^MgdnSby-6f7H|+JVuY}DrfGT7T&TxGOj^(dxfBL(D!~nLDI{M5_$H z7D8G-I~id2>y>FVY5S1rrF!(P}?{IwL^@m zUuBG(b1ERfbc5;_DW^1=Pg`CTc$?qYz;-T>rdE}<`Y_ca@HDVRPFDp`-L#HCqKf%9 z(j<2EPkyR8fvaOHExG%}^Wt2cNe39J_UnR2I z9a}0y(UK%?hds=A(&7+f3Lg*?8k zC8;LFNZtN~Ytf8-=>(@YRtD?KDl5b?w4Gh$H`OFmX~_xeImp{+^=}Vm@;*C}B&uVc zXi-N^AEn+-TA}1?RLQG%vnK5 z;o`+WPVjQ=d41RZNRer-Zz>Vc@>!`6ec~>H`10n1;>9z@uGG^<84OH-Iuu+1N|qMF zUvcZPgk4>_YR1^bL1g~yvIY)SoBOugTp1A(uR(Uvd zJYoL;hL9sM3wU+Zg%BD+&lC9{4vmQ?UjHe-iR;SF1A0Uers3r@cq_*fY8IgEt`#Dl z6IqK^4~28H!0_;-RmMBvv|vLeLV!HQ(8#hBz!QLAFk~u3WJL=%L(Bpb1rj0I3IbZ5 zj95hxHAYZ>AaR6K8*o^osSW-pYJ+bqwZS)z+7NOhwQrXpTOqm@c+6mSN$@k2pGsB)Rq{uzL5 zs15y~8XKNC~weyp-AyzJl676e*`R zgsr4D3SkwsA@6=_j{%SowF?M&l-lrLLv84>p4!mkF=~$^=HvS>WJ@ zD2)$|>RLAZ>lFp4MH>NCLcLz~m{ScP<1B_ZkG6U()nNUB>VS*3z2vY5*7>bhKc;%z zsYsZj$k1!6i2Fc*JhO((qo!CPpkrOjLO>Q>mmZWmrX}i$senFwEmeqcDIfz2nZq8I z+hl6k1Gj}eY(X%Ox?-y6uB|Gg+*G*@v|Gze4yzEu9%9NsVWtems%u#;W89RXfOO`t z)$0P+YaR=D+`rndM*W29Nwm}Curj6-G-o;~l)Dlb~#QQlf4wLP!vr`BG{tGd}fyN{RQf624mr zKdktFN!<$x`8RdP6Jn?Cd4!y&Hdas+f-xBB-T-?ER!UKddlGD#zDaS

`Y=71W*x zeH6DvaW7HaqT*f-d&)GdY+wgrMO960tXL?_BhAO}sf~Q>gH6--=ix@584P=gnUGgu z2TuZoBK5~g={;(v5c09&|2M_|e--y(>c-URuYxULQK#53)W!I#H}w62+RzvG^h{p|Y^tvYbr_U`@`4?lK*)G%Ct`(4{jtKLP>K9( z86uH_A5&;V{!Wx1wf$r$L>?%ZnU0kqbz=oaIAA5Si&<*r;+c)SA~lLr zhzlzu#9_;6$Ym`F`m$v(>XR*dkq%qt22vYSMG&~)!k|5ypfFfxLrd0CHyQ(5<{*<$fsk7X zP&#p$m@4RQ)Zuy2PT=iAo00Rb1X4bS7e<;tR#r;b1Vq%LaA>)uD1J0=G#{)i6~9|h za3@${DjteO^`&V$ujoO9`~sb@>xH89;CrixkVRdY;6{E8HO zdf{VjPZ8=&_d$hE@g@$W`-;=yW(*A*+>ecdKi;p_ zAcD8@dj)*74RyV`%G0mt)Q^oth~Q105quAK6$W=#d9S(2bFSaL$!iARx<1HDF6-3K zxsdZFZ!Y-O_CekuH+hi?zc+bb_EFwl_jKwP-GjXQz{eh4bkVVE`TgJ~Z)^|p{L2Xe z>t$D0dG~=&3ohD!Z&bLw<@a&$^`*aEa+4S9Ca)PZ<`0ybd<{lp#v1Fg>l666k1s{w zi-B@fKdKkKsQnKZ=h#a9p2XndY){nfyuJeAE^j;dTH#0KO;nhuy!#4PmEJpPg@HZ- zrB`p5@Cj34;Qe6T$u3TRP%mg!cz#*uK1ysVTE4i!N5cR-wgx*07|E` zD%(41m1?1u3KR7&Jlw(L*KTe)k?(+ejLXlTG`eUSe=ykxcjpSkpX~Pt*RrPcKQ2Fi z@|laK@rRQC!0qo+(4YL^5k8DQ&~{xaJW3tz=BAHUN4U8utbCk@JJ17mekdf(ML6x+ z2{1#EKMUM63e6*R)BA?`pcg3ahv5!@p-W5}{&Ud3a|^$Au*==-7&FM7sXM%728Qd2 z#S3&>7l^SZ5HQ96W#GAy@jQ#i<$Gj@)CfoitsEhck_@Ld~m5w zOi&+Os&gM#whu0~AS*2|FL`EK-VAIhOjV#lbLMAd&&y{%N>K^PSsAl$mk&>M<3j;v z%yH+-O`DyToR`)KK&u?LDt`m$Y=P|iL#M+Dgy>8>FD*ACd3J%2;;zxWy!?!m%(Ps0 zzx>=eGu_i>Shrc`G<+bJO05F(yo}kY1^F4sVt#T~&J1O(F?ss5Nz=enP{6oSvhp(W z3Uc$a^9oWZa;^_9)d!dAgG*%}?R#wRbZr%M!i`b9SRY(!@k)bxfppo`D-UkU2JqgC z(|c^Wkgqs)_h+f}uDE=hjXQ$ofYj)U#d%eQ`QTC&bknO_s`x_5>!(d#$AfMfFvEd# zZ$(VgtJ^SLA`L}L?z+lF!1VX_-Pynj!3US>gG;3dsUAJU2bWsxiTKgiS&DwJP~d}0 zExoU#%moO$gdoNiptVJvCzPrl@-mYQ63%jzE?X!62(s%B>w3Pfb&l4Z|kd6~()nHDU z?s?K$zar0^KDFN(L)(nL7o#(uES4cXZF;=tC&7JDcb<86w&&4reU4?w$>|2ou(OFT~^@Fvm8XmAqUh%PU@yO?4JcPG&m-WC3|H+fz8ySn=wzo%y; zuF*pNsCA+zJZY~36l{7@S8OT#>+jl>^{O`1@+Xea0%+cfVuxF)yx@Z{1)pdo5*ekvy6u zUK;m!>akmy^g~wPTc=l{11J$^MQ7yT?A|3sOA3&|D=Q^g35|mnb^bpKC=1XQhji#GktKW-5+z$76*41uM{U1mX&z#RIc$_o|m1>p055y z?P>n(E;(ho>v4h98P`R5Lp<$G*&ZYN;8J@+wCu!M^}(gOnvua9ppg$Q)!Q?Lp36)b z1AK6)9?xO=Q)UJqTq=DFemNSb4=$Cy!u2*#DV@#-mrBcr0aX}$aH&1Fm8{v=JA1{$ zd)9z}MLl3n2cU(A9ItpVt|ugY8i0Lpscyw2ccZ-GqSg4=;eMPOoHu})atC6&N@AS& zrdL@UyJyP2T6s0hDK5E7T(qLRps27&?B+qRTcLN4Kkr_GhP?FTgeg-g%*822bb#Y2Fqh;^IlQi z@1(whrr?81?f$8654U+9)pVbTPf-`GC@k-02S}f)#Rr$#IU>vJUc4&x!KD_iT8)Ec z4KB!5L$MDo^|CK|-R_~iU}tt=_raxREH5fuz1Z_k$V<5~gjb5jns+(wXz%R(F6Jpf zi*Tmp8QBR3%0Ao8np}{D4|;p9a;CZ$wY_cgbZv2zF?M}$saX^RmVU!+kT+3!6!zt% z<*Xg$qmNB>c(9w zg`S`4jCf^wx?*EKqFY6;Sa0t;%lepsE5Www9_I8)^5BC@%}7a0mAl6kR;6>}s}C+U z#Rr$_KArbE2)J5~4=y!(c1n73#+-tTv+btPeU-3J17%1#4B4GctvYva=Y^>C@3i;2z&Er0fH%8|5q z>s6{}1#Za7Hy0$Q-c~R_BQLEWeoCUzK<`X??A7w>s^=807C>sxsq_&UwPzu{K%#m@ zKGnX#*>tHNgl9CSR5Xli*uB}TKB%tPWIo%XeWz@u_8kJSPa}Brseutyjj7ds)zLvI zr_|9SN4>oJMRUNxIJo?x8+O;3ziBZdhLOcc+7lv#3Ot}YWr#&h6Q@sT_S?+I@>W%> zzctKORjmm!odW!1Y9o)= zQYThENQYiD9Z%psoJY@;K*9c>Qv$#*ObOK9wN!$&AXX0Y0p%9ZJem_r8-W8ukfI0| zIM|zTp;Rod<}`c|KbRZFErL4;4fWU5MytK3*uV^87o0fTo&GZ@7&Wy~9e&hCiJ*B9 z;;uS%P z?c9otJlJ{Gy_1a{9q%5!X`uoP>f(@zcvzH=ng-+MP5kccM8u)t ztUO`UQIYaF;{}4x{c_5nEwC?q04?!Im&%KF7pTyWbm5x-KI+%?q9`@)=n$`h&xwXX z>xy1z7UX#tcfPm4C&G{B3(bXHl&@>LQ9t#LV$wC;UxUw??%*Ee{T_S(u(<5%DlhJ5 zo${z$dU@0DX7Kez-Yz$J&UWfe-ahb^%E@{BcGYhJ5HXzjrLYC`qVjgZpf8kBH@$8F zAB8&TdhLUUdwtY_PX|9*AI`Q*<$Va_Y-1qFPVlk0jXK<}R?zP9c7rblepDWnOD`(# zzJj~TN>P~M5hY|!5lhB}5;B@<-fxtUMJrdz$Ov5#4=%$t zxXk1K15hE4qlh}|v%TX5R%G&c!=dKif_pB^R2UvLP3yJu@+U_+9cX6(gX2x)h7 z)0T1;ZfF0Y?u%~WDqz0_Lm9RPV*UXntW!D24`on+<6Ln9$as(NFftu(vs-wwNBDIN zN-*6me1S*!_2e$NbKJsLc!ZB2kHEdgEqpWF)oyNDKJM<9JmPD*l%IyY?hzhH-uG|^ zkz;OdI!=7s#of`x9Zfr!a#4Pvi~A0^>C{g9^iY)la=266+-u;z5$=&n__J_lxP|Y8 zn`d}Q!oHgP?o~w%U2+aB`cPX8MCUeq?Be+ zi4lJpZp-BmEfk$4b#{iiASW$1KRq`sIhBoLh$=t#VFk6gxMX?BDtDjD-FWp-kdZq# zT`t0c#U(2X7nK%!#_7USyxcp>UB#I@hKim1Xd&Q!q#YOmn#L1z6h$QFTJ|`vJ9VA5Ak_OHKzF=J&gi`qR+g%jDq=D1?D*g=B$E*gw7;05>g5-PY(b9`DqIZD6ohk zfWeeFy(f42XSvbyZp+Ba&MlZXCvRR3EjWg0;&u+QI}A!*PKJBB3Vg}z95=v}&T_)D zH#d#v+PTSd@{&{XGqUFt;E>CCX$5&13-ObaF@qKZ%2UZJ z&4?34B|kMI+lMjJ+0uL%GsOvur^heyVa)h2W_%bk7%?$E;$+PtgX_Jy$4f%j3n#b1 zzw4_|r;zfJd%Nr;=tpe%e1cg1vwqI>vO{)|75(_NVo`Re6Z&;UlAd3#R)P zd>Atf|HFqdBQs= z5Q@c_KbI^+*^1J_@|7#Qfvs?^Q+iZzpc!;2Gl0T&$>=3RPOKI0NjXCe#f2;HFL1hg z;dLGD-B&(Ca!y9ydGq_s>cf~>jkfHD&*R#*>%*9#hcjUD+6x= zdwN!MS=9cazxXg_`h*0+YDGq->0@QM4jl4f%*cpVZl|o{Zc#bv%z2ui4`XJTTRU-< z3d)HA)%Y-Gd>AwMBFi;hC;&7*j2V0*O&?>k85gwo*_w{sl+pQVX5YA|+&*&RhP-Fa zUKx}{d(To_D|_#UB)M9LGryPfJD>Ks_GEZ_V;2sy3Q;^60@LqYu zo~B;!dO1f@53KIynXDWI$kCAGRXB+bl+N}mkiT4>)i~)J*Lg#8A|TH z>k10FXPnHQlXZn&NxH7c11WW-CtpeWaxEEr7&AVM8HR`=AKB`Hhw(ho&b2(~Y_;C{ zuVmt;cw+6lWqnj2X8c}LOvo7@5P zOhXS_{I4JdAI6LiV`hcClU|uzOUmw@Nsx045U1@L|mO zFlJU^b)$T-D}UGO>7rlsx~*@$fS-6oF39R(7rK|oKr8Xw0`Hw?N^eRq)RT<m!splAuV*4_+0j2Y*tJ3fpVhjC&o%&%hyX(15UFaNc5sEyKs9LBD|$u>cf~REXS#Qu7@!0 zHSIbp$A>X9IWcjvv9Im4v)q=Hl;3?{VR^9u@qHLGJ>Cd*!kYA6%$>Xgf@|r2LU_QI zoyT@93?%M=lxC^-4Y{^!F;Oh@zG2697xPN9t|aWP`#|tvd>Au}i_40aFD_nQR8qY1 z>LI}NdbaP?1)S+MxvP&p(`%CbhN9_JVlTKf_yoORaq-Hc@{+PuE6Pbc&i`GEl}f=9 zuYfh&{Y2zqL-vwLE)oDPdx=PY0mRbc2dJ8k42^|C)+FB_MAR+d1t%BDN2&xO{_Z<9 z-x))WM@Z71jx4nhBa#^1UNRxns;BZgBJby7`Ih7xYLa;y{rwtNPbQf@7^0mS z-;5)tm5ZUkC}1#7Oc>dZ^Ympd9;b){I%WYPUn|fUca#fyEVc#49VP`%cK$XyxqGZ~ zy#6TV7=4_XPmjeXkqSf%&f#Y81;GS|qvOKa=j?cY0Ddq?lxV<7Q2)^iR19z;Ac`^H zKKl(X}qFa|E@ zp!pQU=x^q*ht{dq^FQY-2;;q0|U~bhvG9J9olU>fpqBLa07ZMJ)8dqv;f*k zg8_JO6YME!LT;u0=*+3qM&K-J>j}w)P5BnV4uYFv4Dc%aDDXRKH4fruV+r-7&>Ikj zC<+1(nij2cI)*T`4iq^XW{^#=xgzbl75PD1MaB?iTJOku*d5aJt7J zVi}aAacR@17abnEBJ*ql!%3DI#^U8xn;j3D zmVq-b_kxd=nZo0wX_KMySoy)Gd`~Gn)N=CO0@^)Y{%4(G?tHTqK4%vF!RLNCWgrOosCy=b|;2;o& zALXNUPcO>XHQfRr!Sp5FkHF_lmrZ@$$UD+Uc{44Y^3eR*%A8o_* z@+R+~rEl_nQrIbvP3_&t%LZRx^n2S)9vzJ6O_Qc`ceBBjJv$S z;4{IG${PhkFDj3s6U2|PMtiNxh5N@O^#2bq$TLlwAlj3 zb!x)_!>H4Rbf&OT!G$n1gogGTVW@n?;=)yhR}Ee$IX7!k;i^^TC4f6A26j<-ap@$t zBqrhDp1VqxFIgdnV2=pkVoNzDE$V~pl&+p(DdjaP2JZHp2o`) zH|M@E1t9}Z;N+Ir9XyRvOH&!xj9g;{fO=6V;LA{OmwT5K7l`<%vABHNWjHODW4SQo zmg#_8SyEEqd=gkta(Cff6o%z8zXH|{y9+2NEnW^VAmB;>9U?=YVn~UL)8os=GTc9w z>u;MjDakk~eo{h`VfLH_`XwvM^=OD>;>6`E3hpZ}ECc*Y;a$tI6SRbWr;T$PCQ^@r zm8;9jP;@J2Wy?oqSuGJHANg4hSa%h7b6}2Ylk*YI5dhb%D4MlCv^q-(JABu607E(01bq z%#xcnJ1sdc4J=BDx@~sz@a%M8>nhtGC+}n1CP>Qe84C2-rJQ0Qxbi^CkE%RYMzZ& z?6ytRwaed)!2ndSJ~8$Ed~`@Oly&!=OqZm4`TWV9TmFKfcU_e)9r}EnyTb4M%BS}P zly}U1W^}$qca9Rh)kv3j*m5*_R>~EoNTd3IPjHw7uugmU^u@icd9MQbOPVe)9amZ@ zUWHLGk*hAy-~&D>b{(F6bxZf^Hz)ZEKtqua_@u|v+pegyc4CxV#a7TM)CYW`jIRc_ zG67`E)xjLXOVNSV8U#3JVju7c+lt|Ff|j#Kbq9dZbK!Rvi^7*&c}zoLc@dr#^t52= zE@29oapf@$g=M|W!#$--fwy{DRQDR)fG>4DzfHVs_1-5L-F&0lTW!1JjSQd|l`)*5 zj9eu#hB6@VT|HSo;FGlE{CPmh?6Ea5(2)TYx(l@AYRK>bpLiV+ogglk!-9A(^zQi$ zz#UG>PxIV2?;3u3k7qEaO!xd|x?hoJPVZ*W>LF!lo6&dt7}xC`jb%trn;!4ExwkLs z&NI)>2Jp7Gxv2*|Su8_NPEI#5%kRfFFdE-`cqgz)Z{aVcW4i0ZY6$ zs>{GeN=xWj#^r^}>1!T&CFv=rm!ole5!lm%zRRNefKM)8%6Ba!8N!6sHzWI2%|76h z&VxQLhw13G3|+@HT^`rq13vKqpA;|lxczqPv#Xc;fKS{HJ@f&e;LKqLz@qw~(FY(;Qo=p_S) z+P7?ZB+$=%xpL?OKJn6FT&3gf5dTi>lHU4*7aW1k$ZjhqAMlBn^FS$JiVyhYiVo-W z0iSrR8++`{&T-QT$&rzho>GunT(n|wH?Jr9B`qsC2DzUg6??(pEm8h5j zpG{4L+*?w2VW(^+ zb=S%%j@`m%U#+|ve84B(UcL3dc6`7m&Qr)c*AIPc*c58wYV|o6Y{gX<$nYF`+W6c5 zHsey(O|}pCMBdTtZ3OgMUOjKPze<(jOvDF#;#Q!}3D^gGvdr5vFy|er$0WXdF+Ehe z;{K~OJe3tLFIZFx9FEeGl>=G(dnmbjRmp(xEj@(YCzh-#UbLdHd>|N}@;9IZnI#kn zhDC)d2lCLu2Yk}yg(Ge`SFR{p*6od_GuYtV&D2fHzl_iMp;*D)c+7Nn!D4LJ>=wV( z6}kBC!lH>XYj=(1-jz5YtGgy32P!?+yQVZczP~gzw733N4YRhwO_Pj#5owy|f7SP`u_Or9~d#H3pfMR8X$o^|_xPrB~5UA>&1|4C2pTx`HuwZMR)Ya7(>K%iM% z+oHTnHxw_wHx|c#;@DATsW4-bft_(^$jUbtB&Xh1Fh3(N4g2a6jRuN)NL9l6pCVwh zb3?Bt@JZ(|?>wE=`54pL-Cd`~qF71?inG#>lcW9|hjuI1=RfDj>(hBM=_myk}O6X(4Xb2Nmel-KZ5RniG(=@zxX&pRzJ^?NSJAxI8w8b zBgY`;Vc0b6o8=t&8s-elu?CKO^$bUjAnYr+?|F_RpTVApxWO=gh*FW6u&4iAj?0aO zUQhGnz6W@6^J6@j2@|-UC(Rpy7xNrXf-8CQHo~%Mk~Nts>qMe@7?W@ZgfvXRy+pwk{l8jyVqep%qj zf{fRY{@pP5!yNfJPv*lv58*3eGGO9i09!$Rh4`CcRM7Q4_)UX80ib6<#wUm~7xsuM zo}_^Huj^zzs4i`wi(rxwCPB~BFkz!qbz<&0gPMPzb>7<=$UM>6kF@VUKu6>eG9C0UKz{}E2b|^qHB9Jy=(`jMA~0bv@i41l8e!gt zdH8ws;}_6pw?Y=oD=@FY%y@~A2AJ1il3zg>%#Sd6I4XWV%-t~mfVuBC&>5z9J7m5} z$g{9xUz787j~zPfMm(5693fu}Gw%-=KTwu!ZxM0^Cixwd-zU(;it;;1$m1{(M{f*&7ULZLOJrnXpZ>lF*c0jh%|vCpHJh+ z`!{oBMk@SgbL3C?92xN<#+U6J+3+^TO_n|Jf0N4&yh9>Jm)b!b#SBsC{!Q7 zOxK{F4#v0w^DfMBm}x_JvKFQVCRmHG(det$Joy%V;sVT`+i)iSd=;4v^DxYdFgsvg zgZb$K^aYp`KUWcsuuG$-7Vr<$usSfjql#G=4X1w8b~h)%L;ZsSG-SDg>A=B5jX#Z3 zD#Cr2uLOK0;41-N3HVCDR|38g`2Sl8sLp|wu@-F^+!CTA0N$?jKKI63?L9_s!|I?m)t(zstywS(P6ife%q-OEkr7Y(DPMW%f%4wJEie1d~XqRqa@$FI(lh-c& zg~_o?uQ0b=%2V9GWbSVjz1pP=Cih$E3nu4VDOTY>tniOy>712#CjYGT9CLpoEn@C( zr570gDd}fS&ok0(EPw6NbM63^nDlyX^mCnYW8`&N2|$vG~aW&Hnnmv$ll!G~i1~jheaZAVF1@J8dxFXTLfXjOUr6ap{uk1% zirnQa{B!9EMeYnH?{jIolHMT2y@P@om!mES^mop~zjL$n|IOY| zkHb;`3vZK#GygVe74vVCcozS#w4dqGCjCV5U!&MVlz6u?zBcKn3g08lZk3iYd9Bha zX8*4=iuoUueqeeYlu{M<9OiD5Zenr|NbfN{4@&1*_yOs87XN^>h1n;h?-}1giD&Uz zrH7av2bBJBKpM*Oe?U6R^g1A|P~4*x_YoGaMQUQ{v`7uiKA^Oh~v;-C}pzvA4JR% z(oKx-uhP4${QfHajk({Kj<9&JS-kh8`&jrV(ll1SpGdc{@K2;*#a_tx{wcl0&6sCjH3L zJ1pJL;(e&Jmk%Wei~pHqVfGi&BP{#_X$s5lpCpl`N5@j%^?zRp9MV*>=O7e1ur@`e zHK5h=WLgV)@(P*OQMz2F^`N(}lj#`HZz!}8wDm#RKM8c%V=`?5J!Xzfr-Ri?`v>p}m!UZ!I} zS8tVRBj|N6$#fEE?OB;NflilXIvw-^hfL>yuHe_OGFbrnogp%90sY2knHE9s8Y|Of zpv5?ut^i#I44K{qT4R#w zH$hL%mg#++58i zqEb(IS*A6hEw9M57W96F)`1p(Bm3(?kK7^CF`#Y#BhyCE+kYq1Nub|rlxY*_m_0I` z4%+ypOy_{UxL2kZfPUvanYK{>zsa-+I<-xv%Rs;RADONIZHisT>aG&>p@}kG4O(lI z=~~eLR_J=rzx`2;yA||%X>z@62c455^X~%vRHjV73Hp{SncfHbO@-c1>3Ooh6?AE# zOt*rbT_n>s&=-qk`XuO0%VpXQ`cRonJ3xQDQl=>uw)O#;)`0%_L7CQqu76mjb)bK{ zUZ(Y+D;}5W7|@jpZ3O*glkA@addw-AHi0f}m+5rS6TXw_9ME@)GQ9xwI>p}tdVBDC zR<aXrfv#2P3ecAMO8W<$enys44cfR-rfWezb)6iy9yA#t(_2C3DD-yFw?xSP zyFfce%JiF{FY0A_A87GLncffDs?b)@>(0t)wSv}ell8HIHYUsbCqe6TWZF)7=E$@I z^qo6oeliU0WT#APK)?AvGOY#uagZ!u2ihJg(|XWfu9W4(fUbQ+rj4N2{Z5XX1bWpb z+1~_O^PEhlgWjspIiMHpl>HZgez{quEubs@DAOWn^`B+BjPfgV1?bjyW&cXh)$hr4 zHRy|fk?C5{Wgp0NJ?M2-ncfOI{eVnw2fgVHS?67#P3^M(o1iTYncfF_yY4a89`;k7 z2${BmUKb_Pt)QzDW!eUM_6(Um3A*xDnYM%0{zRr7ppEa#>5}WfqtF`Azum8tKj@DO zWquv#mlw&j9`r*+G93eY-B4LiBj}J7avx6u{co!*#{_!SNV)FPK|eKGrgK2+qGWmj z=>4^_Obh5?8)aGq{d}EFmw`U|icD944r!9DEN{i^)mP^EJsiM?bMh3c8Zc9G^cBMDjb`?8tkFzO7AiNvU^s*E6! zPYJS=&BU{n4)p)eiA@euv#@C)GX+T9$_9~oh#m&Il_FMHB_9OIl^>s zsn)j5JlMKV2(e8E&j_=|nnZ2WX7l-$shOcABg_}A8NyG@>X!QGj}~Z=24{=U{Aj_* zG0`Rh4T*iD!z4_~&{)!iiTKT7zZPKv=m{A^EEBROW(=}SOrMC{tM^rzFSe>@ye5zr z{+*(YK9>Ajv$kbS$jju$tO=H7LPW&4^l@1+7Ba!lI!g4js1wyj^)2U)R_%()jK~-y zeiJ^(QYw5I{)!+9z+LCo3%vb>^OsJb5_H4-m3l=}B^^Tu8LuH^FbuqH9L6n#6Ou%9 zutO+~HJ=9W8EM_V2eTjMW0-ef5JFacsv_HMDzfQ>iaZ2b`?Z=>z@~36HR6ycbv$qK z8-K2ao24~L0=(@V9q#^>QCjm4RwWc+mrfY>kZ6C~`*(hP=PPFagQ|8;<=S!GwL4uq?0A$JBlh>0`So6oh39v^&~ zsJPUiwkZ2(qR};;v|qmsrrLb2mA8-PYc*Vwf6R@opPeLjb>QGI-KZ$&t+S}()rli* zjaZ6pgSj45Jg9gw6x2PS?jeIfwS#IW8cJzFX;qX81r^HMRXlG~3B-1XK=eFx8kx@- zYtdR32+b$$&ye)8nY7%feNwS!e~$9oqZT?OM~6xbYcz?GLj6o_Gvzr89<@E_k6iSV zrioum*{^?3M#t>UK1;&XaY=jC(JCWXr?;!r9n$}HOvxls2OVVBb;2egOt{h3;vidJ zN{c$kwQB;nUk02G()^{J1ip7#;~#j+-~W&1>kb}ssA~h;JEo5~6)@xz2dU+)Qbd3u zu-D6eh19L6k$c<+rl~_SkMT`7)1`X+}t#BmQDy2x%g0v!A3)JBSIqrVguWB z;`kA!aLsg`C3f!Z;#|u@OO!A|tO*Z@Rkbb@KX$0~YTLq`7uz*_xaAIANIHocAuhD= z;uAXF5{NNM6VF*{bedUOvC3S%H`JnP*O2Cum!6prfHf)1Y?uldJIW+!&xp(%hi1YE z(NB0HJlrxob8EXs9WH8a3b%AfIUPLut?GbIND)cgxt4k0+@X8Y?AJ0vyhF^@X%f=l zQ)E$zNP}Oad&wNYcp7w?M3tpTOtBDKs)gv2nw@EC_mD_alv?2IsfV?h(H3oH5zIE2 z<1o>MaKmhaISv!O2yU2dFvnq{i{OUY26Ma!HM#u5lRuf{26GzQztI>*T z`_XgUWKJ+P>N0gAZ;x)+Ti{kD7Iyc-lY)*W|=BA+fU{|VtXbWPg ze$u8%ACy7$IMhav9v7Wh=4Zdy8oJBgJQ?-(MeF0FZUg!N+WjiHH+`YPoT4Ik!qk5J zIN^{g=7qhqOo+a0re@FDrHPFsdhMc0hu)|)`q}rlae7U2*`DY*Mv=srtikr*{gc!C z**`qO={uy`FL7gr+eT%M6a#I?#ZhKI>)2B&zalZXajRHAbBs8s5zFcpKl|vm>oV1X zPV}=scf=@$*e|pW&BVBB`n-iq_^d^n6(>eFMxZ|~0LN!Xovu4jZYQh+>5RQZ^vx&B zOn&yCH6Lc z9arS?-25$BP5BTJC5+J)S zRtRiJhUERNrp)B*5hA7k+&Wz}Wd@0Yu*Iyh-U^?l*0Hwm4Z(uicAYpqJ#5r^v#KRr zh}gNs{KLUSG5j@BH#I#@2;a!rUv9lw4Bzr~cw+j&@F0QIarOr29KPlD2t#^<;VtfFHG z9mD>DHvcKiu#GBmI}9Du^3e`9fzC|M&-)$hgD^pLDq?`4ePbT%H88h;eiimb$fIK* zoiEh(i_p-|zTt?Uef<$V`ujTedq>-a6Pi8u2w3;o!&*7CQLORo zo!qwIbuv~j3~Kl1mI|*q{By{&e)hYMk@{HV=C2pkLTh8JK(-M3N1qjm-;KQM%rI3H zX15{>cT+^jqBGfH$18th`E?ad*U`#F>npdFH9P!`$E(yf6~-F5-Rp%*%}=qmekM6U z2w}Y1rVeT4rJHPIoLlM^@?1c>O5&8YAJy&EF1o4RbZb6&v5M@a z`Xym}_Y*2>I;2<85A}_e;tuguxc+)UFC;airzZOg)x!0VSKq1@Xby&6nq+&koeUX& zgcxFu+@dFu9nu77sC)fP&EDO2_|M+EXW0~CX9bDm5_gu}5=HDcezsdI63wYj9q(c~ z9za!;i)+i?t^V_wVLX32Z|GW#DR&II z!|#Ajllk$;Xw$*)wU&2ls;X3HL-O9OB9U5SOjPqpEo%LnUy{8SvBxb5?d5pQ?f#L6 zUaH`3IarQ6&c-U|Fp%8>_vqV<= z*`r#iK1rqyDfyiM#rKtEe)i$;?~tZloFM$|L{f7q#`16f_}V|Udjf2JnQNYi5Fs0J z_IBt667zivo%{4?zm7el=WtPj1dQL2YWs)hNu(w!04}xtz4QD;PSCaloFeLBXDb)` zTa9Am*~&t!kL|xdKS4OJzTwkUyILJ#^P32+vt;q1c21qNmyCJaFZ5HRn5^(_J)dgV zt2MSMO-3#4it#@Hl55^7n@Rl~d;GC(8ziU&5*cer z#5#^k46o3SzhDh|eY_abXmUguxrFhS5L?vvz?LdI$4zc5xM5+1%E85v@#kA^7ASvs zBZ>V_i+=pS=}clJ%biEDnMPh&YpSs3xL^4ro39>B{w~O57 zD6AR%?9GR1ZIoS5*;MJoKJ1_0pSZR8A>^yrTFu4`Kl=}dLok;{So||dqz>hMYpWWm zsTyhQlZSD)z~-?^#F_YY$IJ}OkgbcbPKr~t%*4DLY(IZETHMyI<%f({x2owVH?u>! z=^a(vkQURdRT0Qju_&Y?w7LjWBy!9zISjsH_^4tjd1-C0ci>9nm5m=Vw*HkM?1eJ@AiO)?S@!hu=c>yJCIm zzB495@1M)|)H)uD#~c(lG)vv`spDm%X=(k;)~01EEU@9uu`Jy_lZy#%-Q>^@O>PPn z^nzxV+P?muT=Y7JKB27HvUHOpuyFfKqi&reh@)#6>tm1Oy8-MsZrtD)mcYdgvTktP zAD`DatHdu;yHsV0Ys|J+uG9!&ivsP>Zh;mTIgYMpNPA2G7y0%swUC5abmTEE#&pJ9 zb;wa4UvDPg&A9W_DC+0j8kvV)lGXY+m5ofzkD>thOuG$ zcyRvg*qiO#kf4^G;!-i%{%8sv2cyqgR1M+5aYK*o6z{lygunJsc)(!m*+0Cn262e}@0B;bHpSsT(dy7t zuBnO_@YKRS>1eFLN10Ho+Z@e~FN~UYd?}DZ{SepKA=NuH?I9|z?ls51EUyboZ3|}Y ztO*r&2)wPfW`hu+YjOBRf+MRPfqH15Ck-J9kfi4~YoexZr(Cx= zR9pD^xg)1;`CxaHy@L-*nYwZ64oy^tl)>VY1{!~1`60*FNJ!A;-EfEQ^$Xvf$xCT= z{7c`k`}XkH9A6q6bjX8|YuMq?YF`+s6Q=LrAtA=`k-$AGm+?4O=1;f83c0LptUCI? zD5=+Lwzr3nki>f2i4JQ27x#J-M^gBx?d?H?%D*IabY$2~MJZ=Z zD_KrwXb`5sE}%0V$ZLEO&1-zDpmC^fNkF?XAKm1@U1j1r{NBt~WOVMqBeoE$V_hg+ zLsc~%a#Tn1(fcs6H6K0%U+T7rvrK$6?R~-a-CHncVJvi{(6-G-$}RhMM@WobIJ7t0 zPBgT=!VbhZc*$hjirI#MGxHle@93W?=ZXR7f^ zl&&VhvXo1F4|e(e<1^RTEBOO~4d}mbHXU*}jB6X|T0_&4P*GN4K1K9Hj3kf`((NVs z2C<&XiwrM+&*8{{E`f5&T%12knX{K1p{;#)3qfzcXatwB39|gGMJ4K}g^OvA{H4+( zQ;!^Se2ku|Zqt`wzD!ZstLo*xIt?LK8gjrHva}u?Yw0-QKsllZ$M1W3uuyLfImnL> zYT1hWM3wz#=MOo48&Ag4eEl~5O`Ezsh6FXCr=w>l2yppv_Oc^lhz(gDJPsEQa3XH{QSXiJCLxRjp^I(slpu!xwpsz5eYXfeqoAX>kYM zaD?po)bVAgNw__=W`xR~d@ewUX)<9YN!!4k=L&5Ijjt5nsyUUEfA!y;SpS ztfGDhZ_sV4`nAP`)^qHf`gb=v_(9V#wi<;?(&-C}JFSNox6#u6}b-KhIqvyOB#=51ZHmFlPBF z_jGg&Ny41_2zbfj51G-l&uhzs02g7$(aTs?s9XV(Z+63C~vVDXbbw}YHEbU)*lWrN(P2KBUo5;HBG2TBC-y!`OcWHFAM*nZNI!Ju2GH;Sbf>d zm3w|J4ia9iSy`>QsbRN&yN27iJIp?0h+5cTd9`YkwJkvXsnxL{l1tc!-z{(*a@+~m zd-z?zTo&fCM2-kBwLgv#X)&vd#qpIk)%bu`t0NumefYIHbbN)4kK(pplAgM_L&SYK z;p6$JOVav_w0`_A>~GxU@Jo1A%xuJcwl+2MgOr-xs`y~jkrdp$8|l4wvqO#b#pd1B zcw!P(nOOOnLv2i`hOcqs?k#5CddM**YJB5i%-sIkjk`CPhglP{HlkV>3y!W zhm2JVlY|sobmoT`S*q#%XBmn9XpOl7`u~}?58>afcn9+z*P_0e*g|eTvU{Jd+EQJ^ zkAD|$44$kS+HzfEa5Y{9+6D`T#<#^gDpd9%Dn3qUjTiJKWE`<)|2Rb$Y71}Dm+P|wIR15vA?rdn<5ymZ%rXVp@B8N_$D_#g!-eY{m4$SUsKqGrz>n)3j}|T^{-0t6 zZ$F2pJsSI%!;znpiH5^PB|j5~+tvO$^xBHhSj;mT``M%PH~J{;UD$xt! zA|GkCtMMGZL%QoysEytS$l(toMm*yDgT?d*ceohEI3X4N*2r}9`+MNx z@Z2Nq(xd>*r*yQSqX%tiw8h^2OIY0JtYz`r4276OpwoG5%G* zp>UOg=d702acO)!Mt=I7`PNG$`aQ>4BaNrAKYes3N8^>TcxCa+nQIkutwOtqN!W>U zdO2Pb7urJ8|HC=@8+C!sqGTNA%0=>AdrA7=ix@WwQ|C-Fje|~DFWN7(`3rau0O{*O z&oxq=AC5078MX9|rK3#O+3kLG&7rXe{WBD!Gp!}MLJYFMd`zyT%DK)O+5yRr&ZR3G zx~d`ehJQL&HUB(MS2cJa2%ikJX}Y4(Vnw6JisqIU=!iATj27oCuCnX?N$2p%bauym zm$K415WTEHX_2b9aco5wlMv2$mSJ>=iOR*eUmsa(_CFA{Y@?W4LEF1(d}s^7iXbM} zng82p{^!!t8OzG3_B>W(XH#Cr~B}>n66RQ?^10XvW4HE-F!Ws!5niWZRIvL z2qX?G-5XzQd|I3(j`g_zGnWoas55g1D#crEPu6H>XcM2dJXw`vQE437kKL}YpdSEs1R&r>ul>>0Z$8v z87qmuocnX?el&UV+zw%vFw(YU*;ern=A^y1qMz{gk1qNNNllQ7wGLY!Wb^jp@5~hv zgi5S$wx1&n8hCEB<s7k9L419KgbT6(AbGD6}T zTOD{;jS*qWMH2bqnn4Y(MV!*jO7nkK+xm)FNZW+@PiKa4QD-fDZuqdNyUpr@Tol%f z<1`y}wpNEpOXJ_J8y3&ozq{ZsEP%Y!oVDVxDL)<2?3ipMk+l9b8+f#8%|@)cqJ!!J z>QaPH922&_DU22t+Xgi>q)pg+SlA-aTFkTNp!}OI1k{>d|KM~`&^RH?_TaKN#VyEt zo-ji2tK;o|ynruG8cFq{j9qJj#9W8oa%6N8tgXp9eN5?q~h$@GNfHAsd-kZ@roE%tR}q z?at2{BLtwYEJSP1b|htPNz=Ey-5xN+^xa#P0h>Q{sJHHH*92>()HDrmOhn7(Y|(hn zu~F0{Y_WLw)M#$nQWe;cV&_%F7TEBa$m9f z6<=3`rBIHPQ(PgB_edWKjb4y&7H{5Tj4eU4xX7U*+3<^!R;-9(g@wW> zoBZ7QDE2nodiYYuv&EI<$M9-G`<3l<1c?#MOhV|{>Lyd>pe+$1sikp$RT3)<+WF>8 z64e(dNOI)-b5i<*iuEJQRj_#S6HXn9N!cvP;Si@-u~kG$>^Q_TevzC z_6Xf9kZ1W#9nzd11GX$|)FSPloe!|dJ^A{8zy>nbzwW?^Q04x{SuS+Ec|r^k0)(p4 z$1oa2VdUL+W*DJQ-Xg-EG#d|~*H#(@I-<@z?!|fW}37G5}vcF1OL3fn+S$|$K z?yPC5aEh3!3%Q9LcAyZOwW4}eLn+Z8&>atd0y7L|O62oD=Qus6*msu&9$QmN#`_=R zrf)F6wO3V|=ZG|tXq`Zx&uaGIeV7;_-ht6vgJ-L>&6VMq$zZ`GhN3RcoZ|$W*dfjA z@DprUkHoX5MWvsSnCp(j3Kl%=Uw%F?(_e_d+t?#mA=l3|HXbke<%pt^e-(0xMTNZW zIG!9GUxat%&GI}UWs@=37a`mzaGS;n3vCIRZ#jnR*}Is^!w!wH&cW9P+J^+vxz5ju zHe+mHt6Z+`q&OF=f;&6b3gqpVn_`3vxSr|o$6f#tA-uiuoEq(6ijBGw;J*7D=KbIx z=H~4$ozpa`stNYL9ABdrqHH^%*Um+MXV0$uth8tFEnLIqG_93HA77JLvVGYRFJ+k?~be)P)u*Y2LBeoB)%O4J^(JspUFZAwU1nn+7R?B#!;A|sq64@_W5yY{q9(y5 zZ4H`alr$Z{7}TW2XzREJOiWQsA`lZ2)6{75ErXIuj6XCP~yIcgF z3kdUn-aDW)ZU6K6%w5kt`+3iMo_9IreUVnilHGn++P!T_+w-@px??!dTJuH2k?h$Q zuWWl`8|bhp=Q_(**)x2JIjZhhmNyOhjf1PtzVXv5KP4*7S|ry%hQYs z?an_e&oIV14$ISx6ecILy6y_%48IuZVW&s<<_bGJs%`^oMO+bsq*o#B1Qmq-51q#= zXSybR8Pbbth75$x;a`$Yg+n&#ix-pZkza=PWE}CU?Y3(?q$Bie@h z<;&Pi^G^La(sh9>woEN-@MK}u&o4+498NW4Jy@FoJLx;eWtN zaCbUj{;8wk*!E11dAk{_!ysO=2S^TK+Zu3wKQH4vjr!AasGFG_Ct8KC%GQG_{JCqV za0ID>67)>)v$N)Uthi=Otn_36BV`ukypX=1wg0sPIIjqXHsNe@nRb5!FRm4 ze?MytzUjl8;9PF4=Y{t?5jiTCcmIQE^>R=6Wc2`>9mxcf?QZ<3K#Xjx(y}PWUX&?Nl7x^C)0aI3^g&vXptLWvi8`+ zFFewaatazNCG4#C*2YL#QL-=0NmNEUXB5T@(@NOPyJS^UBHo016D1W^0@ej;F;U`h z^@9bBIA_6Od+SAw$7UbriEv7aKBRPR>`$I$G$zb0O9uVU0dF^?{EZCsqW=EVJI@~+ z^<2jD-DSn~k(NC!+x1=UV`V!nnZ7G!6GDZn{1o&4ck7-G(}6zSe{YjqR}^ zDhunwI1x1#HO>hk7`w3@SlKb=H6ffgx7WRy6D?&{R&0OpWoz zq{jK8#KcsCSJgT;HPjoQ8t#h`C#34V(^IuRQwwtFTwGZpnHXxh{{#w7L9p`PE|1xgy(^ws1a-C%_QQ= zcE2#Ol$n9_U%@%+fl?;SRTW=l4|Q^Fyo;UBL%&Q{k9C2Rf7#%1l&CF7l%4>U!MRO! zp~+Q^+_FqE<1*6NnTvRq-3)BuZ8l4c*KN^z^_EC4B;SvQ;mG9b=z53Nd+Y|YWrU7` z&sj|WCD*-~yv>kkXrw#LB8yMdX1?MUqM%0<%0vtCLZvY1pVpsx;x7z`l?gAux;8B) zu6tr=PNS-OVJI&jT^rJ^3dy}%7@zS9V;&<~Vh+e5R>o}lKjKxF0WsrF9FTR(NsDae zW#Wd6m=pMZ<4lY2aN?@$zjmZjjXW#YYhUrozj8jN>XHpjkA;u*#7MSWm2V>Z#kfP` zPB?Yqi%}CtkKE#8k=5qNGUG*|symE~mPxx4; z{#>nGV-0iH%7+=fyLfS}Ea>&@0TSEZaME zNA3Ugg*%n`eK%1+%2lnrK`CvUXO~ji&y8NWoEcqSFUq?St&vdYaHh!t(9F)ST$f? z(x2l6|B-Y&ALzzV~j^!OZBg##-@mEMPt|{<4RpQ zu9%!sXIs(ztrTF^3N=S{=zBr1~!A87pk-{5TxY4cmQU*$b5d#y+9;l5)3V?3wV{L2VW6{g1>)yoMsD`8VMc(`; z8Ph8CCWk!PIB{7zbhTLU9Vdb4W`JWqEMKx#d*1D4a`nE`@&+qAD{sOW8`99fgE%%W zzds?>RvpjI|444NHhz<|A(bsNJm-pB#?E@qnY3ZQ;i8kiqVV+He}2OO6J^AOSkuZ1 zFGh8WUSAD1sBIVUKXW#yWr%eRbTSDg{}ih(COOZ040b)Sk~>NV%(%w7 zM#p7l$gx&cW~`eLV@vT29NS^zYT%r68#w_r!{m7C%TCz2*1DYxaN3m#Z^_Gzj99l5 z;fnv55HK(^W^^5Mt6!b;S6^c$;!HO{TCMgJr! zqk?vCgrN1!J$K9%ujQL-3aKR@=nrzL!VuL-H{O!Y8Dr)vXmwnUakzAOm~fxySn}Hb z5SO}}4P7BmEk2FDe_GBd$B4MfhJKn|d?AO6 z;N>cQ(7*$iaz8-#wCd%6wKh5UiUW|8DQ{Ns6^G?7tqC67^}3M*{v`B?%PlDFS49E; zC%2F)dKf!@JbGA;^_{wt_Eg|#jHMReKg5JI{~mSTTyIep`rkT>D0 z4SL%mAb@Y8Je0c1TeERp5pzwg&p{u|!6;XN9p2ALOtze ztVn$(+VkNJW<8t4-RRw%+k0~hpK)lQ=lXL7j0z)01#-4g|Gf#D;!|wr!CRKqErKNY z73SbTPdCE#?6x0n{JkLrp$}Vi2S2y)ZIC<|)rVN{hH7AqOz2I>O5SHmFgA)je3{Ck zZB=y}nV&5g>Y0AM1agY^8DI;2I?9V)T?OiuRa01IV5KBT$BP>XC)I$9Vx<=^F;?O? zz;znUzyi$c{vaO1n9%cT?`~IEcOc{ZwJ<)`rmm_ssJ$m#L1{S2!dsx@02(qC>+52N zJY~6aSqf;#-H5ZSk7&pTXusK@9fylSOQ1W$IGD8X#(Tie-h4Wu;)HeUUkoDJ(@FN!k$bzdN8%q1o*G2{vZNyLE48ZRyH? z60zEmwvq6?#aVy)hQdU=%+7z+u0kuhS4C7rRGuh{Jh@0>7CB_qc=S5NX&;XB`GIV$84~aBC{M{-!b8uZD0d$2qzg{)li; z_(9h1zUe~Bp%|OGszcd3dey&XjG*VnV?}SG4{_HtV;^xwDafLH9J=n{qiNlqg>^ff z6HnlbIYL(-fDYH960U?b$M&<`BtZ&w>@0cCMtr&sbiwaHsdO}xj0KOGjg>Cnuj`4u z8WLrJCX-PxSwf*Lny1mW*ltc`8Iw*re+m3KC>E2H+xyXaofL){k#XM%yJl3_cW#HZ zU7v)oH@bM&cn9eap6Q+#^@;DOoNQg@$%bT*sW1Y)od@)b*3@bTt#5~R?{v+rx7}R8 zSK3uVvhTbr%)+SfVVsX@d;yE?@ZlkUigjCod0;%FB;N z<)ssO`E{4tITv$!CCf7J;y<_E0i=S;d%ob|QQs|7zGFqA&$+!#`0`Mf8c2m&+OB>_ zNBANy?k+iL*LuUPdcx@}evGex|K0#!3b|47YR6olAS%>v1bV@F`LOIXhb&`~G4{-C z>S5Vs)-^)AA(KrF$N4eyljzwNXND82s799A6-l&vyx=G(r#S_Btz`mth(8p9Tt2GN zD6ImSbr-eCNFJ$GY$%->m`u1OzhG=vuoWK}RVq>WBG`(*Mfl_{t?SiZaqx?4bpikGz&^~q8iAcPG3}qeGl}kT zK}t;+o90y&q;(Tf%P$Nu$;Dp%RgI3hs?|>WAAPpqcK&VG6H!_ZB=8!vwNaqnJ-Wv} z_??iibn-68RUMz{WM+&W5u@w!?%Utw_MS)VyZ$Zq(e*g_J0YJy>=PYxoZ9LtUfm3? zeP^hVlcu$^;1#~zEYMyOo7xeh(oxgqp`T_OPD3m@7Js?k`yFD)boy^PB3&3B! ztn^hWkeS>2De`mtQhtHS60VdqL?}V;tSG$sd7SF9u6vjj9@os<@ z%uZVZ@zQ<=X+zPBc|^brR?fZ{@V^yc%kRWInxa^4$DG^yA#%K>y#ZSHjEnW@8Y0Ez z4QH-pPYh`@DsvxuGT{F>kY;H6hNNSxF|7ItcD$2jLWMJ(vbWZa8b2iPFTs2NuWg{a zD+R~RBWC7B_GPkJRSBgH2fp3O*v!FqUC>6Lyz$j@8>+J&$#UF$+5DrtYa^RH8h1bLgsu&)0{)!? zDMD}rZ|Ed_CD_C`3DYbEUn$q;wNZpO@BTs+li*v2$Be$u;=uzqX zPRQfP$*ccH9Y*JS$#+5@Y}L4)PIzp}(~f(bb6xT|sweUzfbj?JeIn|1Upr*I$u_CY zO*Orx^&w%GQs?h?pl*aTOSsPq4Lq_K;Jjvu*}{qr9Dj>vXD~7YenbEH5_Za~ur>6! zDbyqXrS(P}SEk+WWADAkIkm`?x>^L*ySMUEg?o)DfaRR%~;z$LNh*xWpoRrE4joOYmX@o{;rH)G@ z=}o$w-p`;RK=vG?ss5dQtd)LpyG+6U*LbO?giVU>=X*G4cf=3(9U6`OZIoY&V9 zPLKLFL4FYHX@XAok;NehXA!hwTS;_7l8c>}!4JSoq!Wk<^C1{V(Ab{I_uY&nzBW!HC>9 zD4#2aSEw%%CriBgD3FLqA*PjaX{Apuf8~Ppj5*+cJh0qz#kFSK6{or2;e`Bx$%+P1 zP!75b{-e&re*QUo$inr4@rtDr+6zz}%>Ds;s~b zZ@lhQyB2zQ$ZIqjjg!{1kRUptZ-c(^RO|oh8}mqi2(>To*25wt7NgfROkvKR2|nR& zKdBpjqPhL#?K8Aa-@7r$CqF?W%gPMrnOE{`+jx92bVslx6Y$?pDFF*3$!js})C2zhK&yv=jaR@wZ`gAXX;QJX{!yn&>+!LZ;KK{j zi-5l?P-BN3J@n71X2_CeFDz+bVO(tR@V7mboIyKw;!k~-{G0p>xqcnGCvv~hLtZ4v zzUD8`7Xi;zLOd6RC)p0IIhf=*KtuxmuL8f=_{4v0_tAA|>(nA_M_{#ww9W(m<{=*5 zS!|?HGy7(pYC6qx^HA5%T>f8ePBkQBoQFZvCf=1Ol*0p8p6j5U^%*dVFqL zIDdv}rdB%JdHTlppX`M+WKR7Ugk7-ypgmmBw9+cs1nf~Oz1e}@Xk3W$Z&B+1r9hnd zDU(r&S1VO3Rv9Y99uJKJSghh|46am3EUxrj`Xu;DF;ibQbwvZuWWWX3ZW`7j{YIQgn3ab{i<`(buM-!WR^V`^7YOeh$Xl8k#&@Ft@J4DOeiLKMezOy!}ot4 zzR&H{DewP2e7_j^wB7txxq}`nY*RXv_#PgPZ%$`8G@U8TgNwA1wR0*w77*59yZQdg zU=Ey}W+3|i{_Ojm6PIz{33p#-D(a2CoU~3Wg`rIYTc|W+AE0Nahhv-987%i1 zkmfR4v%+r;g$q8{N|TZA+}^cHE;9uV+*q+qD~Z*%MRrG4wy-#7$NuQJ(~LrhY!$&5Dmf9;9DPjyglkFAdr>;<8zQC%q>Hbw2_ zQbK)uOq^H(Dc*KibTdg5{w-i`D7{s|d0-Eql^#OAi9!&P5%7NmOGLUOjwj%62{0zL z!uiGG?hk=xxx_sNnuj`A6vO5k^A2;d@=M#Q^;l)7x1dt8|jV)x&`7!*RE9eQ|nYgS;&PsZ(? zgJqD(k}EO1rn5#;?(l+h6DL< z6KXJR4AmebJ%0I1xjEgS)iksB+=SLFJzIO3@Y%F6^yVQgR{Hn!pe0Fqn-VxGYpn@r zC#F&>ecZWS;m=v=8^yNy!vG6fDb*8x7y++00e=K2JR==;zqN7Wf2HoViy^Isyqt2# zorvg;LJp_ln|!Zs#yWV}(@N^N#Hq7vOTQO^jpKqn;g!uaiXQ;(#T=v-eg!SOnCc;O zq_0$Mz87!l-QTJ84{D{UZI}bq^Tf#><8Y7SMNYY*p7ZTylX=SU7gfVwM7A~cG)*=R zKNW|c@@>DZ8~dG*eXa1QF*!{9N8Lyc#mxb<&Ocgd_Gc#_m7|mz<4|L1omVy%{RgM2 z0)LZ^nTZkApz><0dK?9W!kH{;()RADbdQ7QpdSs{8V-tDsR$PD@Z{pwPG_z^?*{!x zpJYre^5^AR>0cd~gYkB!o1f0ZK7;yl?ohLAO*cy_{v(`O;A3=FwW+3uH%6F4%&<2! z^V8{BE_4MDVmj#(D`62P+lQKkDM4=U*P9*49Z*}hR@%{;ENHNn&F%dPcC@R3hL(cg zB|1A2PAfgpI==uo9OzGO??3UaR(cFRmFPZT&h7npGtHW7S`AB55$i%Jr$1SFm)rYS z)E>RNzjY^`AO?K@tx}^|uo|_dCktk&7@AU=vB={(da?vhbV`o3()JDx+za}Y;s|0@=B`g|3WkTS!COeCkHilY9qk^m!&JTpTlFUY99H(;dlbO#S|) zkVK{XG_b;DlME$!cZ1E<`HqagKCawuZZ&Mp+p5Z>=eC;~W|uwQS5rpwK&Uq| z`3&X@4purkt455P8=oBB)@a}|Z^pkjE-{tq4DnfkBM$64w8B=}Z32Xz;k zPCZL}3+5&Ec%;zpA2Y-rDTWqVO``gmn@JZ`$fG<6o^z&d8ho)B3123v$h!!+VpB1r zNU89+k)fkewHheWA+);&UI%Oq7MB{j#24jKYy1=NyZ6H9i3ybcM9AU;1s+a#as0TevTS5ro5U z^Oa2$m#SNb9f~RkHPCoh;Vu$)hj6Du`#|F!ch3zzgnEERJg)Z+w#aMKld-n_Eza|V z7TJ{)COr-sO%@SMBkA>$&M(y~)-sNL_di=}ajAq3Se!FEdH5@2q+4zlRQWDYW!NPr zH(l?A9sw-T@#ealt>jNcrW=JYY2PKbk~?8YCr%B0=)_Nrv}(cw_s4NlLE|) zxJKO+W(whb)Edy|g#Q!jA#}%)HxwOP`9PMC6`8Kck7uJSsD0xgTlrZjX_vZuusBaA ze;{P>dtdsX|E)ekA>VR`gBl)pU;b7jE!4jC)}puGdTYjF{28_iyexXKE+Y(bKMS;o z)EG@{8`;nN+M`Cx4nW5;j4ebOYmJ)KdF>VKK=`gKHWZ8nQ6TAkWHneF#K1DjIo z+0o@STuO#sF}2Cx;4{hK9sMr!l3sb!i8o=O`>U1ISEs9tYEfn`9(vg3$Jx8CX>^g^GY>gEL$umVg5`?7VZ|r1P7gmtjNUZR^IJbV zGj!TF7?rd-4UX?SXDfX8juAg!%Pvq&)1&MviPwgO!Q){mv}RQrk{G<(fLyD}5ycv81d$@A>$Hqhx{KGY`O7S;f<&JLamJ1YbXY<+ugVmd}|7tc%y`gMI!?ucMH@tlZwYeVt>!o$F*X=-YDmaEdvFH~OmW2kql8rh!fY;!E5wzIBkWhyOawzv*nsYy7G{6C2R%4mPeKA zp_wSUB9~4E)~|*vmFx%e11=BplHRIOx2SHszX`H=@O1lt;;>0kkoP4EvEWFV##t}H z-#%ynVK+?pF-v7ceH$xHX7(dH8}#bzBQy(5}%o$M!Zosq!9{ z_37;VJvj0OSdqe$4)~=l{5lP&!@D=wS*QE-(Cz)QBNBbnybGQd>wgPP5GF0p$0m`4 z@C|4gvIgWNeDEXrl@*L>{qC>Vy(!y_d(e;f z$TO4n$op{Ki~o3BC*nU5{|QMo1}=k1a;MhFrFt23*p|LWepdgctc!+s8T`YdKa#_7 z*5e?QzThB#U-NQxTFXNPo8sTLr(BGY^srwqUT^f-VXYFs?y$Vis=85COrB2mSr5zO zLDx~@^jke&+(a8hv-5rruQ~eYC1+OwBMC)M?`aFbZ$)&vQG~_K=J<7q;z4!%aQtI0 zQryAkhf#Oz-Bg2zQG0Zin3Pb^s!=uHXjeqmujwW|)+Hd8NJwy7**eLAyc3$=if&v|SnwZlFuwT0()e$s~X6Mpe<}QnC8kfC1*Ce$9PhiQ=!*Z-)|Z|5Ramq;Xtn9OSsesp9)sshvf<1DdPl`F-Cm$ z)Xz}DaBKdl_!3=eijP&oP8?Obi6|W`k-%{;7yA4c0~DId62FZ~gFC%Gz0dzU<@uUY zDiMXKF1=GG+%t2b-OM8IL;m`H#{7GPXoEHs@x{kr=^WOr3aiep9`0A`P)^43$Z+q< zYsncd*|QA~icfed@hxWw@u|$zW+#L)+*7Mfn-wn3IW_$hz1LZi(3jYI>y)>Fy3r-r z9QgOvNM!r`u0R7kpHbc$(0X@rPI18-Ep%LBeCu5Yv$ei_XAVil`kUd0@iXvTIl^an zJLF&5-$8m_;%AWSP^o@_-a7Pi9W1cH8$~bipkCdKDbH;fA8zXNTLWZ&NcOs{Q0(lOpE+cm5&Q(Or&&U9?$NjZKYItP zdWoZO7cR$4@=f0_){}&YY>DHs5``BOVg=T`{f;1sCK_V}*T2XMW+h?Rnd|0amKLQL|%eXP&33jO%r;WU#)~ zo2;f44jp(FT{J7=m{herrXkc+^%N^UmKxWZU)Z``-@uvLpVFUGCqLi#q?8CPYP~X7 z(Qy)%-}G$csH^7$?npw3Hd)`sTB2LSit8}9l_v7QUlO916?5PgG-$u&@Mur%7lHPp zSf~|c=!#UJ9Rodo>{(y9ONe!GmgT;$3fPntSnD(9lg^m!(~_1t$oC6;=4j6jTpu_h z%n)_6X-$|Q_H0dPutGljZhv{hTp`(%j?tDlwB-QmZS(xSJ%#Xz!jnJIZF^6;rpk`2i(OxRwTeYvBih_tYI*RlK|Ki@}vhMf;?z}lMqRuS9IO#jq39h`fS(<=Nm zAC&axjM3$!GtJwh&qQI>C`lwrQrJ^e$dpq{7yABIz@+@ho8e?k*WC%*XPQ=_B!;lF z13d$0yH!!gX>}V$o(on3D=?^PA*EqL7l{rRgIzVSGP3e7P&s*tg&$Y5IDpd5MQQKt z_ckPB2CiRMcZX}(Lq~)RQ8$N5 zHvxWfZ~0sLb_um;OO1(2b@$-et<;96Hf<~G*)-sKOV-tp9R{`KmYpYE;j^hN^-5`i zZQ1#6Z8=`P)0S-YFN=<3qbxH%_DxkH%|?TqFt1)ODu_cw`@%UylHtxIdzQj(|TT27TzYp1kqDFIKH1lwO8wgj=n z)e*lp59R3d{|R-tH_B98}5d*6%@%kTZVPjmLvAN zyyrmK=Xwm#zk0)6RJIMi0f8il1PWnh=I-pY9^wS3DS zv0ck_?{)K43B9&l$gRz+xkC7~#}@Nxk2{_yzQ#MJAr`X}iyE(l9nDlvZvS)AR`?i< z=-@o_J%oud-h>8I!+!K?cu)ck&6ukjX27R`zSnL1zSsEzcj#7+={i@%3kSYcsqlUG zGj+*1{XHM~vqVb60eRB~E>T+0$|T=I*BR=!sq_)uV>$41fphSKOix)z3Sf!Q2zxs0 zbknQ1Dmo1o_zKn+!%N5vyqU^Q#p>=*l5oCB`k;1Hwg}b zdAYx5w?8Yp8Me}_5!&bq(x~7hKi6rYhw&@ufZ&hOI7D1y zH2hOF)!pi`ce7T#?>@16&DZ2Je^q44^N>o}7BNW|twXrv)$j2Zr+5>yG{dWb9&g~al@l8I7cUHkc9iE2zVv>To4)2{MEh@P_N(d>%Xic&DJ}!8x zn^SMJ3)j?|DX`|e5KvEG+oy=Lgl({>e1(mLt+&Q|+%xF^6u2!`q3Ka#aznUr(BDXF zQkMJyzrxN_c%FCrgI+Hd4yPzXOX37(+~b_C z(OiTT`~_C^PvsX{O$poC`KugrGr=vuTW2kf=2Ps!p`LjE*YK{UOOJtX$_oXxu-v;K zi$(@KNONPDGt?Q2wC) z!5{JQ{+{=5JfAibR-(^iW@nMl>HWYPuxEh>7B+~<%+jL8fnty%jPKcb@`Wusi6bKE$v7s})#sntXK`iz zSR)4Kz!cX&&#a!>b>{u+3&z#4nRYqJId|6E-E%|CyBfOZL>&SmNAhmS2+R{bxmQco zf)Iw;sm~V)?w_5#`k_I8@>Zx6Jn2>Y^^P~8ix8}*;K-J91OA)m$fu#g>uKA+ zK~L5G2}f4jjAOjk_YJTa#moCR1tC1u039H64Y0tWo`Rb+Dss}{rkFI_2Mfh53QG(8^}Bhenc^ov&Nb)Y`cG^^{S%p*Z5BSvh> zgFt&o65+sFf=OkhQa9Szn1MXljqwfDWwB_(pDNl?Pr%ZZN#2T;Zz%)pP(S4V{vfT3 zK~Wj9Z;we2AL*Ov#9>n3)KTBW9mg}4@WvrCG%MhNg>WCnlwTOc$ik9VyIAzaWcG-Q z5VPvCkK}1=g7&L*kfF3hNi*B;6{DoK%M0KQ@NO@criR6$D(Rx^Vx7|WJ4ecxi84|N z=_}9($8hg!pUunCEsg#A$k;tY}rTY{v)uy(B&jvapiVs5Vo3!Jxmd|5y>WN-vvJQMK zN#tbzCjnQ3evW=NJBxVJqv&7y+wa~B7=T@(CaoILI>&lD%s)H6F3K+o^~5?E@mT(q zd?qQsa9uufW?X}useB`=*cq+FMG}|yEc7SH3Px4&EATlXQ8OFw7eXc%O~{p|g@q09 z1Kf*Y-3!9TpIVK%{SZ9p*&3*vB(FOPZjWkq7IYNyg#Mn89`04n{C`f1lj}zTF1> zYx;xf{Sdv8^cm-w749cDQu^XGCW)`=@A=|7XP)o;9rzeZcWS_!EjzW?{beN8ZAjHF zEEZJNp#ISC;i^fm0JM0Bdv&8n^(vJjPvC%sCz)58Bc<0b>phh6gnr6TgjaQxQpOGx z&=WG5S0O|>Ld->oh<-xMxK}@c&&-dng@nACKzQ4u@Cf?JHC~7Q<$Sb%e?R(|Vs)^i zH}}^>9d`6C`*o0mBOmQ5p$Xo*;qQ0A;329JDSg(#q@{a9(pYbJni-l!EY@i7t9*;j z^nQFhwLGDDG-HfU56&7Bah{N#UszS9SL<5Vz=u|Tkr^=(#eQu_BRY$W@WYB(HmSd7 z=5^M5WnI2VYZ8}lsApzxejzJVLwd`hmWTZ9x0LsVYqrDddr^XtuYi9$bUXGKQ?QdM ze~Qq@SZLVCf$}G&&qoL#dC@?ClUQi*UK~1&yc8)<~4!~b@hF(Ol|56M5@zOAk zjNG2+zfxdP@<`eZQBvbkj9P30OTBw0`aJn*p`UbA^; zoERy643Ericrv5Wsv6oSYuy;h3|DDK*jt0Y*;ItE(`vTtC3=a{*K!ulORJvWyGIb{ zfgZg?E2j_LMO!}*$cs1WB0sXBPPC4vc;AJmGueNBkhqlN?nkd0k~LoB)|v~{&5_-7 z{Z)65>l2_u**+^czYk?rkethJkI*9+5rkSrN^>q96q~RrSSskPT&3)PXK-^_kIQu+ zMlwVlafkaj1$*2J9}d*32(hHA3F)z7v^Ko?f4xl-3E$iTR6H?=%i|k;`dE?h%vc5c z+)~z|3Bfy{Cd>piY-OY=%9OJgK9ob$T1Tyu!%)@qwkPA0Uj z98yb8sB(vj-l%c2i?~Ri$f6&thk%{K6ISr{E

)I4d&1pIl*z1N*t z(5hb55{vqd@&yraW=kfxnmcu#sML8PIOB0zV>5A57u4a3GrnV7=)N!_u9Xea^5nfjmm;;WMt4rXQ01ayg5|-TWRU-HYzv(SoZX5JN*G@KKjFWl=_f*TJ!bNP0ze%H-nE{Qdid(Y5XjHh5b2u zLPv#tLYG0Lae6U+eIdQ6u!D=nJ{mMGgCP-LXx6k4`mb<&VIBpet_1qduRvCBGD&R@|JJUz%>Y z*rq0(31!dTr{J&Rx$XPmTV%g;f7!)&cz}ft{y|r1nJP33`|&V!wKte2)xJ-Ds!0y@ zMki-rZ4iH7jeWXLhbJtaSbX=D<~M|v#yR%m|7P7JPgn`@bi46ytt&ov#FbsDDcxX; zD0P>Xl|F5o=2&D4N4N(Yyk#9_3_RBof^~k_vn4PVV-vmt2c`VG_JJsan~JRmCnr?M zzk+0fJHeRkvg#iA(oc$)E(ET)@Z7q}W5rwrSql>i`>wy-KpO*W4!QNVP!5E}GlRDm3$0xw8j>-9r}7 zOqnB`f`|1KVZAtC*}DN6ZJ-Ve_HM{`tuDCbe-taKpk3SDfqax@IwV1)sTJ_Q0ZRhx zEh?3^a>*KBKCGx#7qF&V{s}|#(Nijr4+cAuK${8Sxyn?#4w=U1MG8&)PcFy)# zN_%!qhebX1M6PAU>9BqOxreWe_Rvbl;F|}}@hg$SNnml|jhNe}E)u-_3; zk`SpH?}N|zN+zWWd7;#oc@|?wgLz7b{kKEdgkb+N0&61qvcq+kK>n5w%4YWx*CPew zZ<)NBlRvpN@w{bv>uJm~R)M5exBM>*-toA6%m4P^G-2BR@VNZC>%zbJTz0#b3M#AY zf2cp`Yx$OcKfWek%c{FonQtim*oiY5SDaV88-4-WitjEaT}9~cA)h^qCki~Q^)AYj z-21V9B|dJ3H_Ld-pFT(!SgJP*$N;JNzyam7_ zV`=nK_$OjJTvnm4hq)QKY|>*1E}O6h{(zxBn;hCzvgz9==fUo0?WG#<+gZ>UfJfVB zjX-#rL1vQw8>UeLHaB%{(1$nidigH5E8%CKHK-*kcxfX%47r(5=~HO$%Kjf=ykC@$ z=pVwUTjtSVr)-0(-@gm%mnitV!Ds@C2hOIE_932FPZn6rA?;F~z~ZP~664|y#lx#> zU(Y$ex|Sgwig$Qs2ljH^gYX($r{J%HHdQI~;AtEZf20CdSjvnM_|oTU9~oCNJ+y@B zIqg=Z+N58&-*6q0nW?loe9i5XIqQVT_PT`7>N;&jtU0WBSqc0oWiBf|EI)76yp((O zVt69v?=bHlOLHY1d?)^3?!9UqaK?KhzL53hyr?n#NDu|pA?!`TRO>XQL{}J7NCo#& z1$0~95ZHsviz~&C3~!diPFv#Z!Z#loDzlhtA)3cr@0P$PR=MVyDuj6JkjgJ)V|nh? zxD@ieAKl=|qBHRYI`4;un6lifE9ci4V$@+08x|9xKB}ucU^n`-NAJ%bk9ZB`4cFqH zH25gI#@m`53u;dL8oUf&Z+s;?+h%xB*jJ2PS})4KGO`)xaZCmhz=nNf_;U$2Ghtju z9e4Dk{q2j~tISdNxCb%ILn9G=mG7gk;!D?zt2VIk_#M1sGqhrpAyuFd*X7`|cMRj* zz;hMEDoml@*lSeS?HU8B$WDPp9Q?K0u78{#QetR~hd-C+Y_T?#FwTp%vL+z@5)0QA z@Q)9aHjoxSaT((R$KVm5LT2t_QsNr1qYH3F8N6`Cs|Fx^YzpfucNH(@pr7W&-jLMx zJ&Q@&QYM5nXbKqd0oR|v6+c~gM2@f?0e|bb8k(AOa{~{_7k2?z(9&z1vMa!HAFYL= zq$k=C%1EJun!IeT+DEn;M`X3~WIg)MbXaa=!cQl(d@n*r7kh4|<7=XYiGyxMQmZ4% ztWN^n87qA-xD%SxWy)Bc=(Qo0LI2f$RkF&fPLA=i$+142g2Su5m5>z^+CSgAtRWv1 zYc)`q`^9qdG=l!7Nbq$)H@vjgGWxC+bZEm`@_)Jvbd_@6-fkTJY9(Yx)b^1?0p&xO zb+Eo+<_S}zilLD(cEKpp90iY`GJ6lLT(%FguxTL6gxyaCY5vv$3lKA+5-Heo;KL{jSuldW*$7vo#Euu0~7(UN_w`&N~j6ZWQu(5xO-8wfD4eCdx70 zUC_>MVNK^{V^YTO6TLRAMQ6J4P4N8+NUW~9*i>MR|sPtaJ{$nK&`Sni~pAKj?9@lchp2TKmj*G48;*T@;& zb-Ht$%UXW{5}9V#5qq-lki0p=a@H%WqL*wNhjXu<+5W|WBF2f`L!FGnaY#<%bRLI8 zB_5KenL<6Qm?B5W3!u+zv;2HgNW(6B=*4QzVAutpawLnff~T>bGYHmmbp2S0zB4~1 zseNh6M6bG2n=-LOmlEH#ASFgzo-)>J=vX_CPl*=Kr>HtVOo?niJ`Z+NqUXk*9Xc=H zNxm<&K3;tNM%gAdg=-~zJ4m5vq<&ILdb|dp_4L#$zd37lS@GhW>pk$}rSaxmpQ8_n z&#~LCv3N@whYolU=CKzP?>k@ETGA9!yqE`aOxFx#6~TCSKNAe2#q*AmSjid%UjQi6 zNLWJ&>`{ipeo~5ScrK^28_#sxk9&Nmy(KTKutoPemq&WJUgyd>c;?l3>uxkXs`ia| z-lh1c1YrfSo(g$#Y(qok)^QCCd;v~lN*cIcTQRgwcZ7S3Jr`wFx}hY;Q`60{BW2M+ zgOa|cSUz**c-T@%6E`0OhLzySgNH!u1^^n0Fs4waUb1aIUl-=B>vr$pd=BjTsut_I znH_1q^K}l1A?ecQSjUH);sZC<9z63L$MlLuddBdzH{AE)%U*Y;UIdq{Tr-)WxV91IW6+@`txfwIp^21*Us|~x!ClF zoRzMXhAPE(+5UH*Wgh(SS=bk>E~5H+p3%Z9l6L9EwW>@8;q!o{kp4%Rq0)&wHI9T| z3ctV=_WMdxI<7!}mTI$4Y(uO!7qU zSCCNe-pW|U`{JP2Jl;#!;pmHMCaBB7LUR11q*9K&atu|DV{s%aSCZ1uQG+8iUC)(n zoC^+qjF9ZP<=+Tj^2Z*36Mh3}jhowhXfxqAe*dE+g@Ctrvg$e_z=96mervMzkQjb$ zt;~+}U2&bX>wL$yRzthK7FhS)kdp@dC4-Y(%(TBNnrhG=ueX6q9V1MDUKo5eb{BEw z_G7N?7k^o%?$&WH+kbK~Z`_)PPgu72R+XHv6#FVlc*_$$ZwZrJ=!@RUq!jvAp`=cq zuT&RmgNN{poRGSm_B`J&yLJ4-37nV1Stm{(*%^|dotk#L_Li+rTiOO6>hNsEre?Qd z&+SyZFRwH@bP;wWI8^sY>OF1oTM4Zgg1*;7TdTI(ud=2Odz#evM}OGE7(eWBPsR15 zjUIlw!S{~mbi*0X2MvF0I3=%he%Z}xK;fpuiWTbUW_QC@&q_^1^AA0bHtdmD4RRxB zfMTeCVsPRV%%zc7=g9E0ETbi4P^;m8;|ryMzz9E2TG6Ckd_>T_cC0&6Qzzed_#Wwj zE_N=PtcBfGl5mfd-lg~K%ua6HDZJgC%D-yoFD!JDU5C7zb~0PC5(=AX7}Lz+{-?H%uqVww!|osjQI^z}$AHilK!7G$$4BhrA+wSu*-0YBK1AlEF?}p4a%Xb)@Oa3#E z4>f)B43j#~TkhIbrc0gc`|VFPX|sHLw_*1PjT)XrG}rd3H*V8UxA=enmT!C}_i9MN zY}Er{XwNf`Lc@M-y34`g+Wd(|G(7H^GD_xl3_?gkYstCIx3 zzwfr!dMb-Pxb{$Lh4i*)9Rj&(&cRy7HRhG5^5~qH`?cjpSJ;cXa(zxnd5!BaS7>=; zx%N0yuBuQO%-=rT z$@uVJ^UL5`hx|*7g`b=Vc$-Rg2mG6Eu_svYg<~bI?@KwkW~WdEG_zehrUf=t;2}S^ zu2IivCXYF5Uf_Fej$=1$_jPtNyyIFp9|>x*n_ul3Czg1Kw+#3Lw|MfT4*gy7kCiGp z2lber_2p_H8lJ+j(!@USZAMyW^We;~tb64o>+$tbp5I{&MckFj3qMs1*3ZU&VRw{U z&(hfZqONE{WSSy@U(8IsWYNF}L}Z$_bwW-GR$9;AP*IALLc|2+e#Z?aIj&JXiGi;G zW|F9#+>#BM$vuuQAs0&#vZa<*orkP0Ue_90QUrRMCH?3!b~sL^YaJ{ybg-@X^fHCA zse)f+Ny*B+Q3YNNb$jCX&oUq5uY)~>E4^bYWLT)FGiqS{?IT+K*cS(yXS9lImS@Jg zU6E36JG73+;Jv!Wg^@WqQo7d8G_bRp<)>!WfRl=YZ0>9239a1b)<+2LQ(I5%-l}rt zpKS(b690_-6wQ4JCFWCR@Sr7D{?uW)X3jOp)x2{qdJfBH=9s}FVUOOsBC+@LiRWru zF}=)6Lt})Ao-sgnpKpgY3*@?I=IoKZQ}^I&tPu(OUZi>}9Tw5A0 z)XPj0EbH9bUiSkb6{peGU&uC*xfUMz`86GUyT&!WBR^%Wlf#=9%G`nj@`k4KJx#HY zp@!ep>)vrdo@d?UdPhz!#(EI`_zdm?^4ul{``Yn7m33l;u^cwS)`{gtpefN6vD=_G zQ(+SLlk22|9r|i(Ll3yik$n^mq8WF^z)L^EQCA&(q}ny1qSV7bqq0Q!tOEb`I!WId zjeYGZfC67MSb&z1b^!X1aT2Y!cFwJb}ziU~{Gt$FYyFC@RY#T{TBGX|-E`2vH%RxkHp_Y~%};4kJ^2KJ%!XRMF1&nc34KKgh0- zPP9%k5Rz*W=1X~9ZeVe==ErQh;^(#S!D9}4kvxiY$&b~9S5#w{kHeS;X2V86HT9p& zN_iGj>zOCOt8P=QH2+c;&b(ke^}#S7Hr|VHb25Y~!%Czs3L%Fk;mhNuyexfT>Fw_( z4u5Au*^fhqY)zIZR2N1DS8B7uy61+Ouu?o@e9?Zs1O7M>5BBHvg;daJI0GAv`1Vwa zHDgUyLg8-2p_+<(8S^~Yy&dSa)J0k@!Fa0+Ln^{WR*4g6{^XOWv5{E1IyAShxejpB zym44hy-RkweL`kgf=36wW|g4Au6jphm+@5T8iw=0uT0MW$Jm?4MRDbO!&P0qLIcer zG>h5`$kHwijfzW>7PLf3;+9F=CIL-MqgjY%5-?6|#7R&mxj-A~B?c4BT$Ln4gC-JV zWMa0NN$zy3Bn`NeQ*T{MPRe7#{|u zLkK;5Z961KyuWLJi{sA1YLQbrHbDO|hmScx+b9hFAHMW1^`S9@zpeJv@#8GC&C>iz zw@;CR7^BoO1ZU4hwJ1{nv{0j|J(;7Y)fW|m*+QB3bu zP|M1Lh)5yr(Yg-}NTZ|$+NOTkN2fcK?sSg?vI(l!1ok}S%aC2Qk0)c#svCk`TK8)| zGMuC-%8eN31=6N;H{>Y$WKGnM1`$-Fo=mu)cIJ4Q zfkLj(^yUep&ABduj?A3k@2zKcQA>+WyDCm%hO_6N)|RcIGF{BhyLF@>KG~CUD?h zw;`=xzYRwXYrb9&ud+4uyK3oKUFrJ8Yf3jPUR$fMl{hM*HzcmDnm@?fAEW(uN4v5O(oG$ZsAC#zv6a#t?Sj0!9qUcI zAlcUr*{F2)+#RvzhVlk@AIBCo)P67QV`aPX?cMeGy7cn}TM%oh9(a!3X`KOKKlt6) z9;thu@Jhozp+P6ZQT@Js!p`=6!t34pgeILP*ilo^6}ca|qX>%makpN~zf*TuxF2Y< z3RM>@a^-%i!{;2aBpVn~vB8godlL;qw~I?N{!_S@E0xT@9(>L~f)Wt|Szak@@_1lrd+_vj5@)?I- zUTcKccgdB6#J0Mlm|aesm4Lo)+l9ZhtgWuC(j!y#wEcEJEOf47Ki6!mr+19@Sr}vU z%xk^0N2>yPW#0>rvx$OAL%qRDcq@6V|4^mElUUML(OF~a`c5ddjCegS1r!-QPT}w7 zKjS$m{5mogI)y$>f}qk#2VUTo023Q}yf{c=BurD0h{z%FO(D(wY;X$3>vzx=m!K@I z@k>Y-aE3Hf9~0yTjFN|e5zh@|N_eF5t0#f2l@b4$kQvWfIC3BNC7x7?vNFmCQ9HYa z9eZtZ#06p|ybG?LZ=jvV{a9ZG&Zyx@kz z$s@5v_6{zp1e%dU#~Na6pqV}Xr&<^M|p-f8+xyBw>Ev;qH2DeYY>mz-&Z_r*QErTk&wg2^EDb#_@W zav&*O5AW|aQ@pb()4lz+$l3Sso~AM8zCyY=SO;&u!}f-@dxz zZM;>%m4ey^yc%MowU)Q;IADvN)mq!OBep2kasctIV-45CAK%Wbe{b7F#IdK8*hJrE zTOPFcCC9!K9xCYf?%I(S1#4qtdPm~5+lvx?YJ-ix9^QBRT|~6c885Z8*6u5>*1)B*8m4v^nlx4vDmmTcu(Uu>;3^VFKTwF1ZrSj7@x6(^(r zxsLJ$MMoSM!wQqOcef2b=&S~|P7U5R8wW0q#*BW>H79V@pP>eFi1 z)UT}FU;kz;rGqH9DFc1HaDfoYA6mEo)Lv-P&;l{d9V!*mtfBd0svqLTbnK9hpNssd zLp?$v8$({cr9&KyA~uhF*hlB*dvP!N&b_Kz^vWz;k>Co=vtP_J9an}!Jpx=8^s|s@y|!{Jxh`yj239X#JBreEc=j;T@krZ|jzjt$(y>SnAk9F! zKa`IAl)4c@Z*@KhJ;73Jk6>Gk?FnqpVB3i8MQkr)tH;)a&4X<}woYtEv7Ny71-5Un zoyK+n+mG0;VH?55egItrHVrm2uv=uj4cw;?dLWd;SK{wyi+|rNN&p%J_65kOiBdr^ z+noHfK1U^@j6AX)oS{|J1hmH7>GqDLUz+XEjqH*mPxYzFbpguavV+@6gaH0*?)HruHXQ4$`?p~p zGh((Zxl(LN7HNiL-^LB`Y+?`OKzIX6(%}sT`fdi8^FZ%d${6Sqm^YylVzb+98)?m! z8GuB;D!TZ}$xWNqQf^7@|&Gi0;+SbjN#G|%a zta|2jmFX4ObP6vN*|z-?S9r5&TNNys8_}cGK#?2`dq*i=8N8tnF^yEcEl z{;qVCfjo38yl=o6TPB7G2kA z;U?me?f`u)Ezsow^$AiyDxYi+HbG)M8vfw~^#Z3d!6;z9v7}u3c)UeOvMS41634Du zy-)bgYDc7>G_PIgg-3j!Sp(klzc3c=#n_;<4b_SrghgHwEKZ&()KpSW-jmCH!ra94 z>P9{eSE~v;;JuaFcyhV2A-!7FG{%uwUv7(ba74{{loFHjM6@f>5$#r=_yf2v#@OGH z=76kq6S(|eZ743eD&z9`49D~qA^gVZG>_CA+fe6C-yChin8AGGg&ugCv#v&Ak_D!@ zV%?3yapqInSZM7I!}4KL-!u=`nZ8+K8V{+Yp3~0a zlv7;ZnBM5T#6U-71EV=(akF`G{#XyIQ(9sj(%>|=6#8^*IyK}7>LxCzc0fX)S2rH9 zb?!Jc{sqgs11~URn>uSL0$F>xwjmtqyWY907c^2w#C}Pi8oP#^&jH8rOfwR0o1=^{;_;kJ8zaqnL=YokYHdpSC4<DS0Jvo#-M0oj0Mhg*3$vxS&7P(Sn}s>s28rQJo{{YJ3Dv%JGIqW7fVzD7PMBU zNNaW06*{FkN&h0xpx{D8B&6RtBd2po4QkI*^WwhnlJ6Bpj_f#bsvM<`$4{dKTf0gI36R*`(&Pk zh8X;zqkKYBBCkYbaV|I?oGpWWf`bVrG#S7}KQC<(76D&E-JU==2}9nj-B!)!se1M6 z8;2jzygk5DKPYz2)mRp@Ff95XyHR^1rPr{&Y4`zXfD`<*pTU!=IMx?ymgr^R2B!{5 zsEo=W^GJh~P8nsGZs_ZYb*rxf9SsXk+o6Tw)Jx?b*5} zuhO}#W;3LHL%OA}-+e+{;|dlH*$c$T4h7J+4lxDv`9vSSd_b3rs8+b54$^iQ?$G7Y zC|CAs@j9`;NT19e3g*$T${7mglwOf2wI>!{kwh8RD^DyOvd>)d)WZv-tW4fAKTE97 zdC@8l`e^yP1)V|aqdpF$LyQvAqOKgIX?O0xHvv8m3x}8}hD3jg6^STc$rI0{pW?eT zUvs7&^k0oip54P1WQkuKM{7Lz&cGuqo2%+wi@)`Fp3L_|9_L$^r=@K#mQHi+{J-Wx zjiab+ROUz|$>-_+lzHa)#<(Q8O22X_XllF06r36W2Z5|XJh|_kfnTtS+{hK$3;)5cs=%U@k~B?n_fG_#Kkv`L*JrL|5o%dgY*D( zroAk3PO(o;bx>MF0(7RBCS@?D$-&1rNrORH?9+Z4(||VHIKc-mySOaz+y4KQr#&In z#Rlmgqkj)=Q$+ujrYTZ7X3r)jsA*{RD%}<*<=ohTOs-h4*de|&sGaECX}S?zri^W;|OQKNiP$bzFy za$mAZw3-tCA{&j`KNr^s=?-!wo00=hEp%HGdy?F1y!7orRKRG`m>t8~{6tu|Qwcf~ zO!CBFor`mdf8e>~#&my__;gBOHJ(nw)9dl{PCTu?`?Nj*vBT(0qro3c_Gs{YvQyKL z=t7@1qmP~VqhPCr)v{$F2=YkBAT9QdadUZQU!14x&X-KYmrTT$Ov0B;_R+bY z&h93^xOPhFp^+-Y6B7cRl^IS--F8+eJSrEpCDR(l8A^usl_(s$RvJmU=p$7^blk3` zKx@THuEsYhgK@5?M(o{DO|oE|hx#f;H6Y5cW2_5y>y5GQIefGymFx)^eov9KW8Kjn zra6_o9*`T}g{9vN{#tm=XtH}vSENmpffTfftS8nZ6K2m&kCF+qW_MP`xmL;&dK$gc z+y-yLW+^mj(Rmrr+tRfo#kpJf6km?kLhpzV)^^E%?g>$SV+8qZs!>XEpvEWYSYRZY z99*54)D-R6Z%Ptdq+g*q6XmMy>a5i9kI7)M*`py}o#%ov?y0DILO|tSY)=YCd6s$S zKsyrSwqDOm)RMoQQ@QLN5_73N+PyyyE2pyr5{H?yQ-gF3?NzX6qTG4#*O1|wOqek{ z1}mP9UnxVhdX(Rc@---5ODl=rc=YvNLI}RBx)g3Ah%Z7d$2S#|lSNS)nu0rClw_9n+8@ z{^!&H?Ju3)bdS`O*b9vY8%0z%tGZI1V_eMDIhBVJ$CR$9rxSpbr1x{6 zH05_F&C{?4QJ9hf)7*|4gYA^?32b`fPIXi^GjV68IVCSq+Kp05TyUC8(TKkWI*ihd z3Q8;L6b%|z*|`1=AX@~)_b#KBY3~kfWK=GR;aYh1ZQ9;dXzypSEyT89_B4$9DHtES z(MwEzO1o+m*=MG?qW`T{Bi>!8RYqW%$6aHDoaPg7iepZ7R=SvkGZ|=qm5UwFN+dy* zhZ`6tNpmt@Ao_^1U9D@H$4GueUjRy4{<{N(ca16gx+5JkA=j4_lsmJC>!zfLj*lv!ltgAH7Bd`e zKYIynKh~%QeXez?8zS_$(u1-#s{DZtu8fwW=o=fP@;5qulqm1HJLOgXTY1qwg_G4k zd&OGv?3HC=squ|mFrJoZh;N#To(Je7*X`~K0M|%ssM(5-t^&%3hes^FTw+0#@ z8lfQ?{yItBT2cdDLQ;3;@7G`+p)@wrtR>H$r#{T@4wN$2!X>xV&KU44?+$3WXb024 zHcFb9>=nG+U4pU7A@>XCvxH=Iyhr1Vb>pU#dvcPL+hgQJxgYB zGC_-$PuZe!O9rCYSa_P2-M#inBL4HWu=1A5^DeObINYb_%&jD+)?M4Nv`g-6S$ML8 zu0vAHKI6pMhYixBbV+JSQsej_>V~?HW5S^gWCgFmu@=Wq5c)mzUO4m^v;xJS$b>nc zKo8drtr@n7*ydt0w|7>qgk61{tJ0eTyfC96nMA4ZLY795i}k3Ot0SF79!+cyUG@J8dp<5oaA%OsBY4ILnc#$X>ym)-EH`?VDB<;uM zP8Eu`q>J<(UE`wMA9vBGqfm;Lw4YUZmH-Wpi`KYlxmxmS-xA<*YfwfM)}Vc7ze<(B z!aTD*x@G*0U4vOd)x<1e;g)~ZP~|+S^`v<^(xj65NvCjsp`)1kmc^3~dgYH6PXFhPJe-;eBB)^S;0{XMwt?Zl)YvfzJuvSOVSUccP>u zv2PDnnYu0$R+yMG1vV#aRwFB%{1oi*dZW?jKL&@F>}$2DTR4XSv`}=5++l{qKT6c% zDZ3FZwVQnd+H$+B`BCz5KmJMg7%zOJEr0HcZixa_$u^H~i5cJ}Tys>5q-i8=4RoG* z*!;7Ig_?=y8G9Tl5}&K%BfJNdJf`~2!fxj*c)ealEi89bKU?moM9Uo&EO+QP$$U=u z**GBqIt@$g?*v<6y6x)fbT6JXpA6Z#s20ZX+K+artZ95p{2@8;Ea>|s&5?Jj8)(fn zWaHW6!dy*T&2fRRifg3b(AxC|;_>c+{)pP%#(-ju;DpG0ty_(t&`O95dI84x8|0$( znC+u&c@k}zrWkXEwlkGhSwv~o1}|+{g-I2#&^FdZ)@#YB)=Cef>%p5FT5YO<7gS|) zsgA_V|M4ovwbrU#Cg{Y`K4KexD@g5+!Cs)%Mr$YLKwj6}{m{p@)mR|=FSSs5n(Dsp z>lu%6ZuGqg=?r5k@F{sKC2c;cc1S65k|} za2}o;WJ7?y3m#3vN`~GMLe+!xN~yQ)nUxuk#=;7x|CvNc=A?-=ZNCL()iRDXjrV;A-6mJv4~!EQJ|Me?$Dv+Hz#Yx9?COehSMbNQXa(JP^bh<2-3u1l z&$uQ}hk<9CZDi7gL~&$L83r8#^*eV}N}(4^PfJ&)OSL6ckY!?A%xP#xbO%Jc9u5C< z)CyE&Mh{(4NOP^Vo}!po6V3R(cZun-wNX}LV!FJu`eoKhPIJ#QI>~c z%S=~;gquKTuKHFmfbQ3U^IJPS0vCIZ5H4M%1WKRUG|t}&9|3B~n(7~^PFE;<&Iyyv zUkZf}Q;POm9LEG_Rd23ND>+u3SfYSs|77!b;$4Y&ckRvqBvtfk2_&O5zYP55M_6}e z`;QAs-D`q+F=QIcV4wb2yk9mH1Rk~hKDj?(DEKVvml$P1L~){cxv>9aA>)cM=SpNf zd#S}c>P+KT(bFp{R>yehH z2t!ephXiBQOHUnjzz)L)J&Y)cn&3|y3Qhsv?yY*A3sU+bjild>a6|UTj(Q?C#MExM z`!RaVh<3v|@z`!W>exN3D_~)peUx%^+)>9-P!jqf>vKmNbIHNmN8f}`5PHa?w{y~{ z#~u(}fKzhxP*+en!E($=(}$kPu_Bh?-XNn zYI57e=nf7SmhMsWj3tHA9EvPFVfc4lgJpWG zA5Z@gHmMA3CRgxj2E-FZeW(YMbWaMAo-M^2$gnc_+K*9;#1RiW5ve21kV3-!X9S&v z;=E96u)@S>;43L7Mf-jUsW-j82(zL3#OFBvT*$C!5$!<-8#HZV3OR%)HC*KQlRKqI z{K&aX2J5K|JgdZW8Ou!KTu7XQ1ZH0pxfyk6z|Q(bKOt816N>e< z)vpBQqkId|xY>c7f9xnG&r(ZD(SlhLe3*xfbHafEHOm;Hf!lpO^xxOoY%EXZW>jk7 zfe!ok7g=aH-mg`7oIr^`SepZD#nqr+nH=DV)tX-FgF!lGg(dP~fS9f?Ud{ zw^2(f`rI$b&H#PNR=XGa_~XJl9py_Eu9$&)xH$5+fSgx$o~)Vyf5t2A%Zb_)n`I> z18tqe+7+0Ehr%DKQ1^z6!iPJl2TftinGk97FZ94_HZrW;5O|j&K3p($okO)LIK}NWzt=_GW0?Ym= zy!O67Tjix+vr15jU-O=weoc16P~zKed@vxKKbo zF%*9H=JGDuH7RXv{zUAJIP zeSW)eB~cn|5WbvBwT({9Y1;*-g;M1)s4>-s&jz1Ow?>b7wW#l z7isWCPoEbNgnSxfNx2qw=9E7vu>*~wy;bzFFm47Wv(NCfb#QuOBD9*1_>Mipm>%+d zBs{h6;{kQtBJhxJkJ#c!7E{NNa$40g5ZwqH&~XuXqG( zOS0%en*+#+O4uiS8S1veMxh~vck$8#UjhS=(dQT@kXLw#W5UptA~mOjJ{9YNr(E!3 zruGUkzCQRrSg$LKSG_*xx`w5EN~efD7!7aacZKc(wCeCu^N2UYbJgnxk9oQ)!xd|Y zJunoG8_D5g53+^~l5}n{jx@x4E?R6)Igs~fBR({3*}wJQ%OB-aVO21k5i^j*4245C zdf*ozJ>aU&Bsn;KDuGgS{|yvwwgGWd4`7tz-I=6oMB=RXuC-CEj>e~g_vuA#g22W# z3Kg1q*w3*R4Ptpxd@_lLqACH$z$qEB=fi)fxS^Qwuk}g?Dwtd^-pXpwCLi6Pwhh-p zGp@4}BCSJPlrgR?=R76z7(Wkd@#hO2!b{K>(7I=n|GpLB3ds?Q4iy8bP3~Dbk6OuZ z>>Dzqz(J`+^b?NE=N{bpAY-&K*>%FADxt_Ia z=Lv?^A$)DaQx-2|%IF`@J`Sri@=c)aDWiCW^#Q5(aV87%WWmZ6Zp`eNFos!87Mzn| zozS6en5NP2ird^ldMBG)9$`_Z0l##rZqg6_>7aC;FWg(rO;VrWve+yZKBG~*jy!Xg zn*<)fuRw%4&VYLAA~mG?tCLt2o-Zsir`BYWH6sk3z`bP|#L!zbl`)LcdAA`KoCf_X z|Gc4FkGqLam>jKhUQjDJep96$ za?82Kn$=B0E~A`7Q6Vh2j2=|p1bzBq_eCmc$k)5JPvVEy3F){9V`4wOpRkqlF|JmfetK>v*+?M)Wg~m(QkP z^`$EiTX%H_#TcPl3W|D6rCMzCUbNsJL9H24QYUa@*Wk z=PtGnerk_(=EBM~<<^*-T6i7ZktgFz-D}Vyu(s^CMZPZ}{(-Nt|MJoy+p(I2rd8fV zAo(hR0;7~s8KVg}V027;v`r4_bbm*@qghyCUPapz-c}0Qo-}I9nRu+W4B5X8c$|7U zVM;z;y_DwB`49&Wd31i*2-6&nZ8PZ_n4E0A?QIsajDPBicQ5rG73P+I>J13$^4|gD zkO3vnOo$6^=%QC1?K%c&5kp?srhvTY{4?XasxHwPIR33>VX?*IjrZ)LC0RCsGRoy+ z4V>|2c;iSBMpm`dxZoopO>g2KLj3A`y%yMXVP*kcp;T#LkEPiIZH-amXsb*ds(&`t zPfJ%3QAGuI}Pi z!D6khI5r@?S_WD0N&|HJ1;#5BPjz`g(IqN-`aNNo7&kaA^*a%39C)L}a!auNiF}H4$l`;`E;3So5CY zIOeb=3K8KX!NW%ArX3nc*B^y`ykVil@+KeSIVCW`Lp$G`_b6f=Pd%+P|H%sk^6p24 ziNQ~?rkMPv1Zj7NAP+ih--MFX>Z^}tEV{Dn(M4Atd{jNas)y#n^C=h)FI8#x5#(z7 zzvMcCTyM?&FL+J8G7mmudhkK|BSLI&9I?h(p$T|Hkl=l695cAzz8N*RduOk`2{ud2 zpvz8s{$VwhxaD+H4x_>D#NVN#<5hcGWtx;3sI$Kz$^j{_uu^RL>C7-da)c=yEaCrQ(} zb4W1;eDnDLkdh{11}_KCTfjdFTNv7>jG%hy8{_)uo7Q&Cf;?RHZ|~tC4QC+@kL!)~ zB*0sxo>hAg@5Z46Rt*r8jnX~Pc{Ti!%nIb8&(Xej6WIEZQQL=6+qWjk%^DNS&j;J6 zR|JQ(YISdgZ( zz`J_n20Q&6`r4E8hWzyDJEe)1`giAtv^!^XhNknw_pm3RHoKpqO`}aoVw-Lf+cZ@X zg>P+wRi#Djm0Tdwx{}j%J2aNM+B#c;D|S|0`AVQkxOX^hu?23}?T5nWZ^yW4EtZXY zbDqpk+X6X&UbFNz&H2-gK5?!!KtCQ;a!$CvyRSCc!|30f`z?;?bJFRwN76Av&tlxW z=WQK&{DT1aM>@iAy`h~y2yXwO_DA?9;2)S5+*=%fN&_ucvPWl&MQqDhSM!f*=25b? zmqY8+*sh0Pz7bo5zN(A&%&@855=XMg-FjJy&vg!%)@wU5uReEn)%Ch zn2)9!vHz!KE%s@J`+>=IM93&SB1oR!FMMD=(NV*UBmdD?ld)g;9kYNjqjl>0hH-Y_ z&RK0AgD*J5P%Lf(b1gJNlvn4oG~e@m(yQ>DACM@I4%p+CZy)p*;ob2A`=BLZj2OfD zUkK&#J>vFwJZo99T~c5*4f@T)^bx}iUs2#ndq`JW4) z>pmC0Hd_!SgP1=Df4yi(*z~S&({e<(4Vzsb+Jncl0i>l!`;e|fdKPIF((`6H?O(Nz z%&ljxVtZv?J>$Uk7PfY5A7k5kM8^N1i-pH?^>rz)gTze_e*emCNiZ6A5F*^Wis| zin7)aY6Y9Ab*x{J#^ojj{I;ahJpNkfVL~xY!LMQjjD|lN)gbTvXhjG04S+m1DhS%t z>__V)6@b6BsBnKa;oz^x=%YyMu+ipO|GAJ^RCWAQe9suzv1g+$4ClrzxFN|MZpcUqZZTOi zgRzH}r6vj!w?OU&o8cMwPIExrMp1MqMN&-T(r!v7wsSZ)P-~B5jN83Jz7Da8%n6cH z+S0kNcF19&q2rr6^yHHZdj$*b6^QpB;ei~IUT?oZk2UN}UQZ5PV5dqjfBoUK==)el zj=Tn5D4yIe*1q)LYG3?w?dAVR?N8rivXX;pvG$oyWv`c$t#bIKlJO%&+6JK-Sj$vD zL~Sgn|7H?-_0C)WdO8NYMT0O2+5(CHLp}IINMR-#KGee^3KrC>S~N$fANeZpNO0ZV!;9RUVyHM#*~F88`T<7UMhne=%4D{$V$)XDrsNR zkatc{Phu%JnYBOzvG~T4Mdzr8vxI-E*x9cK1>$tXgE8B~BI~&EkhQ4ydMJCL1d3aw{zZ4u=DVxtfNUHm3J*%uSJBX3EGo>(;myKT~csYPGDobC*)(*rt#TI_>pk&&GrFC z)jjw;q@}A~p4FwRoJXGN)xv9j1em(z7w18;!^O#ZB?oe04;u=bM<``0akNgpWYhap zXEP?t&ZbY!=<6KEni2xqVBzFg#G{T*1nL8@dA^$*=Np+U3x0TQ*VZVXbub;*<-pEn z$jn;GOIt(JYVVu8!6!d^&*TX{^Vy`yR+3s97kq9q1H4x5tQF_+wKc)5I6r3p@Y*X| ztwdG(L-1IQ#GUA6@)#nkWeTurPzzCTr-eEy-%B7;;Wub4%9S$}$rL>&e^<~ktTcZC z8;Nl*Gbru9DesyoaRH+(zs~#Tj%~t(e0n7wZU1~`lhA-rZA_C6*jO48zWpf1?1GLQ z^2n`7Yn`J{7fK+dP1~qLTy7noLsp{IK`$naA%8lD>m>fdAMe)TxfIl)!Mq@7uqD47 z+tpuF3*8qYXv3x^mFyeQd1>6~F5Xn$E9BSn- zo67&^?;XOAmItoCzsA$yC|>7-J;6pt@fzRBkTr24ytdT90h?Tt43v~dA*Gzb=Z&2} zgb^tZ#DGdqO^FxyF8nI;D!zIZDL$7|eoydw)X~K!ROXe>4}Mz1Ouo-ALpjp8d;Rom zmLK=?(<@EoIYGrWTa_GmopaH*BsY%Lcpw4(M9$f6ET6Txz?)EGfG>O=|0w31D6~zt zoSw}k=>aZS4b<2|viw{vKL!*@vMK?4xhgK`A%Wz^N3V_D5&X7zbljlyYGa z3pnB*2@JP6$~PksnVmeddo)~mTQe{vPVLhSq{KywKFE0(Bg)+px)wp|Q0<~9QsP-H z#?^c^U*F!?QHxpaccWA$YW2ONxVOhAJXFF=oaxKr!AlyYh_|Y6IH}yMbHDyMh;S>k z>_B@|50DBE0lEmNN8LTb_F#rN-YdQOB`eLBHYyHE8f1;7XleMLF9v0}Zw#3Tw7Pmh z0+%Uv+Wx7M$$tNctrW9&jb3h4419u!G0mf_ac!08dG=}|<}O5;K#xo$A6=mTn?)~a z)aWW5=;ut6hP-x5S4qD_W1UOtTTWJPI>HX9W!%+yvJbH2&S5*!4%xlJ%7k`dxdD+a zO73~$(>4Uu8W0RXQfOFq(Teah47tR0wR^Mp<8Nru%M);;sQb4tl zv=yp=i}r_4C1L~zAb(&c-Px`O7D_4m0GW3|@;?5qUI*lwq0qD;*y!jp42uw7K|1h> zl6fPUeA8PBeSa*h;uxdcfcQPk`;di%!frt->WbwDLgC%Q99SgAz*;dBeqB%u6oQ&t z!0HSptd-icQM8BEGL;%qe+)fq&MWPVBYF#yjn%(N{nk05&@O4_n!m7_x_}*K9{)Ns z9rIl_T@M~4;lN%X%D19rWe273+&eoe^+*m#95N4gkb{o6gkMMgaDhEg3H)5nvyQaV z^=t{1?q!g9fjAc;54z`HsZEJ>eE~cI*?}*F?fNf-`scn7ej6`q0=mw@$a5_hN_g1; z>A?b&=ei(sN!|4Ql18rSL6Y4^S1LOqd1hd2M(X7WL})l4{F+$8vJ=SA#~SoYA@t_8 zGeXW(#4C_d1d^Po8sO5>>kYU*aVp~3Y&@Cf0LCz5q<4`IIT+(~alH@Q5cRqfyl|$Iv6h;A(xc$t1x3)i5~xEF1d7$%B#{vy`s)+ z!CHwqVFc1qtUNj$J+s`v{79yu1)eYDFyfY&nI^m8?i)aP>eGR_Yqa%0a~V%hBR^eG znN$1*+v#V3y(~+BH>!j?y^cz7SF8X|FRZ7^YK-3KEi{U05n0zuWwrkU`|ti|(s4xt zdu4x+mh;3pU1h^?Vf+IboS)TCBdgA_!D-O-Vn%oYzRF}tpAq<$D>iVD$?Co6yBir$ z#XxnzQ8ehrUtHK{Q-OY?-;(yiZsBzPCb7+iApt3};K|p=lP?g{V>|B97HY-yi4$n+ zrIEKmjl__N7to?(C>@+PN^4}hz!`NIp;Ye7;;S=JHXY6BUMl~~BTLWG^L(?z8+>nK=sRyixQ&9wD2qj`H zX!U5Z!@}xpJ(<`CZ(Z#I@qBKM9`9!mrTban5W?~oJ!=`F3qtAwtOq7IYQWbr8tZ3Q z88uL(5KT-CuUgsyX~qBY6JDJm@v)h2T9H2!_ZCa9$mD6>-xbICCYDHo>%3W4q|!eK z-&k?aT1ZA^9B|yKtRvwYM@8OwehP5l1RbSkqq?FhPuY5GA6Mp%1s?gc2K0+ll^+SQ z4M`_XVV*f9nC&w`7k+r_0CZR7K;R6Ap8}^sCD#$jjpg6)7Jvo?DbAPJ8*M8$BzWCV zCqTlxVMoclRP+ieqo6+IaY2W$3`owZg(}FNPpw9Do)O8?rk%y}GzKDPwb*^pzHHUxbCPTlQq0! zrAT*aRw-;za)F635`Ixg8W=4cI7R1J+OpJNd6t(x#~4P!HsI({4wXiCk-?gyx>y>F z*hl>|N-^;Sf6?(8??!Lw`snp1wSTTqKK6?Xc^a_{k%% z_KoS48u$Y%_`z`btw&(*ChMJl0Fg;qDeCsfE$d)>VhdzP+FD>(*5w9POnKQCAGim4 z(GO~+fg+^;X`eA=a&Qrj^xKwCS?+sqij{=wQZBuXEB(F0@lH7@i?vSqia!k&!M_|E`M|_8f7=t zb(7;LVUqaVTXpu!ruAiqw3Q1Fa`2^GH-eVIO#N2fUSUf9UdSfs3=A3=v40XvjOC5U zO-K13ZW+h}!;nBE*=+1k`I5J&sQ+L%{iXuAOTb%FS>fMV zdT2r0I)dVig{b(aaAm>IS90=;_-G!^6&UGuUe$K5d z-*1qNNUIQIF+RzhTB|xZ7`}hxzEswDtSb5vW0+Yr!7X(#OYI3Cee4qUTu zZ0dl2ABS9ne**H&!tG2ZomY!_wlJ0~?3GUp`@I)Uwj9{Z)K`rszc~9nyw<-Ly7P(c zwDv2=(11II^D{v7q38Q>z8~kG=YJ&}E~Z!Zo4*py&iP6RU^|0tIW`}*Z{~dR`0U5O z628Xq=h(Wj1*~5Q_m_Mne1hYn*bdLRSuwlfE1@07?_oPIXG=L9@4t9I$*ku~4WZDS z>-+dE7nu{e`Sr~B@_NQZ*TAX`FH?-K@#J`EcyOi&j(`TDedUz+{M;NJ*>|oB&(AG70$G3r8oIB+rXb>)I$(4P4hz7yW$==*BkyB_}Q%`b&F>)r{{^6G;0 zj?Q}>(U=&ZWW8zOF&1e*{mU>fYLs``A2+e*9ycOjut%Qt%M$5SI@@;BGEm~LeTd76 zv3qnF=_tKPB{sGFBBFb`%Qa~(*pB9POmh+hjufqy!C%hTr_(FbMa72;T zvjGvkCy3EP)c!>LU6#fevK6B}AH2y0rQXc?Z?>uVg=MV1l<(i*oKM%WtA2LcRwXm# zyuU{{{41;#s-?l=vP(eG$w4$A18n8=JbUQ!wvq4#tb_D8j_g9@u*+Kmh*6J~7W3@& z@VJ}Pf|qwpT}Z7O{Ht4`#k6lS!i)Bu3N_|Dc4NcNQ#%`qb*ERzez#uMLlLPco}-Ec zpl7FLTo2zG5l8kN>UJ`$1pb95_AmODL%ehY`2U=1b9rXsA^*ehbRPun9sTl5*zjG2 zrhYEx-j&z^Z_#tKzPG~JIw;&IF$8uB;b;OqE@Nq3+Q z_EoqK^r}w-v9!fsWls2Bc@-|Y3`1$*q9YB0cj}+J()jx_lRziRd|y<`u9nD-3}-A} zn#x)pSIVK^VU0_@-NNB9cI3TJ&p>V&M>gI@d{&?r7eNxoV@JMODV@Xf0EVZ80Te9%7NdVg={?nq19?5U9LQ0&a_@+qHteFQp^$`Y~y zwuu@qlYI|g4C$PWmFicJ?6Z`AeQd@2&SN#Ryt8VIom6Hxoh;~^rlnD)r;ycwmujYI zPkJd&N_oH;{3_Q9@=>ej`^Z20<-zIXYVR~H_`ULQ=x^64FZdV#mw%_I zmHnyd8>pW0Jp6ELa$d~`bVnRLxh zZA~@aIpk~9OjkLT#0HqGS5hNfdj+`IWnB^8HvKLq3qQa4r0XoL{Z&|=t$l&EBecO2 z%=~T9`yl$Q6uxr@5Z@$=t|S7}gUg|7=x4x%1y86fy{cAHTqZgn$M`CMxWCv^2Dzx* zz!-0Yb8l!x-Pd%&U)U|k#Zj09ep&5WMt0#}Nb?;+DeP)yfI1xt&m3X(94INOab_Bp zk-wd#rCQ+a@X54vTW~p(Gug-3$~$e~{0jI4qmDe$yWDHpX|qMp?(kN`r}lK{$ckQT zm&u0KL!=K_HGw8sxlRM$emYa9*X!{#yxc6=@GgyLJx0xpjtN?!nYdjycTjI}7BBV9 z9ZW>}Aks9X3z6m_<&h>MEk-&P>AgrNA)SeIDbi_3S0XJyT8eZsQVUYVr5St&=>(+h zNDWBeM>-DaUy-IE?L?Z4^j)M0NV|~6BK-_$6w*aVl}JCa+>OH&!Kk7*RaE9nWu5P| z_sc0S%?x~Gr(=_jl@9nGGkW*~emjgDiFFu3+=}8I_a^ zb#m!Feqpy|6(k*wN~aZ^Scw*%+_QbPU6dP*t!b0Nza6a=_uzo%r)$3goBmC;}4Uzc~ z`q9uFHJ@790H2+4@IYsBOMT026U+X-gR?4#LSgipfU+3v%_-~qmieZ4JtW&p`cP<)`+MIr-a?cC5WcI2X=HDz3)^u!Je=0moa(lS+)Q^)goqj zGzpCy@alv8zXYBv8)L#f3+@3W&4Br2+^r&LadOPNK-15`{PELmbr4*ofvzy$2qyTy z{!4-at5aZ{->hX$P}?mUYv7K|W6=@#mE5$)IF1TYRWXR7xV$Q!Khe?1Cp1g3W)${! z3CUI69cj&7g0w2GA;wk8r#I`#FISOBNj?A|Y5!M$Y z!i9vP@5PhYX z9@AK#ETD83!0N7mS2h&}7n;(2=S*h*_@H9Xq+n+?tPi8qj+~%3Be5~5DHB>Y8uf1; zd95$1VeHRmtNUUblJA_&CExa?HUQlQOCIx~P9qyn7yr!rPchFZvT&j)87& ztE2Y)kcoh|c4e%r))4oNeDp>J@&s-R9oOzU4mS4;*;7YR;FrHX6nb}1-SR5N{%dvl zh=-bwzO^4dFY|nm@x#};1X`HQuywr0XLa4{`A#5J9K3Du?RclPGV)a`~7^{BAv32*BG6}vfY}S;E+9+7|b&uWinou2lP1w>t82ah@q~@3wqbV6An~qS|I)FHZ_lFc}-|Hv&~x6Z;PDKHy9?vPs`cxt+3yYdUZ>hOUON- zoT|kCXxgS~q23eO+h~tmq-$0%WT!n=y!MJ6{_D86&F&E17k#X@Aew*`ai^J_7yYsL z|M2jrP9=eUMGMDAdKfGc4N(OT!9Fy;3I9yD#(N4;OLY>ZFREo`HI3TE`C?l(SAQ0= zOH@tN>n7SC*V5PVF)XLG@FN-u4UnV7at|bqwe)!=Z_=IXef;#-)Ii>dE}E?c#LCKp*{Ms8?T3k!}<klEAo@$d;u z3epRc*Z=&(db-{SxIy4oE8?|xkekTSKp2xW+nSR@Iu1l zO+`yE%~XyO>xl}Qwk+$~Wb5S=JyCbA&x8*rMsYtKVGKE8zqf^21LlH412zDwCUZr+ zhuP4a#^8xuP*r8(oiZZpa|B~F3UNO)XZTLAsG9C>6v=aFg(56~P64TG3Jk7v_dR>Y|+I2Z~$MvM3Y zx5f1YISV~m#`F`CG~35%4aL#DE5%fC>b|tc%Bc>K>JRQGA!apd?f0VAX-$s{zYXgP{FN6^?p$C-w;WFagpBjwS#_I^?wpc(?V zbU7%f#du3GZ}lV-P}M*Ug!c>9fv;fsKz&2{JMQ&vv?Y3riB!S{4cKoiH>_X!>xEtx z))-GosYUGF@&B~=rxuw#iYT8_9RIMf{CT`TME>J^bjxTLwF%l=toG&nyfQp}HV1zy zvQCU6383LO7Oc9HPvNJ&f-^zkQ!CDRG7PCxWUd$-nj+2>Q_AQ}0j^4%EB-!2=L$Mc zjNLQg1D%1+7Kj9)|JN+>-O&HnEJ0@nI!o9MbdH$ZMrVm!a0-zbg4sjohe^F|^ayqq z#g0l1wACEz%G+|ti=MA<5}wjYfK*C3Dz=ICRv9c4sFptE0+6S$+Wg}OX2Q)MriyZf zyZsVW^`ge%G3J(bCX2>W&v;|(8!vg|$+8ROSP8p?43TnbgOu>=_?_C5!q<9+Jorf$ z>QHW@T))huYJmUpVDa{~l}gt#LC?^2Y1Vd^phazfNlFT~SCvWhRPJEsi?Hg$H;_ns z?c(~Cy`8pf+@TxcB5;HeidgPL>AK_4s=KkKXKX(TsaeH?^j)FVZOxFdXh3F2Wa3y6?2G-#}v_?l;iu7yj+~d*b!? z3;{uFUMYL3C+>aPZa2bLMwG|OU{6%YW*{Cm^M-=N+@kgSD{RqM_%a}ceb{$gC}n6( znTG$x*t-Wbb)Wy^=j46^BA|u@G$dZohz9V2V%G?IywFv=tQECu1iJ;XD{8lawKa%c z0ebk1v_mjVyph2 z-uTE5-sruV)=ahkL=8o{a`0Pg;1R(t=NI-rdJ%i;*Sm%371yIx*U_rZ;dmv_D&rdb zg0bkoZ`V_=i=ESy((6q1dVN1foUXYRIzNtIZHROtBrB8O&M9Hh?K_JsGk);way+Z^ zg4=D-UEUXFwez@KvI1x$(LWDS4YyoRF(azV24-?q;7-dNNT-%L0Nm<{^w`@@q^Ejq zK4Y2DchVIsXS0H(>{L0>eA`yCcfFbNA%1C|$PW1Nc>dq8s9Y3N3Pgga)D-q zKa_Yp-;(N0!dsd)w3eiaa_hgUTdSDK4*u^u(zX%O?$aH_yF8L>-Sn3WNrO99-2K14 z{C|EeeO>DR`Z_Oagb;VFJ5IV{U%30i|D{ACE7Sh!Sb1Kp-dn|FI`~(CoA7S%l22UPu)no8REcY27 z4=AOlJD&jvr_x*?(-yIuKo6gWk?FyuMy;Wb~1$D1_bS&Rh}K3Qy+gMjw1BdV$ZF z{$l=ONb0dKIkD_b%q}OEQ7L{7@4U8j?6;DsC$*(F3T&1K>+Y9X6Zwy>(>{!FJ~~Qq zJ37@VL6r_ZMSeqns<%cQpAKxcDh{=!A4CfRvOm!{$?Z<>11m(ZPL3 z((S#0RJ2tgRx2U8JInixS7wNhwtemeb-;2g&^F%~J9lIEM)2Kdt=W=?E1S^^nDwaf`IG#vpXG}1yX>s4nRv2^_ox=kR@9cV zKw5Kb<;2n(ciyw9A3Ua5i7REx_~U)*X875_fAzvJy+<9O)defUp&#x{S8-!S3Fl7QPlqF4 zFw?dVy58LQuP&hyh?$S@Kh}!VzBnbU701)sbQ5~<_Q5azcsB9&NMFD}ir;@)5X{S5l1Z{)6Ffk{J&;3td2bQ}3vdcWlE3QO%!Xv)ZV91j zo*KqJ&iWhh_>+|*30`dr`TK#e5`Fa@3;ClhB+)6jx;E5}3cP1PS*nU?j>xG#C`tv> zs%@hF#D-nmMyqXGmv9r9oxwK9Y8b`6Zb*$v+JzC)|3kzzz80wopN4P9abw5TMcZYk zSXjW$Fbd)^wJ4e{ZpZ^dl%jSiuo7A~vN_iEyM?v(4v`@(DUgHF*8_&8Q$~$V*Hiki z&42XzWP4ILJK@N&(uYbPCVQ@i&$#t+6=@NV3RCx;hGu+^@XO<{I&4{bseUraw(kr@ zZX5z1o^(hp#>$oiUcb7v3jVW~iq*tNB^_d4jzxL&56nw2bti2t^sT7O^TR$Ioh%UZ z5Q|;fN4>k@6;tZp4ZB>SzYSg`AL^H0S|U;Mi~7jAa>Bm9im+`f3JMoUPLj2v9#`bR z^Xx`_CjsxE5vyrxc z-%#}RTd!1EU9I^EVt%E_ZxWXY8$d34j$ntMsd!~L`u?rb4JMzWRpVpxN=x={(BgN0 z$v=bx(^nw+kSj}z)zs!k|Iv>??M>r5&f2yO_+xpeP~Nw#5R|`)e^6j2(oup%+`CFJ z7eM16GTeb{)zpo0S14PPTwDD6t1K>0zNR}HUVm9;3zf>e+$EjN2H2ean|1?1T;mIE zw8Be84IgC}Vqdef>)Q9zk)O@h=3EKxd{|KEIYO%;Z_(d%G5owOe zCqIClAoTLF zKI>M(V=m**AW9#*e!o z!LJCsjmR9#)Z}A3CP*d}`X+8$2-bmjnJdxcVI?u+Pb4{n%CZ{P0VWfS-4mN(qw9v9 zP-JMHX!fPU_xR=Bjgdk@mT|AIA|jH zN5yg*`63`<5gU)@s(Fe0@fHT7dZT>{ya{9F|4s1OFT}gm6^9*HmV#X*?qTgiyQ&nJ zmDT`>EXz`HDO-o5KN+@eH6d>{J&9*}bAY&oZSUa+92tlskpw%u8#BOo=!i^ZRv+~P z3lRLTz*7enu<;bj>0Q|C2KoSP7j0qjT;qn3oCYz$$8rr-ePz(9yZ2t7(qO9n(*Nal zhthZ&u{s#Hp3OikV|5a*NzexLAqiy3RSHEHyo}Qm;pwXk8o^&j(cNLGcs`DQw4Wk* zX}ii1m2fs@@I2@B=ziGyXr4*qFLukO>W;l5#^xh?m@;s&jJ%qpVBc)1T|B?VO<0H4 zd}+X3b|8H^a7?A}K7h>|kxKFrk*|3nlc5z+Q7SyCn<*XO6dkqTLR7zoSXN~5irI7} zlLVlcI5VX!L(BT7MF|_Q3kHRkZ%-PAB0F-`jsE zy_%2QYW9r_;f`JX9~K}xdi3>ZnqWrnUJSecz;*DQSt@`o7>xec5cTjo*jZay-oIm& zNkl8qts1P~S&TWxR&fnDiyzvAwjWOBn&4BGR29ed!6qex*F@e8DVOVO0P_K9OjU$k z#~cTZmYLa;h-e?WV@?2QuO6=U~0wMb1Fpc7pvf=1k zus)Qo6EJQOdeGL%6!C`*Blzv- zUKbc<%hRtz`<3ODTG=vF`52>J1O| zeTjVjnTm3QZ!ns91AL+lO0U(I<<*208bw|fa@J6UO&lq`ML=%NwGT!|-KZ#4`P)h{ zPqi%PzKzBY|3%2%cLYo$%pUSFW5GTs@kl+hv3?>Z_V_iJclhtfqQ_tzq_|!=qCCwU zQ-4;?q~LEh{;1DMT~D>eX0X3NOWP)JD+;3ts7|5q@4(Q744#q*k1z5g@Ken61Gyr(#Zo3NFe{+VNHhmob4*WfC0@ncV)$&h#Zws|EnepEC0w5t?!*L9gv&=_#^9YS2 z&Y2R_$!I>I_l{?Yp8o`IY8$Z*BM);!uUz(_(6$VyiF70XZf`~b&e#O3Z?t}$fy^+P zw_?Ae=3ncN`MiMn4p+hGGJMgMw}hFnQ<&}?&m9-eSb>eb>eyt&{{FBqC)=n*>;~+Z zDLPhC!S8T|t|AUEBA!~o-OKR&53dhaJc8?k6{XBzMalQ+japUEBsUK};Y18Cek^04 zoFtN&k{PP0e+i11s_V=3I_wR119c(A3P@gd6lJ*t{+`nyhml0Q8D6t0`9%I%cwp%H zkw7p}U9BoMAgYAcKZURFr`j3B9+6O8_w#ebn9GxMmEuU;0w49k!dk}te6u(XcX16y zCW7xw88{Lyf;MUc{DNOixIdT!6yeSUdmyg+2yoi>2c-CA5>^C?fps+}EJbR20^(I6 z?HC{rj)Zq77;$Z10+7|!4qWd{xC`e2oX@MK5uoG!uuMAOcbtn=a5B!l;(2zp+FN>5 zjX4q5(_~?d1olJzIas&TLvk<5{!7?Ds}EmwY)=VZ@GHErG-SiI@Y`~U&>1~it!5AtEC#{c#5Ab)3D>!Ewg*|e;c*m zyc4Ni8M1Re4sk57hOm&c81p;u-Bkri59o12g2?JoGT}Y$r$bL5j_Eis!bv2+KDeoV zpLP?g9POrh!P@zt*b>AaX+>1IM^BFt(-$irIi0sb(Xz(XlD{D+Z>9Kpn1Q!Tf->yf zbi^7h9&1#JkP`TfM7cwH2f}bt(G)8 zW0A8)^*L;BYEQgBZ^Mga8qDkJmTdS3<Lm0>CS}sU%N-xgD$C_q;46T>!1@gY2DPeG-AFmj?#YWueUE@g=jWuclZ8g2 zHsS9P`Z1T>n!$~7YQ>R+RcxV*dlm8Gp~pis$cLd>UIjFCSwQ|)!XI<6JBbUgSC8f& zh2_r->4}eAy#_C}^oMd(mh=NDkV0H;#ERdS`a;_CeB_I3R@Y}jZ3Ee$lc2{_0@wE` zSj62c?jRP%y`>a%cfnE*>>$Yi3?!1&zDzF|emqvlBW{t;WlAf_B;dvbJFB_F`fq80 zo?^gIuX4`=A1z4>;No@1D zLQCvEt-x8en+s_(<=vW0H~(9= zDzh@!92$wc&%3v0P7RF6tN?17*7P@_8({cdZg%RnfEKm>D9d=%UZ8|LbD){T`rNk- zBZ?RrX+>jfzYOG0{kiB#xd2c80;~Tr)b;xGLSPQq=X3eX=hlO*6f2pByl3(tRXbGC zXv1)^n9F^EgsG%&?Nr3>GSA=5|LAO?SQ4^hbI^StE>3GKH!ZNrcm1#2wEW1PZ1IUU zlpqta_+$x_gOaHk$hQFuLhqz@j2XlK{;WAf{OVHZXGy0^WnrFA=YNN|IvI*YARiZ_ zr{`exUDBsT+uk`VxUH!-isK0ENq5FfL4(jRi`W%ySk2rx#$2ajfL*6`F56FaL>_3g zhOfI|E}O^8x{1>QzKl0kT(FcOVk1}|(p^ehEmozVP^iys zaMlX`np%5@5Sadeg8WfO@!e->y-Ye|g&tvS8CmloSElc+8ntZ%zob`6nip#>x2b(H z(!K^s@6nkDeX(5NX}WAA?~uo#22%NZ&RRE+hp7R21WJ2WpxmQqOEVX<7L4cr^qm!m zhLODKCTW%y@Pl}U&aL8kBAzQm9t%pX9SutWPuQAw_L*P;wA%Zg%~uca!*S6rp`nW{{_m<%C>B&(87 z;8&dk$My`9Yd@Yzx?zmWsG<|d>vzK%- z=Yn@~_zqgrT06Bby!h>1!qXLFeeB)v=C4Q$9jvPH*&c3D#zEJy6J860k$+t60@q0< zuLtJ~(pNl*xGj`lckqxfca{mcfQ4(81Y>d(zvC=3VFsra_a)wxHUHk15c(e2`{LAXARxd#QH{bBh+BpWIcHiPrk(Pe%GKVqFAJfcUj5Zll#5;G0!o_Lv)Nfo_H3 zg0u+vIV3;OOwb}YtnyH^7&mnuBCiL!=ESsJP4_=a<|2e}9+r)|?8vjGT{l>847IlWgk^VhIo#w|gvZEJvENmMEpoGU*r=W6h{&ot(i9%5 zg^^$Y*e$TL2#K_ooy))2YsaVshefLmYm1s+jlD-Cx$9J0Eeq}q?#6u0*eK%S)a<<59vX7~@>#0csoA@QBeP;x z4~>>%4yLO|X6+XCVU7p((^J<0)?~zS@1`gK zhepR))^KvZMT~uheEv$D0iNUYvP&weMsa&(b7_@BAm&rZJ{N9^#Z)bZ=z7BJNp)8r-a}#F^H26ZwUBk=I z)hv((QPc1asyUd(kSz37ic(CFWaZXAk9rxox9nwm|x zEVppv{v4khb^7%PIY0U=u`N(L%!YRz>VKA*dyVcb)AK1}olb)FPR{qkvzOYm;yp1A z&eC0Vb!~Ar1w6-^xVRpDXmjC>dJ{BG@b_{s)}b90K+H#?)2~nDm}z{FHUI5=feXFY z6UQ%uC2JY?Iod6bFC3C{WD9140YSHqA{ha-=KBZa4XU*<{7N7rWr!vv5B3UrM{+n> zHJ0MTkF$xsyI}bQ&jf6YOgQ=gkabT`#ACDP{2Nt9Uk~wZsnoz}nqXCXSKWYJR1a9Q zn9%$10w%0$_|8slr2JbSm`nrI?Etdyg`s>!_f!$9!c>?FySYc(klnp4LSg zQ*Bs*-DNue(_tC6&!;&{wrBZdk~VVVHd-n-aP{RfTXXzpRYS}w9E=*$kBE5 zu7sd%Te*+k)dwa}dVUE;UOGP=c`_OK!OE6sO)j zIQy+w>?X!`_h1g5nr}ZLWH@T!yFu-|04z!(8V`})mC|#<&c>m&{{UBX3b3da_?Wc- zWqc&jO4Sdxi(WyezZv}lY&}y$sp81GGp>f}vR#y; zNw%!qq#LS!-8W(})yOAn^@~pmPn$nmt8A9dkPLhzFDLzPPPwxSeK8!h3Xb^)oXTd> z315l2h9`2+2TThDW46@qF*fACLhVmGyJy-){ZMSrQCIEj9nXGu)`*=-w2`~iB=nN-;s76sAszr9ta9ghd76{ zxE0vLGfi2TZ>-P+{usU+4qk&;D@m}A>-I6B9o+Lm9>yWD2`hn#+>U6X%Q{*h)2xED zIZ|LUeuX#*WLrrRujqtI|MTeIrI77Z*|74Vw@G*E%Khd z9|+>*kjYceEDyacd}u!c9Ow~XvsXLb7Cx{SI*bLxC-S!N7aS)ciYR0I5uV6Gk4xu` z(5=r3z=DK5UQU+{NV~uJF4Wz>m@szrYwueO+?~CC?IKQ}Egkqkvdoo~20SBTMxDg$ zD@D5*hNa$B^H(`zWh{jyn#%QSl*`fj5?CTA-G=j%p*e_eu=7x;-`Me9je1z*i-k&Wu2wKOTvUIk9oQMo`sCL^9R zW7%b>ExJ&r5$mkAx_+&C@q^C#wZ>l#mBC(`Gqf(&GmLz4Puy+W#T`5vjgb#rjcq3d zH_&5oP2k6xAmfrso4{W9ChR3$#trb|kxSU|y2fXOyUm(C3QsHIqbogQId$X3^DnyM zTC?igvBNtd9|1(Vt_3UrmPA9X%WbH2w$z=%2&gx~cSbDQha z`BOLlDr^+vKrpuDSe0*@vpCNt+86J(uiB8zzY8sX7VI8T`29CyCVl>Tnwhm0Vb6PS zH))UlFoCQhPoJxX^k0OzXaV2Q&4jAKYOHCg5v=YS!P1b`VS*RjDvk||;Xe}K1t*bA zh8Nsqc)=mU`zw%}mY`l)36K?FB?9qn?ep+|quv1W(poT^YRMBWA3K*VH^B|=9;iJh zyjp{LSgJyai_CXcu2x|ccHD9=qOl_y&m1Y!L^`3_oDT73u0;_d9y7t`Zh7;h?K|pR z+m!?P(s`G_6d)YZ>%2f#=)3D_oGlZ~Z9R2l-$+Nl(-ibp`)cQKEMjS?yb9QtbS=Be z>ajMt6A6Ami){qXICZ<^Z^k^pyb zYV8}g9PFo9`x~}t_?6hDh}qmCNbLnjY1d@Ke>pHnK#;umJ|Gc;UMiF9(qC9$!tD#OYdyQe9(c^5aP7KAaHq^Zwj*s`a<{9hSw}7LaiC1YH zm)LZV^A)hRw^U!MJt^0o{;IymJ$aY0+O=y{^;dN*?l&R7592EnvC3$iDfj61QWRjtp4lPYUbKvPpkC3u98BA0 zpVVinRkVDv1D=GQOZB*Cmp5ZAwKEo-XQ1xVj@asKbx9tlxl(s~o}^h)@i-(p;6MJN zaJv41k;q4@Z#w3;fp6RCVz7q(Wk|i3uyFg_Iv_8%4;uc6?<+dOsb6F=w*<^Clu#c4 zs$BWfNx_iwfsmTCD}Tzd55!|bQqsnN@O04{L(=*c8~ak^FRfUg_qYnO+;QoHuD_=| z=#;;d_qg(<*p54fi z=%n)u9|*dneXbT)HV`vcqt6cC8=6#j1u_X^#+O&{J4n~dM~ye1%^21FmS`vDqe(bR zfbNB6yKB*RhZgxFbxu*zh*W0*rFA8G?~o#t=F6)6Y6p27&fwa(A3>Tv0ISE}g9X5} z>X-D?Cqn17Tu3isEWJB=>nvhR{TmmaB;vw>MQi~#o7XiQ{cH$3P}_xIOcxmAj;A@* zvn#&rnKmV~=*h5n$o9ee+%}b@3M+91(%x~mFxi}lU9H8y=%E;*bSDhZa4H`!T=eto3PlcEiHL)$HFT9ds9zmg1|D)V^0rt)V=B_HCJZ0N=XG zehT`~{iV5(N|r%pq}gp1=E~A?ho3adZb-cHfm+E2 znAcU|dnF%Zrdfb-Ls(gc&!|R>HlXuT)fZj#EbfM+p0m*ToE2ou>bO4(iq7To&PXz& zH_UeZ8O+X~MwX-!7r%5s68~}8PBHF-$yn#wGQZVOpKtFig4{859r=hpKX30SDRa9T zT`R!Cwf)|ygU2buu_}JKLxEu}MT35EqwZvuRw-;Ckozf2?$&ywhzQNv% z)w9{zT(<)&XKfv0X|ATczr8-kC2ctgzKvRGlk0bjmK#48PK;E{S#CTo>^84+sVtYH zyKj}d^nQwJ%7(1?U+(I14Rxq z`1H+w39P~_?B+?3Lh0SU>!>LSqT3_J%L=C|JWfJKs8!Vp=K^?|j|I=ocn?V@j|Fj8 zCm(oPx8HRJ$P-V#xu*y_7VIZGuSB1@-j84U0($ni@My!QkjRlk!)+TCm>Y~giy`Po z?m+w&STI*VlyE^8mPrVOlgpLDrljgr@s+6Wb!AIXwo)-qYSp{&?o=u5*;czs)*TmQ zZFq}xfnaU(xSAl98(6%pZJqNK9KGz^Elko|ofn+xu+xoU$IQWXT$^m3<0}Chqs1-B zE^)r%lFWI7f@TG-0~;5P4f^J~9vmBSoT@j}7uUZj zm~m{;H`miQBC;kk&zG`m)h_QYM1;lpWZa!%-@gm;#C9pz)@4E2>+61Q^{EcZLn<6; z{fdK#Ny@?(|1gwcYMTwT9}t+T!YUWte+IC+gyPWxSbJGWT9$m=o0_DnC|g zyJow{3KJ9pENg!s|HH1@hgo~=L(dDv`gOiNh^=%&p*r1C7n3M9EmF5v!#D3eH#oya zY+73-rubN)J?*WFed~tBCd7r51}4njg>Sg@qzLxQFmbSb~0_j8dSC9;aK%?Mykv}HrO-RP$MZLD5? zEY{1!AaPG6VJ5zmqwS#4k`E3QU~$ee8F|>z>g`3hcc$ygR3eXxi9d{cnSs)Byg|Vb zkGYk0X;%Ir$aD7ux4$8JBKL0B-g(VSU3h!o9dxgx~w|w-SF( z<8KxI)-;T0vNe$fob8snmV^)`yG@TBbQ*th2--KPs^Nq%h0%JBLh4Nczs4dv%j+Zt z$lVaU5l8sttBxm{R3`P=FvHFph-W2}!6JC+l=@9!iTS}BbywaL?y)~3{6znZaG&`w zR8N*CUK9*s%SS3D54&#&M=$qYj&G`yMR2KDZ zB45tmE_wxxs98Yy?b`4dMCKad(}u_4mvsBZ_9Z@@cXg$y67icYeQISBU1LJZCU`ai zNw;EH-=c2Vh515}v&*@wPLa2(dM{F#eBVZF*I1+hXMg0x;3!~l_6k2S1A~*!V%Mo? z%=Ac(!kg2sC4A0yb&y5WS6JV&6s?&D@8c8trZmVy-H1^fpT>s32%*UITA^jmf}QX$ zLS{pzH`Y_1ftEben}i4gdr^Lozd>E#*S3J^I7`PrB`C-qIstV8dygvHql5K&(D`OWXSK0K+6S zcpeWvPTuuz3UAm+v%NMr1&E}0SRYtV=Ib_CPws)v222Ax{1-CeQ3wXq9okm3S2ipZ z{LGtE8ZwS%dQIDsIu3C`?3Z0Y3#y%e^tD&D`m?vzLpT1ZIY||Mf;NerXTzeE*%He)2PHT7Z5O6^ zO=X#$F+Q@bPVu&uP@Xr<3Xub1LXi4_@o21XP)`ZS^`~2^=xBs5DA#n244Jk8L$q0B zdBxhwSX;p;6f0{hq?y)-ZonUqe5z=kA=^p;|G_!NS}RzYYA&<677}Vr)p7q`l>eaE zOA-T%xjoQ9vbyBeg1u12AUNp39y6ZJ{3A0fvaSo9w2 zRx0rPO3We@FXms@&G?ZNigIHrUzDhEn+r!=p0h1a#fnjPbw`Nis%(!)Z-0C8W!+ z1`;#w3r+~xGv?xs0rJAQjC+IjkP|T{HfGEZEXr6IoB>ap+-zdw&dqkOnH+v3_ z9pbSgdpeHii^ub`r{Z{#c)Tb(1IPD>$MErqT%QZ4%EDo88To8+*O=Cay1WPIzb9AFi+Z`_Jr z9i9sG$m;SB#1-TXzrJPUe@H5ci*~Nf<#f}f10TvtUB82*QVL1sjUh+MK4&hc2ZMJw z`t1!}sGYm?&seW_Y`=TZ@g~+j=xttq^VNS%6E(YcWEbdhXEGLOA{IXDTIe#C280tc z;s*WvD{O&XjJX6z<6t*^&n%RQr5 z%)5G;eOu}&_6I8^J}pT=!*A$jL(!=JJ4$E8JWHr~#c zP>M&C!Fbf&_j1a*+h@?%iu#Y;>2C{(`;1s`(}QX;^0CCm1dc*~pl7~~whtNn&5%a> zFpu2M1$LCxKmXCcbNN)vt^ak2k58UV0s?lthe|O&A@Ucy~B@;T=C%N0rb;eSZ}`BQM3?AH$E4^vYN$w{TSQ z4t}2^#&>31mx!PrXI|oiS5_8$UMp=WHG<8+q~DBA_>P^fnsON&@c)^1vd@;1fgOa+ za5I`LrU@erS|4mrPqslP>6LR*+bAv`%u93KGMB7}JwO`vui>H9kNvlFYAgz{f|n%D zaS-?HH<5R*uy*%?jXhLORd_i2o5;BC~T|flsbQdf=PL zw_)i4`rdCMf4jm={Rvi9>Fbg=X7i2x#Lo3&NJ%<=$q>SMvIQmMH-5s?n-2=e_LhoHB{;SiC|624$5-Oh?blassY+amcEkD?M;Es z-{PWuN|W%G`;o0XkW=|)V&YuOPD-1@pYJ8S*VF7A{>WLNoes+5EXa#1&4UNKEko%LZ9a6ISz6hRcSB+nLNG$D}jf zgw(GqI%ZIXWI6xy>h^YK8q&-{bA3AImE7PF#87fX4!aFN+pbysHO5FK z_LpJ`p~5ViEDd;oK$F2!Pi9RH`5`GttoqPF#N*WkVhDf&QB$FSrh*O1fm1@>0qNA${jzX8Gi|XHW7U6ChBqDv zCo1&tQ)%IJCzV3u*)hflth_obQL;hF3{6OCv-V3ZM^cke)*3JpZ{4Jr(J|J@%MwO$ z3Hb8lenfayAx0yk72mVzCOcCCxm9j|yInSevDOI^=VKKQRY+#6PobD^!gI{A!MCK$ z4d{bNCysV&d$LUeOf}n>47P}%P_z&JSHOfa{9&=}G?%1OYP~fgUUsj6 zp7Kez%z}Oo50>o#hxPYB$;hln*Z&$E4Knxu-X)fG(a;X80gnI|GKsrTH3l3FOol6< z3@_3yf=1-qNKFLVM8w@@ZTfE3yIQeY#3)g|`AE6q2l*CpKMs|^UmZFKD{JG(mjZ9G zifP^AUKS_jVz6beBgM;8bwBz!)gg#cx?Y;vAoR4 zOV7mWmcMbre{mbw@q?@vn4APzNMh5A$8N-AqjW3~&fiA-S2DmuC9~64GiD~F1DEP8 z^!qz?OLJ8}?0RVHg+M|IH5GFBMuRy{NuI`I;7K{%J={*ZVM8Fnr}d2tCHemrVT{x} zS&b-70x3}p{PRgLXRw-8K>vIb;rVmmxgHss$E7a%Ch`?eXaaS(2KsoJG>w1w?EO9l z5e&P4rBCPP@(a!?Idf=~KUvHZ{4W(h7I<*o_f9Jrwq@V`ulmc9UZN)w-QBlhf) z7>~x%x%_7@%>o*Y)%3w9c**gn7%&e@7+%8M@zSYSXg~antH3oy{>ds`mrvO2u&5>Q zK9$ZP-QKGz884Md=PE;uLaDh?C~?Gee$4d6w04jC82jcjrRsFPU*bx1oh(~krk#A? znAQ>(viM?Gn#z=+*pbe+yo?P|?B&&)R#!3M0P7ac0yo(%@cD-jvvTLL2H|YM+D+55 z>+=T@4KBmHtewp=99zAqxT-<8U~SCLJ*MG$T& zr)b?|M;smdVa75&eOUoBj=ef}Q-NXrawdJPfz28oKX%gZDy|2?$eS*koKo6SQoOUc zvrp zM4M)_c?LtpLNF&R#B4urG^attvXj8j#B*AI5>PY!@Y-fJ6HCSQXczF<;rc&8OVw9a zZ&*{F;cLy07a1TZI%;das*f}yz(zoW0*Phb_2}HAB)N0Je`PgVu%SRf^4W`W_)!AzMPkh-4V)eHu} zFZyT7XU4Hgeb*uAEU2ytv%b=v#g$YJM@I}FLVd6~ui}5jdwYcQD`epUhP`WsV-iMn z_=?>p3l}nzuy$5J4jb`y1$^PhSyvQDua5fF&J^qpTo<-VZ?}dixWD$0An7Cw(9%J7 zK4baqf-h>>;2+npp`WI{-Tvo%Q$SPD)LzUO`N?Nqb7#2H>&S~>+?g)ysEGl(8TN+b z_z%u9@o1mR>|8Ey0?&n1N`zTK4Y9~t|cpFHYKLvXX^ejB_n;}@Wvz@NiU*J5u^=GW* zJwdaNkLC^0j^wvycCsv>8SLEf&ehIGRESN)stH?85|t2r^H$FSb)d9NlD-0%g~USQ zb42@O27=l z-ntCY$|KkAEufg?KP^DJO`lqNO+9*wEWl3x*%V1XjhXw$C1c#mwybgWsXOxdp2K8C z8a!Vj9a0Hi(~1H!cVs9cq=7d_1fB2CfJ$~quA-D{S+Q{9pGF!w%KA8f*8Bbo9@5#xsgvaE9@IA}|cjE$27r zT_qcq&sR?_DOuMu&xm|Wd_z~RwCAgO=3RLzrzIb4E4{BLR8m^9BD6<1d%Wa{r8l0w z){Z(G#a(O1_ioS(DXz^BRC-@N+ZQUC8N&M`Y_kcvke2+ElkC;4o9b|sdrZrX2MU1r zMoxTZSVB*n6awk%t(%PSv$?XQpnd4twJinKQt)a_PUsn)EDP$w!*h2EDV?xR%qjU5 zvDgkrQ->*s-+xD=&E&dR!kC>UV*FRTEX0~&3xKp>z(~LKT&#Y1Faa^Pyub&M&e8v+ zX8G;%F-wxuXZhG6xg{RlkE#&3H$r2?^W`o!R93Kj)zV8%8GR~>&XB=TYo_tRe#L-8 z0-Tp5KKtUfm4d}gcUKfNFGxI<0n5|-bYGzy;FR&RR>HR+v~5*^yPbLoIAtp6mtrFD z)l{a6!}2QD`cYUfPr4z$s=)d`Jbm;OL<>aEV*6)??jJ|YE6rfT-)5fx4NDHVp}y&U zm39|4(tV`CZ+leXHegu}WEn!QhDXAyF?Rile!X}-kfp=*`=trClVbYK{hGpLiVl^t z#-M#)GpZ}z`@Y_u)u3!MMrWee&-hv9?Os1V*;-yO zdPxTNxna2=b*J$K{i-2_ARA!7a@8%ZDa9S^FWhE)sKe!-kXf*2-CjXoG{cw7*POc}9p%0^f-?fiB)bjOQeT{wayOUX0H{zm@-p7BM#$C zA=z_Ca57j)iWa2&F+Z;Vp~@%onJWe$Vpalq;^332**p_gaazCiS<77{@$NnbZiDf% zMtPHB4RUKdvDau_U-NQ`yCSncm=eCDr&C9SBJr#ZudctQj?>|GDoc6k3 z7cNWHI;3Go{1#W6D_l!R7U{sUq z`*74TWbn~kN@MRRFjjM1)E*5k)+0rHHa)LOV7+p%yQP|8vsiu*zb^>qlSElyb_!Ph zkT4MC^90&}WDWEey96`cHN&q=uL@45B$S4IC^J5T%e##SzBSB>nE6=j2ce+h zOO?a~uAfsvs$0i><$KOGnpY`PgG&eZRlrsV-PQ@jaKYK;uOpG@d_i4A>-rSuM?&s8 zReCqLmoG<#qPe66s8Nak8SIRNnn!peL%(1?LmW`aRyp{mu(CG&Wh?1X>2h`umCxg+cdD z;j;aWZ3EkwrakZ~U4)3o^MEFl^7jigj~ijXGd{$GQX#`4X2w%79|O$Wu4ay8%m;u> z_%LS|q<5>oLD&huGN9amJsicS^{X&4$07<^7I!)N=V6Qy&g>e+51)}%Dv^JJ)XPW_ z8)Hv?C$Fo{->SeqTUGs$VZ&o56`5T-D&Mb6lq@$)daS8kt%kJ@aqKLxGMvbvn8hb@ z;3b=5@ z5O^ep|I9skYx&khg-LeOaB!PmiP_2I+{FL;}<;a>S!ybzn_-x-q}(BqRaN``n9V2Y}Cz?HkV(;~Rgg_;FW9*($}7(}-S)dM`L5 ztCaBxGG<_>?EF^CR%xSeSLs$3krC?JcMFMfan(jf7A@+beG ztY>c+j*^T=W$nK4rGJW8*2SVXm?U^P@~>->&~mi)Mff79fHGh$CKr`ni_!ds+XTk~J)n*!Fn50Nsaw;??!?GiC=*6Yl1V5$1i zV1@6%GWVBuX1CCpWAzPNrJD4URQdje4p%KA?uxM_mkyNbb^0 zDaEQwQWXQX+ug$X9GdajJa8i6+Oc+;`KM)e+f% zN(#ht1+6Tx9VWF>>3)M4eL6@rq&w824>|Zcccbu)JiLD`M z&7Ap1QQtX`>t?ZeV;l`!d?*X$FT`B%Km=cz!_H*$m<+?Qh1?hi)qF`Mt#YS~%?mE| zRU+~@d4hfebOQ8SPIl%sNKZ54%E9z%4>ItS7%i1}Ua8ChQ*j17MF;il3ljcY*o8;i z-JI4ZvyKeu{a6bsriW}U)8bR$543-Hv}pfSm2S` z+@60|;7>+sM>hRWcqYXu>k&)2ak)WDHDg~_84+{bl~31YeXSd@6JAd%bjn6I_i;+f zdepT?9Uh*oz9dm6gcjd!gX34J4QN!bdFo42^f!`r>aHJIa2fjy>Iv|QzQxX@^1X`k z?LeD;sej#f2wbz$uw5d<4yB>CEngRWMUZtOFDskF&Pj5xvtLDuSCRH-DBnNLj8zjt zTBc1{&$Q)FL?qJ6F%k!x(*!)_l~eane}~*u$gq%`E=MZC9{}A(`f7Z|>h<(4utQ5; z5!PdVy7LCg|B&#d*vr4fk(fr>A*{D|l=aYU=f-IC^)>S2T zcT|6|dZyZpNj}y}sqM=^?4JJcUP0xM>?V8La8!LPCP(}p`idq_=o>tS! zSZ_stJ-qHBaRrV$@O30DqG`@5E2wP{3~tKF=;_7!ZD|Bzs#Gib+S5LKUZ4T`3X%r? z>^>4!Bq##f)+4aVg9Fc^Z6Zz&tw+w%`)D0}&N;=_M2J zf{pZB@Ql!e-xQqhq2B`hmEn5%Gr|iEq>p(<@U%T6Ja7L@Z~#X+AAfW4x2oaSp~J%J zPEGS?!p2T_t)^vEgX(F#QOal?myR>YA)RvnxV^7EmRkdZH^M5~WTzZ6{ONv^-xOxR ze+Vri-rv_g!b9)xYu9^7?*jzo%^uf?W;UzGN#|59U<~wlf9JaS$8mHDToh`=_-N4U zn~D9Oj-STW-TD#Di;-ft-s)lo)Idv-zs3R9f%^xDn@&9HW=Ax44(Q_b%|O-Z;sZ#P;Z6FVlMF!U`!*i2wJ!ed0YaKEaH_4l{g+ zpSYz#8fgMBD#1S#QlCnK*Y2&TYM3>H0kc8dXbR<{AC2afXTen3#8?wTn&#uRTToUu zo!+QxY%TvxnBqo12csgT(Siw^wdy>?^iDmf4t^FH;?Yic5X+$za)ZAm8olS%W9NH; zh>dGLidavd2~T$(1%}b2t_9+$!YqNuTvC%)*kV4ZPHsX(iI_g_*iqpgq+Q=>aW!MU z6R+M4e%(t_r6h1EOWaxFmIhgkk>Fs?-&0vA;0rvp+}Emz0gJ!yLPxC3g><%oq>dn-B;;eC8LlFGOF z=tv$e)P5Z~8eN6lFGoi31|J=L9chm;)^AgWDh`XQ>F@AgVi7spxkAKL?-$l~!jA;j zuFL#QhAkbe2{P@{|{wv9v?-0|Buh? z?44_K0J#Wz1jvD~Nw}l3BxC?V31DjoRs&JH8$1G08xG3`P!jM+vK+~-HYnI4)Rs-e z8Udl&R;%>WT@KAj)_MR5trIq|lY`{1~7>lzEylGNyV@h|lYPh=ZQG_9%`9%4w9anFA>Qd%dD3 zhkX+(C;B3bh5bL?avUq`+xUgedK*Wi#XkB}-BV+iU|gB+WGSTDf3T1-%?HPb#vv1y zwvkS(am9Hi)P2y5R>Kq7xne2mu8%`24>2X>!+{Nh$01=-$*>grg7MxYze)W7xnSdU za0Azj&V*wUs^^&D4&Lle{#;nHF@I#fV#tC^_^`U1#B+^dwI;-oEr-wHhrnEM)B+rX z_Rr7MLk~WnW9J~J2j>6lIyU1I{2yN*2)r{GR^KTWoLQ4caY1g+E-tKHqsk{ezbUy1*$H{ z4u;HowMvJgn$Ut7e4KNvE7BKPuX8dr(RDFk*k+NNPf?@9yiixmrK{qc5y){pUML$$ z^o2Ojxx-xHbu=y*haL5VkFf61ftUT!z+cLM376B|wJHa9`w3d-IM;Y#^TMZ6r`L(1h5#cDdHI=rq`Y!jQ})#su*EmwRY8e9jXI zeP%dt6(gw7TvGmtB=b0O?7S81O<$K`h0wC|RF>0?`O^HIa+66}?LmGXph4*j=DGTs z|I-^5>DTc$fp?LPKDu#do&!yy56-q?yoI-b-Y8`t1AY)_C6Gtj9y3Xvv}t$G^c{|i8KJz1tT8%L@((FG!hmM=n)MW zM5YY~=1W*IlD`QbLw3g`{tYpTX>yHDHMeY@S$cF$nl0ILpI04ZtYV}R8 z>M&DH`5ty%QX%t>0G0&0NA5Uit5>Kml-(zI)Oj$l6uSm-a^|mRQ-p}m0h#TPQ<<8;2cf-LfSs&T!fQh9wv)K;hxE)eN$T5B@ z-zAp6`LA7V_>IA=Gvov9TxM|g>R7rnTFAfjLGuw<19|xEW9;PPU_Bp-%z;DDUgyAf4hs}m z`WPwK#7N+t5d)ureBdUG`fn=kcN-DGLs2fcqIwGOklv2BFH4H?Hf{vXZ_vPnqZVUF_BJZ6L+nC9p*h4sdQRyCWm4dTFnC-%M>?X??W&nm=%p1$sz6++$NWa6LOYWSy{XhsA+b{X!eGh&7C0 z`6zCWx?%H@_FtG9QXz*e$V$bv3pv+rWOQvfE}qGp>`rhu07EbV3_T$YG=3)VA^RsZ zkbFB&Hf4WE!#~6W)g$V=_LDyQ5Ak(KxYO}Rne0g7Ey5p3zm@oV7=O>=ZwLMgs=q*A zJcy%G`~iszw#(mFGeY&rmv>j%k`>8eIsr&1PYS>ONVKrGGZNZr@U0c_s}>a zXj$)xFBh@dGc{QjdG97B-f=B(^;Sv~JsIU&+SZ+g@AbW$w&Ex+JtMyU&J${+CulJ9 zTSo3YfqIUWB1Yh|2s}QN$P=K3Dy4zJf)wHZ=!-WjvGzrVO=TUrKSq^RzppZyQP(-&uZAU(pkj z1f_DOd}in*J3Hy;-^4q$JuA^o!@!^+34XdJpkCTf zbv~@kB4uxa9qksa>%rM^AAEA-g%bl9qh^#`eMr2|9Oc}zWW`2}uvL>(OTI`=RzzK) zm0QR6G0!`5qR(@ci+Gp%5PCX6i0_K1Pjaebx0gF|l;@EDT8Qk5aK*;j%af`ti0LoY zQSC#p=S1`$5?3(#y8LE3KNIKYNas16e-OxH8aof7^?zngst=JN`bu^Pv0A0h@VZ(X zdhtQFutSfZyaUeRM9afj9a53sdStaBTT;+-bbY&NTPRL~a(>vtI@C zf=@o{bfdD4+g$AaWYg$~{bU1U;>x7{lVYf7om4w-1^zmmA>|$&3q0H-?Bp8c(=zjY zvgax5#e3;;FE&F#t~Az$`2Lcv@v(i|v$d4FYxfo$x#R+IR7U7o_ zG04!2RxCv;79ID+*G;I`g6FKg94%P7I|pqDbm9?61H{op?6x#IPEb}{yHfb4atD6L z7|>^fEsfT~@xrbCx2isAq}@g~SKsGL<=xKzLg4jNC`QYDT6@VU6b+nY1~;<~=Ja@1xPk&QUJ5%FBGZ3VwE8hW?IVDgC)-t0P1p>RzWwyGxNvc?@~ z+mzadWx1~s2r7vY)&0qktro?K>?5j`*XN+Q4J&3ar;Ak!K-R<)qh_z zt~R9MpYAWL1PSYpSNm!4y(!sHcxzCX$7nIpr&_a!Ceh5?dIHZ4Z(eM99A>Q z3IN=={a3O3qm=pvYpee-0u!q_x;-5=@D_&D@P4z7yaKS8r(mazITM9Bt=~4e z;psnQSLzzTsx>Y2bc`|F7*@}K%P^@+X(TK3ROV{n`mHc&=Xh(^vYY=b8;3sIfwE*k zFe|-iJB$%o%R`H*EzAYhfcYHx=C;wbFVT}Pp&YQXG!$C1*Ew@k=V|Tmcg)60;>u%$ z-`mGv2_~IH)kBY zBj1clR);9DbJo(@#qONuVZ^>nMt)PA=i05&`%4|A&=jBa?6wssesOVkiK^j5&MNO0 zRpAXJtDneO=?%(ABq2R|fu;RX z4cX@Gs__l>#yYUZ%!?g~&F079NmE-&U62e+uHEchvSvqHP*?rR1?}aT?g{vP`su`m zn1*TYcwZ<+1M4ZR9p{_a5M4ie{55}eZ)vp-y8q~W8f{ZKq&zhuTHu=iCu;Ehw)Q=F z^ep_#ni|5_BJ*wqi@l7QL@QpQwQxaUQQB?04)3 z8Gmwsh-M7&c88dy-!5k9>UWKAsAZ~DA0xZH!s`&Tbq?&p8kyYZ5NG3f7LLD&bv1S+ zP8K*-SHd*cS8=afv$3OYFw-tYdo1nmw8MV$TCp42QvF(qt={0AEwaouc+Pdaop!9- z`%F+q0e0|!(FLs5P)M_`Zc)=&zdZ{K8!}xzMJY^j#=3$tLI#;Lv^rGys1wKmMp;kj zu4UbAS+FqFMB*A#?`rG55?owmXS&Nav;iCmJ@ z3WtDQ9Bl=x+4}PEebxf)JaeKTmNXi)Y5pCVLU(BFGEC9gi5nt zQ}>)?0lAHPB9Co#3@{qiJUC;{FjKNUZB}lztlynBk*D)+-ul7ozkt>L{R_x`mfT!9SA_BNX?zGV&B zAYwekjZ?tsfZ1II{z_uAr1ffM)@ta1q>XcutSggv-3hnBm~I8c0Y*Q~x4%CQY(%?D zLMHxQOfiSu#$o>8=dRy_+S9cZ*Z!{oRv+i{6DHH(Rb4|2^0OI?FCJXBp$vnpFvPr@ z&CB+3dxry)28j)E1@5ZsC#*19;5E{D#oXLqBjZoAVXGPRM35zn21LqMVFkYG6{^xHplaUc;TL`i^E@q)63xDl`T>zN;D3tTdo9rz3 z>oQe6YE6CKzdPBP$oUx9SC$Dh%6Fz&zo$%KkDLJ$9q$j*Gfk-UdZ zIbXJrzd6B8whOs81A9oFl@ao~g5KpX3*IVcOfxfitj4KU93$hwA}ecB!XDG({|nmF z2)k^#JajQ@3K!<~>w&dMyOn88`9HA4Qa;e!n}N8K($RMEu?qhS7rtB==!o^LgDr6k zMi?{chk~!f7X1o0p&nFT;1`esGU$^Z2|PLipK_yomU`+n_*a6+@cy>B#BJ9t%K!?pAQBS!6FEFhN`BoL)hBfy1@4GR4Y9#RO>Hm#Z zUoQNyLy1}uR-K+c5}>@bqfcBYJ@E&41cn0d0C7r~^-@Il5mH+1312nSJrej38Pfh8 zcmv$X>B~pCk8^=mS}t-2YWu+^2hV&Eg(YjFaggHMvvK7{FIYb0CQi6py{x+q87x&1 zx{YxyYFOwBF)|LhjpZ`rabFHLL9O@j7U;CHYH*UdH0W8bt+6^M>|8$9jaz{}2|0CV zYz1dZaVd5aJ+Nsy!pI{(wy5k`1TXC0%s|ONCO8B;E&Rst(k3X3r9mv?Aw*b{R~7Lv zPgTXPdYnrCV&qHm1~g|OzM#z-s*fHob4*<_jgJOu_kNxkWR11E$Uex`zR54}b%_Uj zvbrSv*5e<00~nW-dw|_r#V9UrE7_ML^MVhlSmS{m5nQ1%SPOBb8C;^G%17B}wUQk$ z7crbmJ3P&-(F*J0zXQobqc%6%uYxu=>~Y0EwbI@3JdmCCjUoXef|)SW^fA_6s{P4WjL z3uy=}-mLc)VtmN<{L?EbzC_A73WU80JI8i0M_(;=ZV%&^4OIG@dPn9F2Z~JnHT-+v zA}t*U`DKb{1ljDY$OD8(IpF`84IIWTWeZ1cOJQq^$!akkL|;N`P+KM|fiP1V(c)@4 zw-6aH9Ab|7XigOPW%Ff>;iR$K-|nY4+?;$h#oH=A;1$xRiidRN+-4_8R%o?=9^sW@_I71a===d?p|#px5;@j!Wk{wq(r~qZxZMYx=ZTr-~j>1&|SAE9zX2^F&#>}W0v*VFxd3aXRis{5I^B)oi-e z`ymj|x#00o>D~|(`d37ic~|T!IC8>^wi*_j5b0O>?O)}$f3@)Ekn{9N2h*FW+RDiJ z(~Zm|*3@K)?hc6nM}w)1;z-K0J)9y<3&)djouCc zBpb2{-my-53$@SW)z+Vj9IVNq)tvL3*n&Nt5k9pOI)%CZiM{IzC%h{w-%GpIVvLDf zfzqKpKsPbz86Gx0)qAi!6gDx=@yq)XUXHZ7)J!Vdp*BPoMOpE5tt00!P`WX`H_MR^ ziIF*a{KePFf6ek}M@W#b_GA4v%3R)c+Fn-6W_XL8c~{zlc%fT??}qF?AgA;hY3f$$ zA=)p&LW^GccDM|`T*Lmm1Gu;yVy}4}&_NF(U%(z56UwUBY{At=?1B?fUjU5K3n3fP zUQzfovO;ARK0zf0OFM-uvZEz$9^_H-59Y!|4tZOD(91g)VJr*<>TlicyMqI^00&HW zFv3biMvmfu({ZPOJ6YT*=rt0u>dy1%Ssd08={~#zKNyYcujBe`Tz_33+Da`Plu^t3 zQ-C?MqaMMyPj(jP8flbgsizSNJ^hc=zlwJfg!~ag({Jt5fs5XkmF_0Jmh4<*r%{{R2` z9t-`ynX8Nf_iEWNse}ov@xMw+WAFN}@AQ-mHkWP1T1k7#c*JqN0kq0UVBb*G*IDH% zj9*#Bx3LE|&F0HWGkBS?)0Zus4cNbp-CQ2z2s^l;8@(_YY!l!6I2Z2m_uA#@7XN>M z{GM#?@ZByQ`za%|L*vhtP*7jmPi&;}&)FA20-K9<>hv(#UjAV(w*I+*e9&LO_e?(M zPwgLWl)*QJXad}65#G0B$AT8J6Wl?gIc`t<*HaGv_>_aUpVDAY1&293fSn@CK5IeJ|-SpVOa?l_DGdLU1@MSH%9N)`mB@ZiX zAHIWk;q1S%=1cYXSJotW#+m7i;V%VBqnW?z_XJGnxvbL1s-P9wl^CJ(hhlsmRc@+O zcEi(v^;4<5*=Uj^a29&;!dvf4$BZ!x?{2xp=p!IU#4@4ypJg=oe>|fk$%5hVe1f>q>Y1PI5)_Jh1()!;Yl$m}n?LWWQ>rSz$z}aT7UcC`>6V~^G;Z%6!o95&FT2JA3$8J~^wHA2;=Lwk>0F?3?gbO^+w`p*mVwenMkd@X%jvF) zdqbS9Ux9Bj*@xBm9=yeW(?@~Yyls7yHh#kw zRmvY@eZBxbj3juIB*CYE0W?OK-D>V5*`1j+Od59{r7g7ShVM?|OeHLwswr9->X&LL3hwtjF=; zuAt3;#rrbJ5BRpjlOJQy2{kRWuk#)cqQIUJHglC2+X`S<wTs9H@ldtP&CiWC7+1 zIGIwxJgNrE#K##|0#^o3iDvz>>ntY|ShSHUGa8;eIS0ge++oOchsCJsZ>m&+N@arG zVnQx*Pn$1Sgfyq)-8tk{dgY3ec>~P*23}U%26S~gc&t6J@&b2>Si2x*-F%#4nYBRw z(J1oHHpq#LzAAStEe>RTd1tVZD1zXifQ?6mFzuZEQ@{h+nSA(4VEF)z zVeZI4;0YWp=aY}D#+o;FsKtFOC(f(xsX`5py74Xsb_QytXXlQwyxW*IK1+&;my<>sEtpM6Q_$Lt0{`^=MtGzSz9FDD{>8fyPMePLOd%GYrb+#>B5!Z zI$K#(x^TNK=tY*;1C~Xngz-ua#w;-2j&4rh^nyUS%ioR(pxVU zCAmK;XJ%rTN7f0lH;x1*NLl4BN|MQtotawaAxly)8|WOq#I^(@>&=c=F1yf+o5~Zy z961r^(BJGVF;Zu14$hiZw+hJR;Jg`w+}9LQ5Q&VlMOK^bTHr%q3xjy#QHJ>@ThPY- ziLbfb+siVuPa{iJj=cJb^B?!JG8eoZ!P+Stux||q`(kI4^ajYvh-XRdU#Yj*imXE5 z2XUPZHIl{cnv9jCt?HTXoSbL6SLC!+sC~g-Vk_|rBERkW!nG%Wk2_Ji4{X5M(A8hU z=K=8?-)?6gm>?VuRy7N_Y_-DFvbD!y6 znR~uM?qYxdpD6rabFQ$I@Y+N%(a( zA|g`}Td>M&M-LvhuE07>dNj#7_qLJtI1^fHA(utA*U8XP?SJN1!M8HE$x$8&KF**V z8RuqbWh_nfwY$CLY{uUky`^O&eQk|7?W@wm*7q29Y|!toN3`QXWWTA0C%k@bhQw<# zf}ByXQfb*)BaLe0jS4;=zHO1@rZW=XpVmvP(=6gAOyGb|Jy2&|V;lB=e^ZLh*@+c3 z!)0qJ39eDO)-n7S1v`(0^PD5Zc6H;ljq;k*O*!inHCGWqHosdnStZ=9UDoXckB=(C zSzz6WD7or4H_2NM+JX@(Cw!J}O=?wM%IPY;wqFg~-HNK50WJ7XH5ZPS6RL9}kWR?p z1x}tR9fy2+s|@>W4mikb#au81f@9ZRW^L!>7v()#M1knRMS8S6cn95^=`(Kn)Netw zsM2%i{3PQf#3jc)8yQd|tG)f26zfrIE9*AF<8QD#mEAG8HgW6Kd;#~50SSN)fJ^;S;0E5!Yoc=p%{O?%@WQFAQXy&Ca+ zE?z0@8_~N9aJ(JtOt6VM<@GYG;tD62`|b0=@06f9EP|s33|j0llEO?@l`v10U|ra~ zdmPnlZJ(IlN)6PdNmAylANL@Eyl;5LuUJiT-O@%lH$1?Yx za#UfC%)bksG1});Pb*t;rFFLuKDfdsjJ|!yf08LGCnN~$B|VtX3)c}&Z!EH8>X`08 z-hi$-YfC$P`^CY#BwkBZFdp_-tp0_fQ$^UbE53P}(T~P;2^1B&kb7EpJOQ&Z8u>m( z0$WB*Pq$ms(UzA9#ZhTfd@V>#vGX9<*YST3D$O->*@NO ziER$+3MqpHvR9}niv?oN)yVI-;9B50%&Wu5(%4jGL6!iH3&#GxRrOgf!~H$>Ol;1A z%YkLL3}Et`3zV*1oX(#RWz{FJBZN-sd0IKBxrtR-P_omWUaSN6aBACHRgY5r;i_>S zE_JGhP1Sfa-OhFJ!Xox$F?uF;gf*pulSAV@SQVZg(b@v*y`i#x+ZddKXAo`YEMDm2 z(6a}tBGZ*E>wePK*~HFnHdZ>feTK-a2;YB~+%rsf1ubGDf#eZ=(}`7BvE&@E_ar^g zJx<$aqTB);itOZa=b948DU?CrEK3;#&azjZRwZ#M~)2{@WjM^Ml^UfPeU#9XzgQu2h|b6V6obg5%J4EJ8BJ!(J7WDDnsC7&| zIDXF9yF){Dm5VG(k-Y&dKWBF1yQMpnu{V}ByQwL1l7VO&|af@*Sbnmlz%KxMBGPUYtSuIy9uZ_t9 z3*a8D@KTHN7_AcEbwspcAMz_AI;?h@L)|-DHrJ)CU0qqhhar=48W)6n9!g?2ka=o)v2}cmgQ=5Wy!~h&k?3qX*t_#?=>2r8j`NTgm zMs3|V;q`&p*q8Ju%XL%Tdp|eH@quVHcjD?)N5at*$6ZGe84e!}(Aj5{j*0uO_;=pi zU{$(4_A@z*;}!8eXyqh(T@<${r|zF4eAc#YJfhutwVc`!>XO5z!aAlM4XdRLY$|B8 zDZo<7dq3tPU{Bb=$2LbA4~tg)KYi0&zz7=RN()QVN}{YX_zCv(#~QTF23R2slszd* zYsrLNy8tsMzA^`F{_*y`;@ad)cUsAc7o>AwY>7v<4=ZX^h)=!VX`kl0>xdHgotK$u zkjSfZnLSNv5hncw zFUkaC*>A-TU|jNrIjtd1nV}ZQo^U7flt@e*zZJE}P_hG_`m^RZ*d9n%)Cf;pVpBLT z9ZwM!b);KeCH}Q4*GhL-ou*!iKFb@>10SHS{}*_4p1(w&ix6w{PJ0?+u+M@eV3{6y z3RWV6peYL6feO#(^1{;_tWpmcw;ISgqODW*E|ok_p@U>wj~BMwDzfR_WK}?(Q{jgW zs!@Yn4tCdkM5Hei=EBZS_!XsabTG6b+cg)N^3Vt9rA0U&;atsg`{ny6jwDfd?~=kt zXA2=OCJOUfG9*+-;CK?h(i+2?P`8yuk;1S{!K=M2xckKEua&%6vN66shiP5XOdJi@ z%oo6R6x{@5S&4IP5^S8;kaLt7!)EOUPuevzcaDXfe`tCnY@x~Eq*h&&L#8*_DC;g; zJ5gw8quS;R7h4!p(^|>wmv{20W5EwGQpT5G9}YEU?o$ik=)LPjWpQ-KV| za-;I_V*YaA?SAssD_T{DN$VqNQ9k=v(mC1qK_(t1zPQC~Ey z=&}xQDRYN>s^4%^6`tSr%Gd{T_#RdX8{8zIU4Ja&z%WTlh{5mlHB%W=yp$>WC4p7y zc_k2*Q}F%@%oVUza0&-m_){SzJ}N4zKagy_Q-qq14dAJjd6D1V9R^O$5FD}TYVVPa zdj1?V(NrFqsd0+1s#E3S(jWG~59FEAtZ*h}{@lx?Kj>BLUEyQWlRML)QQQw1zx`<^ zB1fMA_AC$i=t%}jMW*PuVMX=5&`*M^pUi`GGi!z~{nxN))v~p+T3pi`Cz~iR9qGPx z8!47H6(hd0Eg5ADx)nDHO2NQtxawE?gUl1Ni^ky>hdb23z#~Nw$y0yR$`?-b!E0iDLj2zKwWko3xl+x#Q8;Ri109cNup$LkZu0H3)x-y>TQX5F!umk$up@ygNZ5=aLU^qU zbHkwM{a8kLgLGv2ss`q2yfCAa@?|py_z3*R{bc18PF;IJvhU89mjHVOonsm-%7{df zGMNLr2+MfNiS%6w=&5v}rkzPi>g+b4ZbEeDaq(&M_M9m1aq&rW8gv5}a?`(!3?GXrk?HQ*5^&x1 za)XhkTv%Z9S)H2~{(eb^7?GjrtAR#M1QwcN7KWxH{yVc(K!R`)E@qouN5!s#88gf7kck zQMPijBS8Me$X{kw@%1VzEY;SGXg6irS?ldX-tb3}H@w}Juo1B`KMMy6e_5Xe3@PJt zzmmB02o}b;D=J)*oM9Ps$X{FOpg|} zUtNy{hZScv-u{&J#-@q}Q>+Qo8(CxX13-Hu4;GhdK_KpE|v)7s=)VJH+6eE=+ zI6E|bMXM}0dZnWo{SBTvg9SGHBtg|7pRS*B1n)|g-JoCp-5cx+Ar9^tJFE*~ytYjun%(HgVs6)(;K$!OSF7~)bbX=w2iW$PlJ6g{i%8|k?#eE`eq=;{r-#K zOh^{)LY`>kNZQ7j{tAovUlC*TBCeS1-c_ebv0RsL)A)8dxiri5k%|!4TfK5EvSw=( zzL2_IP6nLLZ}n=m%;XOd335nWQ2M*a{vrB+TKM+BKg5=5i~qX{$|ftza^{`6-c^Bo zx5gLnUVrF4xMU9hg5%(lWaFI1Kco{TRcSA{xXI67On-bwP* z!HQF8rBmX28HYqQdqISv;F#^6UoOkI>K}jOl|TSHyGreAu7vFh!oby2(g2De%P=~C~MirQ#CC=Uu1dM?AHC!(zx-#%x=9b1^X16RhHN7U1QBE zq0GQ*iV9wcf*vK=;zDEHQO)y_Eoe>A>KBly5A5fhx7bP?WW_}Zf?gI;%X#R#9N)uS z&UMHy?F*~>b8HQ=%Bq#hi}YOG;rS1f|NL7!o8`#)0rQwCewm4^E4kM5<1!FpltPy9ZRa%<@k#?*@^d>0iZvJq-aCEE6V zl&wqmL;I11hPz(RJ0rYnCzc4KJ5|b78e)lVPJgOE84CWq1!(&>pQJnjAr=$PMho+y zIlo~~5OmNAN3Z{)d9jkcsHr=Qe$xI179b;bGDwt&w|AuS}!D?8s9U|LAHUEthxwP9;D>^5Z%iQ>n>SNggO_#^R5_cn0q+I_A} z$kS&0)!}!=wu~u%{2n+dD)IRvCU{>H1xuUJmjwL$SnT{!zyL;1miyu+%Y2cO!H7ON zX2N{3#_m8WFk_{sfTtu4cs@N@YiqF8_Ak&UfaSXKS-04cFCUamM~%(z z%I&br|1<90&=7Y7keOm7>jN_^a&zw&zc9yil3Ysi-&KEX?|b5q`HdXrd`R;laVY;i zaTwUi*{2VQ!}+XfIwaS5@PeiCSNs(>zzv>Z!d1h-$qtz(`hwSncomY=e8vAca$-#M zviH1;j3GC?N%(yTWkq_~8JgQyG~dv<=_z0=n(=NUVGyy0+TO_dp`9`9M9ng65*O@z zjqv+=x{hkmdzmbX!M0ZLE?X$L-W=F}qMJtoca5YpllDS=k|dmTlCORw5RWK$8Lu~y zJX+cD({B6D?Z!A;)yDbm8rU&|)(6>zI7opjPY12+XxryrJa)on=l>DgT?rPk zw56U5`2T3fMNG!byTJ>Vf)<$?*lv^Yt*Vd+(67%0#``u~L)>ik z=AuD(90!YNZaJ=SjL9aeeit|*3$3`0B=BRiE(;&W%Z|heXNPpnW5`~lp_r$@{C9z4u6OsCGl5;N6RsO29sEK%M)CCC|regt1j1>QMf8DE}wITu4uXSJ=+r zS#sUwxLBX*g?8j)E|cn1RhdIklBZwp}disaMK}_rjB17aeYQcaQVS6=hpV+ABLu9 zIS3~`0XWD${fbwS>n`W58x~7WP7Y#J!x5pdO}4_i4Y9@F*qZv2p{wi>pUcc`wqT9i zAwIW_{9@72O4gFkM@^&oCGj)+OXBDDBw?WSZ=%NztcBEG!G0l(hDMqn@KPaSHA#3J z^7~CMCyipTUyOiD3)$Ti7s$6qz1BOZgO>>JWIlCeWasVq`P_RLLsCu)*r(aUI)feB z!;u@wzVsK`&<~?yqj+5ctGK`(&I0=Tioft?jPIZ=6?wi`?%*2odYQ2j?8n+CGZ?W4 z{SbKQR&b?GlJK!v?_7c0Na&IC$XPX`Im;T!7XbO#9f-W8#5$K%f5mUUxf$bca}l0_ zt9v9C^sCT5s5k4R-lP&o0_Sf{C+mZRaek#l#qWiz5dsD}8MBAyylJ+mElk=}^npC@ zw>G2g4{`5{N_%x4*SW^J)>e}f-x3erj10aQ^&Qvmar-ODE>BFrGVIatfE3XaS0Xp; z7v`0crFbOZyhW_k^h{zY8~tBA9uD6G@rbB^Ig#g$1l}L9Hy=cnPnP_IwhZ1M3(hME zFV&(a77`J&zrrbEWfXHmD?=x!)t9kXT1X#QcXxpFP*j^&z>+)0{W~%zM z66a{1zIj6l8GAlZK)|seGZGjHtW7!JdD*)|=dDQ$c!^o9?6}q@=N%iv_~_d7q_HFT7X1n+~ERym_ zHg$sc-0e{vkE1@u@+#A3u^hNzc>r=TW9bQJ5OdpO4~}ac#tzYM+ieL zoRLOyj4%SNkv@y1&m`f~4$^PO3q4&l8%+OUy)yvTMYNB`<0 zu3!hKmbCA%3)x#%yZ4IE8dGdC#LrWv0KM^maWTK5aWA)#O<^`1&+Ut`4}1p22?Ylv1k|EBmUi7sLIC* zE=P3a-_74tMq{Us8fs~l!B$|#j7zm)b%3QcQkV{HbO-!?YTtI`mog(xSkG<$71i=H zGnGSgHVpOp4AGP6FSMw%7wBxO%5ZV6VgjBZlb#R{R3Oc^e-1J!+RnY$u|}naj|Nk* zZ-M+qqH0r*si}0pz zkHsvzj7*a$JXt9zrcZ}GkpmOT4}k@P=!Y>{*K4-;%0S$H@pBz}f)F_}iO(h8BSS`D zdD>XdDPW#tum#sPM!8Rja(EEic13A`yNhburg27Bz9l|jHwik9GVw**SywQ>tU@Y9 z=4G*;e{TL}tMNYC8^8J0*e0scpgRlgl6V2kJgT@0L7tv-4~M0(9ms0pi$JV6?JB2l z=}&;C&CKfAtk3a@m?$8wKgIuX;ISKxy=k?6Qzg%!XuR_e-{JX6feibfz*obgoadO& z`bf#9N^vftB(X8c4YrApj@U`RwFrogk_}R(;4A)_ezki>?!Oz^>GCO*jYB-em7EuK z1}D4{L*}Obb4+WAtcQv6ROP#Ct8(1;BtVy*R5i(wfn-NwfGnX2~Hjo-#5H&Pjg8X2FgiE@dpewBmWp-C!5W@1fC@?sF@ zKLqx+7RdLt{a&51u_i~`apzvtL$(KXh~W=4(ma2N|AbEkYFP%q6_*|X#Qj)rG1f&O z+Z&;Yp3w^vyO6K%OsH?4_#rT^PSMAh-DiNVDS)oYG1R_5%NU6h8`)Sao68*w>MZhE z_62QX3}VT>?YS6*R9f-v%szTy=r@+&F{G9N#S|P+AwQQ#94Z>aw~1#Lpk5)lzOr>8 z;FLaqXtk3-w0##S8jeLtMxptV(l?ub6Wqq>NN+fYcuHX`NQSSZ&{n+QOJLlflcGdKE{Q3a&I#{GSOH?jKV8YE(#6o0RAWI z^19k7Zc05vJ{>iho?vz5z28m|CE{_pRkewQT~xt4`d1*+OqM&N*&{y8>CE9mbPKc) zSeIZ!6pa039lP6n!hKQPlNGOuzAy<0tW zorhdX(>A2=W1Drtu?`Na$)u<#VR_rs4U7TyEN~^1Mj?tjYGuJ@cil#7bL^%9NIRu6 z7MPh*S;7_*ajIled_q~KJVT$_jh*WMwY(awrjlA%U}J4$!6y54i10J${ZWE=39;g^ zKcnjC0V!f3M_W}h>y8lW%eM4q8)d9JNC@NR97zNuK zgkC_8nps@6T;Gir>SK=er&$V~N{)Ak4>Qb^4^BUpvm-~>&LYBnId;Z-fV=$AxkI{dzdRi5D(atT z=;UV|2h_M4F+|8c1vxTN`13&eQw(^UFTzT-(%s{)xlT4Llki0+n4R7<(H80F=86zRDhs%;wTpun{Uq;h8AP8Q$lac7n{(H9GQk_K0V;M{BNOZWrs zwdEm*1D%LD^s>3Qnd+f0~&Ea}GO?nbz92fcNlJ59b6n zjcpBqmn-;uvUoAZiNdP3a#(*@CuWuzZ2lc5dbJVC*7NbM1$6WQb}nrQwG%Tr!5Znq zb95m+Y8iH%R@z&ze;oUmZ{jEMOZj*Bd-(Z2c2+}9PrGp0j9K@muGl7d&x>5{f_kg0 z?!H%ZCB2UJv&P_l1~1W_oz01e1jeWYcaQuo%E+)}h;_XiNjz8N1+wB};0e{w!|JNr82fTwMkCjbShUXdNnt)k4?AvuzpQjz zuRUUx=VacDHd$&`$NEI_T_h!++Q_4VM^RTDz}R-=Z94-t{Pw5x;DA{+x4r~&UMR>ukIXdNj2a& zS+%xsEy;y}WmV9XtWgSJrYMK4*8Nrv=aFaW(?#zCUnAZDV{)hz$RT))1oNN7HvL#w zGFS(pd^6oui&OY;LEFL@ekZo+HkWAAk+IISc`eC>DrkIX8ISvF;P|ai#k198d{f=c zU;w7EvQs=|W}UUjdCH~}duu3oo9Q=37*j#q1)*PqK|r@iskj)~XP+;_%uYtWGUQ;+ zSm!=3X@h#$EOgPZ4JPY_Nv-6WVGX^Q**XsAVpPJjKvkT5uN}6DzlxseO!`9}(7NdaYl3I5cxVsx*I2K1(_3z0O+U#f(LTSpL3L$?PoQrsh8IW=4KC!i zEM^d1Zs1YByUi~5V99Q@zCl>s6$Xa!uM8{PE}+qoO_rqRWl6$|4a{l&$x4Q5UZ7I^ z_={0EP)7)edU^E4eP|6iA|b;eJyVvQ@mLo*!vx_^kR_mhNF}8S+gx-u_-%slPMvfF zS&+CJFS1pyiaU4A4EP_+Ji0E*HpX$-$nG{NR*ql7T9UA0~;4Zr@b7AyHx>SGvUBxMhj-SRY}_W-NK9(Lh%r~mopXmYo8i zMpEV{m<`XeF~YA9VISq)hxKN&8&5;7cKb%H7dS0;qcuaQykv)bMx`iCvu@w%a0jmj zLWy-h{XVh;WeHDo&6et*L_8Wv2(sGuZeLwSS4%RAMk;mvtC_-@j#xL9se&(Q^w-EA zfBmSVK>Af7wMwR$qMT)5H`Z0Z4EuMXx!6708rhiPL0iQ~h`F!`+wIx#s%X5MUYOfF zf)-(GmA$hW)jO;y#7CB?P+|BI&XW{bt$K%ki{{4&pNr`w`Li72HC?12V zmb-80A60wYH_kk&!vFS1V@_)gF$S6MfPwL)z=k^p+6Y>3x(eCS8KbK_MtESv+{{#K zOo_g+h>_RdU&+8PsNXAw&T!_;kXra)^M+T^$CzPwHhX7J)(h$`x>t)gCRCTadYsgH zW^+PQ@C{=HTmKd0eMvS$%SRLQ{%>p|-v{(+=BDpN0&xdCOKRB{;k2i@ek zibReDWv@n-wJBftPiMZHO~Lx(jWigAU$w0D5whWzmmY!qWfIaa75Zo`bIO$$O`A;3 zK}1)czyeuDx*Q=BQh*6GZAySHYT)k`9_ch~azOie-ei>at|VdpC8N(pJEDPD5A}o& zGBJX3a2&0w8QJbOte-9w2Z=UGXzvJK%NRfI;X+wM2XM-IJ{S2F48m#YEl3W_7ybb| z(X+7qnP8=Q5l0505LrlRAEov>{qFql$4E8~T0^UjIr%7;GL;bC#FVWd)L1E2Q?R&( zRGhHJBC1$bv14()#nQ`F+$W97SfLuoX+6+F_hXJRKILzSdxJ8<(OXUs*iOQz&hnZe z@9z{B+wT|7w3k7fUaO}X)hNq~Xl0ReWkqFRq6Q{nWm!>(!61CvW!i){aAaaUFX8n< zdK-EI#}kB>4jyy5Twc8RJu%*p#peNoal&`lItTVt*M=;9&_D0yNnpYh5i_8pe*}#z z;v&^O6f@70Onaj&lklm~K%`xT5!Rffo^#19z31)w#l?tv=h9JEJ%g+zckY>gv%rk| z?A`u(H%MPG2+wuB*Z-gy;|SyVXLuqT@hk7arwbC}Ps@9@bLYh;$?p?l#_oK-a24`7 z$~4o=UM1IE{IE9>to0xE&OkndVE$sI5H&2F_0qob%S*@xhP~nEz{gy}=L$r8ghedF z8?80BDVJO{J=LySbdh4}^E@uHc%`$j!p!^0JCa?9>Z|90<*TOpjt2trnwfah7_87V z@;^Xndj1o?B^n4l*!!}8(a{N=tsK8dYU2>8jf3r!CurUnZROyZLI1Af%p|4H&KzJ; z2evccF*_J`5~M}Myx(okzRi?GXgN+ea;vCW1qL=^Vy7o#Pd6%EuUugiSpVCYsd2~+ zp+Jk!=+SsT+?u`B3H^JtkMsif#^~`#Ky@LKm_E}llKV6HkQ2b(f1?&3VN zqNavqf+AQDN=dU_Rly;r4kP@mg4?1z9F6?7EiB`k!z+#72G&UNMtSg0T@)WbjCyqJNH2ab83u(E^oX@q+RQfxDY&Fu#;V;RG6V2l)BVHAGbY1#tbeau>E&N_hi zI-)iig|~8EZ}OcyB9{k_suBiFn}0 z-+LjSEcB+A{QA{cn^uqwzLaADQ|iYuwpIZH28A)0|^PA^8ZjNi-Aq0 z`T6g5GxqZZ<_dVv3}$u`<6|e$su1h3@ZpA~kQ-@@%!5sy+I~JiRY+`^kG6?GPENFq zT8_1^yCWHwWM`bBZ=bOUsQC*=!;2ivIR zW!O#Rs8Ok$Ft!`I(2m-C$P|Mj3okjwC;AHewB0DkF71U)O3!DbO`pts9c;g_KMH^9 zko#0Z9b)iQ!t$06o=$OJ2`n8!)XfvW1NIKq{z=6DL49t5m3$BE<(YVIoY|Kx{IU(D z3IEed?JS)YJ_H|7xG<-S+KKa!g|m?VY#|{8<#pfr4+iq7B;$Af-vlW3<_-#;Ic;m% zPO-wv6nxFGal8|`f-$V&IzVuD)HyQfTU!>US$mz)=KwqEh^FhAXmU<+C|Tq1`UbO zCJESK)e7(>w$jKTbmvIcOkr#5BPYoB#0j=R^9iy_6=3xZ>(y&6z=}t2G+nrHNpE8I zvA|WUf!GSIMy3eg=yz_Pd>_5}3*dB832R#vH>{<>6=TsLvkxpaW|I6_2YMM-MFXi7 zEQ91Ym2ltf7T@kxy2{*7ODIx8hl0ztw?*~?a@w$n7ppQ?0__*{HAvog>Q^)NZ6o@& z)F{YhSlNoOdmC31bB&tV2|pDdw5uik`crYbJr*O98-|W;e;-zw6ORS;Ytn5^TXLnR z-q8_f0wWKGPT_DDVps{lS4AXZ$~6d~mj$=(SlDICB4xm^zlV7M!D6Xt5KhD{Yd zZy(ih^}+z^PBoFyZa#nb|6}aU1EZ+Yz2T~^-qJ}(hXhE%)=L6e2y_y_04|*l6q`yA z9V6h_5Olg(Ojy*QC>??lz$GMzSwPV^P5{w#B5KCLw#j7IAuVCe4(^XFIVc$hA2}O-ggZfhb*F* zG?E6h`HyU|EiuNCsDI!bjjt$idMC;5dhyHiv>hpK>Qopl$hx-R0@YGc$?NMWQ=NNA21Z5Q=~0tgol^6<|%syzY+cip9Bk3yH<6o7MvbtfR zFM8SB^H_o3^}YX#TQag#^z!%qlYtMxa}CSMR>rX4Dx)=vI_@1Q)AbIn&|KQ|@@P<} zZCI_W;#)g5gIdM(SeJynyLFkA2Rf`G8XD3_aV}(W7c>~J>2d(q&@r3sG1i$xh36$_w{(FB>pk!W{H+25Fpti@pjOnrGRoQMk z_Y63F9dZW|uc(%JMb6WKnXLqd)ETU;IednA2WVTgIO05&)p}2W?@MbAQIJef5T=Vf zMf9SlBh0z|^ zP1n!#umf~1TzsZ0ta?dL#iqQB@O}AMOD+Wlq_CP}=Uh9pAK=?g%)7*j5M2I_jx zKq_3ohaw|1WWZYL8IBiB>H_gs+W-|~gytX z+VKe}(uK~2q(QP&DOJEO$-{k!yAf~7B{IRqZRm6H+2ADzaVb)kD-7aYRXX^EcEV2h z31oqYtYf~2@Oaz@KBDqA@f4yy!pcL(w~23dnH)P2SA8F&sU=+|o&T$3Xq^fF-7ajI z@*Lb3R#U+1;KARHC?##M-o-V=8sE6c?vO zED|tDd4-31iV=W)CbmlSmBxq`**Z5tOg&!(**ivz0HXb0T=3T^$4GBz22cJ+>0b@w zy|hjzU{27=N#p)tXB9?i5A%KCfq^2-hd;>YQMP=ExCPqUTjl=T^)+a*71Z!Qa_ zsC&~bVRP8D$!*K{b7Xf7tAm~5_xwbDjG!|x{b5$rt6yzVV?{Nzb_bpdQZHDL8~MOS z*7Q5cq2GykP13pQZo9aC-@HqwALQTSSMuFF&Co1w8fDM)e1evzdx;`-YEsUI=5&&W zq(PI1xUhuwI7qRK(H|%uK&%VC{a)aNM?i<)s>bsTW8LviCIyH#(6W$@Dn*u+5NC{c z|MZ+1_HSxAqUYfC%<7?rjA;q4M<=eU9J?F!bd+e5c%L$B$j$%;u&o@8W4!nt{K<9v4)eb+D#@iq@Z z8tO(&CXntC`*k&oY_y16kZA?UbZ4ad**nDd&WB=!z{wlTj@CxVdqtY^iEiqRY5aIl zI0s~GjjRtF>8S>H^NhP1oc)1jo2AZ!4;@`TIw;85g^mfT{D9eze z`-c12)^5abopy)lA@LlfUt!N`YD?YMpkHi<#$ZX0YqKw~Qwr5vF+hGW28^@6pSz`J z{TAa@tGWYt5hu=p|0@FK^!!PXyqT!UkgaLNCWxCQX0ln1st(7P9NjisUR%b9CP@#? z#@)~fE2feqF$J2Js&lHTsrqS%_f|<03{}XxPVz3eFqw8t6!#vwwLcVi zxqZAhBx}`bbXZMRvKt*1@mwbZf5ijP zI#g>S&){z6d;hzB=+u|}%pt_(9>;mQ1K0H#m=_j&>03wp+7G)~)2-teti*BP3A7lw zoKbU>1s}1XlVqeyfoe%xdrQAL5?)C6{y(fYqv~Ts_s}g(YcBM0`Ia>IN#N$>!b9me zwzQ8m4}C~S#5*2Go{oeU$QqW+C%h0Xavdi0H=$6f#Mi)Ehl>sEqy=Foy}psQ24L6j zwr2pJa&U<5H{#fCCk{Fjt4}QaB#fAaUv?7LU4R*eQ4ZbOX=@j|8y?rXF9(pAsuqzfhNj2fL0KAc#}Rvs z+6+sT3ixEd504169QrV|7gm0>X*S|xGsKj0bz5VA$n(5(7}0&ojLyATZuRR~@Lp12 zEX@;_f}4sIN1iue=CfE2%6h{D^&8~fMAt`(8CW63z%fbldXuBc4T&H9P0s-~{@7)Z z9u%AcIxW_OxyXgS!riEmvJ?Ian4t+`sT7*Sdnd4IpwaU+@RyYJt1fWqRt>nnXvBds z=7QBgh7%{Wb+09@(H~vHdNz4v`w<^7iPA>2F(xBcdbi}TtKG<9nWf7pwFSI2wgUK? zio57r{TebMlQF@WwiffozCixAX`j4$HD4?2dw}jfqq;17IJPZAX_Rk**Jp6INI^qiA z+g3Y)(PA3~TnuWLMsAlGwZ$Ob(12LcPTb!0QLBX|oS zOPi5nI@G(`7V6#9wc3`ku%nBHxEAuxtF(>oC|Fz9yn1Uzvw2-MU$B}r#=xIRoNpFO ztLcse`FoHjM9WS4`!7;l!Y(;}E=T2fc^GpD^O1DzE+%b@2eEIwLYy#^?3@7^h=t{= z-f=B(tp7K%y(9z3HqSV?v`FtKj*;*KA)npXIvx^YAWIh8Nmfoicc1X7BW`L$Tgu`l zYuH)RQ-e>eQ~*DbvMg%{Y{EOfaEz&#wr8-4#voq=G=1Q5sxYQ)KWQ>yAu$rtwsOwb~-GNq_j;W7AS4p(!0Cf0}b<|Ud%g`7N z;(5sIxAgA@o;2{mz}wOYTJK7j7SbUT@1o{w8=|1KWg5o8%a#%USyJj)0ej5Dj#^-f zs8gBi7fUW&87XSOdd$M_Z}{b~`TRx){B{)^&G}+PJ0wQgg1ZyA$d6z~j?|gA#Ph4S zt>QmH) zn^Nu7{CnS>kiN0F(8D=BuRl0n)M_|EnWk;Y>ACdO3GjQawByoahbMT!T`U{t`4C(m zWu4T*?qL>#UG#4_&svcGv*e`onB_xhn;{1Nr@+1N={Z)2%YIy1FM;KSAxM zHTy>I(K4lPBXh*j9r&+adUk@&28@)qA>oJKDBjzv9COylNBSO9P&@OxsFa2Oxm?{d z$lVDnuQ|9{*GX^D?bm!x8{p!ZC%)g-Wpi9jz`S5 z-uhkNNQLRyFcnN?V{Z|HP$wM9=FkvPcd?e+QtW=1E#mz?)l{xo!@it!C!vW*L(iYUscz8#1Z@>^jvT%N@7WXhZ68+)KN{w=)T&?7 z^E5P7eg4fN)uBSBa88z+7@-7m`&gm?uW;t>&D5iLyeloXWylN(RZ`7S`Bt)8)LbEv zw)}6Nmdl_KITW+Rs& zS@`AksGqJcm#-^KWSRZ>er3CbsD6%FTw9|B7QjkyyYp_~tqef(O`QcjgxX}5O8__E zB+)&fywckk+4>06CI4^z%#@{&w3xJeJ*$ELx!4mz*Ig_sJDH?3_)#aq_BZ)#9Vntd ze{9ofAdiu*WrAlEG!O9q?2I%c=Z&Swu>x=Y(f@dJ?eN?6_mBso8WwLvZw#_CZe{2g zEk4;x=yHGdJ^+p?!nhog7i6dCDn}OI>)#*X1oIw}Bg{Jxt3bI5Q|Y9l`}Gg235CPiSC*y)PIf2S)P z_lA|Id(J^;y>q)&KM{AcjWxfr-Fi1iAq#g8tX zZvl{oe=n&a^SlV;CT%NQ@zx%vgRA%~BO5b!oPu($eebti9}T}!$`}>x`4~94A-Y%F zxH8Rp{cV>O+#AQPhQ4u%pX&V#m^Z^^Ocjm4hUZNMasU?Ut7O^<)OFt@>>gVy@=)ioca`gKBH`P@%Qb+Yb)~i;S z7UNq!GO$Nb_q56Sdh+M>tF&iB?ZF!G*xi2B=;g4Cbi}p zKea|Fw3dY9x!k8nI|y!&fuBiGoix=Il?sWTu|fw2|K)p?ZeU z7_=qwfEyXQMv44K}>q^9S)qwwI zQsyI`Yd$CiBhRRZ9d96_K3+^82m`&VMhgrMOIiWW!F$}Yh>vLDL>I@wTj96p89Af< zVbTRXDE{Gma#Mj5Hh9F#GC->YHL;i-e;@u<<8SIvUz6h@%u4rq7Tz~Z3P!#Wyp_N~ z>l;D^clEOdg`fqFAyJWmU5F(<5y8hd?UUX`7Sw&xZ5h{^y^?k5@#e^T7dXE~tWec_ zE;+0{6519kqN~4VW!HA7_^d*^vuZw*?DN{4dN;dxMPb$aqLY-1+#~I`#I02> zuCf8)y=Sx?`m~~=`AkcmLCb_YPNC;_6z1(sb~D#<8Lgdiun-0x@v4ZA!%QzLSMw|) z-hfjjbitSJ9_RRGHtAJs;#HNB&0L{X!ms4ISHmaqqlBx#=89fi>>RtcYJSd5U=2XC zcg26Wr(Md+i0RqBgslCnw#U0ctGta#zwFfr-SEOvEiQ7dz#VI}%9#vu4^a#j(?V@0 zB=puo9nY@IxxS98w#9l&*Vf&r-W-<})ux44O2paa%}S%f{9k^Ts5A;FsW6|sqPPB+ z|JOkO0*`5BT1i(>1cVM+M}WLR)YpW}S!?iSMM>iQ7wQVfI>~~SDB3!cHXH!&4!>I! zFa&y-C+0MLD@T^9Y5=ckLH({1^D<0R`F^jkuOzs=^c9 zr??)I`;qjzGWV)V!R6Yns@UI2uTLL^FP*{*g{k1kY1R1A|Id#oR(WoQlKMH%kH`lR zIfYvB|2cSXLk0(FH#Ixl4fJjJ9_ipkI&hwaw|{a5U4>;JgFN>sqIt5ov?}`~YQY?G zv8-Eb9|^D7of$Fq(62w#ai4=1=gou?&hgKTl01Aa@J%g;yd@OiKu zTj9}p??TU>Fo&XIsbtV&q(w7E?~X`8dF@3-o^!z>7Jh3?>&U|L`E0EMnf{p8|y)Xa9XSrgpRWxgGwVPhVR zSWe1lck(oz!{s}t%Hx<;Jf+6~PNOGqvsWun{VGqA+kko66ZoNbHfBB{wFU#*gBgNh z@zp(qd~LEb=4(65j^n@vO+kDy^-L_V;y=efS9@&L8O)3Pwa~@{ukDFJCStB9xQf2I z)y9FNw_Wurm^7L(u4PMlT9?J-UfY59slE|-b6^H?tTE|-_EJ`XN9N6$`=8iOZ-MRJ z5Q?v6S_~S7q4Aq7W9Ab!sUeR^PxQ7HUJg7p$bte)64TGqcv9XV%R{30@;N%%2gKk+ z*t0`z(}>FuIkQuGGH)y*m`WvsK`5keeK|1UBz^1smLkj#CN15Qj9K=>btdTpY2>QV zocsQ|Res92Hf6HP6WSl$rb$+Lb$6(JG2Dvyu(Ydfq4PSFVLcjnQgXluo10N|5|N`A zRYg{ew>OGTmP_v%4kLftY&VBBe#`Vq%#rZsL~+vVltTb50Pd3qGwP5Or^ozZndFTg zo%;o;JTDCYNg4Zr#>S-m#`7{-lq8l?fXv9o2vgt2K zY{m;1*9W9>3$oKDu}N%dOXKdw7o^msR9Bowaaxg@;+-h4h-sZ9F7LWE|3=BPuM;Kr zTjD*>0~;YU52Grum~91w#e7(@&NwU?9z85gd4TrmKHQbZW-g3Zr|xd-fb?8tTwXRw z{1?#T+R&;RV-1e}F?`ffHn!}b5mFeqi%DX~@Y&_N$L@apr?Y>9=LCJfMDcJ<(TNJ9 zl7GHX?MMwYChNh|zv7`Ov|hFKytW}~#&q1eZ$Y8S)@xIB%rQ-~qk%)E% zH)W1Rt65``IM`{szCj(D;WtF0|D784414EIXv>l_+Msz?4bR|EO)9S$ISc6-R|C)g zzDORg6vu`<+fN2mPd!ZI_ypN%)NdL zTMM>_GZTfm*FVBh3XXn{Z4$Qb%y^u=fTIcWUEg9a9_QP!9fj@b%rIR4Cyqwo=wI0C zuhhQC8vZU zT%A@D+x8f?K9nxN_G{M~T#YNaBsg*OqiZexhg=Sv8&T3NY{ikXMBTO#+kmSWXStFg zVOx5u7<4_GZoRH8c@gJ&T@wXb+g|cp!MD1Y(uE3nyJO)c|Do#!;D+en!_YdA0S!Sg zE6XlGD={v^Eif6-PXhIAT=cs_Sk1`V8XM#P)@6X7ompJb^+!Q7&3gSC*fv}74~epp z__46sAN@D{`vnfyTIFl4@-+s$TMYlB|FYj=e_ja3RkwWA?FxgR<-5@7j#d?ltg1<_ zwNAcP=L)M~Qd_UT;bM}QSB1hf+h(8^F7R?c`nUS^P4e39*8m$5tuX%R z|6Na(Lnve_H#@Y5n}YA{0j@F!l69G(&e849gPcf_+`$=4QX%e`g_>XP(aOEV%h!+{ z2<;iIGK1%#XYCaqL!aemOv3-l3^Oog^d@EfcY$C~btqy+GOT-jKv`gt7ke_`Me|+2 zA2gR4__5)jL7wlC1%{qAPxwA?weJqJ9_#l^aD6=u1zC0`X%^<(gpA(HFEz61Q`<B)D@Q(LxYk451ECHN#e*Z6+c?|0(|k` zVav_VIDMJg9|@1aNRh;mNJCFw4)jR$&-VUIF;)%!yx-7A)F~0zx*teefL02j8AI)}Sw)~o zyXp#2{;5A-7EfqXb|Iq;_qB^La`ie>w}19^JkuCo0-9em4b;BO za7r?4)F8wANh!iWnmWP_2C9)^IS__T8%BCZ_PCaultvh|9vghzj$_Ya>aZJ339If9 zOv7ig1ywrh)f%+|hi#crDJav4Ki|1A*7&U^zGT$d)f@Eck!LOz?sM+OyLg@7;9X8R zJ@__D;pKJl@e26UCG56|Rz-xc+@SZ9x)RZD9{WeJKjFd&sca@?Kl&}UtogUn!I@0biGqUo zeCS`sEneZMny;J@mwwY5e~;aHY(v%jbs-H6T9YKEqt;*`v#($qXJRTalAsrj0S`dZ ze4?0u=e!4Q@6PrmJ#7V6<_n ziCX!OA^NxUu|`B4>q9>5pFbY2S9x)KjKCfl3hWzlV9uU| zm-|tyQT%z#0OBw#v=NeXr6r4PW?0#cmchgD4vzSN&Z?|pVZ>H7QzqYHYoWH%@$DXvFeR7#V(gA zwpXUu9iVdgnn$q$RWqyMuUKY*p6`h!>4QlXjW(c_*I|z+aijF{OtaW3Bk{aN`x`nC zcUOQqM`Km%bmqfrnCgg<>tGR)E{>+!nxyNfDMrVMQOF*5mm&t7NEy6jaGmN!1RIsO zRr)i(Y9x+le(vXDl&O$H+-nS%{RgkJcYFzSxBe%9DR76@qr!I2|oODXl14;X1 zxxKAu@5hs}Pg+idRxA$apgPkPt&}2P})gT9&RwI5`TlBT= z3Yli#)~f*hA*#(7nTkYlT^H&AE)9@N1JU{p7UUi6(J{LzT>k0QV;P{D?P1f zy=QxakzW~X~jv4$H3j@3qO^UJ|+#MHVCmk{{2H+EDME^v9!yXSX zL()cir1grT`C&k0>}v@JI=aF`c%iJIbr#JJcgEqL?j_BN7Q9M#z!+pcNh^jgIyc@+ zs5YMbDz~$&LHfelAbn=P+nQ3g(HfE4Abn{+f<0sI?#6iNQU9V31Cjt?8W2)5^2+1) zbDe=9p*d7%{BWJca-E-|&OiL3&eosmOmS0PSAVLD^j@L%d55kH*F}D^j*(yGyWBgr zZX#W-;qkKj%chk*W{oYYDBEV8p8HcY2 z&`LKmHLT10-0LI6RKSf^K-Tks#iU1iOCH->Ma{DFB{bl(a_ zdB!Au*kxbEBv0~8b;n_BJ>+k|5qZ)YF}5y2);DCWlSf4rg5keHi3R>IBm;NYO$dhF z{)LE}R3N%xk~sG~-9ws)B=Orf6<~ z-~nafFZ!cy82P(R3$UldUNO9QF8WnBwB{^3Z_X+xHopUl4F_Ds7cCn6w^-EpFSEWN zePki*P@s?KI-OfqH$kKJr8MR6J5rUU1tq+=s%2&`OofF*^8d*PT`tCJfd>}s&AX*> z*8fCKp(B#%@P7g^v2hfmF}G~eD4w8$LJg0L+6r*&%NQx#<|<& zbBV*}UiEz`eSv3W;H*cLDPHcB3Yg^7;Ul5*V;oKPd}aP*b^mHYMk};fv0D62+GO1& zJ&qsgizauRmF8weK_{F@vGqWDm?TzqQ8|o>`AK5Z8`QVN{TGU({%y;&H2=Ud`)oUy z=&yD#zcub;_5!mn7`XarFmNYu{lr|Q;}`iH%EwSX2iM3$l+6LTg@&4eCk~uSIh#Wc zM&zfk(}%J-gftZ21x`p~+}yN#y>}w_LR8v4?RrxVuYjz21l+_VaSeQ^S<5^RS4)1- ztfCs;A#-@;F$Ni|8H|%3+kv8-Jj+A&>R`YfbYbnJeUtD+)6^&X9kU(Pj&g7_SHvh2 zif0?#){%rYHkXez+sFZRtc7YOMaF z8RC#5We#~1IOJqrwiqHWoU{a%8u$Q309z-)?t-tnRksfqfNhdt6*G0FXS8VD?r)sv zsq;OkK;DA(I$r_Hr9`y7lc@x{=u!vrVP||D_la$pJ+6JKeIo2)W75X9t_3ysk!PTRX;Z`s_b~# zv(_28#~bf~y@eGNpctjL@6i+D$v9pFQm}~p!lk=p${Vu(fdCU29AI6l?pc~`+a96X4M0YGoA0*bRGMoqP#ocf$1`p!1k^5 zeZ$7^(E_5R756p5--~6O<+jL9lrr4sW~huI4wUX2)&=WWku^$ur@H7Q(b>_65rEX1 z0$(auZ{S7gjP!PfimxfNT_3TTon3*92y2l$!g~E`Mldi2$R+ncclUNiCA@PseNsvO zrKxv%4bCM!&ul~_aX($FDa*OJcv+22*-rQUfcyIUS{uu-KGS_042o1uJ6T*FGtik* z={MjP8FN1Dh8@)1TDNZ7a@@Osog@DG9A#Enz{;3A);Z#u zH$war2TcOg!UTiNW*{6=M9U;`tvudU`{ooNEkwD<)cDq87k67Woh~`jO(dkkV0FuQ0L5`1H4PjA0w(u-xY`o^y@? zOCXhFoW}8QjUNgKgLPXA@D;Q3?rB!~(iy~s91x6Abt_I4c@6u$D_!=u=*o@YK>*$WtFEt_H4_-Lr|TS{MEI!;eDYVEI#0QN}6h z3pID+%T3&kZ#It>RV@s3wm`T`R4;(HX#7S0pGAXPIX!s_@t$Z6ejhb)OfKwtO8&IF z)Va8MB=D+N#OFJ-?n{BUgY3+R8KA34Q+e~+*KNMjhn<%K)j`Hwx61Cggs6JPTwpJf z@yaH^cL92U%DtMs@DOggJ;=Q1-*WSqqcykGW<{PshvTpv_zyw5o&2?0T`Bxq4k7T+K!GE|FxHu$E3CQ% zFR{bm+{jh*Q%>d!@MY>Uph*tg3VV)w$4lKE8eF2|J?7DlP?P z1|x1OvNJVwZ>7t)Rz|KD?-Zihdv zik~MKo#wUGwmGMM5fMRWL_hnT;u^wl z=1p(;58lfIYgMx&VFB!Qt~g|&s1yP}A`jUtezo(W-+#k954?PB)M=A*75akfSHz56 zYhP7rvw7J}YK>`C!74_$jqi5+5Z@W!ZNE8|nfj4;EN~?!drW9mjcuBjzRaJ7*xJYJ zrxCI9rqi@GqPA-OZ9HO=@NH{{zwL)Z>}?S<&1>JV^~hiKy&+in)9Y4Yy~TLEIRtN( zq-2cmp;weiH!iD^{FfC;zRT*Q|GLa2{cxFSslvDsPwZ}pLiP%7suHti#34CgTdLZl{$(gWj|l^|c9h(gYA!7zXOrYgRC<$RMtqF^>jndsMLv`B5VlW36*^B)TQXb0UvJuEW>8u?ar8S44r(*U#zqi~l3`9C6f zs>|olA~yW5K{cNTNga92tH6T;M?#JFOXk1x7YATNmGf8+oz$QeilcNFuwyegJgwak z47?w_gNw95{D_>pTDC0GFK9MtKI5XyM%fL^s%B*I+X6 z6yHrfyvUex6;N`?azwc1M}m;lkTIF&SRVXA!M7kb!Nwcyphw8G{-5AANjoQ=SnPPC z0T|i9Ip;v>_uAidEJmygbA691Yi)vKACMmygJ9nqSCRg3?S66#rGOS=Mp1GA7& zHR?#Z_@_>eZ)kqgF{++TiED{RE&m+J z_=Ng#N5&py#h4)`xznS9FY9sUkd13kvJ*Fdk3dhEg4kr6_qeo$QSmc}pS2IqVv?tM z|NGOt&^Z45v~fUh8+T-icyE`-J+6NI5d}uutiHqU_Zg*6&$Pym!Q@y*zUd6zRw4l3rWGAE*`kxYNl23eQ+|2c+&+f7%(vwUvL~{ zu?DA$QxMyFRcMFx!BM&0{3wvu)bOKGmb@UTGODE;2Az9FRuR-h}IF(11^p#0T-ZjVI z0}anm)w_?>=kjazG5Zwzr--irPlj4i<}zbE67EZs_+r0#JX4tg`b+V4$QRciF&%gb z73_YB;m+a9 z7VqrM0wPDgGfJG>N1CZZQO8I!PYq2K#p}$UkCk}N+7Y-zBYxPM0m_f|4zkG?q%-BC zJtGC9WG}@P#w@Bam~W;3ML)jPx+z zQKyKx9T;K!9nN%d&p8Dl63OLcugUp?fzLiwhu(Rm*#Q(Z`K=@H)?K}Xx0~omMV++H zEE@W|JoZ+1~y2tT~<6e6KGC={6 z3fA(2%%#BPzAvP=?O#X-@jGmX^#?NBrNFtqdH8Pd5CPqq0uA4#!0EoQq%jK^v3QVj zhgMm>fSm~OEX`Q7>r-g1?CabyfeNpRDWq4>s3!-+uxjsy0P+H^e^`* z=y<}dv#V26H3_+ncmZWu#9;gzbgE|c}wh^2xM4}me@3% zyV7>kV_cX^)e#q`ho&d=qpL=DFdzi2 z4g=0>ah}bNcDMRno5SHZY!Izhy}fAu0w7Gm!Y;aUfF&zhZMt0KImda0z!kGut#Q%5 zU`8)mL9=57=s+x1G{!guU;N!5H+4(fg)3@Np^J`Bb~rIJh}(fb=j2g>WBB-wK{iPR z9KX=jPjPh`tkzeCk3Ym!W-_uJT@S)LYq7_AeF)oy9tNCJDc(#y(}kGANqRay5R4Wk zB0iaX*p(KJk3k<lD58K5-t>tlsxuzQRsC=9Y*+pw%u6?O~XBBI}xCBRp zxe7WF$W@}}vw|wbSUw9I$JF5S;0S|()Szk=Z6^hvm$#;%YV|UV?;vt@DUG08<#g2? zoa$i9pKRtJ5m-Ip0&55cBJpgDLF{RRaTd0Groc=(4s2>BiS8I0%9oVe(XtqA)@#TY zRf?b5eLqGfzW>lxM~O@c)xj{7XtRS$N$-X%9t>O@3SYz^TCHOE9y-@Hq`^7EPv?L; zG3BI(o%AO}uMU;=fG7VKemV!R0v(ELHihNHjyQOP7uVUsI&+Hm+SKPtipP!J-|xG@ z_K(VmcXO6<$RogxKPPHg%W5tt$Slt*iy3M$q$I<{sO1 zuLbg+v_$ttBt}yexM5($V@-(1nA$PKq(9&ZPFdz56g}w7hRP8$s^m-OE)ZfR_O4*s zL~k)rG8oesp>$=GfNUR>DMP303+r2QwL4-oc;iJ^!@|_q9xq-I|9sr565CoZ?`jv9 zNhA5vsYD@8ipkSn%TJs1+S@%CYc#B(y`6)18wGi9`=Hrjcyz_OYIWGze7XFSgDZ`8`P#-o zR_I<|u;%cZXdzUW12quRDD)s^eZIJ}rp=WWG{vDJB9#e0iCzs5v>J3)S?2xvoPUAh6ZQ!c6YT2b=z zgiv0T(ADr_u4r*_F2&|BoFkz)p?L)|FR+U_P}~8`JF*c*@)r1Vm!m}^kTY1@glvFK zG;>D}W;r4zX?S%%r^a^@BBp-;Y!UJ@AR7wuks!J-e4kA_K9 z2y%H)34HUCV@Ho3Ejlq8da7#oZpfHd2Y?Lg-r!JOo2Qx=kJzQ@@7lD;)<~ImYUFwq z0&?CVD+1Y=i%#r~>ng@dimQzSrE3?vySIJ`9{NcprcZqn-X~Aa$c+?+($yYqoAvr& z)?m7}WjwDGK-r-O0-c8^W6??N35w)s4^oNGhUbbFbw~2ac=upn-vDwKxE}(2MH>c4 z`xp#7Gr+84`c<;FNXiYB91}WkBrg|aa)hK!+s6i=@hX48%_N4&nUjLBFYDd&-M8D- z0z3WQxnwImX!CV4lZZc%U=0#;=5EsMjXwE>sbepB#zRupX?h{b# z+i|z)f83KS-=iMB$2jmS+>^ZO8l-WGCY5qy`B96MlSfJ%5SUo)lB@ACzq4xlI4P3X zT>JY|j8TC+*pEQw+K%XZq5qMq`Pvx|gn8K8b!WEgatXvl>DwJB!+;ysj_f4mFdmVNb=#}x^DbDI9=71iYDYCEiGY$jZ zh4>%zdW&AB=ahA7G$QaQt9cc$*@DOp^Et)`2dt24R)v_w5Ag19_m{|-!dPSqQ$%HZ zu3n~faJt9J1HBThuj_Be*MWZTT4}fnd>m2S2a)MViHM=VX#*r*t)A+BrT>|--ZBn! zd`H~Z2~k3Hab9tlA}lV+F`~J=74+fq)IfS{F51xwF>ZeY|!HUD#<9Kjln9bQZ+HT_PrFNVB^PkRAhJ_JWzepNc z?O{^v$er?Q5981S37aif3n6}o?`Laai>qX+l2P*{$O3FN=cu;nI+xW3s+2v(w*))?Ez7&0&!|x{i?qGoFpM~fu+FLVJB5$wt zVbnLM5mUJkXX^)(o7vmik#&i&KttCV+J4k&LEXW?Cxcaz!eWLUKAAssMa__H4Ej2J zY0}qi2k*$1kK!#&sZDHsFmQB`t7of&fy0A{z%nR~z9fyncfWmzgA3V1Apm*B^aEJ9EWC6Ho#YdGzNgG{0ev41D*Y0 zPz64H5srvHzCEab#*Vm5cJgvb2~D0QPCGpqaP=9coc7W)?(X}1ZMeG%vCLUpAn_PB zZ~3{s6t~H=e1N$^baQ{hczl&RJZ#FGw(#bW%`*i>bL4x}2OH4x43FaAzucNyQ!!J? z)mnH}^;po@UHuB6B-a#cYSqrM0_ka#;!)| zCZKf`O|7oI=3ZW`fWH`vI7UUP7I`d94)Tgs$XkWNWM5vq6fv80R*9pIaq0?4o|tQF zrW)A7%+%Nx4sov0sMX&~wKlkz$;aRk9mhKO@O;u-0gH^EP^=ags$i$_Xw!9`1?l0Q zF!JUVUC6~wetNEXm)FH660O~1Ds$Putp z<%+IlVFDd#i#7%0K8BUE(TfZ`Rmy5eCNY~d zcikv{|3QArZTZu-_pE#WVLol!SoAQ}tK|@Vy{%0hIx^rW87qx}QR6v`Ay>5G4Cba` zJZXnsVOoezVZ~Y!!9U+Xvqy1+!*_`8Rme1^2U^h_4<}QZJ5DJuvhN>&L{^^6PXPt` zhvecHG$q5!foSayQd|?b@5$qkMNip~%)2ovyQNRi_Gr%z8NDxD$m40|m-Op=oQ}LS zGWZb!;q$f6^L3K`pVrbhZ09>k>iCP7t)_M3#eN3k^H!uJwbc#um+*?{$~lK_N1Qf| zn5RmZsf@U#ghuJc5(d#FkC&u6SRlcyEty@dz}d%2j={3XTwh%>wLZLhHnjRr573>< zOQtoaIkMb`q>mxSD50C+Dp^Qb+&&9mVr&Fo@d&(7X7MrTmABCwjF?jrQ=8@P7#H)? zD2}Os1q@n#8pRV(4pIinrI&!4I)bsN3kGiV|5b`RtgfD7UYr|q^i00u8W%>m2V9B5 zG!34L!N3%0c1@Ziwb^ncyyojTPEt;R20KmJ5?=cfvfwP?8~7I%8H-0cSd3d*xh+RE z*LHI&oXUL>l?qslV!*wtDj~meW24*0h3zxDk2;=SjF?vR9boS~?zP2rQp_x6|572Qg%N9AdR|u@ zQF9Gn^*wo(R=5zkdHDA}mk#!7tc1G-ZEep=*OV}ivU)Ef8=`C8PPo*#&T-K8Rm-_X zASk5G@x=X9$BU>V%i}JNtQvyW0X^1=Sc|!({C)hR{6qmXO=90Kbu0F<6+?mJ!6jE~ zxYm_AAgrul@(`;BJklsdHCvsjDU|ghgn>)ZsR~7i5dy<-_8r1(9e0J)fY6w0yjY{DlKUgdQFbyszu<97c@z(V@U?;LI7Z+@+I8w(h5qt;5LX zjH6Iu5=w0MU^ItKfsHZDuLGUrw4Z}IZ}7~A7Cf;$zPK5AfEFs)ec21ysxZgPD~aAJ zD;arAa#^a%XB=IU-USVeg=qd#{vlwTYOcM2QLOLjxZMC|FA$;~$ny(Z!ZgndmfwRVa zRz+2}{{f-~c-abNb7H9KXXf+nWZ$B6am)P6m+-b#(AqzaEVupR(k6zFbJVQq6EVZ0? zzJV<#t%kNqA#+ZVy&=wt>%|y2B6Ci8h{x>BZf51RpaF#j``iNJQ2Lr7Vjl#?D)4j#1(UVCl#r>Xv zo&Z(=eyLjlM0&y4denWxZ4JxMD)}^;`j>Y8T0SzJa66&ys zSVrL+p&TtJd?sZK{--PTLP+L7ytnT@AftxK$5y2t8i@GEhXRM7kI*i>8>3|?kPmGH z$s!75=|gXUQ-!TUmPu~^QyKU&>h)k?dLPig;nzoY=OXZ^P0hERP*9Gz@uazg&KEv$ z;Ej8s;YW7uU|>(*ohSdd60iMKVpQ->SuUm8?||+0m$mO~rnPN%Lzi@SIb)7}m;5Go zKyn}X`u;2BT9tz`(NL5p3q;QIfw2SRMX798)Mt!Wn$8De27r?hmFZEQ{@AAm-TvD3 z1}p?C*)&mX7yNgM+PhfGF8Dos<_ev?+zw<&SfCBO;9ntrUlck!u7fZq>8`WzstoOU zaQ_5x7H=B|O+6#{=ZbH_N9MkT7yQ=(4e(vjBFa=%e?D*uKHsaijs=1R(7v|Py)n5L zx2lfdc=b?VGcv$Dk8!Dl)%}9s7Qnkt`=DhuS^z7&KSAW6_gA8p_xrherEv;yib#{U z-Wxtm-}Sq#1zYb@&cDh{Hg8qcPt5J!8hR?u{N{Y%KtCtEB*ik2d2Un5_a2w;z1Mq4 zinUNX#zL-`g19Th&>fjgwxTww`%W(~dByL}>wE}{!PCzNHX?U%8B1JuB}fb7Z7YGDLsG(HuYSvy`DRDR zqwF8>H?xR&$hs2eKJ55D@KJxK@JiF)k*BZ1F?u$en%1T;0SB9%1%%41bMW$kcZLC8 z0v1uiaJn)g-CL5Y?lfEx-L;6VgJL1h*BYB!-%cy?vGNY`m=3Zd@ z)(gkBa!s3`X4A-*K9SWNN#%K9jAOPx3%_N{Db45kVP}wy$?zJGUOZC$#xc!ffrzOY zE*&lY8hq9jFFX0zRwgaYLp4o7&-=<)qpdWv5FMc@}MN&RP|E+Wvog z+MAunw$72?E73dglUwbWgWlW!i*_vke{RP$XgB`p#q-?1ac7R_Du^~Hv3jQPd6bz7 za~C;fE->cJ8?!bJ$Fa(M_pXMCyuMcBQ-sy|6j~2fHS&+B1m;;1yr8*C!T+8Q(zZdx zbG3Rm@NrUfZKn{+lE+6EvKi68c?jP)3~{5pP$4ZT8Uvl}1P|q#ztbf6_xTLa3KQbc zuHqPB26DM@5}QtX0xA)|Nbv83|5a`=>120pg~g3%;pDol+$U!E8-~MsA%q%yKH%*w z;p>|>JM!RHz`2eU&*sZ8LesXENh-@fA(!p%D3i41^^zI@3}hj$ITy-z$+V0`{x2Ha zxem4CulZhN*;&8!c6i+Zp&#g8FJMbrDfaeDjq5jVX-;u8IBxh~^Yy*d;7De@`SyykY(AkR0yfas+lP@~_>CA}wdW!P4!*5t zG0K2lDE_YFRXi^j&!sF^BntzzbT~5v>dryl)iH5EsHR?pap9e~={?Le8$}O=E-!JM7WE*tdXeJp+bK}KL zn{n?wohlgzp8RK2L<5$ji`QyM8e&c9;`bfLko|$xeUo*}er)$QbB>kB60PoC$3oz- zDSc|hTY~=g5(@VM?2YbSfHzTteho=+&2?K#@qTq13&p26^XBz3Dq_KA)E8a|ocFrT zNeemCPARHkr!=x$>5E~`2X0ClUpDtMHseldboowcOoI~gH}Rq>4?G?eR(MlzwQ7oW zJWL)Ebi52bJ`X-oOqj;Eh+8oIScy{7lwXRcsDhoag`|tF_KoYT{6N4sw0RxNCv3Iy ziqwdf1jK=+VbspJfN?!c11DmfyplqGe-uj{-Iiz>=@$Ib4OS5Ro3Bqv5BIXh%yEYu zWZ74VqtV|*vX23DKiK0O`V(L0m%4ZCIT*KJTBWBvH&yv>I%CC$hQ4z$=C56KtGZY1 zlvcsdH~Yl%P9^`S`wDytF9x3Oua~z^_8)d$3~cTvUqZndhbtSf-@S_b)kzl#`}%n` zbW-K0qqe!!X>LAaxa7a;YglD*`<=_0ui&WLC$36{mMRprk}e(t_J;^x;$01Y&1cf5 zd0yCaEPkrzpp!!mL>2IhN&BTdwm?klR6w$~U?urDpy5TgAh#&JzqnXo5nLAoN&SMo z3VB5?mYokwlUL9*NL4(m|G1u(?rdg@NTu{nFheO;WMeQo!LHT0-8utr((#3OK zzl}fQjCLP>C{{c*c+D9O&-o5l(aCUN9fv`h`)3Q;W5xNgyaEwEW%@E zxT?!2YmM&$mu1D*yX(9a--R;EOch^6zPnYHInBqM$hu;^{!pFtjrE!{LDr9FLtBYh zj^sJ?EJg@~gHxP=?5Cv+#amlEl&9rYX^$S><~G)=N0bR;((@7jA7O6-*i@OW0iPvX z(=AYS|nSbS$7wN>xe=T2P0Sq7)FPw1Cj6gBE5`M4Liq zsEV!PIJjJI0_b#MiNcIZow=uLPS^a;ds2{@d;k9*C-mFSch0xH-@Cuwcd+kv+xW?x z=WLf#2fweAHI0x&=~&1pM?p{OU%-nq&IDSqw_0(xwc>8I;&&R%L2kZzHe!K=dlX&^ zEZ&^By&*++wB;$hb_egM*xZ&E+n{#@Btf#Q2ynJ5vsQ|9?%4I&uI-zhbN?FiVoZ0# z1VIT4%;{2;jRH4SST3N{y#sXax2ap*}_3O5CW)l+4uUe_Fl5GOddG$kUJD5Ry%O3oNtnv4ZF}6SOi5{ojVS)#DV>c5CZ3)hv`xn%)#vgoB`#eR;~c%exlOGEpXQ^w#Fy?EM(^F30Xf)EpuV$b{hgRtI3GW(=L$Q~>Y7HoYuMEa+ z=LUS8Zl+^lK9gMJ-mBhl(SkjxG9pS9^9}60FZ(_k`X%DSBmK^P26yFB_>KK*A2W5O zd#%G2ANT^A0UO0}gw_66mcru8zEeX7`&9TURVzGMK|_O{dIuObjf=I;@vL@yp`7_m zgy>wYg4X{|X{?1J#-8iH!+QwYW6%^%mdiX{KhP7Vlk^6@yF~VKIo31BWq!`w@U`pa z3`Bd!HE@WjrLkze2PKukx@DOyP95a739fiOcHWbS-IR>EQ;P4jkZeobu?+Ck1fK1( z+)4*@aKz!YmATo)ql7G1Sv-?)wd*;b-jy$Nb@OxA7AwrtTmBFaTUyktN6m4}sWa+$ zu0@!HlE+6%7`bEuN*=!1hNm|1C|Q29ja(9qlI%c<=q#c(<4|HBDPd5uwpeY}wj7SX z3+2;&Nzf5Hl8Sf28^V#)wZ$5_PC#AK%{th0-d;B!b+NbVbpKXI&xPEo``^zE_l~>| zu@IV)TiAWtwNJ`5z3mc;8PfqslSd1&h*k50{$u?s z((0m}#WQU`L3Y7Fvo}^aY45zicsXbYNoU5_FTlKWZ~1*5KPTk6uH|h-3;^z}n!KxB zLQhRzDLhq@E-zw-L3=6+Fnpn7FW%JZG69xy?pibBHbZNg1GYg@#=kXQ%VT?1Y+x$4 z8rW3o#U%F<4WE2+KO`4HPink3548FLaKFwqa+a_&+0b9jwPw4tI}Iu5H-&L)ap$x* z9*nz za}ed=4C0a>ktUngJ;9_Dd6?vMcS|g;Ducv-v?SuBOt1u>G;f*h8V}F%CXreDY%bp3729PH zZul%xl-K;M$<@A-yc1}}=UW0J%mRmtthLSSV7Cqa*4^T}&EFz^fca$g=D3qoXOO>* zHI5aRw7NmRbzAB&Q*C=JLYt-vG3alsX*<=wPj&#KI>}A93{?%4Fbiac%Zo!anAx8%ywCWISTu^ zFpYeH28#zSZBS|O{7m%VxPnvvBtg65kJT{|aw%CAC5WTi0yWICN(hglJ;bL>gaA}tp;)%@Dv>N;s!E556p~FuiImk~wJv3fNd}A7A-jldDxO8K#us;Wf5L2zylW7 zx42kZ!311Ju=X02y^~g^9h|9SPX=x#(n^CL6h_1BI9kR$p=KBrWb#sdNFFRv)0D!i z_Ao)^M)U&sE{Jj^ASTF|tDTNFq2-z&ys|k}%s>><3(|*>QE5R-?n|59V0tnJvF~Wr zjY1l1k-w1+vJ^29S^>7D;yvW^E~i>pHa^b01C|e=LWRI|KD6!ki>hq4juqQJ0FRI9 zd|+GD!K=Q{Wcj?!{Vl%aHG7yRxFeQV$|E;6sM>dP=cVn&mAQ|Q#(Av{T$#9roExh+ zu7U+krm5ws`HonPvb{_LO4F9^`r~Gz%Rs4>pA&X_Q=U^KFrd72Mkg%OEEw0(OX_h= zoypt2m7HmBfEP5$!tSGJV26c`UNfkFM7DyDy@y_os#0{@<{s&>+2-2kwlfM7=zE>` z&VW;BYOvszjH)srKa4y{5PC|W$zKrysWa8+#O{&upGqkHF{qPQD00>^*Y7ufi+Rcv zBC1viOT<^MLg(NlQMqgoJ*lgTs!kP+@)tIj&=-CSn?iger0?h80}3fyhWK;q@y*r- zE7qgQa?sAU<`ycw;9bDOc72Ir_S(Y0JgVHsv6|HDER6c4OW#U|@!rLv??sSWT|l3w@j9HyAD2(8D2SxmBwv#EP#&$20ke-8kVwGy1wp)WEs{4YYQU}EfxN_VFCKPtM8HiU0tTt zD$wETTG$RAy6j8uL(~JrZeCkt0KWG=q8!`A7o95jt<{Cw5r@hU{#(xkFKaRtnu-*r znxbn(3xQd|#{+X2^uMBG97FlbK3$*bdGI{YPGK??Q9IM~+YwK9E&erHYVfbg@}O78 zlshA;f>Xjg#zNArcz!q%ed4*@Vpon z#&HxURRg?~FS-4FDQI`0PGK|_y;-C&D$SfbUkJmR zAU`pI<}zUq0joR*-|=*!#tt>Rbk!8G^7vCa_sV#+o6b|)Q*o}9JB=d8tt?r)ldB?r z(A$r%EkPeum39SWnSSf>$7#nHh3M)u@o<|Hat^u;Q^mQL<_j--Oy`a zuKIo)gqMwD%8pzX+HuDeh&-zS9tp2lSbZDTMu}+3KX;Wtzx}H3{Gg)aQC{Dmhh~it zdMxx;iF=m3+Wg$LzMG;7qyUzjz8u)W zsKqy02%}S^CJ8ZHe)f$T8dY8GiqB;xMSyQTMjeKK)#_mUJ65eBTw#XNn}cz{i;J4^ zj{1FuaFh2Z0uS7nUM|g@yK1v;0%$DtDjoh+F{W5y61<1c4f(L|)3a;lP8>;JKf87= zo6g>;5W^M!@-Qi<8^hBgBN#LOTH_+L1=$56xG{`rSMA3u*tZWYR#+3weICXHNlfbJ zby|UBlG{}5v0q7v55=z_4|hlH7aIlS@Vn=z{hh|Ki{lq-Qf{;;tjgr;9_2wTbY2ST zU#w+J;fD~>7gC*&*9UxG3fTF#AvrE;hx1pVC!ZBUh$ zG5keJR9kWbHiRmC3A`oXhUfr~$&dk!HIB8m)oIM1NP}aXDB<8Ufc`3ahI2zK&|d&f zs%cDuoo=G~5zB|be}By*jmTAr>I`^be%DZo2rDVz_BfH|d$trY-gC1L%TZUhSnQoi zkXCRl$m0gg>|9@1X@9jbv$LRxT97xL@;-xwbF7FT<32ArIL3%CQkJgBcTEMvP0IRK zN?Lmg9#Df^yWu}38raZW_{C798B%`s_zku?@&RqISn40FTNJNwOmde?35NUY>Y)t+ z2g&BDMp$Pryy)$KU$(BOZ_n)Py{MD|q?h@foa;mhuWS#gZAZ(i0Ayd{f9jySG_xh`hsi07_k zG|(8^AyL)~&|e2Xjd*Gra9GJ-`knCdg&DbJNT%JX8Q9 zK4Kx71nUCm?e|^sw?9emPD1?AN3Spw>0BIoFxeHnB@WcpJ?tX!;bz5j!_-bs;HeMb z8<{-nlHZ0IV#gJeLy>^q42C==CAv`y`S*CS6&%w=mTSPzQM33jIGv8P6%UrVO5x>; z-;xhME{fFHEsGjrAfMtq!N3opZ;;G-eunpb@;>zs>`U3+0I?L{=h(rgOu{YBi4mMS z#4YKaTw-jF5nMW*Q;`^xGZv}moVLURopSLyDSqsL_`#Ivt5jT=6EfjRNP z3(WrCaLjv;a|{Q$gVGV|=944bY;vT>4~S_p5cRS>kDHh-etcEy^&1s=PDnWwkl}v1 z-Zqi-&dp;dk_~M-BuJ^4CDIX4h?TF3fZ{LIlI=F>qo%rdZT=qflgP4&H!xRBy&CG} z^G-tJpJbX<@G=@SMdA5Y-s#LYf5Qq@Gg5XU3{V0fZU&Aq6R=F2uM$6e6%y!aAJ{b>;^1HF*oOJM+I6*K+q@0#K#fwa z`L=_~FLV&qUk)#X^b8Np6GRV!9Ps0LS%|aE8ujp|<6OdtOZteG)`<6BHm!pV;z+3g zUdi&*Htbu91UFMa{P|WJX6-ATLHM}KmRcgRY&v}J6SaL({>JHuea;C6>_DRNaEo{Y z&&@+=5=sIR@TuZn@FA8%#tgq9@FZds@3=%Zc$Cjao)`al^?)?fnuQ%r^kRS?BhJ6! zJN+T?{YYD$;>45OFicnhZ|O;bRcyPOfs=6Iwpp!m?vpG9%pEpyzY{m3RloBpYz&>4 zWkGSZYhH(Qp4J^m-z}FeKEj-pofd4&r&iqk$Bk9gdil8t1)^baC&cu5}+ky26;c)?^4?XrG(bWx{%x7ax_n z@~jO^Wv(N6EDPF8-qiUi+aMVjlp!|gZ*oE~kI?p(T) zx*$(MEGy%RJg@IPXrL#Jz0$R}hsBI{p@-Fu6zpPU+s)WjxUq|Zx9q5;D9IJzDJ{=b zRx)=$PVD^B(c+jch5;wD7Jh~qdDh_s=K}FcPm;`(bAJI%R--r10k74tli%X#a-0Vj zy##GSY8MJkNH^yuft&L9;4;C1Xj2N7HIi)gO4qwRNkX1u5uW?Fwaal9?P+JH3Dd-R zS8d>}&BP8Auh3sV><)FXtS6{n3`+b*25&ez)Y{8C(g@B>6(L3`B`wHU5zLJjE2*l}F z1boYHog!YlN_1ST8$5K&vygC8;8pPOy^x;JkJQpYFoA=B$G@EaeJSj$-#aLl6ju>Ygnm6A%v%y>Y_q|*8GI1g}5 zSOi{xE`fi~4*Q%&%ERMfsv+6ySyuO8d{E;)V2Il#!^kfIk*sJovhgkCgJW+$Xkvyq zrziS3uOByaf`z;tIGG5$vb%(tO`;zKdlU4lW$`hE!z*Bc!vB-2Y z>1)3Q|0rJyv>Gb3rX4cj3PF)oL}TmP9lPeWK(>@rs&_xqzq_*#v>|IGO8F;WUq7P# z0#n#|c`-_t-~>U+SWVPpp#G=+)A(L^VpvL%oDqBMGOc6aYo5JAH!J*#3>*g@fc3Pj zhz|z;$`MJl{1V`G=l5WhENy$L?ELxtGQ==gWE_%Nj1iOG^Ot=$*Ww50S|~?WgJ_~y zCZHPtN(9hF0jz;B8{B8tMFCocNbL6dJhG>`T zZay{pYG_q5bj;|f&zo~@>`W#LsUWQZ`{4ddvt!|n9=m)od|9Q7_g-ph*UB{uE~%?$ z#QwEi8*;W?9lZNSd*Pey?S(Jh`1$ESwEz6{0sApXbLMwimL9OrZT|jAE+x}_68BqN zyDD7Y_ywNO9tx_W81gwc9^}7j{0uQKyYyju!z;p$g#$Cn5mi@1-V1#<@a17u;TSP{ zV7mDCt28S5@-&S1%9TKUNL8p@KSNyKtgQ}$6-;O~yB9iECIzBQg_PTHdZ>?snDwt1 zT{p9s5#K}9;l-F0HCh;&=7@)z)rc=;XmYsL2`-0uVq zC^-z@Kgp)BZa!tQ$Mn=$aBs5Be6!wsurUU9r`e|9LsYhlTbA``!nJuP2Rgdc&8;y@ z=Y_P?!ImV*JrEn@J&V)_c4bRz9Pj?5UCYgeuEtW~eC(bdLm1*6tn+dy3*qVboc)6y zZ_b;KajjqW=(AMb4|?Y0EWaFt^p}`1tmq-k*xvACVe*_kapjje3x{5LV9v7tZO-QY z$DBGMe%}kA&;yX}tG=6GnJ)gLif|u_}tk2DM?FSdt1RTy{WvwsbUz(Q~X}@$rSL|YvCqfRN1m58Z%L~#wx}P5N z`yPUpGj7n#Y2qJWi;!pW6>0yiJ3h>Fax;01g2x)y&G@FX&jeEGVk_o@Y*WSgdnHvl zw2*Mq5>%%3Qs7M`QbuJ7@N~Mz=NL!|TIvjp?YH1>EN2e_10b$KrTxJ=O=Edqf=-iL7~6HzW+0qrdmHLsQQH zOwYL*@@l!qad>jUl1$)I)5Wja^a+_+Ny4Jk>0-r|Yro66u`8ul|5>|M)x`Q@?$$$o zh_eQperYyR^zKD?_ji|wgYXV8X>kYLzxX>J>o5D8A?wlIn@MkUuaMQiIV#rCTzxF1 zo5)vYhDqjJ$g@^6GHdYc0y<@R!anp~fqC0)Ux9h6=u2SKNtm~!;I`d%+~eHCm^YNl z^LCv1E6v*^lD@8Z`AS!7=bzxc=}OnPoi&i=EMJoC+K)SpwLSpOLxMbl+`c7Xc&ve@%L%Jy6hJTRoBy=;=#R)CoHbLUH0y8vQo}m@O0?ZJ5g?p=s z1*bK10q)u9&G=$Of_ee8a~E)H%rWfl#!E?wwu%vAAZ#UW)?2A=qPtD@Q|s4A7!s$;OKc`FOh zD@WYeX5JFlaC~zx)u+?q}>aerZ#XB$C8iJ|}!pgblgMvEdvK4jH#j#ffaPz~x$@r49Z7kxF zE4V25yx{w_{q`GL{-9mcD2SX2y+y(kD*BxyFowcnJkJ3 z1hsz5$U4l98qZPs(JME5rQE}E&0TWM16MROZ#zWn$`?Sdh6rlVr>8GXl=V@ki<>S@ z^5(-&Znxpuit~G*FI`HOoD@Qx~RLN_LBBG-^Ue#c}0c!pPLZ;sivN>G%XOaW^%SMNqn1 ziCKis7J5}wFHT4khPvMDQdaA&H6=292Y>ll_~=x62A(CI5$G~)V!d6Ct2ploph~tF zulqv!Yw{Q)N$zS^hg7o_Ttx`56cwa<%mHdOOK8h)_dVZ7y0GA$=7oYU|IUh(&F~J8 za)Um425RbNxQs6jfDvV}=8x!08KRU5uBZe>!&x-UozHY9^`n=W=YAKzR= z?LpmYzhRBrY>bKY!_H$b7qvZRgM>HLx0bhltRQI3oLm; zUR7510eT>ATZ{4-v}=rQz8U?eJA%TEhZdm8lhT4;A%D+)mkqahA?xJHG4M`=j17z@KA@&ZAc zr~#hbOZgZ<2}xT>uXnnb&^%Kp!P&M58RGAnp$Bl1B282&;=dW#8i*JX;R%ARu_B1? z59*|6X#EbhsBjao2}Yc5zjd;>WrSBeOMK>XEI3Pw)M{|e2{#B5ziKr@w~)LfD^laO z21?b?v61u7-psS$29y4`lr>xY`|G;;x$u4TlIsn7xaZ?%xnwmohWU-@32^iZv*kv^}ye5TP zj=KU9i8%T0f=6L^=Svc1iR+pJe^<27m(0W%8E-gtGM!P9>+#PMR2?lu!BfO_-ziYX z$vDMCGtU+ae~%j}6Wn}fNFwaRCPjm*u4xKsS12En6iqM9)8aHLn)c0u7Up!5>nh@# zKMB49(*)b?^!f9CgeN-MZ|XvhVK)`bXOnqB3*7TZ!<$lbRGrkyLl#+ABTY^ym`}VO z^7#Fur3Q61QmaYM85k4VTG7^oXs4+!TCod=bG)(^GivF%p~3io=&)OQyd4+H)HQ-)0rUc)fM()98~?9Xi6gBb+d~hkDp&)h0K&ii zOFvPPtuxB{s{KLt9q^PhY4KFUxH+(YC_51Ep$|rooq5B>s}0&8gl~J;K(d?ojkT3T4UesTXXW zqmjB3t;XQ*CQllki$iLn?6)TdDfndRjK$yIcoI-I4yidP8IQle_N00dbIEcPGzOFS zkhi|iV$H;@e%-=Wl}g)^x__W_rL-+$`bfJp>y01k`_imaZ?!5-`fj9EX@==m>Gq^= zM@qM6=x>$2nDpgH>5Cbmbovja0s25*btnnvfQ3b8*YNv4)Ju=2S#$sN1Nnce>*-$~ zcK#?z-u(eKqi>Pi--6X^^{w#B7JUlhSH;8I&vXCB8n^o9`2%bGzgM;ume)7ezg$wM z?yAiaS>A~hZc4;jV~<_xdZ&}DCKX8i5h+BhMCwhXIK=zBgm{>gQX_RxPAQS9>{P+0 z0B5|^^>XJv^u-uV=oQ*Vsaoi?64kjcT>)IPDuE(?zmu@8p(a14d&dTSUXZv9Jga@_ z7vLxUtW>~liw%W+Ln&I)Gq`&vR_ zcElem`@}gp?uhmu&(vj ztT(y035bsvyDa}typzj?RI3nEzHs( z>KG$pWhk^_Wk2PhImI$Y_`yWUQN*y=F3n1~?7y8;t%A&es6~XoMGQV}!8+ zo2V82h(sJL@b4x;!v{C@0j;Q&Uh9jtIIW?uN{zBG39wj&KFBEOu^WY8fqb`W#RnwP z0$~_Mb{wqs$a@$A7&$@AIn6YtLswB(Pj&O7P;c@6PvSe@dWLMT*6eNtoXl z*h7#UI0IBT;X+n|%9#_ywWkB{nXHz7YJ`jslzm$rYjz^VH<#wqe6Ih1;2mlpaia3L zhCummP%hSw7b!0McVUN!gT4Dc9FyIU<2uXuE#B6mIIP098JKSV- zMtcu7oRTIcc0yulOt+Stk`m``EYU({Zpl@9Yw}m+TXQ*_z|pcCJ&Nu**=CEpik%ru z5SSY(?xqd*XCMAj_uillHFR56)Y1Lt_x<@pvP&n=Q{(aM?*|R2zsr^eYCS=2BcaXF z4;lGxqPy$%Tc}1Fj=FiH4Mw3RN^3)zDbV`gYj)OYvu>}Wm`p#~qHITSyPd+5JL?jl zqY#_Ln2w+a`6k4eg5h&!DJ<51H7;G^%pL{ToooL*q^_qaXO3IlTnCS+Q{8nv&YT4I z7S|kaU5_EhjMYGS&NNRL^0u59)aT|*^(3R0m1WQnkQ8^rQs1xoxBT;d_O5t9#+7A$ zU(Vo|kyP?vL7_(z06`)F zNg{K)7i<7ziKLRJQBsWG7W|&W@3;6l@!N*q_DC&SoR2`PIsCrGPr~maex3L=nrDxvRT3*srEpJB0@;nNm^+e2FR=N`2L-p zhf=UlCPN=&niK;s zLF-N_!1f)ZO896A=2+c%bPC~&ip&1FojD+XioR6RSGjGkuwf>Vr9k6~z^N81Q z$1G^wYVNqtt-E6>=3&kq3bzf>0xWlAd&YRVL-hWp{t`Uv_p!qZZ!k8*Sz;*HKNKkK z9SW2xn6%qQuk_HI)$~(jUfv6DNJA-740Ch*KYQXaI_jmOpFdP02vU;V=k9*$i*h0I zJiw1>|3pd8C`WS7_NyRYr05XA9hzWmhf168I5_Xsk@?tK&%u8WzgJlq1iDyJ$-bpU zv;}o7bLRiOMy$`w-d#%&NR1nG9VirCnBMUqY^(XtG}fYdX@bwAcg)PTp`0E&{XYkjJJU1<*v47&YiKmcaCQxL1Z&z7Iy*;S) zloU3Nou*gyT;%1_=Q|j0@C1q*Ni`2DyT1vPZ|ETJZ9SvdJ9*TUPj6LrT@1#pkq8^) z4E!kmP;`XW6_dq!$**#?x(RuBG{Rc_t$`qUG~3k0=m4bvx1&=NTv@PvLYq|G852_H zseP*Uo6>yv(6h&`tA45qK5NgmbL^**Q>Qyqny;&00ne24d$$(q^EBcCU_L8>%}`z= z{tmfIH!1Lu*cCeTI&^KHFn zqYgr%L3(RsWeOS#cnCBM7ad~KB$I8so%1Z!FD?T_w}wHxg1#^5G|y=2&(%?U3X|rK_X7{Z;AeAA0(Y|D^knpbw z-Ka3s8H7t+oxO?~8FyTVCK>f_0Y+G6XN+Ol7glC&&q$3bpfOp1d&MHQPl#o)D<0*+%TF*93XHDLfjL-g8u4%gX{3rd6~eZBV4+Xg zI%h6nOgn0Kfoj|%jj`~cc6Kk>1#K#<4{Q@{Sv5Vj%xpw#V0mbMC-RjPL+Moo3r<4@ zye-z`qcr-UBS<{dk0?Q@rH}!=s-U$61t7K#ekzqIEH2VD;XMRH-sqqGoxJiU)TGnO z*5tc@5gc?V-EZ_XEnR|G3>*u4I`qG$pZuRNqN!w>yesgW!HPa!BYd}f0p|MW-k|Q> z2Ws;FJkrA-dzzL#h#vTn9y0rD@)4u9;h-Z`7~>7JQn}G;MRNy(NWq$sc2oM{*&bs_ zMNIl2F&$4~4Q zNE{7||Im&xuy`{dhQdP3h{A7!OeaWe9I&BHP;`)3j))A1`zQWsV4pOoTbs;*SBf=) zXT>1#R6qS&kM#;pR}0n5K|6ddut~z{#;bKf;)nhII#|W_l|m!RxB>LT-kU2LB)&e# zCWX_^0PT?t*~qK-x-Fo@0xM1&`ylZFXbynla1s5n9X4X}+PjmWvk@fz74Mvwnj{3f zNOxmjpAn;(ggX~n21reZwPBe88V2Gfqyl{giI3u);Lmud4$`jjG6(Gg)MJ!i4BT9^ zmA7W^{*l=W5*POc_Fc^r0qQ59Ia5%-Eq@#+X{R(k!b#@_ahSWH!xtR^=)?!x&LY0) zj~0SiJgCu9kyS>ybbx*)&;q1C3C~@?BK*FfzOfB8zPjtbFo3N77$O@?|T|NV%8+qM-@gPJ{G(zaw)l>L=)hl zD^1auB?iHxZ=k<$A&wv zIcPBtS%kON1&M8#^T63T06F4J;l?_6KONeK)i((Fg~|>stL%v6l^tPtrqWM);F_xj zWBC&2nq*u1Bx7p(M*7#h2`dZjJ)&0Obqrs~^PJZVJ5C;7O05-r#33xrU$r&Zr4grm zpohm=n&;Ad)=(+EXbCQ$bgA?r%_5-Y@M6-uXQmWFKI@c*VUh6tAb1Q*0u6gD-+tka!+8g=ww|X^|neAxkvypQ8Tn`OK92+$`+HNq$PRaZ2j9(99iz zE@@ylj2dJUwoA!T)aJK?HTjj&c6bq|J*)LZg1^UlTGx|Sm=mS2Awa}HDuuU^^;PRz zA8&bzB)P-BpFx2ho6k(B$=@ywEylQX)L$iT+3gsS9@b>y_;AP{9AoO7}OYG zP?NKj|7SUIYJ!fnb)D`=b}%NbpcmBMr5e`KRL9|rFjMr6JZPUDj{>*XSxDIS+Q`fQ z%JDi#+Lq{J_2o9!u5Y|h7dzf#)4t7$;p`H9gp@cL-i(Kd00jOLz`(r=VZz zZc~3=H|ZN#*Fw)>tfyT1d=_M8rtSIH^{iE6hR$7r=%~<#ZBN58wIn}Q zIH!l53`=9@=3?ZqSyHE+*DMBqna+*{JLbCKzsf44oD6*Qu!vldw{#oqs?0192{0$C&VTcZ8Sz zhI!)9j`XcEq170R`yv#@Z=6Z zt&k$dP2t_l9rwGLsmm^3m=fz&T#B0#?%pva$Ad_1Q%vroJyn}{#CM$EoC6AqB4%Xd zE&|tR>{e!q%|kHZ`al-)ZBNb4h34>*Q8;z8-C3fOr~DHM@Lv}-J2%zK!VjvsO_7p( zsV2YWslE0j_t>p>o@{-b_UXrcEbd*B6S2?_cz*~`-`MgL^?eFyXaeMse*#X)Owfq$ z_Jx2~#VTbh5GBdD6iV58PKlEt$Ga)bkE)Md2mg#|v1`gDvfO3FI%lo)gee90>AvVU zr0K>tq*=yOQUOW;Q&EzHl0=j|b*sdPl8NA3(*3J4YHcZqgE={s=zw9LfUk;O7xxr+ zxE=gJgz0z#mG%x1tR`CGjeO7&X&S_aWYK4@j;INZSSaI5BDG4e^@f=cM-(^pMag1} zS$AG4H(ZePsk>sU?7ahNN;<+E zcyQk5J8yW4YTCU;6;Wj&T^lzDg{@p33cL5Fsa)9WFm6QvbQ6-LkKLFpcZX3REZp+sT zk?TH|y3=;$;u{O!0MCOpek_S;C6Y##Yo>F&_iWj2I|rZsOi~}BGHDPeq06tw-N|oo zN*XK0s~{@_%z@qS`-i`*A;fEfCf+{OS!LafG{COE`Z-|4i4JD62*?F*OUOx>xiHjS z^{a*44|2M*3NHIX;IH0xaweqqS%s}#yL)Q#|K*HZcbvYi=%~b4_eqs$FG$a%kv5dZ zig`{m=gtO?z1MQmu4q*DjFsmbbY~jodns#0RNAzF)>14Z;ckRXRYx+L3h)*z&{X^c zw#%$>yQBn$rb;DFybktxgeMa02EOKp%mw_jVc%K*+9yW4R6S!0SufVL5bJ6rm_)pZ z=_d(3Uz7V>R$PRW3R|ZriWlpha}df$z#%z<;ZOW(TL}-7S)ZUm0Ausad5r{xBqB{_^iIH z7iI1scZ~dj*(AlD4Ulq-6STj-EKM$N@vQ>Hj{?V(!OeYop1Oq>!?~r*+p*xy8RCLC zZ(1>>h)YM2G|tWY>B1eZXUBCu^e7V@*S);^e%TWRW{7;%L;>PJPPBK}*CxedAL{C> zVC`4I#C(H!HV_sY4SYr|*2A)eWDch$R@B+yalZzsK*?#jqzNUbC(=%?&O5}6p{HfZ zcO-Dt|9pk5j~jyoq$dd|qI^!LW0H4s$0v5ShlL_&gfW0TMjo2G*SJ z;bEW7Z)-T!2U$$+slLSY+4y&2x;dAki(hAmKlUm3Ka9(X`J}l$2kw&w>#IRLu|Nqt zVEsplTP}%^ThTKYVFOthMVxWX8739?P=Zt11o;X{_sY_NIe_ki-_Qy@ye-g<=pPD$ z>@`rvfL|7jG7)7WB<4G7)fHh?uxGoqqI3F-HXa=ERf9p$^_@@}WC^JTeo zT1g*0X{FW!P90kRR!#?%G>Ke^t#hlKQg&vK&52kb2~MdIR-sfHrxE zSFwNCw@q>?ouL-cpu@gT`o_z&zZwxAX^f-&yS?h_*wGwLmjd4W_c-;V;5DCNlbFsO z&O@VEL|5S9_nzu{yjj`cz5y5D5=8fL{yJmU%Vs+3&YP#($^U8=w(}eFuj$B=rxqfH%e((P%9=YB*rxg|*hJ$m@i&HjUr1DzDh&C~ z4JT9Wp&|IqOB^Ztba?zo*@wfVdvwWCDPt~{+#uwdEvsDWLyO|M6m2uK3hNGnzPPD_ zPcTc?K#(I5+q!lzOD+E1jQ8&Uf#lePVF%$~`p+pH1~tcJ>vOs6m|UEu#&Y51UbVY#a`7R z(dv&D=15Ans;1{dVM%4XJt=!3HZwA!8@kQcL2>q_nH zg*d#iDeJ7h{HaoVIygK;0R;Yw8c8{UQ}Jch%IeUp8zm;*3BLtd6>td!tjNIjFqteg z4;C`z105p4An1=6Yozo<>VpBlc&95Udu0}Al>xrHZKj<$cd>C`}v=&YNU#afTr ztLr*EmNOhU!!~<3Q(`~eNRSUW81$G<1O5Pq*oa7V-HGDXxryBc3I@I#S$ITObmc6F zi(=uWf;E*7bamakfVJYUxHW;bP%QOU|2ARaf`#{$1B+uV2L?pB#_#*uUn0y~ur=YA zauz(4v;M6KPC;kz`#$m~Iqw>&H;7wphVBC9aF4Y3?hG~w?=nzN^u*i#V1n^ei^c!pgVJdv zO!4~SC}1}otA~B7fy0vr=|FC!R4;MUbGo1N zfrv*@P;cwq6hT};me0Yr4g2&`JKk;U&5Ov9?dFQJ0)2#>W{tY~C`4zl^}Z7^>{H;& zn@p6>=`JW7@(qGF#h7fJM=~KRTRP-6) zZO+Hk4r6N~@wU=wx3?cd^bjIM7+SYj|zQ~B2#(0eh}AqB;3-*v!*-sLY8uC_vd2Jf%10+&G8PU%+$UB2TGYlr4-3jQ6XLXjNzj=5+5| zt-w8W7Oir+OK9AM6f0SWZ*2IefVfr`yAizl>Fi8yfK9!(OlgACK|nXwx=Ls3d|%+>!`mkM`{CO-i!W%xoDJcwPQc@J^)K6tp700%>xO3V~wnP zGvs?7?ch%Zvl1-CG|+sjjaukC({6WR9iALk8>#mLtE2Gz97J5VZsS z>$K;Qw{?Dyc|J7o=8pG4Ath&ku8I~69$Rm7L}c-h?;nuT*m_$c)*$Vb)2$J2BHb#d z-%t1+>5Fpug9PK|A>Y?>`on|-FPEH%UfSed&dQ~iC192f0ol{#PezJEXp7Mb`Bjy2Z6wH~tbu^D#3suvURN`2ueZ z#Vq@MSN!YB%w;Np;x$ma`b_BLVois9r-zQ0K>~I|HIYhA)&<^l0vOp((B=4opbl*H zNMC9-dK(42Ckhm(t@p7Adi$Xv4f3@69>YGYxFy~B&5%M~zcP9KUL2y8rS~qvD7K;% zr3ji0`HF`OhAUmKchm#_vGo?C7q-8t&Yz?O&1>sjk9=PrqhvxcuA+mG53qMWS;tKI z7V+F+M}m>1p|_mwvegRo78rHTt$h&g<}Pr_Cg`5ndat0Ti+#4v0w5#npgquZA0 z$8+IBuSt3fjj<$?Gp=HWd@77Tkf+`3AGCKyJWaX`SGtTHfpVOYzE9NbH|$+qG;TbJ zGtzffoqQ2@TBZR{J>3Ty1iOdQ1%1$EvpI5Yy;YcnA$YFO>E63KP`5^|JC8R>8AxxA z*e0jb`jUmnw*#6m*?z;wy0)$!@>LEJWC^S@<#$6ucM}eq@s*{6Bf9{70shOif!pvT zi@klTmZ0gAs3kjYSRwkglNb}(r2w848nAoA;2CzdUk8id3wn)v^xItf3oJYBM4fg@ zrnF!VcF5h0bqsU|Sj=A4@UVtpjLRfN zICwsD`#pTMs$Ecp-^KMXYa)aB_7_!*DH3w#=;IL;Y^6aM^>)RpV=omapz|UQ8aV}FgM&`B`5BvSZDLXIIoZF4u#wACjEpl!1#TsC_7t(=X(FP|KHd9 z>Hh!k_1+@yrrX!MpU(8idUwm``}Xy22X^sUEqelMl&b*0jVzkrwWDjOQ*FwsG??a9 z9+1wZXYS8xh&I`AB6GSI7iGRR7vp}(Z<9-$ra*qXUx1eOR!Bq(t!rKCZ1yd-G8*%x z#;(wql$B0-Uu^Kx&S4r?dWpCFVy)`9N#e!^c35B!fgdH$F3s&qe-WTq9!d~l(XXlv z=y+YXk?k1mr+reR;{@7QgNSZUxu+-4z8dsBE9Z()_YUed%DFA5Yh67E z%!yh)hup>`gTS09_gmyPA@_)!b0U|GURKDt?a1AO+!8tWB69a4w@A*F;SCvhLzbM| zh1^W!<_w>bUY7PMv{9dUaTyBedIDtHdc( z;}oiR#9u@Ul@2zWZ>=$@(C*9OAj~BoToysNJ++2OrPAE!QfXc^+oLNAIf2vLuIA@S zlkdzCSq*suR0qLElQ>M}O8CvtI1$r&NY&BAE3mRbu-{}Wm9O{_TP&y=+Na`p?u4W_ ztPENe+*Wr&innO0&)2O&41jQ61(+ObI3bM#oxOG-=nyzBp`SyqtxwWWT1#o2pYR%B zsWKH7+o!3{>=g^!lx?ALEI}Qj&B7r$qd2mk1I`^TqOS;+zvA{U%pD4beeGWDPGyC% zB6Me{-}h_34*Ll>4ce-Dyic>0iUWu(3+x7Tl+N#4BSW}9tj+}HL3q<8DG)i1W{POi z9kmLawY5V;i3ZNy!$=oL5LPhgdtivXzCj}icOIafd<$-f@EeEG)1Rf=akyI4agcKX z+DU}#1+c3j#KXKDhXVzJ^LG=6J0K}1++O?gzt!%La>QV8$+d>dU2k{OEN#Rt3L7d# z+{gw*-0LJbjxQbbDTWC1BOLFa!12EE&|DL(Uj}UAQHgdI!E6(D8Z&_~fjqMH-S77` z3@S03=am8aV9?ht=a+&;ppp-;pT7q_ktZn8wi+`EZ*iEhLEqm{nuc^9(jKJ!#w_GE z0RNbRIiat54AkzBZz6p6;wC8->($WmBdEdwia_7iL=q1cR+-A1 z#G{H-jk((ceN61HpN!*$76762!hAF z6_2?(J_x^YR+2J7`j52+Z)A{0#bb5pB-s4>CF}Hd7nM=|i-G-8>clK&zm)cPTixq% z)v<9h?qc17TuB1snk_M*CtAk;|Fx-1+Z8 z67agy2AYJPB)F{b>x|(4=R`v{Cs100(mv4B%u*^3xm7*`<^M#v^ZzLSZdf7rqCso$ z0Kluw>8?WiZ-#mKT{+#qL+Y#WUMQLZBgeea=0aa&DJclqi-&6}u6Psh&S`0nSjY@J8JyYVg^^c@%u&^J$I z4njI#lkbI0MkOZpF$sT=ro&Qh7&nOD^rAEu&k~FzT8(ZoX#68a=`{H+Cq7uN-3;Cd zVQf#rUz}Ky0lJrFcF^ZTd=Vu^?Dq+neOT+@8F**S3~2MrX%q<`E7(~JpFlW~@R1;& z#weq*QdOzOi99h#TCmgH_d>fs`IhQ!_3>ff?tXs%48&g6d0)YfV9b*HRNq&#RF$Xt zzMiGVzwTK|&>WT`zOwxXj8zB11w<6lh8@H z&SZ9`VN@l9K{#g&!!8WN%#Zo#dLz&9$t1r81=$>v{p*KfvLAkk@SdskwE?-Xmep`5_Ww+hw;-!(0GmaHSx?+ z{75o88uP*=-wB>ZhRj_uV^-hC`Jme$ePiYaeRY(V>z!*T|F&GeX$ifX@^9X1&n%^U z74iXI86(#d{Xf!wA=U4?m8a*QfWK~LDZMWWbJWdSTGUd{)`OB~Sx;6agqtF-?RXBGNh#K$D8ON}>Cn&z3o zY4PJkns3b;_O_hAId6l$|G6#iTr=qVfllzPRSUf7GVIbub_iO03(ET!ZY|FL;CR3~ z;-%4-{}q&VAV*)*L~Td-%rtMOZ_CrX)e;qN543k7f9zJ@ffYH7uVH~71b9LRK4QtA zDy--@PsBo%k@xb+3QzdLaP0Zl21C888wiJhv=cp*4gzOHN&^ll)?d!eSPeaX%zt21 zgFH$LK-Ui<=lNwQr1@X<=?%<>@Pyc;S|;bRsK`U(Ow)Y+Cfztf*K==;@3{?bVP zzLC6kBrhOu>kO82S)E7t!T*P_Hvw<5%KpdSH+$Q(O&1`PEekDOSkeVVR7g_@OVzT7 zA}~%_bOJb9TG0XuVN=`-En5r9$TBQ0q*%We#a7YLah#ckML}eY!i-o(O&9XM*_z+y z+&3vWGymt$^OT%(&)wd;oO|!N=bj_n!9ujXAyWATDF1!T7k;W1^}pl&)2IjSuZEY_ z!k}@0DHC`Kiw~@y7Ds|Awdk244aaO%GHHoWt=QqsE=ClX4VssL%&UezYZwh(qQKWiwYdYhCMUH zUId*BZif*!fwH$K#n*u^#Y3>UHV$j$R9EtCmkIc_-NE8>3hZ zi!EFnZWSuF1FyG#W*_dcVrLf?W`v=$H~fp1V-x>$O`};_B0no>N+~=udv&I`2HI^e z1MOlO$+i`qc{T}}XOnIk*PH3Z)-+LZ8(z}+nSw%a@caE%|dApMN@S zD*VL#;kt9dOvu(FY4xzBmto(98^{EE{8WSeIY9CD=NV45ZBV`eyYdZ*$oa?{Vv?mt zs0ptHZ|5Kfs%l!_{ynszzOPc+hZ^RTO!OIWXV>NB6pPL5H}`yt6<$uLeLf8F@XD^d zm?1x%A+?Osqn|dnB&JWsHJnzQ)>4dt@+%ov()gmqI;BT<=ll{0UTnLfxT57pYG5tI z>N}efWH%>P-+GLN-$!U8&zgoMcf-tbM=?|qbV;)0;y?&0s?+s4}d z)iwsZ0p2)`)=XHFdl*)L$xhp_skGy`)8E>do&5rKSS001RBRLd$IX9IC*}Ywg;<49jssR znRJ^#Ih+$mG0hI8cVtM?bCvw&-IuXu;E=%6e%#>6%Y32bPvgwm--?=Y#lFM>+{#3h z*ripq>7W%^p7gDF)%hY`lqrtTodsv4vwcX|6g(;F3@61@%T^`L*{#qISa13Wduokm zwrJMz-n9!-N+uCh*wFZ%t^1O}K=7)ttxIdf< zOHDn?X%`pQ&hy2-p{Ui%sMVC?I^#m~i&x{ZR|eNJLPiLE7tLOb1iT|sdLSn=WWwK~ zRHkrAhudXO71?`)<_F~1h0*c~qvhqJyb8#Eu*=1r_=B&>xY_$<9Q2ollKo+2U7x!R z!}vO*k?ig%k3f$emKZ}qdeAz&!_Dn5+qq%c@Exa}Miv@Ff+l!7_Mu#@;<|GYd}`FH zqv@_R64f7Y4*$hXr#>p9;-Z{OFQt9TUBLBL7=w@}uQXz&*}d*(AR5NU#IlYJl)UW1ftj|?=|>-1u)zsM*Av^6>F?fYFUAu0b{e$8>Sw0vK-p! zw1+g(JiZ(@^inP%{kmukzGAoD<5>!KScN#!T>nd04p<8RBuryV8YeACn~Tz^_nN8f z-dZ(=srF-8POpcFYe*>$BE=n2TcEdIr8F}sgj#JUtCbXQD^YAQ%JZyV5@i#MCDmnZ zv`lHFR|BI{tRB)VFQ$~Jdlri|4tfLzdvyLIMT{?uWVMyTvss)Wh%b#o!%5Px(i#qkv4Pfv!7EWV?v}S_B<@ZU) z5Hn!9!v4%Lx?LjK@1wG?urf%J(pQ{xKV)F{Ly%RQ`5HwnB%HVLh0eSHq;mY>9^pRR zfmtA_7?9Jg5lKZ6nu`i?jFkm>gg_pS9As zN$i2mV(o*(Z9WrM84rj_jC*_}-T_$0;P=G?fcrA|9r01XdIld8M*+@Y@DXts;DHR@ zFBSkE%-~nVHGmBa-YJd+Y+~?M(Fu4cgI^HW0nTFZ)8cr**$j4yBLL?zc$L^6@Nfn{ zCT0O1$>2xCA%HCmc8E^`E@1FN@hQNm44yA4uOD2X$Uh*a1BcchMr)7IBpwjQGdvKc zZ@OJcJx8q`6!u{MiB`o-8ih9B9wZ)$vl(p8;Oz&?vp{?mu*8jri+cb|95_pC04#A} z1Mcq++{A$^F$RZWO|4i+eXA@Qu zcp6c_k0eS7Fybc?N4gz3#5nMns3w5KXGaBZaNwM18i`^G-r&Fkk$zpY27QC$!ONvp zL>IilY2#TLWcv;LpUUVhJ&d&{#%YDX4NlvEIdg;4w$qI@+F0VWmjhI~RQpRr!Iw#t zF9TG%L}_EOBu@J|#X^~BSlxrdDPT7^?fU`xN{OGoLlnf5c<@^R`T~h^m~!alw6CFd z#A&}}Z7gxxoe1k6ZHKL_9unVtfl{LG5~tl1xWQ@HBE^tsij}OkY2d*@p(-#0yHTpG z#A%nEVERHO4LGmS>rBpQF*)!yiZq;8~daE*9IPOaYs{XwdT}XlQ|81vJd3wurzi!9l9NV!5+=(dnASO zquz3`FOhEIuZ-Ysqp=rJdegFPgL+vN%fXU?orTJv}QZOpTUI z`iN!S2838y$dVM;{sU*dHPH8{wst7ao0_%O(&1aQhyN-T)#%_m;C5$NSRZ-Z zm3U1f*W%_e2{kpCe@!Q?Rk}5dz}sq2(4l=LIsJo>hQv{6kX}nWG#N0GqN>3^gF+DZ z#0ADRrqx_fIN@KWPG;@43>-dI*LK9P`hK4>!K6q0%l-jOvd6WYhg=VG$;s@_i905~ zIs2G+>=Vu~_3o$d+ip{|@s?zGi(+TXYrJmKG;2nIsH>Pb?a`6~F{Qj@+9UYYIc?KO z4+v0=bsB0SrtO_jsxv8rasEO`=JsKo)xv6XP ziNGqOrvtReWX%8Ov$%_S=Y2W1^rW179DfGj9OS;~_=Rmh=ygMeZ>E{>GwQcHx;wlI zc!<$sa-uK32b?AC!@vVC0vn35b)cMMu+)d#BAow#XM&~y?NbKdptS(cLfx#Dn4wic z+{9x=G+E7ADA|SAs0RC5Q{LvFa1`N2<66@)zz0Oq*Bl@-B3+M-bg6?v1L!8uuYtY| za5mth&jy8;#cR(}-0Yj;ZUQ|A^t|UV6UAlEQEffb=aNd!8iDJv=Oa< z1k?GS&c#mL)lsVkglAeLy){YGsHbQn>~hhUamdAjTJHx;HOK`_UrD77jeZ%GIv8*R z!l_g}U}~Wxz^Q;&0oDQ50=@%qU%)EB)Ixf|9N~kTX+_tMm;m4 zdui0Dhc{g88q!6abOvSxMr8C9yO&{a;(Tjk^CBP|ik@2~${%`c>~vy4ng*6jsFUVd z8sZ0pt&B?RP(XNrQGe>By@ZYBx}nEvB8aF@G3q}$iRQ$*6o5V%!E_1;2#@p>80gG% zvFopmBr{C1FV2idjsMj7Aigbty;LjwQl zpc+7T8IJ&Z9?+e}c0jc6nP$v=DFB^*gT2(a6ws4^rWlU^dIHc?V>_TqK$DEQF9(F* z1F{>J0&)P-8;<~51n72SJD>*uJ#B0ft%iUw2e34|sh{X3KDOosgxYW=TAbEkqP+lG zL})~>k|sZSlF7iUe$rf7QVJ`!o9nA_!=!srOfo>fNR$u3Yh;Az5R%G5R6}q!EvK+_ zg!MJd662GfGd67I@lx~+_zMd_W1s8pSwy{zHECf<_vVrS?&A_WWNI!`e)QUWgMBc@ zQv)A>Eeb^xx0nV1A0JjS{AKVdT89F{Xw$k>Zrl^xO^V+(rnO~3Sl`;_{ZbM$8aWtKxY zw3Yq7>aWFHJQ}t2xS#lJN-OL)l(nCq(#IP~{_Glg9Cqf%y9ZAhkicQr^lq?AJSe`o z>7aOQliJh&SD|ljiq)7OO)HXY#MPG!JnZMXt1GN2Pm7JpeFy<}#x6G?oCrxX zX1*UYra+o8>~^3S{oi~Q`@I7%@Z7$acus6OY*g8k?&3T~`<(;#H(Km{L_RMdO!r?J ze%&31@Z0Ub8%RD1M#FAwK$z%n!JCdgX|LKk$uDb5+lTPv^pTwVOKBU!M)DaL0AUlYaH9SOnOR3x}RtKp*1{Ozx zGgur6PDd%Rx+R4^Ln*k2Mh+#c4oa++68{Yd5q649v+qUe{-6yK5vof-=wjziiO>EN zq?$;4^9R`FFd#O?`7TI#O5qpTNmB|x7o=~H!vD_FO5grxtN{whmMYNOr*LLB*ms~j za3q93hw^_bqUUEyJs%L3U_S)^ahS8v;6e-yQd*JnU{HfmlVnOj4faM)#E-K2>_RL_ z&ThpTvz46-sjV^pgAe1pM&}xEB*cmcm#~spD-Cw3hn_^3-biPX05tIlu3&Hl;C|Te zQn^b}mS-X1l;a{$UPO&_pwRhWl9L5+{wG++QqN#8Nv{J!Dd1IXhNIkB0ih)5MH{VR zdEEh8GGeVl8{86n5??m~r^JAekMJjv=1J@-KSP=v;7_qN6ebM?od1DMFc}e(&i@;X z<4w7M`vQK3#j3Ccgk**x56GMhivoh0;S)@K5t9eJ8u@!j9tD~o{B*U^YOX+^bTL?t z^ISmq2{7ifr}d3-GFl&LHN=kO1o&rJvSZV+vGzM1FTqY+5I3gl@qP<;Hq1^er03ye zoMe)rbNkt(cUwLqT@8P8$Kd3+Z~ojdI8G6OJ#*nec!OO9NaHz-u!$_J0bzCqZAT8z z1-M{Bkn}v_J8%O#N%0N15my@Eykt!%S^haZ#qFG!5YTwn+CJ|X9Ip<<3uW!)3EZeJ zT7En6FW1y+jcW&95939U&RWvi;lwU~Y51rE7SC#BHT==qtI$h362z+|dBd0idFAv4 zcZENqw@4P;_cpe643@uQjn9@{iXW>emU&t`;<=4hZe&^eVtDrR=}%o#sRrT&pL5Z& za+PO0UI613QU?iC*io*e^Xki%rcK9SC+)}}jJ(AW*iI^!HROS2ffaYj(gb$IXwz@P zn&$oD+xLt`xRzOfA#Q^^&U-am@ zozTd%cCLo*3Z?*_s&1ei~ML$SgTW|7%X7wAPLdxB(w{cqeSg=%Ec565bK( z{QBio)~EfSfgXq2Zr82Vp$>~thsR1>>7x#{qz_9UiT|^BPkPoZ*foyLpXI6(&H4Wa z4Uh5mSCDEjwEoQtZt=A1PmA-@`6IigD+=f2FFIV(DOmRe7}E8+dz^w=Uz^Mwd-~>Dd9#=}Sb#@T0aaXedHA7P_*1&H7sYXg|m< zNKdxk;fz{nBu0!(KarhBV*4?ZEXWr=uvuR!!+R#vnXU@8N`@9?@U_O2{{0XQX2^yGW(wMfJ?m&MFQ z=skW8JjLpp!uy45;U>Q$lOJhn|GtuMOBgA4H;Ipo*2BAe6D$q)S4@Fc#{u!-(e#Ee z6>psq!@RM{|8OQrTuEDxUd&3Ta;{3+w`Mkbo3ihI`PlFA(jeKM{I}#!Vt?B)f9O7( zpTKssXhC)1CWJk(Iq9hU+B53=#Ie}_97Sur0l8EJ-xC3E&(m6cZ>G>qYCsTRL5S@H zY!rrlu$Ye;>@5!pBXLKvchT{n7g9DCMl9`$0`N9Q?M2`EI<(W74K~c4v$%s7u}|<~ zm%as-3E|HU=f51Bo09@k%lsYv@Ics6%EPX+K}C|YK1_@4xGk62d~VpBU4GQbAJt^( zGUdY(Fj~^g35T_{iQAL6CG7|aJ>lE&RzqQ7FE()hKM2&MTI>MJwV?h&_c>To=Ag(a>(bSSj2smocfX*t-`%Trx&cktX;WwAnTaU$<$sJ&-w=hcy%AXdIvGp#%MWBh zkvwA1t&9)4-%4m~4$p5mP8NI}`A%_dA@ujE;H9H*F|7H_FO=i|Ifd!?zr64kSQ@D= zbc!nr7XW%3&=dH341X&M>Ag7iDkeXyO>9FrNu4N++Sm`PEMy(-6VZWisxQ^YFU-Uj z(6>k!UZ>)ET`DJ&(y*jZHig*f1}_pswE4t2P#1)FSV&?tWO@n41`A1whEyZuZwR3>lUbNw_!IE5Ztzo<3&l9e(xgPw zJcW?A5kjNT>Pto4-T>z9#SQ|KD0Cy_7f9rT7gjseUXn9Jv0`06pQx4D1^vaUj2}oRxz!~>g$KL3RU?918_?e_X5`gZ|#kp z0*u9FGTpUkSIvzOBH#zoXi_16F+3#7NtD1k!qi6+XHfwE@g`gY{5zzz`r=r> zO@@}FUpS8t8h!E6zHS3P0k|xRe+E1PTpq<+!_>w!26^Py9G2#Rgf+5v>NF>$n;*Y$ z7<;iXkZ93t@Yra5Mo)ytU}na4&hR1!yaMe@yQg~r(@BEh>EY4XiL;oPu~V@=covQZ zFD06-m&Sp18?ZGd14}hJJkB_nomTw9D8Q5hZ}JN{tZwMJ&iEOa|M&_8DAvy9#Z)Sd z)fiS5UTZ35*bvaBgd-*`u(IxrnCZp9q&mG1Y#iFAtowbe^>pK6#q7!leHcso9ZJas z-P-xx42eDvbYn05d(bl&{rf203wjFZgIW5^pvN=%<(ud{3%N3bV)=zYC}QeEv3=W( zexVB|Q-Y$kS>zYmL1*9P+X4FJ(Awx%{u6nBL$N#miM-d~gyco+GoZ8FI{yXw7qB2s zG5*D3_=S&qQ~vK~)2bx6Gp z^uFv%wxFgju`k(zFQK|k0eus`WDKiM0O{AnzN_;(uqRk<*O43bLJ?Z=5zvRS*gnvI z$LPK&T?hIDy>tQe`xsrgiGFvKUe?`$Z@ zD7<_^>|vm*KridgL2d?CT7-Q&t(tm#Ic{7qF5Sp0g;Cv%ig$}ht?6yK)1dRwUOCNT z_#t(O_30To;zW4T+e3ixet`<=jLML#kl)<=|eB=st$c2KE53Ujp02>@h?yL&zD| z0)+jO?(m~;#Ez%(;3c5+9dTQ2ivv2c1jKz4xq zkb@KbbI&ONsccJ1DyIObCw@$!p}^*Fs#T=;Se+jg?p6sr#VR0*eVBCE!Z!ZXw&Mz=Z<^`DdWyluio8>Fc` zwS^HiOrvifg)b^M*V^(gMr+O5=5e#U@M0tKO{=w0eX^+>l<`ENJpa#)yAZY_4K+xk z@D+tyZ1U4ohk9H58TvBLNUcsSF17BqP^`727DmcNqA4ZX_5TQ1l; zB0s2f2WEneHQFa|Sql3$@yGN{;^&Lufe!oNCb2yo76~xwn#7-nT7BzzQRs`^QIq&@ zU}|8=Jx!u-D2?p=1tQxyZ4CaX>^w>yn<5IQ8TK`>TY>$BVc#I;9WzAXV}|_$*zLeh zGRy;PIk0ya_B~2}6Q#e!uq&Wdfp&;t{{mJC><uA!YySejI(O~=x36Drxw^9wJE za>ldAgUdZ5!l!*7n)Sv=otTm?H}{8kL3-67^Wdbk1-_MW>W_y_F8LN{vf#wZ8%c&| zfy}VHS-Lysjc-FzLcLyzwQQsKc@f>f+F&>0u^A#H7KBX%wgT8NhS`}73sEpIEY^$t z85ZlsREEWRF@a&RUQ{qF){9}>Bfl-ideO(QSTFvsNY|t#&#IV>%S%caHs5TfyG~YyF1$0q$P1(>{iJL0Io-*Dy zo78~*0Z4@xnHcGSvT^gL!_8mj2luwhxr6vShCg`mXd#I}Nbq4EN-?fON1*pT`*cwl z7qTWe8`asewr%1hh1x^2vkLQPWT+K#Qme+=NVd&r#`9S;*J+L_>>_jpXnr0Lzrg!% zQRoNF(CrHjh<{_44m1~NZ48S8<_C6~VKQI=U}qT?4AT5OAb!cPZeX_pJI}D6f;2x5 zh+i}8U%+k$_6@_n1-2a6KNxl%w-;}sbPvPapjCnPJ;Oc+RtfA1!%hMF8ZrOHu=j%p zL>P<5TG<`kBwhs+!K)o=olWA8EXL8Gp}S|g!8?IFAhzRiB*nds_LlhBZq#=@e?a^< zi@PmYU_T)KtdMr}#P8_U0m&pJUf4zV`;a}6OpN&4HHOo9N#b;u*-4T(L>h=a6JE^K7oh1;nEqE8`}Kx3`3MQD0{DBrZ1)`=|qAKtZFGc4yo|QE)<sKnu<7s3JI3fWXFqgQO3jzQiEKOu7I4Vw%ju!7qv zy=0Sle}TQJqs27xzJ_JJ{R}#XTk3Kv-C9S47kgj}1-r5!?u1Blnr?o<>9Nb&w%||D zniYi)kZxQt**p`WD8kNWI@Kj2$eU>4h0-+Ac9z;-~KsFZqy zV%+rppRG-|v+t&F`7_eq;8Y(W?F~-#9%wf>)!V>saH=i3HEx>MYs^@^+;8Yt>`VCI?BxpA{)e2xYIMpM-Zg8sK`D2{wRkVx5sRo2^=2Z9k z|C>|or8ZzYugR$I4Nhf+#wX3(pD}aS^E7S_uv0P3(gMVM9o)vwS~?Hd4Nf!^*bPoJ zh;6Zd} z`W<~?S^Gr^ z%hik3o^7HAkgTXlR8a`t*}z6kF*Jxn()(tqFWx^%dNo??r*iQp-KWwmNb687Uh^lk z(Ym)mY)!ZNzBY2hCHp@(#o)|T*8SlENJNHfThh&XW&=YMyeDvL!>q8A-76lo{NV)M zu2BDy4O<#*cVlPHVa;jB&B%kJZ^Is5+OXFS!|GbaHq~}$@4~L* zMBHfdwK>ePE4|i+X?bB^L@MV^+-L3*V>T+hWry$D0lnm8d$wbVBk`#GRPM97tPH2_ zi2S1go6m{yT$+=^tBSOmxI<^VPIc1i{sVRZA?9%q+9iHkrSbBKwbs|LpRADyc&|y^ zQsQv?u`2yry3g*cpCJevdN{OzwX*^6Q&D&~;3uN+9>B{1TRUHwVL)Hg%?b3_dem&M z6X;Q*|9-lT7y9M^@>xBV+9V1la$h5@r@p_C1~|!2TaUD!om9MmEao zwXd7#vBLVtBc(a;8HP8=M>J+`yD0oMsKh(?qIlI7o2T6Tt+;<34{DA*9q;wO6<^rG zZKpT(A~b3#b&SG7YeeDA;KJU}+w8Hp+k+(tO+P}hqoIhqGpIBrc39(8TN6D*FU4zg z8Tv}9Nn*#H@gg*vR6DrLL-uC-q*8VLkMrmCpHTu$z=XNgu3)gk*3O&zzL_P;?zp|I z%&XH<|B&<#{oD$_70$nk>8-LIA~c)El&W{NBlWbBdDV@>g0Ba%}&;G z_p_Fk+BguPHYO_pw8x?z80_I%?!`T_bK_uUTi|ctO%H!4=g8K;29};PrXS(WQu?n0 z)UHx`DO`k%k!+!;>VFF@rY)0po;lGWOCHkZH0v^{Hz}6P%x#m>p9qxq=1HM4jE|Fn zivJ2b9@ubGdcHS(eLxxwQrS}aJ%P&J^c0iwtY!Rf3s$NCyAcctL5yPJJ&VJVeO%&t zWHU?&ql@k_DQzG2yB2RpUI*0C*u!2=OZLSo zAp6iZOZJk%y9_TL+bTZPN4@p#(z0pXFj}%G?vS+b5+mAH^e{E+}v?Xa{L8l zy{#D*ckM2l;{0)2T??1RXTdH}maj3Z`EZ9ej>bW{r`R{AV2h1EUu)wp@OP*@TWmUb zJHFReYtx?RN7KCc37&5^i+mROo0qjEx^yGfxryJs6Ji!CUxptNjKfZhM;e>AU~S`# zw7Q|S*e>ZjdK5OSL|WTUxthS)d8}NCQ@L$qW9gsqF83R!=48HWci!#&Az`8V-S7Zr?km*e+kBo8JHM8tMbB5As7o zXWKo;_J}+8@|p1+k=vAkgy6IGw5_xgpng@@mGJT|;QX&JWm~aU*ARt9!nq#OafxAn zgKX-2S9d4beu#yA%);6`zZKu!s5Tq2%toql9;{Kvc<*^J*WRarS_H2_aDJv!vw%Gk zotm+`#aeNP?OaS)A0R?f@C+(ccW}Fi|bRMmkY_CXX zQbCy2vySPWQjJn^{-&3r1Z#U7(YMZmpu)@a*P`JZ!l~6LP9QAV?jX23Ojb6e@Snqy z^$iNY8qP(2u#IXKgzxb_pK{-B6ri_gVtgvko@ngb+nV`e-&e6a>RvPJVjN$aYRt3W zpqa(KyVTv@RQPY@c<9yrIga15N8GJbcY6xCteM(|1g=K5#bE!m%Q{289XDA$)GMTS zK_?e!kMJ1Q{I7AR9<>~ZGpztA_9ao*O7^lA+WBBy2iZ=7WkT4I9gmSlJx9CiLVOEJ zu_fHe@TOjzZvMC`L3o|=j<)VBwC;WuV`j0{QrM7D~5&ar51RboJcj~j8grmZbhtaQoU$>k-jA7zv}kk#4~z&>)5ZB zAET__Zj1PS^H#rxseyR^you&OeAhsDp-R6a<0$rRn5p_B{g1*(sqi7}A1#LcBL~Vp zqfe_REAeU0h@cM8Y$smmXL~vNeHwixSs|oxA_yOaBx_nun>1rifLG>VR__PLU1vaAKAOIcG2 zD~Cw=a_P&Z@@t#mwVCrSUPmi7?p6FFH``rf8ZieeE3rz@X?eJx&sw&5k&7SWYaGBR zb3w@mM;qejVL6TS{KJJkQ!T72VkAj7FdC1{3>>Qp$E=Lf-T<0jXdR^yGp{nSqd@K# z21PjN6uaz)=NXSH3<8jrMQ%eFz&E7T0{iB@m3^K(zq z(K4?pE-t9N^;R+cVSe;a@T~AO_{pkDSuh@_r5v=(R`FebM%JzV)Z6JMn8Luq1O6iq9dmSZQ+^zXKO-oeE~vm#v9{#-msMVFhlPEudual3lt`tGHMydxd5 z_%3%rBL{1Eu=m$ExAAfA(e8n3l7g~F$cOVxn=JR?OYAIscXHq*Z@#FiftS%IU%%#g z^1Dg%+$z||k}c%28{yHa5gx7PHfp}+a`{US3?AwEN2994DxWYW$HV2CFFi0Ylf4r- z@eSkvu)BB+f6fyx@QvTfxxTQ$Sb=a(9Lhi9k#p?`GvSwPavehWoA`Shf1UV~axES+ zuaVkZT?;KHaGNoh@%0lGuu?u|@8gXDCN~BZ>%*;4>Mn^|6A-dRxrZ-M<*Rb*+$U|3 z?n!Tzc{w>hibfRmSeaMJ^X_qWp84GI3rDa%aM%%l7)hep2AgD6(6mphNT{e0>+)5w z@7c#b;5f;XeejW_>*mTVb{Y14M~mSvrStX$KIllw6{>R<%x=P9|6gOMfJNw|Uy?Ow zBk#S_Z>rt{?cp=}yox8`Mi=f{?fys7C0n+< z_utaZBecOeyG= z%qM)$EYy<}oNQjoYUQ;);jfU<9W4GtX+fT!_WYFiv2s(lbH$ZJ<@KHw^3fZ+osU^y zokey;esshD5w9W-HS&j@nxsGbg%hGevi)2}JZ=+Y0pLg#K3HbLUI}N@9^p3uDjRnU zIIs9%nThlA9A85>3WV3dGB)lL^t7gTv6c_uo`NLsQk@0iCvZ(3H@1Jo?*#PAR8g5V zA@jzHOq}&1-Ndr?C2^;& z#mTum{?c3>@0mMrrcPF<$V{PaDd5%iq%)duZ8Y4)_*g0=KTtyQO+mN?8V^zq zWB4=|!YetC6X{5E(u(quO=|2LhEgoLZ$OCGbg!!hVPtiHa7kZEw@Blm5@;Qag%Ymz z)2eIr6`}@$z~ObFhV^qH(n&A)1>w3#XPnVf7h?<%&+HK%yde+5O_(5D!R{Puxo>j{ z_3R~Ryl=1gs!MjA_M}$dExb>t2v77GA0(N=S6#mDSm@la#l_#z?Uu9f_HN!ov0~KH zum;o)cMLDV%OB;rI2;4EG45{td9tf82|G(3atu(n z3&QLGtw;u}Z-+R3v{cTdBR@3~#X6!B_Os*AkJN+cf3!wOn2rC*nj_i$pt=)+#&6(fPX5S@zxgqQIz36nL>Pcnb}Hr{klJj3I%+g;&rad3~%hs zus6FtQKAx*p9vva$Yvo52c;O~HOlOcc!zcYZ!;sR3s8^|qy!Z=s z;-7QjNovvQ4qk@$-4?tILBH`P#Nxz)pkWoRSi+mH1M}xr_^S|=ejGIGgPVB?jqMiSfhNdTAf20$p?pDSOCr~3Pt$7knjn< zp1drR^?u4N3tDKDw*q-fv*b3+5~t&8*F%l;|FeypqmQ?GH|I$Ae)N&?R z!rXT`$IrqeCn@~cPR^0$o%D*_(eUWb=QYlTr_$hcm~+UCeZ1fAk$&6o+s8Y5x7G0v zVeSd5W0-f{s}%BYmfHg#kd^A^9d|B~=dFYNpVPRz*#7MA95dR?4lYk`PxxBnkvmfC zRtIN-Kj!RlZ3@_K_v%NVJ=OoXt>C;Xk-`qA9ZN*U(+wplfU{TcbrEDk1uEE z|82e&qxhh0kee?g{nhtuoflI*d|n^-B8M;I*u>=jh^M+K9&f;I-eR33T;L3OtJ7Rg z>?T_qb*^QrpA{dnkk#tF4lesGxAzA+A@A$Zs+I78p|x*;o$Yf%i21&l-xk-Q#g54> zbo=)?9$FyF8|jvhy6-~O=2vYq+=n`Jn!-Wbahm~2hUeAI)ttuSoHXT(=9X{!bMVY5 zzb1>@1$)Q+L|ILIdt96vzkI=QoQ9@N@}6mh#q|MtKL3SD-?U(|qaBCR$nic?(Ii_5-4MJ*OR|@{%}f8{ zdfxHuvwd^=T=}hQ~Tp}>~-$ZME9=MadC>AIQPY;@IubLXenQ~XyIiCUwFB^ z;^d+wCC&R@ENqr}HC$Wl?c7P4nFZd4Z-}!!WO;B2Z%FeTb%4|6$~`+_;A5)8}Bx+Dsla|^y)JCv}a|Kw^@^S zR|EW?PIww=C_bgL*dtwccbpX!`4^v;H|yWatHvD^(ssF)RbOsi<~Y*~d;LXb{O`zL z=4x0u&qY=vU{lk(;oEW-LV3=3t5=n>SI+Xdd=T{^ld0jZzI3P?GZxR#+U zIP|m}meTVU7I=TYM14|WE%45M#k`W%VZz{bs-=SQP{j;|J+E5jkmdcdbhNwBF<=ds zm*1AROh#VU@Ay(|Q<}W{FaGgbjX{~sUwGH1yl`}>!G3LF1oyOqJXaSI=ctTOt&gMD z`+94g{cQz4LsEv~~$=?kWEW4#BzC9mvB-ano1IjN%-%^$dGU^Bc%fd}Cwqc>vF zksqJQTaRtEXYBsSF&MM|r1-GqMC7#XSIqCZ|d5$yU`zpEP+ML^5 z16Jm_hPra>GwpnX+Iw2eTXorWr8(OnchriV7A|jeTbtN6=Hg~9&(fB96mPljnu$}` z2yg2*DGhT6X0`Rj8)JFZDy&cZP|nlss;Yj}-lgANA@7iB%<;H+u~b!anX+~mIaOUSNo;Y;=NIl#$( zk#qD$KLUH$3Y^g+f;UoLGWKL#v%&)IiWq#3yiIY2e17mA3d@LwD|1rLmw7jrJa0`n zTjtf{SBYP47Jkpg;#s0`<8qSNdsKB?f?6G?#Lvw!?9o`sIcY4GHc6+|CZ*CpO+1iT zT#7dzf3aLEnyOt&2WM7K`-Yn-7M8zhle<&<&vNXXjCoS1%+>yXdT zZwKBD!0T+*BTg=BWaT53d_z1&prbkho7nN0PP>}8#Nly>`F5ml(Fi?1#y;sfyh5D3 z+OvW72&hE@*`R&YyOx(>Uqb8s>8_$iO;ZG~c@-87-V@-fG51hrZ>-Z@=FZG=vIrqj zu13xYb$*3ihxvn&F@wiqPE#Au9!<*iobYrrEDL06?TOB*4wXFxnod7O9xVTZ!wCKm z5q^kpX5zM-qhhiQy*L)KD6&oQub$~HBYwpm-k$A(r7z5x2YM9fCs-~+tre!zU3g#3 z`c1LB59AgRSdf^5niK%~j-?`f-Zt1vfba|J2Bp#<)rUw`f!;X`8%Z2 zu-`+vVLkD^>Ee;@z<;FMc2l~yZc3N%AL*WD>Bhptb~*SUxXoTQn;&g(L~xt8$<}=)+b*7@nT8i6Eh793saM(u z@k5oKzJ7i+U-S%YXsDru6M;|4jkfB>t~1Qf1aAK~+tq`d@LwVG^b`4IQjWREG4*s+ zV_JtZxvQ;YQb${Yr=Op{jc_G!dE4WS$C2Y;c>ARqq$2*$XDZ0|Ej*D)BbY{~3b%36 z2p)?OeCAk1liU&SfX0_iYgf7Th;cofGYByT-Rq&*d;&hJBrU)0wrqo zXjmEbsJ1jb+Let_(UvCDQuK z2Yjv$d?o&T1h0IjyH2e(7hg~-&vMr`a#n{9V_N!?VyO`8hmgT_GnHzFlM(qGdUeow zjXecro`Xiqc~@Ec(;5!;XzvFFCXLBGAw~ak$DgioN&jH>B$7CAOK>LIm1>$y z*gMsP^e%3-=A_dg{f%uJh#P`jP~hdurKrjVXQ6Uq|4XS>AeHrhrg9+F#Q%>}b3+;z zv|Bt*gSAnE@*~2G5NFZ1@F<(G`6155ZPs8Np!I{=sW`-g&q=ER{I|ZZ1C2A1#)l;& z-+Y@ZVs@HNRjoCbRLQE=SIHlv{ViTX{!bct=cN&%VJou^ad>+gR)+{IyGeR{s++=2 z;hal14rhglAK+Dv;jC~+kHU_&GG?3HT_>SKNp+!}K?Lsrtgf}FiNYDH2aO79H7ZkP zLM(U$F7VF3bXNSr!kZdkwS#4ijp6$xkS zSI%|W91U~yPjT7lEgA!HP@P@cx6tp6G>y?TsYtUPY3k>sJ+;X7{E}>A{|c4y{)&{R zc2&%H>OzJ4xn0iG=f8GRP9+X+)8FPibF9jtc9^{yc~v>B&7rR8KHPN=jmK`m-&NgZ z#%~TRm2q`^ovcn?r>N`f`ipRzqp19`@>=nB%QDx|mGhd<;mdX^_;VNJ%5&Lv=4I8| z*PFSMq(?$i2}<~4P9pr2Y3yBHflmI&GL~zRcm4%4%9hE^<%=98sKcUi9(!X*pX&Jn zS=;xHTASj61?5NJ)hEt#I)iMGGzPmm-*p(5aONMn#&q_ar0@7*j>@sf@ys!^SAjg# zSQ#z&mSk`BCG4#r`7)Q^>M=QT?DVSBRL<2vQ>#W^qo_$lyw0vgLLv6-w_7gbTh83{ zE$R4{zFz(LYYvP30;CP6{Dx*T>PhuY@=&`-UkVQ1Vp+l))4k3MmL+ohK6!z@2dCb0 zYJn05?c=_fqcFEYI<2xVVl919_}0&P{kQ>G^#qhug<&p(`8a<0TOiFFMr{Os1<9?Z zrpWu*dA@!YwMzpedTo~-^)}^sY72R=-;NVD#TluMRz)ni z@JrBNmpSIT7NCtk)Nk=CbX<<+B41c*6Wp=UN+%Nf5e;bIa`8E^7F~k7V+5a|TK=^_UUF zJ7{O9=(bjI*U~T#4cQejX~D!8T$5h=LBur+t;}X32lwntrOz$zjGA)@^!aYawdhR$RzVT44G@YNqZM} z&B_heKUAGPe}8pFNpZ=vl7OKx*xfn3VdCk@wyU`S6+Q zF_{N~cS3vZr3i=G)A_f8oq{V);>+ZGp7z3`?D)3D*_yTovsG;mWh>f-WGl{dUNv5c z(zilJQ3?%3u43|V)G5|GuuulCvj2e8m8^QHFpCtP%KoSIoN>kqzHn}Td9HBjzM=a& zX3LwdT~1bfqw44bUxKH*R(JA6zZ>4^u7GqL>$~ImWBTL7Egg1uS7tY7%ye)K@%ALo zUOl%G{jXX(l6M8E`I4^n9;RSqX1pvWIh3=lhqn%pc+!_|^%%Osp74yNX{R$Hf)zJ-|lN_`5bDXu^2Z(Yt8P%N(-T)}Lz|EQnx)QqQ46Dz*9K$qu3ZOBI1 zi#^gxH3&7~T0G)2oUK}3ohqx>w^n1s%xZ{-G%zkjJ*8!y#_Dx))^@orHX7R_=IVvj z#+4=QGSlU18v7;fyxHpImdm_2vs#MVIV+{Kb~|-nvtN#zC*fE@bWIyJYwrbsLqgJE>vkIhyx6oJzAz8hd~H--VVIj!T(FI~nk=)_!R9 zzV<$z5A{uY?aC1=H?=D?dhgm~nLAe%cTNd?1&l4z3G}4Qv)H>6w#!xw5{2M>00D!4}7$;U7z!8Oa|4$P31r}VX=+_^_A z+6()L8pv*NcI3Cz+PSQK{pUT!<&AB-&i&NL4SQ%r;duo{WDZ8;`i`;h4H?0ozot=p z3?tNSO&GINS`KvFEx!n#a^SJ%S(EyH!#6;F*fPoMtSaet7Ebc6t9lRGD12KZKad(%bfWm+_i8 z({UPtm0t_(h)bdYbst)e)~o4n&+#}g2U1-+uQS=y#*d0~e=FAQ#kkOB__eL?qjcTZ zeLb>KiNq(h??YQVx$XT9MY0zECnU$=|GvqpHpMl$mTT8=FNg{b<28Tkq%&^WD08{e z4IiTD3))R)M)IEWs?94>&+(&lZ3iHiptezV^x<`;zYAx3ma7xaQV4oxa-nzVtCXfb z0!~tRc_YG}p>aO8NyqHy_pvCZ{#`f$*>Lg`;C2>zD5tvu$4_@X zevC%S3&%1__lWm6``@j$zuS?XtigGVgM20luR-Qmp>=Y2k2oE=!e8{r4i%%^ixJr& zI<(L*2cVSX*K#c##D{?ktGc)b4H6*UnAymv}$;p7rPem0&DyRlfmCvB z20S>fmG{l-dp>hJ|h_s3#UK4`N( zhAm83^px7xfW2O>4BxpEJ#ktsKSz*NQ!!bAwY~!NIBj8G8S*&q1?c{LXh6GL>TRvw zv(6g-nR1euEg#6YX-67ypK?~LFwS!{EX6JmRx=(;Ig{}`_Jbt9KV$h#^8yby;l23$IoT%fD9LPxTt4lP`RkhfSP4(;~+=UO4Kf1+THQG1KLVn3bAq! zDx}LIpebZgw)?f*Z5_}}wpu9N{dO^TM$`q-oUB%p+GZGV4xsRRf6ky;-@f1fA71Co zIp=xKbDqoRd7jVxW3!gpxz=z>O>Zm1q(0zb#x3$OlOFPrUf+MYYNS@7rneww0W{|r z|7)%?sQ|K0n{lgMd*YFxb$7k3zEyE77II$dhR`8$>v)7m{#hWFPmzl9?KcE;Ur=N zSUc45kZ*rrsgX_yUt(RYvCQw|gY9Z9WbW}+7WHgp&^zo=)RFP6f_&hpWsaLMB{~Y< z$85PlK>|C2^zfL)a)`}H^j1ne0_Trm^=Z?+9_c+jB(}B{m|<7+2m1p(Z2#~XFaXMX z(>}pVIJgVB4Wi|JE+fTz0CmEQRE)uu&e-L~n|V}1zQK*SyIlY9*aK4JytnLe_=d(9 z+r&e&hxPG(Jy+GR7@A@%Uyl+I}6<4bOxhT0Ce=gxr?p z!1%Wd#cqPp#d4pnFw&Ds;J2;P^A-Ud=A)8>C7*~nki_hewp+mEg@glT3SLCVIRjrd z1e#Iwj(&7lJKd*-O3?>qM2|Q_&kprg330gF*Sr?8h@`}7 zyY5^KYQ_7n@n!fO-DE~<=&JDjN-53al0*w*&R)r{JhGy2){!+^*TlH1?Wz-zzEQ^6 z*$ti9V@&NTUnO$6q#WcdT`>}OIr4i4q=l9xOk1Ebxz1+ml<#!wBIHY#Qg`(&D{Jq&uf7)grAah%w%}8 zpf{?TE$>^f2HTvKQmVkF=e0LV!?4CwVV3R1Rc+p-iG#fOHG8C#`v8|NYI zP@0vjU(J;nY9t}gg*@z(GF&wV;y`IXJW7#JBc)@_cLB>GJc)1#!N%SJ4G7y-LzN_8 z4N9{_rR&;J3i}*($x2uey3qdRp!cbNXIiGavmarNY*zNlaE+aEjaQ`HlYOv1*mHk2 zU;ACdg6tJ{DmzbYd_=zjnn!rv{d>DhS~%}{Ii@ZP_`83eOM1X+d4IcoGITbeONVC< z8eP&u*1}n|XVPvG1iTJrsP-`a_gsVNjK9f6>sOPj5;CO)wm5%Lw9S9WmF-L_W-^wd zre4PGcdfGnha3#G_R_otzEt$3p|W2JB^G0LGxO$5++1ZEf zf9db(;oC=<7Gy8c@;>gwDANPkk7!RyP`_(BD$SgCRLZq3^~I#0lxD_6x8;py`lfZm;{0kgD;&0MwC8lHl*9YfAw}m2cDwYgqoqM@8+Vyure%*zFOj}w zSkHpwjs}b_m)pE}RGH+ruvmH2{4SfK^8!~TeXFmLzIQN}S&r7VKP7zE(3w~!eQ!aV zEQ^u}W{%>Dw1vQFkng_2S{OtrWl}e!@W4`Kejv#_u3t0Fw7-#N0rspGh3J^M@osgo zc8}(jdD8eo?3~Otk;ds?u349vSv8U-W+e9Y_~yZe!SU9nmw@BeNLQIipGMUC*fg8} zAFh||I#01J)?dV^JvGub=1Af~yR8%ZHR!UI28up-*rf#yFwnAG9_!`6_#$~4&!l1+ z;YHZFr}E(u{g*`JP9rX_=g9F?Hl>GCKZ0h||KIVx2jiV*T_%tBJvWVa-cQC`&S$*u zN8^3Zjq$z*8U!kHUCEzxk%|<^vI2nZ#kWzj?%! zF*Opu^rs`vTYqlEBZfwt#TZMaG{#aXjki=9ei9yM|J@fpDq+tIe12vjFj!zLdHv{pA%D*6SW9a3vBfmkKyd+^IHo_-z@|lb|7xG$`5-6e z1ft18_Y)e5^|138Nc3@Oqmae}Hu{AIdm{2^T1n$*VKU?Yy^G-VlBHgj+TRY#=NB#s zia~gMC0-!fFYNTaWViXZyGFV3UK{ZxKFCqD5>CTrmf^h2dE%+qrVnzqoKPc0+5Xqg zoamFyoWKa1d_?1*UN~z!59Fx4coVhbLG7%(%GcFMy}~m0GGGyH`uSV7+f}I5QGtOc zv|c^uj&XdD!{Z5IgE3yh(wDe_6(J$V-9oC6sHlHtMeB5|IIsU7quPxbbytV!nNDYYA$OOm!H`lV9*KAo> z6TUNaCS^HLo}9kiN!TH1x&0pIHZXSd;CmL5iM zPE-L(PuU^8W7%uJ+!p?2z3d$%lLt3M{vO4NYLPDGwMf3aH1S&tZ}J3dgIJaFuzuwY zt)KJob?A5cEQN<+AThYN9lL>^aOCawSy<`cu{>wbZr^Iq7n|k)(m>$|7Kf85wz#o2 z&!ZLgX?tY5+E>&2eO`?uF@F!lDxbFVXUl;56Ry_Lz-EokFtvfM&~s_3_L|;+<8**k zL4OeTq0BhGvy_jzyDkAVLEh@*VUS0B1D_U;_A;rub7fKxIAOq1CUxZzmAG?|6u*JKGCIV|9C)a!$T8Qo`uje)sE$Tz+b0;-!_(b z;%k%HjCtM~DPYM@{&ioeG}^QC?j;SdAz)ez^RSaUlcSM(8ZvrCdn+_DreQ8J8l>~t zGpV*tjCHuSiM=Hv<9icy_wJlB;JhZ#N?n%K^1jI-&me3p2p5hwW&8EOw0bO?=b&9K zczeI~T_?4!Op+}9xC&O5L6>lPewh@qO!W~p5VU0axD1OoKl!}$UWwK-on0vL;CHH^ zC-X6S>a4{3pc_Cf16IYPz5%RM*`ddq0}Neraw!8A!ofA2>XF&quJ!bMGrp#fP-yG`>=m&Otgi*Px3WJN zthG;vd_e#gZJ3AVS4zxc=aT%Yf{H}&icb(HIns1IbY?*AdCZGx)=1NBpgoR5$C~m_ zKz`Orv_*`HLwxeKC3Hi{V;tx#^3k&<&?rY#g9(Q#&GlR2zB% znh3`PEBP+hFU4AD#mt8-%yn3O`53JM3UP+J67&+6!D7wA48TaWSeUU#rNfw!@8M{} z@s$kkl>vcT5ZX8f{GK8@)fZ3YVjX&vG6jX=2ioSmxE)?_}>Lh{(yLaXTN3icepy#uj;@ocN)Ib2nN6d9n#PJ z_f_Hnt#j8%UeH7F%_B?^rX6-w8=``?w@T%pVTnGa{$S0A;bXMd!g>Z^haTn}=+1>X zAu7zw$?Rcp!3IKq?+0%|-Umq@#H7FCdFdj}2R4l;4>dF`Mu;<=liI)DvhrQl{N>|{ zfB-HkG)ID>KNYo0b(KkJSpT#0{!1D*?+s9sADQ0({iwtFVM{!6%*5K6gB+sc4bXXI zk|S^BZ&t4Q{cnE1>g(Tpz3Qms${YI|8KWlNDDW$cmNhC6&2jq`80$sAYZ(96GEA(y z?>Zg}-9*=e=v}OI8^gQq(*DZ+o)8C^c$ltW6EzSz0^dkBt6MC!--p#I*~rz^LQgBa z8eWGA0Z>8EGXtK9`W~z7zv6!ue4w{nf3^>6$G+K0aIiUP4)K7NrYEZUxvA3<5hLXa z*7I)HgH+a{WUXhJbDnd4emQ)`ro_xh+zzj@qs2Cf0mcz;OmZswReglPU^nT{a!+)V zZa8cwVYmH_bS7tgJMFRr^K$FzlZwMQx^DI!DH{Ft0ZJj*80k$U+QIYdzKWnGLoY+f z-=T@!Cjd|U(F`oZ3@pP8+$AMi))TB)*bKmmIl}y^UDdt^{vX<;vLRR@i0DPm(Uy!x z`VO06^b&p?#CzT08i8)OPBjdKfNhC+=-XTRp0!7w(19xaE&67rmG3;lH`>dZ=`E@= zVSeoNjs{(ZvMmgCEO0Gw*KfkNi0}7-W!$|-3`xZb@d3%~_y(&S)j%^b&rl9_p?4 zuQ}W?fc>ME(jmST`I-o8-0|QJ4TSdMo&VsQtg-827>6O+4t^ORQAqJ&e|KdRqnCuo zlNaLa;0H6Wy9xdvx!V$r+4M&5>f#bHoVEk<9Kr`{drNXOhy}#>ejz?B-REGZ`~sdu z-$C!ZVn5ZfH=z{IsD~c4j1$@M<9s9LtfOz}rz8QV6n08GnB8KNn<#nuN-Vz8+3OOQ z%b4fQBjf9}0skHj>u3K7iaWY4kG++hN?&@_ezJoo8JgGB9^K33V#FSmI1+k#=mFC| zgN`eVIiv7!Kp&lo)l#pS;0qY;esVDbKAaS%7urm@dMU1j>C9$SooAsbKD;v0ua3OC zFY;=#pN&p#p3&`k^tJgjid3Cm#`YxfOY%U|e*_-dYl~-eGe~=VF`LD?GYUHzvU5Bg zYn#BMhRsUjlV-%YTJ9p_=C(zBUph~A@+>8ZUhNuC28 z0X9O$79$8RV*meUy^mAvjkEL`x0#uoL1yPjS)uvpk@ht|GkiMc995sByWlJAz6026!QkKi|dmSt2!JPiNb5#npJ>kwN= zA3ioKQGl(niPbpXbEgwyNR;S8ZWBWPJ)*aylXn@u(r!2g3<`aCpjr zMSB^_KZiCy zO6G(kR<1xS%2h(E#51ZoLuJy?Dh6nPExJR?`FQ-U&|>T~`^8k>Xm_){ zKB~1tVi?9W(ihRmDJO1v0k{ulLOtRWcIuQ*gAReEef0o5v+LkXCv_caT(7L-Afw!B z|JqCawJYajD@j`9nVSAf@asJmuAMcZT>^HBbq{72XKTQJM2$HK3AunQcqO2XU^$J zSdtJY>DEA=U-uuwl?K#OkFP%luSl2K8R0K)lgiPj@6^+npid&61B8=IdjOu;4G|DF)_mT}TcPow5?i{}DT}BI!0Y@%U%W}ksrZPNN*P&M)hn~t6O&w{gP+pQ% zsOpm3T8!2G7_$ic<_?Y7q#I*4erU|hLt{3|w*r2xig5Ta&;Rf78}WaP-*JrJJAfHP1=* zPzxCW={NmY_7Ij22WRb(EUw{@jxy1a&AYG`F&c%adnMvk$hpB|x}$y|Wa`_8ad^j` z+I*|X``)pa<98o+6&Y91e`!c8&Y#1k#bHg*dgtV%d!7W8%@(mX!t(g^)i8%?PL9lB zvMk6+^yC2Fy#(F}%#G$-$GZR0IV+ky0ZD>y9AM1`T%2+&cXm7#*ThWR@hsSR_NEQ|^GiNL!P9ki1#_z{n&T8gZ!mLe)?rRKDcG=ei{ zf%WyY!~H#hI(+du?Nr z$kPaG3v->w7IgseN_V>N;(-fV-|4?{Wn7>33i9?|F?`&q;)$~Sf#dYFn|MwOhd9V# zp3|aa^$^bqoOFQ$HvkwPc#BtuXwNX-%U4tURgBmSTO?A;2!2Y8N{85Y>1fwM?_#X0i$hcQsT4V=eE z8I#tx+==u@hsIXWVXWef)Q@^^gfk2BiKN5`hv3W3`KZ|{M#E}sd>?c57-DQjJ7{lP zkP|rfg1aRU$+P2MwM95-|DHZG!lCxMu{LMPC7e%~o|px##q01x_EGps%s@zw2;)EH zPmXfaI%I>q_s4VSyKBU&T=akNDoZzKH!0xXpI@&uA6W;TPZPJEep^AQ_dpKGpMp$N z;M{Qz+{=3gWUCgEsh&|QN#m9YLkoF+=H6r<)L;5s5Ta=jjW@S;Zb*T(9Xfi zhETS#uOMdGvqOL{9k~(M&T57tNUK84*EJ zUC3qym7iBtLsxvKeI~T4Ua`->nF-vZ1kDx5Rcc^K?8W-(Ak1YwaRn>fiq2=a`D+bR z@vG7`t#@dAk2)_vM#uTH`nWD_VufLy!}N%*DZ`=nr8#}F^iGqQ>bOu$>9K|id%A-s zeo{M|neH$@vKV{}Hp>jp6C9+sg`j&b942Y?bxjUPHU-k#B>E#t+zxt=ORJITwh_>u z8VD`Kj=T>PGtshH>*&0GU3xkA7KJ82Vyq%Il6JRr7jzo*6#EuhkZNZ9#|(Ox)n(6D z%#WnBcZ6y?-@0IQM+4EI7fABL+@Oy<5YSSrv1w7of zm+khom*?BlUCej`R;v+S@ZpRebu92VjWH2>+*KiSof7l(ngHn=u&+$i?}xW&#U$>+ zPwPN3lXUlCi4jP@0WHMa9^{N@yI_E(g`PO}^QcFWs%aicJHvRH4h3MRJQ+`#Q((+~_BLWE!=}qc5>*+o)vZvCNY-IA%7F%zoUl z^HL;(UDcaeyuP^B9trI!c%_0Ls>XHKX+y+HDoQTAG1a1>c8sW~N~m>-`Z`)U_Vngr<}7qz zKIbW`paY-wghvA__V?B?M!x!ZFe!8tyq%+1O^!-O3;DWeQ0lkCJL+s*ndGf3lTOq# z;}fvvC~B2;%uDdW0UujsQlBHboih{7v3~R(*p94CrggPH51f!fa6<5_v63eh!f&g< zWmcIMKh7X(Hu&g;$Ae#hgLo{DxPm-dSN z)}xW8a*4^qx;Epp(B;3JH>VfS;#5GvH6U1id)&Ee)Rj`JE2tA zk+&iSfqCgP*Z`H~D@B#lSDQN3i4vrN5_sFv`|vXg z7$}_8vWZPqLVH}nhb8u5?ekkPm)L4`9U@s|42NfHcAsju!t`0l*r%Dud9)KFyb9kz zNoUg3B|3QD`|zLzX-_6#3YPFAm|u|P@{CGpSmra>XFO8M)&=g$Uf(=;s>o#TOo64a za!O_I7mxBjJelv2^y`>$F}{d7@D~72VB}j4SY>sFbB35c>Kv>cYfuv3lmb4$-|U?o zD%$m+d;9H^&oUS%(dFz5?zmF#><%8qnHhUP661S=zY6Y!b+a>b;i75o(oGpnd~uSS zeV?+31@GCM~5yU*{1e}z&h z%2e;X65Q>lZ^d5O3;FH_6QXRLO2TM#As$q{vp;yoAAU}dP>OWu^vd?HBk) zm)suHsYSyZ-`d2zi*Fj|t(k$g%v+IG{DC{RxS=T#CEg+2PW3gL+_Bpl<@!>@FBY?5 z(tzB?;#fC}K7CA3+$!9167{s2N z_kzo=FlPD9XW<2+8W3Z)iixJM|20MR_rW7Qd!4(Sr$V!Ow|-I6>$7rMyq6@VK5Ow8 zdkI5^X8^{(v1C6uePwGk9&>lu^8GGBoa|3-V^VE?CsGpCGn>f@X}_xm?-2#*v+m7T zbY}CfJh#_r757S(<<#Ga{tahy;cLMvhVKT?=|KTpC?R@=)zH`H_LX;4+gF}rGl3&` z_oH9*DD|XtHfC==d)ssN_nN8H^Uv)s-`6}i9(rMHa`Q6xCvTWp>rh2$>|*88s1zn++&T1+l$~QbySkuVtvhKE{~0`v5mbvPSMkr_M?KHlqdf#irSLwM zvL(&GqQ>-r$@7&E*M5u_CReW1DY(xj- zqI&n%O;t@?@m9zju0o@_O8TXK9?o~@Z*$LElh(u<=dEZ3oa_AB^EC4>U}iDn!jL}> zU#2y2*P=qKiOaDjF2I_Yjgn~1;nI0;61-^ihla^(#wCI_xhLdbz_`5cm&Uj?*k{N5 zm3CmpT!J;E)S>W2!QTe#@!`9gNt0mvYH;(IMX-T{Jv%Q}FlwKo&43x`)chV{i~)%X|XN2Dftn47UM~N1irK4%(hZ@ z>6#^2v5z>HxFNmC(0I2?HJKSrW;K7(j_=dgEx-kB49nOU1#piP)^f;|AHPX!@D!1L z`Al2hrkOTPaZSI!hv^?~BfXVUcan3M&)~ej{DX?&<@eZ1D)McS**nVF=kjgF>}?GR z?j_jW{{t&*3p8;eon$+xhcyagJRTefOmNWXcR7y-rGTO*e*IC%tQ9@U>&H4sC%tgU z(sQIwaHgV9>zq8kW`^Y6RJ_bx-8)l{RTccJdj}nkRQLY;7Q+#wGQMS?=9!GIyk-a4 z)6+P#U?ip;dO9CgqfXW|#qVu%EHb#sF4P;E)->&XzF-Nolb&fF43$wlt68w~sAtBi zW$w;y@e^QW{{rkhyy&ERefdF9=?A3`^^0v;<#TL_*$1V6=o@hrmtEJeplO3rP!e!2HhpYNkE3m?0@YXn>yU1NR0y)WQF(5 z=_upQL1&Zh)(52Vmhdye4JZ3Qc~vfHNV{<`bhbPvso=T7tWHe zr-!fk{Mt>4O|9S`81f5eP4Tzw@<5-t@X%R|%olcz=SAlTzec6-Y8L5%JH91Nnn$|f z4lC9AbIc&UD^e_RzW^^y8fCQChS{(~Qj1PltJ}rn!Qp}bnitl#B>SW5I+ySk#K?ED zu145z#N@$Bw{4Af4sV0KT47w%fv`QHY(+c`es?Y{q|t%2;V?$9d5~dR3Sqq+TRvJ; z>>;0;7I;R;giJOp3;Yu(S4tlZzK1>!{t|waJ`lPWo^D(i;oA<==*Ell%WJ{!7r+fj z0cRi;9D)gj;Ne0C@K=KllssS7?i0X^NO2)@z)sYD)<9?$d7OLJ< zfmrsFQa_Vsg2$74;Ck8P5Mz+agni`zMG4iT?oXiZ;Nv)V9DrRYtgA8R+Yd;&WlZ32 zuDQ-%@Y++FZpXsIJuSb6^`xJJXGm5P-lp!)*1oZCN7$Xw?mtMn`<}tTcV#+T_OFuai^qu)+pNi{b!at zOT{y=L&g^-S4*2Aow(QAE=5}Im-u?(0Ty~vO}c%Gz&-4-(EO_zw69p|)Pl#H54&qi znF!wGI$l?Fn8 zf+Z?>2l&&q_b+KMv$r269V7qTWU*Ru9Qd`f)%mBMm?u@Da{G31czzc4sE7>SI~^90 zEYJG-i|VvrF0YX$Snh@`p9SCeaPp^>Md;WYxnS@Hl81CN=WR^SQSHLpUB(cD=T`BA3#R2L}Vp_|Lx} zx!Q*!B>S1wO&O1jQAeMwU(FYD(6l-ZUqQB}<@t5_yBNjEz4=KM32G+L=b|Tzp**!W zKe58@*KmnjUt1kf%ud&3FkQ!8=P$+ir!W!B6lM)`?56*>84YwB-yhJpGoF|OKam(I zp)yC&7VW8)o);G9M0j3XZE`9CHuW?y-m1&Y7CVCTuUuTo`c`Cpx$?Euiok3+<-#M7 zmIR|i(?q>d?_28RO=bIzg|5MmXxTnK5YHy&^Oj?w9{D~YpSP;tIu$hd_pWw8^I@3f zHD`ITXkC6#UgrCAf98YZT?;7lYM{Q#N4u_Tk+?gex2qCee;y- zhi`g)zxb$}nTg{|;oZ;ou3k$0CsY`gIq<8m?v2LvYtD+q*KfKvLMPU=^!5DM3X+=` z(pPv1&bM@b`u2|AnL^kryG68OJ@3{}@w?l9T8~!gTe%m$HU79i)`8afp)W|g;D~e- zv-x_jyuLcNm`hiB`1DvNlb`rZTmKDQO}=JO%2oNB zSE=W*0z80xZE{*0(oV`(Cr$bPUYcLA?E-j>6NTC)YQ1t-Rl|v3R@d_UGuvKLaHkrj zJj-+NQVOpev^pk!>CpL1Fi{jNc2gbbZKtJ8tpYVl`{Lg|XMMyYXU9(yqp-fyZpJjvNoKu#fztOWbZC`r zI%}R}w7>^7Q#fm_KN)8acKn5#$qVe?ImRE!xL|i0wh877s(bH64o3FHxMA|*A{F?J zoa{H3F(z(|5aaK`+bL1MCv0eEBn_1w$ZN?5BWa4C@Q zPU3N;NU7PV^8J!|Fd_EI?+kx3Ec;~xyd>~eRmN#(m$|$=v$ZI@2>gULHf=2EuP1;# z=wR*3!S5$lt!9P52?jePNTBLCIYlv)!U_sGg*=;KFM~yEBy2ZW`5D>La%sa*j*?TR zM>Z=>yotLE+h%b4^`Z)?L?x`ScPymxb5KRM<{;G*sBHv@$+kG{BF| z3`2=DAKJb11->ZGRw*qI=zPC?en37yDDam#CfvU<(A8SF4HBVVjliQ17Z$l##5IFF zfw;@)Hw9~ay6CfDbro}vm-4IG0p)#mCS<}+i{;W08A znne>}6K_txw|IpJiuUe`Q?z4-XaMK7ck!%L!Q08^OW8QZ2M%FZPe}9PY z<&7M?PaAN3P2wji!7rw$6$!ZSk!bag_OT|bNO`}LD5q7Eg)!hF)H9 z!K(RR^2iqn8i^MSKl_xQsPiWLYzk@g9EPR-zq~WVk^2xmYH)_w5@56jT;D#}5>WAT za$F+Y!GT}PP1Ji7#ss8HM2Z$EnvS*56!{2Vw`}%OJA0N#u9*GgL-@EGyjBzW5&i?} zABSfw`08=Ee+6w&dxy)pSoA^$p4G^0j)NSVA};rbo*#OLT1xLgM}6XVL+@C{uP(;? zY+K@f_9?Y}_|K+<+pdw@9)nhWI1p}o9IoFRxVi1T+;)v|I8y$Ml%H=qUrn@vX1}bJ zf<90+GUgee7W+d>&^}HZv7g0LdNPM_B{^gZEM8OKBc}H_OmHB_l*Xvo;=hy5xAc8qrOp~Zyxe! zjKh#({9pSr8nw8aj{;LZyvNa!gorKS(Y38NpfMQI4J!+llY8; z!SFu1%f{Us_}yE;3Z>G$d0!UL87q(wKJ1Pu ziMHO>8=UnHyq~0#1z4mwtc|RnPd8ZMxvJ;NJ#KUH9AMPMMYs}72$8OH*q<6%Sgn_3 zKvZ|7_<2FRc@Frl5iY(UQZ(cTLYDpvr%+N2nlTP>ZN zUU0HlrGSg?dIF_!Z>uDBBJ~P0W zwSIAt73($Y)!A7uatZ82vQE&n-QKjg$nNGlbNJeg^c>oi^0m1j37(ocFFP>}`UG6Y zIPb)FsT}&+Hg-{okpE4{FD-wn6;d<-@{f~JeLQ3C4fb9s2OqXKxHdq#FZJ=?1y4h! zMpp;Hq5dwo19!pThyb3j8uwj(bH@|p!3{gs8z~1JM}=KAo5i zE=pAcWOIH-ARlVUj2=D*$Ob>$tJPAjupJiq)l#u-#e~%66)B8wMal_q0;;9EEwsBO ziy0Wv)hGw}kC~)+{}^OVG-BbH(4aNJ)uEjcGsML^pE;29RHT^HM7-(<*Ki-#?SRy6 z!(`U>pB7}^3$ z^moIi?0hqMtKYCf3ICc-d{tpO7JMqiq)dk|M}17+E8d5v68DeY_i5-- z|82Okh@T=tdqzP%V6Q9W>{E&aW9*wIJpUJLLD09#RB-@MMy>t0VKMw}SJ(j+`T|b} z;D=W(_a@kv!jmAZc9_qC`!R|eCKDX(-t?6A$>x*vFVV~z8FmM{Ww>|P_FSk7I>H1i8#$aPVa|QkKhPAB7x=h6GL-ky;IZAxaKHS4&-3x@Q10~QWy_0%19-gqRG|S+z z2exS&CJW*(*Bc9DZ(vyMG=~-p;mWPRm1Em(EOOTzCVM%R}4W_EY&P@LTePUluJcq`O5$OxkUpKP6T}H-)qex4L6&+wF0lQt4@d z(nYt9SI*Oa)9 z@;1QFBm4*fhR~PsgQ0ZzH-dc{dNjOZebPo{T!%^G8V5orz+(-xA|@p}o6dGFB=}xGd2Z&RK?3?0N8# zv3LdLeggL#N&$Yog4*ZmWm8q&*RgtSMQqdy1$3s8Xf~rK!@XUUXoG#4=ga)Y-ei4a z?`TlJjlBY{OqThEGw_O0BW=JAEAa4Plc@pMb3>*8IbZmGF!c3+tm#@p@D(A(6fw~G zU)>yDwHMWc&Sv<-IXS^J~eC~pU7q6xAk-ph8zThR2fJ^I8td0$ogbSDtG7HiO6 z^cg(ycqqojU?^vhcFM(@I*Mw^n}S_;g7axkybL`jTH6u*1YvQtS(72 za>L|ZMe)8E$O?ve;rUJWp@tY);L=5TMr1^IB4&Tu(E1>gq3qBAEBbVhwSX@3v2u?n zQ&XFj@WsHx!=LL((sv?%SZeSh|2fF*=Os4EfL-}maCE4pVHkE4;!3`DfHB{)JL6Ra z^n24^nXu=abnw9F>M_;dkoV?WO2mkEg=zFYE7suQz3N*O?PK;?M=4C7hKBW?lZxsS z0}O}RWNK|V9GDf&bWJHef63s_W$t4hU=}gIVwN$xnLW%l=0&EF$>QH(-esK3Bh2@> z4&vxXV7Nj2P67e?YaFAviQHz^#XikG$J)7B+;%+sGkcKzfc*!nesh7D-=4U@$aIx)XHRJaJF& z69RVGYY*WLvL`7MzqF?8xn}u-o=lU{@Z@etM+QUp_s{eZ*&&6=+&VCm>_Kx1eOfs11b!x5(d1DoUqcP|ixrvEY@SmWIlU^zM>P zqviCDqD0hr9-w?MG#qYU0nuBihyO63l1s1M0)IIASOsFMFWdc;E<0fhu1v{Q2~X8NNmrw) zmOXVl)^J8<%dR;cOR`lWT&>n)lfb<{DqpDNIJ;AsOiH z;wPbpPAsa*adoXLDV65d|8gkLeU^uY z@~pa%hY31>(cdSKp8otC#-EEf?vuwIm}(w*gn6Lk8+8O=lY>6mqtN!IR^|9Sc}5wGIg-Q;NPx%;xj{^VIHvV zq^A&{0Qe?B>1h|$dyiBk?3L~jj?>$d8{tufPEjj(KfoMbvo$HU*l}dNllbt8^>D`v{pUS z3*OaDW4ASD;Nk}}EHeI4DrLNu82)l^hBbbu4vf*%*b2LL>h)IWJ+S`I`X2vx zxHlLhd4!%|&2TVd6HhX^F_sH#vPd?pWH3&2-}1lUv%ZdM41{eLxMtf9XE{^hp9S)_5gVKN7bWvO0) zcv59~=ZoMW&JokZOk(^yUB7TIS%cZ)g@l6nS1`(t^?jU0RN1MHYR}>|uZJxoI6M3g z0Jkt<{_9UP0QUpG_A!qU8vp|uUW?64;rRVx{eBVO4J)-9owd$0z zn?b~4Xm^k0;7x^~^R8=3(d?YjwVDNg-;%hx!mjqdQt*c!+bVVvtc1p~<3O8?t1GZ| z{dV4S_A3oh9?DC(yzq~=H}DOUZO`sxcvuvGDq+p|E_mQeWqO;eTS#{jvVZBtrtmcf z51hq)I$tfQZ_>h|)Hdubw9;Lb@nEWPotz5Ib6{u5ho$#47KQ?}5eHx}syNLGg8GXgyz1 z8+x8CwBt?Y#+x&`zOt3rPc&$}wyrY|{sTT!&juKk*cqv!z8H}mE_H&pv1i+s3{PWE z?Uq!OIufO(;P+Pi3i!>!Z!%JMZ%M%U_ghBbSsI?j;_fxrgWI~M;4T7pbz3yJi;3Np z_`la9$cNx%m$h|SV-_XO!8ouyYDi-c&j=;bQiiTN8a|MoXGS%R zXwo$?8OuGaoD!x7wwBJk0_`9Au8ifz zMoBTH1Uz&4SHFh|x(N#Ot z+haZNA`W7r&VHFU*EKv0TwrGDLQ(1GSxw-1?z7;65aExvm)@M~SIA{8t&`U3>!dxD}W@LtTJ64_JFz%|O>e+^RakaVpH_=?IKE_f z82$e)XhdUvo~SfU^*`0ljNN)cUCX4Chce#$5!Qax$+A#2{?sDH*poy3Zc&&b0*|7m zL=C$_oH(s9yC^P$Zwr6V|HbkGV}5QHWFW9CP-S9A=Gh&S{Xto)b^g}n1?ODDe2It_ zy0pNJ=#+Lh8^~pjT0aS`>RVpWD1D`GcP%fV2waSR`c_RKSuNmuW7uh;CUA%HlhA@b z!6YCmKv(doE~?!Uh3=FYkp)_%7R31abYW6aoE!Sa=SKO^`hY=Y5kIu500$|+AQ^uw zzK`As%+F)qpmht3HgFo*!EIYT4IYP}!rZvt60KEYU`7V$DoF7n%AHj<0xW!(yP+<%FzGSFBrY6b#K|NVl5_@}9!%JUKjDa_k zIm;)ZmwOFvYK__y=TmiR*@B|GleRTfCYRWa=YVPOb&08lj}275DbV637*V0!YuX}w zhk*k$V%?{*P!Bc}Gj3zA#Vt^OvoWT-{J(Gia_sAJZQ0(f$FU$tvg9nEHGKfmZQY zsQtzq)|$Te*^4xRH7XTax=$J*lx|WY-XVEmFNcnp1+|>gy9@SZhcVY)xKxI^&*iwP zw>Ak*&aZ&S17m)sc$YuFE&RPB10P`}rFv2?G0-Ia&v|qHY_Y>Bz;>m~ePfSf zi_QOcm-_mQ1N@XhA3V!*ea2m%Z^uGQZ?reU^!Wd0d*7F?x0k6pEX4|fldZbmYOEM? zt24z_EKSkW^qgAoCUtO6CZL8yJOw$Jufmo?+Cxj)zM7sn@8S1?SJ<`AYEtpBiiA8hB86nPazem8#v^U7BiohuQgA z@R@EUXx-zX-^g#T=%;raxc_xOMzV6^jap4OZ$+=sh*|igm=`XU({b^dE|t9F002kH{5fJx~+N-+lb}a2NeOOP zB50k5uCl^hUmP^y=XkMKd7nd+%vs*&o?tU(deaLUFu!+$C!zt*S`Yn;C92y_A>xo@ zbpbQ>oa>lDTXH?K$MfBu4vcKZwv~;JUZnA$RB5hJW(%l~ZxfWjoo-rdHy}nEQ-9mhC z?4V(isPo-APSvk`?2f6_9;*3d=wP!`-d(-N9%!X=q&Iq^vMrp8opQ(2_m^A1bEKS^ zgQ~y?1+3h_ANn-t?%Gr!m~yS~2MFK$2S&|+MjGUwGd>QDCjIcaRnV>EoTT5oTYLfE zw?V3NPP*g3cZOr3*Wd-|A+G{@?&10<9=v0!ZKyuq4xm1h_pg2#^`SHBGa+0b#e?kR zJEr~-^_d~p=kfqE=~fTbiDXoQ>C@nEx`;lUjT)UDaA5|vBXUA+V;-(fg6cK^mp_iE z-GWaY_>i3sNjPQ`zRT=nYd#CE4p8cmUczEpdKZf1J0QwqMXNpz9Rj~sO>`uqAUYCW zHc4Omx^1_t&+Hm0l09rGq^P4nolUN1(n*)`Fk;R!;}YQ0LB}LwR4v{xEyOC;HqKY`B1a!P`X(sb! zIpX1AFCGld#;&%(OPY!c6^c_G*vr$zME~}7Di1Li7!Lk;nCRtRMc^odH`oj1ABXN6 z__F*Bcm$s7dp)4x>l$v&xUY>3Xc(%~$Dz9h&<>YHd;=D%vwT8&Hqvr|4TMuI15_7k zX@UwlDlfRWlk^3(`~@p|e#}tm*IQ7H7L*RPAo3LD)q1EMOci97Rn!uSMELIkw1Lrg zyKGTtd$<*o5IGpSJc!A1z0X$ZvFe5v+z)9#S55kD)BqR6#tuN2$ly!(+4nv*Qqki#YU{2Q~WPtd~r;8yQ zug2b;0^(cyKI|L@U(m{)7T93#m3G2PIPFnptR+7k){M-Ki=oP1)N7tHygq;q*)X#f z@}RdY&mI^la@Ekm2lexwMOnpHAB3kPY7g`v!1uNtfNs7^QH8cu5@s~5qz3Jq?skD& z7a!vbM)i;tSEThtV=Cl;v)i+o`?BU<8F)0oM)!8u8c(yr*Eb|96c;QOHrxiAtD#1! zwq)nTdl<7OFhOqbkxmV}z%d(?Ez3>Fq#i&IxzIZn^p0hLgCGczq+H5c*f~wI1-o5} z&RqT3BWKO_qQ|JGTA5J0l|AkWL&Be2Q0)gUf1Y=soU0KGl^(=(C+mp0uwy z8C(J$+VmSz=5J!tBiax4o+!k7>cK?r7UZ}EIe`1~<5|CLqc=?sKwJ??c)fj)T3m`da%3ohmkZ=27X5!dZP<_zR!I zz9H2X9_-!caQCY8sqm}0!}X$lc?bVW13crlL4u2(7D$R4155l$dxl37n97-bHB!n_ z@^Pc`9PHg$_*lcHL{;YptkQR|cb9zkF|#d+d&S-PkLWu);Age|Nz=IdC6k`D z&ZM)6%8PG?W||S>3I9WB_%H=&R#6jKg3&0cK)jQ7O!J&=Vcbsm9qWXFDraLd#art!TwpXXBh~`~+vgs9Q-Z z#V3x&-d%!jX=87#FncLDR6+&LXN6C2_6fRWt*FavoG%F#IDadAg0o-H!78;|n2oa} zRN#D7_yp$(#!v7qi;?)Ux>a*l70#0NIA)%dCd_*Q^bY)y&f9^0gjXAQw3!aMP_$Ap z@wPT@;;kM~8620M1ohK8t-{ULta3*NhZ%L+VIsV581u( z@ZCEhCJDN?mKZKW0Z)YKq5{4{V}M1JN!y8o3$2z?XE*}pXQrLR zAri}Q?=T-zm$5Fa-QfbyFckb6*7dA06x`EI_(H0v+Z|DRhyO72dr31FzL84EQ^**R z2QSc&Pw~CJ5B__>$&DacR6DDl0*YlYkDbCSx*7v)~; zHw(aP<9MF@VKk3WlYTIhq7ui7h-914R`hA8eUP1^$Zjm!1C3eo=Ur>p98!5dhG(wp zk>$f$KNJn}QFpmh0p}UHHlC0-J6p!$kj)(FqELe2;7S8FDgsSuTn>#&WnjDL=!BieY|R z7J>7RpGC$RQY^WSH4Mw~3Z+V=)@ZakT|`7wWMq^+K0z57$3?^|quJgnj(K_`$K>Pq z@AVwBA4g6R$GnDL`qOJiYsY9)v}3j7w1U>C9j{H*rfE%Dv(}=uYBRO5+Gs7KWwk1; zTC34=T3)Nw>a-DBg;uGJ)JAECX=AjhOe#B#&1Dy|53qS`9xu0>O)j)C6FEPlV^^)Z zfa6OXU*Y%~$G>r0#BmA7H#jci=*00Yj_+{%hyCoBpVfgSu3>B{jr^-&9>-k;4i@(; zqmzGas+HViu8i5hJjl=$r-&FKcMLAB_Yp4X@vW0?y=_vakh*T_w5(fin>pR<0K|tQ9smR|?LROAB?( zy(=GCyKa-PasATYth`;vXzyQHwBdGP?3xv+IOe2H5N0mju=Ga{?CVkLO&Jz!Sh{>Q zo~)RI*JrF-`P-%V!iJ@5=us-3q6~4}%9S_W-u+vA@8$=&58Zns8HI$?g$!ZsV=LF8 znk#N3P7v;0S|mIYu55#g;h)Q*KAz3Qdqur<8P@sE084DQ&_fk z!~bLNP2ifkw!YzgPEG~}B?4*~v=LP~Kf|BpQ&N)H!wtepVJ-_dJ-{1G$ z13PQ&wbx#I?X~B^)vdq{KX0V($qUC0@xlYf)uZp*Sy4Dwhfb7%WvJ8911gE@P#I?1q_HGiFVnD3<46 zI}{aUUdCjpa402-Pb{jk6#*rq23!7|HAOTfjUHMRyr3k1VTA~U1<#u^c^0sQp;ge{ zVFL;?mP??*Apx7CBH)*hU?z&?CMl>qNe0O>NRh!<8H|&`cmOF%s_ajb!2}s31q3OQ zl1LQP5=F7Xk%&N3TGbUFBn)8`^EU#68N!Cjae|qBabbRWX&zj;m|s{Z*9hd$Rz5bb zxUfpDZUsv#P$4QS*yQ*9YtbMd3jm6`#17gU0E`=}i zU-&2-;~qzl$MvTK4K1x6f^UDq7|BUf8#hw+3U z%-WY=`kagz1oP%iol9_D-dqW0P2mLcudI3S34$2xGz4ihmGn~N1`7#1(ZAX2l;pz9 zlATF^qQic_saMk*f&BJB+0OrW^+JXuy^tiO`+t&NjO>7#yjGCsB3l4kJdAAz{O3i+ z>Hz)t(mz3ZwgMtMYzJT$=r1eb1nGGm@JKXcuPXj`6!;?GS73Py&=0w<6GVIsAju<0 zPbeVO|A0S}=s42l0Ywd5*@mdCx-m zb2Ay619&s+@B`pl&;`IZ0q23wk9OM)KRvg>&yX(l&*)K<{+TiAr-`57H2e{SPlBc( zv&7#=;inu>ILDk4L_e+Y%YMX?{Cxv*z(DEsSK^!5H9A?oR^kgrdnQhW{552tuTd+5oMoP-|#^k6xi>p6m`*8)L{Fjz~FXTJnd{4qWJ%t`+B zoNSjum_Uwimf#aGJcU20gh!)*$={&(X&fNGPLShkVQTX06+aD(*Z{04?%`h(BI~{AdMRY zv!=*;S{1$tN_oywAc{lM+o6QNt9n-p6FU$E0qKFBNTp02^ZPNQaeGfA?b<72x=V1^E*Rzi#xjef@@?&(A9RgVr}{aIzkHnH*pf)%qalsL=PBWr+Sldb^Of*G zJH0agElN0TkCEIf!>v8(%l&tW;upbB>4*39@1e53YFS^JuaUfs6E{vI_`T9D7;BTt z7sI&}e&~(5dWj%Dc-qUK1;x{r;lGBI|f&7I^ z{=QM0uafn$Nc353mIMRk(T?^^a#sZMp*KH8{DJ)JMg^ttzx1Rl&Xnb;B{|=yub1Ew zrN1#PmHAgI{0D<%z3=ad-=rmZ4+hekDdGwpfjtuNGpAXWA1ui|qdFti)3j_^?uH&Y zg_2&+Dt?|l#*>`q6#sX~Klz_m`~kiGs`$Ubyol17A0zXAoQq! z*IkEo5J9S_n9N-RPy>HB{FHwcdJ3AyHG&@SFMvNVpQWCJ!XuS%t>RyWj*9p(Z0{{cUR(>O`~UzBi@;>RJR6i(w3g?p9ofd7IL zo}h&DyevQ9*TPTo$se%K@+D5zzSPM!-Qi@911_m@vbbeVb}!&2xEDa%1NZX{=*@{% z>14M8{tf=pIgI@ilggCYjD1?+WFru^3ve9bKV9x*S%^0Rt{U!6@I?XsIFGS@e`f4S z!297&&Sva8guM?vn&HknoNNN*_I`};UxeJFBzrDnNr1nC??UA=G?>t%fv{drQWSZ%uuwd~s^3n(J{&u6cNF|FPbfx}jEld? z;~K+p9BfX{p=5l=Gz(?%^f6pdgB_-H%;sKxnXzjGjzfE)xk%>qxJh{uV@Yjp#Y@X=Ws4USFTBK251YU8axe?|Z)_epss0an zlKL==d1HT=&o&dtIGFV2+8iz@7d z+3fi^dnyzskFG2)UWmPSF@0J94QAyP6~zd}mbI-6M>OEO4jm$rC<`lW`HS;x3l>T~B1<0RspM4^=Bj9# z`0E(I2J3#puVH@yolK--;Vd|H4ItsuSp;x&;gbI$@W3R%FE{40!iu4VW3ZFG3>)W+ zHnV|A9_;wz;G;ssX;p=M>?Za)7h#s70ue_L$)=<$mp$nr}ag-aEXS6LOn$|bC#aA^-h zVdeRS#btSpW#tug0Kpu|NTpON9>U8IdGQhgg$v3nD@0aV1y-bj(?KXxU>i*`B&57* zbW#O4iX4lMvwPA(~i!V;^IIElf=N{bgG%Z{>TMdi%4 zv;qfts2#}+2PV+LR>T~oc?GsoTON)yiwbdWnYS#zxRRBZd8H?tJp|1d+OB>&t8L*2yE#Af30W@`x&?nd?9bHVUZl++t~x) zABeu5y88{l`vW2VXKzBCQt)f$tzm1xLG%vD9L4lzlK4mm7i429A-RJw9p;L-!`>xqtc^Hdw-+m*fUM zh!3M&QXxL4-?~Qfk$fv~h?ks1R6dfD?BHI?P7a_K0KhS;)qmM%J!#>T;?)2r88r8M z1URKdq0a&*NNsXEa6!S}1Flx$egT|pL2C* zXvm?sQNUpXDeh?CgMibM4jlH7o<9Mnc_BSE;36Q&TmpP3w9`qo0R-hi1U=$R+0>kNkUU@#=C%A+m z5l5w6<|)m$Da_DVlCq#YzqF`eX?aCu9v$G97xzf6tXh)iC@))(hn}vyQi;|>B;)p? zRUm0nC9k}wq$s~4pj~AZ(kVxoJho_!REMa(tN~7CNA2sr+t*-UU9OAp_B?qN@;E?k z+=Vhu0HnIr27EY5pXBs@plH={obsZ;3z3b=VyIAIE66L&ucAy8Kp}?%I_52Nz_|2T zEY$>i88VKyAPS@sLi^fDno)byvs-~9O>^&b2rph-Sya9NU09y2yePl2s28CeFFV{( z#0n~H;M;=uB#m@^12~U-QoHT_q)*RHXL)(dR#IA0mX9%0IvEal+58(Zm6{Bf4rhW( zf=hdR zCmQ9M$`0FPJ@}Mfcx5mAkzP1Z=^+^upX5-wn953dRE2O%-*4D;x&@Euo_tovT)R~4 z6S%_vYH_^h{7?0LX@C^P@&^J*^{|7Mhbi;eR3WiQz@_ZV$T9*t=T z%|J{O$4vl-ynt1fv65WlVj}z9l1KT-m_9?CGI<`V46Vi|j7c($Nuk)6o}@9!6UJal zgMJ!m{($L@G6yEjQ=QpS%#-RkwEV*oC+m6eV*jX?#x^11$Lxh?D1J6vJU z*c7MadekLsK>-yvn}6m$oEKru2uNcE`}sbpenbOeyM#4@-WTvQK-Bjh z_#phG-<7Zdbh2X&Ahox56@PJ2DZSt(*y$CyS@;+?A0OkN!pBXAXn5R$58?S)WwrWu z@e$OBkMM(dH%@pNAG#g*P`!>1?llBNykCsDOvw_qxD5SEUJ0hWm_-+1(t_zMI_1U1 zm3U`_&HS6(?y2vZ_UamZQr!(@w}CFVfy?dl*&A!5yh?rA_BGOcR>Gy2^2d~{Ia4#{ zjb<6iazA=yKZ0MzWPe>7&87wQWt^yG4{lJgw2wG8@<*(#q0@9!f)_E!&V^A&K=|Wm zCJ1H-W)*N$M`+yTSV<7imf+j$cLWLS&LE8SK^k^%kd{3Vq+^c;1+mA1g4w2^5cW(^ zDBBj)ht(m)H-oGuLug6nkZ{Ld73+Xp(*I82shr$bKLmUl=+ru&0DcGOgiXxsY2a@B);IlcMMBfj5j)ETnK3Bm{0>4R-c?LM0kE$W(Jn+4o8S?SY!P_ck2Cl{5 z0N`J8W`X7kV}Ku3@M*yRuHaVSUnzJM@MkzCP+nF8PltRe({;czfKy-e6!0wyUV*va zRN%z_66kKop?oz0Z&C2CfG0pRqMrf2N6E`SfsX)<=of&$pvcs{b1AJz;QKgQ2Zghr z*REmjO8H_e7W4)M9}2t?X_1~Oz<*KXWB|XP%cT7db_4JS6#O>e4=VT~;14PI3g8bb z_!{7kDEK$Dfo>#iGvIy(K ze0jl`@5skAq+l6FZdOrVR$5+khs3q8q!_CatW_)Ql3#9jOC7yDh07L8J|u=Td!d;2 zl;kg$2n))}rNO!aOA?7tURAuL2qRVxF?JfPCW?Qugx~SLPMc{F3H{SVHH~y4&>IqPmGC;jkI|$_XuJn=5j9D8QIh#0r1@E`^w}0fso*n>iETlC zRVv#A303S_I&3mO3w$m275Zx(`-)_WuLfO%-F6>FCV_pep}1dM`jjc`xIlf}aVZwz zf`k)=-fQ^^d%zq%kwvUaP0Wfvh+*f|$MGinA`Pc)*1fN4WUVZTb8@G-e7>7+5H{(} z`hEJN{gy`j#jreh0RJ4Ht4b8ES8vwL)?MAlJ1}u@*U*KdMvZ-a@_NH6!*;_-L#5$4 z!)JyfLxZ8!IC=C>V~>xopZG)8i6QR~(G8tG^o=2{L&go=IOM9KjpOdPPM!5;4nO-s z(W&J4@qZrn8~>`$cyPb~4TnpvB>%W>1wfBN>OPi`pw(_e4ec*EE~ z72Y7ff8Xu(o$u_ra1k@ZY{tyA$IY?}r?BiPP9T1X!m;bvt4vU>7Id0mU6aJ~19>kq*WgDYYrNY~mEgmQH1CI^cG= z^Kfa{Ah{N_C2$pRGeH}x_G9$=f#hmt(18`3PM`dEwH_-jlE*=Fj8PiqX3npJQ5Vg} zq*RVcDN}8rQId9lf>mnkcPNo2;FtE!5)l87I&j98L@1y5T6t z(nD%fMpSSDoEnaXOd7f=0oux7U8jqf`t>4~RaL~^PcLH2`xLPS#|qg4+X~r_i?Ovh zu@K)7fcxCWmOf)+uG?+wmwy&qp`8))SG;e9lbu4oP*o@tstYxRI4YuKkvz_D=|xsX z=MFSmP{V29v~W5&%*0r*Z@Zqf{z%HQ$UzBX$BtDtPekcq zq7-7rb8`uEN*?KB7d$t?w4)Uc#u4RaPSK&9*{s;Q~_wny83=O{f zPEOk=B8uJfm%Hy=zHDiQqjVAeqj63+6Tjm46l-ErR(@> zc$tH^Cp zvF-3#;cL`v)H-wqDP}BBJR?=xAt9Du!?)qjsv^orNLef_7W8VFPGKZjmY#-rgUmr( zl!BbfJWYq@Z`}XC|FCcKzDjD8)EUx4<3P;^STg|zT0PMY?MEL3LL_i{sLg(lc3cZ6 zt=|EOZ|orzO8e47H0oRt`+xuAG%gkviK;n*rbI93B#qi5`1J#)Sf z_yM2>J(sp0b4~-y1kA(>ELkDUnFRx7bIb|Hasc7jbU-*Z0}zhQ1cYO`fN*RUoEf`% zf8d-5bIta4 z8IIio2*+-PPH^ltKsbz$@<59p)M0u~&+E}m=+%0SUaQv*)QZ~CTJs+k>i;zU9}54M zz(3ZdH@gqD(T6;rL7tBTHUsVl+zYrfgjJWrb>cgIo?!fv8sH?r^+Ak#Fo;#3)iLgz z4t~H5fVTrK(y>(qSkv3c>ER4;B3lKgDg=a66_HDTGr{4FKVJkKcDj58>mIKXiP!&&vi(C6WPtoldj@uMC%;KKwBa3ZTN z1uP|)0B7oLf&ZL6pR)aXe6&hf`?+w4*BV z)0x!}II>zMoE47xwcd{7@J0>K{O-~x3rKuhjLqca)eyQUW{(7s4+z;?acSb!F2XEYxS&;o6Z(hbni zUr1?Cx&a#X?}2m!w1E9cr{AL?=zq)8^cj_s^Itl%u6yWwMsKD*q4$HaLjI>gLaPTxfYTld;US;Pb16z|5OC^y=$y<1oca<dC;MIt z{3->X0bEpYfS#wg5Q7q{blBwA>+HEK+u%f zvV2EzZyMn`7|WT)v5G>6trVkJAlwBxzxNcqi}$QQaqQO<)N zc zeGf(5)`7zPTX--yL%>OKd*eYk=^h}-R3r2feu)QX#=jFck~OeKw19qSq5rFR@3ea3 zz2)?#_r{-K-?CG`k#29E%kli*%ws5f3+=8S{&bh+J?JueZ=T-xC0kw2|J(FH*(RVN zZo%Mgz&8BaGemWuOE`l{V|8O=;v4D+s?g!NTjUrMQbs2X5vjGyPlC~W)t0c`A%+Vk z-`X>EKLqGK@QU~WI-NJk&y^U~@d$VxZZtO<==a>|ZYL_Alc~Ac-Dc)wX4r@Nsb$;% z|4{5e4`o-WD!WCLxyXLuTfzOk-w7V7`M<~W7(3~I3_R4LQn=T(hIs@2Khy#ECR zFSySUe-n3Dnq>rrg-?+x^DjfV&(Je*Y0iF9IydLf?ZWq!x%)O)V%wR>`MrJ`@A0+J$>;;dk za|pjj;d!0q_3+SGCp}l_Of*^hAZhISJ)U1^MT@j(oRps5kTZlE0v&_c0%i#*VJ`$% zu+ZQY?5?0{)~36kRqEEUF6}0EzjiAdq_f}Xoph{O9Q$=rvkDcm~MpSjyqi@4FMYIKwvxug7c?p6LUx0?TvE5JU4nHTYA z237#dYJ|KBj-&iWaN{Ce#Jmj>)66#t2dODElo&-_U@=i?ole^A)J z_9VUIqG!0GC%BtkiyGF+#^d|{qwuwnBruqnh|@STW(wco$az#REv3FlQh~m$*Q9j} z%xpWOYIMoHRPU5zJ!!@DykG7?R&beqx!>?{P6flRAQ)c&&lBtkVCQ>yF7)D|-Lu8&p-AM&{)3Jz~`ujZC9nhGS#6ByBamA6(7W^Sd>lvRdv_e4E&%d6~`QUPdd5 z1dpA&#ox+4=x$|hes}k$Y@Gj7=I34A7unx%{;9+GA@OJ*XLI1d139;7B_0j-ZKM`E zK;bE1PiYGjo|+yWtHd)9JhySTXe-(4aI&0Z3QslOkFQ2r_+2`@33ZEB#ClU?ZAgo8 zUm_{73g82v}aMcXSuieM>JD_P2s34%2CQBCqYRIWucME0(Ks!*vHS6qi@uq z4sz@`7pnC5TUC?0^{|tkJ*S$lU^>*zr~c7voP>0|H7V6i^HrH`yF(gXCLg{-^~05Q zQ^d4+Bf5EgJKnVZ4v~7=g=3)o+cPRxf2(^wf9#v4|3XVVkvXgp-I?n&W0&HYuUhjR z+GLc;SEa7|fktNgx8T9le?E`4aYa1*M2$ul9NJeO9y!1e9XnWzA2Ljged-^-t%Lb0 z`?tG8T>a4-@aPS$lqKczKOg_Gz<(_89}E1)0{^kV|CcR5zgDcatg$qCYFk)b0^rtG z0k<sI4yqXzsYlbD~qqj9bOSxYYb-l_C2BTb2C0Nd^YO_>wcfkNgVMl z$9+Rgp)&?&jIokGx+T%h4LuB+fM0$OO;#tmn%Pjg39iXwXic!lY1X;0Cy4cfewTha zi_6448Si@rwe-#AjD53&mQZ~6Bb2@GX>2*{ncl&SxceyHX0sLQa<(w+3ZLSP$S<+bP!AeL0io%^d}sOoyw2bHhgSkk$pj1o(Bk zSX`udz=#_pEa7JEJon_6&cMHQ-G|hWkXO&4?XgS&4hjS~?@9i&nNX z_w2p6$%(}s@D^MQ%XM1PtYI_l_1U1j@3FZ>J3&?3Bs*>wvW~OjSLN@+%{q3qduZ1O zxZmO+9MM>V3Gzj_YvA0w47vAi4~t6!UqokEf@sTDOZm>Pr66)%Mk}{yAPP#dZv)+hXlyFDM`oXw!G|{qs z8g7Hi*^(cPUows_h_y12lkUg33uTxFxj(?JRPXg-C~UC~wf}&(8TaUlJ0oYB>_>(KuR;uaS z+;s1?Zx!8sLXgsPz-7Wkpd4{exM!VvV2;5$Fo(4}tOl#CI6g7_gb6shyMB;hpZjQkhc=TMF4|1^K)sIESs}*806q`4j3nk;jbydhA0`i0h8_j_OO zMs0GB=o0N3ciP4H9MK+a=i8mh(N-}hfL+ytF?XYn#m8pGW*znnY~$l&BrF_lJti{- zv_8P1vtlw2dvtB0-S6!W>3-akN1r3Q6L4eXqy7Be)!lyYZqV-9_u99weM{}X68rEq zfNPGc8Py@OeV|=Yo4OU>$vK*USFm=d*pGKQ+2^N+66gd4BykpnE8Kdl@ z-rg?8p;mm*m0;EHjI(TyKj`_W19w?j<1AzB2fTZ`wp$bItL=mL9PnOqVT`p8-E&p2 zAE748LC>y^L_2yZON3REJvZO6kM3p(d~ShWcR?@G*Rjhm9lg6fWzWEwDfW;(es7~c z#cs5UcHK_uJsN#anKG=L(TRS4QAyuPT%ro&LZ2+Z_uz%loLYN$eY|}?cyRZYk$4Y# zW_q-lx~zEnVb3CuXm_A4P+F8`{;w*w7VyCL*B$L zhT4(awq^Dq@2XDpHSpDT(QQI=~`?QIn$C#+!m(k{| zjLeV3&8dR>9=!Nkh~p*B#f%2agX!*O{k~7)aCT%j+YJVzTdUHgY)r=;rXq)1AMkEY zjyl_5Uz;A?z*=;CG}^mknv>3C4Ad`rCa*n{$q-A>jg4??dA|ASs8`doo5oq3==oHx z`)=vu;~iY`j`Z`*&lp}z7ml+L*EWrhc|3;UPEf?teu(=yS-jv1_i3HX$2+;?f~mgd zl?H5wx(4~M$e+iV>Ja=Q! zncmra*zkja#UH@!LcD9sEo*SoaxJI=?($JdeHGG1KSH-5xTnSD48lh1!E-8IYz}TP z(5bp~zG;>bE+cLQ(QSc-L2PKWPc8QM1>rUhzKO$F@gVLg(2e#q(@n=V|C&90b1?5X z_hB%Xsy-K_BJP+K0p6t&Z)-C*K6I>Q>KB+DxbF*vy~%#B&=1F8(={@OG>NfC%-C#? z$W^(+g6@gojN#e1q2>JBdcI5LW5cFcG`P{h?@jdMD{*5XZJcFl$BB5$+xlGh4P%8a zl~J3Sg%Q;~?Vu-X7i&1Aq(Ny>IzOQePHtmKX}i*Gf`zjc4dq?IsAG4!jf=3&bb`Cq z+nly<)$JK>ma(e9F>TfDMg{ZjT5VTbxFKN{jXO-^_qO^YJ2f4z7T`txA!^riI}$7m zx6wBHxv_7i>=m2>DEepLv!fva&tm0-Cw#_wI_ zpN8?wY?+95eYnkx*~}r&sWuB}p_$2`HM9k1CV_Ue?FP_9%(Bq_+vrAIN&*3)# zt64+9p3-40>{^Z8opjjLn>)xpIg70JwBMXPIp-z&7t!YI&H9@%xb;g=l5{t`zLRTt zAe}pTz`LcJIA?cH$l1~&ghbmnS^AFTj;+=+7dI@|&2&lAr@L%+Zjv^UJGRXpv4?8H z>Taq7`Q2&gUv9@;qoPE;vl}&RIL*%d-qLP8Mv(*FCEcfdcWrsj9&bPHW2TSJaa=sw z%VB-r#3vf~vmtzPhUM&f{(e}K%J{G7eTa{EK02r6bjifIQR2LR$3qP=H}UrO>smNn z=vZ#^#;I?dAj%-WO1j0y?|t-L342tk3#exSJ5hc31oZ+I$`CLfp2NK%%)RFPqRjoM z&!Xi+&(;psUggMbTT!7kEzI5C<#DHB9{Qo@iH^dYqU-~P{NkNmtsYx;{D=svZKiF8 zAdRuy(G)v#CE8W(`)xwX7e3}P*%R&YBh)9qFP@{}kFxgt1)K|^1wwMT{fVh9O_zn) zq%b+AbHBH{JIP*cu@;ZC>xafCsFA|WkikJV=i;RlV(c49h7@+&6=B@9NZg)oyO$%JjMh-tvU`ar0)wTU{-!Tvzyl8>0HV&AGoc4a0nMSdO{XpFGHF zyqzTu$vM=38&T4urTIswWSgL)Or#kIZyBu2FG{-9xJx=ZON?i@-TCM9Of+P@@7dI1 zn2}(uLY+C}+0ZUpM%zF1oM_+G<#t2crBgHd<-E||Su_YENB63uCcJ))zWDm|FlL53 zrom367OyMAeFD4*?hxETxG&*uaAIsakKZ{)_;xtV^WviI>25vx^=Ny18!L~dxii*E z&I*hfDG^p}jy68pn&A^-Z?xZJ6>>!Q9Md9yWv&ZwL(n$Z56tC|=8;D{AL9PIBc7FR zHAeU27tI|bkz1nd@vJP)C>~ay?q=!Kzo=aCz^H#&nLomkkuRb>JIqHsJ9pB|QLqfQ ztd&+w&r0%ca!@&>j>vF_`r$dJ^a=-W8i^TKV#pAfYbZ`d3QOhSl8(+o| zPl=+<5zo!g!`#sqv&SQzxgNEJC8Xhw`Xip4R!+LrFWB;#r^_o^uC^aVojc+QatjF> zi~88mW?h>rVRyUvda)U^OO)=*?qhqjZnyUOpfDGAy>`si`MTqwV>C^PC8{>FZD+f= zj5X=&r{-|tqI`Dsugyn&XOfI=z3P2HS_53NX_)8Q85&E1^?-NC#Uu-FnV5OdGXr{l z=K08*hFL=*W{K%;CrXqcj}pd+=ySyt6b~P%K8ahF;?mt_o+#$llYgSI;E-o&dm?VS zbR}(8;cF|`wKuc45Lg|v;sQTzUzC03j&R)jhfzohGk1)DZ-}(=^Lx86hmA%qQ{8MQ zX>zxh%IV7sm$ZJf6*o<<)moZ-8=b^af_d^PGj2~--Iwfcv?jV8Jo@`&fPR^;IJ zbllGrT|jgF7}Q&Q&nm7C^PlsNsn~YFVW0(LcD6A|#OIczM&CPdjc{KksX#fFq%msa z8hzg+#lrV|zeeQE92aWj;v0Q+@cod4SyjG(u&2Pa9qv%SL-7W{Uy`t%_q_@1lYaVm z9bg-zUP$6WJqTYDVxIwY!?9$?G~9iju@QHQPibv4g+$L!H=mPcyqGIB`C`LqPIn`2 zsuSGLb*XX3QY`>d z#u~R^J`x+QdYM*xf;$;^zH%lV?zAFVb;LhMT8E7{S%mG<9p95_9!a|o=GLE6!bbJuq?r_m@{t*Nz48PD%%ao%HbGmENuWEIt#w+w@e5O2I3uNd)SN?D@n zM52Sk%*kENUDw)dlHz0LlJVg7LAYBpbM3P^I?DkcTieev5aZBN+zrXxrs~|b5XXn! zxjq5y2J4t=76(fCK~IzW1?xf71{y(Q{p)fD<2Efr!QlGwRcySWfg2{YB6?o&$dKt*0@_cT~?CV>HN%N?hvgm`)AnKSXk`LzSHi^QlU1jg8LFP zMV4s5&0ICU6-lVCs;8z}aj%`u^}Su&&MH*R`g(1vM8TfXw`Hd$}qI1M9k-1qiGjKjB|7xPK( zBluxSYJan{4|#%HsJ1-D)%fmCnwj~L=aCNm&V!zZTdDQrWFGX@Bz@$m>Co37^sH*t z)qm-$;ST!Na8t9Gc+lhMP=!A4dnoC7-y8Ut3#DWIiyH12rVH;mcq znLCW-V%!LRiSzM&a@)-1Y=dYC!^pO$JNPA?k@Ioa+OU%_s4RLR@lmK7p)YsaiU%!> zgMH#M4|(2g6Y)9MBjyP0HRZEoqphmsuTffV@kXoAe(#b^)&oAh^QL?nIY01@^5c~a zmjD|{xBjl$jWLb(Hm*g#kPFwe`absf1iZ_Ugm;4{;_)(;aHVib za5F#~{J4tEc+bh+ME{buiwzYlPT%s`teCmK_KB8HJY{Vz++zNjhim^5<&jXo-|Mw2SX0d6#>NXRvFw278m}s6i``Z*q~H_JZLP#H4)3aA?KN%aj7=7-hArB} zFw1(&wcn`S!bPWLmiU49scvd*sZA_yR{Q}^j5pE#JX%@})@sA^5BfsU_oBy|oNdXl zJbcC}p#61kvHI$nNH@my%X#>WS?ETaG}M!Bclq_MEm)T~`9rd{Mq=Rch!PX&H8G9`wxY z)>!mAS=>Bmd8lJj72TIO#l)pda&X2st*g(7+>5^H;)}jna5LfNh&u}f#2bbDnF`IQ z%>rV+(t&x%Fu6Z6pVMSA-{gf|uooWNk)^VHNhEqO$wGlM^bJ`7bm-s24u3op{YhY>FK^sm0 zeuW+>c*D4yaC?+JbbZLWv00`;L3UMbpLO}Ti(A*oZP@R9r!&qn(w=5N;JLPAbT+s7 zBOenJvPNVJ8)L1J)=(?@q~xUNYpjQT%sk49+s@4&!yWXz+@{_H?u@nRCn0G>v#M6J zX(Vy!+7N4>&0$$qONcdT(0=c- zPL%kdI7^tcra0hf-_`w7_fL}VQL@)vn15EmX*%(%@mNzFgrl{^$-S?={U#vo8#MxM zhkFN(_7s-UdN()5zHYlf`!2^Sa||e%R)4p5emCvnedhVLgZjhIJTG^sE%VW8KJ#p9 zPsGex{Wakm+OZzXNGv$$z4Ze5ziRFKk`5!~Bsa}Bzx0{6hpb23)|K#m=6SKTT7p|! zof7P9rMcv1o{m8;iuUpEsr%w)TPoK`(>m0kgT7A2^ zTH8b0>+ag#)#?szuUiq+UbkG^UbjrsUUvuAUbm#atF`5n&*$3P)!NB-88-c`tJTYQ z^Gyw%TT4&*T&^)WJG#1C_jGlif2*szL$@wy{m87u?8Holo7h9Qf9lh3!Hw)| zHBV}vIN-@{AC_tE=)++ylHBbLxtLZT5B~_ouevDixhh-C88ibkLKmGOsNKI_oYHE* zZMpvPwduI+6t|jVmd6<~yS=|$7?8yh3=J%9M*Zaa@SFtfJKb#GI4!X_!9tMi_(|Ic zOSg9$R>J+Ljy%d5sQjre(3*rpy*PkAfT#KaxCZs%O}KZ^PiNxYSUO+WvYKN$i(?wq zie}#h)4J^;8&vI9>{A47Sn^$8tdG#cztreC(jJyTWyd!+dKR{qe8=KLUW%|ZdJeSf z-F?H%?)>TpXHM*Mo!Q(vDPw#vYx7m%2FdlgXAK6S+1%l;cqW~>v+<%?)!f{(a}((n z;SBhEBSBG}2+ciPJ2B#1Ft6P(wAtLcFy)!_$mUSof8OU6ena0^R2#xx5in*^ifnzO zXGA-V(Z=e~%?Ew+QwD!$ZvAHNGwHe}b885o(1f*~>X~%2JG}Z!U(>84i@N1474CU; zs9QcD$Y>SbWTIt~ zg+1BmIo&4K@39QW-WI-o=Bl=sF<0uXIg7ufdn3w=CH&mHr-cja+tg<>OEkORcZNyu zJ!jwA9q8rE?ssr&`iY-HYi0c+eFgVBb!%2(*AjwzOI6xvPVl`);P5 zQqvr|39c+T;XVQZ(_jaUE9#`Qv zm-qWBBM!pvs}I|JZjWq%DCzEV^%ZGrH$R(x5Y}g50wgqHtUHL$kj+808`Ax4_rFf_ zye5;}lITWYhmjdIF2IP~w&|7c`B)ZqaZMZ2+p%v;t7SG^zzGiasw}%LK`s+|O&Ss7 zJzOfCGi|rr5tTdDb3#6E!i}uE`e5(vSbcMSU;793JMaH^PsIbc16PG!xY=E-tN*~e zva{j=agfn1s47+_S@wG#ZZqDGncyU2b%NEguguLc`V7M-?XQJC%dHz=sm1Jn?Dl=W zw6(N0{{hnEE<4~jV!kEj6Tn$0%IN*7!mD{X~-)6NvAmZd!rOG<1!s)G` zvaP%kq4#;1k>s6T655RU&K9hSoG<1JEh3wM9fY}PaSQyM>zv(|pGbL1Nvsarj59{u zj>|E+BbQEK58P@Cgr2#y)2XbQt0vgjnF~`l0vVx<|Bs;C=f%N!)#YoHYUW;r6z^-y79%74FaFa8r7)#c09R3y=A|`Ob`uQ^UU4sqNF;XLEvu+rSyoFK&*rs5Yo;(E~hz znQb>&kz*Pf2ded0(XOpOU^mvA?KpkL9o8@SaW-FXg--|HGuSnt^AF4daauh3Xa8ia zMK8*0)(^asU~9}sC0oDU5}rNWT4d$cBPP#`{Q3k-Xk4;|ZSZ?*{VL1+Jt5gRvqNYo zFNdYW&JSb$O1MuW2$vylhP(wxNkz{kZqy4)Vt6%qgW z4%(@T(WIY^$apXx{gjJKSyLR8%@X*pH{i@cd+2}E2=7^EA=hOMbMw-9d znX#}qC*L&cU_-O7&7^Aki|Rc<`Ml?F1KFPqaazJG1Gu3U+WCGt%I`hxholPZBQ({S z=_X|T=;wF1o8=V_Y2RQBar%uBPRBHEf@Z{^W2eq=ZXq}}Rv$Z%iN=hTX5*@rPNUvs z2EJ+~PR%NUT~>vj+tyg2a_JSHY9*cHa1(+@L`hPl7ZeS8gTWBN%*If}3U)b-I@cET zJ&i_zPT(rAzW^B-D@CNT>VfnJ=4Qn7ljYFu(vE4g3#fj;Y5&wyjW-=MmMvJ1f7G(o zJ{M=O>XQdbHmf)H(WacxZM#>G9iGoT@3d@txRjlV=F=SeD6Z2^W&fFHh1-O38-W%} zyMlgiaf7DaxnP`c0CVne?DI*S17NvNJu{GwT1w}MmWdXcy-{r)VKF%=?T1>J=-bCl zKzq&=EbCCy`;J&5)(Hfx!!;9*XV7<$JJx7m;Fk5 z$`^lqaJ-AcRS(JGQy-%6TJ>Nl-1x=thlaUU73aEnbwr!9ETSpJ&LtX--*-Eo8tuC8 zq4ytJRs3sAL>sP*aozV|z-PWkXdY)Ra}T1{|0ty+d`|v8l79;<=xS$itE8NbXrVrE zCHi*VIW1P_vyn%;wC6v<$A{ES^)zp>-w3PqZ=wEP>Q^46Hb{~ya1QyJPcXga)0kG- z1BC^Q=%xF=D4 zEEJ_b5EKL6{D?GeD>zrIYI7Me!e8IFDc3Dzypk`skC%(t$T8V+`}i~3#|=%1#anOR zmaj^tvh;iV`V(@t7US2N%n=!&wwWtfJoY>9sex_zX3hv`+ID-N77Z_?Y+GeS|9*Pa z=^E}Ozqh7)pHCz1Lq7f<{nm~F^`}?aYPQyFD?XtPK1#B;-tPCF>SjUC9jxB9>hy!m zwe3M;&Fkok{oY;O+ltw_CWl#Xt=Xs!I=c0CioqrOy&oWkwPs5V=Q2LDt>&(M)Nb*` zW#-$JQLMJ~M~(+1UUM=5wQLx6F(1#cUD>IrL4!k%;jEI;2(yPQ9E zFDk~GG*LL&Qq190HYh~pdI^}d-{H`8^&ZJ;F`+chl3wZEDp!Q0VKnB=NuZ4IGgm0& zO@PF!-IvzWzJ0n~8TJ#HYwIKoXCA;%vcqtS_rwA3OWo7sF}uWgnc%e*_fJf;lIHwz zI?u9O7umn4f7Ob$jOTpE8414EfmIJu=Hj@QKlQjf7U8XqnBtAo)Rys}CRvF3Bi7S{ zpvzq}#%FA@&}nuU_T;$@pL(9ditJMSCalvw^*q^8g%ncz?;8 z+U>MB>L*y@E$?}gq<3eSILa#Z<)XowAYt-&>#pwmre{|*>Nz)J>T%sGX1lf)YiUob zHzQVKQ8jI|^OH8F^Cy|O#X8<)wO<>z-xKOJ?_6jfYX2}M4yUUVk;X5b+xMKi_1eS; zl=ps5vbVrKEw&=|M9iF+pQAoE5N%e6&3+=rhWE=(Mg7&Pb0u0Ld|cun3me(loNs?P z{p&Bb*&VSl(U_&!V+=N0Wr^4oF{`%I+LzWiZ*PxY8?`QGy9s}(h^xqJH(YxRJ0ULPt z%kM^Q;^Jrfghk94wQk`0$PEKGW!1Odk{7FA&rSS%$HkFh$J%dwHnxwe<(BNhoLUFgzpiXSnq z$@GPDM7sO-)eBvosGF)hw}$gy7_@jh=bhNGQSp`&S*dk??_kUc_Is9fbjF4oj)Ahn z;P*!Qd3Wx+ZBYeMoX-uZb)VzCiXi{#s;yNqd}>`&RxP-2N3#2xcUy0bT+h4H-i_QG z3d>%-`f22tL5r(bdu|l~6IW|nc%9~)PN03xr@L7~x;t+50H4luLd&F&tYo~YX8Czg|@{a~xmcRf*GFW~6rWfdY#HOa%Qs(8k3G>{hrXaMxcWu+vcj zvmyLh@CC)LVi4p3l0V=^fL01u4fn!effb9F z!urG`9^^g^_b}XjMuBaHdjswO9LZP*ou2I_^J%2{=rDnOh49&snFseY{OYln;_rxT7o?Hb_DFAneKU zhzs~DT*x?qjewg3Hv=vYZVB88xS!xWa07eUIiTNf!Sl#tDQpx7`x)uXPK6EOZcRhE zPJn&j{tDL&cX%SoaT4~f&psZU*ZDvvjr^SZy4|^FZwSiky#KuH*Iwpl?q3@Ut5WOq z*g+qF6~NsWdH3#jPFKY*j}cHuZ3PI6$kX&bt`D{51TjbsMujM@yT2Q8PNdb#={F`~m?{ACst) zFX}+Ov&OjM`{mRsAC+3=_=~}yI%>2n!8&bAkbssZrl93hD_(H_*UGwBAgGE`R+Wi;u7C9@I8(+ zo8C^Xn<{Db2z-a%maUUomnLad16sq|+&E_Zb;m&TQhTKE)VhgT>1S2wqbd>p#@mni zR9lS8bI%56XP;HwZmZhWq7DHToZ0X~3m>wrD);OwEkk{TqW83M$a6})i05SEf@Z^rpfmAd($oiw+O*x@iX&3Av{0&KS!P8s6K`&8DNUf9m?lWDdm&dPAS_%4eg!R;pue(TZ zol-lRP&@kmfd$oy12|w>=SzAQw)VE4q)m_gGB4Bg>dQ2p_y?Mfl588Q*!CUR*1ETMDsq37q4Zb% zyLk7ky;S2<>#kR7bO>mcy}536(5|lY=L0?C0GF*wAD1fWt!p(dFHl-Om3TzP_f>(G z|4S#8t$OUCssBLQ@q1J25~a4~>g3TPqgSTZC1hs?ofA%1Y{OVzW+z@@}U9N=J1RdQMfmaXD5Xom^bRI^O+XdngCtXwk2B zrq=btJM$#rMWpfFp47U&k_OMh_w^pu5UA@rQQsTjsQw?up2cfu3m?P(U#R!H&^AQ0 zk#AA|Um4sNvyXk%^6Y~(1VvpMa{^;eHE6kTSHlhL6@Dc>weBTJmm8tWW6d7@J5p2>8P?NTi-3 zsgo@EIQdO}@5swyXq6a<6-2%3Ls{W`))dV14ER~|Aip=FlOMaMB__<>9EuXkst%;2 z(XE=kd&>4HLd%e#jXqx7=;KV`e4K@1hK@!5e}4K@9p-!PX5Kw!Pvq#Rrh%hXO%bEh z-NUP+T$*!QU1ior-vCL!@6MM4?=Rse&ZpLu!51m|y+_YeK1;K{zRT}Da{eXDR_tIi z-B8QRRg0?Z&~vh+Cw_ok=l3?8=f~}q^qe7a#jiNM+}evL1U#>u=g01Di9=r4kXm0~ zvDVkeG#@-cNab@w2(*6ceB7wu7C!i&(E5wr-=XGjt77ZomZ#Qn>++ZL>z-S#TKC;@ zVO`t`^|~C?r<(KV|98Kn=+)oHUGGm6nrOtJU9hF+skZNK5yD!q>l_+3!;;=w=M>KA zR5w@2e3K-;e1$I*n(1NXCobbjmUwa%9zA$?_r1HRMhDk#tBU!*$b0j!sE+J^_}<<@ z&=y=!TyA%}w4$Z~6-+ci(5pZuXf%si8``DCB}7evxHW>2m^g!=MkNa_$(JN%Ml{Yy z6ltSoG?SSDmyC%zX(f{wO}@F%;JvKK z>Xm7(xUvY=D?{Ns{Rmg}DaQOKAiE64eDOEPF;DpL-Z%QkWZ*N=Hx{A4qyV=BaDTuL z03M0{au$8360(i~FLy*?zH#GA13t>2xJs{@UxUyH1RZ%Cy5Xy3TNg zvrd*i+DP)&B|TsF{zgF@{=sM7rn;UbeC%ZDosH1SpxgL$9bVdA#pE1aT-nS(yUjqF zud@>U2IWX*C3+Yx?5V80&NQ)PCXY-+xK~h;X{;pU0A&H1!k{sL7FH2Iki?h3!VdxN z`Kqmo%H@C*VzBO*GPt=wxj#AW<|T|6(Ek*iqRR*ij$_hjsA7;5)j7jh2I&ClRF4{B z0JY0LUtF0j*&y+%cDc!?89li^cB5tGcgSl%zkLU<2gj9-Ovaw3PvcLoY&f8Q`7|s& z8s*#Ne*&WP;>yf`{(y&xPuXHCHQv++;vFD3HP&bH-kq*kmdsL z>q`hb3h8iWNA?0%(@j1ah3270P`&efe^oe_UrIk8fm2dudvX#+!FKs&=Hr*t{XV>9 z4ohL7KMqDHYH^hrH(1IZO%4~^ z<~6mOYnKzpF@{6q}E*upJacWyV{WEZyJx<<@?FkPsh93k;W&qKa2aH+VB~K=uaVj zwGC&(w_9iGd+upN;?mZ(juyVR4X48QXYyq!cWuLm0&V!uHeTvi>DTbiMcmKmf1!=h z9@^Wv2n%N6NNBIM*<+#gw#%Qlg@Ml8hCMlsoG^a~P?v>RIhuty+_s14>h}Y^nP1Lu z=J!8sdx(DUJ0D?Qjd=zfb$yiyqhh| z&$@*1_r0({nC#9l2cYj0Up|L%g!uAh@Zl`*<=?@R-7(e>Uj_pn0KZ+BD~-Uvim-2D z>>*nE>EZ9)i@_O31364X4%JhCzS^-q5md)_3#wBERZKZLMRzMmLt_-hH)o%{rBR0~ z-5{O$Q=$I$VIY+uER~z6%QKz&_C7{~zM#RQow!nl3k7a^C+;nVQv>&4CvFGBHMR26 z*ki0eG1~9NNJ+GJWN%@#|FM;%Gk?464YaCb&ue%E9tlxs;{w zCQ>+e^jqcF78)tarsmfFC9i9G$)dkTBsm(euih@NZPh@!?AIfxE+Xjr8eTet*sjjl z`~OSq=UMDf#13b%w<7lR&e)s(OYDTs*u7Znmk>LoGxpN|65Di7?8g!NLSaX})Ba0r z)jhG}I@d@BFiO_9@Y3i`Tm-}20M63cKA?W~T&!}HMEJF{$bOjr5hCm;SCxi@cqHO{iN3Z1_>MO0n&+Fz zxT}dg-$tI7KBZN)jO=!KJD{3Ri{PepYnstFx6m5e?~=nX(zeU5GAOR>4JL1*{ae)F zsUz#JgWC%*+P&POuhSaL;HwRQUI>IPGUNer1|X7W)sUF%Ei@bKS=lZ>ja;{Xdap$0 zm&aZ~%+wY`gUg{Zmte+S0XPXTw_Ig@8t{vN9{{WXjzk%0u83_hNZr-&M-3JMj%rbv zA*HEFl5LlVwA?MD%>%A~iv~GpSq?NGgaPK3YgrC+00#qB088CMhz^K}lioAI@LJn)DnUgCbnS?JguX-C)8a|Zr@E7#nofFZJL#$Gq$km^gPugeJM<(94gm!%cTq40 zt29Kx^G&?ez2Z(yRjj62DF5e8|GlOv^L&IXZ@Rmt8K|iWHGQw?{|hxu!01CYeGWC< z$@Kb(DDx9dv`R%Q$?fvYCY8As?l`zpn;a|6E9r&>X>nuOXgV1&S0Cw+6u4rmnPkW@ z2tBrmjdz&&2}?SF71$9?9TF{JN&dG0JE)1xhAiw1mcl?_!x`;JcHoL7-bDH*m94l>Qj68~?*0%f10gW(E}v3} z5C;(=#8aEo86sziKMnBx@+q$(#BPM3@uD-tsz3;gFUzNplwODsy*#z6J438?`qO~q zxO@sp>+29A!c)7ZGsK!eh&2>~M&hLi(cj}(ix6WLGcKkP*a7SSPc6ePVOWyVpH%j) zn+q)`uFRf{bTBuiDV(&4H1$A_Up~bN4gD#EO;ql*u@m}QT-js5#wmB&*pHnF>?q|< z8#~QQ5SH{vlfq$sU4(q^80-iFyfA@QEaJ+BBx@R^l(d^SM{d5ssj(_Hw@rSw-S0Oj zc}N(r+BSK1JB5veG)1}`zqL(HMHsA!TY4o^yf!%rF!hw41S7@+ph6FXUt;Nq5d&H* zsT>E{;wI#WKjNE)@wFOjVLbTzHSqS2kTK4Kw_n5f`xRu9ZSea~w4*uXFlwgnLOa5h z1J~AehjxVf7&vd+9oiA@ec*lsu7h@j+XLLU!1-xMn0JBss;w*S_%5{D@hh~eYV*^s zsFQYoY$MwJt_$rxMi`=9L4bDe0VdjQ2+;2Bwz#sqyJ)wyjg$U<>_5?hX3k|OX)fyB z!AFE!3fwDQXhFD4;Fd62sLaGkm^DQQa1KTb;J`_QdmgwsZ6u=;H3;(zFf;C=g{liJ z9{UwqObE~-t&@WA_D~aK z(Uk+sR7Dvp)fg)^7$vnu<{Vv7MvlH{PmTfdY7nH=U`YSnAp3_DU0)SiWM199C?dt} z{lXhp);D?Jhi&qoTI*~5`vJW$&a6|l$-i%<{e+&$=Yrbgvew#KS_vl^g?8%OV2l~xFu>bcH+~Xmak^f2->V@?W&1rO7z3}^_1 zxt@bi>fj_*(bL$cq7||>xv3=tD`e*{N7s^un33HkOD$1w&t~qMEkkR~IoFU&PwcN# zu04}7Rw9+|d$WU+=$|;jyy_ZD8DWqoLgY}s=GE6$0fR4N73Db@dRCi!qQ$)S+8WCm z_^jEggj0HJSbD1i>8(b3>#nV(boQ*J@*>1qN)L0taBUs1>w=Tg@u`YNLGQr)-*W!? zUaU#@cP}(j5A;R9R6P_t{2DY~Ngat^?3bwp;MPGa&SLY1U!sl#?xmKvvi`|db8WXa z=>H#HH({^FuUAnYB1s?}I{<#Ik+fSQ(;CtLTee<*0{nIoWAkNvUVK+DCfDK9K@N$; z_Y=nJGVtG%7_Zwfwhx5giwO4*jN$j@)1fD!-2xgm^f#tkZ;F8a21%Yu1^tb+>ZSD`hnuBq|MzI&Uss@h zvne9DX!#V94@r7h*4(kW;FtfQPY2c*82<&<7*u!Z#A?!sJJ%RAfQA7Y%2ph-fUJOq zGlDgldjb;$(**0OTa^GEgwvp-CZSvser>@ahMp7_oYHf0# z=9$-MhlTpDu{o9b#+B&<`J~dEq?_F>z?ir#*H#Iu1HP-^ zvx>0%mTRkpH395uU{@1XwdL9xVQm1r2G})(#V-9?VO;>b7TC3f)oi)84n3X=;MW1a zj_}$owE6&w2Yj&7!|_R2qu|I_2jAh4hpa|UlW>!_(^?Pt4r9LhEws0T{@?Ve=l^f@ zo{D;_n;!IZ8$Gec&pV{`lVq&~w0?pg1S~0g=}Ztid-wq08;bv|BKea9;R$G?ygm${l z$&;A%f~B}Q$oEj=SJfl3rkkf*3Ho2Ls!+Sjio1N=7BxyZ`*w&2_p?8G)Bqbrqj4+E zWJX&1eBDZ(=DHQb%0`X3AnkVBa{m6JgS!&dU*mMS+_Qavhwfjht2MW#>2+`R^VIgs zD9{z}E%={C*Ax0%VdhAk>Q;DCZG^tKw%~HV+6Y6j<+X47{m?JyO&EtyrCa{|us*wH z;MS||gBaLQXu}zW85MnSE3Us2cm9nyDbR+0p<8NydoSFK_)Pvsn+{f3!?XI7a02e# za}jp`eZx@JZYG@X`VRVh2y`IZ;eMjJMDtcs`NQSh(1G@$cJTu)OBT zjiOr~8>#g4ui%y>Y>N)<=2^ASCgOgDWmS4h)&%i-_Gj|rZTz^84=!+W_enLD*97tD zNK3BcwPz#e<+{C}c>gDBcvifqR2mPTT&<2WRKGQlyLC##$EMr&*iWt?%Nmr2|6XlR zX|Rs0(CBW>>`N!v(r&&6d#|A)FAX+)hI{dJd-Va>*GLho4pwHp9B5o4Jjm=Bo<21K6>T{g45?0|R58WFzfU`b4mbA!Hp4PA~W0yT? zk=B#9C^Z1(E!yF%uH(6Q*mA^OKYVHtw_ZKG&3*7`LrYE8v~JF%hJ@H|c7wBm=HZ37L0Jycbehwi zaARkJNH@1ndFM*&#T($M@Mb+(2YKLfze6pu_xU8ppv(Q9Pw0Cy2=~tE4%88!%{2qz zAD5yF1Qr*q3+shb4$MI9q>Wj)y~d9SsXCyD!U1Km@ah3g@d0IuEsWRRMsB;N?in4weJ89Kq&2u;-HDs2shgn-t?Q#!;eP5qvb$4ViI~@y z^lnyrXAU|WQQqRMOHJB4ucUv;L3hMH#ctD-cpQ%TQ6A057nCoJ+%`>JzLwv1cbeH+ zmgY8}oZ~xEPAT$3DMeV`5$>dVN^#jb(k(!`!rW8J8#b$`gM}to=ff>fIc+nZu;~7K zkI)OZs6*e~ej_3Hs`4ad+cFw#(v2mxBv87hgEg$e1%v#)k=66syte@Oz4wbs96(+sbsf7u!!OrM8fg_mr)LT-4O+ z4;O_yzt(FmTCn~fZUPFW8X??H<$JFR>vz_x9JC#)!BgL0U;?W#vZHz=P9 zkxsRguspK+2IZ*jQ;g%ksm?@+E_Id&kbP00M3i&PT_t*;vqa-NOBBsY)DdUVe<;x@ z;k0t5OR4_ocP}dn+MxWYO9_v3DPe^z12=*Bk*8s0_O!C!7E!aud9YFSf*STACi0sS zRW;Cklc>kL5)lSDl-Vu@!d`^?G^|MxRjVbkT(u+7fZKy#c)yke%qm}aFG?zF56o#_ zc-`UKMTH--zYV~N?4JX@>ecR#Y$n{;@2IUjjZ3?yc?t2ey9&*VyCJ47Z zwK#{Lk9oyfhW8gOV0*@N$}i zeR5&DyL=ejD!4bb7nW0Y6v93FJ@JFbfmU)2Txb zH*#FH4mM!9p<_Ibg@R~~3Woj0r*!&&{pc^eXPBKB+!ye~7p@ERp8>^ydae7Z}> zL!BWL>gQ&hg^j?VTLtP_%1|3WPHn$+@KEAk&nww9)|E{yKTo#=rHvgH5Xm~pC$6MS z)h%6bb%Qb|?Pk9bk13jo{Da*pxZ&@51aZeS8Xw+q$v^PsPZJ(fj1&9AzDbemPFcE^ zdP!$l(i%>oEQe*iy?0Z{D04YKvR^eH^HR-}Kz)OlrA-~H?-$;go$(Uthalcg`7y;X zQEh*=3w7pnsq=(;!sp^vstZ&^3*JM=A@_t_%u-f4!;?mLNxLgOyWJCG)?I1eDaBdu zZJBO^Qyck9{UD`1O6|1VRH-3<+4#7$sp}dXe=tts#;j|Y^#__wVVmgi+sT;Mg(~k? z;4e;!&gFz1$yMIJ%Wo!QGzR_)d22Fm1H*M%?k#ciIBCBNvrHIg3P*k?JRFF(bA>tDYo=6S^A$5G5d z6^9#h)_q%(RZ0JxbOEKJl-_7Cbe3nm3`-)g4nqBBwe0s_-6f~4^n1KZPHvR(o!eR` zH%u$>+Kw_l-zDZ9K0E83a8Jx!#N@|Q%z@>9WMx!&=%4OE>r6PB;u!%8ldiBRM!)c8 z!t&-Qaj9oHpLLOZ!f{)eXsd1JJL@taQ2qf8noeApOzBZNXK}CBU%!wprF<^Hr6b}0 z{p}9^fK3C`Z;ZbUBwp81zhAs}+Mt6n)COnoiP_WN28h|w1}YD=fxmtla}XORxG=Kh zcS7FVMD?Q`9I|b2)_dfSB#(!Dq~^r>!dW{LX~YYvPOguz>`c^Gmp5)t3#l4xfez>y z2^oE&MQie*{Z7cYn!t4`Kc}6Lf8R7nIO*N)rL+l8sT&hc$a^a2O#yYLn5l`nGaha@ zpb=jV;f6loF`As>;FKtg+*uMQEX4oX+njX_q}pJ}4yB4?p}w={cF=$`pY=}bLW3_s zz27x<9Ra&?1MK>v-u`|_BVbOW-p-Gsk0OeN`tZ^Zyu% z2g4-k<(EV6F6V$iIY)LW=fiiEvuo~NX6N5OQvU_HKX6w$?~E*Gz5nbCnNa@>LJs@4 zau$Z%T~7Y$?e46MkH6f#ql|+<%j4+xep+6Fg(yEQtK?>1S6X(>d3R^dX$@Z>=N}uo z(y}Yn-{=gPP(K?XFEkJ>4=0|eAxgfB@^RC%rnx`9UxnEaR&;xa8xC+nVRCQC=2hM$ zjdt9-pCI-w_sO?>dXG=O;X@yJ=|D?kBj=&fZ6ijyr(k&sHoL3_=I=wH5e<<;$e%j!q zJ85*KP)kDxxB1gZ0)@6?e3?D{xVP$d5qjcgdMgBFBT7WU!W)(AS_?Otlk!~9XyxzQ zbfV7lQKGtrUXIXT3G;;DdBhdfu?1X|wW;<^xSSO~@)by;jmEc(jW+pzQh zL6tYL0hZIp-#&OeQ9A#K$M6wX90bd2WG5m~)PHnBj%ng8BVhNH_^uFqM;1kj+ANuT z)Tpa>DAcuXjo!O?VG_o3-LH;jo_j)Cy=v&iE=R20P=aWP999VX|yKYG)%vfU)TN{*(Es|62fLfogL^?%HxM-xKn9owh{fgmzPv z3_i_A|EX87HmbBx>bE9JO70SNN_}H*|(is3$7SK;6{#Xz@|Bnp>9I(;AxX zpLu)09{U{7?6n3xTVo}=QN7VG&tg5m{|*=4zG#Ss<#du5ee%1o${UUT=$2Dj0yf|w zpJjd$57`73WuivcBwRoGE{BNm$BXw=@u9RPMPwJbQv)1CKcWneK!p*Cj9tc;!!UZ9m zTmE18n&JC+r|(MUt7X35!Z#AW(>i@KnXiudR2=0-v21{>)P<<|b%2jO#Uq27N-VWL55&ZkxGAL?cC$+n_ z&lRR!c5O?Gq;iJg_TQ`;Kj%`fc($`woa&;DE=GHXNNKc|V<*kyGuSG-&zhe@?(Ok378TtS`WtzP8mr58vO%kxPS$4eGDPEC!I>0a$q9k4itMSv zb~S9H8HHnV7;Fg9YedJree37h1=yN5lpn+DW7ag%HY(+8#cucDU8EE8^frgHw2`w5 z=@AjUrPOYD*;q+jbJqJ!-2mZ){9=;<@5&7@3-;sQx;nwBwfp3&J`LVPq7|F?1WwAS z*ow8I-iyf2k&+gIn3Z*t>v`^9Nd3_!&bk`*ANdeipz`oB{j$y-OcEz#PZIgK6Xlae zsBvz?TN9HtLKMNBYJ`YGi1}hqgP8g zy!-VjPYlp`dMbEK9I?A0R_&BSQ%{`dV^!mNMjffa+Cth1`Ku%N{~ZVWV%=dKUjxe6 z>TICtpB1g>EdSiDf5c`|j&~a%EK5*eIHol(4 zdUfs6r^~UjE@*D8SDjNX7|lz!pndF1M_@&3HM8$`LOu>&NvnQu=@JTQqa72<*TV9( z-<5A_;8n%5-mP^!tPXM*Lr%yd^kY}gV3gy8JfSV7c&w>}Yaf&&~?h9!2eptZ?0! z!9~DsCqM4zgPPIx;K4g@mC=68$wgD@pNuI^46W8&no|EbToE;4o|M~T%*C)IoO1g< z{P(DFEBUc0w_~uUC6-SgC#E|6U-j{BdW+YTt z#bCH!fZJF>wk7vw=aau@(Zo}+lR}e#PiAY^p+#*|=I74;Y`%IvtlnGl=AWFeUO-mh{BOV* z-VS=VSzg0N|FhorB+@d^c%NQrJ)6Z1xoolvUf@MI$>=*U|b3OesH{hb# z+KWjrJuebJ(7QWlygxAw^Q_k;RV$kDoXL?vvh+&W+CvKC9T_-#VY6V)@i_L{(NeLs z_MR3?`fg@dp|6K@A_sa3-eSPs=NWI`#zEy@E4`xMNmN&Vja{906Zx9ckU{D6Sx}uO zh-~{}jdtqw^CQs5M2X(bQ1ax%oH?9!5iugW<+l{hWHonVZ`*KN&OrAcq1R#khphAI z%xAodU|mneT=Q@DmZTmU_~5h&eDGd_=>gCK<&1G-1Sh=JOr_?wpYfhUyE!5+U z&!DSZH1;TQB4!9?THbQTyRCs)^0RfX)MJ)WPy;IcrUqI&=w3-Pp9(q6Q2f_j< z^ent<=t`5^v-&&3d#D<+Ocs0bLHw)2LNn%4FA54NPONp9<_356B?Df3+uJxYX$)-4 zt1eM*pVsbJEQs{hAKtgKkPh~+4QbB2Uu>37G*OGus{1AvY$|_*^8{-)-Sx2QzW&$4?7m1;9W`sC*@(vsg1a0UJMYT+%hS(IX9qgCvU6kbQp z;cOhpU@HJV`4HYdGs0(WLpI733fE%+pO!Wq-geM<28b%Ww1G89a2>Oyi?>TX=+igB zE5G3TAAEnnH~4UmhgG5_`)Gx+LJga&I1`fEZy;)hH#Jqo>McRjr_>u?q?W`wRJ#># ziPD==bb>%Voop9hLz;7IaUKHyA((@Rm-NIzSp~4+iapYIy1(s~N406hGvy&A6PRY6 zij^F$RJC1={n!)i6*iI#2ewTV^&VaMc)Tm)vQx|8os=0Jr6*gwMgv- zq*y@9D!uuQp{c{{Trpn98p;>joFT~}DHc(+O}&kDdQPftw^gJyYLHnCXdhMh8)_+?ftL-eNQ9KC|5hR$+*6PmtCI3$_1^=y5+wg!-!W!VMxA; z5ZrW!SS&>uBFvTEq{gB4GAG`e#45vi?=X6wAf0S(y5&Qyqd-xOrIyKYXYbEtd01gT z`7etE(P96q_veOmCpSW_QG3*|bM2OQwb~bQR;9+`G%eiWJP*0P!}U{LM`;R<5uK&U zT2RD=vaDgJ8>T>uccC<`4H}EX{)uI%eQ$0l_MN9p8!mFgx_btgRV}*2iRop|$Yf&- zm9(ZVK4Spvyhl~@;~ma-5`VtjCl&7p!15%{?G&qvHO1Out1}$bh z+~TB??W^M~XK;!HZ!6XfFgToVC;oDo>O7&98$$HOT2wAKv>xZ1>K@AFWKTzaB9Qt^NIfd!25g+WWn(Kpe!w^?;r}8BT8Ved zx?@?DchZ_zo$Jhn?P@BQN5UxzElyFuVtu|66J6`v&F~M`(c4X>ncT4N(~U^=UoG!r zMmZt>sU0s+^qd39i(;RU@LuD%TD;zr(39Zkx>~fXpC4wl*%!Lyvn}>axBNM@PH;gB zt;Le9@8|Yoy$!sv5j=Vc`ovVce9c*>R!^=kh&_!R`6Jp=#fJB&TuNLt*I2#Wt;9zg zV%^F_ynN+SVx!BP0|NY`t1GonKLmLQshI2S=@Ew_gwMPK>+Km*d9PHf^G^HpObtuc z6o;jTrD%((jh=2(i}s4^plTub_q_KSUJOd$Bd~h4Pni-;+MrKfz^rTQF~f6J6&rK8 z39saGZ=vk=!yCDZ-*Oz)Bd&<%AuY*(^MOxsxooaqyA>|XCM zd%p67oU2!gZ_eOvnc8nN!H^WehHDH%!D_+kyz)P`BkY}xH zt4rXP78*^p_JmZseec`^tX2+BpF0m!cL8rl7J)?+I_T81!LGYRvRX? zW-vxJ&UT1=X^n6n$HA?aR^dIce6AWJIo=s=^DHPUcQ|_|=PBQ1^-fi7r&&$CU9(-g z-RcZueQ`mnP+^>I5>I%y;w1?|Oh&xntX=)*)3$BP<(klr?ZlHu3fP++7RU#G-IdGr z`r}6K+V)&d{jr*>#6QWks#G55(~ikkamRA3p5xSbRqm27xqgwl=c1j7-D-+6e~GeI z^OwGg(s&x9EO;}cN6*(22UizoCe(laXmMhHU{>J2PqjL8o!RJ_Zq8G*CY?tm;SrXe zs$01{;GXKt;wG)B*T`;H{QfxKlvxaX%E5z}O>flH{y?v<{nV2V{3Ku-^KWY=*amnkgTH0z zjRhRf;85lt9}THe`aAmG3}Cg=43_E)gnAgTUP|;)Dh~sm&itpaQcMSIXa2)jsqKJA zMTeJD*imrLg`Zk_i={OeIq0QNuo|P4K5Dt3%x3B6SiIQ?y8y<4wa#_XoN|CM7 z`_=7)g95bYiOH4TYPgeNVX^xqI!y)c9Rhpk9+g$c+&t1ET==pWlz&)erT56~SCK!> zjT?Mp0=VA;r)9X6*b~7hWy(`@CX*9mqN+x@WQ$l-m^h-woLL0=7_39Clw{UKg;oC; zWvniY>R$bNR7myaD844t(%VxU6q5s-{bh6>y>ajs<+CtPk9oMy_bHd2JWZeex}zxrH>AH zN4_#71Fy==&sX9z@|EHEhT^+EH(%L`|Gx7~PFml|Rc6_yJ4~>upQ|L=OwL>-iTz%* zlY0t&^OZ1!56?KI#Lv%FCfLo+^~zQo{Wh^*h5eSY-|^9A=XT^cJ2qc=EVf8VGrp#e zs9LW)YExS{Ge0z6xqse1B_97C=pr|8;&uA+eaet=`O4|Xu6qAauLZ3P<1NTjNY7Ui z9?w&H&$LiE@fzeaeIdm~A5t?2o|-Y27Skgl*Q;-sl-+F-cRNUBpj%*70*i z1Xkta&Bwg|xQ%eC5u&RfR+7-KXw_KS2&+*+hPrqIjR{9=JEzuM_P>lFZS440@D3wh zA9s!t4W6(3`Sv@8cM;>q#h23=cZ&B`VjacP2sqzOrQRg=#M`G^M2!=#L-^E#wBJ~8 zf(apoapD6g{eE-2kf>N(D5;riQ42|n_}CVl_(Hn1;hcSnE&kUT#b0 zJ%2_BU5V?4jX#N1VZ_f3q?6lAsKQx)&U&M!@du6z$Ej(^8O7M)arR5`$zS?-@yVk! zZmZ3GQnk|GTkvKvgH`5mz<&mO3GJ7y(VC5bs{rp{u+AI`_)mbJWU#>;4EPT%^oBce zI-Mn_{{fX3_vCV;zkqT!dOf%DzV+M*^xZb}Tb0vz_#D;D(%qwR?#7#0{K9VK{ZO0F zlmlT^up~}r?$xZe|64aVFYt#|tLQtl}~6`;Bugcv21LN$ocD56cDR86KL?OoR09RUh7t(_-9D_oqhTd2L;MkfHidjqd05_;o$st15VS zui+|B>2S_t9nP727CKFW@n@{6Q2l1)%0y99JRO?FEqPoE@p77NmtI|cs~|}d)VEx0 z7cy`C0psCbL()<5BZ=x_#|&+WJtE1jD^aEAVTbgjoirU4dndwnSdEt~E-&10VAqla zXpcksTwc;7FK#)78J6^&!@1axldeMpsKx}zNe2LHr5(+u(2@jy#Qa^*1gt#4?*rCJ zk0bmL2JZ%}k-lq!#KqEki@}M|BHm!|n+$#*t(_okWo}g~xqr*tBbmE^xeJ(kJ#!yt z?$ykFp_R0$1nH$*HKgb_biv5afc*Ed^q1rkPGuSiY#VYdW7v7QBgEq=$5Ux{oZqUG z65EfZ_8+MKBGS3}hMqH+%vfph!9oT0o}^5yrs$+b)Y!>toPu0+QXD9>n88yRd>U{T zgC7LUOFT+|tAe0NeD3?mhva8o%0UTij4t=FP|qONSO$+^@H?#-tr=`#@cpcw0^B;t z&sYg!ev!F?(Pl*U>S;E3E!EZy?8aD;Abk%vCyj;Q3g+hltd^#r-m4k>4Pc#A2H3^mi-7e~AD#;4fJGOK6QZ7<`I_e-Q8v1|MhPGmu{)gO4zO3F(zG_#j}NzAAK>gnrs2;bGZUMt@M>w^#4DpUIxRAl4&>C(AZ(`{rBHuF%&IhcL z4j|oqD92i??rNmp0lEU;kgAsjPI$?K)xNA{o`m|*#uwmzGix#2_Zb($y(4Qr+|fn{ z+&i=Ea8EWqi{EL+r-0d)^@L}L@R(<)Fv~McnCTfQq^dCA=i1j=uL?g};VT|V?VU#CH80pCrte$DY zFi)~D#4}wmdr|}eA^s%{#P9b)e^06q;dx5v<9S-><#|pB^E@vYJr1F}XPyw^Ss(;^ z77GT?QbFf=LC|=z1eIr*zgMtbpmT0yfM9Ij+Y0gp4&U z$o3Z$WB65XN&~sR>~+;UmAN8-OK8A|r8bmT$xk&y$54@uGKlF%t7C>|RxIp^RR*(k z_MhC)%5>;!F>~e+hLd)EqZucRZiM{s46l|}V(rH#4^;44H?$01^05>Q;|TjC{9x6) z+2VY)AEaBXBHEoQ$po16_Dg~VYYta9D@xEWfV(0a4@J|fB0fAQ#)15cG zDBWc&-V#!*5%<)F?wDTwA+(q+lC_-9n^nr6G!JfeH4QF-wp2V>4EZn> zqoOnLI{V%{t+V?s5ibCrRy+b}L_X7LOdiP@9>{3P!t5!~#-AdVRhqo{OPniw7CW{*sli*U$vvtYnad>MQ?E(5^TwZ8* z_FJlnQDo6aCqomYhx2GZ<%-vV9X9<=x>>1{M$`Dt8!CEO`qbv&9^>X41>DNi9IR93 zq~@@7O4Xa{H+{0U#ZV6Ir`Aw1U>B`$4J?60Bka!v?W9+(>4jWaIcyFoq$6I`MvE{UEX_V`dh`R=Qy zv#piNM7$+>#XG8AcVAr%_IH+_R(`ULw47Fs*<$ePwvD%>HLS_Ntsz@N{e@ZYDSs2* zQ%>2^8lGK7cXEzqy@y@!d?i2bB4Xs@&8~bFH?2XFRV5$ANbgb^DtcLVT?YpHXUDv8 zb!O7UlzbI9GE5UQ8SluFYbI`vzy2cb8b(PqbeE>sMpDi-*emBGp4*_z=KS!V72Glg z{1`_k40O`P)~Mu*=q1Oz&&e0jXANDoWo$6i)_Li&!NWG*7dw}sIg#O%%#RC{iTMeG3UOE8dd#E z)X3_uqK0EfZsT%3YU(8mLhf4E_uQez9qR^ON~rG}hTU(RPx}(OC#Oo&|Lf`X+$Hpt zOITmTtEU|Gn}5KMVh#KHP-DqD6@K4aC$MtGbe4lkl#G#%-Z$Tr*b}d{euI_7Pzp6< zE;QmC8@bji$@Cwn#qSvv0B=3!{rdL)q(m=Pixc;rug#s81Gg`di-QPgiTd}>aVV>4P zTGU2^gKyx?VT!+Mx#1d*^{4&X4Y*@RDgCy^Se{V-b8M?ehdXR`++xhIZNrU59`70^ zn1Ml0%n&Xr1-4*we^*+=>}5~6E@Bs-A9l(-$n}(qR#boSF0V6`leYeeaylld!96QU z8l>I_x4-2CpBpzyh$DFOt`+p}Gk>!JVa;jvKAc(yW(b8om(7pFdP@W6ut*{5NKIr2 zVSU3?Cf=N{oWfebNqnDS@9463NLTq}2{Fw&x?|5Fo>4xk?~YdxIrN0z z*sf>NFV)Th+hQFhTdVhn{$F{TFCI1Y`x`s`w_#mlFYfXs*CO&!nc zr34kE1k<@X9^43*nUhYp`#E}QtDmE}x?tUGWmpzgWy26Ag!)VAbHa>GxhRCoN&aMmMF-3i*=<= z&Q#;Y8EMdLM;yIc+_##u`~|ng!aboog!1EZ16EZ-i@O)ooqiv5F$$xp4k_V=P$Y-Hyvv&yy55v-6mvJ@+JhRx^&53`qW;}ed{ zCoAbJ&S!{&{prl#;)ULL)PEX#D>=G)K&lq|(jB|0{Zsp67VMuIiCNI=^4pHdN# z3e6vI-xRWj`B$G-EUOqH4lrx#x^YLneQw(pMmzN%dT{Q{BI-ZJ9f0WstF-^+!>T-@n;*k(~t8UmF*e0>$>ILQy)WTeZFJ++*F^Z zS$%#&9RFTs2x{Z;l63hHXp7qhCK^A46sstt!a^2KecA0Xmj|U{-%GdoMg*rdnal&A zO|5QOxJSwy<}y)!7?+TCfA!o>dXfb~jC8Sc)37 znC7!qjCAsrz4rCW$GB}uHGQXZ_p-v6#~sGk^GTko#Q&P`Jnky~ulCI2%1~dbLm~dt z0sHI1S(j8BP@im8A1A9%FIJy%sLwdmr!T9|bC+XNp((sb^;u-5n%PkHaQMxvxi3|V zJ1HIbQNZhgpIQ@z7=GJ~fvB2kN_(av1Q-fJrOBsGJ@YjGJ zT*GanJcCV3&5^+U8Sh*6zl&zzmE;IUGe>(u1#awP>^}fqKm%^3eO*C3F2903cwGMn zZNA0V)E{)3!*gHbU)wK_>lc~FO~(HQ{O97o9RDBV|F02w+}HSbgKiS&N9)OV&O@}z z)tE16#pAdcP?pR1YJ1%JwXKk)m3f3$|^PbrK~<+iFNT{CB$9>A5FV;F8da1RD>r_5s*4tp@x zu?*)%+>s1-qv^?`l$zUAY97uo^O}te<3bn7 z@I3BE{Ex8aaa-_z74Xy%dEATmt^wC{ANa$T$IV2X$428H-%DfixYZ{&a@2l;CBf{v z5yH8_XP;%b%!!T&^LmGBu4>*u^JnvVn%B?MnrU@3twBofHbgU2H6N~JhT&Mro1bf+ zl5RBRr*FvMhXf5xlX``$pPwcTH>ja+d}2FcSErv$*JMo2a4ScQQ|6zVn>2630=Hsw z|Jm{ReBFXXxL3Q}%D#jHL)?lxVLE ziU(4AbGloRZ09X*#f22!K!`$oTitGDhu~J;g1Z!78QlA`+)8zV8(OJbxdQhMxWBWz z@&30Pav81N(k?lj+ti5Ficw8-%jayz&4}IQ2nHW#a0FnD-d1kGyXnWFxzR402D^A= zstDk^0rw$f(ETcIC}g5Xt-wVBR|=hJ|D(`hRR%yi5h7kqA)Jp!0Nw)M_*oYeJeUP& z6H8NpPJ4uf1}6@6K%>r&Ij?wd663hMvRO0EIJyB6bUq95BGOxdUBKh=VitD=b^*U+ z@LUFe2{;1!`f>Rg21ksG$KH2{SW|vxA>}_4*ji})1ssJ*VPOg&jlaR*LvfS`!U=| z5py4n^Hn}Nm&^7uCgY{vVQME@Dueb7G?-zZOmcg-VXdtU>vfN_y~!h-i*tKl2X4QL zB;*A6@UnP}ub>FG6LKed{ez%-!jLO0)T?|&@ zRKr9~ol$Rbex>BEzq}A9a=8TF?d>6*LE8hzcz{YL$M*JU#vf1o5qfSu?EkdOr_ko) z(-LbyUatbz036yKIA1KY*pnNNd-6X5Yu8c9a~<9v=oGA!8-F+yC*bLvm``3ExXrh+ zy)=`!EwRaw`E>b?OyZ4+aC7Ee8TQQMcu9=2I5MDbVSo9!d>>nRv5z<596X(J`8)Qb zEq3A=k~)NncnqqJ5at$YFxoTO(m%xo9${Aiag`;c!@+IMp5xiSZ81wbN-n;@liI-r{xW+!cB{C)3S* zdErUrnDA8ku5|zXjBK2|pTYXwVZ{Hkrj(WrEhT8L$YmQ@>K{wJ0Gh3&AA0dvJk9swAkdc-- zmhW9&yL|78t;)4nym%1x{fZq`wJUs(jjgtB7W0aX73SsFmuYbtIbZo_Ea@4;jrp+h zH@V(ABcD!ZZ?HNGmA5$4OFY(5v9BxQg?Em}dWTz$wG#WDm+THRZXaod>X%eP^(z)| zh%0NK@|{}c5rp0N=VSR8RkR`M=NfJpKOFjEy>({3avw@=%lfO_(yoFwxMZP;c`D5UuUZrfWGFE=N zpa48+H4;zy<+XUB66ZqvE6cBe*W%5edjBRTScn%#+GfCavad9qvo6KC(;4t{%cO}3 zwtU5e&y3H4ZwS7j_=e#dZnG>iS{%z@ebUw=YDbl0SrkrVMlAeRew6OEFR#r#W3jB~ zBqPULXfNizQIy&&Z)BkbKgehU7r z-A_S`IN*;zw-bMm+_m{J$V&Kr#CI0o)c1I9-s6y|pULB@(T?R$+6~3-@QQ@n zEsm49{;{I4yaqeLc6M@@Eb4ofQXB1T7nWAa+nG*gOsJH%94Efmm{}0eW3oW`d}eWP z5-6Vq%Bx|wYpC5}kATlB?ZSM{Ito4!@VR|^E^tfQJ@X@A^JgwFKi>{d4G*004NDDA zQ5A=$s_|*?X^ZVlFO5^|SdVtB-@D#_GJZFtQ8iB9lK$n_!%92#u#0o^xFM%Da{Zin z9F;M=jOSbj)!YdDXF*=NQLcqO3oG^t1~pwZmAA)ajlx>)5SLYyyuYsp*EpU?p_8N-Z?^H+c{q@0UEr>N%SHPb zH_`T_d2Dl)I@6LzGLA{~-k3{izV1p*O@NM`nwko(NlkqiGnT#fXWi8tD+|ShgVJGVR_+i#*drzQvC1oSI3g zbh3*yORPgc6H!T*p;!KSN)s?9pv>qt`Yx-5AmD?zS#CEbPlxP0r13Y z2XM168+~Oz#?72OZd(ER3H(>$e>eW$-k8T-#Fvh*A8?~L<#C%2^W6W=r?C*XfF9F` zFO?gTRia5+{;eK8TX43?8*mq*Qf_A_-ZYS1xvGVgJf}LO20LijdF)_&C2WXmaSH>o zpq9p3?KQeR5S;O;cV45}35#p$C_6XIU|EztCS5U|$9;}fDXZC7qLD7OvfT%DH}hn^h7{S~PG8Uu5&9p3N#b zbmX*~-SyLMLSne`Xaq3z%s)|;gfvDS&|5A#kVZ=OEJgDZOQ-ejbT)NKC*)VtNxa!z zMQOc=v}RCwR{p27QdZt6)BicG7^F1`X>IzCX?^kkIxT*@5q6vA{Q+9B3A;Sb5t#qD zE&LYM7R?szmNvP)E$b+6qJ9x9(hAA!=IP+oYz+^2MF9M8vv729XJ2rcv{+^0r9b;T z6_M<`0nPc?N5*-BNN~gu%;9~&9VY3ie`ZmeKNjkFK~i(U_|S^F; zp8xv8JZ=)ctnbzT4|{JOA61d{57+JPbUF)3SPdaUF9ZSs>?ABfKtdWClBj?y;zD;i zA>ELTBy5iJ*gyhNaV9J}C^~}#HRw2#u!qIO4RKta#ASq_P81zcoOwEF$i3O<_j~Hz z?gV7;{k_lU{k(s?2C8el=T@Ct%c)c6oMQ99|F~4Of%l>Nc5h&YYV4_B-N3#>S~u2u z>R&|%hg+X`Y%p%;y+^ezE!?U*oz`|YLgPP9Yg+(+Op~r9t<8o|Oylism(sSS>6>C& z-hYfZ+J&BJ=x>qG5G?e}L1++kIMq1+beqp;27H#_R832;MIbMOm(n5h6hcq)@{~s9 zah5BXF{h`}{C^QKgB$ir$sglf$o*~fo0#Nm=6<~~W(CEWaWVJR#%8zG7_%{?#YDKZSqe@B9DJg$~_9aobC&X#T zXsx<+Bk6b$&nF6V^8_yOKLsmN6zck#_cK8G)G#zd)2dU8xbN5ue#l7edBYH-gd-)d zLu+l}{195{`)3Tm%sB)y5H?%?vr&Bgj?9Dw>TOY(QGM3$9`TEAT^+2iaz5d60lr8u z=7D~2gKsKhpG_!ZuZ=Eak0I8Ka;tdBhwF4cDR* zLyrx}{6uP4Kz4Y@{(#{Hz75PTJ;v-M5 z!MVJLRmO*&Rzr6$Bp!NkdO@#giH5e9pl2;iAC7atZ)a^z8{D+}(t3OFRAG$z^i0rN zB)OH^7LGHvV91mj;A@%|DCv|}DXqerHP&f$noLc4jI+yo8vBYeNV3D(Q8C<-kiXQuL#zJGR6$l)OgNX>Zl*CXbn}+9pr-pb2PHgLZ^c>2 zQaAOlMrc3?SW67GtbSUgEVCMpUNQ_^j&LERHk?C#w(V0XJTc1nY_Tkd--tXtXrnOB zZ9ooq3|iEMjdZ$Fpp!Ptxnr)GTS*A@O#c%4t&_ClT47yH#y82HX&{*uWc^A1QsD{l zyAE>}i!W&m=drIkiV(|dWTU27BVl1{3Uo(~dh1aGH*;B!c|Y*r1b<5XK4Efd+y5m0 zG3}?ODOe-jYyw*Gx`)ME8jmoo`Gk111G-jP7C#r964$WP+wRt2uUBgpLP4+*Nm0j%?99Yn>;A9bU`h} zBM`rz;*$kqkvpb{wU~>l3KuO~P%D_!?hWp@-0F2IlVu%A{gFm`kYXEXC2+nT4mg<~ zpT;69#lzoms4R^Z>_VXFk}mOKv9tG*d<(ID?W!l zPN%4av|_chTl|7+e2!WdV%VM$R?W3_Dvv^E>6=1&hBQP~jd-erwOFjeCEW_PCFB`O z9aO&v+BMKL+)_tUu2a=paPnW-;rxdbyFO^kXVR&`3#{5LVS7J>_0&#rrb6YlxyM?6 zLo#QuR%yCC79$epLY~wwuxp5e{U1XKS`b!!)ca*Cd+KJ$;#HW1tqZJSd%r1EUy3Rr z%|Lof&{JCY1b1K$$uls|yY8E+VOD!}~lEY5RL({!b#6<5GC{|A`$9A-)5&DQA(#629M z8W7*W4v1};6sYBrD^^!TFe4@bR|uYkDV zKS0dy)>?J@=}dHtbwH*Mb_6Iq)f(z4Iy=f*=rREbeF~YoTio z4T>neRfqM-C%)e!jAkvt))Z?bw*_+p`s<#*s~OFm$A(rgT`;XvwBmG&?;h=6tAh>k zbw`TkLJkV{b=bJH#ujL&b&IcIC*c!+>;Y`s0m;fvip@Pm%i=MIJ_G%VU`PYgTcEMQ z)Sg0#jhY!vTurs-Rh(f!n#1pCu;^i>tYs&^KR zIf}o|PW0R3C}lvaF9})%#yao2BJpV^ zCSu=NO7pg@`uih;ux@vsm+jsEp=KvEyIIJPS09Hx4$!*K8=hH=6+rOZ-zoDbo?rhw zD5!Y5x-`L=+CD&llo`WWvJHH3a|XU=nYksGzUn*PbZ}Y0?XaG=wG_S$`vAMLsh@20 znXP|JKkEJTQhaSXEQTG04n8EWI?dK+kow*w*>28J+($2K-|t9^t`D{@K;P~WAL-E5 zg_{5x|yC|rJtWF_QY_y^@|eUzDGmniLRteGdpCzSM1 z^W8|-TNAQ;;tyTAx_+kd-%w2pFVZiAo;fpgdfUC+oRFo8F|TuXD0F148Qac!jpM8`qBdk-^IfNE}bic=7TVlq>)rxK=bZg zc6)-Z=>X`O)P$jDO!*d%N^Qy+)bcIpU`pM8sd|aF<$n^wCewZwg@CTy&&sco9!984Pq}()*x0gq@cbZcb1U{8NA#r4c}vmati8^$kVoACIl|3M zS2xsD^tIvHbA_s{yYn=a+O70%dh2V_Sbg(y^|r9BF?p{^@hp7n;yhJ#zpVtDbWHDAI=Q78Eyw$INT|?V{jI@QIJ17H3_!2VGYHHQJIn`_pjWps8$vd4XJ-2 zBptJFH{|STCC5By4zE`k1xQ?KDr0O3%LZZWsgzht;b&58<=ftey{DxI65oRim&wB{ zzsWea)RbG57j6)`)F$(^x1pIt^LZy=0$wG}p0liHB&JV>EXU-_@8L!iU0r|Er=)9; zsK*y8gOufV^VbE7mZ>0NL1A^P5%&bDTVn-v>u?q3&t#S7DCM|M<7t)W&7KP2luCXE zoAvZu9a08Sic;bLhjU7bX3bAb=~T787c6`_!1OHi#}_Tr*>^mVu}-%xX7i%WkFPtm zF4Bk-4)f{t&w`sZ6(eCiM#4Z-SqsgQov;-=8@>DG!lSrvAT2#*l^p(y*OcF|uQ@oy zrvJ>5KTLb$r{@ZvbyYIeXU(oASS~;7YQ`HE1^55#T){Ie;xn@~8KdQ}*Ib*($I9=# zZ|uWNjlGD@AmA6WJYqvG4ETC~7ehPQ_LjoY>G2uN)FozOyuQIX;sDbp+B@T|FXZ8d11SN!#~rM?R=s9t z?I7%YkHS`3f^z`Y*&X18cZd)9Y*=}Dsi+9-W@@nd691;SGpcr&Y4EneJ8s}BEp#=o z&Kl9TM#KG(UdDRh&WHm09FEpsneQCmsCEwGJH&4B9cai6tJSpX*%9yS?dMz+jz#!L zdle5yBfPKO!NY?P{&TyDhocaF3GzU+jvp6?Lt5aa{S`Ph2v;$7BGJ4uQ~Bj#wA>f~4~Vh^-8 zC^0=^cehvI^kTikVGHAu6``4G*t#Hjln}_Hgn&2EEgn=(*f#|@ov?j7K*jp6Dr50j zm#D5D@TB5rG3SfU23Kl+d0PLEzjsa$jtsTH8lEs|1N20WE_};obG~SMEB3xxlOP!4RTq8Nzc9kp^^p;%S8cLFqg+{ZI+^(tj5dVfEq&z9Ck@ zJKmA4JiE-IFR}}PWx-k)<;fIYLE9#uk^jV z$M2Qv=oY_)=CAw}?&tgW0<_O_Q0t6E=)Ii2(d}dIkux%W6>?-_@OIL3j$1$tJGt-*J24pYXhEv3k z^sM)}@%SGTM9$r&BD!Wk6qcv!mXxTc_e=s*vd*AvK=WdCR?JQc6*o zG_~majekdpXpBQ|Yf3GJ2P6DmYne2Y1-Bdpbum+sB6>7%y2I+13{tVxa1X*w+6dl2 zw2HM3Rk6DfuQ|Di5iW8OcEBx%`vl|S9Gn?@W!US*{S=LozJDS=efe*1jE7GA^@%2D zjB_i#j&VPDCW5e+8TFp$nj>2*&c)hr$RL^*&KXMDWAA_?a~$XYpMjgh;@g{`BeIvC zxF9Bg&-;B7l_3rCFghRBLMt12YEk6jPTh5tH0!ygv4F8EZXO#vXjJj9q+p6C)hmwyTVV zyjI4(`*Rt4@<18;`h_y~-u^O{4*$tl%GhsFb_*QMbLQI5MT2s33;G{cTPSrTM#McH zR;#f^1^8tagSN7Fj;-`jT`wH z$I47LdW3CdW{|U@Mr$2mn}2Z^zU1#ZWcv2Bdn&j~yYMZ;+RDz`K)aok9+>455Bl7o zZYK)nS~?N`3y)0~=)@Ympkuc6Sj(fZBClzkjnVS&RykaR@cCAaF}QjvR+w|Gq?7rG zo+K}Yu>;TCjd4Tw2rQ}%u2zFK-`^HotuX|7TwhfpWqx{iOK|n==^-t*qufwWNW9vr zJ$-9>aJ6t@gFxkXwyBN5d%@qsTb^o5c3LrZzrfg4gI{qPJA~z`q03urThbyx9X^pD zKxaCnNfjU56kI(cU4!TEZPV4MP3LUArMEyL9Qx4Er4GhzUsPsJo4)RxQv)4p?NueC zo1TSTib(^XO&f^PV|nQbZPb={9*%E|M|czu8}X)rc%H?X=A9PHyHIQN+wBXW1qJsU z+%C913(BO63-s2{#YcK#GR=_4if2O=Y0el~rvW^LZpco@<2)B%Wg%>JUM4F;I&KB0 zRL9sOaP62kp2vK$`@~Ra2i0ud4`r+r<-dJz z6Z|j<;(nDs@JJ@>aUJQ$i9veDv5`ioG}q+DX=|*Gk%-xK7Lkf&Pe3vD{4=dsqLM~DorsYHU>si|79!{7rqNgAOsA78&urw3SLE@Y!-)Zd-KTlr zNtt+>+YpEI0=AubzUXe`Gl|}j#11@j=Bex+1 zT~Q;XinZz8Vq8Z&@Jg#^Cu|ClM9eYq5A{@z;L@E=u(1CHgUv|dV`_1tm7{@%Sp`mdsv!oPbiMkL_%8TmBw=t2=l^VE9PUEH{Oo?&22N|`C_9}3 zgY#A?OX8Yv3LBZxEl%xF!-i0cvma{ok+H$leTndT^atuKTF>oYMW*Xr^yEJ21(&_n^jlMHi}NFI1Y{FTD_fi| zxIXf_5w5aVIZlJFdIBa>iIK4t1abelMS;nX7bT6326`Tv?+#LGN$vi1f-EnY_)c(;pU8+ zd71%fvP^7)VKSGKWgZ&0w=|gze5D3;NbeX4e8@7fsqLYtB}vLM&x73yIHgBvQ@Ero z^W53Zc$(QT)i{cm%IH3Vu}U=_0bIdWt#1vFPd3Ezc(E^q$EV;diSn2EWD4MXKsMvU zSd3A8fBN>+2Ob+<&i;&kO8uZ3{v6~t!WV{>v%2_lcIn1)){1iL;IBm4!DHYMUpTUy z^*5EXyN%`SxA3Qc9*1;{_fE+9FQ~;nH#x`_gcGTt3@v6Jo#*o}g%+LXr7!i?TTbjv zDQC5CFTnZF#EwDggXTyYw^8VMrgkol4m^J$ayR=QhO$dg}a( zPpz0iRKI5la&B%Kc|}eJ$s%~}=qNg-52O!<%n?zHpL9g?eiHIr^I&oakPMNhCca>LO<^0^y4ij=FG&mpI**Bgg*oRlknr=-P|RkBH8irxXL>XGW2r&^w*{Ky z=mZJ(3eLZH%F!U*I@t*sn+21>sfKmByC$m;TQs>rdSEiigi-r?_l#ZQ-!Mnhp7EGC zi_7^-7*m4BBha~0M1R3qBSpDGoR8JK=h|*6LWmf{hiov9Hb^8Yuim$M&>_O6TDRg3`V;L zIG?kA?9y02mfpsliZQz?=WKZ5-6s|_uV2f?E@%QI?d1ON4&Aq}7f0)XBlUH0bjtg4 z9KG)Se}bdnXSVKBDVTC#22SrZJ;8Cbfut)2bL89VSogVPH!sGU1B;q8yOLZ|h$>>q5go%5i z_v35NZ@;`k)jEPLvlvomMK6e*-`-sunz|l&r*O;8j*)WdX_yNeIGps-NyGRef5acSe#>ne#BbfP)<$CK>gfoJ>vbk%?ydZWZX*A zU3}Ix%7%JHz3diRlbI?ts7o;HUN0mPYK8X6JjLN(pn^pcXYDhJ$Dpy~41G2z^`@A`0| zWO|bK;qssN;cMgK^fhs@?uzluaWPl-r)RAix}n&n#tkdsEdwPXY-3tzNx9QP?>TSB68r%vLv@ING?$1M>824Sh3Omid;2L&f#6i_I?M{^8 zd9lb-A+H8D(AkM82jemurAO`otp@6asF--`qo75g=Zt=LbJGZJ-yoXJYM;3<71W4N z+}yL~Sgewo+CH=Y4(u{as1?T_u_|A$?}y?T-<%CZm?1tO4S-k zo?w1=5imj$fJC=}&(dvH;-GaAzkvEC0vEM+ftH0|2miBs5Qe`O{(bO!;6DccMc^2^gub= z0vGfk=tcNVaO>dq!mWUtaxk>ddu#CCD30^{yQoby*c)hgo7SOCPu_{=fb-8d-j!Zi z*$}Af{vHpWX+SOIp7Ux?4UcP;epA&`#N*ZY(u60&WqL=0VF%tw@u8P*IdLEAxejhB z)fdhHcQxJjk+Q!&D$aq{0IQ#SSPj`++*G4KDo*9M#4|&<@vyf}3^&07wOeSRJ4f`m z#U#FVgR{9pxVhPVR2+@lOlUUTX;nY5spg&NlZy{Z8n@-~lc4N&%n91E-MZ=V8fnO` zq~^SecZbfNvwrrF=C_dtU6+ulLvgnkr}?594twn)r}uWLx->5ky?5BVNc>WYYFJ*e zdzg^C-2G|=D7oZU-BCM_48;y@r_iN+LA7n`K8KYo3j4(W>A~#AsTFx$_Sb5=^_}QH zSC}QWJMHmP7c}ZkHQUmHw#c=*srk9I;MwbE7gP*sKGn*uQL7<8t5rW~dlyFQ!Cd$II{j3qT;>4_R?_^t^7EDgQ}mUO_h)1{-`r5^}Nrt6Q}pBRU`Jm}gaOJ1RzT9*r6M4X;_cK4(Lh+gkf2PI<#KEOUl_S_>Ue8gKcQG6&C8Y!b;6nT}DW{W@|`B z&{pQuWpqORzt_edttksPgV%>~G5yC)Y}nl@mWi;+s!C_hPH{p#tEV`Pt9jTj8m!UI zE-@`Is-DGun)c8-{c*_K)1DH1RHINCj*%Xk$+kk14?AR=O?MVEHEe+!tic%?Qzup| znfvjHvVZ+@YdJfO_qW2QcQrVpYmbV{v5!B8a|=q@g%NA(DXML;?Xt1fN|o9gmAoy@ zf_sTOVa*TPvSzwlf@BBjoP%_czz4#YfW;xtU!V;V;d$bW!<7uq0yCV!DX`5I>@j~? z#Zv^N9PinMl+jyL`=`A$&0HJG8CmqKwSXfczN>pU|_A6==t6lZ%IPyIJ6 zk?mkC{?SHi@krk8gs&2~C0Ixpnf0DW+0f;?Hf>1*x1XO;1T{r?V!mp)RF>*A3oQ|z z=&xEfo%=m(!gwB4pW77SiTaAPUdS%IDQ7|^J--JwXBa;z6}Bbdq?DhRLbiDvv~tEl z$HauT=A-Y<02i(?DA+Uq3mf#VCO68ld0*_ZyZ6iCv@i7b1^cNlNBHP8oJyyB(UQyd zQ!Cd%o?@ObtF5SH5A5pbYlm=r{wP&|$1NBlJa09_9;u}YQa9&vl1!$h^7(nSaL9YS zUG81oe1y=s!NEV3v-A_-i@{0gXV34J@%|rE- z%S6OefMxwsk|{7-4|!+e=GvQJshFe+4#9rOykiuOML4NFnuqlWk83{>YPvfioo-L)6o1#_1djWAGENge9vT>)wWsxUNv5i-QP7f=W!9a1%Fx>8*h16kB+JYt9{l%Zbc!il^5Lj>cNcN_sXm{5k8k^h@*hbc0wUNta%(IgO!y>f%CuO($6vqA{jQwShw9y+fGEyb|{fE8p zd4^8T;WooOjeFVn;lP5x19i#0|#F;y*4&9TO(^oA3j6 zCnGW#PWrLi*)}{=h132Uv0?;mlWj?KinF_^PY(7h{YvhW13fFg(APQg$X1UdTkexF zyid}8xB=hwY8(^Z^M#G<65GfUBR8@e;plq|iV9-(4(vx_H?mWBZbhMrE&A6cM&FC( zghud`by$r?cA8w4x`-B&>rQDBIHizo>J%nnHI6%n+eEx)^{%7h0Dk^X59r0CDOgycn*yMAmyGF6tv_V@RB!-v;p@9?K(qOn7;D*8tgL^1x zo%FcAL5faxLv{p~FD5>U(jyY7|L($VBJ9#gaBs~?*{1pJ9~HZ$Zph{Cl44P2O_E!B zIEf^Twojz>e?#pjQoPO#tlLO3f#07HACHjcsCX~e*GDOsoDc5IThT22%M=M_Pz)Sc@J#$9ro@M>CUL5;(lo^bVWR{_N68saVp9j4u({? zn#)^%iat~iN4(Kk@Wz)V2V3dZq(;eOV+l!(^zQds*ISKv_dBiYXNR^%g^uWaymJ8{ z<3StsYuU}~ z=a7C6slr)Ey-i$%QXwcc3#C+4+qs9mlMl;f7sx5NL&{%g+*fJrXVu}ZvSx9ZuVG)j zsXDDp3e}WJYm+{xM+g?(*Q!!Z4C^0+F>(VhHwfj*q|F*3rD0!Byy{E|Xp+qnx5Mcn z)Ai)Ui1cPr#moFoqpOXKS2dA6^xsj5k=x;a5>qDqej?c}s08$_6Z<2y1%32A;BXw? zQ*=;3ou>15HC>(tspN1CB(G4zzgXKdlx3jnbOMS1zmK%A_+OeMlQ+1lsY! zWyerqQqcGfDCY%llG0<4zL%#*AiYa{u}O&28q1`xyY$vU$Xk7xAr_(;pwy@Ea{qMP z^N7;|daDyQGhnMgor)bznRF_dRzjaR4f~1xX#aM&e!#(Z@Mpl+!Zjn@2KN^@8u9V9 zun9jA^7bR^#HCnEX{?q#5$+Z?_jkkYVp5E|QktY!?G*GeZqf*w2p zEo5qLCgk1NLSY89uNSiMDWJ|j$4Lzk>P$M*$K6DJKNQ@wEVU|61!4(Kc;3d!%{_f$)2`+0qx*n-=~;_GOSlZbbo?QUqHS?0X)5bVcO>35~` zyW}TK&f|`EQFj6Q6rRe_woOux`I|h*GN~c2-sH&J25C9WUXYfHHmSzHEKNuZYKry< zk+JpA1irH?>)7%R*pK{H?2lTUH}98PEPM88E*3e4g?8D`?VE=D)6Nd@CaKHyvb0Pc z0_k{-smnfXSyb}0EWtD~Y!fUgOn1-?Nne37D8wAE>4~pRu_mS;N55Xwvui0mnFOxo9gQ?Y&>el0@@97mc2o|W(p#1ES^V5~ zW)tO_P^MWt(TOuFL$kOJF@yE27>`>yeZb-xxJTgJaAj~6aGT*O;kG9SgGP=urdSU` z|MM8W;kVF<$9biu7uzGd!*Qdj0eFw;-X!hH2yXSLfm_s{__p+Z?AOWu%%&I6f9dR; z>^HAMKL`R>pcfA7o{F!Ayy8RN|7uTgRzY^-9Hcl*_6tsjEy3lmCv2`NTfX^R+45yo zS+6cTmvv#8$&s+!;aI-hk^SoOs_YBP&t)g%nR1rrIdWdjBN@i!uBx0@UFUKlu?w1R zax7hAs#;1q2hq@bIk%L?;S**(>=QBY20}AKueviWI75wZxg8Xt-|{|j1+edbTE(14 zV4LqK&Pvl&C^NdA!Vt7S7;6n~`6zml^WEro7OZp%6Mt*dC2vo=)a1cCNca8QRFW(m zIk{5me^*FmXa>H&jbRNNjC-}}AeV+bSlSt5bwhvZb03WnR$nn3cc~cZ9_5I1e6u8i z5`-^m=?;Tl%7UO9jPZy;?h}yj3M!KpO(IF8LQkBkSxoHSBh3p+Ik6n`$hx7>Nr00M zR$~?flm#^F&+gunUM?Ni&@9+2&gkBa*a^(H!O&!C77g87VXyRc&2#B;{?P87$gfxC zV^#N#^mnAUl~`978}*{JNV6R!lA()}gy&nkwx+*`^@LzaT}NukPHytVo2+Tje$rc? zKo9qHy*jjE-v()v<{(xZVRA$C%b4#~Q~FK#si|MfhV(REuMfN4+*dB?M(V9@Jae+^ zMMtVdpNfrWl{I6ZB5nmRFzuZ-dctIfkr>+%vz9>kB zwgaswlcEKxUmo6d0QD0lM@+!YG1`kwFBqMe)tez>n2VM-1X><%G}?u{^t>+E<%q@XZ(<%5E0;1R%`}!vnL(L6cWPHQVz&m(AO4T*?lbrC@M)SHnKo!dJ5p*>drq$>q`w+MAI(iuZ!yT~kn_XsuvO zoeXstt{ung;OQ)fwP(HcEAi!y?NWbyK{j@N z(V4?9-SAJs#l{4&Z*L4@gOPU|(w~M) zMz|Vz_rm=Pc?F2u5ca}#As&W!7WIAjx57mNh6VmVkUt5|1os5;p&htK8mWn;-VU3)l=e9EFnAB2{1nm>_77I@yR~xwo@@-2 z$IugqbknL0YE|G{{)34mTk+ixWD7kz?jLlc1qJPD?Y37H$3%@YVv> zX83$hhgo6%#oVGgaWeXfUW;3~%%8xosfD(3VpzsD=$(h+SId7xn?ll6Eg|U)4o?*y z6mh>d%~^cjYIyBtmHX&sfk6^}I^Ojr-s2oB(=cC&8thhN*ma^BRKmB642+(BYnK2Oj8bGaHgfmfivY&PPI7^zkB%a0kaw58vc94d=tXQ`EP@H0>Tyi_igid zgirC`56t5bZsfn8LO$o7o+!?(d&uVj)#DRGdm6bv3e?oMSYb9u4R`s(F+KzD4@k2$ zi`gB+K^3xa`MW>Z0j){3{}xJCpA(^G+px~u+fNN19CQ|5#dR)wRIKDB6&qNkVmskK zh5Y-&)a)?)I=EwSccV_Gr;uxAT2( z`C+m%MR&U9fewqs6Q}V+9-ervZHTGL9>MQ)#d&?4hR*BL>BL@minvrkPj!g@>`JLi zf^As3{mZn%FQHo}c6E%iir?EOZ)7!pQ?rr(-o!S;C)(EuUb~h{FVn3oun*!{0A8-# zb8yOc!e4G)Ey?1hVr{+;rR4lZFW_JS;s7?eO#3I-rXt^Htvr@cy1p-N?$}TH(G$ z{pr23%=aL?w*v1?!Fvbcy}GvL&UjEe1EAMog9JO<7M0#VfF-*7wnMz5%T^a^GL=M{ z93|PNsuGpyT#43XDkUvj;_%doS-_Yq3C`-jwr*tIc;`*8lkGA(pYY@26GaQ6PRsx< z{P~MudBI>ER`J%NXyB_QfUgvki3(=8i=Lkgdg~#neyTPqQv=)GD#IKbcv6-9ph3j8 zb&C&zCe_Oon^^yO8~MEBt_|UJ zcxO>O>hQ-dlBp(*w}%zJQJvU&glM4wcy`$Pq}N1uv<}iA^_HSmWIysIUN6*2kyam< zF%CSqZZWE-CQWa%qGna=!eN&zJ~P<(%{sPiG-@eq8tK*Pjd-Pw_z-oS?m!jdn)S=;$DL{#m6qYhta)ivJUVt zrwY0e0@r=L!L#M8%$3^^;L6GEdM9%utA(3$`$qO4TsH7SZJiE(#cdmzef~za@K*RJ zqsxpsIIMzX`QBRO9}nMl_OuujP82LV?`JTJ?u60W}DGX1j~M`h~p4Y9VMpOZ|4 z3188a*)2YdJ&E2n@vI8C3NnV9zFB8lPh3eiBrZwvzDFF<6MrlQx(MJ@WU8STM%s4K zI29mE#vS72jvA%?A(s>AE+&0Ut$OUBdNp)aiC-S=Nk5I1(m<41w8wH<#=|p#Q6ty+ znY%D{;1LbNW=jOGb~yT8x7fdX5u`xqG{7(M z9fOv}@RmN-aUM3m<&(P`G6eLJPdawh4GGA#QZI>zJV=k&tjMUkaZ^0WI`rV4XL+`e z+b!SW8;5#+w`3!u`p&U$WFMftRPVRp4@KNCTn+jLYXQp0^Vf4|OZz2i%fv>lZ5U=I zh6yAFdl;&rJjcqjM{a#)uP@Z;Dk$(`sXhUxxU>I(aiM)=p+Gm1&&s;1x;#JF)E0`c5f6o znBZn^Hv45vd*_^IlrzyIViY6|s65V|Ey3KP*Q_F0vhs-N<0r%qW0jwOaaQp`?{CF; z{Soov<#krQjdY-nh^?3BS(jml7;il2Ef8^=9?Heqvh3g4s5h~=-FDK5(72ypF$i>- zE-4-Iy6P3VX;bwryCZ3U|&A%Nz#X$6=YV8Jcad2)``_Huli(B(>F6$0}2t2H1Y@ z5TWf^htr3wGHF(p-Z`KJ_I~?=`vIGd?|c8ptA`aw=CMe6@Xe3l+>_c>j@_}WgK^&- zYUbL!k?q|EJ+kLFvhAIlm=icoey4)HHeb!|`yNxBwHJg9XB zS-q|i`Kl>1A?b=QkFOJj_3CEpL2pevX{|*W*r<4{kXYGq&Vl)#w14d3XGvqlVV{3- zN(t$Gkrr>PaM0`aP>(+%MqZwXRq8U{|5z2q_`Uw~^S4|BYh%p^z3V;l40c59#Q8bt z<&K12Zk(&Z#kgK>u8Z_?g-LOC(#<`(kaTn3vb8w+fDb|| zZ8Un#o!}~veMPLd)+(D%oYLK5tEj!vGx#i4GRW~pgMAX3L6SgN$8o}=K0Cxyd)8(T zZfU{y@`?8WPe;VpxNPAqXv5bBHnJ0NgvXTH2HY($FMvrp|EG16>aZoCB|x=^Y7a-+ zrXDRu?s)X~aHMHbv!!;b8)_5fdUk*># z+ru+L^>1r}egek(xaZR|5Aa+!JtA=LI;w@rm)5ZLT9? znj!~&M4W+|6HRAPY@YU7Jk{XDj5%jwc9Fyo+;BkrE4qJUkfBP-j;dNFjM@NO6z6bn z34GfN%g&2+m%m2rym%0`8Uw$ky9&3&-nQTz|D_u`VNak&vK`B0a^0 z<)Ma!jzQ^%ysvsK!}}!=Jd<-rz0(oJ^%xI%|Ku%~9%lqk0KA0+Zz9vjtl0o-4-{UM z3;TZDqHEEKzphX-+b6h-0P|NB+;%wJ(}WY4Gs`sA{U79^zxO=OKT0RYtPyVhcwf(0;SAm5EvGClVkU$} zHboDB%uP_jI_VC5J7N7U0jJ*wy$i)^Ub4B*vt%g_Z89{kAsca}cb$(t=$#?PQy3ij zn6=NYI4}N7I)Iy7X|$!Jo)`5eYEaiBaMUkOqcx;ACc*Zs-zLBT?}2vHqo!J$qMubE z?cx-gB<>CL96dA$e)wo3d+mdbEdDe9-4i3x+oQP52G(4|Nc8sK!=}O28d^H8p*56i zXmyK|aelA28L<-64Y%Fmtx^jtnVMF|~>h zg)Rm3|Fu+{hm2+QjSIC>@_1z3hND=#W2@g)?`2yKKGZ8ntjOo8>D=Ie)I+VBl35&QEEyp#h*ny54kCVs>Nr5pZIj2 z=a#f>Pd|w}i+ds6(^i@Ok`&P=<+ipbkrLG>Wp>+RNEy&4Wg6b_A=PE#Ht9qCfI1a= z^M~lcUobarSfUz^ZF@<2MXqhfE9QZ~CE{i(u?969)^<`l&U62ceebZkTiX^SBgOo* z^r0Cx1yhk4MP(mPtEfl1US%B6srD{M-5bn@yxpxQAt zsr4nPT6uRh-aQoWt~Ni&@o)&Xy{O(V!21iNO6>wJ->Z-$xG5l=9jPwe@XgSsVmhBwdHN!CfC-?@V=)}W(VA}=99RM=%lm@ zZV&4I$JUL+o9OdRouR^P2_M#B6p*bYfy3*BX=Cny%D*qmE0I5Hxs#Lp&Ivv zjD@~FT0i@5-p`@4KS(G#kvTeu{TXf@TsGXlFoyfV9|8AAxCX>a;okz+g7ACr6X6;W z_Q4%S_%68L!PQsD^tGGQ*Cb;U45^McV3(ElVqN0z0yIPdo#EGy@7T!R5H~{pmE_!x zdjE=({02qNjbw8m>AbZ|#69<*s>3msN!qJRTndR*88%5+(5*qlF?oxR&s$EoBpD{b zCR*QrZ;vEy@0KZiNi5BUp@j#pY}jQ z0(&5mj2gseoJTfR97_<2vuR zBD9D156%R=F;ZjHN}9|Vw_uuUOD?`>D=o$igSNGXWF%lVjX+C?LOIIq1(Q4py>IVB(8Yx7fTMTI`^{*)`z5|NUkup}?8=Rx z*=#zD>RMO|Ov3(+BxfLl56j(?>6$8Iw;8zU% zih*A-@GAy>#lWu^_!R@cV&GQ{{EC5JG4THb3}olnv-9l*OG*n_u|2<}G;3|PtAzDQ zEh%y>DO$NCr@)@Y?wp-IfA*YvSS}K?R~Hs%vjvvhEa|f-tt5L%VPRHbLEc&l<`xyM zEM;@=T#&AxO$GJ06=vt?2}oW}cBot;+add_?0GD%~#< z^x4I(RXN4v%jUIUp?BOhM;{+oGCr<^{*BScmFNo#^l6sc5Ganz)~D*@ zvM0o4-_+;#ws{YSG6t}$pwLn5z;CH*=@P$R!U~sW=O>}&Gt6t^*03UbTz2m2xNLa- zghZz+%RB>BD6&&9u{W4R!Cbqmz)@P9S5o9ua`NqKidGj>BtOSqQdGD)2UU}y6|bS< zC3r_1p2^7rYSz*#oNy?Rr;=yF|%EXmPaY?o3kd#=BNg*o{%;><~FuID(){0J+} z$uBBgy0j#x^oj;6&E<7pib`rj6_n!t9nXJ_MUqp9d8B}<%ZOG>T*Ee;w9 zMTP#(msMyl&gT7F>88C2$udC9BUw&=@hbC-h05l#9+Uzl!yRL*)ZGSCn`D$MS(38si*2GRlf_id}_# zf+)#CcQ43JF~>QICt(8dgK{{i8G22l>ZQFtpE9h_Cs52^1f9~4wbEi>%Kw4*D{=}- za+Z|j6&9gSV$MSEl6y~J4(c68GzYp$F{=4!FS48cGo#r*FPgLXtVlh~|H|IS|BpiQ zFigRa>uoCLtt_BmQm!(G@F~H*N**uDQ0|>Z`i$h>L}eiNCNNfpP<_&B>=l zi9TrH%}Nir>eZ|$Tb{p@un6S)zZpH1Q&g}rUl~ZW^!2W5#cLe6H?}~|>m8(lvi@F? z= z@-)os3KDp#KTWCL6=@0zu1Hfbz|;8nUXsTfN#Vpk;Upz2R~bu5L3ZNgpUq6!+5UF$ zUc!4S#|2*)U8N3ZpFTvr4M-@?&hs~TO{qO^X>ra9N|xs(r=Ke5?LAlZ9sWV{vt9mG zf6M-u8@P*|c+cXsOR@|?7?q_i-9l|4X4UP(6)j9#i?-3oc+~=ae{> zfVM6w#DtwA!|I*!3yVr!g#}cJB70G`!(OCx!anO&-$}Ah@=A0(f0c`}Y1}H0%HPQU ziIkYq^DvB1il%b^N`yg+KD>l#l%11TYL~0R3-zVI9S-awPZqf>_c1_ntbx}6JP;UI+pj=9doHXkTI8DNq{n@B=v17#yLK`GPvYOZ`<;& zSd#tUozJP*>iD}`Z?C#unHC1R|h_n{M`ccl%L|fdZzQID^>bg`M!f)?sWl* z7h}73QK#t$9mbC^n$Kh;DH)tlP`)=`jQF;PrYTP5(elJGudK#>CcHk&ai3IWJ?@hN zU4Y`k{41%miRL~;u74^}n%ZYL_r-57K`58c^M5*jRCzo{CfSuHtu88|?nC`6(3dD8 zZ$6d+Er@U$%0Ck;c=1O808}cKqKV0mMw#NCX#U^R+yT4>2+S++8b}S`HIPD`nub!G zBhDccSD3N;Qdj8(ysO@HcR>m5D2hvSvh_3t>yf-N2U}}aobM`Nj=b!`C0Q$rOG;T$ zULI2O3Xqb>Fg>9}Ty`n*&)c+$gu|)W5IBab;`%X&axj5~GF)-MYzaLKzW;gJ- zh7IGsz+#njcz^*rhCD7XwG!7T@gT+5Dt-v}p_`|~<$9P|gc6Tb{3ylmulNJt;|2pZ zP>Byx{K1MpMDe5HLraPcRs0ymzfs8_uK51<7NgrCDU$_P=CJVStt>LHh@*{{!%v?- z!WI2dTj`J5NPpC3`Xk)+{i8O}AK{k%^!%5xd#O?QOXa_e-Jk$;EAe~%FHn3xd^GIJ zKcxbJe5C@x{)#CT2*A_JkAF@`qrX)C%fu6J68af)^Is;;P~w4>%ISnz`V(g~$mJCb z^p=+^&>NR4fb#VD@u%m%;*4hH`BWv&lzg`mPgUaAuE6Jh{3xH`bLyn>AFn{~`xvi) zIOA{1`{W8BPThe1Qt3yW(RmB`SjaGJ_&6$BozFL;#N*0exrTGxN>*pfOfxFWbsOIl zSR2CY;OIr9^T?3)lagkH&u2kKlymR!>m|)ufc}z0m|YQMoD!izql2S>RdFZzBIq!v5UM zZolV_S-0JRN|e~a-az%)eIjEyFHuPT(_7*!YKy@#(h_YMYKgJ*w+yrlune*cwhXZh zv&33%w8UG+SjJisEaNQWEwe1CmIaoDmOCtWTJE(xzjsy8U6v)5nU?vMn=BJ8lPr@h zQ!FW#sg@yg=gl2G*J80*td_Z!d6q;=k|o*lie-`IKFeauUd!EJBEH7AgTmEACtEI;Bs^!m?*DU8O-&(%2d}C>}G+92j9JL&?9Jkb3_F48@ zsw{gfFIo;;j#%m}4VE`7Z(2UFd}{g3@^{PUmeZCqmS)RY%RekFmai>8S^j1Dx8(=R zkCqD-qvh|_xz*0<=k}hietz#jv~y#1qUGhiXRDj4zo_1`_l{Ri?p3{#_)5|%@^>a4 z2TM#WSOUf^u~#``$i6(Eu^%20*oSt3t*(?i?{Cphns6Vv|Ibem;d%be`JRvSOjuT_ zV@W<%2)T=JMhwVq&cdO*HO{qJ#jb4UYFZ#Cx(Ze?dB@2de)=@AH<-ksagHD8J|2+) z_V!5>2{3#n_I69TfeHz5#e12*?vrv^iKB1{t;q`4jJk2@lC09cNqn`#ny2jVSq`dO zx`H`NlFUHH7%gB zo2sRn(l(%=usEOP=Gh%CdtRw4Kc|@Gf$hzRs>pNYuf&QCKKX>D_AKzVITuZ4VlkeC z@dj3NmScJ0QsycEYi%jGYXy!R0Hn>;k}P{kPWBQnLPB2dNfp787_zh`;8WS7NoxadmWp(XuyD*293a%6|buIfu|s{n<~~h7imi{{;w-a|n^@O`CoWL5FXlW553e2*2kL`m3iJuMHuD zZT|%b+c|^*>I=uO3BeZ1p7{j`&u|EX)X(30Z3toPkG}xnj~v2a_58MA>5!Ap1d}MeysWzAXIY*L)H67UkM=|Ybkl14LYN+?1C7$_Ly$*lgYNCyuML4l>GdJVqx5av?R<>+@z7fb8l~5V zAdk}bbf+J?b{%MxULS%yN}Ne+Jr(gehVP9rc@*%uBd_m?Kc5ff z>d1RC`TaC)65o$+k5({k@J#jNm^H{RQ+&7L|3>jwD}J%!7byNR#V2M7J?~I_5KcV) zfZ{J!{CgGuF2!G{`12M2HpS0W{CSFRRs7kCpQiY!ia%5FXDI$O#lKncQxt!);!jfi ziHe`3_=$>7dvR^>E$W-NKV9*s1^n?m{bse_AE(3<6n_l&r>bQ?MIF!MDcBhj+!XaF z#ixBD#Yb{~O29WMapIwAgQuts+@BQi^*laN?e|CUc#>N7lhwrF(*`H2iSMfoPE`CP zHSw*r!Dhw3N%6-keuCnURs1oEA0P0E|E&!kt@iswL2H9Ysbznp;+quTsQ89}Pkd=@ zuwE_uBNTu5uRh1i|3`R;oaxJ=_rrfk@$XaoyA_|0Q{?mU2|q(gpR4$MTq1pz5+{Z- z!JDr5d>kS^MTztAhj_9Q=i?7?KJMU8;OR3If2xm_!^oQyf4t&P@bU2&IZp8t6n~83$NTs=jU1)K zNBa0Ujx;L1A>hk!j6Ob&BlU_uBH;6J9XZ0s$8}_^Pmae1;(FeWSRWtH$mioZGDeBV zDDj~IpO5p%XrJHb<2-VR5+CA|<2U&DxQ)EQ$HyytJ`Pb%_6IBepg{T!ydHynvVVh* zj!v{FFZ+WPe^4M!=Th3pK|a4v)TlOcux|kO2l(Xpz(8D1@2|w86u+PHe54YOQ2cP^ z`F?@8{Ct>_9`2)~C2gcmc|Jr**C~EzAYXniIFK(t7p%YyR>}nh@`+QbjSTV8K?=c_ z{a~M*t_hTn;`wR?j>ad)1*JYJC0$V9s+8vhC0!LLFV{y1#Qkvo-|)e6&4G9(D=A${ zWXh7lf*kBjAo;mQVY|x0exM+@d=*pVto(bXf?|dDEAOEo1+qHFmFx7gSxX9v!7=t1 zmN!`W_LAjF3h`-4KKqId7&z*nc{rC=*^(h8QAxQHdQNF6wt8||Y@*~q@tP%&v~W2f z|J@fzApeRA)42ioz;a2{{)#8_3Uia}tNi;zDykH8;_s~LvWMa zO$i!nKdZ1+_hoW|ws9crz#V|Kv<*Q!`vt?Em);s`Js?JOYBSZT!@`HD^wwmXuy-u% zSqDkN4zgdwm`^Q1m!52e9rH$rsqF&<*e8Z1spHp(1xMp4VEYR&7hP(mk?XaZXoD zZUgMcI!fgh9`~MZ4ToJ3SRiFBg~z<*?Rsmw7y&CBKJlQhrO+$>D1ph|5*DWi2JI4S z86FpJ)sW5qbwBO}&+oVmMhI?K*MFt*M2t|m-@t^g;jyS-b@f9k4;!d{iF>N`58cVw zKvnreevIFC|_sMddVj1t#>wV%AQhYrggkGaQ9qu56FE>Cp71y4Bc@Qv`KDo4rc z`{@mXQI~-%%EAPS;Sd?#4gZo~bU>wf$j2Z}uzYsTJ?>bc%%&2>dS3a^mw3tk->Fnz zp@@Ns+^shV>szP@Z;JLamGI}^FgA*vpPgf0{Q{nQRCmK}mjBSki>aen^|;>%VZ)g- zVLoFCDmOtnKu{Lj4hUr}+DofnyTAvxh|pV2MhL z>>yCRiWn6a6crV%QL9jG(@VjES~bemw6&G*`%muCcZgH5FS(1U)H9+IsmGL@i+X@$GS{*!~3)UE2m?xLPa5*-t5&zk{+j z=tu#kSq}7A3^j(mCbokr@HPkvD+&N7e>;YnfcjISSps$0dR15M`ugC*Xn=*=L9uY% z#13xGIegRj2FO5)KSjGWoM5(B9b8Yb{57g<1I^=_H#2FVrm8Ae(+~7AGy23NTTJqi zLBUUH-u4ILq1)(q{sZx%_0)tuu@3X{*T#oeVk!?ZfOELdpPB|c%xu@{#;P4eYe2M^ zJ7|~ZUI&mmC}ffdCx0NSE|PI~mu@xKGci!dk-UO=kb$FLsR2HM*)_9`|X+(=MjE)pUH+ zYg0Nln9iD!TZ9}P57)=b)?=D=WoU5IOEV{xKMp1!6O*m|xY-@ons)fcoozOKZj_DQ zv7RbMy%GSPx#B@S~JuSo7}^RNeiyI z3R9gy7E>L#6bi#21{=U-ykS$CZnCas{_=!%h?5rUP#cmbv4LtR(3hfg2L%cMphbaP zD;-sm@3ESZq?~EBBC+nXTG7CDh4mhi9*3s!m=%&IOazm{kQ&p4P0~C38 zPR9ln3orIBsIgX{x%)h6pxoM}KxaoZ6{6h{u#z#Z5OTaJkLcP_xtv6}&m%N%R5p+) zSaTSMia$>>*{W)|)XDIETV6!uGupk3HGn3(21zts_* z%C}~qZ*5#-pie1udjh~}GafUme}Yr-+`j`p=jDdJQ&j?zw$Qb5qwwb3v)rminhVZQ zSP>rM7~$lEMmPmd&^(`l@BI)OcYJlPe(2HOb`qQ#8DU{HLLc7gg+U zK-P5f-+`nj`EOS{%kPRW_=#>9agfxIe^=$X&MN=Yy^0yZ^ipW|^22{u<+*sGO3A4z zmX5d}*xjVYst?McRz$QXjNEiy)Lz+;4`CfIoXNQ}61f?iqdoyc1#^@?%(6;ZoIuPQ zuGk2X1&LtiVrojfa5^~cK2lRCI>|@=X%w9Z1#4Qj&TgdWh~-?E)F$$;qOE~OgwYE+ zTTk3)8G}^kXyK&6+Ut_$m)fx0h@4v|;AE%~cWKW-pzcAYfhR!GDLgtw`8m(&T@d0b zS}9z(eIIw-qlr1gw`cf2;vALwDLTA_5F;5KKAQZ;>~?f~_+V;Yk3t`1L&X6KuKy`D zg_l#&MuVl>k;5D|qL-eIA_i$$9J%%p%|^_l!7|y=)tCcD(RX8IQE~jL0Fi8cfc4 zz0V_?D>rxv~J`R z@j;^!ojr4XQF=6D1CMWy=MNeMQJ0s#ptCR(tH#__a@z!64kkWyEmTmfc(y29+Ex#c z61|w+PodadXlM9KRM)(i1CF3|Q#wyhkE@T5BB}uI)&#H~*Q7p8T8v6`Yx6%{#kjAA2dT&?9`xJ-4@KtbM?V)uUy4c=k-*J1fV z6OU80_+8#kjU#HP@CnAQ&%ax~MIX1a0h#*TYUbn%=qRrGU?EkszKdRvfMb3w_zVs~ zaw7%LPwd7}EIm@3)_oxEI@RvF{c+^VEdLWW5d2NI?$+*7AL(SyS*^R(G9fqZ;6kT% zv~t4Yg=sKWe2`jq)4Eb$fRWYK5YRqVAM5;9iq5!!Pii({MraT?+;w6)MJA?G6Hr%# z_L0tDJ<`QyAh?YOvkmPboyCRDm|Zvk1oj*VOg5}OU01Ov2YpFmHDQflnX*vS{R|BT z#8T7+qWbAv(YCvc?V7>uqPOaN?d+FJI$s*-0=u0VC<20Zu54b)ifVuP_U zyhMRSjvHPVdU08N+C_8&I9PF!0ir~RUEe}YG+n8g6sc<#88D+dW&JDz**&J_E#Pj< zCv2!?pg<-?)!k6VtYM%tJ%&QX%N^JV_m*da=IwT(Pw2_of&kN3@^;dCymb!GVX~d0 zimC}GV;QEwL^RLn(wsS%E(4+5=X6q<8CNhyuOa-bcC)j8pHXNLzz~@dJIL2LuCbpp@uLXiv=)JdeLoi+syGXn&i5 zZ>uOcm?{osklv?hN>9=)%v2#lWIXl-@jxw@${Gp|)K#tf$ue|i{Y3fj4U+2zrLe9y zsHIRqfWb>u3FpL?*$7HrPG|2`OJn5CHabf2J_xDw#0a)@Qr{$y6)nw%ULY*NN;A{^ zqnR{VW$6JX8h;2E8SG8T)I zCW`|q0Lslb)i5Osimp*L%?O$A2oe3*(hbmJbd7iUjMlrHky* zG3@2FkqqT3$0&%7S zTG1|6tL4$E)FLEo!&)AL9*>T|IK&udPtmT#)AT2^EpFmoPV*m?&Wxg~ z4pyso+B}u*F^b{`Wqy`G&|9IArR4zgQnSdWd62Mk4f$u#@yVz6`4W4~3F~DB-7qR^ zZw)4eb@1b@kx|)H;*@sdpf3Sx{Au}_>n$sxOJ#`4fz@>J9DKR~?gr$lkaK>jHIr1T z_JD{`SO;XeG;e#xlAkeX4C0cW>H^M1fO3d}2sEUJ+W|`yriq8eV6N+66)PEP!E_{0 z2F)`1uf{GOi(PDRmIv&nQ6S3F7C8K$ORpFO&DhZV$l2cHGt|=Z)a(U9b-FO2tTPQ#*W6$L zA*|B6f%O9B8nGGGFlA{TmLvBDSo5y0idL9CHV-ozr}doKo-8gQ`GQydIA=9q@` zA7^_7v@11T@2N9Nmjl_WSW!62NljKMWvPi#Jl zAIw^-2}-H8mW@K@S%*^|>vQBLirv#f)?6%V=SfAAgZ*xW>`I!34I4uPKI+wsF658AOu*Ls3( z+*zEPyPIMoXR9%ORTI+%D{R-!K0Bw~%zmGOH%%wCUdb5jG43{4pGTmKGVlWj{S*rT zAoi*T%A?#bH$Ba-50^3KS1!jH@Ge4&l0+~7{@n-I^@pE1(cTI=*85Yz^yY@OYECYrg zFfS&Q>5LB-a)YgpQ!Jy5dcP;j=vb?2am3WT6W?$mRx6lr3^onefP?7ac5JyJ$#qEc zYpD18iRM)}5`hZ?KsYvewT06U>+clne++7cA(Ve`JLR8A>%w<`=Z9owm(XWO+~ofp z3A|KaAW0*CJI|q4yO~3wjbs5rwF(f9(o;a_M<}!-0mL)cGw=pn9Bp8e^iDT9Ztl(~ z{oWi*JDf>jH;#nYy|9G*wYqNKa&lxr^T?y3Md|}2{?Cn<>eqH>6p5Wx^%tVptm>4g z^vO1C0x#-a3jJ8sLT3-e1^{8ff>B>4-d-nUPrFQXn@hhofVQ>@mj`$fZFY(bWtR z=iqJHVua#mEKW1cVEKnruPxvqv*K^`1R~{Fpjvnx@X378rUDH67KLuHb5;oZ$gvp> z*cQdNgB1FSxY!(qvVcK$Tsy)L&=4paR9$#68%B|s%U@UpGkyX&pzBj53mX^?4tr0R zajqey%y?WJvlvUr!Su=_M;+Hx9el)_OHDK3ae=o`JTB~pX#z_yq^Jze$o9WD=82oa zF`q(^?;~%Mr1wwMli{;lvmz=IUfepg%1rDo7*tYN+qKX%xKkPot&#?ls=GEoAvc&* zts2YWYu;wIVbpBHM{&@xksMWE7aOUGzhP7IH*CsB6%K>Jm%hI(m@^0!SfyKlrNQ7f z24~ADR$gI6v0}ydISTn(5xy}(z&x-!*nI;Jk9Y{!Vt3rHBO`Oj@e9b!iz#6AU2#3a z>ZwB^D5S|ug{vS}muLWIWBa4hK>3RyEu?F+|EzUbe&=i2g>V7vBY2H)!of=g$t+tf z#dx#b=UMBy=6MMR3OmD(Zij4SX(7Wp&l45Lv6HtijC20Ro0;_x>se?C;2Mt$hxWtL zfRD@{H(cXgll%rIX}0CBqfmKjeeVx}&n~Vx1}Wi;Ykyp`E$Vnh^j#zo=(~>R#P$^$ ztdIQobZDFy;VAmd(BN4~Q1Ts+am5)_SPKzy!MehjY4-+lC{dqY%W#~WxqmHaSN zN~epVQaYRbf9%?4d#xrO_ITAhOolE1^G4?su> z)LGcKQwGz}rD6g*P9T>@Lya8((qOX5eoVH7?{;H%V24j}#S3FNG7$UWPR<=>KF>I- zi$S;@G08r$JDir8v`f~(>A~^+V73^ZgtAb`%OR@6lleo@3)o=>IbA4(Pbaa`=*)FS zAxukrTTp8gkxa$e%bp63L|%XUmIju8cz^(qK6#T5TnX)3_ ztp~`Ng>Sj4^hqq$2@2gw75zV@bIveuLMWoSSz^zE$8`-n$WA^Cw$y?rsp40t+1JkL zXFx>GKBirsVn0gudZWhl{{9G9+nL4@;!HG$8q+|d5;^AA*?ydd1Lf_TIbnZtOm$G` zXErTK(vBS`PHpfrj|EPIP05GrA~&ZRBoD)E=Nn?b#SnWXh}~efs4I4%_r%~BEZS;# z!3Y^Wd+R^%)GoelGpreJqV326g@C_&gapfvy~1qt7*(trL(b7Q|Aem@xiN+`5){IV zs{FMHmBVJZC_Dp&j0wmNo2f?ORO`x3dE*%%o>U$fci2FT&vSqRY$s<}uPuF$oY#oc z$$3qJiBE=Z6YQ@(C~aXC$BbvAPR7GG#|v!jLgnZnCwu}(kYkm@K5B5zlI`o9Wt0=R zeK0ISYdC1cIY)Z2)e$Ej7+N?&(~SVo2{RB{Lft$mgb=P+h7lI18ad?Q1ZJ78dJ#L| zR_HHFcpue6rSk8yHW3m1y~deMq*b1Y3Pdr$7R^fJDE_B!+3~JN!T(NwkNf0fab9n z-xBR?AeK#+VZ5V|{gD}`N=3Mqt zGweN9E`$5N=4cq_dqxe#4rl|9@ z3dKiVcib$;al@#=8ARq7i2%Vj1+uEq0N7^B9K(e_0%;teqQ{gM35Jc8zRq5i)^gW3 zWg93o<@ETdk4(Ei$W##gQOdxZLe~}A$$HNx49mF-2TM(ywltM{;YTr}$KhnoWA7Gg z5O7bq*%jEuyTzVMfXkjeGtl2)-%jNQUc15f++n$}Iyg_NVG}Vz zL^T!XuPt<`qK>f!z)k?NsW0 zP(oecPKjoK@6J@G-Pgb~N@4-MK`jc`x2~?mHvoa)fwtQF&V?JBdDcdpek|i}*y!=I z{6=YO1^0%*50ezcp1m2~yVbpnftu6K9`c^lj?f{FB7NJaeqWm0J4OTiirYCHhfLu< z&Yb~9CJkPq=y-H})Z|`9ZXkq)$w8AF4^{e4Cbu6sD9^`C?p5Tn$&dZV!@h&y?BINKNc!*jg$Rw?)5aU_>ylfxn36BH37NNbnf-0O4zyz zr0<%bA~*pE7J^J`m|pCojkzD37w>m5d%l8TI(+c%XJx24wG|1(_0S01VL1sYN*OF= z*iqiaAL;rr_R4IgrJdpW>{1CyRZUNt(IL*D44pd%?O1V?AxXp>V0N!QPK5Qnj~OMGna&m%DmOj|=tR|G(b`ZO)bW16PCc&ca2n{k zLsc8|Y8~U{?(g-*F=THuSjOg9~wnrxNFs;abnR z?=jB;qt+bZ?Si8K=T1mCiqy5m9192+)+pq#Oe7rl>)Nbq;3h=EAe#gf z0}WJv+5*(EOAq4nLI*}?mqPwS_B17dcbR7!xJ*}rf4ZLMiHXpF8R0oYJi0E(%~3hz zdJGx_N6m?8;)=39AvKK^!mAk=g=s<~+n`x?xM2LK8=2-SAcS3esA*II_7U9J^&HcReef=fGe%cB}iAl*6$Lr}p*icD0%}L*;K)^nyXw zyDVs3TV8@okDb1pbGY6VPn7FTnV8Q@k!2mKxzla#fWO@S=G~3RF`)cSP$awb#C7Fr zl|IjH6<(0pN0PutLItjOA(=UvkjafP@ir!n7zsiIio3u%hl%gEY?UYc`fi`FbT=Zk zc{Tr%P`>6urZzCs0ZWJ^_HDHEEgX!o)Mk?#>%f#1g}}6#M^+;&uzYBv(k=_K3VbPu zLn>Hqi7JawWk6?@C8kOfs^CcZ9wa#wWc$dXEC;5EW3sQs{&U3@L05#ViiGuw$M1p1 zMXwAtNzEeTJ;-83!lK|(Asf78SMlO#a{Z$_^NOWdc~N9wqNB@ehZ&Vb?? z_6Qo=39vNKtiRxBYClgU5@wZ{&2c`kh?YK2!E?>991X+Gf$|3l*sX`oj!T}b0lKlr zAW4EyupmOv%UbEh20}5_A$H3d!BS<%*mBIYmV<)54Xc|4@i^&J#qZz%3KAc_Rd zGZSGxaH8)b_qF!s0xx)r`V7_zq2%ss;WiNAHaGO^cpl4C#4im-XLnQRLD7EQQy{rc zPhilxS>$v_C-)Z8xVCE*3}B!W+8V>6~n$iWh2n zxbFZaR#9k^S*o9bISz<7{EWFiGmlt!FcmEYoae=7gUyI15rSbre73O>+?!DdRg=eq zL)ad#(Tvxq&M@QkGUG|ti%)f3L`C!I=4*g1CB7=89;n?9|#nKYVEWsIYt8T)AL zzYI@Mfv*MSJ=7Co#oc}D8?c!-sujO0i-fdXC!1b4ETi*P{pW>W?xeFb61Ay5hj_K2aYRqhWZ7if^K z1C45P?Cin-6i;m5fKjjlK`|rHfIZ025?GuC97tfXJFO?twfpz>u-wkkvQiQjb*zd1 z8eEu-10-w}ATj0uM(`h%kZ||65~qW%=d>+uYWSRvk57-69)){qG`YVOSlHP(F;6^Z z6Je7amhn6e{)Xr&PI@%K{NO%ecX0BFRB?Z6Z32Ma!PY~P@Hcgk{Sy!`|3KvXRPsRn z!Ty8ixgs8NcOv0mpW65z9To+*&+SZUwLk>=2)93!Ta=X~iUa2Y4c7s1Bsdct2@u6_Q=qAPj^ z@d)QG94xHTGlY2$E2Tyowfhul=qZxI?4Rj6TmgY=ptjt_y-?dp@>~RoXB0>rCVDP{ zo;-8P0V_`fF=%5qU z7}pWeO+95mvPdV11z&4+)i06Er)(S}jfA_MqbY9B?NbJjaw*iPGKXJC+08UJf)@9l;oS z4~5K)vE(Z0ENFIruu45y?sYWv=0b-@61vooO>4f|1)JF~`;R>0DY%UtWa!z?(qJ&%5uwGZpyX%ZwS!^^*SFkQNgFPK)p3WaV2tIM3I*2{$H za1OlZ|6}66%#8P$Rl=kH)WGr!Q2A71Adp;fryBnbOAA%^4gz${B@9oq`oVZ9d}h29 zvQN(Q0G4WrdgD&%)5EO8Hg>grlJS5#f96UCEUO{_dAk19=?%~TZ<&Q%8b6N8`KXZ z3cEu608H5m-%bVz?LO0vy%&<_WfsCr6Yjl_kY|r}^Wr=O(zt~}zc9$EvKP+u31J$_ zrDPA1JW5VNQb5UGBm*hghc&vJl9RFEk5KX*x*D{be21Dm{1M820Hkp--zu8hc0;`1 z9TLFe*^feK_a#V9^0#?m{)TnW?E_5?hC83i!fu2LAienWsbcsJ!qwzG;Yrlw&{nvN zJclHl#RDsOTCX42Cw}k*M={O7r|Q1)UT^_RREy`3Df~i3W4}gli?B7%hxYt<#T>65 zvbOWun#h$Sy8u~^zjX!@i&`LTAk~hof~Te)8mHvGA@My`+RE$!O?xZJ^O@?4%dp@! zbHhsyp&gKEcYIVxg3^#Nhd z@hF^dm~YLr06>IR(W||c3%B7h>2(l%KnN!0xGYP-aOav&Vtz%?AXrmfr@bFol;l_N z-Q%0C1t}(FAwUj=S=J8BHYo@x<3vG zMSEcmaA>scpuQo7<)ned-M63MGwEzyi%BQ-(~ftLoMS!8;}xJC)NHfglg_nvNueg_ zFG>A)YoGkMAC#{!Zd++JWi%H?dyS>+`!Tv~AgMXU8pQ3UKo&etNmEoLrf?<7^m0BU z*?}hyqxlDgG};zjm2|1rI|fqHRl24CNs;i0BtAq2mNu$k%nNW=h^zb%&8Je|A3{@I z&gQ@zBy+AZGb#qzOr^_)o7`2pmOHx&4VFuS8`{W43s%XnxV?QDzJ+(tWo#ymbuGHo zv>S&iYq&}j4Zx6UcIHtMZo~I$prk87$#paOUP;k@cS|qfMb|!5irg6T1+YcggT?dH zi>{LGlwGM^klGkFRP0m*HPTjv}$on0-xG(l)g1B0+f*vT}AyGdqIU!i$>&x`kcNfJmr zK2N=@jRjcZJoUA=q0@GrrzWwdRL)bGGvEYOgqt}*9b}G9u`RflIqYv;Ll3n<@bS6m zzuGIGpbFTu`3`QMHOO3 zZG8Sn0Oy}I<#bTeX8>Z^iA&*=gP8E216(h2Y|Et^)-6}BeFjz2#i}O!ArJ*P0q}ys zbMqdRKeza-An9+I*jU#?IIClJ$WD@}lwE~$wH8YHE55lY=`Y+sRT}lR$mm2#BL7sG z@r~l1}x8ey0A5G8Z@f{3Yp-4Z-(#!FN}I!LLs9Id)XK%qtMTJ(vFm= zoalQ@;#8K@U}8Azce^38j;8R#q&j;7EGyAZi+D70ES z+rjRzv5o=oPat_%66ek|`Bos`oc;gQDNMr+ZrsC1&8(f~?9*osJ$-_<4)O9Pkd6Z^@r_A{lz5_X30KBE>4IumlOk!rchg zbfP2gCii!&8nK5?9+0@hUKP6+(e=F-C%(z5gsnm>qnG_CIhm!*cklfg3f-{b1&BjZ z{fCRQqY<|cIX+}~9(jMHAm$PE2>nIJCq=Y#FA7W9u;oxlF!7Xw342ov%`7&kdZu)A zFRVs$AJ5@90<*yN594xC85oN>ZMhE=*@9fJtu*@~n$v5mTFd}KcY8=ju#dduLRr39 zRuxm$T;MtzZ>Ly&IX6Q$VM)BKrdd=FG1NN8M!AX@9oihh*ys_>3VRx!C~Q2zybl(w zgyx$*aqs0}^l4Vp7ZDlfy$kEUgYv5-@!qMD!D%rg_L$}0CduWu8v?7gq70e2k63RY)MpdJ%3?aX*fy5%sVdUS@zL0CKVHmY`0#_C-)KC1M56?;4t$UbR(*KvQ_l}mT>IvGcBTTP8Fui1A5^(Qr(Qcl~!}b!J2DpI$ z2Jd}bpAPSq_c3LGT4B**%lKRCm6jYLVe{jKi_wlbyFpzGcGLa^yX-B>mzWIl?&fm~oF8evckOML=yvZ{wv!9F8&AHD95`|Q2cqG6zs6LiQ|Las zPdQZbo-{|%8!^IiXZ}e!IP(4tqE(z#4Y9wHs9DI|CS;0QUyC@L(R@^I(UlY1oZ7!eSUc$k7aS65Q0+ThtMD zyr2r_!qa7haIN;u67;y^aK00Eht_*D$d}IxZjI(b-ZENoFH`aO35;HZ2DjDnJ~CV? zA$sZYd=(QQwS9`8WO0Np~}{OSoz!>ueu;fz1*Pn zA~V~ISYLwtljZjqFJmAPaDgQjeK$HhkKDL%3vuTD3zGTd{wtCKa7PXw zDC9VV)W4Bce2rR-?x2dC!Q{I}EiZSeyl*5|Fqxt`vSJLp>Pzc}&-g32;*;UV@1O*; z3gEk%){Pj39H_3rG}maJ0A3~yI}S$SL305Nr+NkxYMUsDvH)3{whhmqQnR_-=Ye(` zC}fW?8#y0^s)f5He}=AE0kMUm0FnHe*{Liv#=3UQM}rF~WRBi^ICj)U6fz-raIjaj zUHRpKm9ndRKmM<~s^B)+RX#ks25qfisYoEtU^(*f;Wi-7Q+;%4=z@;W@!)qoQf z-!G}+9c&T~{DkIjYk<{>%ZvPcjBmXhMy31(Zo3JT@|Ui$j0Ia1ULN9&Akqo!0y@!{ z)drSrB6@tQ4Wr&}4Mu0^rN@~k$j1RlJzaj$dwRBPl8LDwWBV?LNs9Tc>bc`}?S7$| zd@be$9e!QM%|iH@DPBll4C~f??ve0HYMOV`mE{dM{1<-@eYQ32I4-nSi`vbhv7u$u7rD8N?`DX}1&^2ph z1s?)i7XZoy$mWW-Q(7djt9l&M^Hmh50jf z!Tg~NRgAdT_vr~nR_mBAP;+r>KLc)bCe4LgbxlaCG5fmi^u(%-3P#_O*-*2Cke<3nqx33o!XYPH58PqGFq ztDHM6<{A>D37-H>g`WZ6T!|gP+Nk?4(iu#>m|jjHn}}A6rJtM(hs|JXsaKLEtA*R7 z{9PKL9s9bHgJ?IHLQCapT5<+>0pBJwRsM!=V<@ze8Y!3Er?GG&bs(YBDA zY&3w4$KfSeD8$;rgpx-T)LMR}il3-(ya*r)_z?`g$b~A*i6q#vphpoGLbFN~qQMe! z{8pxd`EjHSy(lMX$v7WVCn_8;zP>3JGsTni_-? zX*d++wj&#;f|o&mM&T~I0ely>w4hLVucYKFG2XWnGPX?eG;WZ3aJ`8@;Z?!25ZG1N zIYT3wPydrAO5jWK)p`Y@ppqxseBQu0xhwE^CX7#$(5KkdsfK{rHcP=^8R4*EoSteV8ikoQWS~-Sw98)#bYD`WVY7L9OlXo zD@ufhwoP@=bq0lM4MNyh#+hQV*tf}5_*O}wU&=sPZyOK6VCxm0QLUBF$r6Nx<>K@a zNghrgkra>zr%;6h$%9jdL%MjML3}dl>UTed4(lX(Rv?pzWE{HSb&n(XN6WLKGD5dmfpwr~ zRAtPw_7AA8&%A+9z@r2ga517J#53) zHdhntz{3_6v+B@$VXgoeT#$IxQ{MPAH$;br1VEqht?_yP^)(bY2kQA96v$(65qe^h zsVaiqk4uPdhzW=g#0ZL&EKVSM|H(kf?A&}S*)LNe|8<!o^TX~CPZU47L--ps2oqbNZf_B9 z1l~t*6Y^m<9>$F6o)oI*J{9~Z^{CnT+NspcHa+_<3u+p6@5jI`AW&pp>2d&-!*L|MCiC-dY1EddY z7Z;Lknnz9}C+ooPu&N!D;zOaBod_u5>#fmZ3&4xL*+11P1-L1JZVz4D*PZh**Ko8a z;`v~QKSC)zBx)Q9Un@!Bn}X;X@7ltyO6iH54-xZhYzdsGf>$#{XgsT*DQ=*Y-qN6G z6DK(x8x!2yxM2kNl)l3GvQcIFNmdKxO*~P|6vUFLiRO6ljy2AnJxXVAXRPyuUaXJb z0~KIIv#WI`D_E+11_VPh6>WwXTt!8jC=^~9pF7?Rgfm4Pko;&EcrtF~3=>aO$}kGO zkeij#UltW_D9&wL6-v2Mc0dZB@io&u#WG%&iMz-$aTi%8?jp-)z9pL^#U!aX8s0}K zKhi&#@*om3-jA$0M$fZCHb@MXM6@EuukJBFgShsWLvne$L~dfG-_MF--Qme!&!i}! z>p($aiJ2G<)FL%h{;cGZTkJ;=6U>oimFo(I%;7Ii#HRg+E7mq9q%+E3CCa&^S^P^W zGaz%|8h-_wYc_?96EEeJQ-xCruLtlpOuZSjs}Vd78%SbwdBwbVMysm}O4mX=Oqpja zln68{X}~poUh6DCopQHCqNm)A@#a%#jSU%h4I#|bstObL^m%?7{t3Q9o^luF{-3Xq zqffpxzREm^eooM+bl7~+;!_~QN`-#dm4B3hf=x$&vfztrltt$hk zBe{9ypq>D5-pX-juo;otzjKW~9{XD=0m}-=4a3vp;dNl z1}x1UC^bVqfR4EZz1-W5ZFs!xzV@;$>W;S6@q=uPtZtqA3fST5*2*p1fU;`vI8O$p zJPA!MEB<~Ray=>KY23<*2-_ip3FvJ}M5=l%wdnCs>J$ z(9&tx!X}|#;rIy_ZOS{wl-*-&SYy(p{KlBMdyvRcLpLhNG{2y%KDNIVj@Gd!Kl`0{ zSW|vSjfG=r;kndQI95H{N1U*q#e_6$Cu~a0cEZ|zS}3I_2yo(#kvMOmNUZ2B7JH{f zWSlFjW&5I#t)-MtWqv+WnDTenYPtXH3S_jd_?qVqKOZ&%y8`WAa16*sued=|zD8~g zZxR+~_m~knM@QjUo${@iY$@Ne$l`+zW3tJuefTIjKp<7YF<+DDR!Cc>`p?mGLn! zlZ@&velX*4NyXcIT+?h4G~j5F0ogzgE3-%t`}(P_LgGFG7PNyx+a>2)AReXEGsUBn zdgk{$N*->IFi>R<{@EtEL_u3iD#Wd#7w{$}YjPLov>S4RA${C93g&>$QhVbYXz5;Q zmyKf&rum&F`ISi?HVOP8O!~Ve7c!b77KbN>D|^F+&nD`l&fui4R4Iiz$(?OA$u^Tb zWRlJi;OgWkOVJnU-S0(vD*ke2_?qOd0-TrS-GpARRn;WPm500r_ z9EW5yIm?L#sbdp47OklWrU4aT?(AS6aFzWH=l#L?pHD_FV(u7~(K-w0NxhC@q08fa z(%}LIL7Riy)R}laZ$G6@!?PX_q7Y0DH;0y}UxWuFL~`m(#aGBreOoKvY;9C5zGXLx zQ_XXhAnW0U7^s2zoMl%L6!bYuJp;cmz`YNbB{>;hzzWX|aB>Y;C{-F04RkevY*Sx{ zdaxWX@`;V^vE#%yfVVErEnANUIqn69mV{O2Sgoum?xoivFi2Jbf5YfsmsEy#esqy!~*^%4|u0LfU4P8QWJ{U-;^~kw7chd){@c~uH z;U@VeYC^k8c+8+#J$#QqJ(Otz!Q3U1%Ugt7%05r3xiyt%4y{w0xiH8{zdTRsD$Y4l zn?>Kn8&Zw5hTaBOq%~?>ACNbgKyQXKn);wfi_~8*G2jgwM1%n9O<1Fqt*h%2z{_|K z%II$FX^5B9tuoDrw{on*KeaPZtM5V0f++O`Y4`aHh(GgD>JylBPa0YeWaSxT^@`ux zfOa{7)=soWr(jWm$cZ}s6P&gG2AF>wkmbXU?eTOL*IAi z2}*rcngc!jf}?*rk_os3oFHK)27eA9!zAlTIIrCsW=3}{76?F@^PPR0ARLrakhKq5#4}38HlxG zkjT9Wz)}S-cxne6>|np2A;f6{r5Uw8FisE>7!Pv}!s|45Zp$9!-Hs%8dl(c>Bwj#|I$}a8wzZBe{l5^VH@H7k98VRTrA-x09R5K;9Ww|p0p<*RnO71_g&9QJ7?azqEi8B%PW3ps4!;TV?uChe z{3Y<~P2e`4$D23lTK<+Nn=38f41`=;0}bp2p$N2IhtN_~ISG)~Fp5d<KbFGDh=TCTL)T#N4fD5A?_{C~cT1#|(d-(y|BYBsv=<3<i)@p)Vt9*jP&u%Snu&HLL*kcV2W;|a~rQ}o zOgb>0=H>i4e|aO!GN7Q5VmZIg?UQD@en@8INu!TZWd;6Ug(}QLu>Tf-U0^r18+Ork zzmGAzV6@E((y;#wD*+G#PXqU6c9FG0SV9&!^hh6NtwNGUS=jdI^Gl4tiOsVT>_Y7< zzgst%ACsj05?aECWIc-H4`e-N;QTlC=HZbuzPl+vv6tqkH_{msdJy7_N0qSir~-&g zGuoj)@t-uqZGL5?Gw;E>F)x=<8tb11ctmOk!1AVy0Uty%mI4|Ho?kX7dx{0vLnl_z&YB#5>Yq*y{}`(U{pp|qC- z1<$buc$5>ZkmyXw%ZjT!S4n$0yCOUU4I^P3cGL7$0H8iS_E_ah2Py;wgwy; zk*SEVX}dXI#F%fP?6t_vi=)cn@U1DZ-(%uEP(KUbexhYPl3PzSbHvgus%#@24&i4R zFyq%f79R&Qe%-_Ig)rmS?V!LJ@Lz9_=OTdmo`>TlH)0Msyef?&bGcp9$Xq(O357l$ zohbx71onF_n8$He3(Y?)(!QX>Bfas35RosX##dNi7dY8!1n0}8w4-=MEsuZH!zy^% zQOsSNxmz?mL?0JkBArDq=g#;aacSQHFJoE$@&C@|a}Mh;+$7h*-{bPZpWF%#ws43# z+_w1K73YImu^fZ#zwEI~2vu}_co+HI!flw%up=2Pk2ym`I&&|QZ2>LerjfJSrDh)a zEdwV4{2^uh0h&m;y@Wl<;Mr%6a%?H5;p9Ac8&YL zG9&!eBzW-!lLr6fJ7P=sVW8RO_CUF8DK;ijj7g?G}@uuKJ;HAy#$&~^U-4QJvu5;g_z+^rivY3a1sk|q@r!m zRM$CM5zaC|=vtT~FaaAD>9oFGrO) z=b)*U&P3Nb{&RTijV&_|dn`JOd)a$%L*lHi>i%;Y|aUwQ#@pPJm~G9#V?M+q(7i-bcci#8z0Xpw8% z`8KlHi}QmOM{&~Y`oY_OQrpTkCrc#3IxH9a0l){2VGeGS;8=ijkkiN1L*>QXyt5tm zf_9*~>9Q(i_;(PR`$eZ^OSm)Y|6lcas$C1(y^nTlg?4TCl$`_Z{)b)+F~Fb2JOnaa z`V{Y$e;civbg@bh`$NbLMh;aPcq+W@F)^EnDxgHQzJfxx4jchtuA$PW=r}Ht1P+^; zfBe5rD0+Qyd>nj$2nFFs*d_y?oB*Gk0H2&74wsW`lk_wR-Y!BRKmvs@EYX)_^vX?Y zW!owZ8Z=NdxCC(jUq^_kOYn05>1ELWb1!&@4gxa)l5QBjkNh99*lqV0;s6i1-($b; z2XnNcHdTNZ<~D$0h;4Hv1jN@M`t@2^7G{h8IqB)27c& z&A%mT3a9-W+vr@y##v)5m2-Sa7ScCL1>}bfD_skc{TliN-%C#P!s9hV{Xqi|^#2dH zY7?Wg7{o;&Cd?wkp#wgd5uAV6uohSX6GMQ1(4;wM*rDAV0k|NW-gxB*`dJnWZ|L)) zDDgD;Y@%l(cYNd=3p|VC8CIOe$7D3F7YjZMp&(6RoV=bTSI7frVZ3FzgZOL^2Qs4t zvZfLi`fRl#kypaGm)_FZqrDTbC^$s}MVf!?8^~999gxoy+0OCwGO*Fpu%`n>#(Ke%Nh3dq4;qT3Ek3RYU9;1IAyYPh zr6rv}ApAaXfv&}E_`pb1NlOMxkB#{G0{=`+2=@>C5V>aj0)xM$U~T6iP-;*y9iF25 z4vkRk12<(=$)r1v@9nOkQNuv3LL@V^LtZhrL-vth|Z+LnIgc5;k zT<BTGawdWoW!EGIhi?p^J&#}jUYZ^y%~b{LvB;6OAm6F)7$;xLmMg2V!8W8J$v0zuTFhB4t$VQCN2_T&I zGR@;=eseIf0LS7iCpEKk-JNUr*Dl;V05=74Y8n#!eeik|rcrhs5;tYnAc4YDYZi5> zS-*Qu^#Xx81LU?UKd?zwtOW?cu)JbG`B3W+jvbj~Tz{7C(?z!MrBN&E*OC1pz z*EQ){v$V4&|H3)&H-3PwtPGt^?>G}1kN?IwjtghSFMnEo)4cHS$jzqwT>@abqPZ{4 zR^v{}KJxhmyXn`-jMCvn9W|fQualpFq&uK^%FjR=%o6kM!;Ax}7C8hK)XIu!{sDM; zPt)~j{QGKJnT*RD7Nw^nRKkV-jOYeD1eoq;O2(f>%s>I;T%EaWD6^@ZHCYUvs+n!q z6!Zk1H_dz6UE77a25)kupJjl^F~6@ivN#>j!0_*@`JIKjiI4pd48DcZFTk~uX3GCa zP~bg=>)xX&9Y2LfQV_8Bk#>Nf(+mH_{qS^zd*FU}`T*d%ZpL{7I`4-Utd5T_Wb`0D z1gb5X^FaHx_e+tY-oL9J1yHHhtJ68b|HHvN(uaZ9EeekxW+o+EG=BxZ<$ztq0Fh{JFacW) z{|LYNawejyUdIE$jEO63OaS-?DIaD;!A4P{_=@}nxgwtq&k&37_3MTpBH}?fi~ksu=Dl~bsnBiL!r;7T?{UAc;3R-%bu7aJ_ObY zgD2G{;S`c=CQFfkwmFM$_CxMADV;na627bic<4wALokj4VD z;0I~$sQo$P;SC)Hd>(`nHFHV_9PHuG2jo9$*5N0oYBuDIzXdfLy4UQN|0sr)(3)C| zhy74zwgqUH!-H7G!PAZW`){>>Z>|VIvKxU5Y0^PqE zBW6(dLg|{ubuW~zX<_%m{UB43Rqh=)3 zJcLaGF~0@gy9YWd_dxbTTiYdnd{5tjz3D99;iP%_9qOw`sIlBx2A_YZ?XzpgKW65D zr_S;_G)Nx@l-xWN{_NVDcVjttjo>-iN9nt#tr@DLXK+^(vJU=tR83UxV^hFLz$?OD4=VF#>P3*H|#f zcxe9EA;|aTRFG>^5BAD2N}>95#TOIA>Q7|rgYq&lZhF$!m!1? z3S82YU5wjLyooVS#5YS9EGEjQla6SoMWtQh=-ujJ#NEX!PchGs?G9y!8 zeXHx3qu}~{eutHgLdc_4P8K0(XL@;x3#|+dA(cx=qLcv|#Qg3i?_Qa0h9lAL43MdJ zuW9!xMBN_BNQW{6o{ZlWa*~d32YE(d;#Xw^&o%aKyj^E172pLkuuYlU>rmw<3V40HFGbMBAdMI2seHT2C{pM3fFSBqgLYC-N zXEOh!0-JyKqHU7nIp`B1!)f8o4!=3EWfw5PJPQpVAE3V4z=r{R9vs4u??w=1^ks0T zp14R?L4U~@hDEib8xYUH&WD`9LD-^j#$^nlM)*n)0XF22X#O9Em*p01RQvFl7axql zHpEJ^;~F*RwJrPRmSJp~@Kqf9c#Y4CSDC9@85i-w(JGTnFv%^r_$Lfrq;(o5diK)D7s6?D~}a3 z&MNw$a2!y+XvTzbP{Ezk55NE~z{T)SxUf89BH$E?w55|A5pHByJgX){yey07KaBk@ zQoFl2i{|ezWV4IS9Us({BA}iG-__AtH28~mh1X{*#tRVzf+P(p$XUtW`!qhRX5%KjLLzk3rK( zP7%hLY>s$=i7JI@ZqdZEeN@Yg@b4#{%A*FPN931%gSWGXhkw}zZ*M|D&fuWlPUSh{ zVcydTRXQWeT1n#Pei(=qkc_8IXS@GZXHRzP?5S>@y=)K5#PDzC{^Ea_`^(+uZj|){ zVnwn}i!BP>jkPDZnPLTbl>eG+!^}{^w6s+!ThC%c6BjLv+RJOpdKQa1@4F^3r-%_UZiWl%Y*Z=?kpx)VEPtZBMFYl1cOJpPaS~Dm=FKU zJeWyXxPKU~Azo=6xXyeFG~i4eF6UZ z9~J-z<_E1o+`WZwH%m(k_^S>J&HyC_aRxINUY?(Pz4~niq zLqN#|2cZd=D!8=>juK?@hLR8GJIn}}ozZ+SGPnZsKZ)l*t(ge~@#l7I%HROOOE6u2 zVHq?psRSW~p%SA?4IYq3!YB{+Fpedhh`szue8>PnNbvMih4m;jHP7m5J_d8Tl5jB8 z70JN@yCwtQg`k%d48ZR#5%5$*!2##abn5_@p2jO zj(g1riws_1_$9c0r&}b*PqlXP`Cy|xoHQM&QH8SqSghXI=U$jBu95WS#V#O&xSK_(MRQPow zf;*9ea+0YeA`(?9c8ujh_G)sDSstQD!KDs@S>->_QS_8{LU9T1(UE=^Qt)Y0We?pD z{%B%+50v~C$}GScJDLyCDzYCra5t#@(8${AuEICgE*--4frC=Y%j3S{stJah;~ z_A*XXFzhR0z~Ni8Kzt?hcH9sj@|K|jG=RkreAA5n7TwT>(Ldp2%0%=D`zZJpz8&Kc z?mhDa1>cb%zu-Z$V(+OS3Sl$zZ@~^it$>$5cn|}@X<=R$&n)0Aqsvwb|7_pKxg`7t z$NZNR{Kdt;C#}f;f`V+tfy#; zfdw`Yl;`9$F0}saH*kI{vOiOy>)fsvKErRZqcy_o0Mn8&(E%iX$c4h>;^L$Xc9>qi z7AGaD%n1V_9nfMwn$#)+8aG63aBW!ZVPWHq=HI~c(HkN=r|r5O7F3kzmsSSuAxkv&LPPb`n>9@2CN^9WyIPRxcQ#x@d9sr`-=$@jv=@BMQSSW z(e@Y6&J6}=cP8d)<_bA6%3L9+!<}9juLc%&*NXCG|D6`^5ExRFrD7wyjRTjo16(Te zAxv{dW!YLNi4~QVcm@U+6j3-Ye242QK3T?omvhSQhdj#Pd33}6WFMI0G=$G2LMY9C z9}d=a&;{{wIQ5fw?$b~_zaVQ*V)VLx82wkeap#4UX*~Iv&*7f_jLM%s2mXn|C*ZK* zZz60mp93rzS=qbHzFmf#@63Z+pd_YTf56zHndXQv<58}8Mj5`vl1_aCk5tH+=B#y< zr8RG%Sn5~teF=ovFWTUnMWu_u`P`KG8W7Sz=f5U}QB!#SYXAuX+7vb|hRww}ij{lg zt#-S&mH8)~^m4xB*7+B!B-8{xmxmVzWP~M@`8M8lPvx9h6;ovsu6elP&6^QKwHgUT zBu4nH8TPk8>ldCfb}REuNRj+rL&jY;Z>=G_YO&!IVeV-4Ghv}GHjVS56JwR zZs3995T84vkLI$?CbjWu z(ls%i1(E%K-L zyFDJ=IQYpPpZ3s`NipTQ8CzDuSZD!@LrAe1;y(6Xt$Mi-85 zJ*mZMVR(7JZ1*ESgyG{HcNKs%5~3%eO34xygL8U_7l8C6elL*KBky6@euzm!RC_vi zXfKqH6U25$x`VGkK4TE$&AcSK5v3OU`KDp#G|sO5#W5c+mO649VzvdV=uG^Y7x&ZjV9X=lOXKXn1edmsT(`8yL zbdY|(n3UmjcYFx;D+Wlm0Nceyq$hn#OA4EY-GobECnysk*g_(wr+_nJ^e1mItOHAg z&?RhcF%}Ug5^~5ah0BBUa9=Nh@qWd+4)07pNyYOZ^EMXx?>gpMh}Y}x`uu-&I5O{3 z)-`Ru^p&WvT;!dj-#eoR{XU7$QQ<4((`je+K}}e$SFFtEGSGR~-{}@g-vl%jD@JvT zK#U-p6Unq~=%OCGv@RR<{g^9k5z>=3x6qv((-txEH?d^tF7jbI?>bJV@5k05Sno~j zF8IQdq(b!`{SF_EPC}%3s(-SZA&IaRu==zU#T=XvcWK&Ie32`Jgx!y?0dApEs?U5$ zY9E#$%no&vzFk?1uVaQ`#E0TQJo&3zw27o&Ao7jzGAkvT`1CVqsvOulgvKUQYF-?9 zs>Ua=p9p)6J~_bn(=tMFKp@i(Km>#7-pMcs68nj4pGv$)$0qENEMM3?q?Wmr39FIw zPTyvEkgWR|+0ESQ>;Pg*j-NfB)aG!&#Op7dQ94!?8-g~;%HY)rxhsYbtI;#`QJQ5( zA8CZ-&%$Rcz)m2DoGJ=Es2QsG9NhwBTNJ|m4-QZk;y|j;{V%-*lSkR53_jqR_5!m= z_JN6@PiSZT6Qa$>!UMZI3~$)umBi`jA>nJB>#;aQkAJ0Sa-lk*y@hH_!%i8@Cx>k! zyO#_m>$X4{0?0J%QIZadMcGPP;DpSkDZm-6f9x*!!syD+Cj=6d@~|C(MEh4DONsg< zA=^HmPQow@q}BdmDCPrAZ{ciE+2=L)Qg0h8sO?7|`PHFR2zL9@+L6m?-;yNg1=jD! z#--!fRKbN)WA&zV*h3hA`0{tCfqBFkhy#?65Zm)=d7PY1w-56B5QWZ(lbFAw?}KJRHM9p5gY$38tI zeeQi%1+p%!K&QBOW^I9TB9gppHoieL*|&9br-z+($)P zQ>2{j&imP=-1hX4kork)LiD91E;zTH7)EuSh{>E$6#ve=u$@roWXE)w*mR~VFEpN} zgY>q%-s1T&+wul=rK$4fVLILo%;N&z_A$uT{1etj^m0wRnjIOVKr;O~se2xdb7ryq zDO_$1!-q*@-|(>#3c4!tz8UK4xkDa4b|4+{9#vy+XVvIj9Mh%4d6>7cVhRQNm=N2Ed0QFTk=~aHw@SRc?TZcz)@e_$6o%9#xwP*d zmZj7of)KyX(K}~_X0z|;vRKPtg*jAv#t%j8-Ifx*P70e|!Dy*@qK2BDH_hQWTgJcJ>dJH~S;S7}N_o64Dq62;(CXPs!re5?O4^l^0BJ*chxq(?US_}eFu)DNof9r zD%jTM`gz{;+FB=nd!A>V0Jvc*IJa5&-s#xaEEL1vc@f$32U^d+|NCn-vxcZ^Uc zi2wsQxx}VPVNX6M`(n{;3f?judVSXegIrxuywU6Xi>~xVcX-E*QVO)oDCtBjU7;G( zCCtZ}u}{)?;P$Q&SN_^>QkN9P+3dO60MD$>Lx9Y>Fr@yy`o{Z`V}O+ z38NSPE|?>zrS(#&H5PY-Nx<-5T$NC#n&T^JyaU%UEr|#j!PxleohGEb5EU)rYdeRI z#?#7kqw@Ee>7ilt+(K?wM}62rB9f)~YdG{fa1qH+{YOaxb+(fP{wn6XN@>K1_Pk3C zd*CSA3GNU9nio}vkpr>L3oL!b1?Q%2#LU*&~?Cbgekh=pj^Q|nE~ zIdTEejzoyIoh1zCHh1EMhP9{8)Hu6l1#k6zjp%SN9c_G+L`1+Q7j0efl~ltchS7#d zqy9=tp%ayE%yZ77`rZ75E^4l632hTe`?hDwTTU#x6jqZ0n8pbOCm) zGF=OHaVNXN~Mwk5bki4 zf$T>CQ9oY!@w%+!TD{>uxRr5+(D=r7JQ+XI>nAM1RWm%&-wXHWB|4-3)YbL!HOh~o zlbTVILu#bh@VC2~uHmD6@q)c@&~2pY`CN*ON73GiW{C%H0$X=Ha-=G!!K^anEDU`mci{ze*q#0Qiw(=h%%2_8fUj|Y>)#uP=; zLlg@CRp}$1iN^EM_xXM4OVQ+XBs?G7hwtMjKnl2;pT_l+f(iUkxp?`B?42LbYoz@6 zT<8PJ-!zm`fqNDIvVNF`hIr#ynHmY--^-5=u2Dz?+|q9kbh^V4&qVp~<;zE>J091O zj)YI}`BlUV_VLl(^~tNd>r2Py`tt89*Wb3wQKnD%2#HLprEX7h@s*>moJMrhGauZ? zM{oKxrd^+;bR>NWQCxeva=}4AynM*@qr(q)Bb9e|*W!iC^^59}oPS?@%GJSfNn5Gg zlN=D=MCo=3H61;4?9LewcdE7-6bZ#BNDyg zU{~^cNonz|UfHkVyspph!z1(pp4abnL65>i6XlGAdTT;xJ3TMFQ@lptM`!|RG@`&6 z!}MyEetY;Cox9^t>I{|)*}7>7SvqD;>bSAyS@=c^uG}ea-4enaiPJD7eoFilqct|B zqI`9!p|Y@~JZ43Vy}Z0M#vW&nDJiU6OMk6vt86j$vho=Fs;c6W(yF40m{mnZc57+L zx}q3sc~MNMy&$G?ePPMEn97P`Yh_hT@mgy|RZM>Yp~%Rm zSgVR=@^j0}_&8&1LX0skCN_>Y#?Lg)m^n3`&&s;D|R~I zCX}HfXKA4^3Wb7&OQ2^|)d&)mjF^ggx?b^Jz3o1#6jEF-gyJ1(5AArsQBOol%L}>) z*NL0PrD61JkR)p!MQOiA;Hfh>1cZLGusyi_VQe?N4;B-g<#qK%rAz7g zc>Dx-A9+iGV#~&zkQrV)3ZvIE@v8PP>i6N9@!Xl-bHM9-`FLM4Ks>t_&qt#>Js-RV z4-f@KmoAF8z~|}Y*5O&U&@#{sJV`O&^>Ir5PviFSDq&7lQ8l^hdIgZq^pwEE%gB;E zVN#`w((^Y=ONiw=U9nT+p!HMm%kxGFF8@x8kC%MYj5Ffor#%0Ssp$g4bg;vq$?xzH z^85uU9c4V>@t`MzY3SriTV+*6l{Ftv8&=D%*I!V+dUa7*6`72BGP$B^HL7bVnOsp` zXsxo6$?`9PEbEGkEVd$RVNnIKSW?o>NtVpitemv0)Wnpl0G5)n5--KdDr>>2wUyQt zMPzbf*4)X~s;Y{T{Iyj@m2!&371k9cWyR%4vZz$zp&cUSqw`PaY%0h_&n^UZz%F{; z=!DFn1mEuDrzQFh{Aukl75T9Jnd*zW8@`(S8R6;eI4W|o{h8uxy5VccH(kR0h_@Rg zL9y4CXu&L{N9#v0_!;kIp7KQfGrazLp_swoXAb-{jDl%6G32i;DJ`rttgkeb*bB-l zielE66ciQ4Ky*dc%Ay!4*f4EILA-H#yw$M2q`1T|*|0hvDCL!gDr?1xqN++mPGZ)q z)ErB$IXN}OApcerRhF-`^@?j+}&ZW)KBEx!1ewD=+YAGl$tEwn3 zEiI~;T!7-I3R1bDvZ`ox<=C-Mp|zzbZdr$>k+FroXG^@SQPbN2Qzb3vq+AJCDbtLr zAd-5a4al!3SZ%Res|swE3hQc1X;ImVDqCmhI=Ln51fqEPYm2)yc7Ok&V}TGm%s?Uuq4>x#1S z%BqrrN76X z2&suV3$juz>AB|2+hZwV%iN??{7Rmb)P+z1i#aYiJ3Vn>ss!`uhOg8S#fz1hk(HCN zAV)%4ke!s4k)317$Vp4h>WX5X=R@*RLac1d+<42}=^cn!ImvQj85!xxX^G}}mh$|S zMN-basb!~TnG@43iP?+iC8u>}EIViJlsF+?%1ZLwY;!h5m60uZh0Fz(%&gSx)Oj+O zoz)x&Uhjfzvn6+~C25`|X|5#>Mc~UI#Lz=}$;fuuDBr|tzw~`hT=bF8Xj?sX*~c&ReFjan-ZB06RR$ z68PvK>QxUx&X|{@1=*cM=7r^C&70L(Hd5iyDgatiO-Nc`PEWDqn32Vt#JQ*>a!VXP z1ASlMcH%|PnVXoC2L3wf;oO`gOJd4GnELEg zOYGDsMnvr{^d%5_F+bTLNy2bd3NSY~i%HsR_lCtE#JbeT;cBkK5PsbbdAztgbA9k?aVSA?@u=dxh%{!;sT% zKBQ{V3BRxcgP@A8sT8e4FQ+Gvp=iz8qO~yEod^^cS*zB5{+bJDFt2 z>)sENqZtaz2O#<$Q>0N1?LDaLWZNL??DfVTXyNso0jZOI-AU6Pz5%^aOjKBIG9^Rh z`kTiVh#71JB{!X*p>VCW)KXw8vEO{sUc-BH30D?fx2j9!+oiCnR6)@2({M_4>n3Mj zR@dScKLy#FFNF1#F?67J6Pfi={0R!oNBO2!+76Z70M>!uB$d6x;(sSrzfrNvrk zwO3iIFw5OHqjcchKZc=neF>)I%Pl~>&aT4hC5CH)xa0f|YXW3b!%>8M>BErY$h)LKzl*-z8dC(#?t z;LXTbJB@xaR8Uk}x)wR^xmUJ}QQGJVRopd7v~6 zi8%vCrHdiGwFy0N;cc)7Oy1YPWBM&QClzx;Jz3t~(=mAC8IqD`Ouhcdvu5;SwE9RH z+?oe2MqfUqScbIJ8L^moy2iXNNJ`IGbbYZ5nVG$`+65IG>{aD7pFLA9ETWSomQ_U? z`U~%Kx&-U-Me=e;&ty8n4f%!rq7++uv7w#F0LPGQv(D?6SZPUBRcTRiFP(-?6n%&W z-$O5?eO0$NitXWs6%|F8f-ACOvq1?S`lHt!zq|jM88-9DIr?aNOp>9%UnKIrVE2K~@TFRAR`-1S2vXF&Qm5F&=k zf{GIRjpwSwK8>zem-RA}HbC)|RTge2TV1poJ4&ukp=EtBl&xExR#a-oYJHDAjZWOG z#paY=+V}2QeYf%*O`Am0FhIiC`_jKQ&>b>W15RE-mZJ2W`_l3X>w0T1cG(+fpsr+N z`lQi;W>{_QWeVUbiUzx_7m52&`|2*yHlnJumkx$E&``44PIpT5QvB^$WxcT62|+TE z{ifG<6YL}B!=i0Z&tkm_v)73gA7;M@eGW@}RNDLK@@^n3SNF}|)%d>IKJWT{&(Yfr zQa{0%nzhP;<=VY`m9{Nq~*0WeNOXtM5UsRSzT0Vi|KW`s~2RsmA<~H zeYKyxC3kK4YNrxovzEq4xs+D*V=Ai3d#R=EQ4H-*Jw-MYR9axj`zyx2Xy~RU|&`ZyxPrmye!}J}sJ@h&>qoYV~MCt=HYCXx!YXhdGm*-|C_A-&sp242f z)0?)zOTmy-US5R`qSby~Mc9>{PQ(ne`r0USO&ki?d`ve#_puUmP4vu}X~~w9BI%Wf z9($qJL~U+j^7ZIZH^I$C`*Rb>%)^$so@Vf_DM#}b_R`6?CMr3$3hYC_0d|tGSEZ;T zs~jEXUb>3|;s@JFp8xqWo zDK26g%&DoV3C1|=S+vC8KtWSdMOC(<3aoA1AQ|*bOM2ULHz46sUe=XVRMEXc6}>EG z4UABF>W$u#o~;iJnxG_QtvMI|e2`Q;Us0&9V-mpvWV&TDpBV%*eeG=-bRXAbrZuj*}&@wGFU zUy4cQ(q88)ubp5~RrSrvYO$^Irs-gD**c5OdP7~KF6vTRZY{LrTT88Fy=?%xcG0aa zEW2s>rL+viH`Wez$#6SCiE3XPf3Gj&64_3)u`8kCMjG*cnU@m4Y?Ak#ubX5>dJ>a2 zCA{4AQzlZ`=g$9|R4Beg3_pdcb}s$)gnp7r(PK*3*VD^3ftxKnWbVc~m)V_Lt{zpc zkBR;3$PHds^cKj?QsJ^fi@gG?$2W_f-CAb3>1`R^fPB*|@_JiIRZ)Jqwc#m z(-&;;?YioP<*V>~`^hczRsGeLzTO*Z=fO~fwYr#|UW;pA%`RJ4S=H-{2HwCvXBTO7 zyyo8}8(1Ic?l*YxEY^HFIaqMjCT!o5S(k`ctt?Q0Zvo2p#%rgJ|JA`=k?9+~*M#23 zF7zJKs;H{&I&aZ4PS;I*z2NjXJnjuQE2rz8xjyhPRF&Qz??(>E%2Wf$UMm}hZ0SUS z{>0o)UPixWG0VL56xmnc^aXL>8|Zx(xx`BkZ1+^puU-!AlGCe$eeCqKTG}smx5)CV z(w#DMJp_C-uX-c?M(N6%D6dT%K4!eqp&2yDbo$VU{&U?wE7JKFeev4qn2Z6U$!BU@ z6EZ4Tx0#D>dF#Z5_sEXi+^#e71BuY%9Pzb8ygojC$r{ieUA4>mnv(CaZ5SX0O!k*` zYmTldCJtYzq@TYvHteY=d;L!}alPn47%d`ePcrhOWBn z=e_qMFRqh@VMW}$)d zk6$TegZvf=PNBM`=_z_ax7VAmjd3(mWvlS2`Be*P*GPu$ zuBYeK6?fZ@(FYk{i#*^?VS9w@?FIIH^i3Zuwny+DdNW{FuZn1}uEnV{11;xXq8k$D z#Lt+9bGruCmF%G6I}P#rV;bV8Oo{LMZsdUE=1ZBzpVoDz>00B*Pf55T{%06x+(3Nq zX=DQ*ct{6c%1!T8XD#%YbveRSi--N-4zx|}pza-(4{RXcV>GE*>R*<<$Gst@rPK#D z0Jw^S0gvl@i+R0S_a@w#_v<+$RocRi`DEz~Je0tV&}g4fUt31c|D^Av6dLIJIr5vO zKP`1bQQ5j^9RG=9N4;Hz+xtG*kLKKakf?NSXkiihZ-qr=1+?|;>qtPK$a<_t@|?xh zhO&DL)BB;aSQ9J#|CxTJbdX_8`TtKI%5f^=Pb_A7c5k+HZg09Ys@_28X|f~?G{#Og8sl)!z>VYJjkqk{9oUuyiCH<8Dbp?SbJOm&tS`-9VYSFL+*VMCGmE8z zi#Omf=e1iaMyJP7zzJ~*DMz0X>Idru5T&&!Cg(eWvttyw8;W zG6oVz!v}6;5;U1SUof5vz0Wimr#DM$cpTwQB?@WMqxK8E(#0e3V-zfkH;Tiri_t3p z;)l{gZ}EJ_-O;AUGa(z>;oRXmORQ$>~HL;QZI2vycAh%!`3l$px^DFo#b zrJ($U@;2oT%w-vuzxf9%5TqAxP zx#5adPNf*GP$}{hNs4s*rYl}Vp+An_#}%FBp28a0@$3*blC5D&*?e{$yNErEqWv|y zjorzz+;=Ek2m3jj#>I0JxG)s(BS_DVl#98}bowbjNFaWcj{GFWm^@?p^n`?|Q>RU> zec*uy?%(_3i!Y+6)k(>w+itz}w$5R4F)qu(HD?yC&S7#Htt_xu3Ujlwva+uZ zyLU}l*&6HeWy_X#3q$$s*tBuurgGbg6}IkSkbq&dj*RiJ>WvE3O{<2~vRz$oB+Zso zSkhHVDJ8X&^a~simGWk3P|qAlg(69R8Kjs+lAk0fqE_4q{yFADM&r*D z`avEAthyEkj6UO|cto#j_nCdto6G?9skgv8^!EoL(fW0=fLLdK3|m_>`wT$vbV z+cwA~k72fNNBdF8FgtcoKg&M+F!i(SBah%So;H?!^iec{r7Zi4U!d8wv+N5mpef7b zxEEhUGnT_~|M&-*#VU^b_rGCJt2yr5ZwcA8i{rlg4qpvw<+%U;mypAUJ6w(_{0P}F zp|jNeP9zG(OnXG*bUHGY$wafd2yI~&Nn^6nl;)rbU4W)@Az8%aqS-7ayO=U^kXc7Q zWqwB7%tq3B)y*+8^#MGA`0+heuSM!*xLzvCt+B^ z3?)niVP+C$Bwzeh%SU6>jAv zl}p{-KbX_A)u9`gkWe;s6cy^ISEdY8{*Bc5KTZ=t7wlQ;(hH>-5uzh?aQ_&^Q-9#8 zkx&`NNLYV=8k~j>F#~t(6xp4pl+aX~QE-8vIjE-(5~**;;gMrhzmMa|gh63>&LMO?xBZ9e*Xd zZ|Z-=k%N1G?+NAhKjlfp zCp<~VU4wf+?z6Zf0nfy}6*s-sFXhOrl^j_=7?lK9tk*qa;fP-;M=n@7@^C&!ZpFvq zmp7@&m!GJ~tM@{ZxE>3UI4KC=vT0;JG39htC^PJc`rJ8Y7I;-tvZC4+#X0*O3WZCjM^H#TY+> z*60^|DfU?0i&O0Ju~W}a{na#K`uXX#3H*#VXC%%1^UV3T9=~<|ZGXNk>Grp7zvYf6 z?jU#C?)=-GQ%pNemrU~$UrSUa-IcUINt3)Z`L*QMJJi>*rYqvi_bWW`$=@&(6(W zpA8A9Z_$w_v){@-nSCicBquf}Gp8(PN6yPRf5uJVCI6{1(gdPUGVCHKP>py zg0=<27RE2kSh#ZG)`ib3Jhbrm!fzLE)v~+3B(w$59E`4|DUzdKp^v9)|Wh0hN zUY58lXW5EncQ4zq?3rZ^%YM7;@5|0EYgrb!eAIH|@}%WC%Zrw;U;fbYUoL-j`H|&+ zUH;{A*K+2r4&AadMTFV`Rxi~8pW@|FFtB|7Mn$3&hmN1=^=(EF8r;K&lW|f1VJ5E& zzV0oyOE{0N5xu<8NhJKHPX35);i2%mI)&5pDKEbCCm|e`sh!?f_$h54{l%GG`8&(X z=~0^WDg?cEOda$ffh&+e9>9&69pFvfvKf!DaSi%HJ~r}@?FAs`OV)_^sMhV_r+|NP zbBCX1Lr3ww5o+P5m(Tx0H?~L5@0yLrx`jWDY)SE@UqW_w^FQCszqgzJwGKZd;EvYG zbUx|;OMs8N`5oQ-C%XAR?dE^En;18}-BmkW7%nqN$tT9s@WbM^`&B`9Fdm%F!N9 zmHxd>$xx-IQGLl$rAOzm-A|Rib9i^9?ymHw6nWBz_k8ruLYvqRI_Py*a;m-b%V<9S zX{AW*#P1J~z;_eTALy!d-IcI=rRZL|xmjJ~uj;16-7A5oTX;ja^lwx<0(P@xIW%wv z++5tpao@9tB?oZ-?pf4UT!F-2sZpu?A%S!F6t^OP4I+cvf?GpchPuQ5H|)}g??<{u zf2aG;nDgV#-ttYfKci8q)W8ZPgXp}N4L6;+q%)RurjpK3(wWJvxQFS32!|x@HwNKj zbbe$+Y!JGk8Zsh|x+)R_mwrYsD4KRz1`%Cq5I%aRA|v4+1IUJ48ShEZp%h*+$X%OT zL5~Ceqwi7GSCL#PzKU#wOXJ@Tx`C9=MCvDG3tZYWc@E)`a8FK<`N{>JQVJntoHSQ_ zI!1?Nrv^#WSHMJ1PZ<*k7~Dy4Ik*$O{t0ktw^i?Tqh+{eEZjqf-aUklE8qU8jFdxF zqo@mVnovAw<;Ms-(%Qf=dRKssWEHoz-jQ|X%7i=G+QKGyJZu;t-?0qy`FAY)`_DOU z-|rO)qzy)Z9-#wYPS%mP zK=n&_UxE7%xHOli;OgOi;q`wGm!|%y*ZoX(pXX@*l1`rPVDm^V?p?TdqI&MaO)VR} zmgA?vLg!syg^Phpn;r{6s7DGcLhsX^)*1_^v_K+YtV z&ceN=m*`&u9@9(MDZuHcQM;0sY5u*JFs6nON4GGl9?Kve8uq7dVU+f4Z`g-Dgr#`H zs1>HXbiRCHD86`<7A@XbxO5;MNA18#qYk2>IyMDhTFOS*)e;y7lZz+6ce}`P@%tkj z6A=i|WA0CNj7@jR#P~NbKh`kI#8?D{@(6mg9#aizA6i$7HHXQaJcxxF0X7PI?pY}W zyh>cRU0yAQQ9>qw_mxc>yVu%}(0uT<0I~Zug3=Y_VGr{S zckoNaldTQns>4Ulx}KpZgPy1J1CCf7ERHs6ub6%1Wzi3bY2TnxPl5~Ae=qM9?|+wL z!rlSMChQPDY1SU%g|%X3%e_)EVIL#lS@A7T#GyQ!reUqPvgJ8(4q^=dCjuHo|5jb~ zuiOfdrNCGt+ET43>gbAFRT(dj}eSL<+ekNVQ~_WxD;&>4JX{Y z_(Jiq_q9~MDc%6THV?nmJ(Bi{{~V_y#o{nY`rc5+8(Ji;I}COU0Y2eALEaE6+(dW6 z{V6FF4?^8QuNpxp5|5_g1<`Wk1#z_`me5*&pF^Hs5*3G2bT5hQVF`N|z>I5_n-`9p z)tXj{@5w~=0=(62WT?nbUfCl)c8FpJ9+a@tJiI{j6xaywk+be())hxf=_7b~fpy)} z%#7V3{*mVTganEPP|>1k$PgcXFGG9=@*edK0<5)1fA}LqqB#er=NuX0e-34c{d z?-QTDe3!VOb*VTQcM! z3b9L~HJ@gS-@iwFLt{rpGw@w_FI#MalxgipV)clkyW5w+Z1FgPKY;{}#_I?ke=C)T z_9I~F!Rr@oY2tZ_jrbD)&H6r+sZHXVG^mKAL3>2QuN7Z*Go;yp5O!x0+r&gMX{>#R z7;tcRAsSvLP@x3(u0W4gR*OJ*hi+8GFpdx0!%YvMZb@np2{7NFfkHk@ej%2jW#YF-=uHy~yA5bc2RX1(bX{2~UV#MOo`!isa^%-yDdZP658;|aTiq#n z?tNR`caUF;336r4L%>#dEn!exI&z;lQmz|zfZ3QMXYD4&u?iJtmAD91QdmL6j+%R1!0SMvVx zGL0Vk20VlJbFS|%4~AXWn*L85PL1z-027`Dl(Y^${D4^4!rQisw@c{X+ZPECojM54ur8wp?tUiQn=@8hBYVz!fzJGy=#XAUQf^wpiQbp z$Wv}&oO4LIU+H?bl_Sc-BN~MBoGM>Dbcmh9UPxl|#np!%xeIgcOkh3GNp0hgi+IX@ z;6W*o-AF{Lw2knh9-HID2U}khA3MCqN^L`^L&BEvE$5T!|A8 zLh6xc;Z+Dh$Z6meZ38TO1h{) zNeu~;0MP)IU1=BASO6#Rd_Ki|_zJ6^EslGSt{v~4fo{@PCLY1|0}5f8=@NW7Pg);KuWGjeYjn$&PTA;CO*OojYy|{WedTuHq%DGki zrdiW4zIvoHJdKRoEjZ4RAvHGg*k8^ue7TV89!C^5wUZz15l?uu4ZGZ!ta6UEQTXnp zADUK2e!Gv0xo{koyZVtNwL@j+>SK|AS2D|2iFvR9ZClU>MpH+p^8X{TI^<)pVMrr7 z#+qo|WIbx7%nkn>K*CR)!wA|b*=`+gj?^YAqMMH+5EA(Ht$M zMU<+GT9v}VOu`DaKE@I6)Y?d0UG3}W-m$OPgf-%NPb3QSD;X51N*_b*7!kwiB!&Q?PYU^(I|u;}2MBJzrzu z3)e-eCLcYHVttTfe!(pYpjm3QsDzs8zq=K?FIE%RV1@q$hM-I|f7q};?MwHGeatvg zeN;$0q?n|3ydjpi@C{$M35I<&?$+R!M6m^%a+=)g!lpMwYYWlmIbK3LZ3MQWiQ?6{ zTN(SiV)cAMF=;p;kigE{F`&@S6qp}3+5d8mF!Nzj$F%`jOLqC+%{-Nmk`?I}TP2Q= zV4Ayuw_h{PK1{KssF-hqd?^N22!n5M{9-Wg^ z-=8$fG44EJf?b>@^*m9AJ8DvgI?zk;8{&LJjBIu_FnmW`m6N8w3CuE1igUMFW4}8i z!Pcl8dh(r%WbhD2bz05cjjBN>X$r4+Vw^9DhRcjTx+xIpk8h&Tw>(i!W)deoZ}QYP z96~&Qhvoc7cD18~c3v86Y4zeTNZ`>sbj0(lxX5FXzzZ7As?q)6kDP6NCc$P>vPfi) zcmbB|$1@x=;d~&qA^y(gX%C6hJPN^t;ZT*h2#rydxZp}IprbrQ|6d1fAR@Iv6j>o` z7hi3KIydFnXyaWarW~QcT0MeMU=HH?$3fzH7B>7NHXbl&wuOwZ5e5tK!fT?wWl;ke zXF0DSehx-I*rC-AbsW4HJlNC};bg{rf956e-Ih(lQ2sgb+si7!-}$P9+Xh=?FC`mm*DrSmGF}IVYBKo5hYi6 zU3{ojNPau%KcBrM9&Ua`qO!mFWw>%0^`6(o>eiRUXPaLaOC|TVhS$aNR$m&gihuJk zx>_j2pU)6dgMKQ(s_M5edOu>t^l2D`MOYrKdx9sewLF=LFgMmP6X4#4n`72h52A&z zM=ZZGI*r(Bl+4N9;>(_w#QU0QWqDZ)fCTP0=}0qdC+`vGcwQBgJ>hBLW~$&C8|yG# z!d#$}$FC-@O8je!0(m-dIS*V;Y)v~v1%2yfeS?aBUHr@C05gLQxUbzgjDhR;^HTaR zi7z7oTKvICB=UXA_(f!(755Lg(bxnIMi)S`tlTlq%v>-LxzlV0Y7LAZIt_ZD=*_pJ zY4WIf4>iI|$JQB_(n7RRpBEL0SD;tC3E-pm%s5o%-mcxIQl8Ygc%}x=w8f$=7e@X{vLN42A@1644e!E1IJjP7;xGU?EmK3Q7$ z)q`fk1cP*lt=6<9IV3M&c8HC-{&R-gHYaO@;dz2M4r5!I^^8let*H`2-*KVzCLvcw z-0`>*aC1!6DI`WaBX5X}7}uJ{6DJwJQcUz{53LldJ>*R?Zm0Ve5-V`}QI0^qOx)su zpZ_q8nec&`wXx?Jmd#^qLmZ8>gOi!Okqx`=DHl(-?Y7dy?WX6&_YSWVpKfNxeQ_p; z|ME-jjrRLRgx&q#~rb-_0&U5Nc!M{<$h4P>8Pf@T!ZEY9^X( zN)SrK?^=Fi_O~UuNS1%z8|K3e%%nRU?4;QaZqfqSz`GpENu^D{0LP5p<}eB?#VJ>a zz5q|CE{V^JDTgOiGZO|idGvt}zv`n6jX!X~nrKxM%syJQ7h4+ldBk@;tHeJyS2vW4 zB`x(y0ZrxNYnM$8G=91G%E8B>BsGNC&Yh8It~%paO`_u*(bY_}p-HAUQKHA_#yBa* ze`wY=DEPhN`<|^Zc9hOuG3|Yd9}WquOV$yvGt{vW6@>;i?z>MS87PtTqa?K&y|Rhu zG*Tvr%lHoP(AghV6-*UnQdFh63N}!60!Sp6K%q z66G0BE(%QP+;D-rkgQk|9q?(sG>|2(^UcvVldFa>7q&9BYfhZ`(p~jcxho=Y(1p#6 zpDpl0B4gf{Je-^i82;J5h9u_GaAA;;6?tr*a>BRA^)~cX$%AVSp=kYEk?3sXl$Pe# zEIUMIK`EF@*NAn^3i1Ye3J$39Gvcncoshtq6lw{{^P=*K@?sM&&s%vDH~i-n2e+vB5;1cmE!vWCw=4 zk6qbQ%Zz)7_>C+V|JRanK9hXt{+J{(!%psZ|6W@o^+PUx&s-jYI3E(04|B?V9*4o9 zd^a`A{41IXKjRFIQ-8SwpJ04@f;g+mp?}knQE4jd03Uq@>q>1qx5T1v!7wkVd16}; zMCf)FqCk~J&vO@S)@|s_*TOycoQBkt1(6+i-in*}Pba&!$D&FP%EO+GP;&?jmPd@m zIA_920H{HEQCxoIb!45<`!#vQ$(M;<>DaScHWS3P;ULu+W1WN?2;|5%GD!o(kw8>9 z6lrvBwkDW?YDJ<&IEX|`r33>HBg#bc1h0im`p}!)YvPygdhxGr8?5#V-bCA4j16Pb zHnk^eKDd+ih*k(XGMgyST#rUFiQZ%|SY)veMSCC+O)~nqlLDLS#n;_*s>35X(brNq zhIZnLW0p*i&=o@Cj`|--xnI*Bah^M&VNlvvJBY2`Z6|7{bBh+!5Fa#~8vH5rQO)o@ zJ8F}D_*^4gJmcK)-!o~*+Q-OR>vwYYP8fM|I+vQt6HJXnJwSM%ULiaNl~cUJUCbnF z#9LdUr6y!7I_FWxZka82&$H0?XU1$X4Nr=2jF}CeHtOD^CI&+t-puI7JBCj1w@q?H zU8-T}YR z$H*ZDX32hJ61oE%lePmSCe9|hEZflwM>+Pw7VhWG5ymY^gHAow;DxY{12UvpG3mF% zwZpey{>VIvb($j~f#qpBGAR1rUkr*SO+mV}ebjzrIzZ8NV0gyN>TOA*9i9nH6Nw(- z2v473CsBJe#?ZwzUoO8)9rJ?x;+1;Q;~|8DVQIiO6G}IqoQQ%CjO>6V86& zq6!`vhIKqMwfG=F%r zkExzAH#D2)RR77wUf_ldu|2LHeKN3Qi1SBtpiO6cNF8uOGa>BQ2NynImLDoU}-F1~lg^(Lq>t4H0R^l4M$ zJ_3ONi&5;_7|Gg>x*5Kvc8^;L%Q%UV!ra>3?a!dL+pVte?5}bA)lt7GvJumJlbBI@ z_Bge8lbA3!6R`IJVfI{PG^&(?7n#A^PCeQ{oQ%`MZ$1MFWY5+Sni0xm(%rLD*`~Am zNZmJQD9MeHU!NhnD$vBFd=M@-D*u}!oCU{&!P@eLk zpiTGRt#D>sBB?=nWL(guhbt5p*x=vY{g(>%9{)=A9%h0c7FUA!Z8aa zJD7Y_6H#r7jIbM_W=j@@N>qWCybs{1`uss<^=_{3-{l@vDLa%;{K7RyZ_H#l>KPC~!x?trX3k zcZ5tqS^wZS9P>Ey%VAR1F=(rkvYp{l1rX2%O9VG8a~avrDdeBr?) z|6}tST&s-dG5J!UXfoPsX$D6zc13*x?U_BpF^lxWX`w6Tk}=HKS8St&AtQH~BAs~6 z3HBrsHu5Xj6grf8986Faf~)5@G_BHMzG+W#6NrY}Uxoxy=3>2IQ1!Y|gY2fbrIBCk zd%1dh(pjm<7u|~#=qyZ2#wG#1Y1LsHM(difBgwd-PGpVL9OA3%F%h&`AJBAn^;fGj zEv$=4QaV&o*2pwWn*8^2LIcg-LCg<)bKFC#!h>h`T}G|?E8~!9CqM2cH4oM2M5=|M z=;WOf5>tmYVM2t=76v<&sJ^!@d(0i&$ej=5LUP6|GvCXdXSgvrc!*!h&9R?Ak2mY z?wqG1(u&vX;;z;yg5s4#K}og2^}=PsrwfYL-=Cv#&RiC~%-=LTCknq&5~2E}OUDnH z;{+Qry7{snwWM1(=9la*M^K^tVA&+>OC#f_3tMfNfF@%{VzurVY9LCl^_i!z+5}Ms zsP$nE&8giNS)$YzAN%qwaRmkr8l)wmdX-}+dLCi=TOFhIi<=lH%R@JL;?(k+G0m-a z{wi&&jTS_tQ&)Yc0foUcPi;#Y(v*Z^2#|^agN_U6wnat>^97GM-@_jYXi>UU$+ONo z*ULJ$4OQvkBuHRphK~I6xaNXCWC~`rHNu_?{!C)(-%gEol5tDzc>eSnS()EW`j4c_ud$&cX|cF71`91Z zw1|A_KEl@sn+27y2@;r^2_48t%P>a@jW%;N_Sj!ww5+3Tf)ci&Z2|^uHj|oh5*twy zJ^Mu)RN4J#1myabhtzEsG|9z|_eUC?3Dq@knj-fm#hhX%DKJb_W4JifG0It8T{B9l zSARAbPobD%9*s$%q52_BIw-6M)0n378cpJPe}6xOhv`*b_;+n8WW~=f94%S&aPz3S z`_w5+%*UY3g0=>9$D|#F^cX6=hfHdfb95&^?m{Ylh$4Z|c4aYUV0k%{O1 z7)^4ZBgjd9>3=?eXwI{A-OxB6Z9%f4Da_;tpeh-&R{W!9Jp98bFaO)HwVEB%7G8FQ7q*8_j7DkWwmLa+*>)OQk`hy|9D!qN*~fO#K=L=r8Nz+ zBR3}noXW4(Oz?O3P0%<@!%d?KBTf4PQyBesr#$>`PREQSw@`Z%?wnBlcmrAw^w|eB z@zthLo0I%cRaT#az2RVQ6plTSwn)2py4i^KWMiafUw!q1NvDsWI+GymIL$FHvZo~; z-5EjNvd?I#X*r(;E2BOncm)UvOw6L&n`|{I1}u*~qr^1MKiakkC;kmqM4OVXpkeS`gi6$WNK40e@N4U_ZgBI zXBhe}=JU=Crg+*ce(837@HASB2a?`DJ`@`A3XG+BR7T6D7G=si=dj8tP@__x zB)^(?Ud@a_o5Cckq1WV>>hl3=zw;~sbq6FcJ{xnz{43vh_`PWMe$A?|o1WGgpWJ5c zgUpycX%7k8d~$=pOp?HU{*4L(OZN(_3<8_&71+U~SrAy5{f=53ED>YLbGGu9+M?cZQjF~CO{>3dG z{TRoWZp9`tR&y~_lOZf}kL77t-7Jqj(s2l@IO<~?s@*o?9PFevt>*6PhQi3x`xKMT z9hcw|3~vQHMnYF1fyf0qGU{}j{xasVhM(??^1Xw0RQ`opKbeh^D?J&f7HZK=8#_6Q>HIA1C2`Ch`w`K8V342`LIp@5 ze4&oKnKbk>#l%2|CrYd1vD)zC?zS)3{)qi1lZyP z?x|g~I1GVuh_S)BGEO);Y>}{2ysJ%v9@+w;?*zN8&AIaR5yli}KBWc|)npPjVa8B# zQNz%u_nK*%bf$DjF6MtWVdCP`h7a9icQ0?C*?9Sa(r@<#CFY=LCg>Ai=qy19zsdGl z!_n=3Rz;jV`UAr;6IHM+Gz%Cg#Jte-pEFyw|2#?Y*><(2i9RWh>s(sq=$6g4O(k`+ zc9$I8o+$Zwu>FVDG@%Bo035TEnKV{1KFJDFD})Opg&;>>3DE~QD#ZY|N^owc7A>zN z8nK@Da85#7zINxZU<%6d@29)P%SrzcVAXwv&9nerOUMqmNatV_v$6$p34buE{DQvFPR4CmDIb_ z^ZXsI$swN^g&|JrpQl9+HF2l7_i*)O22e~1@_Um4j#W=qeOf(E?R3GXIOamwR9Xu( zi(v_!u5o!KgQV!`dAA`b7SV3gy$nR^n@WA-XqHq`mS#wk#yiD#=-xyOdRv)~y_rxV z6EmrRRKLdn8Pg_Oj62o;b=Xj(|B4f;-i+~P$40Yb=Nv9W z;AaU!fV0}bz@-`3O*3FX2FB71?4}t&*lh@NjkT5Nz}cH^wvs4G*y<~KiND3-AKw4O zeOg<~2Ao8P+!<#xMb=-)8QgMQcZq2K;66>BJ7a?cxFtFwC43u5&X6*`hi2THz-?nG z`3Jq^W!Zj)Jw*Fsd7{xyC5y1@itd8Idd-L9saacvK_x-Qp21@7w~JK@J-3t*~LIb6?J&hN0^d7@g}(4uX47i)zh z9S2q9(YPRU^&Av84JDI!Bmr`WAVPP$Mwo>)g+g1MUFR z%XgdnNR%L6!E&pg!&JK)^MVRt!reN-D9jaY=tfaXyf8v9PeK!22)|Lhe7Q|L=8nfQ z0bLNBf+e6SX1a}Tiuvd{f3gD|$2H=L<_IjiXiX1^PrT3Yi^V6JVI*5U%}aH73xMd1 z;ty>!m~pMa)*RzXFMa>01-d}qD7LmSg2otSYjm@GK7Lhv)I&*|Xao)RsoaYwcmD!W z?l?d$`Y8yVGpS?iPN3N*_*G+%#(pfezV6nLp%_lqim$in?(tKFp9s|tJwDj%ALTdF z8CfoVg**p3oahu9TkFK&%X~wfIQ_CS(jy-6JS47azT?Oc-nQnBBXp}D-SS7bE=D9$ z1q=<04kGuaZL)pfR%sjY>yK$iG<=Z&+Yf9=A0&V;<(`t*hI+T3)WQWK$F=WOLIRhT z=}6id@yC{z#k*Q6(q6D)mP=6%$oDODWtfV4(n5(2-Q5%>>=sY8=?{@H!-Zi2%eRRp zH*GoP6}ru$4(R%yN$6A*Lxs&^))gB%0_vuykzZlK%5K7R2BPT?Qp#_!&jJ^_Ch%q! z1ULRwG;F3rxoIiiYZ)}`==#4Z{=7}o5IFumG?7X)w;V|oORw;6TDSAt>2`;IZF_c` zbsN7eRjj!3QG-={)zgS(wpl(IU?tf@fpsb@pGMi>26@IIF-r@T%w|!6MUU}K4F9V5 z6&i$B#m}!GGt&0SSHu`K6 z-9^-zXcW&JfeQl?H?en2Yw|a1K_cqVeyPBB8k zGfyu47t22XkGXe&i|V@e$M-q&DKzO* zP{ol)S~@ILEwvZio$uGaf969@o^pp3gJ4=C01P6-s!8w=EIR}=VtLZCTcUC zVfbz~U(9x{5R-joG|>LWd5yT~=fVbRO=G~(v#0|z)(#{l)l>NxOWQ`7)+Lr-Fm%ou z6!C}q{SkRYT#1Nfdk~RLJ~Z)ss&H7IGVw6)G&wgxc__5={e8^S*~vX(e)Ku4nV2@U zceZa@(dqV$7TmsZ8b3}3aI~H6k9SZz@XvDipn&!}bH_}Mv(U#=EuV(HdCTa6Zo~?C zh6x|5cVpLWtaJCd-g2@lh;Z*d_egm({WdDQxpUZT^k%a-2Nb9cuDSHAHqhH6cq0o0 zf@ma2FV;Vp)PKmhx4CMh16e~AD#CJ6eCtAyR~16z^%Q5jPtgHMJteG;(TYX9PJL8% zsB-n)tuLEphjja1e}qfrKhrr)E516O?);mt>k01)VRd#VryJ|$QJy~%pT3aYI?i(< z-?2Idn+r7ejq6NtjuEUY4j(5?ky+Sw`RgG8sX_uChn78if%nks-U~BZ2|+#1(4=!3 z@%jFuTUhN~K`e0{?_qqjiwjTlR}nwk3y5tsr<)7Bm?^|6e@Oc%pCUi{Nq)uZnAYda zGHmS5U4iVhr(^KX=|;JE^mq@iICorlG|Ym{2Y$x{s`Wp(a8Z}&zMzZl_OtrWE5gGu zMfwbrE5e<3(a+uC0C#(=;IEB2--YT&NGoyw(Q!$PZ6AQ=i`;vDo+VMU&81+HS=0+Xe(aNW24)eOvM_&zOCgc#Wi#nu9R~+Tj z!`$-p5Vs~>9F+|2VF98vLb!4Z5d%inb}oJ*`!%Wjg5Mo>Fouw+vaB zf$U}=yS#fm)&Rc-yHq|gmtiU-%$F|o>;4-fZ(i^rv;uTSN$^7#{6hEuLhzx89ws4l zFz2d(5VD(2{)-n*_yy7NPt4YQ-0t+jg}3&+Y6?fT=YOcwvik1Ht10XJRMpY#tumeb zaMeHw`eixwc-O=ac6(aWol4B_R9Nb&!nVugPHw8!%}>pA&-NTv@$M&);nBxS)G$VK zhgp<5%5s=ni7bD3{-SOcvaEDZ!3yn;33A~q7Gq8avVQ(w3SH$=Mt(u!H4R2zQxFRFw81rcoJexRqmaq})} z;QrgE!*pK(33OL!vB`nP`57PQ@U+%j)Yycjbz6Bv%$PCp@$o4(VYS-z3_5kC030^j z6Z#g-if3Pp4m>@5F+A{e?4m00RMyXXVt}t;q1#wWs9Uf+2WCUJnpSh27T24wRWOLY z-tb+n1L|x8)V+F8T?=QyrVx{5OR@NIeb;1Qac;Ao~X z=HnO*(EN7;u64K`!$rzgWDQq_#vV)8+&WOCW*vFv6ptDoEnKZ>dT~Y9850)^ixy7x z2T0(PYAstKOHsH}pm-E56ic6MjL>^ro(2Ob8|Qh*7Bb;Ss-hEz>q4FVlV!c(XI{=> zz2RO>PEEerp>Y?ash`5_9(B7wRE0zNAX7uV8nIcJK}G9JS)Cz-7cZi03y{4 zbn5?_#0@?9`G_g^XYqrPv^=M z7S8g)IKjEiY;Y@&?KtN#-8(bRP1(a<4zOr>r-oG!V2+k{erVeT-B?y zY!sjJNrKhN0YCgpD>PZ@{b_OOfhMu0m!3_c>zAR}j%FzlZV7j;+QvT;*81|eP*;;! zD&ZK!SjjfWJ4IjzzmExsj_QA+FrD(pVS7_yeL_3~-CHhk?&(mrQT!5?UYY~p4nljA zR?818(=sE_y?eEGZGqNlj(ge6A5!NE4)1~8eP>R|`l1EFp%6OzyyCe0Vy8N{*ue=( z%P6O^mz|xALCC1M_(%RZc0!XeK3aDMTh>s%m&HGx)%n2Fo1yUZ;1isudfWp~7~|Et zQ-{M)SVmR%kx+cmah)MnenV(3-=;?Oh|c9)UVPn0CJW5^CC83{MH=%zpNvTcE<51( z3ciqX1_OzDYv-K&J-$~o#?vb%$FwfVnV+*l{PjhDy|IhWL7(w;E;NfOg50u9Jlm_l z0QGq)0_<|doOg9@!9=W!c23`OYFX%~upT<|Aq$1dm|$rWH(eB*4zapNf^zB<*zfW52N#I{+b;-B;$P7WMqy8B zylsV;bzz(}z-|I-EzU9J=%Aq9axtmKKhsP-8R4V5VlSh3@YsK%@YFR;a;{DF?kM22H8YOc_VV`KDT>dF@ zJ|U*!v(X%wj7yr~O2sf6yWOA|Vi&X_)|bSw7uA>pAi)XL8GAT0Dj-(y`WVUl%jRk9KcBY8^-g@0xmXd>2=ylKjAos&%0>>_ubbw*+7Nau8lsTa{>x32ePF=}6DCErD+ ze(YoyDP>@WjxFd0fsq-zAyHs3YhZf}@aTl+Y?MeG?gFk>7YWY#03uW6h?rL|X7sh~ zPT5>9Ztna1>0KvHQS#5WKdRaH=9+Yjsa6QvTNFrjoi7KeZt=}!+gqrh$uX1<S1!OLwJZ3b* zHsjb9-wfDxC@_e5P>jTy1#`cF6t+Ko7JX0U|CMOR*tvwY#?POYpENR}$+V_*QP%V% zqP?{<5|oE0`6VXHmq_{YrywKxcPkBWw!cy_* zX>eRcW1LsScLJjU=Iw>C!RR?sz$+qFb)*Ha5SzMQ23jdD30m>%I>|O%Hy5cLAb6o9u0OiYt3}K~VRzxP9B}I-pQp zyzhQ-Hbl7$qU0q}9wTfAW!r07B8LBx(kO*i=3m{q*0#&yS`l|5;@Sq{{^CM9N`8rW z>LR7yiPVY8_r+&W?T;Xb;ZhEN%UNephrR^eDxdm5w_M8-i_ZR*an)VET_#(+8fI1R z!?Kp=-gn5W-9C9qu`Oy!L2JTC`e;cX~_D zk%J7Y{FQUEmzVv@5!U*uT2XDOdsX%CNVFT_;k^p+7dg>W-Z9>lGq+k^Z9X9zm2>Ib`El#hYFTw&-P5W+M~3&x&hyDhC&CrqH>T%UBup+EI;Kvh6*l2_G;EvVWPPtBTlnL8c@E)~}9e!g)c)rHjbw*(lQbM|S zz+PS1t+pA@wqZ`7b`(3U4%dN4Q5zX*q8zHokO@0yL?mC;(`yH;~a|%_}X!fMFnQ*cP)Mw7JMN6^2^6L%*#U^Wj3Qz?I?o< zwbpMz?Ue44B>u!D&n8JIV6Sk>XNRP6?96*F6RK?1>};s3oLSH1N5l4lc`8W)Pp^Py zHhFg&tmTaHMzg1KjD)==r0+02dujjZF5h*&(w~|wxY9LMztdW+Pei`_cw9S z=SXmxPOQz~9Hii^&DVM#=VAciIg=N9nU1lD@oU7OPDgp3@`!S8x`>BpTj)bk*0l}| zY(GD6YX3i>ryMBsO=^!q_YIKeAJoTkb!=zE$VFi7CZCM{#kJziiM6d8F~ z+Rr(dLvCW{aeb*YvBkLSaD9PiDn|0=f}XGLo(Sg4@7M9iGO>T=n%l4K=sR_)dh+6& z_fK+@JNnLecl!<+C@j+#t?3%K+jlWzY_2+&7~jslj@Z()RePc!6xIika8khLemO7R zsrKj{Q=RFK@5#RxJ}#GaV`n3N2X>{mV}(o@x4RF{r#(!-8r%viyiG%E-fNr?N@;t^ zG-LZYX54=6@6hsXV?`(0nEAA31%(|(j<=uWxI?HCU8msu9KD!2_xCnPpuHLU1r*4B z2P9)02OC%X+fB_JwlwC<@%Kw|tcrG^+mEnp6W8}Eu|DvFeh%he2E6~ee^q>n#k+eO zOk&mnhlWTP!Z#r*HS!0LsK$FS3Oha4r^Mg(#dYT96bXC!yl3V6FonT11!kdJf&5d9 zqKq5*#V`BcwY9P0nLB)4JO#G?M56SNXztJ6S1JApieXQP=la$Ao)Z7q`$K#2>^;5@ zcthv*QygpoSolu7g}8rU?STG`Q8oV4?RLyw)sfvHp6wV#(4>?wX#V&s{ZGYqO&tr*d{LTdrEww?>Vcs zo=f5!74;^^9^YaO*Ip@p2R5|Z#90@Z=N=3Pw}~~d3;JKC?tBWv)h7a+X+Hh7#F?!7 z@hcLS4J1y2oV8U-yw%!bUpbF$*mgbRWvxc!D;H(i)LQDq<_k{zHeFO${^t7fNa=?7} z@D|@}G?%2@JsUWopHY@LsK^Cz%@?+bv*81w|EWr}Ipipc+L_sSrnbe1doHeyg#uf1 z1hXl0BQ)FCgZp0|^A8$xrwVX0>_9tI++o5Z87ijS!ly*Jm=Z&rD@tr^Y@=C6+aSbUGP>+2uZLXamfg3IDHs5o1>V<4^B zJI_wa>9ZkdG#UG9MO~lgS!h8|^gLNBX7n!?m-+InkBi%Sg?%|7&L-80r~1u+bo6Fp zym&WqE<0L_p;N7B>|ZN-u?6=mlmG;0aVNJ%o}%i`w%J;>gsBPH*AFuce;fq{VgI;b z6MyF8Fp;Vim!qzV-8S)0eKaQT;#_9>9(8uA1hZMK_<1j?#n=6=qzccIZ&cKZUtU}; zPV{NPM=>~?6yWU5{#voQf1>rDj>pB^Udm14MWN=g`OJK7BY+_bxFS1qh73B%ckYfXXz_yD^ifHyE@w`?9;){^RaH1_%8N& zVQ1R$h&4gWVdup%mL-3TL780pu}>ZY8_U?_rFeH_3N~00HCa71MQ8J(VFw=ezAt>& zK|p`y)3stu7>XWO?tyO1{)$?w(s9Iho)^5~u-ZD$XFIK(q33pyrB&5x%#N=ZSFo)s zU?rq$&9b=PeFa_5deL)%(^7<)4!+imWktS%hs7aTI$ABn99Y|ZqLrm0kpvjqc*CV7 z$8g^4Rr5$Np&);wCE8KjYRlg^Q4Ld`+SZK|Ve`x-i5SjejNfL);;bjq z!yoN-hA7W{iVSPeQD$&UDQoxnke%m#a@+$2aB8X@XH;@!%2+IJLzh4mIVCk+@W!(^ zL!{@!Gb+K45tSH1Z(0+^P8D$SVZ>4>#rvODKp}w#A3^J1apnmCqY`ziRl2C7OxYGe z9b&Xc@IoQ&IQtHs@~HN_*rQ;NiD!Fw&zq~iEpE8jX5qC)%NwHp zg4)~9MWbmc=?k;U9ZSYnE3nLH)cYvC88H{6Xj9g4&{m(8%S&!ytJ!TJNgGL$S9Mrk37yI_hv79O6-s9?k zN8^nMOEMHPwsx_}8(ZUjGUE=j?C1j%l~d)1lpfNghXn3>6i&*fo;j?TEKlS;Vf(nr zEHSyX0lzJj}D(u=Mjky>NrzlD{?au53#={9OFaw|@^dCfxF^ z80c`Y+{b{Yohcm_$CD13NB(BH*wy2GSB>q9P*Q3Sea08I9UCAn7&k%!Wos}dgie;@ z8K^h>*vC7{Vb1;xcAcSL0dzjZ7%!l@we6PtPw2QqxOb4g*#Vy%8nP6&!OVST9H&5U zMjPs1_A0hD;sa6VDu8E&*Af%I7LvCz_?PgsO?<|uMDyCsc6G9}$J~2-2Pt)=_FGCF zA)m619ya-*1mo!)8GTk4mK*(6P~4RJ#CiR3oeyF^n(bp#_V{v{QK9(sJ;c^@Qrr*^ z+)uE(EoM-&G7}uBm5bB*4j_a>$Miooo6|TE3%;jWUkt|koRlskQ1oqDA2`GmKdeRd z?d-Mw+)sL}M0!_eK5P-3mjCvJca)10&b#-O1mCxpi+7yw*hdx)PK)fjJ`yT1WRx;?0BnA%b0@M(4DCdAUxkp@A-iKdp&l|E^}|03z>lynWaqdMwEkh7o4w??K@StEGt(J$?b+4Nn^5x@BA6G>?I~2^W&$34>KJM5KZ7 zX25!u>Wv>e>>^>Fa979Y=AAf9f^3^eHI`@anxLU2HvaIc`0(`qI{bKi{Y07mKM#{L z2Dv+St85!bYeadEW1i!I#lkkql0Wm6{>(EaP*mGY4)wNnwE1DXKEnRvA7tOPQJ+lK zpPR%PJuFFZ${@fyeL|=%2PjK7iG<)n zXT&}))Zw|LHqTv1TL(pwAAV;g)@$&Wy0#XEhwi>ILS z?Zq~m#C+tZ-VN)`VV^xHetf}brg<00Y804XLG|L00xn>FsNvvqg+77x zJ;VqsV>}B`y>~OYR7aMe*O=$t)yl(NmAjKmOL9;5I6FVD4UvZ)+2eZ~hEU2wdwjb! zr#C!@R%NH}ZDfbxbJ-R6EcUSRo^hUH>%&(=ZNl{UN&}KV~&c)w*NyOICN7CmgPP=mkt)(7$*N z!F)zG87k$I_xP3yv0=l*j%Lznb~nH_#&;wB>h*(l4?SPP_#Qs$0e z7$xJ@%DzNuG<;%-$rwIyA?=vDDJ*ue=E4i`&%(SO?s-}s^G@QUb7nebP6~DA;LXF! zypv?(azY)mCXB*5H{T`mdSv0=N#QwUx8-;eE+aZ1ff;LIeUEc?E(`pdkG&pxN*xM~ z!7jEs-0KM^e?#^YEc~~CWJ7c1==%f-KUEeUeoC%}9o6BsiJzd<onH$WeJ;z7J~ z9{d{q{jNOC=7vur#8DeSRdAe<^PnXxEig_W2e^hMcr`qqGtQCst}N{?x7sOBWA3(z z*$#vFGpsJpaWBVMqXGI!>(RP1_Wo|u35~!hIrs$XpUJ$BGu9X4HST7*6n9BJ4<824 z^)Of-k2}VB!l7sXTn~qOHtH|+o$|CWH^Q-5$~&SwkU+*0TIOeM?{PJ{i-X7g!7}uu zq%y_xFg?jW>WOlS<#MB`O!|!>yh8Ln)6QL!gFFBSTKSFrme&7xrYzUiGZF! zs3X)?HWQkqUN6cc)S=3EWJWuQM6^S5KqGgsS5yKH=WsCcG8}uCnQ3O2QBlWL7s8z( z257h(S<(Vj7P{YdEJGpi5d=<0AlA$rnNnane*J;#xDJH6_Uf(5WR}$COt*7u5>nD( zg~z36+!*k>H7QAMEmk6@cyuXa+^MhtpPCZyPC{|GjDI}d;d_h4d-}zL{mEEA>&K>M z67C(onM{T$)#>BL@8q0TW~j}l++P9L!IU23@-OfN5B;7F-+j~)PFat6f$od$zoFM0 zttldrt{4C5n=ekr=C;N-SDb`h*f|MOK)79K)pT;gT=9KuC<-px2BVW_$cHtZI72R( z=|mbjg@&d@)i}S5JUM{!0}_FQ`3G$uTZ_fNUpxrCS6crW-GG2!+kRs`HuIq4H#T-| ztHbYYW?CBs zva{;UB#j7)uCGARwRdO!&Vsk>F|Eh$=1;EWWhX!2-<((S?Jcw4EX1@6>Z2iGPT5UN zjdL3|2o6qIj3N+_qM_}uPhOGkpmamr*3wwOQJ4fyB z?8U_-|1GvH1uy2mXve|=h|9X;uqZ4zi95A3&Y^J%4mA`t?!}^pm5~mMfQiokg5$&v zMBkJTzBp3J<1x$7I5)sG+lE?=V?!;WQN}F0fCePqPahJP@D!?Z_o2YVF~UQ+iEuMr zX!iy@solX464D32a?K@(5tB@!XE+UdwfRj2ahZOhhk|1jgdXQ0LK>$GK8@OpR9XV= zR9c3K^AV+>HvbwC925cb{tUH|6pRw{5oL+3JU@QsrOZ)PQA08qv0>GUnAyrL2OiCb z78flj3~kLjrLdu)lJ)&6RYv&17)Q z#OLLeG?zxZgHaJpijJrfh7shTx-&n3Z8`{25x*=#2GMXk!M90mG+Kt(>Z<3?fJ<2-D{&6d7 zJvQ6#r=W|abduBAw#^z;r+*#q+C;K_mRnd7!6xPl1ue6N{&q0UmV}!m^c}~b0+TXG zVAMt}n-&c#q~#H850*CS@ZIjm{cWsY=`;dM#x)IBA}%^TAQ$&)rGr^ds`6(%d%&>ov zc;c7zJK>jiqo-~>6D2eII%dwa&ni%)L`f?E8kuG^Txp+L!_Tj^e!W3vIw9lcR}^`F zo)PUZ?03x_>kR4aUeA{FNX@hyfU#9Nc(i2LP z)ITedMtkHZ%}mq7hi@?Re=eE$>Fx**CxifMRDKsbX3v_rV+#0eqZLgW5rsUhW#%)7 zyETC5W{W0uhcZD7MW0SbNagE~BP+s#SU|IX*I{q!=2fj8a-q9+Ve6yAr z8^tH!;q}1>5OZ09VQ*aS6ROZpi+%j;jT6U*x5bZgjSnq#ZQRYD;`yQz&&eY^#XkAn zqg+KNMkOtv-@F&;x9YHqKPBfUvz@0n`Oe*6b#GM3pp2t&vCv}4PsU?EMFNp~=VQXc z>1K2nV**xegYG8O7t}fF-FhslGF>W0f1z5^tvk^FDn@_BI&Jr>KG^H)Cg6@a0ak-w z#gYro9K~JETKByQg(U}mmCTA?6*J&hjlFD|fYatG_h!A=e=!o>&4Y%8(r8{crF(`g z3w!A^Ac1~Jz;-8I?vj3^kn)QDKrkR195dkVx!*wdEUVSgFTT;=Cw_DRb}Wtrs}U}t zGi{u(!EuN11JT*f1nT3%Hz6IlRxKr{X6%v#Kt?P8(9jd^ov#J zb+!pYirwm(VtwbdmfK!E#cFcAbNWuM9p2qm^d#F7t%?M-gYJgOYDbdQvnVeTCtUADn8F zE2gf15+XMhBlW3uZrRl3-J?9psmt8zsqyZ6r&e{}>j_Eaq1*Lfx6G5}40p6RH+uHq ze%86(BSXl&sq+z%;l7o2-m%id_fYr}({q(+cxT;j>9MPjuJJ$rCJTU+8Wp1ya? z>!Pf0aIW9X8l8}|^ zy3w9D>JeTa-6j+S|Lp7R((v$fr0tnFeH zraPnOjV_GzkbkjuvBa0MAqSeO3HPPZ;c4 z`mkzz<~Y$(W-Hy1+461`#=c)2-zX+x!^tJ-agtu!?B~^zQ41ML!E5&#)G0KybK%#s z4Ug(a&1xn*o(dIqc!J{cH(})SPv}u%n`kS7y?di=QP!wJYXuW#OyH(0^cf6GLNE_j z%=aZ2RlSNc@i`_uDNlCs1+^tk*-4{}*7ZL)w>V*3n=$@hZtnp*WK#DU)zZlG7|AnL8c-&9)kGH*m9&)_( z_vrnKy#L}%j&|I~KvkuPw*1jkqd&y&X?`t!f5(4-UpLQJ7J0wq*H#yK5AsG|$Fw5v zSGaGUX7p`{4?&|N$6%LMel!Ob-=SsCEWt?-_%{Cwmp#JFws2;)22(O@!K*hTj4Yp3 zmcPM`ZOeZ!r|R4zxfmky*nx26=KKlJx)(~~6;Aod1q`lqzgG4sylu3@!9KMr`uJ1S z8~*D#tPikVTwj=Xz4)_Ume5_WUfk$o32xledRW5maqsL~FFxM;JE$`K&f4b0@Xy?J zW)yp)k8y2rrc==A4*S?@K4CKR7z$c7%=r<_PI(Ok5YA6_z02v+F+NR4kC^V3<5J*K z;(8xz4Ql890+?c*;!c)uoqeZI@qOHB{$w#vd!2C(HlATKe=qbNI?UsbzIRd%&W+{{ z^BqUA8fMmfhIxV~%yI0vOn^5bLFrKna*tZzJs633;!rrhKTetb%l~l7^`gCZC!AET z7kBh-w6s|uDkJG2KmwmX4{N)e_2Rv~1s1b~gYn3EaW*m>+RIs9w(`!Gty|3U!xIzI zJnKc~JAM2mu(Jiek|rl4dR`1X>k=k_Boi5HJ)EvupAE0%2_svTlN{og2kpT znQ<%$pG{sMp6}b*J$e4l|!%P=dhxF) z)FlP$#FzV7!hHqnA%SBrVBc_#Z@svsr_RPu6QE0@hV`lTJ*>*I$z&0*K>S^we9DyG z5V3E}EWG`uuga#fr~@VRH{ZJUB5z1oyJd+5yM4RZWF3se7KnTL+SJAq?XE7V92diV z+IF+{kU9Z4LJ;Tm%W$@vqYs5%7XJJd;oKog0j5v`6x#ddsf$kFXgO<%g-w<_j8--_ z4}w`Bw)D-hP13<5*k_Ya8+e40fBOZZvrlfB3B9b36>^89OZLYtTJ~{q4IIMUr}axU z0muu)MSYnzdZKUAQ_QqF$Ug~$3;NOq;BOlJ@J7Jz?bAWlv>|r!JFM;JEDqo5`6%p< zM{C)exZ2iDG_|cuH!&zRy^VLK$z+-sEepq`#wCmb%=jJSdk8y=Yd@|oTp!{(i0czv zZd^xjy@l&2u4A~q!gU_kE?hsv<-xTF7wh^K^WpvlE-$?!4LL6K(Ql$j;k50p1>&w> zpbi{*k)RWI0UD06nt_hKzSJ_giE@uY$Q8fcFUL^SKu#}?WKKJG zI8Ta!4Nqyh%a{X0lr>ng*(1*c4;#33;K4u^7XSTS=oQ-&Te)ef?p^0TzgOjsvnM(8 zyqqG*F~+_f76PN~%rn{!y&tbe7yjoDG1`u8Ns3N{;}Q9IOklBYKnyEA3QL@mB?@?^ zwS+jwug|r)G}uKv;xcLy#+grG^p0sSV{}GXynF_8{9`m@Ga5KncZ`S4huY!qs##Ja zdQTM z=fAWl23Ldl`UN7;*ApNB2^@S$i(O4hT){?L<<8OWa1U7tG>RMg44t{1^h`@~jpDa{ zo`?~Lx0~KB2I#dPAVxBOC=m#m$62^UU2Act8qxm`^bEK)#x zE{)S2MIq4&#!%XzrWZaL{qw{_SVSUiHT#ZH8Hr6P< z1g+F4_YapdxYgiOW!+^y`BW3G1ZSv&L+iB$W{ITVfc37d3d-MT`*tWOB)c2nc%QS3 zLiL*_Zh{1UwH4=>>}WN9eW!VTPS?qHd87DvPb3@_>sq^%5udVYVaKM4zqlyu3ndn% zdWXGmtZwUEt(iO?&*8k1P`H`W+ikh$WEyT2L?l3 zYZO)movm!b94OY+wr)SAmT!zVwFy4?qsv=UEYHJ^-rYO*^jhX{ED-5l%lh~d zu1}_o%O6`1;~Wp`8o9^#^~sFweH>SvVAxNM_^+UsUDAul-aS$1bC-8U6~sHEaQM*! zIWo)6KADmwDf(np@;)wuJhkq78SQ6vg3R(CNP+9)=d(mvpFA2=GrbbM*WddB%wd4R zKEs8vsTEEXXul{|e7+wxD>}6+VR^J0!=x3VISG{^wvhY~XH4t-93nA4r&{Xg6`1C0 z4zy|ijfwt-v6sjZX$=>}zWNK#UiYeh#-KF;>Rc3;_!0J)y~=%z(E%fX@U5Tl>_5B* zfkVfu0V31=S;n6CKJs%0<0c6rFFQt%uYf}bssTq){E3Xc;Qbm9I!g@@<*`GA^Rr*V z(2b9P1onInJp}?((|%8=FC$4hL=6yi;!kC4i#PQba4zPDgt*45S)q3mlB8qPfD>A_ zo@4KMpGN|8Xph%5>HPAkkY=RO~_TTi{tbR)C9&am^&0 zw~-c|xCWe2Ek=S&2M!&z21xAYJQcg&yBn#Wr5%%ZUXf0AJ0<;<;+gj_rUl5+kbC9Cy%z%L!= z21x2Bb%gUZAmkeekf}#%3Gx~!lP@1YrX6zMp6&9sf(bew4grQwL=KQJkfVd)0LeHq4`#96STMol5+rlY zDV*BpwIddt`UafoJ2?ew^BMu61K$A2I*8V*&HFPXY4k(xeDCM(J|c(}5IT1a5J+JAYg%@XP^Vz4y)B4LC$J%4j^-C~ zw$&157+~w(U9jS-^Zp2t$&L{?M&B|js}6{X4rl|!biP8#>b+%Pi|hvhF~`15pUoyv zrqkL0$?<%TV*LaV$!w2{%8lQlWJ|r_C@VU?4LErn)9KUt6GUM3LoD(+a<?F#4cQlb zZ@ZR76>P@RV~6*LAVFiMB00a7TOQ?d&0W-v)z1mC z4G_{>2TpnJe@d|+1v;P&5XZXlJo}0F2l&+KR5m~=>_!>e?)?(7BV9W{D%}OtD6Rtz z9n}U%RSV2DzvulaQm13u0I80jOOP)?nNDc~q$cZ58GF_1LCKLHlILEBKA{w_^p(40 z>=mh_q~qCuy6melJbTxB9*mM22O!P|#u6kKOh{YzTvToLZ#Y1x?$POOz*(-zg~^8Z zF|Z}=MRQRP$$_)S8;vCCP&eSztvk%K|Koidv1mgHkb3VS>h2Rjna+4aA<~jEZnQLp z@P@O0R5P>pCx}4@yaCeaeTQQ|^KJr!W?F!_!d29u>5z`YkF%nBrka&_BTWf9X=O`@GA+ zR+k_0$hu|Jk0pXFI{ghekCy2f`)@DRHjf{&#*;x193W@8%=8QcQ{*%@wbZnx&C9Z&-l*n z+KMI|-h>C9mvd@9l#k?MImXF3IS(MiZU_D|ra+5KcQyT7{+D(6>%bd_Cn;_KLU{i< z5PInWW;E#EF8!UvqXv;FF4kqGKMj7->0Cyy4>%Q+$Q6I%@je)gF$z1g@CqcnCSHM8 zw8Vcn^Ocw=Oo?8Q$7dUf_EwgN;jD2J-}PjaS1VqcW(eM7-B$%gJA> zg6U?FUcEUk2U3i{~H@1bzy5s3uqa z?F0ndVFQ1gfft82;x|~nRIT)P8D32#` zj?l;R>=r0&52V3i?s@5rv42qJ!Cn>cJDXdYS}H2>w7TAZ54=}3*4NiG zw6Ju19_dXj^^Mgvbu7K9vAUwALIRerT3S=?tf{E3X=3H&xptem9PWY3tR;D-+^YcP zwGFiaTFosLRS&Ifu2@#X(oH4v(koh8nrbUow$wC(d`;cpB+{2QRV=G*SlZ|hAx;J$ zl$p!^24_~zPW4m0y97Jc|ARr;usLGy40>mHr>Om#(k z75n35;cE6jm%XF-1I$nw(MWF$-sw3TY0&#jyi+36l(%7tTsc2eO)6%RjGnLHE zD=S}Q%gM{t`+u8inj2R(Rn;`>m)17bKU~pN6U557Z&B9ttm%vO^t;HEQC?M7UtU?) zSeaghB8B|Rn^!lt)YLa8CZa;DtV0p{Ys3teSRH&WpFZ%Eb!APt>#CZOeHBEiD>E78 zr##5u03*YI%WLaVp~|JoIdsH980B>}4UE}LC4#B2)F$NUbEZxeavJMhwRJU3!os`K zvkmDP>6zJjd*NbXX=9UsYRb~m8XC(VZmMvVSJzf7YiMk4sjX@j(rSdXGy;@2uXMQ} z*yekRD-3rUrr|d`i+*QLm!30)v?3>PYZ@vl>uSn@iCSOPBBbS(mz3p|Bc#f;5=;bp zEC5=ZE9)zXd|hp2c~xV>(%NN0t{u-g(sQ|GWnEo5(Ogwm0XmjEQ`v%&ymI>@Tk$;^ zM7VsOIS;?mOK#pm)PQnZW=^Tyv@lPC1*%4{&=DnoRa{h3RA(oWo_!BECvgcS$w!-qp%H=gu&I75H=9Sn?_Ht9{ zeT6yJ!Hkub&6}QS$&#{?Gq2QE3Q-l6O0SmU1?9yhd8K)Uel7>sav%g=7nIt{7tJd- z7nYmnm1m*|f*FJuhDa|5+0I*BKJO9%yR9IvJP0O60)*!cdS0;5R$5e2zM!ylK`{v~ zFBf>h!Z6$Yq7G)Y*fu!b0MuSwX3HtaE4e~WR6#FsTv(P@QnCP;g@Z-p=WP&LW)gwLmtK%1@NtP~pn6#R84GZ< zpmdPP0|MNg|R6fsCW(9wP>fyXHbGa#ZAzJ#Js&9!JGFNOLc1KrKQ2X{RTec3?sA$=Bu@T;3@ zSJgCKo=VLs3|)o->1$T3tXYXhdk}%8H5Dx@(I5{A)DQZSuZy5Z(>@|3{j!>d8npi- zLv~fvjSR85rfC(12-nYv-ai1iK2<;7$k`3xkDQUfFy;E3Trr*rwh}{>fPd@n0(k}3%5zZp)cZr$e0`>X5H zW#0tZ+b@KNo6~5XcN>`vQ2Yi8EJ*pbezcc}>Q}bZj-c1OMiX~=#T`WX;pU~^fQ0d7 zfbhtB%A4f;_LL-Ml(!}V5C{(9XbgIDy|BN1xs22`#(BYE+6cOLKVe!4DQ|2puc)qY zwN$j!Ha1+FQJOekA46aFaIGt?wxOk_X=z2(b-q<1c|`>2^@fx26T#xk&BxSNG*w}> z;95mB9J~7Frt5Sf*NUmHa9yV#zGm#}w}{t`j`g!u*Quo=qA}y<#W%9=_L^J-`kPy* zKva%FMkF$N7bZ`)o~agct>hj>*b#SqQUtjZZW79B0y&x6+0G{4d zY#S*}y{T-(sIk=JeJ>b%JQ%_G*rtwd^-9-JiR$*=AAbmdG5?% z8m()j3~p^B7h^D=QY^hSZ)OHoo^CL&3(WSS#WxpAUtBy)uU*x&+SSrX`5c;Zbqy_+ zls{Cn`g-BlTrOFPT?7BF$k1dih3hM;uZyy@Vwg5`5EO-kBfyFAV}Nk{Lht7yS4RQ*jcc0+P#tQe-Vyh>ug#7bD}YOG_9kS&Vg zm)wn|a-$gte5=7>&d9iHX&QDYe`VGsRDVuxIMxXB(ojL$i&zXvLv;)+rCv85Lq)o* zT7EOMMqWFIWbhUw5-ez2@v0f+ORJWakL26E1`}xeD$TW5>>3PAItNvQ>(H>*HebKF zyAF-A5!J_$5YabRHPyOqJy*4^8MI^FFw9EY2*uOTT)n!XzNQ|^A~#o|{q;rPu&Ul# zQ|H2N{g5M#LENl_-pMfi`;}PN?&U9aZ4ycS2nj>2<@&XOlwVp#oVNf_uQgnvKBA>=m;pv0P+wc`B29^5 zihlsBVHlPNAxKT+b}Iqbqp5c9eS*PNCFsSJ$K{mMYtuD&*Z zSK|j)`vUv-Lq{KIkggMqrP&Hs+BJK&0aBOYUiNY$iCpvJ8YZnkTXW52{!39w)M@oK z&Cax8m%D~R_V>~^7xh~G=Wxm0SiT0Rq&X|<(xhBUyZUKOEseu`r2|p)15ZOm)>k!` zqanXuF|ZmE2OU zN^7cCHVwNbFe1SON$CBJ!YyQFfD$@k)9s*BW-q-ZGLrsixgE=nw~35CCuiR9D{~_h z_a&}^IVrC)k${orL89v~=Dy_Vwd&1GC7JBT*45}IzM6TdF=QUX{_ z3fO$zrezta8^_*uRO~z+5pd(DTwj(A>fp>D9qO zc81z5y)O0@k^QF9gEDh71cEfLvWUM`x_%|f8xu#6nSgXCgL*%mYt)GA=lc4rNbWDL z#p@t186!mVyVSTLWPD&(tXy1?w?SM4Ja#Nvboq+>NFofmMtma?Z;sDkvU>DKS7~|Q zQ1V0e4I`w0#r}pXx}zJ43EwNtG)5g_vHuq6=u0Kf2E%`ILzX-w>d%gz%uX*K{@oZe zQvBf8cggL?jqnrX<;H6K%@t)ZmYy6QNWKnkgwrcy>m|nyH^;YrUe1D>kEstdbgh>! zj$OCx26BMZFVWC1GFfg1FZvs9REFUPYIwCS?7LK4F6-sLm}}(~ zD&p6W(3SD@%Uo~<0uO#IS6I`Hhz2dQ)wbL~3x6s3fvEa2`@)gdo1vmtU18pQV~nGd zYIq2y=2vZ`-5?p#u7?ziw^I1nM=^k&4YUKLSa zu@YWqMq19pMAw@NvS!YJ->#7jB`;A4dLq2}m~g5%J?nDY$Pvjcm@>tmarsKqjmFQK zo_$OF&xC){o0i;-S2@YwrN8UF%Gbh>S@%b{YV+_qxFhXTFHsLn%SSemA2OQMEnQ!h z!^gcPrlr(JHUYSbgAvc`hl_c$Sq~&UnD?7;kt(UMV?9~&frk>f6&eEz>MI+_|0mg` zRO`t;$8TBs%~IFbG^|R2`%kzX4Gb0TxwdCN%6Y(%sN^@ax(4I7>Y9cs>V2=}5-=#T zA-^O4n#I)(<&~fN)jnmh7gqQGBHd=maba5H|BJL6;eGKN5+}LnEtTB!+ND|ZYDV5- zB`?G?2K*Q^22*?UY(OjHp1(*giGxnF3HCKShfgZ)?U5qkCo|xWIJN)ZuMsTAK2OLs zm6_nO9r0$u%X<2Ba{7Jg4}NoJrVsc-e=ihq>gsKhxz;QpBYpae^y!z7@nmj-E)C|S zX@+#erGWVvY(7o}lgUD4VRE@#C0ENsah4Kpu9=%#!ddZu z0cXoq*z!1ADQ7F=@{45!CGvtroZZIR%Q*W2&c2YFXX56Saq|{)g?6s6h%2^p#bsRa zeOyTqSF%7+n#YyexY7cytVC6|h+j}Tj${4YM4rj)oXpO1=5Sd6pt3S<7L(;FW%+6@ zKU9_*Cc6~K8+k4pCzSc)Du7DSRh%_^5Cu6!2T7G|)&Nz-1B_e9WRKw}op5g9C9s9b ziaD-WC9{Wvh>Vx_bFp%sv&&J+vcMz9Be_^P(vrjfwVaDp@Cr&+&RN1`_DI=`XwDC2 z%GpxNMzzck$xVxt83#gSMw!g0;L^30DEj5~+P%yQy-PPoh*DNCieNLRu0 zWpY`e0v^us#xp*T=Zbh4g-uj2u9e)b({TXA;<-$?Atnw@3LT9dUot0U`;Y$N`v@z+wlxw@nJ4QHEkv-6F0 zo7Z)$d*j6yU)=HH8!vWl+wsO5NFOH_C~&+%%qV%xs0ju>CYFyG&5e?ciqDXZnuu#s zCO=BxM`a-UvB`X_j*p$j#~S$94E~OEZZtnSgCCQ@(cuW=Wbw%vJfdlF(`InVoPo>8 zGqA-bws--D5tXT%b ztUC=%&KpNDV+J_ZMKawKCYNWAVzc7e>?zCws4Odr87DF;0%Wse+3aLCo1oc|Z1z~f zQF3LmsFY<avlg}Q>eUnb1X9(klc(YHUshb2Vz+6h0cj!b4IhmF)VW&%O1}P1y(qj6(*6?3PG4_9fu6G-a$`e z=_%GPZ9l^#Z8?&eBP9dTN+n?)&t@kub5Q1SlFSFB3YjeqAPz@_pB*pdfX|L2c`A8V zykBCjIOal$@WvQsBt{G|%rJ`0p1@{P=@_D!0hD=?1rq1M7_p?BGm0%4&x$9rB`IuS z8e5eK+2lvE$}!A5j^&SMl?iN>j%q+0YQ^H%K~EAbsyqQ&O5PgFtkY2Pc9i^Nq~)() z9FLMWPPp{WWyj!!DpE3)e+vUIAY8n!qwz#HX-ut97&cV(QsMxMbYQL6<_wm7o)yXJui-AQiz>!@VzKGy8%zR0~A0DTu><046cx< z7UD^kt)*{*3R8YrHJ0JXgIURJ4h5u3buW8@^yTrnhyf^%k_AJbFzjWBtTaT41 z?2NZ7d3z{t597_@XmjUa3?pZALfEWOWO)|j%_@Et0u-rqY#f`dW-~%qI>OLn^BgB| zXflA6tK{=T`CLB{1%^JeWDI9+&kA8Ph|WUBKc?arf{v_^vBwmw5Kx7M@x@BMIFv6A z zgexB4a4|j2Ci2x3ZLvg(WRwLNp;P9KA$&Ht<Jo&{q;f&$vC=gzN zlUazq6W0(ua3qa!UC5~%@eH{Bi81cWxNir65(MVZNh~;?BM*K0E5HlK{S)9k9yqHD zp$x}G4E!CT({%!W;h=*d5zD~!P5cq>yTK=VUMY`qq_emTM}q*~j1yxPFGQa3`~j|I zK;8-dCs!~GL2y*iBZCqfW;0Wbju^u`0W&f$V6^$c{f~ZZOEo zRCg#xBbE(8{~vSj0vN|p-;d9pY)f|hkl#-1BxlD?Y#e!YdMk;+C+Q?z^zcP@@{1&= zlXS8!k)`AGupH9Vgb)G*2sA)|v?RP59)%8!>q5GHBY6&)h}Zpdly5)0jX(L!KLLB6};_AaMDL zWh{unY58iL4Ht~SpSjmXq+~qF8SD{q+Rdmf5o8PZ`3TJ6X+`29Ej;rHV&R9ZopOw< zz_Xx%YKMleSOWvwNkj6DcIgT2P>kn%J0u%i@Nn*I9psrr+yT$zC_GjQ6iSeMgLRP3 zRB#5v`L4?ASRb-)h|nwVt2&WNe(kow?3RwNo1<<$X8*RDoW z(9v(S39JKtXsC)3Jg}yLRd#lIw)2|?wr&T% zX=Ljz<~L1j-Clmv%*uCEqC2=&6kO%C(D}gHYgpyAP*p>%3Zkc4cg1@2w|Hh+XAsBA z)?HD#k7ABhR%}3SbcNZL^%qv+rj>0ua3Qj;3mH|r0=;_|&!5X#uuFPE7d(M`OIK7> zw5~23mvyP3y1UrM{afHI-6);? zo6*R0i_&4;vQRKzViZcZbP`OTh!|>8sK#M7MZ~}lE7r|DRoMeIR&QR-f|z9~U%nX? zzXxjYn$knfAaV6bkLp1sqUN-+N4AGOox*#2WZTk1-4@l#9+`DL$U3SH!5)-g4Rstn zG11QVkk?VI>=8cCddM!Sl|9lf%>5WT_ei^XV9u%)s~`{=&ag+EvJB6Z$L9j4qMu2>jn4sO|o8>G&Yh{;|ihSUS_ za268|8H^!UYgRXcSgL{9FC)>I%-&e9D1um@Xl-JmA!0F^hnO%ET*xu*V=-!os4Os% zW;j142m=)XxG1Ix*`@4a+#ttl);6>1KH&hYPuh;TH$z~bY$f_&GVii6Cs%&KYK;E+ zM59+7=dK=P!8lx<_YQFs0e7T0HDA=)#HEj6KF^RG?_e9R+)@KB>0@!(abUtv&|E8Q zk4yK%M4&)PKa9(aic@1wMG%J-h8nWG;*?QTaB;X6_tm%@2*r=fBv6!`26MH15LlUz zj+CI9LhK1ylnL3kBxF%0#Av57(Iwf1hSdqFVFDWRhB_fNOh7{;rmvhQQJsLQ+@lgu zm0OWGiorZPgriZ923S4A(^EpK+K-&)h0+gwsI>|9_XsD!7=L+i*(EgCzi@TMDwI2> zPM1|^baNbi(^j-L{Zh^m$l>+$2u$Ywa|Go@<5hNqETt-ZBq}5y5mvAxaEbkELag#A zWy_lVxPiCqUyYb!c;4NF@fSN55^|2!u+3#F0*I+4ftRr$M(E{b)F~Xp(0VJs>0??$ z8IHO<7H4agU7&#`fs;<5d=Rr}EBBP|!OanNLB&dnIm)(NcHvIk9Am3!>=!%+pXUy6 z>;zj&*%CaCV>o#|Jr18YZZMZ_+`xY02IDs42EB-J(g7#?ylIp-P4cE$-iRUyp6C%R+X-2}Rt4tD)^FUlY`4{Y5kBwe*b zyXFd#v`)hm@Fq+iY_i^N(&hr2H*F@~O~h+V7jH!D)=gWhk;*2mr5Xpn61)km3*bYT zDiv@5lZKcj(N@y*@TTgw`+%XX>Gf; z-u>D|T=pe?P9QOrUJrDp4Jx9E{39)01jX#j}%>w zsq?KHkPU&v2FeK>WlS(;)d}8&Gjv%Q!4St|wrDG~xn*lNtlhZj;!T+Ut=^zjZ`7{2 zSi7d07qekBG7f32mibk~F!QIK*sjGc(@yNuj#OzgHQE*<%Sg>Fn5afsY{Ts~NLhib zqhf=UYeL!v&~4g;`EAVjX`NTv`L@8)OGcwMrPfY10l;b(5C8Tw6vZya7@- zh{EUY#$9H!Hdh9#_FQrR#GAFm0V+boY`X$9n1@rr_4xvZ=)Kx5h~7?=A%2St#$*}K zf$bX+FC1T?!t}h>9nyA!7nAjvd($o@KiNse)3%ec>=Medo!d|^7^d7b_#Gm5P~;8~ zxkJ0^a_yCdknIqXsD}IF8J*2yzMx?Ko^lU!Fl)7SWjn42VZq>|9|I|qYlva=!}73Y zIvBY4Vapd4KW-W05f)gDKN^<%(5`azNJBbLmrt(HP(!)U=s8|6j$0>@M29233oaPX zXH_KPJZ{e6N9hudE{w_xj$M8h2@Fso%7rHZW{nO((07k0L;!aybjxr|GJ2PSOFee^ zLeOhEos^-{WGb#Fx$EI8`l%uOV9NL;w&BEg>&C0+qn1qYBV{H}zrYi&htq@8 zCzB(zdoYR*$6FUf(5cq^gMA-oVv_))?CFlqW2Qs6m2xd8e-GN?KH$Y%wCFsT=jRJH zfqqKT)gMZhWcWn>0CHZMr5#Cr8Vy0d;W|I}R=}sxGJX+ZfDQ3!{C>c@1pNOHUJM3I z1abV;d1f@ISQ4?o3~+}9E<@92$FF3xY%i}eba8h41?+?kzed5YVZ%23It9Oujoa|+ z75sWOYr|um*8)>Fd%FcLLzigBZ)SJf@LLu9R`zZi{z3(RA$!1v->%@dvya>G7c2OS z*=KF|OBMX3>`OL0)-o+HV>{V5EpQpTOu=8qzGK7hQSf`%4{Z1=6#NzJr#AdP1;3BI zXv6PU@cY?sZTKn$Uxh_z={?k;>k3|HYi;?1b%ZuVz3_)hkO1;)^nJq1_})Cm4Z z3%-o?vLD&tH!1wR?3XrtjQx)dev3jMV;7*Ulvf$+V;gPoTNU~~Zf}14+{Z4n(I?n` z8~k>KKf$iH;g7IZ8~hH1{s@cP@WR5UT=gK9#T`)?mYbg!}WK zSoqt4|DXjvY@`2EmIS=RY(t0Gs15%yHVgQO1^+r5{uAsSfUmdU-)F=B8T&Zkd>=f- zK4Zgwn&)S}4;kY5^_)fCS3v(gvrY}MZ`=4EVLt%;yaoRg8~!uwzX1QM1^;^+{xP-| zPhmUEG8U4226QkTtn;wfX`XrhXDWB0zU%y1q=KI!2e-^zXJG0 z3;b=szp}u82lyom{Lg^pRmRfn-)!)cN_|Lkd$GnRt~C3#jedmVC6=)fwkzLQqrRL} z@F&@gHvFi9A7$^e;WG+8!+vhV-=yGgVzrpRmsc6PS;61TMr`;o1wY2l*zl*=TW#<- z`=|}hvQOLKrRx;BP4OGi(*j zc8IHt&9aR)_*)A7EYF|4k^%IW+30U!SK8peQuuG7m(|RxjNQs2Hu$d<`dfK=yG@Q; zS-*|`Hg=;8{#%9rHa2ddXvC=MoOo88{z+Y0}uPN~N6!^yq{7VHcqf8VR*|$Z3w=3{2 z1>UE?AqBohf%_FWqrk6K;5RAoeSm4WMMI z`x*gXg11D|NHB{Z$;0Ok>|%_+@D31%Uk#Y_k@Rl^Tnl)Yz&|bUw7{|fSgo3X(M z*@HGX#GbLi5jJOo_p$1&l)AC#v7Uw55gS~^ZnMG7?4ve#5BpmIlRvD-OEEtZFtQEs zW$YyZ8}?tyHqZ?&!@lioyMT8iZawC!!U86LUC$cXm<@gvdyjyryw}4szHWm%*nbJQ zn&bDg%kj=HU55Nt)@_4zHf4jaX7>x&NdF4EaBHZBm9)9aF z|9QE9?}d}B$NcEk0;c)a^=u8B2K;w$9vY^S|KAVzC}<`8Bw+F{13t@sV1w^qzY(zE zZ?~{*SOFw@1HO$l0=@wel)ohZ2Ea5YBH=gM=(FrIHh6~p3t+koe~hAoADqsN4NvN) zCvl|x5O(ma;vZR8VKN&>aHp#{T5o6`s;h3SOX;UGBN@HO_ol{I+8Mc8q}vyd4h&_p z_^gyx8jM5xCU@_~R;1HoX_h<@YBHE7hp_+dD4m|0&c$jP3nP>GI(T|)DmewFnmP-9 zXkvPN%0H`Bv|QTp$t{-78rkk)xs28P(J0lcV0`s5d$4O^$k#qu%6bFgY4bjs}yX z!Q^N#IT}rlMw6qlPU@U&1~V;CH8wEoN>`}1j_pS2b4N;zk53qjP z=~6N9cqLsb6dtdnOGU)vk&ab=Dlm#qQbJY)m7jr7G@{}(5V)~%h@_MCimp`H1_vl? z9A@H*732yA2Ux8fWM)zWEHh#xO(QhtF=n^NbJuza05}|6v&}P8? z7J5U~NYI6}*g9{h8alf17Fp&ERl_V7-ubNZhN_V}ro06#@`kFByCn&l300#UB#W{1 zAF6Ib!_|f(i<7ZPU!t=w5^f7sHy6ZVpPI~6C?wn<6jJ=MSvWx`q`04KGD9Jyel<&% z2r1R5S@>M2#$H?Sv9;k%p&EPQHB`FfW}zB;;x&}j2Ev|r4dsJ@uqR#v%MC=Wk~sCE zoTFArJXDKrzc*xm(IZqnoSBp_ZOk|kgifZXk|$GB>C>q*5qApg3Uewod9w?}BxHzv zW5lZ=css-?wHl%v9K$B=*o7-H=tNRS3T3j%)bKFIGn39K))Nu-U-zVHNKN5*_t8ji z9c=~D)QS#p5T_SJ+h;-{0G3*OA+J7=jdC7db+q*At9A?-k@Y^^33=UnN{d=8P!sFoiAf+8XVHV z30gQ5X)Ka)HnddFFEC8;?>gG^zB!H)53-|p9I88=%1lLWqO=uEqj*Fz{9ZxAhq=B= zbX&-vMj6_=z#8t#qVa++P>q_J77apIq3e6mC!(PmrH&!Wo*v9WTtQY)bi#r3NN=b* znH-v(O$}zypfuusEHycqoH~X(RWX2C+D4Co&KfN&{$3Z z>uhlLi~ibIho1F+=Naq4`JG6hNeOae7=?rVKLuxb?j~1 zs-2@ns}r)1*+aFYWPwE6JG^;`_Gl?lc{9{u45m_qs4fg)Zf6{A`Y1P4C8_5mximJC zo5I0XlP<5|I`P&~W=CQnbxgq<@RDEgrBYCov(>o*Y?CZqQ4R_-dWE8+A(h3)07_vo z%S?@zg;vn+hicHlj!loHaxIwi6S_N4VE~}IOCgn`pE{78!pYJ;q&fI#!5DXj#up>g ziReIzmy>*B-RBGQI&E|DK;@p}FgP(<3P ziJ7!dX*Tu9CO)8_nSt`X@uX#lp9m$%pjbOhjwO(#SsW)jNa|*-U8Pxq^ zq;(`!?oW7gx+r<~#Oc_?>2xlEBTtb;5k(sE(tT;(;7e>1N#(W7J9$pmohfQnb6X~7 zQ!nmN>T$IdqY{WamMF)_Qjhy8^|j*($j`& zjU9&34qY!ETh$pMbQTz=jN^EfDPMh2Ul%%++KKEWc3BDc1;f4ZXs}gp-M>GG)5^1G z&T_#cjR%^l4`8R(CcV4&Sa4(_7sLrWtg32!B6&KO$|i?1sgvWF4ap2)w{{%zS49y? z+ToZcz7EDx)%Dd^;%`$O{cW!0_cg()!=s>0k5flNOMX*0tr`bjv?cozkt8rfI0Uzq z_DG(s>Z!vSHdRxj)2DDYcGWO8MjG4p&m z7{QM>LRQn+VgTD?{mEEgBp&HCv=j>P-I_rlz=HGOq*BNRhxA%ucH|hHrziz|i(HGxqSkapYj!18HH!@0EMzqzxBE~v!mWwu;ojtR{gM7iG9EpFKe6aRcrxXuu$2sv z$|Z1qSF$G(kB2)Vah{4S?4vzONw|q6OiYA(P)X`*n(FFn z>zW%6G=fIdm%OLJ=@2b*ryIjsYo<_MQZ+*bp?pYohH;3BNga#k>zR-c?hSVz?hyGS zrE=rA9O(tgwn%sQIMi(IiXW`ai)`->$BpVi2Zr^86P?DXVKQfX5-rJa+mYnaXgrb( z)z{)I28l8={X|EwY6N?9du@k)Ky0@@nXIo(*93Z%{9Xf)lI3v+NQyDb7N?@ zp{BlRgl{yy7bhlIclx*9>qDm|Gib9cr%~`2bMthw!WETurjHI`G&Mg5;hCgrM*{WX>C_nJ z3^Uoq7wvQ;RtZk!tTWyuTU<>c(DAIVg=C zS8w5|g^;iS2jZn+6{BY{5M8)YTqVewm|6r`Sh~&>X`p>&6PKfBvqc7KrODE>6Ihv? zoGj8cc?w;qfs0|7DWix%axK=mTqRb==NV^`5-LK=cZ;Hz6a3QY;aJo^ZNfJx&gD9# zoat(|Ytk0o)K)%C`4%rbcuc>wCL)*{a%y?q)6oT=-qPA!KY!+qW|v0GBV}kC^`DK> zPR^xwMw&yIc`DJ?ejM9&Y<^sNEauW{8)sXSoz9Yn(=*sgE_rkMOfkIY6ZZ&K9gMGs zoWl&Zk<$F`raQDo9F1OhI~%w^Vzka;YJg zL8c?AVM)ncK5ZFK(eflFL#p78Vk)(0E;}*V+;VAT`S(so1s9MbvY?}}nTF)Z&?uy7r`0__TLiEX@Tqe74t1{UJTJaut znMw1R#p9F1XU6d|D?T@xpF@kvJw9`)Gd-4dn?ko}GmW=nUHW&G%5PiAMe05U({af~ zO`Rqx-^p`g&f+Y1Y$BIBopNcH1yZNbVe*439G6nPhD+2(OpUn= zSp-tg@FREKir=IfcTw3wz?;aT>3Mg-QkmB^d51Q>vWe3 zvC&Jn{-B8)!33qEHaWal_;XDKaX_CEn1W>>QHWc z=n-5-CZ2kGKf`#ln%H@GM!rZFlIuPjHK#liZ9qf!#L-yTWg@{e(5b{l+PaXSw@ge- zVSt#*&Z`LR>R5#79rSW&#-)=iNyGMB>f|X*Mc~y*w^_fE|l$r#o+CWa>5#-~0-xh-hHIaEPZ5Q{h-ZYQjQDcf4pA&E!}6FWaF)b+(J6> zqRR6GFq{AmPp3yS zQ)#~C*aGqpdoqn=PA)_zAweI+)*1^?1g}#zEVvWEa;xzSx&TEWqc@URumJb>Tl2o? zxz2*Fc9L(W=Aw#3>+-EDzjX3_@+7t;PM=B|-?|lJrpn+q67 z&)G#{Po1<2!1{nqGr+o_OQr^Ca!`D#Y#Fo5B{Lgi!O8+f$OS0*#j8a~A=*w%U-Xtl z?(r77Lt441S^K<&GmZTvJ{KCt$746zzJ&dqIS)EKs#4ogEFWM>y$-RZs-edVzbEw4 z#vm^_n+@HZm}P-mzd-jca&D@F+D`Sn$nt3+TB_r;T3VD^VGh;IcG${oJ_4l7f-mAN znKUoC#!Hk7*UymS;St5PE3S&z9>CpZPN0`UHV|u=_!-d(I*zXhwlV4uM)S(&`*v}V+o8|0+4XR9%!CAB<1u z)VDBwbLlOSxP29?G*EU1#3N|OPK zWv7)_#65CI<uPK3?B7O~%->+2X)2Y!uC{6Z zmP7yM>gEOTi!I>%KX}Lu&e8Q2?6u%%y1`JecvytiZ=af%E*{SOJ;*z<@ouSjUb^!x zNNJwBzgdL>4SYY>yK&Cfbdj)C_xYR{$X{W{d@|ny4<)b=8Rmrg^f>JwO1pm!>-2q& z@nz}KO4rllGyAY1D7GyXLxqFhJNuF4Vk1(%@91zE<2P(*ZF2s7{fXUWaEEzF(bY*RsN!mnq7{@&jraLu`9bQkS z8Md)Sl-xv|9(>O*+AtQ8d=FXrV4F65}QALXr7X`%VNP=2XLDIwWH$DwENll4L6m+^i>Cw?_$gmKGh zC@i~wZjR{bSYW>EKSF{p#!uN7p2uHG@s6iO7<@Z{FMeo%L3e5hAsGHhvg}1|?!=RJU)iFx8P?$eYkroL7&CJ z>buz>+G2H)=1wMiMcUj=; zasM6*d?W7Pi=QEF0C(>l|8K;xrhWPO)tW)IcQiN6`j$b@c^|Kel>)5jP&Fz=8Z+WJvo#fr~ z$ePEi*}7-j%d>u5Z*tzo%r{1}%x!t&f ze&vUD8WIof+ShK}LDK;iBrdY_CpX{w($y$)Bc(OxKAs8A-rlnE+0jgD2Wb*~{Ch7Q zU@xTjJ(tgdHBYch0Y9mYUiVVdj*7MyA6t(6s#x}phaVUnczj@V#puq_&y6oXUsMSY1ne^&@cY8=5-g9J+q;??3v4(%buO<4xF3oX6M>k z4BB8j=~(_JA|2$bk(XsiN4tmJ^N){S)gEfEc*sbv@|nE6WstZ0StBju@1Yiwwfuan zY}>7D@3z@ZPcA<{ps}6oadz3eUfRppUW(ZpV7nd|W$)1T1m4B=Xz$wj+GV339(|yL zc=Ne`4RZhNV_IhA)>yO5ddRN!E7cw8q+|?3zmblu^T`?Qfo1P3_aaDV2hmm&`A7jC9_OIBr?EFq`&G|6* z2J*kTsCG!(xAK`s{)=6@41dqATmEcWaQV4FuN>HI7+nt8>p>sl+?Hhzq>cp-CW#|x(Bmm+toAA8fot5F+` zym2bal@C`VAL;L*7Wymwk9>|*Ex&igyH-C5-|Nf>84e}Uy&nFx4*s>~oYgm%o4!eM z%kP)o$5TP;#@K57B52oEutRJG3sMy80DKU?L-=WIfXC4vYSq*DJ&7Nc*~(6KeppKl zu+fTWuq{0B!-)$YdDG~!^I3LR2en6)hhX!QoZOT`{N?z`i)7Lzdkh0I{#tP~mXjC7 zTVaZqwATAl=%}}{UQY4|FXR2nR(Y)H&^V`z2yl7H^TJ798CvtD8j(vWpT>m&N?2Uh zyxArr6&!(HbSj=zo|WW6k`c&s1(F_x%!}e|5r8Q!i{I09kA5bGmX5rW;&b?Y1wRQ- z;r?s*8RLQ(+>1M$h#GBe~ll>EBBCB`GirUNY-um{Vjf~th0!F7C+IlI)YtV3(YvqCRvWjID%PUq?lvh+#tgKj7aY6a&inZlu z1Ldy^l;0jGe|@0*jzIYv0_ArG%HJ5MxGPZcra;A;0~K!xRNNh?cx#~IZGnon2dLqf z7d>>`3|G)5263?uF!h4mUn`nXbzT~1-0#^_;{62Fqdkj5V*X~wFC;98B*Lm<0}u_g*H z)A)lLJH^;52@Yzkl|t0;HVUuM7=I8#O}>`kDvcec@Mnz0C_K#=OkwPR#^@n};-NZY zXW%Lng8l{y*K4FQk55tvddeS)r;d!hR!n-nLSthDqdr0<47oJks1V&W!5cJ2%>~=0 z5es@RjZt-HXBqng3YQxdl)c2*8wlQ_vAZbTs_{o9wnJlg6O3B?Rtm4z*gGlQuNe#v7Zkpku`g2iYK=Fj>~f8LnP4dS6$%G6_Du>A|1ApN#@Js9n3^m0 z&y0PC!b>&YD6xAO`yRnpYV7+IBK;pwc(KO*i9#3)7T&7=h(hGkPbow`{Tqca{sjul z82e8Of6mx1C?6F07}Me31XpV0iVQ<P$h7-K+KHu2dppvTR}eShjel@Q*&70PYTX;zSHJf40Yn90 zJ2gcCv|BG%HY`JWJnid6+OPg!NE_`ixBJHbg|r7n+NuAAw9_JO82_@D_ozr4-SNwn zwprzF7HQw~zmWF0NE?0n%Vl?^tYfbcX=j%Cp-~#Q+_C%(%kC_DBTD25Z~VXU zH{p$z$N^9WZWY?Sc4@V^g#vg$d$|;7f)e44Qh|2}1@Hv8lnQLLx z3*nthtHR|L6~4&xz*cLn4}>=!Z`*i%TvUm739ayGyObGIYtiaHt`&dOc$*g9I2GIY z2l(4!`Fk_JZ{PR_10W5&N2rLW=cQC}n?=Pst|BkHK6HnF!}a*6(BmUZtB19@H=jno zAkxMY|5E0GHSJ}{18z4aYPsXWn_jN812XNWMA}cjd}*6`{uPn-mzOqetKVG-yU}P- zn{l1#cV8EJd~Ip9bWmb?t1$n)05NfmJKkXzR5Nfo&9)cKzu(K3mRpkx} zR~QrNfpTL4Jy4<1Tr&$`miJx?F)@B0g_xzipF+&~K0x6bjeVHHwHkYfLM&i>l0qyz zJWL^GX+KLL7AihZAtq|6PY^w^$Ca&+G5K7)fA?&=H!XWaG z!WTprgxTp~vZq)%VPcz?({52tzu;>hEO6dfVGR5S;|m^vf9GomEbxDrQBMDDENlcY z>(0vwAup%@Vn#Xrjv3{IS$|*UgoPwtPLT5y>5Y(=6GC222zfanjqx$6qVt z{y!0~iFm4XxB?R9t1A|{sGL0gIfbuZ;k!tO zaGOz&DEzj7;kvBh{l-Gvstp>g!Le0XScEHaez*XK(G;>(KvKK63JaacO15f;#>li) zSY1O=vrEuEqv_%cnAHBPx(NP6A=3LG!V8ej!vsVAmqh$?6n{TsKcMiBu`o#SSjc-( z;D1N)f5O=B3Er-;)d7UR#+o37zr`9K!V5kC8z_7L56l!kh}kZIkBRUEh0tT1!b>!E zCqkmXn?lh4J;F=SuRM>CRssJL;VNX#uPDT7;p#GjzLG-FUxJYAYoibgp92&kf5s_9 ze%vMCcT>1SV;`pw3!7gO;nxvf@IfqO!l74ff_w_G5W0gx(CwuVa;~Bf>GUBaeUDLy z^hYTk`7}%Lhwz>Xg&)S6HpL^K-c2y*-$x(pUMBIKGQ|~yq^Ew@K5S5_fq^-=szh0+$O>V zg{X%E6aqgc;%^o4cTosA_lo!rQ+QCcJK*~w!QlI*z&|JOKc*1)7byh)?*twJZ;!Zs z;M+kk=%jv41VcX85AiXAK}Q$aDebcHLB1m&;yK?5!3TNUNDkt8dPs-o2jUNjcutQ> zR!K1OiNmN*9KJ@w%hrg0rO_^2f^iL9R1OssqW>T~!CXEQ@#xn$pM=rh!JXM97=Q72 z*v09gCy%d&TrD84Wy{3fGRsAD^p*x(fxk$;jKV4Y&H;Z>gT~$TVn#WIuN5z#+-7{y z#LmL^DE@Z%9)))pZ#2@24{Hd1vv@(}ZsThddJ%!_r_PE`ioMfl|HvseQaq+IHc@z= z@pTEkMX`lov@zqyo`(XadOrZAiS(aE9NA3vS=q;+xXzUoL?YOZ(C`K$ z;{6SHS>%YFhM?W}S?Su|ingPWjK9dk^IG7(2s-ZjfKk2q1(mtq6BrQ2d=qr{S`r`{ zx7@WXOp%GcUJv6LHCq_HfiWal~?hO zygXD3lU9|t33OjH&?XJtsPdix9o13FCN!)3aPuE&qOHktdo7$Nc*p=z>Oa zW}0*p!f!o~G5+j8os#;YncS9zU2 z<;5)WMDy;Lf5$+_+YX_io4r|!JTcsKlsD^Bzq1y3G{&OKDgW*Q9kmnka?|fVi#!aQ z`Q;?<0nque_wyEcVz}+7-&3I5EtNy)rr(b(@-Xao)$cz*$J=@#(@h?|VJH2$!$V$$ zpcCR;^{ceV6ORdw_HF|m^`-K1)9;W)UaN%bw7DxS#fv#FAhtN&GyDah| z9{SzmQ@{Hx^2B45qka#7ZnqEpzG{&d_R#O!KK1*aMV@%9bJXt#pu5tCeiirT{qI#C z`c(=#DblSxwprwf$4p24f}r!`f1MV2?H>BYeCl`1B2PT_I_ft7IzQ!mheh5Y5B=`; zso%X8dA%O;?gyQp{QIg!UYm!!Z~N5mdlq?OTEH>?egHZ@`A45n%J#3tL%#|^SIqw^ zE%IU>^0tA_PyJ}K$iuV-zsUF1@l`kIoW>g_olyK3=my0-1#)byj&r^s{>CD&$wS`rg07gnpIYQKddT|)=%h|0Q{Jog{>mb+*+U*ZLj|RB z2;JJDAn2$(C_PLE@{4E>;YXm%zbio}WgyyBziNv-Oe^xsN!~R+yjT6@HjBKVhkkGN zDerEJJS?m5%c*?t1D(@2_7FI@9R@3V2z0-*IF`Is?f5XB{iUB`nuA|X={^j)Iw6|^ zDX$&(oK0lZk4c`8W2GBc=w7@Z&+$YcE-CL%0bAw8Fc&c(i4aPt} zEb8z%jol7(lM3B#%zaSXDKDAshZMT&K__uUEAKxe=%oJ)fX;eJoxbXmPAxZ*C(CU} z2&1$Q;YXnK=P^NtD1J$ORC%)&dAmL2-2pmjBMEeqcb7%p9uIlJ--g2&=pEJ-H}+x(!h<|xo+@N3YmG$F=b2RdrUi4D`a z{GxFvzS*?Vy#sW#wn21nFv$3LRZaKtkN8V>&qwp=zR5#gJ?O>+-WsTOJZO=JcTM?4 zcBuM20=m}Bg&)#X!$@cjX4|#9!Det^R-e)}IX-Mof0&fjedvlDP9O4CBh#e3zwnT^19X4nL*Az?@}6*# zC&oEXf^OD_yvEPw^?TAoUI*y>)VI%An?<+p#>2MO6e_!#C_bSl&(eD!$d0+F8 z_ZL3pUGcfRe&6tr*9ba4;mFGXK8oA+H&9e)Ri@Mc&_8 zH$dJnoB=(Y*EjUIGw2AwRo%^q~`v(Rnz zp!>Kb-3vYFzHE`V$Aj)W7P@^NbpL9htMZ`xg@rEUK^H(HFY~3|gKmR`uGxcbmxb=2 z2VISYF6=?qVxfz8(Di{%`a#q}*QC^sn?Oh7De|j654s%a?gA0f4SCT07M+?*H*KM# z_cLX^qUa4@7Vl2ue#AmY?`vA=9tB+!@Q5~d$R>S1q0s%@LN{uW_ku#V3!P-Oke9L0 zHKTE{rrQTP=?6Di=w7eT4T4VEd$Wa3&F5P{C-XV$L3g`_F6Tk_W((bn2i-eCC+(Q^ zp!=Xj-Yp(OuFYh3+;Fx-VGh&U(;&8FbQ)+db&MW07}T8TBz3nuEb=!18ZHT^)z& ztDBk{`Q5;(Ka6y@YnmpckzRXkb9I0E5sq43$2HuG_u@c%U~&{^Cr_mYad+mF5egV* zxt&UnPq72|Ugtn=iq420V+T&=CZ@COKyG3ISa}0T$sOhR_7}Ui@f(H#}!@ev&~j#!395%0jPM%fYq8|GmIdP=?os|HT5+ z>%{+Rfy+=O?f8}K-);B{6#ND3zijw53Vw}QnTf0nLod7hb;eF(LPi;eTz33=+O*8P z%JBNG9lwz_M>DT7Y=&>gZ>CM~%&QEqFWd23X_GzkD#Po{cKn6Lj$?wN44dWK@!O4^ z$4vai3jSgyUw$HzGQ9q5=fBi^`PabjRPZ}#^EC4+W0xuT%h)L!evg9R!%o}qS19-^ z*z0WgeF}abdy5UfU%~HZ@3P^m6nqu?fDNxJc%6OBh7T$D5TgZBd6ltR1z*dau;J?! zd_DVy4d1BX8`-lqe6xaYX8&lzU#;M;W?58-Ijtw!tUa9t(_3kl9|q`KSmB;nXwJ{MsR+3Y# zXXqxehYjE@MkS>6tKL? zSO>e#20x&*KOMY$^X*3mOWEk7EMtQ|sPIR*|E!P+V*lGSHu^61Ivf09g};lv!-nr+ z@3p}nRp@)z$87k+>=7IMkV1c$J#E8Z$G&BQKd#VUr`U5H`@W4n&VFcvKdJD?75+Fo zZ=>&Lzp=reQuzDX%6w*`{Xfdq+u(;4`lD>84S$^Nv%!xl^v7AV4gYEuw!xoO=wHpQ zv*B-G$8GTE6#5%j#)iLoa^uq%FTfnczy_ElR!ULwsFQWfFV33>oZn(gJ$?RR&r@PhyZ-Av40UP!m zXZPFi{p>q7IL?-@w#t7sYY;HW-+=mmlYk9-4zoAg@KN@hjlYLoj#+uq7t!GFVy6Wh zF zkALqMFv-KyCHsgC-p8J?!6EiPHh2$vg;+f>_?y{r8+^U1;Wz4og z7en5KY#+_O;i6zYo>#9Duz}yq+626p@fic!LuIo1^;Bjqq2$B76X3)+XMJD@Q>R;PxYe{@Gk+&`ZfWWo^hmq+yQu> z1%40UMhpBoz_k|myMU_z<3E@GE5N!1-m(cFe_CKRp95}7JoVHvDQcW}N^@qDXC|l8 zrzUsr#=PY8SQ=A#JT^Tvm6;gdy*oECF@?CvsZ2778Oy26c$(3)D&v!in5vsfvs2S! zQ<e}GM~%r* zV{+7(9JMA#t;tbqa@3j}wI)ZM$x&x=)R`Q0CP$sgQEzh8n;i8fN4?2WZ*nx491SK% zgUQj*U`zxzfZj4;8mg{kyD_IqGoDG(*M<{3$+~I<(Ihy?E-MGNnlePy)hGzSJPoqn z#!)8`xUnJ3#9@OCVI~d=E273s9Jymdn2CechA=Pvn$H4Q2T1EE-6S0}1uYJ7YG)s5H6sZ?f+ z=Bp(SGKDiYNb%%iMvRn8u4cqYYslq{7*$DWR)eafG^;^Tk}}^Ar4$e4F-J6l!fG#N zrGZe2r(P!B2v!@1OuSKA(rC(%mNW|HMn$O17h<)_Y!K=-D&^N8BsVGlrCm)*x{V^;W+mMwk#4h+Zj(s28TMK8p$TyD1(arJ zn_qZpMqZmdJ{C`!VN(Hp@uibym?+td<)`N6g7v0Qb#*};UxNx&5-9ij=IHU4r$M%lc_1Je@$RD(275qE`XCm)43d04U^eSdI;x< zW05eKo#5xUtE>v?WagH%jRb2}>C_~;X*yUQ)}?b(ux$$Kd#N$8P&$ldMl9GF0|d+M z>C8wb3GI^T@pJIEka_mBm6rbG}^qWCml4T+%*1kRmwEBxGkMW@vda zH8!2*vN>XU+=E?N;0#ssAxCm};`DfA1|?=&{tQ)9BBQ5iY!ZoejTYc*$iU1v#xmnW zX$SsB;zwhfw`pm9e1h%-RvwvHG{=Z8bUF_;Gq}Fp|1-$<)}CO zR@J)~w4sK4PNPjj2N;cUFDF0eIqpLmH_3;zc)cIpxV`?Qxn%~FZw*Cf5Rfs6WF(fT zwj@nH#q0A7k@Uus7XM3xl4N?U9hqb0?6SU(5#kOl8zkNyIp8xR<9JOX5*uw}=+YE}@>PjFEyHjZv*qW0{lVcTt@rCwbw)-d^O6=eT~c*=i+fEcPt)Pa<}4fW3U&G84|awf^;(O^>%V?|@~%NR|c&d~T9&lDzC5;_cz;Q_>n0IhKPv?s-M)0nhAMI0kJF2Zc%s1@ zkC~yVU{zbPFA+%sGnAc%5^@7`L`;oNpBg0bW0}F^(8Tyi=47y~8~3gJKG{A!HgqOFl+w5B!Q9X=A_afxtWMuN zK_I~XcrT48qNSh6QCpgY8 zaI{A$>Gp6>wEK9Hmrz~;nQzyxFVY5q1|B@xE$#P$+k#$_&C&T?TR0) z&5LaB4#$n^f#xjP6HatOKZ_ssBwCW;wj;@-(Rd^os;{jEtD5O2km)1A13J$My?{f9 z%juZr8XB8M+mfuWP1g)JhXxzdgUvO=4b@Gl!P=(5baP{9xS^)LY2?7v>{M`XRrEj* zKb;;&t0vGwOQ*^TDfyC5_=+W+t7pr;?t*^pR7Po_@`A zdK!(sMZicpH8qU}-7!+P)a0TBI=Tj5L^>b;WQP0^XH#ST2r<1ilfgUe#i=JJrgK9+ zbT#Pwt1IaJD>9YJ;d#x6#)8n|7`&BmC`W6N>5gpr@Pv=7cV*S#EIj|_tF~_VZ1G}p zR>5!Kxp31*3G+^xnDwEF+;D~uLl#q#K6!fa)PgX5bO@uV`8fziSc;uOpgugE8pBXJ zlU;n#qTyX!!ISBEySj5GK%l-fnl7$mQh^BzMounro^tP4{7g7KS%s?QqgnQ-*|y55 z3yDimU{dm;R@%H!9j{yX==Dm@2sp**$&p2L2aC!O?7yd+r{;@Ol6WFrSQbEl?1^a% zx{yZJCdy-+Cx>Z1x_6`6^EJPTNvz$avc}5;-ip$Lb8!lN>~tnu#n%u=QpJW)BvN7E zV9CiCLh!!Q{5kbhZV0mtUPa}mu0EM7(usI+>Zxpze%O<{c#Bw+UC(4^ig>9n84dH# zK7aMrQw!1GEWm-N9Hk;$jGo2A)549CvL>b$K^7()GesI`U)jXv=-F(Mfm&&@^z6h~ zDmOV*tuLKR>wOQXOa>sLd!paK0T3hc?OYEbdydG z$D)2^>fwZMQu;Q1V%#^m=&(zr*D?LpnuuU-$f@OZuvQKX1fSm0+FU<>=8k5UM$02* zXdCsPjZ$CErFTY}LzsCg(boQ!?!%aWo)4EEi@EgLL%B2ADSXmD=2BUQ(==I?VnCy}j;4Bx3LDEzO^u~TTm}smiIPy4 zH!h-S_X4WAZW2wrelnNF6kIx0H8hsNO)+^Yy$YAi?^$AbHTk5ap<-2zmZsbW#%60Y zX-st5d7R>ks_c-qlN>!emYTvU)~R_3EGZu*QZAikf%TxoB--p5%wzggi#QC6OG~9x z14Lbw!yJFwP32sN@~Y{a)Uc#vE}yoHr)YT+6HrxfM=_OJ)D9;mn>#IyEdSo=sNe!} zL>6>3Hq($C85+SNv&%!Rr3gKgK-)Lil5v}g_AjFwFMiIiw2aIkJrchBv4}BTh(0-# z%VZaBRVLd&E8gQSGig4vXMA$_%s5`!#11+O%A)a^Q=RFtELQs+#|##2rtxmCOaHD? zdH3@9K7)(YeG10TJ;l9&_V=0cojfPzEY8-CP2^IiQ!eeYKQs7iw90k5%Z1qJrRT@$)qlDrSDIa>l&aCxSQWRDuj*Ijrj*5g zbAr}n(ak$2W_@TfiH5vbF?!1=NkEZVTQenn5~dm>Ff*>0nhq>g{56EJi3yicwJF;v zy*#re7rDTyrIA=&FPMae%Sollu5N=9Ryt;x3Z5Vo{j1Znu#XECIp|5*evy?ABLX)dm${O&#CGRP=N zN@6sJeK!}NP7B^uN$2|T`M%q5(U(4Wy%>|l$yjazQ;HLA<5Qoa+?M!#vwP2O_!86B z*-8)2alA6Npp03VupR8LzL6a!Cb?XAfU}Tzcd*{wq=8`TmncNh; zE0l9t%B;RX~#tpqqny9xX;Y_%>3!H!L&hLeM-G5TnJvFtrHOyBw}jysbq zeFSU#i!P8$rSFg2Ui>ZHXG~=+vhh|zZb_Br31Bu!d^5J#`L3Fx)5l>;nFvNK9&i3H zQlZF1^rdiBYnGV_ElH(tObPGxxV$E?*qI087B;wyTYE0Y+OxRz6Q4VZ0$D5<#=a>y zY+=@Am7w$t&!)zci{6*f3&@MsBA*`3Or-}W@Ezv@^3eE(bRjwk3Hl)R#94qMc%8Cg z!JPn>IgMw~1tEx7C zNw4pQOdWLEqp-^9v$*^W{mdlxd2w?A1L--tNbJ~1%4P=E2UHjzU~sx*YLF%e#iz=a zL5^H9voRK|EKr18fRbOlT7(p$?Zos&Z%O1HZ=pM+m7AKi&s#Xt*k9svp>cdXcBAb} z*x#A+pu?jo|Ngv4KERZE9b!vWLys4JPw1tML0)n;8@f3$%L1nl#N`+0-bKz$bx_-> zo)<2M+8nA7E!A;aEiFo|FdLsrTa1~H04cNJi};1gHC~b|Ejy$#B6r9@-H_wq5yh=8 zu8PW#&S$&7y@NUO#%&J|pjk!Euhb6vp}KDU;RF9~HdiT~hLn zeS=R4#twg8Zt0lGP~PCgj>MBRMs=9%FG&Nt96hdnvs{`m`s~y`{F?{AtbO@yKYY~( z;fXSXO3T{$6{Y0TX~P4)*FhpiXg^XJq>LpN)m94lIOrUghnFGD{X zZeI*tN^ewL^ucR*nJkXXODT^_^R>?+kKTpMrE(c%OM^v~Obyne22k;{1*G|iToDxrmU zVAT`dNBsJY6Z??zd2?xsqmvrH8QV)2ETokvhTg76Hqx%yevOemvhT7p8Rk0*bl&>L z!%~w$YD+NSwi4*i>}n-{<@cl|Q=8!T1^a!+;ApzRP_TGdgw}7L znwKsfhWtIqJF@X^sd!$x^Danfp1QvWfC3GCKi9i)&ewF2uvPc@92~@7VaI$j-vbXN zun-yMg!=S2?H@|tqzvoyeU9;!=+a8p)8jMyupub6EfqtBgWfy)k>z3|Qoir#a2n&c zVQhU(y|34nfHKQG>XG?sy>1jcKYkvIU1Likc#>~DST(UE!Y8mn;(RSO&X#J8#gY+o z2UpgXnWRl)hjB~?VY;ym?=+nWk8Nua73YUgb@K<^GmJKfMI_%dmOjv?O~A;c#-slK3sgMe=ZX7{f4slH?JLlkZqQcjRb7Zx#E( z9~c#MIDyW_M<=-X;iHq#=vXs(QJOeC%#0&=Gk(UV--b?G0o!&32TXJq;wNPhyd6K6 zEyC^lSc8t}=}1E>|E2EyA;;~yg`Ay=oXgzh*!Jfp9rh@^bWER%4IzgO$+;c-6dC(H zWGFk?bABASXUhlOouBJ3_YEigLke%LJ8!7kzV|v$yI$dMbmzD1fNqpuv%-6|J8!72 zaCdf|{z33qFS6-X)(G5FTv&-aJ;vDY|81_b`m=LUZGi34F2*_ZyV;&=p1$Vk>Mv$H z<~p+-hko&cShj-&vmKR>&2_KX6>OjT_3!6`?N7W=c?fq;&UMmXw(HZsSjIRUWx+UT{mqQU3PvGyQf17Rz9)gvDNLPoU;0nVUnW> zS#v9PW!jDOwBVK}vK=d+MH8g1X%AlfP|NCPc4k&S@}|+dI)WFkc;@G$8y@K!-Pe9k z#|xvuROktVj#7E3<$`B+-egd20=(>*ebBy+YaeDr3XE>ZtcHXY z?JLe73TT(T^HH`_YW5bJW`{&PyAPJmY3-voJ^JX1(f`g|*8Xq@yN~UpSd#ah(VdW| z1!tb9XrFtKa;55LFNT-3haP#*CU351?<{iW$~=K(RbbyhV-l2Lp=9JGkYID^o!n>xhOA_xtlT@M#JsP&sQLysk~kc zYoyncbJt#XQ!Kmh5v@INejDpUSyXmpJIEL4C`H+p*jxqqP99+VqdWd%W_KDqcrb|7 zAM7w3&cBRpZA(k-lc|Sd49_)OGWG70L5IhF)`V`r-RJP55@o2TRCaVx--J^u`9(U(dlAL+ zfbN}ePBiz)NF^kGx+v6S;yi{Qd#fQ~oPH~V3XKEm-vAx>ZX>iofr>IZA|9+|IQiZ9 zuga+`BYXgXWTiw_Y+Fu;!CU`xMlQ^T1Q)0{l1qZl9PsgXwLw$JX6OX1eaQ`Inn>&z z@^21T84KLHcEcKslghR7KzUikvWn#uD=Nw>Dk@f1tg5)6e09az^0R^R*9FRN50t+? zP<}_C{0)KfI|Jo!3{>0|sCZML;?04Iw*)Hg4ph7~Q1P}v#oGg`McGh5J~2SywZ`$p z0jd;qA>`%yQ{xz3_7h{Q#=1qjfO4iW6UFn>b9)&May4L_mdaSn827LrFm@5aea3i( z{WoJlf)mCOzw9N(E+_biailN%A&!?O_}e&wmBN2ujE=Eo$PntA*}vjwdkS$LGxe?P z1Zp9L|HK&Y`<`R$l>}ce`n~7b|5x1A2U%H_@#lRPmahdDcfmzrz2&Y^gM`{T*61XP z=G0bXnA9LHh=^uF7={FR#bsS|B`_oq&_$6z$^j+P#+htJi82xKBledwv)0X`;w^v@hYgg!Wkx z&SnMyl11JT;hdy@xD?qP{Z+F(=O{%ci*UZlAKjq~+NI3@Q)C+LRQ#1O?F%B)X;CuMLKDp6uE_Vr^sU3r$m<0LeDbV=S6O(y;@{B z?YknYXrX&GEu5~QJtmNQX;IEA7I`+&?uxEE@^ti9*W`VGx`iV-b2+`5x_EBJa~8&Q%=1cjI10yAOZw zO}ifN1hlW=`bc{p{_>X=P7o^hKhtQs$Q!On?m~>FI58*CA~;R7uj4ONN8hv6kE0k_%8N|@UoE)JZ8Nh$%Ea!RnhAEN2b_oeE4a^-v%X8vXB8^f=h?H+`- z`V{s4-1e%4KKPfbh^gfj(c~4t9wuTeZ$3NEuCto(Jm#k4wDM}Q1ESC=-&EgMme=>O zCLV0-Xau0g!m18*%h`2v+E5aHOO;$zUL`gPz2VpSp02*}uv*TcX-CBZ_(s#)s~7g{ z=y6k3Cn7PIV`KZTc0@O*Z>uIeD3?={jR$X(E*{sYZ#-;Q%6DNz&R5@fu&=o98`O8c za=r_f<{Q;F21cdYUGTk7eYYP0-#4l6j>`EijI~ATyYmS6zD0fCTwdSDVNUy$!@=mf zdAuEV1g-9B(}tq(HkGopyi)9?rf}(9uDU}i+!Wd#KEM?CQZIVf>UvL&M6~L9wj}C zf3Pdn{d;|}PuRD*e=smOI&27r1jh!)1w*So8jJ{z!5LRfnkm6iqziily~DoY0JoVE z{ySQ64-biOqKE$ysil2aq@EVbpAEF{U{RG8E7LjJ7qL=F`%?6Z6#gMvSr4%?J&NUj z!LJf%{~E2Jhkp|}gZV#;oJG4AUr6B-(W)9mxgEjqKU)49Eyo^-!}5pB~xL>eskMf<- ziZt;fktd!j(!_s;_DSfXeF}bQpT}kdY`i~O)WzXO)KmNSp@ z@1)&@9ROOKx106f!=?)DTx?RX9OvzaZG0Mw<1EMdH3(>kS%iH&36Bb-p0*dpv6c^| ztq&weTNgy*`e>ZYb{^Dz!ud=*zlIj`#EpLhW4Pv7eQ>nWx>YtV8c5vQ>cjf+2nOvp5Cqx@(S+ufRDb5% zbSrJLZlz6$1anJiAnT`LtAh5*=qETEjp}`b{=+XX!E*Nw?Mb*+A+XbjyH)DXgi||47YHaneWoAJPe$V zF^_@Aj&P%w)+Andk`lYv#a1hc8|{LAIGXXZ#j}_}aColvuj|}8&1X4Bk%f5%O3&G4N~MWUR~;e@6+*NHq^%K0B(${ zjlPIsiu2Xv^&*A3K`DIoiUZ80QhY=6MZUo)d`-aRq?k(ajma1JFn?VlHs0P=#YG66 zPsqgEJ5F&76Rry`CGkxFE*Di7Fg%F!&CM6};kw~c5?^~>=V%0RHxwSm`IZ3J8|Bo8 z>yJxGd@J%1P9Y`vx)n!0y}vqaJboK8@@+PJZaWmbN%|fFt`>DZ5yKR3?~Z)2y>6Qo zm?XYkibJ(arTF&bi+uY0kjS?eI84n#D#h3Ph9ckp6rH56R&k!N6kmhk)90B)eL3Jp zc{12id}9q?5JV>==^L*&Pg#nu&G6~-RieIWz%_ZY6n$NW?|sE5>06dj-)h6B&wGjb z)&VyngT7sc@4qSf_GHwz*YN4{XQIA+z-1YKwF`>lFAO4qN%3n?oNsce{>>RaeI8EK zHypSu{o88z-b;z!xQzNH7(RVIPt-RBxGeGOGJNg^35`kdTb5DZYQv}R3yFN|fXfoU z9ft3Nl=$t+sBe$q)AyG|eS3k+GCyi=ERH{YZcgN@2d>5sK8-Q6@#}rg@YSY_=iwRo zK4tja&v4Xt{Qh=E3BCf3Vv)`V&d(j@{qb2i=6$&eAEs8|lHzw3>f$)&ee!(gqJYik z3m_Bu9u1>oetTRzel>VzW}FEf+W ze6L6H68S#J$S2tK^7HNO6uuhZ{2a6T3iC+Mtp(1G1AopJQ132>+OP)Tcy02@dzq$`A)Y5EJSLK;r4X8U&2O}=KB=j+!~6Ojaj6NImlnGW$d4GVz_a@jm5>E z?V4(Ealh-jviYsOwdfbiFfP$=oG%C5Y^}E@-i{T9?!Jxr2hCM za9QHF%J6lj@NELlk0*sW6W7;#dr=>jeO*e@*8*G?eQOP0R|?-2;IhQ8WqDB_E=eWz zoeNwReOnA4rf5mNUuNVx>4!yq7_ue#&IB%tzKw_9sz-7_5 z*6`u5B;S^de8W~2_1%%ecM@<}^sO{}t5f(kX5M9KS@>2MzI7>l8#40MqZ54m)~E0_0XIwQt%=8P zrQzFW zBH%9c8DlSxz0bS=TpsnD_Py|7;`Jboo48hg6oR^e1R*8it_9BPtBYWXxDJCGl7d@q zaKln?>kaNBDY$J0*PMdeZg3w@!98zqC#B$CHn@{haEA=8B?VWFi>;6Ir&Dl)foniL z`}fQg+(?7_Yzpo?gBxvd*93>ZPfrA{6J_+vwGSqampJa_d!lmUK1UEz5^lf2T^zv@ zafb|UqQT9J>H7e<9O~)!5`()phHJ!4h{Fu2oRGoSqMWii6M}L{Ba;;A<1N!kb#+y%nX_AAwLiBCzE+58T`NB zch0%@oLl!+T`lb_kE{FY-funM+4pm9zB}J2tlYaV-e><3!-J#A;i2KNL|@+kljPr# zWRjtw!^6oj{yM!+h~2*;#0RhI`t)4zRq?Ox`NUPC=U>?qn|n%}*XK(OvFqi}1V2Cg z^I})Xv-`k*7uIw3ezBXLul~)Jp9@Y+h#i0a?mBV74n2F`HX+>SuLs1Q^YrYk{;jZ{ zKe|`!jqvo&*G1^_`LBuI7oHcw;Dt1>r8IESZC42EdFP$tB6_~@9)2!<)o+N7&$GQ^ z|8>RS=kY1A|4-Mq^jxy|9ntam%6r5m#&hZ2zbgL4K3{uKT)Ktlvf2MB{;fWj$9`P| zJ}a*mmv?%;{D`>xpW(UU^=}maBA>tiw7BBm;B(+p|5d#3oWC%5(Z?#H({ts%uZkUc zp7@%$(*OMJlDKk*o~s^wS_D2{yHQ-_d#;{%N(4Ut;S=I&Jl9EAO?(>b0i(6lK+QQ(ae;5-lJZ)jHQfs!H#kHlS zQp3p?i%z4oT3atU`IfWPs8w6Sq!(67g)>g2ls{7{T7>12%?Q{jtTh^?YRjpYONEkC z%(wDRy;iQaN)5lLkF{BTxYWi{EuB@WEK;KcYnnED6OOYEcC4DOIHn)SROi)m$<@VD zada|YsVwFTXVTN_>#0;?XlbolXq9VKrvO5FE<5NXMm!vX16HIn)9ab_6!=rA^~~}0 zsM<2wgcDh!*s3+6xSt(%BDl}mwEIyErX`Dh`)3SA32$V?_u#1`hM$wZoBilQLr zq%yeygOlQnBXgZt=CY0vy}5)#5tf-olp2z`v`h$z#9Xa9S*xGRFILFoPGVrXTqzyP zSBsSr*&K?*Cq3mIC5GG*9K^T`m z4m$D~aS+DmkAvXyaCEs;Ej9A3NJYWIab(D$TD^(9(oLNz2t1J$s)QP?TGJ^sN^sCA z)T&G6uY3Ptqso=s2d*7cV)S=Ro_-?vMp35b0a0H1Dc5et_$v?gx21q z7;wgrl&B$*7*I`#><}6TXd2*6^ak5&)sU-eD4k5DR?TVXRCubg8aBVI8fDdO2yn&KrrxOI{Jd?d z%T2B!8%|@bT15bv&Q@yZoVIC)FB`I2wQOv*P%E~nm#qqCsn$T3HNSy=uIa#9wap3A z;JEd6y^?Q1b`>4zf>SRw%JmhrpDIn^5{Pwit<^#ov)(8*rEhHVQoexB-#K)|sUB9$ z26dT>rFEoLQ;r%>o}Zlb!hNz8 z-+)ibwMMyBHrZhZDw=Z3vxP9+vS^{TutA<*`!DhW2Ojx4`EjG&QrG~-ISkJzu zinv7#L~vWuf?JJRMTUz^ao}QkKda%CC+~B~PoU72TFD1Xm3(sr@KTxVFx>^FS=7<9 zu~9@Y))3-o0#{afxI_?=CG&L|mL_7Y?$Ie&^Q-mZnp4j=@~dc zwOHGb10)^`XOg_BlJbW_pwR${jY__XM293>bDEV>Niq`xnNnF(SSi)XrC=Fc)JbmnY>HtV$rG^Zz1BJX*SVKNuMaZrpXwTtYM26K2l-DTa zT~u zI4P&mKnAjL6~V$0#ZcmR~|@GE}*APF7)75)le&YgCXTy`khpB(CHuEmywP$XA;*>gaiO@mvdKhzbAKuD5fYxk@uF$ja69*ujZF!sv!j% z9!GVZQ>jZf-BEGoG%+MvT&t9j0WiYpsiBJp)zxbVJjzk7Yr#>DSn)(StA*gKRh#)GMWs3--&kcU(PfY#Tyda=UX$vLT*=yM zOH0hxhL_@gv|IbSiM=C-tOVC8bqDUCm@vFpY$hBPfS%t7Nnt`&zTssPjS{ihLOa7q zszjzTh^3qYS{%z5R8$2VBUR_h4JHLwYpwEop8v!6PQlEjyHg24)=5J#cDhJ{e__qH?ie zka*No4&4b^Nv@R6IzPwg+~n`W7voD+VUoWVjk6WxquD@HIKDI_U&qk zIwi=(P$}yvh6s&@Q3cE%Oo~)asUjF;7s<2Oz!fkT+pt};sA#MsQI(}n4T>rUycBNI zj8tW#3z(xsr7XKMl~Q%NCA}2Db{r%kHp@I@)Lf}m+JduLYEa*uG9-u5IgI|J z5l0m?4s>jx``@qxm6b6L$tD2*W_S}D~@S)_tXmtg0!Tf{G7H3|vg)*HCn!QdZ3@jaKCvYj$~83wfH~D=jwA z3#4x*({vx&Sp2gtzgss5c8R7Lmo0MdaLT z*1RQn2NQ-=wKOq4QATl#1W+k+TfUWVXGQpUj_X!WkYSpJS;F$_8pgV~e@-p7wbeSU zHECCap@=ftZ_cVUoS_w29%&bLE2Iu2Sq@T**JCOb3rkL3x4URePxZAq3}p_*TxeHM zXwE=CC}M~gG?hY#`tXKvJbYnPwr;7}frsaSQRmmzmRIU)GR>KuaYG7~2qNF(3<{nl zO2O1O;9Q8oPF^Hb&o7oMa^#b;9cvHbx! zu#m@C12Rm3mT9>a1v|;YsCZ<0rP{$KPUDA5H6OAqp}Xait8}phUl$5KYY+^o5_cI3 z=GY;b10n7-o8^JWjq<0s);d=>hrDT9RcIf>3sxc9Pe#UMSIw4=>m0^lmwk*YD8;PY zMbd4ZVpoHtc;g)g!Pi;#Q36DQ3JG$ZLcio|qPW^ZqkT1h)-AG-u6*9C*06HH4&d5S z5yQ*Dfp6tYB(>%l2Mtp+p<8IU83h%YYx7cd;d9$!@Y7a}z8q_7lrT_)?z!n1uaW77 zLnBW^=1Bc=WYOqpAq56xM$%1fXFCiUnA~VmE^N;gsG$%%rHVfXdU%?Y2(pX>sjlKl zi<)eed3F;Oxqo?CRhWU4Fx71tTDs%wA(LO5YxR1i3@b4Flt)(yb>%s3BGk+RP;;Vs zMTk@9!)t7~hS7KqmBe(;OrR+lgsUgwmeYEMfY~r!z-{Teph=tmYpuE(fnHQS1$NIvV_w(@uKFO)Q7qT2&?PK2y@2)xW>`R8UxRAG42A)Nl1RA^evEhmvc`wj&$idVxept&>~ z<7?fJq#83XmKN8ReeE0~w>5qU8Ql2sD881AL8zIHL5UA)6nT_DRV1?Brm9j}&KIy2 z!m7eaQ)p``fGFD(cBln5s7Q7d17_{cg|(VU!b))g!Cgm}vcA%wZ3=EDf#o8!d5AAO zdk439SSFwuW8(wb8ZJX%GsdO1HDmmg5Y>T=7LsKGWf;3x!=y;<8RBejt`OE*C4n6% zs1R$_3au2t=xYJ3A1_KU^^6>fCMf#+Wm>f3Mpmn~yo@PUE1nH1jqqYD-=QX=hc+g5 zIuvuAxWWoLHFaeUpU_|q+HtMI3Qv|9)2>Y6_8vlmHsMGMX$pj9QnB!%&Wp8*nEK}B zPSlMhs#^fN)5-0~$Oi83sqs-B_;aa<7c5=oQk^IJ z5kIsMiv`g8)+=62;#fwE_&Z@Eb35DCmU|VtU~}y?A&_peJ4_ z)X&MuIoAp`KX03+R=Kh7y&;1Ftpo9ilNZf$#n!{~9yW^A@u-1M6B`*sASE(>{H9FJ zjt@FncrU*?WKNxAr_%E#%oeDTmRfDm3v-_dlseS5u%$*x@AqCzmVgjbQY&a|(K;ifI9fyHQ%~_=d5xBO`FMEgRjG;OyYPId%L*#>BZ{RmLVFId|=%+?6_Vp^lp52q8;PdrRhQVV)URlV~9dI3Qh` zOm)Itf*)wfs0( z0!~j1aAtC0KGTj#Sg3_5o8<(i11yG93pN8_L&HoSJ0n*-0o!)AAmKNav4O~}p0x2( zVWl5+f*0L-E|cMY9u=8uJHck&`up(ChYD#^u+yFR9dp72{739%R(Q+y&$DgEhVRF(* zj?Nx?c#^8eEDzEtKM-mB*hC`3%c7Z1kr05M$;@JCww=g%$3PDTt1{7Tsua<$YA9Hh ziEdM+h_PMkJ zf!V;dy5+W4FcSkq>0Aa&zOcqbN3)FK5_Wl)Tj%7KR&C?dbarYsF+MqS+=zRL^xWGZB-W480hvMIwr3Lljq z(}N^v(A@H#G|yOKfH=9z`asfMMKignNoblXuN%r{C+Br(MeG0v4QdAbCYfN1J~N}u z%;3{=77*F3yr3Y9oE>)!LwkjMsF)SxF@sYnsGPBlmlV>}MnOX}IQnEf7^ddZvv3_H za??Pb!aB?8S_6@SSZuUT)J6K#)KMqJQ-AW?j&&w4lxSFRQqKEGE|g-V8mpa9#W52w zl23wMT#XlKu|0)A>i%5XXp4BDmF5|(N^kx?sy4@FPo-&f4Ru?jD%(oM+j0{pBe+=Q zFErWFa$tDF;l}!8YCJcN6bI8Z#%(B>2+KT|K(&S;xmpZx0IS_G=07R>ekcqK0dylw zh+1SaSttjn@@dzo!bR~=c9l+`RHrA;IhMOb#NStkiE)F}nF83iP9 z&tv+COJGk8LsjN|SQ%QAK_`R}P!Ic=eIa!pwp-A?fOaJg@@Eb?tyxpAc7jeZp8}45ge}m7|Bz z3>qm;A~8f$U8}7%bxVP;D(R}v1v%I|PTLn|FvOfw+YPi$D#7gYRvF*KO?AI{~!@`i+NwPdC`I#s$H7rwYhARnJUnwZ=*GLNMf^6XD5;aW3a+_+T7KX_W{rV5E8vx3-AhD$XKM zo+rY@IT~WluH@0D*9y3)CtLhMC{@)%*vp%wsy%NqwuWs6C06MwGf{PQk-m|fSLw8MDAQ&=X~O# z@?N*gz7Wf&vMc2! zT^^EgIRps$;3}m`2uA{-oHb%sqS1|Y`}*ty7u`e?4HLUq$vL&A>O)U=X01{|U|KF@ zX=Dj0h`Io6?oe5al@%slN1dxhBj&5ph$(E7ltVV!9nH~hHB+o)ty-%ph}dr`l&R-y z7^1Ms4cSvxJuV|=8IJ)5!z474o$-YQgp+LHaw$p3iK*OzazKMd#1U$8(vzYsr$Qpn zQdp?ZIrrObTQY?pt6}M4=O+_Le^Q>f<|hYz@Q@Eqy0CUvw)<4QL!~}z$5?#k)U3=1 zO-8AzoT&6EQz%2S$4H+kgaU;%Y117hKVEm7G~QE`s?vmOgPZQO5Yli1oe=EOhj#;T zrb5j(6u_4>aJr+wr-HEesAA98u{EHS@WF#Vc*qAQU05}t$!B(hKw;eCPr*nLs!K$O z^dz^is6b48XtUKn!Vp+)J(Bj~2{O08(C?{y{_kV6gtdK>dSWR?!J^esZWy|B#`7C|Lhcp#GsC{mC}{Nke}!P*E~S zkuU0yjnYP#x^Zsc7U*Cf1D56U(|&CM`uGO4duEVBf@Y6ukCY@=;fjzD>EAE zLhAJbmKn{1Wk&O0nb8>L%`;kE8p+hkNnlA&QX(>P7vm`6{Wyw41D8vO<}Iqe>CiPd zS!jeW#!v9RV>Fm)+no`u60e%V3QyxO(?^|&1`cqvQ4}a>pK`x+vQ(*1<)FA#GfhFM z+%absn<(@Cf>YBmmNHYWYD*NB$~&J6s+XV`W_jA!Oqv!Ui_MUA8hgZqkI0-_P-B+f z5RQkFjeDdF@&ci~_ANomH}sjJQJZXTd~Ryu0Zyp~a-N5vS)SQWV2^KOijJJf<_sDd zoy`^Q=}%!cO}l6p$D|cU$hmgm`(zEvOVQI)7S86&)u?2n>LkVU=)195T9=E+p3WfD)LE#=QGVD8!Tu85n}FS8ZB9Byz*B@uJ=246pQM0A;JWt_>(*lm!otj znbkRmdPWBzoj2%U1Xgy()#IgeId5LQDE9y=$r=L_|8i(FcBN5%RdXt4lHA;o7R~*n8{wm zaHp*}z^yXPAo2buo3+Npu0s>+J|&8Rg9v4s>1&HYe(1QavV`SC(6Nc*dD` zbhwTZ5esdwlsb$^8@@wm$b6`Ttdvk(#L-G>6f7|MU7|Yj7L^)S z#6X|tq|0Kv>!Qyfv3uOaq*ooGhHBwl!5SSL;p6CX{tnIjW6e6|zqyl*2Bc3O3uUnW z#)p)9O|ZZht!3lH98xCzWUqbzPOh#;J%N4RWpvck>AqgDq?2^=>i!S$w>`l^QLFbq0fDGm-M<+PEWkos(_<*RS>c}T@`QeWV4$xX+;v! zE(W}4F`ruQ=2AI)!-yoMoHh?e!@~NubJ&=!id`9!1_p(TJ~7my$s9CBD z{jVh34ivSibfRbnOB#B8HKiP!i9tK^P5tEYK(mZg#fA_Z%;`HU)G*IJEz}@%v#N>7 z5iG%#gGp5k+P51{2{X`ewPjy!=5P~|;T=jo=9zCU%oQ!I?{uX&`B53@$H{Zu1n(y1 zLk^IjG>$zEkkJ0WRbna8BdL2HeDJ2}{SEgWis%iwK6ZP)D|z_2Z$GOUe%*M3UBH|Lvan8>9LcgWu=kvLo>Ek~zs`pa*>`Gl zsZBqo>7fst>lP-g+semm13rdgqF(ami^o*2exs=CQ# zvNK+0p*FPIRA)sL^J@amu(E`xT9oOwTv@E0r7e+7K8nt;0}&mRw5h%fNZN$%kbnco zdTWgBq!nChM~ls2rZC%6cFGJ)eY$Fq`|bnd&Da;wF)0~*9TStm*DX2GmJ#V$+6GaO z8%1Q7&1wtsh5(CfRQT=0&ed?CaSl5acqbv+bPcb0tO%UrQLWdo!-S1f_<93}1XD#! z=LBL4Rax$VK1Y4)b}f_uNW#{Et-M&`y_Cn207=CWec0ItbI{Ags2jFe;2HoNts+4p z;E1jAauuyB6ePv+GBqY!4YA4_P!t!}K^x@?&iiP1TgastsVL%*&{Z5XtK9H(E6pCl zbquH~b_-&kPJ=dZ(4uRhi2*825}oJ-cJhr3zkIV$#u+*_bY^s}CUUeJ&Vxzt~l-Be4` zSvX$i)CYeRFy6`=d$0_SZ$&Yg- z5Vx`A{yrjdw@vjInJy8MfjiIYd}EcfER@<5Vd7MXm?#SJc6}U2CYxL5Q1sv^G!8gp z^LEgYpzS!dgDQl8!L1FQGQdnn?gE{Bc5k(0YpdDl>9Q0PC72?5y1_zsq`vww2Da^6D1Nw;}bZiSQnBx0_d^}UQ;()Fy z@S_tNeX2ZNc2y*X$QBn2k)y+Y&NvhgYnZz)eD<>i{bi37qLClA>rNR0GjdNvW zK>JL`)hwuJaV|u#=W&bDLXu*2Au%>zUBp_Q;+#BGKFcS@Q`Gr1P7ZEb#EmnbDmT(b zl%rm>4dO(t3N4!B3x%ZD0=Q5VyE4j$?OcKBG=Pncnuwq+AdNn+mxTSRz4rvOHA7aW zMHT?gmnbAMBsJ#JLsN5EW|<32v148YN-mC?7q0CJzozB<-%Sz_>)D`K&j!XQMPpXS zdNxw5huvlsa9LY8YYs!F)@5y>tS?*?mUa9Wh2?TVF?`b34scL~+VwTXHn^-}B8)3g zw5?o+wB2qAR<}}3I&F1bTk9bg$Yxc+!7Qo@3?a(KOKyF@sSb|94BKEW8%8#yhez5y zVOvK^Mh4os+PzAgqr_>)Mo=S-Egu_fvplGY*zL}@2$yMk_rX#7WZ+bKGBxE;D<(0( zW3GIWfNBm{RBFbpY|w-gT5z&8Wzq+!v4m?mT6Caifc#;Sr?Vg3gBntcNU*jE%)|p` za-OiTm}xmN|wn9IgBXM>GF-#LgFxmiCi)>E0Jy1j?tKa z>m6sA)@uZX&ETNA?==GNDEl7MnyHLzxEWzQDkBJvw2{yjZO08t9Jf&i2Pl5@2!tI^ zZ7nbgVgIFSne3ptSrv_U3W{!0>ONGKiYTHkFx4VqH<%(8+pW|0zH*{!v&|M!rb!VF zw=M$8FeT8zF6t8;M@R(*P(Y|g$gp9q+1mbPG;Fcf-MH#^hwqV{J8l2CGoi_raA#3NJkP64UK37#xX8R^U1{HxR!XPgdm@pzy0OAHT=CWnWH#}a*g15A;BN0Lc~4kr&Q{?q#?cIg7wxHU0#>_e&*Y88!BONOvmlh!(DtZa|cZATizBhI{#)xxk1n2*q| zIAtvJK>dZoxcJyE&FrpsYnJF7Y>d)lO&b#(mqe@F-1Qee8kQ1DOtZB*G`N&Jdsg1Q z=SR}CfFIW=w8@q?ipzdBEYB?aadbSC9~WQ>*4_EJu!_r%!cxt`Qk%2&jfP}&!@=`| zi*g-sF?wyEPnOa>qd0B5+(ryBfmTw{62A(qS&^~s#e-gJ=jq`@;@3g5k{n$gA14xT z%1qjZ`xo8&*f3U3d)BakiD=28cOq{8S55n0)3xrXLnJyaxh#a8v$>>;cJ{cSx zP7ZNSIlb>qshR1Xo*topJ>oXuK|*|AnJE_}MISzH6E7v|q2>x^_*(fze4SgBZv|5z zAXkV(Nau$dEv)k`Rm34a&W=#d`Vvk9<0X{Bai(U{6HX?zkUO@J8lP%IpxcV&;;aef z8xCsW6#|Fk$)55s(nBaa+7aZoDKWkSglMX@CGOyKPJjuEk9V+hI z44U2I+s{1;iii95b02m&h1ezbh^H<1BJtA(EI|J>;N326kN5@mo8&JMzX|wm7q>_J zzWYt|%f#0Kw_MyF@mKCQ(XSBy0Qg}Sw?{nZeiQvg;u0ADgp1oFuJSws`c>jqz`t(L z`z`u4;%>mdYtW}G`gI};_{#?UwHE!w;tb%g8uXS$zfn92xYxz)5$|-r$^Jg^gMcq{ zaeKs%`rsc2oHXdq;QKKH{v5vFZ@^!4ze)dI*5{fB_zx_4ulREdzK~hhlt2veOTX_i z;D0jsuK@m{m?GkJ3!Xj$Ci=J!p7z1Bfd32l2Ju`0_f`Ru6O^V1egg14_#Rd82LXQx z-@OX{Wx&6OZ_WQ_fd9aNp9B0>z(??qz5~02xDXDI&j`K^@CEqR`bB(k4a**y@r`D@ zT&J7I`gwl7pXzw5Ug&3X{P5V=@JOOK6sH0)ekhLZ8^!)wGfszB;#RPDZhYZrD(CPZ z7Lj{x~RL;m{|ILF3)lLI0f<}Z{RwNSQAc_|% z2%I6Cl2mBCjnW2_{*rsxMvp4At$uJop$}W!gM$hUDMR<5c5=){YbO)XX0mHH;RzEz zq#aGb8G|3U=1J2NL*igje`_}r@DK+B`Oq$<54V-dqiq;2r^kTKm#_kdR#la7__K_M z6z+LBmu;2mJVA`h`mm}5mw@1^8M->Jie?p^9ps$`Pm9~JmIjyZs>=gqyz(+1HCl(| zIZF-Hld{3A=xVD9Huve%Iu!xw$zr6j1HDSWUdCN%ykG#yi;d~R%6kI1o$hJJA?8Rx ztjdyBDc-`-h$ib`$LOkQpE4oR;|qP`bJ=v?WPI|DJNhQElm#u2M&HT9heihuB@PXa z#%Jd4@52I#K2&R>zaQt)Z#1w(5c?9Bt2Ms#tgpY+*WXVFK8hRdmF7K}{J`+Qo%lPN zq`zZB{5{y$KfeNAwK5i*s3i-nzWym^A(wJMDb&|s1nx>W+drF}2BNis-BzR?$Em3$ zJ$+L%_@3nDJXU7U${{ccFmp5O*r8mp39{c7EVCToEe_d zchKP_21#B(&KRG}rRV3I`%a`zq?~N})%cT1-$S8@z&CCz{^yp%f#6{iE9 z)=+XA3YJP(Pl-}F5E(ZzYgdLiwkAhnimMf`(U|M`N;F2gfe#J2?mmgj4Vc}vO1|jk zD*ot(sMctAOMJ~%o!0~6(Tp;GYgdZJi?zZQT_n-C9-N2}(1B*hWt!cp2~i_2*lq5# zZ`o-YBZ#AgNw;L}u%>u(W9Q6*viM4&yyFVv#Wl1jX~c2oRjYz`XBA_O>5eOmpC3yp zZSAnFGPy1-pAWS=9|#-Ge(JpKps`Bhd5AErc}Fv?r!-C-*z*t&C>A!FOXp2-^qR6m z;cS(!Fqabr6=<-0XJQiF%IyUK6zC=z^@+At3v>Muw^Vg#=jmozgz8-?rU5SpR{-aW zI0}sq66kCw^_9DG#48)+dOwdX&}7x71z3J-QvDck+qz^tj~i~bCLV7#x>O<*cD|5d zkR;>S>acZpDKl&_l-Y3-$1v%7msHx(16s$(HoOt3w&-Yu(y)yL!~tTeiQ^XL_3e8~ zMm5dq?tm_gJeRu^(2;_P^~CG-E)BKK>5A9sV8LdyOV!j->2^K16CQJQbn%ehO%oii zni|Kn1Fk$%J8!!1@}wf2K@ycOKAuTO=gmcCm2=6F*;R$TS^hW%(I#^#i~e74y71AlkV312%dj>bJs91F3`xb0rN$Bin>P2v#LPT~oHrRlEEUgW zLTYWfgPHspthtCwnlUwj3yizbI}Vr7;srSq7Ocjj#}|uTS(fr4WvHPBJn_ku{9IRM zxH-O6DJ_LG8Vrq^5sk5q64*#uqO2RH(WS?iF~@|Nr+mM>Gd{%BQ2uSpcN!yc^IB65 zT1pf9aehC|w{$g?CsJ*h^QkAU7tn0UuuX+SEgw=@wuKltF%ow69L6ytnne;am%~OiESyWHjC$~*lvV1Y1`AYzIv=w!6gA*wX9)zTS)zG}hMB_zZ(Yp3QC z)e)^qNP1PoczKnUDuqSA%T*0A*X08yoRFU3s;KmcB zpzf!WAo@dxyF!>{Exk3-PW5M)bDQ&*tEGP>U+HIG@~nP8t;g;b1s#Rsg{D(oU)`RL zO)2OyYU^4XZ^Emx1?J+qnHeC`&&v=hwOUB4+SMK8o+li4`6RCY{Aldbl5>sdVr;Y& z84y}Dv)(m9g~_2t2$|#SXm{s6OlMJ-x`mYCMd@}zJz}926lSUn7@4V^%8Z8$B)A?7 zigD$3Txp2YRnll6=IdLELfafeS)A{-DTh?2o3d~kTM%g5M2DH6P3cQ#j^Xk#oWWcS znV#5`Hf)aFN;>id+$`#!9Z)leg>OM)ahvkd+{ute#-_B;HIVs`VY5hzCa_ke)L6i& z0%6U?NNTV~7~9JnxWXpQF(W13NjgZN#Xo_Z1+wn^# zWZEH;+jFOmJ84=xJUu?S9V;w7@$|M+?!vZwh087Z%)M;{t5y-0g~Co~LM1%D6MAwp z*=?!e^`p)Vh8=fEO?+~4Hhg3*QaYp}iY98vDy@$DOtk!e%hi;nb*_YKX%=e@oY#p> zE<2?)du)6V2P?tuozj@Y#*s5&Ym7G^n2Qw*GShj^J7r&~b#|vzEv+a;Q`n-f2ErSVJCa}|i z2hVM;aFxh%Z>raA5a1jCUbtubJz>hpsA>9Z}4TL+xhGh-dji$H?j> z`=*0=m~9IZ)-gzX!u6(eqiYxzG67}><@5IGP|K(7WNl8+Y-v|+pRnBUY*WFFwqfI*5D$hRI44XVIC8ADswhATE%}L+@ zmQ4!;juHDp(eSUbjgERzgUiTlTd>oWMt#(_%6n7J2i6S{HDItGCx2`u%%mia*lAK5 zHDIuRQx@2I;#oeQAUw~7#fLJAww>C|zs(uL@;diQK_ZkbVvuE z&#@Ux{nBwh!eMK6$7d%`Y+W+03c9oQ;8@qVbA15UJst5=<2WK_OCjOYv)Mu=#2zfe zE7w;_jl8eBv{nBZ`e;361DB5Zjx^X&%~W9RNO%U?-PW~;ZhQEV7hBX3U#_mm96D+T-}4WwQ|o^Mdwg$$0sDemG*{h z#kS&*V?(c*bZT|q^8d(bp)N)6*OY76dZc%RrVUE2l+55Jd20aDZqNtW^ zGNLwJRJsB%442nOZdmx`;>I<2QT^uWpkcOhYZE1WfM`57b8;IlBacU}0fJno)1k4| zylo<_Lv9FCLzhRYBNn52M%T!ZYAZ1K=$j5cbp_O+H<3+k6O8BAaOzCdpa~I= zj~`Etjo^f?XbmV&i#|Sh>yq*0&`{Fe8yP9ww96zvVvjU!Rz5j2x-I+12FA7_ug)Wj z-tmy9k_NBZ4fMKqjA?f>J>IBws$U{v2RTrTtEJ5w$xgEDwv1L9qI3Y-tdHEU50l)g z*OkMj?OQnsmzS_(Jeg0yLkw(3hdZFYR&B1;c~43)PCIkt&eHR%JzlD=-;Ogt>y46X zD%{iUY(Mh5I!~034=t9^f-B&9}bh(;7iFviQhI5$d zcR`Q9Km5JmvY0Uc2cvo}Bi{DEyL)58{qO3On&sb^R4!@v!{z7j+a+Rexa5lcIG}xR z&)(SHUA?<|FX-LVySKNu_rl(Ny%+7hxc8F1kHq%AIkxvLvAvJR_C6Nd`*>{c6S2K- zjrBem>wR0S_wBLXcf@+%8S8yltoPlq-tUWD%>I&p=y>$gcw+b{(i_K~^AB%6(ftm2 zBs!gozLy9%kDcXj72;BYUrNWN>{#NxH|#(C`5(fdvzZlX8jZlO2i z@X2xzVL3R(a$pr=pAh}@hI@1bJi$Zs29b_rCnLt_4dT5DekHv@pQ86ALZs+DAjGTa z4aa8b4R_gdnBfU{JAEY<6Fw{FqZ`1*!crU#~h*!`XOcR8MKB_xN-yFT6 zY=Q95caq-F_gZ>G-;#P)=nZ{T2avu7y`k^jc$1#@(fbA=K8QEz`3SwC=ZEMG_dZT^ z@O_fraPOxG557;+8+<=cZ|MIb-Z$d?7kCr@-_RSL{3g-C{~daRU-ZPh-){V3z=>V_ zpKJEr1oz6jPNq1AaUi0Qk+8!l)vDA{*l|r^_ISQczD8eK(dPK z@#Y4Pg5Qe(_(_Uo-w$zV@!j)!A&&ca2t>Wld>o$meiD4YXgI*(4*X%ohZp~*PMh~8 zdEZAtC2{TNW8gD?TJ`-vM&YX}KCOfFt!uz|zY*VBH=%#&v}*7WVEo>JZ%!i$_wu}q zd$RW;g`>3e6dsfB72wOj0pjDdg*Wl}-F^F_5Np8ue|~qL10TgZ>EpDBcaXkI3(@pF z20pEi({hNu_k*tmn*Zmwuea#wyFxJs*>?^2qUd|4q3=Z<^gRW>vwq_M`|W#C$+PdO z4*Cv)j|w~g&#&)2hCUP%{0s8$(-HMuyyV%3@-bB3i@_Jgz9$WRD7HfNeF%I}(%=4N z&%PTw=(_=YQS5u0p|8)-_YA&KjMWuNd>DKuG+?~HfNwLueG`1wsQk7^@lkyI79OD8 z-=4A%XsxyV{wpx1zN^7U>5B5(LB&n_`0hSh0Vr?o>wb4%GLbwy9P#eHKcG~GIx8vq z@VX7PD@@!lrdf6&`;h(K?{e`i4}iS~eDnk2|5)@Zee^5EZZ9w)f3=T(HD7wDRqVp} zi|zikobf&S^*;Lb;ucH)4LQS(ffV$e(?s29{17X;t7kM@X-_EJr;dPe8_^2 z`_k`_pi3U9V3ofiVPE1nEPl(9pY_QPv%D_k(LWG>Xz?Ewe`3M&KKaAqTNZsx{BH}s z&&NL|_Ik!5ecmN5wcxCe|1NQ(MZZV9)Phg=`0o+J7X6jt9t%F@<9{WGznA}CDP}DG zBO+(P5BTJdhyv)lb?}QLqGIvCMtl$82MzjT7X5YN`vH5E{1Ne#MR&wc0Dg-h{~3#( z7rz4d34{LI7QG<;2=Mz2I$d(9f4f9U{2kz@H9{N_|JR}~i~VRp{FFhz3b6j|5@qpH zz+cb^$j2@E8SzTM)Nqi$BjT7vUlsQQ{?D2W`MgE1iH89HnL(%W%7h;V{jUuAqk#X` zfZu89dx+!Dq(24v|1$W0%;Il~&jOxt)ASMXOBQ`i{4QXxOgJL`i$&iMe+k&j!$-uo zEc!W4JWm<=$$ut%ArjXY4Ehy-FLvYTh`1hb(tr;F*1uh1+*iJgi`Q862_JnztXlL* z@rVUavFcUjKn(HqA%jkxm7nmz|IG*goe#eG0&T4vnYqgc-|vHKKKKa(z8R`MY{1kw z{k#wUvH_F5f8vAx(g**O55B}JEO{iU&j%0s;Bgpf?p91;Hrn8H`a=MixLf|P`o@LYlXk_7x=FlhR5!2c06 zGK=U-fd5|ueiZNr0OQ5gqe>Fzs-fF=8fSa)IrHVccc-DYl5BQfs)Al|ummbrG7k7CHFInJjW1(JGH|@%U zOMN#U+jkEi9-teK532ir?VE-V;|gTi6QV1H)t86E4Z#WrmFf!$Ft6<7kt2KGf+QEaZ ze7Qm$SS10yrUX>7A~<5AwSJHd^eCKTZjenhbP{^Rwq_JM8Erc`s+=6L@0}i1PC67; zhVn7xrZZ&ok10nT3Q?0^x#|qrH&u@*XB`T6lizjMzN}d_GIK=J|ABl7IJL;}0+vHN+gfIZWx#9*zNX_RXX982xA z9?Yy{j$@6FQlcc157x@nc16QD)}hf#%_V7h(dZ=d)FO`WNl&k@;{Y{R$5|bRnxtlvVml$xI!r8O9nS4EwIE?QK zE+}_e=jwF-_)<-A`2^Kf<~R<#P-zHUQjQf&yg*G}ZZ2;w$1XlmYvNqPCbpa3M|Za# z#bx6*X0Ej1!(`T40vq^RI4!Bvz)G5YQBYtwt4;PzU&+t|Ms6WD`zgi6YWT6!){kP6XeuHtl{CgI8TF^lTDUaB~JT;j}Q&OiW$T_J@ZouHAIOE)~PAqd-$H*VKghLUQnMRZvl9ZAu z>Jo{$T6MBkKbObtz3{k`7?{Sox?^-3NC|S3!oyi}<<(LnwT^Q|yRjxot6s}@rmN=U zOl>1m+bA`1oQS(=AMvzDvV0_x+ELOvfx|+&IL~}D<*vROn<_Uf^Rm(7Ae^-=4nkRj z;~<b43E`J7 z)Tx5N6IsCyD~D$_3Mi;Ct051m@#Zwz7}Q)x2;SK!w^p2dV_A3%MXZoU@y~aEx1*c7 z#P?i{|K$966 zq=4EC?atL}b!VwjTW#}teT}TEwc)V>)v!;{W$WW}*>vAzeDaPv`f%W79VJ4e@8sb_ zqXUN$hXzOEGjsR%E!7%**rYA``>Qo)1E)Yc#d3a`Zm}sBu;B;i#Pkz_*CJy}P4k{i zeqeauPW&BB(%-Qm{vPb>pU3&d{iQ0E#i+OG%8>&0Oinoqxs(G+0q3ZB%X5Het*ou$ zc*TBR4=qzpA1#q~Ci%b;%uwehG& z2m%$YEm%*>tGVq4HnPK+&YW;E3#n{sE_V;M5l!j);pxghMmWywL<)=yOr=hyCsR&( za56hHelo?lwrwy|iYqgZ4(JJ~_C$8#*nBqU%;%1!7T}D*lAhB{N)vTk^`R%4aUnM; z9h;w@nLIY0o^xu850*GAm8xuNAw53hjAtL1n>=P3<{nxCPw<|31U?-EF{PYS$75)) z?MM-A0z7SMr%n8`JQaB7_ ziUXOqEI7IJY$}@@pGEi&4~`~>hlZ1hL!(1r(vdSUBZFRhJ(D&qQ`nhIEToep}nNi(zNuLvgkzC2v3E}EzBJ?!-k`uq7u4Q#_^IIQVP)8=QC)+nI5Ka zq6~tDh~kj`6b4ykQBO(&UH8e3W#Je(L9SS*et#+HUkWBJ11 z;bJM77#>!S9zUbyE{^*9N zja%I<_U-V}dEJQNKo10p(WM?+bdf~k?*7{?E5QZFVdvW$wS#->s;->5fa`b!UIb~n z!*8pG^BJBvp|*iN&z;U%jA(|X33tiwoLO`+{Ys(B4d1AM!-ALs$!{Ggj2G$jd^)md z$88NfiD46ox;<_v5YSK9SxcetJXyN436ni9qjAYTVsQIm%4&m7!q}ebjb=ZxR)i`f zxKs;B07~O|h%l{rM>DObG)^aQ>|nw*G;cIR?!MSkp=B$MUQ=#53Xzv#`Od^-CG7D3 zs6hY)x)DcxqOH}!GQC==I<)gPowaEE$icGId@*0|bib1JGxe1_dxbdSm5p+}Klt>A zHWLE`Sbo#aNLMk@yLHKUzEKFdhRF;8pZ^$aJ1#7;M@cdsdi7uwcc~KYQX+-Hm8eDoH>Zg(;~C03VXBsaSWnO=29313d$Mnq2hK(lw5pba?C!Y+bw*f z2p=5_DYQBW!`gK8V00TYBo#lF8cW!xNkuXD#Kg?JeQJ1Qsdy$6QftdI63L&zVJ}Z+ zcFvSSZhY|Q9ednMn0k;au!5cO=v43;I|DVT0J*gWycm3+trnFb?{uxnLH zOCgPh07jf_+EK#2Zal;vE;tS_E|R9qv~@R;u7=>#kbXu)-pwem87puFkc*7gCZrqGCFB zue*`N71?=a#=6ch#T8tFvyl&J*eYV2-aP&iY+M^#9JlvGWv#D-gt*q)skuaTM9X(( zyPFFY5%;R|sfHoZ?{fK$P;XaLEpQRp)jfScZEy%^_cRxc(M9CM@JMIQt_&T!CE7B# zjXu6`G?k-?>CUdU^Xt(*HJKbN?q=C8WQ^(L>-`;THdmF!YXO^aq+{j^aZ6PT9UBs! zCtse*rg@s8qvkr zXelxvv}k6%Yk~@sLyZv9GU;e{=RQnlQJ1=fl;K6`c0xU3p%xTostg#Jshz?l-&^s4 ztsy>9tF_QT%=>Nva;sc7w1Se4@5$4zOQ9iQBRSip{ykSU%`88e54Z$aZ!n^ST!q>-^HEpoTgHq4p8 zT9r~`p@s%?NOLigJy>Im!D1&9c=^`mQu$=)gjPgLXhN%6sH|-(;mKQ0ohUrF8?fS%U9V_VU4yqZX;N=3S3_rK7$k~ zh+R#ngvWQnqTEb&TWa`1ZD$6+i^mHf7vMpndDYWbqGn6KokVY3FCkBikJZTQ)8tIM*Fbj6ppR}Tg&WUZYR z{%+0Vtk%$tRSAvlRN`HYX9qBvq&AN2bh!Jy5~m$v=hKmOMLQVn$I zykv?%m$0rUWSPJYrD!+s@UgwdW!9{@+^lZ-DtsmN7JP#}kIML+O2XA5-C}%pdu=eI z`mX1z&W_h*v;cX>^3%pjxm8-MVKe78!ccA`-HuI4LwpgN=eJ=9mQ#*wyAr@usqBMp z!w~40OXaq$fYvg0Q_^vs1yyachEqMl>MTu;>s41FuC?*$_2kYfhM86!x!0|mFg9`* z`h&K`dCjr)CXVw6O9GPEadeTyarB903FZg*25C>Y-gIuXrNe9qFgqxpw@-&!@!d|= z<^;`_cIEa7CkD?R-JEj)3N)&1m$(r~TQMvy7fEj4KB>o!)J@L?~TDK%XGTRP&))is=BwOaS>F^Fzb(6nP$X>1s8pK*yS6`x3D zXEql<+CdhLpUPynBQAH5xW_(jM-`p7wO#owG*0LU0FD3|9@~mTsX{F)bZWS#c{?65 z_2_oPPU{O?;2AyjWe{iB%aXlst7*_vuvs5&GNLwJRJsB%tiI-3_}(Fe{BrT-It~L_ zTx+#_>uMtDpkcOhYZE2B=e#Q#&&`~Snr?!`3%=o>%^8luzIp~*&2c7Qz2 zUD2vjPs>udvAU7>jhRIZ{()sN9>WN&B`Z-Mz`*B*grNfwheiGiqQk7 zl0(TMd+aLECmWccFUqQS$-hCXgFxHlVHe)0b*eOnw5!fpw2pkB7*|W(!!lfUTSl|% z(K-Na7DVpXhe>YL>&ju%c66`Hm0}YIqu_`KI_aUG9qm^qiT5)(et2wbcqCCAif@#c z$}HZG@nk*)4>7PE9qxeoTD7@W=RGOKIPJ`lJ4?^6_IRnfemhPDtv7IvEH4MVr`y?n z)ZkJl+4AwD#S&U@#Zt9E^>6260eR&=f-O>B;-MoqqP#mRF#A<`KHO>Y(S-fA=fkZU zPE_2Hz>ybvOlC4p$~^*BOqH8->TD6G{}W{&K75?esu9CJ0eyG0Xl^sG~<;Ye9b>&i3>BJMch8;z&&9{9{YvG@1I&EgjE5^?ax zFAV(RWux_@5)!xG{e{a$ulan>=~()gPY?Ve@SleW%hO#oX*~7Mkes+xy!0%1Uku)f z(>>s>6Sv~UJu!Ugj)rlsiU>J$+ddgu$zSS|r^}8)=72csX1RU|r?$NEvrVd;P9je2306fdzt_Pc*s|Lkt@*faa5Z=AmBKRtJ>@3gqN?}q38;k(a?n|FWvh@h|C-_G${ z^ojQjP4|A}nw$Hk3BT_nw@wV_3XGLHA=p&ycsP|LE8+-PV&-NfZAm2ydmwigy zOjHTcSI=!de?(A>={C*ddhS(E|6}atWBX#yQo8<7^@>NOE5z}?KYP{m?T2?TdF^@a?2Ho&WRGAIJOY{4F<(O+WLG|KGRB z)xOi$d`?S=zVE=+1Jj7xTZoqV)Mej}UApH#{j8;1THMa{g*Gk<71;%In&pQ}efRe9 zdDrqFB44EFj*&h(LLKXZ%1zp1jb-e8@}OFIJ~m(5g}X@l?zyM0 z)|@}y_l7t0xgg6^{=^;!m}dPbz0;50`kN8>b3u>j>FuGv7xQ1-NJ)TxNnG1s$;)zk z`*tB#@xQ01hu;#CT3GNJB9T(}LonDIldfMNUkd8_+I>w-xc{Lx20c=h_XWr9hv%Nd zZwR~u_xoZ8b?D(ux6F+nc;jQS z$9s+)5Wo6s6Y~2weV+y`hHJ`-^wzf?;?0rp148Tpo@!kDM=p^!oKZaz}>g_ zp;USiz27SYU*(OGhbjz#Yl8deeXl?*jo%04jb*s-P*9;vS6<#pZ=_TzSjG1XF-Y&D zvM>}M7GjiOl!{cy(G_Y?g_=hQD!{}u%qj%zd=EH>gZVVQp}$0L=v|>V@MU^~uS##=AEI{-w@K3bvqEgp8`rj-rS~rg z@xAnZL|%JOj=}^XJ|o2A^oFBP(ED@px^}YXodmyDhsPh>y_wv=Bc??@y~+L81I(1TPBl!}R_+A%2|R-zUT;=)Ek&zo+-ls9QqcBX6Ul zD^KAiA%32{BE;MHQ;4?<@&6G19YXvPy0ME`i2kAwzeX_Vzd`SJ3-O!uMj-tb zy&?R2^alOQ^oA$@fZla=i|D6he4MYe&uNd`!>H3x9?VN-}U^tO?I5d z6MLm{8|BCIp4 z9Pa7gCHO#kRH^ZlG62no=gR;J2+sgChByS^`txOg9RjaW2B2Z|d>L?s6#}nQ2A~D@ zd>OFMGQd#=psDxIV?bURaQgW(;4&)&3d(@R=g$B;3RaW>XeFP|D7Y5B)<5KUWW$Fa zyWsKNPwaXtip0}E#Lg%~9z4H>m<7^H*$`bIttta5|6B&tlmX~SoX@BTtPUPhZljYj zjuxuOmvAAg=tzv?AgC}_QKe{J^Onu@3|s&P0zJG*Y#ZA z^Wt5%^jr;oT!|}sF2zSIw!5b{wl8)`&j3OHL5LUA`zP^--fxvRgvWlu2miPa=FXeJ z|6@M-kNDtE`rse+!JqKKA6M}ElszAmgT1l$EBt#E9{qP}%*Vdp^9QvkmcCcsWPTAU zlWPF)`vHMbc)TAI;^p*yqY$s4_nWw@FZO*%h#7+4ET{|0o#uxLenyBV>HUZhWD>~( zCHB2Vh%eInQ6YYt-j56MReFD)5MRUlBDAso4DT3(ze)J_VBDey1E?*0)4PG2)bZYj z{^(WoMn89y-ssmJA^IBZBKYm-+SB{p=t>hF@=Nqyhn<9n{KNEqC+t-8cPjdO6dlfs z*k@#T#GU}q6El9hcQddXKMFV+*w{tyIT^q-FmVCFXb$b6cTNqwpuC`fr%Z7ny-{E8 zqc^Ipi|CEo<6?TBRs%DO^6Gf1-6O$~QJ)?ibLqC7{ zccr24CnZZ@{=FfhzS|Wam8b7B^!e*IYBXt^h)q>1ZT5{B`rg|?UkZE_F8UXyZ`RQF zLB&jV`0aZjqQ1PL?*kq5tt!55_MJ2Iy}yIL$HAxlNNoDsAHQ!k^nHH^ecvBZ-vHF(=OukQpZv{-mm%>9o;`<^V_7f5CyY3A_P+0kYes@0rKJ9K=F$d}UG4NIV z$^iTIU9LKJWXACh`fdha6n*b9^v!nA_tA*@E_|cs-}w&ut_5Ed`yMy+-Pb|i2O{e0 zL8n*8N4A5$%fT1LzV9{ko#>$NUEqt7UV0z#>^l{tPvNcsADUQgKYx082l%vqA5h#@ z`ct?c1RtWf?dR8b&6_=auTk7V`fdYXl<<4Mq3?Aa^!+IKd_@d%`|W%2TRi)m4*Ko{ zUljX3Wa!Ix(Dw=OJ*4R7%WvPck9zhMI_SF{d{Oj$#L!pjpzo6r^bbX+l<=5^WyL~`|l_Vd-vsW<^?B~0};JeV^ zqk&Hi6Z$&v>GJua4ty^+_%7|h_X>mWKnK288GJmZ2ww7s-@aEHeAjo-_n^UdQwP3> z4ZfFj;Cs8l_p%OrA2Imu=)m_$@LdBs#ap}s-xm$Ogu&;J->-pBr-N5^;QOCsAL5+c zJ!0@(=Sv6Q!C<#e2jd1`7JT^c{$lSC;#wE-KJq?&*MslpK_++Kso2QgeR6vZoosWc z7VqopOAHT=CWnWHN5}g51_0~7BS|c&#VU!M4EW{Tf!TPPCUC%nmuB`RJuKCz`Iat+4KtqO}6OYF3fz`^ozs?E&6^ReZP3x zqF?HxUn)Ln(J%MWFBhM&=m&iC1LBt~`jtNVmEt!n`qe)A)#A$*{aPRWTJgsg{dyn$ zdhr(){RSWX2JtP6ev^-WllVUt{bnEiW+5l7WDM-Wz6?A3Um`A{%&&gCu(8Ib-%4wu z-QO-O0k-Kc6Sr9O+kN!g#hn)Y4j=svF=EmC#l03hA!ZGjmKS_zqxdhsxjG;vX$~NnC`2eZVaP?iMeif?oZ0Ve6q#E`N86 zX^VbFoCN%JgHHM1gdNcT%tzPS1nQF&(ErMyKV<1&<@8|E-we8*kEQs0yTxA<9|3&O zO@nufAF=2UiJt*{n?e6Yi{2E!4fy2-{VNuIP5e3FR~YnfTJ#O^UBGh&eeVUHZ+D@0 zbv5AA2A#sog!@3R81&l#KW4y#mcDy^`RiUWWzk_P3dD^S0EQ^6EvS72u5 zZV-rmF~f23E(P~7JS4uPU@3oCTyml0m-1ucgo3A-e^`6~F#U-Ca;y~jf(73szG1-! z#C7|aUGcw6q%HU&@vsHIL_BT5mx|x8;OoV=EO@WDR&{7^V|%U@Qx<%)s44hPre7(3 z$bxSdzoXy*rtcTuRq#QEZxshA;P8|194j+3#*ZgMy-wIg!=gokB4!qjEe+T$a0Biey4)8qqDQ}SbVk>7JY-7tK zAFpWiSLIH3^r;+q6KM0`L3A0{Dkb5(I&rv#t&9za@6L006Xd#qZml%XXLMHc~k%WaBHn$by-GE{Htd>C8!RZsJU04xO6rV#Wq8gB!A7>*Ho7;h7;Tpq^TM8go~ zwhcNArxm@XycUy4h5TG!l*LA8A{rCWrIV3Yw{~+ zouLs6Kjyk?8$IT_3$qP9W3Ib)0FG&QleWLcw7V3YhMvTLb~tH!I5D7Irf9b$w9`r3 z%ZUNkZI=U{q?mA$wyzQct~s{15|js|gzc|HLYp&edn}RAj``9|BB9M0_W3NK9rq=t z1Z5|7d>B5HAFguvgc7(nVl^_@HbgZt)P~|wtC1v1uel_R(+$sJ(CKUvhi{xoJ?O)Z ztW_CLWu3`AnMnCjQzmLeUXVA2V{2E-)qJZY*+;neY$gU$>ll~2Z>_XeN}^Oe6G|N^ z&}BB2RGHilkRC0Tn>aVJuoB7vOCQXvKsqax>LrB9 zQZ0p`;$`3t?gB4VXaKNqHt%qe?c@s&t(6<73Jjb&&qtKFK5$U5)CwAq6$J(y^XGgh zI`>3L)NzcTSZb6?f(~JHC^nn|YLZsTQ3drzxwYct8_Nbm5$EcZTe1$a(3KL&=@2g} z6$Z-^1e+`EcthW+^aP*CgTN^@TJoSP99zsufC!_LU|RhD*?ar=IIi+u{On4$WZ6la zI0+^RX6-nM1Cd9PCBIM%T1mT>h~A=I*-3aAt)-Q6I+R>lNhCUV%`Pu;8~VVhnx7vUO#w7-w-uIOq;@+ro?IDU zNq|0)SQ)?3Xg&ViW}vAc+)_Py0NEDuE7^eDY~oRwcwtwlu%jtmDSo0Cc>JsP~iMyRJIHhZX4s97k)JAE#fCNa`O zUM6fDreAzX)3kiz-5w?MK}}RtKJ>?seczKAb-`o2VQi} zI=}?zGG6UHLQudMv4e~)6E|Xz*p)AonDN*#hlc^O-l)S;DOsh*1BO__8}Y)n99iIW zi#Fzqx$N{&1NKI6EuTg_BXmB$@K;ePjhJE`f4>#r{{&b{9@ENC! zy)qA3k7azhqL;DGVdCabWX0vhMJPz+PD>WOj5|t+*{qBauwV-1pQgBrjXGsiMV zvuXy$s>qfF@zsxHjSOIMEItv7kEVuV{Tghd#rh?r+rd3M_jc^;+}X8P8y>xxKM3OG zA8T)4L<;~;wLX)}99hI-AU6%`sX(%6rvPpe4Msmp`^PgKJsmgT|K4u;zi$`6?~1jL z0b#j4yGT~qbWq}5;xx>@4(Jom4Z*>0ERSeDfxuJ@<4KpSye$=%1-8zBt|!MQ_3?>BDlwYg z4@0K|$wWLoIg!wZ4-Jj;09_yHOMsAj1`-GHc&-n1^{0m82NOK3%uwfmpc)^8$;(ND z?PRKt+eR8o4<;s%jY2XsDv1Oq6_!O3PNe&d%uF-qhOHxuRVpzt6d%^(sar<-2UWpL zSQQk4TlI(X2~uM~WXFxbTi!Cz6Da};t#T)rfsuH6(7+my%!Y?KIr-w!osdRh<`WJ8MyE}L8-3209Ieo*1>V+0l z<3p-sB6N5>J=A|=V#1*}ZXRBWJCg3xy$eimz7vyRGpg#-C>^8``9Lp5^aOfVygxlO zHmVyYuu?;}CUgk5A02^|uc$>zo(9H+j^d``2NEgHM#PLC8gVp>WPD_3_!ga4rf)y z=5=Z{IkXf@?$j_AsA_>pPt*a?Q>cvkU>ruoO@YRTtPUsg1_m~Jj66aEt*ng z3LlUlHxtvwldz4g5u_Q(l&@I9$yB`{)(rcX7gN>TgxEMB0TIpEh!~!#IZW>Ff+8T(f zbi`1bSNI)UVksYyVQ)TaV4 zkc&76MqAaL%f`xQomVwuzRiw3|IAFLV7#OBFEc$WSEkVBkL3#O91^b#pQ21eV(Cc0 zy;WypFu|Mi+EZ$o;xx7~{N_V1amxVB0vD80YMDZXdDt&s>I@Y|#EQuQ6tQ9lQK_x~ zBm(i+UAy{%^;_SPh~+^Y4T#r<%0?>`b1U^1ii-qZd2EW++P|Ab;#~8LMS8r4zdJxwiostMN}a%1~m> z4p~m8#m9$&^3>w#z@+p6ivzvPPYN+%2WBrPcxauhWiq6-3<0zTq)DHdNqL+W5G~tZkq;QaRmq zZ(v93N3$m?#cO^~+=RMf9BFfBW5sKSfraDN3KWvrjK>&ir_uW7GNTol0c3A!K0E8N zXizvxLcrSjrYL3>veb3GIGXVq@Dp(eC7WrVp3mXNLsU=ty3_mCn3XN95rv5D#mpkT zuc;`iOBw?V$S7)~`DhZquO`8&(nCJuF2b>6VI4s5x`|aTcAE8YQVZRlu?=X6PLyHrm?J9L1h)#d5eMvNg-q;T61f zx(Zl_Mr1_~jj!z1XQyX@#aX%U`UpYz&3!osB&u68sK8^`2?<&Qk945+SV0iZL^II9 zDi7EdnB@w)>9sd-YTRcqYe@BDv{;%sv5513`0}?tJ}V1@*?EA5SLCvc(|jKDyVA2c zmH#Yn70@6K$e4fuD+@_ffwSkt^eM9k&bHtJZRo?7DB2vpOaNI?Y>NlwzAn)aD7N_|TSusEVDOlzwsc7zTS8Ew1 zwnzLaD-!rVmdO0fHF|vFKq5^qru}m*rm5hU0YJW`O_=A>dIwuX`jo?xARi+clhme z5Ux@c_$Jn-OZwuKB0S7fV zory7E_i+Buc-&(n!7QL#jf=cB!9nZG=a;ZR%oJ*>Lc2H$GwlE!0LG_%uB*;k z)Ts_}`fyeyTbuw+rq|O#AbD`c7@NiVINovOr}JLx(}1kJUT6hQ9&}OS)Aa`i`{}_s zg(G8iDW<-Li`3c>zG&FnfzO(H^zJ$;npkB4qFThejXK$2WeQlsOa%B zD^O*R3@7RlW8CAlL!i7z58bE_(c$4_yuThPY<#pK1Gc`7QccuVs#JD*x#+nk5J)kS zg=P#2bri+qgh@Ew2tMiIR9$TN`B8ls+l~!lqxJWXc<;;wRJSFSWXGSG==gul(-aMS zIedOXWz|Nrxg&Fj^F@4PISm-*260Ud#=ClUQx1*dn8s4*sMi_e>XmtT9-GX7pRQ-T zwCORsbi7eTot-N+tPRdCuIO`_x|T+^V$SDbj^c1;o<5&$RCyO>78_Px;-$^jHxJqh zY%=6r{SN+C-w54!<5WViVU5x=1MDU(6!7-eV;ix7MbYRBu?CGQuEi<&p8Ri6Nn|G4 zYBW`)WtpE3XjIl$L~nEqrk({~#ol6-30kagaTy>l?~~LuGzEO~C~Ce@Rk1juJ6XE=m2uV8sD+G+*0;%p3D=~J`5NilGY=W;GiAOlBk2coKDXirp-a|y|S`qm#@rh z3CrFrP=I^^WqjXQMsJU{`*iz8R5>>%xz8zdm&C=TeL~H5$}?z zfSSR_Ua3`btt^VL5#U{BPM}poRs%5_v18}LQKO0!27B$$A^VPekOZ!K#MLCMO-`9D zo#QV%!{Z={5=%o43pT{ioxlEBVKOL6-If!d!{^OjKb z*{OZ`SDi3Cz3hGcw;bx;)xFC;g;eAx6;z#SYpY6`N+Tm3{f_UWN}%iJuk;M2Ej#ws^*s+ z@4G9e#s}l&Z(IVW()tpq;p*x~X2_FjhsIO&BsabyG3_+g!)gwvy6a6}%X-7EkGks6 zP^mapsOJlg3XPfcGmGi!bci8&Ig_z%>=cs0^LpD_=spG5JqnTi&~aY z%Phm{OwfAvNUp_i?B2H<7P^8>rxuslTycS{N!FfH>)y4i+x~52Aic?)DgAEWy#)1{ zrd)EQ@7}eyF8TL$?5iWautygB!Nagq>3(Y0Rdq&!vX_SyXoJqF7I*P*7VJUZH5s3l zD(liaZCyh1+=D#;lt~cyx!x;ftwk3ZtFqUEX~B=MV?UW&!9xwy!^7NAUtTON7x*_R zGa7xFV|*vMy4z`~3R)<_W;tJ%@2_OrkIIfG0NM)X=0|6;Si#L?7pH0d^*0MB z)fT8P@vS3KQBEKbyaAhkrSd9q6NT;hS1P|etSdH5Q3hg4|M<9`Fipa;fn15K(9XbA zKE(`Y7GWY5xR|hmi=fnr(h|O|;}6Xz7+IV}AU8rwAA6J4*l9eg|Mt5}^^%MScPx@-UQbx8^M93Ghcv4?rBR^qsCos|6oI%vJdi8kL6} zHY?R6Gok3JX)p6m+v#GKo0ppqc2ypP;Odcor^9GFPfy6ZYWmlBr|0rZ>)9kfq4BC| zw|b}T>`2?J!1KJXcBH??JH28D+^FyC9BHrjPTT2XC!Xj3dZbY=DpNatefUL^gLCWV zS`Sbdq53B9+x+mkAF!*Rz^}l=3B~sSeui%s?uN+sI{?hw4p7W%k3X?-?^TaSruwEL zLtmRJe6>KtJm(&`H{#d+gXiKGCD$e|O}-}Cy7m0OzkFW*A#1(p>{CBriG4}(uN~^; zZeOw^dFI*Y;!Q&ceH?dp5ihz(!aewn(7ht{KKKbks&IgEId!@@+4hMGl9wkROz!0z zpL~f$S|4kTz5LAjk3~Nm`6zp!KiQSMJ{jY&YuMVe-vI^5z+yzZBiVeK@|E1yf1>Td z3zL_DpCRdn2cr+He0lAU{;JTs@rmc7toO^22iQknmjstiYzlI&FF&*Qk!Hbv!#SB# z%Q?y^_OO~)*O`-#aR0;2vFI5VD;zlaNUNZTB5v%t^PL7g`O5DK$mg=;n&&sLoBP@G z-D^8|uCW;^ap6oP`FfO9=HGlaHg9l<&Fn}P&R8<8ITxGXEOMo|t}`Ov$H!hgStvYm ze)yWrr%vy<{fU;1-x+)HRN>mqMm~cNkG*(Lfo;2VYixix8=*T+#J+-bQxvje>LH@J zZRMZOz_W+_LajDj+1@}bZeIBz_|4Xeit)9_f?FV8Q<_V17J^}e2(?C*!^W!B)S zhnIIv1dYFmaVKK^-$3`xfS~1n1S%cHKPPe1j%cI_{|NVy;&yNj{C|{(Mj}lJZ`v4T z#vc*28nlel3Xhv(OBJ=!1E39TT4Kl=>U9254v-m66ig*wt7KNF&)v;X&3Rl+EPBU< zmt25}vL(_IZE0$4Ze7#5wzZ|TwRK%WJ>wB^0gmQ&G|yQ3}l zL|g8Sw%!+QeP6Wo=c29ekG6gw+WNt0>;2Kz4@Cv49alaL{8RWvfuT1;E{&3O!KERI zeL}$4V_f8u#3vb}NtW$4VC2|C#stVPP7%x;`;>qm2io)%jNL%~UpEGC76&l6@OP7ok(-8FqJIOq!+^FU_p6Ncl8f#G62?9% zAZ35m7{+Prd<%txj)qbCH%>0-C&|5uv4g_@R&s$*{tj{G0Fc2j8w;oAsQDNqH|nAsDR7+5V;@c zs$~p;P$6T}ylNPGoUzZ7ABq1PxgTTfi{xe*`x3d$jQtL|A7tzia-oFZCAWzeiR%%n zJFJ4-Hk+FXy_bJAnAs0%2mfR;8`&V+I^dFOp`2S5V(*10!c0ql>{c!RJ%Li;Bd@onV3pRx7i-VRtqa{m<2kRtw45q~p+Ux~iE z0r^bf7exn|As2o0mC8FR^WG!!-o3hcUy1zW6~j$@)4NVJ-5tFrGQ5dB`A6TFLQoXr z0#^fuqSaIbv}|4jxa-?=`>C~eueqoB-lqGa_eTzKf&TcZZ};27r$8EglMr$L>WWA$ zLtd@8nZhsHC-RQJa(SDrBq{PvtZv?0WTD{>;^(NE_@7o z(~8!DR`o3 zAq3{$)fD1lDFIySG4V}z3IPrZ0VY>h0JWPoLx3s#q9`$M4~JGaZ|}n2Dg?kv<(1O@ zg*NTKO$dM`(JLiDn@xas2m#*y(-Hs;fwuuH@>Wv=uR^Ki^+w!KFKoWM=^oh+4+}9e zt1E^&7+fX9um%Gtg6m>>b%jv-qB&*GioCO{o3}bqd;kjQx9XvP)A4t2x?>7~(K#Uu zR^Y4IC|-@c0a3^7KI>Ky04}no1_$Q4MFZaB}KSRh=8YrS4xCt zt_w?qk`Mt8BC9Ea+AhuI)UwDM4?U}y_a#aVY{dO0tMtc&1bB>EO$pRl>QbWu#1wr( z2ylFL1yCCysRL^Svk~HXo{vm;6pUj*&p7lji|oQ}f7i~=4z{KrpO|Kkw~uru+1d+Q zM%G2!)?N^~IC4pJbL7>LDvAxgkR1Fo2+09g%u4f@$rjCGLzj6v7-QF!P=IHn=i z_5j}!VQmi@`yoV+AlCLPd@F{v{W4>pBR|qX6xQ~0e9MHj-Dm70wB2Lu7qs2W*uPLb zHdod{!<7FO2T)$5)_uObGu$;b)Pk?P_io-e%l^CGD*t zJHA&2G58+Y8gf(68M%{UPw1!;fF3cvs6Bj39M%6GTI?{|Ip zeGqg(>i1!V-*5Qvdn}-QUsL#<_Tl$U&;`-o^9sM;^5OR%0p*KeY;Of08kT;?hu=ET z1<_x-!tXbI`1J@nLE_o|_AC6p?87esx*+}IHih4#KKxFA4%3WzQ6Hkq+28IKbfiBl z)%ZoUz4+01zgCR*9~Su{h+iVOjNiu;exDSyZu~yukk5sQF{9o{{$KaucK~$M?&alG-Z6#W zrvEelLEVShLN! zABoE>*@3GY6bTX?R(5aW?F&~ibJ%Ud1AbyugCNdB%midN!BICFGEMt_1 z^P;}T*Tf>?cR@$%LQ2*r!l)i-3|8sB0lHpP4$;LGI%mFXv9=A8ZxM7d--Hjp_XOnk zV};)VAAT=`4n--uK7kOmyeCdt@(l@U(u=da?*rX0hRmRPjBh>oP z-fPL1^5OSp&;^n2jKXiyhu@!p4oifx%URyOQ+<>mcDg&!Vc`Q@g+ zzXV;7_VVVtE&1N+!*2|9LF9Wv;fKd+Px;OUyIM!cVr> zR`50F50S^egDyyYOuyffPv-B&uLQbcS!v71mw!_D$@b;O@83Wt8Bf1{^=yIdmiT&>55rgiH1{tUO zA?^`uUZ4Gt@m|0T5H~NuRrCEi=*}XH@_nD6p?r_&@-xz%c`X);b@p`a?e5vtvv*%C z)&al#zq`Ae`*wBg-DBKMwY@troQy;)X(HIkuzc8~HahN_ZWcpMJJ{@GXN+meLOLd9-K(T2g(BQ-G5Fn=XfB?CHmNA=S=qS@)4Z_NFkf-e0czgqo#lf zlbx9*AZXz`=`6&dL_$j3Nl7^?E;FSE|0B7@*}Oq*3lX(pIjRnu+4JY`LX;Ku{P~Xx z{}phfcvJ9sD=Eg3wd`S={}T3u;-@zYf2jDIaN_w}il5#%{5kyNW>^dR9`2u0{Qrb| zdWU0NEj;e4ivRzYQE;2kYVG`6`MJ-Bs3G#Jg`e*{t@vLBUQa3hZ6(=rIa+*|d%mOT&u6H5Gl;{Hj+--Nn+O7U+n>z49=EpMM{ z{FR75tI$*XQT^KyKW^%OEo-;&yU?Nk3)!1(@fY#;bW&SQSS7tviN6F9cRBnII{c3~ z{8n2v-m5+Bi2qNAf0K}%`q;(jZ#Tey3(9*d{Fk8qZ-oDw@YDEA{-U7Y$muU&_rXu) zH~eeaui&2aa}vLcLH|YgslRq}`WE)b@b@5YyWscF@Y7t2r5fjdSuhKD zgZp0Le-r!^_Yi(0?;-f9|34`F1^DTrHgPeez6XA~|31Qq{vr6Ozibfx(}LcRe;xY< z`4La$CHlV+@#I{LRL|M`>)EeLE()<@qc^M-LA51I1%$yqL=qu7NT6 z?Y7NPoqO4Kb3WX|w$I49QSaJi-F92IJ=QHaVgB4}1?;hImC$|03@aR*uiz7IXQyzx z%tX5oWlVSaE*T3UXfD(#wKcPLA({tsZc4Z$=iHTWNNvy~Hf`QBg9OLvKk?FA*l>JybI+rZV*CMWi2y0yUW%Uojqkie5uj7n@#lh>+$iv&T(#5 zs~?}{9_?S4k-=S#V6rKslc`O7+&iB+p)cg-VTS~$M2j;eCYzSdEwu2Zj57#^U-To{ zB?l?cawuXBs0i*c^Z8>|L}q4MSBzg-5nwFr!oZeZwp7yTGd6qlER4eDizjqMTf`1B z%e;)UNca%i8C1wEDnYp}579^&I@%n!6A0ZA7KECPqOCINLlZX*5`La0Po11>2=E*x7>*eV=Kg`9iDa;CT>?EWg`Jk*k}#0+B#hnK|H{Wkwn zF+Z2>oMS{7f;lMRAMx} zAJ%0Cl8JbFaw4G*9~v6x0lGfYmjEI63?wjWC-kAN{?u^%V1kF0Sw|TVRO4f?Gcswg zolNx&j-}H2Sb8uqfov3#p;1XBIH|U9CE-N6-^k3gEtfz1&Meo3V3kTt48@1_cJ=A|=V#1*}Zj(=nJCg3xy$ehjN)wY{Gpg#-C>^8``9Lp5^aOfF zygxlOHmct=nV3xIsi9l(Z+vJ!8Zs$gQHzv34a1^3ikpfbNTfI$5i@>h#L+C0@sXk7 zTL=So7x9yHU}~3dA~BqZrxG9$6|9)+wFO!pNX8AEN~WSMC5?iKoF-F>K1Eo1V)THj z8(#fXmEbKpj@9JQQV=XsriK#%&rG(vvuD?AC%1001E#E0Lqh7k#-UovLrm*m zqA69T@UhJ7W@(-ypJIqstZW%UT9$vrZi|stbX)^9rL$Hf&@jFSB9eCXgAo@Tri7)y zs%(_C3Gz{yt$}zMlrFfq0!dQdxLUukg|A_(iX#vCcB zhAEsIoDW_;Xa2>UC+wlp;564l`ywL*NbQZz5->4X9e5anef18p=$Y zo6a?yp*BOHie$;U@vPk}ZdTE#T{Vg^q2{LU$!`%S2bg9Z4f(CnVC$%4|ZEtJ3TA=YlSGZ`D3|4 zySq`)G7()8@bpz@W8{kM*VKH?Q>ZWxd#Q=1t~?@E zOs)Yj%x<~1x&n|0#AA1D+ULaxG`ahhL~y910jYu*6^q@(mHG=MdF8RG<+mUYR6N*O z%~cqngY(e}g$fI`>Ua@QW2RUtRhXK5nbuoCp1#h4nLH{K$R99H#%kG2>4YwQ?rlKE zYW&zj88naCA-cVM5#pyiV@q#X*bMky~(r41(bb=r-L2N8F&Z+Og(1Qa-xHa_k# zYa7rRR8Du@8*g3oqgf9iP%GZ|iJMH@8t+Bjv$5i}!!SPV)(RAo*^I{+YNyfq=Q5)e znE}~gX+Asav1m{@N_@*dk7P8cJy*Qfj8bB*>E-IU8pPtX*#zRz3`nuEmZE%?* zkYOfUh}d4FH*8)DWB)XU)n%iojpn1tmwFX-$W1@nh462=mimpP`HaV8Syp;bVkhkQ zi6hy?fMQXKT5_qXA}JHG1?juqa+Zg{K|LP3T}h3SRGlhdSxnT|b~Hy{>|;eZw?wvP zxjMXpw@z09>(Gd-=%I0-0nbj)0szJ1p|+BiM2kWCzMKPx#+-(N^B8vGu++dK9jHC} zXq529I1|k{;0;*@RG;?Bc0Vd*y`YH|^egZA7EDUDnaV(%B zmt~x!@R;8fnK@O^vC<$8$e7R=Dho+efwSktbd1-7@jNh(k7Yc@Wf7^7%XdfJg)1Y| z0O}l+v@qwPamm$hxkPisk^{=m>_H+@%PnxQ3y%X-v;$zhotKio z)o-U$f0e4hH?cNd(lL)WrNfNiu`=vSo z9Ms%&CdPo>!}&wwagU7zvw&_jF7nm{2dyukU%~=0;{b>@r`#HuX$P{4IEd^qNmj)) ziO-qnTdmAe&TH4NDt<%bgZ=sdjylhHJULdyZ6w}bOFOdHqc(#1rvYq6aq!J;pQ@@7 zjUMz^WK_i^Jy*oHa&?H)hqEf#;slPAdp#`#k_Tsmv01E-yJE6e*UI}nU-1W&gkDCu zAR$*L#lT=cJvgVbMbDE+fyAk=;Ucv*lt?7@c68~TJ$iQ?6-}(NO8^4LyNx>8U}c)~ zI&&9PDcVY|xI|}#iXJbsf-xFS)KivmkJk=?@*X{Oqdr83hm-OCdZe)N(T3`7xf6Aj zD&+Jt9AxcUm z+3{y4I{shtG-cyDn#HF^hx0{!Ix{_2&vb6%ni`CE_3S2XHcHMkmO@9p&KOs(%)|3I zFjj^eU2SJjYA3sNyirA+ohvo04bCpE=yUiqs8O=b=QA_<;mmwy(d(^2^>wi@v)Him z5-)AGzIo8rl1+x3tKY%j+6vCuD!g$jp;*r(UQu|S0d|wbhhGgEM%>gSa>5s0tC>m3 z7$Y0sg49ZpnP{ugR9!P#l}_QB6VCN`9200zi#C;qoB9@)DRn+{ZE`*v`!$q?ka>+P z8`XptXYd&--X1rKUm>%oH+(Lm1IP{QPsiqROWDKuOtGFvS>r>{dSntDw8NQFJ*yl# z3R(9gfH#!JGiV*H06az$>AD%vxyVXPeBZNRsx9F|dCvz=8Li1vS01^Q(aH1VI$0K4 z5FcV!N}R>Jx^}nE;;fb3N(rC6do=+g(sy@}lEV~{O%l8xaQg892B*_AhiP+gx@_xB zzB02VEPJy+0rCZu@qJ?%y*=9Q)9o8k<=mX)KBv%K5*L?_+xIQpY3zsiJZM}WkG*Io z()KfRK6H3gU7XF?x5)j--Ja6@=u`ZAxJtDGP4#GyS~JM2R|8j?rbuD1*A5-B@5l#9;JQa#O~Tsbl-X*S6U$C{ zSCzf%+z^n1VOYhlS-L72!W$`JZmC3T)TR7%-mwa-N&-6{Eye8<1Zsa)&09jzXQ%e% zUv#jv7*8MN*414Opwl-T7z{ zyw=mEksNO9rJ7O0)U1t%c4ToGhLIKuj&BTti{$p&v0`d`fxb+p;i^-zOr`ZDQueo4 zfivVuwL{~nI&#*GuSj5CtClInRtSxZrPU(}rLSeZVV9z=Iy6)&juqJJ2OG8t3Y?tH$Ebo2{gAIscI5xnPpg=30lu(`5MW!_>JBBcEdtfu<6v| zGMg(d9LqTN%mRroQ)=D2c6HmojjTHTZu?GCwduQe?XA7!kbhstzB%CIeT6B@I zDtj$fk@*pJ>?d<8c&LGTc$gdN%ZsJu0{88ba#2l5;|19KE0k4<8z^kgze3sN zVOp_KS|WqnsS~9od@9GEfKMelfr$2 za4#0_M&Vv4+zrCrYYRU=`1ICDAzrwv@U=qZw)oQ1vGYT%g~*wck2LSN;x8_KICA~^ zvzI>or5Bo`_(djOim}L#o?s;5I@eGZi=J77-^NEk-yGfA{QM41&9*Y0FNGWzArUj= zBoB#fjhZ3P@{lvnZtP{y$ji@ce1!5Oo(vpb;;~~dK3a$k7&M4|y!{8y#Wy6+58d=q z2P0`AY3pT4wzW4&X#r(^opE>au^FDvi7oGof3yFa7sYt|%x>0x?{krse>wZbz90T2 z+iHY%B+oqi++8s4{(biJ=6_{RuZ6n~_J9bZa?7x%D6H8?OM0Q- z4vIvW^po2m!YHi_KaP8%BmK#+lN8o!gvszHDC}m|OL_5o*2~yb6#ruEQMkSMQMri+ zE-LPYyiPhIMq4DM;UayIo_INCqP_Rw2k+Ve{6n4`&ypc*qX;MZ7=FB7_A-N4F9L9F zM0r~Adzw5`(cS`n3>WD&h96He745wlKZc9ffy`xNq?ZB*DMDVz^HC$;)}#?e5=BX# zUJ?EV9v;Jg&fTCIV7*kl&4!PP!R2{qD%y*?){F7akO-}B3T4KRA)Kp3mKg#38Z>k~ zj&hmTlv##Wr3|gaYX^P|yo~lM^oIbthy|Cay)&|&3&n#`-=bfzsM#-gb_iG7JM}l7 z46d!;fR6XGuSXc~e{gwvxStbQyae}A{G56jM%YL2BmAof67Li)9JYqoMCgBOlsr*5 z-gnKLqs;u{Nuy|>jGf2T#G-dxc*zB;6{n6GBL|Z=?ZM{F*`k^S- zFo}takZ`8(i$V=E?1R$}wunagC4zk*g`k zmB?FOx8kO6)9t6$-o56Y=6jp&gI=Z(6h%wtRfER8nxd#3y%qWLyfu+G#;Z6wE6Zdv zhjT1KFnRr5JAnwZ248UjZ>4>tJIU5w&@!?v+P3zB$ifV53VG$Z>qtRxJb#2iLBQ#p9-(idr>(P~C@V8;KKoEC3gu7R`y~0Ju=ke5rh@KQf z?v!xngj*2qap9g6?tQ}j0NnK$I)07Z8yNdC+@5~MewW+<#=Z`>4WrXjBK%t-{JRtm zh5WPdKSzEHDKC+WQ70NP{B7jIf2r_aCH&V4e;3?Y#P23Q3iSrKl<$CuPs7~;zVCp$ zz8#ez;)^2w4stPsogx=Q+s~5=exDQWlW?PbjC~vKY_BmdMZteN7 z=S$<(_8%2tlu?8d9kpubMdjc+5fOu+DL@&dA5=8Is0<`8*O?K-9>q{F%9SPpghL{# z*{ns`K7G(mLq4e3M)&!{jCGZhVSm7&qmhTM{||IiiXhY?=%V!k!h0kzaVr4&`BPC{FVaJ9rwuhEnu$J$9*3B zXf{*z_W{tUm*jCYAl+SpPVyjrebS@2A9m1v8+7wZyu76mf1UKeeZxD&=!kpXr{Ge( zehEL7?k%7@i!f>zybr=9I%mFDpkTKl+<7_keLv`^eu*FNvvA$`{YpT78&FuukN0^G zepi9+IO3d_Q@)QV{P>uG1a9(uIv~HR7A*PX@Z-ks2GISiQ#kmY^8JRwkMB-+$oG4o zgNS99li$^gmV7E&@gE{3`ffoo*abQ_wCBGBf!bc~16=`)o$6PPIaJ=ib1kmK=%Y(%6A8Tbdem#j$vnhe!+k=jwz_ddnBH*fo&{Njk|hw zb@zZS7ORYE{0}sg0l;j{IOmML8LT!9ao0X#`6bP@wjnwx_IT?JW!8eQh6t`Qxe%LyOb%gfeb<3n$nt zEb}ss+i9FNA^c4pC-jQ2jRSnd>~vNquyVbS=Q^;F0w5fwzO!s0GmqC#OrDMareS8r zz+IGw9cV1WH+lKPd|)fh6s8w=M!Eb7z)6jqm8cS4L+U(^2jb*4@Gwi92}e#3Asa); zMhOTRLN*HQzYwy~0yzvJ8<%IYA!Oq+rX&>>(RRYhJgp<~ZUDdsJLNwhPfzN?q~z&C$VNPyO9NOI3}gt|Si}x|DTHjK)=@lBfXS5*ve9FkB7|%VAsYn( zr}3#70V%mZ7AWXu{G&9Y^oKifO<|_3A{S#vvFZeJX%Z|UnG>|zA2gpfoCV>ehQ6v! z6|gL(S=A7-(Ey0G5N;HWNYI!Nvhk>kR`7tHrbZn?Had+3x%KQ2vJrT5_>A4ujRaRT zksU+G#@T$)1741%HK0D4=vy@RxX(Lflum8f%)uQby>9# zveE5qMD=UD0waI48XglrW10>+G|j?0=`UEokI2Tt{P(_33> zh-t(EYXLO6)Yp(M?9h&TgTW9zdJ7wcvqB?`)@%Fc$pkm}HF%>)oEglr6m z;b$q$#F`8t8#SLfz_gVULN#}mzGdtbO=V9(QJhWRT$YFpp>c;dO{ zHHjBb-n8#z8#qL_o;dlI1?YQ*u<|Nxb_LKipSkwEJ=h;P(voUu1>|Rb8V^^MqtkLGJ zkns_JxFmK53>g&Tj?(Hbngq-55$s9r-7~bA;w^Vcs>ui z#KI-pOiRlpDiOyXTh|d~UVnry))66_-m3*Kww;S%{3E;8eVdM*T6cHrJuUaHy>HF? znt!h8{eVF_uxV)uBm_4$L$1WofJ^qU*;T@{K8$2@tKPsC;U?;Vg#rW=j;p{S9e{Anpeoh|y=)^F%DNVA4{!qp$PYb{9-_d1c!2!S*F)q&&tD)HdixV{!Q?OC_CWdH zBR}ZA4|f*E&3{aO(EWs5ssvPA8|s5!Wc)lrusQ?=Kqw2mf>G3F@EEDa!1aT4dmQ|BzTF)R=76A+W$pr)Bgd_M!=iIWH;`KYJU zMf|AONS#yIS3oD@$uF<(;zs57HPFQnM*L(uC4OyWk3Ul|!82l=Jzaaddv^8g^+3<8Y~DnD}=Z_Aj&IUlt%BG>Um{3ZHNRcJi}^ z%cabbEZaGgJ-mEG=SDBsPFUzK4{)Y{1@)borKMu-@G`*4jYI@Wz(uPIO5+1ilvT0M zpZ^s6A3<-WF)RY83PKgS9=|(KgHiaO;Nb=m3iV1^!P{YvNZ6BYZk}HKB?1!2fwAe!ngLQZ@|# zvr2s07JoULhJVl;kz06qRR2-L4=eE{Tl&qsJZd~aYs@M1@3+xk!G0P34mmoayre(X z|LchFR^q<^|6axa2>fqU{C@y{uj2n>_y-g}O&WuW|9`+gtoZ*Cet9)vT|xDu#y=1L z%?ka0+UU2ibMq({g)tqUWvaF{^N>&JN)-4{&x7~MbIer_SMSXWQ$+N#%=yK zHfQs%ccfp>S${^*PXtEW%G|69<>n{a;#^!;V{ ze*iz`C+`0m{3H0$_(So3kNaEjqe+AOgy=g0nX%&K{!8J{!T*%-|33mXgQ?96X(m&^ zT%c!HfZkGK614_%p)qODyf~LxoWaASLdY>zj^$=^dTBnJE$FlJnIk4L%^ur~(z%OJ zYfNk!Wv=N2ybVXP0aT3|yjKL<(QmpsM6jKGSCxaz}9-XgzfT_3-4yC79Hm$>tVwOL_?>O$&4RqJRJrQS+G- z`a*7gK8Kfc`Nf%%0s6xu2_48Sktes3Ede#a>|zN>TcX^y~*^u;_Z zexBfDyrU3T>QtuaJhafogO227fs9T?v@+q1Uxq)4%wLHgyHsy$u?2rYXGWtYY^Uxfs3j7VfPBwwI_ z5S%FlX9~fY#wOB0P2z}YeT@tZ8n6%qFn@~ z)8gYp!D-WhNsS%uz~sJ9sfhH>d*TE8JO(Wvi6QM! za5c(u@>JSjVqa%R)#6U}4Ub_j(rtkDk&~y=#>dA!QikA6xuvD~?5xM4Ap~a%!I?sE zCJw4lHOx|Nsf^uG_tDCn7E7*BL^UNc9!#d^b9gAP`bB_&md;7lPnlLA*_;VZe123F%Kl^e{r z5-aOLe!Q@KKA-mhQLTq#g+VSTYri$FFAol~RD+^Ia3&qo{bJLD9IUkJ{ms7Yc&OfMJ7h+hcK6trih3^)^gICr=df-}{=gtX}~1ZR>+ z2^Ne*`JBXp|O zp|DO&_G1c?kCt+Nvs@js>A75?9$|QT*^7hQNLPy}EjCrxswBEgZK*oCEdg|@t3sJ71ZN7tndFqEPDIAN zt(EZO?jbl+(0+!^69df&-8uwkQs0323~83qLU5))@O~jU(`>G|a4dr_$U|_Z5S)pi zYE6Kp$|JQOv=Tk9*T*5qu0ojv_;mbOzIe2ToJC4LP1l*6(5Jxy*vGl~nGy`6z&rz4 zX=vx-w!^ACK1t8E^Js0)zI{ErJ7;!jWLVTR*3maPG+Zwa^Es-OWUavrKRiw&N5*|cY+Pz28NkuuvpRQD{nh6)5b^c zdUxddOOqSU#pgC&-|{&5;&Z#NZ$8Ji>Mu1j!X}C(H=ZGkrVUAU9l{=3lT0UG`#8m( z>NEbo_w5*vx_ zV9)*6$;j5o6uUa|vFPUwbfngYBiCL0bd)0`vAM{O7N9x_l%yDOx(0EEAGx12u%9BV z_qiXPi~ytQ{1DKWxZLke#vV3eZ%)4a%#nxLw!RlO-e!cfm~nd%*SambHNtsse7N_8 z*Fr`@aM~ddoJh*gaw)Gr9-qox^}6G&9lS&eCe)hb)K_Gw00Z#c{Uc-V}eXHxi#3m?Eqwi8i&ylynCqWjAbj zJaWU}3lZqPljBTTyi%N3I;;my@pD0?a4@N z>Lf3Zkaq0Fdu}u2ZDwycCrcIkZC+0wrt&O`@-(xnP}l!bIMsLUITiEjzK1VIsUoOT zEC0((PCFhm>Hr8^go{PB&$*78T!G+aU};f_V+JM`T44PA@S5b)bG=tRJ@uZ`7baho ze2`PMKFA*EPrd;-U^}><(`8jDR$v2E;QvivRQj8bnd1+kQ6mU<>o!N3*B_!m%B6xs$V;n*wMHmb^4fu$_@+Bg0bOkhw<^9E zCjl@7hadqC1P3H~1EI#?0<;HVMi8FG1?28B^vi(6#o6~T#!nksY@A$xXWT^YTNvXwU6A`0@9(?MSkxg z7x~>yE(&!YxzNY^$wj{RlZ$*mMD8{Nij7diev$kM#(s(1YZ&_|xhU+%$%TGyhO=5t zYCGj2F2XW$h3^{`@O=OunE`DSZD=)Rx>^bZcP)N?uzCRZ;v%6fuck;_6p^Tz_HDZT z)Y`k(+|zt-(|zcH$xX+n5E{iu#ihAub)`X@HLrKzF23oGQ%!fvkpS>KTnO}x)l|vl zrU(Y=j2Mg{%M@awh~`p2*431Pk3B+?r{Kmny~|KVeADg4P4B}0xAXtwo8HC6dbJR1 z^XiI)o?>2fKZRcu?V76uU4J!IqUKFQJkNn>Ce#@x@7i!t{! zxfnx#U-E&9fHuPIX=3cV6ppd@AIZg7{VZI{??v+OW$a}UPIz7v zP7tPT7;`Td{>^ZE(8yvG4!QP{i#cKlt8BF8F+aT=02_T(pBPl8bimsBphdF6h5QF6jT6T+kDK7s>S!`H?@Z zD=7cXaH(BfMSir4YsrN?ge4bUYhc0=mKI^bMF$}#+%1@!-$pLl1&c)KYQ~>&i5nE3 zFRZ{C8T0J;ng*=+S_Z87TBU_t=&zMrjE(Ea-3%GXMfs7G52w5nqyO+V+7`w*h~;Yq z9Bxdk*-%dy2_oTK377JgS06GsdrccuI+tbX1zoQhE9wh=G!f2^*B9=I?je*zUh)=A&6e-evlb7cm2|^`E=qy8 zz7IO}lCr-YfplMquH-@|^CG_T{$~Xph0*ma^8Hog*7pDX@JSgc;_f4iQ6A3gK?Lx& zDk5G29n~kv%iAbi((iBLr_!~~q27=I(aDL4=$!d}H|Gv0>&*9U@3iuz{ONMzHxIh^ z8qv1@PJaJO;m7-s2fy>6yVJ(W@HqLs>!>9k?}HxvJ_x$y0Q{o!7C+vHJ@{P$x|IO@ z?o;?}7W8iVdk}Q@2H^MF1xr2*U;J|8r-2SE%Pyz>ensJj;hSG>{C+DSzgI0<@?jV? z`JKTX#)5(fV%LFgQhF5k&v37{=Q}|6EE+SlXFit0CHV;NRqaPJcxaURMU;8{6YgyM zKzABp#BZCRB7Ry22lX}oRl))8+Pkk~H>aLzdv{_u8Nn8aydv1Nw0u~jpzYx@ae%L; z*q;IpuoKN!0WbuP;7=F-_mfbNrL*VH{~lMF5k`2vUlZ{}L;n8`_pR`J87|?a{wv%I zP^q^I|9`=?uC?sE z3HWLJq-@Cl0Q`q=zfJhR1V8PY{l4&j6Mh;$2ZjG>_-S8{+Bl{Ee*~|V4o2&xLUtN2 zh^O`0<;CfxTz;|S31VxZf|fEXSsiCwmhkc!z@eGL^H~l!Y24~+G!H*o%1g5CGX|=w z9bp#0uwDSR5*OA1U@O64?Etm}3Cl5K?d(k;SO=1!Q|7&xXl?z))OS2FXcbX<4BJP#lL%OvTV4QKPCI{_4z%If+>sc)VAuQky`Eg2 zpWjJ5SLQRsM^BDV>f;lMRAMyEK_yj)5gwrHBYg=Fa*qYSnHr8COsFuF))yKQq;ni! zH;zpjY$sEFgJY?*K9(L#OjtOcL^3ogiPDC_Pdag=k96xJdo03n$Km5)t z*M*QNm6#Zc59{&NEfOtNuoK^d@zVB>q=r&Z-dGA=5zkLBSl+Ua&SY_hy82b_s9${~ zo*vZu2~$Wi8y>nbAwKIw5v*|ae)8Z@YHUKE98FD*lLF{q)Bsm9KjovRhei^qbbMrd zzg%ENzVff^%mR}+rHM(f z8MRe3i5z0F9>j^Z5Q|lOni*oTnkV(lQ+7&cwVfYyBhauC3q+(H$u7bqhlj;xB}?L{ z6*3-XLY#!s-bZB_{4A!bT!qD%z~Tz};DU%_@0BHXoR1H&SZh?7fdN@p;t-3KmaC0Z zA;B!pP3K&{baNeMT>F9>xF;Cn6jWm+1;bU6lx({;SXK_28e*}oLWNndsST_$i>XGR zI;{?8Aeyckhgq-SO_g{2H_uK8Cx0by3A;24(e z+$6zlX1c<1&kI|#>THZ$Lo8OC>2%o;ytHh?QN>fd8`NJ_JUn0x1M%>M^r(hIh{dY= zR=7}fh{cNG%rRJTFYgs07VA;6#Jb=$CwL=(x(_4X^b%9G)^u85h{d`L{9_lC+YpP@ zZANo}SaolEE`-{=KYA-(%4F$7T)ROi^BGmaz&ldR0su0bX*ZA{JtQ#sX%2d)zv}dU z8(fN*96?KfRTeXg^uDEHRxW9bZNt^!QvoB%zc9ioalkSGi7YrJFp!R)z{X$|DGbe3 zmrGR@3D(jMv+sJ#sk9J_wPcO23QULs;A(5)=q6%|H+btbjq9pR1J}mN%YPki%Qt$#% z5G-iZvjUsNX+Eq~%ugDl^JgciDram`R)kuuNFa8={3Ua2lZ9BUwtXaXcEKZIh{akB zoT_`Pv-D}+wa)=K#aR9=lyar^;u4HwPnYz?6^~)SOsOD|y78!rL4{pgD^C|F#!5wX zNn*jN)|FV%K#0Zag1<9^(}I{0j?|!J|7RHA_F&aYE%{ok69gO<&#hGkzBERgpTntnyoDs%mu|6)%s@EY=h{YOWu?9tq46#_-mF{T( zkA_&RWhzN!Lo8OUx@jsEVzJ_IF;3jg3I0sLWhpWw+7P>R^I*$RQT1qZOENs^)nz@#U4ifNiD)eWsXO z@p|ipBYpU8`e=4Z%i>*KyFu#JSXQ|40FT-;B7KjJQ1Z+XdmF;`yp19J7>PKYo;i$< zo-^FSfsMv>_mf@@*r@p10`Z-%0k2viT7vh4SgcFOd$fskh{YOWv2q-gvd`j`ZQk;i z#IhTOSge`i5e%1UCt@-j42J(otBVREKByj!atD1zh$tkm? z^Y_6pTWrO(gD1f#9|GxSgY%TX3Gh& zSf!zz5Q`ND3+Zit#Tf)2xG%$u)(MURt4$YA6kyLvP7KwxLpv+72v%=;jn9_#aB({r zU!_jO0ZTn!a2)@ygO6M{)KfH7F3HdJfM;+y$5ChaHYIh_aE*dl45UOs8C6+P*iSK_ zRfF<36F{&Ki#6cN#8O&_#Tw{&1Yhj)*Y+jNZAZ$dBbFu9GRrf$e9+eIkz9-4*u8Ie zXZ2hpqH66aLo8OqFrZ~(u+k&2fdlG(YS*>pSiqr`tI47bI;T2Q1bjetO~$9C>V@Q4 z^0ajcEjWZ&tf+x{@LbI!C$NnQBcSw6%8a%I1D_>XzpKby%Py{54;!GcJt~$8`*&*G z_N3-w5R%*WqXiOdpprdNZa#D-ixu2Vc5ynFEyXG)4YYhVww}Z`3K_~Wx6Ne7*U0*< z-Qufd{`jW=(CQ`1PYJcvOPtk!a`nn<8c?p);Jcn5WXB5!3Xj;4GYOfJ#n=Py1Rmx2 zLGo>Wj6K-;FsPqCKiHML-W5l4<;>WN?=BP$y!_0`N1C?Dlo3W4nU;_6E~95C$Jp`6 zj`y6706%i&%+&FXU-{rmz-74l{77Wm^+^N!GQ!4QynUtl?8=#Y9yUUbCe_%MbH9o- zD_hvwAOH6|zta1{%N;9cSd92Yu0B5++14rfTy5R=UPC-&4AO6mJl7Oyx*l@vSbtXJ ztI#iO`R8-zo?-2Oj<{IibI+U~j2w?#e*y4sBZc1MY{yk74rN4xR6=BkF>Wu-gHgVb?lnRbtHqNA+7G~{mnjAr)s*DEzg`|Pha>L z)fl0#!oa(@TGz16|8;&X`>*pYY-2CmJb>SYuqyvr{I+oG@&KtIaLow*H>>cQW~c<- zgt>l%HJLQX#t)k0R>Ad3liEq+t@d7^XzR*7f`{)wZC z>=kG^dj#Us>kTXY1gmx#(RB)x&I<&h6Ohk1S_*&%0U8B}D}g2gWTmUg4-@{|$pyU8 z_2ljpXq|wI0&9-)3D!K2qcz=NAR#f0NAXM{5{GiyPcDS*B^U8=a$m&(IZ<64u#z)< z3x$Kv2)XS7trPS&ksmO86Xb#qp#%_g=&j^}{_W&~ZZ+#hBGphGp{e>jK_3&b5+@F_gfz2zZei=X%Jvo%|RpF>d{;N1p=!wA7q7s*jCOy{l_bi}yqB9`c$ zbD<>pcv(fN$hwzF`F&O4CueRqe%}hn zZ||%npPYi+_zi;YwgB=yrtstIW2AB8_f62z!0Wu6Q|4x2q6@C~F`9=I5!LLa{Nqib~lSZ`d z{~y7pw&$K4(APwJZV{Bk@6Yk0ekrd%dZ&1vkpaT}TevE}?}6??gi-(4Drkrw?NI^o z$1oDPGp|Vym%V#pF#|x+_`kcmn`0w(_3Yl=#qTPkBp#gN8JQ@FuO`VultiI@8k3(t z|1S8f`h5QUFNjzQBUHqXo78l(mVH9;6YAk-ZT=0sy;(smd=a$K3}|6bnD^8!FXHV9 z%T#f-@cdN&UnAx!8IAn@-n^&u7xVnocv@WbnKUizC+0oTZ=yX0cG3(p@>Bg6AfEb` zakX$1M@t7Sj23C~B2+*tjzU{GilY_3j>T>CZR{4se+dXrIQ;iJ{J#M|jn`}OBUHUJ z@b}~XO~U_=@KX}fF~z?G5B2|Rh5r>r;j?#U+T0{uH^U57Y5R5@u3rX*9=f{$R8|j4 z9>g;>8(2$dz)pXJz^jrY*tIseo7(!nB1jZDwOIP~0W}U>NUD4~>oL zH%%rc6MAasR{R?u+7G-z0R72NUkJTUV(X;`hQ@TD(xu`D5-AmWZv4=Q1HCU99~m0H zMdv5~Ee;0Ip9&*4kr+(JYEzt5v=q6Jv1M)9vKm!U{CsPXSod`=$ zj2=+)<|uuHxCh<>-_Sw^1fU;+WyyyV3E=Q40nih90cc2N)Cc1@-(^yd4_O^faEOn_ zhsO>G2tCP_3(omSlsX+uhl-YqoRe(($F(4xDdNj~l4> z+BDf@D-V&MJ6N(R2R3*bCxwsh1=#(lqi)2CMe@qqzd|cp5%^Y=sKWiOy!; zc(68M)hfl;4YTHeZL2mv{~9xk!9S)ENOJ8VOj~sTY9UM;43Bv%P0dNp_+G1>Pm&3!+L){kAfLr43=)rbC#v5T*^5jq6eguunuAlg|yr1uGTWjiYROq3B(fGKR>z7w%!O=OE2Go ziMR0X$<2AALbMGIts2_e6Z%awrr0+2Vz&0*I=7Ni)wVAHCa2wVyUT;vn5An=8mw40 z*{Up;DYP5XTBW-4O&r3s`PuTfFy1UcFe9veKA-o1Q#SRjxfsc>z|kDODpjgK>tHR? zg$KQqw;$OsXEfhp@pK_fn=nEaP-jLhNszD_YFv&Y5@xI~pI;(N%!Qh&&@PTX^(^3Upb6*l7Qky>|g`>nQWaN3t9{PTHhRThhC7 zY3tD1$M@JksAXGrR7@Kg)J=fUs(Q-6!LAu z5>oa9w!rs?n6eAYWj8D=l$H;i(3b42`F`)5nWJ-#j-(^W?)UtkN9VCT=bd@yop-Kh z&YYR|*WEp!V(D?2#qoD0i?Q>{>8K#Z)6BS;ukyvm_od`yP(QNDgh07$gvgPU|I`Y}F3*>lexi-88?dz;jw*WP8tMYOd=vCBd-+?CT_Va#G*#P#R-{wdri6VxS+)r*Q;U{0L{$~G z02-C>_SGk()A1TTyE(rU}O0nQ$sJ5ep`=>;Q38EoGRt^n$52@5RJ&(4S?i zlA|Kk1kk?7e2>bU-&wGoPJ>9xB1Hx(x%bHFVst*G4ATZ=g)&TA+SKjP$e90Tl!yku zW@>Ml#ia8o-P|^>WA?u2WMpp2{GyRd{3!2_j>T*2ISzH^Ps@0ogHH2`{J)6=TdYOdCgaG_}FLZa-oF6@!2$VY3RW5E-is(^iIQE3)O3 zVcN<`8GbRx87_(XekW6S0l44AUm3)j1kb8K%vykg)EeVaoAy{^1nC z#5kLm>crgibSU98GjfLH zxbXA{vQi{;j?)zFP2c1wFg-#Urmdy9xy5`o(owldfH;DAYilXEq7*~?mge@7;&(K3 zln`I+K6l>aG=Q@*OdH{UX$uWyn6}&b)(?7FM@uXP1dXGTl_*31a94(D!z5A6f_A4@ z2{<5I+SoNdennOU4bE(acSYgV%t;jwoo1F(Ff3YM&AxlOE<0WwCupzuP7Njv7Lakp zk9Y#-1TG42sIRlVhdoDI0f=_&xp*hr{KeBA#$y2B%oDgUa7AEqK==Ww>-@#d;7rps zi)ZVrPHYY|8vGdG(Bj85)4UTwbuSs#WlW>VUa!1Q>{F+Mlc`vO>jWdz684HCW4Qru z1dmKL_T-Qpby$xx}>uTH> zu!#CMuy1_xTi^4i0jkEq;6@4ZLPsI4q+$~LfRrPf;ReOVK^noLRt}U0pe^`gSD+zL zqgw-l8U}&IP+`@e;k3hTg`x8|z`X(urC-p)6b|}UqS4C61sx|E;4LXZ6WELge*$3! zO&G#?d-afu6nX1LY4awHrpZwakRor=kj&8vAklge!i(KSU4*A00*P%CC+S}Kwsg9=kYE(> zJ%}`|*Te8I>i3jE9w7_RMftFn%QN8H%R|lotn#i0!jLQ%YQuDqJS+0Z5cr%Rk9-<@ zGl);+mkW7h?YK6ofX#IM9F#G?7mYL42|to2M?=z&rW{kDiMc&M9U(xGyvQRk^Q>W! zi&oDq|IH?}`&sgA*hVRL|zr+E6 zW&GZu(J^&stk*x1He|0M07xbw$+(?I${HEd?D?lH!pA0V3r)gomgE@K?Ed>kZyD@1 z*~Ztm;}DF&z-Zs7N(rPb)V@=h&0&= z8|oJL0i$LDPe6hQXgC38OZrk>8)SDRBLwsfj`>GMb`6gSoB~%ZeJdl$X{aOD~e-A{oB{j2*4nUj8?{wD7N4- zaSE1CQW- zk59@hhm1TK%6;ZlhL$lT^pfD8EcV6{x9jjm0AlS1DuaDx<&URyb$7HDA9-g-Tfvdb z7!rKtr;H(CwVj|hZu6dHeN0VS+qB5kV6fQ(TJs)n>;+c!MlrcO^zXSY;m zXy>|NkxV7%a7tG=m49f<_&0#Ugdqa`9<*`*ZFqTuVc-7iBtKVc~^yYV8Ka#rg` zk|E~@Gz*jbc!s?cxpQLqzyN+j)aIrDwnW%9X}#;`2{vIh6vA74#9Z?rU2T(i`FzQ_ zbe@h%MP0^_;4e<;LecN+04T~B5^0lYnf4>|AU@>lH8vJ0^GM7y$mvySXYA4-+F3`l zQLl_4QJ?wtk+alu&KR7;EMrJa)fwOQ3Mn&S*Y$R*J)y~%#nhTU3oS_6fUmoVE-jx? z61QOh7)Hw=X3%VCtGFDMF(mkAnM{z4GKNGML&B-)@_~MT3H^CsILl`TM?=%#?i*CT zc{t$fE=3EI9L3H$WnlwM8AHNQePs-Z;wDXs$;5LRLn7zvyxo*vPCZQJ7)tFcVYo7h znx08!S(Guf{>;}VTeYU6^Xg2nq^Xffw=#wVwpA`yMcZ1zC#xwdo&c76X5-;VwpHZ9 z+gaAED3kHI70phvj3HqIXJ_iPwv{8xjkdv*F(hmU&)G7DgmoW8;UhyCL&8vII{rgX zZ#O>PmM}2llWiG8LO{o-0VqPV!O6O*M0h@w$To$VPr|y786qJ45~c-;!N9(DC^`=6 zn*wJn$T*;JCWZ5r5l^?=Pf(Sq$!$W?6(oW^(2{tpU=C55g_yndiu_``x zna|l8CdW3Bf#+cU9%j#D-o%%M$M*F&8}G;%&hO^ctyKYE8AHMrg<~`m`oiveYUbxq zQ@Ljb%l4-qS~t{EUT#a|GKK_Sq|aY$+J4PkH6v^UWUmZ^E#SOzq{%!otzQr``lAK? z(vmlW7BUfTF){sp$Vmj-Ghc;7EKX0Etb*qe?Sn3?XfzxLj$dQ{J@ zF(k?u60nLXrzZ-q2nuV+#+ZtD4D2&6j^%C2_A->+zQA(mBFwNBFsNkF2ix$%@tIH} zXxT+oZ2k=L(gwqqCC9dsGj?k&tKJzqyqrtVJ_#*ShO#F*r_!2N(7d+hT%6rrsJyWy z{yC}SyI{!#N+EXN7*sLJj#hJ-{Ir=pb4=Mri|?wKrONXV&r=8R2mzGVyvyF#+T zP;lBHZK9SjB%BtWe1xaphHu&3(%jN)UP#C>!s?I^PE*t)lrbdA7!v%YqKqMd_kaEj z&EJPK6pb>51mReT1qEJmWekbXloE>0Z}ZmG#SF}OHFuhTyu_*!8p0%TUKw)TP@tvKg|93-tCk*^@-~|rE004%S zG{!H@hEtkkWq6!i*h8NpmrM=Q1(#b%1~WHRkAK_@HUI-&E!`;Has1p!nCk|QqR;^< zE_Gd2vDtNM3K!Lm6+^93M%}api8BB(&5DWajFvOF$ zRtx+WqI^#xkkXS?LKe)e7WiKR-(|cm5NNop7WmJDp!*zH;Q!Dq*)8x>GBWG`6MST$ zTwc=X^>%m|)%h;?q&0owmG{)9iBHD+KKP86ltInO313w3Nf{(hmYeh=_nr7j*+l;o zd=a{_T<-yGw9vlu&1nnrMvM7>Vd2{iJ}>+zUxX(?7nPGW-M!#*lI|}J>2e?wA&(4; zqe|m&`1MEd?UsbWeH!=1{JsfR-(?*b*x2_#81p*_K5B2252FQsrMZy|(d(DAa@^kT z^=g*qwf}7`Eu5#hX*&#=(3RgJ{o4UWgG;wa-$R-gY>|E{mqi5z{1D zP0sV7yd)#_WZ7OX1dT1H`>QrC?YO$T!@(zH1~u&GhJn&tJ%DPzXI~!VWKy( z_ZnzwkM9GW9%WXuj~K!$fYtLj=nJ&O@qab@f+_rRb__J>u3f9yH%;MJvLAw`9xTI2 ze;hBx2A;l5o#qZ#o5C+(9VYrhcB6^D$P)h|E~-PcM?M}H_|He^Z5H}Y3;h`j zebhq#%tD{B&}(R55*MX+zJ>N$=rp;^}`#tC@LBIjMnr*7o!s$u68PC&JLDMX1GbHqw=yTbWpzq@0=dc5UrZ%)0 zBlD+0UylS&f~NGpDZ;h%&SSq4wA61S5+ePG-i-Ok>jX`+s?9+Dxdk*m^=YO;@?KT= zkcqjZ8c)PhvB?;WEfCZV`QS^{Y%E%z4N+tQd(g3*84am>!_leOUUhOVk$^2Fbt0Gy zslll!tUM;!R45YM4?CbF5Kr3>g-wNmc+HB2Yy*>%Goh)uNNCD7G!>o=#pY7#ti9xP zFcQ0C4kkJnG>h`{0&*dg$s1J<3Ql0VJ0YC#$v}q*3#F+gjgn%nZ)`IAw@QCASWB~1gHT(HazsLuj={S{=wV5< zMWkv;v_&M^Xil?5q-jaAMJ9<@h9p~MlIHSjl}Vb*uT>^#F27cAVM?aXPlwbQG@wwT zu_FV2rl}#ri$l^hK?7|T+0+D%U??~dR$&KcGQOY9#FA*U96DOv6G~ZWy;;Y@p-Hq| z%xTqljN|H>SViO3{Nyq}TA_9xA2&e&NQDysTgk@4(IB}twBe9+QK>yM4xKa2QFN#m zg_G)BT&J+BGnxeIwK}mM7HM?vy@_xtgq|q7=zK6T7qWyVLVI8;2~pF5p=c5oB-Fj= z*1X52(@M?o97JQO@brFN&`dBo#g|I7PA2tj-hiUd>BvBa!8 zJ2{6^-V5cD!Fd`nLUA=2q5q+1aDqk$nT8QqNcz!&98j&&WO8m6L((*5HZ4jIPoku= zYDs~5E$Sl%_SUB5r|Up3Z%b_iZx5jzBKgEzJcXe)l*B-(r_YO<(lHK}Joh~Fv*8Hf z(Q(i{I%Tckz2WIFR;v=TdxNO9@GN0>$y{qqfOACW6Tw+SurVDuD9dpdjSFo&#L6H| zWsoKb0aXTRl2}en5M{RWss&~3$6^(G&L8DsFO3{JSOs~Gg!W7YfUx_meR~* z*mnD*Z7(ZCFlN`wSJ?vfX@xW;M5SfcwG7f!H;L1jD^Ou+Jf&rvau!iq?a zGTPPEKV&{9qK_TokR~xjmjz?_z<@8v^1GY(m~3A?`ZFj`FcxKk@w%K(BVCk<*F+SO zNX{92mbA2IQ|_hnbW|$3GDuSyq{(0_I1OEtuc_K#7NsK_;4MS*gyTOgG2E zCFYsQITf92Mwe4Y8Kfy~FH3*>$X#N^m$ew%1h`KT%~Q@ZB|K19ES4fWtnn;M15Pp` zF{6~UFlA@1ohJne4Zy1GEV@rH!%}QPrL8Mj25F*?>zNotvPG0Zn#v$e+IAtEXOSE} zfK8_K`ThR(h9)OA2?H95!OS#lu{d4W7(qhj!-*8_6-rE( zqD>j3$x!*4b@wtzQ$~@DN;7<8{i7wcwowi0LxsJNQXb<*F-mv$Kz8_aLq;6p?Fe!F zwcTRsxUep2QnC!vWcOLB@Y*SZG)csST=={4;b&@sgdwv`U02cZXqH`|GL5IJnq%Rx z@HV3>Ymkjy31yI`G?ZmVL*YebEU#o4q{-%0#Cf@uL7MnZX|XI|F1IpBQyHWQ2g&iW zFCSdkPT5xSLjYeW%OFh_knm6{8JoO4lv4CvPvYd2ItwiDSye+`%JNj#BbPy%C_kHKq;n{W>aoD|7a%KQGWJvY zA&mwV7fT@{9o+-wj{|vgF4L5;6>h?zNDay$O%}+iH1L#SfIcd|bnWGpL7IAfeS<3O zs~1_aCZMM>NRuNg^E$o`$26Mcr${stR|SuIW>I7St+0B`jIW_KmLkP&V|?Dh)U1fu zCRhe(lFw4(6H>d^3#<&%WLHR7{7D28fQI1b{KF{%i7+0G%F!TgqLx9LoEDy(6qP}m z3=2Xz8k;nam{g=GLZ>C28B-~PG?hV`2yKWKsrUwl{B5ZW(u5De0;w8bp6To2>U+%ln5vu0N3YAJ5NxZhUCzY}51O2mZMJU~N1yUc1j#yLR!3nd{;| zJ`9;>KR@H$I5Ylvejh)&{^ZQeK7JpbslMd1GY7g{&wAJ&7MXWuyy7JBv%_qwH_&wK zY#;Mhb4@g5>wdd5bnl@D1C;^SXNk}C+1dbi+3Ocwk5(V8^uF>NxAgnC`xF0iX6*vo zI`rbgn|e;W)_6{mls8;_wCClEKi{?K2aleCA^Y0PPxNvb&m672^k)ATj_(dAmmYs| z-+5IpJUqT|-h!*+l8wjNsm`k7PqGicKJe{7p6hmPa(TIywLd<=ycLIzJ-76}y5F7| zdN6R`Ay0sLgI7H0`}Vp&JL6gJe)!?Q$KkrRbe{g%i2DgG*1dtgMfan0U&T{qwf6=( z7yW_NCq0jL_T1jp6zB+S?4j`g_tL{XAOBM4>7NhZ-*w$_$hfJVG^kniLXGS2OKhn2 z_;+4n0ZspV14~C;*PXveGQwT1o~A&%CjBE{dU7O?*7@GRvnN)cWWv|0Yw+}mp{1vX zDOLBQ8xND#bboW8lIM?k(H=H2%J=d0NA5Wk4u~>%bp6ux>ncyMk9Ib=macboUcw$` zkFM?Cbcq)3V(S;#qwJ%x=NB4)HQ?!d{t?C=_H1Gw(^3ZD%W>wt=-7Xqtzs^;Jfw1* zYN`FmB?I4BQ#~y zg|2mNK1UB-uZ4CZ)W<_>T$`)(P}kyh;t5H-Su7{|{IXsIc30pP|jxP%+QCI#Xb zprxva29O2CVHlJ+D?m6nDistaWHL6)7)J>iVeDd}fg*JYxd7=QL^1}nEibtU+(a&f zT}|#FW826bV(dC{RX|aYJIYuCxmPg2;o$;*8@XP_2x*K3F-Va6Cg5U_djl$)+_OD^Ogh|5D#i~$J^Nf8JJsm%4|Sz_ z_(5`SWb8q5cQE#Da-qcg$n8WAB^S!QT5X1U%{YE;z=H8MvwmgMz7T22YXLXD4R_sF zaliW^*Ek3_S{+vc4e`|~0Mxx!0MLx5jmEu_X`@Z**9URewPEjltM9LVSJeZn4pu(s zd3VKoP#C@qsd0q4(c8FA=wK_U(-vJLZGhO2vQudEE^$eq+}9um-cy-t9d6P{0A1{1`%pbwIZ z*%m$9)@;-O7~Pc`@FF1&AENLf#-0-Hx8P3qG4{WR#%%6aaNVmJ`!Av~(W-aB9Th;0 z;F}^Ev%fgG{g{A}dlM#37ZXaJKa8d{ppsq~ z$yg1DUUJ7Yf6@nIJFCHjuT!{~>v1{)m-0n&YA~^*hT_H>JOj+I$L;ZWfHsVz_zW9t ze9}$4Kxktq7CxD#N~M`LpOmA_NEez^BUwIKrb!y}qCCkZMJyKv0NV>$W;{(1N_?-_ zaFSfEqX=t4#5k0qxF|w?QLo#8pHbeYpzu9hd5uT@ro!-!Yj+wmFokoRvu9J-fTBzc<+1tsNK z`EK7M>W~t}C8JpRlHj9$B(H4pz6(BTSMtin_apG#C7Ix6;~Skx=ZV;}>30kGWLPe~ zw}8*CKCJn@9eh%!T=HUB^y@+-SvM4a&LU6B#&E>>r0)B{XS}40Nr!ys>c5>;%DT09DGk9lf*~E zJ6*(QP4{iLJ4^RF;FIa{7ym5segeKZO3ZRu^D%@$Q_8zs@Y?C8f)9TgmsQ?(4f3wc zA@8T)yDvi;V^(?UY+AofIpoE_cdr9^rw#J9O(z-ZeSoT?9TS^6oLn+m=J#`@uJF$t#i8{9;{P&+oN46aDTp$g9gC?}OlT z(wBHo-2{ok0yw8+4Z;czz2~Tm$g3bG01Bb+;;Nb z4?ZXPeZ?S;p3QXG$vZdcOx~T~TMrpD{^7lVUnK8;;#VQo@W}Js;M+wvmg`y2#_{xD z!1o;dNS^d3c~-u^PicA+AD^?qwd4Cf_-OnlzBTyKWykj$gS@pGn=RiTz~@Cc$vY

q_v+^mI?$ynvs~Klxt^zG1kOZWnprB6&4RONZBZHMTaj zx3o65wzqq|4Lm^m-`3K?sg{O@jz)erUURpdhu`-O% z`s56ZBBg>8xZ6Lgxq_x|poEl3$glN@6rJyiu=)w$3Ui2DD6qqEadjVF0LFjD z^6{`!XFq_zwBM<-pB2pH=fZUM>u`Tt#TTeic~$J6K)(mGTpEmt{vGil{5e6dLBx-s zX73U7Ye8RV;O`{C`n8I68|Vtidy|P?%Wg5y^xAVP=rKKh6@ST-WCf78lL&uEdVv4! zhWHiiJoawTpGMEtt}6C^Q}_nena>lOyQTZS3u8HruD0$9wV*_b~(EU^y7wbLLHY^1-p{fgMQu+zTFhQi3LD= zi$(^1Rk6P}h1aov1bv$!{9jDr3j00ilp*|2rtn6#3U&7`L-;zqE@{ATW>9ouDrpbjw3q5I}@3PPz zvd~Xj=XnNMk>pa~2JLs>Y&C(?8d<<;s(6>JWnqKOOz5?|7aDNf}h`tu| z#ps_j>=6A%&=25;KTh9*n{&`6It6_v=-cs=^52X5OA()nh2lR3`u{tIPk`>muU3Tr4)>c7{|!Q){{&4FS1f*W{&fhOgCDg$ieC%*1E8sy5`8`B_ZjHj zpevyaO#&%A3i`W{-6iNh109BbZxr-jgQhly?~$DU8PN2Iqh~h7XE=Trj!Y$$y-7eo z5sFhC-%wd6kiqMCu(G|QqqVJZs#zgKaV2eqGsnJQvEhGr56lB+J?W>&{cdq_0I;66 zYGKNxY6h^ATeo7`Hy23*n@>k#dsU#JrxLM<5eYsy6^^OF39OuB-&Qb<5YPQ5XQx`5 zb!>F*rGvT4UCZWR0%VWHCepa==3todj3%c;3AS}gn~ZKZO(Pqd*j7viX-cTJm_u5H zH{7Yv#M~a0BQ!K3KId*Tdv^$Lv-qY);oWZHZfX|Zh-Hx7B$LFa1(Ux_vk~Hq{4!DG z!sy>DQ*A^#2L5K5Y@<1=&3d}#yf*9Unlsz1r)$n_i=M7IyDfUU=KQwEbeqiiZIS6x z@fq}Qk?A&>^V=%ZrE)d!qa|r|)nv|ZtDdeozpZ+@=KQwm>6-J~rl)JpZ=0U3jM$6} z@>Zi)O*68f`AFtwD5?2K^_roE<|7qrMnam8l-wdE>xJJUB~!6e2c4e|sWa$lp+tMe zi&jU54}bMS15{Q1xl5f5%}z!VCNjRC(eW>JVs08eOWhMnS!s20E|I_+p&Ac|CPV5} zFcnneF+RNHVNHhb44GKO@TU2NqO=Xo(%-o*@-T=hSZ2a|X4GUn6q-_L6w#vVOiEHh z#yP84bSkMO#{)^vBut>hXE5ILfh`!JVRdgL7)9|X)fA95BcV`SAM|E|(J7P=mx{d0 z(vzciI2uO1!Tb&MiiVJhD27)(GUY30pgaho>Vxu3Fp|>a?@feLBy>8g%E4L<&(f>A zOy9r}od+6?A(#$yQ;kg``lPl1K(Wl;Fe#Jd(U1==RA!V4Lu6J>PR@krQKZhr(ekv! z1ppR3H`Q$*K6{EOi7`-z%w3CPGu;RFccn z!e@f0uzhMA#g8sSnbZ6=HAMvO&+C^qV9sgrDR+ov^N^bgQI+yY#FRmhX(OQo4^OJu zp39nAh76!>nI6#b*zH=8=&1p55q;d80!1-2qWNHCE?xaRkUvLt8Qd!o+7kxq7{)3K zyD2}(P!yv1prc2pCTq-5IzYB0bN|pA*xumnA<+t`U}Vo!C-&1qk=|axl`eHPPSuZv zEwchU7Y#eB83GYqY z>)RXZ8|$0emHxq-y@=+;suruOi^kNwFjB5gg@b#d7>~n~IClu-r#kXblXG#>Ho0Rs z*wET=9saks(EpBRe&6J+8v=rAofs~`iAAzW9O>;*VLeAh$YgvDO33{U@JP+f%>oIm zZVIOsX<|1W-sA1*$9*@yR|9jANIl7%j|54M8W`TC4v+Xp{expW8sTF^l;j?&I?&|@ zBPV+NH}!S<)xM_g(SF}ee(oo28QrqGrMaaUsCqquYZx|uhIVOUca3)S4vmhfLu0*u zoGmx9^bJZTA<1Y{M>39#b!&+Y4fS{PGwQL4+d{l7L~5h{kv?C)>Knafu)Ei&m~ImX zncyZFP!!ZZp%Hc0;OMSlDkDE^t@Q9h?%LJY-=mK84fsdLd;`NfB>r%64cyP==GO`O|294#Z z5fv;NfM(ao;F;!tX53JU%#vtJ z0j7dr8jXThrPPa){zO$O-a!;_XX@wVKW#m@Z6Ykbbt75vT> z5sM}HHL=*^ac3OG%dFS8k zicXr_^TgDiR+g4ol9JrJd}=|MGBcS6KpqcZ9dB6-mRh?~c-9C6UeBixs7w(!1HCCN zyRNw*!wln4K|142cX>61z!lPz+SW4bsx{Z?Ju4yB&LU1By*Q&QVZ9lEw>Vr|?6{Cs z;tEul&~??jE2a{R=Xnn2jGcc(%o`nF@#gci zQb#h{iZ4EABXCYFM9(jw0Z~0lMYtFR%Zl@*XG+S7rItY!?6rjR4A72>iOW&q@jMf? z!ekNPLoks{nhlv|3{5$OmYTuk$e1o8PllvHdHZ^mp-L#2+^_%Q$W{O@a`s7~3Q@Xl4T8odovm?u(l_OyQ`~z2uscdmJpAn3=d~{YHKDqDWCR|#h0bqLs?+Q)8PWZ z!d}cYJ{{yjCQpYe6EIz5mq!E3bTG>pYUWY8XM%%yg+;=tR3tQ=Wzt}fC>dcmH)jld z4-8S)%_dO~SN0@A_<9ox)=fsjxXGewR{oOX=UOAt`&yD41rsXPVfzYwZ^^4FhwRp} zCF885oIC)_xigcy<)({Y%M;+$9p)aKSP9#=AM2O}#3&|}f+~{K(jv%djx+7>Niy41 z-det#RjcoUV>!%=4u)2T<|vj@^X9`YlBrp)j4bD^(^kO}N<>z4-!M>xrYEPf!$lgZ zFozOkG`tJD2#PCd(drAR zvCn-ZmI&?*W*L`7ph9kr_4^DqWj2^)2_Ta-K9i-yC2Owf5KDK1AkCPi`%L(bO{DMg>7`?x7xe3;IyUnaj? z?Gs<&?W5}hQl4Nea0cUbIiGC0C=;)VC?t`bohwUPP9_rRs8rN-v!UcnUDoBUEX>+d zy11yho}by0D=c5SlsfD`tmC=l-|*{b*JQpb$QfCgOsW{jOOsKMfIO?Vy0(f9^n5-w zZKBliZ3vNAEX%AqXL{+#iq5C`)vb)gJTp063A@5EDC?|6+LRW3S+LyKq`=_)Oy)Ey3Lc4a2UfVTeF?qOe+g#&3RM;IDt$@r-P|*EX(AmASL^Td%M*h>?5Db@)4*YX#>9Q zWys?Io{|{wWBsEg ziQ)T4)qX5HE|VCgyL%w}%ACXEPHQE_@pmTL{$KQCiUvOHmF0O=217W*hI6v&WDp0M zmP_hrudk`KjZ#=HiDQ@w-JWfaap8qI5y6f-9EK}pyfl?#D7A07vN}DJT(&ki9i3Nk zBCM3Dktv&z7(aN06Ghp+8Wdg^vs2M!%P+}Nrb~Mcnlh{lJ-1)yul_C>SR-&mIYhO=@3iMSeH`)f1Wt+fq z7alTK+T?Q7_~f!}ayb_Ei^vU5_lgQxuByP^(7ldELtZ&uaLy5)-uD+ZHwcE{qLNvlu>q4N_zagK)b!3Yg44o+q)y~$5zrid9|7RW<>fYQzkX7HPX&6H|h zh{}{^WzVq--6nD(wXY?gKHxEL;RLAaXXiPHoqS^JT;s5uMGl!ctIdJQFi^c^4$W_SxW2f@WMTSF_Bh zLy>hYCM>`uX^v{M*k6zaW;x0zw@*-D&7&fPQgrOpJpC(786IEuzHZ&pM9r`QgBL<`yD@}#QZ)t8XN&k+9juPTa6FZJyJh;_u?a`ZIYr!__T7-;`hk1CN zK2y`u#cR2<7i8OL{IQh3EVIWgNok(CvloC24IIDMXNy^E)G_-6ETAkl+rDI4Oexg5JwAy={;wsT z{wBSjkr`Qda?7%G0vz_MwIhPD1Z!mNM?8VEe|qJt>#FL*l>yI5y01Puv~;$W`_`^q zB)9iy^=8i|^^AuRHC4CjpQf(zoV@UqYhCqm;@uYT297<~-pMv2{J4}^318yhb~$^b z;>tgN65ykoTwe0246sdFSS|A$*ZgV&O~)FJAdU6RTOGgu5bs*>W zz_z-*6%V_%Ft6)j_vVTx*uzYu1&;m$QxoT6I=XE?}p?U%Q?h13*bOxgG&~T>8{t) zJ$I4P>a0EI1f^Z`15HOwlOH|%r<0`n*@ez6uFdNWdc4eihF&~)M_RYv2|tg)?_U=f zVs@TB&k*;=3svy*7<|6JAWQK(3v6q}NvVTT;|g8lRiyFy2dmsaB#obYRx7i=S|Ck7 zw}84E-Uj*G0-6-^{mTrgRQjlcEw2r@bUiA$+`d(=A5LBO+_O{H?f(JAJ+Q#2Ou|x@4>L^O2^EQNOy=>o6_9$Dm_8%5d_nJ?`(R8TGd(kn5UoHv5 zkg$GfXYsK$K{fB$ z;udAbYIiIiJ5$4sp-l}x?{a%i^mY!td^YiLSH+3W)1J;M?Vnd@1HN zC+WW?rSo(pPt`j^exA+l&$7$u?ujR#KCJn%P1OyQi@)ZhnI>UaNb=6OHW7E{=?X4I zYmu5}+fg>>Xd^AVaPb>|JlEr?t3KZIA~1BI+qD6d)5Dt$E!=}~_32@fR)Kuoh1eGb zn71K*ju=y2Hd5G!uMLn4isfRJi^rau?-Wvw&mTMY2*!gCxc{1cU_+oL;1Yeb;t)G_ z*%7wY^+C^Hun$tqi;gWFdEk)i+O?lJ=i^sV*>^VYb1hZ4JkNJ+?t0#JN97}~+RBer zd}!@)^xsXvKmJQ%)n`4ARKA~WazEmFAr(BRrq`BCVDq0>AaJlTpj#lb=A(7pT5KO`~&BG zvg-}U_g_Xno)1@ifVg%pu^@Y-b4x4NtP-ilkKBhA`)3%3nJBkCi|J=a&~X12(Z6?d zx2AUVgp1uM{06|MwFMX3xhU_t7TMLEFF)!*zJ}$@|xOoB4>xw0d5*SgnsyynmQR!|LPA>p2uh-@fmVC*bzF#Zz+C zW@>TioL;=>(!(gkJf_wxx~{8QbeYm+$fxJfdej@W?27_d2JSu77-;A9No|^aq&e`~ zz$Q*tprqvt;+5a{u6WS*?QZJT-(Kg6GjDt+-Lrl1opjHCM_je{9_mY!nW5+MP>(iS;CVg!Ci(QBTv4Bh@9aGNzZ>E^seO0??5bSziw6%}m}h>m z@4)P3NBI0=GVA*yx%~>BkFNTkl+Yc7a_b`_e4$ zOL9JEH%p27(4ZVfhC+{m;&JH#iM%~V(zsis=`zrBiJ)713UYohm ze5DTamAbt@FwRGe67Qt;q|ae6HtQ{IHpe_g%`s2W#vH9YZV=D6G~&t)!vpt_h>&0UF&Aq{=nQ@qxEcP)19IT3&Y`eL4hA#I8O7AJ#0@7h z{)+?+!E16Pq6OW|7(0urg1PTH_xy8E1y!ypcU48Tr@FFwRdrQ$b@l4%n(8%GYpc(# zT5wk#a97>quDaJ_s}H)XA9Pp0+g<%0clCSS)qm!$e#l+@KKG@N zEiXdb^KH26zKZ+Z54ol{uy1_xd*kqO144R=TtXY93$BaYgBsu?(4R?^<$iXKWj}5c*nj zfg-Gs`v7B2jO71Gg+R1$3%Oq+H^kVN$-SJhBjiHwuaJxIW8@~W9+}lMLD{u;X^JuHZ4$%Wi8a?yWwllx};k^2@jd2+|`M=sj^B)Mqx)8wN4ph>ORkaZzs z%jLbkv0awl}!60L)u-qN9OOt zQw(i`Yk^>11!z03mKL3vT5J?ryk=#!z__7bg!rqs&8`je)6_EOZ{q(a`Tq(2-!Izg zB|=3!OIEU=P!js}M%?)}+^Kb+w+cPbfO&;oy0Us;XxFbEp@--Gig%&u+)5LmZ+))^ znhBqAFu1P}ie0|4ilN)+7wQBBbk{?!8#dfMj(fLP=y2uA>VPh*UxegL11$<>9Jg4T z*Xn1}%Bp}zy?)K(&bQ(1_f_8Sc~`{)ymP0*8{Y2QkQ&_Z_HhKdw+f{&IIm>mMX~Ew zhEh8>%qN68R||EJiIr3bEmFUp!yQ$VXt8(*x$h7|V6D&wv!s>O1_OtFVZs1y#6W!K zZ5!S>4iEQhg(B#CE2)UFmXLRI)4@}EK-AK8LLJQFR#F|?hhx1+8#BaLD{agL7_Wu~ zkv3+buU6WaXliLUiL^1}eYMi|$h2ET+IUL7>S?!$v@w%k$+R)Q(64)N=i6}iL$0n3 zcfCVAKiY*Fc!5|+HH=N(4K>E`b7RKNAMAKZd9~8UdySU%8${Z8AzI0_jSsCiR9FY( ziubxU+=YR8P>jo%{_q09TbU0(#*xRFizad1P4xgHuk6-=XxXZBss>iOYgV1(I?r{! zd!y@O*Cnn?U6Xxk)Rzn%#UgfYsc`-||@viVv);=5~f}6o~KBmKJJ| zlgG&at=dvT&8>`mp6GGLo)rF13Hqz#zD;|DuffRhyzqa8T+o{_bFFzNmT<^@0IM_P z!hc@450N{LB?=M#HR0lm4Cnu~aL)+WjV4%wC(`-kA|96bxV(P2ZC%JO(MV^8T!b%> zi}Vf&_giq=y0Jtd=;ws%K@Ah%T5|Dfyq;XVI&UNwug)zZyoX%mr=MIj$v2aWbmAiX z{p5xj`!Kn9g?^me36vkXD9LS9UB0K??+QFSf`_Mmy`vr1uz)~GtlK&l| z`x!eS=;w$YVC?sTUbULBHG|-VOZ;yT?wiO({@y0&d&ot5{+yt{Biw%#?thRA{>?R- zoG#%`2zNoapAha7(aSZKgkTe0@VS69y^cZ*n!ze;-q&?+fkDcUAh=da~S@Ks9w(uw&XUtz=C>>`Sf z2N9o7V9v6UXiOTAG+$+;M+vPiUP>;WU6+xIrg}NKXo6Rei>kYlTvUyh+#aqPV}3LZ zq61t-z9heu=w7k<-^bY1M8AnI>|%*hd=2OqUjxu&UrXU=s@4lrJlhLT0Bc;yHW;ZXTd+Vc7kBK{6TqV=Nu z8~G00##p_T2{fvP7H##kzX(2KJbB*+9=hl42rltG${Ps?T)e%(eFJ_n4*Bogn+_vd z@}cNCpDddjz-PRq3_PtI@g)VHltJ?LNFmY_?!6YiC-?EiYy*dOOH&bJ@z?Fw+C1qi zvrXmpNekZ&@YN!d#K-#*T;j8)8+r%-=z|dRWli@d;G_0I@@O(fmz})l!AEIWFRQ#+ z3`&M5AEb{II-@HkZ zMp)%78RWf2@Z0If7M#hO2cIlIK6XK-oxFE}?*j<4URM1sK9H8j$38@`leZ0gXsQ{P zRo*8J@-7$LcJdB`@4*adnf3d+d(!&xu@`ad`OlFiql@oqlT$I@512 z_+VTi?I5MWRlgVLi^x96-)(rs5(C#QfFWkK9s;YmL5P! zsl)z}vEC8CuP4I;hX=!moQUbs>$!2nxg@NYL1<`VZjZ`=puiN0WO|S~#uzX~QXfnK z2@B_)Lr{()X$lf2B<%@Dr(>GG$%jhAbQw#_!%m&0p*Zb#>g@YKdutdkuKaSs8{9I_zzlS?!pf7;%9cWLVf}b1mUM~_Ohc?^MCJbs8+Vs4d zZ?1@g?&RUs>;S?K8R(CI?g1_JIRtvi5dJODZXQ?D=U1TdCw|qef&vY69q3`uQXZ|8 z(Y+?4nuT%GYY4v=G;K)fgdgSi6QKJI;ZK21U#r;P8t4k-|L;unI<{z_X*bFbL4R5o zP{n>`2(Q3avll>r*%1CmQ}_k^E&XLfcn!t^c~#(L_hQiJQ-ScSifuB5Z)6Riv42kw z?=Xd5!g@i!(GY&4Df}`v4*CmJfc&arVN>`O%v?Uz7J4um@>UmsViSd%G!J@bKXGlaj% z6yCsY0o`c`pD=|tu{%INX$Zg56yCxf1pPHb`1?)aZS0evzhwyjoGHAW9R>YkL-^mB z!e7T0K|f~*r}{L~KSB8K4B@{7y=0(&2l_<={SxSEj9=PS#c0J=UKLnOGPl1PwjPf> zc~#)Wc#DZ%%U*Ay&#}bki%{%~A`Kef==v+sUWoP^;-8POF$+Cqp_3N+UJLzK7W#V@ z`jmyP)Z4DM6n2S)-eI9{w$O14{h)>Zq=o*9h5ovQe#S!o(n9~2g}zAdJDUEqaxE_^ z&o%>1%LZKrn!+ayG=(QY|2^6Zg`JQ3xgYeu;P+!eKaTs)LWd6u`um_aV7z=q(7y-$ z8QiZI^eXh-FF_tX|481|pf`ZtDrg_*zrpWTLEnmdAHoxY-Vb^^Xlk+){}IqMJbzly zkAc1(eIkw@g?|+^P4T)!_;-m$`;+ni0Q#Gt{~1Dv-vily0xvCF5`8h~^B{|s+=y-j z{ZIJG{EXxNIDQbr!&xy0)r&n_oSque31UoSR1LE+xpgb1W^<7cn@Uc`)l^K~J3Fi1 z5lgaZ%(Rj-biAAcKC9Dn(Mg7x6JQ$6ek2<6I?T+bLiTGgPQdm>r!uUj2olJzL!YOqsJUwmj)nbtS7F$ns z7IVFQhM;h4G8M_<3yUG~STq^RU{6Lup}4^}5=`uYrGP9dMS#u;^^+=1Tm_FIavZ=7 zp_B@ny3yn;GL#J6F^6OPAvHRO!{iAAC$K^(L3ktB zFl}#Y65btV?-t>WFWM${q{Y*0Y&84JL>nQ`Aii0q+SqLNm&rEj3ALITbboX1nso)t z*=yDnFz2sDSHPUX7O4Q0i$UQQnQoIggDo;$Dlj9zOt;CL!B&}W69gLgTlI9!`EAwH zHRrcgPuHB^Ry|$)1{vg4qnCLzvY`1OQ5u8NZ+@s&>$@Ln)au3G{-{Q^_dnF3s`3pF zDlmvABlP}gBwI{$e7}*Ljm?J`ACM;Irl&&*H8?ee&O_d6Fojph7+zkD;d{_MVfQXU z<5D~vLf7OyIUeH{H1n_~!*`lf!)s;;Hrq|nl1L%VD6FH9(NgNs?(9! zUNT3LN&tN!q>VfjL~@N`JWdEERuUm~FHl$bz=-&B+ISj??a>B(&X?kdacVS{3Qud# z5z01l%R~2ur^7I&jv@fs53Mqg9-(M(LZ;8<guAH9|02+^Nrx1 zD5g2#Nmy!w)%-g0P|0KvrVGg(!@-8uhU@UZy@mdFH1qo=Z`}|ei|Vx2iNOXPC_D)Z zl0E9km|sQ6Bv572+qK}4n!)3r#KX#+u=C?3gD>q-*=Or`(+sQ>JePS zLokoEOB1_mw5xY$bW9x@>-CQy83Rk-pkxw~$f%Y&(4r1(Pcx2;b!&;~CQ)M(w}p6F z2vMW{kv?C)>Knafu)Ei&m~Mg{ncxS7h2KolFuB_{MrQ zyTnphf8Py$wHq1t-;6Azr5f*d-PAWaG@|Yr9NjfcWkjaNdw3yp15D~z-++H~%r}7Y z7wfStjrHx#V3L*7)vp!3%=&PjQ8VG&KRnjgeS?3*Qf}OotW<;C>Jew1U&0ZX$8_y+p=Z&7)5rctNCYvs1XU)K)-L))K6sffW=yH zZ{F#xn}(UH+y=txg%Pr(+R`}PF+JV1y|JNTVydmNW4bxi5u9w=J{4+dY;B%y)s@sbP|&B=;_#S`enpOoo?TpfW{Rzy!ds{G#m)MHkShGwX&50T#cPS5pYIwSZl^ zrpwzfdFHi7Hoa$=i-3z={_5JBtV7pw@CeD#v&~&fNL+ymlaiOU)24+gWE6ZEYt0~e zZ!!y#cTt0uS+MgbWx-X5z6{NmrzY`QSz6gbfSklx@LUQW227%I%<~Es%#Gw?$tXA# zjAI=rY_V#eA&=gbbC(KnD3QJ4cpYCO%dll_E7B5ylLaTE3Bk9U;$teo#AFuaWZCd- z^2Za-j;rV-rV@tfG21i2 zMho%4b}U{#;IW9-J?6(MkX_Hno{l2oDP7$iX2{W8MP*4;>Dt+mWzfozGPLb;UW_tH z9!u%e(|b=ZSJ-&^vk%B}os*^+TI%l~G- z<&vXFte>I;7E}(gV3vnvMu~wFD`ETg@38=frJHNIYPIsB82X*VtWcanGaw@5eowOI zhcK|B4u|qaxHkf4{IYXinpUG0ie^#Sz`%#dyy@kB1WR#}i=I99#hSrsMU~CSX*^(yPao_GMW} z&@*UP<05TENKm?Bu@okV!FW+sXjaD{OxYQV0+v3@FuT$=TU4KE2&^gYq*H5 z^!fe%_J$_4u~ls;p`uBY+{|{wWBsEgiQ)T4)qX5HE|VCgyL%w}%ACXEPHQE_@pmTL{$KQCiUvOHmF0O=21DUJ zGZQ#TG#Q+nDdll)k~-S!Yiezy6qZZRF-(PS&$h?7@WPykU=Jo8mt8LXLaBYrC2D#m zxomB4Iy$f7%u^{-BU8mjVnLjJ4&nq`wyy?-*Tw8qblLJtvXp6j<6o}I&;@d-xij|w$ zr?5>4`+Bl$6IkxTL*`1GT#g!_T((Uv$HIOQxxuMaQ6bCKgkg;UXG`~G`ASf@ig7wh zyxh+++JL-lBl6yva4Iwr3nsGc0CALOoUon_?Q6@eJK zV{!V|rRaPT=jO9D0WC1+>LNvlwHA{m_z6~U(lCunhSGGi0A{A6Z|nDJ$SJmd!` z?R;Yfzd6`Uspf^KOlem39J|nMA}3P&TJq@w9`hzXdpWJPugBSVN5;&1=5p}iRh7mL zCu%AXTc{e!XlyQFnG5IAMq@9ym|MASc9CTb(wT61=-lvXm`xWOwe9+O=I2mTL1qR^ zb?m;D=H<3TZfx4Ov#{iB1W2!pQ{sj~Dn>Cy+ay`Kewv&dEh4{m`Bf1%06%B0YS~ff*r|E?SC}$9z8ng=Z`s|_+|q1*gyfYc zb;;G^Guv-*RViaBWTd0pa?UKTrqu9DqesJyXpU_A4Si{n^Imw(j!6|1nQ%I@LO z!m3y5%TrdgQzV*Q%Yq*%W>I9lsuWcyelhb6vlb=Qp;jhhTcH|@TeklfST#mDa^6r% z0olp3-Qek5&ta4~&a#Z&SZo_i3n(;)1y)qSL!}-8ipA$F8{c!3kTssNCk|sEu%n-{ zoThUmgO=ICsRBm$bn<#sWvu@ur|rfr`eefK6TmKdBpkgRhF3E_q!pHbg?85qLw-&( zBgc8ilR`a0v9myX(>FPCsz*@lR-_7vs08O=b;fDYWTdM_S9~|LbhN=jm$S!dTFP`d zF}pWtSu=B_zKp4~G&i@H&qfv;zsI28X~iN7OT(PS2@Bm9>Ghe|qICt8H6ko3#6bf9pB5w5oyoZ#=B|U2}5i#Yf}U zY;5Pg4TrT*E$rfxY?J2y*ip}^I3szzCJrsM5_~dz{o&5jFE^Y%_Sn?PsW-s4n#W?^ z$Ku|&%R3%t-qXjRArM>-#9eXMCSN?hvt8)C#Cf4RcS$dA52Yz(SDoZJ+Eh97ScL9A zGxb=6)xNmccx>Sa`+&Q4L!c&b?(xpkRp$-8c<&v|OFZslr;ePXmBiHt9;~kEeBN~p z+j{)Tzj=wpE<4`)@}JlPU7khuD3^R{-KyBq2GdrgflR^&HuYRkK+)mF6_q+OL52VJL{7L3*NU+Ukx|bG)md-X(Ib6L_tC#hMsV-mn zjTW12a*dyitUpZgE64whO5^Bfrr0KpmwZnh^X+#nt#eguJNGBh#p}Csbl-O``RS7v zUi;MX8{?jzKCi12cE7Us{LUyK65w(f90yzj)%{WwlQ)oqvEmiqwWl*4OWJ z^*l54*@J8?$*M%i3^c4frPcMRV^17BulDKF|Gx0to!d69zWlwH1^2NR4ls7ATGRro z?Ob|(fh4(VS1*#(*Ukb>W9j4q)ycy=`i@WQ`qZN+=$z{#-7 z?RxQUm+yHt{)=!;V08^BUv+oq^XHGB40>-%hiRT9legV*$!jmaapQrmo1gWZYGYJ7uDdEuakPy|=NK z7UHA{dx^!*J9#qvn%as*q88#cC)d<&JYFfdnBeM+k8|msQyUpCkImEyD@Fg`__vj( zs#jHB(=c-gZIPYqyX?UyYXZY(HaBcIT6 zyRY~q#v&<+J?h#-@=wutu>P58=8f+JEXw+gtnRm`hCX!&zMVfmbLh~Tr3&UjtsV^c zXK8GBB;b1ZV*$psqWG%Xg^@;FFq!lhO9W2kO~JuRFf5xhdd& zg3|o^GwT=L8GP(u=VgyAEIj$~GY8kBb#!(7S#|cz)V>`e!$4 zKHC3P0nJVK{<#G8{8o$rZ1eFa?RtJXj~9wOR-*53 zpZLxh#-6#8ow~p^%uB_6QmZjo_21;;Bjyj!M4tXCVpX0%8L+nm+@JFWPVPKYwdNm4 z)~XXffdnlMWDPew`O0sYcgvw;&n>+#{^hg%kI$UFifwsU*Sf`u7rHAkPFDVY=Akan z@%r$GyIN1MtG_V*`|x>UElbMMTZ+1cIMUCEzM|Gybqd*Wh|b40E3c!r|1P zrK&JgME#Fn>{-_Pn%;YQPY>Mo@CQUMkn`hmcFw{zz1_Xr#q6@2)hzV)26&5I z&T1DrUw*mWnyDLmtEeV!JH6}q>COwEA0u1ViMfO3?PVJSo2sV&;Ssj^tmk&W@bOhO zKY80tyI=U}s*nHV>6-ISt$Hr_tD0Zzd|^$^@>8o)Z@ut?kJe1@J+(RYTKMBf3#%IY zH$1l>?P36yW19o_)65(UQ$EXkk>`fz$G)&Y+~Yq&xw>jls#U$6yws5kzw%NiM)|7c zb>}y(XD@|=7=v2weN?VTjz8WpO(_vm)6{FMLN4#^>izur6gq!?;|`SU78a)8wT}gm zzPeXxAc^qfVV*wRxb_4KuRU?P?`VQO62J(QdhGPTvfc+1M?XVyfw~~P_KU_8W|`>x z@$TTl?pJP3rA`=gvM~n9nVHr-sS^(->bNHZ(;uE(ftr2JoR8~xjvMC#>AnlYSO=v} zbiVvcq&VHzHP7Zl7kuf_)XvlWp%{&WRdv<>a=M@9vd$TdiU>Ju;%t)%^ks-JAjgsaxB+iR!mpw5m;o2Z01Ho$dTfpX zSQH0f-8qu|y9~HF_IAcDrf{9HO+=w*Gf@O?A$pXt%ZR?40SFVvMu9AhQJ|4{c!wib z13Rysc<9?s^c@CVESmr{9`UfJo9K){8b&5Nh`)ugexe5$yPD`Fj9o+YCdNjHBK|s} z(2t^W{WxVT%1s7#AUB!oM;46jXKb2ig0X`{lLATl^*n11Gf%L7R9+h37{d90hWw6* z@EeH&J{d0Nu(O$G$qBj6Wk!T;Pkm#+v z2us$X31U(nxWHs%_zPYr`ta+PHt%y~#-MNy29ukPRoyNJk`2O$iLk(4OPjaqgjCSY36}~( zE?HVb)}yfUp!q6ieybC9U>wHKaz^@PE%F(|UvR6)`--K_8+C3T1o_&%?$EInw}JwF zdAtuNUF+UO!`B^wVBb3SSpO0``oa?e}!Vt{IOKAwYsd+q$ zv+i|Aj@8`0{ElUJRv)jr3+*Pd?of2y5j3eW#0Iwut2&m}DokYN@iv@wqgyY(ec2t= zcUB#j^UWKCDOf-(rGwU)h8PQ0%s0oR30Dad-ng_Tr~|z@w!B&7jdjja7XP(M@v-FN zbAI*hRd+}ibO|#$m(~o`1#~`!zhIBZ8*7oJbb*?8Nah_8dG9!Ld7mxw-YN3#J#%@R zOHEu$@#zE0-7YkL#zAaZ07E$IX>I^E?lKD%k}Y3dvuj1LcKPbSS%I^I>jUQpE(p9X zaADP^z}5gYECB1Wz-w?43|8ZwKy7dhF57Vla2q9YhcX36y70dFHsmXDEN8MwkpQ%0Bs*&?7c*h-$z9JCyBlT*J?!3s{e)P z1Yh2A$IJzZe` z1@Z9HXF*B+Yl8k4g+u;VB0jhbJj%a{DD3Vg`c~*CI)-a;qPR9ZP84$Yi|_}DLjEBU z{wPuS?-`=d|2?9}|38UB?nOaESe%fZtB8{Sh(i8S5xy04YA^0Z5RY{Gh{8`}M4|5h zQKWyL;6DUP@=u~X4D^%WSE9U~H3q#Iv~7^FW1zM3u$TDV@Q>i1CJMWs2c>kUh=)BP zj6Ait#y*EA{w^hoe49a6?m~SNk8A60qDX&_i2n#tw9AKyqI`ctbQ;&>M5l1=O%&z& zIZ>ozD?s7jO+*oYIZ?#7gOWYnf?iGGaopP=3j2-`h1?$!gK;EWXPs@m2EN)$G#4P~gH}ks^ z{MHY&^II~tM6oPiNfgbQkMUR%uO_~ku{A`o2Bg7>Zi&$NN4Gxs)hAXQG#1k>2);Ua z6RL&yPTW!;+AVH{?GU%ZdW~U>^)bfReQ?JGB!}+L7doiE3yDXwKoJ;2bJ#$X7miM> z117m17!7RVB==hvNh&Y*orr5j!cJ5@Wkt152bGn|rDmUo<8I^5BMIvu`zddEyb8x0 zLw9!`TM(ei9f^zEa1OyH@G!^B`$@>D>Et=8gomSd@q^^Xc%>RVZx1*{6>&LPmMvMv zQc?-xq?|L~_sv;xq*2PDYHjx9lN%Ot(%1JvpL$3WCOpa=agmcYkzRRzi;$x*Ivzm2 ztuiwsi2wdRe%0WUhs5nkMTSm4gg>>~`wtuKgUZGG1}N3nryX+FL#_`_Cpq4igq$ztyAB^>_1L@>u$2_ zJ5PwZ*|!;TRF}@fsqX8cC%&Qh64JwL(WTi|5VWzE}-u*$Q|=w-*!x)G%iwm-c&$eKjd!n zpzmo#-7kx(+eKa@I;im5%kNSS2=)$vP{Tt*$)y8b&~HyTs#9gsaC-z^MAF?=~(ag9v|<5F~wC`}VMUG_^H%w6?Xhb!-cV8+nBB+uqvB zx#rf^?TErLR{QSAKrfzM3vFaqoz1rR+j!KnRu;xd9oDXpZOBYx+mmc`9A`&n3@Uhh zhDn9&O*hM(O8t?`OYsk`D8x*b|nu_Vuu_*Sh#S6eY0Ggo>MTSTFh9g}& zasu#~L|mxj+ds`^us;iHn2e3j?bkWf1#3vh61f3nfSLjyTQ@|r!1}-!T``zLiA<9k zplN@6b}DIvQ(7~`^o=~RyhUrOmrkR*D?WSa^nFqgv$=9-T zP+%%E*>E=WHwg!zY2#XFIg5Zli^m!9tej5|DtY&uwn4Ezr)i*<(5aaja2%N}ThI#U z5@{Jc3_zZ=_3*2iX}<9LT3lITbi`096uK0F%H5i^0E0Ij=v2*^&)&0vGjdj5jH zu|ZduJ_gW@EqnA{yz|dL);N@ik{-QxXpcTL92toWj$VZi*>-u{ldVh1z$UxV15gwNFA=VBdHMAR_H0?3e?iuOs+dVR>?;h=o3?mywq<>Hf2~Fy@ zJ5q3Xw8zNI{ER(0ejvtuAykb-hWon)^sbTX2YdQd!^~}SPzb(j1Dr=&rtA>ei49sL zo3p8nGy#QHwbM2dyShgEjJ+ge>Vf`iBD%4w6m|}>GEvX>T-QIcdsyEyII?Gmd=$ZU zEIYW9`A0MQX#cLr$Y|HDp{wMa(%RI}(E=e^Io$(>>t)f0`c=zB=)lluf6q0MVTa%N z=l{~&U8CK4{sPl>&BJ@3W>EE~Q94*7@_}EB=wbAXuAb5U-Ge&dCig`2k^Z;fXQ=-w zG-Pr=+>x%GkrA#�>4-pww>PaAY9T zH4=e{s9@0mjIEE9KuZFa@x4@}Qqh)rje?1s_KYb06k(&ogF98<@am_kz zY;W2=)e_qtooL=R8Eb87Ynf`|pH|i3t6BA%MfF_cs4%%9=7+|jDHWF}unCmgC&c^} zSPaq12fap+7Q10CHfP_XPJXaw6PJOS(pifNXc*r;3CS(|ya}fqyB4|GMpf|V&VM@p)hUx1gb1Q6T#5EhgM zr@342wes?$&SHb_at-Gf1=u4wjj!$t?e^)R5M+i;la@KWcxFMFHa$@UV;&Q5J{P-L zM+&t`!f&8WvliV}*S$bWXw@ zQ++s7kFMom3MtUD?OjS}T!IRdnisXxT1qwA$Yl{5uA=#HCJ*{bS%a2cvGli0DQGT%ahT*Nu{;48TY*i;o*=asCOZ)|{@8_~&Vsu04LtoDJu{X>PlLK0fy za6DD-zW+#$i7p9v`jWFTa>Y%V@>6Qj^h6%C3)KUT@^Ln2!#d9erIcD;@JlcG(s)*6 zM9k-9o;fAgusOMXlbq5DAa%5t=Y4L6r`e)lNrZ+98jxy;QL!m3L@O_p)Rn|dtwIZO zPsPKQF7YA*w0AvPDph2mR+=s#cO;_eOs2@xR8VQ91?1@~ESRaINP!CPO)q1$STu7) zmz;YWkg*zn?vS$!u-PGV<+QG$ey=*Uu2IjT^ti>bJ6$0w#Dwixy`1226Rl@7g1bO& zJ;SB6j&xdg&vyGZ@g9uSM5bEz&h2>ytpYj2+J5hDl=kveT3=*)lYKukFXry)9@uT) zbl7t$ZD=UZtZnSlN#%6+y|FjAelV5?bHs`-2zx*q^ArLvx8k*NY3KWqk$3Cp4 zAM7$(&vY~oM5`i*O%$_<*i@cHgNq>c)-9MK9i53$*UhKVjMuO~CLU$RqV*GrI8O4E zJFk4j=?mQ>F-IU{M=oJveL6Zz&s&O`%J+FPiY3z+dq3I37E4bNG~mL8Dco``_Zwvb z0=q}6Az2tFImawYQBE!;RU~C1Zb24YZ#k_a9FjbXOjl8(BqgWvSQZmtrXJ0)Ak30t zoLeGWvs@Zo-dm@uffaZ}R&+l>)=o`K__g{Zv^zF@!78j1A+857Yp%S!+b5pFyC*lhY>{Z( z(}||)3(jn&Dx0j0DJ7GFohwgXUKSEoQgU_uOe`~9pZ9iG9${maE-z`J`7>X3rIpLn zQV%S*dR|KYRKK2H$SPI^1ruu%865+8WjabyP~@(yX|0w)QTgatZ-x~!(sfuNRIfiE&6{^9? zv@$quvgJ@bouzk$(s>?cd8+JP1CdI~GL+}BgQvU)_gDiV4 z&YVXlSyoAP{F=#um|AKjDq06)@%_`|$+SKZotUmuPRmCvPs6Ge@x$ zI+*Vr_bGUi>Yu;9RYu8*e3~E1ATL8qYJp-6ZkhSNW@5 zuQ}lhucgc+V~jhC--6Uik(p>q(NtYCT9QuTniJmZ$@7}PBDHAKc{r(TaXF&SF>XCm zD{y1KjMCtnMPdA6HR0Jw!qJ}3^OT@;6I0PyebMJKdI5RS`qSa*cs4ekjHWBOlr=sC zt;8mwK^u=|Dp}>=b;|aNCjmSvHLgJ`XjRZL7#Xct0lgPlOi97#ESPFD$%%t`FFa+m zCf~ZslUt6Qe4kvW%>ZU}<6F04iDP(HSMT;&oV6S~l*#753t>bSyt_!rv6q0&5Fm7y zzJ{Q%-i@cC{zsvolLh>WI-xC%WFWJp)8j7qL zdD#=o8l-Q+@oBQYYg@4vf?8`6s%)Ze{XF+^s9O?g10Inor!CFB_STWB%pvVyjSrrc z+p*;+kUDd|60cOR@sea|?vTcaXUSAR&Cp}7)DpE8H%06bkiX0dW@Vww6)~@nt7;Nz zq$R2MhRUjDv6lmG=H4TAv>jU#YzeW0a*{Wf(b>wd(@c#yG3PDslCpQ58$4<-phin} zGK?1>rQ>rMTBBx@6G_J^up|qxn~S1H8{zvCcxrzFPS~gqVHACKYG3}9W(-d+d!Kj6 zWwn(^2bJd9@~Tp%(rA;89>;fPMN95Xt??}!%ClSB)w8Gkl$sdm=IuAfyq5sETROD8 zUA>E8OX-7(=~25qcnvR}!gH5ssU4-bK6;-r9ZeGwv3mEUT+b<%TAFFVT0-s4OAGI| zkD8n0@XcOI88uAL+H`39XXk+QJd<*KW8mE+x5th}Q)k?sxOh&bbw@_*Pq9i%s_h*r zak7>6@|-o}D-vUetXanuPKlP#K31i*G`lI3zMS=jT}wrEX!u0DR;VX|6kbVzR6TOt zu-N)sU-0x^aYOJqzGWG?w%j&oDJZpsC010)L#3GjhNb2lFTNM>kTadOKZVUeurpxR z@im<%9dw&5o-JX7x3V{rYNG?!d2Kgt$tN7Qe@ZhPQ_1YX*d(5EdhgzDR?yq^aO2dJ z<9&<**2r<*^YmyYD0da;zV%H36U_vg+a0M=5^B*o>^kGMo^$dwl51Vpv~F+54qe`+ zQ%lQKJUw$b>i87hlld~G*4on2YX3H}Z(Lw#;GGneAuq)ck`WsdP> z>C$S~VzY-X!zQ7rbWAK2t}3>-AC(LGQ! z9f5RSOpbsNWE#>#`qUmlVRYPvKUMDUAeZ1V_Mdyes+-!kyw#{DvP0@6zkS#t*8{mQ z!bpzlo(__8<~sp7FZq5$$yWubc?>#HXDQN8$G=0)ZL|NcAWkhuD>lksk1(=N-R%Dx z;8nj2Ku!)Ch%yfX1yJ=}tLURPOb3;>mZl?l2fHDuh2_r79Ubnw{kOC>ZEN$m+y6J- z$@4LH`+pOeUh;1LlhJJS|L=SL-vmcl)%w!ud%=hCN8L4m2Jk*m>c*0P5a(MI{?Bp# zKC}aB@&Q!r6QFd2@ki~h54s>Bn9m^`Z3d8~_g zIX0sF{kHh^Y#;dba_mEV)E0jM$LH!+;*Z$kFJ#BTCzSZ#x5aN@4}#As@t?58huP=B zpH$+>|0@4w#6P3Ne+~Sz3jZyezD?Z!YW(*R|9wUNCpP&l>{s9k?$9_wtjhEyx$RPR zHu2^-0{`3M>)7Ss&r{-CZ1I<~ZtxqF_-kzOTiIK{Hz@HFw)h5?2H&p4zta}q$nFN; ztHl3-Exwt31pJT^|G#YUt?aMBPbu+#Ym0AZ-vpmh;{Vka-@#r0PwoPsll)!FUTfox31~*tPY~@>Q{rhMM$nh?AU^Kk-{s)%ckmx}@LzQB|L)-b zkAr`$*>(&Z!e$4*)4^X4{yX@imD<@T&jii`@E_rn5q|^t|G*zjam2q9=fB1uEnA4c z3+G#Lz6F10Vf^}i@UKOBnzAVV!{9FlPfIf59|5l^@m~hNO^IIszZ1N)=U>5J3trmu zL-6~R_@9BlL5cq*cB(1s^~itQYz|1pYSYllgrHJRMYi!b~~i7%AqGAs;%*1j9wOp1_V8 zsbq%EGf7;XMJFfIVA3&sE08f*poFl@G%!*y&0BCP9d^)^77I=VxG4%+PgA>qQvp?j zk)F_abUQ3dbE62ht8Z==!P{+0nt|NHl>l%>Ro*P~Y-+NH%S?g(qRO|(T$@_#;WFDM zGb0HOL&Z{x(_#wP%hO_7VlPmOX^Fi=tlFDmGhch{wVC?4=-J5( zn~5e8$q7cwY_TuZZcHhu(BqNB6vY%{H!B>R*g?&lhZt& z(HW0nvt}5b8DZpCu`3}TR;+SQ#xopTNQvd;!&3mNVls-~isP(P=x}^0&V4qXozPQJ z>~v*R0uN8cVh4FzgG(MXG;xmCFRz6}a=(sypwTH2OEnWs&u}Z#bF+p53dE-g**RPn z`w&b%1d{-G@*$W6mX8m?WPuj>5KP$K!G~bNG@tPyn9>t5`5}<)k+J#sQEsG9fHq=d z9{Igt@dV$KN;dA(%L16gEBfA(#rS6$^sq(48cLams^cA{W2~b$A+qy=d?um~>BW!W*0M zsS1&bM5WPdr-rT~h((@S0#{ae(kxg&)0oB3QKUeHw~UanJ_M8L33Fe6b87M-m~hjb z=IsJL@*$W6ij(F;FmcExAA%`s!aK>&rrd{nbHH)MlPb86PEJw)BY4b&u#P6NiPnC{ zH<;!%rJHW!?R0`)C?OZ)j$+9PT)%hBYaMM5WZzGyu&7azl2dssi@67x55Z&rzF9lg zD;|;entceSgDzgdH=d)^sC@_~AA$+ro0-FzL_zW)m=YP9Blt+}LokUYI^8mZGt6rj z@zHFNO~uT{Wlmh~)3q60K9W+|*iD6|UU$3X{8I47jg^#tc~>5eQUyu970Z@EiRCg& z=tD4BpI7F#csFDj3q`3|e{ey`u@Wn*ACBqdLonf`P7520p2%Y;_aT@j>(zX1XI~Q(|ib~ti2x^bCHRo2i(d)B^=a)r%7c@2(r&o^1^pFJav5^g2}!4 z5_(d_yX5;2Oc)wugY_Ypa_~H*YevNGgqjb*lnZ)lIZ1&v5{ORxvfZ&ku(w6It5zR^ z$?e?;PxFWk5X6UI5;syxciobp%~Y_=u+^&@(92Tl_92*zmm|fBv1nb;iiM!x>{~Hb zFd({BxS5F$!K8F=jy<7yuc68pmmcz>rR}2iPalE_cg0J;PhhJiAA%{T%isy655eSU zS3U$2^)mwRv5j82Xg)=vm9NA`Bl~;^rhPsHlLNyGjm(E&YPNMF$ET9H4}E2?%7so^ zEImF1)6U4KZrjjS0wWc2v1@CfXgp3$Q2q1Om?5$3FdXb>P;AuRRs+JkT51 zSpDiPW2b-d+tUHIe<#LHNZg7N`rJ?0orGjpv;(B$$w>;Syh}34Xits|}Ox+BcG(eZ6#E_c+g`E^xAT>(9Pf z`zo6ZYzk})^Eg9#cdwc5&93RRpM5j(LWtGAddvRK7psDSjU7DoE-T$tuIcK3_Du>m z@|yo^!;ULX9@=o(NiS)cY3Ht9OFyf7#_(I+$&QA*a@(&f*8?IXKid3Wm2i8GZu+H23M-qVB2U)maI8b7!9 zh65jX{6KH@Mrxa^uBP|!0{cKqZ+MgBlM9XWfx1f;Qt{OI+D(lI*h`_R6#WJmuTe_# z_Jzg+Uyfh<_?M?|i8dWL9;dWT2cE+DQ}ND68V@{jATZu|;N+>bM{kLDMS|b#e0kw; z&vStT$0MC5Z<+qv_^okE*S3WX&;5J+Tc^U$z4p|aFa1e;%}aqbU;Oniep&PD^Z)A$ zFV(*0ZxK^{vh%{@-N93Ve^~pijz>1GKkHQB!qu0Bp6J}bHf|hkJP&Kf8gbqAB&YpW@oV~t-+T?Ag9y`6ey7$y{ z=Y^-nR`;IAYrnbovRWrgowyz4Gorkoaium3Mca)zkIDTHwv?exb25we#vw&B?0c=Oeai zg#^6szq^5e?Q}oeHjEYwk`x1wL3?o1*aGnp*I|Rfwy-8+>5CbDr{} zvu>OPH{Lq`C8AvjMP3x&`9c8k-SdI@v#Yyb2t_^$C=(H4NY&INrek zvV^18fcRjD=crv*Gk_uC0Pe@RL;<^Y0a3_ZL=)Bp7E5z-U}Qiq7L&-<3y1zMHJyT z5Z%C7n&=o~hl%zub|X<3`7WXn1CoXEzm0epcL&j3jNL^PdhRB=nX&f}-OboNL@#CR z_laK1*dG$DW9*NJ4m0)u(aRb8W1>TheS|2mYd%U8g?)%<17n{cibDSdQ8@k6L{a$9 z5{1(rBf6KdzarWSWIUp1vR@+F&e)fUUeDN9iFPpdcSPU945+Rv8T&`#;l!nE<-AQ% zJ~#;KrhDC?V=HbC-BEMr^5e_ys=mAGJ!tb|hztS)4{eAA*DS3;7a$LL+>Dd1bvGTW zzP;)Wn6YEsjbjK2o+T_TU^oF!#yXXU>v5KEc?*EjedtEx8DOkOv_db+4O0 zR&)FEJC@y9eZ1-}*;HODj5%*)4ZD`Rd<&eGK72)FXEcM%|^fM{O<`*woJ4yKX)vrqYXr zF&OHX(iqIx=245YG5iI$h`cd9oTKqy!n zToVX_Yr{B(l@2bh`9hl0>qK~p!h0FJNyOhr^lHXFB*GsO^s^%VpG5p~BK)T!oB(Y} z|Aj=MuTJotM4@j$@Z%yrEy8aUJORv-ogX3|dOjuS(?pT}yMq5uqR{`M2q$1y;+LbK zl%9ZGYu}C)4pF4*APRkbf*&Rd`EkLgMEs2+{0>mk^N@)DOA-H7!Jj0G^v?TsbwvA7enBUR;!^QG!Cz1f`Av`mt;JOt0gF<)H-S!d z5kmH^LI( zXEem9Ww~rp_*lsC`ouX#W`0*j+PEEZLqdj#l!Gg|K3?xQC%Ffea!9#uAqT>b@5C(~ z6d>h>aZdJ0AO0KU)I*jL#q%V0M94`Ur0<)OQRrO`xlbQJ|5D=R=^x@`g=9c4IcWHg z>_ye^gWCMZ@u$kQL2e8}B*)u4D9JhVeg6z&w;ie3akB>1(;HK|iJn9>{!Lkp-B|qHsO+fCbh*yczzW-44;VP0JZuBBQ6wvnrkNSoVS@ty+ z&^HD-FZMmH=xZ*Z@4FuL^&PhCYb~H}ALP8)_oSk)y@0-FJnHM5x9sas^!+u?G3R5H zGL9k0jYvkJ|A2FKe)}loI>r1({eljn-^QPuvnlL9FxboSjCgtc2ToLdry+L|VKiUT z8iNkfSF3Gr3adv`TXRQiTT5FyQbBaGkn)>h6nZ)@LXgpAd`J2KE42w3I>u(Gr` zJeip0`7CQ?VVu-q@rc-l%ycH3&PK;^c4Wq&f}cpv%m6c+!*VyIvolFxVH@!2PNeP} zRPLMr4%2OD;yX^vWup6IHb8OK0Pt-UVcZD71z>}k0yw%2(QGyyAD<%_ZJvk_-3{H? z4Ss)ob}DJ5HA8sW)gRS0)$FCybYtBLd+GH16yYkY{6A>pSF%qkJT12W9DJ`Cw%mC7 zBls$;{GY`6kP`p2c}{I|E&EsS_nQVRXVhloQH95TFM~O$#Q(~{{~z$rDDil@%05pG zj33L{YVc1g{JG$tR`?CzpHcYNgO^7Yt6`L%b=0s9TYQLJZR1z4sKTF(geeDqmxKRv z2XB>?KlEfja>W0}!Cz|HZpd$U@KFap?cfhP_+t+Kj~x8x9Q?mH_#Zp?-#Ym7F%Zdv z{L|{-`yKo{9Q>?!RFA~}1U$Kz+BEU2 zaS^i<=X8xrJi|AK@x){XXmP--BIv4m{uXIH`f)6piPiIHZQJ(kZS75yEgFHTYbAUP zw3mP5nT@4qqX~_0-Dje+7&K@|YM@uyFf!T&=<4m84%}gZHjK0dzsfihVKNQ826WIi;oSKTIbD|ER0pvtwVzZM* zGDThlA^{J~PN&gkjH#1KD)<}bQ0c@|kJ70e(V5iboSuqO^F?tDCz!EwMxlB2P>JS@ zc&j@Zijq@?uXDm@d1lUFvn84pQBcD0EbH$Y4tEWX^oM)2o-3{h_atXh@kA^gzHVDX zM`J@%Lvx2VFt{%~l}v{*)3f^e*`$6r9Zl(z@#y|p^nmyTw(P*Rru7uS-$z9yX095F zHnufx#cxL|{cdmJ=h$~(_cUZhTZbeT4ii}bu=d?-;;&4?ov?@iuG&={%H(k{-QxXpcTL92toWj$YM-5EYt@2k82)?g#`q zvmws_!1{iwq+hMWlaF z3JFd0?!LaORo}JE5*!}wF*4h|d!VPUtA9{Wjvt6|UkFtrk>UQX0ljPF`oW$))iALQ z121jQu95x`IFGhO+##~#ALd)^o{@fi?=HQ2Q19NQH=_!qtthmr9rdg4>Kg6Sdv>*2 zsR#P6iRe8jIBln*gsbO!uInG!J*@8;9N9BOK8ox>dhX=zJ^cea^wIuZk&)4^T|-yN z<#TIOLq`jQWaR)tT&<3gp?=je;gEr$(f*!mBEt^9Q4==HzH78w&tKrd(a7-d9;g{q z{b`gAIz&G3ixEAHp3&7a+P`~H2bkNQh(6N)7W@qLUqxQjZElg3HoBvKw~peDbnT3c zsAU@3yUWomdb@V@4_vSF>a=nv2iol$jtoS)Mj}=rm3=sDffj=z!46BQXiL3D!Gx`Q zMihUFu+ibcovLqm^;1l&~{S{+X0-8I-X zuzRN{yYwgT1YD1-etkz|pzC@xs-9~`uA)XHM0*FiMr{2=wpxf-cor?qy{%2nZ`m2H zp9(iIpbX=?k_RP(l`#>Vl<_NMJqEwSyipX!sx8FT-x|LO z0zjMeWLzM2S7e4w6EMFQRhc$D5nptL+T>g`p-)W5^Pu{b<3a*Ehpnz(%$Lxpa_fc^ zW6yxabpjMFk)?~CHHpj0%3J^iauG+@MCHxG#(-s0RbZW0 za@QgpFg=;kqm$7TZaBn~vxN;M81mv09FV@A-_x3kP88{@`H;;^&c?_UHyX=NsYTNh zxMfhNs`8nuWzt0^kwPi8XsXCOTrhR<5wU1;+!;Ppq?LNo(O$m$y!G3HR*3nAH-*X# z;c7J8-8{5-x{}#N(1o28<3$E&Pj2FRv{b6dLaj7i*s4DfO=mJirlx{QD=pw+6wK67 zq(BnI-o0LBtcE8oM|8;*k>!s!a`wtJM|Y`3Gv&0dp?+ad!R(|50+w%-s1#*V9{odVZE@UW`))(2{)L62)d%6d9 z?<+5rHZ+uH)}BZoNoDcCB$21HPR0mCLO&Qg;-0e=U+{Lx6doNIPXOK3Sn=98_5^Wj z1&YX2G|w1nm(hBrqk~12CF0p^A~uz0(V%FQg4idrUP?be5jC6g8FO%NoU!X_iutCZBPYWmrjmNJjHa zmN_1SB<_UGAHj`5k7iK{!*iwOQfdJt;#I+`b7y(71Rn3LAY9ZaNy(`^mc;~*P>}A6 z8t0bC)-2Jq#ckQe)aAW(x*Ax4M`T6!4;^aPrzWO!FMYRw5wu5ccRX8sXe**)Af72c z+!fI=>Zv_?QKDrg((zQ~rHZH8>9O@}o;ztuhbm;%Y-aMvEZ!s;={qs z7fYn@$liTEwdR#Myx5UvephVfQiW%Ehf2+(V!R$$yfx5Egjvtob77vuz4VD>I(j&o zXIvJM8c}}#rJxQ=Oq+@3xdo7;QAUGuT%88M4sw5rDpS( ztO)QSvS@yVr(mg0O3}5xyIXT4^WIpIl0^jyUY1BL<{G_=?@5UV(}nHJm6vz>#8Y_p zUcf+BZq&79mo zVo-Mi4`w$h4o9LvB*l!tFhi%q>H!c$$Fk)zhK@x9cF|) zE0bbr3tYn#PHM)M(K4(mt;Fjd2Q@cei!q>mAh{P{%;l88u0iWgCbL)|MpI=~VP0k0 z&O$HBm{s7`VTE@zQAVv7UuDp1+XbEkm87qKsIN!g5u3mVDU0AgV5l#K7R*13pk@#+ zzPa6}D#<^C*X3Dcl%!>pzkOVRIo)_yC6*peV!@nex#-Cryd#X8#rjY>iCc=veCtz> zs`5SJ_nf@&(vaIi|9Pi_}_wBogUpY}T9F^wtV0npDNI)A&*&mgkDg zlV3;;R;KZM@7#G-awwk8(z`Ad#@JUK?H0L*0mCrG7f!X(^PK}DMujSh@dq=w^a>jSt| zxJYWWo}OL#@6360l4X@t$FG^__5ZS`DH{0b@eh?%8;r&GPmd?l`b2bMx{~SKrgfyR ztGTV6a#$=oNAb?^!F=x+m+s8*1YVCz@!{7Z4I>3|!WUjknMuYN%@)4}sXmjLXiL#lT{BvePT`sp-s{Qpnm~D7nP=jf z6TDd2;<9+-Ufljkh#N-pTC66Fk52I^>wKQ41f@GXg-?DLeJ-OHkQc2#9iEP7W8=wa zI?o#*p2}=|2wI6vLW4GrFXJnyOuSCnUhyP=$F0USXa$Bq$6#c%Vg>o%Z?)>B;ByvC ziWz)op7+92Mr-n|t2`#>$jSG~b=vm?AAJ}2ZpgGji{V*az1wGT)*bponQYz<4Q7qV zf_E1wIkrKt6$8%)oIJi4;&OU)oNf+IKdewxZ72FA^DNy zT-vb~E-qfOo7*%LSu^soCzdrhtbBB?TpH%H#l>v5exCa{)YkrTqop}+PfLqRI}$fF z&*QsYr7-0vkUDd|60cOR@seca_8EHYm0F_K;--i_0`ixc3uvW?l_88q?6`B`s8PiV zL%qQND|y?R+&gVva*{Wf%d^u=jrl0&E$@=DcbywNYQW8YY}iw%0l7LE#v3WIt5Am4 zs4h4AOR~VOM;qb$6L@NWR?S;R(PyXjL71 zCF;0bDz|)!K6)p!G?;IrTNk&~(o6%^qWII*?wm^t?_L=-H_73fy_D7VZ9265vvb%@ zXeQ7Hq2W^TTA`jyIbQ!Stybl`mt2orH&o&v)h?+|W>Ti!A^05MvW#3? zZX2`|NQ=B$Qes7wJXD$qU|4F-@rrnXnslbq_NTBJ2zElvI=-g!q=Rm=#k294=XH&h zy_r-S9k|Y`SKX3NI6iMK&2UU5vj_31dCr5h64lV#^YAKD1CP6;IC`jym4l@npVCskOGW zwA#OoEIEC<{Z3P<>04Vm$}c(W-`=>rg7i6C3>K>czLTpl_2%rg;97JeLC(X&BC=lR zR7<Z1B3Q+pkq(9=X}XDV3m!{r_wEL@i|&W%_WZa#7JF$!Vf;E9_aJ3X+hHw>J3_TmFaDKs`_ zNO!*Ye$EG2=Zp97GYXe+cOGTou+ZE2;!!hx8C!M|_~?w}>Us~IP_fck-CIwxje#+? z8F=ZNf?<+b#@0Xa@T>2B_d6EslD#Jb4oO4$YA&}*psz1u%_moJeD$&ETOR$y*kxmE z)$~~P6T4qL-8emlTsB+z)Gx3t$YXhP?>dqC!AI8dw5r_Xg=-(F+WOOP9XdhzNtE}s zk9WSjrt{DVZc`ZG&YJ`G&u)|@VDRyw6Kmng@O-dt-API*{{n24sH2de)tm<5Jr-Vj z0vnyP%gZ=wFTXsDjbC>UUm4yz&^35vcp^EMm<-QilNPzrbeJ}h9#164!_>McL2uV6 zHY^p%#AkYQv%pEf&X!xlJp;SKra0F$m7JTM3}c^U?9xM9e8(mmpr-T#+qvV8>y_F0 z{fQ*dneZ6_cDDu$IMip;M;QO^MW4y+2l5LYKotl9L*Dg2;kk!6>iby+Hhf9HNWC1X z9slkc4Tjzu4Evzgm;nEDT?IJ-$cdI*5+LW+0F^Zl zBekBCHneGfWhX8cmVaqFtiNv0AiKf}W^Fd!zPRi~iI{6#ZZr zl=QuWcqAhK)j}`O*|^?$qR@L2QRq8L6#Cvv6#DKX3Vja{MZ5nPXxkb)%Hyko_BV(T>9?tv%QQ!+bNfiBzAX0*j zFpfi7R`VkWmN1U+pAS^kL{TvuwGa&ey@3x{=p7u75>b5MLNnzR2N8}(i8dn!GCHvi z3HM}$7-ulW$Wug++)u>0N=PraQ3PI$ghRq!*_EjMPUFw1PFp=roi^V zhbYi}d;qh{ZE?uGQD-b-7vUU+H?EKS3Fo&!?m5L^X~H%k#}nZP2ue)GQJ6g6iF5Le zR1t%mdQco4`|#&Qj{1O1L+MCgicTEI&EQqJZ$l2~V>!or5W?$T#9TdLL1*zcfN*Lf z)R$Dbw?M8F8Bn=+n-Ox(eD9xR>;}X+4`;qBV^+TCs{EjQo%&t}xx*q}B~E?!D*C8B z(cz}=Baq7&(Y9ZwzH_H6`}q7W^gRrUc4}6^C6L==(_}DT0#W^UBjk<>|H-yS_I(Y1 zYQ6nxzXhp@DD!w0XR5yC)5bhb^>Ln%B7IsD?i?wHgha@TD7L-5qm9cKM-hJVX4Y;LS!2zCnp6xH8gDebYEfISR;$_%Sv zkDKSzpD$!jfv0)cIBM8}c~0>g*mK}Js51Cb!}C)4A0z&aO8m>2{w<9u4->u^4=@J%>BuJBjl`~ijU!TG}qKY()!9B(aArc0`RP z665$(isc6BbNHsh0?T3v?8c-YjvkBw{w+D9PaRf5@DOSafM9cplx_f}cnkTZ;>0~Oym(_2~$%sP5;8FzgX(IfgyJb@?7*l%KX zGQ%>n4qQ5V1|R_0=+#BulK8uNbXN{F7ID z8s7YY4hNeRWI1a8lLpS9WeWw8Jy?Wgg;v6-Q-hI#v7Mbg6*+{b0>Vdhc0b?)We+xy z?nn#wuHiB(J#BXijK55i5_AZGI`v!CzuYT_lZO+zmh(^pCyx0jbv{a+#K7}W>IB@G zk5Xshy7?$|*hj=ishh*xt|_onwwFrG7Zel$AEi!gHzvMnw!b{*>M`-sLvhzS-i|Qf z=E_V)8{1Wo)JLiFQR;k@y1ZLWsRN>Guf?~^xW>UAAr{u52`N`@w=AI2N2!asz93&{ zJT_lq=D@#h6=s2_En<~fN_~_%fdcBI)Y10Oc&oJJ=E`5m^ik>(hvV20{7A+}sZ(Bx z&uL5ram5HIkC5*206xhHub>XMZ;nc{LTK<&>U1xT*6>n$e9A|uL+9srtLZZj1DO!O z2bObulsff$C9^}y-GmgZynz*J@1zv)k&jX*fbKLOrH-T8`6zW+69G?t zS?YeBrC=@bZ)F_tdBzPnk4a0zkMmLLJYk9PTH%0p1^0bZ>e1X9&qt{JCQ;^X7l=C_r7k*)J&@>8m6BW=$spDgNu7i5=?+;&SLXh(|B`^FuU#XH@=v1l3 zN2zmfzCKEwY#}yuxne850t2Q^kLx!4=3^I6E!Rh>Q`}^Xxg%mDSZvp5-;%X7&#L%0 z6;!yYM#9Q1vO2ymlw+^=^2_R@)Rn)4v{kl`QYW5uDm^s+6l`_)%n!8Yqtsao^-^o7atP#{VI#MqXlc7>{nJOO zbH0IEdVlg!>J*MbI=VrZ3o>RK+;XFp&lg4``+StT zeLhN^1LhEIYQ9YX-q{+H+w;^Sk56->W&86{>PB_=z~K%DOE7$zk5Y%7&BZqUwmrZ5 zdm=l$?I&+b#aYmO-x8&R+{VoOsa#)SEm|Qmm5);A zqtunx-UwY#!S{2=k#oMS<-J{c(e8YK%e!_P!d#igZykXa(3o-F%cfT7cMn zB3>)>QR?!~c&5XAlsY#j;pUHlKFYuI_fhJA5~TSkb-KDJw*cY9nr?(MFE(@pg0xHt6qd@0KlA_cp`7Aj~osw5&D0PaW(oyOR_`117LQf>IpKeSSP>J~=>{5?a_ny~# zQSYW+2^1G#S1i2gkxji#O30>#w?8s{{Ia`h*Kh8<_tDFgm~$7ZKhX8avim7D#Szq6 zfYmN6|G@S~HuqL>U&(Qgg^t>(W0 z{yRGV=r4oez`cR3tDb;FHT|*o;WtS6tUGb~>b22pqtLtabRU~f?L7Ke-|?!tnuXK- z!Eh)Qim!d7FTNsvd?$hHtwl*U^|FnpA2e)Swh$J;eW51^{Ea-ZruXzNXa|}=0sArc}bAY=*UCTn?QUbhN{{*|_ ziiIiw+J#}kSbQTanBvfY6VuADkrgRG;O+k5PP>r6Y)cY;6i*Vnx(s` zrd%|Q?V9n$OFYF!M!QBM`i>EONB>Ay_dsL^gv_wWAcFb_30cP;#>K2KBP|!4n>{$2 zJUq)T$uxuqu;F|7l1!NPk`5a?yoWED471+;;az*Xh9hK8-|mr7qO^l_2H3|F*)%T? z@rR?>?i0qYkK2_zHZKzBH+2F}3RU?3n6^(f9v zU&G^^SbGE%v{Z!qF$~Y$8RR(SXDb*>y6CjF2(M*@JdI%Fs9)$Bi)gv+9)`+Ts%a_uGRWg52 zf|eM=Ul4UUNfgz3rt+rd#`6Yd4$m9DS<1Y5vqheC5JZLrGYGIHZUE3Em(l>W?!$%w zX5FtBCZL-vr3vcj@HTFOeRKfg9`^(g?3U6DiEaf8I68?yIz(p}Lr4&{!>vFcUrH-f zXS^5rI)_S(U)&4~B};<2NS&{33y1JywHVi^QMO@_41*HiPW+{O=wh`PmoWshw$~dN zVZ@ISUuPIeJk8xJH!*fAgMtUwBfUkHPd zJHCVNgMt`2+~ve4^tMEE+d80Gg=y1dD?6k$EFm z#X(>(A#f1b*ARsx2yBdIQ9hEPVPMc^3jUaX*9Qf1bR>EnG73Eb>!ft(k8f1>E)eL0W5Pebkor*Yt&_TfU$EH57m^5|=X9JLMS;neq0 zMc;ZM>{i~-K+a1$xcq=+A0LaL(@o!%kUQiw4!qO8hZTK%EX$+sOOW$o-?oF6eS9nw z`c8nNTc<$yu@iD`fT910*cC#C$ODjjP_*Y75l-d(XZ)%C=#4WRds|3YP=zHNj96n-blKa8-qgG-y zd+GFzh_%9AI(-j#sw@g4gwKzd=LY}h;Q1g70gC@T_>DNf6*P!t#8aSj$n^h)^J*}i zJZw4pIjD6kXTP))FCh6D?rQU8uq8Q z_zU@pFl>g^uoLDvrQg7w22Tjy#!fpcV;Gc2uKXve@9sD|Fu|xLN zJNT;|{Phlg&cPpZ@DDin$H0?&sLc|hw4zaBhwYnqHmz8yR+7-((G`7@4~DF$(RZa@f$*yBALo5^h1GLxK~OBnEcg!gBH z6>|7I0yB(F@>3(da;i_w%}%KN4Ri6VK9z{>Hv-eq*~~-?H+c0-Y$lqT#!eLf@1SEY z1_&kH{RRf()D-Xx)3HP>nu#fBloObf0m~?=h06+*N~$!)=V}y3a>Q-+nfNRc%b8u# zI)%iU>0GUObsk8@XLH3lfTLOKw1%LzMXLzlszzt5<_0)SilZ{}Ruh}eVEbqNu!NtC zXY{!gk1=2`2~X0%ywtP6yg+Itl8jW?R62=|T#>B}CezSEZIz4C{d*m|^%+@m6iy>t zLRC6JCJl#MaGZiSpk{eeTZrC2d~KhC>M0^qNj!%GsHK{~v`NUMV@CH$&c;-nPZ7&K zr$qTUl|D|Tk5jpO7@zO~o6*Oq)JKO0cV5-x<5X(>UBg;~*qGDDsq}Fw<(5_ZW3#bz zJkRF45~c^Q8%X)W+h(W<#8(5hH}=d8hg<~ZOV2(|WtlEBFy|^tY(p4aJWaqVTvTP+ z^hA8o6>5`n(FCy8eVj@kr*by;J7Diam(dSxT}eU`E@GpVz>ftt+b%lH7O-`3JFPS~ zbJ)kJ^l>VOE9(gKMT73+RQfoT9AmPzaAPV6edyy<64t2;+@Y9O4E#gfM9fy;WT}he zOD>ikAE(m2;<%H^IX+IM>lUr~F%{igW`21er_#r%lpvJj_)bgNImf(Mn2IN)h>uh0 z<5W7JCgpZLdD;#=B%}{VGyMC{dPm|yKt>8s8~^%u!pEsJe2CAWt-k5-uYowp{l!nc z)ryZ(sbE%NlL~QzSlllz>O*srQx`-=AE(mCsdS($Dgzrwpe)+He4I*$2YsAM{_u~6 zc@=@uy&*ZJe4I*mKbfPr4G*#u+42(>S_iq?C7)#$ymf9RzYswlAuZd{HQZ-bg! zx$T&X<>zgp5_Tt(*$l37Qk6iZ2-r-`Ql{-J^yZ0K1#UpEa{QJ`d(+YVGqKrhG#gKr zRpEA@`8bt%U>K#peVocX4)Sp-37OddDP0Y zJddF~tHIrgcr;PLs7SUPil?*mu26ca5=8@%N>UFERFK++FS%HHe4I)Hm|VhJP0Xd^ z*(2Ie*I-u#F7|OM)myfn`ne75YcLkyKRu35TPC6t)3J&wLP3-p>Fa84Yu5+j3;NaDt(;FS$vC!W>siOZtHulxQnS|deItX-VAUz zX(ok7uj$2V{snSM%`Isr;(1CX7hlCIMP{P;IF;6&8#$3HrXyTrBVStPG!Cs$H%FZu#~phG8c%lNVM{mn2%G5eer#q zO3VcU1rT2jqD}ZXmAmxjW?MIM063L`FS%HHG#jo~iCPV)%R-4b3`$V}uLuwdsES9O zhGvdaQCf<-jVwa*%Gx5xpPIJ!N zT1AJL;(oB~)_j~w3E5X#70OgvcVxu=6su_c*pg~{hej&MS@Ur!eVod4Y~&eVocsAE%PWTBDy>Fr8EJ^vvOCI;OSyIF$|N2U@PH01Fzi z_>^zS8Xhk_g~tnIXGT0(xnPaMqq|3V+KP-88oXQp?c3Yhnz9S@#IA95&J! z;X1PW=&W!}EcOyHitLsV8)_dSjg$?E>;WI%Z8+dpE+A)K-_lcZtyIv`Zw_9=EPHx4=nE@71& zrm#B1AqMtb+27xJJgG59G;-P`aN;R45`94^+RQQJ+3rQ54wuM&# z_OPM;B!YsqA|8}>k7peMvIpD1hlmG$58r!#tAWkMS{UOHOsfqz5ZZ2@LoB^szyM); zcn+ZioS+SqzL_x&nS?}P;;$0ehnlg|JOd8WWfXpvz(RZjM`7YnPDsj`HlolA(>Np( zM7Ulm5~ZhI=?M?1lPK_nB1A7YFv18}@fzZR27-zv$1GJFRSh7h0Sk$6 ztuO#BXDJPkU_j&s8YLX~duIzPVCPa=!TSiAfP)YigcU>U*ppxHUU##JjR^DxUMpzs zOKHw3Ziw-NEP2xp!c#nNbfGhqH@t7;yi*njb_QqjUiwu^G21L$E`S1 zM{6KBaT74KE(!c1VVBgl7$|%MJ4k-7#gKm~=*o+XCfNpuU^Ha4XrH}AF?7+8T8p9V zI-(f*#)x7ZNfX78ca$iGwtI;}{yw6R{|HgYe~KvNKTj0$e?t`VUk4>SzDqnZ{Q*%7 z<^Kh`0Ym#MBAx($reGui;gI}!f+x7e4M?|1gcFJ$<$e(xZP{1ZfB zXO<}JJW3RH-b)liI>9W~VuNI5JGZ26vyS}=czG9mw{QB!j1n`a=W9#Zw&5$HuO<02<* zBE9mQ)&){Gg+GgY-$N&kgThp~iE(d`b^io8s!u8xW_5m0+xrCmc-u3A*ndLqL1aL3 zyzPOKoHO4$CcQ!L{Q`0_U!rul>8ruQ>INg)_Dh3?YTrEMq`tF-q?^9ukUM14WH3&B zzg6^|Q$XLEDaPLILErB}PTF@~0eycAxr7IOEB0IZ))&xsKIFXUyIs*oOD;Ox{P%v3 z`U2CIeVC~D;im5_$WdQ#9?tqWrs(6>5J*7!PT&t?K}x27ALRB(MxpGW zJ=X|1()Z8!Q~S|n2dsV}#5nmOepP+#klTka>K~i9gkc|{1kt@L182}e8rWPuw&5v z`0P~D2&c4Wi152b)S4u`!FfbkVK1G2FL-L5ojiO6dk~Zkk_n)G{|c0PKaIx3pXAhv z{{i?dG{qo60ORLroW2d`)RKs=#rb@X#h(j)QiSe9)lQ9p9a4TQ}OQzp78Z1u&UW1 z_>Y69!_c>eEr7oTOSuOTM*06YcpBY|{8z9VbahH%$gf}*fj@}yTrK3=z<&ozm=_^L z>8}BQ!=;RUU&J2-Zyn2-ov&fDN<85e+T)%43P*gcgI~#1yuK>Tn|6Jx*iE+lRx=gP zuL>>i50rQshyD;ewGHD~&HhA*uflDMzW^^sZ<7CD2w*&0;jmy~$&hswVe@lPr7VXAm>RI!ab zKQ&%M{7FT=!zRC(?F3IC*v7G%mrvz~5WhtZ|M1uKw)B_q{M7hq#2;1UZ?MU~o*f1M zT_v8%r}B3p{-;X(y_DXp(ADgN;LlO`kAdH!@P7`zRpI}V(u<=Cx0k5BsPSJxd|HwJ zx=sEH_HW>yRpS5C7GKX^1%IJA%?bZ0{BIE-R`{A_uvg*Nf|o}XZg-J=YW&5BudS65 zt67~*zKLxEzgCIww8giu-Qb@>e>aZRY@aQ@jqL}2Qi-SfQ27+%pHzo_sZwdvo^^{erZB7O_53T1gnzsmnL;&&+VPuldof$LM_ zzlHc?iu`wN@>j8+fWMz64}Pp>uh`<>%&O3Lp2O9tj9+E;C0ccLvDblrUWq4rRi5U? z^>R6m{#6gYQ{mff`g*wiYJ3FoqnPhx{)0C82zxvDw<+}Le)cEepO%*gDBnZ2_-okbz^}s9ytMyIw)kD_8{nsv_-AeLyV;Mx ze@cm`@~Qlbi2s5T|4Uo?Yk7Ip_z=dP=M;I;r}AeZ{s&6@1>m1o_|4|nMfE?z^{esC zh<`v{-oPJku*vUXSA+kU5_5PdEAiIYPyU;5tOwSx zUqk-S6!~g%Y$o{_pBp}_#9w5K-_Pp7KdZ!3`BlCh@!wVA-)u`C=jB)9cO(9{iu^vC z{6RJizLpkf{8-Iyu*J`?Tfkqg#NTa;PqO>LH!JZUwZ-4SJ_G(rCH@Px_zZg*e76$+ zZCm^t`yu!NC7%4D^8bbSAtnA7;71i6OKP@H;a7lvo5G(BeoWzC2YyoFX|9`A_YW*qfl19{$OA&P zH36((>!-H0f~{5CdaJdq1m#xhX3 z1^E5G{4&Y;pSAYdYp=cc+G{_~83``|PD=O_z^xKq3EVE>tAKBj@F#&gBwPb*{%tU&!`7n=dxFVU$yGR_D61BreyaHbVNPhyLK zXG-`Jz~+yO-Nwr+)7OArD)C>Z@ZZkrfUlM4Eed@v+Xej368%nv{(1HQa8jaEd1U-; z&^si0my-TY(H@b@Ge6>WsK%qawE(X3uqAynHM_48B0g1jwp?9+g@Y52#PN6@? zb^!mkMBk;*f6Tr_*kjh{B=&$p|0(+(aF#^>fkOWo`x)>&iBA1R#=W2yOZ1~k`saCn zk?F@lPe}YEPsZ%?g2kCDAEA83#dsS)yOA zr2h@iPo}Q|J&@0gpGoW*g};|=0p26gDL)x+1^vqs{bnWoi#$J>{&~>9Ch^~^@c)iI z0{kb5{)9q*iFE_J3v7L#SLlCWe*m5=(O*~SN7*~TD@}{ROm6}G zj}rf96#m!QoxqRIGbM=eL&o=k{#}XwFz^8hKMwq~gbx9mKQ8tcu8&OrDd<0x_=+*H@;_ z3Bo=y{x;}0Nc1k?S_wa+$a{z9FVlYs`ay~RcMAWz>@UDCOZ2xD`rp|p;9Re&pNuD9 zZDpoJKL^+&;aR}ukBhy>^^@sEpkFBQFID*8XDfg=NObCtGQJA*8zlPmO8O6Zelq)uCGk50{sn%pXAASJ?I}u^cxj+__@`)(1A8vE^E;%_&(VGg?3L)hQRvgPSAqX5(W(40eiQVQ68#+| z{S2>~&3pljU*7qWXeu1_W_+KS@nL?kXT?PDxMCbJ-;p;&^ zDdD)1evZ&rqPKybD6;jrRpHOq?gDO==#-y~_k-Rc(Z8vrpUd-;=}&_GzY_lug@3;G zYv6A!vh{gMpM=lm*@=&-LHKHxL=~*uF!+peZc1y+vR^) zp)c0DfISlZ8HK)7`z3IxME{*aU#9&9c!NZLTcKa7odW){M4w=-6_dR#*UkfeS)$KX z=%3Jng#EVumn-x#Z56OrqFE!?y-GU- z{IW!+_9EkM(EljWp9k)f@QaGPD|!2o>92!c5U|VtmcqYE`w-YG(KD>IZ?f+iZ3b|$ zM9){~S80CW%OpDKFXKx=ua@YQO8WI&UzxrU^s6QQh{C^7YXZJSqEmh{-U0d-B>FBT z{WUy4nf@iv_euODPsR^`{-{L%wj%F3E>EWa0Q7?r|8ole^;$3R%MzW}w}g*^{)UAA zqNKl(=O@$O1$|!7u3wTT<5Qq}CHe$wt)1#O!sW^I^FY5$;wO1Bo(p=lL@!e0#kf3~ zemUsZO8g{G#w$QiNc5`|c{N;~Opk&7HHn|(DH!zcO7u2GUYyI5>9>LYuM+=V3jY@E zLEt}1bjnZ0kAeP%M1N9AU&r&4=|2X&xEUU2mNJ(uCKTzcD<@(F?pMm}ve??I zEs1`+Lf^052mF*oe^{Y^RU>=hfMz+ z=r2qBuPXcxYHtG%O7!;>`or1;?B!f`iLK8$*4_@)$2YaPz||7HNTENXT@L&yiM~Ri ze_Oi-_$i4VQ|OOrTY-Nf(Qj7hk87U?_Fii1NA{BOy`V3Y=nn!HOZYKh^T)-$$L%N6 z4}%_(_AWu^rtu^kHih_)AanneGSLhshT3A{+6e@~%5 zryT)aBGG@Q(0{DG1bm4^e@&tPR2u+ZF45mt=s(lwF{f&YKHb`jBl|tC%?Dm9(R~X2 zm)a+QZ;M z4*1U!{g(>;CG9BiM-u%n3jGh-yTIpPZrATAg??1a!QNbfL_g2kt0Vipq7?#PBGH2i z{Z*|3c)3JhrO;o~ZUkN}(YGk{*R}1y*GlwGh5i@q9^g$9{i_Q7nD#huy+l8x(BIU4 z3cO9C|3;x7*IotgkmzqJ^tZJ4fWIcuUDjS7+2?KT9N>SE=(801fK~*2K%y^I=+Y4-yERiZzr(BIdd06r+0UiV0RB&jp0Ci;bU$#PM88y_XXsY~ z|5c)IROl1*IPgh{-lWhc>bC-aAkp_K^hx@D;Pg*0<7X24rb5rrp9H=^q90M{Q}ka0 z-yzXoQt0RC$AF)f=mQFUx~^ewaZ`vHKa)H$%Sw_$v~9zCu4wUkv<)ME`_B zzd&CDJgv-@PvfVIuLFIiM6UtPlW+sD`Qu`D8So7fz7jYo;f=uNj|=a3Ap6-rIc$qU z&t;!h@D%n%1y6OPpUS=ly4w;sl|2faDdDGpvnBj2aIS=Z1w2i{F9Xk%@SlP6B-{_| zk?;q=*7hoYz!~oa(F6lMKSDqB%nbdQIA~;G;>G8w^odz2HqZ2!{N^5!i8r33@_)vo zVsj10C zxYL2}bKoCJcna$O7r^wqiU-$I;6Hy4{7bYSH}F*8{{emt>x;U9=`6{m@K@yXiGD85 za?qNii7y4-i}f=cL*n#xz>k!QF@X4MfNum|Y0$R=UjZb^)(8@KeBt5f6RG zz&`?Rfd4i1=>e_@VU5$E_W|Dryw1S=z*nLFnDX5?+i@u{xqQm60Qg4WJOf__d>`h= zqz1!xDWJ@b4u07U1I&z8QGCg!cnCNcac9ohbjghCO}?d<_2E%>Q@5F9DnF;T_-` z(LQO*o7zVf#?}nrs|`E{`12C|pNz4W>^TKiy#n~#=x^i}DE%jazl8Y3l-CISAwJ6u z`sZ-H7j?GQzz-80HZ%463Gi*`&*wr0$$J~P5;$b=yB0F`1AJ&mBl;X%XJEXdn2hih zz`=Z5{{--*kdLs7({BfU1@ViCzX3dPrtlw>{%634Q5ds-{ss6Q_ybdZ4$c<*!GmXT z40#KI&y(a|0lXOU(QSEtwZMm@{PqAphRQMJ9|V3JxY^+UAK?9P1~decKDjXDjliZo z!?@VxvHedJ_{em-JiCDFX4(2Z2>cdgK5fW*3iw@=snx(Q1Ai5bA#B+D|9~HW{lW%a zLoD(pjD4AbrvjHvg*^;@A8;o+_hf^91@VW(ThvJZ8-bsJJ#mYdrx|!Jd~njhdw|~q zt~T)3fnP)6vkcq?oQ4mw4WG;klT3lSfM4E!GOy~TEWI|tVr@iFNOab1S; zZ!`Fp17D8#>nQ`rfG5G8HyHTSz;&>nsn0&(xv;M(?{VM=%AafS{|vYgZT5!-eg}9z z+Q(`GPlK+0^trVLE(WGG^4$h51Ex8cnIFY|_u*4+&>z6{RcKru13v-$8rr96pI-pa zor5`G8|Ifg*hH2)X1n$hR?Xws7bugRd zp;$AHF~ThGZ;4;(Uw;MuCG^cU^+7CpAF!Fq zWyre^c>V;fb&fovASE zGXVVF1-AXK23`#O6GQ$U;5WVYc=0d5he{dyoI!sE80_paqkf+U{xSM%wLyOk*zXZ< zaU^?w0Q_qxA2R5ZA?qT@UufWqfN9SSNqG6ofoGNBjDmqT0>3{GXV4A&DPUSNL6va+ zTY!Iq#y8c#cL9HUhV3uE5B$g?d%XHFa5sDyOvKZ_0<59_pc2P_1O7v?jVGfm41gal zfz!Rf%Ro2B(=y3o}L0oCzyMU*kXY(HfuA6SRw_gH3iS%ZE zuK}MY+2=#x8=f7kiQuC^?ZB0x)FFQ%4f>E2l)Bf_W1D_@H@aL0@wE! zz^}re!NeTD0ZeQDX8Cl)J{JMwm(%A1&zJnwKLIzOZJ7C82V90WZnp1Tzz;*1$4I{) zcoi};?e!S&j{(94{pY})7$52l{3qZW;qT8kFb$j&JvN>J{0fZYHt3fFe|Q07FBo_$ z(b0c@Vc@;MWsn&%@Hc_qMZEW21GCe4L-i;xN|(QjL44(x@x52ptA*(8#CQ)*q-94- zYrLUl-aNe7r>#EDVl}OG+v1T=HPtmn8t^Ke_Mvz9yL<2^Y=zPiZ-^xmcttnkNfWX9 z)(GClvt>)X8JrC@EfIRtPoz248jsXBHQm&fjNm;($S~R16p3%cD~4KFb8~}v*-{g0 zRIc&9{5FWJiPhI{!q-nT@%C~4eeSi9hFHyz8_*JE-W;om8ziom$SIPDHP+&bp=AnQ zKh)aRV%(v(FGZ3~+vCkGF<67%dL&btTf!jnp(X zZm!$HAr&rGTN`Ob&#JLG|9BE0$YfzUpyy3BVwc@Q+rTh(67)1FiqWnSS zg;RlIHV<#KqL)WS{C<@LPH`VerFT>X7Mu4SqL!NXm#F;9%==)FxfV( zWKpI{C8o|)9GSt&Le+VRsauJv^Ac0H5>@9VmP)3;#n72siHa%ZxWrUxv1;cfRzfq2 z#iq_wUP;1IQ@6#c&P%O?s?JMI-4?4lFSRs5*0Ow4lO<*m$Qlwusj0vc)9jX6mZ&YZ z)KrP=BTFz7W+MUu-FXT$L227C6$c5XklMJg92q6yz=i zK`p1>Z)Q$aq@*x2FEyKAsl{rRq}1Yp=0d!w8G>PP$EuoTW+SocVwow~s)c2yWU{}a zjV0G%Bg=O#GdcXl4x^A)<;w9&lBHVy(~q0ec`QHZA2ZHVb4| zroY%x1k0iNiy>RiiyW)a-0vupH8l7gqn$r!>1Pg=7!VzGYxzsR-%$q3``Zn}??)MA zt*nv2?|0M^IY~obM;R^O@Ao^(XnB7>4UZxL@Z_dAAVzvb2aj)B>4 z`E@_FBsm|;v-^V%8!WXoaM-|d>VC)Y?YEq`pIV=skL4NsL5B@255e1|lE%`&F{=A5 zkKw0wDyOkLho1&|g<{o$W90W+p4?Akzmmq*z)r2!d%$w*e!FcuhWvo#;r-Ogr5pmb zAF!eTzatC?SWe#W2m}J;4Mcyi+dstuat@Zm_d9}vfaUT1j_@F0xqRM76lqqUafAo~ z>a~V0))j>Xa%#&J`yFvY!1lmaq~Nzg1wX|KLbeq>`5o~LqAk%Hm)bu9wjW=r_K$$=$L$_TgSyb! z?u(^rdk@%N-Z5?mY~OAT+}(D9y!R?{Y#v7$ zY|n4^YYGYE)OO3aVgx@02?~$Zd+oly%%QVA8dz~cz!4_|tZ{+&dN~JcTnISggn-qG zxff8#!{0KPWhJe*R1AeQFjyNG;jU)lbG&*3l z!hq$00**K#V2vr<7s>isZ7<-MWe2PlXM3N3BQ6M7Ezb5s0Y@AVuv?rX4hUMKOTZBa z1g$ZJdm~BTpf#oh9C1L<8cDdHQqov$$Potwt?`5VC^?N?_l`IqXpJA-dnswGmg9&6 zg4X!KJ(rxut}{m*5VS@O?$eYsR^M{O0YPgt2sq+^pylra)*3*-@^OI@)u#llF(BZW z_y?^qAmE4tf|i#LIO2ey<>dob91w8C0YS^72OM!g(DLX3%Nqt9aX`@W;{huo4migB zpj}$>hO#{^j~<|LU-%gEh6<0>hOFg)fMc8wS{^-Mjq}_?%5v;7SmS=cu__R>%Rq5} z(8n?E2Q7~tpmATx!PeBeax4b~ZI5pIPKpCWUXF1;XnT2U+~@vN&ee)t0#+OlaLn|B z){G$Fhy#Mws*mJZ9h3W@t*Px}9dSX>_Vdq|n4lx>D6#xKA7SKtEPo$##2qD;zYjXrD@v^B zKj?@~`B<&Q5vP<`-kXn=avIBL2OV)r ziRG#Jh^eHpY~YAfN~}1WkEL=N%PR*RaY~8hf%zz_q%mUwd=a-=3zoO#4V@fQK8KgKy*1+4<|CTXAvFvHr2x_LGjdXtC`l zDK3&Vu>B;paG7HJNylEwV%twT;-X+_LCH6DHO|7TMz$UIDK?+{1Yp7;imr#IWU89<;YZ$@0hB2*c1RB;gT#a>2 z+Qj0qO?8omctcG+eT9?^OB9^k;eZMmoBxc?i8R%)&CT&ROEk6MG(g+t&GF_49Z9HZ zYi`DQlSr~IUK1C`Qj$3Cg7XQZu(s5FT9sye54}j%+}eagF8u5TPAZtEVR+^S35P@? z4R!VPbuDq65vgsF(ve=N647~$lmt5AU?*r0#U;}O+i(s8 zhazxMY8+>Qo;4Bc=tX^9<4qAd2@;Rg;E2o?c#r&%arT~keKy-_hdtvKi+NZZhUMV(2c z=J=L699L?NIM1L+JS}mQkc%FA6GHh-@eS>f#-`S~&Enh+Kl4I4$C6U<_+5UM1dZvY z2#&Jga7<%u)Ak5&3fyjF6yxxWbi#-wo6(~1b!hF8O*`ld$pq%de#G$}`8*M2Jp5@R zq7HxJh$^ZvUQdUSw!@k@^umisiE5hKs8x%zH9U{R4&wlpIG*IVXO~JQP~l+pIvn9r z1d1bKIKad6t8dyODw`v5u7{ubv9WZ-$UY`zYb@QXsgI-jmE06+8*c=4qNEa~HomP6 zU7ELGp07-+YvJe3sM6HiHBH;lq>PG1huP99ij;zDM`TkxhQ2Efmu-vHJ9CkaCrQbz z%5bt1A+=c&O-W$@XA&aR*EJXiyrfL5^KNwF3~fwQyTs7cR_7GfjDu+r>J2T4rure~ zY>78>d)C&qa2xFq-^dqfZI86pHQ+>?YD$wGN8N;#hBBZ{qPfzctRb{kl*=$~YcqIK zlyG~jxq;3N%6Z4@<2bR18sU!CVSbB9ZPm)ry4w(M#+MD6rI2pp;9?D|Zynh<#gjG}dslw$wL~uR-@~k#uoTsh$Ou4);acF`V$yCLP`dt;%TLsoV$AxSNQz z!F46$#<4)_w&B;fWb0-_O$=jsb9_^CQ>>P*Ihh7tjJN!{tx;7IrKPE+4r3`AKz$t_5L;tI zS<#N{9MIFqNu^ZGq%|NWXlQE?0|vFymbQi@b%CK`+-Bann26o+ih z^PBP7n#~w0aq_b{*3c5+1D`EI^iYIBqZY#Cl+L{l5i?8?jHK3(Iy9YGwv+|nhijz) zd3znI6kf8aZA&8ACY`Kx=7T{*;Y=lcGqqrfnRqX(5MR5YZ-Y7FBmjf+zd9PvZbbY@x^DC7vpXs9^m5xM_%{ccg`vaRB{-?IBbw|w(^i5|verVfl zm6Tm-5h8w)?9N%`(8_KXE^_?;~8~o>%0y9w_LkLGKnaU^fYxIsw*Zd}}pI*Cc#$O@yrE6uW3>byFUHDD zKHtG>F7%AtL9F$l20R-EXN4F;p8N8aH9QXwD=fbvnJwOcFiRbmBq|AKwzI+2I(%Nz$;X{>NXEw&xrq=+@Fgek)qi#jBXaZ-j6oib>lw46X4##;We zY&5obhJ*|aSLm)hF2Y~YXxY?Qzk}xAjaY$_pT)#-FS;Q@P|W%3V)atQ+S;^b3ugC9 zJ=O?d2W!x? zyo^Z@LTtp~F=PuaRvtf&Z) z!1iXWu-Debwlrc_25ZWmqPVB1h;DFCM-_MZ+F0@8;)VEIT0(!91^IQrQ?w=lUSrY? zPPCtzR!`CL$hr-c5m0K9ZBPQCXnWDBk}z(xCfXV{k@)($O~!hjXL&WQEBM-8B-~bC zzldaRtB;YKNOnm4pxZICB;mWcN8`o7vs;{Y9%Wp&?tI8|E$iec;tE(z1 zBUOQl_0?rpSMqxs%GRx@+z_d_?wS(p$6pH>2G`m(>o%;}D8z1DU%qn9`VEma8&+1X zQ(3B3n@olzq*@p2pDyxo^t-o${ z#Y$PR^&3_N1K|>IMj{of)>o~E@z$&dG_vDQj@xkK`l`q^t0LvABju|i0aSrm928oX zj{1$PD%-FUGD)@}th(yT%18wYUU@BwVBeRoH(p(}e$Beb#?|XLt|c2)E(aesa{0!p z>gACQRjVr3Zzx*@`!5cZmS9`B#J{LC2qv>~%BzLx4MVSATP15|+^t@_p{nA_%5@IA zQ4_Y*UA3V+GJJtoZ>U_iZX?93mhCA@2N`x_5ae~}8D$k4s@ANIT(z-sV`XH0)hF?1 zZPn#uMHpW)i>djBaz7pKQXHZEJkCt4EISGZnI~RkGD@>ibmr@tMVE9i`4{{*2ZxjF1XphsI|S-<1MOMS`>61F^s0=s9~+~wku`crd}8%zbg6=G?CKi)V^;+8 zYmCif(AZ#<8V2v{De6(KGGEGMzS^cSn10x#J~S4-`gXc%`$U@^-TbLl7;EJXle!g~ zU#FclCHB=|4F-#l2q({`Bwx$+v!@n>`4TmCXI-GLwk=kV1^K$<*%xg%-m@zhM|RG- zK;Ors=~-`1KHfroHJi7bWfSmTaQ2O`y`>0UYYaok2t8ZroIXS1$53IWTlFAS~_L1^5H9tEwiD~7TnE(RJk(lO0r#A|V-l>QhA_UtMzBD6Mo%GM1da`Nr07N7TX? zZ_c0rQ9YW9h>FD_mu+WWC{tEb>sgS6t+~2U9Q2sX#O3&s$x#Be@yYUGM>&S$C8G>Y zBMLp!0-lY6Su#c`5RU)Vx1q$T>(!+CaO@5%%46f@8%Xp%!BJ#de7>@^Rb%JfFlN@8 zrUq%RpR%}HzoR(tavO`mBn89+0#lVS0wDuiX#~hnSlxF$y$Qpa=OsU`*Sj4R8s6BNVOG+{Xr9KF+8vEJJ6T;-enuv0+}5x%UXNp@qe^MRbBM!??~=}(YvfVh9@+%+ z7zNXriqVxMt}$oNnem46;RM$=HOIEchVjb=(MSKek4dfE5H=r<3yqZ(&(n;|I#Req zV?=BHFad@^^wl-+le@!Izs1!!jLH%Ncafv!H}Vi{iZi)r>`85aA)Lc5teBjmGK@Ga zF{M~Bx;W&49pRDn8_I94_8FVWsgqj{X%sTnsAI{Z5l1#ll)|fk@nkY$=Ncw2!yS*f z%x@jPL-dX*k|#Hdqp3Q#8DzS zONmjG9b1b`VJ+H}AGJXZmkuMsFpm5ee2^yEY zst1$kY1u?5}@GaF^+_*}#`s!hVjB!cXfM@(; z!z`PPNl-b?s>GYu;pwm8W(#8ygEPWdERL*gZo-mc({S0ZNzC$< z6*O^PPtU{;6Gx9p&Y3k_r1n)+R#ui42O|E(k&-iLcO)v_n!sb4@nL3MV=a#lktxo< zpP??>>Y7{WtWfhXn^|Mirn>S>)L1*rw!@h6UVY7#kt#Yo94@Ok6D<@uzAACL^bAV1 z?u<&c9$)!{2lj@Up^nKgrU;*K3TIFhOA-d*va=y)L-qPI5+mN5QjKNDvn0k>QL$?H zmANsR+t$hy$LCCR{QtCvDRO-D&K)YNZ?*X#BY(xf*^;_`Wf@*TOgWq_i5qZc_@?2` z7?0nWo9eO1OwW;>E&bxH?Pp8W=0wX`YlE8`x8YS@XA~MK&4oXQyD5e@Xbrb(F#ft| zsBJuJ*LG>5es>eH=|SWkzJs|4-~j$6(GR;2X8KP)x~d=*)x5G2}J;N$S(+ zpLp=oQ2uOH1-((F8N0`4OJ0)R?|8PyGCF{K)*9dT1YT*esVUZcCR17QVz)EV$&ldN zgh#Q@!1y>$x#Wxo0c>-MIp`TE0vW3-H=MD6;m^0)-DSjm77Vp`XBxgQb{JJmvd=tq zHC8_JJUM@;9j-t@HoTc-*i{HY9C3A#lH+x$iYC|}aAG`w z!TBPwO|&@3-yoszm|JGb%^^Drbi>?$63+|{;aABjil_@wL!~*{M>vI^B5`wTd&y|} zfJZ&Vms-x^l+)wkc-L)E&&-X$hp8&P6ml$T`XF|^YWUXk=i$aIUa*hb%!|2hsS=wt zC_i*AO$~>$ObWGA_4A?Ip-M@Il1+6|?Us(p?MN&hc$NxtIs#0YL!J^pQ@P?0<@n5D zDq}sE+`hsm@xE)WQCH;0 zk|5<8@puxRo}Om5K8%S&PI-?j`;=qD7$wl#`W(a2xKjG)b>WCnQ!MtMfgIm@=QGRW z6Go4ns^Q;hq&It?{icsG^#`Nv@-6gnoA&go(oE%}mvr#=bBsq*XKEjRg~PbIwY53x zTUD{~^i%o_N7t?{j*VJ(Rtb>1EyH(B8D0@{T9$Cg8Lv|rMjv|HV-ou=cw^96(Mys? zXCa$o&3L=)$0vEnX|2<(my~)BnOclp`tYy3I87P8Esbq>n@|JZW_p_DOm!A&RAul4 z`p_MhF{kpCSFTrgvBsCwcg@=M<14MHFVER0o+1%1L>{-_Q$^96-p@o8N`E@>hN{IG z)uFJ7ajY=Xlyn^bA7|Cba?H5lObnDtUdjWWW7l&nY>sDH)?anHZO|4l-V%ni ztprdEZwDW z;uxeFZ^EPILpIXJDTYqh8($qW*20)0@|f$+N^rVSVCq-jj8IZ5f$`FtF{?Txp)b~k zx6X{!G{YqKm0ek~Yzf}bHMRiCma@67xdGqfp)PrisoZ8tUkSd_PklCW-07F7D^24~ zUlJ@m{gOlfWyQcnTz~9q_bgq_iPnEE9ks+K+i&KU~VwExM7htUIRZb@jC^c%=(o@jx$% zDB_tG8Q%m`#L2#;%a$!(;;#+*=%uPWIo?wz-hzi3I1?Gxf_fXi%*1$`ypNvD5l@zW zywZK~#%+ao2Pj?|YlI4ykM?dq3XqKViSpNn*2WRR;dQSyG{YMCwSbhA%$Bk*DJxdj zEJr{g7GQkl_iZe~zE}Onn?nnK9br+^$D2zN-k*4erl`Sp0IuJGuexZc=Cj)!j9%@E zoBVCB^i(!pi!L79YieeGi-32&;tlZlfNjGdGidG~MM+OV5Z5x>-kias~e9 z-qF6ZJg<9C^3>ly>Q1gGdh`7?*z5j_5Zta-?J*Of(sTbD_Qch`XM=#}&7JYWmeK+0t=$K8riTL!c zgNZOv(phGA=)~kuw5K|sr}Y#^4|M!+faRnQ1X#zQcHjZ%s3kLd?jK~HgVC%3O-moh z=K1LRio3LMdO`ZYLXOk=P8Fo*n`qMh^nnt#tSc*_N3TefNAF1Nj6R=m_pRwa<=3KR z(atFI&Fp3ipNr1u(R|a6rVp&tE(xzW8LGH&PtKx}LH(wuy4Uox?5~BZ|C*j2KG|{g zy4m@-`*v?ej7rD$i}F>3S%K~$-CYNcywQJGKFoazKb6M+yhEBdyIY&b=DG8=M~ROe z{^*!H$~^3DHdnj9mCD_nduZnYvP*TounXk(ess*Vi6_eDx;zhcumZN9xKa7|!Y9Va za_1gltmw`DHPC78#fdw@=ds%k+!JQ~Gj^6G@(UOCCKAlc`X}y8Pq0O0Jy`?UZcl#S zj^bqcKv70AkM#M|j;w)cnz&9c$PcFvHZ9-vQcUGahFuhlo?)ScySs3d7P3I2>vvL!O znTHu@Yr{W%jdUqUG%U#M)eE639!jArDId3fsyv}X;>u}VUvGRyMxd+Cfyv*zSK znwjT61`ApArYT-;cdm!!PwvY)uDQN6xV-rHgM~>~|E;d6@4Mc4u)MSze8p9H&mZh8 zf9plh9nWQ~>}DSKZ#y!oyEPBlf%GU%LRSVobJ;zyL}z(H_k{D={r5oQt2@^&*Y3XW zJ;rhew4BUdZ6Dj;T##K%HqY#G!LG#xbWhx2-pj%9${>3vyEwhiweQ;H9eEEOpQwH3 zcr5Fcf~$CMiTssKOzX|R+JeI*WU8>{5!tNGK2S*|0g&* zG;rpYB_>SP3*E$*Th^~@X?^a(Gy}Og2g{$(=U%|?dCL3UI#PM6^7bCo_uf-J@xR#d zPW^?!tm5-0>kE!kI`HWF{~jZGUGH|}WTKCqD!!tJ9pA~aidnwC=brLPBbAO+nkAVv zo09+cnA^+qgXV5VK13ILU|nr z-#SLJsfLP-T4UbJddk|*FI?7Jwr67c^*OG7&2{HsW^q>fgmnG!y*cY9YyFz0_iOrf z$u<3Rve)!$lh^$9yIS_~tF}I$yL{$%k3Xl??wI@!Z6LcmqxZY;Ws!e$e(-Mtr*e+> z=Je73>>l!z`)^>!f5pfq#e-8=ZT`v%YO&P%pUrUnj#|EsmcMUs0(*LpMVWV6_rAeg zRvd2Mnjy8QwOwWH>4h0bJKMGXTebJLKHJXvZ)K&;=_f;FD`$(|oJd@pp#HdT#maCR z_g`%72@S4=m9drVcJ>vv6K-m^0hquTK#icm$tyQ+m)%8>!t1k z?kfEbz1tm5yF-6L52yVx%}h5Of3~Z}wIMw-BiFs#oy?3*_@aAS+Gi(xA!}ONx6;0l z_4GtDKQkXwzM0PCpPByC^hdLECm&7!ddB6GU-#`eq?a=tvpt$DbfnRP_u;m(S>lCZp||*WK;GUn(z+sP2J0ZlP#h zZWrUenB|-Im?!rLMyN83P|=+S+~MN(N#VQ0bHdTX=|(Dz&FR%V#Yu+ITgVYoO|(5` zQr5VUho^^6tyWXR;<4$6J)FyyLu2@JiK^Mp zMP0o|-bjW}Kix@;rREPbu5gFHbimV|@0}dJC%iB0MWphlWc&q688Wo^=N_QsU?P+^ z7^ND%-~lhsC)9;|vj?M@-E=o}VovCzW9L7(<*?2p0F9ORvU~N%%fnUSV$Pr5$L_r} zEa7l5ThKeth#1T$>7t%_+_nYnfoLqRcouI{_p^K1-1GBA3__gDHwm>;_P1;OA~&H? zI?L-8SC@qSVL>SlpF@3qmk~dNI#Axe#LI(=4utahqLUB>?&sR&JyHH0*~~dM`y{9~~>~ z2dD<8y-4l#HpKYiKkI+FLtM=PF>C%wE`o$fYcFzL$DiZs`1+o{rg*@R?}f3|yz-<1+B4dP9Hv$rPcJ zhIWq{+q$Pb)c==`E5c=nJ$ZX$*Yx0jH{$ZX`w=C1X70}W)}bW7gh_9i}BZ((yw z6Q$9j{Psk9w6v*oOM6rMmR}FDyLFFtztHCyu8+&}`Z2fXwPU*H)nkY~c>Zfn-kc;| z6EhfM-VVeVSA?e-*8g^0{bGY?bir1Vv~cLysUm^XPX^q8a34)W0bA%&s)t z)AzCCA#Ekgn6=FCh++&V4Bga&d2h5MKaGzhhYyPJBZH;&h^x}@d`RD&@8H2kW_1(@Nv?ewr@+%ab{n@#|6y&P=5=8#(H@)bN$bn) zPtTdwL+D$aKDjTwAmcINl{{TE4vXtzj1a}q?pei&Jzb^nAnxvV{C%VMX?{J3zklj2 z-NEnU?;m@G-poUKlL!0if%NbmjJWrQCqIh%(u#TP+|#!2g!Mh`(NBe4h8JhvcrP4m@!5~h1Nc0Q z&m;KI55-2Eh~R#9{Aa9#?K&_S@f;hN=O)b`J}7LM##(y5bx_1+ns3%o%r6E!#tO@t zemz?o%>C8mXwM*fb}el7Zv#0wCDwY&2EH%;smYncX_pI=)lDQS zZ0Ih)3IMGFOvZhoe*xzE8IZJ0lBDZbMD@P(Le`_r@3@ufZ{}e!lCr)>y1vlmjNp^f ztiqfV&^*c$rnwZ&DJF$aeIwmiJ4Ac6X8#- z)Av83@0CJd_d;mAR`2z~s|SuC+7vSZlxSfzAkASq4kf#EZ${5mFHnw}cNyZSol*S= zQs?e%*9!f7#LoKc3mL2*KH_&PpLBamU(m3U5=yWqJLb$pOqJKuF=s|kX6aOX&I6v` zb785cCscYtPcCq>bQ=Co?ddO_g#QzJ&g%=Ec)M6X5;}2;|NTGw#Ta*F&B@!4Z|KBD zA^LkE|2rRlvChQrYy1wT>Rh+XXmSPBAj>a4los~F!(@kZdw)K^`ftB3tE>2VHp7}t zLAZ*ccKDd7u}M8-@2sMy5wY)%o`3YvyZ>l9_Dbl)ln~uFBO$WCjwfi%Zs7s8m9~~3i>`3V$ zXdFI2thIZvCdvw*LZ6;a)?QoKz8CRW#*{C>muUHg$vPg*r1fbYFRr7rdE3CX{|K!c zlb(DG>dvEjH}cOsOxD3dj3`O2=E;QjXNrDaEkN+o`7pIip1 zs(sF-+F?xW9I((H@@+Z_?&hBmu0t4KLQLzJ!#+4QhkbPF)F(bT^{V!dQ{9t3ICUxq z^JWiBig=9rEGwv!R!R_O?CZ$%B$?;jBUo$j?mUp)ee1m4RL8p8=-Hy&A06A;+Ah9# z8L~j(C$G$8^`Iw6YcXuT#@@ocq4L~OvZl}}6%}=B%~;Om786|NXj9Sy zo58LcMko<4Xl%LZ8QSwPw-n=#oT>+_B+fJoj5M)4y*(>sDp7tn_iOS9XM3WDdD`;! zE3EWn&rLOrID8VpKg7u5x)!TEOe_kC?+F$4;tt0b?mWPb@*SHYcBeRcBzow?RP0Bn zwM*^N`XYP&C84S7Uq|Uh?aTc5I#?)1v36Q`a(G&Jxe=jdz}Hb<^Y;Y8WtgW^{B!XO zp#}O2htEU1-CAfw-v89WJnbFqZtZdX{xv5b+)BMmW9MR}ov!pfp#>Q|h;q3_LnqEb zPwzjX%@V%cyib0ZBGV7b+=xq2iy4=MLq<>Rcv9P6A&m%E8g-bC(Vq1+Eg?ZlwuMu;5X!S}&{A?f#QPSRnqIG2$V_7lgj>QS$xPtj-iCKl2 zx|Hs_GLBa;nsJD+qZBJrrO}G8J=f+r1mFg0WIw7y!*oQo5?%NM=iKE9k$Nz<~@3$g~>T8K+$-nV** zQf}!EsTYK1i}JLemxVG5y=m@H8ii-$^+P(DV?j zW^SXc>nPw?LcO}ez(ixy4&8NM8Cy-R;b^Nl?9IunzgQjQB;g{X^2lUF?XfDWNNU~kWRE> zNTAp(GhfVRX#8bGv{Iqx>-V^k(u{PdW?c6#LEYtYn?WBw{}Cg$3%o9cSLeK`HFs*X z3{pobODg`cYEcT=sQYWh(zvWb~)>XA(g=MIUnY43YGb}V8w^sq66qu+~BR%n>)q8LdYzcn_) z(JwfM(R=Exp5dl=oX1rn3Lh#N7Z6 zzDvwq(v4mqtYiAG8HV?nX!!_p_F?<4k=nqotv2wVyba_XLf#?T&C&V%09I8zhuO1T zwskOb@+8UnjM=HDQXIs4t*tMW9(~>LH#&BC#28=n=3vEyuk8tEV4cT3FjJdNMNgZEeL1s&ls4>kv!u%^2Q0w)#V?ft!`_qZI0B%5pz7X`#@Hh&8-htwx_qJ_vd7! z_2*=7S)Orx`gHB$`BB%=chi@5vj^r!ug_z%=FQUPyDu&ubYFk$XeN5sP2uvcSqb*_ zL*@E^r6n5j(xTde%$`{ZO}eA=JGykowICflF6quX$i85fd%;UbGZW7az%J3uSz6+` zfiw+gSonXOWa0liqwWL!|CU^lJOoQ>dk*xz3EMyVEdC1LJF|;oq)dz*4-94(PIY&}&CemN)}O0g zIs2<+M=OqkS1)Gy4?qsuRI&D*>Fu)y)1s3PPYUPsxr$u9^O>txpFg2bFG}xy0DISM zv%gpNR>fO63@aQ}dF%2r3$bQ){p&|bPpNh^jp@3}m0Tfu$0V$|it$0TH2r?|W$p1< z`R3?3!R#6NEa8nBu>_(x@{PJTJDkmD+Z|}}6MJdhK(yM2_^c|oOY@%Wxe#mA##rcm zr^oi6vw7c}*0&tHL}eX03$YScfR(uNDHUZM+FUKaEQzQd>&)6#tn1TR9YmY1o^vth z)#;=TVsR=Jrt+*dUeDuN8Xqw$-zv&uMhF*CPu#wYM^7O{2vk1({y$hHoMDvE9TufK zfYl+_e~Igi@FiG_6@J>>!HuVd%D@S;#WuO_Ei7 zgwHjND#|^ihhbHtm#6o75_IClOg@1J}Nvce%Xtx+#{K-K8%| z@5y*Ex6e&$+&wy4Li%@DU*>mAJxckmNfz26^&9%n7N*l_6`US(M`?A~j7&L=#UjnI zR``ugTf~KkAWS`Nk4W|S1>TA@Hbv4^opX2)b!YQg4aIx8N2UmS3eSzx9A*6-nzld> zXLjSN47Mc?*IjyO62n}W&X8Dhx0PLK;Ge)(vdnojMOC6CbHg-0YZR(my3-gPz#0a% zO<5MDON(MB#hMR`7?ReU8XNGQQ?!TS=Fy~I@}|}ZjxXZqCx2Z9U&|u-p1mQQES#p< z{+}WX5Be_iB%+=jk4F3Uyb(D zUC^J~vvmeB6MYUZ-2#@xNz z^8R*EU-UZ8UC}(0<>LemUKjf4z6-LqIe>#NGs6Ze!Czfh3)PPwPoQ-xYn_cUnwo1TJM?tYi+x99)j z*sXb|4(h%qj)qRm2oa}J_k3bZeVQn=hO_g4XD`{E4NSE9oM;7zhC3$amv!W~cQ(fo zWzqb-TIa;#g1w^8Q7@x*LhY2&d-g&?+GECAh1pggJIMQIJ4P*~4rdv*!HVu)PiG<# zjfy%g*gLUwXSw@DfgT!|sP`q(pczRqYm-*$?Y=ir>7AtW?q<>&J{i4G>%<7m&&f92 zMC-V*dK`1I##)l9dDDB%QxxflNZLN!WAp2d$B1y5X%KMQbxhTJc}Q zh^zW(FXP($LxjY z;WBoFHCEB9i!mR2!eUQWH`k}ICn5HPHC7BOc%qt@&KS|YFxP_3$6d{vkC8ugl7*%Z z*(=tdzqYRfyUE1S!Q6drZin##|Vo1>d($*IOE@`-rzpsBv3nEQH)TC6qbZq!j-1D;dd9;t~Xt@d&* z)*OXzGS?iZ^(^P!nD2P=otMiyFbC=2mbjmG`q!NN9O6I1VyE9cDKN)6c|~=A$mKrm zaje*JPPeok6>vmv9;_zyBMzaR2s$|+%QO5Y3{C%#fTz`L8E;dqN;JFykj=O zj4KhDBQ_MPd_11K#gI)Js_BDPT$&CWi8LC{{fQoDdWhmM?d1u}sPj;bpOCZdQG7&< zv*$WAO*2kun4H^q-=P?YI7Oc_>g_9bz0uyC;RTf02DM?TG5RlJf>Yl}Q|y+8H9)E_ z)4Hbi#3wB9P?sE)QwuRmpXM0v-CeXMN4|xAOi9#pE*n+WWhrEd7@tnMQLJyrG*}nH z26s(@zu>evzE$i;iYRfiQM$EVlckcGQF12cpU0AcBb2_esjelC{WT=#F`!5iXP>tp7ZOZ&Zu8?fJ7+~xL8 zGWL6Cdo#Hg%{MIV;j>}dFAf}8&|b%%6d9^7&yVpsMY*X)b73>Ba2mH;daoNh5~OMA zVVVb;hwwN#ZQj({ghN`j6r9TK7Na^}OWNb;18%bqv=>@?TxRQsEbhDQbpq-E zra$8Q0L!QM4cDjKj(*@lOCir&e1v+IamXyv+R%hL&*r5{8IcDsp>Dq?=7AL%%B>KmrlCLg9@-P(DNc22N|jIodWmVQKC-xNFZ_E~{; z>8!xDI4j`8*?^01R=|sM0)_a@0iKMr0y#J0lown=V3#`fvq3182=-yIHGUYT9wTIhfI z)i>Pzdd8%M*i+-R=IS%AGQtIX%L9A#CmuJVBLN@jd*VsYu2d70Hie zV9x@rOu9p!#l(nCr1Q0;lkhw3ht2laPNyCm-Z8gF$N3!5+k|IwaxnB_k|b-Q^H}fH zBh+8Lyw0B;IHfJHcBk2XZx_ytm+KwwSz5u)q~?i6-2<7r_Nc4pGBrxI60(Ziv+bQ($K*=_Oc z=92YrE_fzPA%2W(Sns}VE2Y$Ncj6R{m;s6x}gXCxAjPe9=G#6 z#1&CQsvMq5H&W4mJC%-9dw42wWv7}lLMkfhUaLHNB}<)?GL_Inn@3jE3_a*S=IRG> z|BXuRMyYj-l;X<8udne=cL z_+5V6s%2Y^S^W`_E^UN#=~g=Aj%z(U4brl3g)_S=+~HIIvKvo@+>NuUe5+q2GyYN=)5xgx_i zR^2!R9*sO3eT9RMPFGhggEv2q_(# zRkmlsoV^F{EZ1LHbMiyPq?kQ=;L*@;&^r^Ss`kW$mB?3|s@hve>l-*lxRQOAo|*XQ zn7G0THG1-~;@O?S-3HIv zvj06sV=!rxYSmmwrCG8phdjx6xo(%52>bVB>?!yO-Sp1+d@4$>2 z=O)c(&T#q!~G5ntuTjGb)kVZhf@t9Xb% zsnCbNT2C5kiDH>-V~k2OPGpH^JZMHE#vi&$GkOKBWhETrTv~78r$6;+?YN$Q>WZtP z0Un)^CD13oq0S)0ZUg$0waY?t&t5}I%p*_;#OY0K^bQRUnp%_iMqk7x@s>DdK#jC! zkMG!}T^+m-VvBqoX{q}(Z8cc;YTFu;gy}~U|Ey~h(|@gl&U%U;!gSU%1OGetH9cQo zV>iD?=R)beNGHyS3T)7I%t5(Kk_)1|B(bY{yZK00@5>Laj6CqBW; z>AFnE*dC!xBKi-j(SN?@fh4RZ5o>Ho#%t)BzIHVdYin(aB;)if5y#@dS#x|-bCbm* zHns$vSo!8j8?PT;SIs-vonWSChbRs0pPKu?h$;EJ%bbsxaR=3Pnuco8_+OnsMzPMM zUkxj={04Cpb3XAmmvig*C$6+yPW=Dn-?UN}E7k2^DvPPLC`P8v@QeFy4-Oogzl22r z@fR%#cv3=VWBH{l5@eBck~%xRUlNfd5!uB`l~~nd)s3Ko6Hm)iIq(bMEXt%uHJy$3 z134LYBi(Qx(6zfY(lXtvGsiCxy}ViQ7G~Qrmn-O+sWb5l#xx69x19WDor&T>Hpv&& zV*FDiYBM>**#8QxMsCPbgEw+EQ}H61Dmrd*MU1X75}%+M1rv#6b}4f+16lH!U(1;d zQMSE)4OQ4JQd;Sq*v>=qaDDk-r%!QWvl@jl4RmI` zlG`a=ZZ6^)rFS|ACl)RuT`s9rUR6`OuI#HJWfOKN7WKkAsncjq1u{fMIsQWPRBcMQ zwTx0}pt7!0C(&VM#nL1DuG6F11~E)FzOdVo`B&Tta1+qzD0wulRvaM(|D^oi|N%J4~yP5J|(OeBW&(YRMDU|{g zn;VHmlTV?qq0;b_306y#E;LOO2u5%}t?Nww;GSJ%r6C&yw+mrk86>qJLV3Hb3VT{s z*M+Zz9*gi;d66p|G?CXk}(8T!a=IhBf(h23~kU8NpBlx~-*F$*o6BetFFT4OTp zV)`wUr%uA;KSRsVGhCVO%(P6rSS%AS_R7r4oS2cFIXR<4&*;=McIp|s^o-ql#%+4W z=k$!*^~^nb=3YJX4n6bpdgd4O%sch}m$>tQkD_S9_`7>Y7es=Jh!7PkP;TI)j;eQ+7ijYgT!9V-~xe$U^m$CSOAACCq z7Z~t`GR~KU$b}(k$aDvM*B;p|ED7WhVcCzI5RwDPNg-)LP6Sj zstMB0%G2PmjMwcG$P>acRnybRW5aTere~2Shw;U9_`&|?lcU4V!V1$1nEoOpmyt+c zPG;f@^)$VRObN>kn!b@76^?ze1>$dKx<^>&5*pH>2>7mA$e8P>&bUQ@|LFGCf9}J15JNO?i-d*$P-cZB-+JS zB+lQrB-+mwa&Aa|BrgcbHZoP@C-StgY$yALWe16q{5y$X$HoeU$aeG~av;7aglrxb zjBO&bLehYo9g@9BG=hd?GpwPKiLgc@t{Hi5NDd?s--65(If&dJ-+o8V49Q_6;*TT| z*M_`2ByCAFrgr23Vd+GooFo$acO_edc@L;qN>W{w^TV4=*C&^AZyM{W21MuOzPs$u%T=FCwEN*OKsg zBZ*FT6Pbv1OlE}TF0yx6mXagFaxV#gD@gczkem^cmE=Vsd6dNX^B9RiYYhp1Pm}Ps zmW00-NcdYvqI17UqF&aMeZukviSh4k5_<2DMI!H#Z-?X~5zNgU6E zPC6tHkynd6Om+#&Y7&F{W8^_$d5XkwK22VSahUuJ?Uvkxc1tcsyVdl16650=B-+E< zB-+C}a4&=?x@wKGXCj^4pMnsp+rCts(hd(_6@GA^AzuKa*&`J2d?}iGE{+ zz?(70Aa4sv9fu-y$xkq!AmOhOc?X7Y67}0u)BBQ$Yp&@7$qzz!n;{l|F!?dswWg0C z-^2Jz-i7g(Y>p`f34ci>`d2cEi{UY3YFLgZFAYg|av3h!3ZiHl_#iSqkv z{z>G6BIzW24k1y`8JeF-BK{Q3Kb6GA_B0anj3^2HEb>( z{p5Qh50IE=J)-%mNK7IgB{3gcqvfzwrKhX@=c82n*N1EVZUn{T}-5ZSez$!@E-~z zy)Gnm$&c`bWhCaKjmXPFoWeNyjY%9Qrbd z$?r?PkNJw`qf0yagGkiZP|Y8v`NK)n8=AJGgG;*;k1BBHld$UK=V*Q|iFz&2{4+HF zOcM25qWNc$ALBtXiIXys#C2f`d3H$7CNbX6B+)+4C2<~RlmEjdh(x_!pxZAbH)E

n@H5x7bNOyGl@y~mt;~{z9XUYJ^3fBleuB}iG=R2By@L>(EXEy zu2lw$y35IMz@b8_pzjaJT)vunqN#N zSW-eFe!Qk9kcgYA>1iZ7<2jn1MWR!lN8+aFd=mR#MB+FWX#T|{bS~HYE6DvVxspWu zwIq(~I?cbHMEuQ~e~aedN}~L`G=GWa-%Y~Da?QVwJiw9_WJBDylJK*NL_I!A9%#vG zaxZ)#wr+n$w?9kbCT=Z>@?O;Kujuwy$yS!ECsFQOy8T_<{vLU-CGV3Myg%0MpX&C{ z$U`mJM56pJHT@Nd`0q8nh1>`Ify7PZ&m`h^kT{+{NwgD-3o&RXVG{LNi$r{F5_%0t z#5W=lzYmG{rX=F`C6B-tM3MEwav+KLmL%${6?qi;1Bv=POw)&xh;KvUrnaqa??__* zE+oo3hD3SCk|^&u67k2A*gu6td@mC5eMrRjClP-ViJRnf67!KEBz$F%5lb@32KZW0 z^4E}@N_Mp5G!hquD2eeRi^R=!HhElF@=26iKwgCT6N$KSdr7s=~2y_m!#=@zoPCAX4a zV17j6`m~gU|9eT)+X@o(_8^JlSV>}he1uG~WEJ^wNS+{3e@~H!dzM5!KTjh51rm!3 z>qty~UL_I#I*ItVNW{NOBK|$HFWNhqi1tpNgl{z_G0y#ugx}31{C-Ws?{_5p{y;*1 z8wuT?NGxLfOk$q7L%07<4zlDAvKHn`bwHf&5IF=Z{3IqD^+@RLMMAG3In0tqh}F~`~D;rLz=Bm1x;>MGpW!6pP9@>% zG_uT+)5#yv-bvJZ4vFK*CsAGjIUVhtM7hNz$}J_KS4K{-q@3J_`vnsFPb0Da3=;dz zBH?2WiSp-?(=0iUtP_^`B+k!8>id6HT@C!Mo2!@^k-ytST<|=OA_UNr|IuWOm??v z`X{m@)-N@^gXCnFi}LVekuPJtN7Hpk+|2By>4xMhSohI%0(mRuJDNU##3a2Xc`5!3 z1quJHNgVePB@d%aTDP>Tjs#4`iSsjB^K&#m zmxSK}%|Ao)&m^H=qWNcOekqCbG*R;>Y5rsq=WDv=&mghLIFrQnU=E3XcRq=FxsXKr zTtK3IUP_{#FDK#q3i1KWhe+J_T&vr!BOkHkdNPFh5ZMCv%j9ZY4>Wxj3H_xc^zS91 zzk-DR{p918JV0W;{fMSlkaK(!%`!3E$6?(0!4F?kgm8Un8OWI{AzxZ;+U8 zzpLr@Na$=JpR?p+@^#z~kkI{tgwAI21xvmpaozlmM7`mCVkd4JiSmCTFX6u8mwXk!s!Zahyb%fgeMtCdNJ2lLv;S3yGWXW5}%-|4EGF-N~64|4A&e zq>|^NKaeP=5BVPY1Bpe20pzc^A0Xj7lZ5Z#B>bLA!tV$Yen*lYSTc&l{3C}%edLp< zuQBAumW(BT#(am|g!vAcf%y)JdYV9@yvZaMg{F}xX9kIKW|Ci6at?__jkzS^=aKL? zpM<}QN$j_f#D15NUs`fGiSu%erWcXWxk1x6l4*EOMSg9`?V7%uL^;by=-x*{cLn*a zCHIqN84~-wp!w^_A29xt{W1QN(0Psg(UR9m zj1TW<{=4K)mb^!zU2Gsx51){zhfO5*|AIuho5^3${z=ROza!!I2NL^jBeCBvB=*}* zV!s{aZ=c%( z$o*`&TDMza=E%?jaGkoJ8DxBp&LlAlu@8m&8Mzl_VDH z9wQI2<#FBqGzp!xBy?UNp|g%e+>0dkTTdeH4H9v0lZbnV#6zNY$?x!dfJFPT(WLh&L=T`&m-|r?gDZH#(xs! zUqYT~%cbPInEz}3Rb(;x1Bv+SHNBWb+%1~Em28D6Az5n65)$$Ek~psAntvaO{T|Z% zheOXB+b968mN=gEV^@-m6*;d&Cs@dkp|obw){+Dza1pve%JgzNW|HE@eKJP67ga3@sQNh{Q8>TfP5O)2hHC{^YJ>J z$g{W~(EMiPleQc{-huu=K8@=G`7rte`K&F6>Gq>Zl;1}4+meXusQH~Vzccw5?w2*c zo8})&;^F0qn%_h7Q^+T9f1vq&G`}zTJnj!Pf1u_MBA>(cLi2}d{%{fxK~LBG5#)2W zj3jTz`xPW!7RVv-Fm^2YqAdmFijWkMIKE=?W&8pexilo>$yaTeKt726LLzP&`I;?f zlPj@aMB-(GbIFHre@r579{Coo7v$ZzUXXYR;SzEc`V0A%bsyeH@2ewW1k;F~1w2j3zS za6dp|UGW1F`)wfM^Ai$2KPC6Y{Q!9z#(NTRUz4cc??{}dA4u%Cjl_OGk^AF)2@)?) z>>%Oqcd`ZU2S}`6+Iz?HYmv~cOG2js37x&jR+#^g`{Ma8iTUupB;uNph{G$G&MzqA z3KHl$)wncE7XG&*SS};mW4aFVm!pFy8%x|3KgZ);!JY}_v+K>NJGahxwa>3LFML7h zLVJOgg%G==8tM?Np+hU|@Hf-ZhN|(Ck}%P+)LAWc3f2;)gB3rA<5Nn)wApU0B&&s_ zU@h!dVIcOmHd7L&(*m4iVT;{OU33lB1skXP=~<=03{_*9!5T}18TaRNeCU}ld3K#SwddA4FMNJz9xAG5LVgzV?Nikc zYAMKy!Yy~jk2A#NSGJRqFgXhWHu{)zc|1K>JFP3sVAk(k9;+E|dL`sKo<^ysk->WU z+Z8hR??a$_g@iAsnxes4GOLMibk{H}mpj!2Lyo7MU_F^*5GDxda`7?f47E@YtOc_% z_i!vson32Acy8!C=h{7KWWrRZMvB!=QLuInhXwa%KQ!i)gi3aX7bZ+iNf>UQuC7Ye z6@J?!$R2ODo!&Kdv6O@nS+H)GtEaMHJ^ihVji|YcO;AhtrIsM8DbYQ1U{j}>stnY< z6DDL~n>|(iObOPH*|wd5dP4OB^>np!cCdE1yyyO40Fo^HZ=b7W&kDBeN^?J_Usay_ z%~cz7g0+F)PO13mfltO9BPC%<7IN(K)ya9mIyn$!xj(VV@Y%CNb1>%hNtlwCaCR29 z*%zpldBIvS&rL6so04$0bK4Y6nBmx%uQo0W*2cal+Wk2MA9!w@8p%S!zC=x29IT0b zTnFF-_#an9y|=$o4O|hd0kf0x{hTcPkG~fcn+{yP=gJPdWnZghFWPfuR}4X~+!m|{bE4{0#WdcY#)hXm)xsUYS}=#F*eGcZPfOIqUBQ|# zM+dInX5oMP9xZ!muw|R)z#X4)y>cwvs}`08Yr$-aF$+dhyk9-62-bsH4LltQXo_jt z6dzIx5AHb&iLk&crF$k;s)dJxwa^5`x<9cFS>a%nI(XzibFf++JQ}P6voo>|vhctC zxR(9ce^B-sE&GXJ%QhF<6LHK{7TVXVi&y^>7g!_Af+zb8b@6(zF3hV!U#Bk2tHL{K z;_YBfm?xy!-%rT<>f*g%U3d%$AF6{7{xb&~)WJu=IxsH|vD=6E$h=W4d>pI=voR#b z8$+u0i_g`?|Nc`KU#g4E!MZS;WNp-iah?2H9efq61M_S&j-L%&v9pk}zf~9C>^T>l zHdYz2e^3`&f^}h@4c3KmHnypQAA@yp7)o`2X5&MZ)!j+uT-}}2Ul(_ORa3tNYsy>+ zdIqL?CQLG)!et@L-l0~u2W!Qg(Nrt|{Gnz49&FjIaGdTBF50Mu3A5|YsWZ3sd9}_D z&kJ4PPH_KHJAVdir`oCrS+R8(d`ZG7uo%<}C%lHcKRxlGVm-oLqpYny@TClU%14jt zeAHDRb%OO_E`&J4xGseB)P<1xYNKATHV$&n33!@Q9TjWX7&Xq&Asyd#my3;dgJ8{= zGmUgL<93loYN27U7Ro1%c=Xr%WMKHWPvuGVLIjS8*KSz71Y=Ad+DM`Gqr$kDhaX**aF?3F8E*! znv=4SwwtRDe4|N_KFk?kTgQjKh8F7=_;O3YR;(gLPr962wLbu9l@HOwU5K*sawBzRD)Z(_xx89OdG1 z0!(D6iNnw zu`paM3=7tRxezcL7Pw+p>4oqtWZI{y8GIvJkUhg((_E?b;f&Vj;a6WK*{38-OL5+w zf6g(LrKY06nraOr?$0`WFs@~(3FYbZRBmVLib;-o!dJfqSy5)cvEeBT|JwyxHojgi z$g<5f-X18|9KJ^CT(3~AoEfYYvkT91ti-!;ky;oRtOawax5Tkf=_Tt)<8=YPTlyQcHDRtUIX4LAOAi;ThXuiUFe{?1(;7?@3)RG>!J07dlv+3@v`NMu z?_Q}ct_aqJSrvo-Ru$K(34GIJkmJTqs^Ugwfkv(VS#u}_VrdIGhtwGj`x%j5*!NzYwXThBPggU`Dzy|5W zoE)!mDy91OAf8k^Yl5}IhpO(6Q!&-Mc~;##6RaDv3-y96U8!|n`g~qpJQu7Bb3B>g zxTrjytWz5=1Z%^rj85^&aNjL^NnN}ctP8WfmOCyg-^@+ao4NIB=ha~Cm~-=r)v-6U z?AL=W+gukabgII5LF9}wy<2)m&Ac6~8MEWAtZHTw@8hzNYrn5<-V4@^Ild0B>L#{= z`=L7dAXq16ui>i_RUY%#0c{T&yTd(CL=HUCpPoA#WY*t3?(cCyvZX0`K0 zuy)Kjie8N?z7rr-t$d|cz6{oid7@&2Y~`96u6DjrJ6{KD$LvR3dN5XJ@a-*G$g#gu zC*KC^#Oy~LXz@CM`H*mny7+$2xoGCpN2U9{t?J^3U|pDZTCrsS^G<7h+m=mPfG_7*u_*HG-OWXHUjT~v#2;QR|qBXKzt^5|O z6|+WSRw~!X?`mU5ur|yYO010-GZcK+N^DN>r<(aASTp8&u8#6Lg1En|B6e&!^RHly znBCVMRO4%^wwkc)KpQJZFZZV>KA4Y)vXHjJ>H~iPAjnR$Qy=xz2mYc!kUq>FDszcGgN2vA=r2Uwa7BgZJ4uP)*=ZN$e>Te?J?EYNA!JCOpr^q3QvD3nR#iFs~!W zJI!)R{42z=kYOL8M)1crf;3`&c?>HCx0d=Eep@xrCRhXB?Xshq=n$+4^A@FxQwzo% zBX*0DtWNO9N`gEeW_A3%ha9IS@Rv}6G~wApPEZfsgY{rm1fLIA9=Lm|iIiYXnC~{U zkM)jBC&4wBaKQ|JxZ__K;x9HrEAX z4~z9S5jRD-&et3{ZicBF{QaCDYr<@q?qCt0*PN;*@W*(9G+~|&KBIIhV3d|UGT5@s zX|7uV<~mBY+Q8ox+EZ1)>Ts$cN6Q`^Y}w{zQ&(j5vN=W#;Ey8(dGMwI4%hMP_8Dpb ze}(D4F;J)m&J5N-V;r^nYlR_o2taE6swgP zY6X8YEXZ0hhvw>T{m)Sw_>*Ko+Av2a_Ko=Hbgmkh6|4bsrN5e&+~%kY{Drk3tHEre zv6pzXVc<&|M{C14Pp#mOx&>*)94#s?mh-f1{9(8t%QhQjU#B%xUP!)BZQ$?F1!=>q z0yfGl{BK{RWzP?`>_n91{>;UPs^8*b_t0l@7ptEI!TK>D5nkf>skq_onXqDp-Ak9% zuTVSq(|bXl8gojWsCMF0>Z{enRl%Atn`!I`kn<~RlicqVUZghgX9I(*i<-yI>(s!t zd(HswyyAoRVl{C6o-@$Dl7So5zzuuOK;_HV&1&GLU=5fTj+$l^x2ly}g0)g}bG%Cp z;LlJ7*&ocM(jHE0sJc|TRE^vntP%72!TCiN{}z_-B~;1ZJi!;!w?N#PbP|NCIeH!Gm>BxkD{_#s#W)t>!r zTK12@mTew9eZ=S2KdXVCf;CX>!T+jd{}OE3hq%oST#Ensi_=xUpd8`@0tCnCjJQ4gxN+aZa^iZzex~m z*=7f+{3?sB2CUGYzc7Zi?9hKuc5N-Y)}AZ7V#TAbmR)Dhm0dCEuCHa+3$|>t#|{5m zkK0R4G}v<{VsCbuznsuWO*H&3O*B>$dk1U6ybWC9oQ}#*=bNaFeS)=NwhH&9!uTWL zrfMP~SQESrc7HPP;cqY7?x#NX4c3SG`pVIck4nEH+Du*SAFK=Wl#F#;n0@3RHPIqi z6J}M!+C`ZQ z+6}FJtR{9d>j0~{b)eNEbcof~VmBzrE){EUe6a1XRoAX>H^QHN7D*l^!U3A(yOu34 z3`u`52?-8hN!Z9&(CRM;$!IY7WRXIqj|fW%nBOZTrC<_9+6l}@+;pao72(Su^)Cs@ zmE?qwJVj0l$?M9E zJM?eY?f42MryP7YjkN3&k~cx>*0*E%`;jRB5G7XQoOmouIQh6`ayUH%UJw#UJA6R- zHkgzmvVrNjA?Z>pw*5LVsgB5}n(lzlNqt4Sfc5)@r3cff)Lxn%%=AejLp7bnbUOZy zj;4#49w1V#>G@1U?-HiBhvYh@p?9OEmog2#<(gj2H1yVJdL7fyTd(P4oYMw4-^0QB zvqF+Z&JM{L$_ZfdLXr7QpBs|Jn!l7p{7Ox)ClgU0Aoae|?LU(-zFD^Xw~)=kvYl)ZmN43Gee{vmNDK6vB26D{nGYXbNciYQ!bduo z-w*wPY515x!pB_YCFB*TH*#x8mXSTe@&I`bd};b6FezK)O{US~ zFlA4E2IB(xtVknrE$WBFdFrC<3)b%)mZ9WD@B=30i;QL($1|IR@AH{I7VTH_muUVf zF!?!=b>#CR?~^ZxZ07b6Xdn&2jIh)NTVgyoglQaqTN1~ePU5&PA#uD{gN$3s^o)=^ zpy{Gm*w$$&nZlJL=*T!-V-bT9Hnk-_9k_&ZnR%edLB zULBG(%*QzR3`jrQHUCe|ua9B4exI;30$HEUnZ~%ALBiK)6316a;`pYKDCcr8`4y3? znZ`J?n=^T+3Orw3Y zB@vfQ!q+Sk@t2c`UkoPA5V@Uc#4jgNFRze@dmGH}ACg5VPry@}#Nx9+#ut)^Uqzyv zwIud?g@pd=ApN}0G~&M^5x13upB{J>obkQE{FBh$G~EN+1?gLnZm>{ft#Y%nKCYe2 zZ?0^sJVBYR%vDZME&$n2uO!hPZq)pxOrsw^L}EN$qkNOwm%~5P@c${;GCd@lnZ|L; zz95dLF_@fbNo%HY-j4>8E)wa)H1_KX<`2O6XBzS8B#wVLiTF_@>Y)(ie&tMKzbRn; zKwO`hM%;W7`(F;SyqlRuJ9$deuQUBeNH&5T|2L6Wp}v`q@lr4!NaKmBQ0qPvfUp~VtY@Je*5e8Q3gZBA7C2i zXB9~O$HDv|A$gzMKg0E!+fi@dF#UUn81EhXmrlB`N^YclxuTm22Y63`K)0sxxB_#G=L?Z4^5^+mG zmj3|LJU)=+uVEVP{Us9ny-i}j%_R0a1QW{qp&@AvCVhwNI>`Myf!sft+u^?_iMU>1 z(odL=fQ-uk88@8U5jU3Gp;O58u#jB9G~#E1g7gBA=i_k_=lOFI{bM_c^BKk~ko4Dt zq(2hdkJj|@V3JtUn`x9kl*Dn3BC+30665oH68qmyB5oPjayZ&2)6iR|+c#)>3kjX= zV16>@Jy--5*U!%39WL-YHBEl)=OXBy>BC!v3(@>UW)mXp|jwWgm@ZUFOh z!}1l=s1L!{p0FP3lPISt3B491bP~b*Q_!B6Mtn~a@#!Suhm(jOMY8@tL3}yWh(BMq zUq@oU+ez%VT=Q3w*l!()_zfiDzS8s-kmuXR8^X+QK_c!DF#lAvBl0x#OU>`0`8_p% zF!SLr9hB2Czh)Xber*2=$^eD`;b^BVTqiEN<{X?eV<5S(f zg=v&i8*jc-e=m^Rn=lRiM5eL5t#0qcH1tol_dnMI<$&d}|pB zI;L@)OG%uE)nJ3OELlUATJj9@;d7I6tMX40^-}lH*nD6wvSnBrlbF+O0F%a8vIVUF z1_3)-ziA--T&dfakT^f9NyM!sQO+wQ77yN6eoo@Jzavq;9FFpjvZX%A zavOv6+k$D7b2tf|P9*j_mc)L2K^t?MbQ1HWQ<#tQSPmwgW63P?TuZKIKKw5s;p+hs zdXJOPS*zRM*6ka0`&T5&+e#uX@dyz9`jhZgL_)V5Y>9DW7Sqt5PeT7n68kSEvHvQt zCEDJ4FzG_fkC?`MW22@wgVf)~^hK8Zu4(&7wBHPjUt~7MD=_IYOS*uJKUTN*W*WXm zbNkhnoT1xGK%U2P663{uZoeMwQ@7s=QhyE8@cWALZRU^0c>d8?t zy_R6oJ(e5}a(i3mV|y~0gX^Vk@2lGf>h@D~`)J*MhHftb>1PBenYgYpAIG&AOj=>d z?M$PbWgzGE4={~(_Y{e^mq^tA+a!)>1Bv>#kH-EFV?GIT|HdGFHYHIn8O+DEcs`i) zlqFX(jkv{N{&4hTrlJ233H^;Ebd%e};(LOO?+fN*UNDqt#E&8oe*p{vn@G%8e`h}KKkBvv(asx#`FZG zB2iu;n1uOx37C(0;3dpI7vm*~au$qVcESV#MngfD3i zy?pos>8Ck~@>`QAzb(o0ME;8Thq6ey3{3jSl9f!e9!S*V>&*YulJ_-#Bgp#xPPaFT z#I`p9TVj6O38bH%B+*jw5@Hd@A+-#8bd5PvPBH{a168kMB;rkU5@o$2R ze_yw6CZQ)CK=`f=(qAK{vHuoq7hLa~GmYbEt8rZz$M&S@{!C|}{ev7|Mr;09=3^W# zXBzuYC)ut@__~=yxp#t2KV%wlkCTXdo`jF}B;q%bIF7GC>i)_!{O{E8=1gWi3d-%BL+`x$I7&X!-9{tfe<&fs|%Z^(J*FQ9!G+6kD{-j)u`M_dNeooyKo=AVgq z4%1z2nZoTTXEup)E+J9Q3T{8qmZhK|eiic(_Y8@+^(5l9gUJVAp3w#Iy=_SZ8Fx6y z^VfxG#P=W(p9?1Sx21^bzG0b0!rzU|AB5v)8v8#)B7O~t^Y9Xh`hOi{{l7_~{=Wi~ zhTF20+p%Bmq}YCqN$l60MEQr1*uMkF{dzHd5#|A4(&@HjFpd3B0qJ`z( zH>Tlp8F@aAA56-%9k1g!vuFxLM3c+(Hs@ z50Qvl3o`CQFzE=iYvyBI|Ay%!aXd_8zwIEeD}R!>&Nl9f?PzDsL2f^sgkA>{^?m}0 zdhbo5-iLxoN1=Yfme9{-`exQBAC<;{gG+JwI>nRLpfM^8kp1`;~>-h!%_$~ zxXqSwrr~=o3E!7%dJ)L>bf@O8B%6pl4>q{Nmi0_yJlH^D|K`WV_U}R>E}g{o(@1Pz z2Ih~!^AoZd?M>6)ktJxa$H%reAJi!)H$t`spOfAFk;v-F}9q%azlWi%67zD~bJX2L--X zfc2sKx^Dkaw{Iq~eJhFbwu220#Q1VTtp1vksK4GM+RJuWBPy?1?jy`M0<*0 zTmhZ)4{|(9W*WXmb9)E)((NU>eY$SHgxfn}zNy<6>-MF(eGNGW;~$A}WDAMo_?5gE z<@W#=;(A0PeYB>#X!>{(@%=SF1LS<+6sGYUW-OT03D-%cQNI(o9sZ{?jr}elaU6@m zq|P{>Oe1cE=C3AEpKCzQPu4Px`h1tf{u_1sCT_=dU<=bYj%{Fr)~L6X*u0Qj(}-UQavrjVyb9L~ z%f?SQjQ{a3!5__vWnzmPf*5{u;++rN65CFiKW=tRjWID9XOC+BairZSC*0XHwtM_z zg*V1K`%t*zL(GkutXhh*FJfcivAvu<@lPzJLb3g+#ZR%H_{aDscbi{wPaKNJk1hDY zEgnvcbBlsAZa`va+lxe3X-MLfHzKj~ z-ef8sTa&#-_96R4ACV$w z)d!aW5v+1xI2AdP9Pg|uh)fhYn(4_-6^cy3;|ZqE7QtPg$PA}SMa~i7U5?Chs#au< z2xr%Fo>Rpl^F%r`eIXuOlNX_Dk{3I(E0KjFn3afJ?o_$R6(YDA<5{v(^&*Qza5WRT z&N&5mr$U6It=x#$Gsv5rQzCL3F3(Kg;hY+gyYS*Q(@ULGBeG1S7t_l{(#RFgsST>6|)|r(=IxQl7yRH0D2xCuHPW=TwS3 zhu4Ofe%?8yA}`>z8m8Adr&i>}*lSGkl5>hhUUp8g$SWeJGVayb>rH$o38x(IVu*|& z-*!&D$a^BAnEt?N0wN#bPLt`6ou(l230`+#`ZK3V;PE70<6-)LB6;Lyr-|U*7?Ckd zf8#V2%u$`Df@g2IlVSdkxPu^nioISXzle-udb`tvM1IE=p6NfudF={gAe$7%L(6&n zN@`hbTIeU1l#}%=HZgQ6%XuwJ8d_{>=tP!GBKNV_HaT<_OQw?hTQZG2z+w|b zr?8yYx#S>=O%a{Il9}Ye7Mmm*J(eHI!z?+MJi?OMpipyap!iEH+g%VoS~^ zJ6deAXta2YNhVorx@er1%qNev*o4stv3yTr86QmzzOO}um zEV-MUWU(t@9I)gb63g%CQXSTI}*7Ut6+~{MHh5 zeUa}i`IP*@;t+s-jK@XfPZoy&kzXwNoW$R=_=4PFaYzvP!;&w_zbp<7oYKhGWXR?a zA%e#o-;#J-fuRByOsTU z5P7UEVY0i;AqoA~mfB>B&7leX)|R>?mO<)~eegJh#BxUiG98a+NGx+SB!^%bfE;Rb z=)z!bOJnjBn?o1|ZCjd>dl5?{#Gp1juP(24$t^A!i@b$pK@z_oK7hn8Xb&VmusM{YzuGdG{MhD@j_WU$ zrO3~04(+(^+A@^ZC(PqT@f(TT>SD45Zu`hqAzn&w9mX;xiQA_#61P?5 zEx1wwXp^S>|jK%P!MN+%C@`J75`# z#O?1nByK}zk+{t~m&EPhY_cAvsAM-R&ydH3cxl4q61RP1_Yf~pm|Ws^l{_)TOBE)U zcx*?egm}rq_cBKUWuL>baj; z_1vd63&9Wl%}kAb=D%)SRlOH6kh^6u&i&le_{@C9xf)EnpEK~8`?$yTD&ou^Hq1_^;7P8#JT0}@2FL;w-IrygQ`DOk0Tocx2t!623P0r zEX18#RSfB>dfN=W13mP@xKNb&(3^-j*WW=Ndgmc-f)Bkv482w!dJRYEJz^Ejs>eG6 zajw6EJ@hU{+`KAUOjgxvh6|>vcc_Qnk%*ht=>3d1Kj(KcCg`re6c4?5h?}X~O;kPJdYI_DdZ`|I2O!SR`MBE9OY_jX6LEg7 zzfExi;`+ms*7>Qff3!xNpYi!xL$9BQ-rb0sqT5YWt-r%?W90gC=f~CgOG4aKQ%FBo z)mv`p4bYhC^wuEG&+#6E8#dS9AP>Dhh#T+2-)ci|h=<-wh&#)NUU%F`y8bdf^adc# zPkVX9&>QBV_kvHoB;4S-{!aGLOGBI=fA<-Br+Vl;iMaE0yNRmprEgK(-{~HDry$Nx zdwJE+8|k63lh6NPY-xv?QGZ5$Jd~7iE3Ow|_L!2Lf*;v?d{hjHdcNXIO z=xs9e#(C&%LtLqDH&M0yARXt}XDVI=$Z!=lYLD#r~~& ze$T?fq3h4RzE-Dq4&way`^C^ZTMMpEuMQR}{j`_Kh;#k9^QY?c=K0jyVd%N*4b|!K zS4Z6T&Vy>*E5GyWx?9rt&IhhA^Qx&6`0-?N6^RUUe8A+u zTZTBd|K8=HcP`>ebi0YF=l4fL?`{vh5FWhw@izf+uD^Rc^yVVYPyhJS(7V?|uhDFO z*IdQ%FJ@lF(&X3-FL+?Qkz3UL?=la%UZrtC)9(so$&d+@9 zDnsuP54}5l>b1ZFTlaiC>Y>*baems%t%lxX9(oTT&d>PQ=KQ$7Cp`3yL!2MI6^7oE z9(qq9&QE_!niu!?w1-|A;{06S?lbhB_0W3~aemt0F&D)BJ?Ej<2XTJZ>z*|9UhvR+ z4RL<_^|>(a??n&2lM(0Ve5^C{UiQ#?A8~%#%aHkTf3JGzWh2gy-n)k0YaV)=5$C79 z4817s?+p*VT*Ue5zaJWUZ+Yl_gE&9uBf22&?;Q`lV#N75-VY4D_dN8zMw}miqb`p7 z`@lo52yuS&J~8w@^3eMMaen4&MVG|=ee9t(9dUl{KSGzr^*-^?OF*2T=QCFsdY^gd z-GMki=Qm+t+~5B^^bSRwpZlZ5hTaz*ddm>!=lmXgS=`^39(o-S=jZ-txuN&9hu#{* z`8nR>E|2^B)32=KkaYim2rPRdFYKpoS*sHr-t4y9(r35=VyMJe^uPyZytIR5a-9=*M{B> z54|0T^K(5v>*~0_KRoo#L7X3dKO1^~dFa)?#-G1wh;!$=mK77MZvAS$Pd$54TrcFI z*938X>hF9*ua<}2)rj*`e+{pV`>W%jcM#(Iw7*LYy?P#cHzCf?e5l!Vaeoaw^o~TF zpZZ&D=r#1vTZTA4M(2Ki8v| z4ZVFm^gcq|bnTBOs*ca6-w^k=zlYwLi1TxPKQZ(U@X-4Kaemt0*c;>i4)oBQgg8I` zzBBX=^3eMeaemIn**C@gwerxr2yuR{Z@(FO2Ycw%yV>9TbS~oD@$^s+y(h2yuRncf{>+e;qya3K8e${C;leb@tHv8F7BjZ{Zzre@PyC(-7xJ zZ>ynqjEA0mr@!m@M8vuMt(%A5d5H6Ke(k&BddGR_H9?%8@pPV{*WE+!8pQeW*K|qT z--#Z2tr6$P-?fHbiih6ai1TxQe&pS8f2kgNT@mN!e&#+yFU>>mNyPb?|0OSt`|IPO z*Bfzu)`uQ9^!j<|z2Z}^_dRicCwb@%N1UJY`?8@oz(emNpL#==#r+NP(91=fpY!pa zp*O@s?@OP0qwbCS%kzA^Mp_0anr zaej`s?TNBF<0${msxD>7iF|g}?VZry$N9@1q`i7a-10{rzR=WqauDeZRl! z?>xl0{&GC@u0fn1e~li9>*aaqwM3ks^SjW{8{?sOGvfUC+yBA1zXA`vBM|3jeQlAU zcczEl62$o#pAUH`?r)rjUMIx)xnEdp=oNeDEkm52`F-1m|{P?@y(3|0*_cY>4d>n7*N8|p^@z6^}oFBdW4ZU+c^qxkX zpYt189rriKL+?by`59kU7<%V<=skrvKlAbKkH!7X^UxcBI6r#N8+sRd=)H?LKmBdc z<8gl%dFVwE=coOxH}o#{(A$VOKlg*fpNRXr)I%>HaenIW6GQJZ54|4{=coORTodR{(9pZdL+@I|`RN~fJrnnLi-%qd#QD*?$k4-*lJisD z^O@^?>NR>c?hi{bHR`oQoF9J|8+us6s8R0*#QEvJ&DX~L;g-Hey`vH5$KSPv9&T}K z)VmvTe(q;lKNt6hTfQ3gx**O^|Gm-B!>v+{ddq$4wRk@654RXK>a|6jpZdGr(8H9w zM!kCw=jV72cp>f&Q_vdqjzXLte~Sz~Ov!50TY@-0{`OlJ_lGG;je3V8&X3+gLl2ki z8uf1Wsn_VmxIbLNYSe3qI6wX_F!V6=*QmG1r(W%s;{GsX)~L51;{5oVW$0lDsZnpC zPrW}4J#?uW^%}kG&)*cpxz{%|u^RO*K%AfUyu;8#mDi}(;1z#*(-7zSgLI90^AYFg zeEe$Yz3QP?7aRQ??_|We{$BIYn};|*{(ds_-tf??wcek<35aw3z2%`d7jb_4Z8h}X z@zAqT8Gh=o3~{c%_dN8@^{Kbb(EGqcFZ{Z{`PEd!x&A)#(7OH{<^P=b<+haej{X3q$V<54~S}>gAwQxb^p? zhh7=t{P_FW(EHj$?|a1g=^t5d$Nhclp;v-9KmI;6^uG7d`v!4-{EfsQ;MU&{9(v;t zR}ve(EB#w_{puq_??(^4ZxQFm->7%v{(kb%D?*%~`g`Bd`^7`=E5!NncRB_=xBh-=(`vP&ZDxHZ~qU!l5ct7s%4-dV`h&#uJ-gZOpFAu%?7`*-5PtQP{ zTYr{*$y;^zmlq?>PyOvM^zgN=&QEoE4Lbh&b0@Ll3=ai1X84elYa*_RzC%arUD(0dcOs zeLVE$`qbND=p}gQHQ4BH{xS=3uD^Xf^cEt{&+*p5B*WF)-$QSI#QAx?b+Ms$fQQ}< zi1V`^yYHuQe+PQ#9fmkR$GgbTJIF(C3F7?tOT?tgt-n@=9)H&? z>EAbys%PZPLEOs3*!Md&)O?Ot{9P3tUY*?TVOuUXGc=aJqhRX2gh6WTUNOBx4S$i2 zosLN~emW*~>e?l#b5d92c5w1z|0Z|o;-oqyB_$_0pR(%DNK5Z+S@FUx{56Gm3SWO5 zbtuYwze-DTUK6Lo;@0$CXb6z(>cZC#^n{2OZ$TC()Ok0BQ2%Z-!h^FMFpxMgF?rHH zH*fU#G12_e>~Tnx<`w=ugJqk0q+|?epIu&FS}=Nid0ts;rwU8$p){tTD8D$C&wVR$ zoMSitF{>slKm5gC+llA>@Yfa zuj72hd;N--I8uh@Sd*@(|gjqRH&K2tBj`O5O<6?t`HUqP;% zEh)KUZs*9vg8YI=`^dP_2q`X$lxLTY$ty353{A=ClQuMZa=+BHUXe=wp4=-^P*k2* zT9jQFnK&^wN`Yw3*n*NMTYhm-`y4c5w4rF(MrqYI2LL`!9ZORm&;44)Y0jLMvv<%t#kj@$-4b5$LV$*I|vVN z^!T!9DY|QPH2PmjVRlhobV7FF_`HgZ6H5!q^QzrC5z)^6sF;$%JVfP|MJHyT8Qa&{ zTADYe0JT)=6yZo#&UVD(`DJ6XOY?H0p0d_Df8Sq_%03n2NFr z3iC=6hac0vYlrq7+jr_3NgsGhVt#RHB1Qpe*RH5IIE9*WuyF*fkw)nSe7yjF=v-7!AV!J_O5t~<(J-RRt7BCDJlMuynij>DoRaY{QHs;lZa|mb$S5B>e%xrv7Z!|08!5^!7?ap59iLO3&(YrF3k%y* zb3$P@b)vlo4~q`YNXtwcIJA35&O&qvM|bXs@*NlvB~DQcue4 z&PJr6z0*@NEA11_Tk-W3U=Z(k6Z3yJ&WtWe~ zs9bGk#OSO$4TxZT_Z1WwlUJ07i-5o2lI%i%fn|B66EJbv`H@7*ipQ7c`0yHw^KVz< z{TtEA)6S2t$}G$6>(!h`^ORMcoW*vFIG2ds?38UQ0Le&B{+J+ScYh^JENjQR&)sNN6$3b7uJUf}v~khM z`0@fDS3Qp*u5!aQlqZ(u2T;T484&h=rTmx9ch8x`ZRM_20R-Gh9Pf$#-Bma?zEqO( znCH3EG#{7um@wC8qQzy=?A+{<^6c`0;v#ROyjR|NM5J(HK}kDjIVV4RXHzIjR@uQx z{^Md|B3K^!_j^XNOLMSf;B~5MvKuKY-N{A7YtKk_$xg1ro_p_nMBM4_Sk;@blUC|W zBl+J~pTB7m9$h1jOr!)8(Oo|%SF5;uH)s{*l^5(}fc8~Qj!vYcq-1w_ zqE@7&xG=l4tZXNjCQpOAdVss*z$!F$azHtGg@xmB#MRfKyETGU^2t#*wUb!q8O+4u z(i*0Eu1cgLE|N01pI^;L%23~-v9)*K;d;UTr|}UiqNNT^!zxg9BX2cF>rM=Gzevy2 zZb|=s=RVzP7_>Y}hTDGrtI_rA>=o&o)~#cQe{6SH&-6i9a{h-k4_*%^tW@ zvBHA#^1{6Q8YT^fq8k`-Khz-2$EWPNH7QnXkBlkJ!xCIxcDtOy0({t+Ue)-j>3_Vx z*8*3?$Wj(tw2WD7SDIbK=Pf%e%6aZrd7mJ4B6xyUjz>}B{*|$RR1d}3HC!zJR%3|7 zO4y{ySjY5fi+jXs?w^(NPY*!*syof`=dQf8#;JVOLw7=BNAi#N@_8&p*?h)`#gKMr zj=Ge()8nXar%KH-7%l&;vs#0@P$TY%?l*Wsax_0DKkBFNdYHi2H@as*m8S+3H=RZ^ z*oj6uo=*R}vlXih`WWh~J?_MaBN8dgDJ>}3^`j~%N#wDEG@2h;Kix+EabC{w=b`g%vk)rvaX~C9X=v96k1m z5}pWq`}=#myV|D@ldIpoVnEu-W-QHSm$dV|vQI&`Z%8T!8 z)S@HUE*Qm~%;fx<_17Y+sVzQP-)V!YX+K;MYM7aL`u4tu@!qv!>%V9j@l(1hweE9J ztFF#;3`kBdK6!9T4GRes2UuP6)UqS05b0T5T#gB1cFDgwg_Z3XVv#;xFUtHQhrRK} zHs3P$coOuF^!g3%n;PwvmxGtp|4j?1a>xTxQg??6u0Oj$W*}aCt8OjsAJxym;WbP$ z{*lViv3!$w7wq)JyDE958O4||*Dzi56&DHhi>KlLe9(<6T0yL+#0 z_>$?>H)N4Hv}01V%PyQ~O68T0#as4yHQaIesu#*& zW?E3wJ9oZCCKQyG^If6R8Xji(6G~6pl`0ur!(#_uWe+_0q-a0BJls1abyr+e(uwr* zdUeQ`uZ&$fs?5Bc@%Z(F8tzbi8E_>cu|Z)MPEdssF2X6hLuY7u<}S%N?~g{)vFx~; zWFo1l18QEG^I6?-SFW6M&&1dN|Mg{x10Ns%@K_@Q^9sg{9bH@+&B@LgyDOLTN~)QC zQ#vIjvxME{b12>!KC`BGjQ@FMjxNL^b776^mH%8YuYA((I@J8JWxK5n<`+$fj?Lbs zsZpg9TUhM;aua@6siqfz{(04n%Prb%$4jk9{;pjID;;o!prh*b;_tsZa7WhA##;%c zyK)iVsd=XWtS0F%e(k1Vq`GR-lJFZ|K^9Wx`R4y_Iw@`;ksz9?dG;#`3Zzq1TN2*u zso^z&-CcP&xLuoEW|~*7YMY$L!v4QF8vM?po{-(ugo|>cC8cXbXPp7LS!_4t9chHAFop;@A5?ek2z!apu1oM8UxdY z?y^A5@3+Rgi|2C|Tx!dTbIz>s#?###ao@VC!SdhY-1o_&{7!^%(b(_0?QG{fJgaM0 z-LJ(}Jk2heP*z^!FB<4Z&(%flj_*~dKYsE&O@hoA?5Fd~c6~c*iH*d*({;;Z~J@M6RwuO0oOhrI+HLDE^+XJbT4v z-fN)BhEEffd-#9OR9qQ_T#mQ0~zqh4jxjmV!51y6ER3kvj zEc!~kR=L(D%F4_km9aleK7Gir3WeIE8# zqyaq3C~}Mm?w=rd%=xxFENWH9AeS-j?zH>iSlPC-Yk<-n8OE_5xQMCB5*|5~PAUQVU>ja0 zhxaZC&+SsR^;6{0UdVhRpYgafSXIe1VXcZief2K7wFs|!u*-`oWf;d7mdN8&&hw2y zcyWGvp~~jQ2jj(WTteqEdIu)lZ?P)NY8)GzsH}OVzPx0^`icbZt*W`CxJ9M0tGgCe zD1SBU4Yw9GwV`Dbv8~X|<~-Z~D{LB7j$Aj?Vjw?xz8gHl>p2FS<6D-A*HqgF9RZcr zu)>C_c&fBBK(XACXN!0V3wiSy$8&H70xyY+o-eFJ$)LwzfiP+8GSL zCsLJUG!jejIuo{?i^{dK8$EY+9oPpCUEvl`j+EIP3q^Z*UU7g)E>3?9)fg17)e`MirJh&H5>(X1~Yr(hbR)(UNhh=!fUQ-?E;?` z5sgQmh7V-6E&|`l5&9pq{zrL~KXErQtl+3)(KlUv-Bs|N+!$$$HrB=JW9woKvBp>| zwm#Mr+t9c%c6H;KXyaR>jcdrvg> z-e~N7(b)T=@KJ6bU z$Xj*KrnkH=GKG^UYRL_O3jcHzfI3_OSolgQK)t}R0NR%;fTmna1<04bJg5om7PwlJ zkN(wj2NDvg#B_#5I&s?9(FWJo>l_!(tl_H0(e=@$hN~jiMy`u)iQE{uDe~gT*18>$ z-4W`5aQ4k2)Y{Q#eIyobie4Sr93eOVv*@lUi8Z0;QV*U*x8*$-@zi6R$Z>fjN(WA; z|MQ`NR;ec%##u+9L=K>HadgQOPe|iQ4lha~zJH(-&jHa);0N%Oo00Kx{3tIeMF$y= z#+xed8^|PqgosBT3Cvx} zrs#hK-<*;zPv4Cb6%ZozvsOEi9(>M3NImaE9=;{;J&ZWwqqe7m_`K!*U-11LPj&zE zmb>tJr`&4=^A1Ly!Eg^3uq`cf49Q~*d)8VJz8Sv$-WY>RheJ?8V2&;fMfO#xa*9i+Bcs+HS|d*Mc}|4}Q%#&KeZp+4?eZuBbgt6f&Z$!2f-Id z9LeL?M1&-->6A$i8qMTQ@vgOE)K z8N@xdF0DL53F07RkYAMq!a9t~Pb)OF`hN!Pw0#46Qc17Fb>+*Tx7cwF>`y%OH$ZPy z(!Xt=Q+bV?--&8u&p8CrW9;8t^m=wJT9^7J>2w|b8z89f(v^+qwMO2MkGtd>L__J@ zm0)hP+n5_>ryE8CU>h7=ql;iNtWyAO5SE7nTC=|hEu*_AhT~@(V0`3Btxdp+n92K+ zSl}nKOTfo*r)CPsWIY|pFXh0Q#XAZ>=4f~e4R0aAGc>$~z)8^X77ieUhPTl076S7^ zb*Aik7HmJ+RPZk}yoLB^Uw)rb-eTfuX=q0KwVZ&mQQlJdwut9xtcJHRN__jGc4dFV z@yz%vOv76QxU8whgaV4gcl$#How~Sf1R6z^gUjkEuEy5z7ALp~ILM3N_LJJ0OJFdp zVtYwchc(j`=2!!Dffb?QEvyg70Gh!uPpID!e#WY_B=-2!)@l$Suf!VO!hV-oH2Ql(90(ml!&{^*1PTprQCa5^lP!I!lbO}<7UaQG9f0yRC-h#tnXn2c73Aa(k0jfRW_+oXG^ifch zwKCud4Q~+&gn(~!B;O9Hu#I8+)X?x27MPCX4Op>=bg--8EmRm3X%*a{Yj}$jg|H|T z1cDKEcxreH*G+)LtgrzyG`t0F8~vZ~(6se-5`^J#bs<%(!^GQ6SG@D}d?9B}O0^94!dI3dtm8<B->xjM!sESC-+v zfqp7UX4LQ&8s5U{6UzVU+`LPNEtQQEnM*pSsV%pLw;+%X6(%E$cUyIau-n5eM}c*y zvV{WWX?TmFp5ephaL;&^mUTg7Xm|^H+h6t)=thIk@D{WzaN9&|PSo%gatW%=lGeFx zFb!|vXCyrQv0#h%cm5jQ0`A2P4R2wp?gudn;BgOBV_`l?s~9|EoVod0X^#RZ@2 zCggM8TkZ=X%e@zv2eMp3&7gziJ&qrmG)FWYZv5-xt!ye!a)X{w7lWKe~^7 zcvNqLLx^llg7l^-7X!4Z*0~fuXH9$Gi?;w8U8UHE}JvfgG`ignV zcRx~f`su2<%lG=mhu?hD>>nBKHOB_VCx^xddin$1<73d^kKvb3rt{j3kdS`oqwP~Q=1gQJO@PtVPIEwR! zBo29WV%R)3YW5yBdq>TV4yOQkbXTQoPxnq|u$pGP=kP>N-{kO-!zP?`9UU+yhF^<+ zW5ail6=8hzhk?7%vW`tBCi{nvn4<#|6Fr9pCb$^cd5(>Gy2W76=6?h_uA8a@5q4M`YiTax*kv2AH=B6y~S4P(i`v94C1|GdC8s^lya%C^kO8!(d#9gjPxl@#?eYR$vh!$9_o=zLrMX1j zf5Ni;yQdO``%Fod;kErMhvhSR#)iZ5PKIVpX6NUFt_iX(#a`J%i8RATk!-kVBF*r^THQ8cjl^Oke};? z%g7zkSHQ}53bt09%X&ImwjA3jfa2G^s!W!eqB~)8xp*wQnzC%C&D9C5!6Ne6wDxqb zJ>7fO_VyA}d%E{JX({qc?>}yf*o^r^fcN%d)?E6&(o(JEkUx+3imGHH{2J%7`NdSg zZHW*;mw+;27Lt65g!B2*jBKCeC9^M#J|s9$n*#2jg&mHRI6Trwr}sUVFM1{#t{b z{gPk#;emmH?mZo5`(D%S6D-_SRz3$HQK`jrDvu8;Yv{h()4epP%R_w)7In$dp6>aU zBr#Xo9_q(>4)@exVq1>(bPtyip_V=_N3@4ind9l{Y~D;JlIegw9hFO+80zWRyU!fS zOxM)3ir3-Ed?tBfZq*c=p2Nj|E>oywzI549d%D-2?iaFUullY&eC4kc52x(~A8 zg!Xjryws8#R-Nyyv zw8N|H)xoxM@FKKI8QRmm_H;kuyYH)Phq4{F_YO>q$UT$V(|zzl#x|Jtbnj;*?diVA z)4%p~KdC+4bFeYK=yn|a&t~%TrxN*;(WO1z2R^N^)~SwL_VO!ahd1mEzc&XSz>x>S za*q>yv+-+aEqQBFnwK69Kd(r8?dd+l&F9)Vy0lPO%JFYfW{kyD0gpIn&pp}~4-ztS zGX>*R!N}y2*?g*%8?+U!Xz|f}s+A`j`wtx0yRUtw(>Rrx4K4lOyQh2C{R{lvOV`C~ z;_g1Eur>2}A5>s79^5*-?Z6Ws>RtEEb*Ha?{gb_yF3fCw{@D-p=DyT$?w;O* zTZntl=cD~>d3@XE(|`K8&-6ylzpeN3H{aH~=S$t^*pBAG961^1uJt!Y)pb1CW#dD2llIa=Q&;t=rTU%+=ge%|B7h)|<9K+tDG zIN1L$_b}Gs6$aYtVE=pIn^O3s?p_D`!*C=oo$3?2Jg2@-`pJBw;8PE&yVt>f5TDn< zKJiJrsdBxJ?(YHLyHo~o?sc&Lx8ReG?n^n?|7Y;UA%p5w%EA67IHo@>%2ESwx$g#_ zEVq<{{a*#&QB{yQe+HqnB}H8XpKJr7$#5< z-$a86F7S&Y$S1y<15UBq5{rxZ%=8i#Ggc@Z+XtAY2rEb$tY&-{~z&j{HPm5FoXXs!q0%8=Gh3+{|Vuj75XQj9{}AV(y0YW zw#>f~H071_ji582--D3K+l>%^ER7%02S99A_+JG&4*5F~N9Dg7biYC$qs-zUq<}ZL z=&RVgLet!w15IUFM*};pq}O3Ey#w^~c3cB{zkN>A?RD(Kp#KL|h93>=6CV0gpqG{O zCqVz5LO%ss9(AxU<#&!o_6+Ff6#lO&>2 z-@+Qv?)6G~GtEunsAD&=n?W}#>7=hpx48IYp8CYt0ayBZcBhMOVo4Xh!IR&bOxKC> zsejBX{518vQK1RL;~gIQ{T}*PJoK-5=-&kWJ=l|E5z@nFK>q|Zt!aqipBbS~+?22E3?r2iLax)e$Jr-USNd|}CiqpnA^gaeu42xsG2$4kdwImO?GIs0{Tv%WM{M{^Mpl=TZw4EF|Z1qKRcoQy)>!&FsS5eGH96&53}7QukT#%cxHXNOaKCf1@B#LZtMHvs&msf$~9$nfjg|8B%^R@RfQQq^jLL)8X^Rn zUwpS2RnYyd?;mkzHj~K;AcVrH)yA$tcap#%8X{!P;7nF`&rJ&*&{n1fBiS;_R7gT)_!lKp4Gj?@pj3(>MGOrQq9H;wM2NbP z)}AgESMJC28X_b!ZS6hP5Fx@28X{y(U_JaV=E`8S-MJ_jC9baNz>Sn~EL~1$sYjXN z@){ZsVh!A*uCZLSiQ=x_k@wbzGS#iOB zRKi<*#!?p=f4!uqemwl!oLY(gt z?YY*rj)n+XSS09@kf1dMAFuIvv+ni`7tYEWBEx*K1hFiAppU zzWl4D$58gL7w-~Xrhlk!?BqU^ya5M6?I}j^nXW}`YU{WJ$e|%ZN?3PfpoVE-bZn%C z+%9O3)so}u1GTd8GhS1zB$`GI6_O$hYf@MZNg5&~cnr84miP6Int1xi@0mRQIV$T# zE~y$KMDcS{gB>+Qh=vH!5Fx2W4&fp8?~&seBbi&O=`x|f1eJukxFUrZ04cdL1yNnE zOi3CdM1hKQT^r{$M2Ln6k+4tJ%`mo8?z3jM8U`m;an?O(Z88oIOx7%*$d9kj5=eMa z4JZqK&$G!Bf!LHX*^oQt%80S~jN_?=6ma3pc|2yCH%omtge`rR4n}G|k!-bCgJ#c@ zg~i~f5LRNzC%Kdz{zqKZNPB#;gT@CKoX<>5<16k&lD?pK<&pl7U6BOnP!u5@jmqy< zl?AI00EGBnSAN1hZo0hU1;(-l5Ybd>tuU5Lp*-KS@ z-z7ssglLEm4G~gVA8-&pDw`uTL`cEw`$W9};Ned`k`1)(8jYf$g6Utt3ZF( zHzicGGZ=nPq$W9`ue>Bs39fGzd}GFC3RR0Y>|=$lz|(`;63k5 zs*ucQ;4U{0bcK>QB$nUaeCp?xGT6g51H}f3(Yr0+RpyuM;CAU%cjA)e|T$Sq~(#p=D&Ps@I3>c zIro`=sNeXR{)x-G&wTqbJKJ}8_u1dO6uJ5jFS9d0xbUi%jBh=;?b!=YKX>u%t>62< zN6gFhW9iJ>9^W{~&fc*-oj$lVJ$2;bN;i9S<;O3qz=QUqb>~0v4{ZI(tyl0Sd zv6hP$?&fDh1AhZf%8@x=_bB^^*bS%C2Y>gKzul5%EnCmUPv73sc%J?0XMb29foAO0 zJkJ-Aw(;EMG>c!o?C_aIe0MEBHboMSo}XBb0Ocjxa>Ip%C)yJAkH(&O2DN`G4H>%z z&&Q_LJ5_Y+pky2oM1JyeP#XPuC$@=+H!9*tkiG;=k&{4ZoIJbVx+!dnf?>KnE zyKr)AI^FzKB>vn~dWywc63@YQedkG&=Ms-4dY4;Up1aV0F%qv^y)8ymkxd@YI7uuTLu`{DbS8xLOk@R`Rlq}|o$KAZSn z=31O>Jb&ll?L2QL{r${inRnh4+wxe#D%a{&&!x9KmCgVoqvcf>81&1g4-I_jFR7I0 zxU3x)ESa~RZ&|j^>d#v#v2#C2P>;Ihd^&^vnP8_|TcYQ14p}!|Ak7>p8_wUG{vOJ| zlk1Yk`N5k$m5FWPy_(yA>hL>|*7T8^AtRH%=koUEhkLi3Cri{_IJlMVOefYaPc^>i zTWsg;yXwyii#!q8$sYNc!STWN!67cYesDAD9X(HFpIx>zYrY&Ay?ys}=UaD2FHl|g zJhgq$%D?+S{~x8*6TU;Oa>#L@heWgV-J>_P8ccYenp^);)Hd}iv{GHJW}{IT8j z=Xy^6%&wPlDbMhH2M5wq&D@4+{$o3w{KwG8I+yRc97kKTI6LdE0qNec46Th!=Jwm7 z=VPbu{@s@?vmLi3noc)8u`6-&@sTM|@)Rm1oo zSsrflo#V;3KhAE6{1W>m>fd#bv!}N{8QJ;5vs<5Bw=?oc{fF2i6o38GV@D>2?;g3w z#QW&+fxb!Zm>h4y#q?Q-Cl=yxTfQ`(TEHD-Yy8$EN+9RurFaV9;lA*fvP*@y;HJ!N zw^5SJKa))r7GAa(Urd}x6_rD*V$N12Q1O28TrNR5(C<~mq#P^C!J`R4YAeA=)ptjk z{Res-;2YFGVgv#N4>;^pv-Mv@MHwOPkn}nhebd#~T?N2{#z&ibu#uMqJhbDJ%u1{pb!8Igj+(HZl)0VcTkA@w^E4w zEffO(XcvXhmZN6v1?&yc$PZSAaY3w%?c;x32*DmP{Cfq3I~lu!LZtUnhL7hLIe=fv+4f#MS3>9 zX>im1Q&jvmp$7WKTB-rF+XwY|Xz+j>9VqPlfQE?wuPGig+TS4D06Bjr z;_ERWHb9T75$=5{CO3pln4I21A@q8P(ou)sAsY7iM?rU>Y>FR5NbzSW1pjYPh)M6a zMEZFVPe6Zr(aRbTQu#52q}LvzA*Ywp0X{Y;(uYL)426()FU5oJLn8bwgv9?jq9O0| z2ua?bi1cNIQ8XHXCPmR=Sh2Du{9eFswhhK5Fd&3Y2q_+O5sU7|Kf>Xwudl~{3g|$M z`Sk%c;nxLl^ZA}6(4i_da0k?+aHqJQz|?>=gx&cczqn8b zAuPUT3L)fL3L%{LP%fMzoCCeY_dv^XNI#iKe03D*IY=K~Hxa)dJk(rNPgsl}qzlax zyzW*MYedC=pk@^DFGi>q^CRed`7V*D1TcY%@1NdaVRKda3Gn417`sG05{#!6&QuI`FB7lmWH5ymEYtK73LJ z$(84CQqC#BMuq2eiyXNuL1Un>{>4egHq-2SwT~vsT|CeRw4IeYub z8v@^{5c19`@-_>8KY8B(Um=9N-i)IkRuug3lQ#~&F!H{l$lFpv-nYP)7wKx?wcnw8 z9sMv}@q_gHJ^V0+a#jq+8~9!$2_^hG&etpSW8gcB4oU4R$12IAOPI>nJ!iE$@ipQ{ z2l4$4erkU{2tJx~yvIdEsPZPj_b}o}9$#xCBza91^caCnC3E++WdSEC@FTke@FP3B z@fwGY^7xToeJx7B)kES(UPG!^i62QoSydoMB3qk^|ENHFv8oUwd5zS6YHQT9ODn&K zL?`aj%3}&Mp(TFSMQ`9e$%$%UzwZ#}VU6sY3Qc|CTMAu=Hhk7auV*iSrt;}ZMre8e zUeN7i7YjnR7w2yJ{e%Q(n*Afgz2?}!_~g*|Ku>=$78^$nJ-|`a(6Ke@ znFDmCQO`8$*}z@HeFNrjN1sML6Yu3U>X}A8lRhM+cYI)gxi%@-AI2#R#`K(fYeo>0 z{Fp72L?h?^E_Y3jTo=|g) z%Z?iLOrxG@)H98GR&vGYnlVaZxEUJttlZ_*-+sYc{41Z+HR>6EKAR2wY)9M}xw`qO zbY?L%olWH7-?8dTZ8Ezsn>ilvsv=aw3JJz^q7d+*QYbMR_003a5!>lB>X}A86X=Km zcwerOAHd@a3LeA@{IF0m31_U2&mE!JhZmA__y#mI|Aa<8v*Cowye%z$7wdVq>LE4i z*^CcRMX`~MnG}8e>guu{TXV1QWf{Wy6IXo9hm&!kZlb7<5vje4e_i&Z?S*t?bjQOYWt)ym7Gj{_}qoVAl&v|Fp}6jO=bMLWF0 zOLrlbRat+R42^o`vyf1(;$q6Q0jqikCPs{8{yv}pz=KpZmlU_CG_b=fYscdJmX5VZ z@!QW9mN)eDfnO9g>X}A8OJM~!lUhg;>S*uL;gNo0bh6hxIx%b>8#Q|mo4uoE zM~5-oGtPTVsO7VLcNBE*VYuB4|1=QKr2pBU7TTFCe@&3ir0@Wgvkil9dt!WB)A>!8 zBY({B`w|d|qUXoA{pbQ)zWph-BbsB&uiLr>cuYUJ@Vc#c-*j+W?hv^ZCQup{xf^F| z1wgZriV+8SES|!T;16afluqgqa*xVQz?S$KBnWH?@_8Q~TVi+QM(}fV2?7gn&?PoI z-kK3l2Pxur5Tn$I(uwc)>BMt*!25t<_c~J*`kaKr0Sior@*JynVf{vA;AJHim|@}pLG0Baq^t{3aKsgeHVP{A*)0k zDGc9&;FB^)o^+Nj<0yO!eo{8k&w>wr&WnzBBgW+n9e&Bl{-iGlnm|a-&_9Hq%9m95 zWV;ccXv-W<`B4DhQAsGF(Z0WfyGj@TY~Sh!0(`6Q?>K-Y9OZqh|GWjXVEb0zPL{Z$ zzST1exQD}L=b7Z9iDw0b*Tvda-QPNQ(!Q8Fy=cjX`-tP2h1sm-yq!w3V-&+%r)t+A z&+P9+v=et}gfxXO?egiN6 ztdhPD>5nM%D_#6I^77U6QKbKd!he^G|HUljq8oX6Hak4opLC_i*uyS*J^P4@wg%wG zgn+1+5Pn&qpH%n>>*C8E`r97*l80`R^B3|`{%sz*OQGo!G6?!*2)A(l2KGA8)W_(W zMxOT{1bqzWdj$P4&{QP#Axi%OXqq+u{7TWhR?%?0-a!2nM(R<0Ozs2Ff05~9`!KujWXcy7l z?r4U3uuaMzm{Ar_RCZ|*57f+b z=6KpaWiES)SvPbv(dJW$8FMb1JmHO7S`e|b853K+7W3ITGnZK?FnR**wCqfZ>);n@ zo|;Q6n7Qn!RKAcnnKF}Hpquk}YSEleB+bOk44&0^h5Lx+;>=T-*^EaKWQQ!Cz;Le- z?>Rg%9PcywUjFiUUv@qRJl=f#uKjJ@d)nIDI=YRK!*|DLv-x<>_$X^_UC5fJ@`;=| zlSv$>y~mj(cF18HKr2O(>yb2gQws_B?uJFN zc+Mp8l)m2_pBylelFThZi99+|>uA>?A{Nt2^YEV8O8$Dty4aEz?;pXrwZ+C9T$-C} zBbg`X5+uhQ96M@`jSox=9G>JJ_EjfwJi;_bdk4VC360Hg&*8oyZVI%oIodNhWcHDd z(SFrAKiq#$4%}_3@#^`}yM`x@jGIRfPaGW^Bi4T8=SJo?x#r~X=)lBe&*<14av9du z-qzg-CfPV}_pUa_#MrReGhu5c8fj!~a=7o#fpO01y4`iu^|_x$qHN{ElLO=9MpoPhh+rnLtl*tTr(+Fn|VDBF2U}d32)J#Qq_3 zsAt5L=zyV!=IJ@yGjimRXd4kXF)%*dGs5M_<~REXMtbf+r|P?N;tuLWf^~4DXTs{q zqU*|D3lDXkE!b%q~k z66?H*1=Cx6jm@C388kLSBAMddKw~pF4m{N7xllxb{+Ru2vX-+AhZ zldtsrCpN`~ewnQYav`(A@o{)g0Gyt_51_3TBMIYVT>kd%{G4Ls}YHCUvrw zx_;WN;VwX4H%q?0aPrz`8k@oAb*pV1KR2)rVnMk^^>Lr?WOf|+TXC&~fw1}#%dF%= z*0khRtfUOwPtdM9WhaO|Uzg8kWab0j@s-P4;vS}SRy(yCo$buESiJ^YTl0p-X5en0 zLiRJa&5Yr(p+2)emCSlvm{ljOHW&92RADq#z^>5Bhmfag8k@lxpTacQBaDZ|=2$+v zm`!Gbu)LIP!5;Im(>LH*L+I?KH(-Pk(?8TVc5gm|KkIrlAuZqM; zd^mDqu9mBZOTpG9rb4Vu6L@EA&b z_*Kj0MCtw|O2QXjYgq_ZEHv*_b^k0b)8!jQ7GlgST%m%r#1(6mqp=x0FB~;C1BQpjW}sIyFhl^Bg6l#Sz~g&+ z9K@@!8Ty8Lh7X(MI!t`y#y`*g?)t!~2w#SDlaY>Y7sKGRR2> z_s^j`^)0KZH@CrEI8@e|Y#H!aRDDhd4`DTA7{_|xBBm-!xG@zfo>Ww8ICU~|xS`GA zy-ULLRxErAx%E=yX>10$z^SsuT@GV3HbW@qviQKAzacU-Hp4)_FJ6V%R;aNVi z$@A8vw2*KN4(`g`NEB%w`o2CWXSG!q1*^K_Ha#;pQ!q{yj7%z8?6eN#Uhq)=T4dN8mzEaD2`GJ&GGow}IR#nCHI#0o7EbPh z4^a3X6-$LX%K7%Ag`4mv%H4;~tR*%>X)nKP0?AOi$TdS^C|zuI01TyN2H-B3CifUS z3vagOOsbH?jrn3W&)VT7*h+xkSn}qZK)UF#NNj#`WhA=2{!%kr`SA-YGNhQ8h>5Wm zo|Rlq9C5$!?8pgAH+Z_Q>BF>%-#B;Nch%(O8t>4`>m}8M(FQaX^qjN?mi5 zS$`lRF^Y;;sA#GN4M1$mG^?w(C=c_8|}$P`Wk;U{hrC?R6#F!mA(k-m*W_zS<8!k06)lfr8lyOqLSjG;)z;*7OY zh(vNFPKkuz0FUylgTfXIseuaXCK`I&K_T?u?&uLuZpDeOU&IekcmrIRQ;0(Dq!9Xy zP>A?Z3L$5lLc~u{i1jLvPTEHIIli>>6KD}nn7)SGzC`y17Iyxpca?M z)i_b62#ja00fyF<(g58})nJRz0E4oJM!Ueo>BMOmOq`n{FOF=j+Y#9vfdC5?2MwyA z;!u~{0L%sau_nwUWQ-<^_^pE8iEtLv7bXMFN8N<@x+w(TD<~b)8qGi?X9(do#M2D3 z4Kv^v!YF3mG{PnbJ4s>O!gOiE40l$fKa7y3#}6VP`Hv8da({zp$YYTxpnUirsSMx? z`r|WoJ%uq`p(un3m@N2Yi^+pevPj~SC}t_7TMKz9G_1f{)sX^pIBu>O+s?r}8}nzBmdXK5Bb9 zh|gQ@C#J%cdt<^Wmj)>ve)4vKZ_Y|~{rA@6mlb)KLiyn*?>9rryLQ^qPhL6v9%DIFffWesqw$CKWTLEo;OjutIlt0KQe%p1qv}ZxsUHYUy>n92?)NnN+``_*QF) zWyR~J{!`n9u&UmLL?`aj%10Gu!m9eDi{8M#pwQInPl4WP$2G7o+2_=!8hN@C)yV$T zA&?$p|ISYQc}Nj;<({k=W*S`ZU3vx{!@30yAnS zFe8E`sv06_ysyt3?K{$L!Nhp*eF*<1F~|3%0BLD1*>49l=3P7b*=^95z z!tH1r9UFOOWcbbjjyr{Jqj7XJj?U5X0TZBCu9r^sD-`KF84ManM|@}_zql)JG4VPy zG^5sAB-ab zd$YQlVu#ooX&U_Xr#i=0RCyAqadc8^&|nTQ%_?>;M=0N4wl|1~^%h(`!(6!e6PbV2<39$d$pfD^)ICDFYnG zgi)Jk$0n%SaQ_01#0Pit+4;=`Yv}9`;c6&ItLIWeilNA>^Nx6)nfdlP(D$aYfcjSos zgHC%HQ9@6i%NQFQ3n(vtA9fK^e*g5D6nA-cA{F5E-AOO$u$DG0mU0a5q#M)NJgV$l zw(F>{%q9ZnP&bd!mrfimD{L;axHy-Z4OlcN5+x(PTP&F)pRgdXf+X7M#_@bAwXm2< z2%wk%RRj5J&Tl=4DqAdfk>kd#sV0xLIeTs7l<~A|4_|BRwilSEB0E%uaHDZ_Dn;K3 z*%-F3D~+SW0rv`uCwbg0iigY6sguUh(KtFDw^quW7!vM=&~{2+<(*5F1-cVba4_7B zsw9WT2{}7(1RXpc3k2v9Xf^)VF$rZup~lhCI67`10r7#nb0^R)TyN{(Px>r%>OI-g1eJT?m@s5hIRN#)10STF~`E`}1LadZNjTjS`Q zC>{fZ>7#LU#DuAFbmm$E29J%%GuCssr`(N@57?qy%iD4$M1ZhC1@NS2e-o2`TW|# z5YN(9ZN!u;MC0fvQ;>Dj6TXG0sWgrb`6xdfu$rBIeb_`SIHSW(qVoNFAN z{6b<*AI1Gc+F@wh3w+9l0Vd9)Y&OG>(p+ksK@@ z8%HMW9PE?Tm>jvQmh4H-=glRCgJ0=$8b>FQKaR&wel1-DhZDA;iZU9BrI}2&#_UGV zom~g^wO1}>He;dLRG*V@aJt;zMwaMkPW5HU8b?R{c+%H&4s=WTW^#DL-otxyXdE5B zu^gB*Wg5dWuz{!KgsdweW}NM=m1n019BATNP---ePHXF$U9dg4fJa@1SFY;>w z-auaJn;@LvW|~kKd4i4tJH&fbf^6`|-pruMyFGaYm&XcDF5(BT<+kU0(uKUjQ=B}0 z0N2nd#bdOL_aYliBGXqxARBCjn}6vkUdp1-i)_#iK58j>)Qb}@vcWyzlWD{v&%MY7 zuLqxc$SQe}4TAV2vVoLAd>n;BMu_k&2&HU_Iu5>{6KQJjZV;;H_P+oh*`L~o+KLYH z-2Nf_RKDlH7e^fN$?}Qsar{&d^f5SP_wzvi4ER)euLs{2#F0GJ13mW`PoV4MEuM~Y z9^*SZ_U_-uIj5TL9~c>oL>x0j(3B3v*wks1hOytptI`6vC8SpDF@CyGU~P-3(~DlW z-@xqZ9~tg7#|FkHhsFnb`imk=a?Q=NwefwiO9i}2W^FU6>80Z)|16fZ0ST`-0{+Ea zIpDmxEwQ+m&rH+juvR8pr8Y=9o>`d9TJeI@P5{{w{7p(slPP5b9Ov}6)}2{h&%J6$%H#ox#_p>Qgn;B{Yl1^^!A9c}J zu}>;AN&Ylw($zX*>~l(b9W3$tpxb0J_`l{#zmEL{=nf@)*_FPT(L}h_j*GD$+vha! zu4fGxL8OCq#Msp|qQp^$A@&l`x7%?s_EP(t^54Yvf}SSh@FT`v=}OGF0qtJbz(+WKTdQPE_f|f@erd)UbUe9J-=}qiD7rlY~fy zYWbhg$Il9SE9j3QovKCh4ubxOLMK6YBJKMk{f(fLNPmT(KLXmoxy=7xLB9m@-zU05l*h987my)r7UC3k?cJ9n) zvx{tcsbJ1z@>ZNVpUCAh3&&Y5< zy~Y+(^Es0Wo?e=THf#x7Yq=86naPVLY!X@*bh{QA?VW^M!V}EB?v#BZ8lkc(X-9q% zWA1lFckB_-Zt)!*BKm-vyGum3Bby?;Lzdaz?v9s*wnLu6-ziH)HC*ws*me}8^4sOQ z>)L6T>#l64T`p?NYi(D*9W~-HcFjAWvlSyt?|@cTj4ZbU8Vsm&{!DR4QLcoCGd!rr<8io$S@b zlX@CpJPTQP_PmdsGHH4;?KTi}e`=U+3k0Q}Pox&dNR5fb#9~S^Ad0aOkV{?uv?4#`(aVEVma17+S6f9EaL0p`A#*S>*iS4YD24XeD>lSVDd}3 zMJvTN7R{j6JcL`A6s9lU$gX73E!V~56ZOz+?1$in>(@LC%VA2pwhx>*&7?g%! z(hyAM@>{f!Wy(4Z)-#m{JQ^y1I8N+MicTzvF~KCA==+ zUWnWq2YdjeW)N>*U2n{NC3{}eTCg)!W+QJ;HDopH?GaTADe)steQ*Ot`=F-NqSy)CPe?t!~HU_){8!sg)p1 z)}X;0w4_xWV~$V_!6auz#U=ocTAh{*^obMl@XESz;!U!^0aqZ!XRKUveChG3dIm4ScMynXG~5KKKK@y=Yf3X51Ir_Z2q&xLYf)y)7-{u;5R!d9rX z%LtjOA((7S*pBt>Yo0(u@^A3+`HbGa1AD8_tRa{*1XI9c7!ASXi(2GA*6eZZn@2-1 z3GXxZ+N{W409_DPstoAKdZHMzQK%5{2-431MWA+geHgTq_f~|nS~aOSSID~9KFBl# zlZId_F|hpliR}KktDdAzZ4{E&bFvt832=ag$_UHk_7$+#dEt23kyuL5LSg2<1?+3V z7VX;PoSYv@&B5nESt%irk~9R98;qa`smXv_H-BRnv*ywP&J`tVDa1#zBTOWUt!=g`C^c-Mad|4(v;Rpa?vxokeq?o*0SWX3?*NnNhzM^Z}_gO zw0_0>@@b#=B+Ng%J@m^YSC6DrHFi^}ORufAOD{Q-mRv|US;^F`8iEP0MjgOJ=gbek z$w(H=g_HB;`igC0Ul|n%DD%|TF3As1shpZV4)R-5C$WK$oo;U+boo+;-x0d!ME_w-0Gda;oo3&cb&V5J$RA`%fw z5oR1JwezGRp@aA$Zyw{Z#G9asX1x4@w~UjI?1jy}(KW@U$fH@DF@ zIx##^r3P^ATzyW*DfDW{&=5@arxgM$uz32j+urSx+aDy!yIU)K&k7^mdutJ1x(hz3 z%AVtrp&^(w1e1nfs;mz<2uhWWKn=kZ0L)=c)_CrcPvkS$ET|!vGIN@TKuwBb;XhX?=V9$XX@{8qK_%3H*9{KOu^{u)Cl2l$zhd1m!yf;V48+qSs{JVq7 zmE=Y8yfrB;Bybp`GEWtXw8yh<0#d3%cagK&s;k*G1XF6pNG+V)6>n|L<>42YKQ+Fi z%_xs)1c%xSvzg;vO+s9;iBJo+Qkrr=N=)M0l?GN%M03!Mg47L5{?93#fQRQt{@eSv+@W&y(+XoKlg- zD2%Z51)Mii&LbCB_Qa-utF3#(q{3n{l8z0~Ebn}xBJvynt z^laoTJp6ADPFuH~l5e+?S{)#W`OJ^1{?Q|v7Dj(C!7Z_lm26p7sYZ*TqAr!K9#Ci<5LfB51%|JO2j zo7)rgfA6k?7k}@}Guso%U%MP@uHV&i;pxlW%}@Nxnfn|5`;qUzmTI?jKg>D}k+ zTU*Y@T6dmrZjGOhw{AUuuyxD%Gp(D?KMBpQ!GCst6P;(*(Rp^`xyR!ye%VI8cyu`)XUom;&;GDJI)1q&-rRTaN9&`_eN)pB z^snyJk&ADd>YjR8{PgU~&=*q|)0a~Z$4;lde3^Z;V>^3vYO3K!n|YhDmbVY~UD$Iv z((UL!p>{%f4=v#D?q3|MT4xK7Y`B z{=ye8v1_(n_+0u@I+v#Q+pJf3WRwE2nUbn^!=`Y*B#B<1eGy2qb>?&A9y<_m@~2=E__7Cr{2tT9MjY2HKC zQMfYv40?1U@-RN%(43Py)cqv-)X=T>Ml$Pmp~M~2(+7Xpx#LB>8_q|zM{*2SK<{c# zOh>jq{an{UNIv(Xi_cuM`TUObb?X|wC3&dC*z(?84HpicUKx(GY&^Fzv@#T%dL}+K zosKqq3w?=AO+WoyJD1S@^vW>VKQSQlYYiiir7y9jWU_<4jykhTF(9;N?CKs<_R zhy=u%qs;dYY4v-e%>EO4o;b`og(b&79 zv3Eyf?}^6V8;!j$8hd|KMSCNFCXT(=zlnW)3Pcomb2AhYBnuq~BNPJL3;-v9@DXrj z#{}FNq;YsO0hh*J&9m@CUeE{w788ye_#a~lpf(YGBhXYRG#T4LVJ~C1QrIV8=7t!1 zInkp6CF-yRNym-=wTR+h!x%x&v2ma{Q8>Za9TZM7c923~t@Tg{Ts(*dloMkFLC2De zRAg+Bu{$Y*5>OFPLtG>;A0ikVU<_5{OsE=TDF5{oqWmceQ9eZR@@FYTrsEXe3=|>? zkvLCbKVvxxQFwtu$RR`i}?Tm5owJFBlOf=-4p%C?YJB6s%Lli>(J1D$`v4<&q z17q){5Jr0+g;4I7D0~@Xk5C90xerjdi?I(#dT4uz=P$0&r6KTaWf+@~l+ z`dW6rO;msrEr#NHj&yrqhK@Z^8euO>db(bQC)CX2D2W zOLh2cArv~x)p?U;8m`1Pp~OqpR*9Di1t`F!fc0)#d|>^9v4M^HZyXpQZkkK7N4a_BLsfO>s*(u7#ymZCO zMr-k&i8=5}m5n}OO&BerY|OW7S#~GNlLuWldNzqsan~mH<*$6bSCXcioC0g~HlZRe z0c)wE+AW$xiTo}WP^2Tx*=cAWNgv;mcA9ln?Z_EYO<*C1=Ss&RCEw5j2$ z$hDE{qFW+2MsA9{II^{FM}&GlAf8y{8k|I<^^sV#DS9>5ZCGGnCDMd&8?Izj?7mhD zIJId6aYP%8(Qt0U<$fQ9xbo6UVc#CcUP&}o7=uJZC$RARWTt%`j4e_+Rvr(Ckglji ze_VuL5aAz)@H~aRjD3f~KF0oHexBm7Qu!SUQNQ1#cyyURAR6-jghG^ioSriKd4G;@8&)v?gs=(WzfnAOKj^RlGiQ{-JJ3%MQokYmOwzlBLfG{- zibp=e$&B7*;bTV8$-0T&fO?9MMWX6a?>$g`z6?e+Il3~`;LBfR=PTa^3UNJcq!5?1 z7=^fqtfz20bf@qZ=tSYI7A`EU?5-kum%vqhxrK+w&<~m^9{v4V3Q>>iC~UXDqX|TH zGtsaYzs92dt|uDxzJWrt*A@z4Kdd-VSquD{p*^4?A2eGjgdL$O2S}vxMaylzgy5B; z2sUM$ABTjjaCgA1ret~n6 zcUrNlmuT%b540C}_E3nTBFioCd}kDq>j6H?w`4Af@Gq5iz1guFL^@0Ucn8k_~8_P~!MUp6dGMV+0fE z$AOM+E5lUN{R1O|k%*&BgtfSIyLO%zw62S5*n)NgZ(AV^zdehIX`J0RZ-s&;UisDyk)vf91MVNE}bO;9^-@J~gM} z$666sp0}wvur0VPu?Vk}(@TpfC`Fkp#fTG*TaRZJX0uLSJ4V>s2^^czmF?2XhmqvO zU0V4(=M)pAz%_5HIy&^C15WOU5i@$;WBIsTC z)#De1JX(D_M+5t;Lf0Yv3oiO9_7#Puwcb}jpSJ}x@>RJc>!9iXMEdhG0{qV^`RlNz z`w{5Pc3dNS!9J(avzc9mx~ukh5p`p6)M3r%)<4E}B0X-)Xk@!x{98D>HLbj?qmlKy z(r;oDpj(vmpLL~gWhX#8GA;Y5^di#nkldF4W}J5^^g}rBR_OQR{1poQD9#Tm^snRG z(Xo+z8uXBo{@eCB*=xPW9_!hcUFl8i+b((o`+-7V2dx|A@(<@kH+$%v9=gLr4}0j> zdFYIXKINh5?n)k1{;zoGU-!^o@X-I&L;s0~{;r39-a|LZWhu(0^0#>CE)V@04?XXp z-wyf)^d}m>*P;Itg8g>T#6~pT?Onk6PCitv0J5(Oc4G${wJ5_0O)I;N}Nb7e70v>kHfOS@7R+=udxA;) zb~o<&e?a_pj(<*o?beBeMsJtU=w8yDjZgOVjoc{#*9FD*Krs+%8K49ZI3+;tF?7tMxjxZHC~|mGN+yCZ!zmVc;Ki(j z3_h66Pu#bVOy{$lPcU%+ct-;fi#ppwlF+nG%T2P?UkgqejWI0CFoJA+bWbATod={5 z>^dK*r1r5pkB+Ip*iP{?7=FC>+flAbV)gLY1LSiwaXXFIMH!N0fm7%#s_q)pTZ4LQ zQ12t-lLOex->*TvHK_Mtvv<_&=rD$R#*H?yLs)})bC+rorw!PYu6^vb-(`itz*006 zlX1M1uVRlxBj@=%J*a5%7ZnmqyOcXi1u zLA|RroaJi{K$$ia_v%Rk3iGN8)1clQ*E$v8uSy-}zJn_Wds~BgTcbc+Cs(o03jF5P zmsr{fcvU^Y!J1wJbql97sJ9079W5_H8IYS!)Y#kQ;>Q8F6xBtW!{0b4HJIG#_@i>E|uaxR0DO8INfU+MvuJw|;2 zy34A{;Tx@LwdNBG^hrJUQz5D<<5o*f8L++5l_}kG?dBBvR|dB|lRbSO9t?)8C*f^d zmaD9kiW-s%5sx5C-kp1mRxvy`uSvzZLe|Ch@UB6|C9XDw{4r)oHVx`Mo6QFR5Yxo~xZw7MT7!D~cPjh3<^s>Igtz*Pr7pexddaz_ z!W0&TL;as*w_IQuC{~xJlBW-sIxhej?(uN_m?Z8q}NMr;9PGZDjDfMyv1B zHZ=HTI-g1eJT?o}T)o(l-!kgnX67@khx=R;#YY;Z){$dK%w5N|&)}Y?rw|b#$XrVFGa+MGgjOj$7mJ1iQQ|>cMygdq48!QT~d(av#B#@y&y~Xw_ zYzwr2#f{W_BH8K(q2%0WorDvEz^4#aqPPw8Zym}GS3Isn4eBjMbpT+u%UA(CzPHCg zyc*QIZ>VSZut{I73c#rG$s-fyXqP#i0pS=kutEN%xb@;$*1~I0>fP zuKP#!$vs6}hnM;Fu_Z@YB!8NFN`ANX;IbmS8vB9Uxei=r(2KAQs#+4aa<}!K*Cfx6P z%FcPNtj4ji3NN`DF=2^^7Db4hWFN@qP=HY=I5IS-w+8ht$Tg|j%^Xx|@hD4!dTUVc&%rUsCUV`a<75uD|&(h z=U3z^tgU9(px*z{K)pjbl)eIB-=XxlLLlIwbXg5>@K6N>fQGXtALK~igmZmAu&Y<% z^=G3TH5*vl7te4UY76<=`ri{Ld|lS^Z|8xdo1=3pp2zYu!q;`;K}`{5q5sM>3W2E& z#Nc`s!~bThBjIh2BQr?xJNV?}D04=5>>FpPz2(6fUoB>mrmj(>) z$AKlxR)+Flh@>OC8oskK+?3vNu|C=aNtAPVYh-Hr3xqUm@eFT^>{`dUdTlN%J$Fdx zc@AI!=W>VGId(4hYFWN59pC=MPkwkQ(RbuWEBRmO z-Tr4Mc+5Xvs*fl7exdiqKl@LDj&b_hKl=wkZ{+m)KdX=Pnht;bCz0lZO$WEOB$u*ah(pPv2#Lzc|p$envQMj6m0rm4mK< zm4mJkI2e1CfIGgLVgv={T;9!IR_XY}4`6Pu@5^R`L|LC<=3*^(X95d6K7NSMXwQU4O?ERvg5MsYem@@idU*^ z8tGH`snFh6s%(Pt;AOu^)EoWrN|jBs9xr=~C>wqLikA%(vl-|S#rRswvL#p=isEoZ z1QT2TVBJF;S^ACK3cx?(nqWk)0U|3Iy9tvTp~^L3GK*7)Ns&;#nlM@7k2PUt!#v2E zFiFy+)dZrSLQIlF6k_r_Od%!Qiw@~CK*aUOCcuZM-Xm! z31c568Z+j{iN2Y!FHjg~>=}f6q2!klHeoV7k8lHK;<^ZvV2a}xJ4|^T#Pm7}d7*UT9OyN^2Q0wqloaCokwVK;(udbgMBIjqXHX91 zg~joB&vDO#9dJ&31gt9$$%oeGe6lY0&xkdJV3d5lf=}lE82Drw#mVz=!6%FQB>2>W+JTNF zeso@r?>@nYfFC69ZIV#Jcj8>irs!QMu~txc==4|c<9$%X|2p`nJxPzNL>%?iPvWQY zJpsNP3LrkY4j?{nx!aHXgBNr2SH7JOm!d$S@Bm*hbG-WyWhzbf+N_0O-q>+fakjiNj? z@Y?U~;FIl(izPou-tXdvv6i!90GtWF2}vm7ALD$zLjOJZ&WirmDB?-pxA0T@{Ye;) z<|gm)w}?>Xy%T&7BaZrW96vfpUX#($ae%{4ihpI%Dfe~mwK9}Pr+jvrmt&(--bAWb zj82))TA-8)N~IgPstAs)j-~n}bcVNwi0TH(C4nUb|$$vMk%m`cN!;j~vKa zTUsgcp-A=~AtalVgoKcT`zQfIODHV?3I$ra2@O!7vh3t!gKNY!_jmsjD>wJluJ_d^@oBZ0_o20 zkN848EumOCnM(LMik%8tR~AGZ735URjQd7@`9AXi<}ImvydVH%gnA&w5h#m2mW@p(ci9Ce&6D47{Ldr4Y64cU{PTP8=Nk&LrHzEfa+_7#a)ucLzpu@{OvnVeZgaPo!{yhsOe= zqvH@WY$|A;I>^XY20eHbEyL#@3yus&aG>>gAQBEvX7d?i~%-0&E7J4cY* zu&+N5R?`&PJCsu``g}vd!Tk|loLTLZfoA(g1A_ryIFL=Gr~u6^NBT{kSwbR3$s~!o z)Th@uVe5EU$xq=oHags|<_#}?DoV%}4JTXWP*dP7Q$837pnw$*zTah*mN3FS&<28rGg5#bXiE?ZHdXG+{e7Mg0Urh$ptQxrAu2e zIV2v5)F$HvPK;E$?gC9s7ogPltXSLQVizU4f(n;u;3!UL5VTu-2`g?E#7;Y$i7%UA z=Wwr%>zmo~rD=M2tt>AKAVBWqrgtJMs1v6xz$8i=Gu{mO8%{ZbY0GK_6|RB`S3!k~ zPR4jO(C~?(>_BvnR62RczWLe$oQX%Elr@Km9J?0lNEQb@TPit(Cx z4qMO9hE(WecUM@|vk0Q%p z(^67FR#4$^PCs6##QdwNT4ueA)^Ougzv8l-*G@~J4olZ2F3=fpL}7d~Uij>3r7qeD zLI(9D=drMBHH398V=$R>_Jgrf;9SO78bkJS4dFtx%p}(3%THA@)j`YFvjt|-942ix zGj()!CN?t|>?tdC6;wEYTokHi6;wEZ(w2MNkI@k62~IF>VBlS3?x7)hjPjHr>q;xd zNiLG>kTdtppghe*8N@uIy}q2uMl4L1$}ea8#45aXbfb4I61;eDw@EzV8^qJC6eYIf zAj52vT@oBa%yAUc#z%z}RJaN%ToxxO3+z^`@>qaSWg}-{5OlwW>AATAlUmuDT)M;} zBRQv{?M8IAGBiSWTSP|jcokGQaU!wt0I|<&y_6*O)?#wqEJ5p;o14b~F`9E~<)X|{ zglYY;S!^sV@Hj0cjana$v7P}yeRLk%W0xSs6;wD{8_)K3@_AW7g`+(O7X7cxpb9D+ z<&Tc0K^SboKp@cB)DmfKj}%x+cGS*ERBS#GOJi-LjOJZIg_C7tLUSu4M@@1pkG(JL zDN#X%Q`&*isd=mFx;CTm=ll#ddGjmh1nTXwYLxv3%RJeU|wJQ5Dq%yv>09g}XN=kN{UFa5()AL8n z^A^@T?WQs>z+?G(T!^=V3TFU_$pWWu!Yin7xgY)>>6iJF_m#NPF7g+NWh}Ain?ur< z*jjNYHbl;em_sUZY#Ls1>x!Eq&Il-+W(AeN)LL_tD{PBFY0(cZaAZXm>Z~Mt=+Jbz z(SOkqwME$})ygyA7q4D!r&x@H#X$I|cyeYmx5ZmvmQz86Q}@;tYgER9bOjZzf(ln! z6O>(t<^;Dbcej@Fdg(-Z?yH4!>4iUqT%-)`;OqiU6Pigy%?o7C#aZozDjHjYl9g73 zGFAl@E;)Zx$8)Qo!Ug?-UO6P<_oiAR_i}QyI%6Cnc4scK_Ek{fDyVSka32#!0us-F zv(s?Q;Pv>_d^&gIzfI3*C5Cp_16(g2$4PV!$4T-zXPy(Z(Q8DI?_k;U-kiOU7+7si zO*A5iLvI|LnisKx3RgjetDwSRf{Q=roK8ICVYAU&y^ydM2iz5F_IdF!&rH~Ei;u~b zml?f+3itmJR5%>b+IZ@);7I$aMSvpYzi!*lh&jjbvfQyg; zIAb<~<9wsE{)-cCaXu{qtJoQA6X2D`a3K8y>{(aS$6g04wA1}C%p`&fc_A4#}2lUu{_<(RkTfxmol6I=a2-2*j`QJfvj%lUNt zIYOkXexT}sRRWLBD`KA<*nG76#myXf7JLNJ0z@l@ zT7gruYA6A3)IsLWaMu8I=q{pBW8OwCqR=FlM+ zeqv8HT;6TN4cREK__d7fmW1L`gC#zx>cikuvw`Om!n^RJqLns23BEzl@{)WnhX={y z`3aZ!)+&ZbzFxrxhhJZQr6?0YOTIDCs(sIZPran*m_xo-2|g)<- zlM*g(-+~(zd*y!cQT|bWs+dEM~={67Gb^FHKGwk)4N`L{f`^gmVT zVLoG`*RW?4ntGtGftGcHXnJ(Ws|ua|k3n20JrMqLeuzFhSg<_LHGuC zF6b*{Fye1Eg`dTmK<`t+J5Ax|uzt{SC49sbzLC8W^vz0m+!THuTL68Z5`MEOd=q;e z=wB+~Z!(2n$leEfli^pxp$H{=74x!BBdl8q|D178`Ll(69dz38t6|?U?kRj5`zdIG zGt{pd_DkcQ!Y^T~(AcV}!SSnxoo?Jycs;uSG{F?g@Joz)3cr-KgPu41YS_z-dkWvd zhCsjH@T*~ajC%@iWHHd6GW=@TtZ`4_P3+a6KWF&Wu)BrQ3IDz+{7={~Ko2V6e=vn#&Q3$vE0yqb zjC->0pKGwvz;3idJ3S-%?g_onbc_GQrTH~ebYzZ&-xf0%s_ z^al*T8umZNJ%xwZ??FFq_|>o)IVeGetYV|=Y|tN3!Y?$1kFf^OpHRX(OyPT20QBdS z@L^NZa zO8PHy=#MJ&5k(%2xgG}nbA*$m4fy+B(CxSFzC7@{pa-E>JgZ?k*qwyp0?*jd6(4B%F0{skVvW>#80gX30!ybAU zp?3^v&qJVZQRsJqeih==GnwK)4*CYrcpc;PQ=mVu&|d@n7-;I&i2wVbKdjKd2K`CU zQr~I}^xm$-KM(Z#6#h#=|G7fH4D{=i_`5;>EtJuCob>Gnts$Jo2t?0;Ua!!1fUZ*F zzX$XXXqi7B15MCulKw2{h!XxS(BDJ2l>bxEpI2zgD5_Pmyf=bgKsb#_$ev3@8fk`<03r2bIy2k0VYmGPK;t;L8?fC}$hT&;4dY^t`qpX=0c0HaE*Uyb5l@hD zTu2U*T#N8F1J<=jm0c!FS|l7D=3P|VTO?c^z~xl`R;jcZY7}EyrB(prnf#^NW^+FqG|n$z1M^-{qp_H;*OZlzOQ^75<%4 zZ>u@IJEh)Mb9#3gdd=zGY3Mblx6{yTPH(57*PPx?L$5i#ol-AV7{&fhskhCX-Y%(^ zDw4wACH1zM)7vHWQUz1_4ZZCKVr0aqY;8!C-rfx}U^e$LDp)%V(|x4scBs~Uq|$a| zrtTxvwM)rVk<37~JM-SSJM(<_J9ro4$Y7DZ(d2yJTzW8?nIB2T(){on5#*naMbmxL z(Sw5Sjm}5?(aA)NKqvLshSz8;6Pp*Ffpjzz^G#3pL}#yW4gqtvH8L1d~9~|sE8<%P(l3+?7^PN2mmm% zAcXS6xBYwDTH9LpWpM>7sGnH?#R}?Y1@*In`Z*PAYi@6iH#g27nfKOX-3qk}@rh^iSIk{2xmU`siByX|sEX$^o^ z7AF=gRyRLSrmV;n)X&L8vcS2!N_Qdac5dle0!da-KeZ*Um|1wv3hJl)1ZwG;J+Lz+ zKI@BYSHv$VsX(6pNdp0p&Vy2no2HSFAX-V$LpFS2nifwvwTA&QfCGAGZ^A|(U6?QSs`&tgj9U#l#CP5W)YA~M>UcQE297n zW0pcjkp$VFQYJ$ysGmko81Prd=)Z#cSwa1*pnj@fml}^fqp?&_Kclns4W2%dG^2+a zhaXvY_evge;HjL*`h=XrsHNd?R!~13VKeel0Ui#J*BusyaWbz0x>>XYts+G#1Yj2w{%w^mR;O+c?=1|FqdLH)cwqb#o2iXpnpn4HD7{DWJq^VR6$iv*j{ zHA~@Ld_=nkjbXM)ynMdcPTXXp^2dAy^%F~@S(M7`T|)x6F+7X-27m^Bko9CH0{G@) zUzJ!S7G zF&-)8H)^JT2!l`elGg?YRbn7>Zh1UDZL6V3&3F+y|$@b zt&lmFQ+5UQQ{Ve1Ci9Dyg@Gx#tc8-%yUdKXVpyEZ(kQezcF>5;l}3^(sGqdg)Uv)+ zP(K$nw_<9vhZD*9*nzodx|~M+!vxhSHkl%i{ z0&zqSnx`=^#cz82fW|i+oG%hRfDiMd{8Muik3^v`dD7xQo`>9St|N062{toF%o9-- zAe!>yXYoCv&DVw&kt?X5`?N5B4=q+I$fOa|P(l5ypni%ccFsC> z1@+S^LrgGQ3S1~!>PXnsq)Up8LAEn=5EWEORd4xhaA-mW^;4EAhkwg|3hL)rM9mOPW$1X6PP{n+OC@ zSKQ28ILp#wIDA3QRm7w5T?>m;$>UZ~KaqRdfraGsR0ap5Xvq|v($K&&yCIEpO>s1B z0}s}Ac6GIPG*7i^hm-N7v0bERJUB@E9LtemY+PEH6~Kr9U#5W4N8a19OZD_0~G9C^__6|jQh9f;gk(L%M=o{rmMf63WMr;&qn2M!hvr{-B zH5tozi$|qp0?T%%cK9W|ds&~tjzzNRKO%EZ0WN5EjAfleOAQoSOkW}7&=;%Mc~YtV z2wYb0Nt|`O`-NjEFMgg0voC`$%kw=p0p1D0%UlWH3oPo=V{+=)m6Ccg!M3mZI_Ysu z=zqC<;yS^6#FYZpC%eSM>YjFO_Z%O2;n<;7PrJ9T#T`2|@){mA(NsS{akeKmgKPT)xi7*^eVR~3Ip*iZn@QUa zu5AI@c5rPA(6;c0A2{J!U4Qm7CkMUU8t;TRQSYa}-6yIUcVUB<+prnBt6iHXS{&&v zAoT^-ohS7L<|C;ueypbNtiB6)s#e#Z^~}kUPHt1@L}#KKImO)*F4j5mxgW6rrM)W= z^aNSg#LqrW`L3hBuC71xnUlj!JZ95G6JoLycM-E`;$ohXW*)B@xo8*fm>Q4ctE%x< z^_?y(U2n=gJ?~t|yT%mRxS8wP3|%J&o=kk9w(9FAgRTksrTR|}P|b0<=st@QySl#S z8HC);8qPZYZvSS#>sT|-ahbmS(38QsBkmKoxYzlq9au}+?0>h7BpJF+)T-6>)yGc` zRHxQ``q;-P6|3vr&zuaN^muflDjglfl(TnD+zQHy(F+DKFR&c495V-4$&6dbDDXfAe#|X`y_& zVnc#$cK3jDv!@SqkXkFWCsupEQsw$O#ji_zrN;I38vSmS>+5cQx8cOIXSkjw6yDW| zduj)cdvFK1t?p|4wz>`m{^Fkh{qj28d+>YNrRREXnZ0)KEZm=i-+B1G1i!QKTZ*>w_E6?5No z`i9d0HB{@Wb=OvTsy(YbHJ)0J$Ftf~=UG#`)^mF8F?a2)?%LbjwYR%#?{L@N>8`!Y zUHclh=We&>9=GSUZqL1L&wXys>)f9E-JaLGC72`?2?4!K;72&9Q{)1ChF@?A2!_2` z0CfUL2iP-=J*0!*P(%)1d6N!aLkK+tP|7j_91%(Y-OAXj1%Mt9cnAoH&FkPpgdlV= z(QjdZX~P8soXf}snq3pQXE6X&<2u4v2e~&0q+lT3bP|0SKsLhv<>YQ;>=on!xw4mB z@CV2R-fJJZ;3wcA@*gA@{zK$~f0SJKhsoUpz$kJL>A*?ke-+U{;JKRIH|Y6A{!ya6 zI!-NnlMa+a{t5Em0_a9SelK&jhKwjcVmJbV%P546BQWynpV z{*${8MNjUHIuPVawE1(OZUR3-1)n0f<`n2&Ep&TMf$lXzciqbACIB*?=jb$fp07Ox zy3Y{0VGOF>iacL7%5<+6y4S6oZX?gn6uLJoukM#1t@64KH-zY3eP`8O?)zO6Al+vR zGtOFGGoZ$}F2S7{SRO|5`iD+nIqQIG#I`&mFf!mqpmr>$5y)ucYQY`Kqv}ps8s`fe zFc4Ty8`O+I-=9+&7YHLZEw2%LBqp)~4_+8?;~lH+tiG%2H8M9Y5{6v3yoRVvq*LUE z+C(-BGrXtPjIF|qEh}dR##?zE#>K)6G@#|IqIeV;7rIFOIrUPZ8$HNM=_WfS@N;h$ zy6cx$x7svO?{k{wWx|L{Po)tJ!iXKqYlK<@jHjk1bT=-qZu?Sb7DhCkN+Vi@5qO3y zXIsE9#ki;)`p&%h4%t7q3lq>yET;(=r5TqnK@47Y3IjTp*8sI9VtB6i2VFvU=gR5E zYl*J=WkNUJXO}bMEz^w&4n9o6BYUNE8?FBpLO0&aS4y{0-aetbd*yVyWqJFB?w(Vi zJ0NuTo&w$dLU-TF>Bh8!-o}DLH|ABa;kZ{LF}r`u@XBSQD^ z%IP-R_mx67=FV2Cyp3^fSm+*IIo+7@(ChiQ&^@+tx{bQFSLnt&=t|{zr%d;Lp&N>Q zc&4#vEP5cxTo_g{e@i2P%~#<-CBP;(47K&Kn$v2BR=ewJPIIkyZE$aNo$ET!b-rs; z)fU$d7rn;ZG>Mb=!2dU^v{TnA#bbTB9qR6OMDj+4Zb!(UrsdmLW15$^g&c} zK_`fwME(l*2;BHAX1N7TE(3j^px*@dLg;y$pdW=BpJVLL$W1Z!ez>%L@&O8m9gh#K0aTU4f z;;6+j4CiXeMR$uJtiv*f32(m2MZF-cZebD{`72h_Hj34>^LP}#3UvmBqaIW5!Mu#E zCwGfjZQCYR+b-dv7^`QDzeiolMe% zCh}DgykGOxkR9ZrUE)=jFSWsB#?Ul1a?vzlI%8;>&E%p;kp$E;#;Et8B{*v0>;PkU zLt<=_Cy94Acwu1-Ril&KIAeH;;7fE!qFAD%o9xBqWJ%-Bg*#r>!iV^NY=mZSs62Vy z5MH#}^8gB+;-Y5ri^`JT@>F>rLWQ`8R}!5^{-yFE-SX;0#5VNexfiN}iEsKkQ5SL; zDgQ`bjqtw}dOUj@wm+p)4QFIxH%od=U$M!%?a;2z(@H{c2HT-McMui{8YX-fRDN>;zQB!i}-T& zuAO(L_Xzl;-qUU5-R)4`3yM6FOP7^>)eFw-OMy??N24UVtmGYYDDNkVyt8z1mhyh* zP+sCt);@HX{Ias|2>6`Tga20Kq1!De?*)hQCJtxqL-$=!UJ88ppLgZf(;q1EHVJO4 z^!^Hb$iloUSKjoItbG^S$h!%APUJnW$n)CBa~8~LJqQTuKOpR|uZ+YrO5JRSz0lk%;5RaRcTjeX~V&xyPT6?vE1$a}X#c^hxa z+Q*;G1=3p&J}2$%4T`)*8~Yx0C~w`Xv-UOF$n%2FNqu>vB9D(P3Z(aa4&|MP2ZgLJ zZ8r8@3O*2y4$n%4cN%@g3pP4_bKwOu#xu;hw?mkWbGTYk+%_i zPVBowkvD83?+p&+(M~v7pF=kC)`8E7eK#rcMs4KX=TP2@io7u!d7itR**6b9nch7% z^6qdb?}Q?6pN%})0q7+ErokueyUIr1O%CP#P?2|yjl35f%A2}7Yu_tv;x^*xX9qC&0H?gsaXIAk_D*{(JC_@7CY9Y6PPP?icZM37VY4cu>4dq2=v2 zaihxn2>AXH5h0S#t`i^0(^@(@y~@?x-qP9D-rC*?-zM&_|LtgN<5WvmTUQsqo2a`b zFxZC=4M-HfT$pglQrH=+XWXhb=0$itHsvC;F_XZFY4gzoxH~$dyMms?QS`CddDe)@ z%*OQm%-mFLnl)kuRQHM;ipL@e9GV|Xvq+?OFxV3b1xCjPMgzXyJda2c_*l9me&Xmt z2B*5Q#;MqWg@X}}P{kVYFz5|bC^hkzDjgWLOIg2?tE{x(D zK6;)gf7Pt1X3w8|6k%Dv=TCl0;jO}i#FHj^jlKcc@T*~8#r+Ek{ckz+cR;_Wgnu9R zzf`c=bTX53SgIi06h4Zi~64;ef)ENt8p|2lR6^rMDf4ZGgBr|=EzM$ps*q`upY zdkQ~`%l=oxuZF$dxTo-Q*atv=+wiMlA2seNd?Wh|=;sW-8ulgQp2E*#{|7Wa7&7$# zmvK+wo7m4lzhL;)u-_W@6n-J2S@0JPzZ!NXwPkTtF)!Of-G$*-!!9%KDgGArC!lK# zzZ&K@?kRj58wGv3;a9`1Hts3>5_X-5u4Po;vR5s8l_}iAUT30Lvqu%0rd0kGG$rR} z_-#P_`aI~(@JI{#8PI3oS1;)A;{JUI-zMl^fc^$(>K-Y+2mS09K+|**(KI{%V}0E#p4``q$v6=`jjti}^&h z(fEvadA~=cqb(Zg<45#a5go-hvuzu?+=Xd$lhna=n0m|RX0{FeDFsAY*|sTh+a}z0 z;UW@e*(uyk;dTiZt6Dk()#_-x$k8x9A(e$9W`WnSRmq>|G>jM=lZv9qbMxv`~F z8yw!}jnAdM7z40|hS|Bu;dC?=nMy_v&dz1#lan~i6(_|ukVk|*lgH5%nO&i1Q+v}6 z{OxR`zg?~TzQx-xLLa8bW}^pi?ld?tq?p8M4!x1lu|NbNlc@z5As2k%F`rnNIY8p^ z4YT;R-P=2edp)ZoeGAjm{A2e+(@~NW=?jfVLZg9jV0dg-Gkp32zOnJqKxA-lFvL9~ zk)fUd7&*}!*n^XXBEc4ac+j^e!2R+Lvgj3Dp%I*!IIfEw5BCg=gvTNyV*`Ovs8Lvg z!;(ozQjaZ_jH6?IUD?RUpnt#@9FEK#xGu)?LWl|nMuWb=h%dZ<*gv2e2E4}BmOdO6 zf<*X-!oe^ykB)NeRnKS1k~t>@WNk&FRp}_-$dGSr05VCo5H=Xx9f;_s^5W#xtiO6c zz9$$S8I6n&hsQ&dM*$qX(91KKA36{j3l0UsW4 zSB?k91Cem>D*OorccCIv=2Ket>DeMJAL~V@f#imL{edvoB0@rYhjOY#pKmBQxIe;+ zGpn64&}`pmU@+hd2f!lAL{xz0mLvTp&nyAUU`JM{s7rl%!h}WRVI@C>-`MDIznV9^ z_^Bu%OEjEpl|xNYR15|JdIOVLfqbF{h?YWWj12eyS0sx9nV4;GB7$$&H#pKS(k_MY zM!@CB;*azO27UWcsrh@z z93Cf^!{%7!sdN%(U+9k&85~p6%1evgun=1?pYbgZJTXa-o|@8Fi!x~F-yJb&2V=8% z?3z#LvQkMBwN%d0qy-rz@r85h{w8Ug` z$pvat3(@Ha9Xh=9qHR%`)mCX!u%@!1Ou(6=OKT|v+Cw!i+ES`pOKhuNUE>FrL+sKQ z*WpY99r(3`#tMncP+(H>k~Z3`P>qhFT!xH5i#VK#FPmWJ4|d0GSjiJuzBDC?*UIv; z00QI?joyhC_Y~&O51cfrh_V^ymGF4i1rvC2WG)klPDNAm(fMS~Nv?VF=v~=9Da4^o zA5Nwktj}+>6qyr&lO?Osg$m$_k zSdS*+X+8d~_Qgl;?<&w~*=UBfLFd^h)5&9L1A(q)^LfyAB`f2O_Y98gD>;!omKF*X zcxq3kkEQ@@j~Z+(c`C-ilCO^)Efy}OL9E&0SUS*G(Tas@2XF|iRV~Ph(BjboeW;m7 z^CzOiMTJc#=jW$m@dASeMWSTHV9Yi~Iyw`hrdvp&5w0Cf$FQFx7HycEPU5D3sRjAV zj&Cqog z?8s3}3_3K6V(2+nnwC-%Ag3&C$6LASAsoj7gG@_SJtZZ_a+nqaXuAQ`QB0*4&1I`d zrfRu7vYgjWO9RWu5n0f|(4me$!(spf(pcheEH(p#$>j@zlgUL+s?yiU(V~*;h z6Cqk=63hGLrz)B1pk?dX0yAk!E3va`HZyf}b|yB14SZ!~^X#FSf!K5kOZL{!)9iC) z0s9yVJl_?YIhXxYK1ZbHP%s^wU))IIa;%;+(~iUff~NsbdpKI4UlxHHxi<6nd2HHD zw7@)aK5HsbAjc)E-EfJX5%bdpTA>Kkk~4&dQKb%u?@p&9BVXvYw1QX=5(T|2HPi_HSgjh z+C69r=n`GJ?LZI`U$5#a>290*cJq8k)2WlFEC>2E(tInHEtR_%?*;xw!(P zYD2b_zHDSA7rDTO<&juqB12=Oi32@ z;d>4G#>8eNs3dv8(10HsWhe2e%3^9jPLhXw{-uzD=g$&|8OFvp+vmH3I;9Qo!9KaN zrHm!g*eG0vpdRd1iKR#9Fkmk5w&1ALu}2t_#gR~Y4pWMAg~q22MHO1mava@$71)uO z-T^-*vrCp=Xk zMr<_U3$Nu=lF|FfrLRG1p-3g#a#U4IMUtq%q1D-I^}PT&N{VEpEzQoO)oM+RiBq&Y+dTwg_fa;+&a_!dB?w zwY__tnw^bcIY;b7lZ?1HJB`?QCg$z(E=j%Rv%#SRO!m*_JdR3=iSv6hG)A?U>@P!( z7Ut&@6mD}${WBG$o*a!nJ2emgN;8JXm#xpge{WlBTdVmIQdAyaLN7UM7gv-rmPUtk z@bfuJ$+_Iv8b89pu20F&eM82Oe|+&VHPO)>F;9*a&1+SAR))6M*S8e5l-{Wnum{`l zaDY%O9nE=NT5S3hd9H6ejcAzT;S0Patew#VReTwl@?mt$3xqT(hQs zMS?T47V}6ki%Q_+sB%o9_=_2Dn5`(Q4D~z_+X^FdshsWqB^He;M~)lH$sj9vmK!{s z+ZjTh<6D;Sm5Z%|SplV{u*8BYxvMlHz%U%c=D3T^ji=Fpf)SjNI-m13olP!hWzaNR za=wHf-Xf|tHn_)Wy|IcunRfgHu!=sNoV^~On&&N~m6m>ucGn{tPY=f@U=%RZ2uHx`0z>oR)K*UOl?z+uhdHffKr%Jx;Sy;>q;P;b_jz z9Y^NNm|9zFYn%Do$dcoCm}iiSVh=+2uX?t3RB?0p8xkv(nEk{M_DG8h+Knui86i_<4k%$9sk0w@&!2 z^L874Ug78Ub{Kx$!mr!A!|*#M{Em6Ia6b?18+qYaO1F^i&QbiC;m=Za+<%SEKVk4s zeENsg-Jp)UK8?e@nY)`+fPNZ{u&3bZ*^@uE%Ao# zi@V>~v;CQ>i{IH@llZB>vAbrXCUM5mcXhwqUo&y~QCH)}c91Iq_~AW#NJltr@xTI7<8jxPb$vt~`$($4+vL~H{am-F`hED-eOTW4qN)C# zaxa|8{<(+lCgA19QSejb;v{%}!Nq~_9G#PccmQp(mS`L)Pp8NeTIXrxo-F`Qf$Ri4 zOU7Oz08HBjK|L4Fs)N*O4v5H(I z1*zo#HGC8T(-Fkek03r2p&CyBItT*zj-EAygm%Ai*5gl|^xNf{(> zToQ_Va}M7_;Cq!4E^qI}4X<;;RZmAr?+H*J!n6S?wED)M;SC?M~Qn2vLmD>7H!t>BaP$uXdn zeGh`qiG9CUUNY|H6k&I9jJ8~Su{YH1?OxT@HCj-;7wQMC$k zCdEIKT?YOmMvPk4YKnh0>j8aC2`BVSc~xQjwIB3bqzCMcn!?XzDbSB7;YUs3=d-&( zKc$2}XbQi8Jp%fll<>z);TN$_fc}XR{-h~?3DAUa zs$aD%X$sfa5zsGJ!f!Q&H?s#oXUnXXz10-n%H9upREhs#Q+PXj0`xv5{0pY=o$Q;S zCzSC2G=+Du6QC1H_^(ajFXL#N>kPkIwjSNBys9u!=mnh}!Pc_vrtnv=PSBSt@qMOn z9}9u*QNs6|!u>1(Irnd+Y}yTkAr?l3IC)id^h_? z(C<;gpD~3Gv1dVlPznE$DSU*z2>K&RxT{*`9<}c)**efqDdFdu!o#c{^uH?M&8F~i z)(!fHN_fx|zL)I-{Tn4bY6{=aQlQrwHrKMFrtquT-Jl6!RljQ4gQoCn*(0Evl<>z) z;Su%;&^=1{lcw+}dm8kZ68oN_ZV;c~!B4>^#t~Rl>KL z!jr5O^gERB%T3|evq8{*rG$^0!e>|v^b<<>tSNks-3g#XwSew6(d^yNx;wHyv16RYq}cNXXY zCHw+Y_^Vk1XsToSRm(a|;kU3p&=X2HJ#STd1mROk_&(4Hg^q%rR_NwTcMAD{-HwO z3i>As{aVl`6#8M%FDUdoK)S%~Tf^8rO8PGXP4661emR0+QWG`&N4@uU2FBj{f!;qL{#6ZXmS`!MMBpf3^pp83H@580Or`G3@C?di$Mf?(~wP!ABi zL)fG`IY!vh1~|JJ{=B&*3*c@B9B-E3?Pk1jf=}mI?q<00W(nnP7EfU4oI3|xU4pvj zV5>`&ga@x+qPIw$1P`zJOQlGK>fb80Hs@fgOSJ?ZugGaN^qSM!YUnj5w$;#UPHmf^ z*PProL$5i#ZBlOzmVBGkn}a3aCiUiE$+t_rIau=TQg05He7m97oZfaruQ|Q#hF)`e zI}E+%^mZ6}&FSrsdRxuq+adK*!71g^A@#PJ%Xg>L+X_Vr|4ym5)m*+i4ZY^{?lkn8 z)4S8qYff*cq1T+=PD8Iby`55Tn>oFmQZH2)#r{sIx6Pd1E~%F)lEU95^|qPQ+hyoA zr?<<{Yff*Mq1T+=<|ae2Il;|MhGuh$o13KSc5{-Oo1|{4tV$Z1o22q~bE2E6vGcxz zs<9e_TD2ZvPIhy)%QC0C+32*|%?WQdx-F{ust%*$YR^eIH8EXzPRd(k$~$sWZuDM8 zbLl`zxeTMBbRZ?Vk0Aw?>OL~#I$(+JBXevgG;trJLF|;0ji#_uN;Vq7PAS=_{yU{) zqvCf;$wrm$l#-3g-YF#;)x1+mHY#|hlx$S(E-Bfl)Ll}tQJuS_WTPT?Ny$bP?vj#? z$_prRksaB3+uQ`nb^GI-C`|D_0AI|0&_*RT8mP>^F)b2 zv#5}D0?pnzqKv>?QEEzzbccFW?>teK37ooaAu~S^4*H|~lPfwoW>0i_A;xpR2j>

dIeW#1fNii>te^lJp&`*vB=2SKwuPV6qewy zWD=6pV}2wfDuk}g_-uaez;!X67eZ7xFdFm?MttG@!~Ox)Fay*CiQuP1AoJ*mmR_Mw z90()HyhC)P2}ramosO*-@{JAXXIIGBgTdW_h<=I{PAbYOQSZn11j8evk@4a1c!=_d zPOa(Xnan@ZiJ&qD!ehRn&@Q=n+}7OK*$O6EI6Z@U*2|=af~sZ0cQ7;-^zROg=Hwec zZa|uA@jVdK2m$s{y>;(5h0kt+#lh^nKhC!&}`pmU@+hd2f!i< zSUHKvPsPy1Szeu~3${PWfBa1)M8yNKMN2T)b4)3B$ zBv|_fePL5Ok;Ma++>E=b-`fz!cS-giku{1B)iRN`=6F{;-m((|x&u=k&0X=fHl>Nk?=y~a^!@_mdCn?+SB&S7)tl+`E89D@a2wDJM5?xn?U zScol{&%~1-2%6ZXr=~R4q6`}PcSlU}$UtYzshm@itZXCInmoU>xY$hoS#Xw8bw20j z3V!E?h;QSHTb%O|oowq$30o$>G8)0rEK(yy)$j=C`Dd$%^M>iMnl$T*WZjj#OeP8VH_BrS7zv4xUv7KCYu$s(BccmO+2rx2)35ncox z(zWEaTAn>pO0}5B8<(kU$YvZYv$U2%;4)cC_AjxmdX~h^hiaCer(CSn*)QdZKAdSl z({k_#v1!@n3LqpdLxD-jOWJ6&LNz*bW(g~UBKdHp0NTrhDaI$1Ix)5NpEQW6$IOKqL=!!B0Zw5 za*D3uF!Um|)RByi#pOQF1V>K`TPuWwGAfX2h+aG?3`EOMl$14xNiDmsz)|vWgiNwX z2kl&rmP!>FsFfy*FeswwOs2@A$yR8&3FPt1Oqd~~NP_Io!k3|1ESfnQk(6~EkfE9Z z>FtzH^M!)WdB+^H;*?Fm1v+LI5A0I;HB6%U#{!rIvT7OmxnjJKh8b| zkw>nNnNK}6G-tzYVHV<8I{cvp^fv? zv3P+&g9Rf_+_jC7j?TpB!0JjA zXep^6Nr@i8{yizzI>J3EFvzrI)l*V(EQe_^0Bssj9c^Kq6yvNSnX2XT$Z}pgEe$Lq zM`S?<2_iQ>883`rSuB@CjX?%s6GHK>%_bpqV)K_XB~&hT?Q3lzV>l>-`(FJ^XO6lxC-cU zGLXndrL1n4iDeQE1*f|TFzZk0#YMGyeil+!TDlA=4Zx0T;Hl)R`VE8~R;&nYBWshH z2s-leWRxVJ$gHhlt!4o%Ud&93C=Gni!Svi*fl;-szHDU8;M4sYmPcZdk(^uv4?jGtmch49@KZto>qA zV3wfu%+1Xcd}I#xmGQ_ma?7gvh=gdu97UMcADhL-?g9_Vl7#jF408rk5z#z=%f%TP z3=Q}ry|GE`DPMy88}j*=LJFQgOCV+#8{e$vsY=T4;XMTg86`;>OQi9&KpE!rV6RFn zJvxU0bAjQaBYUt%7?Z`3kR{w)X%)y{a6!wVCA6S5J2|~jR>jkCeIsE2RhN}9xF*7y0Wa%YYTD-jHpeezIKrYp8nm$0i{`I}pv3Gs?ks%8s%h0$3{5-$Bc$Rgf_p z7%N*q;r*@Ix@f!3f=6uz-;o!5@sz=u+;vsJyX{MQo{;gZF$T6(dHCTNX zmmQ8B%FGv@h0p_SXBR1Y^q{#8VST`48EEuGoG%hRK$C-$c~ft4$;=cnZ)JfzY2ERia=tu1}#+L13ThdYOCZaLClnmP*s(kt(?cx9S*F@|aSCdu;c)8&{8wM41K zO%Z1V6i%~(k!hz~VRH)csz#woT9SBYD6p!Ey?c8t=ZJI4*c1gvLiCa*84-*b** zN2AY9&BMRajN$QRSKu7tS*;~}3BBa3U0hMhSQ;JD;m`TbtZ2$}V{7~fhtjH}Apr1AvjuV~E(06I>g>r9Selhg z{mn8;&)vY~-1af!kQ{#4ODVmEQEyE$w1cw?I8A6KmGg~(bCax=9gD`s2jdIr++CQC zV`)8suz3}$w5ZzNP>By)X)o8T>0goP0QV*LduCAyoE%kJP0NqJnDK^LN?B#7=ZV-> z7?}eyc{vGE<;chWQp>a4;OV>yg-~YrmL+`UV(Va5K&dG#v7k!sDvby*EVYocMcgKb za^q7HFh8I3HJu|FG|iTrFQJFesyCu)V}pB~)*GwnlR3L^OEVmglG*EHQ&{D6 z-n^}>pxyPz#&|quKZcDpvY&VScr+p`b`)rR^o@;)Mg+}jMyiyET66)Y&NwaSJiU5! z&9}R)s{v!mosNC$d=LgW2tyv z7LHq%(OkQ;S%o|c9KY8Win-XN3&pDKcuh}EPi1g03XXW7lO7tl(uQ;lC(UMJ4Ln%e z+11tF(LB|v9ZtrRJbDA>lldulD1mZh7!&FXvvde37Oi7b8hx3ge_6V`(zV#^q3t*% z6laf$p~9|WXZz8BOPnXlj}M)SVFWi7o1LWRul=!reCI#1&9W`29glp(Xa(OAm3J>X z9^^2Vl4e?4;%!HcL4Wo;Q+^#D~m}S$*mv4Jjma~k1{%j z7ML7BV{uni)32u1vpNFk9{jwngztpQ<(godZ=G-@)_1!m;JeO;`^_&L+f4pXPB1U| zc_vc*JsejS8rkuv$ucr7mtj%o_?t67hhkUxTk91xXbH$ zT#r?k*mB}U_aAait9ZyvGv4HCb?bw{)m60-{W5=(pr~z z$kYAYZA_#cfLZLsT9!@G38d&`5NUhi+0k`=;?k*!o}TBP;IY>I^~vBB3HOP$?&?dc zpZ4Il_R@2nZg}?O6+51-ORPzJ=I6&o*`-w{UQu<{@sn4ayy7Fj{rS(v&&cb|Ec zpIn!JgCjn7=ITvXGm6b1+dXk|_Z5k1NUz%PwrjrD-8*qbq8HR{TZp=2BADn&Jo)pU z=Ka@vvHLR<>;5j)&tB+Gf8-b4x10>tJX4oAxqHhCFK(#nKF?n_@x;&9u-DG6^WPn( z)ahyDf3INm>k_M;@t$~MV%@~LgvYPKYH%GINE(- z&vVS1&9Ckjk&h=Bb%11YPx>#MC<|U(p7At506x+U_~NK2i0wd;8ks z>*ubVV<#?RPj;@MvgAEBlefDfT?%M3><23{l(AjjlyHB3{<#X$r z*tYv{@5Ya@{+<-vW2g7`RKuMBeFxkG`QtZ;pNIH1+z8ks9jo-@?@pd^IrzKrdv<+) zPZPr1@ax2{8^2!s*5P*+ejD-g;#B9vR(YyDt2{NHT93!G+EeFQ zQ@hr4dhIcH?XB+G+uXIcyKC=o*WT%_y~|zu8n@?ex91+W=e2Iny>8EaZqMu7p8MUN z*Si5qWn6?rHi4fTkXTdXN;EpS0JdW69|T4n>pw*U!_+^;fr z6}f;EyP8~tPml{bN-o0VAi2*94Dxy%IgWt0)8v0CV;OS4AP|#x=tye>;e0ds zH!^mM2){$ncan?n*9!Vxa-RXhqo5xo_esXyBp6HLF&br`+fEY^d$AKP4?kF(Q z$^9hI^~fD#>E;5%RFi+@6eC)%>O7cIzSQoj-Y>vP@r6cpPzd=@zKPpv#Tx32+U{2^rc=_{vuqtv}#=w7#Sx{Y+7DRiSs ztW=(Flj%NN=ss)ZbQ|e@iO_w{%IWsXbYnQc>p3dGO69qc?(>E2^G<>83xw`Xr$F~b zLidF$r`zb)HVfUT04r7A=)U!SZL83|W#x1mbq&K>UeD3sS1R4;LiKdNROr5B<#Ze6 zycI0HkM)(xbECW)gzgBiHkMm(Y!O;g!;D^z5$?x?jF>y6Jss0zbD;=kvbng|q_nZRV`-N^i#8&D#X0-3Cg>KBRuDI@Ng>KB{uDI@q(2aTH71tdV zy74eyaov+bH|E1vTz5?9#;f6q>pm!S$5&1_CKUDYT2kmvoC4j~3*Fb90^Ku0_w>r? z#>Bav=W{~$?8@mj`qUeQ?$pZZ_R4f;gzogp>8AJL3H;m(Liha2={DXC4h!9fR!+Au zK0hjSAHj?S-iKK<7Cn$;E=qA#-(A6gsdM^3Q#WBT%U$1%q6pLN{I*jvcGjjv3zj@$W)CF{6DUk2{Dld+#r z_+5;>K<;bw<=u|Eq2C4i9)0;X{sHVD5Hz_A^cF$W@+%K(0rx&9rF+UVH}&H744mQcEscHCXsgmeu6qNeWiJ31tnr8^xxV z^Tei?O*|^!WI}C+dASI_sboFT+r*}rOT?y_dM=W05;>c~cW}|XNl_!D%^Xm{H*uUx zZkyifXp_eIM0YX|1NRr5_47ZKgfP2ig@HWS^;P2rm?wh}!cHr-qyHr)*J z{VaTE%u6Xe#28HEn>e>=B!C_HmQ>rU=Y-^UV;AfdN{0+NiK3S!gGO+4w0 zp;vkZ`J$Rqjx}-F?KIwm?L29KC!6?t$u{)`*{{JhE{(i(GT#fWDKnq@3&~;V$%^? z?KshI;QLP)L#y3OG+HgPm@%~4{p7wyY)V3_y_#sW+H1%~tG$-ockry|JAfiYqt#B3 z`!2C*=@GvFgt2#HQwaILM}J_@4xt#)kJ2CWg(_!xx!_x+gb?5J3N3G`owy|d_hLkB zLi?h)9~A!U;GT(}DsLPOXlSiqP#miFq+4F^fyWM>S<**$x4}{Q{uu)i-p0&qd^4Gv zmj41D*(0xNakCRH@$vov?$5#J;hl!gAo+F)KHZnG-yRlyjPQ_rR9{G*%$t+oQ!i;d znvx?vG!0XFN!~FjL=k*P4&Nh>-g?1pCGXeZb7Ef% zeT%e@>M&ha@)p47MBaZY@??FrlJ~qrdDkAx+V>J}owa>4;B#W%w-kBj+Q|EnLwV!3 zX6>W4O_x=AW8iaQ-!qE53v_Xo^8VAIyrJ8&_FZHn?^^IVvF{6tyv;W9zU5F};P$M2 zTW#cxgU^Y5Pb%^*wvqRYLwUQ<@MZhpV+zQ$D&HaSIkE4PioESM_I<&jymmb6rG1y# z$P0kaiG3edoY?nPMP8SUyvM+INQA3S?(^s(j3s6Mz05|Q20kbD zyZIkE3yMV?O=XDRQ!4&|MJvA49( zZzJy_@Hw&XUPWHOM&8>U%B#IEYhS;OyqAE_iG8;#@`5(<9(E}2q#|#(jl47PPUFPB zSAkEK$B>P@dmYOAl_GD%MqVx6wVc?O0iU$*N*j5%JCygoioCFmyps;)UH|&5ed9Lr zUIjiU>HUEsZ?BEKUpbUF`9Rjb{WkJ4;B#W%e<<>nxbeHzM&9+{ zb7J2&6nPOFc|UL{FZ@u}zNn47N$@$b?_U&olQ#1H!=b$04`=O**~q&Zd`|59ydv+Q zjl6F-l;_7Bi7elwjl3}UoY;3~~5|8B66=Leq?`#z+|%h<>}?oi%kZ_e7cU?cBk;B#W%pDXeX+sOMHhw`>!4o>FZ zQ5$)!;B#W%yA*k^vXS>8hw{#UYu3J3+sL~Nd`|3pvmy^u4*a6=-^cN*;-8o4et!T!p#JxI)X@@8Cw2_XPO7FofjYE|^H3 z*4nhwt6a_PEuC%ct?iwiUT+ik*Z+33wQ;JYy{ipDxF+gu2@Lk(pa&t1?5a1}_PYrl zw5pAHaZ`^ucNUsW=(Aom^l7az%}RIwmJLLeJDqb(?DOMgzq$kpTqh1g`@ihH3!EEQc{hBdwY?kL362xM zF=<#kPU6fqtdmOA92t#n5nhNgIFv=gc{yGt$gxbnzzN@6-HNJM*0L zoacGYbFOn{=KPn$<%l@rxxB6brcn=}bO-w@n*VS`2=5R^Sn$Z$L^P0zEh5|edLmIA zPsfgh0SUTV(1Yd@gzefzsXb_`}qM|p^E~dw6PTQ7Y>ACJ%c^_@PBxK{*UzY>%PveSzvy4C3wc7;6#TN z$3CND(YZ(&In*AjLi6uUun(zZTP9V8$+zM4++?V(PjV>$8ObCh(bj8nqkqXb7xC-LjE!@%i?2;^ zUkFj*z+BKb74?O0obgYph8eKt$OPXf8qTB5&&Py1zQI+Atk_0hnt)8J(rM%BX2oeD*Q{zHMeGQaT+ho!mGk2%h;UEc^kQIu~l6mI?%g3vb@~4zqhAnacQV`WVt^v5{vikUrG%04)!ni@{QN_ zVxLZRmqhhi<2dw{A;#9GqAFGAaDbh#+O(9zx}%F$wh+~Ww8Sl|iB&Tyj@%;9#4ZCh zrLk6J&@gbhVv?Xi?wE6BI0;s^k!npMm{k|6V}rZpb8oJ|9CvSs*sQR+C1txB%C@eQ zu%%lplM#@8of;{rX6)Qrw~&0w7Sma&aOGP$>X~+geR7ey2uRU-4d*vsKxNEhpI;|@ zF_&hTBx!|{%`*$av}8Qhbb;CuAx0BSNApEnZ6{tsrLHU+assxNZ?2^fXt_^%hSh40rRTs2CktJ)MQ#(zOGrF-wl=rXN^?skw2PL^;g!Y8K45QqC5lv87lJ3kaz) z?1KtvapGKs!9j#%1vC3mdjO{sMRJ5sO0HbzEG$#G&u@wG=t5^m?5J| zhMduGWvqs+{7*$CWnBkktj3@3RNxL84YHC?^M!(LWoo{NYgT%qWj7{RSmAi5YR|7> z5zQY7U=_%!=dGSj8}*NvfoYvwC1({vsWv(>V$*3kXoj^x_imIbc`9u(Fw$#AP;q1K z{OHuI87bFwDlHVU8MSp>Fv_R3?{zfN=<$RN%6Tc?@s4{Lj}G)_Hr8rN@!BGQ6Rc{1 z!m?b3{AT#U%%k~}v6-sE0NYedCzfp{4T?m`2;2w96#3Xnf|{!?d$O@7G6 zYzE5;kAV{_VQZ(3mBGuEs%xoeb$?L`;Tjlv7TTD-2*SJ>O_hP{ zS=Hw%GN#Hw=IW3UaaA9y7{Y~Ug*dQU8_!iLH$;!EGd3$}N-J@)DpOcGm03xw;Ps&T zDzsi-w9JW>$wV43v{j|7;!Pu)@m;Z*bGhwmbY_==32Lgkk;LU%J!hu(ooocBv-#M` zm>KrdsDmO>qcdM@vNo=QO^&(PBt#BkSo8mXP z%3y;l#bn~Vi>#{8c?g#JBo~c6)^4rfEXN+MFtI9w<86u5XUx%ka}$9GJ(za3uaaM` z_KBzP*2#^gUnLp~DzRLb zq3qIOM6j8eINI%e596HFh^?b$l!~+wue>lyEPVT(A;Y!Tdq@Qk_!->4@n@FzYG*)quS_=jOf#IIMXzyTj zpn-xWQHf$Qk;k)*2E|}znzDQ6&aG3l6RCWW-WAH*Jj`+@Xe!W1UP3mH9bD<2IdUi( zq?d=sef~zQFv-z^nRt4&p)PZ-p0}aLpe|-(`9^MKR2N-2?^R_tkB3ThhBwjco4wjR{b8dfm#I_Gl59M0_@*! zEj1U%=PVd%3)%Q_+Z#_At;x5pY)r1;lkby9X}^V)sQ#^6wZsWLtLw7*EY5hklsQo- z+J0ytA{|#3DLM9RFj<1<1Ld?P_@c2zS{#g5yo4lW5L=9lO2A@&rffK>DJ6D`DbO6% zVzIvgIa-+SPvENll}a8S)w83~XQ$@rUv0+l^s@E&Z#**4KhSR;LaNG>wm7x;%KBSh zQOZ;rZPMW{`_8PYrRAwLzJ)`5c5BoA`TA38qN7_gFOIp-0koH7Xh(eG&9J5RPQ~!3 z*&e)xm&)O}ORVg6sowl4^5~t+d@P?z)L84QTUwG#9adBPX=!)Gt%ZB9M2t;x_+~G) z^cqI~O)|7&nN{p2w2~|P#=yNvR_{VpO^px6E1$TyPNj_o!se$~wI$V#gu=BIue6tI z*7UDPut8NlLyB2c5<5pVVhW|NXTD*!qMeIi~fjAnCXum9IrG^!jqZ)n6pR`M)g z@N{oy2tLQREa4mKt%D^2wdSzKf~vWzG!nqD+-lh?;tn1vPp2KrVKWfyz*sE%n$DFB zT4qZXYv|!i>W!pYWa_ZndSjJ5o_9S0SS3%VGRG53c*^O%d0UC0x9j1?<>j&$RUF(X z`+3*HqmiKAS)ldSHx4Em2{fw}sag_hu~qCk~5GN9O*<<0Kx?FX=;X z#a;`RS=SR(JUpzz>vl{nNf$R~?r!8Qlks7xx-ae1He@u{?(PPl!UEU#^>!)i&AL#m z+FsA5uKX2ttS9qb@K6Gc$S@YvS2MH;C;^i$Y4l}|{$=U8m98Z+C$7RKq1by=Ocf4P z+uM)wF7^}U+lMYCFoRo4Wa2dbI&TXo-DcUA)H{AT#Lzvna@T5mcch)fqokGozU6_n zwJ6^S7thGjFCJ?Oe4E3r?2E^uEcS3*$Ks%kiNmJ~MSQl$@5WCt+KQH)4R$Q#Cd~h@ z|Jk2(>Y-CV`}{$Eb^Z1v+vOeI@wjJK$9Qf6TQc{sgB$Scz;7#l2w@vN*sR&({QoHU z&f;ie-diu&em-`8Zuhi%+uJ%ebZqR{)Y0D2(Q#hK=8i4xTRSdjKkaS5-P?YLxBX6U z`(57lyS?pi^0vR(+wm4}$6LJ}_jo(*^>)0?+wtq(j<dI7q;8w3(D zHfHAs&a|U6yG-Yyt)=O|i?w~W6E}=92K?Fxx zeI=a%yt?jrgW=c*nR$_ib=QrZ@40UHYrS;SuHp-n-z`En0@htODhJOu>cM*Hrrpzd zzF#7AUjPu<0|*qT+Wok!1yy^WhiWkP_hz08aZ$q6zL>X+Ezn0BvTs5CrzWul^`Dvo zh0|vBbiR_#7vrBmN+!@_!acyQ_4LODpyhFZu8nj?QISj%$eSCoK-dVhGd#yofC4IB zYHKK60Y*$0rDLFUX}Th#xlR#Ee9xFTbb{n^8%5kJk?;(Dl$JMXoMBD{{_9J?aK4&Q zq(_gScO`~ddQmO;VI}V>@VSxqE=3;ICpxU;z2Bw03jy{- zawxxiNV1W)3w&US7YF^>?X@wxGdz9X5q5Pra+a%3YX<|yaecr_bKt6 zrg$Bf;O4W{@@+1o%rp~Szd zjD9!hPb=|%2>MBd{u9ujSLhFemIvX!ki62-&T(5LO}H;#SK`}5WBUui;Dx>a8}aW4 zt#?_Q*nfilp9*~uB1i<4A>qQj5;P45)SVMO3>qk625!tD(0`=RH-pAZfh7h1GU(SU z@h@te7~s96{y&8iqhiqXNoX2i#wgG&Mmz*s`8k=3F)W%?4_bOc|&~q%`SZb(jT8K0)L>i89a}KIj2`Ht`z8hbw zakwC*F9BGLZZ2?RT8K3IH=n9c2=d12J;j8yl4=&r zU%zM}(r^SF>;cTh;y7+AQjrw<#Jf~NSTQX`8dta>yi{mA79fUK?%QG9)hLBwY=hH6q|x!O zN*j199+7L!Ekv5*7GA*(dJB=}ctLXs97DJ@ZkuNdk){hD^cWqNgqfkUzNFVeq$%6u z!0;7~1%SUXUMG;;06dcs#qYg}1@$~2U? zg-8?2V7~);2x0*m(n6#u4KYR?v~mb3 z`>};cBc65E?z(dVzR|$M-qb#=q)8SQpTz)K$xZW-NrSW!{;tfez8CzzroW zL>i@e*IGi2PcB{52AbM7t$nr-Y3f>AF%?q_k*1=_;0a|5k)~|Tu7yZLYnX%|V(Psr z0Y$1r%NNRZ_?i|X&CwPjO&O#SDjC3cT8K2teP7wC5NT)# zF#ANj#@Irnku&1TKEiNV3z5dkNm%^Rk;eFU{w+irAOdJDM4G7Dj!IxK0?MX^NYmfn zLZsoJQ`rsUB@mSA^Q97RL*Op8E8_Rn`~`+a(l%r?*WN;;nIfFu79!1y2$6>Gx%;9) zq~X@Qs1RwmMeB!1V{CzJg-A2Wc6kjmc~LmoL1NhrM&*EBySG1^=my$!*tkeCZv@tNia+ z_)?N3JN#c<==peV;`2K?lY9Mb-(jb=;%djiP992nJ-2M#<-3LLy8RYH#o3(P=C{JX zdH#E6%Mo!N*D-Xk3H5cJgJ;j)#lK1a;?RRK?cO}uGuZgzPYV$Pm2#GFn69|3HGD~KQeuBI~#xrWZW zbQk~zjDlXGI~g0IGiZXqp!jp?8<=Yxw9mNjqBq{85?!7w~%_ka&!IzW_))*k)eOw}Qm8UOqSS4a^>1 z-UwJP-A2CAu(@uu(e=`eCZ+rQr9wB_|G7jz0)z=Qvn@Mxw2&>J?;#oxK?Di01rQ<+ z;Jo}w#y%iu4&?y)qk@*GNM1lIH47LCx#pla!aM>aJ}CT( zgGL3)3)K)hehqwI)Gzt}4dS{SFzFfq@5ne}k=GNrCVA3y4SecBadc44cf(f>m_+if z;}XpO-YDeB(Bt591LX4$;3NN&y}WMVj6t9RFzI{XyC31iM?E(k#8ewli^rP( z-3w9$)Y-C7((446^a}8~$;X=&d6XYItnB-p1$Xk=VkP@%RzruCyoa6nU~+vC3~-+?{<{@JahFRqT5h z*XSy8B8c4vJ~seSUkBeL5_$2HZJ+FW3O^5i^0;h?F$~ld$2Sn7*5@wpB@ssQI`N}} zL1*{e;D{sZV;kIZ{vClgs2di-a?2Xr!)&8O4ePfB~}Pgui_;@|Ev+B z#*}y~gsAJ4_)ewbwc!>;107Q0tq`JaQsS);qF$%OTOmZE9%M7>3cR}r1sfL!_j z?E6h6{(~m_JK4uUKcK|_jVXRN`zq)smH2-$#qVK11pRF#{->t+D;c3h{y$2*3b5G5 z_OeS6|9vI?3Tm99Y-lW9;zA1iyJp_8I691Sfeu#Y<^mZlw3#RyC_HEERl=y!&#b3*w1-(a! z|1VSgb!;m-)~l8Hmx7i@8+#So1G-0v?=r<7WY>WnRpJAt_)!)CJ*ULK#uPus(x4+s z{HiH_oZSU_Ns0e;Q~V@*FX&|@{{5!->)E5A(@Oj&%IGIR=al%*fhJTn{n*6540=tW zzXkeMh5jz+(+d5+LEoj&KLh<1g$AH8M`e@pJ2s$wDe)JAzE7cdf+mzU$$vTM_bT*0 z(Dy6!AZTi{lK)kpA5`cG&<`ne2=v1WeIw{c6?zf$M-}=wXlnCPei8H&3jGGqpH}EM zftCj$#*zO^M?3o+Q+x;eV-u~9zHbl-2r-V1V?sXBPbmB}hx-T6mmr>Q%?Kgx2cW~C zsoE3$OVHFuO8TOWj0F%!k}3Xj(1Z{tD> z-aVkf&H*KfemCg1f~I)`(T{-sCtOSUPlEoDLVp{y9|E=s{vU&$SLh8$cmv{SzE1Kk z0sRhKOa1#m_ky2%L-E&vru!>t?Kj1Iz{|#pwCz0-vjy( z;w1l{;i6rM{|so4LjMcspDO&n1pS;sZ^sJRs}*_==pQKbiyE=7u$0RF{}HiIMe^$h zu%C|A2lPG#;jdo>^HakmP#|IZso@4v;Gj9&Knetd!arc>-ER&z^dh0kZ|F566b?we zeP)Eh0jamI*Cc09>g_Y19+jLcTnmjghVym&}+``prO~C-yuVot{%Yc+@l;ePuY?R=Dlx&pUppOrKI8m%L3W3Bun@i+l!fT?Y$WlZ$N5W*HQn-OHD)M$DpDHGJ=30QGEx^$h;OOjJBybcUn=Qc6 zXk>0?;y`Z;a8wKW=Cp1BY1IN8HDSmAPSf;$ps|~W3Ng5tPPk%nkKhT3S}vA$C)Ih| z5!Fzqt?w)O+?y-*7;|rk`23@K{>r`+(UC*zOh$W@Hjq>^-i5APNIrEUk*_zk+rqPS znU3>Ux9SRzz~)H;JZ4jcX~}r1=>oN-)mS7E;C~ZlYYT7`TP~k$cEvPA zYVqY`&8-LeZct5uepIo0CAMS}jg<(V=gijTHd<+J3vd)mr!BzI#u@^Bni6dRjFV!*jFIYLCX07qMZqp4-W_^g7@DQACB4k);)>>(#gL=R}xrmw`Q!_mM7$Rpzd_& z(4kyi&8eIg?i7=Zy;&6?$*RU#CDM_`1OzSi_z=so&6H(e=hY{)0gp&Lf)?Ot3vjdy zY)ffNEx=Lpp2ijMpw{iSf=yeA**r3-WNiVCmTh5Yj5{=Jv;aqs*N+>jqK{hFTw@$G zDRG=eI3{tPNR*QD8G!@>t!A2uSs$hAOX@U!+Sn$?O~*$9rL@LX3vjesFDcisjwQ^{ zYW2Ya7_O99fm=_Uz)ezDI-9k5`e+oE6*6ZPiB)EDZbiGRkro-|z@c?Gss%XOrR*AR z3^k7BCHnvY7g~?k^>Q}gB}cQ_VgWZqIWts1UFK*dVcJ9@gI9xXrXIEAQ5(<4j;)~i z@K;WokmF!z(jOg5#9M%)Ex^%4EjVK>z)^zO)`6M`nKKv&1crP1qP>Grn}>9++Bu0z z6qAWOp06~}yh#k!Nm6$2+_|=;1vo0oxCJ=c0vugzphbptFumv$7BICI;OKF?cZ^;2 zOeSY8rU6WsP8AyIFHHhlfTOic1Wc}L0gh_R7`equZ@Fx~X_e9vJd+e)g=i(0O544N zU3+_S(3D$kRu5>Yq|gE!wE&N=XkfgGsr5|yjo$0A`N*P4)xgk%i^e9GE^^fZ9BmvU zbhVgDH?o*vDyA0TsM3t|TfY|ID1QoIT1{>NjG=3E5d?<#A* z4ty=Z(H7w7L?9BK4+o=1rlX@X(b4H>U!SS^7%y`A=7_ZgI9ht%SLPZO7l&Uv`LTkz zJ|NH9RI~s`^O>?0+-hY=_$zqWkKI_15-22vXs!h~+5#LcE@$&A8lWX>Yk=0El+BQ# zwE#z}Hf3w?YuIoIyG&u%p>#njLEhm-n5LAAwe%L?sKj2Z&B-#AHW~<TC6SV(c-b zEvND;Cu8}9HqZhbt#V6V0uik~P>E5xIXDmetEP1>A&7hGCn2JPA=poN*CI+U%LLy`BZOONUPN#0WZ-WE%es>qwqrug&!n z09<8fJgkEAdUn-?$%`NF@b7vW00z)p4u)zEkGf%>=ODZN?AiNIUopyX-GSdW{4U0C z4}LxPoyKnxzx(gLV)Oz09>nh<`rUrT=)?Fuir+`^dmF;81K$9C!}tMBfCH^|con== zRx{q}Mi29Bs4G={y6jUC&fHlXZOnV?1>4UD%0|1V-P_*Qv7uvQ$EJ?n4gm{# zSi~QoGtksHsM89-HHhB9*chD)j0NcowT#UY4Ky+i(sUf)8$@5m*kL+nbZ`tZ z?q;G-FczcpZk}}@!*G*0+D4MXvy4F{Hy%kD1F{KJGT<1oBAtP>cZ$we^Q;4DhG&6i z?lgr1ndELdcQf`TI)j-&_gD`=W#|kg1pYyp|1CPl8T%bN4**1l&L@_6KxM zG4?(>!#NMo8Akjuov&r=Pw1Ru?9b_Z9YA8}yu{dJbcXXjLg!l;`xu=M0u+YM3C2E2 z=TXM~n$F<=te~HyGvbfpbgn8Zs*Q2%!PNqOF9hT+s=KcHJOM@8v3~hBbZ-&5H@^V7 zfjEkyXI>P@dX+b_sr&pTLO1%1_0rubbzdlSZ(BdzUa1=$Dfc=0!u85GwYLTQXq4c( z(a)}zZZs)f_sfOumz`VPaI0}3n-~aho4iQ307Dkf{f={Mfo1RZ3ZWY#)_QrKa=(C| z_g94OOV>}g(Ys+uJ>+Mv)q z@B-+@Z5r=eaA&e!`KA$_k7FZ3_wf4Z#spE<{ojOc+;Oc}zKt0pZiTtead)>~x{Z9l zTIj}|P`gJ#eCecio1Y$Lvw2gqI5^uRdV zbbkBvdEU*N&i7pC+3wxpxx};6^9s+UZM!}DJeYJcpwKZ7?m3v(yTQ}p-R!-l9U1$Co`=o@vE;Vm$Z(1e#`I%+V{OQ31hg;0RE{2J-;Ryj6U zA5=eB8~@|WR~v|iH#gE5x0h6gv@+FB=L^J&7AiDu@;SaL-GS0F7H+(`_o+{(l_lH^ z^HM+(UJAHDA@`lU*W;DoUiO)n$A~rFjeL&IebM8?XHvPgA9wvI7Yb%yjEOJG%5;A zVGI=n(>}&fF<=s39>Y|O*BY3{v0pJgVhj}mQxwKfAuwfO3>9G?oly}mjo`Jbo6e{R z7}`;a+;m{`iWNIl1Z06PuTfi|pvAaM`! zReq4aRlau}6J=k<*em#WeZ=*jfbU5qA+NUxCqF5{ET3Xb#v#hMo)CO8&nLjA9#RI{ zB9~Wb%8S79(l5L( zv5~g~J~#G#QIU7CaE+D!zT;BfRJLRv@5^lLyBU0L?0Zs?$NNGXdEam;Z!A}`kN2fE z@*?1KW8V{sJl+@E$ory8dDq=ivXA%WHu9#xmq%RrQC^?_N|Dzon61k9@4)9Kzt=+P zHprp&w%bA8_26?O?<0ylJ{Ccym3^OaDX*_kvX75tHu6Tn=f=K2Q{?S+$nRgdly`Np zWZ%^e@~#D+8~Z+>$lK>2?;|ed?OrX}*X5AnyY%t^tugH5C*O+JLL=gKW_>M?I zIX{7Gb^dq5tq8#6mBu4ESEl?vr3d4`e%$Z|#zrKeoWFr2pNBlt+3)<3kr zQ#pDE`-TSw`v-@IJ3D)Lxc+}=V1QHo!$Sjz!m+UVw!qZ5$0KLhWbR(moc+N!b442m zSSK#_;{F4?-GwA}o-D=|adm1%KMR^5Ua;jO2dMAP7gw-XW14kiJwXqOo>)#qlYkos z0(&$%HWeI=h5~bu$+>`UtRf(q%A|xOj{mn>h#gC??xn=y>ai%_ah!GM6Y0tTEK78& zDSUI&-LYaZpITfkCJK5Y!=!FVI+n^TXZ3JOYlQH;tN%)lqT81rpM4)9OJP4g`xgpx z8w&ji6TOA~y+Tu^_%i67M%X6yP2-xX+y(3hpl>q5HnATY*A$P+59OHsienS&C>ewJ z?d;{C?~&2aN4JvlXv11TH|XD%0f-+m#lMUNKtHI&Pn+U*u$w_Ys>JiP5J9&gX9dLn zr4oOuDgCAFUeKRW;_oxXU&h`Cy5y5h>>*QpC;J%ae^=6f+7!Q=eFb#d2;0QIZCsQ8 z_ONF_pD@BUv1g5IiocSzq3xDz-o&<2TNXzfn!_tVzuic)iS04PU(NbK-><}9XNup) z4uO7HiI14#yICCcUn}uxQ+yA5J?PS{_a=6iDZY=r6ZGFH>ECOLA7Fn9`a4Seqo(*F z_9@UmQQ|*uiXUd*0*%+$#IcEew~YQC=#tMiu`{5zDg6Hj*B2|a7yaxGh28@CQiZ-4 zbf-f93TSz>;jJNRUuyh5#OD?MK@v9Z-(`v)V-J9SNQwWTDSn)N9P~$&_`fm5PqMFq{!1nPpG@)Bvmb(fLW%#W zDSnD=zE})H5w-++ zw-Uc%ia*S51-(a!zuOdll-&oK%23MxeN+5R>><$OO8jG{_?y|MO?11GSCZJyzGjN= zVBa&*`r!OAk$*4xPdfgnjGhqsDgJpS{dVxa6l=SGjPq9fwj=%;&>vIi8$dq>nj}+v z5%eb^pVAWjHqe(tKB*-7cR>df`eD$&!{hY$kAlW(1ieql`9BMqZp)?qZ-f2~w09~0 zC!qgcq5li?zbJGk45RL0r;v9I=s!dNP0Prh>p_1=;lBy=8x;B!==Z>Qn#K_Sdnr9= zoH+d{Tzm@rlKv(xUW)u(AmV=r`U=pUg8om?|BCd|o>#Op_Bkc}e*=9|p>G2HKfzDM zLi+CleHQe~1pN-sufX*|LH{o3U5K9(^rN7^0$Td(^Pmf$W&Zyi^nXC##e#n)GWsK2 z(-I)*>j!-&_@%xe=oRp97V%NgA4I&Q-vIj85GUom4fJOf`u(84rO>RN?=`A?@}quL zSJP+T_%K^LiR}hg`umm#*4Co2rFeH7vp!6@qJ>k1Vq&GRXAfqKt7**gXnr{2H(p@#QMrM*z2i0_wLd(AoRmuh>>S?xFUn)BLk=rw0{z|d>X?SP@zoZSIKuQ|U1 zQZIQ=v4247?K9_hQ0gVOD*S^|Z=X58gHkW~Tje+O4zfK8y{AR<3q`_1oD!(+i-&_zw(l#n7mEX{7E{OexUN9*9`whM3g4i$h zQpu|PQtyB{zx$Sn3@x=XY4@rJA7f8+y(89X9lu^E+(lHRpH4&}+``2=r3_ zP`Yp2UvZx}ToJE-gf=@^V{&XUiA5X`0 zL7WOkLii#Ksz!0MOQspT94$3S_rN@uli^~1HC|K#GsRS9HM?4v#+|lIIfgCOMLuyk zm$+p$Q7HPBvC+;{tWb>PW0}HoB5$xH3~^(rLYxbdd0x#Fm0TIoLU>@-Kbr}};>o$h zvDI`eFI^?0*YvG@BKg!YlQT-L4A`&)mX0M9#SP5F zwS*l7qH*rC&ao+6>xB>J^;>W)IS{#hT*(f>;W?-)bSZ(iLBTXPi6<1R;8nSqtm{~BxI6oA#5smC=m4{ z|SQ-h_Xl-~m)*a=zjgX?bKUI2%QF!@h|?n2QlHp(E2})neQ? z9h|z6_95&id6Ex8&GyX&rUJfjpp;2b0ebt^CQN}P0+zv!l2B2X#`QWUG|h(K!VaNKfdx5n$IW>IN0 z)GDo8K*$xM1HH>5%gcTHdwY5omxg*rmirSUv3TG9rNlt*VE=M&cX6%Qxfgqts-OL< z*IIm~kU~$X>}JYCN}t4NiD&s(JzT;@Vun@7@rx?N@b+ z%k~G8ZC$AdmTs|3M&NRFYNVtZhH$>ywYi4XqMz5VX~}r1=>oN-)mSBHZ=EJl4)eSkhF4uM0Wn0g z1v~rdDS}s>*qE?$MLX?W-3xz5}lcUf^GuVub88WJ5 zD4s~CY1Q4jTxG15h!svnB~^u&zf?zC{<-DTe4(Iw-iT{fdW|rfam_9U>{|IXETZ`% z0jvU9^}Nz&n&A~qP7FjkZPY(9SbyS)5t~lSK{Kokx_6_rm#5Mu10%gXHJdv>IyGxX zy)i}@2RnHxEflgDwe>x|DZRBlONkSycp`c{ajIIpz%{mJTL#vk{$@e7cx}HeE+2`!)o$FHfA$e zR(K4YSP5G@g@r+vW>E^=bG2!yH3JfZ-0|+bJU_*}?Nr{9RnJMysa)p80M+Y4bregf zRlRJL$W$%QjV$-I)6&2OJR%D^7&$D>x|7xnoFxPg{4!OmBb3Z$*8YF>-9y;oLHGmqyf!R zRmv(}ZLt~O6`MJi^C({$s&r)fZa`Pj*rO}{K6H99*y z38-MxR$?~m$d#aZVtJ8Fe#)zUFM5~C@QY(b?Y*+jSR~ZD5G2c=cco$h!pYsqb z#Yrx@#kMY*3QpUF70FqZ!SS|4N-^f>1_+?DeUb=L~s((AHa?y_OlN9p>KI*p%p>T1iEA*CxBOLy^H z@@M#6giBhj2pkh@@j?_Gd1Eqa5>RE;*05G9AgjE0>@vctnQ4)vi@%1D&Sq_9)rM>< zeWk>j!Ka6Hog0Z&W^#rRRg864BQ3l|Pu8neD7$nR5o~5Aj&?iW!#F23V(X|Gr6O&_ z>n=MrE1!uzU}!3PB;>PMNH8*JRpLUoCM0O1*=!LL#8|GbA~c($2-7BwLig>@bo-!*lG8mflN5>Lzyc697X?UBu8B#F*G(pS^UVO7!t*pu4Gl%h>T*Ff6 z&G(qivY9J$M)9snB0rbKgxTh9!Ic=iBaFr3Xvh*g)|gnj6lM2_-*s~N5T^kLk4^gN z#yOnG zgPFEnudH2QqPW(qtS%=DO{;^;nG?}utf8rqsbJID*iv*cmX6`;sAlDNWhv9N{E{qf zxv_E3lwm_4m+JK5Z|!x)N;cj~$Tu>GS2dn1z-rP;4o`0znf|!dgfG0B)K^*htDyI0 z&96a9fooEUb}p)_r6S7fy7-M=gRyx{ph-2_a2_rin_Py~k;}R^*uP0#M{e-VqAzcc5+hg((p?!TJbkd;9VVrw-+3-j;cT#MJ)Yj(44n^j_2g7i(e{ODY{HMH}L zh1pi^yz+6VDW{du(j2R&rB%7h66+s4E19WBfRtJBS$v~%^_M7XbB8p>_%L~GLeu3q z)QIZ2u5OChBfvh-%C=KZSyI^CqRgvFsFKzsUORHcydq!b3{|+eJ~C#xMqEombOd$S zDb;Ei6D!{Gu1US+*x*uvz9~%2PKNP%N^EIXpgC$W8_$-_0&B9sEJq9T{Rv#vKfPj6 z$(M|x&rZ$LzuJu9>1FFH?etNLJ<>t7xwgKdl&Lh@q=WCzQH!PJsWrZZLw$B@)BgGT zQ);54TQe_?RV_Os2hd)Up&jv!H^Y|NI~5yy@ETq!hvzP_S{q7rdGt}DgIRaP_nz?*1~ntSF>o)=>RqU+sqw*hqAFw3lnv^sh*;*;_qBidj?=J4e-4(<;-~Gv6>vX{Zc!pNQ8AquE^9 z>;E+tjVedZ8yaztl|0KAJl)$FLYd)PmhcVr*1?j1T60)qLDk$<8VO)nZnf+caR(2T zr_+w*uo(!py)Tx%SK~?sEwiPHHT3W$^+r-HGIiK(y|GFj&$}K0tdgfwndA7>yy8Jx zZTZ*e?RvOz8QUhh&5Ru9Tn~>%f_i6x)?42=Gy~cQ?qE$@s8T-Iw-h8#0<}cXtC& zVS(%Wdb^bMW?d*&ZLeqNasCQB)|2@zcqoBJWEczTs~Oq^l)gz>(&+mf{masGD_u)u zPF#gOK(Y6zm?|8owznVUUF;{yw+~%PU0?Gy3MjJsS8kYh@pFC<*wEC z?x|J{mO#2&JXi#^QZWo_$fx)(6ZByd3Mb{dpdXa z=g*)0#P>HGWRiM(G4n?5Z|*q0``LrrDMy|g5HfN5!|ZbQPWGGZ-3NEjfA50l;oQU>$aik{^WUTM z!R;6NDKGHfv!}UN;J@?P84oM@L-(QTq0=|O2RBd%H0)--#eQ>dFMD?f*TIsfA0aKC z%h}bV$+lm5ethxc7y5TU?eTC4Nw&LVbjRbK-P^`<6VHFopJd6|GoGz%_tsx}{&VZo zZEf40zEHdLadwT)ao*<7`90)o92-3h(B}NaJVey@e`^D2RgJ2g4GqhzMZ!@y<1CIg z=DqcT?dJm>r`^-;ZEx$?(6O;&Q%8G8N5^>`n>)6&Z|%6C{j|6Jc5nL~-u64a?RR>=xfeZ+yFF;v)8U z3n08eXTi?kjKHDzfio~tILIvUUKmRVOmq;yKVj^&z&r;*Kr!sC0@EBQDg>OufM8o$_PP?W0Hfpljt-+W#|kPmn-SKEHK4^^0JTUq`(Y^us))X2~2RHxC|2w#I*x- z-oY5hi3GxqpJ*r>qx0Py#+;+@Tu=0yIZQdnWDgMyoWFTGcXAkV4oXd+FR1hEW;z4G zCr0Nz0uLPct}uZc3)2`Y@+=ZupAHVU22dIbznVt@(Tp)bMe@wNj?Ov8ZliNIcO7HE z+l7f7ApK2rzDoxQB9Owj5q&#j@1XN_42=-SojS-6W%k`fBhl~E`5e=#2P37xcq)Mm&KY5eEE6==>HP6p1k4KTb5zb3RFDIPb6N41axA z&`;7C@n4|x6u{5uoB~J>oo5*PDxL3O>>ue2XMdB|4QcwWB*2H zIO`cYA7<=_bbc+8Vadd?ct zR>+peL0l~0=WQ2lXw&-XM)S~hpC@#8te@^nrS2_4_vZD}P5xiN&wIYmjezwk@9k3e zON4IpY3rri$oGXp_qO%ZjcTp?{34+nj#&46V-#DWa!18qFWp8Pd%4j4vKK)2B|`U( zbE_M}k8z-j$0XqmceUN^eUm3~5&QJte8wQB%;fc)TtEWvD}MfE}^^g1<-xD(7k*8bfeGH%NsLD?(;qCr`z!PuL|8) zuAgqBu3aT`?|lJuUn6v1y?(k4pLYq}`(6Oun$V32{Cf2*#=z4nboZQF-RQcFV-8nF zZ-1=Ry;Yo!wt6uFVZ`lR|^YXb#5(C2RBUUb=^Lp z`{4TNHaZ-?(2cvx^(u8kcR=VKTR+{#gknPI9$!D*8)SJ0h3?7q({1?tkkEbo`sp@0 z`Dvkh>IKj}D|BNO<6PErwTHnxnR=K*qKCObSP(k57N|W8^>GXMdBZ|C`u=m7dsR1X zops$E-Ql^!v(xhm&!ug1qsbOztomF zdc4-h27Xw?Ass_vN>8ZlG$PQV`$jrrXd)ldx;mB{`Qkfel-AL)1jtd+Y4oB+cr45D z-1GLfL#)@MyP-Bm-oWw|Uk|7G73*Y-97yZmym#6o*7L6v>-l>D3QzG@>kg$wdMt)2Ehv{+9)8iRxRbP|pt$1^w>cjtT&A9u)n5g&KVjMlq5>3khP-|38*6-?mk z+LzOLlrO>ab?hsM9v9CGCK7V&P7Ay~xzg{*XmiV5r;3WThmGD<0;S(qOZI|*UQJH0Z;eDx%yrbZAW8bG0 zd6z*J9ajGPs!MqXPn7KI)#I)dAl9t{U7kT$#3Fh$v)~E>9ET0 zD)`*U`xiwXhDUx_$@{TOd9PV3*|*n0-U|5K*!Pc$JU$jerj>m^a4B#8RLQ=54)!I$ z=f=J-De}4<qX za*+2Wm+}tWTC#80LEbd@AhO~pZ@*6}@~(A|_YLs5$?w=3O7>mnATI(w3`rG7xqY8e z=I9#G`XImmm|rM%8NOZG(^o$G;f`@j3?}&(3PfvhQ?`KYe?=1-P z;wSI@sQo^Lp9epAoCP1Y`>mMHKRF2-kzTttv{=wnl z&dweluKynz7~s^vaBq*EU}5uZfvItir(}%>FWQwTEY^I0E7~}~I&rZV`9W-VA&G5v zim^ppom$b)g2rdRwD~pb#!^vtzDU~%rCE0|v8D$_Pb?>*N$j+o$m5OgG2pXALxH)- z|ZF%Z7B37O!OA^_X(~h zyB5bL{S`hzwP6A22e|$#84dm)8`o4NG1x%)=Z&yUtfOQM;ZPfH{6Xv5l7 zH|T$t0gyjrihmgkfZk_>ZDP~LHR<2MZU((zgl%F=#x=$7WChT-8eyB1Yl^>=-HW&g z)n|TeV)q%m6n`0eALs=o{vlI*C;J%aCzSY4o8ot~uYi6^iT}1Keh+&F^!;etQvb82 z_$yf((*BteztxaM_U&b_0KIubDg7Q({MD=*#eEWzJf3e|f%Kxj_<)EKb;`f>253>IT`m0JjUkeuQ zZo`^p81dg%;%_#kA7jTspHbqArucDoC+MFk@ozK5PqN0aN_-?8Bgs zD)ApT#ZR%n1-+oef7KK}!~PfO*D3KoG{uM5bD-~0;x`y|k^DEuE&}~-CH_)Ve1u&C z`s+&kfGPek^Mig?iJvmXA7#G=`hFUN_<{Csiob~!Kz~4qztt3fGrJe`Un=qUnd1LD zdmre}EAbDR;uqM*K!06{|FkK7k$na9|EI?5v=#PPZw?cm!^m`Th z3!v{;=&yr*K%xH`v^?6_X+Hl@^73i|D!W0*5sD(L?~G=4h;{TQxaj~^`yki5Ue z^%c-hCK3IQpx+Pr0zv->^i}xv2-*wApCdngg5Cl857FmK{%b&g81d4+G0-%Hp*bbV zp9TFdxR(42pkE35-!9@;KvSE$SkQNZ{&UEu+aF5*8=xG0ke^qH_f2c-VKDh^M;$A4>e!K;Nk7 z`w{4Qmx3Nt@_!BJW1y#m{1MQvfIR8%8$f>nanc@E&sXs4^&xV; z81JSJk#P$c)uAH`d-mWCb~TN=PP$(lGTnUk_Od;=J*9|fzd2?=1mmpSt@a{4=N>c% z4~t;4_`V(yyx+v#*C&FJN|D_sRgRd0rAoZ$VPcm$kqI@tUn=c|8by4+)Y@y#X}?t4 zYtCxFq1T+(enYQ0vjc`+b8ZI=z2@u=7<$e59gup-dy4%7Qg5F*zk^aQxmDpGlzRKj z`5lyc$=@o!q1T+>K|`-Oze9#zbAE>mz2^K58G6n69g=#f;1qj?q~3mWe)mhgRGXKRACf*hNa#CbACsp zUaCk6|A^E(V9xJ|)JqjiV3YSns#IorL|eDw%(zI#i3mO10Sy@v9#oE!btU|G(Mo{JiV z;@e)M?;0%2d7sQVn#-OgVc`%m%S|=f$`CT6hsazE!B{=SkN{)!5NY=il<^RwP3)JF zjn=SVN;cZTekpmsl)PU`rn+y+mejPrEL+r8X^bhYh3>Cd`y8$a;j5t|Y%b!D1~S+r zFo?y`X)Leu5MMf$U-7Rjm56XLzZx$RlM=SN7zU7FW=Y?rn@5bE%EbzWa5A=(Jt+nF zW7vLdcD0Dz+N^^37T-LvKb?r>$J4Q6B`O#RVXGHxF$RotJrrmJg#;IA2vdSe!p367 zM48oNu~Sn(Oe%(BCm>O=dMsh&EU=d1*))7HktlL^aP5)^%dE>#(k8Dd2Vnp!Sc%TFuQRjsbK@h@49-`_ljqkcALd-2}pL2(FEM;JVVd@CraU zlX{7kY$+?c@Tp8Zna_rkspX<#Tm%kDLa4b>O z4Xfa&w3??iHO3>cRB=3;7cSy?6JF*8RPw0^6?r)VJh_BL$?|YQj4YYNg1)&<-%L2z z>DT<%T+;~zIURxM@c!=Mp6=f6zF}=@=4j_~Hs6V-Bdn_{lZ~DPtZH;A6+4!}W|XNo zHv7XabX^n>rCq16M_u7SDAqIBvk(7=2k8GuKfmtl?3x82XjdW=TLg>?IPtJ0j!j6% zqH~cz6fyDKDvZFsRcl?-1K3x%tC(C}0bW_x61p0(Ra7VK`4iR4CpwN|1TZ=CT@s)iZ6_#+d16KOb)c19l)>iF(gC9-0VeQ5$RtxBg| zt*3pFNquW;DQqfuC=k^_E|7(iRP}oPa4bZjqp$C4^qvy~veEvvqb|!kmd|*Bh4F_++zfkZ1Dl$2r@_JNvi?lp~E!CsQ zZrC>w2y-zaCUj)FtXhowrh`*AMtO0Tw37qP_RR&R0={sdlt~4sz!X>_U>V=qU1mwt zrExuD!lL=G;!hD4nVXqVeZz~NiW0I#!zooc)D#5EoKFP;dIOUI@Dnvav=qu?bkc`C zYYpyDu+-p00$@%~%}$8COCh`wa5=L0qho<7-;JnL{zKsdREY%Z_>?bfYA3RIz#>|P z;kcV7I=hy!bD8rVbKPPeyFzrJcX?!axox)Z6y(7#0iIG^mZ~szapm(r;xtH(C zwilats#_?k*BS?@uM9EvJrz}{I)?)$h1HIx9P=Grw6edb9;791Sxu~(_Yal(2b$Pr zpr$m|stg+XcUMdjQOF&0t_;)1$~IDMV8c}xTd0JJv6QOwxi?qvOPsaphKQXET{9|G zryRz?G6Q8hCF)%Sq1@N0k&-8sppT%SrglWlms_6o?C4!SC43FlEw%TjFhDvSi1nfKCTuUL)aufB& zEp2Yaq#7VxvTVlOYL2DnzzHV{U1(Y^h7gCAZEgiZ;<>Z6xs6tui=v}_<(pV>70D+H zHem2|by{Y@?nla+ix576<;^Kc+*UT`TL_RNG2Ig>^Q@X1mr0bvJg;WKe4piPAsSnX z<**7cx72Ba(iY!aO$(q&ZLh#(J{*+oQAICC;Q&Cyu zk1MXg&vBhmN~y(iRmNc_z0{vo=@F|Y*MOB;rIxyqF;u_%+_hUrE5!7mfeOS+LlvXt zFcED$Q+g#Kq_!r=!VdGPDjl>dH*q;yE>~ruR+}t>sK$zYp~}$YD74WGHX~z(j4By& zhRT((S|V0B6_u2A9gwjae>c4Xl+fr=D)}^DDCkzE=8L#yrML0z#smv1#DMKuyd2=M zh~|$3unJ_=^V;jtL^^HMKVn9$b#hgiQf+i%#HQ17&JSnV5HX!uj0ns z`O&FaGmNh5R9YxxGivLgVU$m6-|JAN(c=jl2=r3CBMS3!DxJ_@h_O~viq{r_s$f+M z6qe;OSUAHEW**I-jLlRP227`7I#7orv70ETTmSE<|(J+{u+tfVQe#L22mVd+$6C9#4} z8yj*_=ETZmB8_(?s!CbKJ3cn!yJ9ova@*DD%q|5J4pns{iOaQm&P?BG+6Yc(^Rbh$ zjI~w~snMCQj=E&iR$?~m$Q2T`T++tllGSOtL}Ns;48+(NRYatgTH!EXHpOpnm0=23 zipj)z7g<%G^AIfcNiG_Dtle6{iRBSz&Z-QKw?y1t}N zgS+zAZX$54J z_l{jgST!>(l63KR4$|4I&8*sxZKbc2Sn(nk*mZ6sR+-7UHP&5?wD1-^S+825?9yRG zu$h@S+U#??V@=Ygef}oo zaT?=K6U5Bm#W$;Us+w{%bJ%8*QInKNGLJX58!%@S@2Vv7b6HH7ZKjK^?7=(2SS*gx zi^SP@)^2|4Qk2~TE!WANS2tXV8JqOejdM7Ww|x`Im7K;ZE>dg3Kp-&O(--X>j1DwV z&?G8ROeXSpw$Y#%%uG{u@7%d{igqHEFVee0d7Fn>?gUK*8p%t@=COk--7`lHMT7M6 z@VL+4h!rL|S}+q&uQt?W&NY-PeB-lmt0R|Xm2+6wuOm13W>Fa5tSX#YisEIlwZ`UP%J7|wWui?V%jgBw&<1K1WXuF24GXY;zqQm{ z9G|mbs4d{@aoZbD8Li2;u53)M;FIr@M`^Fvm8kx$TeZXqJge)n`Yg_P0G2sXpl|kV z1nH5EtBaHz`^}mJ;Q2r~jSnz5Uo^Hzi-Y`YbrX+#WM&Gic(OnN@&T0oePac`IoeD` z%?nYL(#qK#-a@xXoG-4K*Db7h%rEiT@L1j++wsmt%EHKoK(d|XKZ{gNvIEIqU@x&6Ia=LHcR#wp4^>E|za@mV24%WzV&UM)t3F@5% zT5o;hV4{&gvs#g=C7~8u#jZ1M%eg|Yo?P=C8W1tC6!Php$nl_`EFeu~jHv~2h>*2#YJsm|yxHiVLk;m+hD z+jI8k&!3(A@VR^uvXHOC*tf$g}4xda#ym$zjxvO(KDX=1l#3VxNVnj;q0#47jhGjxQ*?-@bR;qPjz-Igz@8H%#+-8=CsEH>h_0u zZg-KLx5vV}ZjVvi{fP4<+3(I>%6^Oe?jt{C$lY5v{q$>RcYBg|#3s*UXFSaFaBd>^ z*haGY;8UI7;Z}c#TfOk1&Lr!)`0;~hwy{q7!TJSm=fcAC-y@rz+Wk~4j33+EktDuO zfU*5Ed;WXBc#Q2qe2DFRFggFFgPV>%{`p+T8oPY+UhnvM-$G2!>F3(wzqhUJnXeRn z)_Ku$Z1?EXZQHJ2V^?mz`XZfU;g07vo%qPMP0xJ&#LsrW>^X10|LINJ?_FcRy7`*R zbdKDe&$WN{@onwT{KLtgUHQ`L(tB84(>&%lgGc0GB~~I{I62n(GQ*X9o^RJ*E-g=dr8tgYv1~wEZv`=R6d#W zUQ>x9UH=W0QI{cxH-+9vT?nO)a z$tOI!Jn*A0M?Nk0=HKS-$z8O$?aV9N=C&NldC#7)7~b7*kfeY25nL_Ymz+y>`nUO?+Wk$mv~R}HL*2IZ@uRVK z$6kWEs^=xLwry>Xmn7V`*6IK18cDeL_5b|6vz_0Fol)xS?F;aEfuUE)O>BFVe4~VhFMHntA6HfFz0V|_3~ecW2?Yv2q=oED5xl?V2k1dd;y|z)qCaM>%DM`kAk)E z`5@na?X&lpeI_$!PF_=g-`DfYWSzD5+W)oo+K=ymvoL4E)a97k>=^G?>+G6 zS&Wx7=d|g)FL_?VTn03xO^5fVhdh{{Js~cKuyn&;=JW0uuz3-eGUvkl7pe~rcX&Fq z!r8AD^1XUx7M91D`rcs=&A=m=L1`8SM&a{|e-`ri0{B0#ck$uj#aushvBSfK=_Fpw zo7XX~cY$vv3R{5p6gVWfn9oqW}`4}yP`~#s%j6<6H zM;bHD{KJ^}@l$605ga4v2sP4>GW#D!q*DCeeJz6*rhEdTNl(t(Y7NO z!Al3`_0Bw)mv`Kkst>b{=g)XCw7?g@|94*l_Ue(Qg}s;cE~_4CT3UVP%xQ-%bkBf+oKDo=O21+{$(@Tqj`r4^5#V!{^pD=3#dP%&(l0zi+Or= zN=kinZ%WE;XMH|p6wHqDn$$DQ?IRblbLRBU+<(TwYUagnHhQL!Hh;gzcg8_Po}-io z^5lUw@-6MX+9`c%=G9Q1JPsSJMrR2!4J}g*Z&gzo&J`B14?_#i30!XsBY+{h8|Mk= zfyhB`Mj4z7X(EU9QjVc_xKvue%)Q}7@4i+EzdwKGzlEmP1@NDpaYZj%QdB^#+P(0K z-l786&oO3$@4R?M0j`C986KJf^NMYx&L-~1gfRNAfUqGMfxNYMCU;e9x_io#Gx9_$t*nQF5 z-r3dcjFF3G*DL^%r_QL=@R#3xt@!bgi*DaIA9L-rnf`+>tXK-U{OUZQF7~+&&Ytah zf#p+~;-{z-!l9jw*_v%*9?&KD&BSj*PfyRbZQEEr_AeY6VGBWP@tcp|+i#DI6oXdc zSB+mQe%rPoEM0^4DwUnyi{Ohht1;4ChlX99Xmx5Q=wZ_|=9=wd_`{wi2-ApB|L5}* zHQTko#qgIZ$O~o2o3FqcfF319Rj2M7l4{CW_l23Vjz(1+Xg2iBR3z2?v07m-Z`3kV zT{G!T=fCx6)e&rY%ysRoxyK{sW`S1VD#-KXd!~8Zo&t}@bDU?oXGXzH&#Z!BSHX5y z!46l!^{#@Qu7X{zf*V`~H@ZB#U7kHI&rL4RUYBQ|%X72KbBoJ!tLr_~WyD4iB)#*l z-I=$`b&J*k#)UA6-9!-{l5e2sf{cCM2;azF5Yg)IGr|`lx*h$7_R0-`T7b{bK{9;9%E6eDsmQN&VQLKOJt5Czz|M4v|Fd!oQCCJN9J zqMu}}g6Mq4RuVnH*!e_J{z9UVuO@mTDoFIFjMWi^5q!)%&UiROiecD9>0e>2jVNM# z28bfQBQ*lyT}Bjm6fTpDzJlmy5ptJkAwp3SeUy&B*cLI?NAz2a4G=}828ljkgomV< zqC>=g0U@7>o{i9;|IC7`u_^7ZFmH=yJwxCi)`7%#00Axt-`U z2q8f*OB7D~G||uTKgKF~(<1&WV~tlKRPE!T*IQH58|icR}VrI z&TtdG2%$EKeiB_$@W&H{f9DE*9#NEEAo!DsqWtMZ8xd-iD4el`XftDH5=H&aCECi^ zQlei)QxR=L|0N3NRuFAR|0ViExSHr%#x5ZGT~wJUI-!r~_h35FOX+w3`aDz-MW<{L z`R#&VBl0g5{AEPZI30qgP`2#*2-z<94Mfpc5yAHp{U&2EqE|8&CyMf0h;}fxmFSNd zyN+llV|0w7M&C)ao3UL)e}<6dM0*(9OB9{wHln=<{Yw=3?<9H^V|NjS{(Ff=82dO; z=>H_q0l1#%vj|~KG>V}|6#eCkL}M6wMA3O4Cz^n(iK3H#gXkte5k;pyKy)vL3ekt) zQlhuP6rzy-k>GzU^5Oa^n}qqC2z=VmCHW+rzbo$sISm(xY1nN{LsNAun8^(={>=jE zz|VD@(Cx{c?)g$TjwR?p%r!lCy3KkYFLc8xQ`z)$Q9rq1wnWo!yJDW<`4fZ%Flj0+ zP&;2ax8T~HYUi6H%$Pm3W~iNSAx z0^cJHLD!s0LsTcweg}RoG!P#JC+1E!>E*iN8LoRl?sQ|Y8@f*wx=)!}-D>0i0=h>x z{%OJxbjw^dzBvuOSLi-Hce-&BVKl%QLU-ZR>Q)=zUEToKq>R4B!jMH%Ylu4fFxU(y zoGElKnOfbXPj0th2giY(n#(_rJ=+1!^*&+6SyO8Tra5zK#-4ZHbvw1NG~yg##Mx78 zgxUBe=9QSS?c?(=h} z8`pD&?hA!(TmejFUsI2?7+7geb-com>ZvtEz2?B|0z<6V96n)2&D5Hq9(1W6q*&n> zR@6?d73%R0=ekCZSS57Vwn{(Ykq5I0*={Ea$Na#k#%T>Ki-CaUA9vn=iZuK;u4zakpUM)`Z z!@>gG<~m9iY!DXoOsxg#cr*KapU~ZV6m)MCy01D4y8DIh$kggyfW9WT1a|27>e{7k zp@VA&c-Nq?V_<6SP}`o)x4G^Q3fHQjx@HbI{{I$lKgNhF^c7%9P zdPYxj9{?q}D?xki#PAX6R}+61)@l$BefJQ(4v)75{dYm3MK_C$!^&e#s(f%ip`|7DRrGavb||7@bbyGYQ8 zpdS{ra2oP=VA%&z$p4in{85PW@QUlPY=kJ%>p*+%#xrW-cVfALpaUZR%YuFnwCAH( zCLs8i6-oNy1e~a`jpycnX1y7U~y4*uNaDE}u zUjePy#n@Y*Js(4RQu+;yy+aiKr}aoP;I{{e-iXKlM9~?(A?S|;eHpapUf>FzCFT!*aqYB)SL7X9R5)>1#m=Z@u6<1m7w6s{}tlJpAygptEqi?t#B%gHk;g z5WNX&Oay-}XwS#duZTyvPk}P~&Mf-g|>6Td^Osk>gRsl)sL*I)q<)+iCh_=Ai10=CsecZ)T5d&HW%n~Zsy z*5u&s2VaXrMBR9O)daDxf#xacB=?5G%iS5+aY+W0)@rq)^HEt$r+lM6NBv918=Qp$ z4HZt=s2`DTxxIppwrri`k`!ImBA1U-FWzU9B7Cnz$hk%O$&mZ@^rTR}*roPW_5K=T zUgnXA++QW+WSxHtIdzj5>mACWOIh?1-b)fh0Y+D`$bAWY2xncRHZ(QkbA!k^3kAvl zWUq9$2m6>ZEpl`$W0-VEPP&KWQuWfYYctYQw^Y4ffSlBersi8Zyr&@-Nd*I+ig(V= zBp%_?mJY89a!&9*t>Dcy;L_rK)gj&)7?ZNT^KI}-ActvV)RtP`2Nk>%ZScMVIVbIL zF6IhpAD_d4na+Rjhny4tJ*43AV?YMHuR(6>sM?NhUmfQR(moun_?FJT3nAykzRxRo zr`zCt(;?pbb|>vCw82{mIVbi#sNgNK!TSp2ocM1U=6vbDB{q2HL(YkP4=Z?Q+2B3t z5N`>NMbf^rZScw==cK-0Q1H&R!Fw8VPU?FO2B5TWnGIeQEj;Sn2Sd zbcna)mZW`^HuWusoD=&VQ1Eb?%eQp)Jq9@^^ZlY*llI|sIU`;v`n}`!7lRYHjcqLC%SNwneRnB%oi=!%afmnXqe=U^ZSWRD&WU}uDtJ9Mc=tQRn{iLlzFr%=Qz7TXz8e+1 zt8DP@f?Q1Gt0Z-N9QU!LeNunA@o_TboZ#(M@CIz``xxY;K0Esg?oHYkwZS_Ha!&BB zSMX$g($)8Nhj=3jUc$z{6F!dj+|-JS{nYlj5puJUNB1K(37K^E-32)(_0794i6`}^ z!=CwSWwysK^OyVW7y-xR!SZSZE?@63PKLr(hdIvc#(A?KvNBMRQI4c-Y4IK#UJ za?-vX3f^Pb$9=-6NMd^-w@xw&J%Ih=6#hRS!0`+PslT{II<@cf_^G$k4nD|l9}9^j zc?G*F-upiVBLGHtHwZDp)60uj6e?TEiqgvR6=f?bs|pK?dAjkxqP(1Q6(yxBOZi^M z^lkpeI!#Mjqv1w-lEb~-A9F?1%2^?H&c^$@$Xy=qMMRWDs1tiz`wc31e4&}*6tm@c zVz)e&pvW%~wj7W7jHKYEo^Y@iL2<(|e4MMcv7si|>TheWZ}WR=M&i`dV=pGf0{Z*KM*Oa2n}2KdvJ{KJ;~vsfPTmMHl% z&3)2;Haiu3v6<#pWGVk#R))MD8R{8Dy1_?=4ry_WoP_IdCxEBTM7@K1n$Mae$^{x=H$9Qaoi{w46gQ}|zl ze_i2!2mbd8{|E4g6#fYK!wNqF{vCy<>GbakKZo}7lm0mce7?dj2Jcb$WoB9OZv`KZ zYW{i1U#Q5}TI4HP0DP~Kf4L?9{cIz6dhBj&ZkDj*pU)AZy-L2#& zeMR{fv8BknPsuMg_bI=T`M^J9rny<8xlj4c>@x6=m}!_#%zeslWpVIdGt)4inERC9 z#`c1L%1pz2V(wFZJ9`lPvt}CR6LX*P*RpSdf8I>Pd}8iX{(AN^@GqNbm`}`o%D*4z;Z*RySMrxw@;g`=_#~#Aoo~tSWUImdT`Avg z$?s;};PcHiH|sa|$^IVpA@E6?-0TKRelNQd{CqRb&F(k%sr*&!QSb}RG&g(F+^75q z`vLexW}2J5Xzo+~0Q(Q{=bCA5hEJ23TOQ89Xvs>cndWAB^1KRCdAJCg2fk9tUuels zuw~$Dl>8Nz{7uXc{vsv6*^xmmrrPx<@UdgAGvm2YkqvgF^wJ_tTv z$>&RdgmfOh+i?@}Jxc!VmhvBF4}w2Y$$!L>e+PRC{1PSqyO#Vr+0Vh3D*69z$-kTZ z5q!0h|F$Ln9#(+7%a#1u=04T`URDTxz)W+qbIg6pzmHXczs^i^vl?@s@*iMr;CGs7 zZg!cuPx+r@8^Pagrs4Qw?o5hP(qx z{(f_x%72di6#P%jG&g(2+^76U_>!s@%rrN9)7+>0FES0+JHIp2+-$mX{ga39y_^F6 zf0X>imi#ZXGVs4w^3S*AKh7G#A6D{dsg~UG@O_>h@cCw%n?=oivhPVY3?5$t6q}pf zWbRY`H`qPkmzZg8_9=6p@}FXlgQw+U#^z?7le3&9^z^3Ss5e~(pw_n2vJe1J}tCj1|;R`9eu&Dh-R zQgfg3pJ!KrKhaD>|1m_(f)#o84mWQ~pobec&t2G&g(L+^75(*puK%ht#hw zo5{n~)Jw>_PRaj`xliR^X1}-a1&q#jlUo7%hb7;`PMDF*%@Y^nOGOzMt~Y2qGlkzK z&dFr{{o;5m`7fmKPp9xdOyM6*;eVXMFBbE?#IH)>FHYgNrtqIg!P}q0ZxiE1;=h){ zpC)`J^G{OvvlRc$g|9A1;oHH}HP(FO&4oW{`IQ&=3kAOg{1xD-EamS7|55N#{sHhC zQ6Dmi@;?tg4xUAoJ37T{CC0sx5ED#{9jOCS^f?1|4{h9fuE+}&zQ;B@d|$` z_!7nb#o(X8H6*!!^i_c$1UTJRBEAv)Ule{F_&;ju4dal+?O6)` z|KOM>`SZa4L*ZA0*A)57z)w^7jo|5;T$aBY{4>a(CGhuwe-XTF-+RITQjz}x_*>!s zQ-pt>1W)HovVS}W{tGBC{rwB@XTo37KW~9Q89b`Z>oXmSf3DPbA$UL9vq$8g4gNHx zKV1m^Jxcqp0sm2ym;LQ3@c*XZT??MBu_FR+H+VXSm-6?6U#j4J75rxuyywCHw}ST@ z@F!t@=@oddgQs(Ti8lh?r{KNk1boU*!8;fH9~8Xv!S4cItH7%Ve;LY4|6K|GyGr>u z_~XFK_Sp&kn@~C z4)A@z#~;W06!?CHe;oV=75-W9Lkj;g_#Z0x{{{XyC`U7Kytl!hr0_H5puZ~od%>3} zd>Q!jP#=2yK>lt9PoE0x5quCleJW4ZcN6$ugO~oi1^k~Bo{cAfNUmZyB>MW7Qw#^( zk`2ar9EbRlCAgzJ6v2&Ox_?_?xfxti!j|B6F=YhHtU2W(8C1D@T!QjkdWAK)QY2g9 zON&MFN{e)9sYpgC1-n$LtgmwL&2iv8tMZ>hDuE2Lg>t0KQb>Mbo}OS*-} zO&^z{QoJEcO?5EaNHG<`Fr#Zo6=hIuq)6~GIMYax)hUz6i`3zLiohHMC++rPRB^THi{kmpXtdFZHgl*0)mXU16sgwG&rG%+GrRL`3NxfYyVa}eFDK$5z zPZ|f760*%JQ)+Hbpfp0%66OqAnNo9e3aw13ISm!w=9MWmHzzY1RTdqx=9MWmH>Wci zZ)yp1KC4QpxjCWHNVJrYHLpskxjCiL7*$J{b6QnO&CN-TMz5uWta(*R&CO|z#TgbRCB-QY zFsHea;uH^<6CIyjEPA91N{X#MC^hH0lGL*sbFwQ*Iln12XFEP8DSArDR^Ba3QqFNo z&H0W`S85q^!Ye7U`k<6%JUWj|u0L2gYP~__s1&{ep^CNnd_iw(O-U;c7Ty+)hZDa3 zZkb$~lHA_V6!f;WwPI<)V5r+SIMCC#fl*>jZF^e^8%V^4x)Kev&VeL+zGSIHY%n4c zw~#g?e@nBu9|?zIb&-&P?IW(Cy%iDh5Q()$;!$dgucR&9W0W`e(iFZdg)cXGsdsQ_ z03oECu$n`ufG-h?w61Gv8A?zDUap|F$t&%n-DKTs!)7J@@Iqv;Ya^kRC?aZlX-aw$ z$Uo49a*_-Bgd&L)Qy=!5TL&YEXrI_>70Hk~Y5=tON=MO{)uLa_!PHGFCswV{&M z-jH!@wfFUhYeMnlbSD#1T6|5k8&gYdUp&+qQ717Yy)FE~Aw*&o&CMFTZH3q-*r~s0y5VMsn!;R zHeO@Et_jrCw*=aQE$#LGHmFfV8k(h$K%#)i!KU(H)5@e^Tf5It*3#1GtM@iE2M0T^ z!mvw91pI9c-o~Iea7nYTUNtPx-c(jvhmhB(gs&;k5PZQad@&YG0eb(eDlT zla&-5prmxmDobLLfn~5G2`c(hol!Ai(VBqbPm$K%*1Ssf4R3yGN??hBlk9TnDT<0l zzuy>O(iQL%4M2<(s$;O;+o(vlHY5j}DBx}OHnyx1b(bJ~5O5sX{J~m(qxTYYD&OkB z1=NXzXkDW>U>PT}c_1P@ZaVH#IIagFgYAPmFBbu%+G&5sp=^U zSB1JtS9XWXOIDQil<;uKXBRarS7Vo}`+8S@ybm*_65E}p=)$t3t=S~>c5}wyJztUU zj`eK{$E;eybc&fSNv8wB5N2)#KnCtko2V;;HLHM*`Q4F_zJbn#`?{P7M?(>3g7I){ zQ(sruT5(xDwI+Iea0n;&*-;HS=jIA|=Z1(7;@K@pi8U_AdYX2$R5Wcdy?fAs>oXSB zaR}%BbKvLmAyKfMo+QCd7k{;hYsbG3fJ-3NU*E7FFN_qV&a`#;COi4U7feDrLoaOIso;lv2@bAlP+q|vtg2b%16QEJ7IIY z2t&)kv}`l7t?eZcr=Y>^x?>-YXE`+4f=;x8lTk4fBTI$4!jZ@jYMj1ZWv(6$#kU3}mqnJp zX}ozbmf^}lqUffa?rm*wim7|s9gEVt)tQb7X{->38prVR(1e?4zIH$E0;QXIGwabs zIlabLwPO5*S5;-0v}`oP+6L!tl=bAL^m>0)N%5G?T~pK8vVMG}^w!o4NA0fI)@Wjo z>X{z7J4`oAf*ZqIv*p`farfZSfw7!2JxnrR@9fSh(i6%shbl0T(S5z4=B!|mzC

B(9MKs=Ia|`VcdcXhl;u)eb~u{mnxsikGZ_v4K8zLiR*NZ zC`>Ghg$C$(OIB5B%1kAW9*u+&cofw?F2ly;hrv*WgXJiXK@vC7wrs_HOowJs3Bz+^ z(=yfyh_Nb9bDUY1h+*l&7(|VljJcGD(8@i!&Q$?_+t0(AW?AjQCxvvuoeX>t&Suh&=;@PLWEEw&M`lAyNJ>C`Ti%z^& zebEYfY(0?SPMR`7*jY6Y@7_AlAMVG8YR1>0jsBt!Z0fHMN1}LSpZ2Uuv1SNs!7?1* zQ>E;W^2tLRhtwSc;{!R_djow&C*fE<7v@FM*FG{B3vCW%n3qMSPL$6vwirnW||^Jd>KMy za4^GJwTYchU$U^`MGjarHHcZxMa|rC z^o(SaPQ>dDC$)4w6LUaC*8;)RV>wR?L9Ke#X2{~qB9T%nb2EX55SzH<{SrIIsKtmH$IMItYF~S+HxE%R~ zU~p#ImubzNV~|aKu>`FZie-41ttMOa`?k0&Bzb0uK zN#`b^32%5!rINVq%Ku4f6sbg?ims}*zNu(R21Qy;Sl5$bnZRT_50#tP$z?!29;WSb zHaGUiQ5(FoC>mt4y6`}EFdD~EhiK<4$W$>C!AoCSy4I6lFU@xoJP z>vGjq29rn0$@Szxe5WnkA2i-|%T^d~ws#e!do9jfLOrl4PA`pT05URd?=DhtL=Uk5 z;Q2r*j~6hwTrkv0HwU{$Ey9+M%q#^*Jz1ax`2fmzXK<9fHQUMstv8}Zqos=5tU^yy zIF{IAy>F3T#=3|vgG}1X<4m$`?bbDOHgdRBrSGO>a~rC%LI>h~ISYg2H>(*KC z$U7;J_8#$A3XacCsaD4^anvgBF{w{`Y;cHRe2~YkTc&j~j5kW+JFam$M@@6He@qrw zar6NHK7phDmu&f@QS{oW_4IFS#_;lT^!YAXS6)_LW<7*t#gh&in`_6{l(LjgAL-!V z=NOCUQcLUn6At6ETW|8M8GlJ#OmthUH^;L2+N=SzCo%MO-nz-KW$cqm279m!uP=({ zE}@jmrSaBJ!J{>qF?=B_<&y@JicAyMr1&$f-J>oooZFuHlNaN}&^HVW;cG(p4wUuY znsc~xYoW51#tY-4pSU=PfyBv3>z4EM0VVEW`XgZ1*ZS>jg5(B z0X^Lvsj(E)LqquLjMH`=rPnB~dsmlNRp1L<&Q2whC_R0#{>}J+;`mGITqpCQx2}^~>>v$7VeC?=}v-^ljSgs*M7p9v-H3Q&QIH zF*UV>!wclJ#rR=qEEN*hgLLnJmz|K&0>Q~$g;CZ!zOK(ya=cX+idEak6K;hsVaNSs z{uMm5z(g?28|p&?^bt^cC#74b_j8OlOQ#lH4-afQ2OkN=w@1aP!UfsB?MHPN-xKAZ z5A6=)46Zvo&_%~z`_BSOx1}9R>dh2+h@op{<*GH~)sem#kCOV!N_)z;Yzb0~8ayJ4 z{L>f{=N~yN8vLg*Xb>N8%w1bhyr2M&71YSD#J4i~3@sb}YVe)>*}H4pFKTCKg(Gjj zJHkLCuRiwXaEmo<*Q-fMmymQ7Uah3&i`4wWK_%5AQay#;O6qKpI=k?aS4SEQ{e>c} zu&~8UOKMug(>$=V?jLDfY~k&e)x|>*W0-7u{B~=W6W+?Tqa^WLYhquR~tF&D^c0^aXb^|wlO7*+1c{`)4p24sBs^}_qGk)i2yXWrr9&%|d zNB$9;Q>_gr)AEt_x0JMDq-_&vg!*>;-PeeY_)e*I4ZC*F@u>(Jq~8_N#gDu8frAyU zoh?W94dw6Ku{&??((2=PFZDt9(6Z{A_bl@@?Ox^^X?mFaf&a7NkGGNYW8}aVl0iPS z`OmFB{-$$%P5A8?&bxk3ueU3IXE8hwR<&CoT{rPk>By@oET)5sdC z6W6rFqUo)Xq^2d1TS4`LrX`I>Muw!OX>)fBUyqtSgPKJ}&6y<_|KXSQoQyy#oSkLT~x&b+z$5g&VVL0&$>>n_;uIp??+^WM0aQLoc_Pp;NF zwB9+snXh`@%kuNyXst%ei1fK`t=D^Su2<`z*7J5nS8d1d8T_1a1Yu7vo!eJzKyneVTUi8=NU3=&F&UiJyXb~^} zCtkk#$jBU|2*mC--=-Z|hMp^&Cyv3+TDN4f%|B(^Hic*wr zQ%jQ-+pi}pjQ$C3n4R$q=D_HxqW?YQZQ9KiX^WS!TXuix9d_V^J)ZrpMcQ)wU;NaY z?1abODLjCh*ZN@nyVuP+ICJI$NP#c6Joe6lS1H$XaMrB4gR|Uq2MbPgQ%yF*r<>dd zXS!GT{D-t@({}!Nw|nmgswwYJo85a?_@-Td{2uo{r0jI>E!bCHjj>%`i`wKtA{alf znp(&3CDkn1CR7vet3WaBfDH#=!>joRXXe))EC7moNj~|b0!WGcgR_u2ZGP>c+4=dr z{eQH3+FrB(^t`)i+Ft*`d`QpSGi@KWO0sX{&m&9z5-+PhMf3~mDM>qMJU#vTq3zWh zqpODTJAfaH7-Qzo=&jU$_y~dZlB01$dDNbKwD3HGo4$MX?o)hw@%tfuGxnU~TfJuw z{?GAY9ujj3wU>AMcC;Bg=dpKcXV2g7J6?E^SZCk$33$20bq9(=isl+pg{L9x8x(Iv#bLlfUmh=v#ln z?3}+7J*_T(?=;>g^2&UNhvP<{SZel(d1(K4xh(qNCR28v?~s;fwAxao)ozWu_N3^< zIC$(G&w-hTMrL{s&eZ1kya)5nFl^e)ZOV{)c-X7f18peI8g>ltz;T`GOLcsQW;alp z-CWyUd#JwYHPTEqZI63zK4z$QHeXPE4kWAJ(%#c@5j)koGi^Oa!w9xK=DK#)+~ZjRE6@sD1$mx)&oqzQQ{eG+1)9guM$T5mVeJW&7?MHtNCQGnTDMC>L0FGdt%N<>g_#xBx$ zlw=AejG(#*!>sWr(-f-sB;w079>ttOO`k@5p2ijtMd;tfL~Av6Hc>v`J%iL{DLiPc=u3sK{hQ6Q!T0 zu{NRzB_1Gpp~k2Ua8}GNAqxAhBwEN=kSOHIFT{t5LjEeEsKiF1E{#Qr!r31r`d*Dk zC1z(awwb4E>{_Czd-qDwTkTkv~`BL5b_-%513#_k}xjIoah{vM*| zGxjl}B^rBx=!J}Zg6R7-_7G7oB4`t>*4QINeTWE7)T^;C6ZJFp6{6@EPZEW*zD^Wj zl)pu^fwBEWXKL(OqN@=Bo9OWxd!8tq`9q?!H1-0~7DOy3dV+$mFdazq#e{7vBMiiCq5PXOzz0{=RqeTZ02 z6#m~y6rFt+QTXd7qWz5RC5rmpMs$#|e<2Ec?j(xAa2L@tGL9vxxo+x&qNT8k86#cQ1 z=>3dU5k>#`0MSoiN+J3-rf8xM0*dH6nDU8!8dCz%e2ujd#bk3aQOK_q{5p|;InmED zb_G!kj!vSVN0%h}e;Df}ipi;u=&2eTAo?h}6w%olOA!4Mx(v}1HFh;oOkURz{X1jB zM8AqAC3=#^ZXo&unuzE>7~4k_liSTiA^%~)-!Ag+Ci+ddjHp{<_Yr*>E+INiW1k|r zA5|v0LSvsJ`V6W-^fZk zh+;B*j%cOEenRxejQx}-CXbhi{*&^QI!85!M{cn z^1m1SABaN!EuueX?9W7}YwR7OzeH0IouRRJiT*2wI#Enw`FWtfhAW7c8^_D3I%jzg zRLHFdJKlNQc4{A-$DZu~<0=p*DQ?CO+EZl&&Q;6}=OL^EKi6?Ww5ob@W5g6d+Mx#JFq6TL;-~C<(Qd~=gCAdM5t2Swc zUTd2a2_u$Gtr0XB3BSsYEd&)4Nnw^{E?h3-po zr`v4r%Z2XCa;Mv@_mx8T6}i)Gwl@YEZ|`94belf!6uLu4K{qPR>)mw}boU6|;iI6t zSLohw6m(xDboU(v-4UUC<5AE(AawU11>I4hd+;dejtSi#%$;s?PE82i@!aV)=e12j z_s~($y+!EWoIBm7 `x8_c_c^tb|=)NX*y3O{!PU!wn?sS_z9~Qc| z_T1^la|YwuV5iW1eeQId?R|sLy(@RR&Gz0cbl;de-FVJm`1~fJd(YJBE`>h1;lV%d zIbFLme^=fOt{XL1J--F`eKpCrEBO5m6mjhn7Ve!|3)Q<(c=}{`=N6&+=Bd?Bhrmqubvjbbs_H=)PCz{@78_eV@?%@uQ&o0ipZ;-05B@+xwG3_a}0v z+ni!QC3HWSJKg39$3sH*r*o&5?{-V(R zh1}^jkD-qV-H+x@w>h7GS?K;!?sU84-14~4{gvG5Hv9S4gzm5APPbX_Cxz}Oa;Mvz zTfQN5e?51)%?qiggzj(VPPaL}za?}(ojcuTUppXl@6VlXI#=(&&-HDg`+{6Ogb{!!5VywLqz?sS{?i+&_@ z|1fvD%~Qvp2;D!_Y3_8J)B8(8_lvpHZB8{W3*A4LFQ)`Vn+n5KNUkTm+nmgTQ@B59={cCvU0yrWR4t4f1 ztqi-q(&Z(^Y?_ZgE48Jlsl1N4k1uFC&NbbAyf#Oh>sp|ltev8rsx8c0q%G46!J{s`#lNdGIPSMfK3xE{PI$7a0Wc)gDF;7va^<2?RGBhSa1E$nop*HSv_*+_H+ znvy8$cO_BOtD7k5lORg{UuP6zb+s2cZ}UY^uOUpqW{C#okU-QU7+lD zj6FmY`ClW7{AY9?D1Vjsc%r8mV~<`PK7n}5h_i_n zidUT%aR~nE?>tIBi$n2Oecwa;xg3%Y*prAyA6q~aeVYb7L*Ir9G#uV~BZ|HaRd~fp zyef^p$R}Zp#rIM=#$X{)jJ-36VywXgyz(nvrN-D=Lj3u7OOoh?+$79TcomR%A2$u} z@rhThS8)^htG-Jqf3-2U(5t;g#J6yh`K!D-@d0i+fAtoo^H*kJI)7Cbrt?>1VLIOP z6R&CqG4Bu`;->RgP+>ZM^%SP_S59F%f7KMG^H)q^I)Am4W>k8m^aDgc$g9F%A+08U zh*ycfB3eWIR$ev!N@y+dAL3QyuYA@Kzn#C`%wOrOCw>>NGJl2hBI5V(s`FPg8;QSJ zyefXHF{je2m~aJu1+$gtN4QJ)E0=A=e^k6m{xQbdiT^lv5r3s}E%Be=uHvsyt|$J} z;#Kp{V5|}US?)UiO629le}TJ@zXEwB@m~_JqJPD>&Y@Qw;ZpvJV<*wCbJy}$7`uso zTD+=`Yp@>TpW&|NuPF8s|6T5K{z~Fi#6KrqW&a^#5#oQ$n}EM^I6(Z1yearAhEd{w zE?#xVAwNd^zw)NxuLu&WZoEIJ31VLZk~V&Ca^Ch-WDwsd&QA?F0|9tCf%0hbo@J?oY?na1@A-~yiYpBn{{{6z6CaTr$f$(eK#q1{1^$$boIT*A)Xs^wCpbnZR|S{ za!%~qq2QfvgZE*Fc<(BBg*JGz?r~<{)sU0*U1WoIlS8~C3f>YMJU5PkPW%^xoU{+8 zO?*q&zB?S^{ZYX?+XnAlhj>?E0+aTgYlC++m88xuZz*`oZ17w-cNkKE#C|H? zX2?nVa9YW?bpE^1A>Q8=ykZ-?nfDpjkwU~IsrKCfIcXn1M}%ZL`|gCCllsoMKZ!@@ z3bdueI~8(H`rnNTUWEad7Vj>|IceV$9!T0(X@mD($T_iZuY&h}8@!J>#4Gqj(!TR; z@J@o96Z@`L@IGLJce_Kp5e2W>2JeJVIP{xUabvY!Gq51i$hM@ z$FEUHhwB;-$gcf*Ferme|b&8YqY_8+aX>TuA!v=nr-mn zkaJ?+Zxy^&8@xX`#JlXFq<#Dv5t!-PcO&GS*!N2XuieJJ*Bs&naP2Amx7G%)3vy2E z`>BGr-Ujct4)In$oV4#!8@$UP=fuA6D|naN;Qi7ep6|0s`>wRX3qa0^eft%>4ja6m zI>bBgb4mL;ZSYn@&WU|bD0tmAc;9!3SN8d&eLXgKKFB$-?@*9LFDL%gMrB<;J( z2Jbw`IkE3E3Z9hr0QWllG=Wd#35R%#agRuj-vLoR9bOsaq&`K>sO#VR6}+eo-lGoj zPW@uiK7Nk~nCa|W3OOhC-KF3qZ0!4tL%ey9Chgl~gSQxRPVBo?!IS5U>FRsGL%bP} zCGES~#=cV_=fu7n6})S0@a}Smmxp_jvw`EnkNPle>FPTVa!%~qrr-^8wDfqlI>h^% zg15s4Z^oDLIXIE8lD%M#QxZN7Ia%MGB0XJwzW_NW^*tH)awXmkHhAYi?i$4oxtnU= zrxd*1Hh7Oi&WU}6k0Rq*!N;636HZ^2iS_T6HGcQ)jl*msA5cbg5~ zrySzV{#w#L*}u~DmqN%nv2UM(cZZFA_d3M$Jdw2TP8+-hkaJ?+P6h978@xLl;?cur zIX>>O!J7>^C-z;d;Neyb-_o_mK8JYkD0uhT;Ca68%)SKVWPKm7!Q1H&?~sCrOIN<7 zt1tV8Gy5WtllI{fEhFBw4)I=B@NmhJ5$_#`c-`Mj+V`*xUIKDX`pc^d9!_a9+IPqy z-sMjv?R&%qF9JCy_PwIu;glz%eXl#jYkxXv-(xm--H>x)-wO&J4v87Mfa zk@bDn25&XwoY?n-g7-Zeyze{2EBj8;z8~1&`5@=SzDE_j=WX!zJH%TGr%C_)$Oi8` z$T_j^GYZ~MZ1A3d+;t*fC8_;+#dnkTy7%S+1(m91n&X=V9}vK5t;g@wgD-S}ToZitmuRFzin^p5G<{Ec;*mb8Wf zMIP$%}b_8V02U4#Ao;eiBOj@6dSV~PI3?r?-H z#}Z8=DY&U89PAB;y2CL9PpoZhs0p_E+uG~f{NCD82?%c6Cy?TaP}jzxcxXcy7KJ;9 zHUxWOp?)y2aAb4>=~hd4+nSb#5{XzJ;&6xKMj_Lru`B%H*NZF>=i<4~sWsH#HL7w93a=p2id0M)U?zA`ffnevkb^!BZzX zZ0-~OY?cS*XPIek`mngUyVSyr#wjdM0KWEAJuwPsF7A0Z0VMmF?DuMmnvJweX0vnAK zAdo|nbKlBQb6w@A6h8Y^u{NJC=xwbjZ4JlzqP=b5csSwf?`DBZ0=~Lc!J1e&w9z*> z(9^d;Ciw>Y5w|!VO7sm5_`;EhB3&D9pcz$^^|#jto5J0Fp@xA(I7TtVtw8?u?G256 z11YJipg%=JAQ4Io#U*T0xPLIVwJqEqidylEjKJnlG}kE4ZV}+Q+Sy9ozU~qFR6b-`c4FiMmL|<3D zun57=izp#Tai$TKK7K)KsCY&3GW@SBr~g%De804?sHGRO;ek+RBpie!jtO0f!lK$> zTf0AqoUZ5)jF7JsAR*B^)Za<)k-kn59J-LA{05D>1?z?)5gsjiQzS$I*b_*ZO(ds7Ua&LaMa| z0nXPLuxkP}^(}$+U`uk%nd|B#su4@X` zGzV*%f~9BzX)7wNqN9C-O@VLWO-#7gk|M#Y3hYXXWtMOu4X^D5Ohy!ojqfh7h`vdf{TC@LEL zeq(@1SHMp+05MXij=_3wqaxkfkQ{KLfVbJ(*s@C0U4rmIz;R^r2W$O}-b>J_e5(T& zP$v?ib&cMDWt_-f3lY(oO~+jd$MqmqxqVdm0V@CS#&LzuZ0fSxc8B$$=cChE#y%_^W{es?6KZwL?I$lB#h zI2wvL6O4yroBFyO)I^UD4#m10*lNf*H&@6zHzW~?Z3w3{m242z_qq^Nx(*-fY1%P+ zF}-`xf$P(1q@p@H3-@34E|cDD-RQH~8#TQNP8%;nX}YK#w`wY^cMZn6`v!yjVt4Y8 z^!VmU1=D-G`X(Jv?;Z+8f?d6R(aDDv6Yt~#$HU|9>b!j|jg2PK0jN)nrIXt+xvfTb z?b$HNKIO2J?}W|qA`C4D)3VLTwzii*oPq|E$dfu~lc4%gqR+umZ_JKB2i_d-nZ)j( zm<(X&N6K+pJ~=Ik%gTwl008nxOxHx?I|>`~iv`N&JkR-Afo=fzcZR!zgYjUfI~2ve z0^FFeH7(XFS;p9FLi`bF@E#}L z?9*KqjCM!;(Fuqi@4^%OiPx$xT0xJk2Qu7AbLgIdc=y(U{%}85V2!Us8~sHe*wkMi zjzsauKJ8hRV$Bei9%MMar%Kr$<&%dt4yii?#>%hky@A$;B^;~g!n{cO+D8Usq0ONT z^Rmd)iSjwd79%O9_lGjv0vLs;M|(4PT#DMAF3~X}5y^0ZAu{#8{wOV%$k6RPHO3VCgy;O#=&*1-V8Sq%nGLKoV*Je1$7!yi+FV-4oxNYVLs0M3Q!m+kNoG@oNU33J4HNv=A z9BhpZ;+EoIrt?#WP?;X_J1%a2cf%1(ZM}~!oC8=gHX+AMtmC4z-r)E9D~n5mB`bpE z6XSgtKJ;$+tAxN7z=iV zx_T#aIJck%>b<2aDoDd*+1ZXY!y7ZLF&?`!J0rNs9LadUa_oTN#FojbYEN%`()wV} zz@}htXhNq(mWGWChPs2Dp-5;T(^G@7yRN@`VAASKSbERIj)Rs8n}8hEZsG6vD$ZdQ zY^+L%P2?b+)p)J|cay}6Uz0SAq;r$dgg3mVQc2u)<^Lo#id3RcMORf@-&8augCeaa ztn10JOklE|hssUt(iS@nqpeLj%D{KbFw~ z!kvSm*hDU6yZ9To6R}Ak=$)bXM9y-soU&rV2LU{8HLgJ?&~Ehi zK<4$W$>C!AoCSy4_+Zz@j2E6VTbHY@GMGF{POc{p(kCtYgLdx?nKtNn3A(E&-D`2? z66%3X@kGWK4Me8x-9;*n&th1rf#(CMJXT_JxnQW1ZVq;hT7)ehnOO>sda^(X@&S~5 zZ&f+*ADwL#4q9(SWf!+ug`TExEV0FU-y*$?brD|%nY5S3nPl7At!w6N{!jv1Eb$3w6n$#AG4bc+tL-5^-y0rx9=gms%gwlH_k^t4z)OPbhb1n z-P6*n(kX?F7oL^Mj0Zqsj(SUcqPWH)%CWga8e_hgyk(Vc;Mnwt?6uBriuguA<~nl$ zeJo<*5XJyYxpR?HH^mAAUSGG)dPm+#fwcFC$5L>7c1pE6jz^&>yOzE-s-G4yrb zy2-F*?2}3cd$0@--v|oFLMfL^56xyyxu%E!*P%r*oarnM?FXzBMhyshZ}o(Qr2VGz{n%A-tP3$6Ixw zShamT-=*bC*l|CZe+3UMFcA#%hWgL|eFT)=N$J+<{T$=X(y2w)!vmYn!AC;z?NM>6 za6z_j`%&G+_eA;UL%YK`gX<0tbkXtG{f9m8;gYS9Sb@6r1rV zslTkWr+mv6`g$*Y%ok6|BL7VG#QCQViw6IhY#PLu9CO+z^o8XB|GIJ`zbfC#=##W; z_^a9(Er*AzN8WySU%tN3x4yObDJdyR)w5oF@A{C&D1CbGY#(8@UO* z->YWRG^Tl6oG^_T zrh8@-%=FAE7K)E z?|UkpL7y6z8>+-Q@N=Pp+y_X=xo(6w;JV?@snoqdRvHvdLY-izYnRqKk3IX{4)CrS z!Va|KRN9f&|L9QM2guC1?h}M=^v_)BCLeI0&k?$3=T0|$x}WRDpyfWtxbt3s#85cY z*~hdp?D|TV<7@BJl3xO6?&AxZj&n_SAFs{P=DHSWCu^r@r)mrH7HP{g8twSLJJV1b z=5pm@;+yW8rOnr9x|m+b5J!Qr(?MxEn1MM0yKDv$F>|mPCm9hMW}tskB!(G4qlgPL zAlylm!U1S5vE>^Zq5|-cBzZ(JX7hul= zx6B0Peg|ENpNiLhWipS%rQ9kZCrw`uIdzj5G!AJ$o7{kqlNf|YHm7bBokwC*-X6#e zr3!)Hi=P^C=3U5<|H%&CS3s#R-HV?pH!EoPh2(hO5^||}?}S_gd8u2fUROs_FYk*e zKzdX0=0eU1-gOEd@5>qRZh_nu#;p#kHr%UPtQD2QvNiGka{6WZH zE)!tiBbM@o?3>`taf$qAE%}Ss&%j@;l>dz-e+hd7{0=4muqFR2mWQ#nTgjhEV^3^( zI8!WAR)c?8$#1vhFK1og|6R$CSn`V*MQS>t-KLWl|;XQfiuL?g0e6_-#0=`z^7lW4@McShJCAR`rZprtsIty=1 zzNr;4&mPQ-pU!jzzLvRAT8aZn>csi>mB#P8^KllRJOQ*WTe*rw1PjdqC zPlEp~_UZ6O{ExxkihVj&B>uPHzk>Zmg8v)%J=mA{b8wFLHh9bwTz)b5Yp_p;4Jz*i z|3U22=@IcA;C)K|wcsxXFY#^$PiL-@e*pYah5tPGGr&u{Z-K|zDZd3l_%DDj0Wa(O zPaQcdx;gg$a@a6Slrb5qj6#Sh(Z|YUtTKuyrlzX_#?*8(%oujmbTeF;HAGsOsn;4K zt=!aW4U$%F>a|8mD>wC8!=#lEw$Enh15&Y*cAB{Qg3NlGTfROnypmE zR4X;r!E7F7t<+Qm!+476(lQyXtxSTK$!Kk5vN~lzo@kJ^l2*O|t4#)JYhBkCtig+& zLs4%Rg2BWo6k9T_ExZ9A^u@A#ne2;%L$SI@Xag4#!P-dPPfK19!K%5o=8`77e!%lZ zVoR$vWz7ISvQSHrcmnN89$@3Wt%IA9H@JB~YD6$M(iboSxRI*H!Of;!*k3ysN#N}Q zDc=<88*rLUW*KYUxw$R)xB)jyVwnknbuy`SZLPA~h;Qsf6oh2Wq|mz1#_*bGYag%A zu~>4)V#&!!b;n}KiJ)Z1V#y_=uN{jehp&AcizP<^=G4GsmZcx&G6E&o+_6}4asEyj z;!QaXYA2Q^WOr@K8U`6RQdts~wnfqwqtDijQzI2U7EA6}EV*N`Tjig%bQuij9ws#gY@@==5W;T`& zES8)ab5ME(7w9}7-LY758NVB^On*jrIOE|()@k-wEIG?nxC{_yMyER#OAhzw()S`d z79en)89<1x=jCw&X@rQ&PcMv+e zv7O#7Ig{Gna7`BFhxzdZgquK7XVtPO7-PN68m0>em#v*`3m=OmCu0Vu3)XckmR#~i zui1^#If}=iI~GfhLRqRe$L)P4)@dAzB{y!L>BnNp@o?u#KQq?;$moK{V#)C*{6(W2 zgm=ZQpG6vd{*-o}6JwT&%LfzLj=wfxB#*_COW%Dd4BUjneH@D=hj$s|iRQ6ba-#wh zOVl}+EC!TeV z-E~tEHfsXs2bS@XE@IVGVjqhoXRHntr+iu4;{USuHt=yB<-PyxN|qGaNfbLT4oRF< z;>6C2yn3@O2Mk)tlC4CN6-mwu5RO*6D{1jcyX>xHo2JB&1Ol`W3Z=ZY4K25&K&jyp zp#2lv}kI(V*OLI=R4Q13u?@kJwd;>Kfo;-;U^WseFeG zCAL`ly;M(eL>=O}R}6T*_vrHgssaC)WoE|IEV=Rh1CvH!1y#pXs;(+!EX|U0tje!h za%BertL6CN8MxopT3PGv7r6Xe*DSd#-rdwJIavr{&5|?c2+Ch4CQrQX$QgHX`oo_T z;hoFM<{_3{8wFRh0huGehP+-pEHQfEeoAH7O)CO2rde`6;bL~7*(5v7k}J_HZ5msg zmKx0Z?uZ2uHA}9mOS9zoyUe&r=-K3Kd|CNH*4C{F%T{?p{JNT-mTHMxQ>J<9{$SGX zV)D<3FBY@fLl-v`)V$ZifzvFxwzi);mK-hb{Br}6qs;tVQRFB?Ylo1NOKlh9$DKVs zrtsrT$>PT~&s}%+Oz@TG1R3u3ra!zBEVxT7wjA-{t~=M;XENec>fG`W+uk&H>B-)6 zy`d0(#E^?@d3WR+{mTblc~0(qvrRO{i#iJ8(yfZ+uYwW6}V~nKya?_Y<(~| zwc%v@$Yy5kkdWT$my#W_r@1TpX2Ya+I zK33spo#Y~%_)WBOeh;~zXb?Dns9mom7pwBqLj6PrK-L(WWNe6BkOMf7W0ac!tw8`d zMi@huI5>s_HxT{?A#=b6!lNXIOu!cd^Pk+Q`gWrA_&m!Y_ECNE;q&m9}-<7mKtnTD!DSz2~LFSZ_Y=GTzhW%BAsuMaZo75v(6!LQwE^5iIdiS&1wNX40m zIZa)UIX9oaLVkq8drZC?=|2j2*B-_mBmdhNI{|kFiF}b{gntPxg+D36$)7So{5A@I zUikl*+*ji=BVhX599_xN<*tD0t|D3&Z5gvMUci_U@k<5FkoYA+3%MbIrM!+`mGG%Q zW)ghLPp3JW+T-lbD*|U&&I!jE7kEgMS4I_svmn2&p*p1N8l0IJLmlDl0MHv_I9o7= zI>CsI!V{NFsDlv6DEn4&QKrZOV<_|M$wk?@H<0=M2RCEMMKT~+Uwr~M&+e+zmCl!!75 zC_0C|7h*Q%mr|8_xXR^v@|b@BJ#~|&@A0X(AoQdSviAWgDDK-_dJn|?A%D+7kIJ9& zOLawC6Mmn-4_8vwR-Zt>MdnG5P7}0|o;%%Nn(>F2Jr6yZF7G2n>^0$9IYo)Nw)a9- z^OuL7v_~#&Uio{-r@ga^y^W?hPkVF??ykd`!5k>5s_h~Pl zwDX7Ii*HT%>#pBC^!yy}8O0tSqhQO+-dUga-uPxae|(H9VlM?fKlyuBvB$^ABKDs5 zX>andoxc!l(dKo$ap?KU-)Y6(b*4E_duM#w8%CnC{cSB_?~Ty&lfS1FdzdBi&Fgrd z^=WS(?t#htZ7*SO5_*2}cS^B$a|wH=ecF2s24b1NTT9p*hMu4NeO0lyqlCSueA??y z+xcrRVQ(Mw{N(S1Vh_^`zIoN}DWCRk&Di;qa|*I|0zaJh5o&I)!JfzIoSj1O1wx0M z4?^!OTsj{$kOwxh_f7odIhOn$e2d9+rG0gK7J_Q;ccIrJ&Tp6=@r~>?A2H^Wx!8_$ zm~*{Dp>hoH&YgR@c5>bF4Di=Qc{&yY{8f~7%>buDAqM!z;M#Th(((yjTIL^OfPcjy zuV?>Fk*QUD19G$F*T9~(_NmQX#LhsTvHTkNb%Yd&0se0gveE5w#%r2 z#UX!537?1jRYhKcEH`2}Q~vC&k-bZi>(IMC>X0vBCm^p!gg4?x4B|h6Oe$37BoiYX z(QAm3i)BkG#?`UpF?Ib@B1-k7{rRr9n0kt^SP~C=hN}URKmp0I`O)o z{BF%l9<2j(+abxba25V-hXmU?@x2|AZtFBpuwBl&-EG5irKZH-c1Rr}4s&Hf44XR= zgKK4`qZSPA=v_no#?V4C&-mV0HkqcEefMY6ix~lO%sBKfqOtU)s$Cba(s0E-VRN94G%@e!#l*= z<(l%UDX(&&t=Yr^sPsh^q?Tx-zTp9>FV}-{yvAy+!lgzKFYEeNl%GIr%4?NH7Ut^* z)fCym=Uh2UD+`PS6mc$=T+!T-!Ek&rnlfT@n)0eCuM4r%$`*pAyxK%lO?lOn*V;yJ z`X0zg=Zt7Pn#o7=$@D^LdxT~zufgehsld#icNP*`_J4{PQ{o z6~W?mCZf4xhLpTJs|*cWa4o-j;mFvKf89yns+Rv6~{6c?Jk>+wIHs-G_5L0Se{;7H3Vlzf0D%S&F1Oh)+P zotpCMxQw;Vw+{NOJimA?wq{k69hJ`rH02d*bJb}2Oy3EXZcUV(ii<}6&+L^P=H08Aj#8gvWIpMN67f(}OZ2~CaP=^Kv z271~%jgFm0xAz3w*H}iT68X7A77uG`G=uvj$!MxZBTLC_p57J8&eURPc%YWpW5YGX zcFLuZL4bUWf46 z;uK`=bPA`cR5Dk~c`I%l#Wm0`(5RIvJ!fl@~SDXgl#-DF=X65V)Ts~eIrI^r=$54 zJ|vbOTMAgMOCrj3X0D^718#YK~k}ULCk!fv%;`R_$@{-n+ZIy1SgG zkh1MVQ(nE8(~c(0A%wE=h8>*I%9^sbjj*P?mTjd)N-l#-?+l(0MN_%3jq7v2CbqKH z-7j$Yx9 zCGuTPO?lm6eXCcZcd8?xro5^b(!L5!Q(k?wvI1DE-_t-rL``|sl-Dv%&IXH?Z)LWw z-)nex44)Usp3(RKU3n&Xl00rrnHCoA-d9Bq1Z=hXnAIM-ro848@o+wo%bQ;&iCnBcJe-`)MzhD*KI||MSNl!sYUWFIN1r_U zs=+|(zkXr)j;rSO9j!ZeCibU4IupC9`A=V}U-!A*hmT%-<3IE^ys)nB`u^qNs{+40 z$&RwK*9Je(yL@}^1%2m3Et#)n_Sc=gmIZ#o&Mps)Ul2Ke9V5Tx+b`*r=`7#QZn^|q z*QWl~7qDPDr?=LF^t$0>@7a15!q4QW{$$+-&{5g<@cSor<~aS9m#=MtA5l|V&hWLj zIW^Tpp>7Bi!cp(Rve2uAFx>##a--#{r|=8b3j!0?qvso3TF#nSI(&(F{AnZ^{0SZ( z>%(72GWZc35duRT;{#gSX7Yy;$Ml3&mnL;Hr6o36iaWCD7ayv7IQY)M^d|P?pZzyW z9OB{>G=3I*PAV~;Hdft_Qyx%yYgNNkJ3MWyR?gE#O|4bhw75A>8%>3$je>{}a5kEV zPA6Fa%qG^~xdW?qufyBsSf;yeqw(A7~0T2QLa-%G>Jti%b^L`WBP(MQ#uD)M7JDXz_R6iI6^`@JwG!E~W3A-oOga_%pC<7Ij(&fh>{D?)> z0uPFdKFv227w^QXy)cAJ)rdmZ&7$f@K{VYh0u^T~_Ic$9zdO)NIp0gsq1_JrNRO8z z+$rdN4X)gHc|+KZpK9;w`)vLc=}Nu*LQiHr1U+?=HmEDmemOm$NF3>sJ;}~d?Yfyk zuZ149G57Xfc&H4H&p?mLpYp-m2wZAIpTJMm`y=R$!H@KKn}SPv?sS{q#Mpb_@7~<$ zeh7LpUET%}!OPyKpy%f}S`6DB*`>|PUI==A?ER8rkA^bZyzG6#r@f{rJAdeYd?R}& z@IzD2m_9g(P5EQ7q@g#4NK_xP?UKE3;wRe}cG<}(GhNzOw`U=!_4}0fxb7!|t7R!&9cuE$FrH!&)F^gq7mor%lYzGk|mSz&hTp}7zWHEu; zH$2p5j17!W9vB~p>?`mvl0;IVXgl~DrHi@fEEp3CD}wFFCQ^kS?ii8rksZ-|KAW6g z#1)7ciSQ4mZ7jGjn_QSloBkBn@)1RCJ8I<-kmXkqWc$6e{8`9fm!l1a{gWcEvcG}+5heVe z9pSC)CCDd~@SixsuV)t^Z*NlSbEB14%Kr_l6|!32H#@?&u|1GqQQ}WR{t}-Z&;gtE zugdo!{Hsd%4CJpVavJg}MLr7oNkx7;!|me-vrbNrmJuLjG0A zaJc*|cK#9jokIRTWCOn`A+JYWQt{ImMDe#k?uW&_auzjOftQr80$z7kbv>Q;=Eh8X4C0BqX@>(_?-u$3-MGUYs91Z zsOf1xy*Fa1bnI}>!WHdyoY6ogvT#W*E)u{*oLS`JA|XEac5;zAB>c!}zEcvAz(`Wg zqn#3igjlM#Op*vns=rK=fJ&;rOqBRaihq|(wFBv>{xVsjFRA`ky3S+mveI=PY}X#a zqlzvpq|Mcmw{Fcxlc`uVm6D_95VS*`^Sb3Dtlweg~*^FM2+|N z8{Pv6ea}7;S3u#h zxD~|FSjXxPpN}qJBAPX)r%tVSB9Y0Z@W(h3J)Bs~7@oG`xaW z*4RPK8k3wg%^EX5JZLEGuy1%5EQT}1);)10 z9mZ#@OUYQG$QP2Tw)s6|`MiqnCVgjD==;xzc&)2^PF(MQY1UYkMW$I}xv<(3JlmC7 zNDihNNNAchMumXad*$~;H8sJ4(&ab9SHWaBHZ!{#X1!j#_dF~3Zep4>rdeaOP#yS4 zaolk;*BcRyg1X+3+|0^!J-lXKTaSPN`2oO4kp<%X4zdnYB|bK-xNGqj>ojXDbtIW- z!|L9eHKu%)U(lG!;?Ba!%+jvXou;G>UuO$H7C3gU_Ka{d;Y>EUv~sr6&TrT%D`ZhX zCf92P@?`PBR?-$0!AeE5xm=NjDCL+}vL1QHYRJ?|9GGRJ%mGQ}mUnh#Xjrqx5~Q;7P6l3(t*#M@B3f9QKafb_<)gAzG;7ScoT0>hkz3-1Yk^u= zv&P&@B3jcJI%xw}W(|dOkIuVc7HGOxqA9RhR-xnrG?||34zy;CIUey^r#sCWOBAe? zZWWFfF3h`?TTwJ?4E*F&I-Mz3P9A8Zw#1T%tdt`6Yg-+Q*6>wZX3aBn6*j_}HCFic ziQSbvnn+0wv!9rnHRhZgRZ?b}HO8lph0E@1)|h6EIfmNW>Piv;w4NjbW%OJOen89Rdzk&4f_g?C~4F&#}s z7h)?`7X&C;spf3Kj#k`Ycm{6{m@lTSrftm{GvEF58Ud}!RqCS5oBx#$G$j)WuSQe# zI-2mRbPCUu@Lo@mcY0R3@N$|pwh%Wm+4Rw4D>Z~&W`bi69fj!iJhjZ@)52g`3j)&Rm4Kq6>~?hycDqDEan)=< z+SIHuAIod=g?vjDxw_JC<;vmlN!OhVR|6_APw23U@}pT}iR^;wbmXUy@#coWa!oJh zXpWjs$I>q1Yz=n86Z?h^R#TBGE3DS|awzE6tg*6HDW@ky46Cf%)tF&%8aR4%C2VNc znDuGJWMrHGnuX(~cj<@i)ygz$O!*kje>d>@h^=gF$%Cq_@yl46HKti(@|0EB(H*UX zKNP}?n3^@_i&TLdFd$4M6FJO!G;2)#K&ix#W*3@fjrnS21;{YJr-6cqnl+|bV`ZA0 zjrA(u%52@5uw9iW#IOJPxvG}9HD#Ko?(eRGyO{hl#EZqO_Rw*I`$#%_Sj~HQdNG-b z=ddsemS@1KDTy|oXd9N#$0zBDHXa<_y=TwPT^;eR@R8(9l1Hc4|2dTlHBgHU>vN68 zh1_C>mN|9Mz*g7#|GTU)_gd6zj2Uw$|1%(rxwDX7VYryvei5#iVZ@vq+!Om z{D~G3gTe!$M|xZ5njU=RxkBFq51KJrtQes=mTW!tR4+RlsHd>dV9OJ2|MDOE>jw{> z4K%|Z3*7YR;713Wf5LuLe|pbf*4?!8bmw30Jkzv|v{4?6&28`NJ^SEsUK1_s#z*>g zQ<=6r($^u}TZDUqaIY2amBQU5+zW-f;bc>2Ids{X4cq?wxt49;d~RLniRXX(uEr2* zCWM*^p=Ls;nGk9wgqjJVW5FW~ z#%G$&Tz2m01Dj7?abw-nmz}%+;O3LtZ)^Z?j&hCTJe%dnx$BP6(Y4M6U+k;<7<>Cz z>#@L#ksy2V9f3bSUw_<^*s1ePkD8@Qxum_w%Wuule%rsC?XMqv@C2p3d=TY%!395I zKPHWyxi5dQz3)w@LzKpG_F`|~5q8gchSVPEn|Qj(toIw(hjA2RIGQo@NH%bPbN_PW z*F36+ubKZMYrFQDjb{#?JDO?eTX(u=?ur{)aDZ%@7#tqunlcs8`{7&w1I7C1KZFBwxJF17P))?{WBPt z8$Z7-bV+|;%IrhbgHV>o1EEi&_n_}hp$GBS(e$yK#GaW~)Z5!BZ<~3#SMa}=^S_tz zzh(|M@%@eb?=B{b@(;lN2Sw*-!lCUusL@2b*!bQVf%*D zjoUY$ZrXn3=?k{M>U8t=t4?3B{p!=(x8HV}Y_Znm+gqlVZy(#-I~V%G*yc<29iJPT zYuZm~Y-m0ETzzPB>-V2)3Tv!wnKXxhhFKqod_Sx7)*uSXt4dmb31dA7=-dXR)`Zu10PkT$N*`hxF9K#mu zW%c+q;kN<57W^*7Z!>;Z;};6{w)en&O`w+n)X139_{Zud=fj}ag-uh7e!*%ZrzArEZk+_C&avSl7Hn>!TY+S&x_6pclp8(+X z3jkiT0N{b71vVaI&?AlrgC3_yLhn^1Z(xkTb8OPA1`2N_8RW9-$UOw+2)XdzPA=-} zCUT*_gIw4NlMDZLa-qMIT=?%I7vLBI%&`f^UPCVIypCLi_mT^kNrc=H6DUYZLnQYy zHcT$`50VRg911^(JIO`hUF1UlUUH%LMslGCo*Rdf5yRP}9SW?`(M2 zx<~5YUH2Z@GA|R^L0zq8c0x*ap2vRQrehB^KHTumb?>Twr0(6w4DvSx{~!ioUOZ^N ztC=6Qc!+F>(s5)bvgsJl4hCqRoz1J89Sr@}R*$_Y{DL?c@U$^ru4Yl7PgolclNzfy z;awv#fF`_}8Q>>9k%iC0?b~$pp@xUoy|eyZb&tqqiu&SZfpfuXW<{-sDP)CyxVSXa z4y|3<=VaQ~i?neLtBoy8lN$h=SO9}Cv)RJb_M346r32q}g9$X-g;@rTTDvgI*h(&D z8Ml&qGh^N4-eOK5cENKW$!+EYVHaj0M@bHwC+MBH)c!W)W}LA9irjw2{+V2)M*v9j zZz31|#5gAZt#D^-jLbIF852#c_O^TpY&< za&a7AB^SqWid-DWQ{>_}PLqq{c$Qoo2T_5Wdoj@>_cfS%z}?k>ypfBu`=jKK{CrHf zUxd3J>3@ynJ`hsjlHSWCBmOJG?X81e7l^iSDgHxnXI{Sc^vOt2=&?Kk0(lx`d{rTb=bk#2@uq`O2e(!HNtr27tXk?tep zBHj0qi*yMxxgL$^1#&Sv{QIT0iwhJ4jj%Lb=QDp4Jd)(obv_89flWoU2@3@jA{m9_-l$`GZD`MomyHM{y|W&Qbo{(5MHqF&4AP;vXuo`; zW2fU(?R^L%$ooC=L&rmD%k6p;?76$7WV>6jtLj}56IU~~3g1J~@QYNL_5k!wDLT|v zXxoJ!*`tAtHqyIP3Xr899g~{wy-7Qa;z_+>p(o4cKIo~Nv~izLy`0dKHpt$iQc&Cn zU3%Y#-Vr5S?o!+fqyRVmX0we_etBDl+l1dI@l*Bk(4)bS^myABdhT>@O^K^8gsYo7 z-QR>BwGXn#`wCo2*KO|)eA>Hi-nPg4S`mAl(4#VSZ|?m47sVd6VcNX%_c-*jX0YS0 z+upVXJAao6O)q=9q30)mpHb}bv7$)+{s?*xIC5qR?)>dZ+xg>TO%Z!T&^zwK-ZvC` ze5@*B?{A>zCx7>3?ELYuu86%k=%L9JZ0_TIMzP1o$|Cl@2feoxSTp;e+CL6KsReq} zo?C^!SN$fS_X|Gkol)#vU&7v5==nL`H=>cs{NZ%OH?RDqpy$Wlvx+^O)+~FEW3LXU z0^!A;hu$G6DDIzOUoF4AX!MVv@TmOwxfd?w?_2oEF%!G&?-%XzC0TBNj~&(CE6_U+ zKeC6@D&NRnxVy&$!H3MPV`pbi_s*`JJw2gNJNGjG?&>zx5Zcqh{im8A7#JQ51nk@d za9_=qaE`_piOnL%w^FDk$MZs=KSYlI5L~;=URwSPo zIJMmX!q34yrN}`j(z%!Fmh_3b{89Xa^>o@WX2zxrv z$VMId7qj~yk695KS;7&13ClzN6(#(BNBAc8UdYcY;U9E_U&ek5@^;Iwk$uM6r+#(? z`$NbdvHTi28D5$r(mY+L1gR77t&x-ArBsLe$Im1Db4oasmny#m`GgWqr1&o>GS%Hz z6?p^p>7vHm8rfymKION`RUb|4Mo0Jstj8fYvoS^92&2<3Ip>leaLMm=$-m~3f7>O0 z*(Lu^$p3Q_ ztWIb$zv)Zhe1hSPn+(X{$8rp?YQvTYv>fMF^U3)H%jM_0I%hh~Wagp^vkBA6|8KzI z9H&jBaC1jxftx-cZC8)V9-r(t2IwQDA=JkRJ_=^s=V&tT@YtWo@1shgK7{ez}CJLTd+w!vtUU^ZhmqTc0!P0gHqH%yE zT`Ul}Efz+&Xx>g7X*n^`)ItgE%=I+PS;L$)%$a}F9BPw5$;yfr%U)nwT8wzhhur&83DpYnZbS1hV7ZYwJB;3Gf2#S;L&g>Qh*-$R|}=d^c0R zXk8!J$iA+8ljvC^p3!LC=qgjBsA20nld6rBSd>L=Pu{sV3%S~~`2syPMRveOSI!b} zr7LQT*vl(!FdScuri|EJvd9AMK58#tz-twpXs=IYD`?c_`fm;ptjS(p*+RhglPg1% zEyyVq%nIk#ENcyOUiqeFGlo~N%50-y`c`svECY$WYKFsN@vYTMU`1*YUvSixLl}@> zSZkQG^?g{uU|kIATDtIy#Udng^)WTfxzt>-Seb`GQ=<7!Lc^T-LPs;8%$Xc$Di|>s zNiejAIS)i84~-8PC0i2*DOcBzd28hH!*6f{(9Uh*>SIb@}Aw^{-n)jm2UEJ`+SO&| zAMj+KxhBkV9LsUza;JhA)ud8UMcVXdIW_T@J6dSixqz;9CUBQ8S2f#B#j$)Ii?w{b z!cs1K9A1$e%^R0&;@~0~<`cQR-=W%6=6}7LssJ&U3=C_SGw92>eC0zV z769}vEjnSTm}Y-kWY?!=Syppdg^~}@Wd2>xk?<(Jbp8tU<=sB<6y7_!HM*7wc0iLW z(XBpWsS}NrZHIX|W|h3*YDeXBoB2d;t}U7=^4O_}vU!%SE~>x7a^$VTv=Sh zk~0QBF*VHD1=ER&sjF9SmgA;`6%UOa=r{HyVtAppnie1~7^F2&ZCAny&Oa+)X4Hv} z@Hg7I%V+eiB9n|tT4s21E}MuJxozglP+vM5Ph`i_m@sE+C>oR7YS7Eg=>on(Wd+n< z9HZo?{ZaJNcQ<^MiwV-g+uhmXcql*FsjcB^n6rjC=j>}@UoCgMCPejwATif47Dy8s z=1i|wX_zy;&nHgjG@Q~yrD5D`4QrTlWhX{Q;myqDirkd(HApyZEi4&x(VC`44tpBr zT=Y%N$}7i{8%*nB*EB*a-LPl^xZN|K!PDDX=7o-SQ6izU+iEoVhxAv_JzK@F9uVb1RAlOW|Hg(`zBNV8u(`98UZIm-u7=I5u5^7DWli*H8d zx2hGYhbIpn9PU3585%W)BID&EXY)t#Ev)ihmq&h}v(t}GcxWM(T6En}EMgB(80R~4 zCG<4RS;L%(d#Pd0&Rg5A2i*!S(9v6qtNCRrDV90RsUq|KuuEzZpg()wBQAF!Dh0Z_ ze9C0~L!XM|+xy9w&jT>&#}yYcGH=EN;Yq`sy)e15fGR6mxiU+2vBHt@5u@Mromtt2 zAk&nw!~G)@LlafzK*O8|_E{a0(AGAfT16yRU%KA*=zU5PIJ$b4X~0@V>+To0{I}cU zlh7({gl88P4Z7#$`o_S&Ij?u2%Ep$!-O37C#?mln4Re;)evX;KP(OwwM=O!joHfk3Op~+u!R03# zwyxi6cy|n+7s#H`__?a`O!6do+?p~iEZptmW=KKq1yi|-ysI?k8l#IlBDH{+HO#rK zEuP3=(cZ*DEQ#gsc!7jRCi~oX3B$Mv&RYyUvMMoRo6|Gvy1VFAVpu^9)AGW2y)*T* zOZ{hya;D>7MUpd_uN34g3D1kEl#xo)y3U3mm4osedHEMInf>hX2Tz#19SDW3C6j~f!}k6{5r_6 zk7a%xoaHI}Z2-dc*Utx8=qg{D-PXWVU@mg* zl|X>Um)1iWnTM7qu=w}mZQl>RR}!(Ce$djqJlf9l*j|y<_Dt~Broa5^4-Pc{+YjoS zLq7;Lf9(gSngeHk^ZU!q4}Tx*q0kfm8hmetv!g>tgY2@W12^5`$S)K54PBzCCc;(QRAASe**wV}{KYja_z|EV!3pQ{a=XdY>!sfvyMlqUB zm@$rCbd+MeVaxcIm!3v@Xrb2d$1espg80nPN?Hz{i%xI+X#o2{Sgb#t+&r{p`S##X z1Ls1Um!6%b^|s)5{7(2>d-b(j@Q?qYz-zB@%J8yqvB4IOs)cOtHJED4v^5+yZfVE}?ks0!szX2S>wf7Z@r8aXkelNL~0cuAsj0}hqAn~;{=h+d%bXj?=U&>~hd3#edgBftV>q3&VH zblfO1fo8XwnNZ7ts1GU>_fnAs=&WWIwpyiNf+eUN1X;Ro(_7a)5^TtCy1(I(;1u+N zmy0~1@K!TVYO%c8RVhLNv)w7gCh+-%^2C} zSer38Op%Mhg4j0e0jK&fxd8EfjQlauJw`4DnNN|6!RK@2V(>XZE(XOfi}0@r_Y}F% z`wMcR_ib{a_bj=vbB0_DW-q{{^v(j*GY!{lOp_C;r<=D z&^rT{^nO4x^v;QJoHKcO;&jW)a~v)~CJCmwvw^YSg1bIs@@N#;W4(oWL^xvd0i3hc z>q*9#1snWS1{?gW(?~A*3(An69WEdjtp-u~DGeu1PE_1LE-DfuFXj#|xFd{VSX?u> zVmm4f|LNq#H%goOB>BmW=$q53hX|mvG|Jf8zKjAmO9QNH+X`9L`<*v2c85!cL^^9z z*~z3{f*vm`3dF|C9qumt$R00uxTJT6R}utlQtvg`SJQnuYKN(M!$MD*_zv{cP1?B6 zr(RCzNgHJE%~DX@2VHuvoAw7u`z-XRo+!Vve5l+$i63usaB2Jhpx2AclOAt-a7oXd z?oVU>ppMzNoi3U`-@NR-1A0^j?(I={sQLSmVh?9uzIoYOmtbsBgsYC*-dmw3%SE17 zyzIRPdVccvpNc&>hw!p@;S316YR1IAJAWU5p3I*->3G@uB=r2`@6uV@9)=mddD+_v zy(1!Ab=>*;xMGjbz@bd`9>))TG9%-D7J7%IptygAeYJks9Ds(R{WS_bviB|g;B9S> zCdCzj&&lnpRpFA)=5ZPDYVQ>HuVVidF*YOu~(b)vs5l>7n&Ki70 zDz+n=NELdxW8meN9npL~o1CUKf6Pc$mUh6>Y;s{HZTeGO%ZDGk`bVud0`GkkfwtdE z%YOiwV0z}(!2VS3!mY!I{Y{6wp8bs?(}@0ekl$zdHL&kl`xO5o_Cv^jW%)I*pIZAA z-ol!Z8M0w+4Q!*GIfQS-jSOf02(l)(I$)D~NVfbM`1q;H{Rpd9!tcO-lOj)Ge}f{w z5&JEQoUryOzm2ASnE}X4j_@Y-h(k7e!(R*iAj<1Em2h0iu+O?=nl#Cc!cV*8e{{(| zbji)s*~CWiTV3*Qm;5@HJnWM1bIFU4e+0X99@~iHdDtcYI%FCLHjD66kSUAQMo9m! zA-^B{2Za3d1-?5H&Bx~A>Di+6JHsF*8{R<3C({dCw`S963=`BdcR9LwM+e&~0t}Gd zlmVclTM*yis@{mtv2UQhsop)p+iAYDU3l-daCnB)+#`ZIqz>}p0?F+z7`S>0eE3kd zhYj7mZ$ChC(dkse+#gTShmig0MS5w{^a3Dm3=eMUrm^i~>X`~05f_QY61g1V;l}&> zjmTJE#~40}%FOlScJtvv@9_lCZR9;Ug!ce}3Cs>nj^VjQa$yz=_L;sSbZD}leNq7vxcmC)n7i=umfXriP&Ky z70m&FNIA4|c2;~RgwFCloQxgDjVgRv0M^z}s6X6)%Pk?SFkya-c-QV7J?%R>c69cH zhez)T&7`v-oC8=}+d|qnk|kndGCE5Ol_X<$n2zsw+Q@_7qenh+d&i>fJKJx?-=1#z zyQhoq1KxEIYlE~Ucm-09aY~8dBg=ip_~d|rkQlyE#NrZYdTk@!gYd}DEzW}z&=$v= zB6x3%K0XTV!^1uMT&QMi`Mx~PY z0tB%pz$!CFcH4@e8k&h&UwNdb-;8c-YfPBru*k%{k`w2IkU>#*wNDkC0RM(R;kqi(3_ewK}{PTQ>baK7ZYW6 zJ)RsQ8DU^(baG&P{1D7IC~xKmI*OX6&{=JXS3gxHibr%DyUC%Y*rhfxJTPE(Fj3k> z>m!&SdJ2*Dj02HjMSE<>?r9P@v3Rg=p z>*c1z5}2mWgiWt7oq-m;zrb|l)A~MC>8xcHG=)wq#vwnsE?;8er3T-MO49-PvdU<* za9s^iHH8iZ#AnCV)%yap$3wOK^2iX-s&)y2{jI_J_Y za%x_Zw}nXoC&)P$iYRDIzHIEOuHHC1%-0B9G8e)^4Gl=mh$P1)muf#KX-iY+G=(l& zWKFk12AOxeE7S`|#)kasPWo2G_qg-L&Ium5D0!t?Twhb@G=)x3>NJJUwRo3;hjLNt zG=(nTmZj%nm}kr9U)}?oQidEh;za6|1QirS)f77GV=HTd=q@Bppsg3b<1SUiFqX{hqQ}+?MOZIB z>q=AT?1e{_A~V5qKKp{H%>R0y5j2HPu;XyS>|H{1q9nK+6!?IzDRj~NBHl}ph2g#n zj0f5BZl9*m6dJFc~-DRlM{7}g2Y zDjhFwl?{?BSE(L|F*~xR(3LD@O`%iYukqJ1!zyg zD8|D36AO4jwa9tAbh{AaoaDR>;(h&jycSgANl-=hG=@H(%o7;aa*jPzV`WN@nwm(Ug&$siCq*h6ieiT@$Zu^zJ(h{_^l( zq`#J2IP7>XvtQX+LR09J4lW@$vBfN{RysL6QA2x~P#9_}WG39-KVsni(F&X6*G%;K zzw+X6Wvxg(*6?T|IXgF<&Kj{OzAafPtC~VrLzQR>oqTSp^mf1CsQ3a1M_BZ4rCPEV z>uNP^hc$(cW+(C@%Q04Y)dkI1h<;hi#h3p?G=)y-lJW#x4tpqTsP@UFkBTb(Cbg1t zzk`XU&{f5Zb5zrjxnw>uosMR);%3!T7V|^UTKc%Kpeb~6WW~&MbYPO+i!4_!C13x- zsWyiXsEeL(Ww55uxn8*Qe7A*YYL4nC#H*DFmQSlZKQJt`=2kE97P?1dO`*FdJi$+c zNwKEU`4a5bI|$fd0A~& zNYYLtDjNH#6=q7(pQ|RoLgNFqItrwe1W^5X#wbDl=Em7L4sC#(7BWweOw^|NJwd46nyM}y8dwk~L ze!s}g2*{YG(D|%gyU;X+&VC=V zM1R6-#r)ntPE+W*ySlpD{q}yl+-8#5`6E%h^n>`jO5RIQr_i49ySsX7N`FuLo*Lqd z^~mfc2FneoCIQWRtp(2}XCu?fXVcd8dro!7z^yFTD+pyWC9cUR8b2*no=Ki0k6Tlw zg#|ws00jrFDRfC*e2(t`78eAlD-jQ4t?0b@DFy1c7EYe^_Jp_faAINUCaeLP$tJ{9 zVQ;y${b<4^))VE+hyLs-baG|ZpCO9Q%EHfdq@YXId;& zf1>4y}jPXcce)Qi^PP>lCEmIzj8H z7blxG;mLjy^+DjNJ@M0J%tq)5s97n`G$kBo~<=jtQa6UM*zel~BA0xd3+b zk-MF-{p11`Lu;H9U2LsNm(p{UZj&fo;2c&n7rX}OXt6cmx9P190oT>H>1|UG2s{@j z7e%<5nUH7|B*mM;6r~AIo;IpytX zTpB?2vS#!Eq{N!hGpMgMqi3Mgux7Mm1hHlaXv}Q=#byg{Mo*!Z+#F);_2dtu0P?VA zv~++>STni{p+lO{V~&!Go^n6j_2_PokPKtL1a}6x`W2Fq&W9-+_J4z1*!vXuLyzbY zWcS-brv6WarN4u-9>^CWPprQbe*!^l^?VCLBqUHBxoEf8<-HFB1(e08fFeZ@9}1`p z2vCUD#fJp6HjYGsDwtRF$GP!d?eyYO0DpO!B8>E26#J?}c6lC!=e3A<0v;5X%AGc% z#^CTA_Pzy$|D#4EMQkWObHw8kuvzFp^>+(FaZrp7y+656j97{e?RE$~>W8$Qg&v{5 zZ?uEzyfF6}U<(IbsxYR~IfuE}PUFbavKhooE1}^Ej)BUeg{?ffEYNt#6kv1=T zd!V;y20Q+`kK^--JvtuRyzG4)dMPv5@z-td=4m^B{LERz-fhtHWAAqqd$OBR{!ZYB zrk;_R`7-o8nln2E1+_jdj4}2U{DSz&woCSC3<=;Tx9>oYhFJGTb*b9>C+LmAkL+z0 z%484pq0XHqcgXxJ7s>DG35D9Zm-%;BcQ=5ETm1hu#g>F0PlBf0LJ%`G;sjzvGZE zsVZ*yfi{DERsLJZb4vI>W8ZG;4IHItHC)(#8R2-We2_EK1X;n%Q)oq4tf!d z5sxY1B!9srf72xs+EH$#f7T^0yW|V0bBc}huW`w3F1g1g54z;LUGlt3CR&l)D7}xk zfF;ht zFhD_?NdO?#w>UGC$P&EB^amhm7!0C?*fBPG*HAz7l4<&8Zhtntm@&CJ9E!9*ksnM& zXD9HX_+n1_Ox!!sKYWMzmLvB&08xo_U}8X##t_)yk~>v-cv!NQ#;|L0lL*LUCZl-V z9Zlv3(^;5DezN&P88&e&HwlQ5VP!{X)5B$FgRrScvl*<`Z%PI*9p4H~&V~a*6eI$|1MVAsFBjq@rsz|UC$CS;-TxrW2Q!a0w zrC54lflyyds4QbX9bW_m%Swi8fc%xnE+EV1D}YKSc`)S^q`oY8QQ5^9t#spxKcARS zXOFo&bH{S|#JmwBGL~YIjN#b|pi>$nHGqCJU}%g~+dhqv5xrD9hy+ET*7a1 ze00BxV$v9?#dtzvr1;8ea;SaA*C|9*7Es&^)yCmr|+VYvkKg~>z^DL4)^WfQ-pmdYb$KkhrM|G!0^yy#YrN$ zp~>)pfju40PbI8rW{DIJ^$j1qr{WZOtnk=a5%{C|0U)L7ZP|S0U>r^yD;F*no$*$i zNu~rQs$96nNNJ3e)!WPu4cc7PCk`WU`N>CSMVePOI-fX_&K~wQXx@69rZWFq-Y|Vr=1w{AO2yKrV7C_8 zEuFBmSA6|KX|w18hf<;B12mVCyk+NJ2d&_E?kl@`ZAmFqYjye*B9QddCn*D~eUrZG~E#Q;jTPcd#v zOp?Y(@oONZ%*++lW%+1~lzEX@P(T_ZWdjn3w=^^`FwoQ9X>{x~oQvdCHkOg8M1BtM zlNVjhJ1Q>RJx@QPduxo8JUKYXp9tpg+vt1L_*-7#v-GU8j9GmqcKu| zAuA)UPgI7+NO`?STX{Jq@<(fG#R`i>W27`jYGoRwCwGZBRk)ippTX1H>`JxS5-DXC zS2dB+FWgt&kv)$@CZaJ?N`Y#Olu{TzPqzzkBa=-ZE%IEZa(kKRf-#-K6S-8;XK$4o zrDbBBG@HtK zDv@iUUIH3aX=M3$Qe&h*t&)Yozp)9;>j^JELoiRR6#}u+PPVDqf`GwL*=NlGAF()C)^%DFvo6 zQeK6G8#gBN3NJDzQ^`CQsPo&$J)(vuhwrK-ddx);FLCDbN76QtS3U=pr_Tf{{I$6%Dw1uJk*v7@j3{PO!gVB8+ivH$2ohdj{BK9 z^`XF{_18Cr*rQKfcVR0u80ni~d(61oe{wp=_b8-k`%j;)J8|Fn`WHE&>SSg=I8WFJ z#KaLyjZHzO{>K905P2|nE^G<1vi}juG6=KxAc56lI;s2xT8n%NzaSPlr?vKjSfiY8 zVy$w5&0wW+{)aPLx&*&riy%4OB1lfR3X)Ts;5F36TrX3D7j0 zz;q+IErRR>ToX(&1|ANgVo`a|+31o6l{$4L!igQY~n_LMZLETCISO|Wc+-||SxXeTiQKG9^2b(EPu~Gg6`DuC+d-5-)AO}&{ zygpF)tCPp)76UEsKZRcq3?QC1n#h``eYr>*&2g3JQ&ijQfmEU1y}p@uIM$3_iVnrr1HH4A zT$IZJxJ0QMCihme_cWu|Pm+vYPDRt)W)|5NbXg*5Y`NJa@eoDo9TbjU_XxS@weKSr z#)&#blqw?o5cTS}$VIRJD!J&jUndv6_(^in`~QMm^x|)m8)EFA;ch`MCi)bir+}b> z!0H6I35P{TNYEY5p288*krGr0U5gK52;$?>1>~ZExi<_6o*OYBkc_pF-iwxG?;t78 zijY3Un#zd$;XwID$+}rn??=YZs|g5QH*4x$IDjYb5`l_?!sVO_>2-%8#%AduTsLcK z3VQ!r(c$F>*{wG?NoB`}IcQoz{R%|dXt z15St*t65l7Cd9(}MYt#svAwkXLF~2TH-$)9VEGM$;8fGqni z$$#dOpMos=4uzjq;@5#7N%qumioey;X<+||{q2hUoV8E+YvJ+LaEedIV{Q%X$8r~L z9nPQ>Zf}jO(Jl;xH?b=nve}w%5)p#Pf4dTnIUd^w8FL+e48%s7g-j|J;kV|jBxk>( zi(R4%nP8XP)~$jib0j&FG!~YyGK-O%$6JObnaBl9>QI46TjPR&1YVH>HR^!KK}i56 zsopTy~_lg!Q^iDnZbe@@ho95^t7MC0J_WWmZ|MO1RhwN_l8PVLDl8e-NjK}4h z){$IWES*iPY^Sx2^7q+RaBNX5123~`hBddQ;sFb90?O8gj|(Ob9vtrXd|A6cr*i+vHO$B0((TmDBUnTco`K(r~x~oxiy+wqq#NX1Dab?GmuAfYYx+@HS?~| z=&f@?amI@GfL~lcED$o)#tZlL@6p_vXx4+Tqq#L+3p?2y9enkd&!-YI&aWD*HtwNV zE{3&uzjtd^zznn5L}DSIhzc-ErTXDoP>rPYmIaG3Sb39@Ewm zCkF>_riNTN>}YO{=GNG^jeL!ljs@WR`$w=q)HJ``I_O-GuCmtcu&TK=UQd!LuN}>; z5jRpQFFGQH)G)|8nzKb6S#g8m8N4}Q@H>L5X**1}_f|at&8=~sixg^<)q<1?$KsV- zBd57FO83^>8l^A_?+nSijgIk2b8D))aEzrFW|FhDoF#;X@N_iiL}OGocS>fKcGY|m zz${L4Yn)HrEc{K_dY^1Iv5?3nV+KCePRtweY;vjCQ!hJm0?+E&Ox0qIWr=_?#hQQ_ zD0;5@i=GJI#jdCgLwc@3t8+s}D zT@hAUtlXzfK@_1zT3HOhSSpSn0Wwub)ZChEI-icEUG&1@O-2G^IQmDRVx|{!#Ar0_ zgeTnJELUbMHkZse&*)XemqVrh<)f8`jz(o3SY@rs^C4&1yvtbO$oPoSKjMViR~%b& zYh26vRy?R!^#O{H=GJ8AUFGS?+bKX|`fshn|xi$G?yb!{)rd1V_6Bl%*raCk;B3`i6+!}c2xCo84WS)g2O&-XOcilDhQnp>l}HN-Tt*fZsOtx4|D+!`u2+~6h< zE`RkyKsRe)&S-8;TU$JlNi4(@3o+uxtp-HKxd82|v1**jtSXZk!87b6793_x zQ!GS~m-#3j9me;zAMK2{Gu)4gbD@2A=Wd2K_f4szJJHSJi6tJ?-IeHM)9Gk7oxovRwZ5y9X)QZ>BL@mW}=xmJt9OA(C$(+m5k>TxjdI+Bptcl-=`d!*#^x7~CKjU8@IrOwGK*RBK{8}ebmXQ|f7E@V8mt8Yh*sF1 z!Y{Z^AV=yU&<2+;(v2nYIXMH1csG*&6@pp-!~v%qAe>VIAP~ud!q+PAwBq>`enBjw zA14=iT&uLHOnBNTK%O>^zcy403XWmHZx*H+Xjg7riTpgM#GuQ)P8SOHWsuQ*<(Jdix>t=ryp>`_}# z)k*I~hlVMvhr`nrVMIN76hDe9X$^D;ZtBS&Akss;!HI~%aZ^vaa3CML%c(;W6@wc6 zzrP;5frE>^I)X(6A4o*&x9g>SOy8B|xa5lzBPDY*uEz3`{}N=gOkxzoK5dVbRVhLSFg zIkb7%`x~G320*LfT>*B;rH$;Jzz=OLLo#iLpm)gJb^JXA3EjckJ_EgWNOZisZ@?vc z-^5SWA$Hl{LXVGwBq-an*jMfS6ZE#jkL>ZT3770Ohj(^&hm_5tcI*j-+PS~^cb8D> z>gek3;{N5S9ow=HxOd^3BKu|y%DDdF;0Um7!f8BL4$H@o^)`0EE zCQ>Tr!1Tbt=ZJxaS39Eld^S0~h%>UOLy!d1HkQnpO)ku&?YNc?F97wAT6u)-co>1U z-%HCM7s}*E=#I~-ks*IxkqLeAxI^B+0adnFBm3_VWP_xp@+~_M4fA6550JN5evJ;~ zQXRX5{Rm;VD&hZW?Nh_v#5N$Kw^@FT>{9z+5PliE9`djfev2dg3U(W0d;Dx>H3jqJ)3j5q<;vC&-^t!l^!0`2~c3S_%IlyN$jiP zmm>U2QUUdSjYIz?z%EUwnW@sqb~?guVf!F|O^H9^2ybI=gnUW~PdLKEEbow;Tt~6gFK?h2O)n{k#mqAfJ|c!#s4tmMJ4>R zkfVzHCy);-^0Sct5HhmG~w`3s7CC*&s-c^>i~D>AF*c9Xqm zK-mYS^5#5$t}O2SrK0(nbatK|+hVc89mNnn$<7!*VI^^?_tr$5NkGqTCy1xhhWNP1 zJs|dYk$VuId%IvjdxW>sd}oL7?s25r*(JOYOF4aZ$|O75o&GXSTxvS>WuhIO4*xEh zY6sF$?03mziAtpUTj@F}MO{|9I9Ptr9hMIc$nL`9|QBLhxwQXwX3kN3<4g({m97C?^S?okqJ969|8eUw)ioT~Zg;e?Tk&Sz4I zq5*g#90aC$JA5{iOdCVvcOHl?#8ZhZ&`i1Lv}(YuK=&95!s7|tuSnsKaRixI%os(q zoJYe=dwOLS^TupKDGIKdUd&U#Tyl2KbpRqHl|JGM$RrnXw%2@Y(a5BaB(k~a5^mPH z57im$K7?#OMtL&w$$6!G$rtyXT)s!5`Pf`MJ!{0~60yTZ3hOfwJ5N0#OXYAfb{GV$ z7#6}-8iDP>3&4h6lHJ z@4t;ajND=-gQk<)I~Hx<*?uej_H@(VJzadiGt_o)4!R=W(8N_t4DSx@GsY(e41~lo zi^v34;yT(k(me=|{M_RFG?}N{*5*yZ(7s{p_w#R8jKRfJY6sa|N=35oMKZxqN z$DkJ`rN6p==&qrOgX6}b(TPK2W2B0Ai}&$D=1+i($)S;fiOI+a%715PPxsEQo!uQf zdb*U#0Sig3j)}1$BQjy-OjOeF*yK?E9RuTB)AcT!m95D>vsF9ypapBNY)iVPcr=7EX49-2_fQ}|7ekM38?MuW>VxJ-k~ zFg(f6PQ~YQju$PgZyn{iM$wm_IG2wguI79zS}$B_a9Nx3g^p)sxUQ7V;nCz!8HEV-h&BZJ}iVl;(ohGb^tO?$mkTxrE(F@|g$*Nf(AvnT|-LA$a! zg+b46qH516Eu*l)dF3lJ#5A~U<(rmG0$afw~h2hXIEv4K6FeWzyg>=Qi7-~$aDMh!&`N#T*j2jIl(gY% z1omU02J#&*5RnnHgfdtOqxOT6w$jcI;wmd-nJ>JboGe3@^i@pUPB@b(Gf}I|7FN_s zMYFkFs)jG@OX$ju}!aqifNP{OW}xV?+LRCw;4GaM>c- zvIh`sa$tDKe=%BDnG`F0U|>&2yYDKHaXEslx>(_{u_Cz9SoRoR^QKnmZJFNDjwOu4 zi6WQ{JG|r?J~sc$I~hAXJdHQ^y)N1nl^NGZ#nu?=)Cu>`MMujT)8I1i;&!p9RtGp% zq;^WCZQ?JS`O)CAY^=xM6Q6O9nHvFmL=y~?ueX5=C8suxJ-k~G`P&Y@S@V8 ztaU6kxGaaeSa{lBc3|OJr6(EoX~R@5VOZe7yi=9zFmg+*KU|;|*5ER{Kj>Yi5|k!i zWubd?J~eTNqO@jNg^~}@WX|L~TReluqx90L7V68pec~y+cXX@kmkGvAnP{d>JS40{ zxB7_w7(Z&hd`%>*Bi7(DFC2kYJYLkZa4csmEEVZfR?M)q=V_xN1ANuBnP{=;q?M8v zYpPr`^&o)QIIo%_D<#1BU~L2lTX~CRt}{v&j(wyh&tfHQgyU&?tIq5CxO_aIEN82W zd-NDyZm1@zm8qH{*HY>=l(jh=N(fgqN8q#&?n|fhc&{<)T3FG#ePNZBSKpFDt>CCB z#=`r}g_~C(hlBV;Y#w;MXg-;)s={4ItifgUaJ@~bSaS`3S&5@}6`5oxF^VsAFRe_@ z;br(Dx6OPR>cjgGiR?IDUoN`hcT`-@m1>%JM;ITD7-Mn`(i$412A64YnFg0taiSLk z@OVu)wuwY+F`LX6x##a|NRcMO=Acl+P+(aai;PBA!p`LIL``OFcFhWz2@BHL3Y*j5 zGV_8n?HiRVI*$V&Go8X2Je4eVhstMXu-i;ngUd9y%*SNP(Fi>mSsGkc9aC(jhFQ-_ zk#F^DaG5ePYH*oS7{#yW99>?6%iPb;e3hZVj@8h|g#`^RlXsl(^6}`vWC2~k)Ds9u0L)ELF7d{U4 ziX!uXN2JPb7f522X}cnuA3Q6MMGAA{is2H;fb=T(O1xIP=1Y<_A7I$DQ=;RQKkD*X z;Y^8Ac~t-uKGmuLiBKc0$h=slyMi^4044JLQpi<`%JDj=Td@>A07qx5BA+r@xz2dS z2WlCRuTxZGp&GiDS!Q0qvFdYxrLHu%Y@hc-&a!P$HUJGSbAZC`j$nzH;^THOf!$4uoum+cDaG3^|ndGtZ z1D04a6w6|YTNAj8uEAwt`k=`C+%cS3Sh@*ofMV@YF{j(RBV3+7Ce{<>%ZIK$xQs8F zE6+M|`R&yMn0Y3*x*#*pBx?YgdD^QKY$l0kSSQv}jZx6nB zO2iBJ+JlYZdT0htv=p^~)#8psTm%h}8!hG^+4Q#e1*WhQ#ESZHaKN_umb|k z)ooG;2rWQNDF#;2rQ`xXb{V-F1d?fpF~TgdT_#nE&;{3!e7lKNA{NpOBqLWhk_#Nc zE#$sNkV=42Xd@Zekxp`fH{gUbB!(;ivB20Ka$hURCE!320fCJ()=Tc|aIoZpbJR!f z7|$wWd-sx(R8fMN_)LX8|`h))4ouojf|~k+PvS0BPV(Y zI_X1!!AZT3z)+WwM4+ZvZdLSa(JkA`v{4q$cc^Tj=#nZ-#V9nD8^M|Jm zme*RPU5}cW!Y_!kF;9Ez&misXB5j;B*ZjC|7HQ+eyyj`&D$>Tuf6de0A=1VKV^tWV zK{Tpn%px(-Wa~pF`)U1keB#BnUXx<@>@y9EbzFH-$OE{lJ67phe*b(?;}F~ z4U&6I-dnKF$xdDBgg5MPg-G;Pg41$1nm;0#Y~)b?5*40b?gNo@naFbq<7Y# zVG5MrpyIz35g!%hfY!h_IyX?hRC`}SfxLqkim4<2;*_Bv7;)W!0{9ZO5!Z&{&7t=~ zjL-F5T8uMYsjOw%JLArHbey#9!jJZ4mPqeO3J_bpaH%=VIOO&3(34>#%YAC*q$kVf zKcS~?(#C!8^rM#(deR2jdq@h3`=Cqj?Fq)-qJ+!cN3nzJ0c(31dQ?x8U*7iMQn`H+ zKUFU{gRX)MlOAuYLeHJ<7iYcMukLiW%-QMk3(+F>c0ezMF!$!R_c6sD?;D6f$KlT3 zXMEbbJZa~T_pKuKZiL>VJ9CiT`TMwHkN3?Y_C5v*?8&yT$i zD)umqENbt!ecHSDu$@2Z+q8M*?^@{j$=`bwdzj+!&CA}$ecEe8qO$xjZ7XW;3g{gb z;i}`V-}fu_T7{xl{(cjB_+PNO?X91;^LKp-dsjivkG*#(_HHO)@7H|Vt6Q-1hiM<* zypDGh^!()S0ma@;CG5T5r@fyl_HHR*Z$0kn_{rZ9=*jldR>I!9eA@e=VlS-NdmQ_9 z3ah#<B=kM`T?L7d!Ps5MK zdwD)5dtg=X0+rg{B-*N{rwFUMy`#I6tCwe058@!Ot?OnXINRCvl=Zb|RTG;I{7)ku z%L5x2qt!y#j%+#}%}0N}Io32Wuq*qe<&Qyr7OjaUaRE$0KM$8!$v=i0g!~n_wAJHB zoa;YKRp_I^kBHS9Mae+}g=!_Qzxm46rEr<8D-P(7*0e+c<0 zMg9}Wf3C>?1M+D_eg^Uesyx0mvcHEcw>otHGg9Dg6Z?T99NpbI7COG>|I6OHz{hn| z_v5oG*-~UDQQ{;xA#qlYlPGbdtG6XWzGEV|qwjhoHO>CV=uwuebwqm62RvRH1 znJ*up*k!^ZGps3#P@b(b6X?pO8Hq)v6XtwuK024y$kYJ`*}?GG7?savqjSkjjLjxf zu?03u+cD8!L}X&I+u3Xu8?3WgUX2V)p2T{0gKB;r`z|dB6j%DFi<;Bz`LT-&N<2>& zn@^?>@K%%o6t~bo9Kw~2q*7)ah5!wjnkS#5b9s^kUg1q+voGNF&JZ-KlAa1+?oVXn zcpCwQ&Ltz<*y4(oZNywfO z0(AF8-_BhVljg3;orB}L$k3=15}MR6`J}G#Nr6$iYu9l9&fcL>GdX=5mS{Ou0`gOV zQO#|6YJG`E2&N+wLleN>rLUVLx+s4+HAm)sCnrrnp;eGpA3j!8GyLMi$BMS*!^isY zu|9mP0tf5E$4(M#Ho&QAlUu`nHC%fM*4}eM!kUo-9WR(mB|z;ew3}t=)YeX5%gwvU zrtu!Kw(vL=h|-G8aDtt#s4^cu7J$4yeC+Lp4<9Q($zQ?#l|waM6{S9WtPdZHD@^4h zuQH}r3p<-Way4j{j>Lvl2Rd_*mCDMnd7{ zgR8nby|BD-)9%530J1JOozd6dqwhRtPlTm2HTrh+6u`VLlGuljUBnf>*wKvOWsBmp zC*h}1d>vUD>v3853HHOCab(yo#S<_43Ev5+R z`x04w8ymM4Q$ojZK{$p|9=4o8TaQhq3u4@rsl>=c(}`5&rAnl_fDV>eC;-yt(W-^a z%z*{GyD&V|S8|{!=4OBf?u^Z0zqXQE7V$D*0jLbIpzp}1m>;B!*R{N(-@?#)f+C#CW>B(z77JW1!~ zf_ai91;hiU;+8p{LizBqw2z?eYkQ>8&}ls_ByvfqYMbU`nRrtqm2j_(0>aj^Xn9GC z&7Xy`6Vpu51yU}peddPVTB@8y6Z`P7#c&H1MAn=aefU@xfD(e8_2FY__;DZ9T!4+` z*d{%+(T@UgCs zT|5nTK76d=CW&4rc0BjtW4-n)4bN^gme?DgPNvOhBpTOu2zI$jEV3NZv`*~oZR_kZ zhYLMZP^!^oSt~BnG>wz#1n^#0%s?MLmY(yKUk!6fe1S9_nTsq$SFA1wu(N_ym)1;d z@Xr-jXw2g61GC60#N|8FHdfJ%w-VAi(n1B@uwVwb-7}xUXORW&BClXkjA&|cHR}Rz z`En5Fm2W|6rN~Tt_*kWB$O%{h(ROWcw)1d;-3eB=HPD5}ise9C4_nP^rBwRxvCFz! zx|VV? zf#?F1Qi_-D=E8|(>rg*BFWy49Efahg(ad&xo?7DZX+B$;g9oiXd~65RRpMADpI%x06GTSG2yA3j#V z=Nj~OJ={1u>v$khq$=b*=Xp_RCs^(((0%KhA|~1ij2XV^jb~Hy5*m@knMBfS>n@Po z=)JL{r>nJmEk1lK;BR|cdY13G@|&EswWIxAcIm9G1bGh+U7Kf4)+;2tGljbTRC;kipmWA%6oA*& z)&Bnud@SwyO5427S-TLgGJ32dx8DPJtRu%tv11+TRunq6>1QW3cN1lk2nop4rtcbXqiY2A1MCoxZZZcHq?)_X%wlk3rir_oj|i zhtG_h8ExcRT10A#qSPs*-h$Mrqo)=AHMX5`Fa4dt9fP1=7#VS+!xhhOT+pnS!mzUYWz+g zIXhe(W}AZzL}?tGkoY&;PS_&w*K(YfB(i@|988d{mo65{93l=xbXg`N&4})W%tz76Ndp^ zCA792wq%kg&*D1YAD@bE6{UGR{_4Ieq2uzWEV)1^G&L0uzJgsFJoe@InU}n|@51Ac z^HK$#pnBc)?4PH}F01Vk75FI8^@poNWCi1Y(Rz3Aw)WUVXlr9u9gj4M8v4k^pGTQ$ zet70_Xe3DEGv?3PS!+*Na=T8RX*v4z$p@c^f1&T3ANGiLTEl9O@8o(csqQezY!0&q zD|Y8$l}j~B{2O`AZRhC@^_`_@NS>_bGUO|F9cwuMWAS+WM&YrK#vkfid)%@hd2%i1 ztNBvjIQd|D>onVspFH};`$w>Id-HT+fo%s04*f#dv;ID8I^S}MC3PpzcJ7miJ2D}{ zZi$-1;{uFyDQy4r_visxufVRZM*Z3UUFfR%AhZ4x6Mzr)e;0bK&9qM-RrhFBka_t* z_AJ|${F7VYq16J;24bFl5PCx2hF9FT_Wm^wR6khtQ1FcaD_xpGY_Lv%C`#lTgoL+1 z=+hh!4pSOu0eWFQ#RJFiTnd3FNMJw|$-%~M5I}p7=ipgD9J-YFkmub5@*$$nVXT2d zpvhfDA>^;25OUX12ssWe1m(>{0~e8l??8@#>Ih{TP={Qe0O?2`S#uP?7g2~m{S-nz zOd;$Zq7eFrDTF-lq(BKI%n2$a;ZIPe9BZ#tpk}uLCxzmXxk(`aWcaAj$yk)=i!8rU zKDQAKJqr{fzchsaxY$P_3iS#Kq5m!lQK;8Y2*jfYC~RTuwG<-1H&TfF-bCR>3qXzZ zy_IO_f0RPx_bv*d=e-m{&*KzA&j%@lo{vxndp|}Y%Kb?SQSMt1tX6ANhsROm)3;&i zzMA{jKCtG&>W8WxMthq=Wbka!*wAQJ)0pQWFL|II07rf2ebx6@Js{0M1D-*2@SN2( zLxRYWDKFt>yyCt!_g6nq^`JBaJ%<~D#=e^V5c3$>!GTp2e_&LYLTqq@u;l#JwM2Ev z9P;hOprpG5$bj4>=%1_Uk{2LzdHf0|ic9)8yz}l`H{98a;ASfrw}PY<^li9v3MqnU zW!zGX1gmK&A3cSs&mp9qReOKU18W~#^HBA}Rj-w839jYlY+NNYTns?03*8(Q!|E`q zARpGX$r{z`sx3sHPN4OWXX`L(^-h5iTHHhxA#Zk)B3LlD`Wf={ZO= zM*Fvk_zxmn2R$FA5b0=iBYmHy5b3`_A<};lA*KI62uc25DIRh^7vV1{9_gPY8tHyR zA=0hIv`6`^rw}y3xl;P;h(`JrqLHqPXrv2Mh;oin2>DqGG5TgH#3+6jg&6hULSYAE z@1_v5%ZCw?o+kuN2v~KPRlXqTze3m<0?HM_b(b(k2v>C&<^K=SmooO0pb5!}@;gmo zGbV;0LgZVEko0dN8kN>aA^2Ss!kz&Nk#1PTPf>{3V@}Xn5k7!$9U9*oiN2PxM-X;4 zpd3VFR{I2nDF0UwQvH65X!z;x5K{i%CmMeGSE5mlpCF`i{hZ=ao?lT2zpY1Ik)0P& z2sA6e9zlB1S@4bTlgy4T#(1bn~ z?6OeDf@{ziY?NaF9E$^{@?{W2`HBa{;wu>vr)3cJ4T3a=J9q~n1T0!1@Rid>(yo`deon%l*N{g!J2iZjVtNOOX0S~JYmMC!I#41wI-+)67-7E+t*y4~o zV0wcx{tD!{4}~sXA2>%fGBTal2SSn~NM?CRxfdcrb;D$g7gvf=(fKiqza%Gpa|`6u zL+W@rBE86EJjy-jBFEd5$Xwd@CLt%H*%a*iV@W9C`y6uT%!<{hB15O2z>l|C5&wF~ zQN2_7c^gGYb{xe|m3uejo`M5Nj<;zc=gjxcIAgB@&v`iW{U6B5e0d*00?OB^@2mu4 z`<==_JN4ZIIjN8Lp#u62LhgVEeP`X4(}x8MKiurQ7;>-hpihM!eqIrM1U>Af3a<>HB-g-EFb8zs~yDJ(sf&!yrFM-wFIMoTRK6#$u4$ zEeR$3C!DM8?@u82G#VeZKRyN{Bz?cYPxeuqviB#g^$VS=$Nzv(^?eR<2N6g58iXL} zGdg?PL&{MK`L(U1yRD1MmqvblEe#?H^6N!pdD+OX1g_`A(F3O40CtNr#|FnIca9JC z4&+5xAcX|K*UZ05T+HCZ1Pvk(0D7@G6*JI^aHaqhSaT$cP44h2Lo8#-*d{e&x46BD zh1p~-tsTS5uKrQ0t(u)Wb1#^=xKn4|p$J!Dz<*4m*RfA2G))Mf27R3!x0d~heNIj8 z9QF;+e_+S0qTR~F` zpkeBK*t-ifR%>)!&*?ePl!VGa{NFDSrYT=~Fy%V|1#vJrzM~F12_(iXXq6oJ5lD~< z@}!Li30z1u8tHW`$Zdp->1@Z{c`>{p_aHh4@d$WBj?^d(H;Ff&#ez&?;C@o?c&K-DVkp#a^l#l7>X%=@-n^~3yQR6cxvkq69=#Hlb(7a`^*hvk(SPu>+rX`gZ}ok^YgY)(=KdC z(-d2XOye^`NTPdjxIdux4VvK4hq2fY1@3Jc=?Eht8(*Bq9=uJo6)ylD7iJTCLj%J& z@8{=ccyVs7nRM=(ivaG=G{a-N&9U*piNVoH4q&J5!OkO0bEIz&f}F^q-TBam<0Ixs z@8nLvDR$(56FK%>|1SE-%2eak^W8TOP3#&scaKi&9wT_jL42Jsz@5w=s+*HTBZCu@ zy(42c$VsN7wYj?;Lb7rIjipw{#MqDu$|x#ncx-a0|Hi>_E~&lAnlpD~vd`Q-F=Xx; zG5bc%z7ewxZO+De9Gx5-AKwi%qn3`|@g0L4$%}tNW{dgIhc=9+4}IuEANtUTKJ;N4 z7|iwuX_yXt=tB!s3NM-ACDdX&peR#Z0rbawO#tfC-lwzQD_f>AANtUTKD3ZJXA5lD zzTAdowOzMQ6Dn)70#0xRdw~QfTs2!)w$n;;0oh5PM67}%pm~30cGVOco|))#0+TG8aIBe3PB7iIk6Lmt#v#Rgv8g%2rGtX!+2G76Kc<28>8L zT3}yXISv+s%qw2W#Znpt_k#D5FQFsrTdd?Ygrb>Ka=aJ6uS6^Lq@w_en5SZR8i9*i zAvEv`t)MnkHAV`bBdwgSWOfB~;R}aEi2>S^o46h$l`4SdR8FNCwyqLLfu59BT0q;F z3Y=~0C{Z8@kmsJ2 z#NT&7Dv+uQrRTs>RxBoZaV~RSc+eC z7qA?(p}U$K--kYQz%$rGLBcLmy_WkNPa=NQvWEyyfQH$ANpI<$)6V z(1)G?>bPq;wxZX{us2p!kOxb40JlV1i@+sY(H%^c&RB*nANr8*c`K@xU<-ZdLwZ7v zy?2$?E8XKmALanpl>SDq+GM?s4wf+g>pmz5fWe|ngM@f3c@#6|Bl-qW_5w}f8QL0+ zRJ_27N{af>hjWoE-Y%IhyyvdiU8uBxxXf^`MyW+!i-^4yedxmiC}Fe$Y7(=g9J7kv zxUpwSYpPuyej#5WEHA0`&XarP7qG3&a@ksZ=)-1v+YEc~v%TX6OqN40ELA}+U@E!9 zIcyFqu4yirEO1lHqdBe`ORVI)s`l0*T?z~+b$YAL?NLI}ym>kw`fypB>HE-!1ttQw z_Gz_jL&6LWjqU6=2V&9WOo7J}#apdI+emN!a@xLAiw}M1L`UeuyDG8tcoGZdN+53V zjxcT(n`7xDZYerKJ+1fJ=U$qxcV$3@D+XNLuH1M6Rs!Lmw{d-ilUD`{RjhY&sc9W82qdPqjYuq4VM%k6V4{L-BeQE_*Y{=q8$ZUk@7&EJLk5xqGTGdSOM0VL0yyYV zrvhJ4UJ7fY|AJMeSR%4O0@r)Q4lfo>=n>gL(~--T-kJ9Xkx)p1+_9u=SE1weK^!VI3Swi@~Tp%@}UoX=)>~5vfXlg=)+yZ{X2VyMosK_yJhg?|R2;_pDSnh(%?Zv|)ix1oj@u3gJojNaW;yVl^vWZy6h^F;-o6Af- zmsq$RpPJ7lGWv@LWvcO^4^8z_KyK)lk(h}-^kI8@m;Q!KkrtM7p9F0LbYVw(x7T6J zHN6jgIAiiBhgL(SyG^D2nFk(7$@r_pm8A80m!fd)0zR_8t{Wg&UeJKu5!6Lr8-z0O(5tv7ad4K6EAq@amb^LKL%Lh;Lh2 zG^wYhlXmU3-(}y~)k8jX$!v9j4_z{>0Qb;ETe+}@^+yKcukQ=~-S%HSo~l1ObIJSr z9y+!;e92UB>DnjniC+>A3WirzHT>^AN7z#R;aZOO27Iog*vFUw9xDL63JTT-1aS-ER|};`?)^@A(?-g@ z8}7PK;-_FweeCVaf)dUEA?>$}&6a7mWxoGC-&!05Z3RxKSA45`5PWNVY~0M%pS!wn zFcOY|OrX7?dpEr5zN-6!4+JJQu&;deYc|=($tg$#VKy%rEMHCM%8mMwCEvvw&K0mv z*jk+%09WN=%BBuAV1albr0wK+jiT_?MDx0% zliX1bdIs$%?>yEaf_93R$K_}@gcd{jO4J0})|;9Kw?zojff-v$@(LGMpvr^ zf*_C+geE9duL~-SJZ@OEx3s_9V~>L8iDx-%gaVhn2BT~*8cR) zedqIbn9qw?RqO=IFoIrK85D&Ba8j;nPn~%aXgV&%FMt8!qX>IZe^h-zpc))SNWV)2 z{T+ly@S~xW_|GEz9)7?&;&dI9lMcym1pTB!4}<=sLf;PhutGl!x);9?;z&P%X625x z?0pJNC=3LqC66jV0v%CkLS-OOt=psk=r1Y!D!?uME$Al{{`WNgdF&^kKcVmmbW0vp z7|?$Qn!2BL)UY+w_Qg@fE@T&g{;Z5Z{+DX}=drDzzo78jHU7n{5A+um{*4;{`Rt{j z|6buoHU4ER4f@{|{wp>9DdK%OPRZu>aEd*YMR?o05K=GJjS93-l7u1jr`syF%kPu{O{zQ25tt ze1p9N^mc_mq48VUH0UXXf4jzSXRiSL358GXRi*C*p8(#ZeXj@oS%rQpXlkR9PatJq zROpX@&b8SZb_ldQs#qs)?<)To_&-$Ae_fN`#=ZyoeA~x0>?w`k!~PR=i^4yx@vmn! z=-As8em!4PSr%0Ri1l*NlM264v)q_EL?17Ms&( zYZBir^wD^7pTZ~9l}8-(yBzdm4*Jg=^uIdjGYgZ{09J|EXE z5www)z?Sn-e{G;|$N7r{Jpj5Ld~!SSr$GNV&O?H}3-l?ROa8k-e;M*LpOO3*L2p3& z0A3-de+;?_d@_UhzXlDG&mlzDU_EmoBBZ_s(AO*U^`N&Y^d#sXf$kRivY=a$A1%8` z-`hc74E_azJ_Pzda4z+)Hp&mbmuTH-qZjUQbBDfDEr{(C$JRV17tAK+V`(!n8#U*W z(a0Pldd7_Hi!EgFt<1vATrABLy^%SHnLLpiJ%d|MiL4dRA#zfBG7i;~m#TQ0L`LXK zFD@)37WTU7#T)MFBH3oL$&}NmWcqd#I2$JjAagzfxOe~(@m1M29lEG3hjrutHR==) zNC;J|Bc$iZNDj=T9ucjpZ)+9N-I|g%z$$SiNTuj*lUd>#TZ@-@0+~sRmzlP`Rb+Zu=CZ6+hOOcm$yUa+oqSdL*`5FQ|#=J z`L^lh?Uec2er-bmxr1$&wxI}CjICTZvQrw_rW@HQjcnJA?38-Q+lrB$(#Uq*$S!Fl z)q*15CG%~UHdA%za9a7uSp=G;qr~wG8#EjhOlvOP!O-2&nJrK)J|M_jwj4VvdLW7~ zKBCFRg)Gy#=$MHG{Ku

BUr*ZX}ccEGa&yh~XfEH_%gYe5bCl<{}5o`NSL^lVa0^ zg_(@P1kQ%(mWU4&Zj9TKu*B-iikcL9{cJipZ{D#OTU0YoEoS0oHklWnj_t)mTN)PR zXsBq*6fnw7c5%T)l{I|E@zKZrNIGT$F@s)+v#h>$LEc_GqJgtt0L~{JTy2VsUUCoEg^C9zY9qr%A0ptLQ=tJh=R|Hq?kuK-E`2)N>;` zpGoK&AMhCY?TrMb%unN#DDo|h+qZ#yUeGhPqKp_{7HApD4+&i(4T*vP0J)L^1|U&A z33*4>fkq=0DX{6gVjE>mTm8`X6?(yC@zjzO-JVs|Dn6(83LeS0FX*ldxRF`N#N#V&g;Rt(*%9*)ASU zxV}>D+Ix#stX4NZWS$S1*M!bmVv9WwBaY=qrP~8|&eFW1IF~u4K4hMNBvl+uV1Fw! zNZ|8|%7!l}kV`ZlGLOHBs_nfhdsHE8uj0-xl&T3^%`ZQt51FUze33V;7VDMJs~7FkfEt)O6t%vJaWJXK2jAy5tWibf>+m7- zT(__)4DaUN!VAkAK4hK`nP*|d_>g%%WS#<)#F0`Q2zPFA@`1Md$Wub0bwkc$QXeue ze<|xrLwbFB}Vr@*w};!)fnE_y3d@w~m!rwa_*5bgXw8=b``>jf@qJt{)_ zzC^ab6_$4$K4hK`nHQOl(c2dp+{FSIUdbWCLc#MmR9nJD6boQF_gp1voegm3QOt+T zBZxb9XVGMkoy*vmQ*@8cqa^Mw6qhV1Af5#j*W!3!;6vtVckArg1vh$p$UF{jo^y$P z=0oP?HkYt(AKKpWA@dfp1m#zBMOV~YK4f0G?W+P`i}y5q$h-m*fe)GI_OPUQ|JB=+ zF?#ce`=X>QEtC8cmkJd5ka_g%zDaSq1@hrT=DGXDhs+bxilIT>RnP-9Jw9X}f0agz zl@l=mbvM>K+FOB(Z9S926BVh+0spL!8l%5|r0|_NWmNJA;3L%W`?QYz>bxz=W$V@u zZG6bQWl#5-AAQI?iC>cg_wm@U31@4i`kal~wc-jDSi9BKjkglg1#X*`KV;b6P>kmp z;C9b^DuHjqSG_1kG_|;@nG}EFeuaD{Gw~tw6o>kdd5SYUj&=Bq6EBM`9ayO@k%}ys z({s4Y$=kKMf;GWnHZiwiBeD;fr?e8Q%iwXVbq!iUD}W9kGEXi!e8{}PNz?kIP`;b) z`hg*Rjjs#nlsQu5YeSdBz>U*4GIy8h)Y^Fg8Q06>LbBtNw|LSCIio+hFq_!xS$xO^ z*uIDv#za2$Txs#L-CP)NPu3vqAml^lP4;qJLxFV1q3uM}?uj9D&xqMKYW9toZEae6 z$bU#Iz3M~eMbg+3!yYwMWCwm;%#V4(%Y&jTFAE*Iy8qTagrT8NAtm)K4~@|E71ok@$y7dMo)4KoiJJ@e)F`dXBF!}~3h5@H_Acf7=mN)L{s%Qhc^4f8Jdap=1>hz{- z5#Q`pVu*O*(M$qxWu^4Ee%M@QU8#0Sef&ug-p*X6ojzn9zm!m$6K=X#*nDttY7wjA zy(#PlIK7z7COx-?oDRCp#)0d+R**|lV{-WBN|O7Kd7f8+?pxm!>8ExAiG1g^qVf{@ zka<32UhWl1*CuCe_?Y+bu!OAFIW?zUAc51}rqa#XH5s3lDoIW>qvkC4#?ak4}h0J1#+8vPW z=#!s}tlw4C{{K_RyaJoJuOv`jfh<-U9dtjP~8=~o@MDZ4QF-|T3&!%ed5gUu4g}ZM~I`}?Rxe#sVg_0dqwT$ zPd!r|XykEAPwsm5OJnR{;E}2Z#8%-Kw4_6aEs5$a>?yXz(ijR?9cnq+edNrrCG!wc zza|wLpxkbG^2~^pf^BK!@r^v59j-=d7AKidxa}yyW6odwk!n_RyuKk2;!;z!hgqop zXf=Ms37nv_5ZAy$p{aUXN9ss5FU8vMOo&}M&>wt?(%=955B2@#+rR+ia?rqK0^v~j z=+pJvDQ~vfX#pT9j-V`e3~bzW@=RL-vZRSM{`y4VQTC39cKp{*n|}7&-m}Bi;funL zhRLVIr_x`&u|I5iw40}ydNS|`d)qbPGdJdZx$&^Ys}3D~`d6=ZuRv+18w6g%P9A$C$F0NP^9|NsVNx~IxNqsQF_uS=~}Mo(gsm3Xk}ynGRW-ZKDW+7Q2~SWdfAq+KoXb z{|BnXDdMZ@gUtF*c#A9;2nMYaj>5<+Fh)HP2#q4pc~F&09)yU_cB6vzRb&B@RfmE= zf`oNEq!`j*gtc z6$I$u422Tt4Iywn7+Vy$d-DP-ZJYt73dbKZz)#^oA_88aNCE+2F~*)pVcfz}BPO99 zGHjwvASEoqSObNS+d|=9#;&9g;DT3C2mq0-6ea`~;Dx|nBN|vZ9TWmRrISKr(naAq z0GLoX$Jh%gL}oWo2n3Wq3TJ`QNFjVMKp_C%hA4y|2$Y3g#@LM%u3>D9!U@K1qVRIY zP*lR;vaskTE$~S){#J^=le>U1VCk7eUjZN>3h&@Wu3WE_O=BO1osPhk^d4^Wt7>~$0Z zK=1Vw!g+6?aEYfCo{ypRspP_y>%=lfrh!-bEqm^8*wj{(}_4=^vsH z#(#`LIOmfT&M@{V3L*b#3S$<)8rA>jh(=|6p2D;M0t5dT(QwL_DBKP}8ww9F_B9IO zv~N(DVC=6ctY++66yDC*-%^N5Jx*bUvF}m{JHAgL(*1zK0RTu*2_ZE>irmxk^8=cBN;A%eH zRo`FrfE@6y5@uYvx@Ne#pi$(F8F@8bu+esawNet;-8+DD{jDkRg4YT=umV_3J5(R6 zMZP@m>qOpLe}8$~6Hc?pyXk)+?-r3aR!P4vpWEeb6M17LwwigX18)fRO)CxA?K*@B z?W=17rWX64MR(tZrTf<2zvhAJ2df^ErgRBYu+IE_dBZskVI9V&AuL%}(*$)a?1nd} zLe#OaSD3MVbt|V0RuJ>WMv||w`0KVYhWiApZr(!BUe{w?@lJv7Ap28Ttt2X^d?+99-?s0LbKj9YoS(ey3M-itear$ zpD7)T`FE0gnT0C736*}D;&k z5lQIHn{W|5hOiD{ibDA3E`;Qt`-p~r4kBFlLR_R%Je>0=#lt_3Q3(GKDsyn!LSqg_ zEfnTpm4&_>oU%}tgX#%PALVo2Ux{#3L#g1Uk9xVsI%fe5}F}e55G@? z*2eG4pmp*4FlcrBz6)9%ze$AB@cSxfQ+TD-)abqmHDJ0=LPG}K55ZM3zyEPQg_y~C zcfzbn-I?xZAZz%*YN8BH3MMdyCPYn{p~+oLA({@&2XqsOPgm$`mlD05o5tHOjgoYK z0oMq;9fv5~Deh;XDmN32s&gJ4&Im!HMl4?mn&kekI9CJm2luUrG?4H(oJf8~jq!tg zLFMMYx1!h?IQZ+_$s$4oR6fdE9)Af3-iM~_JhmW0mAf%6?v*(N;c6}?^L`uTxbK7< zZwEMs>$%)o5&vn(-J=vt%F!^V=G%tmDtVMto{tDQsiF&V>LGPtG~xP6$z_F{)Is|G zOA<san z@UaV_oBvuM=SANK6n&RL7aeZ;J_9)~<-HsoOWMcB&I0-j$a&HCE=6Ahx6a+Zk3(+1 z;H!btf14L`_FYj#UmN7S*!NyVAEqsSxcTpoA-5#>YT&f*s(m^8F#YkvOg%$x)Dd?ytKMPlHnP{ddUK3Vj1YlJxC2_eW-%lSW7!t(|S%9i8o+-QA&33y-t@ zc6D@cs;#rF4J;f}b$1UAhXa9}H38PB+4fCZyy59=2MZx+#F`zl&6#*6o6bh2adu$d z3I&Y~I_6`5ZYR9>=5%&G3CM5OJe|o{VE0ZO`8?40yaNH&{J;9ck#Or%5{Q=XfT9mMx07G{&V zv~~>nL_2aGr1kNsGk1WSi#v7ZK}EU>t>z61O|9slLRX=+yj`QuW*=5)YE2&neW@K+ z!}Y23Vemo<|4I9t+I&6Nr}DoJ{>`>bjrELI&{gbw>shW%*E;O4Whd>lr2i}y%oQGV z9lJ!M*Rd9bJ|Ag29rOzw^h+Id#z8*}nxZbj?|k@&F5l@oWjlW7!M{%kc?yU=hLZ-I zci~6!-v+%0=X5)TXttc!086~diP>_}$I7Id7&Ikai?oG!Ly z#_B!Wv^L(_&bFYVQF}EzMA)fIbctw$GqLH#y(ZrjzqQ-h4ZHKYT~A&N?})hH<f zTiI+n7Gv{~xw&Lipu1C7B~*HRnv=$eU`A$U@Pc?o;ihAe8FPOk8#klL)BzO~o`clS zqfag=;uNWnPBy2xk+B&?jAsI?Zg<8lF7Q|e1m#fg=)_Q{-{{}EHPkP67`k~|b9YN~ zYjaz-F+6%p2%CwAFkG;vriG-rKOIS#Gl|Gv+BiQE#iuGj5pJRg{*oV+^MXt6^CqWAp-ng6OtHxqWH*Yz#N|(G{K>bhjO@Q!QKhL zc@N}ol%PfC2w28H-Ihg~7#tt!9X7-LsztjeCWrcO92{5UCdWs2sCf?$-8jhm3v`Q) z(?2pXG=ct#oh$mWWv-pY@ZjK>s*3#73jXeiJ}RTRvv*jL9vhk%?!9?XO@KWmhj;A| zWfyf}8P27K$1HQrfx+S4TTLP+ZfMV`3=j8C?BtTdO|p6*;&j|gcZ8Z|L(N9t?xEoU zV`Q?=bnG-?_|WnkGYDJH*n3jRk<^ElPZU7GP&_2}?Ub9)Y2VJcxzrF}{dg9%H%1VB z-EB)u)gZ@LMb;4EL(4DI--Zt@KeLEyQre?q7D9pSDL%A({+Fh51yTsGytwlVrShTWXSDBmOLgbokKnKD4|5LY3Fz#^m7e(4>3gipJ*V7SRI? z8){ciW$Ya6X>BPx?e4zeUHa}e_5fWZN1nQS;Ja(qdFq7Trd{f?(# zcrabuzI=Ikw@;u9xF@&AkP>VS!o3{XgC{9bRm&TO0I62k7eRbkyN5o znKWT*mR?>`Z^hEHv(glQB#nrG|{c zVCTzEY536cWz?A%H-*oPp|PF)=0Gfp*WD|x0RxEEE1?DR&kCp+r7c&>9qr_NDgEO^ z%k#Gn@e3ufR$%hM7_POGIWMLa&r_|WpX%Xe{6Scdc9 zMSRx0s*StIo79Ts9%tNne6uKOex;1|q2=jjvHF#fr)sf21TF9=uN)1=G%!;tsLVua zUzb^FBf}F)A6nkg3T$+E`>iMOKDkM|D$JWR>BPQ54?Xc(UR zeVJ_GyAT#r%nR<#gpy+e28|hajB23q{REdYBhz?#9O0WdXlY#UeiA6TCY6s;UV<&3 zR^>j1RMxlo+MMELW1j0T7rSHt_<0{%-XJdkSo;=%L|?X>3n!K}$Uo2>=`csOm1-f} zmWkwII;yu~x96$(k3%)>`D|&9+tbpL(vHN03}0S$E(&Cnqf_F3(Pxt%3Q7aE8kA zBca{d3S8#~j|H%R-ItTM8zlTn>G7fE)%&(3t5P-qA6njrmM^ah+AYV2miM9MeQ0^{ z$jj&(oEVnVYk3_?N2eFB75dQfa#@|fVzV8V!=^9S^KLI57MU|~KgB|P_gb@d0vJXR z@yku;L(3-?Zja5FbBRp0d>_(22iWK`mNDqsZ0{q>L^6N+5 zP~gewMgdeTXUA6lGCZEW@LljK)M3AJ;zP?14v0?S*yeU6A>|#aR~ky*p}s5#c}Ln6 zg^sTWXnVsF3$;EOx{ScXfr5Q3(9nGj9lkKUDSY;cwePdw%0pANPgaMX zIeLA#Eet?&q^f?(f_QHk2u(3??m?S2GlHJR_VSr0tvuKZtL`zENzm4jd!e7M=FT=FmkKTHC*~iv%>$ z^8_>zm|$^yAIbSGlo)&fo8bjS0anwH^K3J${jT9- zfqRVIueky6%&LH$(N6g5P&exl)}gv+$MWFw8EYXLbBp`v){N zHqs}t3P^6oMec<{PO>h9`=t(wljp-iPWt9zswU--w!a*4bY4o1FdV$d(H{CzH%=Ml zOFnfTw0FKL*8w>Ug0l5(3NFO>mKgd38g`b#BqDJN==_S z^AP9{qKjP01n}l0KEoHk93gy^`H+Te?B#U-U0ewFq+axPW)Y0H|XR?wK9Y(o=6I`#uet@|NZKbI{a7whR6V(BD9le*tJ- zKF|%Y|7L_l;}3fuGNj%~G=V@K2E9@6J3u#rN4=Qx8wG9UZP8Ppi6`@40{vg0x8q0p z9s<2Z;XejCq|l!Qy&w5e9wh%w&~zYs{A$?02%1NtPwTXkU+dtX#eSlsC-jeBYIHsO zokH^|9K+HkD>MA9e#Hte?D6TJ*M#Q()gFLH-Jtn{I_ZR%h`uOA5!>#tnnMzQPAH}_+Qib zSFrDbepccCSmR&G{sZ)Bh5sv!e>Gc!hJuB=UA}Xu;fSLOP@b28K1bnSrSZ3N0Mm;U z{);qz6B_{?QusG(e1pY6U#svJG=3|46=-Vn)=|eE(D?1_t)K}QRr24f@jKZkLC-1t z&uRQ^?5m*fRQTW0_&w|&K)+Vu|3u?o&;A?qI~D$O8vh1%HpZU!D*TK1lGL)cioKX! z3Hmn*zggq=vKv4@V%J$63v2v-wj1=HDf~aw_=9X7^mi2gK8?SF-4FVQ3jd87e~7&Y z^ka6J>ez=h{*CMi==a)jb?ndVb6Qc1u)hKQK|8LF{k?ro{9WwdK!3@O!+2ny6aOam zJJ3J0NugP@v! z%cTv*k6DfXGPVdhr10<3_%CN~0KE_6scfHb)A%O)5a{xA%*`njUQ#- z1^sn<3022_tnp*)m!JtWTIT<2jlY-G!1mWD{Cc}ARQ?1n+Y;tunf@A$e>>{|{d$Gp zr}5|6IOumO{FiC`B)c8-Clr2GjuqyCO* z{Qc~2L60i@?`!-6>}k-G3ZLdXl|BXjEeiiPp#MOjt5A1S3cVimj6z=sI ze?{T{TI1i#YS4GSuJG&azC`W+eij1#O@)7r#($9YfIhD9`!xQ;Y#j9W75>XK{_EK7 zpnt6Jvl{;m>^{){tnlBU@!!PW1NtWl|HB&p&Fpiaf3EP4Y5YH8e+&AT3jg~W|E=t4 z&?goCDUJVj7Qoo?D}`TYk0s>4cd$!9|3=|oq4D3v+KHwGIX~*y3pM_G*f8j7g}+-5UQh zEC%|83O}jwkFdKzZ&&yaYy8i%cYq#H_#e>tPqNQ|-l_19YWzQCe*=10;eSu#A7wuU zJ*MzaY5Zd>fVMTM@YmUGjr{jz_I%K{DEuom{$H?8(0`!tU##)J%65T{D|{ONRr*%& zQwl!{`W}Uz*YvG(To0{dcWeCh>@6C7Hv5=H)0Hq|=Zf_rzg`4=O2|n1ePTT%=^r`h zGhz)O`La%k&W)wkHR#_e`O`J&KRW2#*kQ^4mxF(v?F);)#X)a%&}|O7$3frdpkL;o zvkvF)V1g(iPx9rU9P`m+xDn-2Ql9P}9n zeW8Sn7xr{J=$jmL+(F;vpx^DFk2>gobkNT^=*#KmgE*-C+Z^<$gN`}qS32l7Ip~i# z=s$PR-*(Xd?4Z|BC5eOVYjDup9dyh=-|L`1;-G)zpnvV4*HfnApwkuyJ?Nlc=Acs! z`e6tCxP$&P2mL(Z(Kb~@+@2R-kg4?5_N zJLo@k(0}8gf2`2d6n_btU(RC=A++1yfQjKn+5*~(4WK{ zFY`YJ`f~8dX3Fm$K)*}j{|fYXVNgi$*Wel9e}k6t8$f>u^B>(Gru5f=z5!#p8&Ej3;|MUijx%!v6E| znD7AF6ZK6h?^U3;LSEMQFzDwgbQ<*kp#Eh0d>801qkTawPycz6SM2>B=)Z*i7YP0@ zK_5eZK(poYYtb<29Qj7g|#fOaRWSAfmA*uvgyoXsY%%>fc;qLBqVEx@9Q z%-|F4R2*Mmo6u=y6Z5gOgt4YvGV#dmF*BACgj>)iedfvh0#^#E~w6bslulFv_WzAGJZ87bVu}pF{ zo98?0oj}E4yAT$K>xAbLnYbHA8G3jGpv|lD?K0a| zK+h}rw%hsYQ1tC~zB(3tyPdCI+IBl%y|^8AzIu5(WWH^>KRaZ;4w-M8UfvFw zZ<}7;PML3;UfxbSU%kAYcD{OfJMDb+@^;$!>gDaS^VQ4SCG&09%iAUMr3zBY+a>dD z*UQ@_^QDSY|7MXXaUgp*onK`vqH3ba*a23wKLZX z-r8zs?kKrEa@lRa3nk^b+O56|C9z_pL0z!aijkId!4fM*n$U%utQeX1HmTWe*W09K zyG3u4n(el{O=_lAton@x2cE$;XPKl?)V{S8(zb3#ZMI1hspYFF>=CxxQJeM-x3)TbV2{RpfKv0Z$KzJVf~3_Rk#l2LYpd+oeAr4v z(&oO|m>G{nW@2erW10g1r7_0_$0v7=5B3hg3}+Ny%VCrhOFDBVnx*AoHj!L_0j3#= zMWz!b&~2h~X$PsZQwP{=Iu>K`WCknexkz?4iIw->Sk{alz!DM{7P!E$xU`iJ=g_j2 z&Er}i8D*5ke2QU5C0uHVMQD^RCT3z}n;N6i91hQn%*>d$u1P0hg|*g=T8va0pC1x; zF1g>_7r`cV)AVKH0f#h|It{Nu3>PJq20LzXL5UTg`{-85NX0N2wUEpvW)D~k_L<~< zSu!`ay~Y+y`f`#s8^L8%Hcr+F!))iyM;FbRL?$u~_okBjW9dv}pIrNELa_x`8D0;T zdvh0WA`_LTUVYegm%Api+{GE>0C!cKlcy*Xqsz(6frV&1om@yRW~@s!)rJgOkZWGJ z4oYXO%S=r^n@r`$S`IYPCIOBZ*^etxk!F7)9Rt*1CRam_OEg^|4J7RSMI{zfIrjb; zb3U?wEyd>1I8lnM<4SbDF2JwPlC!hSH6Bd|;&f$eZJ8&l-WhFGHjm{BBhyLvi7w@o zIP{3yW3iMOnZp&d9-qQ>IV=UjBX*5ZSSfKS2_r1MDSibiNxDo-n_6PpO%L}P$ZVcM zwpF*BB~Me3pVV&VFb3w)2b4J>+05MwAi1)m6w_eK>`!Fl)ccZ)d*k?=+${|aak={| zfYD9lEE2rL!fetJnZdSpiAWY-Sc@Ao^r5vb6U7~Yh1i@Ul7>h!H)fff&5U!o-M<)~)BS z70c0BNd>RMnb;gYNwCKYJD%T%LcJ!EO6A$yye8q~xHJh8;abUAdYdK|O~tma_&gKQ zVlc(X2)Z9e4S6x6+=s-52V#EFRxkD-C&w2d3K;_l6ZjLsV<^@Q3qs`EKniJ;_7ib(+GqNI+avj9<5_qH=x_Mi3cT00?b6dADJbFtA*S?|N z@e$V4gth1XG=|=pL}c#*Zr3ED*lGzI(KJy6Up~@`=!UUKOJ~b<_}kql*%n?^dqh{(nl=ch?MHs=x-uc3iqocAXe zW)pkO@Z#KDGwIwn7a=`ncx<;hHa<8pI68SlD`LWfy_37g2hHI2?fIFFQDPv9!jSNmq_Kv{+oo(G6o$Z|+thK6r7d3EM; zCkN{GjSmhF_D&4u3Mm?ZwGXzeC`9HYU>WSlDHUxgY!yscw0lDFr-+*zAKjt)hF3pT zC3K07lWTHlDM}W@gM(HFldgcDr~{&>P#Mjgy+A3GK86!>9Zn?Z9qk?7wL_F$D&d`g z>yg!O4h#nE~$AR>B(?YNg>1M%5Vv$f@s;nHXfv?`-n zY&e)PJ6dOZW@p>B;UUKKOjm2qYZ-%QfY}IJA%6*99Zw{Xlkt}gKh{c>RX7(-J3LV8EGh;wWNT7`^uh# z41wq1O*rL1RB*G6vNj|#PieIlUX52d@8${|9PfsRt?No#A_SGD!~43@v|Qcdn#`C< z7C>fKYTGE7)W8(Z5d-w5T~7W*06a>Y;I;DH3xK6yRNuC(48wV10A{6U5_lw3gk>o7Xr(hg{@IrQ&nW0S9aH;9X?IGHxZeMr0}=_ z?`IS@l&+OaOBi$e6R9TqS!&q{c>3j~YRViavEra2I1IE%q%b^ddG&m>NI*MJ&Q(*z_zg5EFn`r%$ zgSZRiHc1xF#}Mg^zWyE^Gq9Me9GMz@J9-KXT19e(wL{+BD6{0LjGco$t@`HnUd-Ly zH@r*79`KyX7#k}vYg;cgQaRmyZvn;O-JS!b_(d@=@!D4m(`z<1@2)1tH>R-*wp%Mu zL}nue#!y|x=#NK6ODe;Ao7uV8Y=K3CqEQMO@}z)j*>wwPwE4zfyxEGkq9RS!%UY%M zIpv*n+3AbjBe6%84BtdvnAnu25Bmx&jEkpPO+AKuF}0)*_?GsTzhz;Hx7=KHSxJ+T z0+VH4=^=@mXiEohAJd~*lwvu#lvRjzuxI7316zY0YwVba`)`t_D`%5n0hgV?d#vjn3jRe1VJFQeF}*2I>0}4*Vl~ z8uG4V*optM3>}l6+G7!qVj!R9N{mc2ok&$)szj=b9$POIxRd75Jqwwc0}J?W0pD1Z z95#xTZeid2&e$B@Z!D>05%1R*nBNtfxs=zj(h~NlIE$zKrHv#h&)IX~#lni`fVI6p zQea#bOoPHA_wVz>47`TrUXFaxRJ?%4rD(C`63r3WxdICe!88){^!j9>>bIp93Ye@2 z@FB8fe#NI?sZL7K+~e-6JjsGLR-|M}fuffsQj5Jt?;YPUI7ttti`$nkFYoq=hso~A z?Jiq_jT@YiR8!HJ%~qw!YD77i6zyCE^768f$R#CLH_=P;O$Bdv6%e*&>E$IYHh&h% zuDo*DTAJ{pe-keye}>;gpD&fFf})9yXvV}qUYU-v6qLAYYg=n%P*iILX2+E>(nJloXwspJZmrHEea#mc^>S!#nlCzB{VXU_n>EbPVC||Nc6-tL0p}@+dsNKb{ zVTvcUxyxu7xhk#1>mCO+H=l_ypldj}XRNotjRd=ZZZ$6QHiQPFFPY3@ffz|Gs|s~< z6lKN^d_IV`C70u4hthC5vX{OpEb=6%tP&56?d&%PVzm9w3RpMN+rJW8F#oK8no+#? z=60W|EdPw&Twsw=mX=BW9d8BZ^x<8VSb7{AB^6pOda?)a2+t=M%&~Mbn~Ww4txr9w zD)flobMoSMH$15s*x64P&J*}>u_DJ*)^L&97#bWL>~3i@TRY8;3M!gZ#j z#pTH_qy{U~M4@-?JS*9kNN4F?p>%6;44_4xmu>y}BJmo#Q=SFjgULFqj_E%zs zrpFjsh|VomG-QrfRH_Mqf?k1Jr3%9u6jnkLCgI+d&@(waQIVSTK75v94&%1t3aK&r z`$r1jne)^RX^4_mNp<|1iC+I-_B5qw9gQXS#_`oZw%LouE1AwUtrI(Y+d8|*n=57K zB$h(A7kbCId}mJ2;U+VEy|hyH#j;B)rD`^wS+O=ayRZ*mGF7xR(kgZ?iH%RDBluXU z&{Ko*>tcRpVa3Wzx{TS%=0UB%wnDD8*o(i*D>zrH=*C+K=@n~~ZpQNra5qVO__adA zNRgcIh1Y6klCj3fm2W|6rN~T-)o7}&8IePOFMgxfU<$k@utF``b{&mN~e4m`}|1xh{-@27bj9sOpO>UpX*-xSu_F;38f_EV-X3@KglpG(^lq$l+3zJ{E|@dSlNX{f@ks z1g`gp%SpIAJ7u;8=ES_Wyvxeob#Cye0XO>>9Me%*DUE6Dtcf+M%gz1@^cWM)Z^I!5|;FF&Or2D&Bv=2%HztGVZN7<+oLMa;51fl{b?${kb+*hAY4rtsV);<#K| zZut~_^crItdl1LUZ1trr&1ueiTWdw_&bzemu6@$pB!_SIvaA}{bQpUV7O|VqJT@9# zW&?8jb}yAo3< z{c_eDx)l}Gq2&|tTA`UtIbQ!Svuad5a@|mggWUAFzToNI&N28L-?B{HwA?nBQ&4UR z%dDufhe|sE48u;%o`+axI%97Nn}JL(X0whjtc!R#r-N>@C9-9V@GeP>$>E#5wi~zP zQOD=a35pSP2bVpz5J5H{+^be3ex9oF<7b&tQ|1j-`aI8x|JaB;b93`uXAcnyST*gb|LSY zj899YeOWkdMMm@7z1>yFv%vFpeW8@gExO29wH=q~iMg2!wsgT3542H46VJ4X5GwG9 zqlvSPZ9P4mU9B_i2JK(UlQ-dhGT)^UHBgBT`-b}Bg4jboHe=A2Io6k@tE=6JE$q7n zdw^m$cCl2rq14`fv_KO3iSq43XJS~v&BPX>H2-pk6xw$?ApxPtUFl zJi!_QQ?P-trTQm{Tg(3jLUg`{|E=SH1EH1_3#FzGO0-?t;EL4B=9!d`@Hd^_!YVJ9B z@E8jPk6PM8OM%9~agwII<&T9zsd^#t*ee5#XCqgs|2)Nlbtf3|vT_MDRtfzKu`)I3 zud!>)DqkpNh4n{IAE^#s6h1qAdAKD^aewh?_V%{$HQ^Aao*|o#L3{nqslXL%Gs+rx z?x%Fd8ieOL_n|3xaRF)f1#tHDSc^HrI_dcA#_Lrhhsyv*{mBbcd_Z z7ET^{^Py^Z>7sD==7zA6vG!Q+Np=$p1rCy>ZNl>bcJ2w3o&_2L8FmGij9C7c z-eRHiU>SL}`efCbtzo53&NTAcyYxxnKeR>Z(E!>Yd6D;pW5J``kMP~v@PmiW4qIMD zs_lKx)ZZc7IrTbuzT+ttdMff*qL%lUUC&-*wWP+!BAv%U-C@;8D1FsbY-)hl(NtvP zX9l=urxL8;p3~RYe>GZt>H=1EaLt>mAL0Fn1rNe{?tvhe{KDbTZ5w$G=m*nN2}|n~ z^0m$$i%5H_ukH@l&{%NwZ+_bJvy=T)j&s8oh950ZmRE-x56iSW!_WP+v8Mhzg-SGL zmnhh@{#YQyLRU?N(tAa@SmRXW1;=wG`^zYmE!cF<`|3|L@RF}(S50p@-o4b43N@rI zCCgv1bl_6!?EFX1eb<_U)sI-7ctMzIHF&T$eBPshgY}QHgH{bb=G_mWnnOpQK6x)g zFL=qr!MCuJRjlsez*}AtXK$$s|Me1Uc`ThjWMLEx+-w>nl029ujhSH zj`Wi!Fv6q9gpUW`(Y@K46M~P{pKiFET~mFmcZprI?!>F{xBA$Z@psLMzyThQzw3|p z-g(nu*1+D(uK4p;LCdM0fR#ReIQZys^eoYysF%0MUVf05Dfo^Pr<)mU4m3u{X3JtZ z*RarYKb7YPw#{t%z=?gE-gjbC=zQ|;tE~~8>hkE*wZaSV5F<~dj=cJAcFhIh?I%BQ zPj7tfH5-quzs5XXe@*as^EG!IfApz)mcCT8=ey+L#zdg8>jyiZ2?VxZ(srCYy#12? zd2_-zw(JI-72GX%XA=hxtOwV=;A&Msds&TB<@@$p?J*&W+2x$yX{ zPc^<0`AqFpYSkL?1EGeetlG5bfu{nYcxH{5ZEkpq+lv{f8*>Vko3vPxYAUMbtDkyx z{P2I@dpBweA-g+BbHi91X)ie;^;uS^ZA)6wm|3IQ!C*xwoRV{(7;!?kStAc-y+~-9 zdh*ey>$j8ldCki+%AitwepXz_^r~jFFA~ANj<`+8x>=(U(+EWcd_S8L>J=Ay2x2wZ5M$He` zZbn?d>PbtNJ{`F&@q^P0`Y5;1;g+~%b&D8X;*p()t+55R^HK8$$oOOpuy>cqWEk8t`gmcE1V&rehxxZnWiADBe=Cnv6NXo(+v`q_Tu0#BWJ z$#^_~5po0DaQt<52e#IqxG}zF>&9biw^kirhj9JYz=>d}>Z#hT7aXhG8VGG{J-CBB z+IHkI%!3z(&*dwv(4*J$k)xqutwr;m|Ax~WSwr|er#FVqK6SC>%g~yG?5*cMQH^z8 z=!vR>Yd>a9Fc!G> z{A0muYsm-4Xq|dN_{>Y*65oLJ_`w|*>9JO)nDa#pJ7%>zTBn~p@<(DVbGcZJY{Z;% zJXh2su|ns> zQ-9P0i011)jl*NHMwik#iCmoI6$RrPbIw1T)v%gCO|Yh_wz_sr?b_O! z+S=N)YU^s()vT{Qr{lZ07;A$g(X*0^1Uj>^MLnKoXz@O5gO&tCaRqnxuqBO9;26Kzk`o zpzUp;_coW?TPV=pgtj!Lz4-f`+1b_XdL^xFEBXG|O{}wL=FFKh@7dj%`JKrabvv#z z@Ix1)9y^yM$;ZW0w;B zy2AWK5w4dg^!E|1R`ZKJps+CUBbeY2h20UNrz@e2E2 zqA2u(MEwf;E73BA9VY5g*x!kEGWH(P+Y~lVv>COZ8bCJ)(O$FzqJ3xwL{VSypVwDZ zQKTR3fap531EP>a5%a*PVmuwFS}1qM77%Sx@TLp21?_?8241wNRA>*x!|@!VK7}nM zipp3{^s@@9Ci($|)e+sGuzI2&W^5VJ&nfIY;eI~R%TdHcKaci76p4dMTncL?>QY!6 z(E^37A$pR+I*G#AwM5~$p6Fa&wRn7}O2}VCN%Ss-x(KcprsGnmsCc?jHM#yFqR<~D z3jJ}S&_7BP`p1Yu|20IBo@arMfqdf@zA)+X(ZxbD4>|vtl z48Kbh;U6W6O7aBf74{@i^kaL8q8xu9=rcr7{?8FbVf=(B%KxWCQ7A7G9cJujM4|uZ zMA3=-f++f@SBS#C-w6NT5jBgV~xIYm+O<{)w|7W5| z=evSGOcd$-2hsTod!H!uWAeZ&t&3;^T{zLx&@~Z7{h3J=X(NhwI*1~kZlXne8p-?R4-=32iD?TTANq-+ehzRsbU{SXNr#Bu zuCO7Z&>JNRy>X(@J4zJxZzc-+uO$k-*AqoP-AHtm!nP5G{+o#+Up__@_5b5Ux1cK` zipu>-qR7Y35JjW?EYTa$)QJ``_9ddw`(>hAQLl-H6?Pxd?dYnBZbW@1dJFn@;lG0@ z!tE69yNE*WG2#9=(T_3q1W`1qr-+`Quzw|r^gKg!uEL%pdJ*a~(c2jNH=_3_Y#&kN z@5@BbR@g6zqEq`d(Ul5&g(wEGSBZWc^_b{=sK-RVsIcD??Lhxd^Z~}+AbNws{z!B= z>NC*?8T((NUr^Xzh(i9aM8Cz@yF|Z+`b>14!v0D0A;$iX=-rrg=7Fxq9G>XInA#9U zr!s@+3QUNJVi253^keAXiFy@w98nC4bBJEAu#G@_3( zMiX|t&SGZ}U8b-zi9U|5oamR)&l9~^VdX?Is8$d~CsjifopLSFCmE|Fx)t*vq90V) z2Z=s~sEBS-n3w3&sQ*NJ6toG(7w+qbK7%YGx>;c# zCW^u5BSfFY&_eWT%!h<~KhftgBojp^e+5yDuU8WN3A#?A358uH++##vfGE+gVjLja zg?2;qMW`k^jCMoxEQM_$x(`)==%+D1B6=a(4^d1aZXr5~`4Q1dj0;46j&Xr#OktlP zT7mXM^p|KqL~mBumxyAJ{4&vBA5}#bEXn(Q`3Q5Pc0rM)WF${fKBe=1oL@hw*~w zb(l91t;2Xh^!LajqSvB*5v@_!&xyW)@q*|_(Y}b*Vje~GO_)mbOPD_q#bEy$(YG1< zZ=yG1{zS9^;|9?`AqdeZ=1)Z1(NBWVYl&Pun#_W3?aIeZ5B^+diD!}}=oZ1}DsKK9 z0{wKMI^wbDnym%f^0(*RjE5s{*=VBd8vG8IUDE?k7oJl3iJqNXqbxI|T*SRJw{e#t zecH7GH}Z3$N0?BNTNC)Rq_AOuYJzxB#Zw{A|H|ANAm_m%Qy$a^6RMA#2_G_2Hkp9Oab6Jhxiw)PqSY=pZoFkzCtGI^99+wVAq}}T#Ii+xP{e)ik&C+&Y3Aw1 z`ww0K=N-AY3$?f}5OJek=CW&+^SoG#+biN;apdAI(c*3raW@`?xbZ%Vmv{3~h%+J+O-IMB z6cf?4!kq5hn&Z}u!9)2(bFOe*DC}7;>{*vvd*lj=Ik>5rULuUZpp?sT>0~KWPUJ?Q znflO5n)LR1nXu&2+*%^nRDE>*h=?22CzrW!x|9pg@?4M}oEpm#u8+`@Q=$i6F26A8 z^4yx_MqJwUK5iPzHg7H3R=B<3=KNdoZbfI_SQhJnyDK2<0h7xtk{dG>Pg%@pj<;+x zH>XdS)0!VrX7J?$7o)za)pbPJk;ttb z^6YR9Y)a0NHwgnqb87$|0`&{uKhR#rjJs{QKx;xBR zT%)3wxn5XwU2ZLsOUGEFZx9A-$*lqMERvr3dhqAENyL3)ZsV56V)4kUuS(h`OxSw# zOt@K?usydXP_b(ly={_~X5A_*xFxq1$Wv9di;!mX-m=i8;yLf*!kmvCIdky30X>#v zPE*-fuQ2C!Va{#2HAikCG%M-BpX(DM?mLcL+++uj`+gDkeMcegZ-}@bI0|upQ^ft? zk&8QD%kzH`aewP5#Qkj%_d`b^?(c}WA3h3k?-X(GIC60pYvui25%;bm7q{NG>=to9 za^&LH>-l3M?njS8+)s$OA3q9le_zD?y`vEK9ufDGM=oxcR?qi}xSu+5aqIQ`Uq#$c zAGx^odj3NZ_YaO-+5SRaX)|L;?~psZzArW9EG@l zD&l_OD8&6U5%-HnA@2Pm?tMog?w3W}FCB%re<9-j`B8}b-$mTNJPL9DTEzXUqY(G2 zBJNjm8~2GAH??avZp4dF?K{eU2rGV*TPx%zQoV=!t%&+^C-mqM-lhiM=tIX^fEp8bN#P~`%ma~ z&WA%F80ZZ%r3SZ6)fH8hte^=GeO#*|}8tt%g!uS;CB`BtBj8QA*(*OGkfGAH^Cbx&tWG4?DFpQq6FPF8;> z--gIaj>TRAa-XH}J(5I+i9bf&^GFmg&{@f1bx&i-Y^=oxUw2U5qgaBy9QTrci9*{j zSpBE?b_rH;3HDNv`+UAVftBFf7iNvDq#Jvsh^|#=nLW1$ZI6}A#2ygP`cLBrpJht$ zZ3d>W66|p~5ws48T15Oj?4h$24^5XByuKM}nY z_Jc0C40{tnDLn1Ds>4UfLePP~i#=DMv&lUVdr&|ZAW;Y0nf<+6zUL z_CS>|b?;N%Ms@E~9jXBBeJX(-+WS;;Cd!ZK848PmQn>4gKOW@=y5K!*+aVr%J3d9U z4CyC#Wa7QVHzK`6k@>$O+K0UcL{SfDPfdxUFdxwt`wQ_WA#*WeQoWc> z)P?*bioIHkiH>8Ni{Q^Aiu_s!T89sy1H`w%UZMzhwV+!Cy^|>P?jVYI9|7g|5s!FZ z5dJTL4*Ub#L5PQ*H;5wscZnkYk^+@KktpI{D)%!+(08Mt zw+VU|QP_1i^fSc!6!?LEBHut6=qu#EQenRXC41i>`dRFmCHLcC7xABiDDfvF-|#$F z|9R9u&;{U62Bq>@0!rmoK@{av4NCgjh(~?sB?`OmC5rNYiYUte8SalgEud8XuMiJC zuMtJPc>{Fd|FA7Z@F#*Y@P$Rte-~sxOR!h*c;df+ZD~Yd|9nug&qqA$*g*7)*uzKk zOW5v2^vl@RBlx?Beg%7dh<+8@#fW|l`9u`@o&}}+c!7B2$4kUR|8Iy#e!M35gGA>e z-^d;Dy6{f1q!fFIK}pXn;uqi`7UJ)Qy~IOLHSv&NK|IpqBOdZ?#3SBL;t}r#;vwHp zJmS4V@MFXy{1)O-4{j0ki=Ydr{DuF6rX&uqJNr&KA8IDl|r3yDHsx1g5`dIeF$cQw&gv_GP! zVcR4q<@;AbDg6(E4!n15vcw6-2SOay2OBM>nX;je0`#!{{f7&cP&t=xj_PIFIrox)5g<5Ot$p3x_N)=bp!}aim!bU=y%>8ziDGbmljsLAUV_qw{db73LjDN)PomYR z$H%C&kSNBf5vJU&Pio%DG`F({l*6obKsh~9-gszfmut|0nFJTVZ(pogNshGRT25XE5E zO!TYbz?84?qCpGC9&K{JhZhk}Nx0$`3B_6h<~0J zIp1LX5#nFqMb9@7`-$Jjs{r3193cMZyejYwz@2urx$Y1^G;56(B!B+$>}{CZAkMYN$tK<$Z1KefSi13I{IwN zZMG?QyO7i3qIeH#nWQ;_qAM_@W5IpcoG!a3rTycak&5`^0xdn}VNwnd3cUM>1Zj!*p5ctApG&)!XoE*7rS0-w8s}O5aZ) zH)znLGG=}CJCpYDu?%8X`h1YHlh02``sSsv@5hk4%7%UC?n>H6ZJRDD`!0l>9sBl3 z`c75VS?c?#O?@lAo3!t=H2OLqXUD!DO8OS2(f2assBM`qbNRMmEGvZ&)#uZNuvPwj z7;<*%%kz@HGt%h$l}&xkyOZ|uxeRn#+1Cv@JN7*-={qZpefwnjvS$z8#Xjsxx; z^G-=$T^fD=3OPIdOZ5{;`)E>{FhyR~|P&PRl?3 zES18(PeRU4eJS0W)YqQIJ~!kNHq!eUN#B|@`tG->Z|>7c`z}tSZwch=jOSmH^mV1t z_b-sUM)=Fb+&<3y*Q9-G)99;*+;y@dac|c5h@@|Q8hy_|?xQyJd4G_!?~*k7E{2?) z_WP`)@3J)dehIlvHtcKvVbZ>jq|x^g$c@?1_X|m%KaIZsft;QGe%&)k`vPh74M6Tb z8}`lkQBq%D8h!I1XUD#eN&13m^nDR>cIxv9&nE5T?=qm%s{cC!ayQyY?>8iU;WYL= z201(FUGiMgKK?Exg?$Z>v(w+-FX_2LC%i8Z%O*J{IM#J z??Emm;**KFe_8tDqAnGXKm`M{%O*_o6_iOgq$7w9+vcNOQY{8oBGavF=^k;Y4n{7IXm_}AnCg` zjlM^1>Ra@)qm$l1~Nb4lN0Y4rWhroN6>lJ-53Mqdx)?AZ5$r0@G_^!>)BzE!U# z?c0+^-v-FpvF{m4-`+I(er{9Wir*yd!z%}VS=E;g$l0;)NlD)i)98D_roM*%NZN-- zT-`oQSLhpYR5-C!kXx%U68$ai<@WIv$VK5m{e6j$qxAj(e~RFV9P_&M`;x!GPu6!M zTR5EtoFfz$h9o1=+HMa1K-s;h3Ot*fbPXmGnL-E^tH^|iH}t6sLeY8k)l zDY?F-&8H|yYX}Y}$>IF)jXauyTIR;h60B8$Z$&&5Ps9>|UfgXSQmNqkB11#L;RLI| z;_ixAVkpud9Ap)}@i?pK4sp0`hzh*SvR+}Hu^hSI=feOws@N- zIQYZEVWBjh2=rY!5)W()LS?XbWTSr|78n8p5ci1=WQH8V+u2?bNF-w6-Vxxgi$L5k z3a%Sh0i7Ge!vhgjg0$!^JVWFkIluDRq46a(fJ};g2F*z z7J<4@;usG3MPW$(HP9jaZO0$^|AV`$ZG?ENe`YJ-rs@ZptcaZ42tEnx;iSvV7n%Hv zRR9+eA`kkpK32c-up}Sr;G}B?2Wm;S*BR_1l7AjxnFhiCMGrB9FJjl&Jgok>3I15i zF0L7b#h_n#K-Bmm_)*<$24VK-R~`^Jc7orkyUk$V)9&SO6Y|Df(RgT18Rlm96k zxa1MtZ3cT&zbF4w+26q@sL}Cj2G1{#TP6NX+}|Sc z9{rx;FEN!*i3%_xtjWVFxNd{|EH)_db09~+9-EMc*|?vB@+4r6lfd@~{`=r}gU4%r z?*9ky-vmEP@Z;dOfnO|m=II>?5BA4Bo8q2uv@a41mh&#C98D+~hzHBLw`bY%<#qK{ z{WYFV;eoKH!ZXwx>@SbRJ&8bUV=xi-bbC8jwsiZ~w>Gsjd*t8na3UBR4h$k-U$EaV zI<`J^3TTJ^_~v*bI22#J7=6pgV375V#A5zvYto2qkDL`KR9M|LKl<>vc>&s|F_)G zb5+%{#pv6p@A20geU=GlP^qh{LU=CSU~sOk63#~T)iuHyyK`hM)peRX!b#ezwMdZ< z26rviDqUf%ra@N)`?+ORx)Rt(rIzgMVTQT8ud15h#5;Ug5Q@YT{^(#JF%XFj`6y}kCR8~|~R5y6qR&Q`4J#Gv}th{_U z;@=btME(8Yz{X)DH{2I@mj~VD<>cUxk3^%fU_5?)N1(EkGKZ*(`e;l7FA z`+XyWgB7H6bTB}A{JxI0{*KO;u9nr^=U2hS*W&G7+u7o8Ti@Ej9sK_G#uf;2rnzMu zTC~5lx~Z$pyRL=1iKgCk$@WYr4S7eN>WN+tun{-|lZ*?Qd-NSEC5DFkj_%f`i&{EO`9@V(H@CgJ(VsfOtGin| zJJ&+ZYB@jE)Io=c2l=9UccNu@o4Q-qtoC2LwqvX<31Mq6UbT zLTU7`^0rCR9j(a*Cjxj^d)wBm6lvF#@J7J(XvObuZfWygf=bnNQP=rYiG--H&D&*Y zCtC49L{w%y<1R(U4Y(^jyncEtDvbxV%2N>@?i(EG561nqRRhZh2CA1;RaW-)*H^xTqyfnXppf?nCu(IYk1i~=6?@3w?I8-v3^ z3ODvk#yUDbK{8VZ|o6$(AMv6Sl8G$&rIt^*r$ zp?3N+VN<-E9@VGOSfMco1*U19)<&CD>KRFdZH#(px;SISl{9aP59A<+(K4Xe{zy4V z%crL#@mM*vEPw)S5=YNOlN*KA{>7jw%{)(=rr8+YRmJo&%O9b4Nr5Qd?Sv!4=?$f4 z<;)VE!A;?4Ie-5(5XdxzB9*29oXt8KRSDj!O+KV25bMJ$gLFle%3M!8mSGS{7t#}m zW*CRlhR)n0W(lD18S_H6~bCAqH&Q>a_tLFVUL1 zTksahs^?7|k4J>_G&U`-n|$Dv%Tsh(X<~-8t@g7~OD7NIS=F+>QV=RbQaKS)%-(VOwne>_E z&3xA3)4kx*dzQHR(o!|CoW2vLoEWDMlS@4w?bBMuJm6n%jfqKLbCboT28{$#43-m8 z4@tZU8{3Tcm^RI#5R-`|tAeCR#4E_OPv_?JBw{J2@|L1%O0o`RGcCgb`o@TtA?2u! z;#F$KT($~isFu0WWxsY>8aRa<(F(e?W3=8s&^O?>({|GsfxfS|F>Ly3pg(j<)gXh8 zws1Uicb7p&x2^hUM~Nri7Yj$Ho~m%Po<3U-r+AZQGkb>P{hNn}fy&Sk#iaHqbh^gzf0LFb`s#`oTynuqlwD zUlyJoqP&kut0O7q849F$1u#LQCmKqTT4B_bs4@GIYM2h0qrG`_O zED7)~GGlz{hhR;eCPk0f*4a8iGUbaEO){fE+Q$-2i#|tJ*K^^EaC-YD%4=`?#K&ao z;ChFY!5gn;1JUxdBb%qlrIls&E() zQp`-!+MWIxCVf!dcM>%tS)^0Rb(@`?JjrnTAuXxwEZgG#pFNTA^5qk6HEh%}- zTWRsI&)YN=D-3!(t?KI1DWs}%N~!7!VmC_4cLKIDMpNNYJB2AEMc0Hu*gGA1y4$*@ zq=v5_^|#@*<20%9G&QxSeluq?yOUOF>i9DgE&reNFhw07eg2`edR7O+8$-R3n7=R3 z7n;g&ZqVAb%3EDmPcclFo!wY7d}XRN#@T0P?;u_>52k!ynZ3ebVr;sSIuMFaTOAx2 z9`%O;Q<@qX3U)9O==b*q1_Q&X764_RbwmBb)0SS+v(WdhTkc}U#UCYN3E$YojO(!AK8L~5{SQ548@RpH@&Y}3TodLLQ#pz$O zhezXylp76%XWF-m6dcEU7%ai}0W+ni;|CykEP#cWMip0w1*$zFgd$D?M-VZAJQW_x-sL+v5aM>rvR}h zb$Hf$ebZr!2lahg^k5lYIEwEs0n_8sWYZ_jtncWW zoV`3|kGhKlXI)KZNHHYBLkDF|#S{uZnfZp%iYb+$nkQmep+6EeE&tE5Xk4`KGI~9zr@L*P-Fjmcyw9|~IXlDA*$-cdt>zOxq-CjwR@WmN2L?>* zG192fW(c+?g?fO=&H}BEzDZ-E9>8PuMkbE0<3pyf}}{{)2~l zjHC6cUCX4a0VaGr%phxbOigMRkLC6rxl5ADxUcb4W>yC*n2dKS(A#o41` zs&Ia$v;8RT;yh7)d}x0VGr0cXa377o>5m1}vdywB$?q++nX>U{V0`x)%xw&DejH(W zB)73daDL(xvw}`Z?&2pTxACXj&5VwAg(E-hm3C$0xLS4FUL?k75a|#eeN)O`nES+t~CdXXRUd&bM{L`ZF{%9IolQUJ$Xo(_1FEQ^RHj< z_Wu3_FEz2HO^5T(`LF%st74Caeff*>LKh#-zo>6TUQg$OCUM`?LvA;P`c~Y;?|z88 zANG`1va?^`-}`9kj)Mf0uyFjs*rR2k@BVd5B=6-P{&|LST#vG_EHt;dw5RvcVqbJ+ z!|np#ET7vq{#wHiDKU^JUc@9M-6WTPrt3QmJXQBfX}X)IVRS(eY~H!+3p-hf zb|2n3x?m?y5BU}DV|SBFr`$X-){cP=r^x4kCnRUKY0}A5pk(*MGji zD%$QUy4h8Hi>vrnSMkSO#UFPS-{va5-Bo;ttN0VH1>9cshfcxwmR-9we_P&m*Ud_z zj6L(CXP@hVtLs?C`iasZ>~w+RNOcYjP)PJR2CH!4ht6HcvH0v5q6Ks&JFXMB6Jtvm zPOMkmdCX@sb{g>~G3F+E4r6B$oyXV*heq-19};XhXS-+l~0Ni!d3yWmhNLL{r(A z>r&As&;jr^fi~^Ry%q2v*i7^~qEn{w~qe8Cw7iCFoEV6Gca|1av0Kv{}$GLAML~8PF1RJOtK3a*qo7yl{V! z_%kp`As%|)BMQA2!XOHFxu68j;VNMqbi)NB32cMxW=ej3zKbqUx`h*U#Cb$f@hLsj z@j^B4a486Nth{4Jg`@OS2g*Ttkm-nm_r5cUE)*U2BGGXp{nUO4HG^`M!EWC*D74{mnkHVZjT1?lr?j6`q6y{4O- zf8S#b{QWuj$v{#4fh3R>uY>TXa`=Wx4tPv#2iz!Ke6j&ba^`p!_o5!a-F%tjy&rN^ z-$JU5pq;t%ojaXXyM53{~#9yC4Gy?0T<~j@zmF-z-SyD&7B!Zt){xR#wL&kd3_S9BGB3s^|8j%?exi|0!B|Bq6e$x(Q9WTbnPG~SO>p74+rS*m9|!YC zLlkl_e*}1pgZYz0$#F1$9Lyg91SFp@Z}>!~f9{b$fgH>qagvF)X)kk*iBCwj1@*NG z0^dvebZ=QArcYE3<`1^vOe?g?Buh>;1G{dM=s^zVkHw10EGjiGSaXgNM9;Jqk%RdI z*dq=lWVI%5YQ-ghX{NEfG^m@L**d+ARx=j>Iu7QKx~mpQLL3N+;I;@Oe z$)G?Ri5<)zeG$ln)}IRdBYozl3RUi4{tzI!?Of&%Hv}2vVEzPESRM!SC%eicI$PSm z7#<+}pbQW>+OuG)7R+lTS2npGAQ^s&U`BQml>UqY&DX*F(Q`sSNM1*qbufQaNM-%J z3kl6hdpdV8e*|oh$HDyJ7(ou^PeQ{W%5W;Q-r-mR7^OY9WkOJ##BV(=SxKfpFWWK% zUo1`M{bv!2`bIJ90O_BT%+_U%-osOpbts!@(GMDOFn?5pvE&iyQjTb+jysq?GB%W! zD|kTfCg30k^C#u`zEUTk!uZ&1o(|@Z;VE1L^3hR*9Lyg)Hd+r@G;9E1NFUNCoCu*m zo@$Z~=8udIgs&Tu1Pe;nw)OGWpkC`q)4p&`2IVt?$pQCFA*j7%86wCsU3vC@cIL!U}RQe+Y6+emR~#&(wZHL+r`ajIDCr zs6m41nO0>E=1(@|=xKK_f0BJFKZX<))4}`!dazWD)O>L;e>kf0gnV%@f3yjr0jp;U zy}Ch<<)Oy{6Hym6yBy3PDVx;B+$E0H!{JxP1MafRSs6`W3I#5!(Lj2pSsh<; zVLCZ?@@aK2f8-;urjU;g=8yQ+DYekl9hsq>}tTvPdpxSzHKC$R zz(|Tam_HVCT>JS(>w1ic6;tR1ty&A=ND{_eeCmLbHd2*(iT@-zCI|CpQtws_#pGcA zNEJ_=v*HV-gZX26XXjx4&^t^*Xfez#CPKDk@YdF*s{la`=FbKP^Tz}lg-SM7C*Xq& zmC0&DqP9#?99jzq2df}jrGvM0TT|^zdrt2}X;WYa^M`km6U)GqPXab5UCHpHNiz!A zJxy0S=+vgptd0tn)Z06q*A&2V1)M1t4MAF)TAC>)Eue$><6!=%bwc{pPV~*L#%o8- zPcD>$`Qu>zOtR(}(UL6Dgs8jAp?32Eu8cjf)>iD}-%aert#vqgz^IS%Fz zO$&^9A{Hk)m_OPSbYctCGt9yKvC1U8{86#o_&$FJ^9Ps<9tZQsFSny4+>QVXaxi~t zY8=cTzLq)FFrI{&$vmS=%G!P4H;1tKfNU9zFJQ>tNFF5*J0+uq20Ngi6Ra1|JCm?o zgq&>B<>2Ct$YhQs)hdvK`BPqg1TcS+XSwDO_9q!hj*)+o5lsdBC#fX^{?EwZpnovZ z7obnDDyEc*2Ex1_#0k9uKY)&Hx5f{!Mh~E)syTW9o%x+a4>&$~U@+Y2%I3WLTh$x-hDYN`5D~J7oCYM8~IN#x2-cv@gw{Va<>5ep?abi z&q`U}_aK)q$!Ygq5igxTP1jS9lP^t&`P}(bav=oP!jK-boThsWH}W~%BxiL_cZu3Z zV@_QW@zC+sRdv-3wRJUh4GnI0B|q<4{jIO9nZu}FUaXWvus3cfC8Bp%opWEK6v-jR)d zzKxSr#Daqp9n2w2=VF>^-w*ye-K~&4q~BBcWBHlw^?C$_?1u*b@W)I3{{%l*;`5<1y&e=6Gw{>zg8?FRqT*q6cIEBSxj;J=VP z0{%tGe~-ccboK)He@gzpF!-Or^E;$)pC z*r>PPVDK+yR~Yyi>;?m0VhUfvJ`R69IVzG1yH&*RLVD=>ipYPBzeWTg{&SN4Igq{2 z#P2ZidrbU~P5duR{O?TsK@F zP3Tx6_zS`B2T!;aiuP#r=H}{}l0% z9~S<<2Hy((J%T?7{{Qf&*_Q{~SAwVEne-oN1ObeNDX{~n$FDaGA63V$Kx(RrD0hPN~fRV^3J9FRcOr%5&lFHHn^Pjb-eD&b#+8%bp~?BRC7MuWR%Se4P> zYAwDhqs7&Fyhf92^mvU~QlrNUg_1ordb~)G?5@X)h-7yy-fCldYqfYO;gWo<7H>7u z%M-5WKs8c?QQ1E_5cG$Ff&O4@BE&<3^&|pDsIv&lb@k3)T@P74hxYeZhp$dDLnDJp zCO$%NoT}JBHK9zX_hIRNC^*y?-3%|Xt}78i_;?~lP9TH9VIsqQ0lX6)imLaZ1A~!3 z!k>uXm`{51$2JCsgRyX*V95hOvf+)x!G0Ew`}@Ni!wK?ZLxDtJNR!$WPK5lM!h`*N zfmpvk8b~C9F+|6Mk&6CcUw9}msKud1#UoWUCmr<2;KXgExagj!=4qi)_6h~Zw3yT> zX&~Mg4pSibFx4rT2nA#Q;Y1|h;BX|N7rNTK>srnS6nXOmVC-fg)v*Q;(`&oA(AuuX zRcpGs{cE~cwR9qoB+|NC6B3#TnA+c7>u+C{6zuG7QX^Zlrmbm}w{^8Y(tAa)FOih! zYUynCw)wqXmuN^C$;D6VlBQ0RCBZR&1av)Yd%1lP9syIL>BPe<$dl#9rG)Q6T0DA{D5c6B$m zuJO0Gbai=GwsdhdTFqGBZmJeOZ+mOoC4MYFtC32DDp~7l)c|kj%9d__XG>d)x2q*t zqCAAJR$Z2+RaZDBC14rskjzr+l25I3!lJcZ-K|X*wRFl>c6Y8`DaY;La5y*|4h~0S zTZ^{!Rm>3#@80!|D%#<*lDxL*By#|kbZwaVfuC7^W2`YL+=T9B~<2 z$Gj{@&ZG&L7NNedr+);~+P+XY#aWUz^WRc++7q89s~D62Nj5HPs1yf>!@=PIkdFip zF^$zr!kln$IPgeo%xDLPV+4zHZ1>*u!QCH;`vd)fXd;jZM~2haR60CAvjhh;DCf)3 z2XM}5)&Y3<$%S%oIIQP7X;BXx9F7>(QwN8`bWWW%pGsSK#Ei_r;jr$obo7Z}AimkJ zaT#RwSXtQ;WYoh9O$XbTFEI?JH^~9;`(MSwSPBKWD zHdyOltVA3%M(|A`8ROITHK&hHlbW!zdqTvzqU($Y+Ne1OZt%JisFKCmQqTgA8csMv5 z$ur|89@gsMa5y*|a#Ko;g^{TPO&!v~;V^zs(7P)uU>t2csBep`@9?hnw05j&@;3+j zBK;{o0%fHQ$Nx{g9332viFgwZ4u>_~goDFjoi7d!ht|;<@H3{+IT`dgI2?RYhkn3% z-$)EVp&kq<-YH~pmxIF*w>w?bv!0)e?r*~@RtJZ}^0Sn!35?;maR-OP!QmK=2n>md z&$QaeVyH8gs0H+TZ%X~4)VNbdfY&`kQG9w$@ftDv>Ypa2=txeJlYYVdG^Ip~#M3{V z;{EJ&M?@KVMDoqS;V@21_ zJ@(HYx6s-jB%m`xi!dcgoDq;Z&C)rr8TANIjcjx}I2?i4MvQS<1(32^%S{OeL|Y`0 zRY?dS5ju_}UPb=oZsrm!!{whXnP!_S|Wnuv%-9W$UrD+hbn9WnX)@en?KM zw{w!|H|TJ1I2;^~Hp_+a87rj@E791})uyePbZ|IQPh|8Ab8tAUGD+{(9UP8Cc#z|e zI5-^L4h{#0LgbU~Bn-(wI5xB?5DR*09UP7dKK7&>#*?5CndeJMS@kI}`w$-W1j0k>>Q0!4Szrw@OMLg}@jpkQ<9y~;Fqx^l5;eqhRiV%Vx2^Mz39n5w3nb2K)6L=ecqTS4zaf6e4`{C=S{ogn;H{KTu zM-!1403tLGOCXNJy9<1-MdSC3|Ly&8b|za~{DiXj+w+(Bh<|z)TUhtRq639*ZO?PP z)l@h%zjgjkcHP)GZ{OKt_a3S&D)BVztvt8n<$Di#iwbeS?A(0Z2l5KfDSm1Fxu>(D z{V(k*IotKh_(flB{LRaizIXOKdT5LPyuCF_*Lyd<`|mIR_4V>U9Q3j?*pdtO6^_;V z%9qaFdrpOGzjDTk`K=4snRkBo#2)|Q{4Mxl`I5aeSnb6~vn?tduHjTetDKt3t& z?z;OeFRQFP=5Qfv@UbOx_p*vV?tk#)9gR=!efZ>ecYW)WW8NxM+`N>(c?xs)bU%2? z)4TF^9Nbe0z>Y6|;S2MA`oasd@b^N)Znl^$nemHL8FZXgu&;cva#*?OvIQ#|mBp{_ z;94?5m8LM`->|_UzEgD)- z;`!sQhxRU8R=MoZ>pM<<5O(c8`H#C|u&Y4WbrrWOZ$}iC9o$p8JKx9LiJhv=icfK~ z1FZ{`vkG24{;+ZmYT?;`dzraQ_n>4>hs9^O4s_0^TGaa86UWZ3n6s~F?5W1NdoQT? z^S*;mGIw<43BHRKG|xw^f_v$HRrU)zN!GRRf{J(dz4Q8tF?V`rcB4`^DoV2k(ZW1}k%K7ta;&+~2F@yHtoN{f;DIcML4JH9H4a_%x%ds)H3V+%C?+%w4aE2lox_||^52=`0hf1REE&wXs663yR1 zHRAB@*}l_!Pc;_!j`z)a`CQ*ZpV~T$pICwxHM(GE{*GObH@@={bHB4E8(GHC`kHRq zaf5G`?@nG5RyF$;tm1d<19?l@eT6T(79DqwaCzd}^B-+VI`ObF z@Akv2^x?*Wmv29;l!BiDo|P_Az8T_L4y?U?zH%2^^4k7_15~dbZp=e?Wj}Mj|9XQj zZwFf3P1FOF|1tmL`Mw)>+~PaQSNf;Y5?-s8df%QqGq7)bSCQxPSIDJ+>vZ{M`YwhK zxp?0$oypGp+8>pVpK<_4^y6B*qU-I_bCUk^xE!^D(fJfY4XwIT=y!KL*7!fKoO-y3 z6)Y)z^+Udy2hc89>0t#u9mDUBca@x#|LW+1cXzRhL;Hv3Gxz$PVPDBu$=S2^RxYZn zUNQgiMwHn(e|?oLJO+8u-@SHp{=2)v zzPsmfi*`IdkNlqAMZOGeR=bk-l(NdI>YCcR`ehBv1HFCy!2#}uJf*8ZVJ_gD;6Lt^ zxeEQ3@?W5ra7HD9D;AEbg!HQ^;Qo0_Tul8>8kUe)QKgGb{7>F$oO6{8ux1=r9&=qg zd(JVy%qUWdTt#`s`Najrg~dh1#l)a%vJnxSMhDG;@e%tcesi_;UdTq;h2UytYz9#uQ^7ajNbpXqO@(k`#f%Z06l-VfM4}}Opf0#N z02@Qp%h;(zA+&(#MGSonF8D7ddOX8ehU;R+&L#@^bBID2K~k_*rXpX#j%woPGFC(M zLdF`1p3K;CqFs!Ah$texK=25{BW)qNh6my4fC<2`;Yna@HIJGx2z8SCBCd)vR4}ZO zvCD`;+2ur$4}PL&st_0yC`df;I0lHWWb8_!h=d?B*m;ayMf7~eIG_@Y+(bN#yqf3= z#y(24Nx%Rh(FE5)`MZ@U_-#a?HNzeaHf4yC(Ca3+T%@}6ASCtP z+~T>pwHRHfeyziuWHD-W4_sX69=IhC&1K%X5tnwMmtkdNTFZw`UMXiVq;PxC+vn0A zdH6&}jGQqKpQ!)b5R7d{*N}z65O;13fqMPA4tI@Zo3|EiE8JdibN(%Px1ynE;B~%e|U`>`R8;6p@L0ECSw zW`MsUii|uU{NEJ*?+X8Q1@OlV@>-%zOa%a>X|CeJm5+-kUHSBnJHQu!fb^fw+@Xo* zCp18Zn9L)KF^OXgSw>k6cu93~k1T@-pQK~*!YAbr<&*GZh|c9f_+*<3jwaa%!Y9|5 zU+~E^<{NzS%tzoexe7il;j_LGke~})^pWjMo%8et2TLSxI+o6 zX%(&{_h*BI%20Yx+WPeY1YChkp?pHg@QczycJsVbo!G`g#!ldwC>#XANT@y_3I1AS zT!KbT)3q2p*{EFyd-yYf#_ANckINxCetj^2YQhUm>Cww!kLXD-j8XFM7NvdZr#Y(X31Z>{WNYcuh%bE zNUd{ZFRz=RWXJvZljY_>?rtQEEnGz3Vr{C+`R@(Dr467)uE())VArevhQKYU9EZ>e$D!p zputdoLiG=`RDN0MYk=Gq;V%=jzQ-kf+GNK{-}8{O(~i86qducRj-x+E2T>&{e_3saoK1>4nWtHB)Lyr0q^JTX0D_14$J4*;# z>H9Y1?9`VJ#FF~Xk@P)|dyGf0O1+jrZmq^h^m*LN{oienTO#_uLLo=?y@WsN@3rfZ zIAdCU*W8F6z@Mz|XON>fs6Kn}M;GZ6*yD7%zY0FCV~+!1+zNZVy0*Tuo}-Xw#vcFW zhj~0Y_V@{8de+$Ez45q;Bx*(v#n-*&w$?^}M@wh-s?HW~^8^P0Ku%EL|Gxr{8wcD& zpBmZT-BKVzJ%Hc#QKxLKw=;g8QC z-K{`H?e?~JoUe^fwN(`jH4xJ9M}V3rLy-b!RfeY(h1Av|ftDK9^e4@=Sn~r5uez^aa|6g~R%q zO{srRfic=23y-Ecdnj}0bO&172u;VmOxAGqd?!q$`oocQ$AH*01II8WHF@Hjrq3)W z^8mAT+7&t=u-M*Yxsfc3>OZj-QE_qC=`Ao3(ZI%Bs7-r1{G=Lyz(AcwV>MLOoY^|P zjaD-kwZQ>_bwFUJ)(~hLh64htg4P0d#S@72VdICiWobf>oemIl@*zEeXohh(UA#0! zFrMs^mDxPF2d9?d>3*_F*LBoSL5Hm#IBiA<4O2i7rV|OYv0Fujjbb7?^+aj9A}J2; z)CNOa$-^eI@W3?K#PxWh(dcyQqQfEsv3T5gzD#yCa;gcOj)dttG9*X?L$%IB&DZ0A zzy=2gM^G~+g2s9r5LgEU)&YUF9DF6PzKt;l1UB5O?k;vfU`0MSAg~SyY$SH2goPzR z*=i@sJ0P$Q2&@UhR2o+t5Ln|m(;5yd(KIhyCy03*5Lm21v3?BFpjP!m67i&NQ__4y zp#CJO>C7k~&TmT}pXrb{oS>Vnympe80|HAY5b4E~M7^K_D|bL(9T3$ur?tho0{7FI5&~MAYRio zg<5Fy2KEl3E@Hz^ ziqH1hr`Q33bwFSp5ZGYCGk^saV*MWB*?RgM5Lju@lOaX{^U8Be&N3Zs)&YUNGWj|w zIcdn4e>BIKt}$oG0fD7gyVh@g(>!<@rUIKn;Y6@E5{OOZQC2;@dnzwjga%J5z zgaZO=t`Hh}Yl=pvd3&@Kb9UuCV&|2ADAFGs@~7K3gb^nm>AMnxPY~bg%2m-+m1Q)J z!^Trp0o7APYCpjnhz;6=k>PKz^|vpx zmD^n$)Y>3w^*uGi=hKPanmJZqOEXHF0ux56m4%X+bX!yHt2MD4WL4yk0|JX(`qH~( zQ(;I@4mQQ?VzEe?(QZv|E>c^ep_JNzYmuW^p9E9QDj@<>v&Q5)Q0mh?ESiCj) z=q<+vJ6Q!291z%K&C#>N(-#Uybp+m~OV-!c)Yce>kc`CQU9HA9h8a_<>j0E%b`@C;=@G-g*w}RFa6n+qo9Yc6A4gEL&ixcHt>)EQ zS=EYU*{0BLUchBvyXml(N!5LW4hIA_C3>7(g>?K*4tUxZ+YDeP96mLfA;qXF6fwPN z&sY~GhM&xQ!>Gk-BVv|@h{cHx2&^{KmaC6?ujjb~0&A5?_=Kl|dpjVo4hSqD6UF1H z+>Z1^c0A%$mM1WRQ)lc>p;83*crU75USE~H77dDZ@*xStwYG9<;p>fWn$q;!$@FWM zBmUZ&hAG9rymI*z!iz$-|KOn>0Lh2mfk2<}ZKGw<#fg#l;+EOWq^#XB)f~d+1F~f> zzJMWnBYBiO?39ca8tlAPm|(r_=lWD3C!2H;v26QPAXfP)jVOVs=+KuUIv}tu&EmOR zn<)zjR64#Rmng7Ye~w{bc^p&0f#nM52wn>y*wWqOZSFB;Nzpz67}Wk0w>wGznVPS% zk2vyW@G0GcqlCo;K)*a-1gifD-4Ayg;Fl|4zcMXiP&(1rTb2a6!m;1|aB^uV5}^ES zWE|(uPXsR&Cwv2bU>2!?E{^hnW4&h+4~#CZ9;YlHsU*-L&2kcO0y$3tOqw*{OkNtm z8IBH7qN1LZARj2*B}g9af8l;|5D=N*Z|5Q5&^)HPk|XSmBWR=!hGT(Y`(IA zE;(op41Om5cwEA7F-oxqe-tllP4ZOsKgCJ(;k^&e$W&^t9qn82- z#i)vNRrsZ&;I+6v1vxod?Yt47tAuIi9z~;L`5fa8Ght z-n;}k`OR8cq;EI=P-ao$=~@aoD`MoQI zhD$EPe0FI32KXl34vl|aNK>5xur05@=sQ^qe;E37ga9f-LLm4Z=zb{p4gSc#1eEG> zvyeX>JoQ2I1%CnfKPUj3f@=dl;Tuh89!*}v=e z1gpyA|{Nsg`*1zgOZZ{~nO|6LJ3# zItukFW~b?XWZy!rdza+D%;0}I^MTLTI&I|d8iW5C>~iq)CI8Lf-4cJJLH+~mli(X9 zf3jcZzX<>HB>(%suaNkMz&A_$Zt$xl{weTn68{|d4vF6fzFXpd4Ss{fzXo2r^4M8C zzh(bJ@E?=p$$puC5B`rx{&{-dQhv`cwTBt(c!Pfl@W-{-Nq#1~z`)Nkg`dS*;jc%B zsbDvFYP;&Cj#S?kI;j2nC4Dqe8Zhx!n)sNB-)!QynE0Db{GBHLE))MXiKl+(DTych z{>#Mw!^D>+6VE4pA29K&O?=42Ut{7wYvP|Y@voZrgW$cW1LwllImq9+7&HlG6vs>cpwb;kYLmwAH;7(DsYtkcoi+;P6P$Wh$$R4q6}Z@ zABp-yf#LqaV9X$epnZYC!CtJy_45H&eI25zfM;+x(2JF|nf!HKw&@86LX{k|r=b z98ov_E?%4nga@f~L<*{m`B0;qq}z<7^9-xfysD8p?xN>THSAYiGz+U?q3U8Zsa8u` zHR4qT5Rnl!XCg=r^3x0+#UXJhKh-%M<)C`!uZErCwx*I%QX_qA0B5YRA@zPJIMf&2 z%s}G71j8|)!-)YFAJ%RXu|e|2qRqkJu&8_D{abi=BWi8z%3#c&;G1)WH?30i$AiQD z{y=>5a9=1E8IFv^{lQV}xt42h7*dIV)^-?GWW7=JhvU>LjE)=CtrXM>Wm(v*Hco#Z z+TX@tvN`BtqK!o(n}V@;U{q27n_xfMcTy)s!wtd7{Bg9!q)#lk5qqQ{FWNhrvsG-A zDkLs4Jh+)!^l-2*0VE~e7~axVi{$J`c0+zGp~y94Jo4EfM;%IJcpyB%RnN3=9}Ya$ z^U@+Js6ZPC4{TObqUM`963W-U$WU}JXh>yJxs-Pnj_6nM93d;+6u2_TvzlR{rrW!^ ztJU4)X*%Z|cN1a>qu+F|TUOCfSy5F{-Qa0ky}=E%CpVrgSb6zy#J>q=3i$iOfsM4U zDBOpI!T1hPP7eO~NHmJi9P#rz0+n@@OYz%KOTWu&_Lr= z1FgpoAKI1EgpUQmvGVp>9~=^)ks)l>EAPkmNs-&`X6)bdH}RbJ`$h%_D@f<)V1V@a zeI0B49i1&*EvvgZl#hJUEqCzyIV6x@2Ks5OZgOy!9NeXrby%z9M`hr3quaq!)nePJHP$3V(lpkBq*4cWN#NRfq&(Ra zADEt|hsVmPl^PUiYb6PbR@xJgb*(a}O0(lNYsIuW+`(OPaF=312X`r`LL)i2OA~q# z`&dwf;gkWUNSmjmRf_l5Qv#Oa;im{FrR&I$p!DZNXub~alAaTM-3on{&>wpo+$9Hh z$-!N+oFeLtCGK%>m*`s$-&0WT;4X=LaB!C#+$9Hh$#~|Q)Mx7FqFSI)p)={mL03Uf zye}4xCXDA;>62jl%EHllbuEDP!@f;L!}0#j!&vLl*4j8VJ)=Xbf`d_fvd=WGIJis3 z>N5dQ$vOuoh&i}RSPkOfF8Qra64SdAy+g9DRJu1l`vjup;&jz)WG5d`1hp`Bhy9UtN(KZEZx`KTpv2bGZG^p@kSe0Np zIxV{)VnWWEjpq^IZIamdHBI%xDw{-14(^hJyEKYzigB!;j)hGKCDUEG`Gd!_wND3k z$-!O1o>#nd(`NJz?vjJMXe^S5^hE}Zi>Fdo8Bx5c^?16PTh~lJIVx__RKsgsrTyd2rHZa&IAv$W0>1OxG4dGAPgu-~(6`SQB@s{R^a6%B;d z&5x+!`e#9FR3}exc=Rls0gAIn#U6$8D?A)c%G2K6=wI8_>R;dPZ(QwfZ1-1JdkCGL z%1fLl%8w824@PlNZg99S9E`g&2ek!Tn&FJ=es}rc5sE6uXiVw}x5?AHrvl7m)|CRI z$?xYU!VciHTAXjIZtaW2SQSoWRy}YotRF`#2k4tEPNl^v3hqf~I>&-njfAoC)Zd{V zvdq|`@4S<*_z&kZz&Y&&kic%-uW(MS-|r52SVcBw}j>IRor*SzJ9|JU-h2+Gyd^< zba%c_)qt3LNJ|u2b|9|OeO1un=Dr22VE?}dZK#{@1E^D$;TFZ z-?^pg6OGDC`R;f2KwC%nYUQjvZhby0-7iu(Ub=`aT*9>~?j^B`9_9|k9*jkL+`f1A zjJK9tUGhY}JGxR?bYblM*9r3K9%#wm&qUmFpHNd?x+kANur93J{pqWfbGoj+X~(R+ zubfkM^{&6qa=ShS{_EpkSIz;wZ~Q*xGwid-YZuv{x1(}TbobUB`M%o^v(giN zr*dl!?1cT5+ZyM-thjGSiTw0%@xHvzu|>)^)jTL~qQK6W7g z%t~MWj_989Km2*kwjIo!cW3^cTYNYAZt@l0#TK(O8Omq=UN**-e9~94ukfxFA+}_} z-om@KfVw!?SMkn#_xrCydQ4&E`wG9%8d~$0EuF`XvD5QB5BO&N>bGwc9V~FUW_-?9 z<|{a`=Adh~>vRQFnf=5ecI?c3UpUO7isuW5i=)MRe|(;eM17K)-+8N z4WaxcAKRb5X!)u64^nvK)y$h-U*fy{iSHxF=I+gZ&~@ie59i;_K2ziS%HiW#-WM8u zS}iN^9luje!-+d9c?y^KigxUI^w8`%rnp2=bSTVeymK;N_YUi-35%D*((UiU$h7?3U02wdv+a+6q)9_reXmt zpOp&HCGR4LFP|P>wCL7x!=GMG=h#N z@;@9JBTwA^Q+^}Yot*~`i6TtH%W3cyjwjSCK-pa@bUX*j7Ofr%?PiAI;Yq8EcR*{w zhDwA0g^D4Q%~H@$fQZ3Rst}PCE!+$}3rrMMgv?RU&~jz;DhjVLlKKOdBb?fR#u`Iy z@JCS_eB-DMzVXzCkQ=FemkcjQfFhPi-O~w4qBfwo7;+r+noQk*BAY^OpnlyeSa%!UxDyR*44^ew8P>raa zN62H;hW~16LyvXTh8~YodpsdeP#eG`&r%youcvk_AseU-<({YZTte!p4Zh9PM&WIt zwwaKv)XpU26>87Fws3~m(KM8c=07!b)mqg${^y(-4t}W8_|T}XWy8N-QGi;s5l|)6 z>r{_B)BsG*B6#y?tJhKu)*q-2xMrcG72@br*`egUzc_a=%&<%yOd{7(9SS?RKw`JmAYXz>m?EJ9B2}V`k{XV+Fy=0h8i21Ja$WW|KIXk|?j3Zoo3 z13LgKsv2rz#X>P3X+C~OZRFzsY?{6=4>$VE5ZH@NguDhja3b&&sXtaq?@>FAkdGDr zzbO8HQ`|?X8&jvR3buenonpsO8!NCo6t}3@o2Y#!A-|w@I&d5no8d#62zi^jq3;*e zhQ7F`XZqS@Ugb1NOh$9u)?Q!6Q5#2 zUUfK}?5Dc%y#~G#r*H>Z4}!IQ#bX3UQCfafUvwXK(R$bc}jIGqK9)pXcJyEyg z`U-@zyuILSg&&odpfFK+0T1R?lsqtTMIwC$O0WJ9;*%y%o@QX2{UgMGoySt@M2HWk zst*_;o&t(?M-%OV9NNQ!L5cp~4GRA=lulP&ws)*o>V;Y=%+&wm;tnLga&ps|daBJ%?4wiD9W6&9GH0W&CFS5#n% z?904e5qJ#_JYQGw6x7!hhIcB(R_+eFo6^IF^&Se@n_rY)P@JcL>tdwHTU-o4To6#i z*_pyzWkop8;DP*-l|{_?AkIfA$`j#PROaL%GkC#MJMl8T;Hh5l)Xv7>1y5CW;?2y; z&R}4}449aq4yVn^&B_JX@toYev{~>@mrE^oW=2MiGazwpP8M_Co@=59&E{pMV&{J+ zcTQGUhf^e^&Q6^~i4OSDComl00lMIWeEnb{7)u7iGESh4Nwm7+H zT7F^D)I~*;43m==8zxp%R_J2z9gp))MQ1vZos`iW%_?3IWeL`5szpLpXUp>yM!0}lreYuxQ~1vH)RA0oOfKey2m zao*|`rbweEcJAxGVj*S45A=5OyL0io*WT00>m@cl2IEQX1hf5BqKyZZHuC9D$)&URkUJ zV6a_z%*6b%!d{M#bS?oIY_$_+pc8cS$`VebaGm+3#e;~A&d|@4=%!ja)uw&P3!VxP zrIH7WOId9wQ-SPJiiPMP>ZY5l6%|)O)?l$k9XfU5gI+D2yx^(b4-xEy48?a~59K*r z?#tT|n%If6C#q3u(cadZ@6)ax7IaVIaUQJo|l0vxv!YsqV_d^_8q711yWbsPRbp2X@AQ089C7lp1RxtO3)KJstb9w3oS_Y^Ma>( z!Bd^FEc)w&UhvdAflZevl;z*ItY~>(Z-P39tG-~l9N?f{@KpC`Z;tZuf~T@h>IF~j zt20rk(yWY(j1+xRo?&v{q(O{jR8&y~4)Ml|pFxTlG`a|ik0~#d1bxqHt=Y$ znbq5_L(gIl3TD&`p4v+X&Q(qW_kyRop8;~^ZK!!O@x(DPEp1lsPv$&o#qPwhd!{+A zr=oY>I}cpy?4siP#DW!Nd4>6fVlNMZ2QD=?Gc{@Q6j}^}7>`_X?*&iALz#hBgcm%u zmxmU8+#0yFJ9ns{SF26ClkEjhb-uw%?6)o`B4-~v{|DY<+*XPskwif0Uens|Oo*!S z-$|)-MM*E)O|N$0A#+~vR0>R0IXD1&*5KteMrr=?yn+%u6)NfV-P^!xk#0b~YK`wf z5#OU0tjI6J+0jnlIt^^eBA+@s7@ZUei3K>fdk~6v!Bf59sb26@FL)}&jhze#2`_l+ zeMMaeFnC4U*W1#b?_#@gcXJw&D)HT})1+}F0vs~CAu0@B?xG^P?z~!Z`uNPZ|6KR4 z3d82>=igbBqDw93q0-7rfm{(IpKAwCEJ^%Jg(3o2Wpg45%Cv zos)N9D_)5NFL35V!&)(o@f{B3l99T1Sj@bnadNpJu zdcjls9mU+2exh4g)*idHuCDa%8@N1|K7Y=fnQ57+S+nzidvt{@$3;fsealw@I%!#H zzUvDz&sB2w8F9a{9l)Cd%Yq}87d#akSXm(?Qlyb9S#P)$rDJ{`L~S^>Mdqyl^w!mq zbG7wy$a5%rg?e^jpAK4pLnBWG4Y0Fe$M?W+raL1*vC@^@Hoo`KtGmZbyss3e0u-#Q zsOa{EwMR1OW47W73f|VoJ&yCt+?9N1RC)s5V4@e6xgG~IFvYRge)&>>()D=wI6yJL zG`kPQxOj25lVSQ0F1*eNjy2CfSAp)2zUf27&IpO_4r&@m#KioSIDW#@dhU^~ z96d2Ld(yNihJj02>_BYtu$gwH?}$mkPbcZGJY_FNh~g{uo zX?66d(XZ@&$>eu99xk8ghTV0hZ(H<;p=U8t_67+d0uLZh8E{e4#OacneKzy4yhRo3 zYYDYh*JuKarvXM;HOy)hIi5TB7{>>so+kPHxyMW)X{o2R<`}cus@}qlmcdC0B%}bE zQI4mpx=x6J1RtHbN?p$bv{MyB<&IS3ZmkNjhV>%XY*txE3cAr0z|lOCj819}L@u~U zt||l?@R6xiWOV6toW9KP4%HODkkim#UPeizZcx-B96iDLT7f@N=pM&KPmWFveQYf^ z3!p}fNCjbrFRxb6d~i5ByI|w^Xm*%1!^pr7pgtG?ND#GgSb8wE0e(Qws;0moAemzX zwE>)RJ+<)z_!Q>P&SghrrV*H~Wv;u<0hiCuW&lp>xcSKL`wC67{=ONi@yOUBY9o)= zQYThENQYiD9ak7XoKDY_K*9c>QvxtBObOK9wN!$&AXX0YY2{|nJem_r8-atvlcIPR zIOUsgAyh1{<}`c&KZG036~G;UhWaaNqt#wgY#<1+3r-yLPX8G&jGEf04j*cxM9@44 zaaNtWaSa4}=ZqZ1xy1z7UTsOXTCp!PlO-M7n%#ZC|~z<6MyO+)1-U4d%)*NcSs-d-UT1vEP7ns<)z%) zC6CIbmplD3!RLv*W+!=$cIr;vC*UiQlXLm)uHQ7kV>t3lF%0NM-J;V&TyO5>Ri5W76sy<-Mkb?4Z87HAT z{y`6fmoGWiI8BVV|< zgGjrRn>Lkma638>bzgD{R{;tx5X!Jc5cBsVp=Iwot^71(k4v~e zdEdnyKu$Qh=|J(HZtjk5?r7S>l#B8U-Q0J>P3LynsfVHbm&2XrdX z%PD*(+%!pAhcy1%aMQ)A!~Nd?N|B##J3pny9jWs$(i>`u{75?wTd{#9QYhvxzYkV^ zNl5{Ani3}g=(l*mUbeEdA`eW9N&qh3|o1Zx^BQ>3kV~8q00AdBTsHk{(afP!_PdDB{s+vDevr2R&*b> z9v7AM(pbERGo2tKT>uykz>2%>oRmB%c|jMZMa~@HY}`KIfuoT*CwG3{ocWm#gsb0jH&c+~D&Aimvxv6RMv*ygs!(o}X zXXNE(EyNFyRFY7cqOl}Xc@93-f@B3!=S|O;pEoaKW=3jmMpun04M5(2>8N#hc5ygRC>%nSwj{`H zPD$zZTp7Z}S0rc+lx2@-~%t>3_EnnaT>Q5amEvX9Odvn$0uVhFSI&e&o~vS zW7D6WZyDgVR_4uT@Vqjo+K~gj2Cg{DncQlIXRlE7jeej z?zMrA87|!(FZmM~m_zx4S8)XB5}N2moS}EGg-e|Z+KV{TeMRP2KDe9W*v6JTFX9Y^ z8lhMr;kDBd{kD7*x#Q74ag@q|U#6UPhirMUKsG#f!a& zGhW1*Zu{~(hmqb9Y7)JOGhW0QFXD{bhZRm|{@+(tgwtS)@)KlyjKpqk_w!vJ@%uW8 z+bJ45CtQK#D3eiN`c2AB9Jba}R8P3da{4*$zVFO<3S%JW2?#G9=AL4~EW(*VfTA8i zj4MfHKo!{qQRDXWuFm1Qd!Y>&JBHfZC#6zBrm0rXdm-8!og42|Wy__ZIV3n6c?k5g9vI4%P&%ngu zWu+_1u)(7ruH~*Dl6DUNN*Z*IU^92W={Y{s>^nUN7nSQFXZQ06dZ^ehgYwO0-|2Px zu#>$tclR{JQ7}FE9Z%SlxA5+h>zugy3C5G;d_0qqPstnz@0CaFYwGP(+eN%%e(CeU zO;=R5B5;7n^p__WW_j^=Wl=rLmTPiyoW2)GUHR&yyofUs<(gVip4iziQiu;um)&;-h1~Z&OrMq8RV!DLZkK4sq;VxuJnQ}L z%1jvp6m*a)Pdm|pFJfA;qM{r(M5VpV++7*&U!BA*VTsd=mg9upUZ&Fl2^GAEGwgk$ z2jxH8^-FZmMmxuR>1YvN#2NPf){8jfZfbNi7BAuq-thO)BfW?-J^RnRLE-2);9>?b z=Q%`p5of%JGo6@`D^`{j7P(?WcoAm?wsOdIMk-n?mJenr=_+ga1NauKTpU!NcS1NQ zS&_deuOPo9e|fjVmIsmFYXYuuwKD7ufaF@r_9D*6d;gT%G?&Kgt}eWYGp-=C11>i- zI4|N1R-$fZv1KJic^*Eh?PDS9(u9{U@*>VGa(Rj3(US}>;!J+G6macl~^F0gp2bQlWT-qztsUtYiu}`cQm3#0dVuJ;J{*||E#iF8RdGev1{Y5TX zmS33Q?tIU#<;er(6*!--7eR8MG8nk$q0#g2a}^-wyJB|1jSnywUtWFzeK=THQQYlN zTDMO>%PLm5F8!#7;{}xb`KgOmJ%e4D^YD$R)7!58+4}&#a1$A@EBF?+?*u3`izhsZ zS#G`oa-SxHdhtjmg@j34v3zl{>m%|$#12%A#9TIUc&v@gKHy?@Mz?W|?5J?(kIwtA z5qE04>*qaRhq~mnXRt#ZcW+Dk* zbQe@jBJE699$Pse_R0mgog2C}gWfVAL#$j$+Hy=BWm`_ys1+*;S9IHqG9V3Hy;dz_{t zb|O19N$0q4(VVR)8x&OJUhVr4=jWL&XL>?zxJhh%p1J$DZ*$J!sx} zVsw?_Za>=q%S72G=tZ1y%%#qyEz_N4-UV6XcE?>GB|pH58t_or83BrU5obJHTXYp# z7v7B*ai)(}+=aa2?upbuB6<;Ll9Q)+ya?_pcPGS~Ny#amPC#zsPt#8uMEo8{4EDF2 zmyfJuw;YS}yS-|4+j6=3~FF7 zs5PAr)V+u^xIgTg8~Z)v_iDq>^qb(dz@q6l(E$U~^eeF+l$v6^tHsHUg=NLKXDK5F z90t4ywUW2kEqo345D~f9p#3D0iv*m@ej?Iez_PUX0Jx?jOJk-0HmMH<5OoW9!O2DP zkt%_Rzx__lcg2w75t6dEW0qQo5lKwgelj7%qNDOUA|K*n`IgihYEyYD{rw;9}wZIy>wi@E;5yB^uxo)PIZu z90Sw{h+@n)P&-NicYtFob>kp#B*`3c)YcIaPi>%OOrSR6Gk^}=e-F}xo=a|q;ei6N zh}tNF|9btP(pcIk=l@pP^t^SJZ&WZ#8+H2MO1rbn(Lh<+Xk7pGv~gHHOB-$STBbb~ zo=(47?0=r5+wRclr2_@8rTgz@NHOege*!NKa#6Y?3X4(+yGusU>bxB)$s z9@KvWS^({&fj~dF3HD?)A-7R~bmnwwBX9<_b%e}=P5BC72f$4M2Y3~J6fhpO8mIEJ zv4nb3APxva6a|k5O^a4J9YYv)2a22xGsq@bo$(i_i(PCOa5$W7I&85t6hF#ma|(Bm zNSa}PINW0qu@p+uxU}ihiw=+7ae6j^;S|dZW9j_qj?=RW8G8GU&frdBEGVj@<4XA{ zA=wUxlWhP^%fOMBHQ-}qrtmmu+GMCaR(`N4-_r^YwH$o6fObxI=)GNG&U`Z!K1UWq z!RLHAWFQ$PuRp$Wh0h^_%A4$PIN58u@lo8G5~pwnxgG>-6N<+h;G^|K^`NbnUbNg^ zf^p`14}9ChzjBTY_YSyeFOe@_ zvIoR_M;S&OC|}a7giwou3Ax7iBY$xT*AT0V+n-2^o2C&0c@#{D(r+LQ>ZY>}O^=S! z)P3#1YTP{f>h|ag;LmbP>~8mrxwPA^v)+>K=VK^mMdj~Z`cGc@E=Jjm z?=ipf*^KLEcDHIPZ?pQB-0ig&cEfkyQrMS#$9@Gl8a+AX3R9#}6Fb*QS1hEg_<`OI z@p7&vx0&wq`vebS({GorRB`$1Jm4QJDqbNU(|`3Od0|l8d;&3mM%}Y+7!pX)6*u)> z1-jkPGk8s}Zo~A#pg3V@xZ6@SxC-k+EV+s!K$lQ242m+odSOtyAHMJ56vwuDcwtZ& z+=Ukgel;?1{ zFK-c=aWAToAH!lo|7Y4-(gW~*^ zL1!=P916<2!=7|^yYF><#P90?ms2!$K(rSIg{_qVYw3kSVGY9hpzH39g<+q_<;BQ; zTPBkz$MUdIcAmZB1aHxAGVUTN)ml;vgrRFBtMl8~D^qX~CE_@<$qR$xg+VEDJygo6 z&w61{T#LqmL_%%$eAj)y?ZK9aqm?{m^}?WdVNjgDaO+&|bxu((a3k(pm3!VRkJ#5l z(@R=%6vs1;{?ugC{FPyu3?iy$*>Xw1F>m(yN}#JqIw>y)WA>7Y4TZ=UBLUVNjeprsLf5!j)wd$#wor z*MlnuHZnP%RX&K>$XQHcTH35Ue8q5;#jz)w-45xz^1LR_E-JoHELc&NSD0TY4rXw6 z$+{N?We`>3g+VD&-kUo0_THyqmxkAglyS9sU8lgr#n?H}*T&yLDC;EK3xgu>y;W9> z?km^1yvk(+p)0z79&jRwiLl62(^H*e-08`IrQIU9eMa1^6kVcZF%%Uq3`!YJyLW{z8BkkDL}j7u z-NC7NVNm)QZ+f=HPB05E42m=C$epP;BF5<^qTfEpEHYs^r*7(=N$$oVVE$uFeAU!l1Y-B)kzU%P%V~DrevM7gvDtw2!-qir1cZ z3?_PEna4ALyVSifD1D5nooD4FdSOtKlPBptZKqx3<~Z{ZXD@nTP~=aVdP6hoLLBM8 zn7epAy@&4}!^0bSx6xQW2Ck$R24yKLIeL?g(i;qfiRt#NnS+(lxxc{+gMvk(n<1;W z<72N549Wl!ym~Mw14z_E7?c4>>;(peo*=xt^GIUqBINT(;BWjNG9;5sr|JKD{}@-P=>1I*zt71;rEc!Y}l2j=gf$*dwmegxeC6A5zyeuj8LR=&WINSLXcI8wWjBPSr|5!f{B+vObj2Iefxi3W~* z^(;q@A?z!-?|+^npTSN*+(4M$N2$nk*wcP4$K}RBuV;Aj;Lmt+^W!|34&%R$C(Rpy z9`ig;0;_oP7Q$w&M?RnANekT7Fj+7Ln0S~65%$buJUR9($_Qr1!#r6Rp&}oQQjs5@ zD8xd<_)NuCQ{m}p>)EQ6_?4G9v>h^EBjh>Qv9HVdy59yJb|W5)KhBdc zg1P35yv6(Gw9Ziqvp>7GU*&4XMRAL;SBi* zm|#00_ra`z+2+fU^C290aSTU%bQl}Pb3~fJkb05_m3PeCpsx12CyRfSIO2KOKT`1?F9tlQ2_<@?;H6 z3rwIEVPnu&=kVk|=o1%V_TGU5^6ylUX)uq#yaclY=5?5#E9%=qonX~t)l9%XXvQWf(*Cq2#5 zKP#zO{B~&;bAKmI*+S*COE$$WVtTYoH?a6NsgTKQm;S`$*rZpP+a~2I?q4wXe-ypi zr7R}*KhhUW&VQs>h5x9+KZ>PuPU4yTbJFw7{jF5M-2ahYWc;V4dzqeRr8`*u+NJB5 z`;1h{j#XBX2XqeNs;#?lmCUZk-5K+GMW4@q}vp^%USs6(vynZTbaDirD;lf z!HRpG!uJ=&9?IfdrH5ENt29!PyI7Iy%i>w3KPYlE3crcv|AbV+!jDTgGkuRsPcr}G z(o>56yDXg((hL^=w3Na8k4Ytr@0c`?#XBbXuyl_}&oMoYN`5T7O&Y=c+oTHS-zM=a z{!!^5)1yuLiQ>Onv4<-0Zex6H(oYq>N15F!En)Inr3z;MO&ZPo4@*BVJr7IiihDM5 zw@EiKxre0pn4X8F3oQJQ^a6{2NZP{euchx9-(iVo@mi%-OpilKe>fx!WBETMonv|( zl2$10F^c;bi`ODGv2V@;(a82%iJGIkFxL&mHzOd zbeH0PfTi<+G+(hZnf;-Z&EkJ3{etD|1F49`|3LZ+vrkGlF}^=b@3Qjyv-B6{eqTDq z;=yL|-jg0=;h#uTS^0h<-NC{?kpdNaA>;dp^fHtCg|w2%`AXW#^81l=D~tb;w4TNP zNZQ8u4oQzQ_etqI4*Ab;Z|uFX710VA6a@wrH5F&50&=vp=4+AKaG*#?52*nXxpC;29(CXV|S_^v83YiY0beT-+ zKyP0w(=njmP-s19%fqsN3h2_uW!eaO>};9N1ifjUOy_{sPLb&ape?2~Odm7o%0I~d zB53j_nJxt_9+c@y&@;c1=_=~~PnoU(t@%c#*MolJj7-;4dP+5uzZEo@CezzNpQ@AT zU7+We$n-wYo9>tC1E5RGWcncJ%yOBwfVNf0bSvoL56QF@^tn|seG2rZM`hXu`aOlV zQ~EL4pJJ77t(IvGXv^a=tp!bw>=rei?YY?Wy}=(R7)bP8zgIhi(s z&Xi<26Z8VROy_{EW^dR!0s%T(FF9<(_@_TLKnRFX_@2Yv8Xncf9jW0dKApeN0d=>wpL&y(qcptZR& zZ2?`sRHj?0|IcLF3i`{{GJOj4r8P2b1O38AnYM$juajwtQ9a=mnbv?dzbeyO&<7Pd z47B)b*VY?+hud_tyUKvyZW9`u(@ zvVRKbv8QF)2)d+QrZYiL_)eyCK;I+E^a9Xp6@N46?Sbo9*@~czAu?SGdc8tdf;Qi& zw13c4Tsx3T*+s_MDtnD`@RDSsyECeX7iV3bZaqrfrmGwoKbW-?KyJC&STBcFME{^uGU< zX)WlF17!JOplu;CtpojKxhy9J^!i6-S`T{dZ{@ftper`X{zlN6=Vdw*^j3w=0li?S z?7sl?E6p-(23`3FnHE8--;wE3%CFFspj+RS{i{INyeHE&pfCMNrq_cm{XnMcL9eyQ z^j6TBhh%y?=uL0PI`0B)Y?uA_fi~M^`T*$dVUM%+aFFsu$g~CY+9;WB1znRY(^k+k zZCK?kjn`*;fIe_3QXM$i?bsIxRi5~H%HvI0atEx=ql9nV%e(EmRtRyj<~ z!VaYIMjA@Psu0F!`HSnLY8Fub1CU4EFGSVkINT@ReEls*>Gk4ggos+RW)$V8`rMIu zXBLSH$l=60W&{}Tm^0M)6O(UCjzCPj#fab7mdjsXicDP)AP$WVH4cq$w{Y>CMQ!-u zYmFg0JJgsxa~t@H?T_{C)h_6W9%&kBnJeCwJ<@cYB}AN*J<@o1iPpN!G{ka12(nHC&q$NT zl0t3cX48e1DcK>#BTbhqS;9|D>X!QGj}~Z=24^*7f3#rK*k~hxhQzkfZWJbFY0Q~I z0)BJYuUVJ?dP3Gv^MqLmS;6Ln%mn0KeW2QOsa1XJ>jHW4UuoLt6RE#3X@UIeu1*nN0Apj23;&>SVQEeardd)w`myBeH_UZ^MJlCBm2CuL`076n1W% zz}sHDaQSOgLfCL$rC!lgNykutq-zKn0t0U=hj9zxgrtx#*g=%WnoooGjI?gwgEpV$ifsB?MOJ~{6V&wGort>Xh;sVbQ6_*~+7G)blG+~XWY}apt zsWF{znL&qvmt^^=K^%gyvJWXGv!1bXsoI zKBd?*KS%lPRSO-Gy+b92HX6l9p?}$XXqBF;)7ez&4(V?lle0hY)*vZzHGolW2?HWJs7k*~~G=FL* z{_ma9`1+sr_5FkCy2B^z>h=EZ9n(gh_8a<%ovi0AQiNZkf7^R!0{rqad=8m}$-;`p zw}iDqpr8>_F^U{%xw&c7j4&ZYBgKVgUVJi)H~V9Z(ik{%ZJ1_; zR;)JF><=-k+BKy4)a7R<_+d>7GZUr~#)dLU**h{j$F7+$QuGm?3=cPt$lltnQHP6~ zo5IZadqhevGFf zOp~lK7m8_SVof&_T}rbfP3>M1X^c_}oGtyRHaps^%`Sx526GZ7Iv;MBZ7?Tcq6^@L z*#>hGCb|%Am~Aj83sJNC(Idzq?0Y!^b3ghG?N7f#z8rmu_N(JJ`Y=<|=0h&g2ps*9 zFWcUPSsQkVXfwMzVk=4P)D}&>{|jToeJxSY@w+xneWc)H(;STw#%7JppF_TJhcYrHsmMq8~`RNIc9=O%H2zA-F2Oyq6R zZQDk^W%|#t5!ta~n8-!(wtt=6cAKP?lYE1j;{ zyJkspBZ*#9P-WNYwR#`h!8T5(X)fIxJzFo57^5Z7_S=7OIv?AI$2eVwbk}8W>`|h>^`to3!*(ugB!7|Zt<~=X}d04Erf|aw&#!O#UR_o)?wKg zSB;;ykO`l)XlKQX(Tx%4j|;%@*>Q*KZj{^C7J_ufT_(EbQ>8{9+s_+HQKu=$ODT*I zCKF~644)k?a!KKIUfsU{`E%rr(sU$yaaX|h4#{%4Lt5KGM}Q|f0vZCh4BdPvd`Ls^ zi|?M{{6jWt8(Z0NRy)!1-;;Us!e^u(3R{>yeB{_L|4pCS zzkF%Y%tdpe#G`hSQ<(XB*iE9Q?)@`-&?oj$2RK_$o2J44`$zBR>Qvu9TJD$J5a4GB z{Ql9h+5o>KzD^UpF@S7P)!ijz3%8@qeBYWZ>cnZ{2^x33s*ZgBXeo^s^!=j`aERrn z_e-t{fQ%%+DZdNY7{ISr*JWlF3gmgt_V-r*%|74(pPWt-WY@(C{tc;+e6ZD+ojPZv zNa=T4r-{bw08tROm{gYA;M3GP&KkZUP*7X16Q^Z{j$UU{wS)^1JGYpAIGikozfS6= zWX22O8#&u6tv8F|TfPZT&O96*AdouF)&QNux7-zxnAxECY-~-)ju5l=gje3Q=dRil zwc)kgMV}v1CeKRqm315T%&8axU8$bK_`2xKWVGA|Tcc?i>NZC-gxwv1T$jo@u0n3f z`i%kM(6gvDoVFL+vu(8IhIPaWDj`Z3fsh5Qqj#~XQ$53{VnXnFadQck_bcl#_h0I!`uS;HQ1LRkB)(KzEImPK|>$ghGRaq zb;oq*?`zrb-E9}Y*6h7sz`D;C+RCAgVvT1bZ?+=7wAW7_Q$$d~**T#n ztA1_%RW(i5-pWPmsx9eAPqVguHq}oEV!Ya>4ypX|O;$4A zDRnb>-mhJy@v%)fL0*ipsWchs#vf8tFPg@;ChUn34AAKj=wxp+FrBJDBMrZ<{xXWQ2 z=e53CsH-AYGFC@d4Ar!*xoDHPru5yKcg_yy`7^o0)?iGzJNRy&Lt&cik4Hrt4~MTY zzgt^ftvVN!`))Of)aqlRnons_>)-x@?7xIPZYgLlCu{HWjXd&lC3n-I-7lAtxEou( zs4Qp<&DIII_Nbh1klPPCVuVPfnquT^U;g2!&xj*I2;F9mtnsl$wNiajj2%+y+kT4g zt4n=sBjDd5O}#Wh_{-NR&FL7+|MQ2}|DoOMXZ6Wm{bYm)*@&~hLnn}!?_22Hr$hU- z?;SIniwYJnen+ZpA6_7lnkYZG)VB97@ClrtZSgxz)WgqJE%LSK#mIA2`B)#@es^Jl za6x^;r|CAeI>PFc0IqXn(UEpeowA>deak20Q@xm~@NT`3ZqunX*2ztJF;?(FdDx9= z+jDQya&-z=R@{p@>vv2F_%)B=f&H78>o$0dhX>f$b10`|m- zL5)Uxl%7k9GY46t;{02xZ5%hLG4FQ3@J15*?-pI$zvxV2A#o=x zB#LsheVyJEgVi0UuOc1Nbr&^FF=l%+H;JF{=N8PzQAT^T&fYwAZzx8r!}hH?s>+Lv z+>Q?EjSj9sE!^Bx({#NR@kL^L<{x2=--;wbY6-9|6}OAr<|wQgeQeD~X>F8VR9RJ- z#5VjN-+z5u^D5-4$Wp_`3?JJMM}shzMworGNn{wx`?gj!Qd2e3*r$%-Zh_5XRfv=D zO~>>s%#f`GSSQ7+TBc)O4zyi38ZB;X*YZQ-)U9ed%1!T(ZhBi4KeWX-<77#cjpOS~ z{w)P1zR7j@g(XGfCZZr-oq3`0R-@#Xd~Zm`ob)i4$SgpWSuXZ|J8T zalvg7*;`ENHomBb}t{V7E~4u zN>*jN>oTpo^p0qekN2^t;79wg%I5zEEo-liwZm^9`(3fV(G&Xo0`&xh>G*635Z?3~7(?<09YMr4~{!i;g>yW5w98Jr11rp4ivU4Gn17DJ~JC zZI7kVaWMLvS=A687(eX9PVw%CM*3=xg!>J#JdsUnDnjI})PC(rIfes}YCT{#td@>yz!i2^PDiYIU_iz*7s`#N)97A7w^>W%&OWvV}_<(O#;$x+L3D4CTOBa zU58X`-((MnoG7fd2S(P|{dLelM;d~XAW6q>)Hxs1oNGJmEeR+z`yM#b^Jp``ZIZf_4FLCN*F6Af?+uMMGVsOrWe_L@jO`T$0@=A%d8 zOWjs+hLMk^y)V$Vdkf|)jD_|z+P3*fxn=+M7>UsdNA}OL5e;pxu>CO(UN%~{Vz%LI z+b$}t$K=zNg6DIz6^}fAtMz|H620gCP3W(&LUI|^nQB~)($yrHmvG7N!7h6!E_=1D zia+Gvfd0F$>4@E~U(-m}8k&}*%F;^HX`&mdC;ogu*nXmG5bLSD$ndiF?Dib!;xDJn z#rv|9Ia~2D+S+%w5cKv-dT{BRAj`*6Sgej(xQO=1Uno5?{n!!v$LOi*HeE61%QTg( zx?b+9QxRgJA%`3xOX|U~hK>_7*s&0=V0Zr)X=-EjETt1ww^cWu*gVOOuiSj4t2$+Rc2#4PI<554>vtB^&du6U) z!VMNpLXw3`P+2I~l#XYu^0?xAn7R-ANPpuy)>${%AB`k&Mq4%FZQ_pDUkFj#?mxPc z`WvE~Zpk(;iC9)Y-HMv8H~i8RcIb$Gmx09JZP{IW#Quh1i|LNmAquZS;ngd={GmOy z#&|7T@zk*N&R(WcBlggguy(Z5GKL$P?TXw8-!~%bOcPtjC~|y+^-WaEB`ofzEN(nx z)3{ID5pyn$ACnY?^kb4PHZj>s_$oU_sBx4x04sn0qm&!G^MYA^XP}ih@_Mn28^>f> zxp6UA>(Dx)WAl1@rD5GJa-$E{;Tr`yPVxW4{ZC+{QHZlXC0gvQ`Rna*Q8yUpHJZeb zn|$JYTc4~w8>ebLH-)bIe-~chGWPnm2l+RIXJ^D8dcz*H>r?xeAx7b@^xBasTk3f~ zA*RWQl_YHg_ngnSBGgbNzFB)V>_FH)^WpHfsuv0`iI=6Y%M-F+me+`SRbxa=r0~{i zjGKs+dj1w+HtyHA)mBBE4cltohE;76M$~m}RMyM2zrrf&hwz55ZPmXr8_{}BoLB$$ zMmrxo4P&cbxGbIdvDrREKTV*c$F5PYgT5?%{^N6YP2`-@0nw^+rG=qs>K$pP{R>m= zK^R5!qc2M>Kho9jJk-zgm-UU{HE=g_$?ISfs~^TJALX8ojv*hQfk)dpWwbJ!q3?ztbjR{JLk6$edoO4tv(vF^yfo2C7WUeYZ^ zy6O8JYZF;_9me}d4IR=uxJ#p>HTr+E#ZCzKA@CH8Wvb63Jtsmcu2OBrpeUe@i zvm0@rtxeDVAgy+{$`EKgmWI1`J-zpCwyUwe*u1+2PfS9qlB-^~tMy4W@YQeJy~V^^ zj@ZXW#Wfzq%Xxd6wJJzl3!&S$2Z#E6V$Q#D%&?iD0F(=sU9dzy_c)n=rAi5D4*Zd82CSPbV z->?=fk+$LaXq)~9PDkf-e*;pund$@i)vKE6eXg{Zj8h8}g*0n)_J+O#i_FxQI8?qU{@=9ceF~IiV zKQ`GPL#`jmUu&<*r*p)5j50s_ajpHa{3XQqQ>@@^=kc^hV;g%k@^g}qc(kziUU7s? z?Hh((TNx6Ic}8P9cbxu4AE&*%(m?h7$??Ksoe(baktUlO&*3|y`!0uA>3x74{s>|i z5a;hKrZ2d|#VE!Jsp!u}+nK5}ett-wi`3ZO0~d$q9vPP>`e{C;qXiv3XiK9lcG-{H z{ro?rvL7~J3^7DB;u!$ACtm)>hxQYZwJp)`n$Iw}O2BhYOY6AAV8F;vpEKWfnMA*5 zKc}bhG`44s@8oE_QWme&u$;Lnn5zQqA|`1k%IOt@CO)KvrvLl%^f&4vokhub%#{W5 zTzgsi+a-(}`RTJK8plH?tQTz;+k6E)2!QmpA?F*Z&W{)hi$^cHd&y|ybvBz1U2|w` z0sjcW=uB>`Gxkubhx;scNpHhIT;mV{_@shOTOet>GVzRn0#x&{YlI2f`-{ZJMrV zv{=#Tu%fx81v+BQa%+oY7FXHA{z2#PNpyC{eV4M*ITXFLL1~ey`0;E-7n2muc$Q*x zh>4nqalbxty~+1b)Y6UOyh_^MRdFFL1S^7=d5-+wLGwSCmd-d?(3m=D- zr;1ntnpWF*KJ)_r-J#vY+7U(XOu5*g{o!fRr+K~#<8X(R|Mr^V`eI@$f2+1wCDas; zL^(Z(x5adgvTm1Z=H&<7cbo^ z{@#?b|2Fg!-uBTYA0ed)QnA)y>w`JG?d02Yg(RU0>znQ8Nkd%C?)3c;TUL|jsC>K; zPCU^v3wH$E7QSJLS+ynJ92yj%ruTE4B@Jb`)2z;ZA1kT|(JV$303o;m?<4b6ZDf4#^P1;dKi}D| z4P2O!vcFC!5Ff_#NqV2&5cWllVe~s^XAI+#4uu_xxEKyurkAVLZFh&C4?i6C64rLx zM64m#Ym>K`pU-~j$#8K;yVif6JyJ{Wv|mApp|RDDchwjXCSM|vFRc!4cs=5D*o+L{ z=d`V_iutrnnErTnI2U!!%+CuSK4rH_eVB{FnsK~lW0g9h=}9E5f6WFSty;4YtFGvPI={L!;S>9Wt^0&A!Xj&MLqo=d{YQl@ z07w6y`a|-vuv?f9km3i)8#X>$WH7*`u|;TD^~rc7ML;SI^rvT)ZPYqViZ{aD(sW55pE_ z1hxI~`>KK&>2)T*wr$^66$aO#_eBS6^s9U0Yv0XW)F03ItAbI7uZq-fsC6HD&4jJN zsH1Sdkk9=a6!&w!b$Avx^@x=u)LU+5Jk!yNXuI>V#0Y-qD+|%u=h#!Sw`AyA-fH(7 zYW(iaD!K%H-@2Ccrte>VEM|X;(DeP9$7Wc3TbtVXp?6xE+J78+cZ=3){LU|QbH-?k@w-6S z^IGs`i;&3cXSCXH(W`99Cj{%x$|aQ%YOLR)<0`+Y3{9gPX{Wh-9`BJp6v&NBtT94R zmKwbv=^Wm?$LL!EW^j?iM6%(3id(TFiWL?Lqpk9D=i}JhaNE(#9nTe2ksrfr2<=za zGZ7?4Ffj=s=W3da*}+>PM6#a7{bg~i5WI8WbQM|=-sairTK$9%1p{)2dx%uu2LHfN zjCVnnp*y*{Av^gx4t)vt>HEnzyiebys`ImIcjnrIf>j%zIpt3%2bD8Vh)4UG-l}aM zGSp89XbISyif6KNov9#uh3$Gj-#S0)`y6e#kysVs`xe{3+B8<0FDX)84KAqP7KZM$&9rRW!`I z)!SCRB(AA=tE5Ua2?xS{l!kUVWEdesZQWKoFZ_eBm(4F>jL=1emwr)u$d~(cETgE@ zg{35FOXTIZPwXe<3 zmjvn44pxt-9AVSoPQYl>kb~9QO1h)O$MW;y@#lqDUr{ApXYR-V&7fre`0kBiSs?dP1|64bHA!2*B+@S(P098KC9V__hDj$ zcsE9K4W6yiHdl&gCPM_H7=pSud!7@lVuv)n!$+`UJz`)_i%LEtG1nc770h_rzx;xK zwyzL@x3R~tLav{#Z#-H2i;;!J|IFu-3-fvFNjy0^S%7!t&GI}U%^_p4FG9Fc;5LmH z7Fv_C-?Wd=v3D_5N9`JYot`>%+1?gKCfw1)e!7|Ik{RbL|J!2ubl;d zWzVjBEVO6vEnLIq46TJkpIn_>ynX30(IDJ}9K|&5TtdcDZs=^KX}rTm+L!Q*Hollk zj?X{#HQftB*U{yB@opIF>NvbviLq2K-O%*MrIByFQ@EyZVL@&I*+BQtM4>$IyJR(! zm>@i(>(CS3b=J+Mkd}9s)?q)_u$&9df9TjU(ro|($FKMzx6?M?Aj)gmRz2C(aK3-)}#fMr(W)7nxN=jHJo%0WZqAqHp zo!rD4lG$kshVJEb=+Ji>6+O?22d|Io0ls{P?2>;0Tz)ZX!Jv+Lco1~uncYA5_ z3#PXZ%kMUCd`?BC!lc3c@2DCwANJEQv~Q0Q$Qe#U+J~s>Gt@$`FhWqZtv^3RPvSF< zUZ3!jw#Ze5tJLkoc#O5thr{YKrW`)`@XHTl9FEHTj#F(hCAEyoRJVt6s;D0&-H!|2 zdijx)kI+$?iyzlAJz-4SCVPT@lYN4YjopQt?1{S2v`zMjI?9uo+_3v3WCk4`(#TB= zZb=ayYgD&~aeBxK{*mshuvKFe#Qq;@k7hQd>3$iyFX{;1flxc>Z*)&Znq8+Yolf69 zsAFzRe{*K4q+lE@BYYQ6-SA{lV*1L^Zt~lN|bN+ZQXpXKVS!{n|I|0aaw&aI0SUytV+N!j~tig?gllk>KnN5;r-eQ4g9# zakdp5=qZ!&o)>T5-!lF47@qT5vFh;IwkjHFgd&X&X+ECi(&xmc+FN2{_TLhz5;mA7 z?AHidp}x9wI=7OJk3QK1W0TtYWNlU0lk|;^mc-gyN~hDlE{CbCPd>@%<&g6Tk>_&# zUX}1>V{oQgv^+TEU2uEL3j)eC)R){q6@L|7fJeBQ_!J%n_~B1 z$4VtP`OSNV+0uvFTLR5=l(9AIgweu;N-p_&yZXQ=galbe+0?ib(BI-?9cAM|-FXYK zPQ7K5sr9gLqtP_7G1zQl`yp-3BOZK$_(oxN$@)<;U$nI2E&qOkeNq2qsI^+E3`+bVC5;&%~C zui4Yf8zaNAud&I0+H31`ZMKScQ=a2{eb-3JyGBypH8$m1O?+B{SKAhmc8`~B3rpj~ zsI*vbY+Af8T1-mQdlhZt)55$7X%W6yaZ;MjJ1b4?Lk>2pOpzj;d6QP$sHH2V$Qa|G zO`~gt>HTtEQY(@rC@Agk@3mb6eYg-Du|0FRIccazLDjCzF(fNj4EO%(7N4WJpjctI zVeB%R3r39Fq?dR`zcVOHx0ee)Yp4)dSc;JJN}n^_`{*rZnrrG7VUjpridL(ABv*)A zktq!K9=SC|KQn=usp+O?(JLlEQa9XtAow(Tw$c}#Q-DxQZc%J@o{)XTS0FqO8Hy6A zX5LCBuB`Nh$z{xJeE$`kvmPvC!kx7VwYD$^*UmfHMLg`wG-t6ckn*qU-S!ftxjNVr zU^2L%xiKuIwuxJrNp4&Q8aoS+&dOVX9lX_Qj`h0CIl#>Pkq=xRZxv z&1$kDn{$=8Ap_9#?eB`sT+Y#=B!BYp%jK znf-i1<%E+Cjrd~pWY#EIZCTfpSuaiae8T@aymEu#nxhL=Q=hEa;@IcBq>gG$WIxxR zaQ@Tz$@*ezk#n_my_J*pb?Mw$eXc26V4bnAXfO2i@y-~DjaKwo=VXD>E1I(Un0%VK z%heU~SzQjvlJo7?_S!4tU+aiJwqIMiu0lSqGfCDRm_PF?1$Z8yQK>Mnr3lFgDG=~$)2h9u(R3#M_PR!$Xd96b=c%74t5T5;b7;o zOXgbNX*_28r!T@0oZm}{0#dFT@4}D4$V0jhcU?=yh9|Z$`mo)YxlV=UD%oIOk5Q z@Todq0p5JPI@Nk?>+(c|SzX?kYSn6=xAERplh_3c>l=+>ZpM&+v{vYTh8mkDwik_K zmrp2j<~U<>${g)Q4@_v^@{NO;3e7*W6!r_J(Hqzdc41hsg&{#o`HPpHQJ#(?cdsX` znq;(=C$I}QU~bR}66QCu!D^P@)6s}`V>G9E)opC*ByYlH4o5yU(>Dn#Z$7TZHVtpA zH&|RHdfhko?wRIGz#Ap*ldvYo+T1n~Ph9e^kdjM27d(1`$9IFrUk8upgU7SM;}^kW zM(}tAN8(|kg){Qj)o0{l%PHGB?-|)^IcAIS9WR2u*^pQO>9#J;x-lURy{xYB4ZMx^ z9J4L;=0C+4*P%Dr<*A0rE7M`C#e(lR1&MA3IQFCR6-%A_-5w@a=Q|^Bv9NRVCXKV= z8@hLp#@5vjB&J#G64*r_%59dWuamc=vE}+h&Zw2_+(VA!EeG|N9TbbgQ@nqV!$Bs> zh)b}hm4mz()hT+JCEOkGzt}`;y9H;J(4)S`tj8>{(jDmijrjlIJ}Rzn(bB z6|I5HxZbi+!)0d3aTY~poQo0T%J2*v+fl=M$T=4@aRO?F$#I`8KWXFI8uv1g)2>Z? zOI~eY#Kye{SNw;>fS#E>yZg9vqw1d4`a)P!8jT`fc0!IvO&kTko}qiqcBbiGQ1Te} zNn1)&nh;1}X7Ag}b!o%~*wDDZTT=d>2{0*N`d)X&LOY=LQA(`z#K2chtVA8hzP1Eq zjSJ2;pnnpTQNX%4Qc(LATsZDbQ1dPIh18M{4um*WVVLTq2XD#dj4|<5v^uW9I9#zh zTv#RAm%nyU>s0ozVQb{+#b?m>&&W9y7!lXluurmUoz>;1WnJ@TZ_;&m;(AZpV2u%_ zA=?c5=W>JyUasnU9v*Tj*MoFVt6mPW)@D0jbr_nm;G1=P)lvBiOQIWheJvx)@+SRhi_W?f62Lc59{Re%TfcQv5p!Ls%RwK^!6Sy8{a6n; z@(YMg(mFq6MHk|ILEUp1(@z^Bt4f_Tw_sK=@RBZE5tQiBnwJgF#XSSrJ8R-huS2`^ z9!i%`66WqGXGQ8WG42m;GMm|C?q=Wi+`d~o_>9WI-W!MX7!?ML3gm37?mLsVC8Sy} zg10PhTnbI_E6kC>-X4VOEwvqO`kh{j&_^wrBcGZ1c4!_9%1Rczp%Su2ChQh;CGRmM z7#l@yzFc8ew<&rI%ukjN_s+Ue0zJih3}g%a8p?}KSqtiwRbN=HXQgCl$BR8ACsl!q zVx9AUs;sTkE4?S3A#FJ6!dqeE z02(qK>+52>JZ-gOWh!XMy-2gXpJ>SYXuo-&9Y>2nOJF<0*qNCTP4|JHz4gP$s^7rH zXHO#4#;ytMy)U7sMAq6Q*V@R+$djjRElq3{`yx}BDXc&rN!}9hzdIPDLi5-~ldR0_ zcN^c%+R>f=6jHU}+Xj;FEzA1j*Ayo5Wp>f4HU(PAwJx$MvgTxY)TyNsv(zptCZg9N zP1{JC&kvrJ*P_R7v9!w8idH$xMLA{X-OVR`4LOB{|CIW78}}rBDQu>1F15+ibdVZW z-pzmTdv|irRdFveFG0dx@wseqv6bPcB0f#tLiJtL{jcSS>Sj#vA8@Ivy8os!*{*51 zwG-?;3|}oA5x$r8+poLvJfNo<8L-83X9K;ds#-=tJCf)%Zsp(Lu?gd;+%a z;G=2Xo`rQgos&-Dj5$JcHUJy0r6pVmYl<6Sdq{&6X5U+K$Vz;=26Vx1N2xS4lZ*$C znT?e$KcMN2yQYmc!;;A$7|mg@7R^(sTdlXIvy4$AUAzMR92AR5&h7hfvqlQXjL5j| zhTS+O>^pbDT5n82*qhzFbE2JW2+#FQj{ewpOir<^bZ0{|$W$31ypQrfM2M?>;OUMwv+Wm9`2EIN|Ynf(}F0ss90z6^S!;`R0gkb)>szmez#7v-a} z!=zowq+sls*tDav)1+yFbwehb7J>8Qrl-)e&5jHQR#8nXvoDHh_e8;7P(gDF>{`nO zu9C0RBA1V;RKZq(&bpi0WHgV|Dpr)v1er{PIlo|hcc>K~9aAbX7$ek*zd`tvZng9N zh$dxIWV{#(J+|(C_pQ(|6gn)>$eK=B$=_f(Mi%o@!2ic#B_!3c1FBv#>Vv5ay$Sd~ z9iDoPQL^(U&-y>q4fi&GGT{GV0GLeE;6oHP7rpM3HSSs%X5&zd>x}__Y2X0nUX{Sk zojmiOzH>>g2_Z^NGB(w#3TW#lqn2M7W>Sj1x@#&8b4{(D@n8CE!JYhDZzQ3#ZfM|D zXlsK&y?bnredt>uU+LnV_G=nG)4|LhJ0ix`<-K>}ihmB^|AFh^;;pIMCz06 z^BwBCT3*=#u6=Kqfs-SH6aS93=nqR@ObtSIwjAhPk-rs^-$QYtG7J535CH z>Is2+@sz;7__i<`mNe8Nk--)T7K z4s@!oh4H7Yq1-FQ&>iAdLF0$9Xua_;V!zqV*Oj_+2EuP>u7zoEhIJSBN~-X>HGDwP z8`84F`mHIX83*lo8$MI`$KjuZ|5W@dPC-_J^PBjSe3Ph=MpAS#$tvVoBRz11_}GBo z106cu_jWCZ^xh^cDxs&fL*XXQvfi%7n&UdGop0XEwo|B#D`BRygS|ITG?Gm7ep~c^ zrN#R@@6tKzjd+ymGg#;-oueap>{xp$7?vnpDCDm?c;_+LX5F0~#?ET%zZJT^L+MO` zw0ObUBw-@79`6Qt!Q`+e5-;tylQk60nAHMiunP9Yfd8!kTX8q#u@uF8C*|C}50K*> z9UfTSGfvj0@kEKMJ?E}xPu8{@f^#2xD&YSpFjL?DHEG9KLwMbj>_i96gh9@9+WrO? zYP?e5UjlmnFRh@vYX$qQY7_G!`!e~gDugo6;cxabR#WI*H>?pTZ+zVXPhHldS@v5m zn_jhv?XaQ2d=_eHYR8%px#U8`bRmMvGhCdPWaI5@cO@`Jho3|e=Fo+q)e20vUR?L6T=Kx zdtIgS)beaAyZDyxacEp*J1f~=qnUI{)i4w7k>fv=R$=Hx;{=Oo+ja+e)#O}xj(JG{sF z;P*qkM`)yRsK2{oa%@e%c_*)-kpF1=_Lv-7vKPJ;`inND({@8w41ZKm{?WP{+ed!* ztr!>D&`0i2hq0s5@vV?2kds&cg*uGQ_wsLrKGLRg{xI?JX+N~z=UCvBFHk)ZjsV6V zxcAAZ+XEfY^`=;*b{Ez3jURdCf#{lOwNz4vbwBz_2JUfSx z8Sv`|E|##!(-EDp1J+e@arNSbI{hCT0;;I)x?;Y@m4dfT7 z?W1&ZY@Ky}D+N>AQbFxV3-*f-hlqn^rLVft%fA=u;oX>pM(ciTjsEIRI@TKzo7Ga_ zD(}p+*?jE%U-|AA?{(ICLh-cSUyb2hU%3;DMzvb{^Ht7i9FuqQ@d)@&^;7QW+aiLx zqtQ}~?JFhUN~ihi-BN5C0xg|py)pBiPziQ-n+y0p*Sgc!Rrj-A_WnNbq-zA8R#Uke z>3VJO>Zj7#a?JCQg6gC?IA%4{-#bEbmAqlp%8wXh!{Du3(1RpXdmS5O;At5L0cW(5 z4?a0Mn0w2$W0CbL=}dS7Y^j(k{)FP~Okt?E{Fd?rU!$nin|^E`>iy`J(lgVctVK9* z9pF9IQMh00s|IiO4)yN1#RbDgn1*`Yw+w=+MqR6s{@l)0YvK7%T1XA-_o)|L2-<2N zZwjq80{$LQQssZ(a@EqGuHNl6pP|-MuLASJ@rC^OJZkUGMw*SCcGBLG#7Hg0T^*$v z4|j~xjL+bi9ika)JBVfk{NFSYg$wx420}EBJr$xet2;EpTI(Z{5i%_{k#2GE&cdTnL_=q=}K=2n;bL1_j0iA zNEqomG#UrmDZiv=2`nq!3J+McGOeldA}bx z1Z7aeN0dnpjpZ-exwl;cf0FVQ)z7`gOyghjyB8r;>d1O17r9-4QOALkqZx9v$7Ud% z$#?P_>iIvo!qxE({?%bOGd*)O4b18@k%k3n@FQuAmib0?#qYgZ`Zt2K@oj+(EjJ zJ|&RW>9)U8*11iPKAIdl=-`3ZVT`~kcK?-nPZ<1L4?*(v3?yGiZ4qsH*tx+{wB*v5MWEUno>d1l*785sp zBnMbvz3t!UF(8dl&TjiJkI9v01uy8%>YQOnp`|3=ljLOQBsnS%LZ<-_znebN+ECp8 z5N`2*3djG%?6ww+>U~4{xniI~eV#N`;+4lBiHH(n+Zd->`sC`LobaA81^iD0R=dA) zZk+Iy!&LA{Vt&EYpaoG#54sZgQ5WGqf5@i2yw`aMHpKRVST~z#--NUm(GmK@mHhQ) zrg&L3>Sy%&z2KZeJT}>o)S$IjcmI5=3&=5ONsHooDSugRF_^Xj-vKRoZW*{Kk(o{_ z28~qSHqpb}tam6ZkQ?6onM3JZ;^v{RQK?i8TF*j*=zzTq`o`03|E+HN%MzFew< zM@k$27Q$|65&G`F03)%gaUwGdGFL7Fc6o7RIWQg6aeA)Au++bcVXwhKCgUudBEQ?%mbapN)|QqZZ#@q(LA>hb^XlM|JLSILo&vBI4o@voJm3j5V-Q3 zM{KN5k5Po#WJNXbz$yyjGxma>>QEj~1^nNOP%^oFRwGI4B9_Ks&8L?5Zld~h4?9@t zcGuXun_bphJeLxD8;7_5=n9*{81LTyrHi;{Q}BH#B<6%JBWyEA(`)&cyU)8!u*so! zlnXU@>)gHvA5X^EOc5aG&rr-!OXs`J-2CoSeb9!?KRXU#7jHgdix5<8v`RKY_NbQL z=tOTcEJ68q1nd8$K)mT`qam2CTB-|rWhjt(0xS;Tv5Kp4xKbpuxYBj&l7W?CqP}eG zj)6Rr0T*DsrQeM2XR4)lyTFqNpCkpJFfXd5Uvw?K!NrY+%(8_-{;caJQpxRmbQ9%V zEj$C56Ok8_7RldQamqkYOXUSYH{l}vK6(S$bme;rAXpK4&< z9(OiguoZ-*MR%vV*;J*MOAYfqYvjZdXz_N#qnk;l@NYrphSFPtavt~tsHF|aH&FO-#x^eE;_~D4L~sSu=b&G?){pFG9yB z1-kU0k0j5}InB(B2U?kH2ZLG+%82?T=$c$R)RL{E)eT<#yCF_j-NsC%7D`3UO53T= zWprF*AyHiNe?DpzdKwNZX0e_S%+!g+K2U1n-{P5)Y8IkCgpytT8!qlre@i>rdfU*f5#en z!gnRDY?iaqp~;1>U`~1f$5rqQGMaNGhF5hp%dYfh__#E~JBk;Z<)?8~oDQ26P^5O2@20h zM_q4i-TEJ?d&4qltD!Ha9C9Zkd!muU8Hkhb)y&=mls&bij8B?A*Sg|6k=Qsc)DvFW zPNVoi$i0{&)WWZzg_lu1WRCWg+U@t_Exr3Ywf+&cG`$^jpmL!&)omE*QM||nuc+sI zv)yQ#HWH(DBt}$wb8quh!^l%{mdy-1HVgjb~Kz?da`X%0pxI?Ke>JXL|nD>I53syK48l2`)E7O znj72n%hQnR5-DdOCHOA4@2{vmdiOxvUOYhxi2qHnMzi2GYDrHKOj0o{rBvgQ$4&HP zIi6^OIaW)%J2`MK=u<%)q~TJgDSrpUTrAL?-KbUwajgM=;_ckNJvN%TpI$@bZE`zN zogZQKMKgvjII_mI)2vUNJbGXo)iBx;Go@Nu(#c>fTNlG0cu6Y0yT@+oLvEz9b@o12 z95jVXXvA9==Snf~&t;aBKFLdy`O@!S44yB3zjSNx{)vmh^Tj7h4g1613tDTzew?J5Nyu9XkQ>Mgz!apn zY6*Lz7;|q0wh;%CQxlSd&RqG^@^SD9ICwB}c7*T(`MJ7;?u=bK$U@t6`eyS}d?$SL zc_ukR95;Jmw=qZ66UC~G1O64zM5X&w@WN%2^(A?PCt+;7$>wT&)e~<_sIZyZ^gHu* zDl+N0^_Gg+XG`$am(x5D=8Z}@hxvkomyX7w5~CL+q(rng>AB2X3BR6@l*V*veP&0J zp&YXZ@#E-m7CJu#zLm})+lA)S&k^5(d5Jv{B@Fn-4YSq7up+BZQeJm4>4E}zl!w4` z&e6;O7K?%8%S07TreeS?30PZNPtZh^<|5Yd9|U*Qc+?=BmB$=+@>4vzJr7{J$X`=;6%eBq3Zb zsEo><6zzcjqoMkVbT{CCe~4@nqP&dBwBuPh(xvE$VvNCT(ee12a zW-r5^VQaz5q6cd-!lCyw!-`0W(ZtpqlkdS=rDs@ijG1Yb4xuy(Ba0f^9mC&68?!ax($Xs|w6bI4oWISaIK5_Po%->XyZ-Or8wsC^@aw%P zP8~R&?_k9}SJ-*?XzVEB#`KYN&6teBxg*%cD64i5+7 zVHvDu6)KU=oPrCU6^eKln^|i6y3+z3ZiW1m6?Q{GT@|4jd!qz4f>(EFnD`L6s#M+No z2S#GO6*wzzwsfla)_4zV8pTmq4D5tq$P~TuD@#9e9+P#eb6#Njtk#+CFXSz;u%M06 z7Ou%kJ6_cnR@$e(EanDcE2niy0@A$HNgsDQ5IA7-ea3)*j!@N}@WXE{P z5JdxMvsJ3S1EeRxCj$l zp{mqWXe)wYs}Qy#xW*)}odhs4NUr?ir zZ{-U*RO*(vzUHSC-lMWEon7=Sj(h=Dq(IUEzqEtjqylw#_a-~{Our7cyLY@ z0cr8!WCCN$|L=+ffMHJfv~-CaeruJ#rE;^r8I9 z8pgP}^vg|e$X3I%=*Q2>bCREx58%8X|B1Lx!hbUUlalN8Tn3ZuN~@R4bTa6$HT_xn zIo%twCI;v-_=m@QC`aI|!#@W9*qD$vRp&5js~DC6`1*HlQVqh+P+GvhfvW`bN@-s?uMOOC}+NDgy9;$&g%IAaa)bugxP1D32)m{FULwc_^%glHu!AtR!P`& zR6bx)+^j7oq>}@dqw+-1b(A>$cJJr6&;~K=!ruWkM;EjF{5r@;!qC%u+XKL@h)Fky z@VMEYuqjDAqD&Y`fBa=iJM{c0>W;maYVas(kFJuE6ARi@ik7==%gzVqJ)PR}HQSq= zEhza$;LcE~VXul(V|=01kA+ITjY`cC+P(P^U#R3PO1=gq{|@jD)_Hd(t?||a@5`zs zzx!&DWK7o`@V){jWhnLV%di$iy8A8EbN5^BmUAXBG=Jp-cAn<09i z2++`ZzWlB+lcX>zy5nzOv$jC@aK|^#vE8mGgV&X12%Z(@pxh>E@;CR<>*t7 zg)EnS%xp$lyq89-xq^7E@!ogb?eN{G2L9>Dc+CGD?$NsGnx4P{cF{@Uv4Jw+izTJc zmqh$3CX|ygKRVL8@>+97O7@)RA@NCf4dQZUtxsX1HajVlAl9B zjK0L)-xz!wXdGLD?SX%7jU=|;?+kc=d`5Zqp!M$NoYDdsEo@w3eVd&}vemwPM-FMl z23ml__$hd<9N|;E9rmvn=p;KY@l)t^s8nyFw+{bQ0}pKQMls9Xs8<(b%ya1{Mi~43 zmH_!5lD{rl>=If@B>c1&gO>^0HpQ?jX}#T$&q%+72E2Z=<@_1hYQa5t7NTDZP0>>2 zRg5>9i9jFMs^eO7r70TCph~VUO!$d4i$@PrSo-}#!Giiv(mpB0{QJ|m%-;y)|ur zUkGfZv`3&z2=gp9<~j15&@*paVb62a;z^0I7UwldJUk!iX{{r#VC4O#yxn1*yr)$_ zoKJLi!UssS)Y=wzZ7z(1CoE@*!<#RivCc~cm*g%(m2Gxce&K}OdAqqmR%*Cezh`<^ zp1Zc3>vOGTu)ft9Eygu=4R{t!3@hT8T)R8g6K1S^niU^Ui*L&>Y}>8#aK?_Obr+N= z&o@0KCBceX7o4l;I0egZdNz90oaF?rIT?+jhNfYl6c5p5@S{tbKn+K zXus7!w5RrqMEg-H)QU1}MXJz_f!;s#ZZ6y>#5pocZPj@aEZl2_OX z`vsUe>hps)2CIeHqGleg2@}QMorxX`^t0~{RCpE$DaLe+wxr=5hf#0a7wzvY1SSek zc%r-ZpK{Ka4+H>*1>=&{<`*XJuF1aISzkm}*u3+2{;;3#r#{0j0yki3%YLhf?ObkLdR?XhQ~uu7C93MDD*Eh=OxsHF>ie=A^8f8fnrfJX`1!%!!Sg+e=o7TM4JYJ+^^g_l6%EkRFkwqYyOY7L8dw=w_!p?0yu<>> z)g%t0vs($PhL2sdSTolY86W+P_a|KwGMeRH}Q2&hMl)JiTpKdGEGC=UcL-p8PPVEqCla z<&2m|ZK(^ECe)T)|I(Hd<-2Xk*8RMwIvZt~{gH2aur(J5U*{_z4R<=I6x5Q#Kb6mh zmk`Gq=TVqe7PBI2p6xqb(ypG}@>Kz6p6&fr66JDV|8E*+dUllLskzqEC3Wg)tvgD< z(Pip8Sg%K66dHe$_{;=I!gN-P^!Tqq8FSYi z#vJc@4hS)A@|Fx0S|(m-lrtK9vaUY*8PL`vF~ViJ4>Ey%|8__u80oYN8oak7fyV#| zviwas)>S*IZTEODfU+-e>tTQOx~r&s7q9^#Ne~ICt=8o%#~p0_^;X_j8GKgZO6X(Y zm$cc!d27^s>$75qn(5i^;%gK8thvxzn^;qo@JX*V_LE*$0#SUGcfKbMvlELNuYn)U zba(E+A!#Qt1|vH;_aZmR#29a)$LKkTUJV2#$e|fioo6;M4Rn1j!*{)o7r4sXy~Z0{ zEiWAYMxj9bo@W|Uat3-o^k<3m4LkHrTeu`?aT}9zA6;iC-=@+>_KfGi&jl_32brF- z&=kNEp$YzU*y*NEX9?Ogn1L0nD+Wr)Y`mGyPRHu5GFiCT%h+Ae(UX2TK@ML@ocl&z z-5Q=l-!}?&fq8kLx744N-2z`})&OhtprkPQRlQY2zK;!yG!&3ihhW}9nW~?^`OJ2C$`?H?< zrx!h=MsNA*>3g41^u#m${+9=L9bPCLKL9+G1B#vnoLR^TO6C)#53g9DOGy)wP0^C7 zYk}JUzv|LqlDGs>7HCA2u7pHXT52`ZJe%KzviE3I=Y$j>kd#^4)G@8nMpz;4faGH7 z(i^`wx*>;%Z;AmvRdeI*URw`q(fL-1JsZCy%=~pxsn0_zWnIc7Uy>hYC)k%^4-eW~ zg{Ut#zX&+kmtj5af{dz+8R&ig7GVlLXGz^@1P14Gx=3-J%!RX=);`zwqA(*NB`afC zV1HdMW4Mf*#!}lqJ87gLXN(E>P>G7f2pvWhjX52B@wk!E7n-A!P&%5cNosueT#UIo zQdsJ~==_8J~weYuJ;foZfn3sB|nr+@Vv)!i^?O1bkDwehYP4V_}G2s9CZ9)7^0W)(E_+0)( zzklBV5AJb(_gF5%0{#N4`ls^?Eyl#%?4ot{1)1O$fY#Z7qvNf5SIyj1~8J!h!P1`RG0LjcGitxM-zMEoLAMT{66F zFEK`}y^|qfK#54hdIIGKHLRm2DZ&&;jEI-I2w6y64+G?G(21}}*x)ww>s&-bl_-6{ ze|T6uX-h|y_&uROEGmrabD6`vXJi{J%%1RVF03q%m8L{v_X1b7;1I#>8tzYHdP`j? zPD2U#hcjZ5AyK}FVDFq=Mvs1q>3fwJ}Um)V{AFn+c-4PY6l~PkUekWU7ZOaJaYN7LAIWbl~)| z6~yCjhrB2z&(4^1(h=yuA%76-<(!x(>AP3HDqtZ=fWK&ZK4gqUdvwy9ZPe>PePU=< z*GZYxAuS_DZ0bXh_K+sRjoCsw{? z3}lD8VgGlBXk847%8-A1Y4Vz$D0R$G3`!L4*!jOzC zJbAs7MPE!|tDPhQj4_)o-t@*1q|gD629s3Yt$AjOr>W)~@hQ@a>*zSsOh%oq;Ye1N|DkHF?ar-OLK zwYy* zQ>nqLCwZBv8t}2Ck(2!&2b><=eBC^DF7c+v(7$wd-u*hDhwKtHX;F!m`Ib9j{@M9u zQGQXFJI=v~$Me6+XOi;^H{~N|hKRVaHVS#dK(Dr!dzCZ& zufy!1I>`@kwcj{aWMjRhVlPn-pcN1+a<9$>Y8rjV3vN`afg~Yw239nSGx;i#6s3Cg z_|hW-YM}(!ZbSZ!1EKGIAH9+685f#@+)r+l^!aN{GG9B;`}qydw8-&W@Gc!H z>`-I(m(j28!dGp=GC@%X>JJMau8!;qK#PaDSGT$quTm-U1P-$BWYbzxl=QQ!IyZfJ z(g5Wr(yKT|U&am;uoE(x)*(a%LM%Xt$N`d=aj$+1%*>CjYqhT?lDzFPAcB5;o!6j$ zIUXB0IDkGD^g7tnm-|bi4tx4m{xZbD5k|X0Xa;&W@O}sNZlW4d(x;uw%yh4IChLuu zX@X@Di!~Z>m2cCT-cRhHmM3W*%@`BYL$k(YoF}E{7uJ^Rl$zF!z|hJsG9g8x*sl$% zL`RVUIINgulLva|++a;#ZORvEP2%(o_s;3dFJy%}Xm2^x^02?-cJO`S#@#@DFG>vN zE8yP^+m2@qso2SsKTXodI9S-ngYqY(FG2`N@?szXPG(`jdwKW_@=_FhItfoF1C3ZA zqONqP9|N`02asaaVuz?n-lLe2hJmFN0BRCREZ+uF%q2+nVv?(!8=Mt`Jv|4Z>!~S^ zfn7wX|56M5;mU{{8M!?<@Ku31m`Ad1h?bg;Vbo$1SnA#T8)%=T;oghA`+%0KWw;9G z3qZ|x4ff9H+f)QA-&706z?W2edtu)tz0W@n@~3N~IU=pa?bR6)jm zTEE&>c=#hZqJI0{cri-)2#CxsAeqr)=hO4n5?CqgnZ7V|98TC8%6TL*~ z8#puPrB%=GT%!``!Csw2E2j@!MLXXY2*sOhkssaCC|V{`y6*z%O!i+KA}-~G>#=M4 z6qOgbwd6wTX3uWE@v5uW`7xwJ***(6zYkR~2$EVwN%OB95u33pSRv>v zT#f91XJ~tQuhV%rR?lhWhF7x94PN;Q-iQkmrX)EEPD}2twHdr!OyYh;Aog`_+KD%kLzS^>l zW#_T8Q-0x^gwsF?)HdeXU~k(AkN57NgdX2>;d_s{EjdU1!0MBLmp{42BRp`Pp$G-*FV4!q+)+EGvqtK|Cgyf z+fegl9TV{91@FDC%z`%My4E<#6 z8x8qH=+0*rjLOb4HzkVy|EYwJym#fdsWLZ>=uLv{Q*_uO?AU(24A@`b5Hkzn2^ngg z3I9xJ$YlR(xAR5X&5o`Q+gRNOzirr&I-<0%Z7U)$QTS@vKe1m#9 zkk?7~lI=U!V~Do3J>d)!PZ!vsKjx}cJxMH$`hS9oQ?I(=n=R%$pFHf}J8>U<*DR8C zDp$Ksh?MT>Fr3eKVoU|~Ee=rK(3sPutBiE5OIKK^RGowQ&cef2_a^MSR#pi)NZu~$ z^Lab+%Yd}v;>7&2bo1qQCD}{__w0Qdcom0s9|X3@LC3-J%Lzb$g$@1@XIZ%-EDQVb zFpUj2nWvP#kN-!N66TFb$-vqmVO70tmQRBxES{KstIF~{VP*05gZRJEIK>@aLOfk5 z{%wuL7pk4vWva3**2pqfS$WwHtuyRPtq}Ygb1vz4>?Vq=BKnyjr7{pdPlueccJ;IpnY2I^9B1GOaCPft88cRTD&=g;QMQ3i-9&8^}jl zW+mGN-l9@j8<(Q;<-?0=eF1B{?VmKf2tB0=`Czak39OkAo~ua<`fV71 zaqDznFQ@T&eeXQCxvY2JEO^voPvizxoCV+apSt;)7&onS^uC2aj$ex}oPsPaq6u@` z^d&-Y4X2^^8tivOlte4l;eF^iU&Ex3*z$6 zoR|IubJ^uwAt)@ef5SisYx%bSAYv2Nvf^Gv=IcQ`cH)dC6z3I}0vDjY_}*f&RfPQ> z^4Ys=vcSVz@3K6_br9=U;^Ss}vkbTW=|dy~OY>$yG63n8s=xPtZ$9Ce?g;oF9WHYI z8mQln&41ZUXaVrZSP`=V_(W`{(<1cuGPj~uPI)}hX%#jC4;c2dDPi3u+rD{fA^d(G zzETf2MCjR78k5aOLmo@-l$i;+7 zpTK%o_WuCm{jyxG+kjEG(yhWy*?Q-Ie;?K_(ZIXGXo3_EoJ|w$Lp=E`d0;V>>J=J+ z#ZkRH*2z^S0M)g>_kv&9z>p2aJ3O-od$~S~@G4xV;;(@tc2-3<5Hwqr8ix#J1b>oI;{?0bNOV>GAXK~F)^&JQC$^h3NKz+0vx5x zmBmNp=Pjz2a<5&ENW%Ob?)^hquA~8W;`bKZuhc-!cz@*QvaW&`RmL9(qM)e6-V{uo zMpZ_1g)wTYxRbgQp zytTIGbJ^M+!+SlM^V7>7*>^!UfA>lwVa%s6N|H8m#T*NU2k^naR zL;asixH*XvIvcrTr)+Ou=3Zrvxh6b>SsoUN=&O7`#Y!mKIH69@0`WU^$7ZO-W__AK zA#TW_XYc4Ix**RDO02?z^c#DP3Z>3*po;7?c*Fs(-FoArd~J!oDFJvchpcf{g)qU3 zwz4E5{Sq_R9q>;KlzGUCpSX+(f#W~~sFIm`nAG?t?C1iyq6}WR>Qy}?d~7P~t8f-C z<6xiW#omzA_PxtU+fpuQJ*omme9-wvaK%3?td=7!)!=XK*TT|rZf)VA`Qk1?7PR6z z7u*$KwU5?9(bALc2xXwqAxmC1SLq{PjcQpLe6ksRXBIp+GJ(?xE8oko(Z!yd>4;6V zFlopY)YNK-GV78-cg9Qa5AB5|b$M{CPWD>yl_CGN0Y!?!t4xXYvMF&sO;8T6^wvOE zOw#^EmX)4-P^|Tk!aN{W5Yh~CRGiOhOr3-k>)5Me#-29v~t-!#KNb6JQGTv4$=IbgJwv~ zh)Sel&w=V?Irx(7_uf{5u2b&PKo87=L>WjD{&IP#Q+2-zd0CJ4zU{v~pb*Zv-v;8B z3j2@w{UU4x4HgTeB?iljs$Q|nV$yL1&fW3k_rvQ1|;d*`%;L#C?|lOeC0WuD-j0GVzy@^~4x zHAmFf+$dSKiLHuapXSPLtK3VJ8XA8Sr$LaO^fGJ117z=nB%LTn) zxj@&Cr|P=$QA=&*9WOl9VZsT zZ%TCEe0Gn<%Xbm>rP{}fKf77JjZNj+NWLAS&@@s%E+ac$J*4&Y)GNO+cYS&BvYZ>e z!0}Rfb8gJnX%lj6*6S?ZlEtAN2*Nz}g5rG_3)@PXwZ+SLNRH{6fvzHyZs{|jFls#S zEQymW(ZB*gnMT9vOW=<(687UVTm!kB&MrLD>^|Z4q4t))u*MqG=U5%(<@y|J8-dKL z@;2UVeoW~bMc$?Ks085!aqcR4YMjSYvvY!n0T$p4ro_YbS&LzHx+lV0?7l23()A@d z?)n~%9W9Fn7L*j5Qu)-G<7UgCP27G2GOR>*9uNYt8vtl1!WhFGI?1~IVq>_svB$NC z^VzZMt5R(2VfM`QU2L>V3~86P$JsyNf*81Qw$Pd9IHpfD&@+Z_xaqndG5cJZIuTrQ z@S4dC!?iVdZOv5R+BI84Yb8^-gT4$YE`#r5p9Cd#A<`(JH?ltAWamBMc+2^&{w;^j z{cHg{=h;m@8AQ$#QSfIc`MN#<>G2brG#+ii$IiV4<@&vw3W^Hc>YP^jdELc_RXGj?BkB@?pcV4*pFN>T)meDD|+JdVeayj)33 zLq`>kuynmpwsiqG_;Est`?h~8u;h z$)pzg)}f>hpRY_4W(7icMvk^|uPx8_^BxWVNFwLuaMp;kMt6o}Xs4!9=l=4|Ggq_& zLmkLgY+803_S{ah`SQwQ!j@u3g3886)9!0e*h$igVc2_Z*jc;Nc8xWD(A%uUKjwp8 z#_&O}YdWr{Y<2Uq^uBl8XFTWJ?|c5>IW2E;e9^zm&0Nzww(n9sqLQ5)`lyNA<0h@F8<|I?w?wxojFJJA!(H0u{Rpx=`y_Gl_rh7GPQ z%AJSGHRgx0K0UNcm9pMP(y%%PeiDj5>wmE8f!(^#e-Qd%3&3W3f!gUUeh=q%(CN2IQYwm8TnZcW_3<@)fU^HU`a^#`vZe6 zj{=_6$%5bCe+RXm%AyOcJ%Y7Dc3ZR#fnGJ|NCV>>_eyj{Oit_r>I#E1{6$TLE=OBY z?|j@DRuNU9KEYHdsuYI!x`?A}MffVlz*X=S$|`X6rWhgmWaQBmQgmAkw3Z@bN&WWg7Xm$?2fS1{M^$0!+)TESO@0=i(xQVw6_yf0jLQ;qQ zF5zRPNsb{M=4V}n5)ut};dp6sKlnBSt+RP>W?7c~a|a1HmMUaRt!)}Nd0qTWt#3^g=xLVpgR9u#IEAh?@W{}> zx8jql6w0ay#mbUWg7*dmcs11R$=^N4e1yLS{uIvi&YjRLD_DjvGIFN05L<+k8#q~JQe z^K|J>g){$r3pkU6XKbfw?n^8&oi>37EwS*YkIMD)uS2iqoqySVR6aM~1Re={^xhMN zy`N7Ws&~frF>Ccrkw$vPK(hOM2dr73*F87?S=l@NS;WQ~k!0UXRj(-p)$DlCz?km! zN!sPS(eHnCV7(`ErxqHzR(Um>41~}{=(*C;?@6m(A)Yd8Vp%Zm8`wEOC8V90`Z3m8 zF1|ut79pIKnPzy_xzv5G2enma(AJ;JR*|_L5%t-14X|C~o8OV2wlvBS%}Zo%@nLyO z^TpogIOtF#?&)*wIV>-#)3_nZdqxyiZ}7TxF<$kFaHOg#pr( zn5wv4u$!qe3jC=}(vePGoyF4&?s9Y=MZIXkT`}aPAL6K~i>a=2PO2(%^Uo;Ekv@yS zzr9J)b;V#`yDCV5FYC>amXUP;`j24>t+)0rI19~bJgt5oW--r5k6`Wgbo|O)q%ny~ zhZni@(NHoFKh4qw?0B!2?r&?6b!wWQW=dxX69_sRYQbvT5}(PL@DnEOUN5yDEVI4X zKPF?TXUA!3x4)wY{Hgs}dDhx#ViofI_n3P0o3?h+;LOUn-TPxd{7N|`o`#Zop9&Ga5v03a1DDCq`JYb9hHqyyZ5_rR5aCCwtArcOP-T}_siZ(~Oa zMXSE{WRD_Dk)f~bgne{km8Leaj)QE1^qRn)hkO~btA@$a#IA@6(W9?D{0+l%m0`8m z<2*xAnOF-sO1-j@{AjR)YV9IHd+fxrhzgPqD!t*y%-AO+MJSY}U5%(taWg%0_&MfR znoQ2>Cqn4ROp~yrj5$P>7CR1Yx(EvAO24dMxtV0Tpw34PQafa{M`W15VfDHX=d!|m zxT@IvaUs0QHkTdROLwI?g{wE`6s^u*nSba|SwU5)b|r5u+f%g(`_?iQKmK@+K}u)5 zKQ1d^B*x0yt2Tuf#pM?-yCJw9qyAgopg9HUrU6LQkrmFU0!4X)tZHt+eA6Iv^$n1X zDvoBAM_DQy74SZeT2Qg~k8(Y$Jc_b6m!WitS2A{Eucb2JIW{MpZj;}@dN-<7QClw` zsHm4K3`$&;)z`}h8|vj3n(O6CgHCMRnc)e&54}-~!SHxn77TyTa7JDQv{|**1B+ah zk97EaRg^Rx7*bKvJK5<bpfx0wxap3Py9YQOuJ5_qBpiZf6J@xz>u+X`VW0u8KMsG~6MHpk*mV7t$Xl+~C z%0J4FvvIOkN8Vs|!74r0d9pxV7iT}U>GV#s=Lqzs_Pelt(6q>fjlLK&E%!~`Hv7&83Gmg>E_vZ=BrVl|GchzcAP5ndd*2wi!KYi+qkD1;YWzkmE-)B;x{ zA7+PUH(u3yl1|cDNIDD9O9Dxn zrLzEGQJVyc04kfKY@-1bJKz$*aS~*tLmUk-dXqGgUeut$xj@uOComFGVZ?Pt?{ovv zPQucF&M3^>dqM(TAwb^mQw@&4d*A!}ynj@m>Z((x&N+3KXZ=2f(L{S7a1$besmA=U z;oTZ(4K3XP?jlwA^R~Hm^2-001iZuY+cp(;6-7P1nMTpQP$fIr0`H4Ey32$Ezy(u6 z>g(z(#LR)Da2>qAS5Nd!ugLKA+9UtIh4(bYnEM>*rcf=s`3@A;me+2}6AnzTt+7JR zvGC@lZExVMYIzx`ZNRG`Hd;%0%eKAtxalo5t=r;?;|lj8zIB}GYWV$|S#@u39fvsf zM2U^_Z?fk>dtZ9^8}Yt^Uf+&w>Cvz@HfOXaUAeg+$*(opg{$G+H{U`;`<&5=!j_ud zM0tvEg-KW9*#jb7vEs_#`wj5y7yB>Z&O-iv_TwqKGY(gJ`Yo8BGY}5}+%f(i z@6VBH_aFUZrS#AJW2E%6{%k4zxZko)Uonzh6}LhIYm}}XLg@xPdjRQZq-{t?A$=R^ zNThp_W+L6wpMm^D-H83Kciam-!D1W_;8=;{5gbq8*ns2LIG)2%hocdP7snnP9XJl* zID+F-9ADu$f#WQWA8=g3F@%GE7rF=>IviGDwd zwCJwUfvs4_%vdc;FP0RhNHjx=f5Z9&KB)_GAiM!38Sn-Zy_*B(JkUE9b0&HM>n3zU z{Mc6e2CCT-6Oiav#FSh-wsGSc;+8ai<@|O;e}@LKoSWbdfHoZ~Sqj!hcyl(>Sy9)9 zmTF!Tiz^95B3bf~gFOyEva1CScYK#}f`O!6OEmjhRv}i2nECi#`*c{u1c&$uvcO(M zca9mNU&WALbiuacD1Ox;x-xVP_WRP6SFO~4D%9r9NNsG~xUT{liAs)OVWICbUc~4)d5}s z`(p`d21+gEtE*6Ww25 z)3WKjbkKb!19Ra{%nhP#NGrAv7J13AIC-o{S3#b< z$CmoVSxFgH4MIGwRu;9xdn>Ks*iub>Mpabf2xn4Vxjn`yXIi;eBeQ6Z#JH23F&^!a zKY{z=%)RaDPRLp}g3JHa`jXO1N_oDJ>73FmhF=+;>{VFf>T7)&n_?`OGgxnY&;w6) z)mE!5%HU*ooTp(h-g;ag2d&)!SU!yJne3H!WNeaIMnmed({#C0D4&j4O#2P}~ z&^YbJj&|4=BPn>mUorvg`bK@@1Gx{?!hs=%_$fI}Wi za`U;WKtd?V#plHNIinhJwRI+SBWEsfW$@m1AkWI8+)1T>*@}AMdX#s!y=QyJj-OLo z9kp>RD#(M@>X2xyj@lxZB1aPdevW&Rm^Utt<#fLzy12AZfxFO!5gIQYoIYxmHbYTr6{FF3RQR zPQWIGvS9xI_pTxk<&LR_mw|klKhmf2lilzoOM}$aEiSAC zE|dC@Fc-*HFTt8;EFuw|6wCS1t#gGj`*T^wjTqNyakB%cF7h&qp_%u80Uu*vWV$$$ zk-gAOB{&2sgEMPjMN{A|W!##MRe@Vp7axkR8jho9+biH{zPNoAaf#m>-Uqk$oocS| zAw}_VKE#&xD7}gGvG_uVgv7=qL4(NR^3WV`wj6#Fom?of(F88~X+@*B0QeHxwnQeE zaqQKatyO$pRJUDn=|0h=M31Y@Wh5FNmD5g&{vcPbiOj&Q-lr!*Isi3=T)gF^;-LX zFEJyuLn<*99%&{drJvnwDlt-<~83^T+U6g6`N9J9WMVr=Xj?5cyOk4EW z{qv%2T;7rZ&umZm&@1=)sr;Ry!KCn$k3-o2r-8JnGY4t*wmRcN7HNO02-vd0K8`ZrAU+dvKrT>vUxqoe* zp88%YopNpeUvr_x(IgvHI+Iw+8Ty_|?`;1Fw=7o^&-B8uFxp_vVAIa+;Is;{KhA6`50|R{QwuA&@c*P zi=O_SznASU&{mNjs6Vy)7yk>Hg7niKFKA^;rw;5VO?4j=XL`f zrlVp7ukDKRB)F2QC94taal9e5UJ*)gr@}HT!IRo(UbpNwGkx*iLf^#Bx_MOQiTgQ= zx|jB}1y+}Otba(bChY!IgMA8Bedn)7$a1_V&}pM8poGl}3jz znBvvp`4pF~KFN(SZN(Tn@}+36fz@*1JjfjrAQ2RhjzC)CAK{VbS^e?e`L|j!4lNmn zmW)SBCirRXr`6pOkoHbl9W+u!cw$VjqaxEq)NRKqwKvL5wq$zKC{yXc?ozdL$8s|( zmwcp3nL)l|G0sji*kM`$^E3!@_;RMV;YX(UAVj1W~bNTZbO zM2(NoT;OE799$ij+!*8CV@Z~Jq*tvw8SSp=?5HpZ4=G`>*`;HjpOJ@RJ(E!P#9)+X zp(8mI?Oo!V3GGO%$96R@NzeXvI?C;6ms!gkF`hkn*g0LLkT^`6krtvov|G)ejP~Tg zUqgv&N^$CpSnPNPVYw2~>QR0Z%GaTMJv)CEPifmLoRHXb{4QH8n$eHnf*ESW`{S0V zodqtvL;+|(0Yvuh#FKu74))c_uwPuHiaEJhsXUqPPV=RC8i8v8dcj+YZ>)AU&M$H$ zx%De$xg+W`rSF^;r18?>%kU~JN!`$B@X;*ldSz#tYlNG-G*j-~k>tb7Q!2X>Jn2*p zMuggF29KG+-n`C1^WO$-zdWFJ!Jo2HU9ZJk)gJ8DCF(}CH(PvW#$=bS15{!`(qWA| z`td{{B^d*9P@1Y+l;#Q8gQzXZ!O0$HwaI>5`~Wt+@yFXMnz;CrlU=fBiFPAONgkT) zRyW|Qfes_OQBAa>L0zwN&mYy>4rGg<^xh?8nf6xS1}@4iGhGSKxJmt8iT-{P$2=T! zXH3StpNRRf6QjfuAlg;09(!`KJLYG#8uINxtulj?y`E|_@~9=FcyH4mj71YLN2M{3Qz(;tyr_gycs9O zGG60e$bNHbl4zabXouvfDakbE@j538|`5RJ_>>DiNK$cOo@zB2Agxb%kB6$_r_ ztvv(54YEdV>@q>+DaBlsBlk0Bvc(i_f>-B?b5rC@Sp!MiHISOq-A8e^1aD5} zs4h|dC)sqlQq-g8Q#VI>WPQM8l>V~?H;==vw*)l&HwUE#|CUYJ>wjVCI+h^Gj0ab7Lkc3ml! zYH2n;JtNtbEg}N7o9L++fBvmiRu=p`DSo1n{DXkfG*N(Q&xyX&p z7FTbM_YkeC^%qDxQ;J0v{6(Y|*dyb;RKCm{>v~7@SW8BcB}G)Q6tZyoPcyR4>Z#xh zJgaC0{!sK(<}rS_0})L++cS9N(ZzMquKzvk`DnGuWK~1vb+LUOUSE;u$z+>`@Qih) zkS#tjgD7E0#Mrdc+2Ui`MJSK1jA8}&zfPO#PLO6>ykF(MoiiJE>{<7@Wn;yP~*qz&IeeHh7 zzgAt&@~pq3VwsZbYjzaiu8nyeaTxE=Gof5xPmDLJzSXC4Yk@VXV}I|~xYa^}bbhWo z#_bbjZHH$~5=%B`Nc0}%h_V(xNLFW=6}^N%5_ZdP4~8^E7E{qO(nzEw0k&5*?mBq zmlcWeOI(3tLy^0&U4gx%L%h4lSwg;L3GCf&`Z}}0mrn2#y$p{3|_Gl161s zMTGV{8F#j$0xK_93V-8{Rk@Pp0Gwb}4ygLZ!6ZW-=ypDD%RnFezy~{NO(Xe>v+Xsp zsuH$GO|Oa1SDqH1J{r?>T68#m4XatL5Z&m3wzRVT9dQ=-jwo=afV!w{B95-W?*eZu zgYNPhNm7#3vkSXSZKnl0Ozg=5y9+j}ksVHT9QJtKF&OjjgTqVlx7fAKa;FKjP)xJR zX@$f;TGHZajv`v>QT`QZ%N@$52ig0*_$Eh3_~0X5_?OO@=4eoreADRW*giofZ;Eb~ zH4de(hR)Lnn|~g$P_ytn=ZI&;(sQ*!g!drHW19aI>~>Cp*Xvf-z;Y+*C(E5E$#N$O zmOIoYrQZcV8y6%%Ct!*Fjc6~*uwPo4;lq>GWBm?!bTemq=?8~G**Lm6VZRD^7W95u zQ{>&+daAjOZ8-IzI7`=B{h=sS#y3zKS~_1rJl-A9ACc{CEGXs(PKeUqvc(Jvt&}OD z7vRjlMJ}qx3_tbdG4y4+dc;ZUXOdPGO46$JKI&PuB`R1*eQb#A*Rta+6<*HJg*Vr? z*rWQMiJCu)bR<^c%S&>3OO4iTfleI#BlYpuqQdbI>;+ovR68jL^15g3fj+jix)8Ge zvO=P#N%wVE*J#Xhv;S2{XE;l-KiWm#;ZNz-d81wPAzkC;i7Q`)KFliI)`W4+Re0A5 zye;df%s-wbo`L5ETOXu%!J|oB&e0vQzv?nwDf6{Hu{;yfSXkloK9K~;oWi2?ABO!7 zQGl&TW8Jy<0(;gUyGwKLx4OKu`eoF zg1(W-qYLkcEi>%~iPwS7T=}(V0^M%_=eK5X2rl+=#^f1M8ld!PEu#W0@DU(O*0jJ- zRfbyAby}QY{Y)&npD5a|aUL6*UbU$zz4UNZQmGo2{S&O;NOxt@-8I{TkW|stQbA_ zA>)d*=E{^^uaU(&k~NrwIXNfqgr? zVBp%udZ1k38nm&h>0bi@=R#dZ^w(m#6?L;F0p~`0q+?zGx{Pgz;OtdfVuK5qy~JaS zIk^Dz82BQjj@8(?yJXli74S`(cvva%lJP+k_EIhE4c-B!T}$0N;s?t zR48NqKigM4fd4%*DG!I=aaPJd#!BZo*0_-TXLr_YBWWu=j~+39ja=sKL0FS=o)YGO zmbV*nI!@veX*Rd zJV!!Pg7}y>E%sVqUYPCtbaQ!5c`;%IDD3ZCnf@CZy^v{@FBq7zf#2KNFm~P5{?`7y zO(njKFGqTw5Qd@)?-R|H&pvj@2|Elw^e~bnYD^$$AT$wtyRY(Pd5GwXbe3^5!VNhd zI^>Pm5R={T(TC`qlkA2K(z(NY$hmXSP{6}B`w($-@2xKsRolHAwnibZ=Ev}NJaI@tUx zp_5KxnKuYcV+CSCZkBO55BMh=XR+39@_Sn3=lb+fs=kjwsg?-?;r+vt%}Nt2km}cz zuU`RWx3JXo-0QKk+4y9$}oy%<`wYU^SHkZwVu)d$K;$vS)!Defv$L z+3POpol=ZWU2dxs-NA`SaBnznTjnJP+Qglcw8p&s?}%B}$KgNtyOA1bsDNDCAdTTy zfST)ECd@Y77m{O_NQLI24Ay))vv!Qm4y&h7gWWM1Xh}M4uDm;Hs*%b0XY_obqM){< z57uLY@cf5OW6q=KEv>p8CnOr8Mn-EVF^&t-?#jaGQI8}x>ut81er5~a>nKJ=)A_`}^ zDV2qLPl|>@!g(QUu%e_G;45jy$M}B3ptV9aXHalz7 z&ewc@sBVHC&`RJ7tKolmQnah4!lO?on=fIJbL>KmB8Ly0JvUM46uI5e?0WS6J_jF= z{DgSPPbkjcTDKgOkLGnmeIUX90cWTsL7f|B&)#SihaV6+iE(bVbHI`?)VOIdU++wm*QJIOaJqq^?Bg| z3OsdCkc)+kR4KorB;9znPzB2J7(9=*%F&e9e;A;OY40Z?NRNBX4YGL z?xdJpXz_hG_@E)9-BWV(vbBcj;XhalQKvdScHeT?$C=r4_`VSf)j5III?m))za#E8 zAc8SQ)yLx4dg`5|nq^pp2g2{)z&*!@;%@GDK=|qa2H9>aR+tWc40>lD`cCF3gz>9ABhQKK!il*5m#5nM7Xlnt0oQGL;J`75ccr6&jP`ZuXG!T~wu z80#7gzbJki`lvH9Qh`4UZsNpt>MMB5VFgbwrM^>x>!x0dZj58koHh79f3eQfo0k}lB-qJdn4zQj~vj`S^PMN#7G{j(eIu(}ngUEhkLwZ-SP zJAE`S)R0dMgx|Wpw3EiBCXfTE>q=JHD~IfgvwRTv=Wzs$;ZOH37E`&)8n?wQ<9RP)qKEz z_zBK(pZ`7avEA?YY2z1wuUroKiZ*J0pEf$&e_@P zt){E}pW%8HUAKa!dr}4;MDEFP0eWT@?!Je+Tuv4!=f?^x@Kv;d9xGs2sdNWx|kh}n;9c;lU zR{WZD25d{V;9k2E$cY-*Cw$g_)CL=c`c%O!DE58^3_#A9V;aL=5M<6V0~b@S^gkT7 zuv)C=y4`EbTgo|LDf=DMtD3O?mR{84>=AV}hpPzpN`TydO*z>Kl^ELLV^wPP`hT)L5~6Z0UdAI zDaP?Tp>b0AVjPgB@C$^Q_I|A>=k1DJ@9|9UDcGVczNbk9Z!5phlD*C18?NF#G?i1)xpKqAz!BVlFtJk z^F(K+JI)lhcOV=;lq1CL<4u_?`Se1Z>6rC&jMSehAn(sWd}!*~zxCcJ91_xCRWO(t z+n3D^g!`{`!7o6u*Ikvxa&Z1wB2jby017u>kGQFOG0XApEY>+BbJh9Q*h#CS^GCt^ z^qf9X>!~-#X@S6 zdy3Xk8~d$eeWn69C^d+FB4=~t_inkDGuyebwc>(Gv%OYaRC!V?mLID#LpyZLQEbg( zbBD6mO$GMOBOKKsd}aM(g+9oXF+QGr7*=WQt6=M6X6Xv=2U73DTsGFpg5}FRSlP2+ z46~BWJ*~t(VL;z-jlKJx~r;CcMY1LV5^$>?AaBoQ_Gj$hF;!MM| z?$+mm)1a^NpVtiQa5w1@>pl6@tJ-T;K~1p=z}v`S0Z%e5@;FOhFddQf{E$NpuDpZ! zK&|8iEEPt`EoYglS2l{doMtAWN{;dy?b|vF?7h%@)EUS-Az>Y#pRhV&2TIX&BC&Mf zy^R>I^j!7I$dl&-@K}L2*KL`VTX45==H$i{XNg^IkG01&raz|;whLYG1}eZhUT4)d zE<@SNRhjfd zE*RGZMJqSgUI$DKx)Zq$t)Fx1g&<@>|28+xmf-tw8*Ep2Z9``@-+8n+Q>oZ}X$RtKFKr`?5zM=>R_?XwwgI|JLGoz#q;KuTy4zb*N7*$s|87=j!MvuVSvezDIUr_o2U*Pw%^ZV_G zs}mbn_>zF+s{sm(MoBV83vj?_PQ15O1?hBedxEn`TxMNC{RwX?HT5S&Z8@2M-Iil} zwgQjSsA62{`zsey9)llo@Q}w4fQ>NaaBiJOdtge6?WV6u%r^hIGr_aicSxL7{*f;z zYRi8Qj6)8TJU1pjw7!$BJlJ^{(jtyMvsDdw(U~Vkbyl9I6*%GbCUIe**O%bkK_wM# z1Z9*f#F^yg>){PU#h6)D3iI6e#B`%YxDWBG@AMVIrVA?z=n74g4)$2OUC`E;biLH+c$U^&IgPh`w^lTMy%3>RLit{GReKzhw zh5XVE`3hL9)t1Bs6_@5i7QEa9-F|`jBH^hnEhs)uvZp^Vj*Inx)6%{fvBrTnTAV!2 z^tE_jTTBGU<3gjDE#3xAz$>B*@8jdS%X=J~P=nid zUUM|UW{JD(cF@Q_pe2c0&Qanp>K!h89hx04I$A5z6pVU9@?^)C+Ve;0izks4AEeaOj~T%EGTA$-|GSiWA3R;T(0pNpryT3A)`J*jjd^(Y zxTBA<#?z;fVh;G{2tgnvjl&9F4xYC_coeoUG^Wg;dg+bvJ@lqEozo!?kNVkr|F=8eq`46VAl4mPWJHT zr1CSNR`N=LuR`Qr`g+*bulcjc!O87cp%f2x*hU(kNzj7CF|K!>sOGGPgTnpLe5gWk zuKPtr1`oWe2d?o`PGhV+I(r~MPv0s{vedu5KBV9JM=La~58uL`fNXX@LZ8N1lBGV~ zDD`QYIvQq@ghE5&QD$04?5oV)1< zE%zW>(=A8uRNJqHpSu=UjInA+@J_XBJu+vC_oW|Za>_=PGY@mefDxeux2yxM;)es1M$)@YA=T{%#(O^(1@K%Y%psHdCPfT$FVIKB^>*0AKXE245JsiF`)-%`DaN#wrhnIM_4I**NC594- z4z^&V7xA=v#IVw9x8G(TqDiT5Et5*zmYQ7or7#guFWcU&=zl2^%LZgd`4z|3ZD`9<>kN7Hov?J?NkXd zagX>uXRVmRR6SjyAz_dB0rv*w9`o!6rfbWoH%y+?f4dZfLY8^!*ur#f?w_ z_egg>{6^DI)@nvpuvvQNx@GC|+~i=uo?MnETic=p^3& z$aAAZpiQj-^iFaC_}juL+@HbZ@K@xF(X3_AZ1=AFM9eC#{O}{RX9Von$D%IxA_d1= zDqr_+Z5i-LqL9Yzzvz%8$+;mPc#S_(33>CA=xc% z$jl0EaM{yBar>8~C5huUL+%Ef;i+h+HK=VR6dj^SN+>Sv#uR2hjsGUH_DI3JeND_a zAU2UTQFdHkHtWT96)ZFiLSws;eQ@?Qu@LtPqTUG@Q0AXj5Gbw2#Y9KP_Jm#9V9>U z6~3YHmg^VnGNDCGRPDldB#ay*n-7c}THE5l0d=2+u83mF!jp}(M#M{Hvc0{Nd>eSh zNkavVB^`V72ze4Kz{#uu8c3mkBwKKrJe+01>m{Z@;bwUUB*{}EWpKaZveWHbK`U?c z4fc=dqdPtJt?BJoHf`a%5pQRMl-JZ#j=0E-dnym_tL#;PLo4I+g?m|5FV(Zs7Rw&- zR>Idpff#vd8{~xk1C2@=dj^PFmXsB05PD#TV3h{zKgJey@*z?U?rz>%I^q$i#oc6#EQJ~IiZiLxe0d#lqg3L ze`kRHO%LFHeny3*JSU{SVy{#IuX7g0mh9T$YA+G{64=q?}??gw-cP>+swiO+{JtqDHGrO$XpzM?_BPgbvNC__)f|9l}R!`&m; zIH1+li88oM@ssyVl1&H%hU{fny{nBXv%2pCM2u+~=FMv=CC{@LldyIn$^=Ga5_|6~ zeQzG4q(Nt>aAKTujXL(y4MPRBL}#1D>Y9&LY&^*KX_fLzvz6~+%bm%$r|)<8#N~-? z;!+bLTa@lb+A)}^>lhqm*skvwG~mo+U99gZu>>F$Dd<)4UB#^S%ubxA0riNmA2OwX z9#t%Oej0HLt)hj!A5z!%*q{;FVw??Oe# zU>1COp2t7J<+dThXC@P2|Fl=3>F`6|?zO8dnZUX4wXfKAtdsKp-|8C^I4SzGPKsX@ z$qGmtNxe`BT(m!ZB$FaI0Qmze>Gn1wuu#hQd)Vx=vUl)xjRqjs4D?SPfQ^nZ)3gBb z6%>6RXt-BW*jL?U(D%o|DvmR&Oo-pZy#rZDf7l}`Bwev;Z-02FI1?6$v9MO`55Fv` z`-(u#&E*Xy3-(I=sc0HuHC%;`)g8vjn)yN-=Zx9Rjm7TYsD1skSmcm3$(ug4TRMRq zW*z-9HwEk6SlSQnW#Qm!K$LGm&novR;JJ5dSmBlJl{uAO`93*x#HGSo_NTM_-U{I7 z%Drn@3+-o%NV=EFW(VWlh&Lsjp3aI+AM@Hp-eBFxgK$0qkXEBD_&$@)K)Gg1c-PaC%`qHNV>Ii`h(3OpDptZj#mh7wo@# zpUA)!9qg3@Au8vQ(}s%r!J>qFGUWl@IGL?D&4(sK*NYY58Tcx*MLlNVTP|BKhfLP! z!`R)xfhq>73(jIdH~!-6ZhI8yH)>1zGdsl-`5UD^8-xU;xDZdiJeqxqm>$pL4)stA zu8$i-y_e4305uZJ#+^lvjvzWXZiLkigPAhr3Q0RyPJPr7M`IeUiBCa#e;NAO^x*#0xv zcX>jI$z^qj0iMHl4$>C@qUT_uE}ms!bQ+ljF+Yqf8NazmzY1QkKQETu4~$!5u28~k zGV-x8uY(sFcFt6w)?jVAznDFC_BkW9=X_7esK)jMS8r_el&FKcYs!9G+Fl#tR1^al zLW39!dLw%5fVgt3k&Wwtx2}G!^nX^45%1>^rTa#e=_a*WEaiy}*T3_}> zh2l@*S2ow5Zg@3%U7rLu*AaI7mkAYJm$#q0>Q}{Ey1)xDeit`zM&GzN% z6Mde?6CvSUzpZq38b$@lD9DFAKI9aa0LeLOUKC`{$5$dc&yZ|!* z?;u>x7t215#4e|{5Q<$E8&>D}%%y0b^}kRjRVeGCT+v)Y?Hv&q*GX@n{dp){dq|zd zo8Gh$(p|bu0b7(@U?L2Ke=R2W4Hxwtr!|&(mi(2c`{+5&G!(W2M~^sEiteI>HAhv6 zA{4QY`f->r@x(y!ht<9fzOr>O>yGLFvP$##UmiQAFMB*gzvE$@kepv;x*UG%!w4Sm z*KNzab+95@;pR+2;~YqLl#mlG^(}oBC_!%|KnrqcP-P&5i|ZVhr>_4-R5Yl(BYRSz z<2wW|yF;+7i}uT%b2(T~?B;>FqS>8O!RMPHWqZIScfRyPf+DA4F1G@6fBtm`?0Uw1 z@BplRW4je5Vec~Ga=84)1F&~fcF)<1$fUdib$j53?Q%j=Gh|2l8emw~<_4Ede9oT` zyaRgCcWV^EVx<4>m^yJnXaUZQTbE8;>c4lQjrG^2o__;Z0$WuDc>hsZI?~bSx&9(aw5)b?ETumqMSVG>ZPqwLEGiA(s_FAdsm|Ip8d6VTzKzF z49ae-J<2{r3FD>bUaxgru&kTEUtckApB%oFYlqM?SgBvHeNCL0{~BZyv;u<$M(m%Y zQge9&a?>pT(+v~5XAlyIWV@XoC|~r(m818qDw%mn!5f+JCRu#lHE_=#OprRQoW-nNG@2e$Mk{9kd|3A;a-=_l)_n%v-HD-wh=GeKdM%4duIODn+xJ$rW zin77Kvuyv|*0l`b&qgioy^y(N_M#s8HkQsZXm@0%$wE~6Qn)hrrz<)6#lr5n1N|D7 zgP4>g#Vp3&9EB)8-nsq#H^Rj~U7d8wAuRMs^u4BVv*ob9Zxp?zh4o~gD2)V?}y?6ZkF>M zF`1v$x=UPWUf%IXak(L{v;7IaKo%%?{5TLtfkm@%TGeIfsdxv~F*RU?j=gUI&(<;Y!6i%)&+cU3~Z;aV5 zYqahsEdtdp+7sm+!Tu>mX4I9MdBD8qSYOTd>L^5510P)jnNL2gGv=Z1&p|F)^x3)5 zh_15tiep1#JN*0P$aVS8K)#vxJeNi5YKg!X#j$zas&V0f@0`V+1Dlz;%F*l>r@n>P z`nTfId}cqP{~R(j;7;NHNg(>r|K0e%2me3G|6Dv!LRa=!KNnBU{9Fv;IEiB^4nK~s zW`6MSjE6rLzrgt?IF8~7+CCTWF8y5m0OyBr9GH21)r?i2i)}c68^_+6o6Bjw|Kgow zt5GO3_4m)bx?9+MjysZ@U&oCuuj4GV2Uf0sjxfGPvzxt~alycS8;UWO#$9FhXzAZn z$0motmu%&XRD$6ujlfUfN3itVE3jOhdJeXZusWA_AA*L;#_p=2bx6-XxKRqrw&^v3 z7ueONrJ0M{vD+7@1AK@tQ26ugiNMFRvFw`PiiQF``uNiVaOR1y0)Q6I0x|XjG1h~DHg)lx@@t(1+>F48#t>!2WMly^8Dw(zGPHX~rLSC#$CQpF@%ZI4nJ zDDgLb#O1`?Jv4}N3I$Jk`3l&mtZ)~A!xD#hv)NGqol#49p|{OoURC5RceJdUGrg-G{X}$FOT6ch)>%stW$=03Cy*i$wemZh z?bLnp;~4WNKjz@bgI&75kJG5Vk;oLa;&(vlP`m2I@2uu>8ilD?%SLLF@vDY4E-;5R zt4FXCfq|@DWWXLYDC0h_;G=RZ8?V<^D?Zkw!@nt zUMLbqg@)AWUF#9idyEtoxL*X1e3ki7)`dGB?3Na4$>`)aFJm^Ys{mI=My8Xk3ha_GXgN%P36A+WLqT1>}AGrVZuT&2aD$8V_LetdgPqFf&b6BGE3mb?GM}!Pxs5f zy`z?A!G`Y=H1)IOo*hZ;@D@Ey^}QLsZlk%zH<=-A(Y zgKrS-XGepzu&=^>pjUkqjH4cZkvrml;YGOUavagZ#Ruy}-=x2ErVDpvC4){>`ai8u zUMf`{9L!v}IE^oSSfhe|hc_?w9Tg9Za3JqpMh}a&TNT ztQH_ryq!%*=pM*oaXx}KJ8)miLa$cN3FB?wqE=tbR4dp?wek1?jV`r6gIbKvYw($ zPh=~D&sI;?AM+7UN<83HVTF%uFweqjc?z3^d}Q@}7yHj%RcH#k)IC`bey=>-|F^5e z3;s3m+20AZvNtVbJ?SamHX%+t=bAHF&rd3zLR=*wU;eX~5I*Ni=&%1s(6Eor0$Fx) z1UJ+GRO`dnVRvOrd&ayDv|7OnY5Iy(RsnfgJR9FlT+8`7Q)-%gUK28&{8gEf}gXOci6%C6$puD1AC-|S{;1*X{FAnGvaA@xfPCucWFfHF>K`wT*wB^#Le1S zmyLz4lEwa6my?j*i!>eSJfwL@1*9oROOTF4dMDEHNT(rPjC3;6RnwvCN+TmZZXObIS%saSd05wPv=V)db@}Z&G&0~FoEOqgY zP}91p6~u+Qn6(PFzT1kw5q;QXK^!_q%>;wI8_sIkqY}dC8Q~>LO^mR>&wc6~n0A(@8movZTm%m@# z03RE^@p&L?!*Uxl*$9~wY*5*Ovjr8#`3;Dwa9rGJUW91cyI@DR!S`lGBkcKlei@s` zpW+MPQ!QbZ$FTmPy*^{8_m{wvto$zLPnF3J$wTZ9Jc7{dB2gBT_;>NSx%H+k)!s< zDq0(_<8)MvqnO68GG)6^F!-(OU#J}QSa0?#5hwBLF?X7Vbv>{<1I$NI>=j+{4-C; zEs6d-%bkJb&>fbMeq~VODS*{ofuLzD3eB@*_)lA`fzcuLuJNIcDp(&zYn?eEUuIH6 za$^>>Y!vlxHhZZjx_;zO|5oY*r-Q0PwXWBq6E)u7LB)Y z<9{7UY(5OSxwV$;`ymqnZ|%-pUZrE6Yxx+B9OMb|%`~q)wQ|_pb8J^Fp};SFd7%HT z%i87_G524p%||@ce2lF<@Ohc-hm0S-)}_$GY=W)h9e$hpPVYA&tCYhVh;Ja=Bl0!o zAl=VoJG!y<2ByDk#=htj=VArP^BZ9^`*hJl#QjzG6?5JyBfC6gYrb77*A&Zs1Drnc zZzzCn|62f}mt0cIWR2t#l`s6pr0V-Xp3K&D^J8HZ@d_gIj*V&JLNU&JJ0^k3qkrkm zce+z0e@V>z7_tWC`=Zq(yPF2D+bpKJ3Crcf7OCAv^vLb&_tSOsNh+@83(HxkCl+3H z8-NVLvDn%>n_+1Hdx8A@%UKN2qjkQG_8_7%YMRITs;W9OGuhSP(oS{rqrT3}s;W%( zUqKx(o+9`_QXC>!rUL!BZS5`Jh>fs*=j9vA=^l5>YV~VhYjtm@Ws|(43twTy%W9__ z{-`ZijxJszdCRI@8tmD@K5g@#G9pn?qJVX#c}4w7)GJYFJB{S1CPnBB;sR)#YA0c` zQ~kI2&FfbD=9o|04E?<#ZsPBN$7L(wOmhYtixQg?O4ZO?-HvX@JCk64g)i849~*HC zEy=4+^wYDIx1WX7iJsLoraTtx?V7Ju!AGjmQOtCN;;lJL05kFF4@8j(b}jPVpVd$7(a8 z3D^*Kn#=ihAP(Oj9v)R`EZD1VmJ5*)28%>fbisYF4^3#qH#4mE9Y@qsgG}R(Zk|>} zQM=^+xaLh&ANMmN^gNe0{?_&HnOac0 z2Kvvj7jfSNdYdrUJfIM`308mJCdvu)1jGeQXTRwg&VfFUeNY3BajYsdq93~Ua{pjB z|GFPCd-^{bK7q+0szJi7HymKvW|j94Bp$nKXq>?_<{>#n=X%J-nrdb?^YG3!+hM)> zMg%b{#s97k5*}X~dV*^rIZB*2I%L_rq;sRaTdwYkzIA;Xd^joOFj7kRS_!FV90u8b*liE^Dxz_m36&~K}dNBL78g|28X}v4xH^9ec?IDshBdpDBTsFm0&wOR%E6@58*pjp5*aQHVcu3u@1s)zsb<&x*uRA}5wL?cK0()8!uq8_yYCMhd;zH+|INOA{< zP>fw4zJW~9?U44bvCmV_#_zutE(S*!p@>y}ly3MCT6GWh^vvfEL29<@UV2ym%JO?= z3YS*K?~jHBZ;Vr4m)WYVCklIH>tHx2m9W6-R;T*o_YQ`;2aC}HqWeyWdrTAyagT|v zpZ(eOx25ZEn}VX=x?K5KSNuEFZ`Z;Xhct)h!=9*!&qO?I?iDqQy+QT+9=7Pq{F#u# z-tYfVEaRxATs^QUtc2~kobAP&D#tU?o-B6q`mE4M_Zz?!Q|BcFi0AOiW8o#b5V0*b zbmw4>{pV^a(v^*Es)a`cznINA{qzO!*875DQRQH`dJtc=d^k?ccy(-jr{a8`Lj0oZs$25 zM_1x zUik@eH#}mpenDSxw~1O@1)ao=@Rv8a>4enI z4PAA_I(~%^%>p+Uht$nj^~W0Et)I*%FwJQ$dxEfE_~kjZM}?NpsZr<64vfUy`v;;U zV+Y}W=(;_l7P2qT{%b~M2O~4;sZ%slyZj@)-s%;Q+hkdrA>-O%e^8}Bgh;ZD$YsN4 zXk`9UIg4WBZTte~^dBrqc8Zg(YGA=maidu$#0P> z^R>t*eOt=+wvqb!wVLr2l)7s!**(bZS<`rqzI&-(8ij!j&^34XV_fphJ?g1lcm9t$ zMe6YT|ED^<^1sw!MU4fXT^w6f(|fB9^P#u7y;j6};K^K+?t?Ey59~9FUN4yoNQyG?QDP%FtpjvE8C=O4;A>=y21Q<_({OTJ67i_cDC zZp7(o|)Ddf;1{k@(O znA_*~`+dKEv^kged7t-rU!V8$yq?$7Q_fC8`>cEKUt{=h;14{KpUpS%CLE2y5i~jz zSVYop$KA0!JE;YD$7%T0h7hlc---M8@xjnc{%>Ho_$hYigmfx^l$0^k=2NvQz=cht zga4kS+q(m4Xsbf3R$_GL&3#x!c7jC+tU=Q1E(ca7;nhJz<^k@+3~&C)+OCqNE7!{V z3%Cw(t|duBjG&1+4qBX_&NwVO$1_cgg#%O40yEnHe_F)MiLFLUAw#J5TM?l=wub%x zttKVHV$8F**RO}K(^}11zK^~+1THanv%|g_ps`8*Bro@|d=Y+^pVNDZC!2VWYQbzp zZ7C0o@y1pjZBJVBdp_Nxz2LsWDD<^d)%#8G+B9w3fcf-ObAw!Sn&!tfh|yw()SZL1 z)-Jr-x5Ib)J)8T$V~UlyQodX`(W~*o&j$Xh7l!FQngFdXSP>5Y=gzd4A16sTx6^() z9Ql%&zGJ}k`lf%L5i5b1`4InOtvLP5Q{q}_JgrSnMK9hl@YNfa{zYqC6lfGRw7x;{ zh7+j2iX`DzUF56&IyCr%NT_=1M}ns-157iq6PB&G z&2_|Dfu^)>^RbBZ1q`J0{ij9Iyxb+5EDtup0~Fi?IkcB=O=4gHPN7KhS6y4!kUZQa zBQ(w9!`R1Je+wRevT`KBt8I~RFA!FeufAiEaIBdmIwfD%hPqLM_Y5dYbrH=GIn{?G zsbG4wP12v(u#4MdwQWBm-T-E2pbfGbMsbfDQlpA?VTAPm0CA14MQXyQ;Tv+o)Nyt3 z4*4k-7O=C7l6Xul%BG7O@_-Pfs9j2|gw{=Lj&=PWajm^WVn|C0!3enM(j(zZh1%E~-H?8DJ1 zA~6rK*rk2gvj<)=W&S;|%N6?D;8pU0VcDgnGL^8nm#ixv*$-3^wryoW;X>I-vR2gN ziUN3^J*e*_;2rcrQZKap(pUgr8Ll1zTSb><39JFT#Jc^tyb%5A5SuSBCs1^O>*#QlC8eQaJ?>46P8 z{2nO%yLfQMN<<%WW$Cb*+WhE0h7qW}=|aaj+xC8cEbkP``<4}g@>dJ@i|iyiO0Yij40mM(XcsT$3W*B(0QR2i|hkm#-bmQ z=9ql)1K0^dFTXBH_WL~LWP-7Kk{33* zF4zerhUQ6TUpjn`U+6gjyTS9w*_DOoWmdFHl5e_{g9>`V;dTecDEPRZH3%P{Gh&8= zCPH{vDz`}}0wNZ%@o27^pD3JYW-zKZ*|)-*FjoHG2A}#;x?5dw#BpUA*hS(V)IG4f zN{Lx%4Uow4EH$69Z8-XqVe7V3 zNBzJ81pkZh)PV(T0>yHA2ll%DUO?L=TUb2bxM3u(MNIH5-;IE_T?yyum6DK^} zN0GdAXEq`#;T+81dCu$61F-keJTpeP*d?E)KmN89n~&^as=&o^@@nG1zS&&6WI?l= zunsNxT)+t^5RBMKc3=6&z}<5Myb%F!DU+o2*{&N7I?>+#@@5zF+y0 zLb7SP;GwEQzioRe=6tdnao{5vCkUb4mnCzz``ARoB0_mw>Ad$p<@I@L8kTNRaNIQnzsM>ChJ zi{__)%#_bEPx~rJnBqr!E|$A3-VIE8IC5x!gUBtD9lOP>WhX21s9jzJgL55|>Fn<`LbV}p6yQ++@K z08f2j9ow`|oNA71WwIF$YRRGp(k>lZx5GVeS4}K5`9GJeKZ$4d!uqpKvi|5#C*ci0 z*ncR!Mu^<>`o@QF$FBJ=3y>W>`g(MXXh!c|0=s|zb?}{8Du6B+i2lzI_3+!+SzCGD zzhjljBrDL(8m!-0j5)?uaSb?&|FjA1IFiga!KW;#Dvs}kO-c^0iM&CM&-FEc`G7R0 zYQnB#j)O+a%v=9C95xhSA#T{Iu1u;|d5wYXNUt`5?0;&sN@ptj13B%F(u*niz zG}&ay2U0u&7A~~JX#QT|`Lh?R6krld3a%@!16F`EWy&*oF068;c7An%7=3P-MsaER zaP&=BAIjE=7`F&LXzOTGd5GmuYt?vEts~3h!WkOlakCZic;2i9%!UC^&tm9tF{?Y{ z-~$tmJRPBHxqLWMk0ZUM2uF`aayFWw<5WYtrfi99_)KhT$b42S6rLqar|3QkU1Jxb z@uqJmeAMI9KBzmmDofk+UG(Cx6yaK~xTV!w$`=W1sGsI{KN2W%s@G&P1dG;ZSkYYUE3o9Gx&Wy*2RfZGw;NwuXs9WvN z&KDjyuW40+Bc9V{9g?9``OuQR&%x72FU!LghB_Z8;tv`| z2s_TdDl*L0Ctij2E2~wWlZARt@>5L9q>wT^9==UiqLCqkKg+uW=>9A(Bm;1}eTNx3 ztM#?8R;$Dl(@_^$tyDVJLp7|1MMAxQzVP_DYQz;M#5c*eTL$w(S*=V1@t1K@-QA1T z8y@QW6NUV<6&sDdfoSF+_(U62tyW)Ft2V6ED)X|Cvz8)k;z-q61mxB{`#^NmU`3hQ z-&Tfss(A(fT{M39&tmTWqhK0g_L7eo3-&>ohx5$A`iYp>6V_nf5xysj9)op|;(Fys z@-%Z?^I0{Mg1G@>!a>K2U0)My(a)w<74ve> za_kV`9}8CTJZa@Hm&XflUMK$tbKgDi6UY(%r-v9D9L%x&55yZXWskYM9kbtw9tQ&) zAV<=|;lVwkA)CBM?!uk7dO9_`L<9U+O_0M#Vn*~l;oZJPydH>}gV_ZOdN)wCUP8G{ z0?LJ*jXtcVUDQ$g^FX;UkP=A3R!LYoMZf_G6ZNxf^Jj@L}3i$_O+j5{L(oMoUJsAZ!V-v8x(fV~3 zGQ()Wiv5m8c%?7q^8)5OTm_@c@I_bNQfA^VafWjOe?mNK1vd7oW3vhS`y=AqY?BJH z8?a-h=vYYwFXIYbMI2s4Jhg(mml1^jygpFz5UvkYlraMpr9Y%M>D0kgg?ZpNPQ>sM z#xX|9NhX^mo2j1m=b(hCy1v4o$KG%cP!}9lK=QJqD9fer_nZznj3nYM@S0UCCJ9f$ z1H&MU1cHg`s<_06s1iE=RH43)YG(j@L_&4lE6kH(E>Fo-Nh5J9eAEXDYZ>=5UTGZe z=10`-ZcFBS!7!m{L@Y6Na`p8wsj+Ed9zp^!!hHSVNVf#&duU*M& zJPDyZ7b|IRdLD%4=7G2`mI*Sga)J`}YEG+~K=HHXT6Th_d5(|Ap78d2O2~>nZ4qLp z?5s*W#%)hMCfla%psz8b^t%$qNZ&99jIDpNudBDzmpIxWEw6TH3);j^`wR7jj--Nd zgEiN?!>mTqbZgXPA=fBEjfmt0YrcjF5ku*x;6!G)QOIpi!bmCSL@DPH!FTM4wgI30 z@1ph_w%v;a55RN z4{oa8C)~s;N4u#Wuy)=rwFL1;S`k(5;nQQK^d+i?PUmeAqyl~;`8Z0brnwPqg*Ld|Qn6O>e}B6bG_83)F8scXdWtT{h2H_L z)iQ?8Smdl#e-7K5#uM+)+wfeu7W2BMIUD{#xwJQS%l4)U%5Da0y`~xa%e`z!1@gY2DK`uX{4OybmzsSzK6i0^K;VJ z$wMPioACDt{g_W~$>2vhb<#+}Dz-?@zl3=4(BmN*6@JJqeMk*Wjg={y>h}l727+Qi#iqSn>PQo*nay5c%?&)%BTJ+dwwxBmK79kA2`J4iAB1BoQ9H?tKCKOQUO5x2zWGPQ+d5^!UJoz>i7 z{kOD0PcdMqSG(tfkCvnb@^*+s*W4uLCaIULRAP=Mt7Sd zmAkR6Pu$d|ZY+WHKaMv&C+B(i@}@QG8lXKBh6b5wng&ONsaChL)9$EDJ`Vqe{pbPO zBxvmnZas1(-r9I!hv?=rFmIDY9xvRDGkK;mz;>~jh;Ww426klHgT%ZF<|+v%BlF}z z?>--~8n|cW&y2txUY@B4z7{qEm(O;oGE+lwVY|Kz>rV-vhIrp;or6)wAY-LifkyS=zjC)7sw7`hW3ZSNGO@AG_0Y=#EW~Xfr=uqnqvy4a63Y3s%E;N%^ zpL@4sL=i(Ht!Rwxmx26gKbJfy7vjlZVD(>)x?Z1N2+RTdOs;VG{CcpJVkPsC_e>t7 zYKJ-+Z5S?*a=9mvFpc!Boyyo<=9xQ%ADt_dN_j{jF~I$>mY zw)8|BN|1?IeDZ`TLD{qnlJS(s0%8X&iw)>Gqf@Xb>A_6T6}ftC<_enCsLGuDD z*)Wevbd?(#IpLSk7?RwS3%SYW=eDK#xa~T>UigFbq<|;I=+igMNJTZkfpHl`!T;pQsq;WAB7Fe??;GP*si3_F%Ir4!VwA@LCv%{Qc?~ zaGhid25`P0eZ^yl+d}zu1rLk!W~U+-uyDKz$du!S9_pRqyrPBZCwCNOqP70~_Q zp44MC8>S zW0W4Mg^^$Y*dwyD35m3pohLlkW5=ikheeAGYl}u$fwAnuoYD#(54xVsE5T^DpBaok zBr37uJo(i@CN4aQgD*4Yb&6^6^mVGO=7o0$_h7zeY!q>ET6W$o4-JKI`5e{kwCp|N z(b=)9hesoPbtS#w(hOk>+v9zhzqXKGf(M-#%E7 z3Sd!+eF;Sb%R!s`v3p}(uWBwdOoVov%ijT?I3^<-U&PL45s~SrI7*5>a{pk>(8wUM zi2t6n$QB`zc1`pZRQCI7D%UJD1uYv4Q4(y%pbeH%YNIsaLT?fDa5mtPsgdz`dJ?M``(CFWcZW@Y7rxox9 znwCwtEVp>{-W;DBb^6T+g)sUYu`N(L%z<|u>VLMGe}(QXHwYeJV6g@b_{s)}fshK+H#?GpI_}gWB--R(H?~4YS_i_XK;@IKOpIA?-lCK9xJy3 z8FFkLy(=MT+rH69@9G5;C_TRvBQIT;fjpUv{NU&i-Rpu+9?9b+iiFeuRqk7ngyM53 zLeg5W8%#zdD3Wnj1EH|GblaEuV?X4nMV=o?7Qxs%*5cgd|4)5(k7%~DIe*3f`@S@* z7%&-9iF?1c;YOBe|;zsLTa{dH*Z zmHp6#kS&U8m6)i|M;b;WW+Ua2&W}S5Q}F!JMU<)!Y!^ME-f$!O2iSV1h0>&vb$eV5 z)n&UV$5i?9jj8&f>Q{XumQam+vevNVr1*sSv$ZO(e5S1bL&ZkY|K@CToN3Eh` z!9l0WOFH2zQP=P!9{Pakfndy*`UA#>{8y;`X=nFj+o<2EfcsFpTlu3H3$U^_#KuE> zd271@V}CKeNA3}#1H+02xwq{qyKH8VGy@Z`?_ClE$0yL|3#As3p0hNyCrJ^M@`4xZ z=40JeaRrxFWM8OOAJkjEjea?F!1ZDs2hD+e?u*qQ;JvB!>3r;st?i4YHys~Vzp7}^ zTO9ni(Z3DJn-^c(#5F@F$>0h!RIrr0ZjQC<0t|N8c?}kIrBGyV0?Bn|VOlT+njF^XUNNmC?U?O)Qn&|S5 zX2>+fkTyq(OvbMeCxL7$NzxU)Sm}QT{ksgZojMy;NoC*yH7#u>ooKSKo!YdzTQ#u72%3OMttx*RNg78?w3n_hrjnNn?O# zM9ip@n0-04n{k+HEnZOUjFqtrmS`&1uTd^LBvL9>uov^FMg@;);(~}5KJI-)(nd{j zDZIpqnX-w^N?BjBNnjDj-^IGAw|cKl>b;+=Rp-e1PjIVUv}b5>?KHMHsg0jP8*_oh*AC;CkksjD ztsELfh^x2yJbkyxACt3{fiLPtfPYx!FjN>(p z7r%JU71xqg-;N#LM~V?Zr0bi(0$@or*1FurT4!_JDU5)6Q%m)HtiWT1dj|E*HT;vV z-F0t{QRbP5u3;-8y~$5IU0{f`3`E)^{k1?~O+@sBt;XX< z>q+CiE`6)c`+Vu=qBD!;hQHuf(G>oAy*1HT5RP#S!#}`GW8`z#hmwH%mzhlkD(Hcn zYze=mK3zC<<1gYSDGmftoEU zwFrCOySqqx^oNOL6?x)(HKhL{%tZ@@hAt*l4OU}qbB$mtV65<= z2roF9Yzn;Kroamh5#C>f+_V(+%F2MO04ouQZ)=}{{~PrNkeAki*;GfKaQWD|Y`p<) zaCd+0dGVzh)Wb40N?c^Vy>hjP#n^ExS`m#M(Rk)^OcUvZ=J0yNo4FQ6hPl$n%lbT$i9(|ey1(ysrJ>*bR-V(qWlrsG#;=Mb~GS>)^m$7t7N!+!-ZNI;OnmXe~Ke~C-4Yrh7& zp9|83!Y+b|`+whCKUjoVq9~8S<7%i=&RJueZ}K=Bs}n=9s||H8gyZ8quKA|A_O0M( zXX4db$0au1<9rdU?akGfYELS3r@yZ6c2C)Ds&?%zuKv2N+5KAGYWIV6+E7M)m%F?^ zrTVq{)wt(%Pu^YPzFa@Xy$@rc)Ynp{o}vu=_}Xum|K!&ApmwD3fmVRtl4?o4k1UnT zrIuj!-iWTa-r(1_s`mBN>Ad*^?iD@N?_zvqB32oVGu2-GK8gaY+&d?v--nhl_tz`E zE5NjE_Hn+{T4nPmJK;&_xm1sPc7+#fshzRtJ^gi;cE(m`t4sDM&6WCF^CZoZ%10s5 z0srx5rPK9yj6@+?eZ#S!4Sd^97lSqQ&qJDhgoWGh)&qIDW5Du zP(nihsB+cwCq-k<`(j$s?)<68-G;$?@`tBu`ByrkEZN%VjafpdSCg2#{1SmKCr8vAG685;X&h=_4jSMoO0iK zNLS2BQP0gczAx&N_Pd&0*+9%(jXpJecW83q704uv8DCx@>?B>U5H;O+Dq~dFo06Sa zh$i7I0lF8O?XE@N8CvX%)Hx+dBT}6Ol-8B#-9yUI7++TH*E`AMa3fgBVBncM|EMhab*;-x0(a(mk1GQZU#&m%( z?s%G0J-g$}pKMb>i=GUNhkQT0&u!C4s<0AQAnhIZh*Qjo*wtFxOsIk115C&TzfoZV zwt?1qAa<>U{JjfUiW$J}eu)2y{>8F(jNHTGZ_JJPiXgB`5?1q_^c@#FsyxStzpELw zT7z7t+BZt^j`e69h#=j zu9!5SKJ(&kLUG80pF@kD#s65?dd~U;JiB3G;cE`;<_6paWo7uPB#rOIGHWQ$pM6WF z?#H(l+fP9sdY~*9Qps}2j5NCyW3DXQ=>TT4@>ydhqK0Bv_exTofKZ)LzQ!L`&PUKJ3QbcgV9ORDLP8qsbIuwl|nqv)^GK=)#(@|iFz%RJy38@0NXxnPwrz4Pj*&A)^{G+JMeW(_D1Xv$z}LJm;YEIVZ}Q)p36km7OaT zosne5V4UOn6PTSpjVw(gE`F|G7XNYiE-CIqs;SPkbwP`kaPYscNw2AuItbtfXp+zG_O_}J89yc`YQTvxu^wbW%5b`)3#oZS17WLb*| z-(dG*_4GQubvv8?xg6M(6Jq$L>6S^N@50wgucVbBCO-gz(+$5?4B8y$L7YL9NUS z6gkY`(>MENunM!Vnv#JS3ew z62x7-qW=l~0oPd|PdxeN?jr11u%GO_5`FS|AAacz=-CtE!wsK8B1aAlw`^2kZZQ2U zhM*t06Y*PM!Cd`7!UcU;E+Z69E?)+llDbnZRHDAul`lov%A`E0Rqw#N(>U6*t#*~J zJ0Z&3@D^^NXl?Vjnjn=MS-h=no%2N;z2Mv) z#VyM&b-w75&3(~ns$5eEu5RmrnzD^+dTM>l zRg5qS_kq$x+!5|pea4*!?-(NCT>M3AU2I3?S(@5T*o|ED1mYjL8vT0M2<>_nb}7of z(uXeoVnl6rTAE>JKb6r`_>IhQV|!D3rw7|8|hwkcU1NJ!S(Hi?pSR^lyP~M9f+-m z&1`lJ{+|}z2I>is?serwSmk~%vS3NchXhSC=rUnt&*u_9N~D;v%?w~ov}HrO-Q=eI zZLD5?EY-`TAaPG6VJ5zmqwAp2k`E3QU~$ed8F|>z8tg^4cBbpf)e?_Ns&EANG6Q8B z@dhPBJmyx~rCEgsAkWHq6p+0whlgG2Ck{+@GA_(}bL<^J1qc7JS~#~50y zq0)^NA8I1PNNA7Rh=QWo%qXV7=C3jEO8qop@#f@NsA$!5YxOy*@3nYg~;N%3ynE5h%+ z_*;d)C-7H{zcmdbnruyE0cX27*U}K8WVacxgB~NC9D??ZQ#X7hPGxkSV~~1Nz^}2` z&I)>&5pp*KZ^RLP;i}^|P3lz5xiG`d?~i9?Q@|p4>6GSmajE(K!MZE2i+98EaQNO2#mglaFUuEmoONmc#huIR>x0&YQ19 zL}f|eCh_I`^{E}|J#J<$0Z(UuPT8a40mR^mjiLNmr zRTDfLfuvhGY-rXr?8bbd%-QYSU8l_3UA+$}Qhnb=Y}Z(%0cU^Yqk&Pt;OrBBVg?2$ zoyD$G*_i2(9fLQgT}Sww9hxAEsIRcTWhq-S58Wdq^iFM1gt`!;IDQNp0waVnv(*YM za~AA`e-<+vGFxLk^+{;SGh34oL0})sFYz~M3jDfeFdb*-% z1;Y8RxQm(at)p38Qv+LoHaSEkN%a#}g{eVAMf{GXoS;jgCmG@D&K5|b=w;e{;yw0) z4yvyjAHEM(pV<2FkDYtOM2P|6{7yq_OF6Lvx2#jOJVd*F?iWkZ|LiB%qSrx7qH0cV zVg-XNaRhpz8IgUm^-YG>?mBNBY&|QC$2+id)Hk<6CxIDV6OVTLxL+pA<>P=@efXxX z<>P*aNoepq8hn(z>t7dNvy*0fZEz|ON%62gu%66UZLpr)1)U9;26p-{WWu8m45&MG zEoiT7SSW;9H>NgZ9LsD?-JaBOm=9vV>;hU)<9x%{Ue)5y-c}FY_^0M1S=?!z_wV9> z!2rw;SxGKOXASn@SMATU{8L{M6P~zpf<{?HGH*{jfGnZLp*LsPFcm z@Amwx=mPPV{i7>W@=%0V?MjS4`$HF~S5cpm2dPAiZEjGBHu(wKBzB$+i&kcHEZ-cI z+~~JmnA)0Jp6MCuBiriK)|OJr^M+X|aX?HAQa>;qi}elaDFKDybaNFQjqn8(+A||V zsoQ}e+9I*MVr^xtEnpOim9+)ZOv?j<@CPKHDw=1=wo)Lxf1a_{idLqY&-B(pLanJf z;opbyACh`WVqgis7dnU>XdU9ZCg0LP6bOaqu{+|Cp2_qsfNo-Ht4Dk>eF{BkPV|!< za7738vPtkIWJb_8R4Ft{RW;y*`fN`m5RZ#6Pers#X{h!3aty0=i>1 zaFFue7eB?*7^~SdtDYc)0qP*LmE!ZQwyz4cR8eHY#n{;t1ezW>sdAi|+U$eZ-RqD_ zm%56SwlnD4jHBaS#1LXs{zqu9+Pw-kYi`Xtzo zkYf%kdXIFelz4s>W)X@P^Uv#M{7!97ZkZsYo{P1v`~In|t6j;*^9Pu03;tF+^`WUP z?YBx`+CIfkZNigIHrUzDhSG!$!=p0h2J~IJj0wOI$udTP z!)Z-0C8W==1`;#w2~G^zGv?ur5%R+LjJt#OkP|T{Hf1abEY4UIoC!~x+-zdw&dqk< zc%F1TFMBSI9n!HQdj^gdNXHAZr{Q?9bi6n_1IKqs$9H90a9kuE7iFj6c$IX#Dti=; z!QX}ai?aCi`uA+1nvQou%<%j#Z}3oSQu zfK|}Fb~Ac)cpA_nt2e$ctst-Y4b3C}OHxT(ylZVPub;v7e;_Y&y$ngE43f%gLynaF z&RpIA2Jdk6yFq=Zoxk*tSg&{NxO2eqI@UhuZC-u-rGHMBG`qKD7wBR4)@1(bzD~?dRB(4#i2UWQQHkpIB1`?rpi+geYtKUj|Vv}6ITu%U|$MWg=jDV-JbETQHZ+x9?CeUEC(>EHr? zScND*@U3V-DIQV<<571%$SLb?ok3qK=|A?Qza=K_H(|X^4{D^y$1)oeI0pTJf%z`l zK4kQJA&vH89=VkZ>?o^${-b~A@~M=|r@&O(S%t9qI^tv^y79;$wWSWYfJ8)Dodl`Z z4h_f@Fa`>X6heg`Z_+Hg^eR>M@67l!5`uobd8rRxSy}LTt+b`oh&CgWej_^Zdv=C;>Sb`i|99Fc zK3hr#b`Un>jcBrzCX6&_eXu<})&`wqtAgijqxg6*FU@nyUGi@BAZggYfrnNf_TSvJ zSQKETAWNLc?e2w}x~ZJ%@No9Gk@HtFLtw3h{KPMm^&Gp8u|&#$15Wq8D_T(nPV65n(`v~4GH+PH<7IM=e1$IKPJ=pnq<6YN~!=sBRB5Y-r|wj_iy zwoqK2IELc##4{@VXBmpiGm0Ue?NlZfm4~nnOvYb=pM075_3->gL{VJfl7nYM?q;Cv zO)y(r@qCl`I%LP?SYtn}7(L)#bXSnPR#Fi{K*2WvUv*T>HZac`;eV7MvmqMP7VyWW z33J8C{9oFgu2ccuPazdNM2zTl@848lbzjTQ5zhA_u5bcHVu}w~Hpp|Du$rGTUN%11 z&SV}v&dq!sQop|FxKSOF=lt)hJKCA)NHhDmA>E7?uym9^DaKWN8<}~H{HxH@strdL zxb!I@m(drFHX`D{MJITn(v#5}4UTUkI-kR(KB6`zTbT53Bl0j~R-?ahuDgJaBXq+W z-$IwOWHHv^jp^C&UvVxs`W%%qdyL(cVkjr`b2_p+;vO9-unJ4ivxEE$3NSJ~zgD`Q zN?}72_<6iuV%H^YF5bU0Qpe^*sxQ`&9ax^n0Yi5s^0zA$>*9RY+Wwu)^nW5wa?GYH zE<+@s{WZ|>k#5z?Cp`FFO65*5z@eOeFo;0+~85fP;x|$xQ#&D zu37R8#z-ahmr@F`!YrS{1w25Y$>FIdwbzPJUY|K(&J{y1TyOa_0JUv!U}@F)Yz4N&-xJUni&?z()Y z{73M1n6?XE&ShJ(kfWaCpz-V&YXVkY6PBsiplqf##M!KUoaJa*63SWwM&fOol`}iW znFM*lC_VvSp4^8B&uYYIWOUMdHs4@p$so5X>~FQpXEN40QRaN4;(-d;%=IZ0^G$r3 zIX>_v#|%OrL^^S_Tiau8GGMCN#$>QX1jVBL@V^2klo5_dZKu7&anyQmxHZ!pkwb2~ z)mp(?4^*HIt;eo1_rC%*z>5{jmjId1$b;X&OF)I%REEBZ+HT0aY_mz&d_DvZ7rDX^ z;D8{jcLN2_ER;%XqT1W~N;qDHh%K1AY1gIJpav2s?ZbUTosa5JF(P0>1QP>h#Jl^bjxwa2 z5La2MAw)J%{AnB;8V!5HIJC1HR@~d^XZ5N3AJ-rcCRKXo!y$II47I61Y))#sRN(Yb z#%Y#+rvqLB{lSNHs{csGwLXur#7?V)olQ?^)iNv93Q8jzD_FV?rO9WORZ!bVv)j|~ zr9-aVLHW6{RS(~AYZC$NgEn$=>-+ZK8`5*Zf@jnig!e1Ra2rFyj z$(I6eu}W_liIw9H=^dqyj1?x}$ytGeVZEB(aX&bWzl$u3NPOUU#~NkE8Hd#py70(> zM`C%Ik(Ysq)vYl2k^ka$u;T~WR$y`x4uGg1fR|~GL+>1 zYlJaT?_{--Gzp|c3GmM+!JNTri-G?6HX;b;!E-$_G@nmf{B7iGfzSk+a1HeFa&C<9 z;JJH!3?dkw0hT_UpC>Flr{c|_QT}8pPw>w`Dw-|2e3ZL3fOFu6K7#*cI<)i!z*D9Q zDTA?Rm&SNBmdz7Bdww?1XsosuKEX>*JkEf5SjGr4=C+qk#UlHWCtU@usftgE^=EwI z7KcS6gZC*nmvnnCspSGE=jN$GjbfR(Q7m=Dbbic?CA4;r{}}t`a+UgYzF+1_be$|; zQLdYE@VL$r7qa+bSDMOIq1ch$x1yX4QS9Z_n^#vc;Q;Fv&jB~tE(-aF5wmjF@doi+ z!P?C;vg`8)5DhNFyu6*wG9F*OxumK=ykKq2&poc?yIn1t=OFgfN9%n<1L6Ao3|wp3 z+>8`=+)B~1*^W3m_9KjCM*8vsW;}a!-sS@1f)z~qS|gh^JYn4Amn*IZ!N{8~pORA6 zTw1cLr1a~c{av^CK~lvcFgj$fc6Evj&>5?pMxL&~Us}R+Yu$8is@1wzyO1ui#EEp- zoub@Ayv`KqGmakxG-KZ|__DJZi^3frN~wJkG04hc%l6?{9a@qaJ1TLRfbC*z-v$%? zABb|`35uKr&Wd-VM}QvBA-yW!JC*&Xum4Q4ocbl8r5tF*J`0wA#t z)o4S`*~mZep_!)m(AE1by1gcfkdKRi9$WjtGvof?0(1VYlTIe=4iVKLLFa zdy>tqScEpsX7h~3ibY^fScKVr{%Br{h-D{%p^4{p{v@Dg`rx(AY$2A4>(Mj7V~6Yi z2rX4_dA)JX#tdIee!Rp0LD5lL^3}bh838r|8Wcz@^RGwe9V5wQoD>I*eHH!-EMr+E zqys5R`!Di`7>>RRymjo}IN|L8JH#Q?|RBBj;v8A_&H~o$+H9WrWt1nT%QyN>sTNqW@Ull&%sQc65w3V z?Dm2I@XNkgidk{2%5df|bQV2>5qF#hZr?5K$W z+6#Nb3H%3VnRK+@e6gI(xd;#X7&n9A2(=gbH-9<84iL|dy#EBl=Dc83XFF_*ozWn% zCou3WmS-a-9`GO3?!*nRs~}wdfZ;%85Pqr&5Xj!L~&T%$+Y(ejB-GK!*0| z2f{8lYl_PVsamwh`bjsi2|u*E8K@!KI-wX>bBmS5mJ zyX9xBd(c%y7kuOh*loCc6R~AEdOZ%+HJaf^4Z={>8udmA7Q< zegaSc#5eNM_r|64#7QxbzTUdo1V5WAOAFeEu3g(&U@Zf$#*~Ea;VJT%`pBUlEJ#a5Qb0a`^rCG}=;K7fTtlvs8-zYL|ytGi(8n7K|9_H=mBxuK*?>#+Da& zKhin+e>AMHLos$~a{6o^JEXA0gZoh(0{2E}taQG@#fHiYRunJ0)RfVyrsxbAJhkQ+ zA=szvcgTSAlEr6V+`dY*nCb4y0`J1aQyH*4y+`+zs(xM-KYJB?3qsqA3*7D0OTZ~p zLBA9eL8zuORUA=NvDOd621U}K;;Its|L}~_QxPo?J&Wy|6}opkF|T;RhQHlD5gL{p za6^6D^%CtaY^3`b1HbK2h1-E;IhbV(y%Zh^ug2K*-}D)z>wzpiuHVZg*iK66xAbWX zlPNk>&KlQtu)3~E=@_~ip}gP!QeFtJ|EycruFkBkc=v~TdrFJ4%^aPHUO)3^nYViV zgkJ+I+%#lR`_)ReS%yq17qzlZ^dx7xBc$rqM>0inn7S}pEfSbKm@Lb9) z#mqR2Go@_rVbRH8B`I2%@_ zIJgZa$Qu<+%Dsg6+T(^id{uprMWiTqDYuuI_-(`*KEUq?$-T?57Cjz*40^(+GVeW0 znw<8!Ul%S<(>b`XBYvx^%@wXCBn#KSJZXO162wh)8{hAbk6&XPH~7@eR8tnO@NNM* zhU3B!O_X#$GXic`M_s4AGq26rQT+mt;{DMT-)Hkjs#RX%rTO&6g}O)`Sr-UTom3F1 zUR(HL41sPZ^c!RD*vVSgl@zLQwYwsL}M#h+?XBmvmN!zMXQsU z_H~fkw{dK5`>>7k>=>web1iZ#;0Y;qH{Z-Fy#^oU5B@o+mIj0xeBJCoO*uOga#UH( zx^({a_Ti{w$mpZFl*ZmMV65i4s6857tcOERBS{u{E|NPAb+gcD zkaSV7kn3VBkT4MC^CPqY$r|V{b{S^6YsO!tz9c%Gvd|dpLzxK~eBLcQ@XcXX!pz5F zKZpelU#VrO;QBcwrn&X}*S@D+qXo4pEx2r8e+6uX&~1H$7%n*5@=YWXT_9?TXkDM` z{7}qYr%vwz_wwb)P&Ajc05xjqKZBi-So4rzV(1slXNUtT+ok~j6jt_zAl4+UkFhNe z^r!r88#DFpfLBb++AB^nb3z)|s`g-BPU3Sm+cBqhd{6fvA*>*FNQ&MOancpcfjE!L z`K@?I)_gGj&(aP@4`07WoZ^`0Up6ow0(4Yo)0u3C)_L2JZ^&h&h!8iN`nlGm>G}9d<-yeySzNf znD+sh@IlUQNbgpEgSZQRWk9(BdpJrM)2GJB9ET`qS^VYbpN26;c(ZGiFnpG)R3ZNa zu9e{s8)I*Nr=YLS-=@SqTV4I3al<1gm6>ODR=!u6C|hBi{76%~Mgwad;@DYWW%wwE zVitdt125T}R9|EVF-%2%z3~x)O&g>$GtQ_)r^VB-LTXO+O1jovv#nBEx_c%R+0l$W z{7LNbKL8$y5k7NI*|u?8qB2!}(s*cFs_dk(f7>Y|kiC#0)E(##k{`+fctwu0wsz=a20M5)__kYD<4~#?Vp8$48FiX+yRC`S4RRFqb21qL9z|RCr_+mwy-C za1(5Q(zkz_b6+S{GSq=J<%!1p@{^DRwD0lHl^+B?L%x3kUxIJ^o$|+LI?9WcOHU(u zCF;H4th`b#B*>ZmUGgusS+;SFzTIWpSVTssYu_VkJHfsfOqC}pPa09$sa$L6f|EvB zt0#ZTf0Xsypz#>VcvRM|!LR&NrLr!OyuoC_%aMOxlZ95GwJ*XKK@F4vYe{uc>2)Z5 zKq`HJS_VgmR8+_|6TX$rYA63QC)+p?D59<$wxuQi`QE8u&HDf;V|p9XgVHV$<7U0y z90!)F9}QIa4lZ|pWoPz?ojF$Du$9|VP)!_m^o!l*yEN`9-c^IC>pWMn$SqDXR4jV$ z;fh6_+ba-7=nGs!ZZke9_HLuy+b~!l7*`z6HFjO!ZtZi+ORx7G= z?MmYlOh!qdU341uiptJ*%rv_e<{o$QpBTN6yExQzYdd108=zlmXct#iX#6a^DJ+XI zvuQte8AL4uO`KLc#2DJdQTwaw-|N@1B!f-qrg$Sig}1AnIf@9!Um({{`LcyF@Psf4 z;{s29mCukAKODX9#&0Q={TOz|V0y^z*^p@LDTQY-IQQw?v@y|WDr0~KVa;;LTr$X9 z6!%HegCn*X&38#hnDNY>;b_fp8tokxt*nggz{&5YU0jQjuLj2&t3f^0oaooU>Z2)v zMI?9GrIZr&B~HzN?RJm&MGnpQY#um~aP4?I&Hc+3>H|vb@aAI&B^$8AU$Rg-z7b(E z{ux00O#6_LR)$w_^cLpmA>%9fKiWr(rr+4<3$xMkkjD^@_z%bN`}lD5jpLbLi?Hj| zsbUg%GQU&2WS?~grL33)$@hyI>>)K&KGh{PG+*@Y4bc7W~b2(BLiCy(aoYK|H zk<}4-znTN$xq?=f*p8K*eW&8ixWnMZI+lM5bva<(h*)^RVhd{h9cU)#+!Fh?YDML zdSY7$S~F+`3o@@+!w)D=CHHaJSM|%4%!OPCBM2N~XU83j1^YyEC)L|1p0K&`0q9)tebiqdvpnR!@`?MNH2SI+#Gg7(hEQ8uw~ftq)Efhp z3@q?SZEnxMBk)HPwIiGUM?90_ly^&|+_b`|qnfd=tBgoF?#`#{^4^wB*a@$v6*^^; zoBuc^Wj*TJqX`es(Oi;g5<*LEwZVz2)CM#v*gVZ84*iX!ox1Bs7hc9bgL(qIqHnUZ zsC+M>d^^#mUm0HY9R}Ad7q-jf*r7Dkw&m-CFN*R`zTIvNr*&RIacOibDDssymIO;>hF-73KNB-wQDmm@jp1(po>O&Wy<{O9i8QM^XXO-$)*@9u>}ulZ&fXoLiSEvH&q$xGQic&l zcv@`>W4#&u_3*lj#1%OH;5U&m5v@0?yr8y0G`cA#lcxvkx1|w?sWP49Yft;|`GE%L zD@Ypnlly2`nV<~lT8_dd4-Pzwu8BB3bRMl&CybTV)TU}uJ=_ydihCMTbp@Be9f+u) z%Pyq?FW5-G1y71i_)Wq2UivM-UpcOCd{TV2f%Gv?ik`M7#b@lFi4Nc>7vOIm{)!uZ z9XcYe?$mle6E}6bYqiaz8q`nVjU1zMTspxZhjhyQR}0ko2qpHa)&k-*_Kvd6!uA+oFVlJE!3wEJi2wJ!{n9-tKEcew z4l{g+e{)ldG+Y8OD#1S#QlCnK*Y3@zdYCnX0kc8Zm>SAQKN>Bl&Vi}4iLoYxwB8f7 zTTxavo!+Q#Y}xpkIMt1Q4n{>vqXQE*Yt?&*>79B|9sDdZq@!K%AXY#tz?=O2qVW$B&73A?^B3 zi_44oPP%$0_;oLFDp}xC%E?M&6MBugyt2iVs7Q>f&v#$ZR4c*-dM9);8qa6q;?B#F zJA`;Ic!>PBb1gvJhgkk>Fs@k<0vA;0r~MqOQE1}soIImz{6UT9a>OENS}Qsd;eC8L zk|wnI=tvPR)O`~<7A;2Zmm?ztqmPchiL^%<>vt(b6-T7i^kw{)StQPOz7R3h`^2@K z@FRh>YjkYHL0jm61@uTr@BOQo;Y3u#!0i%E1v-l{Lw@>mnxNKC2okQu0whHiJXxja zU8s%moj0TJ4kLb4r@n#q|9jm1DP7XL6TNI6y`9SRJ|c;eMvlt;O=MkkXXy4j<^}XX zan1?!iOx>5ch|xhJ%k#R1^nn4(}KsuUzxv4!9KP05RL{bsh6qOmAPW}qao+s2lkIU$R``)Eht1);=v?u(1~?h@UzBae zK6t-@or9Pj82`UBuvsVY-_#t9zB&}w+$R=yu3Jd`=7~=IKxY}^a6L2;y5T<2)k*r{ zsmw}AKTHd}yN=6xnsG>r4Shkc8)Gp=ED!ajyO*@|UX) z>F$_oz`ICCf4cg^I0u@<92;$A_=;dLeNo0>7VIF{l|UZpS#OmrY17S!1!dPF<^dZ} z*+vI3PgKH3o5qtJo^B+qU@v}KTESSd)0m2lC)xp^Ea>srPlRcIKs{l}pc&qfF=X1! z=zIxFM)Eh|V@U5fmft5DD{e+-43cD)4LKJ1%*TGmACo)arC8nqohLJ+uI(qV^fTt) zT~{~6<7rjH9j;S#F{CBQ$H@6paO`Mkv z&yp3v^NMzP`e2We34i1+fZqVuEN{6P{pZbCl&n9wy}-oMoaz66D0>s|sLHbq_?$Vj zXPYD}*$A@)$bv9Q*s(GsQMsEXj;EDA*#@mPy1m z0z$Q|R_)gr7R^e=qJjynZ z#BBI`c1+JjHg5qolRIaLqfhWy!P#rz>CSjoc;0Bq8^>Q*Yj<^56I5)^9A$x}f%1iT@8Gc}zql;Dc8^@oqkE@QgJH_N0 zE^XD(bTQtgKd@nMX>~C4*TGUxYo(`zEWgn;(e8-MmIIpl%$ok?(e-gISoegu`iCUT!RUG|@X~Etwe@3NR0GX+cuO~^UBm}L z(v;Cpb9E@>krJ^xa%{y5`=ooP>1#{t;=R{`p_@F=L&~9Uhqhkm-YFpKgnc_K4z%hQ zIiN+X;+XBd#J$@3&5PQ8YN^kF95ydE1J}+MJiC$6wf=;3HfMr2*;@|`!B{Z#MAXyx z87oE{7+X*B?Ht9#0}=KAkPcQ2YwtQh`s_cXS0Ld|!5?L^BZ;>desTfmKLs;-(FfA+0|;DJ_a3H;zh=*plnH@%Nw% z@l>hj6_U|%-5cScly7TY`zd^{Z|AkHiSyGllIp&H zLbdz^9cF&>@b^!kp5x_+5%?@Zj}N2s% ztIk19Hyj%d<@X(IQj4W^`dYb!s{e!v29kk^9dY)aV(J;)fp0E<&m&XnNvd-@uuG5f zAs-e>UhiI|hc)L~FePZINVOf>MfT=9T&70shdU5$vO`*Ez0(U>$i2!>*ZGs`^)yDy zB3-2(kK==&EqA0Vvi^*BZ0%0)ppC3Q;H{PJvhMa8>p%A{zTOv~YoiEWi*ro{KOTOC zWow+DiYfa&mywAHnK(uw_pz~l4))O5rF+3NFh`-r*^~o&r5X4>9p6jqh7)!<&NLu) zd-YhK8!MuarSv6xHHcTZVig)c6_0u~b%?{TTAISYaz4rfvjMeVS4wfibM!mpZ|h6B zz^CH)-r^_5Gqrk}a$4kgCqMotmy_K3ZUx@R;-#K!1=mSy@m?v{s;^CR(frE7+*){J zRGltiRJ9T_Y}vplcU;1#nma9HWB=n+*J|nn2Ut=3!gJAXSDwzNu8pn($L`OCRa*3$ z5@YM)AZle)*XA*;0yQ#%YtdT%t2$Ws{`@Ni7^-(6wnmL>cmINF&zT8n`pGY}bwIcb zzK!@e;v-JRIv>?)le0I$jy6c^dU$r+3!mH=cJda+s1+qw9hUC3#<}+{TDnokw(3%A z$QP;0jj1iN3v0z*?icR7`13-=0@0&AjGj(rNu4ouscvn;_A*zV`W*6Kv)IlUPeOvT zEVaspnEp}&)jk4yPE6lnX(?x{Eo`Fm({O&Kd|tr$2Z21MvGX8W|HszUx(EfLuM~$7 zt5xcbuB~yP7a!Gja|*rh+;e#tg@+{@_)YFI#^>W2c$3dRH?b}P$F}droz9=;&h#!z z5vB{>2Q)A*1eDXyG^lHZ&1<|LY`QaIKUmLMgbi~4$uU&4PHNqQp}!7g%ehBK0T1^G zKcO1=w5(#U;unw+X`urFCNtT!U}SR6irZ*prwEz%|LpZ>I9xgy+eoP|MhY=R)eqZ8ABYTu zud2aS|9#Eqnuz*;diMg!Fb&8BojJmL-mVL{?3w`BJn?;*9jxB{x}Igr@2dCcH|LM8 z5AUO+v6{(N0N}=*zf3p~r#99jCm}1}kl;e^TPJu`=EnZ(!C03rAfQL`a8>MqvFdqe z@>u!$*cx;F=q3YlLeKLhAa=%5JA&nO#MX_k3Lj7GNUx8o;wDe^Va+;AEfH0hj-7VI z**MH;)g`pm-T9YHsj4(%=qv|+t8K!os&18k1#C;RGJ{TqM9Ix+MeDj|h zMx)PmpezLt%xXW{4r4^o{Lq3b8+U;>VLr#cw(ZW^m*OjwQ4UyH>Wl2N*ShmG=V|Q- zw$H#y;wj+R@0=qs@@Y??Z*Mr`>Njun6h!*#1Bvw~3$*8HEgKBwASRnwo984X9yo~% zVvq}*@%7_s$v2}>)FMjkoV~PWp*OE-2(d2{klz&Ng*JQqfl^l~G{q-0FzHY}l_b7QLue6^{Bq>St11V|Vcalej zk9O#5q5Jyc>StSLSB|N7Hq?SOW=_Iz!fbIgo;0bs)C0-D;@Qp5B5QWM4Rtjxo7YyB z;~k6Nr<_TtA5lNqn-qw|XyARNHKPOL>f`HXjJXz^-BVg+fbM^1KHX_kC8RtpB3j^^ z04Hkr{kHZ#dF)g8mvz;IuSMqFavpmbH=b6!B74!iqT?#Lz$MMV z@pK%2lHh6ROqsw0O=t3C&*zD+*k@x$U2mmbiuPFA-)V=v{PG$vw57UP^5~01UYWp7 zu=DFkCLs*4LiaY-^|iPr_Pc9lwqvd5lty(`_$q}-UA;*jQIWUzDtDg#d}f`=JwxKT zZSb5ML?`W7xA&Q_i~{W7L9+)~t$~OpL+ygbPlL`}Fl;CcbrhvA-ksnH&jAD9c<>Xb!qCD8gPk*%FIvCM0GI9e+VWv&aRogeoinY|WuI{1RS6=Po zr#xKHjl2YzK1g}?#_yi5Zv9^3NMSpMsE+BP+rF+2R@36}GfUm{w7>P;sh3tB&kBs^ z2m2I=NQ%+u4(MusE?Youwi4*7;YlDJYrWU!s{?cc8Ws#3)?s%cXnlExK|^iD2QOdbIy3V5&}3%H*c=l$Mx zSq!TIkNDR=3~@%30sIErStmW4H>C+j@JvQD5gLN+L@njthC){OD3Nv1UMXhV$BNa^ z!w`j*r9@4W{F^G$EVKg`LBAWdetW_cNfG!{MQg=RE4C%nG#t%C#>JNCp5c4`+8wPz z24!cf!;sXxifj-ge8i2jTrdE$y8`@`#AZqB)wJA|&;v;u7i3viA@jNuZiBN7hNN4Z zadO~5Un1Cuc9%qq`@58Gjk=A){5B|D{}F0W*HT>jzi#oy#6XZRnI^yH8e)*2&E^70 z;IfV6IAnz(=H1z%VxO>YC^WvG*btZEu8Kaw3Zn&HCY@Kx&;J!N{xq2unig~gci)^9 zFfK@4*cE)?=AFJxgKjouE;l}TK{j&WJYojME2k^?i<{g8WW?DPfh>*-d1%S(ubr?9 z0Fxhwa(;G`pALUrj;33yt1I|-2R|)sigHp1m6RQ^;5_<`ER=-lg?-Z61>0iS>%@)= zoZc&Nd&X99qw$%Izx(h9JZFBbm~Yo)s>FXT*R;@hL0)hf2YlH0WMEp(Ly{TD=AU7Q z>?#(3keSq&j);y$h_%QTyMvzIXwuafTho$at{8 z&Rf*5$8-n(g7!4SE?cIIT*zCZ*{nVzuojtvIrjAb14}ID1I@n~N<1YWZ6_Zq`(L>5 zCG1vvLSQXyi6b$>xbfdE|6FP|F7*=XLE{I00XZPUKKbF$qr>niHz=oTCtZVoC5$Xj zVNP%XbLky^)p2$@-yS;g&*g+~!ulfeQ+Nwuf4&4dZ0@jj;thC#X;mn+Yw$L_xjT68 zjiJ-Sp)b$;Z?yUn_J?*gYDHLedirpP^48vY;(Ymu-@+p>5PB1cQ^Ks5BD#-|(pq2i zifP{A(7VWx_V3WE;6~0`a)4Ci)mu>We)c0d6JX6+`VmC1Yn`R)4Jn~~p>h1;b!v4()lni8o!?4rBZwxPOvdUZ< z#xfp8gf)3p5fAfJWx|Tbsq{~VKO=8IQ!e5QTJ4d>_%RCCq(zg(c%XLg7rB1kT(gVp zgF?+~;=DkobTFW(O~r5B!BIDWaY_FXuzM>w)x~Wk`|}ij@FA_y`Cvx`SEvHkLR@JD zm#Cx(Q1)59YzNFo4Cj6Az9!ymhjsDap|pWJHaFU@!ZtVTach2PrTgCVKzh#DTf6%O zkEh^|vXAy&tWt8DEFKKK`yTl-s1I6!G;4jlbiUz4KB6c-T7JF^Jpmk?CQBpZT)uBl z!)f#(B2Z&mWq&ZTkVe4b&HD!t<3qORA6`lEC34PDAnYyJIkroA#ww{}dz85NRz`vRbZd6S+^=}gCtGf+-e?o_N|N)cn(IZ~{Zl%?F{ zTpwqj%%-#`(xN{RYW+@BK93SH}oRu-t@@@*871sW8 z^@P?d@h7xqj4G2|>B>om8~#EJrHEUCx6BAX8UAX~LPIaB5pNhe0puxiFviFcPNxP=OGYa&PA;Q8 z3w20lD{hbOBl1pk#5g2Jb7<@l;?Co0WNrLh&MlIJT%>8OvjS_dDozJaRG2&XbL@rO zxRv$?v99^VMYmMJX3e9wp6@e3o@}%z6U7`CyfFHvj$= zZ+oH9`yG{S4H5Zk%dMxMto&Dlxl2&&1A9VAIiIWcueP0QNb;V(Y6bpd&l&4!1Gw$a z=Awjokt>kv0N0V84x1!6_|!i0dUMmT9GyKJ`sEplwITV6Mo%S>RjN0ev!65QvcX6*4C`_M_~6z=*5&d#d> zdrMKak9Mnt7!!k`(t*7|H*s0nK0YhMf2b@HHZj5VvwM?YjJ12TTn68+HN_Uk+3|F} zEAI$Ux+4Owl_4Jzr*L%#*IXz6H7}waAwllx!}@Jjc>HViJ-nXJ_OEdlTx|>Eg$6@k z4LAcpP8qW^wJp>`v|oaS7QOQ2&<6Z+4g2p7;No^jJ=V2A2R(><0ef*wD61Z;4Og47 z3ywp50Wiucf^0;4MbXp93YAmz1eF*r?KHB;-YI!=zlf5*wHBoa$lLm@QQ5HoV__gv zH+Xm8dmOM0IAFSiW6Ka3c?Soag*zGUSScq_s^qe30Ozu`|u88e>|?gj_YUR z`s>EX7HZ+Jj9S*04$PSo^$5p(^3w&+aDy^eJDE`ES%0AZRlS+a3Wo_zzqQu@F8V-j zmY4Ke!MBU?5nR9{J}-4Pa>g(l`oYgg#v6u@T>$%o66_CEKypUcD_evkklM^wLp5OE z;HqNl7QmMkc~HZy+){~u>RA-SU4Oj1^J)USk6Xe$#I5F@;?{9%_|5qHJ=ex{;ByVn zxS;$w#PRs{|Nr0DSm^)FeZ#46ubz*ROBlnTURd&;5PPpNli zfWw@g@}kVH&apZ?=L4|)aqIw|vmDQHIr}$`Gjh4_ZUnx`!c|f9DxAk`$$Sv;$kw^lw!(`$q>fx_HzRhiJoLx^^v}RE z0=f5HN$TPBvWFG6kHDe3aQ0uhbLD#cD|b9RWz}aT=exn(4 z6V~@b(wCOf`MhNy)blQf|NryuOkngNIa*Y{eEUbs4c5~6TEzEKj4x#}u9gveF+lKr zy8JQkIA}~p%|+-HNnR`D$AOUJmU8Opyc^)R*eb`iMnR`Z<0-nlkTqP23FJDC0VTNs zJDm<%iP7G(+>pJH?QS6q5Zd}XT>wlXgS0w)?cW;SACQ&o+4VbRGM>u%o zA3-ic1y`d(7G~8^MUBstC%&I+VE438yzD9;EV$;R(nm}8N%vUXrL%y>xd%+dZ_u|g zSO!WPI0d^~k=Iq3_^LF+xD?+MiiN<2zKUE$gaF-+-KA(9&~zD`*}ZN%*kzR6B6y4c zW{d;1dF#43ebV|*D%Ib``g{U>7)kIJS%Oao1Lz1gqs8QSd1I(ayX7kKq$;x$%0BW& zFN(g`^V7XjD|i0kgt=fx;bP$TBz>H+%Z*?Y!Bj*2ognvj68akfEu@ui-}TN;j`-GS zJw%(ljyN7fSdSK?Jz<*xkN4%$9tdoQCx3*=z^a>RUl)BoM1eiSHVYLP+bUpD)MhX% z9ISxdtO61SWC89fIGHlQJgNoD#QWJ-LsxH|maN9b*Lgv~c(jowCmxY6G*hcA zQStD|thE0YB~^fjAQ~K^#dzNtCT>EFlv&tX!T)HaZDF9UjGtLoYO+^L7Y*4>84EZ& z&>5wfV=UmGMXRmDbvcByYjqNq>>~E(qD0QL4cJLbU^8;kA-6O7M>v|y9&P;$Z2X@Q z!@1m&X-BSxmfWH-EF8TRdICpF#I&O;vF42$X!ah@OZ02ID^bH^Uc8HmpNd);`B@`v zZ#86&$(7=;J|Fjo>t*t;NUX*a`HbKC!U!S4B0xTxKUSo-tP+dtzries79;Ik=1Tv= z@QTdH_Eor~Odz^=n|4f&WH?I*Yn?ycUL{>b4Bc#BVM3Ku!SU(S{4Pk1u2QnyT;z=2 zB?*LTudq%Eq%KlsQ;w90R&;v)W=+c61 zM5&twL)_mEj()r84b+)XybpCcn*o!Q)2P}?%vGTYUxtS`!vRZ?#%zj+59raTcM1;qAv(r(k#SX_}_OX{-1ZAkbY%N(%2B6xnIhxx&{0*q2uAb1`56a zzEKY%I%cg)j_QZJZMCY8Xyq}WbTvzc;;W(0Wn|$+>vq}dNHw@B(JW9OReF+HEtm&5 z7FTX7u(6nO(pxVUr+VKj$Ucmu6WRko63@-TzN6)(BJ%YDc0a<3eTDruLj8F@Vps`+}9LQ5Q~hn#de3|TIgM1 z3&VKgI}G!UjpVH!QRlFHrY2Ae%2@6&1I^(-EuUz@|@C5mRn?1L%ilo zS9Q=xjLy*-en* z4d*LoiqCZA=Rec6EdPAD(!&7(LcKuk{{{FfsPw*&G)(VAZ<0_!vu=Wv$Q7;rzuxAh zP@^O4^)LkJi5xh7Zro~gSjD0z=aLTd82Jj8LQhR*FSm!~d|Cs5I)XJ1W5q_RTs5R( zt1}H8UT>SOg&J=ufl8Z+eR4ST)u6nJVcbmeMK*@V4B7^I7JOYBNZU(h&$k`2znu#% z^UAkpA1cpvxTJZ|w@g6tO4cLxu$`?Ac30l=E#>|J&Ks*KKhvIf$BLB?Iph`Do`o1s zFy+}_IGzRjO!BX0BO)>bu>~vqPW0dr`%snlK%3WJ#%KS%!C$(8q_3?b&IBrru=PDA9PbYX>k#dD z2-$Dy;0do=oh|d)3?pY0tWokw}2@5#jGY;0; zS2>1)U*D8tb9Q1y&GtB&OTueZzI~+l$?~1Yqea0L;rM3bb29J*>#=YFW5m9nguWeGc9CCysR89tLUAm0Qg7h<$VojeGw!5X3dAIc7 zKh<40Rz|4KaX>mDgBLh?Cbl0A80`w|vw7ekuaWY>5D1Q4?*@CDpuDK;)*}kU2rklN zW#K#M-kgAW(}zJDqD9rd@6V4nk4Ic0tvX5Ua&xosTIj_-Gw^xw^8S(KEtE&j{yxMu zL#rg)JaLB-3k=pRS?7%MQ|<0N2Nqk_(RRoYMvW~&bRB1EHh&Ym(qps>@?8<$kEBnJ zpVYNA?3HxKc!OjGms9Ra5z$&hCgSp>17yM4ix+4-eYQUhy zA15iyV%M-anq>R@uHB=lHlz(CvHZ>>(ns7OhY|dmvaY{o@y((2vuwx8_!>@bzhw5( zclBGdi_cxNEo`%qPDGA>AYb#eQaqjLu$#R3u!}Co`Zuc&d}B+F6|XJ6{B$_xSAvCx zm{2f_V9Vo8!=W#RIcNvdPtcs#$oz^UMB-Ic!wY>Sba^mgB2X>q;B*z$CnJqvBgo5B%E8(?E1#*fb{c~?F>irhmgaX0Y5=cN$` zC;A0@b!D=>&Ea{vE^l0`%f3|3V1euvTFPR9m~$=iJI=cn`Z?y+5oBp>th6CZfFOip z|6i~CsD~5&o^UoHZ{C&A;z1Lb{AK~A>y)O5CnZJIN$d!bzARc2~_^3w|q z;2zFsU9IU>Yu{Zl+9za8^6?oue~#C^7G7Ayo-9PqBn0@O6Af ztZ#`U-Cl&f|9>Q88iF(kAI%VXOE^Rl4-8{v4p_u6HwebZV%Ydxf<4+Upf8l-qYgzi z;dIqCT_I$aoPo$%Ad*oV?Q5bxP9G$2OA-4VKe49aK4iX7)|`Mp zAAFa&OM%t!G-P^9?-hE4$jB~*f;^-hkfHY$gzs-fOSi5$6tKdFTnIgPWzrkKsd0g0 zo30rYubl zQ#6mihl{+gn~x+87A{hWXpIyZVZlenf%}=myB*s_`IczCOZ7!~6Dug|n|B*s{jN01 z@CM!=d4Y@yZ(K!2Mc1~YIM-F#Q)z}KOI%R;e05z{`Mvg|;?dO#H(xihnA)VP^3!gf z2WoF=S2Krc|=SrHqyEYyL>wKEA2JG8DX^VM1bnj1% zl>bNP=W4WRiW;FtSu-LREP#9U?1g6aaatw7>xgK@UgTFqbXd(~m$qkyVwOi=v$CRG zj7Dw)=*}gC96Z!xvi0Z~e>(a5p=JZE+qI%{<3OzG4$wv{%Qv%YpTd*#*)>`O+J<+-WtxnCIX`jce0cHrs^SMsrR*ImaD z84e!}(Aj6zu5tUX26x_EZ&!QX4{~{&>m})JXyqh(U6i({Cmoo{K5E@I2GMRkdO_=o z^eACd;a!uDMb%ISHVw4dbYLl!J?{%KuqW&g6PjYpM%AORbx8=aDy&N+qsUi<-{z=Y#((1GvZ)VBT=j3x>Y)L}44?Aj9 zgioW!=#|ofo;ukjS>EsixEtGugjd=p898tlY`%t(6jtm+fFDL|*Y$#B=A0 zs}PIl?3?US&z>x|2$%JoA7z5E>^D+7FfN5`W=n)yVX6VLC)$lXB{CDoZzMf3l>ev&P_;kTf#}nCt_AI-nB)D4RS>}zZ)zzudX9c&6zz1mS{skVLUtFTk z1&B3zvn>-b*q?$WV6hQ-3YH;*pd}96fhym}%Azyt?Q##8x0=X0qOVo=+$VdUBKyg< zp2W5c7CVeyvMM0YDf_maYE-XOg59+c5$W^UEZErzzoKTx`XlRSduAb19{K>iv;gO0 z+$%-lfO0>@k)*J(%Z3yxQS0Zy-6u_X zx#YEyjY)NRT+5;+;%K;Ly#ThO_(mYhO5CecVdK1poTJ=GK6f{G(ym#Bb3E+)15;vQ z3rzzjwdSG{GQG(`S$FxGajd?TYFo%IHglH7)w1_1Us+OloU<6kk%$4C=NyH#)>ai) zuX3r8g;B*KhADzmg$%|@v--$F@k;28KJwP9S~N#U>mzC8mA(fisol{&RdeK|SYOm6 z8$0JT2MUpm;N$_7_T;pY9K5p;{8>aD`2Y-R4%gcXFy7PR8m#_Nw)P)WYz8K!Bea7 zBfq^j3Y?q~IO4Ok{-Ya>;yGxd86q@O^F+3yL*o&$9`?Zx0a;N6}#Ls0t=vVDq z8sM_hIIY)&Vky;OL6Rc%;Gl-KL+GfpT=^y@9abs#4^7?}A? zwI8b~Z0<#S^z80o1=`BSE}@((a3TU}s7Ob?&1Pt!G3-Dm<&K98)NFL{rcBt5FG!_k zi#?7Fk3|j^AeOfy|H=P-u8c2Y8#;KImHPD688$V0`V2!|b{>y{w4%oO1$+d17``OZ zC{e~y=Y`+ODgK^hi~V`f+% zh#ht~R0#>2GsUo%J25v*s-E{1gg3}SrmresuEwyb9h5JdGr>m?JP{--FFSqhIoZBD zS6Kq=6?BftuqY!EMb2an>>@1V=_j*xC8MXZSalnhp4!o6Lfu$=#|i0a>-M}j{|V_y zYbJC94|3DLf#Zl~qlnMqH>9VFqnV|H_Re<#x6g24yDE4JSpW><`H+B(LVj`hEY_qx zF1^?P-WBkN=hUy@CQtI6L{9G68<#bHj$JIdEEk{Q{N2UN8i6fO1;0kAa;A7MTiNCm zDT7riE9;04(A8#pb&1=)E2(bR%H50d!HfwzH*ZR1r5!V1VaUUkU$rZz87F;&(Tw+o zWpsfL&o$}2H5+$vJz<26kwq#W?^6o;t!;BIo3Aa zv`<bBR?BE#`7Jv+ee!^ z=nTz)(;dpG#=E}u-(f2!I|AfijQqt`jaa9#!%}U}j`vcgoz?zcqQ~|8tp3Un$2E-s`J{F3Dwy_*CLE56ID8YonA?)hzc3mo?M30DdU- zjcwSwzX>XCobA@b7OcXG{7taGcN=_iO6(5b1aIJ&&h_--3h4Gi%msMrIdIU08GA

qR%i3XusEnk80115b46N-eJH)&CimhfV z2jh_);$mbtvX8SqZ{yw1+jg7f$7dvE`gVvcaPHJM!Om{@N}83F?0YWsoR&1h_iX4n zGbzFMbm-ZdG{N`v(6cj1<9jmnygEtgdpz`9o5XxgNxUmEi3IRSkvD+WyI*~FLiks2+_Dcb7Id1rWyUEad^T&Dc(H$9zhXYuuc&58te=m2KFWN0 zt9e({`_rn=GG!||oK{=5RpCmr?hyYQg}S8+k_sT^0recC>=?mcx9aD*_%gp2z#2jQ<6 zgYag+@9Iy3tZ75+($`tXPgw%K)r+y%ACJ?qS8#P~pJD3Qo@HWCYWe}*nKp-MC+L_4 zml~Ha5isM|jc+3C0r-48aUH<*eOx|Vhj6j( zudo2_ALH`VJJOKjLLdDKniNjA)w4`I@H5nb_nsr@j01pbFjh0r(HEF+`Z52;v93~+ zM9p;SZ-Jnc5EO$5;Wo=tNT*$GXVg9kp8`>iRSj91>i9~r>M&Y{ILyhM$LhpW)IrI( z4o+Pa9OzHQsIXg=<;8R(wEs7`Y|CBn6z%U|d9K?^;WXY=ASMUybf-v=SX)~jVG0~p zd!ar?ca|*o8H9ZCYXfo&MGfTi;zZ8e&yE*JF|gq&O?Me{VTiH?OE!n(IpAR@w;enf z$im{kz5%^rM{+wiSJiXivybjlc@rEd?gBrjNO4Ve?1P2CBnR_NazO9LuT9hZ`Ii`N z$G4@#CByNEd>SUOST`Vsl|F?v!OfBdJkwf2g6mhGb$GPcMLgj#YLlj#Ph<3sX)j}R zMp&YJK6CxgB*x}9ajfAa51S9QE7(=DlxFmvN~q~K!x9Ncp}~y3S^TqPAJ8oJ^cet8 zfQbezsw|m5BvN!J(npA-@-jsFWhl~5`sBX<)S(zWP2x*m5P|;Q5CKTw*f(|9)uhA~ zY?4jxp5)c|$V#AD+}UsF%I~6QT9RuPzw*;$j5z!~^mZvkZ|hNFB(wQKCRKz|0cLbY&Mj z=#^oZiC&wG`>}d-F~}gS4?5PXu?XA2n#FHID>c^p{q+oPHTVo!Ph~(p$Al}%9qHoG zdToJOBI!3^y(_nx@;Aw`4+;vY-X=KS=d2S^{pN~~K?1+ngL6z?Y&U*>yLqXl`^;8( zv-nVN3>+1wwRbC{-)D29PRteU|T$h>_~Y)`>XIr*UY*XGe zVQ7Zd%VKNcxx3hOAEBETCG{xCPN^3M218wIB31?6?QHrIDAv`t?>noO?@Bav2m$#6 z>)X?<&%ln}+gEsQ8*{mqiT~3F!z!P~$NA>MQy{Tpgx46Vi4Q}whE}9FX~BjBNWvo_ z(pVN+WWPjCrrQmNBHin|IO~i3yn@Y=_4DOizf6}JPd zlQu+JlGa4nBZ?y26WW(rh{RG$t<=veFwNH<{8- zQW97obcBrU4Suy+F;#Od|LPNbCVXWa-$~m;M0Jx)-b1 zJ^oFgOlLg+61O{D#qRaL3ZA871-RG=o`r<-1EfVKt^sFan~@;%fI~;E0TTa2fr{Pj zKZw*X(2mJ#FGwf5aj~~`&m+{Akbqhyp-wX9;y7)83&_z~1Bg8N2j7#i=lljlrX$w? zN$|{;vnTy0z&xF}rsU-0WF7%i-mN5yDdro@!PH~RWbAqW4-h#y7YJ){VyPL zdoY0fM}w-c`vDbO=?_rJ1p~;>GXiucAc60HTgPx#c!iYeo?seDZ$_)Y_~Z6L?q{8t zMACMH`&WWE$#b8la_mIb$>A`_rF5PmIu1a{B^4m4$)Bj$QvWeP-VDZ??S_VSg+B`1 zlS?V!q}6(q>^{E*5OVPZNczS5l&s$G1HW{f8z33)HW1F|fRJw>K<1pNC&+g}nSA*G zGWVpLAe+D;ImQ7b)Af4=YxUKkz8?dKG%!*2wH4txV7 z_ZV8Q4*yS(q%jD&{mq}!_g#v5MaQ}UXMX!4Y_JLfV$mNU3xtV`{oemQ#Grs{aBw zq_frlu?r6R;@=~o1R+K5{x7v{R?s19H!ay0d~2VM#TGw-rN>VH_d$-1Swm!prk5a8 zspw=iKuR>{WbA3b5{%LzYJijqpD9_j{|PWk=cNHscI+HM-hv3|gfu{$`~O?cw)syY zNje%0kfn3Y3bw^BfDWCC21xnELaJXzuucb}0aB4H$k>biBZx(2V}MjPNRXccLdIVB z_{rJ`0n0j%shDwU$H8D(A%JX(a3ez$gfGvZNv-!wh)74P0kWcF20>Ji%QIwi`i&Pu zE#b;fq<}vFRXS^pi(Pd>K{~{PAH4Z@B z_e>#3KA4cU?z!0dyx(wuP~D@`+kmrPn-7x>|ASyl+Kc95?~?=PkUtJd(xGm^Y1n?8 zXaC3l1H_^YB|sYe?@@Q31j=;A8w!z@lyRe_F@!f=_@kPc{XaqsI^YeEX8&s(`-%TC zKxn1~h)1KM1}zQgxPmwvY8R?mxjzPlNHZbewA3z_v&a40fkVf?K>|P-}LMOuka)0H1 z`lx>Zq0!-QfV9WgQzPR99XkIFkj2MyRSf3yk&U$lPR6n{OBce9tqvZ}d?h9dQ=%8F-K< zVfZ6>Kps5dcfzX(zYMv51J7X|2)rA3s3uqa?FR(gVS|5rftP?c;x}BrRIMWQ3k(Z| zA%EGo=j7$yKJWItJV7u>@Zj(K++68xUbZ0@LHKh;K2+eaLSuU{5e}2j%Wr5@Dfi$n zmkGF~;e>94X0^Io+gjSH*WhV$WAGk&uW4>O-_z+p25s+t^yYu8w7y%1g4U z+uB;{*KBO7YX$kbhM`Ght!=4ZSKqX@IT%8m3_>U~!~TY5R?f~2P{q3pJ3H{bA=ofF zVy_K(XLzT+Svv?*GBjt*mKX*o*{{QoxXYO8iufw_$6?`W_RnGODE|;MltvuVn~ZmQ z&O;jXz7X$}9@Tz&XZkf8>lpeBiEp?gq*Vok5W*$+}c*x*qWS-3bC;P zMHs9R^I39j__=D{;8X6EHD$q7H6!mTh*Vb=GRjX?n886tMgdpVH=;sSNtJWth(j={ z8tR%Dvzy8VQ)z`=u;?vw<_MPNMo)c1U5l`MK~|n2D?2MEPwyyQDXeX75l~H8W@b}! z)%`8io~qjV>UB-ct!?!+twLs1&kVP~%HB=LwDywr@m9xB{qM)?$&TK%e1*Xbnm*r(QmZH^x0@VQrixXi7TZw9Dk@9n z4?5?QzmANss(xxJ#SylPo##WE+!s30GBl90{I?2i1ZN_$B`MWv|( z@(;D;x!GBH^MDjC9J3=R`f%2r_Mx1GpblrH-BMgoeudnq3J*MtE!~pyqr1-a5#VE1&#t!MZx7vhAKdIPJ7`n;N=%^ z20ktm4b>%UFk>N(mQ@UqX9!kVURpR*Hd66ZQG!eMZA<;8x|ZRo)NR7}Wh9WkZo|g9jcB=t5LjDR-L?^}@`ynFkdO76 z2zs>d<3iG}t81!5Con!_Pj$oi5L@e7HesA_?VRX?qkwBu4dRWT-4Oox83~P5uFc66 zgPQQSK0-MTEwU@eLcwVI+U9YHe#8_hs(x@3b%Si{gLU>sV~@A+M$UjV2*2T^X#}sw zh_tr8x#|{E(zo7!>(~M@y}PFVmJ`(1Zme#os&UtQZawKx!+UE9x7OWoRhP7}ZNt3->$ZUw>mr!6~%D42Ry-ZZUv8{d_z1|p2 z-0+G!g!28ZYrg~umd{=*D{CVEZzR)EMKu@Gxy0 z-FuKQEr(P!w^mixR(sm2+v=N}#%7e}%GbuwH{4(E$*gZ`t7}CIK)w`<^H8Nada z{^piZhI(Nt`awLs$!Q-iO}(jd+^Dq8Fp%_NghaW~E9sYDjqc|9@U)NHHCAhlk%$kOJJY0+3mH1b_Uw8bm z)<_0hme$~+Wst?pmg*+jZ@Fet(l*=hIA10my{DnN4O>x-H^kU=$)UM=l+N-hi2)NU zVeOl-jyX=YC`M3n*O$umW+3#fhKD)h*9S(i|QIl1mwe(@+Z}@mw0&#L^;hf~3{ENZ)6`nKxv8m zR-uFSMc=fk(N@>s!Iu4qqpBg?Y=rX3DE<4DSY!9{m%BEJq<)-)q1$rp+CUmGZR1W} zLYAV8oco66mg@VfM`@QsfqJ@2ZOoW7E~Duit4CP^xQe3Q;~qugVbrmPOVmfSHHT=g8$iZIv#-fhZe~y;i_2p}jN~XKIAydkww5y-l($+l6S2`F) zKln6KWPMF*6&mtu730`6u8Y7mR&57U(zhb3!4cRX>{@J&5G7MmLuhDj9%WQLNPDF8 zE=L|BMTubMmqYOyBf0T1JH8q@g0yI7{hAeOw0P(dMj4rm$@kcEn6aY{hTcHUxLl++ zBlU4MY9q-k)CSCVG_P=)Mp;N0%-~4XGnBSIL_u$EZf?T>vD$M(ML3+DA;k2BV=2m9 z7l&3T6q8!>7&}4NMbGZES*r5uYM>o`BQ@ZPESH!pw}J}#pIbnt6pC*ntyW%_d`g#( zGRU|tDwXaQ=$YRHJ7(yr)U}j1W57JhaB*DxKt~vh#Z}IhW-KW-k2XFXC#li4_{SZ6 z?A48Nk;%7NXyRM}m9d)=%*|C?#Mavj3JUTJIaS%WSLNPBK@+LEHg{bM_BL*k3`VB) zqv_m@OSr_#ruvpP(iLhMWixAhgd7DolNaYG+YaMOyL3fym7SD_ttQLOa50RI-X7F0 zy@_0v-&C$D>S{K&jJhT;F2RIJ=!1>IO=M+|5;|eit)NrssJJOIlKyCw1Iv!Lh>YH1 zDH(lbZk*!2%vG42G-o39{~PY6sNtjSAIht~w61=gdrfmoRZVq``)0cHVN@$@rkva7 zQwq0=&r0YF-#40$@%0OHO#>F08%ABPyncdpZSA)zt83k@x2z7XZQ4}juD+?E(XfJT zXs)iUT2tLn-87m4(DjS1v9{@!<(Fvb*WO$|I4r}11SP6tDgNGA#wD^tXhSQZ86%SZwF zmbJ+DyX)KP)-+eQ+{{!qXb5^UJcTIe*T9JQCWH@l%K10l31GW5I0wB6MnI#qpz@{( zjIQ5$`Ewa_p9NiQYje$gqfR`-!TPY))hH}qg%{Q*uOcJ-#;URGh6Z`i*I}QZ$L|skoO7tE#~@>&k2Fgk3%^40DsZh*fuwHNgKK>d{kp|GdgO2kl1+Hn=zPf3a5UCOV0)zR z{Oaw{VL81zILyvSyQSB}z9Mqa;CV=9ZiGOX=2ceWH%m9DM0tJU2s1NinA~2d57HT< zMqE4B*JefXfiV`ZLtJHy6D{ahbB*A){ESXya}I>KWAP0-O-Nd5^%|K>(4c}O&v z9X*+y4j=wqA2U+?@Yi?Q)5rDj6XxamYW$5AWjL0eoODS3Ij)D(D`V>=7Y;YZx4y)( z?8am2Lk(T~@Wrufmfc_ukosjB`V}VYt>8s}-Hpm9{6Gz_-h+LY>MN#8H=4g8^hhVO zrMjj53YP}Alrl9~w?v*J@_p6RV*I?1?(*UWY3SEAZG<K&JH$I_b%Du(Z3U0+oF3TMUj6>pedDP?`oiUf|SZlp^YPRb3f?wetS;@`-4V>lN# zRfa*CgwzVFnmt#j|6ga(45bquH{6VXMxr;Og6H`8bVBB^WvN(tqjm5yf$PoTbr#fh zH&-~f zYpyVFzCOm$Nj2REQ}e4f(yo&XY1c!HYu8?(k1+aqhzT@X$5Bq2y&MVRwW#9uuAw=j9H!jU1QU!YNby z`NLP5t~Y+}yu6#@e<7Td-mv7ZzsgBYFN0n0RlXKR%z7}wRhx&`z#VU&dYO7?T0Xvs z{D{${Zt2>x96jz$F)gJ&z6rop9E^KjKU&Ni&3Y)|p}gOSpHxYO9qY-G7d(`}&CnQJ zP~X@@PC&^frB+Y&IYGlRlxmRElAS38%*epti*o0MB6_l23w|8G)nh9AZ+Nu=bjw?gvO z>yT#8n;E%|m0S|fA9QNW7)XOu^ z)J>_6q&}7U-PG5zvgXg9zhwR+OO~u%yS8cVBWs^p``xAon;vO;>XAnt`R-Fsee;{& z{O&hj`|fv51)QmzGgWe?WxTn7GZ%8^QqE%HEjG@winFZd@(X17#auxFS5U!O?VPoo zD>QS3<(v)wmvQ!dg}s2YS8(=9uE;4XE|(Xt;2d_&QOP-$agOC&iHR$z!c#g&(F<;xTm1zd%lt0?9w%T<*t_+=GSIX1w};F-+9$s9aq*2qEtm5p(W zm@Ho@D^hbsk+S?K+2ugq$a8r(uPhi>0aS{v;%u5B6yy{gBvrCSgH#pwFm5@MJ&1#K zG~DvbU@Mb3InJq)IW!<51V2I2plNl9UmR1&|%Vb8L1(CvWmoS-GPFye1$jmXa z42p|%6+B-lmz65u?i_DC;|qAMjF(Z^3jPXe9&7O^59b0d zxhX#K1{(Azm&@|NMuaR6Od)Svk%1Luv!WbUG>;YKvZC8r(R^04fEDGjBC6};tUCoi z8piQ5xk9N@M?^+JEWAvuiH?cY#!Z;04uj#HJ(7#!G+ZA|fNBqBI&! zv?eAxIwmG5E7_22Om0hlBDpj9#pIWhyK)!j8gsYgK9Sp*`*NNUf3^5)t9_!jv-V|o zhx-Zl%iEvW-nsqd=bn4+#phmru50g$FTafRaejdUhaF6qD4#HKx`Ce%&rg`dO_WVc z%$7}@fooBz{shKRKJDqY|dd5>vBzMAPA> z%jQx!1D9Q3U@J{*(FWKKPE&STD8#>p2+NVZhwOlNW>Xyi|0d7zQZ@-tXI zGOPpxpka_`6ycoIP+Fzam{Gzjox`}uCDCljBvv|^0#KWFT6pB+S#;;v{Ac%RE7n`JhxGvy~yl(TMPi6QvyR zc?l#>CGSZLO3ahMJSY*~IDr|75yJ##n8+4SXN#$H3~|f=$~?&eiSuBLSW+&T$W~8d z&RJ}AI$NH}HswGzMKNs6WM-bqil(tONo-RZ)qn)lik0z0o+MgSc|x?5ye*#D=Az^s zDEV1PD_Flc9wl#_e)*ltn}8RpNU2o*6Nu&{qCV`25Im`%mLJPp6r1W9BJdd@YD=zo zAD$X&rko%sthrJZmxBw4Zt<*;#BXDjSyW54Y-MtYH_8iPkrXLzHgPtEz6L4Z^h6Sn zI7;vgJ+FG|i~z*GJp1<(Q) z6iPLNDc#`Gm=$oLzln<-MGMs;~D3vXtfGnx*Lh~ynnyjg=bcL~NYa<(LbEs8{z7ct(f;uj%6kwJ&ZvBhdOKZ0c; z3_Ui_aRP@X16cV=z9^E<4-!#e=(9-1a02(D2sWSSENA?KDt<-qWW(T&V5n*M?9}|+Xnw91G}CaB zp@L;a(Z?v`v$Q$oL**>T7z6#}7*8FPR5(%80*WCeTE>HBJO0Ok zjdp2_DKWx12RU3xPm76sEk#=?ks=x8LPqG6d1C~h2X6T+aI0eZ1;IY2A01DT6Gx{o z93%z8%WzH$(Rbq-p$CqkF|G$Wl_Q=3*WWS5eIECHAW)7#3!Te?vpNdUr@sI^4esv( z=b_NaT?l13J7Vzf1f8`L`qO|8hD0nI*O&1}ydMOg=y|0)%8|~>N}Lk{cq`72S-Bi} z!t>j>)&Y4x_@7nHFa*KDL9?3J1ogmxpUrAvaT6!T1J%S-1koDIjK$!{5v{?(RLW=t z)0!+nWGzl|QR!l41GfOkN);3E1*&w)Ie4&!g9@1{U8x7e&Xlo=35f1Mkc3mhRElVb z#Z<~vG0HgLl!X#CEe$78&Qw#BQ-D*>NjS_@5vEfarc=qOQk2PvzKq3ZB%lgl+!3EK zITH^nm?}v*6AvrH1XqXBG9!Z$8)h?8O^Tk(v}R-{OL+%AQe-C>gzQL^&7tgQ&B#tL zs4yI4W2)PflMu^}AV@=NE($&v%#Ki^=8_Q4X5>_oGiDMK(X z%X5@Ch{s&P;%}Qwl#x?44s|q`mxl==UzySK09l2!sNl@V7tzsLQ2w_u#KKG^C~!-- zye#4JvV^l^q3lozT96AVUzpqkvup`v$6zUDs=3iQpp1f3DRK0S1qCPN)KbbOXHUHy z5ac3S8N~#PGsK|Wtt%8bBTA1^NkVEy5SxI7)3(N(BK~`{>5seI5i9@Oz z)^JU*f-y<*R!|PcLJgNHTOrj*1JLy1;|%Bv7LjnSYfC|nk76IdbYVUSgn zU{>^ernMEb_&EvS&{h(PWkXu}=sN)kQ^x!_NZAI06pPtVNu-=&-W&|FBd64)FifLW z3t~)6YY!I_X4N4aR7j~z?csdcOPTap3HFe9wf1nn>{NnO5AER+#MC@QCscw0X6iu* zCU&Y+ExKh)?_xFdePNOptB@Y%vDj4UA(zD_NDsHO*lE(kd={H1JuG0c)1`+z7MmtL zEM%%gExLoEP{C=7z;jm2Vx}zus~o;60X^Stdm@~x&k)5*G+1hl1tkkL}KpMp+ zHYsk377rFSDQgNuR}4YTQ=)e-mgJMlgyL{bC`L_?YD=*_^r00Oi&Mo{3zE1Alm%mdCUrdF$oAil5U=p@D* zsJ&8?>p<Y+Mzpj%r4HZ-?sn1EFlmEtyh_$6RN`cg`$8KhVx;Tlzf zkBFL6ZArL2EU|@ZZ%MdqDWPtQzRHrY=t>|u`W%E3lwb~Z93{?BJ6}Szj=sv0P@QKb zlrQ=!OTziW+E0+@l5oCCkex_nBnU#_lIThxXR6^0t3<(GresyHhO-g~TpJz3w57;t z@PRT&9F~UbSSj+Ap+P@bihNCtnaT{MC<3X`D-HL;SbPeyQA(c-i3Mv>A&8SrjF^P6 zLn-A#q6}7JP@lD>NL}ir%19a%%W1+1gp(5RfYhZVoZ()^iPU-2aOMnENWlrI=4ciG zIm`xDzk-Q6!{T+8hKj&h9%^lzp@xV#!!pEzStu4HCe<+~HAGYvSV#+2ek>63Y93V- z%Ye)?p6B5V^5=ekaNFX`b^v=E)h-P+ocC%))8Fps# z66l@Xoy|_z$2j}Q1`#6$1Q7*K6crUz6nqi{mD32E;^WkloO(Y*?~JFO=-qk5C*FDP z|MRV`?y0Wnp6S^~{C6^2{jKl2s=BJWs=DgzMpoG+3IOY}e8e9#ydcG>`l8wJ!Ta@3ur!0uU3)2iMzhab7lyNZ>EnZe*R!1nd-%^3B zxRsT0t8R%~Ss53-on`Tz7Q3*pGHzKIhlRYNj$0PSVWAn* zRmN3R#$hTiQE`~cy@=yb${MyE2c_-}uv&(^&MIF-F?-p0mz=*I zH~ZLP>iY%vq0I9FuXmUnKx)f%$s`a28qCn z@qY23vHha7umd5H%Ll5gn`-N(#=5DsZtAR?dh4dax@oj-L>2@O>=HHG0qgl%9GEUy zzH-gFi$V5V?aB>WYe+krO$S!5TphwV?@Ej&*f0w;t<;)A+GB@E5)t8Z^b2JPAufpKLD*1MmHXS&3)w#sGig?Z8;+2S9y=rwO zw5-yaDsc=f!K+Za0N#$FQUM1rXoyh~Z4nJGuY~NC{B{+_2jRq7rcW2a5)20lpIR;@ zW0snziv_B4t+suG*0NFSyj;70%f4tcELyFl;c;L(upA?`EO6yY(zO=4F2eZT)CJlF z0o-B$Z|Zz)aUkHDeoDGFt<|pHK3;Z~!BDWat76ov&VjWC+ApP)gunV}dcNPVg$6sLM(ShBzK`p0-e%E&(E4`{1M*g$|YqjVl+JPjJC`ObrAu^vAH(q4U)uv0})uxNKg7{o5zLl~NF>5XZ4aVVAaCtU^ zA$qg60ixFuWr*J*fiYOdQ()~%#EXKjP+@pp>j-JwE17o6kXSxBP8f!{e7oadt|7UDE+PT@y-2}c)t2COqR(JHm>Hc& zGy9xmoN;cRtjrH&p2Q)}Ls$wjFlro#?+MlHr6Yset%GW^$MGt3)q7K|DVxkN{4++d z&CyI4>pIO(gJj-n|HAqbLs)T1UUsUs*5d=`5u7I*iSF!+h2YA_7;7c##6e?#HW5bl;i&7J2s+`Kf4A@Bd~6b6<~`lf+01kxx00_p`Jacj za2d$QTrlhMFwd+kI0X91Nzd|7v?Q}kWDg_fxmn!t4=S7n(|pJGNtf*Ig82`)j+=fp2!G;42NC1~NC__Npn2Y#u7 zU&{I&_;VEeIc&s%U#{SnvndB2)4UQ)t?VrlT!I$Si9eUU#erX~;8(MEI`HQ!`19EV z4*XgLzm|Q>fxl3}U&tPJ;4fD27qc%p@R-V!V8+(7uS;+VyF|fX!v4vD-=yF-u^&0` zmnrzm*uOjQTNL~j_L2jCxq`o({f`4*q2Mbp2W^!eYR`2Aud}lq_>h7Ru{92SwSuo^ z8yxsr1z*dqaNz3|d_Ajk;2RZuBiru4U!~x$Vy|-Gw<-8-EbhR+Qo+BHUGKn$6?~Wt zI`GX3zL{kl_=tj!u$vtCHU;0tZgb$<6?{9p+kt~aVEHibXVu5#e_ux1B*k3zqP#T@v3?9~qVZx#A|>;?z^02_0_ z_bT)U*c%=AYuTL+_+1M9wd}nP{PpZZ4*1;){q^iK4tx*$f&+f9Lf^x_>A?50?>gZ3 zDfGQOKj@v$yn5MB9rS(dKOFD}6#hQ;zrbTCOk90fPh;Iv{q!K8nUC91ee6O9{zI$+ zu>DfP`dFO<{}3z|i8+70wVN-zjNccB6@E>RQ0KQhj zzsG_9B>NcPY#ZFiKI6cDnx|*B4e8_Q^}HnS%b@?B{Y>?-Z#npnvmXI|LBjvsf&UEq zJ>Y+n@PBdOpI~R>C2XCYXMJq7^io#BKF2Nt9GCEw4*ZjBJK#wP-|oPFf$axeW$Wx? zy$<{dmI0jgsgI|J48Iom=Oq4PfWIffcL9E0g5L?4(!{*_*arZglHi8{|4f391AbA0 z{|@kfO7NEfza+um0{lA({yyNBCHP+fTUQB7vR^phrLk z4X_Q_${NqhK?Q%1UGKmTD)>S69tS?9;8W~Z4*Vene~49M_};oo*bNH)1~%Zp4=MN| zcEo`nW_LN@5%v)WoMxYPz|Sb@mu62n@EP`X2mED)KEs}O;K$id9PqOW{Wv@Az)!OO zall_w=qK4?8tf2P37cXo9q>04`YE11n=J;=U*e#@kzL_{zp3!wNNd&XtAyReA`bZ5 z3jIx7-$t9`Cf4nsznNX{fWM>g-^@lF_@nHw13szHA7yWH;BR4fJK*ms^tUMX-NGJl z&>v%uINQ z7s=NZ7;6UYi||Jk_@fH^Ed@TUz!zDAqL4-MS`_##3j7rX{!azQOul`Qydw(yNd^A3 z0-v+gX6N>7QQ%euzD|M175G5~J}JS=q3UM}{IUX{b9UAqqQ69e+Z8yY!1qfqrN=)g z@E;X;{W)2EM88vkU#GwyQsA#E@M#6EU*?oQq`>b|;4dlgvkLq@1^$@=|5kxZC=ta) z{+*}5YZZ8d0&h{^kOE(=z}*U*QsCDr@Er<#A7JWkQ5R_i>tSCM@D&`MV&4_;W)9!P ze&wLQo}CRRiJ!UvD_DkY60j+6oLvo=-l1qbXa(w{>jj>YZ3XLPZvgxu+}|khCjeJN z*nI;272wz4zDmFsVUcJO3e)(JJbdlIE=2zeOMp21YQSWVMgLa7)qpn${4)Yi^D8UR zKly=xO@D7;rv+^KbAYX0CHog=+Z^zJ?t?7Q#HE+@0T=bLiU;I6J?zO zrfOmZ-ZwuW;2?*)*be~HMRNel+4=0h1RUh>auzrbH@Jv@ImV;b37GUPXRFyJ2YfEu z>40n5qyyf@9(2GV_M8KbuxSUpg;lO5?dF`vau#NL9B>7@*#S4Qk2v5>>^lOc@~|9h zVty)MBpcvM*vkSo{lA#4pc`DKe{0!V0dGXya*S7n1x)32Ijd(w4)~SqT>_^3UXGIS zRR`S0elOrkj=!8;iY32vnev-ihXdBxxC6e5-7jEM|7Gl10n&yX zxWV;3{FY<<^HKr71BGNc#z(IbFpak^XG_@x;P0dGP&bvz|NVgXg4Tkc0!-!0gpaZx zIpAaLPXac}+l_1uCIE@vgl}f`fUiRYr7y|94ls?0Sn!)1^lA1P2RzAs445vnJhr2O z@0~~u^^fU?$8fTJA2#x=;NMzTU@#jeaVIM{TCZ|YA~6{`mhb}ARVHc%tWi|b0ZCWAUrWN zZj6Jesz$>1jZTb=`)8F!TT?qexy963J=@rCO`|nhH=&SyS8dg$+1(-o?&VH=VAydWh;Mn=uUm^N-4 zPo#!u8b@$7C|odrq%~A3@i2$SS2^P;$#^^rlIGb$lz=>5v5JzD$18d%aVfr0(Mw6q z;}yM>@H}48OWDBV6}^-xJYLaDS;XU^N4B3bjN%PaBqJ#QOoU<)Wv7Y2je|p|Hfj}H zDYH!uP&hbj<%$lDu$Eaj90 z4h~Cso#J_etz7ZE!B!5>xkGj$)xk3}#-gc*ub##koNgJQ;5w$O88#t0)q zm5QT{fc;JMhAN@ZgS5~*Z>SPBdhr&R<_%TCEf3zA%<_gRkvg`#SxoYVDv`QH37QO5 zA|EUkbLu}-*?@|x1t%99(MVT(M^_}=5~^&>iNkg^sqs)q6oXJmDVL3+5QIWX@w2MT zP)K>c8m%G`QXZp5QRYHb&Zh<6TAQUQROM7&MY&7GEL7!GUPVc5BAm*rC>>0MQ+X9U zHxbo}a%x36N426nRE=i8Gvr+85vuG@jaiE}Cfx`^2b1H*!Nhp-aN)WA#U2Lh_ZJGd%0sXu1K#NNevm4N*js(e)MO?+%?t`5w>B^OI4Q` z$0_fFkBI3LZ$5PPkQTcR|OAN_-UX;&W_$vVE+ z#MS!dsz_H2J?&kg#@!?Q)B>?$Cq}2zb6aX@)lj&v4=E5GMYpjz6bV(EMpJjwNT9!n z+|GIMLoWI0LFCL*7b5Rm%_Vlr*j%b=Bn<7c*n4CID|M)-L_^gvzO#SW%x=p`9GW+l z8XfU)vId32z$q#G;EZG@(zR0&tLAJ&4z#n!}0Ic;pc2RxtJA70E33 z3KC_Q+p9#kgiLDWp`!_`;ze0hUMLInM2$~~3Snn%(a%R8Zx2-|&lsYd`rr=Ya*~3g z<1VCoIzyF)(Kj`f=uM$QsmJ|LVrb`?v~f;dmrLzd&2r+J%3NZe6LNiFQr37-%FT&M+2BIyRlRVI+FS>nWzwX| zb<9z1bD}yIhty`#B+T`vxChCU0$+WlsUKs95BD2p%Y}0Q(K@06%f?Z)oEaNSWn&JZ(aS;@cA2E1keo7KO=q## z>s(!1+m=fAXi@8goPG9CH5r*B(Xoa%E72KkNmN#by7a+RiV!^ueHhyrL7hIx9aTwc zIY}mo-Q>n`zSWq=5?nXl8cOU)G^F+^cm-bc5?{&%#W=?^mxFDva#!So!i-j-U~foe z@zH@&SnNDg1~srN%wXkdpXh7y@3jQI)MU8v9jP>V}0m1{Y5Asfa4(>|oRl+m0% z?j-du1|~-Mp+M*_3=Oq+#&8O7T{doXgx)0Dqpg$C$q48pk;&*z-rX%Atsln|`H>c@ z=z=fA*t5(gf}D$l6Q!Ht_Dd zqtbTkq?vtVmu|F6(~H+ubwmh_1^Ou?IAvwrS6kGz6OBssXnG8rtc1IQ;m%lluvu@u z{PG|UEl;C5%LMn-Z*8dDij7(u^p4Jb!GY0C5C`qBii(j@<8UUCHu_VEgCiIXN%djV zcAWKBK@kRRbW8(Z+oFle+R7{Nx1omqHdgcds$j+LLC_{gs3D;#zi}K|jdL$rjIMaZ z0HzOT;WpD&$x{`(YH*ZI#rWXFFpkKs=*QmtVt3*oZCPtH^F!;5)`_7ZzFl!2%;)B1 z#>Z3UU2>`~nWkd}VPeI>2^_G=yAlM!4SFL_^%?zS#Dq9~u*EQ1quoZdD-w%z#}raDkOM7|J?+gAqrIv*))C$l;c@YBS6d`*WY17)5meFL z*c80m6x$tZ+OazpH+IK&M7p3xB5Cimh=e5h;5v)2E8c7>+r7J^c}KXt(-`eNgsseV9^QrY zudQmRsjaT932kkt29cFHO&w;^i&Tt7+hxl{Y)3TS-n=u?rKB4@0=DnF;!TFP!=3R+ zS64U0bjs;zdIuRo57Na%cj3tjH^E!lEtz-j#I!4 zxEl+%MPgixz(n`%Qi?@ucvpMJeuHOcRy!r2)4r}qMiksJ^R233E|Fg$L==ayCs!B1YC}l{YFcqBfKAls(EK@8x5r)dL~E z-S}plo*?h~FW>8Z!(%B_T++!DJjUKcT@@xo%qa!)sPm1@%YH&@X6H$-f{ zU)W-0mwxM6mx`9F1Fmd(|ETkTwBlHGbOCt!IZIeELNX~#x6IJ#yvGPeOAUu&&>qwy9Kam*1z+oyq_oCg7 z$10*wx!a88WOHjN1iGI4HG4~`Y|XK)W^o-jI3Hr?KD!Q&RnXeUIW$&CoQDjvB+uzX zn-!|lQE2m!5U3Uoj}6S5VE-*;p32!-??`C^%jYI1@me~&B!B>`6G!hvv#DeqqVn|f zimqR1z`+mQw1t$U&+Mf=;?HUj#_cD^ztd4Iqju;kHfR=9=MJp8i(&^!7yMNlaZ&IAiHLRTP zYS(L)FS>25^)}^Oyw$*C5Un{L!6=a1li{sL7kqkCb7SqyncEsYDy=-4VQstrWVHO` zT>6ekW2mxdbGvbL+rF7`>Cvc1t8JchO@6vd?oUo)KRM%unCn0hcjA#xX! z#p}H|8_=y3NF)QwN#=HmbkgX}gNe?9!f*`n_)v1dqthTsv;MFnC&to2ZXu3Mra&+s21O?WhxIo^X3gJ@GnFoEaOEaI4nmZCC}l!zh7y!|cJpYcqh&!dy+ zN@{viG?!0bMiMkfiNTNx6h|?XS}>K}m>k7&eq{MCovsGXB1No>ZjVmZ83TO-IIY~{ zrB=$qJVv1I>upLYhsI~C-|VweKt@MutZ;Q#Kt|kGdGsShAM4Ac(zEv}m9C>{?-7rY zG@nU4GS+`&1S?wc&C$#Xw0O8jCWm(q;(C_bHf;PA=%` z1X1}`&xtvUyWpYGOyY3Dqh1zBox(gb0XbwkR{iExmzAie2R%~UlA5o(L~X?QkVltA zAoUbKcGoNWZK@FulO+OPMHbYTzX`U)Syc2Y>z-CQlo%e#Pg#&abieaUvHR%eA`i?6 z7fWxA_KC@4cXqo%DuBkIOd?&8w`H?MIcOa~F-r12TpqgobR@E@l(iMKn7G1oxXXjs zY^7($ny>xzQdgW`wv>vStIlF#8+&<9F|vLG+B-Zy5TBA=a%q68EewY9C)$Ka~j z1GD1_nd!n(VSem5I_lA@wq?8N%QEXWof%g#G%peh^yF+K3K;9JM7pFFP0AN6P+oj! z5j=V(dF{^s4wIkN#?GK*WV3WOsqV8@cP z9mGU>Mp@`IM-ryD(F)O&M_I->6sr)Tbz~2`%63)?~>nvZ-Z9Grc&+k{QpHNWRROUBLyn-i}XT z8Y=OfRIO1n3x`M)z6?udFt;&FG3c4%gTGk{5npi{8IQ>wLaBH}EHdZ*~=y)-x|zE_s|?ADZ-gE41jfg-F4DD(Tq9C|0(2^r3Ts9b3( zd7f41F3g$nDd)I_JB@P@p9hWW>#-MYSKPT~E)N}ERjKYMlx%RNR)^SP&Cp}H-xKDu z#w0H~nN8c=n5`U?KRTC+nU^gtX1hJ-1*T7P(Uv)Gv!w;873NUYRGTB;W+K3nne&yn zlt?p@Yc8Uky?v&fJSC#Ab%jk4djxp<%n9^j$Ywx{2TU2cP<)fDFvaV8_c}-9{V=$W z5f{TaGdnG{w2nV#m3L9M3-JAD*mk7Y}~CqB3Q&MYe}E}b^%XjZ;6E9kk(t@AA$W@fj( ztGRpToVsWRrksOg{yl*9tPFi`7+cH~lV^5HC~}IeR6OKh8D1)lc^7PvI45>V@@P$F zCXq=c=TS0MSo3Fh&Z~w0T#wtE)(O7ZWYuU>+>*iM^*j{)hO^Q?0AXatH#uVb8Nq@s>#jNts zOcSw;(HKoD%m0ha8d;9jZ@7UwF+_;d(O5!ytQwgBzd>H8e> z%hLIkt|vz(w_sOL>|H9l3fl_p?MJ?g{Yd%tqy0(r;IO}aAGN>vw*|D4Ezh%LFRxe6 zTEzOzp?MTP#y29Y7@bEIqu4faHYs49HrX7F8WDSYSJsjmqa9`YarOgYIuaw;?)6}j zVNY8`Sv!i;3-A#}yT>AuZzxM2Zqp91{L8-43=7!^Y%6QvsHX%?*_!1MNIJNa&SM{- z6E|_up|$i=FDqWg$#L?%%KO)Z|2#cCZRw|b`DevbXvNEM^1X#uLz!ki?kRuh{PTnJ zA^iUbGRZ$WAAJx%N?XgM*{1Vs`7Jw&3CR~a8$E@e^*pHjR=nTPjbDwMYnc3?Gtv8% zUypzrKtMD&$D1GOi+~?SO$SobWruK*=x`pkO-Fc&qcf=KKw!EErZbvln9ex1VBB&V z3QO*vo+f%aBbXlnfRNw|@l!U5=kXU)yz9{sCf|DC3!flh(q2NclugnR#r14LXxU5l zT!x>=nFG#^@df`Dh5vGI{*deb|3XfMB1iX@hs7@ zPTb)9jSBx&-u#Z^C&>P73hyhuc|(=X!yLHou)^Q$%`Y9PVCH{B;cfHg4b|ix_rUez zsOvL)QL1&|cN>0M>yE)igXL`$*NNX9_^mm9@|WzAr}0bk_$cD;#LtAfaCa9$kK>f} zjcgOUbn5A44eOrLdYXE)_Gfz1UrbXnaNptx-$p>tr_asO`oOldv1d#?@k;_iL;Ejk|90Slm!J=OZV>FI_iN?VPWOQQ=;_p@Nn%GSjM zEel>a{l~vdn{itPd!oC4cYk_wOHa@G^?&&VaV%|JaC(VmQf(d#_C#OqUy@3#kFH<; zaH^-L^z>0i{H3QKWZT!%9Sa_N`6n#cT6N-OaG%$@VQ|IB($j&t6GDt54UZ8a{b_<8-lGTUi{tm^0wccsQBee;d5AN>$$BLwVwA}Lo3O<`}oo) zE7>_GH*=^Q_lv~+_RZzrE!n#6sle9KttBVn3p?@ROK*ThOfy`HBl3*Pnec4k3$y&Pos zB6UkQZ+`yAFS3^wl`SYKVbh&goto}!Jf&S)e~PUiM{-)ct z?b?<_&mI3gySNm8kDjyOWJz$rsX(yglor%ZvE$PyGi@j{ZQA26U&eN%uh>vIb$hz} zkvBeS+JE*JSMuEXWoj_>Hyf^LE^k@+2wCxBYWunuZObo4>Q+8+$D>Q|G@5DSmY0hj ztwcJ~-|bEG*D8Nh=2*pocPzYj$x|qMJ5oZ1OHOnwNBKGjBeNG4rYi(x|MUl~VzIqRZ$8K!uP zR=zKWj#?}Ea+61RE8eecl}FY?{hSgaz?Dy4KAgpCg>t%7B62?EQ@=1kip3?T%^E9G z!4a5`PQ|ljM=f$8$qX#L0!gnz_C;}y2*4DV#_t)rM>`WmO-H4Z;xqVt89xgi$NjVT znf-!E+;Is54u+i10m;DcM*O}>_mHd<05W4eR|ZaRC#QdFE}T3Mj1q`b6zLHWY+vhwosMdgdj&njC|esK-n7t zWw!*%-WVu57AU(lP`j64+XLly1j^qWD8DmM{+2-bU4inq2Fl+Spo-tR=%up< zzW{2dehPQt4_yeU5U@JUthBEYFQ|BXUrO=lk)KUry~bbA*F?xxhc$m)E5fl{) zL4O^E%QZ5Y#~T!ap3;ZnsUc&p6@#9Cqp=}^@jSvLbh$KMsSw=+!7DUI)dgFl5er%` zjnU)IjxzQ-3Ky6UD0`W)TM0f-W4BYdTH~)uY@Np5LNK1#y&#fpBQ_D!vA6H6BNR(Pg4lH9;5IAjXgo(T8({< zLfH3r6kepUFHrbq#=c15t2JJsvP(7g_XNYpFH_j7v9D8z_-|17R>uB8z*Jqae`V~S zD7;wXl@hy~vF{Olg~onBA@u)i>@O68FF*ww=~_bJJ0Y6FEvQ8(L^>^@5b1Odg;Q{X!&{1zTz3O8shM&WaK zWGU>?*nSazfI_qk$V$epLwAot7=xn3*gx~EWUNwSg9N{Tfk_Il*VqV!h~J0cOw>_J zpr;4FK$oba@Bp7F-2qE?x6mD*U)^h=&$@!R39o$Jv65Q@w`m|SJMmZ0ofNv^{29;hL7^MX@tM+XKXNw+ z-G}}Px<`a=wCQKc?`76A_8Or(J-@oog+A-5!cBPPO;pvqRqFu|K<9-&Y~yFnhz&VL zObH_n&#w`ypxCN=sq^Ty4#`8y3*(dhF88eTS{A29_n2A+VILlyZGPN z^1t2uufhK|Nq?_f`Pv>x3cN`ej`x)_RngiRcBjydcbYS$+s-h&%<=ja?@jZmd%2Zc z2+gPEW>LYvO&EX|v@>Nu1B?i-v<$dM7=Smx`7~gqlmcc8bMrB)%EFW(&xE(nuL+k* zCVY{nf#a#UHV|I9zh&jMG4V*;E3Cq+?R+LowPe+O+$#R6@m4Loay+{7b@s9c|J{CBbivkP2_pkh34=dxg8%7c04q{cF5Je{Wkh{LO0&{=Q9mt z-K9ta?l%T%dBH_#I#ap>mhPv8?x)V2ZadAtEOh_<{OXp=-4*Z~l@`?**VyImtHO?F z=hqH7@9i|ea2n5hjQq@J-plpo=4=}D;5P7WVZyiO*92GhPYT@_(3(&8W!-j%;d?^& zcjs5Pob*>HN&o+Z2^gO{`Z=zalD#5UNKNG5tyOrwURxoT^uk}YVaW$IHEyJ}k5 z!lh-q76leBT&gYCRs_~)=W7>eYqfPH8?-C5)!;}aGE6%MH-SK@RvuU!I9ux>2&0|6 zc>lM#sx$Cg#s}B~zcXj?0xvN(PIMT6oT3l|mUszb5WiYnNOEvak3eVQq!xUly;}aBO;^9#WF-rS5g_x-L zJcSsjr8Yfqj>ev*5Tm?bp%A0KU#AcQ+ux!P69p);EP#P#8t5fIX(eO;e$v1$`MI4! z_(=o2S{V8URC zLX7fKk3H~nq#uR<%h(i!|Hjx&6vEG=6k_1|7=>2hrj~=#ms#AgE_Ggz^FUVCxkqoe$UK& z`ZF{038VhL@(B}3Jf9%vX|fw3&nJXDpAhnVLdf$8VGq$^*1(sa7-;8yVu1c8;zK?i zr4adajKWjGPvp~E2>yxi6Zyo;$|LfL`-yzI zmiSX;(nl`@9)&iHeM!uxrG@jTHLz-&b+ zg(&RhB3we@UX3lI5VIJoCjwz$G=L*{XY?}iFkVG za0M)w&#p*v@o;ke(+Xd=!gq}V^Vt|l?rsIoXKf^WT)}rLaF+s8B|&!A2|rND@N~mO z?K+B2n(=k_VPXq#-Fq+xh;Z>QF{guY0JCnd5HO8H(Jb6Pf|qNoSA>sIxW;^rDEyXy zQFK||d(DZs#Va(LgJX*^v52C?`B4NojH-|=29oN%#hB|UlQ@pQ~dpm{fNT%VPcTtF_HI@!2g-z-_O`z z2wtnPB>{wg#GD|7|ARR`glByKK2Z1oUYIF-5TjiJ9~I#N3Sq|xg%@e;HiSg~779WC z&j>F2bS&-$~&* zjeU$lOl*EhgkME?)(0_>i2}WN735QhiO_Wvf^IW~kaH!4(9?yG?A=Ep^bb-z(rJp| z4`H1Og&)S8HpL^I-bpa%-$NnjAEtPu+hY_W-9Ah4NVlg2{4Ip^JU&O^9*v!%Z~^?M z5I-z6#q(({0JvzG#wY&id8YD5&of=b&!6+ZnB|k&%gq#jCE8C40k?=SP9dJd9twdU z67e^Q_}eLjoOg)$4^y~J)H~q&BEjJMy1+j#@IRvv_?IXI|DOdO0k4m^ec)S1Fz77% z8VH7bZXe>K1cQz)^3(Fm!3X)Se2C|K2LvDFtsyyx=lYT?6?nMdTgN%0uUSViG|=GP^(isC$i zQO{6!l^SJAcUl^LK85c`eL>*|%&$qPk)!-%51L<-un!__2*&etF@+zdKhBHt&F!Kb z;b|g}MEATLA>zqzo`wRZ=e`F<6Y0N-IP#hNli7!0xXz6gL?T#=&@2sR#Cz-TZ0~W> z5VR3LneLjqP9fgX;pda zLH9)yZPU<=D(_!FN6#oF6RK5yx%vBZ(8<~Bm3|tY0ZX2!CS22R5$J-ZI$I~*sP=7< zC$OOi)@EV|s%?_SVRJz-s5_B|xYL${eMlo_MWuweOdpyTXTk=e{Fb{$82Kz6%ANCDJQDHc9ft zYo@Dx6`=D|{<{!oz9!@mzE0A+9Wa3l1><*xeTd?h zm%JZJ@*48U`-Pw@B=5J9y!t%yra@=fL^7>=)nDzM*?w$e9(hYa7qpB+=v5C@Nb)co z$Sil7VPX`?g8)Fs#TgH+k(o)#Q=4->1CmBzYL-^t3PKQ{J#7 zuR4#sBR=K5PLd~v19-Y`hovOm%8xrhXO$6h!n#+>%bk+EU>^J46>C}89c~-vl31OsrJAMRO z<@t!9LlnO(dsKP1O7b@5k#`U1EFVdrm%Mu=d7JXcdk}P%jC}GwB+2W~Bk$9Kjys#j zzAs4fFzm-KxAglO==`+Pzm?=+ddXAXv`_nJtl7$63`2U#TMart{jgU`@_O>f+bQTw zjoG|W%gbI#-gSB8^?{C$aSDM}UaRs_k~|t#rOPcpCP3#WKOU6iU7ttZCq3+Y0X%|@ z+wvLEjmi-`7T;o7bi%O>51Mn10&NF>1l=MV!Z%}}qk5d!Fr3RT>WAW+O$XikK}T~N zM0cx6#`~+P-mgC7PjA&nvU=~xBd-Z`Ljo@csvn<{U``(>LUI=u4?0cUi4_yy_mE*5k{yynb-uWNT z+J`Pht~?R91#}bQUJlgq{C-Iust|rT>=SXH@+t3sj0dWH3m?tO0}H?0>^l#1e*C>f zl6O3hytn(5_ZLatXY$B98_HfI@N%H~`+CqV0|B*{PY6Ocf8XX)9(^%x$@^R$dCNdI zCh&5g+V@6D-jjLc{VnKjlLd);Ro?kXG|Rp(3A`Mr<>d>Kyl>}` z_f63Gv9JE~S^K_|M_wD~{K)%^B=2M%d0z&dAAjpm30Ud(-8}MILFdQ5$0T{*m*lO( zb5>$5gXFP)54vuFmxC)nw@8Xu{dZUkrJ40<=puRO4A5ESpk1PCP@a#&prdk0<*F+W-RnVjJBWy` zFArVW-)HqEB|2K4X+2jIeKF`BKuGci@S}_Dp!J$E-BX}zKs?bM#E&kb`?x~)M~QBb zQ<-!xDs(y;$x7f!UP_{CMCBsuH9%*TgF_PC8x^`y&{^qxgG8sM^P50trE@wD-Pw-I#~&a}wQ6dFY;!=x)wK_ce*`Xdb%nfX?#cmOOMn zmgF6i=ss8C91r^i=z;<-2hV~|E(c{_5o=39G%W}z9~Ya)TO@JT^43v37z~DLs~T!* zt7{u8gF*bqW&W+Jso_vF7j#yB`P27xyalmdJ z8^j^XaKi zmp>+%F*%SlCLv`Ar$-Eo8VBNgLY4gFMkBH-+ze48sc|Eb$s~?&u_ir^7QksoMBXV= zH_#DC#^}U&Bs%FrO$V15;`k0aRkJTSHfAKpab_SQ4bwVU&Q%O16aC2yPBdugXm2v2 zk*@fTu1L5gCjuw3rG&#{blm;K7#*FkwLjTAanKmZB!&TGl0&%>lteNI4wu}T7$481 zaDr75DMUEZh=iM@ z!vC|tQ&58S!#|c_T2K6M5?q33(urTh{=-bR|(edI`J!McQpGd!EX3Y{JFFXo_&>I{jw9kns(W~mnrzm*c%-9Eed`MyVHTcT)|(??secR6nq8yfCH~9c%41sz=srkh|vtG zb(OGc1z*ihIPkR!zLtH>fv;Ea_3Wer->Bdl*$*A~s}%fI?B@>rHU+W6NrJHpGTRI|8x>)pEP(QRh=l=D zePmt{_9_Q{h|w28>nt?n^*Qh(Yz%Nv!r$b;r}>vdmrD419rz4;2=L!X_)j_T%1Tgpek0-OOAYHP!6zy7 zrBn!P=Y4` zZNqBj6PYFKVS+cUOF7^VD*Wxd{4BH-VguYG4*H$! z4G#Fj3ja=aj|0Dpz1snQM4{is9&zAzv*Ql;(#Ah==ZZm z2maM8?0_Fv=wHpQap13G`yKFS75eK~%7MS0y~Y85UZKC9m%r>Ibv=87gWgcuSA%`j zf$vf9J?sewKB3?f?B@=AuY&Jo>#X5al<5+T2|4?ZeQc`(-_M#HaFV@Rg4aXFm;}=Z z=erg7?H5u+0MhAAo-#!J9xxV-6Po z^?)x2{yahdCct6bQ?`@*&j4Nk`hEd_2k@(LZ^{1^;Q`a=7t#L(Fvx9tSDaI6*kSK#?SBw*8@-R#W{d^>yI!M}@L zieY)O7t!F~$qoxR$l*5jpn%Qvx{m!2@Ed`%{QqCTDF`t2N7%ZvvGX(VR{CuN{7Jx8 zdM5y1Cc$q8Oc&{2j(_hJFv-K)C40yLZ(+|l;1K&?2fT^>jhH?#`5W1O2YexWvjeVW zk2>J>?0E-VVGg&!7E|8&Yzqy);i6zU-dC>_u!%pHwFr1K$6wAy9dI>!kASb>_{-Qg z9Pm}_WdT=m{KaewRRXv+;2QekEH< z4;?NO4zukJcpH10fKC6FvL^%_1kZAe7yOF@kB3c6x0v{|*e1ZQLHW1^^z?k}0Q_6P z*7G(BnEGf|`8Wo6iv+(5aJ>Y77I3u$e;05CVEpIue+O8X;PY1D>rV-0GdbzD$YW2X zK~eL_QyMcHJ2Ez&93I=a5#y2*LrDzf@z`YFcxrTHpb6qt@oAwK-~S zj#`_e*5;_QIqGbVI-8@e&KwA?1HCk08mg>j8!@IzBc2A?>%a*fqoz_pGzbpzOXk2{ zQ>LhzDg^mdIf95ogKHx7iY96mS@wsKI&h$>q-QpbU?m4nrRu$3#GS6Rwy70;_I z<&;0NsA@}jt>SsLrJVB7!C@({RXne@l`EcC+sYNsDSvqCQn`?IP&Swd#q*jP@kk~{ zMn>_t@uzY;ks6}$YKsSn!kOzV@l?dj7)ve{H8aNYhKigSqZ(zA^S^7X(E*DskM~XgVn)dDX+IYskdcVp41EGdPS&}F2pL!tP|$dEBRL^ zB-bkmU_G1likp-kCpIL!o-y4<#`DHGU+W1pmNj zB$uiR9AhaLLWA$-XACEY`_e}k_pEnfU?7>HX3@w%_hiyYjAQ<56tjUc{$Mf(Hu@$q z8O$0Q=~S{02a02o&`6K+L)=wXg>)=+W70u_Ijdx149zs1FAwjMnQ{0wj`_XB5HtG( z{g`INgq;aUw}(>$DFfCSXz_XDj=4d0_;9~HUpR&n>XpetLUX=M@?Z*mi;UsyA6Ozd z%@|~-Mki@{F)=ieLQ3eMuModg4cAoAo1t)7}*&oQU^{QX}b!aigy{Vje%-&&DqYmZ7|%P$P$Usg88H7j>t~MkKBUEJ{n*C+^(W0MF<^Xi zsC^OvITJS`(Rih#n#vS^o+pW)TqhfHC;o}y$D$SM4`AiA(LLS@(;(dl{i(#k5iI;m^^FB9lEI1!iZI3|(r60C#>u;BP|>{cWt~_f^4) z-GiV_j?ltHywPCAW2$dFSkYp1#UlnVed!4pVeMd!i1ERR;a(Cylqn5 zvGy1ee|HR^P{)^vX2I@QyRmnd(bQ=)?J}y6g_b*TT9%ITVeAUWcR(h|7Q#B(cSek6 zI3C#t7qap4efOUB*zPW)yEE1ur8J7PfQ~0}Q+InuixF?%6^X^eyO9236>d#vYeO}N ztjuZZFq2*+bS&B~TP9*VqVe|Tosljj-RKdp&D|AmGQ1t`j7PemPORZ*^6Bc#Hr1TVV z@vhD`Ic<3MQ&vKjcyO{s4kblW(SdHS>@cMhJ%D&p$VX#GxI?0jwr3wWp*!3e?%3TX zd>3)1;arZD{YFcqBfKAls(EK@8x4UkZ=RRtvWBCx=W$a zQL1!|b@dHRpn@@KLIaHh16B1HX6o&)3pEZ@CmR!eRrUSJnow=^Kxpgu)Oc`nMf=tu zemcFAR*a&W%HHdJ!(%Cz7+qMFwN>R&DfGBqWAKtM(f4OklgW%zOL7upNN!Pj@--95 z3Do?OfPrLUd;+z)YosnctOW^lv=6?BblwR{_4y-CCx-kHVvK7tg@x>esmDeqGJQU5 zHR=4DE9m_jGM>obrOk)Mf>0_L{8@L&M>)%MS2n$W)JM{Lvg#--JpE>Bwr-Z$!rA0* zg5S*Z;HEDVW~`c+^}f+ee~R}-=2DVAc6jd0f-rrs4_&I66%cf@6hDPPy?-Jxg#L6Y zJ@=wT#XGlx$C5KH>h6gEf%^PdI=2OrGE8_daBz;(l$VaVPlUr`6?n9KRLgmuY{$c? z3yJfPVV2}MeQ2{nb*#DY(dreQ5GWLf#|GxGI7lW#u>Y2FhL+DwPU5w6c1ZvMR!dCp zM6;=69isB|^Q>-~kLKNc?D@ps=olvO5@~Y-$5T9&3L?nSW_?aZ0m8a*nl zJepx`yZ>ag?B!hgj!0vuvS@R=n>u!5$hpWA;#_((>d|WVWsaoB@m>Fr$HUs6q`?y7 zhU5`<%~`yj?~Qu^QxE29Vs|lFyx!YikYpg?QHM%mK%+MgCOQiW8%m9j46Du+_Kjqai zwris?bD-17;}%!YWEb6Ta`g02VjNRh!!r_CR62|%JQ~X!??H({w5cN)$Mk6yahM(# zr=?g2#ItI3bNpF1p7HF;tFCiW)03jPeEKqypgBqmKvkePilNkkez-9?iqrha@?Sb# z4V*=aSQ*_Oovbqk`UWu5?D0}7Wnms8Q1|sVrM!ls{mbaU>d%?wmYEo2N8DF=EZ__m zqL1}uQt8=yl}gvqwD*X|NSe>&85!$8GJ=(x*hXhoNi;G!ydyc3#+1KnpFy%_0tXeMzu;ZZLOq)s8PWAe(#lId7l z;+Hf%=#k=<@_gMTY9q#nJUSQxsi%h1wA{iY`)#Tb50fPVUPTtvm%jp$hILpVhC( zj4PA<_5iKTqT6?F%zEFLfr`9PHs+U6lz;-GwzejH46d3zFgvc0nJz39d>O*f=%`1p z+LrC6FUu^YA{SUOKN1V{vCeky?LZ>;BFujdd3wte; zDayiDY(q#JQu1#}XOd@%k?qkP%|=VI5Bplqfi!&aGZ#|O{>*`xPAq(L8;dI{y*u}K zbTW#P5+BT9^UYb9(}cAu$xIi%;rHq;`mzUWj4@bjL^GopQXKW_pZXN#HO23nJ^$#2 zFEK4Un(4(kh9zUON|@OdTyX2{_zM`x$OLynqoklw?9&Qac&&CRe9KGFKT{;V|x@P57EQwEy zJ;wxmC5$CPH!Fo%xME8}BOIO!Iq{CztiKZvRc4#!wZ}cXH=*#)J@^`qOKKPlN z;!Lvi0nG8wxj-(JK0@+Z_*;CLv5l2vV^u^pVO@{MGJ&~HJUBPI&Sgw)xm=%~xqUwI&7;VWxhlfg zJOw8%OnJ-_6rbSf#E3EHZ5b^0 zrwkkUz8kV_(CIVq3b)VVvLp19W7zD)s|c9LyrYZ6j@_gjZeV^uh4BFfr!x}0G&m@} zSC%?C)|8opF=u9hBCH80^P9mOdMDZm8P0*ITxlwKo>k~B%$e~i=eUJCjdKy72aW6N zu@`Mu+_`2h4;@}r`A6t-A0!{S+go}*`dIGwgoVkAPUc!2F6*W)C$p7<^i8<+(YaL2 zylinX+wD2eoep)Bzg)Csj@xW$L28BB{NPz~W+nnGnK@sH&sMIvNV2%(u#B-kOrC1f zO*zg?EmCS>Q^Xzt-ac~zy%@3?5Tg()BNs}JN>-TS^}TzYBl3P2T*ruuVVs$rmRcR{ zQO+vwqSU*#4L&89+x+D#K(2`l<4sO%OFTw>RF}d2qAYOA(PQd2%f$(!&rY4)zZvjb zPhWPY4`0uND2Y}A6_>O#%Sww&r%gKe{v5?vs&eam3x}E6t?z2?o;jy3D!M7>;8?-D zvpsn@ews#GJEO#j)ypqp{+$ z*Rq#u*3GX-?44t0BZ~I%nl1lK`WsG%W|fC#nuukE#%Nku{$FI)$a1WH!)y}BO`hul zPycpCk!SdpC3ekB%V1VOu^twgQAJmkHUkX9-o3s%7Al{9FpbSXa8l{G@-x|VR`_4O? zVWz!6_pNX8cxp3cagn!~6kCa~*_-=y(i*TXw&8tbq_m%pxLR?0vsGkiFqjG6iJ z+v3z~s;g_9-$oYAU*{ZYDwe;dx?$#?!~Vv~##!)NyMEbQ3>L}*Yh!l2ljZES;Oe@` zkTZE$fYxuDnw2hIhWx$AyRz|Ssc>3)^Ulg>uHD}YK#m2z-|M|NXX?68EZaVl(}VaD zc8n+UUGR_tvyovBs85X0CZhCBO21Cu=a^rK&aZSmIWoBgyMkixQqfh|R%mZO@?Gpl z%C{fwPof9cj~%e7{ms8Epp|TSo+W#Ey>4bbKZhO@UPJRFdW>&CSTQXX2%hHE`H_?;HFKh0Xwz`2TXM5 z<7detcrAV&`-M9pSwTU>{A5wU$y?H~G&W+f)?plSv-kV?A4&BVZ zMuqn(Z{AQ%?pEzw|2FW*7y0x`IRf_-7gpj94>9(aUrg_)e0;iH>tP$T3vnp@Mz-nd zXRdyx@{8%V=^g2|?Z5d^G~LF6>9%E0Om{5Y5Nw_P<6owOttVbwwjFm*P4A$;Y{RF2 zQ_48p&VuD>x?A={DW{#@p{>`_VH^&+?y2A*wz>4V4Tn|?mY!b4?rzh9%TBC&VoB>D zr>s2QPjWONYkJ{^RI8~^3!Zl(-L?=`G(hUo*5HK?H!XQ?eQMG1I|grW3tqVJxnB*g zINmk5rS9+I}3tDe^bnsAM za7AhfBrI%QczSz4yX5VUvGtZ^cRDQFF5=mJ@N`;h9X#~dV+#lWkh-Mx(KdD;TTihh z@1F+OL!K6#JW<{{{UD`E#V=n9m$rtEKj@G*y=(InQs$|_6x+P{In(Eb!uK+E@pBI! zDj8fm$Tl>#-q&XQij|*-n84uM4}~H9%GMB1y}{JxC%6BmvuV1W=gIV;)QZ7y>w?qe zNN38gm%b95 zYH-`OAZCHEr*JsCC|j;ei*1*wg<=fvH(WBd1BdMH=4R~SOm?9j=V#y0J(cS={2stB z{kU0v*`-rYFKbx$l-ASKqqRTNlSWwvn$xx;{2<-8?igG&Sl&kbJMsH4ert}O{3W~O zY5dYWei!0Cf}aWP#@)mCH9WDjwY2qDgNsq#sI;Bx3AR?9AUW6I_c8net>vxDg={kT z6G~h+;7{RKetglO)?-TF3;0nbZa?71@G~jsB-zJp=sMhe7C*{ShUb*>jxK7OaD*kl z$R_JvMDaABdpDdL&3#s+5)waM6l#`o9>dST)u0$h;aWkt#sT$jfKGpR5IUehc?q2t z57rVK18@FU4SwJVl%l|ne7v?~M3sfA*CBbG6`1rfTq{(G7ZGzRl zvp>WBz*vyrxOv_$dzrCI3EpF#@5_FIv!)6D7S3a(@c%JJXWB9(2(``Z-*C=7 zg*cp<+E#V|Pa%c>!WeJ+o@eY81YaxKy%!j3A^5utr^w>Ep0QR6e};Yuh2LY0o@Pn} zn9SJk7^7#B^g|_M|74!q%)ZY>GS>hMoNG+szcMyTAtKWh z;(+fd3V+Sm5eg46b|ZzS7<)a1LyR4z@TZL3PT{v1yOY9yWbCaJeuuGpD1<%lpzxm= zyO+Wd#@m7E|JolR9K1T5w#y&&g z8jU?k;p-UtI||R&*i#f9W$bARFVNVt6yCzvS1G(uW8b9k7+1yEMH-1_>^5#PV;5_b zmE1XG5o7B#$}+~@%##X*LnGI@lgJvze#6)=DTI^1qVT^Ndx^q#Gj^In{P_cga283= zk$mq?Nuw;SDx(w9M~=F=$v0WmRLq0EXA(}zrZy@cl6BZUTEo#3Ef?1 zPPgrMx6qCHbsy}RuW~2n{dv&C^Zu=kzGnO{5PytmVTztD{Yn9nqj zbuWg`+;4Qv__K$0>5S{XPUuG4H=nv!!dL6sj2n^nJ-7`R!UQz4XV!$9js@PTaT5~4 z1OW4Cf}HySxXyL=3EjPCPPhH!Cxvblzxnk0T=;5TX71l~tmIZJ@ec|k2Ikj@jg|!n z9Y#c{@%hK5m9kCfkMT!xaDHu)3xu61HwfK_=2!OxQhJcDVI)B5ttGc1Tbfqh*n^nB zu&`ukel3wxp&WX-?opu|oz?j)nsTYQ1-jw-v4yuTxUKX}CAT9bZlbdB)vtZsY@l8v zY(htQK5dfIgBnVn9%Di`I@@PTw_PG{7P`@~KjXUJAaox+bGq%S`Hez13dWi8+tz)n z(0%N$p!-ci_iblRw_Vom5V~*wE9kyc=zjD3>RyXy+PZ?c39oz|HHWup9lW;bK~&)F z!jyaF*A%&`v8]f*{*K2yb>?BIUCN9e{o`hKXUIAx-mX5pStDVkog`Y_dFgD zMqp54K8bBoQQh~oIRpa=y;3xuL=TA(UO ziLI#t)F>eF`XDM%j3_lKB8qsaB69fzBqbt(D2NJLl}gnTQA>D%XpANpMFs2SfhW_5 zVv$RHQpEp%_DuIM%#L%CerIRqxBu_VW%t{iQ>p(_>X9QcoGqX3l+Cs)bZmQHr~Ndi ze5zCK=ahRnWwV{D^m|J?c8s}5iVw^99g?{BOa1RsZ?>7i9gzAissAJ8@9jhz4ojX$ zJu@EMX)2kUjyLN^vHT=p_2g8VK`9r?7m3q{?oTRN2kxLSkyGH`{N;V9?)&L7=}qy`Y(r>c{eQ zNu}K-skFP(fSFP{lkN8*RY8A$`Y%RI84X~0wxrtTB*`F_A3-XE9uqp49t*ULey*hA zuprG-D<*;imSDol=`mpy^b3%!p)W|PZn325mSTai9&ZxE=$q0T3{yDOEU%DM9v04d zEMwtuBFyTgSH>HU&p5?qY^9Ohcr)lH(i}fs-N*t4hv&-tn#nCiS?e`oz%Dj}h6ZIE zk92vZmG2?&7R;M#!%?BR$%`bd=YX{+n>myEUEs_jMH%bWSWkS8!5@po(wPo$SDM!J zgAC2pD=WxN3T*=edR4*!GnS_}qLAqg3h32>t29dKN1onfaHj!bw{ZO$BkT5eYC*1% z6frk!9=iQ)5RQ7dFBtRb%>-AOHg_{TaP^iKviNY{Fy_-+4UY3>Ew8^D3Yi}6KgN7| zn}ic2x4&(|vA^>BYFKyt+9UOLC_R%7g|08Y&%yDgXf3b59fhpFCe4Zye0uwY`#-%- zr6~85v)f(v#;;Z+w4&i&=l=i?j7tT$Bdr8^3DdY?t%qw?^s7^RPF*dT=rGJ5}lZ z6BxgS$oOU|J$XL&#`iF|nDJY$^z09=Z~U4g<7-uV^1k4WZ!5T%@#|1}{|3fyUu1lp zN>AQjyzzB`i@83^mSpQso}0aTRp4TN-)fXz|G;{#kJKBl^vu8EU<`fpdrgjB_kCQ( zehN6AZ_OTGfeJo{^pJ+B;C$of<9MDmt2YT1>^@%rY1I3qI6da4<=o$oGCVVLoQWPG z2qW9ACmPk@D%mKOr#DII{i#@2Z!$RD4;!i*-&Cb{IG}fra5la?y@!?Fp@7~3a8`qu zJ$B<;r1TC3^qvK0-hqV4(`#0G`vZDy;9|zFUFl&T!I*D;KaJGerSz~*k*n7cskcw* zbp`Z(i_|-;^nMHI9Rp|QfS5gY=l8hM`y-%Nf^3%62hRcxib%jF^ z<;lxsGY54uq@MFL(cv1v-GG}v`*pA4-0$7GBJO+3pUb`%+c3uXy{=vjxVh4)}J>Wz9aiw{4E#(eW}DY%&N+pP4O0(#rQ+4Urtac+EdFJESR}Z)c?5$n{x#uLShQfs2W+Md`g3(AyTNHxxnjhYo*# zH~RG00ILJXXFb>4>#a@cy&>=k*PH0=02kBW5wB+Py&2FO3ob@)lhS)Tpw}L$SA|Ki zKk$QdJ$l}}P)04U(;9}xiru4Qe zy<6~}g4dEcQkAR)H^ml|pW(dE8~|59J1_fQ_@nWD;BvE?<)1>(b|xX1k6QxHu9wmj z^KxqxR~F#jQe1g}`$%zB0q!%!RR_4eiW?E&eo&iTD8z+Ixa%LCj^iW{%EM~hB;pPmJ-33dEl?tRd>UR>_zTWLMHs|dk-+~10u zmSSG62YxhoKK1TU+yW=Q5^$Bm-Kn@u4tIglo36Nahr0-zowo+X{pxTN6?d27DiJWy eZo3JbU3cA;I2aACx2l*Aj{6|&?;fdV|NjFZ(Xqk+ literal 0 HcmV?d00001 diff --git a/targets/targets.json b/targets/targets.json index 816431e7333..c61eb1e458f 100755 --- a/targets/targets.json +++ b/targets/targets.json @@ -1174,12 +1174,14 @@ "USI_WM_BN_BM_22": { "inherits": ["FAMILY_STM32"], "core": "Cortex-M4F", - "extra_labels_add": ["STM32F4", "STM32F412xG", "STM32F412ZG"], + "extra_labels_add": ["STM32F4", "STM32F412xG", "STM32F412ZG", "WICED", "CYW4343X", "CORDIO"], + "features": ["LWIP", "BLE"], "macros_add": ["USB_STM_HAL", "USBHOST_OTHER"], - "device_has_add": ["SERIAL_ASYNCH", "SERIAL_FC", "TRNG", "FLASH"], + "device_has_add": ["SERIAL_ASYNCH", "SERIAL_FC", "TRNG", "FLASH", "EMAC"], "release_versions": ["2", "5"], "device_name": "STM32F412ZG", "bootloader_supported": true, + "public": false, "config": { "clock_source": { "help": "Mask value : USE_PLL_HSE_EXTC | USE_PLL_HSE_XTAL (need HW patch) | USE_PLL_HSI", From 98a787b0030bd25b82d45ebe01cb392daa6070cd Mon Sep 17 00:00:00 2001 From: Seppo Takalo Date: Thu, 21 Jun 2018 12:56:22 +0300 Subject: [PATCH 77/95] Fix Astyleignore and Mbed 2 travis build rules --- .astyleignore | 6 +----- .travis.yml | 2 +- 2 files changed, 2 insertions(+), 6 deletions(-) diff --git a/.astyleignore b/.astyleignore index 71141325c60..3ff69b5988d 100644 --- a/.astyleignore +++ b/.astyleignore @@ -2,17 +2,13 @@ BUILD cmsis features/cryptocell features/mbedtls -features/FEATURE_LWIP/lwip +features/lwipstack/lwip rtos/TARGET_CORTEX/rtx4 features/filesystem/littlefs/littlefs features/filesystem/fat/ChaN features/frameworks features/FEATURE_BLE/targets -features/FEATURE_LWIP/lwip-interface/lwip features/unsupported/ -features/FEATURE_COMMON_PAL/ -FEATURE_NANOSTACK/coap-service -FEATURE_NANOSTACK/sal-stack-nanostack rtos/TARGET_CORTEX/rtx5 targets tools diff --git a/.travis.yml b/.travis.yml index 94a7eb1598c..1b3be03b00c 100644 --- a/.travis.yml +++ b/.travis.yml @@ -162,7 +162,7 @@ matrix: - python tools/make.py -t GCC_ARM -m K64F --source=. --build=BUILD/K64F/GCC_ARM -j0 # Check that example compiles without rtos - sed -n '/``` cpp/,/```/{/```$/Q;/```/d;p;}' $EVENTS/README.md > main.cpp - - rm -r rtos features/cellular features/netsocket features/nanostack features/frameworks/greentea-client features/frameworks/utest features/frameworks/unity BUILD + - rm -r rtos features/cellular features/netsocket features/nanostack features/lwipstack features/frameworks/greentea-client features/frameworks/utest features/frameworks/unity BUILD - python tools/make.py -t GCC_ARM -m DISCO_F401VC --source=. --build=BUILD/DISCO_F401VC/GCC_ARM -j0 # Run local equeue tests - make -C $EVENTS/equeue test From 124e15f196ca4821eeaec60f96193e056f655981 Mon Sep 17 00:00:00 2001 From: Bernhard Schuster Date: Wed, 6 Jun 2018 15:24:58 +0200 Subject: [PATCH 78/95] NRF52: attempt to complete 86ce955d96f7a7bcc8bf365de1fb0f49b3359039 for ARMCC and IAR --- .../device/TOOLCHAIN_ARM_STD/nRF52832.sct | 2 +- .../TARGET_MCU_NRF52832/device/TOOLCHAIN_IAR/nRF52832.icf | 6 +++++- 2 files changed, 6 insertions(+), 2 deletions(-) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_ARM_STD/nRF52832.sct b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_ARM_STD/nRF52832.sct index 79b56745a31..90fd3e359a6 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_ARM_STD/nRF52832.sct +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_ARM_STD/nRF52832.sct @@ -35,7 +35,7 @@ LR_IROM1 MBED_APP_START MBED_APP_SIZE { .ANY (+RO) } RW_IRAM0 MBED_RAM0_START UNINIT MBED_RAM0_SIZE { ;no init section - *(*noinit) + *(*nvictable) } RW_IRAM1 MBED_RAM1_START MBED_RAM1_SIZE { .ANY (+RW +ZI) diff --git a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_IAR/nRF52832.icf b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_IAR/nRF52832.icf index fd96dc69528..789423bc553 100644 --- a/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_IAR/nRF52832.icf +++ b/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52832/device/TOOLCHAIN_IAR/nRF52832.icf @@ -54,8 +54,12 @@ define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; initialize by copy { readwrite }; +do not initialize { section .nvictable }; +place at address mem:__ICFEDIT_region_RAM_NVIC_start__ { section .nvictable }; + do not initialize { section .noinit }; -place at address mem:__ICFEDIT_region_RAM_NVIC_start__ { section .noinit }; +place in RAM_region { section .noinit }; + keep { section .intvec }; place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; From 8efe3b5bcd0a1757be296f94e2446249a70487d6 Mon Sep 17 00:00:00 2001 From: aqib nasim Date: Thu, 21 Jun 2018 17:00:26 +0500 Subject: [PATCH 79/95] adding USTICKER label for C027 --- targets/targets.json | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/targets/targets.json b/targets/targets.json index 816431e7333..319ef52265f 100755 --- a/targets/targets.json +++ b/targets/targets.json @@ -291,7 +291,7 @@ }, "macros": ["TARGET_LPC1768"], "inherits": ["LPCTarget"], - "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "EMAC", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "FLASH"], + "device_has": ["USTICKER", "ANALOGIN", "ANALOGOUT", "CAN", "DEBUG_AWARENESS", "EMAC", "ETHERNET", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES", "FLASH"], "release_versions": ["2", "5"], "features": ["LWIP"], "device_name": "LPC1768", From 799cfdbbc2315e4bc1c524dd43217c64f900c05d Mon Sep 17 00:00:00 2001 From: Cruz Monrreal II Date: Thu, 21 Jun 2018 09:13:24 -0500 Subject: [PATCH 80/95] Compiling Cortex-A cores in uVision is not supported. Reference: http://www2.keil.com/mdk5/selector --- tools/export/uvision/__init__.py | 2 ++ 1 file changed, 2 insertions(+) diff --git a/tools/export/uvision/__init__.py b/tools/export/uvision/__init__.py index 7500edd6e89..fad3b472cef 100644 --- a/tools/export/uvision/__init__.py +++ b/tools/export/uvision/__init__.py @@ -137,6 +137,8 @@ def is_target_supported(cls, target_name): return False if not DeviceCMSIS.check_supported(target_name): return False + if "Cortex-A" in target.core: + return False if not hasattr(target, "post_binary_hook"): return True if target.post_binary_hook['function'] in cls.POST_BINARY_WHITELIST: From da6f2d958b3539434290ee6d1b96ef7b7f8964b8 Mon Sep 17 00:00:00 2001 From: Amanda Butler Date: Thu, 21 Jun 2018 11:12:08 -0500 Subject: [PATCH 81/95] Copy edit CellularConnectionFSM.h Copy edit for consistent tense and comma usage. --- features/cellular/easy_cellular/CellularConnectionFSM.h | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/features/cellular/easy_cellular/CellularConnectionFSM.h b/features/cellular/easy_cellular/CellularConnectionFSM.h index 1875ff8c257..f8fd21a20c4 100644 --- a/features/cellular/easy_cellular/CellularConnectionFSM.h +++ b/features/cellular/easy_cellular/CellularConnectionFSM.h @@ -118,8 +118,8 @@ class CellularConnectionFSM CellularDevice *get_device(); /** Get cellular sim interface. SIM interface is released when moving from STATE_ATTACHING_NETWORK to STATE_ACTIVATING_PDP_CONTEXT. - * After SIM interface is closed this method will return NULL and any instances fetched via this method are invalid. - * SIM interface can be created again via CellularDevice which you can get with the method get_device(). + * After SIM interface is closed, this method returns NULL, and any instances fetched using this method are invalid. + * SIM interface can be created again using CellularDevice, which you can get with the method get_device(). * @return sim interface, NULL on failure */ CellularSIM *get_sim(); From 632892d355ba7899921b07ae16eee2035554c0ed Mon Sep 17 00:00:00 2001 From: Mahesh Mahadevan Date: Tue, 22 May 2018 09:48:01 -0500 Subject: [PATCH 82/95] MIMXRT1050: Update to EVK Rev B 1. Add the IVT header to the binary as this is required for boot up This was earlier added by the DAPLink firmware. As it is no longer handled in DAPLink, the header needs to be added inside mbed. 2. Update drivers Signed-off-by: Mahesh Mahadevan --- .../TARGET_MIMXRT1050/TARGET_EVK/device.h | 1 + .../TARGET_EVK/fsl_clock_config.c | 308 +- .../TARGET_EVK/fsl_clock_config.h | 56 +- .../TARGET_MIMXRT1050/TARGET_EVK/fsl_phy.c | 8 +- .../TARGET_MIMXRT1050/TARGET_EVK/fsl_phy.h | 8 +- .../TARGET_EVK/mbed_overrides.c | 69 +- .../xip/evkbimxrt1050_flexspi_nor_config.c | 76 + .../xip/evkbimxrt1050_flexspi_nor_config.h | 296 ++ .../xip/evkbimxrt1050_sdram_ini_dcd.c | 1126 ++++++ .../xip/evkbimxrt1050_sdram_ini_dcd.h | 47 + .../TARGET_MIMXRT1050/device/MIMXRT1052.h | 3076 +++++++++++++++-- .../device/MIMXRT1052_features.h | 512 +-- .../TOOLCHAIN_ARM_STD/MIMXRT1052xxxxx.sct | 108 +- .../TOOLCHAIN_ARM_STD/startup_MIMXRT1052.S | 55 +- .../TOOLCHAIN_GCC_ARM/MIMXRT1052xxxxx.ld | 103 +- .../TOOLCHAIN_GCC_ARM/startup_MIMXRT1052.S | 77 +- .../device/TOOLCHAIN_IAR/MIMXRT1052xxxxx.icf | 99 +- .../device/TOOLCHAIN_IAR/startup_MIMXRT1052.S | 55 +- .../device/fsl_device_registers.h | 52 +- .../device/system_MIMXRT1052.c | 126 +- .../device/system_MIMXRT1052.h | 74 +- .../TARGET_MIMXRT1050/drivers/fsl_adc.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_adc.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_adc_etc.c | 20 +- .../TARGET_MIMXRT1050/drivers/fsl_adc_etc.h | 22 +- .../TARGET_MIMXRT1050/drivers/fsl_aipstz.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_aipstz.h | 12 +- .../TARGET_MIMXRT1050/drivers/fsl_aoi.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_aoi.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_bee.c | 12 +- .../TARGET_MIMXRT1050/drivers/fsl_bee.h | 6 +- .../TARGET_MIMXRT1050/drivers/fsl_cache.c | 36 +- .../TARGET_MIMXRT1050/drivers/fsl_cache.h | 20 +- .../TARGET_MIMXRT1050/drivers/fsl_clock.c | 339 +- .../TARGET_MIMXRT1050/drivers/fsl_clock.h | 1246 ++++--- .../TARGET_MIMXRT1050/drivers/fsl_cmp.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_cmp.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_common.c | 54 +- .../TARGET_MIMXRT1050/drivers/fsl_common.h | 90 +- .../TARGET_MIMXRT1050/drivers/fsl_csi.c | 12 +- .../TARGET_MIMXRT1050/drivers/fsl_csi.h | 6 +- .../TARGET_MIMXRT1050/drivers/fsl_dcdc.c | 17 +- .../TARGET_MIMXRT1050/drivers/fsl_dcdc.h | 6 +- .../TARGET_MIMXRT1050/drivers/fsl_dcp.c | 12 +- .../TARGET_MIMXRT1050/drivers/fsl_dcp.h | 6 +- .../TARGET_MIMXRT1050/drivers/fsl_dmamux.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_dmamux.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_edma.c | 19 +- .../TARGET_MIMXRT1050/drivers/fsl_edma.h | 41 +- .../TARGET_MIMXRT1050/drivers/fsl_elcdif.c | 16 +- .../TARGET_MIMXRT1050/drivers/fsl_elcdif.h | 6 +- .../TARGET_MIMXRT1050/drivers/fsl_enc.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_enc.h | 24 +- .../TARGET_MIMXRT1050/drivers/fsl_enet.c | 205 +- .../TARGET_MIMXRT1050/drivers/fsl_enet.h | 53 +- .../TARGET_MIMXRT1050/drivers/fsl_ewm.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_ewm.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_flexcan.c | 524 ++- .../TARGET_MIMXRT1050/drivers/fsl_flexcan.h | 86 +- .../TARGET_MIMXRT1050/drivers/fsl_flexio.c | 31 +- .../TARGET_MIMXRT1050/drivers/fsl_flexio.h | 35 +- .../drivers/fsl_flexio_i2c_master.c | 24 +- .../drivers/fsl_flexio_i2c_master.h | 12 +- .../drivers/fsl_flexio_i2s.c | 24 +- .../drivers/fsl_flexio_i2s.h | 12 +- .../drivers/fsl_flexio_i2s_edma.c | 16 +- .../drivers/fsl_flexio_i2s_edma.h | 17 +- .../drivers/fsl_flexio_spi.c | 24 +- .../drivers/fsl_flexio_spi.h | 12 +- .../drivers/fsl_flexio_spi_edma.c | 16 +- .../drivers/fsl_flexio_spi_edma.h | 17 +- .../drivers/fsl_flexio_uart.c | 24 +- .../drivers/fsl_flexio_uart.h | 12 +- .../drivers/fsl_flexio_uart_edma.c | 17 +- .../drivers/fsl_flexio_uart_edma.h | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_flexram.c | 19 +- .../TARGET_MIMXRT1050/drivers/fsl_flexram.h | 10 +- .../TARGET_MIMXRT1050/drivers/fsl_flexspi.c | 77 +- .../TARGET_MIMXRT1050/drivers/fsl_flexspi.h | 22 +- .../drivers/fsl_flexspi_nor_boot.c | 72 + .../drivers/fsl_flexspi_nor_boot.h | 131 + .../TARGET_MIMXRT1050/drivers/fsl_gpc.c | 12 +- .../TARGET_MIMXRT1050/drivers/fsl_gpc.h | 6 +- .../TARGET_MIMXRT1050/drivers/fsl_gpio.c | 38 +- .../TARGET_MIMXRT1050/drivers/fsl_gpio.h | 111 +- .../TARGET_MIMXRT1050/drivers/fsl_gpt.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_gpt.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_iomuxc.h | 91 +- .../TARGET_MIMXRT1050/drivers/fsl_kpp.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_kpp.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_lpi2c.c | 88 +- .../TARGET_MIMXRT1050/drivers/fsl_lpi2c.h | 31 +- .../drivers/fsl_lpi2c_edma.c | 32 +- .../drivers/fsl_lpi2c_edma.h | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_lpspi.c | 63 +- .../TARGET_MIMXRT1050/drivers/fsl_lpspi.h | 91 +- .../drivers/fsl_lpspi_edma.c | 32 +- .../drivers/fsl_lpspi_edma.h | 31 +- .../TARGET_MIMXRT1050/drivers/fsl_lpuart.c | 99 +- .../TARGET_MIMXRT1050/drivers/fsl_lpuart.h | 14 +- .../drivers/fsl_lpuart_edma.c | 21 +- .../drivers/fsl_lpuart_edma.h | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_pit.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_pit.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_pmu.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_pmu.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_pwm.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_pwm.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_pxp.c | 12 +- .../TARGET_MIMXRT1050/drivers/fsl_pxp.h | 6 +- .../TARGET_MIMXRT1050/drivers/fsl_qtmr.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_qtmr.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_rtwdog.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_rtwdog.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_sai.c | 327 +- .../TARGET_MIMXRT1050/drivers/fsl_sai.h | 135 +- .../TARGET_MIMXRT1050/drivers/fsl_sai_edma.c | 39 +- .../TARGET_MIMXRT1050/drivers/fsl_sai_edma.h | 37 +- .../TARGET_MIMXRT1050/drivers/fsl_semc.c | 113 +- .../TARGET_MIMXRT1050/drivers/fsl_semc.h | 58 +- .../TARGET_MIMXRT1050/drivers/fsl_snvs_hp.c | 101 +- .../TARGET_MIMXRT1050/drivers/fsl_snvs_hp.h | 67 +- .../TARGET_MIMXRT1050/drivers/fsl_snvs_lp.c | 44 +- .../TARGET_MIMXRT1050/drivers/fsl_snvs_lp.h | 63 +- .../TARGET_MIMXRT1050/drivers/fsl_spdif.c | 12 +- .../TARGET_MIMXRT1050/drivers/fsl_spdif.h | 8 +- .../drivers/fsl_spdif_edma.c | 12 +- .../drivers/fsl_spdif_edma.h | 11 +- .../TARGET_MIMXRT1050/drivers/fsl_src.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_src.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_trng.c | 18 +- .../TARGET_MIMXRT1050/drivers/fsl_trng.h | 18 +- .../TARGET_MIMXRT1050/drivers/fsl_tsc.c | 16 +- .../TARGET_MIMXRT1050/drivers/fsl_tsc.h | 15 +- .../TARGET_MIMXRT1050/drivers/fsl_usdhc.c | 294 +- .../TARGET_MIMXRT1050/drivers/fsl_usdhc.h | 50 +- .../TARGET_MIMXRT1050/drivers/fsl_wdog.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_wdog.h | 8 +- .../TARGET_MIMXRT1050/drivers/fsl_xbara.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_xbara.h | 10 +- .../TARGET_MIMXRT1050/drivers/fsl_xbarb.c | 14 +- .../TARGET_MIMXRT1050/drivers/fsl_xbarb.h | 8 +- targets/TARGET_NXP/mbed_rtx.h | 30 +- targets/targets.json | 2 +- tools/export/iar/iar_definitions.json | 5 +- 145 files changed, 9330 insertions(+), 3193 deletions(-) create mode 100644 targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_flexspi_nor_config.c create mode 100644 targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_flexspi_nor_config.h create mode 100644 targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_sdram_ini_dcd.c create mode 100644 targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_sdram_ini_dcd.h create mode 100644 targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi_nor_boot.c create mode 100644 targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi_nor_boot.h diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/device.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/device.h index c0c27f101a6..c6a2cc471fb 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/device.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/device.h @@ -19,6 +19,7 @@ #define MBED_DEVICE_H #define DEVICE_ID_LENGTH 24 +#define BOARD_FLASH_SIZE (0x4000000U) #include "objects.h" diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_clock_config.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_clock_config.c index 058525b33b1..743522f0a47 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_clock_config.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_clock_config.c @@ -1,8 +1,11 @@ /* + * The Clear BSD License * Copyright 2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -15,6 +18,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -26,21 +30,36 @@ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ +/* + * How to setup clock using clock driver functions: + * + * 1. Call CLOCK_InitXXXPLL() to configure corresponding PLL clock. + * + * 2. Call CLOCK_InitXXXpfd() to configure corresponding PLL pfd clock. + * + * 3. Call CLOCK_SetMux() to configure corresponding clock source for target clock out. + * + * 4. Call CLOCK_SetDiv() to configure corresponding clock divider for target clock out. + * + * 5. Call CLOCK_SetXtalFreq() to set XTAL frequency based on board settings. + * + */ + +/* TEXT BELOW IS USED AS SETTING FOR TOOLS ************************************* +!!GlobalInfo +product: Clocks v4.1 +processor: MIMXRT1052xxxxB +package_id: MIMXRT1052DVL6B +mcu_data: ksdk2_0 +processor_version: 0.0.0 +board: IMXRT1050-EVKB + * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/ -#include "fsl_common.h" #include "fsl_clock_config.h" /******************************************************************************* * Definitions ******************************************************************************/ -/* ARM PLL configuration for RUN mode */ -const clock_arm_pll_config_t armPllConfig = {.loopDivider = 100U}; - -/* SYS PLL configuration for RUN mode */ -const clock_sys_pll_config_t sysPllConfig = {.loopDivider = 1U}; - -/* USB1 PLL configuration for RUN mode */ -const clock_usb_pll_config_t usb1PllConfig = {.loopDivider = 0U}; /******************************************************************************* * Variables @@ -49,59 +68,240 @@ const clock_usb_pll_config_t usb1PllConfig = {.loopDivider = 0U}; extern uint32_t SystemCoreClock; /******************************************************************************* - * Code + ************************ BOARD_InitBootClocks function ************************ ******************************************************************************/ -static void BOARD_BootClockGate(void) +void BOARD_InitBootClocks(void) { - /* Disable all unused peripheral clock */ - CCM->CCGR0 = 0x00C0000FU; - CCM->CCGR1 = 0x30000000U; - CCM->CCGR2 = 0xFF3F303FU; - CCM->CCGR3 = 0xF0000330U; - CCM->CCGR4 = 0x0000FF3CU; - CCM->CCGR5 = 0xF003330FU; - CCM->CCGR6 = 0x00FC0F00U; + BOARD_BootClockRUN(); } +/******************************************************************************* + ********************** Configuration BOARD_BootClockRUN *********************** + ******************************************************************************/ +/* TEXT BELOW IS USED AS SETTING FOR TOOLS ************************************* +!!Configuration +name: BOARD_BootClockRUN +called_from_default_init: true +outputs: +- {id: AHB_CLK_ROOT.outFreq, value: 600 MHz} +- {id: CAN_CLK_ROOT.outFreq, value: 40 MHz} +- {id: CKIL_SYNC_CLK_ROOT.outFreq, value: 32.768 kHz} +- {id: CLK_1M.outFreq, value: 1 MHz} +- {id: CSI_CLK_ROOT.outFreq, value: 12 MHz} +- {id: ENET_125M_CLK.outFreq, value: 2.4 MHz} +- {id: ENET_25M_REF_CLK.outFreq, value: 1.2 MHz} +- {id: FLEXIO1_CLK_ROOT.outFreq, value: 30 MHz} +- {id: FLEXIO2_CLK_ROOT.outFreq, value: 30 MHz} +- {id: FLEXSPI_CLK_ROOT.outFreq, value: 37.5 MHz} +- {id: IPG_CLK_ROOT.outFreq, value: 150 MHz} +- {id: LCDIF_CLK_ROOT.outFreq, value: 67.5 MHz} +- {id: LPI2C_CLK_ROOT.outFreq, value: 60 MHz} +- {id: LPSPI_CLK_ROOT.outFreq, value: 105.6 MHz} +- {id: LVDS1_CLK.outFreq, value: 1.2 GHz} +- {id: PERCLK_CLK_ROOT.outFreq, value: 75 MHz} +- {id: PLL7_MAIN_CLK.outFreq, value: 24 MHz} +- {id: SAI1_CLK_ROOT.outFreq, value: 1080/17 MHz} +- {id: SAI2_CLK_ROOT.outFreq, value: 1080/17 MHz} +- {id: SAI3_CLK_ROOT.outFreq, value: 1080/17 MHz} +- {id: SEMC_CLK_ROOT.outFreq, value: 75 MHz} +- {id: SPDIF0_CLK_ROOT.outFreq, value: 30 MHz} +- {id: TRACE_CLK_ROOT.outFreq, value: 352/3 MHz} +- {id: UART_CLK_ROOT.outFreq, value: 80 MHz} +- {id: USDHC1_CLK_ROOT.outFreq, value: 198 MHz} +- {id: USDHC2_CLK_ROOT.outFreq, value: 198 MHz} +settings: +- {id: CCM.AHB_PODF.scale, value: '1', locked: true} +- {id: CCM.ARM_PODF.scale, value: '2', locked: true} +- {id: CCM.LPSPI_PODF.scale, value: '5', locked: true} +- {id: CCM.PERCLK_PODF.scale, value: '2', locked: true} +- {id: CCM.SEMC_PODF.scale, value: '8'} +- {id: CCM.TRACE_PODF.scale, value: '3', locked: true} +- {id: CCM_ANALOG.PLL1_BYPASS.sel, value: CCM_ANALOG.PLL1} +- {id: CCM_ANALOG.PLL1_PREDIV.scale, value: '1', locked: true} +- {id: CCM_ANALOG.PLL1_VDIV.scale, value: '50', locked: true} +- {id: CCM_ANALOG.PLL2.denom, value: '1', locked: true} +- {id: CCM_ANALOG.PLL2.num, value: '0', locked: true} +- {id: CCM_ANALOG.PLL2_BYPASS.sel, value: CCM_ANALOG.PLL2_OUT_CLK} +- {id: CCM_ANALOG.PLL2_PFD0_BYPASS.sel, value: CCM_ANALOG.PLL2_PFD0} +- {id: CCM_ANALOG.PLL2_PFD1_BYPASS.sel, value: CCM_ANALOG.PLL2_PFD1} +- {id: CCM_ANALOG.PLL2_PFD2_BYPASS.sel, value: CCM_ANALOG.PLL2_PFD2} +- {id: CCM_ANALOG.PLL2_PFD3_BYPASS.sel, value: CCM_ANALOG.PLL2_PFD3} +- {id: CCM_ANALOG.PLL3_BYPASS.sel, value: CCM_ANALOG.PLL3} +- {id: CCM_ANALOG.PLL3_PFD0_BYPASS.sel, value: CCM_ANALOG.PLL3_PFD0} +- {id: CCM_ANALOG.PLL3_PFD1_BYPASS.sel, value: CCM_ANALOG.PLL3_PFD1} +- {id: CCM_ANALOG.PLL3_PFD2_BYPASS.sel, value: CCM_ANALOG.PLL3_PFD2} +- {id: CCM_ANALOG.PLL3_PFD3_BYPASS.sel, value: CCM_ANALOG.PLL3_PFD3} +- {id: CCM_ANALOG.PLL4.denom, value: '50'} +- {id: CCM_ANALOG.PLL4.div, value: '47'} +- {id: CCM_ANALOG.PLL5.denom, value: '1'} +- {id: CCM_ANALOG.PLL5.div, value: '40'} +- {id: CCM_ANALOG.PLL5.num, value: '0'} +- {id: CCM_ANALOG_PLL_USB1_POWER_CFG, value: 'Yes'} +sources: +- {id: XTALOSC24M.OSC.outFreq, value: 24 MHz, enabled: true} +- {id: XTALOSC24M.RTC_OSC.outFreq, value: 32.768 kHz, enabled: true} + * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/ + +/******************************************************************************* + * Variables for BOARD_BootClockRUN configuration + ******************************************************************************/ +const clock_arm_pll_config_t armPllConfig_BOARD_BootClockRUN = { + .loopDivider = 100, /* PLL loop divider, Fout = Fin * 50 */ +}; +const clock_sys_pll_config_t sysPllConfig_BOARD_BootClockRUN = { + .loopDivider = 1, /* PLL loop divider, Fout = Fin * ( 20 + loopDivider*2 + numerator / denominator ) */ + .numerator = 0, /* 30 bit numerator of fractional loop divider */ + .denominator = 1, /* 30 bit denominator of fractional loop divider */ +}; +const clock_usb_pll_config_t usb1PllConfig_BOARD_BootClockRUN = { + .loopDivider = 0, /* PLL loop divider, Fout = Fin * 20 */ +}; +/******************************************************************************* + * Code for BOARD_BootClockRUN configuration + ******************************************************************************/ void BOARD_BootClockRUN(void) { - /* Boot ROM did initialize the XTAL, here we only sets external XTAL OSC freq */ - CLOCK_SetXtalFreq(24000000U); + /* Init RTC OSC clock frequency. */ CLOCK_SetRtcXtalFreq(32768U); - - CLOCK_SetMux(kCLOCK_PeriphClk2Mux, 0x1); /* Set PERIPH_CLK2 MUX to OSC */ - CLOCK_SetMux(kCLOCK_PeriphMux, 0x1); /* Set PERIPH_CLK MUX to PERIPH_CLK2 */ - - /* Setting the VDD_SOC to 1.5V. It is necessary to config AHB to 600Mhz */ + /* Set XTAL 24MHz clock frequency. */ + CLOCK_SetXtalFreq(24000000U); + /* Setting PeriphClk2Mux and PeriphMux to provide stable clock before PLLs are initialed */ + CLOCK_SetMux(kCLOCK_PeriphClk2Mux, 1); /* Set PERIPH_CLK2 MUX to OSC */ + CLOCK_SetMux(kCLOCK_PeriphMux, 1); /* Set PERIPH_CLK MUX to PERIPH_CLK2 */ + /* Setting the VDD_SOC to 1.5V. It is necessary to config AHB to 600Mhz. */ DCDC->REG3 = (DCDC->REG3 & (~DCDC_REG3_TRG_MASK)) | DCDC_REG3_TRG(0x12); - - CLOCK_InitArmPll(&armPllConfig); /* Configure ARM PLL to 1200M */ + /* Waiting for DCDC_STS_DC_OK bit is asserted */ + while (DCDC_REG0_STS_DC_OK_MASK != (DCDC_REG0_STS_DC_OK_MASK & DCDC->REG0)) + { + } + /* Init ARM PLL. */ + CLOCK_InitArmPll(&armPllConfig_BOARD_BootClockRUN); + /* Init System PLL. */ #ifndef SKIP_SYSCLK_INIT - CLOCK_InitSysPll(&sysPllConfig); /* Configure SYS PLL to 528M */ + CLOCK_InitSysPll(&sysPllConfig_BOARD_BootClockRUN); #endif -#ifndef SKIP_USB_PLL_INIT - CLOCK_InitUsb1Pll(&usb1PllConfig); /* Configure USB1 PLL to 480M */ + /* Init Usb1 PLL. */ +#if !(defined(XIP_EXTERNAL_FLASH) && (XIP_EXTERNAL_FLASH == 1)) + CLOCK_InitUsb1Pll(&usb1PllConfig_BOARD_BootClockRUN); #endif - CLOCK_SetDiv(kCLOCK_ArmDiv, 0x1); /* Set ARM PODF to 0, divide by 2 */ - CLOCK_SetDiv(kCLOCK_AhbDiv, 0x0); /* Set AHB PODF to 0, divide by 1 */ - CLOCK_SetDiv(kCLOCK_IpgDiv, 0x3); /* Set IPG PODF to 3, divede by 4 */ - - CLOCK_SetMux(kCLOCK_PrePeriphMux, 0x3); /* Set PRE_PERIPH_CLK to PLL1, 1200M */ - CLOCK_SetMux(kCLOCK_PeriphMux, 0x0); /* Set PERIPH_CLK MUX to PRE_PERIPH_CLK */ - - /* Disable unused clock */ - BOARD_BootClockGate(); - - /* Power down all unused PLL */ - CLOCK_DeinitAudioPll(); - CLOCK_DeinitVideoPll(); - CLOCK_DeinitEnetPll(); - CLOCK_DeinitUsb2Pll(); - - /* Configure UART divider to default */ - CLOCK_SetMux(kCLOCK_UartMux, 0); /* Set UART source to PLL3 80M */ - CLOCK_SetDiv(kCLOCK_UartDiv, 0); /* Set UART divider to 1 */ - - /* Update core clock */ - SystemCoreClockUpdate(); + /* Enbale Audio PLL output. */ + CCM_ANALOG->PLL_AUDIO |= CCM_ANALOG_PLL_AUDIO_ENABLE_MASK; + /* Enbale Video PLL output. */ + CCM_ANALOG->PLL_VIDEO |= CCM_ANALOG_PLL_VIDEO_ENABLE_MASK; + /* Enable ENET PLL output. */ + CCM_ANALOG->PLL_ENET |= CCM_ANALOG_PLL_ENET_ENABLE_MASK; + CCM_ANALOG->PLL_ENET |= CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK; + /* Set PERIPH_CLK2_PODF. */ + CLOCK_SetDiv(kCLOCK_PeriphClk2Div, 0); + /* Set periph clock2 clock source. */ + CLOCK_SetMux(kCLOCK_PeriphClk2Mux, 0); + /* Set periph clock source. */ + CLOCK_SetMux(kCLOCK_PeriphMux, 0); + /* Set AHB_PODF. */ + CLOCK_SetDiv(kCLOCK_AhbDiv, 0); + /* Set IPG_PODF. */ + CLOCK_SetDiv(kCLOCK_IpgDiv, 3); + /* Set ARM_PODF. */ + CLOCK_SetDiv(kCLOCK_ArmDiv, 1); + /* Set preperiph clock source. */ + CLOCK_SetMux(kCLOCK_PrePeriphMux, 3); + /* Set PERCLK_PODF. */ + CLOCK_SetDiv(kCLOCK_PerclkDiv, 1); + /* Set per clock source. */ + CLOCK_SetMux(kCLOCK_PerclkMux, 0); + /* Set USDHC1_PODF. */ + CLOCK_SetDiv(kCLOCK_Usdhc1Div, 1); + /* Set Usdhc1 clock source. */ + CLOCK_SetMux(kCLOCK_Usdhc1Mux, 0); + /* Set USDHC2_PODF. */ + CLOCK_SetDiv(kCLOCK_Usdhc2Div, 1); + /* Set Usdhc2 clock source. */ + CLOCK_SetMux(kCLOCK_Usdhc2Mux, 0); +#ifndef SKIP_SYSCLK_INIT + /* Set SEMC_PODF. */ + CLOCK_SetDiv(kCLOCK_SemcDiv, 7); + /* Set Semc alt clock source. */ + CLOCK_SetMux(kCLOCK_SemcAltMux, 0); + /* Set Semc clock source. */ + CLOCK_SetMux(kCLOCK_SemcMux, 0); +#endif +#if !(defined(XIP_EXTERNAL_FLASH) && (XIP_EXTERNAL_FLASH == 1)) + /* Set FLEXSPI_PODF. */ + CLOCK_SetDiv(kCLOCK_FlexspiDiv, 1); + /* Set Flexspi clock source. */ + CLOCK_SetMux(kCLOCK_FlexspiMux, 0); +#endif + /* Set CSI_PODF. */ + CLOCK_SetDiv(kCLOCK_CsiDiv, 1); + /* Set Csi clock source. */ + CLOCK_SetMux(kCLOCK_CsiMux, 0); + /* Set LPSPI_PODF. */ + CLOCK_SetDiv(kCLOCK_LpspiDiv, 4); + /* Set Lpspi clock source. */ + CLOCK_SetMux(kCLOCK_LpspiMux, 2); + /* Set TRACE_PODF. */ + CLOCK_SetDiv(kCLOCK_TraceDiv, 2); + /* Set Trace clock source. */ + CLOCK_SetMux(kCLOCK_TraceMux, 2); + /* Set SAI1_CLK_PRED. */ + CLOCK_SetDiv(kCLOCK_Sai1PreDiv, 3); + /* Set SAI1_CLK_PODF. */ + CLOCK_SetDiv(kCLOCK_Sai1Div, 1); + /* Set Sai1 clock source. */ + CLOCK_SetMux(kCLOCK_Sai1Mux, 0); + /* Set SAI2_CLK_PRED. */ + CLOCK_SetDiv(kCLOCK_Sai2PreDiv, 3); + /* Set SAI2_CLK_PODF. */ + CLOCK_SetDiv(kCLOCK_Sai2Div, 1); + /* Set Sai2 clock source. */ + CLOCK_SetMux(kCLOCK_Sai2Mux, 0); + /* Set SAI3_CLK_PRED. */ + CLOCK_SetDiv(kCLOCK_Sai3PreDiv, 3); + /* Set SAI3_CLK_PODF. */ + CLOCK_SetDiv(kCLOCK_Sai3Div, 1); + /* Set Sai3 clock source. */ + CLOCK_SetMux(kCLOCK_Sai3Mux, 0); + /* Set LPI2C_CLK_PODF. */ + CLOCK_SetDiv(kCLOCK_Lpi2cDiv, 0); + /* Set Lpi2c clock source. */ + CLOCK_SetMux(kCLOCK_Lpi2cMux, 0); + /* Set CAN_CLK_PODF. */ + CLOCK_SetDiv(kCLOCK_CanDiv, 1); + /* Set Can clock source. */ + CLOCK_SetMux(kCLOCK_CanMux, 2); + /* Set UART_CLK_PODF. */ + CLOCK_SetDiv(kCLOCK_UartDiv, 0); + /* Set Uart clock source. */ + CLOCK_SetMux(kCLOCK_UartMux, 0); + /* Set LCDIF_PRED. */ + CLOCK_SetDiv(kCLOCK_LcdifPreDiv, 1); + /* Set LCDIF_CLK_PODF. */ + CLOCK_SetDiv(kCLOCK_LcdifDiv, 3); + /* Set Lcdif pre clock source. */ + CLOCK_SetMux(kCLOCK_LcdifPreMux, 5); + /* Set SPDIF0_CLK_PRED. */ + CLOCK_SetDiv(kCLOCK_Spdif0PreDiv, 1); + /* Set SPDIF0_CLK_PODF. */ + CLOCK_SetDiv(kCLOCK_Spdif0Div, 7); + /* Set Spdif clock source. */ + CLOCK_SetMux(kCLOCK_SpdifMux, 3); + /* Set FLEXIO1_CLK_PRED. */ + CLOCK_SetDiv(kCLOCK_Flexio1PreDiv, 1); + /* Set FLEXIO1_CLK_PODF. */ + CLOCK_SetDiv(kCLOCK_Flexio1Div, 7); + /* Set Flexio1 clock source. */ + CLOCK_SetMux(kCLOCK_Flexio1Mux, 3); + /* Set FLEXIO2_CLK_PRED. */ + CLOCK_SetDiv(kCLOCK_Flexio2PreDiv, 1); + /* Set FLEXIO2_CLK_PODF. */ + CLOCK_SetDiv(kCLOCK_Flexio2Div, 7); + /* Set Flexio2 clock source. */ + CLOCK_SetMux(kCLOCK_Flexio2Mux, 3); + /* Set Pll3 sw clock source. */ + CLOCK_SetMux(kCLOCK_Pll3SwMux, 0); + /* Set lvds1 clock source. */ + CCM_ANALOG->MISC1 = + (CCM_ANALOG->MISC1 & (~CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK)) | CCM_ANALOG_MISC1_LVDS1_CLK_SEL(0); + /* Set SystemCoreClock variable. */ + SystemCoreClock = BOARD_BOOTCLOCKRUN_CORE_CLOCK; } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_clock_config.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_clock_config.h index 9c1c74c98e6..ba3e33d0c0f 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_clock_config.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_clock_config.h @@ -1,8 +1,11 @@ /* + * The Clear BSD License * Copyright 2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -15,6 +18,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -26,21 +30,64 @@ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ - #ifndef _CLOCK_CONFIG_H_ #define _CLOCK_CONFIG_H_ +#include "fsl_common.h" + /******************************************************************************* * Definitions ******************************************************************************/ -#define BOARD_XTAL0_CLK_HZ 24000000U +#define BOARD_XTAL0_CLK_HZ 24000000U /*!< Board xtal0 frequency in Hz */ + +#define BOARD_XTAL32K_CLK_HZ 32768U /*!< Board xtal32k frequency in Hz */ /******************************************************************************* - * API + ************************ BOARD_InitBootClocks function ************************ ******************************************************************************/ + #if defined(__cplusplus) extern "C" { #endif /* __cplusplus*/ +/*! + * @brief This function executes default configuration of clocks. + * + */ +void BOARD_InitBootClocks(void); + +#if defined(__cplusplus) +} +#endif /* __cplusplus*/ + +/******************************************************************************* + ********************** Configuration BOARD_BootClockRUN *********************** + ******************************************************************************/ +/******************************************************************************* + * Definitions for BOARD_BootClockRUN configuration + ******************************************************************************/ +#define BOARD_BOOTCLOCKRUN_CORE_CLOCK 600000000U /*!< Core clock frequency: 600000000Hz */ + +/*! @brief Arm PLL set for BOARD_BootClockRUN configuration. + */ +extern const clock_arm_pll_config_t g_armPllConfig_BOARD_BootClockRUN; +/*! @brief Usb1 PLL set for BOARD_BootClockRUN configuration. + */ +extern const clock_usb_pll_config_t g_usb1PllConfig_BOARD_BootClockRUN; +/*! @brief Sys PLL for BOARD_BootClockRUN configuration. + */ +extern const clock_sys_pll_config_t g_sysPllConfig_BOARD_BootClockRUN; + +/******************************************************************************* + * API for BOARD_BootClockRUN configuration + ******************************************************************************/ +#if defined(__cplusplus) +extern "C" { +#endif /* __cplusplus*/ + +/*! + * @brief This function executes configuration of clocks. + * + */ void BOARD_BootClockRUN(void); #if defined(__cplusplus) @@ -48,3 +95,4 @@ void BOARD_BootClockRUN(void); #endif /* __cplusplus*/ #endif /* _CLOCK_CONFIG_H_ */ + diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_phy.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_phy.c index ec8443244b9..79b79138af2 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_phy.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_phy.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_phy.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_phy.h index ed096e63e00..f5d9e6c3f16 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_phy.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/fsl_phy.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/mbed_overrides.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/mbed_overrides.c index 0d58a9aad84..ca9b6e10a1c 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/mbed_overrides.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/mbed_overrides.c @@ -27,49 +27,94 @@ void mbed_default_mac_address(char *mac); void BOARD_ConfigMPU(void) { /* Disable I cache and D cache */ - SCB_DisableICache(); - SCB_DisableDCache(); + if (SCB_CCR_IC_Msk == (SCB_CCR_IC_Msk & SCB->CCR)) { + SCB_DisableICache(); + } + if (SCB_CCR_DC_Msk == (SCB_CCR_DC_Msk & SCB->CCR)) { + SCB_DisableDCache(); + } /* Disable MPU */ ARM_MPU_Disable(); - /* Region 0 setting */ + /* MPU configure: + * Use ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) + * API in core_cm7.h. + * param DisableExec Instruction access (XN) disable bit,0=instruction fetches enabled, 1=instruction fetches disabled. + * param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. + * Use MACROS defined in core_cm7.h: ARM_MPU_AP_NONE/ARM_MPU_AP_PRIV/ARM_MPU_AP_URO/ARM_MPU_AP_FULL/ARM_MPU_AP_PRO/ARM_MPU_AP_RO + * Combine TypeExtField/IsShareable/IsCacheable/IsBufferable to configure MPU memory access attributes. + * TypeExtField IsShareable IsCacheable IsBufferable Memory Attribtue Shareability Cache + * 0 x 0 0 Strongly Ordered shareable + * 0 x 0 1 Device shareable + * 0 0 1 0 Normal not shareable Outer and inner write through no write allocate + * 0 0 1 1 Normal not shareable Outer and inner write back no write allocate + * 0 1 1 0 Normal shareable Outer and inner write through no write allocate + * 0 1 1 1 Normal shareable Outer and inner write back no write allocate + * 1 0 0 0 Normal not shareable outer and inner noncache + * 1 1 0 0 Normal shareable outer and inner noncache + * 1 0 1 1 Normal not shareable outer and inner write back write/read acllocate + * 1 1 1 1 Normal shareable outer and inner write back write/read acllocate + * 2 x 0 0 Device not shareable + * Above are normal use settings, if your want to see more details or want to config different inner/outter cache policy. + * please refer to Table 4-55 /4-56 in arm cortex-M7 generic user guide + * param SubRegionDisable Sub-region disable field. 0=sub-region is enabled, 1=sub-region is disabled. + * param Size Region size of the region to be configured. use ARM_MPU_REGION_SIZE_xxx MACRO in core_cm7.h. + */ + + /* Region 0 setting: Memory with Device type, not shareable, non-cacheable. */ MPU->RBAR = ARM_MPU_RBAR(0, 0xC0000000U); MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 2, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_512MB); - /* Region 1 setting */ + /* Region 1 setting: Memory with Device type, not shareable, non-cacheable. */ MPU->RBAR = ARM_MPU_RBAR(1, 0x80000000U); MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 2, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_1GB); /* Region 2 setting */ +#if defined(XIP_EXTERNAL_FLASH) && (XIP_EXTERNAL_FLASH == 1) + /* Setting Memory with Normal type, not shareable, outer/inner write back. */ MPU->RBAR = ARM_MPU_RBAR(2, 0x60000000U); MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_512MB); +#else + /* Setting Memory with Device type, not shareable, non-cacheable. */ + MPU->RBAR = ARM_MPU_RBAR(2, 0x60000000U); + MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 2, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_512MB); +#endif - /* Region 3 setting */ + /* Region 3 setting: Memory with Device type, not shareable, non-cacheable. */ MPU->RBAR = ARM_MPU_RBAR(3, 0x00000000U); MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 2, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_1GB); - /* Region 4 setting */ + /* Region 4 setting: Memory with Normal type, not shareable, outer/inner write back */ MPU->RBAR = ARM_MPU_RBAR(4, 0x00000000U); MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_128KB); - /* Region 5 setting */ + /* Region 5 setting: Memory with Normal type, not shareable, outer/inner write back */ MPU->RBAR = ARM_MPU_RBAR(5, 0x20000000U); MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_128KB); - /* Region 6 setting */ + /* Region 6 setting: Memory with Normal type, not shareable, outer/inner write back */ MPU->RBAR = ARM_MPU_RBAR(6, 0x20200000U); MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_256KB); -#if defined(SDRAM_MPU_INIT) - /* Region 7 setting */ + /* The define sets the cacheable memory to shareable, + * this suggestion is referred from chapter 2.2.1 Memory regions, + * types and attributes in Cortex-M7 Devices, Generic User Guide */ +#if defined(SDRAM_IS_SHAREABLE) + /* Region 7 setting: Memory with Normal type, not shareable, outer/inner write back */ + MPU->RBAR = ARM_MPU_RBAR(7, 0x80000000U); + MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 1, 1, 1, 0, ARM_MPU_REGION_SIZE_32MB); +#else + /* Region 7 setting: Memory with Normal type, not shareable, outer/inner write back */ MPU->RBAR = ARM_MPU_RBAR(7, 0x80000000U); MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_32MB); +#endif - /* Region 8 setting */ + /* Region 8 setting, set last 2MB of SDRAM can't be accessed by cache, glocal variables which are not expected to be + * accessed by cache can be put here */ + /* Memory with Normal type, not shareable, non-cacheable */ MPU->RBAR = ARM_MPU_RBAR(8, 0x81E00000U); MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 1, 0, 0, 0, 0, ARM_MPU_REGION_SIZE_2MB); -#endif /* Enable MPU */ ARM_MPU_Enable(MPU_CTRL_PRIVDEFENA_Msk); diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_flexspi_nor_config.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_flexspi_nor_config.c new file mode 100644 index 00000000000..24fe770b117 --- /dev/null +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_flexspi_nor_config.c @@ -0,0 +1,76 @@ +/* + * The Clear BSD License + * Copyright 2017 NXP + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: + * + * o Redistributions of source code must retain the above copyright notice, this list + * of conditions and the following disclaimer. + * + * o Redistributions in binary form must reproduce the above copyright notice, this + * list of conditions and the following disclaimer in the documentation and/or + * other materials provided with the distribution. + * + * o Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from this + * software without specific prior written permission. + * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR + * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON + * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#include "evkbimxrt1050_flexspi_nor_config.h" + +/******************************************************************************* + * Code + ******************************************************************************/ +#if defined(XIP_BOOT_HEADER_ENABLE) && (XIP_BOOT_HEADER_ENABLE == 1) +#if defined(__CC_ARM) || defined(__GNUC__) +__attribute__((section(".boot_hdr.conf"))) +#elif defined(__ICCARM__) +#pragma location = ".boot_hdr.conf" +#endif + +const flexspi_nor_config_t hyperflash_config = { + .memConfig = + { + .tag = FLEXSPI_CFG_BLK_TAG, + .version = FLEXSPI_CFG_BLK_VERSION, + .readSampleClkSrc = kFlexSPIReadSampleClk_ExternalInputFromDqsPad, + .csHoldTime = 3u, + .csSetupTime = 3u, + .columnAddressWidth = 3u, + // Enable DDR mode, Wordaddassable, Safe configuration, Differential clock + .controllerMiscOption = + (1u << kFlexSpiMiscOffset_DdrModeEnable) | (1u << kFlexSpiMiscOffset_WordAddressableEnable) | + (1u << kFlexSpiMiscOffset_SafeConfigFreqEnable) | (1u << kFlexSpiMiscOffset_DiffClkEnable), + .sflashPadType = kSerialFlash_8Pads, + .serialClkFreq = kFlexSpiSerialClk_133MHz, + .sflashA1Size = 64u * 1024u * 1024u, + .dataValidTime = {16u, 16u}, + .lookupTable = + { + // Read LUTs + FLEXSPI_LUT_SEQ(CMD_DDR, FLEXSPI_8PAD, 0xA0, RADDR_DDR, FLEXSPI_8PAD, 0x18), + FLEXSPI_LUT_SEQ(CADDR_DDR, FLEXSPI_8PAD, 0x10, DUMMY_DDR, FLEXSPI_8PAD, 0x06), + FLEXSPI_LUT_SEQ(READ_DDR, FLEXSPI_8PAD, 0x04, STOP, FLEXSPI_1PAD, 0x0), + }, + }, + .pageSize = 512u, + .sectorSize = 256u * 1024u, + .blockSize = 256u * 1024u, + .isUniformBlockSize = true, +}; +#endif /* XIP_BOOT_HEADER_ENABLE */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_flexspi_nor_config.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_flexspi_nor_config.h new file mode 100644 index 00000000000..67e93b39205 --- /dev/null +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_flexspi_nor_config.h @@ -0,0 +1,296 @@ +/* + * The Clear BSD License + * Copyright (c) 2016, Freescale Semiconductor, Inc. + * Copyright 2016-2017 NXP + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: + * + * o Redistributions of source code must retain the above copyright notice, this + * list + * of conditions and the following disclaimer. + * + * o Redistributions in binary form must reproduce the above copyright notice, + * this + * list of conditions and the following disclaimer in the documentation and/or + * other materials provided with the distribution. + * + * o Neither the name of Freescale Semiconductor, Inc. nor the names of its + * contributors may be used to endorse or promote products derived from this + * software without specific prior written permission. + * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE + * FOR + * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL + * DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON + * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __EVKBIMXRT1050_FLEXSPI_NOR_CONFIG__ +#define __EVKBIMXRT1050_FLEXSPI_NOR_CONFIG__ + +#include +#include +#include "fsl_common.h" + +/* FLEXSPI memory config block related defintions */ +#define FLEXSPI_CFG_BLK_TAG (0x42464346UL) // ascii "FCFB" Big Endian +#define FLEXSPI_CFG_BLK_VERSION (0x56010400UL) // V1.4.0 +#define FLEXSPI_CFG_BLK_SIZE (512) + +/* FLEXSPI Feature related definitions */ +#define FLEXSPI_FEATURE_HAS_PARALLEL_MODE 1 + +/* Lookup table related defintions */ +#define CMD_INDEX_READ 0 +#define CMD_INDEX_READSTATUS 1 +#define CMD_INDEX_WRITEENABLE 2 +#define CMD_INDEX_WRITE 4 + +#define CMD_LUT_SEQ_IDX_READ 0 +#define CMD_LUT_SEQ_IDX_READSTATUS 1 +#define CMD_LUT_SEQ_IDX_WRITEENABLE 3 +#define CMD_LUT_SEQ_IDX_WRITE 9 + +#define CMD_SDR 0x01 +#define CMD_DDR 0x21 +#define RADDR_SDR 0x02 +#define RADDR_DDR 0x22 +#define CADDR_SDR 0x03 +#define CADDR_DDR 0x23 +#define MODE1_SDR 0x04 +#define MODE1_DDR 0x24 +#define MODE2_SDR 0x05 +#define MODE2_DDR 0x25 +#define MODE4_SDR 0x06 +#define MODE4_DDR 0x26 +#define MODE8_SDR 0x07 +#define MODE8_DDR 0x27 +#define WRITE_SDR 0x08 +#define WRITE_DDR 0x28 +#define READ_SDR 0x09 +#define READ_DDR 0x29 +#define LEARN_SDR 0x0A +#define LEARN_DDR 0x2A +#define DATSZ_SDR 0x0B +#define DATSZ_DDR 0x2B +#define DUMMY_SDR 0x0C +#define DUMMY_DDR 0x2C +#define DUMMY_RWDS_SDR 0x0D +#define DUMMY_RWDS_DDR 0x2D +#define JMP_ON_CS 0x1F +#define STOP 0 + +#define FLEXSPI_1PAD 0 +#define FLEXSPI_2PAD 1 +#define FLEXSPI_4PAD 2 +#define FLEXSPI_8PAD 3 + +#define FLEXSPI_LUT_SEQ(cmd0, pad0, op0, cmd1, pad1, op1) \ + (FLEXSPI_LUT_OPERAND0(op0) | FLEXSPI_LUT_NUM_PADS0(pad0) | FLEXSPI_LUT_OPCODE0(cmd0) | FLEXSPI_LUT_OPERAND1(op1) | \ + FLEXSPI_LUT_NUM_PADS1(pad1) | FLEXSPI_LUT_OPCODE1(cmd1)) + +//!@brief Definitions for FlexSPI Serial Clock Frequency +typedef enum _FlexSpiSerialClockFreq +{ + kFlexSpiSerialClk_30MHz = 1, + kFlexSpiSerialClk_50MHz = 2, + kFlexSpiSerialClk_60MHz = 3, + kFlexSpiSerialClk_75MHz = 4, + kFlexSpiSerialClk_80MHz = 5, + kFlexSpiSerialClk_100MHz = 6, + kFlexSpiSerialClk_133MHz = 7, + kFlexSpiSerialClk_166MHz = 8, + kFlexSpiSerialClk_200MHz = 9, +} flexspi_serial_clk_freq_t; + +//!@brief FlexSPI clock configuration type +enum +{ + kFlexSpiClk_SDR, //!< Clock configure for SDR mode + kFlexSpiClk_DDR, //!< Clock configurat for DDR mode +}; + +//!@brief FlexSPI Read Sample Clock Source definition +typedef enum _FlashReadSampleClkSource +{ + kFlexSPIReadSampleClk_LoopbackInternally = 0, + kFlexSPIReadSampleClk_LoopbackFromDqsPad = 1, + kFlexSPIReadSampleClk_LoopbackFromSckPad = 2, + kFlexSPIReadSampleClk_ExternalInputFromDqsPad = 3, +} flexspi_read_sample_clk_t; + +//!@brief Misc feature bit definitions +enum +{ + kFlexSpiMiscOffset_DiffClkEnable = 0, //!< Bit for Differential clock enable + kFlexSpiMiscOffset_Ck2Enable = 1, //!< Bit for CK2 enable + kFlexSpiMiscOffset_ParallelEnable = 2, //!< Bit for Parallel mode enable + kFlexSpiMiscOffset_WordAddressableEnable = 3, //!< Bit for Word Addressable enable + kFlexSpiMiscOffset_SafeConfigFreqEnable = 4, //!< Bit for Safe Configuration Frequency enable + kFlexSpiMiscOffset_PadSettingOverrideEnable = 5, //!< Bit for Pad setting override enable + kFlexSpiMiscOffset_DdrModeEnable = 6, //!< Bit for DDR clock confiuration indication. +}; + +//!@brief Flash Type Definition +enum +{ + kFlexSpiDeviceType_SerialNOR = 1, //!< Flash devices are Serial NOR + kFlexSpiDeviceType_SerialNAND = 2, //!< Flash devices are Serial NAND + kFlexSpiDeviceType_SerialRAM = 3, //!< Flash devices are Serial RAM/HyperFLASH + kFlexSpiDeviceType_MCP_NOR_NAND = 0x12, //!< Flash device is MCP device, A1 is Serial NOR, A2 is Serial NAND + kFlexSpiDeviceType_MCP_NOR_RAM = 0x13, //!< Flash deivce is MCP device, A1 is Serial NOR, A2 is Serial RAMs +}; + +//!@brief Flash Pad Definitions +enum +{ + kSerialFlash_1Pad = 1, + kSerialFlash_2Pads = 2, + kSerialFlash_4Pads = 4, + kSerialFlash_8Pads = 8, +}; + +//!@brief FlexSPI LUT Sequence structure +typedef struct _lut_sequence +{ + uint8_t seqNum; //!< Sequence Number, valid number: 1-16 + uint8_t seqId; //!< Sequence Index, valid number: 0-15 + uint16_t reserved; +} flexspi_lut_seq_t; + +//!@brief Flash Configuration Command Type +enum +{ + kDeviceConfigCmdType_Generic, //!< Generic command, for example: configure dummy cycles, drive strength, etc + kDeviceConfigCmdType_QuadEnable, //!< Quad Enable command + kDeviceConfigCmdType_Spi2Xpi, //!< Switch from SPI to DPI/QPI/OPI mode + kDeviceConfigCmdType_Xpi2Spi, //!< Switch from DPI/QPI/OPI to SPI mode + kDeviceConfigCmdType_Spi2NoCmd, //!< Switch to 0-4-4/0-8-8 mode + kDeviceConfigCmdType_Reset, //!< Reset device command +}; + +//!@brief FlexSPI Memory Configuration Block +typedef struct _FlexSPIConfig +{ + uint32_t tag; //!< [0x000-0x003] Tag, fixed value 0x42464346UL + uint32_t version; //!< [0x004-0x007] Version,[31:24] -'V', [23:16] - Major, [15:8] - Minor, [7:0] - bugfix + uint32_t reserved0; //!< [0x008-0x00b] Reserved for future use + uint8_t readSampleClkSrc; //!< [0x00c-0x00c] Read Sample Clock Source, valid value: 0/1/3 + uint8_t csHoldTime; //!< [0x00d-0x00d] CS hold time, default value: 3 + uint8_t csSetupTime; //!< [0x00e-0x00e] CS setup time, default value: 3 + uint8_t columnAddressWidth; //!< [0x00f-0x00f] Column Address with, for HyperBus protocol, it is fixed to 3, For + //! Serial NAND, need to refer to datasheet + uint8_t deviceModeCfgEnable; //!< [0x010-0x010] Device Mode Configure enable flag, 1 - Enable, 0 - Disable + uint8_t deviceModeType; //!< [0x011-0x011] Specify the configuration command type:Quad Enable, DPI/QPI/OPI switch, + //! Generic configuration, etc. + uint16_t waitTimeCfgCommands; //!< [0x012-0x013] Wait time for all configuration commands, unit: 100us, Used for + //! DPI/QPI/OPI switch or reset command + flexspi_lut_seq_t deviceModeSeq; //!< [0x014-0x017] Device mode sequence info, [7:0] - LUT sequence id, [15:8] - LUt + //! sequence number, [31:16] Reserved + uint32_t deviceModeArg; //!< [0x018-0x01b] Argument/Parameter for device configuration + uint8_t configCmdEnable; //!< [0x01c-0x01c] Configure command Enable Flag, 1 - Enable, 0 - Disable + uint8_t configModeType[3]; //!< [0x01d-0x01f] Configure Mode Type, similar as deviceModeTpe + flexspi_lut_seq_t + configCmdSeqs[3]; //!< [0x020-0x02b] Sequence info for Device Configuration command, similar as deviceModeSeq + uint32_t reserved1; //!< [0x02c-0x02f] Reserved for future use + uint32_t configCmdArgs[3]; //!< [0x030-0x03b] Arguments/Parameters for device Configuration commands + uint32_t reserved2; //!< [0x03c-0x03f] Reserved for future use + uint32_t controllerMiscOption; //!< [0x040-0x043] Controller Misc Options, see Misc feature bit definitions for more + //! details + uint8_t deviceType; //!< [0x044-0x044] Device Type: See Flash Type Definition for more details + uint8_t sflashPadType; //!< [0x045-0x045] Serial Flash Pad Type: 1 - Single, 2 - Dual, 4 - Quad, 8 - Octal + uint8_t serialClkFreq; //!< [0x046-0x046] Serial Flash Frequencey, device specific definitions, See System Boot + //! Chapter for more details + uint8_t lutCustomSeqEnable; //!< [0x047-0x047] LUT customization Enable, it is required if the program/erase cannot + //! be done using 1 LUT sequence, currently, only applicable to HyperFLASH + uint32_t reserved3[2]; //!< [0x048-0x04f] Reserved for future use + uint32_t sflashA1Size; //!< [0x050-0x053] Size of Flash connected to A1 + uint32_t sflashA2Size; //!< [0x054-0x057] Size of Flash connected to A2 + uint32_t sflashB1Size; //!< [0x058-0x05b] Size of Flash connected to B1 + uint32_t sflashB2Size; //!< [0x05c-0x05f] Size of Flash connected to B2 + uint32_t csPadSettingOverride; //!< [0x060-0x063] CS pad setting override value + uint32_t sclkPadSettingOverride; //!< [0x064-0x067] SCK pad setting override value + uint32_t dataPadSettingOverride; //!< [0x068-0x06b] data pad setting override value + uint32_t dqsPadSettingOverride; //!< [0x06c-0x06f] DQS pad setting override value + uint32_t timeoutInMs; //!< [0x070-0x073] Timeout threshold for read status command + uint32_t commandInterval; //!< [0x074-0x077] CS deselect interval between two commands + uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, in terms of 0.1ns + uint16_t busyOffset; //!< [0x07c-0x07d] Busy offset, valid value: 0-31 + uint16_t busyBitPolarity; //!< [0x07e-0x07f] Busy flag polarity, 0 - busy flag is 1 when flash device is busy, 1 - + //! busy flag is 0 when flash device is busy + uint32_t lookupTable[64]; //!< [0x080-0x17f] Lookup table holds Flash command sequences + flexspi_lut_seq_t lutCustomSeq[12]; //!< [0x180-0x1af] Customizable LUT Sequences + uint32_t reserved4[4]; //!< [0x1b0-0x1bf] Reserved for future use +} flexspi_mem_config_t; + +/* */ +#define NOR_CMD_INDEX_READ CMD_INDEX_READ //!< 0 +#define NOR_CMD_INDEX_READSTATUS CMD_INDEX_READSTATUS //!< 1 +#define NOR_CMD_INDEX_WRITEENABLE CMD_INDEX_WRITEENABLE //!< 2 +#define NOR_CMD_INDEX_ERASESECTOR 3 //!< 3 +#define NOR_CMD_INDEX_PAGEPROGRAM CMD_INDEX_WRITE //!< 4 +#define NOR_CMD_INDEX_CHIPERASE 5 //!< 5 +#define NOR_CMD_INDEX_DUMMY 6 //!< 6 +#define NOR_CMD_INDEX_ERASEBLOCK 7 //!< 7 + +#define NOR_CMD_LUT_SEQ_IDX_READ CMD_LUT_SEQ_IDX_READ //!< 0 READ LUT sequence id in lookupTable stored in config block +#define NOR_CMD_LUT_SEQ_IDX_READSTATUS \ + CMD_LUT_SEQ_IDX_READSTATUS //!< 1 Read Status LUT sequence id in lookupTable stored in config block +#define NOR_CMD_LUT_SEQ_IDX_READSTATUS_XPI \ + 2 //!< 2 Read status DPI/QPI/OPI sequence id in lookupTable stored in config block +#define NOR_CMD_LUT_SEQ_IDX_WRITEENABLE \ + CMD_LUT_SEQ_IDX_WRITEENABLE //!< 3 Write Enable sequence id in lookupTable stored in config block +#define NOR_CMD_LUT_SEQ_IDX_WRITEENABLE_XPI \ + 4 //!< 4 Write Enable DPI/QPI/OPI sequence id in lookupTable stored in config block +#define NOR_CMD_LUT_SEQ_IDX_ERASESECTOR 5 //!< 5 Erase Sector sequence id in lookupTable stored in config block +#define NOR_CMD_LUT_SEQ_IDX_ERASEBLOCK 8 //!< 8 Erase Block sequence id in lookupTable stored in config block +#define NOR_CMD_LUT_SEQ_IDX_PAGEPROGRAM \ + CMD_LUT_SEQ_IDX_WRITE //!< 9 Program sequence id in lookupTable stored in config block +#define NOR_CMD_LUT_SEQ_IDX_CHIPERASE 11 //!< 11 Chip Erase sequence in lookupTable id stored in config block +#define NOR_CMD_LUT_SEQ_IDX_READ_SFDP 13 //!< 13 Read SFDP sequence in lookupTable id stored in config block +#define NOR_CMD_LUT_SEQ_IDX_RESTORE_NOCMD \ + 14 //!< 14 Restore 0-4-4/0-8-8 mode sequence id in lookupTable stored in config block +#define NOR_CMD_LUT_SEQ_IDX_EXIT_NOCMD \ + 15 //!< 15 Exit 0-4-4/0-8-8 mode sequence id in lookupTable stored in config blobk + +/* + * Serial NOR configuration block + */ +typedef struct _flexspi_nor_config +{ + flexspi_mem_config_t memConfig; //!< Common memory configuration info via FlexSPI + uint32_t pageSize; //!< Page size of Serial NOR + uint32_t sectorSize; //!< Sector size of Serial NOR + uint8_t ipcmdSerialClkFreq; //!< Clock frequency for IP command + uint8_t isUniformBlockSize; //!< Sector/Block size is the same + uint8_t reserved0[2]; //!< Reserved for future use + uint8_t serialNorType; //!< Serial NOR Flash type: 0/1/2/3 + uint8_t needExitNoCmdMode; //!< Need to exit NoCmd mode before other IP command + uint8_t halfClkForNonReadCmd; //!< Half the Serial Clock for non-read command: true/false + uint8_t needRestoreNoCmdMode; //!< Need to Restore NoCmd mode after IP commmand execution + uint32_t blockSize; //!< Block size + uint32_t reserve2[11]; //!< Reserved for future use +} flexspi_nor_config_t; + +#ifdef __cplusplus +extern "C" { +#endif + +#ifdef __cplusplus +} +#endif +#endif /* __EVKBIMXRT1050_FLEXSPI_NOR_CONFIG__ */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_sdram_ini_dcd.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_sdram_ini_dcd.c new file mode 100644 index 00000000000..452e76e503a --- /dev/null +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_sdram_ini_dcd.c @@ -0,0 +1,1126 @@ +/* + * The Clear BSD License + * Copyright 2017 NXP + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: + * + * o Redistributions of source code must retain the above copyright notice, this list + * of conditions and the following disclaimer. + * + * o Redistributions in binary form must reproduce the above copyright notice, this + * list of conditions and the following disclaimer in the documentation and/or + * other materials provided with the distribution. + * + * o Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from this + * software without specific prior written permission. + * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR + * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON + * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#include "evkbimxrt1050_sdram_ini_dcd.h" + +#if defined(XIP_BOOT_HEADER_ENABLE) && (XIP_BOOT_HEADER_ENABLE == 1) +#if defined(XIP_BOOT_HEADER_DCD_ENABLE) && (XIP_BOOT_HEADER_DCD_ENABLE == 1) +#if defined(__CC_ARM) || defined(__GNUC__) +__attribute__((section(".boot_hdr.dcd_data"))) +#elif defined(__ICCARM__) +#pragma location = ".boot_hdr.dcd_data" +#endif +/************************************* + * DCD Data + *************************************/ +const uint8_t dcd_data[] = { + /*0000*/ DCD_TAG_HEADER, + 0x04, + 0x30, + 0x41, + 0xCC, + 0x03, + 0xAC, + 0x04, + 0x40, + 0x0F, + 0xC0, + 0x68, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + /*0010*/ 0x40, + 0x0F, + 0xC0, + 0x6C, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + 0x40, + 0x0F, + 0xC0, + 0x70, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + /*0020*/ 0x40, + 0x0F, + 0xC0, + 0x74, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + 0x40, + 0x0F, + 0xC0, + 0x78, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + /*0030*/ 0x40, + 0x0F, + 0xC0, + 0x7C, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + 0x40, + 0x0F, + 0xC0, + 0x80, + 0xFF, + 0xFF, + 0xFF, + 0xFF, + /*0040*/ 0x40, + 0x0D, + 0x80, + 0x30, + 0x00, + 0x00, + 0x20, + 0x01, + 0x40, + 0x0D, + 0x81, + 0x00, + 0x00, + 0x1D, + 0x00, + 0x00, + /*0050*/ 0x40, + 0x0F, + 0xC0, + 0x14, + 0x00, + 0x01, + 0x0D, + 0x40, + 0x40, + 0x1F, + 0x80, + 0x14, + 0x00, + 0x00, + 0x00, + 0x00, + /*0060*/ 0x40, + 0x1F, + 0x80, + 0x18, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x1C, + 0x00, + 0x00, + 0x00, + 0x00, + /*0070*/ 0x40, + 0x1F, + 0x80, + 0x20, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x24, + 0x00, + 0x00, + 0x00, + 0x00, + /*0080*/ 0x40, + 0x1F, + 0x80, + 0x28, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x2C, + 0x00, + 0x00, + 0x00, + 0x00, + /*0090*/ 0x40, + 0x1F, + 0x80, + 0x30, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x34, + 0x00, + 0x00, + 0x00, + 0x00, + /*00a0*/ 0x40, + 0x1F, + 0x80, + 0x38, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x3C, + 0x00, + 0x00, + 0x00, + 0x00, + /*00b0*/ 0x40, + 0x1F, + 0x80, + 0x40, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x44, + 0x00, + 0x00, + 0x00, + 0x00, + /*00c0*/ 0x40, + 0x1F, + 0x80, + 0x48, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x4C, + 0x00, + 0x00, + 0x00, + 0x00, + /*00d0*/ 0x40, + 0x1F, + 0x80, + 0x50, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x54, + 0x00, + 0x00, + 0x00, + 0x00, + /*00e0*/ 0x40, + 0x1F, + 0x80, + 0x58, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x5C, + 0x00, + 0x00, + 0x00, + 0x00, + /*00f0*/ 0x40, + 0x1F, + 0x80, + 0x60, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x64, + 0x00, + 0x00, + 0x00, + 0x00, + /*0100*/ 0x40, + 0x1F, + 0x80, + 0x68, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x6C, + 0x00, + 0x00, + 0x00, + 0x00, + /*0110*/ 0x40, + 0x1F, + 0x80, + 0x70, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x74, + 0x00, + 0x00, + 0x00, + 0x00, + /*0120*/ 0x40, + 0x1F, + 0x80, + 0x78, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x7C, + 0x00, + 0x00, + 0x00, + 0x00, + /*0130*/ 0x40, + 0x1F, + 0x80, + 0x80, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x84, + 0x00, + 0x00, + 0x00, + 0x00, + /*0140*/ 0x40, + 0x1F, + 0x80, + 0x88, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x8C, + 0x00, + 0x00, + 0x00, + 0x00, + /*0150*/ 0x40, + 0x1F, + 0x80, + 0x90, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x94, + 0x00, + 0x00, + 0x00, + 0x00, + /*0160*/ 0x40, + 0x1F, + 0x80, + 0x98, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0x9C, + 0x00, + 0x00, + 0x00, + 0x00, + /*0170*/ 0x40, + 0x1F, + 0x80, + 0xA0, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0xA4, + 0x00, + 0x00, + 0x00, + 0x00, + /*0180*/ 0x40, + 0x1F, + 0x80, + 0xA8, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x80, + 0xAC, + 0x00, + 0x00, + 0x00, + 0x00, + /*0190*/ 0x40, + 0x1F, + 0x80, + 0xB0, + 0x00, + 0x00, + 0x00, + 0x10, + 0x40, + 0x1F, + 0x80, + 0xB4, + 0x00, + 0x00, + 0x00, + 0x00, + /*01a0*/ 0x40, + 0x1F, + 0x80, + 0xB8, + 0x00, + 0x00, + 0x00, + 0x00, + 0x40, + 0x1F, + 0x82, + 0x04, + 0x00, + 0x01, + 0x10, + 0xF9, + /*01b0*/ 0x40, + 0x1F, + 0x82, + 0x08, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x0C, + 0x00, + 0x01, + 0x10, + 0xF9, + /*01c0*/ 0x40, + 0x1F, + 0x82, + 0x10, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x14, + 0x00, + 0x01, + 0x10, + 0xF9, + /*01d0*/ 0x40, + 0x1F, + 0x82, + 0x18, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x1C, + 0x00, + 0x01, + 0x10, + 0xF9, + /*01e0*/ 0x40, + 0x1F, + 0x82, + 0x20, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x24, + 0x00, + 0x01, + 0x10, + 0xF9, + /*01f0*/ 0x40, + 0x1F, + 0x82, + 0x28, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x2C, + 0x00, + 0x01, + 0x10, + 0xF9, + /*0200*/ 0x40, + 0x1F, + 0x82, + 0x30, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x34, + 0x00, + 0x01, + 0x10, + 0xF9, + /*0210*/ 0x40, + 0x1F, + 0x82, + 0x38, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x3C, + 0x00, + 0x01, + 0x10, + 0xF9, + /*0220*/ 0x40, + 0x1F, + 0x82, + 0x40, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x44, + 0x00, + 0x01, + 0x10, + 0xF9, + /*0230*/ 0x40, + 0x1F, + 0x82, + 0x48, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x4C, + 0x00, + 0x01, + 0x10, + 0xF9, + /*0240*/ 0x40, + 0x1F, + 0x82, + 0x50, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x54, + 0x00, + 0x01, + 0x10, + 0xF9, + /*0250*/ 0x40, + 0x1F, + 0x82, + 0x58, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x5C, + 0x00, + 0x01, + 0x10, + 0xF9, + /*0260*/ 0x40, + 0x1F, + 0x82, + 0x60, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x64, + 0x00, + 0x01, + 0x10, + 0xF9, + /*0270*/ 0x40, + 0x1F, + 0x82, + 0x68, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x6C, + 0x00, + 0x01, + 0x10, + 0xF9, + /*0280*/ 0x40, + 0x1F, + 0x82, + 0x70, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x74, + 0x00, + 0x01, + 0x10, + 0xF9, + /*0290*/ 0x40, + 0x1F, + 0x82, + 0x78, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x7C, + 0x00, + 0x01, + 0x10, + 0xF9, + /*02a0*/ 0x40, + 0x1F, + 0x82, + 0x80, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x84, + 0x00, + 0x01, + 0x10, + 0xF9, + /*02b0*/ 0x40, + 0x1F, + 0x82, + 0x88, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x8C, + 0x00, + 0x01, + 0x10, + 0xF9, + /*02c0*/ 0x40, + 0x1F, + 0x82, + 0x90, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x94, + 0x00, + 0x01, + 0x10, + 0xF9, + /*02d0*/ 0x40, + 0x1F, + 0x82, + 0x98, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0x9C, + 0x00, + 0x01, + 0x10, + 0xF9, + /*02e0*/ 0x40, + 0x1F, + 0x82, + 0xA0, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x1F, + 0x82, + 0xA4, + 0x00, + 0x01, + 0x10, + 0xF9, + /*02f0*/ 0x40, + 0x1F, + 0x82, + 0xA8, + 0x00, + 0x01, + 0x10, + 0xF9, + 0x40, + 0x2F, + 0x00, + 0x00, + 0x10, + 0x00, + 0x00, + 0x04, + /*0300*/ 0x40, + 0x2F, + 0x00, + 0x08, + 0x00, + 0x03, + 0x05, + 0x24, + 0x40, + 0x2F, + 0x00, + 0x0C, + 0x06, + 0x03, + 0x05, + 0x24, + /*0310*/ 0x40, + 0x2F, + 0x00, + 0x10, + 0x80, + 0x00, + 0x00, + 0x1B, + 0x40, + 0x2F, + 0x00, + 0x14, + 0x82, + 0x00, + 0x00, + 0x1B, + /*0320*/ 0x40, + 0x2F, + 0x00, + 0x18, + 0x84, + 0x00, + 0x00, + 0x1B, + 0x40, + 0x2F, + 0x00, + 0x1C, + 0x86, + 0x00, + 0x00, + 0x1B, + /*0330*/ 0x40, + 0x2F, + 0x00, + 0x20, + 0x90, + 0x00, + 0x00, + 0x21, + 0x40, + 0x2F, + 0x00, + 0x24, + 0xA0, + 0x00, + 0x00, + 0x19, + /*0340*/ 0x40, + 0x2F, + 0x00, + 0x28, + 0xA8, + 0x00, + 0x00, + 0x17, + 0x40, + 0x2F, + 0x00, + 0x2C, + 0xA9, + 0x00, + 0x00, + 0x1B, + /*0350*/ 0x40, + 0x2F, + 0x00, + 0x30, + 0x00, + 0x00, + 0x00, + 0x21, + 0x40, + 0x2F, + 0x00, + 0x04, + 0x00, + 0x00, + 0x79, + 0xA8, + /*0360*/ 0x40, + 0x2F, + 0x00, + 0x40, + 0x00, + 0x00, + 0x0F, + 0x31, + 0x40, + 0x2F, + 0x00, + 0x44, + 0x00, + 0x65, + 0x29, + 0x22, + /*0370*/ 0x40, + 0x2F, + 0x00, + 0x48, + 0x00, + 0x01, + 0x09, + 0x20, + 0x40, + 0x2F, + 0x00, + 0x4C, + 0x50, + 0x21, + 0x0A, + 0x08, + /*0380*/ 0x40, + 0x2F, + 0x00, + 0x80, + 0x00, + 0x00, + 0x00, + 0x21, + 0x40, + 0x2F, + 0x00, + 0x84, + 0x00, + 0x88, + 0x88, + 0x88, + /*0390*/ 0x40, + 0x2F, + 0x00, + 0x94, + 0x00, + 0x00, + 0x00, + 0x02, + 0x40, + 0x2F, + 0x00, + 0x98, + 0x00, + 0x00, + 0x00, + 0x00, + /*03a0*/ 0x40, + 0x2F, + 0x00, + 0x90, + 0x80, + 0x00, + 0x00, + 0x00, + 0x40, + 0x2F, + 0x00, + 0x9C, + 0xA5, + 0x5A, + 0x00, + 0x0F, + /*03b0*/ 0xCF, + 0x00, + 0x0C, + 0x1C, + 0x40, + 0x2F, + 0x00, + 0x3C, + 0x00, + 0x00, + 0x00, + 0x01, + 0xCC, + 0x00, + 0x14, + 0x04, + /*03c0*/ 0x40, + 0x2F, + 0x00, + 0x90, + 0x80, + 0x00, + 0x00, + 0x00, + 0x40, + 0x2F, + 0x00, + 0x9C, + 0xA5, + 0x5A, + 0x00, + 0x0C, + /*03d0*/ 0xCF, + 0x00, + 0x0C, + 0x1C, + 0x40, + 0x2F, + 0x00, + 0x3C, + 0x00, + 0x00, + 0x00, + 0x01, + 0xCC, + 0x00, + 0x14, + 0x04, + /*03e0*/ 0x40, + 0x2F, + 0x00, + 0x90, + 0x80, + 0x00, + 0x00, + 0x00, + 0x40, + 0x2F, + 0x00, + 0x9C, + 0xA5, + 0x5A, + 0x00, + 0x0C, + /*03f0*/ 0xCF, + 0x00, + 0x0C, + 0x1C, + 0x40, + 0x2F, + 0x00, + 0x3C, + 0x00, + 0x00, + 0x00, + 0x01, + 0xCC, + 0x00, + 0x1C, + 0x04, + /*0400*/ 0x40, + 0x2F, + 0x00, + 0xA0, + 0x00, + 0x00, + 0x00, + 0x33, + 0x40, + 0x2F, + 0x00, + 0x90, + 0x80, + 0x00, + 0x00, + 0x00, + /*0410*/ 0x40, + 0x2F, + 0x00, + 0x9C, + 0xA5, + 0x5A, + 0x00, + 0x0A, + 0xCF, + 0x00, + 0x0C, + 0x1C, + 0x40, + 0x2F, + 0x00, + 0x3C, + /*0420*/ 0x00, + 0x00, + 0x00, + 0x01, + 0xCC, + 0x00, + 0x0C, + 0x04, + 0x40, + 0x2F, + 0x00, + 0x4C, + 0x50, + 0x21, + 0x0A, + 0x09, +}; +#else +/************************************* + * DCD Data + *************************************/ +const uint8_t dcd_data[] = {0x00}; +#endif /* XIP_BOOT_HEADER_DCD_ENABLE */ +#endif /* XIP_BOOT_HEADER_ENABLE */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_sdram_ini_dcd.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_sdram_ini_dcd.h new file mode 100644 index 00000000000..51fa34e5991 --- /dev/null +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/TARGET_EVK/xip/evkbimxrt1050_sdram_ini_dcd.h @@ -0,0 +1,47 @@ +/* + * The Clear BSD License + * Copyright 2017 NXP + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: + * + * o Redistributions of source code must retain the above copyright notice, this list + * of conditions and the following disclaimer. + * + * o Redistributions in binary form must reproduce the above copyright notice, this + * list of conditions and the following disclaimer in the documentation and/or + * other materials provided with the distribution. + * + * o Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from this + * software without specific prior written permission. + * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR + * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON + * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __EVKBIMXRT1050_DCD_SDRAM_INIT__ +#define __EVKBIMXRT1050_DCD_SDRAM_INIT__ + +#include + +/************************************* + * DCD Data + *************************************/ +#define DCD_TAG_HEADER (0xD2) +#define DCD_TAG_HEADER_SHIFT (24) +#define DCD_VERSION (0x40) +#define DCD_ARRAY_SIZE 1 + +#endif /* __EVKBIMXRT1050_DCD_SDRAM_INIT__ */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/MIMXRT1052.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/MIMXRT1052.h index 1051560b70d..09e8044a630 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/MIMXRT1052.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/MIMXRT1052.h @@ -1,7 +1,9 @@ /* ** ################################################################### -** Processors: MIMXRT1052CVL5A -** MIMXRT1052DVL6A +** Processors: MIMXRT1052CVJ5B +** MIMXRT1052CVL5B +** MIMXRT1052DVJ6B +** MIMXRT1052DVL6B ** ** Compilers: Keil ARM C/C++ Compiler ** Freescale C/C++ for Embedded ARM @@ -9,39 +11,46 @@ ** IAR ANSI C/C++ Compiler for ARM ** MCUXpresso Compiler ** -** Reference manual: IMXRT1050RM Rev.C, 08/2017 +** Reference manual: IMXRT1050RM Rev.1, 03/2018 ** Version: rev. 0.1, 2017-01-10 -** Build: b171011 +** Build: b180509 ** ** Abstract: ** CMSIS Peripheral Access Layer for MIMXRT1052 ** +** The Clear BSD License ** Copyright 1997-2016 Freescale Semiconductor, Inc. -** Copyright 2016-2017 NXP -** Redistribution and use in source and binary forms, with or without modification, -** are permitted provided that the following conditions are met: +** Copyright 2016-2018 NXP +** All rights reserved. ** -** 1. Redistributions of source code must retain the above copyright notice, this list -** of conditions and the following disclaimer. +** Redistribution and use in source and binary forms, with or without +** modification, are permitted (subject to the limitations in the +** disclaimer below) provided that the following conditions are met: ** -** 2. Redistributions in binary form must reproduce the above copyright notice, this -** list of conditions and the following disclaimer in the documentation and/or -** other materials provided with the distribution. +** * Redistributions of source code must retain the above copyright +** notice, this list of conditions and the following disclaimer. ** -** 3. Neither the name of the copyright holder nor the names of its -** contributors may be used to endorse or promote products derived from this -** software without specific prior written permission. +** * Redistributions in binary form must reproduce the above copyright +** notice, this list of conditions and the following disclaimer in the +** documentation and/or other materials provided with the distribution. ** -** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR -** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON -** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +** * Neither the name of the copyright holder nor the names of its +** contributors may be used to endorse or promote products derived from +** this software without specific prior written permission. +** +** NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE +** GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT +** HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED +** WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF +** MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE +** LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +** CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +** SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR +** BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, +** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE +** OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN +** IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ** ** http: www.nxp.com ** mail: support@nxp.com @@ -433,6 +442,8 @@ typedef enum _dma_request_source kDmaRequestMuxQTIMER4CaptTimer3Cmpld1Timer0Cmpld2Timer1 = 123|0x100U, /**< QTIMER4 capture timer 3, cmpld1 in timer 0 or cmpld2 in timer 1 */ } dma_request_source_t; +/* @} */ + /*! * @addtogroup iomuxc_pads * @{ */ @@ -574,6 +585,8 @@ typedef enum _iomuxc_sw_mux_ctl_pad kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 123U, /**< IOMUXC SW_MUX_CTL_PAD index */ } iomuxc_sw_mux_ctl_pad_t; +/* @} */ + /*! * @addtogroup iomuxc_pads * @{ */ @@ -715,6 +728,8 @@ typedef enum _iomuxc_sw_pad_ctl_pad kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 123U, /**< IOMUXC SW_PAD_CTL_PAD index */ } iomuxc_sw_pad_ctl_pad_t; +/* @} */ + /*! * @brief Enumeration for the IOMUXC select input * @@ -878,8 +893,6 @@ typedef enum _iomuxc_select_input kIOMUXC_XBAR1_IN21_SELECT_INPUT = 153U, /**< IOMUXC select input index */ } iomuxc_select_input_t; -/* @} */ - typedef enum _xbar_input_signal { kXBARA1_InputLogicLow = 0|0x100U, /**< LOGIC_LOW output assigned to XBARA1_IN0 input. */ @@ -1276,8 +1289,12 @@ typedef enum _xbar_output_signal */ #if defined(__ARMCC_VERSION) - #pragma push - #pragma anon_unions + #if (__ARMCC_VERSION >= 6010050) + #pragma clang diagnostic push + #else + #pragma push + #pragma anon_unions + #endif #elif defined(__CWCC__) #pragma push #pragma cpp_extensions on @@ -1321,30 +1338,37 @@ typedef struct { */ /*! @name HC - Control register for hardware triggers */ +/*! @{ */ #define ADC_HC_ADCH_MASK (0x1FU) #define ADC_HC_ADCH_SHIFT (0U) #define ADC_HC_ADCH(x) (((uint32_t)(((uint32_t)(x)) << ADC_HC_ADCH_SHIFT)) & ADC_HC_ADCH_MASK) #define ADC_HC_AIEN_MASK (0x80U) #define ADC_HC_AIEN_SHIFT (7U) #define ADC_HC_AIEN(x) (((uint32_t)(((uint32_t)(x)) << ADC_HC_AIEN_SHIFT)) & ADC_HC_AIEN_MASK) +/*! @} */ /* The count of ADC_HC */ #define ADC_HC_COUNT (8U) /*! @name HS - Status register for HW triggers */ +/*! @{ */ #define ADC_HS_COCO0_MASK (0x1U) #define ADC_HS_COCO0_SHIFT (0U) #define ADC_HS_COCO0(x) (((uint32_t)(((uint32_t)(x)) << ADC_HS_COCO0_SHIFT)) & ADC_HS_COCO0_MASK) +/*! @} */ /*! @name R - Data result register for HW triggers */ +/*! @{ */ #define ADC_R_CDATA_MASK (0xFFFU) #define ADC_R_CDATA_SHIFT (0U) #define ADC_R_CDATA(x) (((uint32_t)(((uint32_t)(x)) << ADC_R_CDATA_SHIFT)) & ADC_R_CDATA_MASK) +/*! @} */ /* The count of ADC_R */ #define ADC_R_COUNT (8U) /*! @name CFG - Configuration register */ +/*! @{ */ #define ADC_CFG_ADICLK_MASK (0x3U) #define ADC_CFG_ADICLK_SHIFT (0U) #define ADC_CFG_ADICLK(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_ADICLK_SHIFT)) & ADC_CFG_ADICLK_MASK) @@ -1378,8 +1402,10 @@ typedef struct { #define ADC_CFG_OVWREN_MASK (0x10000U) #define ADC_CFG_OVWREN_SHIFT (16U) #define ADC_CFG_OVWREN(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_OVWREN_SHIFT)) & ADC_CFG_OVWREN_MASK) +/*! @} */ /*! @name GC - General control register */ +/*! @{ */ #define ADC_GC_ADACKEN_MASK (0x1U) #define ADC_GC_ADACKEN_SHIFT (0U) #define ADC_GC_ADACKEN(x) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ADACKEN_SHIFT)) & ADC_GC_ADACKEN_MASK) @@ -1404,8 +1430,10 @@ typedef struct { #define ADC_GC_CAL_MASK (0x80U) #define ADC_GC_CAL_SHIFT (7U) #define ADC_GC_CAL(x) (((uint32_t)(((uint32_t)(x)) << ADC_GC_CAL_SHIFT)) & ADC_GC_CAL_MASK) +/*! @} */ /*! @name GS - General status register */ +/*! @{ */ #define ADC_GS_ADACT_MASK (0x1U) #define ADC_GS_ADACT_SHIFT (0U) #define ADC_GS_ADACT(x) (((uint32_t)(((uint32_t)(x)) << ADC_GS_ADACT_SHIFT)) & ADC_GS_ADACT_MASK) @@ -1415,27 +1443,34 @@ typedef struct { #define ADC_GS_AWKST_MASK (0x4U) #define ADC_GS_AWKST_SHIFT (2U) #define ADC_GS_AWKST(x) (((uint32_t)(((uint32_t)(x)) << ADC_GS_AWKST_SHIFT)) & ADC_GS_AWKST_MASK) +/*! @} */ /*! @name CV - Compare value register */ +/*! @{ */ #define ADC_CV_CV1_MASK (0xFFFU) #define ADC_CV_CV1_SHIFT (0U) #define ADC_CV_CV1(x) (((uint32_t)(((uint32_t)(x)) << ADC_CV_CV1_SHIFT)) & ADC_CV_CV1_MASK) #define ADC_CV_CV2_MASK (0xFFF0000U) #define ADC_CV_CV2_SHIFT (16U) #define ADC_CV_CV2(x) (((uint32_t)(((uint32_t)(x)) << ADC_CV_CV2_SHIFT)) & ADC_CV_CV2_MASK) +/*! @} */ /*! @name OFS - Offset correction value register */ +/*! @{ */ #define ADC_OFS_OFS_MASK (0xFFFU) #define ADC_OFS_OFS_SHIFT (0U) #define ADC_OFS_OFS(x) (((uint32_t)(((uint32_t)(x)) << ADC_OFS_OFS_SHIFT)) & ADC_OFS_OFS_MASK) #define ADC_OFS_SIGN_MASK (0x1000U) #define ADC_OFS_SIGN_SHIFT (12U) #define ADC_OFS_SIGN(x) (((uint32_t)(((uint32_t)(x)) << ADC_OFS_SIGN_SHIFT)) & ADC_OFS_SIGN_MASK) +/*! @} */ /*! @name CAL - Calibration value register */ +/*! @{ */ #define ADC_CAL_CAL_CODE_MASK (0xFU) #define ADC_CAL_CAL_CODE_SHIFT (0U) #define ADC_CAL_CAL_CODE(x) (((uint32_t)(((uint32_t)(x)) << ADC_CAL_CAL_CODE_SHIFT)) & ADC_CAL_CAL_CODE_MASK) +/*! @} */ /*! @@ -1480,16 +1515,8 @@ typedef struct { __IO uint32_t DONE2_ERR_IRQ; /**< ETC DONE_2 and DONE_ERR IRQ State Register, offset: 0x8 */ __IO uint32_t DMA_CTRL; /**< ETC DMA control Register, offset: 0xC */ struct { /* offset: 0x10, array step: 0x28 */ - __IO uint32_t TRIGn_CTRL; /**< - ETC_TRIG0 Control Register - .. - ETC_TRIG7 Control Register - , array offset: 0x10, array step: 0x28 */ - __IO uint32_t TRIGn_COUNTER; /**< - ETC_TRIG0 Counter Register - .. - ETC_TRIG7 Counter Register - , array offset: 0x14, array step: 0x28 */ + __IO uint32_t TRIGn_CTRL; /**< ETC_TRIG0 Control Register..ETC_TRIG7 Control Register, array offset: 0x10, array step: 0x28 */ + __IO uint32_t TRIGn_COUNTER; /**< ETC_TRIG0 Counter Register..ETC_TRIG7 Counter Register, array offset: 0x14, array step: 0x28 */ __IO uint32_t TRIGn_CHAIN_1_0; /**< ETC_TRIG Chain 0/1 Register, array offset: 0x18, array step: 0x28 */ __IO uint32_t TRIGn_CHAIN_3_2; /**< ETC_TRIG Chain 2/3 Register, array offset: 0x1C, array step: 0x28 */ __IO uint32_t TRIGn_CHAIN_5_4; /**< ETC_TRIG Chain 4/5 Register, array offset: 0x20, array step: 0x28 */ @@ -1511,6 +1538,7 @@ typedef struct { */ /*! @name CTRL - ADC_ETC Global Control Register */ +/*! @{ */ #define ADC_ETC_CTRL_TRIG_ENABLE_MASK (0xFFU) #define ADC_ETC_CTRL_TRIG_ENABLE_SHIFT (0U) #define ADC_ETC_CTRL_TRIG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_TRIG_ENABLE_SHIFT)) & ADC_ETC_CTRL_TRIG_ENABLE_MASK) @@ -1529,14 +1557,19 @@ typedef struct { #define ADC_ETC_CTRL_PRE_DIVIDER_MASK (0xFF0000U) #define ADC_ETC_CTRL_PRE_DIVIDER_SHIFT (16U) #define ADC_ETC_CTRL_PRE_DIVIDER(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_PRE_DIVIDER_SHIFT)) & ADC_ETC_CTRL_PRE_DIVIDER_MASK) +#define ADC_ETC_CTRL_DMA_MODE_SEL_MASK (0x20000000U) +#define ADC_ETC_CTRL_DMA_MODE_SEL_SHIFT (29U) +#define ADC_ETC_CTRL_DMA_MODE_SEL(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_DMA_MODE_SEL_SHIFT)) & ADC_ETC_CTRL_DMA_MODE_SEL_MASK) #define ADC_ETC_CTRL_TSC_BYPASS_MASK (0x40000000U) #define ADC_ETC_CTRL_TSC_BYPASS_SHIFT (30U) #define ADC_ETC_CTRL_TSC_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_TSC_BYPASS_SHIFT)) & ADC_ETC_CTRL_TSC_BYPASS_MASK) #define ADC_ETC_CTRL_SOFTRST_MASK (0x80000000U) #define ADC_ETC_CTRL_SOFTRST_SHIFT (31U) #define ADC_ETC_CTRL_SOFTRST(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_SOFTRST_SHIFT)) & ADC_ETC_CTRL_SOFTRST_MASK) +/*! @} */ /*! @name DONE0_1_IRQ - ETC DONE0 and DONE1 IRQ State Register */ +/*! @{ */ #define ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_MASK (0x1U) #define ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_SHIFT (0U) #define ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_MASK) @@ -1585,8 +1618,10 @@ typedef struct { #define ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_MASK (0x800000U) #define ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_SHIFT (23U) #define ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_MASK) +/*! @} */ /*! @name DONE2_ERR_IRQ - ETC DONE_2 and DONE_ERR IRQ State Register */ +/*! @{ */ #define ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_MASK (0x1U) #define ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_SHIFT (0U) #define ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_MASK) @@ -1635,8 +1670,10 @@ typedef struct { #define ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_MASK (0x800000U) #define ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_SHIFT (23U) #define ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_MASK) +/*! @} */ /*! @name DMA_CTRL - ETC DMA control Register */ +/*! @{ */ #define ADC_ETC_DMA_CTRL_TRIG0_ENABLE_MASK (0x1U) #define ADC_ETC_DMA_CTRL_TRIG0_ENABLE_SHIFT (0U) #define ADC_ETC_DMA_CTRL_TRIG0_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG0_ENABLE_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG0_ENABLE_MASK) @@ -1685,12 +1722,10 @@ typedef struct { #define ADC_ETC_DMA_CTRL_TRIG7_REQ_MASK (0x800000U) #define ADC_ETC_DMA_CTRL_TRIG7_REQ_SHIFT (23U) #define ADC_ETC_DMA_CTRL_TRIG7_REQ(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG7_REQ_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG7_REQ_MASK) +/*! @} */ -/*! @name TRIGn_CTRL - - ETC_TRIG0 Control Register - .. - ETC_TRIG7 Control Register - */ +/*! @name TRIGn_CTRL - ETC_TRIG0 Control Register..ETC_TRIG7 Control Register */ +/*! @{ */ #define ADC_ETC_TRIGn_CTRL_SW_TRIG_MASK (0x1U) #define ADC_ETC_TRIGn_CTRL_SW_TRIG_SHIFT (0U) #define ADC_ETC_TRIGn_CTRL_SW_TRIG(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CTRL_SW_TRIG_SHIFT)) & ADC_ETC_TRIGn_CTRL_SW_TRIG_MASK) @@ -1706,26 +1741,26 @@ typedef struct { #define ADC_ETC_TRIGn_CTRL_SYNC_MODE_MASK (0x10000U) #define ADC_ETC_TRIGn_CTRL_SYNC_MODE_SHIFT (16U) #define ADC_ETC_TRIGn_CTRL_SYNC_MODE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CTRL_SYNC_MODE_SHIFT)) & ADC_ETC_TRIGn_CTRL_SYNC_MODE_MASK) +/*! @} */ /* The count of ADC_ETC_TRIGn_CTRL */ #define ADC_ETC_TRIGn_CTRL_COUNT (8U) -/*! @name TRIGn_COUNTER - - ETC_TRIG0 Counter Register - .. - ETC_TRIG7 Counter Register - */ +/*! @name TRIGn_COUNTER - ETC_TRIG0 Counter Register..ETC_TRIG7 Counter Register */ +/*! @{ */ #define ADC_ETC_TRIGn_COUNTER_INIT_DELAY_MASK (0xFFFFU) #define ADC_ETC_TRIGn_COUNTER_INIT_DELAY_SHIFT (0U) #define ADC_ETC_TRIGn_COUNTER_INIT_DELAY(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_COUNTER_INIT_DELAY_SHIFT)) & ADC_ETC_TRIGn_COUNTER_INIT_DELAY_MASK) #define ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_MASK (0xFFFF0000U) #define ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_SHIFT (16U) #define ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_SHIFT)) & ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_MASK) +/*! @} */ /* The count of ADC_ETC_TRIGn_COUNTER */ #define ADC_ETC_TRIGn_COUNTER_COUNT (8U) /*! @name TRIGn_CHAIN_1_0 - ETC_TRIG Chain 0/1 Register */ +/*! @{ */ #define ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_MASK (0xFU) #define ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_SHIFT (0U) #define ADC_ETC_TRIGn_CHAIN_1_0_CSEL0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_SHIFT)) & ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_MASK) @@ -1750,11 +1785,13 @@ typedef struct { #define ADC_ETC_TRIGn_CHAIN_1_0_IE1_MASK (0x60000000U) #define ADC_ETC_TRIGn_CHAIN_1_0_IE1_SHIFT (29U) #define ADC_ETC_TRIGn_CHAIN_1_0_IE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_1_0_IE1_SHIFT)) & ADC_ETC_TRIGn_CHAIN_1_0_IE1_MASK) +/*! @} */ /* The count of ADC_ETC_TRIGn_CHAIN_1_0 */ #define ADC_ETC_TRIGn_CHAIN_1_0_COUNT (8U) /*! @name TRIGn_CHAIN_3_2 - ETC_TRIG Chain 2/3 Register */ +/*! @{ */ #define ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_MASK (0xFU) #define ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_SHIFT (0U) #define ADC_ETC_TRIGn_CHAIN_3_2_CSEL2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_SHIFT)) & ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_MASK) @@ -1779,11 +1816,13 @@ typedef struct { #define ADC_ETC_TRIGn_CHAIN_3_2_IE3_MASK (0x60000000U) #define ADC_ETC_TRIGn_CHAIN_3_2_IE3_SHIFT (29U) #define ADC_ETC_TRIGn_CHAIN_3_2_IE3(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_3_2_IE3_SHIFT)) & ADC_ETC_TRIGn_CHAIN_3_2_IE3_MASK) +/*! @} */ /* The count of ADC_ETC_TRIGn_CHAIN_3_2 */ #define ADC_ETC_TRIGn_CHAIN_3_2_COUNT (8U) /*! @name TRIGn_CHAIN_5_4 - ETC_TRIG Chain 4/5 Register */ +/*! @{ */ #define ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_MASK (0xFU) #define ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_SHIFT (0U) #define ADC_ETC_TRIGn_CHAIN_5_4_CSEL4(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_SHIFT)) & ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_MASK) @@ -1808,11 +1847,13 @@ typedef struct { #define ADC_ETC_TRIGn_CHAIN_5_4_IE5_MASK (0x60000000U) #define ADC_ETC_TRIGn_CHAIN_5_4_IE5_SHIFT (29U) #define ADC_ETC_TRIGn_CHAIN_5_4_IE5(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_5_4_IE5_SHIFT)) & ADC_ETC_TRIGn_CHAIN_5_4_IE5_MASK) +/*! @} */ /* The count of ADC_ETC_TRIGn_CHAIN_5_4 */ #define ADC_ETC_TRIGn_CHAIN_5_4_COUNT (8U) /*! @name TRIGn_CHAIN_7_6 - ETC_TRIG Chain 6/7 Register */ +/*! @{ */ #define ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_MASK (0xFU) #define ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_SHIFT (0U) #define ADC_ETC_TRIGn_CHAIN_7_6_CSEL6(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_SHIFT)) & ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_MASK) @@ -1837,50 +1878,59 @@ typedef struct { #define ADC_ETC_TRIGn_CHAIN_7_6_IE7_MASK (0x60000000U) #define ADC_ETC_TRIGn_CHAIN_7_6_IE7_SHIFT (29U) #define ADC_ETC_TRIGn_CHAIN_7_6_IE7(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_7_6_IE7_SHIFT)) & ADC_ETC_TRIGn_CHAIN_7_6_IE7_MASK) +/*! @} */ /* The count of ADC_ETC_TRIGn_CHAIN_7_6 */ #define ADC_ETC_TRIGn_CHAIN_7_6_COUNT (8U) /*! @name TRIGn_RESULT_1_0 - ETC_TRIG Result Data 1/0 Register */ +/*! @{ */ #define ADC_ETC_TRIGn_RESULT_1_0_DATA0_MASK (0xFFFU) #define ADC_ETC_TRIGn_RESULT_1_0_DATA0_SHIFT (0U) #define ADC_ETC_TRIGn_RESULT_1_0_DATA0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_1_0_DATA0_SHIFT)) & ADC_ETC_TRIGn_RESULT_1_0_DATA0_MASK) #define ADC_ETC_TRIGn_RESULT_1_0_DATA1_MASK (0xFFF0000U) #define ADC_ETC_TRIGn_RESULT_1_0_DATA1_SHIFT (16U) #define ADC_ETC_TRIGn_RESULT_1_0_DATA1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_1_0_DATA1_SHIFT)) & ADC_ETC_TRIGn_RESULT_1_0_DATA1_MASK) +/*! @} */ /* The count of ADC_ETC_TRIGn_RESULT_1_0 */ #define ADC_ETC_TRIGn_RESULT_1_0_COUNT (8U) /*! @name TRIGn_RESULT_3_2 - ETC_TRIG Result Data 3/2 Register */ +/*! @{ */ #define ADC_ETC_TRIGn_RESULT_3_2_DATA2_MASK (0xFFFU) #define ADC_ETC_TRIGn_RESULT_3_2_DATA2_SHIFT (0U) #define ADC_ETC_TRIGn_RESULT_3_2_DATA2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_3_2_DATA2_SHIFT)) & ADC_ETC_TRIGn_RESULT_3_2_DATA2_MASK) #define ADC_ETC_TRIGn_RESULT_3_2_DATA3_MASK (0xFFF0000U) #define ADC_ETC_TRIGn_RESULT_3_2_DATA3_SHIFT (16U) #define ADC_ETC_TRIGn_RESULT_3_2_DATA3(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_3_2_DATA3_SHIFT)) & ADC_ETC_TRIGn_RESULT_3_2_DATA3_MASK) +/*! @} */ /* The count of ADC_ETC_TRIGn_RESULT_3_2 */ #define ADC_ETC_TRIGn_RESULT_3_2_COUNT (8U) /*! @name TRIGn_RESULT_5_4 - ETC_TRIG Result Data 5/4 Register */ +/*! @{ */ #define ADC_ETC_TRIGn_RESULT_5_4_DATA4_MASK (0xFFFU) #define ADC_ETC_TRIGn_RESULT_5_4_DATA4_SHIFT (0U) #define ADC_ETC_TRIGn_RESULT_5_4_DATA4(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_5_4_DATA4_SHIFT)) & ADC_ETC_TRIGn_RESULT_5_4_DATA4_MASK) #define ADC_ETC_TRIGn_RESULT_5_4_DATA5_MASK (0xFFF0000U) #define ADC_ETC_TRIGn_RESULT_5_4_DATA5_SHIFT (16U) #define ADC_ETC_TRIGn_RESULT_5_4_DATA5(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_5_4_DATA5_SHIFT)) & ADC_ETC_TRIGn_RESULT_5_4_DATA5_MASK) +/*! @} */ /* The count of ADC_ETC_TRIGn_RESULT_5_4 */ #define ADC_ETC_TRIGn_RESULT_5_4_COUNT (8U) /*! @name TRIGn_RESULT_7_6 - ETC_TRIG Result Data 7/6 Register */ +/*! @{ */ #define ADC_ETC_TRIGn_RESULT_7_6_DATA6_MASK (0xFFFU) #define ADC_ETC_TRIGn_RESULT_7_6_DATA6_SHIFT (0U) #define ADC_ETC_TRIGn_RESULT_7_6_DATA6(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_7_6_DATA6_SHIFT)) & ADC_ETC_TRIGn_RESULT_7_6_DATA6_MASK) #define ADC_ETC_TRIGn_RESULT_7_6_DATA7_MASK (0xFFF0000U) #define ADC_ETC_TRIGn_RESULT_7_6_DATA7_SHIFT (16U) #define ADC_ETC_TRIGn_RESULT_7_6_DATA7(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_7_6_DATA7_SHIFT)) & ADC_ETC_TRIGn_RESULT_7_6_DATA7_MASK) +/*! @} */ /* The count of ADC_ETC_TRIGn_RESULT_7_6 */ #define ADC_ETC_TRIGn_RESULT_7_6_COUNT (8U) @@ -1939,6 +1989,7 @@ typedef struct { */ /*! @name MPR - Master Priviledge Registers */ +/*! @{ */ #define AIPSTZ_MPR_MPROT5_MASK (0xF00U) #define AIPSTZ_MPR_MPROT5_SHIFT (8U) #define AIPSTZ_MPR_MPROT5(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_MPR_MPROT5_SHIFT)) & AIPSTZ_MPR_MPROT5_MASK) @@ -1954,8 +2005,10 @@ typedef struct { #define AIPSTZ_MPR_MPROT0_MASK (0xF0000000U) #define AIPSTZ_MPR_MPROT0_SHIFT (28U) #define AIPSTZ_MPR_MPROT0(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_MPR_MPROT0_SHIFT)) & AIPSTZ_MPR_MPROT0_MASK) +/*! @} */ /*! @name OPACR - Off-Platform Peripheral Access Control Registers */ +/*! @{ */ #define AIPSTZ_OPACR_OPAC7_MASK (0xFU) #define AIPSTZ_OPACR_OPAC7_SHIFT (0U) #define AIPSTZ_OPACR_OPAC7(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR_OPAC7_SHIFT)) & AIPSTZ_OPACR_OPAC7_MASK) @@ -1980,8 +2033,10 @@ typedef struct { #define AIPSTZ_OPACR_OPAC0_MASK (0xF0000000U) #define AIPSTZ_OPACR_OPAC0_SHIFT (28U) #define AIPSTZ_OPACR_OPAC0(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR_OPAC0_SHIFT)) & AIPSTZ_OPACR_OPAC0_MASK) +/*! @} */ /*! @name OPACR1 - Off-Platform Peripheral Access Control Registers */ +/*! @{ */ #define AIPSTZ_OPACR1_OPAC15_MASK (0xFU) #define AIPSTZ_OPACR1_OPAC15_SHIFT (0U) #define AIPSTZ_OPACR1_OPAC15(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR1_OPAC15_SHIFT)) & AIPSTZ_OPACR1_OPAC15_MASK) @@ -2006,8 +2061,10 @@ typedef struct { #define AIPSTZ_OPACR1_OPAC8_MASK (0xF0000000U) #define AIPSTZ_OPACR1_OPAC8_SHIFT (28U) #define AIPSTZ_OPACR1_OPAC8(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR1_OPAC8_SHIFT)) & AIPSTZ_OPACR1_OPAC8_MASK) +/*! @} */ /*! @name OPACR2 - Off-Platform Peripheral Access Control Registers */ +/*! @{ */ #define AIPSTZ_OPACR2_OPAC23_MASK (0xFU) #define AIPSTZ_OPACR2_OPAC23_SHIFT (0U) #define AIPSTZ_OPACR2_OPAC23(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR2_OPAC23_SHIFT)) & AIPSTZ_OPACR2_OPAC23_MASK) @@ -2032,8 +2089,10 @@ typedef struct { #define AIPSTZ_OPACR2_OPAC16_MASK (0xF0000000U) #define AIPSTZ_OPACR2_OPAC16_SHIFT (28U) #define AIPSTZ_OPACR2_OPAC16(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR2_OPAC16_SHIFT)) & AIPSTZ_OPACR2_OPAC16_MASK) +/*! @} */ /*! @name OPACR3 - Off-Platform Peripheral Access Control Registers */ +/*! @{ */ #define AIPSTZ_OPACR3_OPAC31_MASK (0xFU) #define AIPSTZ_OPACR3_OPAC31_SHIFT (0U) #define AIPSTZ_OPACR3_OPAC31(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR3_OPAC31_SHIFT)) & AIPSTZ_OPACR3_OPAC31_MASK) @@ -2058,14 +2117,17 @@ typedef struct { #define AIPSTZ_OPACR3_OPAC24_MASK (0xF0000000U) #define AIPSTZ_OPACR3_OPAC24_SHIFT (28U) #define AIPSTZ_OPACR3_OPAC24(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR3_OPAC24_SHIFT)) & AIPSTZ_OPACR3_OPAC24_MASK) +/*! @} */ /*! @name OPACR4 - Off-Platform Peripheral Access Control Registers */ +/*! @{ */ #define AIPSTZ_OPACR4_OPAC33_MASK (0xF000000U) #define AIPSTZ_OPACR4_OPAC33_SHIFT (24U) #define AIPSTZ_OPACR4_OPAC33(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR4_OPAC33_SHIFT)) & AIPSTZ_OPACR4_OPAC33_MASK) #define AIPSTZ_OPACR4_OPAC32_MASK (0xF0000000U) #define AIPSTZ_OPACR4_OPAC32_SHIFT (28U) #define AIPSTZ_OPACR4_OPAC32(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR4_OPAC32_SHIFT)) & AIPSTZ_OPACR4_OPAC32_MASK) +/*! @} */ /*! @@ -2127,6 +2189,7 @@ typedef struct { */ /*! @name BFCRT01 - Boolean Function Term 0 and 1 Configuration Register for EVENTn */ +/*! @{ */ #define AOI_BFCRT01_PT1_DC_MASK (0x3U) #define AOI_BFCRT01_PT1_DC_SHIFT (0U) #define AOI_BFCRT01_PT1_DC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT1_DC_SHIFT)) & AOI_BFCRT01_PT1_DC_MASK) @@ -2151,11 +2214,13 @@ typedef struct { #define AOI_BFCRT01_PT0_AC_MASK (0xC000U) #define AOI_BFCRT01_PT0_AC_SHIFT (14U) #define AOI_BFCRT01_PT0_AC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT0_AC_SHIFT)) & AOI_BFCRT01_PT0_AC_MASK) +/*! @} */ /* The count of AOI_BFCRT01 */ #define AOI_BFCRT01_COUNT (4U) /*! @name BFCRT23 - Boolean Function Term 2 and 3 Configuration Register for EVENTn */ +/*! @{ */ #define AOI_BFCRT23_PT3_DC_MASK (0x3U) #define AOI_BFCRT23_PT3_DC_SHIFT (0U) #define AOI_BFCRT23_PT3_DC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT3_DC_SHIFT)) & AOI_BFCRT23_PT3_DC_MASK) @@ -2180,6 +2245,7 @@ typedef struct { #define AOI_BFCRT23_PT2_AC_MASK (0xC000U) #define AOI_BFCRT23_PT2_AC_SHIFT (14U) #define AOI_BFCRT23_PT2_AC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT2_AC_SHIFT)) & AOI_BFCRT23_PT2_AC_MASK) +/*! @} */ /* The count of AOI_BFCRT23 */ #define AOI_BFCRT23_COUNT (4U) @@ -2250,6 +2316,7 @@ typedef struct { */ /*! @name CTRL - BEE Control Register */ +/*! @{ */ #define BEE_CTRL_BEE_ENABLE_MASK (0x1U) #define BEE_CTRL_BEE_ENABLE_SHIFT (0U) #define BEE_CTRL_BEE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_BEE_ENABLE_SHIFT)) & BEE_CTRL_BEE_ENABLE_MASK) @@ -2325,100 +2392,135 @@ typedef struct { #define BEE_CTRL_REGION1_KEY_LOCK_MASK (0x80000000U) #define BEE_CTRL_REGION1_KEY_LOCK_SHIFT (31U) #define BEE_CTRL_REGION1_KEY_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_REGION1_KEY_LOCK_SHIFT)) & BEE_CTRL_REGION1_KEY_LOCK_MASK) +/*! @} */ /*! @name ADDR_OFFSET0 - */ +/*! @{ */ #define BEE_ADDR_OFFSET0_ADDR_OFFSET0_MASK (0xFFFFU) #define BEE_ADDR_OFFSET0_ADDR_OFFSET0_SHIFT (0U) #define BEE_ADDR_OFFSET0_ADDR_OFFSET0(x) (((uint32_t)(((uint32_t)(x)) << BEE_ADDR_OFFSET0_ADDR_OFFSET0_SHIFT)) & BEE_ADDR_OFFSET0_ADDR_OFFSET0_MASK) #define BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_MASK (0xFFFF0000U) #define BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_SHIFT (16U) #define BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_SHIFT)) & BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_MASK) +/*! @} */ /*! @name ADDR_OFFSET1 - */ +/*! @{ */ #define BEE_ADDR_OFFSET1_ADDR_OFFSET0_MASK (0xFFFFU) #define BEE_ADDR_OFFSET1_ADDR_OFFSET0_SHIFT (0U) #define BEE_ADDR_OFFSET1_ADDR_OFFSET0(x) (((uint32_t)(((uint32_t)(x)) << BEE_ADDR_OFFSET1_ADDR_OFFSET0_SHIFT)) & BEE_ADDR_OFFSET1_ADDR_OFFSET0_MASK) #define BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_MASK (0xFFFF0000U) #define BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_SHIFT (16U) #define BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_SHIFT)) & BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_MASK) +/*! @} */ /*! @name AES_KEY0_W0 - */ +/*! @{ */ #define BEE_AES_KEY0_W0_KEY0_MASK (0xFFFFFFFFU) #define BEE_AES_KEY0_W0_KEY0_SHIFT (0U) #define BEE_AES_KEY0_W0_KEY0(x) (((uint32_t)(((uint32_t)(x)) << BEE_AES_KEY0_W0_KEY0_SHIFT)) & BEE_AES_KEY0_W0_KEY0_MASK) +/*! @} */ /*! @name AES_KEY0_W1 - */ +/*! @{ */ #define BEE_AES_KEY0_W1_KEY1_MASK (0xFFFFFFFFU) #define BEE_AES_KEY0_W1_KEY1_SHIFT (0U) #define BEE_AES_KEY0_W1_KEY1(x) (((uint32_t)(((uint32_t)(x)) << BEE_AES_KEY0_W1_KEY1_SHIFT)) & BEE_AES_KEY0_W1_KEY1_MASK) +/*! @} */ /*! @name AES_KEY0_W2 - */ +/*! @{ */ #define BEE_AES_KEY0_W2_KEY2_MASK (0xFFFFFFFFU) #define BEE_AES_KEY0_W2_KEY2_SHIFT (0U) #define BEE_AES_KEY0_W2_KEY2(x) (((uint32_t)(((uint32_t)(x)) << BEE_AES_KEY0_W2_KEY2_SHIFT)) & BEE_AES_KEY0_W2_KEY2_MASK) +/*! @} */ /*! @name AES_KEY0_W3 - */ +/*! @{ */ #define BEE_AES_KEY0_W3_KEY3_MASK (0xFFFFFFFFU) #define BEE_AES_KEY0_W3_KEY3_SHIFT (0U) #define BEE_AES_KEY0_W3_KEY3(x) (((uint32_t)(((uint32_t)(x)) << BEE_AES_KEY0_W3_KEY3_SHIFT)) & BEE_AES_KEY0_W3_KEY3_MASK) +/*! @} */ /*! @name STATUS - */ +/*! @{ */ #define BEE_STATUS_IRQ_VEC_MASK (0xFFU) #define BEE_STATUS_IRQ_VEC_SHIFT (0U) #define BEE_STATUS_IRQ_VEC(x) (((uint32_t)(((uint32_t)(x)) << BEE_STATUS_IRQ_VEC_SHIFT)) & BEE_STATUS_IRQ_VEC_MASK) #define BEE_STATUS_BEE_IDLE_MASK (0x100U) #define BEE_STATUS_BEE_IDLE_SHIFT (8U) #define BEE_STATUS_BEE_IDLE(x) (((uint32_t)(((uint32_t)(x)) << BEE_STATUS_BEE_IDLE_SHIFT)) & BEE_STATUS_BEE_IDLE_MASK) +/*! @} */ /*! @name CTR_NONCE0_W0 - */ +/*! @{ */ #define BEE_CTR_NONCE0_W0_NONCE00_MASK (0xFFFFFFFFU) #define BEE_CTR_NONCE0_W0_NONCE00_SHIFT (0U) #define BEE_CTR_NONCE0_W0_NONCE00(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE0_W0_NONCE00_SHIFT)) & BEE_CTR_NONCE0_W0_NONCE00_MASK) +/*! @} */ /*! @name CTR_NONCE0_W1 - */ +/*! @{ */ #define BEE_CTR_NONCE0_W1_NONCE01_MASK (0xFFFFFFFFU) #define BEE_CTR_NONCE0_W1_NONCE01_SHIFT (0U) #define BEE_CTR_NONCE0_W1_NONCE01(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE0_W1_NONCE01_SHIFT)) & BEE_CTR_NONCE0_W1_NONCE01_MASK) +/*! @} */ /*! @name CTR_NONCE0_W2 - */ +/*! @{ */ #define BEE_CTR_NONCE0_W2_NONCE02_MASK (0xFFFFFFFFU) #define BEE_CTR_NONCE0_W2_NONCE02_SHIFT (0U) #define BEE_CTR_NONCE0_W2_NONCE02(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE0_W2_NONCE02_SHIFT)) & BEE_CTR_NONCE0_W2_NONCE02_MASK) +/*! @} */ /*! @name CTR_NONCE0_W3 - */ +/*! @{ */ #define BEE_CTR_NONCE0_W3_NONCE03_MASK (0xFFFFFFFFU) #define BEE_CTR_NONCE0_W3_NONCE03_SHIFT (0U) #define BEE_CTR_NONCE0_W3_NONCE03(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE0_W3_NONCE03_SHIFT)) & BEE_CTR_NONCE0_W3_NONCE03_MASK) +/*! @} */ /*! @name CTR_NONCE1_W0 - */ +/*! @{ */ #define BEE_CTR_NONCE1_W0_NONCE10_MASK (0xFFFFFFFFU) #define BEE_CTR_NONCE1_W0_NONCE10_SHIFT (0U) #define BEE_CTR_NONCE1_W0_NONCE10(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE1_W0_NONCE10_SHIFT)) & BEE_CTR_NONCE1_W0_NONCE10_MASK) +/*! @} */ /*! @name CTR_NONCE1_W1 - */ +/*! @{ */ #define BEE_CTR_NONCE1_W1_NONCE11_MASK (0xFFFFFFFFU) #define BEE_CTR_NONCE1_W1_NONCE11_SHIFT (0U) #define BEE_CTR_NONCE1_W1_NONCE11(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE1_W1_NONCE11_SHIFT)) & BEE_CTR_NONCE1_W1_NONCE11_MASK) +/*! @} */ /*! @name CTR_NONCE1_W2 - */ +/*! @{ */ #define BEE_CTR_NONCE1_W2_NONCE12_MASK (0xFFFFFFFFU) #define BEE_CTR_NONCE1_W2_NONCE12_SHIFT (0U) #define BEE_CTR_NONCE1_W2_NONCE12(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE1_W2_NONCE12_SHIFT)) & BEE_CTR_NONCE1_W2_NONCE12_MASK) +/*! @} */ /*! @name CTR_NONCE1_W3 - */ +/*! @{ */ #define BEE_CTR_NONCE1_W3_NONCE13_MASK (0xFFFFFFFFU) #define BEE_CTR_NONCE1_W3_NONCE13_SHIFT (0U) #define BEE_CTR_NONCE1_W3_NONCE13(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE1_W3_NONCE13_SHIFT)) & BEE_CTR_NONCE1_W3_NONCE13_MASK) +/*! @} */ /*! @name REGION1_TOP - */ +/*! @{ */ #define BEE_REGION1_TOP_REGION1_TOP_MASK (0xFFFFFFFFU) #define BEE_REGION1_TOP_REGION1_TOP_SHIFT (0U) #define BEE_REGION1_TOP_REGION1_TOP(x) (((uint32_t)(((uint32_t)(x)) << BEE_REGION1_TOP_REGION1_TOP_SHIFT)) & BEE_REGION1_TOP_REGION1_TOP_MASK) +/*! @} */ /*! @name REGION1_BOT - */ +/*! @{ */ #define BEE_REGION1_BOT_REGION1_BOT_MASK (0xFFFFFFFFU) #define BEE_REGION1_BOT_REGION1_BOT_SHIFT (0U) #define BEE_REGION1_BOT_REGION1_BOT(x) (((uint32_t)(((uint32_t)(x)) << BEE_REGION1_BOT_REGION1_BOT_SHIFT)) & BEE_REGION1_BOT_REGION1_BOT_MASK) +/*! @} */ /*! @@ -2494,6 +2596,7 @@ typedef struct { */ /*! @name MCR - Module Configuration Register */ +/*! @{ */ #define CAN_MCR_MAXMB_MASK (0x7FU) #define CAN_MCR_MAXMB_SHIFT (0U) #define CAN_MCR_MAXMB(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_MAXMB_SHIFT)) & CAN_MCR_MAXMB_MASK) @@ -2551,8 +2654,10 @@ typedef struct { #define CAN_MCR_MDIS_MASK (0x80000000U) #define CAN_MCR_MDIS_SHIFT (31U) #define CAN_MCR_MDIS(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_MDIS_SHIFT)) & CAN_MCR_MDIS_MASK) +/*! @} */ /*! @name CTRL1 - Control 1 Register */ +/*! @{ */ #define CAN_CTRL1_PROPSEG_MASK (0x7U) #define CAN_CTRL1_PROPSEG_SHIFT (0U) #define CAN_CTRL1_PROPSEG(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_PROPSEG_SHIFT)) & CAN_CTRL1_PROPSEG_MASK) @@ -2598,36 +2703,48 @@ typedef struct { #define CAN_CTRL1_PRESDIV_MASK (0xFF000000U) #define CAN_CTRL1_PRESDIV_SHIFT (24U) #define CAN_CTRL1_PRESDIV(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_PRESDIV_SHIFT)) & CAN_CTRL1_PRESDIV_MASK) +/*! @} */ /*! @name TIMER - Free Running Timer Register */ +/*! @{ */ #define CAN_TIMER_TIMER_MASK (0xFFFFU) #define CAN_TIMER_TIMER_SHIFT (0U) #define CAN_TIMER_TIMER(x) (((uint32_t)(((uint32_t)(x)) << CAN_TIMER_TIMER_SHIFT)) & CAN_TIMER_TIMER_MASK) +/*! @} */ /*! @name RXMGMASK - Rx Mailboxes Global Mask Register */ +/*! @{ */ #define CAN_RXMGMASK_MG_MASK (0xFFFFFFFFU) #define CAN_RXMGMASK_MG_SHIFT (0U) #define CAN_RXMGMASK_MG(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXMGMASK_MG_SHIFT)) & CAN_RXMGMASK_MG_MASK) +/*! @} */ /*! @name RX14MASK - Rx Buffer 14 Mask Register */ +/*! @{ */ #define CAN_RX14MASK_RX14M_MASK (0xFFFFFFFFU) #define CAN_RX14MASK_RX14M_SHIFT (0U) #define CAN_RX14MASK_RX14M(x) (((uint32_t)(((uint32_t)(x)) << CAN_RX14MASK_RX14M_SHIFT)) & CAN_RX14MASK_RX14M_MASK) +/*! @} */ /*! @name RX15MASK - Rx Buffer 15 Mask Register */ +/*! @{ */ #define CAN_RX15MASK_RX15M_MASK (0xFFFFFFFFU) #define CAN_RX15MASK_RX15M_SHIFT (0U) #define CAN_RX15MASK_RX15M(x) (((uint32_t)(((uint32_t)(x)) << CAN_RX15MASK_RX15M_SHIFT)) & CAN_RX15MASK_RX15M_MASK) +/*! @} */ /*! @name ECR - Error Counter Register */ +/*! @{ */ #define CAN_ECR_TX_ERR_COUNTER_MASK (0xFFU) #define CAN_ECR_TX_ERR_COUNTER_SHIFT (0U) #define CAN_ECR_TX_ERR_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << CAN_ECR_TX_ERR_COUNTER_SHIFT)) & CAN_ECR_TX_ERR_COUNTER_MASK) #define CAN_ECR_RX_ERR_COUNTER_MASK (0xFF00U) #define CAN_ECR_RX_ERR_COUNTER_SHIFT (8U) #define CAN_ECR_RX_ERR_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << CAN_ECR_RX_ERR_COUNTER_SHIFT)) & CAN_ECR_RX_ERR_COUNTER_MASK) +/*! @} */ /*! @name ESR1 - Error and Status 1 Register */ +/*! @{ */ #define CAN_ESR1_WAKINT_MASK (0x1U) #define CAN_ESR1_WAKINT_SHIFT (0U) #define CAN_ESR1_WAKINT(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_WAKINT_SHIFT)) & CAN_ESR1_WAKINT_MASK) @@ -2682,23 +2799,31 @@ typedef struct { #define CAN_ESR1_SYNCH_MASK (0x40000U) #define CAN_ESR1_SYNCH_SHIFT (18U) #define CAN_ESR1_SYNCH(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_SYNCH_SHIFT)) & CAN_ESR1_SYNCH_MASK) +/*! @} */ /*! @name IMASK2 - Interrupt Masks 2 Register */ +/*! @{ */ #define CAN_IMASK2_BUFHM_MASK (0xFFFFFFFFU) #define CAN_IMASK2_BUFHM_SHIFT (0U) #define CAN_IMASK2_BUFHM(x) (((uint32_t)(((uint32_t)(x)) << CAN_IMASK2_BUFHM_SHIFT)) & CAN_IMASK2_BUFHM_MASK) +/*! @} */ /*! @name IMASK1 - Interrupt Masks 1 Register */ +/*! @{ */ #define CAN_IMASK1_BUFLM_MASK (0xFFFFFFFFU) #define CAN_IMASK1_BUFLM_SHIFT (0U) #define CAN_IMASK1_BUFLM(x) (((uint32_t)(((uint32_t)(x)) << CAN_IMASK1_BUFLM_SHIFT)) & CAN_IMASK1_BUFLM_MASK) +/*! @} */ /*! @name IFLAG2 - Interrupt Flags 2 Register */ +/*! @{ */ #define CAN_IFLAG2_BUFHI_MASK (0xFFFFFFFFU) #define CAN_IFLAG2_BUFHI_SHIFT (0U) #define CAN_IFLAG2_BUFHI(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG2_BUFHI_SHIFT)) & CAN_IFLAG2_BUFHI_MASK) +/*! @} */ /*! @name IFLAG1 - Interrupt Flags 1 Register */ +/*! @{ */ #define CAN_IFLAG1_BUF4TO0I_MASK (0x1FU) #define CAN_IFLAG1_BUF4TO0I_SHIFT (0U) #define CAN_IFLAG1_BUF4TO0I(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF4TO0I_SHIFT)) & CAN_IFLAG1_BUF4TO0I_MASK) @@ -2714,8 +2839,10 @@ typedef struct { #define CAN_IFLAG1_BUF31TO8I_MASK (0xFFFFFF00U) #define CAN_IFLAG1_BUF31TO8I_SHIFT (8U) #define CAN_IFLAG1_BUF31TO8I(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF31TO8I_SHIFT)) & CAN_IFLAG1_BUF31TO8I_MASK) +/*! @} */ /*! @name CTRL2 - Control 2 Register */ +/*! @{ */ #define CAN_CTRL2_EACEN_MASK (0x10000U) #define CAN_CTRL2_EACEN_SHIFT (16U) #define CAN_CTRL2_EACEN(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_EACEN_SHIFT)) & CAN_CTRL2_EACEN_MASK) @@ -2734,8 +2861,10 @@ typedef struct { #define CAN_CTRL2_WRMFRZ_MASK (0x10000000U) #define CAN_CTRL2_WRMFRZ_SHIFT (28U) #define CAN_CTRL2_WRMFRZ(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_WRMFRZ_SHIFT)) & CAN_CTRL2_WRMFRZ_MASK) +/*! @} */ /*! @name ESR2 - Error and Status 2 Register */ +/*! @{ */ #define CAN_ESR2_IMB_MASK (0x2000U) #define CAN_ESR2_IMB_SHIFT (13U) #define CAN_ESR2_IMB(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR2_IMB_SHIFT)) & CAN_ESR2_IMB_MASK) @@ -2745,26 +2874,34 @@ typedef struct { #define CAN_ESR2_LPTM_MASK (0x7F0000U) #define CAN_ESR2_LPTM_SHIFT (16U) #define CAN_ESR2_LPTM(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR2_LPTM_SHIFT)) & CAN_ESR2_LPTM_MASK) +/*! @} */ /*! @name CRCR - CRC Register */ +/*! @{ */ #define CAN_CRCR_TXCRC_MASK (0x7FFFU) #define CAN_CRCR_TXCRC_SHIFT (0U) #define CAN_CRCR_TXCRC(x) (((uint32_t)(((uint32_t)(x)) << CAN_CRCR_TXCRC_SHIFT)) & CAN_CRCR_TXCRC_MASK) #define CAN_CRCR_MBCRC_MASK (0x7F0000U) #define CAN_CRCR_MBCRC_SHIFT (16U) #define CAN_CRCR_MBCRC(x) (((uint32_t)(((uint32_t)(x)) << CAN_CRCR_MBCRC_SHIFT)) & CAN_CRCR_MBCRC_MASK) +/*! @} */ /*! @name RXFGMASK - Rx FIFO Global Mask Register */ +/*! @{ */ #define CAN_RXFGMASK_FGM_MASK (0xFFFFFFFFU) #define CAN_RXFGMASK_FGM_SHIFT (0U) #define CAN_RXFGMASK_FGM(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXFGMASK_FGM_SHIFT)) & CAN_RXFGMASK_FGM_MASK) +/*! @} */ /*! @name RXFIR - Rx FIFO Information Register */ +/*! @{ */ #define CAN_RXFIR_IDHIT_MASK (0x1FFU) #define CAN_RXFIR_IDHIT_SHIFT (0U) #define CAN_RXFIR_IDHIT(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXFIR_IDHIT_SHIFT)) & CAN_RXFIR_IDHIT_MASK) +/*! @} */ /*! @name CS - Message Buffer 0 CS Register..Message Buffer 63 CS Register */ +/*! @{ */ #define CAN_CS_TIME_STAMP_MASK (0xFFFFU) #define CAN_CS_TIME_STAMP_SHIFT (0U) #define CAN_CS_TIME_STAMP(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_TIME_STAMP_SHIFT)) & CAN_CS_TIME_STAMP_MASK) @@ -2783,11 +2920,13 @@ typedef struct { #define CAN_CS_CODE_MASK (0xF000000U) #define CAN_CS_CODE_SHIFT (24U) #define CAN_CS_CODE(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_CODE_SHIFT)) & CAN_CS_CODE_MASK) +/*! @} */ /* The count of CAN_CS */ #define CAN_CS_COUNT (64U) /*! @name ID - Message Buffer 0 ID Register..Message Buffer 63 ID Register */ +/*! @{ */ #define CAN_ID_EXT_MASK (0x3FFFFU) #define CAN_ID_EXT_SHIFT (0U) #define CAN_ID_EXT(x) (((uint32_t)(((uint32_t)(x)) << CAN_ID_EXT_SHIFT)) & CAN_ID_EXT_MASK) @@ -2797,11 +2936,13 @@ typedef struct { #define CAN_ID_PRIO_MASK (0xE0000000U) #define CAN_ID_PRIO_SHIFT (29U) #define CAN_ID_PRIO(x) (((uint32_t)(((uint32_t)(x)) << CAN_ID_PRIO_SHIFT)) & CAN_ID_PRIO_MASK) +/*! @} */ /* The count of CAN_ID */ #define CAN_ID_COUNT (64U) /*! @name WORD0 - Message Buffer 0 WORD0 Register..Message Buffer 63 WORD0 Register */ +/*! @{ */ #define CAN_WORD0_DATA_BYTE_3_MASK (0xFFU) #define CAN_WORD0_DATA_BYTE_3_SHIFT (0U) #define CAN_WORD0_DATA_BYTE_3(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD0_DATA_BYTE_3_SHIFT)) & CAN_WORD0_DATA_BYTE_3_MASK) @@ -2814,11 +2955,13 @@ typedef struct { #define CAN_WORD0_DATA_BYTE_0_MASK (0xFF000000U) #define CAN_WORD0_DATA_BYTE_0_SHIFT (24U) #define CAN_WORD0_DATA_BYTE_0(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD0_DATA_BYTE_0_SHIFT)) & CAN_WORD0_DATA_BYTE_0_MASK) +/*! @} */ /* The count of CAN_WORD0 */ #define CAN_WORD0_COUNT (64U) /*! @name WORD1 - Message Buffer 0 WORD1 Register..Message Buffer 63 WORD1 Register */ +/*! @{ */ #define CAN_WORD1_DATA_BYTE_7_MASK (0xFFU) #define CAN_WORD1_DATA_BYTE_7_SHIFT (0U) #define CAN_WORD1_DATA_BYTE_7(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD1_DATA_BYTE_7_SHIFT)) & CAN_WORD1_DATA_BYTE_7_MASK) @@ -2831,22 +2974,27 @@ typedef struct { #define CAN_WORD1_DATA_BYTE_4_MASK (0xFF000000U) #define CAN_WORD1_DATA_BYTE_4_SHIFT (24U) #define CAN_WORD1_DATA_BYTE_4(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD1_DATA_BYTE_4_SHIFT)) & CAN_WORD1_DATA_BYTE_4_MASK) +/*! @} */ /* The count of CAN_WORD1 */ #define CAN_WORD1_COUNT (64U) /*! @name RXIMR - Rx Individual Mask Registers */ +/*! @{ */ #define CAN_RXIMR_MI_MASK (0xFFFFFFFFU) #define CAN_RXIMR_MI_SHIFT (0U) #define CAN_RXIMR_MI(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXIMR_MI_SHIFT)) & CAN_RXIMR_MI_MASK) +/*! @} */ /* The count of CAN_RXIMR */ #define CAN_RXIMR_COUNT (64U) /*! @name GFWR - Glitch Filter Width Registers */ +/*! @{ */ #define CAN_GFWR_GFWR_MASK (0xFFU) #define CAN_GFWR_GFWR_SHIFT (0U) #define CAN_GFWR_GFWR(x) (((uint32_t)(((uint32_t)(x)) << CAN_GFWR_GFWR_SHIFT)) & CAN_GFWR_GFWR_MASK) +/*! @} */ /*! @@ -2944,6 +3092,7 @@ typedef struct { */ /*! @name CCR - CCM Control Register */ +/*! @{ */ #define CCM_CCR_OSCNT_MASK (0xFFU) #define CCM_CCR_OSCNT_SHIFT (0U) #define CCM_CCR_OSCNT(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCR_OSCNT_SHIFT)) & CCM_CCR_OSCNT_MASK) @@ -2956,8 +3105,10 @@ typedef struct { #define CCM_CCR_RBC_EN_MASK (0x8000000U) #define CCM_CCR_RBC_EN_SHIFT (27U) #define CCM_CCR_RBC_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCR_RBC_EN_SHIFT)) & CCM_CCR_RBC_EN_MASK) +/*! @} */ /*! @name CSR - CCM Status Register */ +/*! @{ */ #define CCM_CSR_REF_EN_B_MASK (0x1U) #define CCM_CSR_REF_EN_B_SHIFT (0U) #define CCM_CSR_REF_EN_B(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSR_REF_EN_B_SHIFT)) & CCM_CSR_REF_EN_B_MASK) @@ -2967,18 +3118,24 @@ typedef struct { #define CCM_CSR_COSC_READY_MASK (0x20U) #define CCM_CSR_COSC_READY_SHIFT (5U) #define CCM_CSR_COSC_READY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSR_COSC_READY_SHIFT)) & CCM_CSR_COSC_READY_MASK) +/*! @} */ /*! @name CCSR - CCM Clock Switcher Register */ +/*! @{ */ #define CCM_CCSR_PLL3_SW_CLK_SEL_MASK (0x1U) #define CCM_CCSR_PLL3_SW_CLK_SEL_SHIFT (0U) #define CCM_CCSR_PLL3_SW_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCSR_PLL3_SW_CLK_SEL_SHIFT)) & CCM_CCSR_PLL3_SW_CLK_SEL_MASK) +/*! @} */ /*! @name CACRR - CCM Arm Clock Root Register */ +/*! @{ */ #define CCM_CACRR_ARM_PODF_MASK (0x7U) #define CCM_CACRR_ARM_PODF_SHIFT (0U) #define CCM_CACRR_ARM_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CACRR_ARM_PODF_SHIFT)) & CCM_CACRR_ARM_PODF_MASK) +/*! @} */ /*! @name CBCDR - CCM Bus Clock Divider Register */ +/*! @{ */ #define CCM_CBCDR_SEMC_CLK_SEL_MASK (0x40U) #define CCM_CBCDR_SEMC_CLK_SEL_SHIFT (6U) #define CCM_CBCDR_SEMC_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCDR_SEMC_CLK_SEL_SHIFT)) & CCM_CBCDR_SEMC_CLK_SEL_MASK) @@ -3000,8 +3157,10 @@ typedef struct { #define CCM_CBCDR_PERIPH_CLK2_PODF_MASK (0x38000000U) #define CCM_CBCDR_PERIPH_CLK2_PODF_SHIFT (27U) #define CCM_CBCDR_PERIPH_CLK2_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCDR_PERIPH_CLK2_PODF_SHIFT)) & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) +/*! @} */ /*! @name CBCMR - CCM Bus Clock Multiplexer Register */ +/*! @{ */ #define CCM_CBCMR_LPSPI_CLK_SEL_MASK (0x30U) #define CCM_CBCMR_LPSPI_CLK_SEL_SHIFT (4U) #define CCM_CBCMR_LPSPI_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCMR_LPSPI_CLK_SEL_SHIFT)) & CCM_CBCMR_LPSPI_CLK_SEL_MASK) @@ -3020,8 +3179,10 @@ typedef struct { #define CCM_CBCMR_LPSPI_PODF_MASK (0x1C000000U) #define CCM_CBCMR_LPSPI_PODF_SHIFT (26U) #define CCM_CBCMR_LPSPI_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCMR_LPSPI_PODF_SHIFT)) & CCM_CBCMR_LPSPI_PODF_MASK) +/*! @} */ /*! @name CSCMR1 - CCM Serial Clock Multiplexer Register 1 */ +/*! @{ */ #define CCM_CSCMR1_PERCLK_PODF_MASK (0x3FU) #define CCM_CSCMR1_PERCLK_PODF_SHIFT (0U) #define CCM_CSCMR1_PERCLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_PERCLK_PODF_SHIFT)) & CCM_CSCMR1_PERCLK_PODF_MASK) @@ -3049,8 +3210,10 @@ typedef struct { #define CCM_CSCMR1_FLEXSPI_CLK_SEL_MASK (0x60000000U) #define CCM_CSCMR1_FLEXSPI_CLK_SEL_SHIFT (29U) #define CCM_CSCMR1_FLEXSPI_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_FLEXSPI_CLK_SEL_SHIFT)) & CCM_CSCMR1_FLEXSPI_CLK_SEL_MASK) +/*! @} */ /*! @name CSCMR2 - CCM Serial Clock Multiplexer Register 2 */ +/*! @{ */ #define CCM_CSCMR2_CAN_CLK_PODF_MASK (0xFCU) #define CCM_CSCMR2_CAN_CLK_PODF_SHIFT (2U) #define CCM_CSCMR2_CAN_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR2_CAN_CLK_PODF_SHIFT)) & CCM_CSCMR2_CAN_CLK_PODF_MASK) @@ -3060,8 +3223,10 @@ typedef struct { #define CCM_CSCMR2_FLEXIO2_CLK_SEL_MASK (0x180000U) #define CCM_CSCMR2_FLEXIO2_CLK_SEL_SHIFT (19U) #define CCM_CSCMR2_FLEXIO2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR2_FLEXIO2_CLK_SEL_SHIFT)) & CCM_CSCMR2_FLEXIO2_CLK_SEL_MASK) +/*! @} */ /*! @name CSCDR1 - CCM Serial Clock Divider Register 1 */ +/*! @{ */ #define CCM_CSCDR1_UART_CLK_PODF_MASK (0x3FU) #define CCM_CSCDR1_UART_CLK_PODF_SHIFT (0U) #define CCM_CSCDR1_UART_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR1_UART_CLK_PODF_SHIFT)) & CCM_CSCDR1_UART_CLK_PODF_MASK) @@ -3074,11 +3239,13 @@ typedef struct { #define CCM_CSCDR1_USDHC2_PODF_MASK (0x70000U) #define CCM_CSCDR1_USDHC2_PODF_SHIFT (16U) #define CCM_CSCDR1_USDHC2_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR1_USDHC2_PODF_SHIFT)) & CCM_CSCDR1_USDHC2_PODF_MASK) -#define CCM_CSCDR1_TRACE_PODF_MASK (0xE000000U) +#define CCM_CSCDR1_TRACE_PODF_MASK (0x6000000U) #define CCM_CSCDR1_TRACE_PODF_SHIFT (25U) #define CCM_CSCDR1_TRACE_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR1_TRACE_PODF_SHIFT)) & CCM_CSCDR1_TRACE_PODF_MASK) +/*! @} */ /*! @name CS1CDR - CCM Clock Divider Register */ +/*! @{ */ #define CCM_CS1CDR_SAI1_CLK_PODF_MASK (0x3FU) #define CCM_CS1CDR_SAI1_CLK_PODF_SHIFT (0U) #define CCM_CS1CDR_SAI1_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS1CDR_SAI1_CLK_PODF_SHIFT)) & CCM_CS1CDR_SAI1_CLK_PODF_MASK) @@ -3097,16 +3264,20 @@ typedef struct { #define CCM_CS1CDR_FLEXIO2_CLK_PODF_MASK (0xE000000U) #define CCM_CS1CDR_FLEXIO2_CLK_PODF_SHIFT (25U) #define CCM_CS1CDR_FLEXIO2_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS1CDR_FLEXIO2_CLK_PODF_SHIFT)) & CCM_CS1CDR_FLEXIO2_CLK_PODF_MASK) +/*! @} */ /*! @name CS2CDR - CCM Clock Divider Register */ +/*! @{ */ #define CCM_CS2CDR_SAI2_CLK_PODF_MASK (0x3FU) #define CCM_CS2CDR_SAI2_CLK_PODF_SHIFT (0U) #define CCM_CS2CDR_SAI2_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS2CDR_SAI2_CLK_PODF_SHIFT)) & CCM_CS2CDR_SAI2_CLK_PODF_MASK) #define CCM_CS2CDR_SAI2_CLK_PRED_MASK (0x1C0U) #define CCM_CS2CDR_SAI2_CLK_PRED_SHIFT (6U) #define CCM_CS2CDR_SAI2_CLK_PRED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS2CDR_SAI2_CLK_PRED_SHIFT)) & CCM_CS2CDR_SAI2_CLK_PRED_MASK) +/*! @} */ /*! @name CDCDR - CCM D1 Clock Divider Register */ +/*! @{ */ #define CCM_CDCDR_FLEXIO1_CLK_SEL_MASK (0x180U) #define CCM_CDCDR_FLEXIO1_CLK_SEL_SHIFT (7U) #define CCM_CDCDR_FLEXIO1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDCDR_FLEXIO1_CLK_SEL_SHIFT)) & CCM_CDCDR_FLEXIO1_CLK_SEL_MASK) @@ -3125,11 +3296,10 @@ typedef struct { #define CCM_CDCDR_SPDIF0_CLK_PRED_MASK (0xE000000U) #define CCM_CDCDR_SPDIF0_CLK_PRED_SHIFT (25U) #define CCM_CDCDR_SPDIF0_CLK_PRED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDCDR_SPDIF0_CLK_PRED_SHIFT)) & CCM_CDCDR_SPDIF0_CLK_PRED_MASK) +/*! @} */ /*! @name CSCDR2 - CCM Serial Clock Divider Register 2 */ -#define CCM_CSCDR2_LCDIF_CLK_SEL_MASK (0xE00U) -#define CCM_CSCDR2_LCDIF_CLK_SEL_SHIFT (9U) -#define CCM_CSCDR2_LCDIF_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR2_LCDIF_CLK_SEL_SHIFT)) & CCM_CSCDR2_LCDIF_CLK_SEL_MASK) +/*! @{ */ #define CCM_CSCDR2_LCDIF_PRED_MASK (0x7000U) #define CCM_CSCDR2_LCDIF_PRED_SHIFT (12U) #define CCM_CSCDR2_LCDIF_PRED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR2_LCDIF_PRED_SHIFT)) & CCM_CSCDR2_LCDIF_PRED_MASK) @@ -3142,16 +3312,20 @@ typedef struct { #define CCM_CSCDR2_LPI2C_CLK_PODF_MASK (0x1F80000U) #define CCM_CSCDR2_LPI2C_CLK_PODF_SHIFT (19U) #define CCM_CSCDR2_LPI2C_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR2_LPI2C_CLK_PODF_SHIFT)) & CCM_CSCDR2_LPI2C_CLK_PODF_MASK) +/*! @} */ /*! @name CSCDR3 - CCM Serial Clock Divider Register 3 */ +/*! @{ */ #define CCM_CSCDR3_CSI_CLK_SEL_MASK (0x600U) #define CCM_CSCDR3_CSI_CLK_SEL_SHIFT (9U) #define CCM_CSCDR3_CSI_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR3_CSI_CLK_SEL_SHIFT)) & CCM_CSCDR3_CSI_CLK_SEL_MASK) #define CCM_CSCDR3_CSI_PODF_MASK (0x3800U) #define CCM_CSCDR3_CSI_PODF_SHIFT (11U) #define CCM_CSCDR3_CSI_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR3_CSI_PODF_SHIFT)) & CCM_CSCDR3_CSI_PODF_MASK) +/*! @} */ /*! @name CDHIPR - CCM Divider Handshake In-Process Register */ +/*! @{ */ #define CCM_CDHIPR_SEMC_PODF_BUSY_MASK (0x1U) #define CCM_CDHIPR_SEMC_PODF_BUSY_SHIFT (0U) #define CCM_CDHIPR_SEMC_PODF_BUSY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDHIPR_SEMC_PODF_BUSY_SHIFT)) & CCM_CDHIPR_SEMC_PODF_BUSY_MASK) @@ -3167,8 +3341,10 @@ typedef struct { #define CCM_CDHIPR_ARM_PODF_BUSY_MASK (0x10000U) #define CCM_CDHIPR_ARM_PODF_BUSY_SHIFT (16U) #define CCM_CDHIPR_ARM_PODF_BUSY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDHIPR_ARM_PODF_BUSY_SHIFT)) & CCM_CDHIPR_ARM_PODF_BUSY_MASK) +/*! @} */ /*! @name CLPCR - CCM Low Power Control Register */ +/*! @{ */ #define CCM_CLPCR_LPM_MASK (0x3U) #define CCM_CLPCR_LPM_SHIFT (0U) #define CCM_CLPCR_LPM(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_LPM_SHIFT)) & CCM_CLPCR_LPM_MASK) @@ -3205,8 +3381,10 @@ typedef struct { #define CCM_CLPCR_MASK_L2CC_IDLE_MASK (0x8000000U) #define CCM_CLPCR_MASK_L2CC_IDLE_SHIFT (27U) #define CCM_CLPCR_MASK_L2CC_IDLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_MASK_L2CC_IDLE_SHIFT)) & CCM_CLPCR_MASK_L2CC_IDLE_MASK) +/*! @} */ /*! @name CISR - CCM Interrupt Status Register */ +/*! @{ */ #define CCM_CISR_LRF_PLL_MASK (0x1U) #define CCM_CISR_LRF_PLL_SHIFT (0U) #define CCM_CISR_LRF_PLL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CISR_LRF_PLL_SHIFT)) & CCM_CISR_LRF_PLL_MASK) @@ -3228,8 +3406,10 @@ typedef struct { #define CCM_CISR_ARM_PODF_LOADED_MASK (0x4000000U) #define CCM_CISR_ARM_PODF_LOADED_SHIFT (26U) #define CCM_CISR_ARM_PODF_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CISR_ARM_PODF_LOADED_SHIFT)) & CCM_CISR_ARM_PODF_LOADED_MASK) +/*! @} */ /*! @name CIMR - CCM Interrupt Mask Register */ +/*! @{ */ #define CCM_CIMR_MASK_LRF_PLL_MASK (0x1U) #define CCM_CIMR_MASK_LRF_PLL_SHIFT (0U) #define CCM_CIMR_MASK_LRF_PLL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CIMR_MASK_LRF_PLL_SHIFT)) & CCM_CIMR_MASK_LRF_PLL_MASK) @@ -3251,8 +3431,10 @@ typedef struct { #define CCM_CIMR_ARM_PODF_LOADED_MASK (0x4000000U) #define CCM_CIMR_ARM_PODF_LOADED_SHIFT (26U) #define CCM_CIMR_ARM_PODF_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CIMR_ARM_PODF_LOADED_SHIFT)) & CCM_CIMR_ARM_PODF_LOADED_MASK) +/*! @} */ /*! @name CCOSR - CCM Clock Output Source Register */ +/*! @{ */ #define CCM_CCOSR_CLKO1_SEL_MASK (0xFU) #define CCM_CCOSR_CLKO1_SEL_SHIFT (0U) #define CCM_CCOSR_CLKO1_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCOSR_CLKO1_SEL_SHIFT)) & CCM_CCOSR_CLKO1_SEL_MASK) @@ -3274,8 +3456,10 @@ typedef struct { #define CCM_CCOSR_CLKO2_EN_MASK (0x1000000U) #define CCM_CCOSR_CLKO2_EN_SHIFT (24U) #define CCM_CCOSR_CLKO2_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCOSR_CLKO2_EN_SHIFT)) & CCM_CCOSR_CLKO2_EN_MASK) +/*! @} */ /*! @name CGPR - CCM General Purpose Register */ +/*! @{ */ #define CCM_CGPR_PMIC_DELAY_SCALER_MASK (0x1U) #define CCM_CGPR_PMIC_DELAY_SCALER_SHIFT (0U) #define CCM_CGPR_PMIC_DELAY_SCALER(x) (((uint32_t)(((uint32_t)(x)) << CCM_CGPR_PMIC_DELAY_SCALER_SHIFT)) & CCM_CGPR_PMIC_DELAY_SCALER_MASK) @@ -3291,8 +3475,10 @@ typedef struct { #define CCM_CGPR_INT_MEM_CLK_LPM_MASK (0x20000U) #define CCM_CGPR_INT_MEM_CLK_LPM_SHIFT (17U) #define CCM_CGPR_INT_MEM_CLK_LPM(x) (((uint32_t)(((uint32_t)(x)) << CCM_CGPR_INT_MEM_CLK_LPM_SHIFT)) & CCM_CGPR_INT_MEM_CLK_LPM_MASK) +/*! @} */ /*! @name CCGR0 - CCM Clock Gating Register 0 */ +/*! @{ */ #define CCM_CCGR0_CG0_MASK (0x3U) #define CCM_CCGR0_CG0_SHIFT (0U) #define CCM_CCGR0_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG0_SHIFT)) & CCM_CCGR0_CG0_MASK) @@ -3341,8 +3527,10 @@ typedef struct { #define CCM_CCGR0_CG15_MASK (0xC0000000U) #define CCM_CCGR0_CG15_SHIFT (30U) #define CCM_CCGR0_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG15_SHIFT)) & CCM_CCGR0_CG15_MASK) +/*! @} */ /*! @name CCGR1 - CCM Clock Gating Register 1 */ +/*! @{ */ #define CCM_CCGR1_CG0_MASK (0x3U) #define CCM_CCGR1_CG0_SHIFT (0U) #define CCM_CCGR1_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG0_SHIFT)) & CCM_CCGR1_CG0_MASK) @@ -3391,8 +3579,10 @@ typedef struct { #define CCM_CCGR1_CG15_MASK (0xC0000000U) #define CCM_CCGR1_CG15_SHIFT (30U) #define CCM_CCGR1_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG15_SHIFT)) & CCM_CCGR1_CG15_MASK) +/*! @} */ /*! @name CCGR2 - CCM Clock Gating Register 2 */ +/*! @{ */ #define CCM_CCGR2_CG0_MASK (0x3U) #define CCM_CCGR2_CG0_SHIFT (0U) #define CCM_CCGR2_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG0_SHIFT)) & CCM_CCGR2_CG0_MASK) @@ -3441,8 +3631,10 @@ typedef struct { #define CCM_CCGR2_CG15_MASK (0xC0000000U) #define CCM_CCGR2_CG15_SHIFT (30U) #define CCM_CCGR2_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG15_SHIFT)) & CCM_CCGR2_CG15_MASK) +/*! @} */ /*! @name CCGR3 - CCM Clock Gating Register 3 */ +/*! @{ */ #define CCM_CCGR3_CG0_MASK (0x3U) #define CCM_CCGR3_CG0_SHIFT (0U) #define CCM_CCGR3_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG0_SHIFT)) & CCM_CCGR3_CG0_MASK) @@ -3491,8 +3683,10 @@ typedef struct { #define CCM_CCGR3_CG15_MASK (0xC0000000U) #define CCM_CCGR3_CG15_SHIFT (30U) #define CCM_CCGR3_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG15_SHIFT)) & CCM_CCGR3_CG15_MASK) +/*! @} */ /*! @name CCGR4 - CCM Clock Gating Register 4 */ +/*! @{ */ #define CCM_CCGR4_CG0_MASK (0x3U) #define CCM_CCGR4_CG0_SHIFT (0U) #define CCM_CCGR4_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG0_SHIFT)) & CCM_CCGR4_CG0_MASK) @@ -3541,8 +3735,10 @@ typedef struct { #define CCM_CCGR4_CG15_MASK (0xC0000000U) #define CCM_CCGR4_CG15_SHIFT (30U) #define CCM_CCGR4_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG15_SHIFT)) & CCM_CCGR4_CG15_MASK) +/*! @} */ /*! @name CCGR5 - CCM Clock Gating Register 5 */ +/*! @{ */ #define CCM_CCGR5_CG0_MASK (0x3U) #define CCM_CCGR5_CG0_SHIFT (0U) #define CCM_CCGR5_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG0_SHIFT)) & CCM_CCGR5_CG0_MASK) @@ -3591,8 +3787,10 @@ typedef struct { #define CCM_CCGR5_CG15_MASK (0xC0000000U) #define CCM_CCGR5_CG15_SHIFT (30U) #define CCM_CCGR5_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG15_SHIFT)) & CCM_CCGR5_CG15_MASK) +/*! @} */ /*! @name CCGR6 - CCM Clock Gating Register 6 */ +/*! @{ */ #define CCM_CCGR6_CG0_MASK (0x3U) #define CCM_CCGR6_CG0_SHIFT (0U) #define CCM_CCGR6_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG0_SHIFT)) & CCM_CCGR6_CG0_MASK) @@ -3641,8 +3839,10 @@ typedef struct { #define CCM_CCGR6_CG15_MASK (0xC0000000U) #define CCM_CCGR6_CG15_SHIFT (30U) #define CCM_CCGR6_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG15_SHIFT)) & CCM_CCGR6_CG15_MASK) +/*! @} */ /*! @name CMEOR - CCM Module Enable Overide Register */ +/*! @{ */ #define CCM_CMEOR_MOD_EN_OV_GPT_MASK (0x20U) #define CCM_CMEOR_MOD_EN_OV_GPT_SHIFT (5U) #define CCM_CMEOR_MOD_EN_OV_GPT(x) (((uint32_t)(((uint32_t)(x)) << CCM_CMEOR_MOD_EN_OV_GPT_SHIFT)) & CCM_CMEOR_MOD_EN_OV_GPT_MASK) @@ -3661,6 +3861,7 @@ typedef struct { #define CCM_CMEOR_MOD_EN_OV_CAN1_CPI_MASK (0x40000000U) #define CCM_CMEOR_MOD_EN_OV_CAN1_CPI_SHIFT (30U) #define CCM_CMEOR_MOD_EN_OV_CAN1_CPI(x) (((uint32_t)(((uint32_t)(x)) << CCM_CMEOR_MOD_EN_OV_CAN1_CPI_SHIFT)) & CCM_CMEOR_MOD_EN_OV_CAN1_CPI_MASK) +/*! @} */ /*! @@ -3771,6 +3972,7 @@ typedef struct { */ /*! @name PLL_ARM - Analog ARM PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_ARM_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK) @@ -3792,8 +3994,10 @@ typedef struct { #define CCM_ANALOG_PLL_ARM_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_ARM_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_ARM_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_LOCK_SHIFT)) & CCM_ANALOG_PLL_ARM_LOCK_MASK) +/*! @} */ /*! @name PLL_ARM_SET - Analog ARM PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_ARM_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK) @@ -3815,8 +4019,10 @@ typedef struct { #define CCM_ANALOG_PLL_ARM_SET_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_ARM_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_ARM_SET_LOCK_MASK) +/*! @} */ /*! @name PLL_ARM_CLR - Analog ARM PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK) @@ -3838,8 +4044,10 @@ typedef struct { #define CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_ARM_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK) +/*! @} */ /*! @name PLL_ARM_TOG - Analog ARM PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK) @@ -3861,10 +4069,12 @@ typedef struct { #define CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_ARM_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK) +/*! @} */ /*! @name PLL_USB1 - Analog USB1 480MHz PLL Control Register */ -#define CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT (0U) +/*! @{ */ +#define CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK (0x2U) +#define CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT (1U) #define CCM_ANALOG_PLL_USB1_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK (0x40U) #define CCM_ANALOG_PLL_USB1_EN_USB_CLKS_SHIFT (6U) @@ -3884,10 +4094,12 @@ typedef struct { #define CCM_ANALOG_PLL_USB1_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_USB1_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_USB1_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB1_LOCK_MASK) +/*! @} */ /*! @name PLL_USB1_SET - Analog USB1 480MHz PLL Control Register */ -#define CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT (0U) +/*! @{ */ +#define CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK (0x2U) +#define CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT (1U) #define CCM_ANALOG_PLL_USB1_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_MASK (0x40U) #define CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_SHIFT (6U) @@ -3907,10 +4119,12 @@ typedef struct { #define CCM_ANALOG_PLL_USB1_SET_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_USB1_SET_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_USB1_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB1_SET_LOCK_MASK) +/*! @} */ /*! @name PLL_USB1_CLR - Analog USB1 480MHz PLL Control Register */ -#define CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT (0U) +/*! @{ */ +#define CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK (0x2U) +#define CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT (1U) #define CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_MASK (0x40U) #define CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_SHIFT (6U) @@ -3930,10 +4144,12 @@ typedef struct { #define CCM_ANALOG_PLL_USB1_CLR_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_USB1_CLR_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_USB1_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB1_CLR_LOCK_MASK) +/*! @} */ /*! @name PLL_USB1_TOG - Analog USB1 480MHz PLL Control Register */ -#define CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT (0U) +/*! @{ */ +#define CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK (0x2U) +#define CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT (1U) #define CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_MASK (0x40U) #define CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_SHIFT (6U) @@ -3953,10 +4169,12 @@ typedef struct { #define CCM_ANALOG_PLL_USB1_TOG_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_USB1_TOG_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_USB1_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB1_TOG_LOCK_MASK) +/*! @} */ /*! @name PLL_USB2 - Analog USB2 480MHz PLL Control Register */ -#define CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT (0U) +/*! @{ */ +#define CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK (0x2U) +#define CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT (1U) #define CCM_ANALOG_PLL_USB2_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK (0x40U) #define CCM_ANALOG_PLL_USB2_EN_USB_CLKS_SHIFT (6U) @@ -3976,10 +4194,12 @@ typedef struct { #define CCM_ANALOG_PLL_USB2_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_USB2_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_USB2_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB2_LOCK_MASK) +/*! @} */ /*! @name PLL_USB2_SET - Analog USB2 480MHz PLL Control Register */ -#define CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT (0U) +/*! @{ */ +#define CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK (0x2U) +#define CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT (1U) #define CCM_ANALOG_PLL_USB2_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_MASK (0x40U) #define CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_SHIFT (6U) @@ -3999,10 +4219,12 @@ typedef struct { #define CCM_ANALOG_PLL_USB2_SET_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_USB2_SET_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_USB2_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB2_SET_LOCK_MASK) +/*! @} */ /*! @name PLL_USB2_CLR - Analog USB2 480MHz PLL Control Register */ -#define CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT (0U) +/*! @{ */ +#define CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK (0x2U) +#define CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT (1U) #define CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_MASK (0x40U) #define CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_SHIFT (6U) @@ -4022,10 +4244,12 @@ typedef struct { #define CCM_ANALOG_PLL_USB2_CLR_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_USB2_CLR_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_USB2_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB2_CLR_LOCK_MASK) +/*! @} */ /*! @name PLL_USB2_TOG - Analog USB2 480MHz PLL Control Register */ -#define CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT (0U) +/*! @{ */ +#define CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK (0x2U) +#define CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT (1U) #define CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_MASK (0x40U) #define CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_SHIFT (6U) @@ -4045,8 +4269,10 @@ typedef struct { #define CCM_ANALOG_PLL_USB2_TOG_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_USB2_TOG_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_USB2_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB2_TOG_LOCK_MASK) +/*! @} */ /*! @name PLL_SYS - Analog System PLL Control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK (0x1U) #define CCM_ANALOG_PLL_SYS_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_SYS_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK) @@ -4068,8 +4294,10 @@ typedef struct { #define CCM_ANALOG_PLL_SYS_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_SYS_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_SYS_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_LOCK_SHIFT)) & CCM_ANALOG_PLL_SYS_LOCK_MASK) +/*! @} */ /*! @name PLL_SYS_SET - Analog System PLL Control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_MASK (0x1U) #define CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_SYS_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_MASK) @@ -4091,8 +4319,10 @@ typedef struct { #define CCM_ANALOG_PLL_SYS_SET_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_SYS_SET_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_SYS_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_SYS_SET_LOCK_MASK) +/*! @} */ /*! @name PLL_SYS_CLR - Analog System PLL Control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_MASK (0x1U) #define CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_MASK) @@ -4114,8 +4344,10 @@ typedef struct { #define CCM_ANALOG_PLL_SYS_CLR_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_SYS_CLR_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_SYS_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_SYS_CLR_LOCK_MASK) +/*! @} */ /*! @name PLL_SYS_TOG - Analog System PLL Control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_MASK (0x1U) #define CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_MASK) @@ -4137,8 +4369,10 @@ typedef struct { #define CCM_ANALOG_PLL_SYS_TOG_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_SYS_TOG_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_SYS_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_SYS_TOG_LOCK_MASK) +/*! @} */ /*! @name PLL_SYS_SS - 528MHz System PLL Spread Spectrum Register */ +/*! @{ */ #define CCM_ANALOG_PLL_SYS_SS_STEP_MASK (0x7FFFU) #define CCM_ANALOG_PLL_SYS_SS_STEP_SHIFT (0U) #define CCM_ANALOG_PLL_SYS_SS_STEP(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SS_STEP_SHIFT)) & CCM_ANALOG_PLL_SYS_SS_STEP_MASK) @@ -4148,18 +4382,24 @@ typedef struct { #define CCM_ANALOG_PLL_SYS_SS_STOP_MASK (0xFFFF0000U) #define CCM_ANALOG_PLL_SYS_SS_STOP_SHIFT (16U) #define CCM_ANALOG_PLL_SYS_SS_STOP(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SS_STOP_SHIFT)) & CCM_ANALOG_PLL_SYS_SS_STOP_MASK) +/*! @} */ /*! @name PLL_SYS_NUM - Numerator of 528MHz System PLL Fractional Loop Divider Register */ +/*! @{ */ #define CCM_ANALOG_PLL_SYS_NUM_A_MASK (0x3FFFFFFFU) #define CCM_ANALOG_PLL_SYS_NUM_A_SHIFT (0U) #define CCM_ANALOG_PLL_SYS_NUM_A(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_NUM_A_SHIFT)) & CCM_ANALOG_PLL_SYS_NUM_A_MASK) +/*! @} */ /*! @name PLL_SYS_DENOM - Denominator of 528MHz System PLL Fractional Loop Divider Register */ +/*! @{ */ #define CCM_ANALOG_PLL_SYS_DENOM_B_MASK (0x3FFFFFFFU) #define CCM_ANALOG_PLL_SYS_DENOM_B_SHIFT (0U) #define CCM_ANALOG_PLL_SYS_DENOM_B(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_DENOM_B_SHIFT)) & CCM_ANALOG_PLL_SYS_DENOM_B_MASK) +/*! @} */ /*! @name PLL_AUDIO - Analog Audio PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_AUDIO_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK) @@ -4184,8 +4424,10 @@ typedef struct { #define CCM_ANALOG_PLL_AUDIO_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_AUDIO_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT)) & CCM_ANALOG_PLL_AUDIO_LOCK_MASK) +/*! @} */ /*! @name PLL_AUDIO_SET - Analog Audio PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK) @@ -4210,8 +4452,10 @@ typedef struct { #define CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_AUDIO_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK) +/*! @} */ /*! @name PLL_AUDIO_CLR - Analog Audio PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK) @@ -4236,8 +4480,10 @@ typedef struct { #define CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_AUDIO_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK) +/*! @} */ /*! @name PLL_AUDIO_TOG - Analog Audio PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK) @@ -4262,18 +4508,24 @@ typedef struct { #define CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_AUDIO_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK) +/*! @} */ /*! @name PLL_AUDIO_NUM - Numerator of Audio PLL Fractional Loop Divider Register */ +/*! @{ */ #define CCM_ANALOG_PLL_AUDIO_NUM_A_MASK (0x3FFFFFFFU) #define CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT (0U) #define CCM_ANALOG_PLL_AUDIO_NUM_A(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT)) & CCM_ANALOG_PLL_AUDIO_NUM_A_MASK) +/*! @} */ /*! @name PLL_AUDIO_DENOM - Denominator of Audio PLL Fractional Loop Divider Register */ +/*! @{ */ #define CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK (0x3FFFFFFFU) #define CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT (0U) #define CCM_ANALOG_PLL_AUDIO_DENOM_B(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT)) & CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK) +/*! @} */ /*! @name PLL_VIDEO - Analog Video PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_VIDEO_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK) @@ -4298,8 +4550,10 @@ typedef struct { #define CCM_ANALOG_PLL_VIDEO_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_VIDEO_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT)) & CCM_ANALOG_PLL_VIDEO_LOCK_MASK) +/*! @} */ /*! @name PLL_VIDEO_SET - Analog Video PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK) @@ -4324,8 +4578,10 @@ typedef struct { #define CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_VIDEO_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK) +/*! @} */ /*! @name PLL_VIDEO_CLR - Analog Video PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK) @@ -4350,8 +4606,10 @@ typedef struct { #define CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_VIDEO_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK) +/*! @} */ /*! @name PLL_VIDEO_TOG - Analog Video PLL control Register */ +/*! @{ */ #define CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK (0x7FU) #define CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT (0U) #define CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK) @@ -4376,30 +4634,33 @@ typedef struct { #define CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_VIDEO_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK) +/*! @} */ /*! @name PLL_VIDEO_NUM - Numerator of Video PLL Fractional Loop Divider Register */ +/*! @{ */ #define CCM_ANALOG_PLL_VIDEO_NUM_A_MASK (0x3FFFFFFFU) #define CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT (0U) #define CCM_ANALOG_PLL_VIDEO_NUM_A(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT)) & CCM_ANALOG_PLL_VIDEO_NUM_A_MASK) +/*! @} */ /*! @name PLL_VIDEO_DENOM - Denominator of Video PLL Fractional Loop Divider Register */ +/*! @{ */ #define CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK (0x3FFFFFFFU) #define CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT (0U) #define CCM_ANALOG_PLL_VIDEO_DENOM_B(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT)) & CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK) +/*! @} */ /*! @name PLL_ENET - Analog ENET PLL Control Register */ -#define CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_SHIFT (0U) -#define CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_MASK) -#define CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_MASK (0xCU) -#define CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_SHIFT (2U) -#define CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_MASK) +/*! @{ */ +#define CCM_ANALOG_PLL_ENET_DIV_SELECT_MASK (0x3U) +#define CCM_ANALOG_PLL_ENET_DIV_SELECT_SHIFT (0U) +#define CCM_ANALOG_PLL_ENET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_ENET_POWERDOWN_MASK (0x1000U) #define CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT (12U) #define CCM_ANALOG_PLL_ENET_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ENET_POWERDOWN_MASK) -#define CCM_ANALOG_PLL_ENET_ENET1_125M_EN_MASK (0x2000U) -#define CCM_ANALOG_PLL_ENET_ENET1_125M_EN_SHIFT (13U) -#define CCM_ANALOG_PLL_ENET_ENET1_125M_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_ENET1_125M_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_ENET1_125M_EN_MASK) +#define CCM_ANALOG_PLL_ENET_ENABLE_MASK (0x2000U) +#define CCM_ANALOG_PLL_ENET_ENABLE_SHIFT (13U) +#define CCM_ANALOG_PLL_ENET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ENET_ENABLE_MASK) #define CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK (0xC000U) #define CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT (14U) #define CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK) @@ -4409,32 +4670,25 @@ typedef struct { #define CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK (0x40000U) #define CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT (18U) #define CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK) -#define CCM_ANALOG_PLL_ENET_ENABLE_125M_MASK (0x80000U) -#define CCM_ANALOG_PLL_ENET_ENABLE_125M_SHIFT (19U) -#define CCM_ANALOG_PLL_ENET_ENABLE_125M(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_ENABLE_125M_SHIFT)) & CCM_ANALOG_PLL_ENET_ENABLE_125M_MASK) -#define CCM_ANALOG_PLL_ENET_ENET2_125M_EN_MASK (0x100000U) -#define CCM_ANALOG_PLL_ENET_ENET2_125M_EN_SHIFT (20U) -#define CCM_ANALOG_PLL_ENET_ENET2_125M_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_ENET2_125M_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_ENET2_125M_EN_MASK) #define CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK (0x200000U) #define CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT (21U) #define CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK) #define CCM_ANALOG_PLL_ENET_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_ENET_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_ENET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_LOCK_SHIFT)) & CCM_ANALOG_PLL_ENET_LOCK_MASK) +/*! @} */ /*! @name PLL_ENET_SET - Analog ENET PLL Control Register */ -#define CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_SHIFT (0U) -#define CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_MASK) -#define CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_MASK (0xCU) -#define CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_SHIFT (2U) -#define CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_MASK) +/*! @{ */ +#define CCM_ANALOG_PLL_ENET_SET_DIV_SELECT_MASK (0x3U) +#define CCM_ANALOG_PLL_ENET_SET_DIV_SELECT_SHIFT (0U) +#define CCM_ANALOG_PLL_ENET_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK (0x1000U) #define CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT (12U) #define CCM_ANALOG_PLL_ENET_SET_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK) -#define CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_MASK (0x2000U) -#define CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_SHIFT (13U) -#define CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_MASK) +#define CCM_ANALOG_PLL_ENET_SET_ENABLE_MASK (0x2000U) +#define CCM_ANALOG_PLL_ENET_SET_ENABLE_SHIFT (13U) +#define CCM_ANALOG_PLL_ENET_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_ENABLE_MASK) #define CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK (0xC000U) #define CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT (14U) #define CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK) @@ -4444,32 +4698,25 @@ typedef struct { #define CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK (0x40000U) #define CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT (18U) #define CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK) -#define CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_MASK (0x80000U) -#define CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_SHIFT (19U) -#define CCM_ANALOG_PLL_ENET_SET_ENABLE_125M(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_MASK) -#define CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_MASK (0x100000U) -#define CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_SHIFT (20U) -#define CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_MASK) #define CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_MASK (0x200000U) #define CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_SHIFT (21U) #define CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_MASK) #define CCM_ANALOG_PLL_ENET_SET_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_ENET_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_LOCK_MASK) +/*! @} */ /*! @name PLL_ENET_CLR - Analog ENET PLL Control Register */ -#define CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_SHIFT (0U) -#define CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_MASK) -#define CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_MASK (0xCU) -#define CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_SHIFT (2U) -#define CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_MASK) +/*! @{ */ +#define CCM_ANALOG_PLL_ENET_CLR_DIV_SELECT_MASK (0x3U) +#define CCM_ANALOG_PLL_ENET_CLR_DIV_SELECT_SHIFT (0U) +#define CCM_ANALOG_PLL_ENET_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK (0x1000U) #define CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT (12U) #define CCM_ANALOG_PLL_ENET_CLR_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK) -#define CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_MASK (0x2000U) -#define CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_SHIFT (13U) -#define CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_MASK) +#define CCM_ANALOG_PLL_ENET_CLR_ENABLE_MASK (0x2000U) +#define CCM_ANALOG_PLL_ENET_CLR_ENABLE_SHIFT (13U) +#define CCM_ANALOG_PLL_ENET_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_ENABLE_MASK) #define CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK (0xC000U) #define CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT (14U) #define CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK) @@ -4479,32 +4726,25 @@ typedef struct { #define CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK (0x40000U) #define CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT (18U) #define CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK) -#define CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_MASK (0x80000U) -#define CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_SHIFT (19U) -#define CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_MASK) -#define CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_MASK (0x100000U) -#define CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_SHIFT (20U) -#define CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_MASK) #define CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_MASK (0x200000U) #define CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_SHIFT (21U) #define CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_MASK) #define CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_ENET_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK) +/*! @} */ /*! @name PLL_ENET_TOG - Analog ENET PLL Control Register */ -#define CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_MASK (0x3U) -#define CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_SHIFT (0U) -#define CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_MASK) -#define CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_MASK (0xCU) -#define CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_SHIFT (2U) -#define CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_MASK) +/*! @{ */ +#define CCM_ANALOG_PLL_ENET_TOG_DIV_SELECT_MASK (0x3U) +#define CCM_ANALOG_PLL_ENET_TOG_DIV_SELECT_SHIFT (0U) +#define CCM_ANALOG_PLL_ENET_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_DIV_SELECT_MASK) #define CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK (0x1000U) #define CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT (12U) #define CCM_ANALOG_PLL_ENET_TOG_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK) -#define CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_MASK (0x2000U) -#define CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_SHIFT (13U) -#define CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_MASK) +#define CCM_ANALOG_PLL_ENET_TOG_ENABLE_MASK (0x2000U) +#define CCM_ANALOG_PLL_ENET_TOG_ENABLE_SHIFT (13U) +#define CCM_ANALOG_PLL_ENET_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_ENABLE_MASK) #define CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK (0xC000U) #define CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT (14U) #define CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK) @@ -4514,20 +4754,16 @@ typedef struct { #define CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK (0x40000U) #define CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT (18U) #define CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK) -#define CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_MASK (0x80000U) -#define CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_SHIFT (19U) -#define CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_MASK) -#define CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_MASK (0x100000U) -#define CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_SHIFT (20U) -#define CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_MASK) #define CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_MASK (0x200000U) #define CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_SHIFT (21U) #define CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_MASK) #define CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK (0x80000000U) #define CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT (31U) #define CCM_ANALOG_PLL_ENET_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK) +/*! @} */ /*! @name PFD_480 - 480MHz Clock (PLL3) Phase Fractional Divider Control Register */ +/*! @{ */ #define CCM_ANALOG_PFD_480_PFD0_FRAC_MASK (0x3FU) #define CCM_ANALOG_PFD_480_PFD0_FRAC_SHIFT (0U) #define CCM_ANALOG_PFD_480_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_PFD0_FRAC_MASK) @@ -4564,8 +4800,10 @@ typedef struct { #define CCM_ANALOG_PFD_480_PFD3_CLKGATE_MASK (0x80000000U) #define CCM_ANALOG_PFD_480_PFD3_CLKGATE_SHIFT (31U) #define CCM_ANALOG_PFD_480_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_PFD3_CLKGATE_MASK) +/*! @} */ /*! @name PFD_480_SET - 480MHz Clock (PLL3) Phase Fractional Divider Control Register */ +/*! @{ */ #define CCM_ANALOG_PFD_480_SET_PFD0_FRAC_MASK (0x3FU) #define CCM_ANALOG_PFD_480_SET_PFD0_FRAC_SHIFT (0U) #define CCM_ANALOG_PFD_480_SET_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD0_FRAC_MASK) @@ -4602,8 +4840,10 @@ typedef struct { #define CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_MASK (0x80000000U) #define CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_SHIFT (31U) #define CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_MASK) +/*! @} */ /*! @name PFD_480_CLR - 480MHz Clock (PLL3) Phase Fractional Divider Control Register */ +/*! @{ */ #define CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_MASK (0x3FU) #define CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_SHIFT (0U) #define CCM_ANALOG_PFD_480_CLR_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_MASK) @@ -4640,8 +4880,10 @@ typedef struct { #define CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_MASK (0x80000000U) #define CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_SHIFT (31U) #define CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_MASK) +/*! @} */ /*! @name PFD_480_TOG - 480MHz Clock (PLL3) Phase Fractional Divider Control Register */ +/*! @{ */ #define CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_MASK (0x3FU) #define CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_SHIFT (0U) #define CCM_ANALOG_PFD_480_TOG_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_MASK) @@ -4678,8 +4920,10 @@ typedef struct { #define CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_MASK (0x80000000U) #define CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_SHIFT (31U) #define CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_MASK) +/*! @} */ /*! @name PFD_528 - 528MHz Clock (PLL2) Phase Fractional Divider Control Register */ +/*! @{ */ #define CCM_ANALOG_PFD_528_PFD0_FRAC_MASK (0x3FU) #define CCM_ANALOG_PFD_528_PFD0_FRAC_SHIFT (0U) #define CCM_ANALOG_PFD_528_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_PFD0_FRAC_MASK) @@ -4716,8 +4960,10 @@ typedef struct { #define CCM_ANALOG_PFD_528_PFD3_CLKGATE_MASK (0x80000000U) #define CCM_ANALOG_PFD_528_PFD3_CLKGATE_SHIFT (31U) #define CCM_ANALOG_PFD_528_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_PFD3_CLKGATE_MASK) +/*! @} */ /*! @name PFD_528_SET - 528MHz Clock (PLL2) Phase Fractional Divider Control Register */ +/*! @{ */ #define CCM_ANALOG_PFD_528_SET_PFD0_FRAC_MASK (0x3FU) #define CCM_ANALOG_PFD_528_SET_PFD0_FRAC_SHIFT (0U) #define CCM_ANALOG_PFD_528_SET_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD0_FRAC_MASK) @@ -4754,8 +5000,10 @@ typedef struct { #define CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_MASK (0x80000000U) #define CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_SHIFT (31U) #define CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_MASK) +/*! @} */ /*! @name PFD_528_CLR - 528MHz Clock (PLL2) Phase Fractional Divider Control Register */ +/*! @{ */ #define CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_MASK (0x3FU) #define CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_SHIFT (0U) #define CCM_ANALOG_PFD_528_CLR_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_MASK) @@ -4792,8 +5040,10 @@ typedef struct { #define CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_MASK (0x80000000U) #define CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_SHIFT (31U) #define CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_MASK) +/*! @} */ /*! @name PFD_528_TOG - 528MHz Clock (PLL2) Phase Fractional Divider Control Register */ +/*! @{ */ #define CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_MASK (0x3FU) #define CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_SHIFT (0U) #define CCM_ANALOG_PFD_528_TOG_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_MASK) @@ -4830,8 +5080,10 @@ typedef struct { #define CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_MASK (0x80000000U) #define CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_SHIFT (31U) #define CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_MASK) +/*! @} */ /*! @name MISC0 - Miscellaneous Register 0 */ +/*! @{ */ #define CCM_ANALOG_MISC0_REFTOP_PWD_MASK (0x1U) #define CCM_ANALOG_MISC0_REFTOP_PWD_SHIFT (0U) #define CCM_ANALOG_MISC0_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_REFTOP_PWD_SHIFT)) & CCM_ANALOG_MISC0_REFTOP_PWD_MASK) @@ -4871,11 +5123,10 @@ typedef struct { #define CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK (0x40000000U) #define CCM_ANALOG_MISC0_XTAL_24M_PWD_SHIFT (30U) #define CCM_ANALOG_MISC0_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_XTAL_24M_PWD_SHIFT)) & CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK) -#define CCM_ANALOG_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) -#define CCM_ANALOG_MISC0_VID_PLL_PREDIV_SHIFT (31U) -#define CCM_ANALOG_MISC0_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_VID_PLL_PREDIV_SHIFT)) & CCM_ANALOG_MISC0_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC0_SET - Miscellaneous Register 0 */ +/*! @{ */ #define CCM_ANALOG_MISC0_SET_REFTOP_PWD_MASK (0x1U) #define CCM_ANALOG_MISC0_SET_REFTOP_PWD_SHIFT (0U) #define CCM_ANALOG_MISC0_SET_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_REFTOP_PWD_SHIFT)) & CCM_ANALOG_MISC0_SET_REFTOP_PWD_MASK) @@ -4915,11 +5166,10 @@ typedef struct { #define CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_MASK (0x40000000U) #define CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_SHIFT (30U) #define CCM_ANALOG_MISC0_SET_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_SHIFT)) & CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_MASK) -#define CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_MASK (0x80000000U) -#define CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_SHIFT (31U) -#define CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_SHIFT)) & CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC0_CLR - Miscellaneous Register 0 */ +/*! @{ */ #define CCM_ANALOG_MISC0_CLR_REFTOP_PWD_MASK (0x1U) #define CCM_ANALOG_MISC0_CLR_REFTOP_PWD_SHIFT (0U) #define CCM_ANALOG_MISC0_CLR_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_REFTOP_PWD_SHIFT)) & CCM_ANALOG_MISC0_CLR_REFTOP_PWD_MASK) @@ -4959,11 +5209,10 @@ typedef struct { #define CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_MASK (0x40000000U) #define CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_SHIFT (30U) #define CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_SHIFT)) & CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_MASK) -#define CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_MASK (0x80000000U) -#define CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_SHIFT (31U) -#define CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_SHIFT)) & CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC0_TOG - Miscellaneous Register 0 */ +/*! @{ */ #define CCM_ANALOG_MISC0_TOG_REFTOP_PWD_MASK (0x1U) #define CCM_ANALOG_MISC0_TOG_REFTOP_PWD_SHIFT (0U) #define CCM_ANALOG_MISC0_TOG_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_REFTOP_PWD_SHIFT)) & CCM_ANALOG_MISC0_TOG_REFTOP_PWD_MASK) @@ -5003,11 +5252,10 @@ typedef struct { #define CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_MASK (0x40000000U) #define CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_SHIFT (30U) #define CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_SHIFT)) & CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_MASK) -#define CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_MASK (0x80000000U) -#define CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_SHIFT (31U) -#define CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_SHIFT)) & CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC1 - Miscellaneous Register 1 */ +/*! @{ */ #define CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK (0x1FU) #define CCM_ANALOG_MISC1_LVDS1_CLK_SEL_SHIFT (0U) #define CCM_ANALOG_MISC1_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_LVDS1_CLK_SEL_SHIFT)) & CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK) @@ -5038,8 +5286,10 @@ typedef struct { #define CCM_ANALOG_MISC1_IRQ_DIG_BO_MASK (0x80000000U) #define CCM_ANALOG_MISC1_IRQ_DIG_BO_SHIFT (31U) #define CCM_ANALOG_MISC1_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_IRQ_DIG_BO_SHIFT)) & CCM_ANALOG_MISC1_IRQ_DIG_BO_MASK) +/*! @} */ /*! @name MISC1_SET - Miscellaneous Register 1 */ +/*! @{ */ #define CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU) #define CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_SHIFT (0U) #define CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_MASK) @@ -5070,8 +5320,10 @@ typedef struct { #define CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_MASK (0x80000000U) #define CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_SHIFT (31U) #define CCM_ANALOG_MISC1_SET_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_SHIFT)) & CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_MASK) +/*! @} */ /*! @name MISC1_CLR - Miscellaneous Register 1 */ +/*! @{ */ #define CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_MASK (0x1FU) #define CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_SHIFT (0U) #define CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_SHIFT)) & CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_MASK) @@ -5102,8 +5354,10 @@ typedef struct { #define CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_MASK (0x80000000U) #define CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_SHIFT (31U) #define CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_SHIFT)) & CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_MASK) +/*! @} */ /*! @name MISC1_TOG - Miscellaneous Register 1 */ +/*! @{ */ #define CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_MASK (0x1FU) #define CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_SHIFT (0U) #define CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_SHIFT)) & CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_MASK) @@ -5134,8 +5388,10 @@ typedef struct { #define CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_MASK (0x80000000U) #define CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_SHIFT (31U) #define CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_SHIFT)) & CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_MASK) +/*! @} */ /*! @name MISC2 - Miscellaneous Register 2 */ +/*! @{ */ #define CCM_ANALOG_MISC2_REG0_BO_OFFSET_MASK (0x7U) #define CCM_ANALOG_MISC2_REG0_BO_OFFSET_SHIFT (0U) #define CCM_ANALOG_MISC2_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG0_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_REG0_BO_OFFSET_MASK) @@ -5193,8 +5449,10 @@ typedef struct { #define CCM_ANALOG_MISC2_VIDEO_DIV_MASK (0xC0000000U) #define CCM_ANALOG_MISC2_VIDEO_DIV_SHIFT (30U) #define CCM_ANALOG_MISC2_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_VIDEO_DIV_SHIFT)) & CCM_ANALOG_MISC2_VIDEO_DIV_MASK) +/*! @} */ /*! @name MISC2_SET - Miscellaneous Register 2 */ +/*! @{ */ #define CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_MASK (0x7U) #define CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_SHIFT (0U) #define CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_MASK) @@ -5252,8 +5510,10 @@ typedef struct { #define CCM_ANALOG_MISC2_SET_VIDEO_DIV_MASK (0xC0000000U) #define CCM_ANALOG_MISC2_SET_VIDEO_DIV_SHIFT (30U) #define CCM_ANALOG_MISC2_SET_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_VIDEO_DIV_SHIFT)) & CCM_ANALOG_MISC2_SET_VIDEO_DIV_MASK) +/*! @} */ /*! @name MISC2_CLR - Miscellaneous Register 2 */ +/*! @{ */ #define CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_MASK (0x7U) #define CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_SHIFT (0U) #define CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_MASK) @@ -5311,8 +5571,10 @@ typedef struct { #define CCM_ANALOG_MISC2_CLR_VIDEO_DIV_MASK (0xC0000000U) #define CCM_ANALOG_MISC2_CLR_VIDEO_DIV_SHIFT (30U) #define CCM_ANALOG_MISC2_CLR_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_VIDEO_DIV_SHIFT)) & CCM_ANALOG_MISC2_CLR_VIDEO_DIV_MASK) +/*! @} */ /*! @name MISC2_TOG - Miscellaneous Register 2 */ +/*! @{ */ #define CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_MASK (0x7U) #define CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_SHIFT (0U) #define CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_MASK) @@ -5370,6 +5632,7 @@ typedef struct { #define CCM_ANALOG_MISC2_TOG_VIDEO_DIV_MASK (0xC0000000U) #define CCM_ANALOG_MISC2_TOG_VIDEO_DIV_SHIFT (30U) #define CCM_ANALOG_MISC2_TOG_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_VIDEO_DIV_SHIFT)) & CCM_ANALOG_MISC2_TOG_VIDEO_DIV_MASK) +/*! @} */ /*! @@ -5421,14 +5684,17 @@ typedef struct { */ /*! @name CR0 - CMP Control Register 0 */ +/*! @{ */ #define CMP_CR0_HYSTCTR_MASK (0x3U) #define CMP_CR0_HYSTCTR_SHIFT (0U) #define CMP_CR0_HYSTCTR(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR0_HYSTCTR_SHIFT)) & CMP_CR0_HYSTCTR_MASK) #define CMP_CR0_FILTER_CNT_MASK (0x70U) #define CMP_CR0_FILTER_CNT_SHIFT (4U) #define CMP_CR0_FILTER_CNT(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR0_FILTER_CNT_SHIFT)) & CMP_CR0_FILTER_CNT_MASK) +/*! @} */ /*! @name CR1 - CMP Control Register 1 */ +/*! @{ */ #define CMP_CR1_EN_MASK (0x1U) #define CMP_CR1_EN_SHIFT (0U) #define CMP_CR1_EN(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK) @@ -5450,13 +5716,17 @@ typedef struct { #define CMP_CR1_SE_MASK (0x80U) #define CMP_CR1_SE_SHIFT (7U) #define CMP_CR1_SE(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_SE_SHIFT)) & CMP_CR1_SE_MASK) +/*! @} */ /*! @name FPR - CMP Filter Period Register */ +/*! @{ */ #define CMP_FPR_FILT_PER_MASK (0xFFU) #define CMP_FPR_FILT_PER_SHIFT (0U) #define CMP_FPR_FILT_PER(x) (((uint8_t)(((uint8_t)(x)) << CMP_FPR_FILT_PER_SHIFT)) & CMP_FPR_FILT_PER_MASK) +/*! @} */ /*! @name SCR - CMP Status and Control Register */ +/*! @{ */ #define CMP_SCR_COUT_MASK (0x1U) #define CMP_SCR_COUT_SHIFT (0U) #define CMP_SCR_COUT(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_COUT_SHIFT)) & CMP_SCR_COUT_MASK) @@ -5475,8 +5745,10 @@ typedef struct { #define CMP_SCR_DMAEN_MASK (0x40U) #define CMP_SCR_DMAEN_SHIFT (6U) #define CMP_SCR_DMAEN(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_DMAEN_SHIFT)) & CMP_SCR_DMAEN_MASK) +/*! @} */ /*! @name DACCR - DAC Control Register */ +/*! @{ */ #define CMP_DACCR_VOSEL_MASK (0x3FU) #define CMP_DACCR_VOSEL_SHIFT (0U) #define CMP_DACCR_VOSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_VOSEL_SHIFT)) & CMP_DACCR_VOSEL_MASK) @@ -5486,14 +5758,17 @@ typedef struct { #define CMP_DACCR_DACEN_MASK (0x80U) #define CMP_DACCR_DACEN_SHIFT (7U) #define CMP_DACCR_DACEN(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_DACEN_SHIFT)) & CMP_DACCR_DACEN_MASK) +/*! @} */ /*! @name MUXCR - MUX Control Register */ +/*! @{ */ #define CMP_MUXCR_MSEL_MASK (0x7U) #define CMP_MUXCR_MSEL_SHIFT (0U) #define CMP_MUXCR_MSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_MUXCR_MSEL_SHIFT)) & CMP_MUXCR_MSEL_MASK) #define CMP_MUXCR_PSEL_MASK (0x38U) #define CMP_MUXCR_PSEL_SHIFT (3U) #define CMP_MUXCR_PSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_MUXCR_PSEL_SHIFT)) & CMP_MUXCR_PSEL_MASK) +/*! @} */ /*! @@ -5570,6 +5845,7 @@ typedef struct { */ /*! @name CSICR1 - CSI Control Register 1 */ +/*! @{ */ #define CSI_CSICR1_PIXEL_BIT_MASK (0x1U) #define CSI_CSICR1_PIXEL_BIT_SHIFT (0U) #define CSI_CSICR1_PIXEL_BIT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_PIXEL_BIT_SHIFT)) & CSI_CSICR1_PIXEL_BIT_MASK) @@ -5648,8 +5924,10 @@ typedef struct { #define CSI_CSICR1_SWAP16_EN_MASK (0x80000000U) #define CSI_CSICR1_SWAP16_EN_SHIFT (31U) #define CSI_CSICR1_SWAP16_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_SWAP16_EN_SHIFT)) & CSI_CSICR1_SWAP16_EN_MASK) +/*! @} */ /*! @name CSICR2 - CSI Control Register 2 */ +/*! @{ */ #define CSI_CSICR2_HSC_MASK (0xFFU) #define CSI_CSICR2_HSC_SHIFT (0U) #define CSI_CSICR2_HSC(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_HSC_SHIFT)) & CSI_CSICR2_HSC_MASK) @@ -5677,8 +5955,10 @@ typedef struct { #define CSI_CSICR2_DMA_BURST_TYPE_RFF_MASK (0xC0000000U) #define CSI_CSICR2_DMA_BURST_TYPE_RFF_SHIFT (30U) #define CSI_CSICR2_DMA_BURST_TYPE_RFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_DMA_BURST_TYPE_RFF_SHIFT)) & CSI_CSICR2_DMA_BURST_TYPE_RFF_MASK) +/*! @} */ /*! @name CSICR3 - CSI Control Register 3 */ +/*! @{ */ #define CSI_CSICR3_ECC_AUTO_EN_MASK (0x1U) #define CSI_CSICR3_ECC_AUTO_EN_SHIFT (0U) #define CSI_CSICR3_ECC_AUTO_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_ECC_AUTO_EN_SHIFT)) & CSI_CSICR3_ECC_AUTO_EN_MASK) @@ -5718,23 +5998,31 @@ typedef struct { #define CSI_CSICR3_FRMCNT_MASK (0xFFFF0000U) #define CSI_CSICR3_FRMCNT_SHIFT (16U) #define CSI_CSICR3_FRMCNT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_FRMCNT_SHIFT)) & CSI_CSICR3_FRMCNT_MASK) +/*! @} */ /*! @name CSISTATFIFO - CSI Statistic FIFO Register */ +/*! @{ */ #define CSI_CSISTATFIFO_STAT_MASK (0xFFFFFFFFU) #define CSI_CSISTATFIFO_STAT_SHIFT (0U) #define CSI_CSISTATFIFO_STAT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISTATFIFO_STAT_SHIFT)) & CSI_CSISTATFIFO_STAT_MASK) +/*! @} */ /*! @name CSIRFIFO - CSI RX FIFO Register */ +/*! @{ */ #define CSI_CSIRFIFO_IMAGE_MASK (0xFFFFFFFFU) #define CSI_CSIRFIFO_IMAGE_SHIFT (0U) #define CSI_CSIRFIFO_IMAGE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIRFIFO_IMAGE_SHIFT)) & CSI_CSIRFIFO_IMAGE_MASK) +/*! @} */ /*! @name CSIRXCNT - CSI RX Count Register */ +/*! @{ */ #define CSI_CSIRXCNT_RXCNT_MASK (0x3FFFFFU) #define CSI_CSIRXCNT_RXCNT_SHIFT (0U) #define CSI_CSIRXCNT_RXCNT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIRXCNT_RXCNT_SHIFT)) & CSI_CSIRXCNT_RXCNT_MASK) +/*! @} */ /*! @name CSISR - CSI Status Register */ +/*! @{ */ #define CSI_CSISR_DRDY_MASK (0x1U) #define CSI_CSISR_DRDY_SHIFT (0U) #define CSI_CSISR_DRDY(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_DRDY_SHIFT)) & CSI_CSISR_DRDY_MASK) @@ -5789,44 +6077,58 @@ typedef struct { #define CSI_CSISR_BASEADDR_CHHANGE_ERROR_MASK (0x10000000U) #define CSI_CSISR_BASEADDR_CHHANGE_ERROR_SHIFT (28U) #define CSI_CSISR_BASEADDR_CHHANGE_ERROR(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_BASEADDR_CHHANGE_ERROR_SHIFT)) & CSI_CSISR_BASEADDR_CHHANGE_ERROR_MASK) +/*! @} */ /*! @name CSIDMASA_STATFIFO - CSI DMA Start Address Register - for STATFIFO */ +/*! @{ */ #define CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_MASK (0xFFFFFFFCU) #define CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_SHIFT (2U) #define CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_SHIFT)) & CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_MASK) +/*! @} */ /*! @name CSIDMATS_STATFIFO - CSI DMA Transfer Size Register - for STATFIFO */ +/*! @{ */ #define CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_MASK (0xFFFFFFFFU) #define CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_SHIFT (0U) #define CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_SHIFT)) & CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_MASK) +/*! @} */ /*! @name CSIDMASA_FB1 - CSI DMA Start Address Register - for Frame Buffer1 */ +/*! @{ */ #define CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_MASK (0xFFFFFFFCU) #define CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_SHIFT (2U) #define CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_SHIFT)) & CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_MASK) +/*! @} */ /*! @name CSIDMASA_FB2 - CSI DMA Transfer Size Register - for Frame Buffer2 */ +/*! @{ */ #define CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_MASK (0xFFFFFFFCU) #define CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_SHIFT (2U) #define CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_SHIFT)) & CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_MASK) +/*! @} */ /*! @name CSIFBUF_PARA - CSI Frame Buffer Parameter Register */ +/*! @{ */ #define CSI_CSIFBUF_PARA_FBUF_STRIDE_MASK (0xFFFFU) #define CSI_CSIFBUF_PARA_FBUF_STRIDE_SHIFT (0U) #define CSI_CSIFBUF_PARA_FBUF_STRIDE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIFBUF_PARA_FBUF_STRIDE_SHIFT)) & CSI_CSIFBUF_PARA_FBUF_STRIDE_MASK) #define CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_MASK (0xFFFF0000U) #define CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_SHIFT (16U) #define CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_SHIFT)) & CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_MASK) +/*! @} */ /*! @name CSIIMAG_PARA - CSI Image Parameter Register */ +/*! @{ */ #define CSI_CSIIMAG_PARA_IMAGE_HEIGHT_MASK (0xFFFFU) #define CSI_CSIIMAG_PARA_IMAGE_HEIGHT_SHIFT (0U) #define CSI_CSIIMAG_PARA_IMAGE_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIIMAG_PARA_IMAGE_HEIGHT_SHIFT)) & CSI_CSIIMAG_PARA_IMAGE_HEIGHT_MASK) #define CSI_CSIIMAG_PARA_IMAGE_WIDTH_MASK (0xFFFF0000U) #define CSI_CSIIMAG_PARA_IMAGE_WIDTH_SHIFT (16U) #define CSI_CSIIMAG_PARA_IMAGE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIIMAG_PARA_IMAGE_WIDTH_SHIFT)) & CSI_CSIIMAG_PARA_IMAGE_WIDTH_MASK) +/*! @} */ /*! @name CSICR18 - CSI Control Register 18 */ +/*! @{ */ #define CSI_CSICR18_DEINTERLACE_EN_MASK (0x4U) #define CSI_CSICR18_DEINTERLACE_EN_SHIFT (2U) #define CSI_CSICR18_DEINTERLACE_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_DEINTERLACE_EN_SHIFT)) & CSI_CSICR18_DEINTERLACE_EN_MASK) @@ -5857,20 +6159,20 @@ typedef struct { #define CSI_CSICR18_AHB_HPROT_MASK (0xF000U) #define CSI_CSICR18_AHB_HPROT_SHIFT (12U) #define CSI_CSICR18_AHB_HPROT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_AHB_HPROT_SHIFT)) & CSI_CSICR18_AHB_HPROT_MASK) -#define CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_MASK (0x30000U) -#define CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_SHIFT (16U) -#define CSI_CSICR18_CSI_LCDIF_BUFFER_LINES(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_SHIFT)) & CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_MASK) #define CSI_CSICR18_MASK_OPTION_MASK (0xC0000U) #define CSI_CSICR18_MASK_OPTION_SHIFT (18U) #define CSI_CSICR18_MASK_OPTION(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_MASK_OPTION_SHIFT)) & CSI_CSICR18_MASK_OPTION_MASK) #define CSI_CSICR18_CSI_ENABLE_MASK (0x80000000U) #define CSI_CSICR18_CSI_ENABLE_SHIFT (31U) #define CSI_CSICR18_CSI_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_CSI_ENABLE_SHIFT)) & CSI_CSICR18_CSI_ENABLE_MASK) +/*! @} */ /*! @name CSICR19 - CSI Control Register 19 */ +/*! @{ */ #define CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_MASK (0xFFU) #define CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_SHIFT (0U) #define CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_SHIFT)) & CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_MASK) +/*! @} */ /*! @@ -5925,6 +6227,7 @@ typedef struct { */ /*! @name CSL - Config security level register */ +/*! @{ */ #define CSU_CSL_SUR_S2_MASK (0x1U) #define CSU_CSL_SUR_S2_SHIFT (0U) #define CSU_CSL_SUR_S2(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_SUR_S2_SHIFT)) & CSU_CSL_SUR_S2_MASK) @@ -5979,11 +6282,13 @@ typedef struct { #define CSU_CSL_LOCK_S1_MASK (0x1000000U) #define CSU_CSL_LOCK_S1_SHIFT (24U) #define CSU_CSL_LOCK_S1(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_LOCK_S1_SHIFT)) & CSU_CSL_LOCK_S1_MASK) +/*! @} */ /* The count of CSU_CSL */ #define CSU_CSL_COUNT (32U) /*! @name HP0 - HP0 register */ +/*! @{ */ #define CSU_HP0_HP_DMA_MASK (0x4U) #define CSU_HP0_HP_DMA_SHIFT (2U) #define CSU_HP0_HP_DMA(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_DMA_SHIFT)) & CSU_HP0_HP_DMA_MASK) @@ -6044,8 +6349,10 @@ typedef struct { #define CSU_HP0_L_USB_MASK (0x800000U) #define CSU_HP0_L_USB_SHIFT (23U) #define CSU_HP0_L_USB(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_USB_SHIFT)) & CSU_HP0_L_USB_MASK) +/*! @} */ /*! @name SA - Secure access register */ +/*! @{ */ #define CSU_SA_NSA_DMA_MASK (0x4U) #define CSU_SA_NSA_DMA_SHIFT (2U) #define CSU_SA_NSA_DMA(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_DMA_SHIFT)) & CSU_SA_NSA_DMA_MASK) @@ -6106,8 +6413,10 @@ typedef struct { #define CSU_SA_L_USB_MASK (0x800000U) #define CSU_SA_L_USB_SHIFT (23U) #define CSU_SA_L_USB(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_USB_SHIFT)) & CSU_SA_L_USB_MASK) +/*! @} */ /*! @name HPCONTROL0 - HPCONTROL0 register */ +/*! @{ */ #define CSU_HPCONTROL0_HPC_DMA_MASK (0x4U) #define CSU_HPCONTROL0_HPC_DMA_SHIFT (2U) #define CSU_HPCONTROL0_HPC_DMA(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_DMA_SHIFT)) & CSU_HPCONTROL0_HPC_DMA_MASK) @@ -6168,6 +6477,7 @@ typedef struct { #define CSU_HPCONTROL0_L_USB_MASK (0x800000U) #define CSU_HPCONTROL0_L_USB_SHIFT (23U) #define CSU_HPCONTROL0_L_USB(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_USB_SHIFT)) & CSU_HPCONTROL0_L_USB_MASK) +/*! @} */ /*! @@ -6217,6 +6527,7 @@ typedef struct { */ /*! @name REG0 - DCDC Register 0 */ +/*! @{ */ #define DCDC_REG0_PWD_ZCD_MASK (0x1U) #define DCDC_REG0_PWD_ZCD_SHIFT (0U) #define DCDC_REG0_PWD_ZCD(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_PWD_ZCD_SHIFT)) & DCDC_REG0_PWD_ZCD_MASK) @@ -6277,8 +6588,10 @@ typedef struct { #define DCDC_REG0_STS_DC_OK_MASK (0x80000000U) #define DCDC_REG0_STS_DC_OK_SHIFT (31U) #define DCDC_REG0_STS_DC_OK(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_STS_DC_OK_SHIFT)) & DCDC_REG0_STS_DC_OK_MASK) +/*! @} */ /*! @name REG1 - DCDC Register 1 */ +/*! @{ */ #define DCDC_REG1_REG_FBK_SEL_MASK (0x180U) #define DCDC_REG1_REG_FBK_SEL_SHIFT (7U) #define DCDC_REG1_REG_FBK_SEL(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG1_REG_FBK_SEL_SHIFT)) & DCDC_REG1_REG_FBK_SEL_MASK) @@ -6297,8 +6610,10 @@ typedef struct { #define DCDC_REG1_VBG_TRIM_MASK (0x1F000000U) #define DCDC_REG1_VBG_TRIM_SHIFT (24U) #define DCDC_REG1_VBG_TRIM(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG1_VBG_TRIM_SHIFT)) & DCDC_REG1_VBG_TRIM_MASK) +/*! @} */ /*! @name REG2 - DCDC Register 2 */ +/*! @{ */ #define DCDC_REG2_LOOPCTRL_DC_C_MASK (0x3U) #define DCDC_REG2_LOOPCTRL_DC_C_SHIFT (0U) #define DCDC_REG2_LOOPCTRL_DC_C(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG2_LOOPCTRL_DC_C_SHIFT)) & DCDC_REG2_LOOPCTRL_DC_C_MASK) @@ -6323,8 +6638,10 @@ typedef struct { #define DCDC_REG2_DCM_SET_CTRL_MASK (0x10000000U) #define DCDC_REG2_DCM_SET_CTRL_SHIFT (28U) #define DCDC_REG2_DCM_SET_CTRL(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG2_DCM_SET_CTRL_SHIFT)) & DCDC_REG2_DCM_SET_CTRL_MASK) +/*! @} */ /*! @name REG3 - DCDC Register 3 */ +/*! @{ */ #define DCDC_REG3_TRG_MASK (0x1FU) #define DCDC_REG3_TRG_SHIFT (0U) #define DCDC_REG3_TRG(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG3_TRG_SHIFT)) & DCDC_REG3_TRG_MASK) @@ -6343,6 +6660,7 @@ typedef struct { #define DCDC_REG3_DISABLE_STEP_MASK (0x40000000U) #define DCDC_REG3_DISABLE_STEP_SHIFT (30U) #define DCDC_REG3_DISABLE_STEP(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG3_DISABLE_STEP_SHIFT)) & DCDC_REG3_DISABLE_STEP_MASK) +/*! @} */ /*! @@ -6459,6 +6777,7 @@ typedef struct { */ /*! @name CTRL - DCP control register 0 */ +/*! @{ */ #define DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_MASK (0xFFU) #define DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_SHIFT (0U) #define DCP_CTRL_CHANNEL_INTERRUPT_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_SHIFT)) & DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_MASK) @@ -6486,8 +6805,10 @@ typedef struct { #define DCP_CTRL_SFTRST_MASK (0x80000000U) #define DCP_CTRL_SFTRST_SHIFT (31U) #define DCP_CTRL_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_SFTRST_SHIFT)) & DCP_CTRL_SFTRST_MASK) +/*! @} */ /*! @name STAT - DCP status register */ +/*! @{ */ #define DCP_STAT_IRQ_MASK (0xFU) #define DCP_STAT_IRQ_SHIFT (0U) #define DCP_STAT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << DCP_STAT_IRQ_SHIFT)) & DCP_STAT_IRQ_MASK) @@ -6503,8 +6824,10 @@ typedef struct { #define DCP_STAT_OTP_KEY_READY_MASK (0x10000000U) #define DCP_STAT_OTP_KEY_READY_SHIFT (28U) #define DCP_STAT_OTP_KEY_READY(x) (((uint32_t)(((uint32_t)(x)) << DCP_STAT_OTP_KEY_READY_SHIFT)) & DCP_STAT_OTP_KEY_READY_MASK) +/*! @} */ /*! @name CHANNELCTRL - DCP channel control register */ +/*! @{ */ #define DCP_CHANNELCTRL_ENABLE_CHANNEL_MASK (0xFFU) #define DCP_CHANNELCTRL_ENABLE_CHANNEL_SHIFT (0U) #define DCP_CHANNELCTRL_ENABLE_CHANNEL(x) (((uint32_t)(((uint32_t)(x)) << DCP_CHANNELCTRL_ENABLE_CHANNEL_SHIFT)) & DCP_CHANNELCTRL_ENABLE_CHANNEL_MASK) @@ -6517,8 +6840,10 @@ typedef struct { #define DCP_CHANNELCTRL_RSVD_MASK (0xFFFE0000U) #define DCP_CHANNELCTRL_RSVD_SHIFT (17U) #define DCP_CHANNELCTRL_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CHANNELCTRL_RSVD_SHIFT)) & DCP_CHANNELCTRL_RSVD_MASK) +/*! @} */ /*! @name CAPABILITY0 - DCP capability 0 register */ +/*! @{ */ #define DCP_CAPABILITY0_NUM_KEYS_MASK (0xFFU) #define DCP_CAPABILITY0_NUM_KEYS_SHIFT (0U) #define DCP_CAPABILITY0_NUM_KEYS(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY0_NUM_KEYS_SHIFT)) & DCP_CAPABILITY0_NUM_KEYS_MASK) @@ -6534,21 +6859,27 @@ typedef struct { #define DCP_CAPABILITY0_DISABLE_DECRYPT_MASK (0x80000000U) #define DCP_CAPABILITY0_DISABLE_DECRYPT_SHIFT (31U) #define DCP_CAPABILITY0_DISABLE_DECRYPT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY0_DISABLE_DECRYPT_SHIFT)) & DCP_CAPABILITY0_DISABLE_DECRYPT_MASK) +/*! @} */ /*! @name CAPABILITY1 - DCP capability 1 register */ +/*! @{ */ #define DCP_CAPABILITY1_CIPHER_ALGORITHMS_MASK (0xFFFFU) #define DCP_CAPABILITY1_CIPHER_ALGORITHMS_SHIFT (0U) #define DCP_CAPABILITY1_CIPHER_ALGORITHMS(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY1_CIPHER_ALGORITHMS_SHIFT)) & DCP_CAPABILITY1_CIPHER_ALGORITHMS_MASK) #define DCP_CAPABILITY1_HASH_ALGORITHMS_MASK (0xFFFF0000U) #define DCP_CAPABILITY1_HASH_ALGORITHMS_SHIFT (16U) #define DCP_CAPABILITY1_HASH_ALGORITHMS(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY1_HASH_ALGORITHMS_SHIFT)) & DCP_CAPABILITY1_HASH_ALGORITHMS_MASK) +/*! @} */ /*! @name CONTEXT - DCP context buffer pointer */ +/*! @{ */ #define DCP_CONTEXT_ADDR_MASK (0xFFFFFFFFU) #define DCP_CONTEXT_ADDR_SHIFT (0U) #define DCP_CONTEXT_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_CONTEXT_ADDR_SHIFT)) & DCP_CONTEXT_ADDR_MASK) +/*! @} */ /*! @name KEY - DCP key index */ +/*! @{ */ #define DCP_KEY_SUBWORD_MASK (0x3U) #define DCP_KEY_SUBWORD_SHIFT (0U) #define DCP_KEY_SUBWORD(x) (((uint32_t)(((uint32_t)(x)) << DCP_KEY_SUBWORD_SHIFT)) & DCP_KEY_SUBWORD_MASK) @@ -6564,18 +6895,24 @@ typedef struct { #define DCP_KEY_RSVD_MASK (0xFFFFFF00U) #define DCP_KEY_RSVD_SHIFT (8U) #define DCP_KEY_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_KEY_RSVD_SHIFT)) & DCP_KEY_RSVD_MASK) +/*! @} */ /*! @name KEYDATA - DCP key data */ +/*! @{ */ #define DCP_KEYDATA_DATA_MASK (0xFFFFFFFFU) #define DCP_KEYDATA_DATA_SHIFT (0U) #define DCP_KEYDATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << DCP_KEYDATA_DATA_SHIFT)) & DCP_KEYDATA_DATA_MASK) +/*! @} */ /*! @name PACKET0 - DCP work packet 0 status register */ +/*! @{ */ #define DCP_PACKET0_ADDR_MASK (0xFFFFFFFFU) #define DCP_PACKET0_ADDR_SHIFT (0U) #define DCP_PACKET0_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET0_ADDR_SHIFT)) & DCP_PACKET0_ADDR_MASK) +/*! @} */ /*! @name PACKET1 - DCP work packet 1 status register */ +/*! @{ */ #define DCP_PACKET1_INTERRUPT_MASK (0x1U) #define DCP_PACKET1_INTERRUPT_SHIFT (0U) #define DCP_PACKET1_INTERRUPT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_INTERRUPT_SHIFT)) & DCP_PACKET1_INTERRUPT_MASK) @@ -6651,8 +6988,10 @@ typedef struct { #define DCP_PACKET1_TAG_MASK (0xFF000000U) #define DCP_PACKET1_TAG_SHIFT (24U) #define DCP_PACKET1_TAG(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_TAG_SHIFT)) & DCP_PACKET1_TAG_MASK) +/*! @} */ /*! @name PACKET2 - DCP work packet 2 status register */ +/*! @{ */ #define DCP_PACKET2_CIPHER_SELECT_MASK (0xFU) #define DCP_PACKET2_CIPHER_SELECT_SHIFT (0U) #define DCP_PACKET2_CIPHER_SELECT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET2_CIPHER_SELECT_SHIFT)) & DCP_PACKET2_CIPHER_SELECT_MASK) @@ -6671,41 +7010,55 @@ typedef struct { #define DCP_PACKET2_CIPHER_CFG_MASK (0xFF000000U) #define DCP_PACKET2_CIPHER_CFG_SHIFT (24U) #define DCP_PACKET2_CIPHER_CFG(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET2_CIPHER_CFG_SHIFT)) & DCP_PACKET2_CIPHER_CFG_MASK) +/*! @} */ /*! @name PACKET3 - DCP work packet 3 status register */ +/*! @{ */ #define DCP_PACKET3_ADDR_MASK (0xFFFFFFFFU) #define DCP_PACKET3_ADDR_SHIFT (0U) #define DCP_PACKET3_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET3_ADDR_SHIFT)) & DCP_PACKET3_ADDR_MASK) +/*! @} */ /*! @name PACKET4 - DCP work packet 4 status register */ +/*! @{ */ #define DCP_PACKET4_ADDR_MASK (0xFFFFFFFFU) #define DCP_PACKET4_ADDR_SHIFT (0U) #define DCP_PACKET4_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET4_ADDR_SHIFT)) & DCP_PACKET4_ADDR_MASK) +/*! @} */ /*! @name PACKET5 - DCP work packet 5 status register */ +/*! @{ */ #define DCP_PACKET5_COUNT_MASK (0xFFFFFFFFU) #define DCP_PACKET5_COUNT_SHIFT (0U) #define DCP_PACKET5_COUNT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET5_COUNT_SHIFT)) & DCP_PACKET5_COUNT_MASK) +/*! @} */ /*! @name PACKET6 - DCP work packet 6 status register */ +/*! @{ */ #define DCP_PACKET6_ADDR_MASK (0xFFFFFFFFU) #define DCP_PACKET6_ADDR_SHIFT (0U) #define DCP_PACKET6_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET6_ADDR_SHIFT)) & DCP_PACKET6_ADDR_MASK) +/*! @} */ /*! @name CH0CMDPTR - DCP channel 0 command pointer address register */ +/*! @{ */ #define DCP_CH0CMDPTR_ADDR_MASK (0xFFFFFFFFU) #define DCP_CH0CMDPTR_ADDR_SHIFT (0U) #define DCP_CH0CMDPTR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0CMDPTR_ADDR_SHIFT)) & DCP_CH0CMDPTR_ADDR_MASK) +/*! @} */ /*! @name CH0SEMA - DCP channel 0 semaphore register */ +/*! @{ */ #define DCP_CH0SEMA_INCREMENT_MASK (0xFFU) #define DCP_CH0SEMA_INCREMENT_SHIFT (0U) #define DCP_CH0SEMA_INCREMENT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0SEMA_INCREMENT_SHIFT)) & DCP_CH0SEMA_INCREMENT_MASK) #define DCP_CH0SEMA_VALUE_MASK (0xFF0000U) #define DCP_CH0SEMA_VALUE_SHIFT (16U) #define DCP_CH0SEMA_VALUE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0SEMA_VALUE_SHIFT)) & DCP_CH0SEMA_VALUE_MASK) +/*! @} */ /*! @name CH0STAT - DCP channel 0 status register */ +/*! @{ */ #define DCP_CH0STAT_RSVD_COMPLETE_MASK (0x1U) #define DCP_CH0STAT_RSVD_COMPLETE_SHIFT (0U) #define DCP_CH0STAT_RSVD_COMPLETE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_RSVD_COMPLETE_SHIFT)) & DCP_CH0STAT_RSVD_COMPLETE_MASK) @@ -6733,29 +7086,37 @@ typedef struct { #define DCP_CH0STAT_TAG_MASK (0xFF000000U) #define DCP_CH0STAT_TAG_SHIFT (24U) #define DCP_CH0STAT_TAG(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_TAG_SHIFT)) & DCP_CH0STAT_TAG_MASK) +/*! @} */ /*! @name CH0OPTS - DCP channel 0 options register */ +/*! @{ */ #define DCP_CH0OPTS_RECOVERY_TIMER_MASK (0xFFFFU) #define DCP_CH0OPTS_RECOVERY_TIMER_SHIFT (0U) #define DCP_CH0OPTS_RECOVERY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0OPTS_RECOVERY_TIMER_SHIFT)) & DCP_CH0OPTS_RECOVERY_TIMER_MASK) #define DCP_CH0OPTS_RSVD_MASK (0xFFFF0000U) #define DCP_CH0OPTS_RSVD_SHIFT (16U) #define DCP_CH0OPTS_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0OPTS_RSVD_SHIFT)) & DCP_CH0OPTS_RSVD_MASK) +/*! @} */ /*! @name CH1CMDPTR - DCP channel 1 command pointer address register */ +/*! @{ */ #define DCP_CH1CMDPTR_ADDR_MASK (0xFFFFFFFFU) #define DCP_CH1CMDPTR_ADDR_SHIFT (0U) #define DCP_CH1CMDPTR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1CMDPTR_ADDR_SHIFT)) & DCP_CH1CMDPTR_ADDR_MASK) +/*! @} */ /*! @name CH1SEMA - DCP channel 1 semaphore register */ +/*! @{ */ #define DCP_CH1SEMA_INCREMENT_MASK (0xFFU) #define DCP_CH1SEMA_INCREMENT_SHIFT (0U) #define DCP_CH1SEMA_INCREMENT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1SEMA_INCREMENT_SHIFT)) & DCP_CH1SEMA_INCREMENT_MASK) #define DCP_CH1SEMA_VALUE_MASK (0xFF0000U) #define DCP_CH1SEMA_VALUE_SHIFT (16U) #define DCP_CH1SEMA_VALUE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1SEMA_VALUE_SHIFT)) & DCP_CH1SEMA_VALUE_MASK) +/*! @} */ /*! @name CH1STAT - DCP channel 1 status register */ +/*! @{ */ #define DCP_CH1STAT_RSVD_COMPLETE_MASK (0x1U) #define DCP_CH1STAT_RSVD_COMPLETE_SHIFT (0U) #define DCP_CH1STAT_RSVD_COMPLETE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_RSVD_COMPLETE_SHIFT)) & DCP_CH1STAT_RSVD_COMPLETE_MASK) @@ -6783,29 +7144,37 @@ typedef struct { #define DCP_CH1STAT_TAG_MASK (0xFF000000U) #define DCP_CH1STAT_TAG_SHIFT (24U) #define DCP_CH1STAT_TAG(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_TAG_SHIFT)) & DCP_CH1STAT_TAG_MASK) +/*! @} */ /*! @name CH1OPTS - DCP channel 1 options register */ +/*! @{ */ #define DCP_CH1OPTS_RECOVERY_TIMER_MASK (0xFFFFU) #define DCP_CH1OPTS_RECOVERY_TIMER_SHIFT (0U) #define DCP_CH1OPTS_RECOVERY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1OPTS_RECOVERY_TIMER_SHIFT)) & DCP_CH1OPTS_RECOVERY_TIMER_MASK) #define DCP_CH1OPTS_RSVD_MASK (0xFFFF0000U) #define DCP_CH1OPTS_RSVD_SHIFT (16U) #define DCP_CH1OPTS_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1OPTS_RSVD_SHIFT)) & DCP_CH1OPTS_RSVD_MASK) +/*! @} */ /*! @name CH2CMDPTR - DCP channel 2 command pointer address register */ +/*! @{ */ #define DCP_CH2CMDPTR_ADDR_MASK (0xFFFFFFFFU) #define DCP_CH2CMDPTR_ADDR_SHIFT (0U) #define DCP_CH2CMDPTR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2CMDPTR_ADDR_SHIFT)) & DCP_CH2CMDPTR_ADDR_MASK) +/*! @} */ /*! @name CH2SEMA - DCP channel 2 semaphore register */ +/*! @{ */ #define DCP_CH2SEMA_INCREMENT_MASK (0xFFU) #define DCP_CH2SEMA_INCREMENT_SHIFT (0U) #define DCP_CH2SEMA_INCREMENT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2SEMA_INCREMENT_SHIFT)) & DCP_CH2SEMA_INCREMENT_MASK) #define DCP_CH2SEMA_VALUE_MASK (0xFF0000U) #define DCP_CH2SEMA_VALUE_SHIFT (16U) #define DCP_CH2SEMA_VALUE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2SEMA_VALUE_SHIFT)) & DCP_CH2SEMA_VALUE_MASK) +/*! @} */ /*! @name CH2STAT - DCP channel 2 status register */ +/*! @{ */ #define DCP_CH2STAT_RSVD_COMPLETE_MASK (0x1U) #define DCP_CH2STAT_RSVD_COMPLETE_SHIFT (0U) #define DCP_CH2STAT_RSVD_COMPLETE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_RSVD_COMPLETE_SHIFT)) & DCP_CH2STAT_RSVD_COMPLETE_MASK) @@ -6833,29 +7202,37 @@ typedef struct { #define DCP_CH2STAT_TAG_MASK (0xFF000000U) #define DCP_CH2STAT_TAG_SHIFT (24U) #define DCP_CH2STAT_TAG(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_TAG_SHIFT)) & DCP_CH2STAT_TAG_MASK) +/*! @} */ /*! @name CH2OPTS - DCP channel 2 options register */ +/*! @{ */ #define DCP_CH2OPTS_RECOVERY_TIMER_MASK (0xFFFFU) #define DCP_CH2OPTS_RECOVERY_TIMER_SHIFT (0U) #define DCP_CH2OPTS_RECOVERY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2OPTS_RECOVERY_TIMER_SHIFT)) & DCP_CH2OPTS_RECOVERY_TIMER_MASK) #define DCP_CH2OPTS_RSVD_MASK (0xFFFF0000U) #define DCP_CH2OPTS_RSVD_SHIFT (16U) #define DCP_CH2OPTS_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2OPTS_RSVD_SHIFT)) & DCP_CH2OPTS_RSVD_MASK) +/*! @} */ /*! @name CH3CMDPTR - DCP channel 3 command pointer address register */ +/*! @{ */ #define DCP_CH3CMDPTR_ADDR_MASK (0xFFFFFFFFU) #define DCP_CH3CMDPTR_ADDR_SHIFT (0U) #define DCP_CH3CMDPTR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3CMDPTR_ADDR_SHIFT)) & DCP_CH3CMDPTR_ADDR_MASK) +/*! @} */ /*! @name CH3SEMA - DCP channel 3 semaphore register */ +/*! @{ */ #define DCP_CH3SEMA_INCREMENT_MASK (0xFFU) #define DCP_CH3SEMA_INCREMENT_SHIFT (0U) #define DCP_CH3SEMA_INCREMENT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3SEMA_INCREMENT_SHIFT)) & DCP_CH3SEMA_INCREMENT_MASK) #define DCP_CH3SEMA_VALUE_MASK (0xFF0000U) #define DCP_CH3SEMA_VALUE_SHIFT (16U) #define DCP_CH3SEMA_VALUE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3SEMA_VALUE_SHIFT)) & DCP_CH3SEMA_VALUE_MASK) +/*! @} */ /*! @name CH3STAT - DCP channel 3 status register */ +/*! @{ */ #define DCP_CH3STAT_RSVD_COMPLETE_MASK (0x1U) #define DCP_CH3STAT_RSVD_COMPLETE_SHIFT (0U) #define DCP_CH3STAT_RSVD_COMPLETE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_RSVD_COMPLETE_SHIFT)) & DCP_CH3STAT_RSVD_COMPLETE_MASK) @@ -6883,29 +7260,37 @@ typedef struct { #define DCP_CH3STAT_TAG_MASK (0xFF000000U) #define DCP_CH3STAT_TAG_SHIFT (24U) #define DCP_CH3STAT_TAG(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_TAG_SHIFT)) & DCP_CH3STAT_TAG_MASK) +/*! @} */ /*! @name CH3OPTS - DCP channel 3 options register */ +/*! @{ */ #define DCP_CH3OPTS_RECOVERY_TIMER_MASK (0xFFFFU) #define DCP_CH3OPTS_RECOVERY_TIMER_SHIFT (0U) #define DCP_CH3OPTS_RECOVERY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3OPTS_RECOVERY_TIMER_SHIFT)) & DCP_CH3OPTS_RECOVERY_TIMER_MASK) #define DCP_CH3OPTS_RSVD_MASK (0xFFFF0000U) #define DCP_CH3OPTS_RSVD_SHIFT (16U) #define DCP_CH3OPTS_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3OPTS_RSVD_SHIFT)) & DCP_CH3OPTS_RSVD_MASK) +/*! @} */ /*! @name DBGSELECT - DCP debug select register */ +/*! @{ */ #define DCP_DBGSELECT_INDEX_MASK (0xFFU) #define DCP_DBGSELECT_INDEX_SHIFT (0U) #define DCP_DBGSELECT_INDEX(x) (((uint32_t)(((uint32_t)(x)) << DCP_DBGSELECT_INDEX_SHIFT)) & DCP_DBGSELECT_INDEX_MASK) #define DCP_DBGSELECT_RSVD_MASK (0xFFFFFF00U) #define DCP_DBGSELECT_RSVD_SHIFT (8U) #define DCP_DBGSELECT_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_DBGSELECT_RSVD_SHIFT)) & DCP_DBGSELECT_RSVD_MASK) +/*! @} */ /*! @name DBGDATA - DCP debug data register */ +/*! @{ */ #define DCP_DBGDATA_DATA_MASK (0xFFFFFFFFU) #define DCP_DBGDATA_DATA_SHIFT (0U) #define DCP_DBGDATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << DCP_DBGDATA_DATA_SHIFT)) & DCP_DBGDATA_DATA_MASK) +/*! @} */ /*! @name PAGETABLE - DCP page table register */ +/*! @{ */ #define DCP_PAGETABLE_ENABLE_MASK (0x1U) #define DCP_PAGETABLE_ENABLE_SHIFT (0U) #define DCP_PAGETABLE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << DCP_PAGETABLE_ENABLE_SHIFT)) & DCP_PAGETABLE_ENABLE_MASK) @@ -6915,8 +7300,10 @@ typedef struct { #define DCP_PAGETABLE_BASE_MASK (0xFFFFFFFCU) #define DCP_PAGETABLE_BASE_SHIFT (2U) #define DCP_PAGETABLE_BASE(x) (((uint32_t)(((uint32_t)(x)) << DCP_PAGETABLE_BASE_SHIFT)) & DCP_PAGETABLE_BASE_MASK) +/*! @} */ /*! @name VERSION - DCP version register */ +/*! @{ */ #define DCP_VERSION_STEP_MASK (0xFFFFU) #define DCP_VERSION_STEP_SHIFT (0U) #define DCP_VERSION_STEP(x) (((uint32_t)(((uint32_t)(x)) << DCP_VERSION_STEP_SHIFT)) & DCP_VERSION_STEP_MASK) @@ -6926,6 +7313,7 @@ typedef struct { #define DCP_VERSION_MAJOR_MASK (0xFF000000U) #define DCP_VERSION_MAJOR_SHIFT (24U) #define DCP_VERSION_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << DCP_VERSION_MAJOR_SHIFT)) & DCP_VERSION_MAJOR_MASK) +/*! @} */ /*! @@ -7053,6 +7441,7 @@ typedef struct { */ /*! @name CR - Control Register */ +/*! @{ */ #define DMA_CR_EDBG_MASK (0x2U) #define DMA_CR_EDBG_SHIFT (1U) #define DMA_CR_EDBG(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_EDBG_SHIFT)) & DMA_CR_EDBG_MASK) @@ -7089,8 +7478,10 @@ typedef struct { #define DMA_CR_ACTIVE_MASK (0x80000000U) #define DMA_CR_ACTIVE_SHIFT (31U) #define DMA_CR_ACTIVE(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_ACTIVE_SHIFT)) & DMA_CR_ACTIVE_MASK) +/*! @} */ /*! @name ES - Error Status Register */ +/*! @{ */ #define DMA_ES_DBE_MASK (0x1U) #define DMA_ES_DBE_SHIFT (0U) #define DMA_ES_DBE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_DBE_SHIFT)) & DMA_ES_DBE_MASK) @@ -7130,8 +7521,10 @@ typedef struct { #define DMA_ES_VLD_MASK (0x80000000U) #define DMA_ES_VLD_SHIFT (31U) #define DMA_ES_VLD(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_VLD_SHIFT)) & DMA_ES_VLD_MASK) +/*! @} */ /*! @name ERQ - Enable Request Register */ +/*! @{ */ #define DMA_ERQ_ERQ0_MASK (0x1U) #define DMA_ERQ_ERQ0_SHIFT (0U) #define DMA_ERQ_ERQ0(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ0_SHIFT)) & DMA_ERQ_ERQ0_MASK) @@ -7228,8 +7621,10 @@ typedef struct { #define DMA_ERQ_ERQ31_MASK (0x80000000U) #define DMA_ERQ_ERQ31_SHIFT (31U) #define DMA_ERQ_ERQ31(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ31_SHIFT)) & DMA_ERQ_ERQ31_MASK) +/*! @} */ /*! @name EEI - Enable Error Interrupt Register */ +/*! @{ */ #define DMA_EEI_EEI0_MASK (0x1U) #define DMA_EEI_EEI0_SHIFT (0U) #define DMA_EEI_EEI0(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI0_SHIFT)) & DMA_EEI_EEI0_MASK) @@ -7326,8 +7721,10 @@ typedef struct { #define DMA_EEI_EEI31_MASK (0x80000000U) #define DMA_EEI_EEI31_SHIFT (31U) #define DMA_EEI_EEI31(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI31_SHIFT)) & DMA_EEI_EEI31_MASK) +/*! @} */ /*! @name CEEI - Clear Enable Error Interrupt Register */ +/*! @{ */ #define DMA_CEEI_CEEI_MASK (0x1FU) #define DMA_CEEI_CEEI_SHIFT (0U) #define DMA_CEEI_CEEI(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_CEEI_SHIFT)) & DMA_CEEI_CEEI_MASK) @@ -7337,8 +7734,10 @@ typedef struct { #define DMA_CEEI_NOP_MASK (0x80U) #define DMA_CEEI_NOP_SHIFT (7U) #define DMA_CEEI_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_NOP_SHIFT)) & DMA_CEEI_NOP_MASK) +/*! @} */ /*! @name SEEI - Set Enable Error Interrupt Register */ +/*! @{ */ #define DMA_SEEI_SEEI_MASK (0x1FU) #define DMA_SEEI_SEEI_SHIFT (0U) #define DMA_SEEI_SEEI(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_SEEI_SHIFT)) & DMA_SEEI_SEEI_MASK) @@ -7348,8 +7747,10 @@ typedef struct { #define DMA_SEEI_NOP_MASK (0x80U) #define DMA_SEEI_NOP_SHIFT (7U) #define DMA_SEEI_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_NOP_SHIFT)) & DMA_SEEI_NOP_MASK) +/*! @} */ /*! @name CERQ - Clear Enable Request Register */ +/*! @{ */ #define DMA_CERQ_CERQ_MASK (0x1FU) #define DMA_CERQ_CERQ_SHIFT (0U) #define DMA_CERQ_CERQ(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_CERQ_SHIFT)) & DMA_CERQ_CERQ_MASK) @@ -7359,8 +7760,10 @@ typedef struct { #define DMA_CERQ_NOP_MASK (0x80U) #define DMA_CERQ_NOP_SHIFT (7U) #define DMA_CERQ_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_NOP_SHIFT)) & DMA_CERQ_NOP_MASK) +/*! @} */ /*! @name SERQ - Set Enable Request Register */ +/*! @{ */ #define DMA_SERQ_SERQ_MASK (0x1FU) #define DMA_SERQ_SERQ_SHIFT (0U) #define DMA_SERQ_SERQ(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_SERQ_SHIFT)) & DMA_SERQ_SERQ_MASK) @@ -7370,8 +7773,10 @@ typedef struct { #define DMA_SERQ_NOP_MASK (0x80U) #define DMA_SERQ_NOP_SHIFT (7U) #define DMA_SERQ_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_NOP_SHIFT)) & DMA_SERQ_NOP_MASK) +/*! @} */ /*! @name CDNE - Clear DONE Status Bit Register */ +/*! @{ */ #define DMA_CDNE_CDNE_MASK (0x1FU) #define DMA_CDNE_CDNE_SHIFT (0U) #define DMA_CDNE_CDNE(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_CDNE_SHIFT)) & DMA_CDNE_CDNE_MASK) @@ -7381,8 +7786,10 @@ typedef struct { #define DMA_CDNE_NOP_MASK (0x80U) #define DMA_CDNE_NOP_SHIFT (7U) #define DMA_CDNE_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_NOP_SHIFT)) & DMA_CDNE_NOP_MASK) +/*! @} */ /*! @name SSRT - Set START Bit Register */ +/*! @{ */ #define DMA_SSRT_SSRT_MASK (0x1FU) #define DMA_SSRT_SSRT_SHIFT (0U) #define DMA_SSRT_SSRT(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_SSRT_SHIFT)) & DMA_SSRT_SSRT_MASK) @@ -7392,8 +7799,10 @@ typedef struct { #define DMA_SSRT_NOP_MASK (0x80U) #define DMA_SSRT_NOP_SHIFT (7U) #define DMA_SSRT_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_NOP_SHIFT)) & DMA_SSRT_NOP_MASK) +/*! @} */ /*! @name CERR - Clear Error Register */ +/*! @{ */ #define DMA_CERR_CERR_MASK (0x1FU) #define DMA_CERR_CERR_SHIFT (0U) #define DMA_CERR_CERR(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_CERR_SHIFT)) & DMA_CERR_CERR_MASK) @@ -7403,8 +7812,10 @@ typedef struct { #define DMA_CERR_NOP_MASK (0x80U) #define DMA_CERR_NOP_SHIFT (7U) #define DMA_CERR_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_NOP_SHIFT)) & DMA_CERR_NOP_MASK) +/*! @} */ /*! @name CINT - Clear Interrupt Request Register */ +/*! @{ */ #define DMA_CINT_CINT_MASK (0x1FU) #define DMA_CINT_CINT_SHIFT (0U) #define DMA_CINT_CINT(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_CINT_SHIFT)) & DMA_CINT_CINT_MASK) @@ -7414,8 +7825,10 @@ typedef struct { #define DMA_CINT_NOP_MASK (0x80U) #define DMA_CINT_NOP_SHIFT (7U) #define DMA_CINT_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_NOP_SHIFT)) & DMA_CINT_NOP_MASK) +/*! @} */ /*! @name INT - Interrupt Request Register */ +/*! @{ */ #define DMA_INT_INT0_MASK (0x1U) #define DMA_INT_INT0_SHIFT (0U) #define DMA_INT_INT0(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT0_SHIFT)) & DMA_INT_INT0_MASK) @@ -7512,8 +7925,10 @@ typedef struct { #define DMA_INT_INT31_MASK (0x80000000U) #define DMA_INT_INT31_SHIFT (31U) #define DMA_INT_INT31(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT31_SHIFT)) & DMA_INT_INT31_MASK) +/*! @} */ /*! @name ERR - Error Register */ +/*! @{ */ #define DMA_ERR_ERR0_MASK (0x1U) #define DMA_ERR_ERR0_SHIFT (0U) #define DMA_ERR_ERR0(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR0_SHIFT)) & DMA_ERR_ERR0_MASK) @@ -7610,8 +8025,10 @@ typedef struct { #define DMA_ERR_ERR31_MASK (0x80000000U) #define DMA_ERR_ERR31_SHIFT (31U) #define DMA_ERR_ERR31(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR31_SHIFT)) & DMA_ERR_ERR31_MASK) +/*! @} */ /*! @name HRS - Hardware Request Status Register */ +/*! @{ */ #define DMA_HRS_HRS0_MASK (0x1U) #define DMA_HRS_HRS0_SHIFT (0U) #define DMA_HRS_HRS0(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS0_SHIFT)) & DMA_HRS_HRS0_MASK) @@ -7708,8 +8125,10 @@ typedef struct { #define DMA_HRS_HRS31_MASK (0x80000000U) #define DMA_HRS_HRS31_SHIFT (31U) #define DMA_HRS_HRS31(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS31_SHIFT)) & DMA_HRS_HRS31_MASK) +/*! @} */ /*! @name EARS - Enable Asynchronous Request in Stop Register */ +/*! @{ */ #define DMA_EARS_EDREQ_0_MASK (0x1U) #define DMA_EARS_EDREQ_0_SHIFT (0U) #define DMA_EARS_EDREQ_0(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_0_SHIFT)) & DMA_EARS_EDREQ_0_MASK) @@ -7806,8 +8225,10 @@ typedef struct { #define DMA_EARS_EDREQ_31_MASK (0x80000000U) #define DMA_EARS_EDREQ_31_SHIFT (31U) #define DMA_EARS_EDREQ_31(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_31_SHIFT)) & DMA_EARS_EDREQ_31_MASK) +/*! @} */ /*! @name DCHPRI3 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI3_CHPRI_MASK (0xFU) #define DMA_DCHPRI3_CHPRI_SHIFT (0U) #define DMA_DCHPRI3_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_CHPRI_SHIFT)) & DMA_DCHPRI3_CHPRI_MASK) @@ -7820,8 +8241,10 @@ typedef struct { #define DMA_DCHPRI3_ECP_MASK (0x80U) #define DMA_DCHPRI3_ECP_SHIFT (7U) #define DMA_DCHPRI3_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_ECP_SHIFT)) & DMA_DCHPRI3_ECP_MASK) +/*! @} */ /*! @name DCHPRI2 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI2_CHPRI_MASK (0xFU) #define DMA_DCHPRI2_CHPRI_SHIFT (0U) #define DMA_DCHPRI2_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_CHPRI_SHIFT)) & DMA_DCHPRI2_CHPRI_MASK) @@ -7834,8 +8257,10 @@ typedef struct { #define DMA_DCHPRI2_ECP_MASK (0x80U) #define DMA_DCHPRI2_ECP_SHIFT (7U) #define DMA_DCHPRI2_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_ECP_SHIFT)) & DMA_DCHPRI2_ECP_MASK) +/*! @} */ /*! @name DCHPRI1 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI1_CHPRI_MASK (0xFU) #define DMA_DCHPRI1_CHPRI_SHIFT (0U) #define DMA_DCHPRI1_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_CHPRI_SHIFT)) & DMA_DCHPRI1_CHPRI_MASK) @@ -7848,8 +8273,10 @@ typedef struct { #define DMA_DCHPRI1_ECP_MASK (0x80U) #define DMA_DCHPRI1_ECP_SHIFT (7U) #define DMA_DCHPRI1_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_ECP_SHIFT)) & DMA_DCHPRI1_ECP_MASK) +/*! @} */ /*! @name DCHPRI0 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI0_CHPRI_MASK (0xFU) #define DMA_DCHPRI0_CHPRI_SHIFT (0U) #define DMA_DCHPRI0_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_CHPRI_SHIFT)) & DMA_DCHPRI0_CHPRI_MASK) @@ -7862,8 +8289,10 @@ typedef struct { #define DMA_DCHPRI0_ECP_MASK (0x80U) #define DMA_DCHPRI0_ECP_SHIFT (7U) #define DMA_DCHPRI0_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_ECP_SHIFT)) & DMA_DCHPRI0_ECP_MASK) +/*! @} */ /*! @name DCHPRI7 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI7_CHPRI_MASK (0xFU) #define DMA_DCHPRI7_CHPRI_SHIFT (0U) #define DMA_DCHPRI7_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_CHPRI_SHIFT)) & DMA_DCHPRI7_CHPRI_MASK) @@ -7876,8 +8305,10 @@ typedef struct { #define DMA_DCHPRI7_ECP_MASK (0x80U) #define DMA_DCHPRI7_ECP_SHIFT (7U) #define DMA_DCHPRI7_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_ECP_SHIFT)) & DMA_DCHPRI7_ECP_MASK) +/*! @} */ /*! @name DCHPRI6 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI6_CHPRI_MASK (0xFU) #define DMA_DCHPRI6_CHPRI_SHIFT (0U) #define DMA_DCHPRI6_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_CHPRI_SHIFT)) & DMA_DCHPRI6_CHPRI_MASK) @@ -7890,8 +8321,10 @@ typedef struct { #define DMA_DCHPRI6_ECP_MASK (0x80U) #define DMA_DCHPRI6_ECP_SHIFT (7U) #define DMA_DCHPRI6_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_ECP_SHIFT)) & DMA_DCHPRI6_ECP_MASK) +/*! @} */ /*! @name DCHPRI5 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI5_CHPRI_MASK (0xFU) #define DMA_DCHPRI5_CHPRI_SHIFT (0U) #define DMA_DCHPRI5_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_CHPRI_SHIFT)) & DMA_DCHPRI5_CHPRI_MASK) @@ -7904,8 +8337,10 @@ typedef struct { #define DMA_DCHPRI5_ECP_MASK (0x80U) #define DMA_DCHPRI5_ECP_SHIFT (7U) #define DMA_DCHPRI5_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_ECP_SHIFT)) & DMA_DCHPRI5_ECP_MASK) +/*! @} */ /*! @name DCHPRI4 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI4_CHPRI_MASK (0xFU) #define DMA_DCHPRI4_CHPRI_SHIFT (0U) #define DMA_DCHPRI4_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_CHPRI_SHIFT)) & DMA_DCHPRI4_CHPRI_MASK) @@ -7918,8 +8353,10 @@ typedef struct { #define DMA_DCHPRI4_ECP_MASK (0x80U) #define DMA_DCHPRI4_ECP_SHIFT (7U) #define DMA_DCHPRI4_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_ECP_SHIFT)) & DMA_DCHPRI4_ECP_MASK) +/*! @} */ /*! @name DCHPRI11 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI11_CHPRI_MASK (0xFU) #define DMA_DCHPRI11_CHPRI_SHIFT (0U) #define DMA_DCHPRI11_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_CHPRI_SHIFT)) & DMA_DCHPRI11_CHPRI_MASK) @@ -7932,8 +8369,10 @@ typedef struct { #define DMA_DCHPRI11_ECP_MASK (0x80U) #define DMA_DCHPRI11_ECP_SHIFT (7U) #define DMA_DCHPRI11_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_ECP_SHIFT)) & DMA_DCHPRI11_ECP_MASK) +/*! @} */ /*! @name DCHPRI10 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI10_CHPRI_MASK (0xFU) #define DMA_DCHPRI10_CHPRI_SHIFT (0U) #define DMA_DCHPRI10_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_CHPRI_SHIFT)) & DMA_DCHPRI10_CHPRI_MASK) @@ -7946,8 +8385,10 @@ typedef struct { #define DMA_DCHPRI10_ECP_MASK (0x80U) #define DMA_DCHPRI10_ECP_SHIFT (7U) #define DMA_DCHPRI10_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_ECP_SHIFT)) & DMA_DCHPRI10_ECP_MASK) +/*! @} */ /*! @name DCHPRI9 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI9_CHPRI_MASK (0xFU) #define DMA_DCHPRI9_CHPRI_SHIFT (0U) #define DMA_DCHPRI9_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_CHPRI_SHIFT)) & DMA_DCHPRI9_CHPRI_MASK) @@ -7960,8 +8401,10 @@ typedef struct { #define DMA_DCHPRI9_ECP_MASK (0x80U) #define DMA_DCHPRI9_ECP_SHIFT (7U) #define DMA_DCHPRI9_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_ECP_SHIFT)) & DMA_DCHPRI9_ECP_MASK) +/*! @} */ /*! @name DCHPRI8 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI8_CHPRI_MASK (0xFU) #define DMA_DCHPRI8_CHPRI_SHIFT (0U) #define DMA_DCHPRI8_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_CHPRI_SHIFT)) & DMA_DCHPRI8_CHPRI_MASK) @@ -7974,8 +8417,10 @@ typedef struct { #define DMA_DCHPRI8_ECP_MASK (0x80U) #define DMA_DCHPRI8_ECP_SHIFT (7U) #define DMA_DCHPRI8_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_ECP_SHIFT)) & DMA_DCHPRI8_ECP_MASK) +/*! @} */ /*! @name DCHPRI15 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI15_CHPRI_MASK (0xFU) #define DMA_DCHPRI15_CHPRI_SHIFT (0U) #define DMA_DCHPRI15_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_CHPRI_SHIFT)) & DMA_DCHPRI15_CHPRI_MASK) @@ -7988,8 +8433,10 @@ typedef struct { #define DMA_DCHPRI15_ECP_MASK (0x80U) #define DMA_DCHPRI15_ECP_SHIFT (7U) #define DMA_DCHPRI15_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_ECP_SHIFT)) & DMA_DCHPRI15_ECP_MASK) +/*! @} */ /*! @name DCHPRI14 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI14_CHPRI_MASK (0xFU) #define DMA_DCHPRI14_CHPRI_SHIFT (0U) #define DMA_DCHPRI14_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_CHPRI_SHIFT)) & DMA_DCHPRI14_CHPRI_MASK) @@ -8002,8 +8449,10 @@ typedef struct { #define DMA_DCHPRI14_ECP_MASK (0x80U) #define DMA_DCHPRI14_ECP_SHIFT (7U) #define DMA_DCHPRI14_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_ECP_SHIFT)) & DMA_DCHPRI14_ECP_MASK) +/*! @} */ /*! @name DCHPRI13 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI13_CHPRI_MASK (0xFU) #define DMA_DCHPRI13_CHPRI_SHIFT (0U) #define DMA_DCHPRI13_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_CHPRI_SHIFT)) & DMA_DCHPRI13_CHPRI_MASK) @@ -8016,8 +8465,10 @@ typedef struct { #define DMA_DCHPRI13_ECP_MASK (0x80U) #define DMA_DCHPRI13_ECP_SHIFT (7U) #define DMA_DCHPRI13_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_ECP_SHIFT)) & DMA_DCHPRI13_ECP_MASK) +/*! @} */ /*! @name DCHPRI12 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI12_CHPRI_MASK (0xFU) #define DMA_DCHPRI12_CHPRI_SHIFT (0U) #define DMA_DCHPRI12_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_CHPRI_SHIFT)) & DMA_DCHPRI12_CHPRI_MASK) @@ -8030,8 +8481,10 @@ typedef struct { #define DMA_DCHPRI12_ECP_MASK (0x80U) #define DMA_DCHPRI12_ECP_SHIFT (7U) #define DMA_DCHPRI12_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_ECP_SHIFT)) & DMA_DCHPRI12_ECP_MASK) +/*! @} */ /*! @name DCHPRI19 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI19_CHPRI_MASK (0xFU) #define DMA_DCHPRI19_CHPRI_SHIFT (0U) #define DMA_DCHPRI19_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI19_CHPRI_SHIFT)) & DMA_DCHPRI19_CHPRI_MASK) @@ -8044,8 +8497,10 @@ typedef struct { #define DMA_DCHPRI19_ECP_MASK (0x80U) #define DMA_DCHPRI19_ECP_SHIFT (7U) #define DMA_DCHPRI19_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI19_ECP_SHIFT)) & DMA_DCHPRI19_ECP_MASK) +/*! @} */ /*! @name DCHPRI18 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI18_CHPRI_MASK (0xFU) #define DMA_DCHPRI18_CHPRI_SHIFT (0U) #define DMA_DCHPRI18_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI18_CHPRI_SHIFT)) & DMA_DCHPRI18_CHPRI_MASK) @@ -8058,8 +8513,10 @@ typedef struct { #define DMA_DCHPRI18_ECP_MASK (0x80U) #define DMA_DCHPRI18_ECP_SHIFT (7U) #define DMA_DCHPRI18_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI18_ECP_SHIFT)) & DMA_DCHPRI18_ECP_MASK) +/*! @} */ /*! @name DCHPRI17 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI17_CHPRI_MASK (0xFU) #define DMA_DCHPRI17_CHPRI_SHIFT (0U) #define DMA_DCHPRI17_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI17_CHPRI_SHIFT)) & DMA_DCHPRI17_CHPRI_MASK) @@ -8072,8 +8529,10 @@ typedef struct { #define DMA_DCHPRI17_ECP_MASK (0x80U) #define DMA_DCHPRI17_ECP_SHIFT (7U) #define DMA_DCHPRI17_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI17_ECP_SHIFT)) & DMA_DCHPRI17_ECP_MASK) +/*! @} */ /*! @name DCHPRI16 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI16_CHPRI_MASK (0xFU) #define DMA_DCHPRI16_CHPRI_SHIFT (0U) #define DMA_DCHPRI16_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI16_CHPRI_SHIFT)) & DMA_DCHPRI16_CHPRI_MASK) @@ -8086,8 +8545,10 @@ typedef struct { #define DMA_DCHPRI16_ECP_MASK (0x80U) #define DMA_DCHPRI16_ECP_SHIFT (7U) #define DMA_DCHPRI16_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI16_ECP_SHIFT)) & DMA_DCHPRI16_ECP_MASK) +/*! @} */ /*! @name DCHPRI23 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI23_CHPRI_MASK (0xFU) #define DMA_DCHPRI23_CHPRI_SHIFT (0U) #define DMA_DCHPRI23_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI23_CHPRI_SHIFT)) & DMA_DCHPRI23_CHPRI_MASK) @@ -8100,8 +8561,10 @@ typedef struct { #define DMA_DCHPRI23_ECP_MASK (0x80U) #define DMA_DCHPRI23_ECP_SHIFT (7U) #define DMA_DCHPRI23_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI23_ECP_SHIFT)) & DMA_DCHPRI23_ECP_MASK) +/*! @} */ /*! @name DCHPRI22 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI22_CHPRI_MASK (0xFU) #define DMA_DCHPRI22_CHPRI_SHIFT (0U) #define DMA_DCHPRI22_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI22_CHPRI_SHIFT)) & DMA_DCHPRI22_CHPRI_MASK) @@ -8114,8 +8577,10 @@ typedef struct { #define DMA_DCHPRI22_ECP_MASK (0x80U) #define DMA_DCHPRI22_ECP_SHIFT (7U) #define DMA_DCHPRI22_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI22_ECP_SHIFT)) & DMA_DCHPRI22_ECP_MASK) +/*! @} */ /*! @name DCHPRI21 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI21_CHPRI_MASK (0xFU) #define DMA_DCHPRI21_CHPRI_SHIFT (0U) #define DMA_DCHPRI21_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI21_CHPRI_SHIFT)) & DMA_DCHPRI21_CHPRI_MASK) @@ -8128,8 +8593,10 @@ typedef struct { #define DMA_DCHPRI21_ECP_MASK (0x80U) #define DMA_DCHPRI21_ECP_SHIFT (7U) #define DMA_DCHPRI21_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI21_ECP_SHIFT)) & DMA_DCHPRI21_ECP_MASK) +/*! @} */ /*! @name DCHPRI20 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI20_CHPRI_MASK (0xFU) #define DMA_DCHPRI20_CHPRI_SHIFT (0U) #define DMA_DCHPRI20_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI20_CHPRI_SHIFT)) & DMA_DCHPRI20_CHPRI_MASK) @@ -8142,8 +8609,10 @@ typedef struct { #define DMA_DCHPRI20_ECP_MASK (0x80U) #define DMA_DCHPRI20_ECP_SHIFT (7U) #define DMA_DCHPRI20_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI20_ECP_SHIFT)) & DMA_DCHPRI20_ECP_MASK) +/*! @} */ /*! @name DCHPRI27 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI27_CHPRI_MASK (0xFU) #define DMA_DCHPRI27_CHPRI_SHIFT (0U) #define DMA_DCHPRI27_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI27_CHPRI_SHIFT)) & DMA_DCHPRI27_CHPRI_MASK) @@ -8156,8 +8625,10 @@ typedef struct { #define DMA_DCHPRI27_ECP_MASK (0x80U) #define DMA_DCHPRI27_ECP_SHIFT (7U) #define DMA_DCHPRI27_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI27_ECP_SHIFT)) & DMA_DCHPRI27_ECP_MASK) +/*! @} */ /*! @name DCHPRI26 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI26_CHPRI_MASK (0xFU) #define DMA_DCHPRI26_CHPRI_SHIFT (0U) #define DMA_DCHPRI26_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI26_CHPRI_SHIFT)) & DMA_DCHPRI26_CHPRI_MASK) @@ -8170,8 +8641,10 @@ typedef struct { #define DMA_DCHPRI26_ECP_MASK (0x80U) #define DMA_DCHPRI26_ECP_SHIFT (7U) #define DMA_DCHPRI26_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI26_ECP_SHIFT)) & DMA_DCHPRI26_ECP_MASK) +/*! @} */ /*! @name DCHPRI25 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI25_CHPRI_MASK (0xFU) #define DMA_DCHPRI25_CHPRI_SHIFT (0U) #define DMA_DCHPRI25_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI25_CHPRI_SHIFT)) & DMA_DCHPRI25_CHPRI_MASK) @@ -8184,8 +8657,10 @@ typedef struct { #define DMA_DCHPRI25_ECP_MASK (0x80U) #define DMA_DCHPRI25_ECP_SHIFT (7U) #define DMA_DCHPRI25_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI25_ECP_SHIFT)) & DMA_DCHPRI25_ECP_MASK) +/*! @} */ /*! @name DCHPRI24 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI24_CHPRI_MASK (0xFU) #define DMA_DCHPRI24_CHPRI_SHIFT (0U) #define DMA_DCHPRI24_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI24_CHPRI_SHIFT)) & DMA_DCHPRI24_CHPRI_MASK) @@ -8198,8 +8673,10 @@ typedef struct { #define DMA_DCHPRI24_ECP_MASK (0x80U) #define DMA_DCHPRI24_ECP_SHIFT (7U) #define DMA_DCHPRI24_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI24_ECP_SHIFT)) & DMA_DCHPRI24_ECP_MASK) +/*! @} */ /*! @name DCHPRI31 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI31_CHPRI_MASK (0xFU) #define DMA_DCHPRI31_CHPRI_SHIFT (0U) #define DMA_DCHPRI31_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI31_CHPRI_SHIFT)) & DMA_DCHPRI31_CHPRI_MASK) @@ -8212,8 +8689,10 @@ typedef struct { #define DMA_DCHPRI31_ECP_MASK (0x80U) #define DMA_DCHPRI31_ECP_SHIFT (7U) #define DMA_DCHPRI31_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI31_ECP_SHIFT)) & DMA_DCHPRI31_ECP_MASK) +/*! @} */ /*! @name DCHPRI30 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI30_CHPRI_MASK (0xFU) #define DMA_DCHPRI30_CHPRI_SHIFT (0U) #define DMA_DCHPRI30_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI30_CHPRI_SHIFT)) & DMA_DCHPRI30_CHPRI_MASK) @@ -8226,8 +8705,10 @@ typedef struct { #define DMA_DCHPRI30_ECP_MASK (0x80U) #define DMA_DCHPRI30_ECP_SHIFT (7U) #define DMA_DCHPRI30_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI30_ECP_SHIFT)) & DMA_DCHPRI30_ECP_MASK) +/*! @} */ /*! @name DCHPRI29 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI29_CHPRI_MASK (0xFU) #define DMA_DCHPRI29_CHPRI_SHIFT (0U) #define DMA_DCHPRI29_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI29_CHPRI_SHIFT)) & DMA_DCHPRI29_CHPRI_MASK) @@ -8240,8 +8721,10 @@ typedef struct { #define DMA_DCHPRI29_ECP_MASK (0x80U) #define DMA_DCHPRI29_ECP_SHIFT (7U) #define DMA_DCHPRI29_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI29_ECP_SHIFT)) & DMA_DCHPRI29_ECP_MASK) +/*! @} */ /*! @name DCHPRI28 - Channel n Priority Register */ +/*! @{ */ #define DMA_DCHPRI28_CHPRI_MASK (0xFU) #define DMA_DCHPRI28_CHPRI_SHIFT (0U) #define DMA_DCHPRI28_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI28_CHPRI_SHIFT)) & DMA_DCHPRI28_CHPRI_MASK) @@ -8254,24 +8737,30 @@ typedef struct { #define DMA_DCHPRI28_ECP_MASK (0x80U) #define DMA_DCHPRI28_ECP_SHIFT (7U) #define DMA_DCHPRI28_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI28_ECP_SHIFT)) & DMA_DCHPRI28_ECP_MASK) +/*! @} */ /*! @name SADDR - TCD Source Address */ +/*! @{ */ #define DMA_SADDR_SADDR_MASK (0xFFFFFFFFU) #define DMA_SADDR_SADDR_SHIFT (0U) #define DMA_SADDR_SADDR(x) (((uint32_t)(((uint32_t)(x)) << DMA_SADDR_SADDR_SHIFT)) & DMA_SADDR_SADDR_MASK) +/*! @} */ /* The count of DMA_SADDR */ #define DMA_SADDR_COUNT (32U) /*! @name SOFF - TCD Signed Source Address Offset */ +/*! @{ */ #define DMA_SOFF_SOFF_MASK (0xFFFFU) #define DMA_SOFF_SOFF_SHIFT (0U) #define DMA_SOFF_SOFF(x) (((uint16_t)(((uint16_t)(x)) << DMA_SOFF_SOFF_SHIFT)) & DMA_SOFF_SOFF_MASK) +/*! @} */ /* The count of DMA_SOFF */ #define DMA_SOFF_COUNT (32U) /*! @name ATTR - TCD Transfer Attributes */ +/*! @{ */ #define DMA_ATTR_DSIZE_MASK (0x7U) #define DMA_ATTR_DSIZE_SHIFT (0U) #define DMA_ATTR_DSIZE(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_DSIZE_SHIFT)) & DMA_ATTR_DSIZE_MASK) @@ -8284,19 +8773,23 @@ typedef struct { #define DMA_ATTR_SMOD_MASK (0xF800U) #define DMA_ATTR_SMOD_SHIFT (11U) #define DMA_ATTR_SMOD(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_SMOD_SHIFT)) & DMA_ATTR_SMOD_MASK) +/*! @} */ /* The count of DMA_ATTR */ #define DMA_ATTR_COUNT (32U) /*! @name NBYTES_MLNO - TCD Minor Byte Count (Minor Loop Mapping Disabled) */ +/*! @{ */ #define DMA_NBYTES_MLNO_NBYTES_MASK (0xFFFFFFFFU) #define DMA_NBYTES_MLNO_NBYTES_SHIFT (0U) #define DMA_NBYTES_MLNO_NBYTES(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLNO_NBYTES_SHIFT)) & DMA_NBYTES_MLNO_NBYTES_MASK) +/*! @} */ /* The count of DMA_NBYTES_MLNO */ #define DMA_NBYTES_MLNO_COUNT (32U) /*! @name NBYTES_MLOFFNO - TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled) */ +/*! @{ */ #define DMA_NBYTES_MLOFFNO_NBYTES_MASK (0x3FFFFFFFU) #define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT (0U) #define DMA_NBYTES_MLOFFNO_NBYTES(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_NBYTES_SHIFT)) & DMA_NBYTES_MLOFFNO_NBYTES_MASK) @@ -8306,11 +8799,13 @@ typedef struct { #define DMA_NBYTES_MLOFFNO_SMLOE_MASK (0x80000000U) #define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT (31U) #define DMA_NBYTES_MLOFFNO_SMLOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_SMLOE_SHIFT)) & DMA_NBYTES_MLOFFNO_SMLOE_MASK) +/*! @} */ /* The count of DMA_NBYTES_MLOFFNO */ #define DMA_NBYTES_MLOFFNO_COUNT (32U) /*! @name NBYTES_MLOFFYES - TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled) */ +/*! @{ */ #define DMA_NBYTES_MLOFFYES_NBYTES_MASK (0x3FFU) #define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT (0U) #define DMA_NBYTES_MLOFFYES_NBYTES(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_NBYTES_SHIFT)) & DMA_NBYTES_MLOFFYES_NBYTES_MASK) @@ -8323,46 +8818,56 @@ typedef struct { #define DMA_NBYTES_MLOFFYES_SMLOE_MASK (0x80000000U) #define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT (31U) #define DMA_NBYTES_MLOFFYES_SMLOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_SMLOE_SHIFT)) & DMA_NBYTES_MLOFFYES_SMLOE_MASK) +/*! @} */ /* The count of DMA_NBYTES_MLOFFYES */ #define DMA_NBYTES_MLOFFYES_COUNT (32U) /*! @name SLAST - TCD Last Source Address Adjustment */ +/*! @{ */ #define DMA_SLAST_SLAST_MASK (0xFFFFFFFFU) #define DMA_SLAST_SLAST_SHIFT (0U) #define DMA_SLAST_SLAST(x) (((uint32_t)(((uint32_t)(x)) << DMA_SLAST_SLAST_SHIFT)) & DMA_SLAST_SLAST_MASK) +/*! @} */ /* The count of DMA_SLAST */ #define DMA_SLAST_COUNT (32U) /*! @name DADDR - TCD Destination Address */ +/*! @{ */ #define DMA_DADDR_DADDR_MASK (0xFFFFFFFFU) #define DMA_DADDR_DADDR_SHIFT (0U) #define DMA_DADDR_DADDR(x) (((uint32_t)(((uint32_t)(x)) << DMA_DADDR_DADDR_SHIFT)) & DMA_DADDR_DADDR_MASK) +/*! @} */ /* The count of DMA_DADDR */ #define DMA_DADDR_COUNT (32U) /*! @name DOFF - TCD Signed Destination Address Offset */ +/*! @{ */ #define DMA_DOFF_DOFF_MASK (0xFFFFU) #define DMA_DOFF_DOFF_SHIFT (0U) #define DMA_DOFF_DOFF(x) (((uint16_t)(((uint16_t)(x)) << DMA_DOFF_DOFF_SHIFT)) & DMA_DOFF_DOFF_MASK) +/*! @} */ /* The count of DMA_DOFF */ #define DMA_DOFF_COUNT (32U) /*! @name CITER_ELINKNO - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) */ +/*! @{ */ #define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU) #define DMA_CITER_ELINKNO_CITER_SHIFT (0U) #define DMA_CITER_ELINKNO_CITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKNO_CITER_SHIFT)) & DMA_CITER_ELINKNO_CITER_MASK) #define DMA_CITER_ELINKNO_ELINK_MASK (0x8000U) #define DMA_CITER_ELINKNO_ELINK_SHIFT (15U) #define DMA_CITER_ELINKNO_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKNO_ELINK_SHIFT)) & DMA_CITER_ELINKNO_ELINK_MASK) +/*! @} */ /* The count of DMA_CITER_ELINKNO */ #define DMA_CITER_ELINKNO_COUNT (32U) /*! @name CITER_ELINKYES - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) */ +/*! @{ */ #define DMA_CITER_ELINKYES_CITER_MASK (0x1FFU) #define DMA_CITER_ELINKYES_CITER_SHIFT (0U) #define DMA_CITER_ELINKYES_CITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_CITER_SHIFT)) & DMA_CITER_ELINKYES_CITER_MASK) @@ -8372,19 +8877,23 @@ typedef struct { #define DMA_CITER_ELINKYES_ELINK_MASK (0x8000U) #define DMA_CITER_ELINKYES_ELINK_SHIFT (15U) #define DMA_CITER_ELINKYES_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_ELINK_SHIFT)) & DMA_CITER_ELINKYES_ELINK_MASK) +/*! @} */ /* The count of DMA_CITER_ELINKYES */ #define DMA_CITER_ELINKYES_COUNT (32U) /*! @name DLAST_SGA - TCD Last Destination Address Adjustment/Scatter Gather Address */ +/*! @{ */ #define DMA_DLAST_SGA_DLASTSGA_MASK (0xFFFFFFFFU) #define DMA_DLAST_SGA_DLASTSGA_SHIFT (0U) #define DMA_DLAST_SGA_DLASTSGA(x) (((uint32_t)(((uint32_t)(x)) << DMA_DLAST_SGA_DLASTSGA_SHIFT)) & DMA_DLAST_SGA_DLASTSGA_MASK) +/*! @} */ /* The count of DMA_DLAST_SGA */ #define DMA_DLAST_SGA_COUNT (32U) /*! @name CSR - TCD Control and Status */ +/*! @{ */ #define DMA_CSR_START_MASK (0x1U) #define DMA_CSR_START_SHIFT (0U) #define DMA_CSR_START(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_START_SHIFT)) & DMA_CSR_START_MASK) @@ -8415,22 +8924,26 @@ typedef struct { #define DMA_CSR_BWC_MASK (0xC000U) #define DMA_CSR_BWC_SHIFT (14U) #define DMA_CSR_BWC(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_BWC_SHIFT)) & DMA_CSR_BWC_MASK) +/*! @} */ /* The count of DMA_CSR */ #define DMA_CSR_COUNT (32U) /*! @name BITER_ELINKNO - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) */ +/*! @{ */ #define DMA_BITER_ELINKNO_BITER_MASK (0x7FFFU) #define DMA_BITER_ELINKNO_BITER_SHIFT (0U) #define DMA_BITER_ELINKNO_BITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKNO_BITER_SHIFT)) & DMA_BITER_ELINKNO_BITER_MASK) #define DMA_BITER_ELINKNO_ELINK_MASK (0x8000U) #define DMA_BITER_ELINKNO_ELINK_SHIFT (15U) #define DMA_BITER_ELINKNO_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKNO_ELINK_SHIFT)) & DMA_BITER_ELINKNO_ELINK_MASK) +/*! @} */ /* The count of DMA_BITER_ELINKNO */ #define DMA_BITER_ELINKNO_COUNT (32U) /*! @name BITER_ELINKYES - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) */ +/*! @{ */ #define DMA_BITER_ELINKYES_BITER_MASK (0x1FFU) #define DMA_BITER_ELINKYES_BITER_SHIFT (0U) #define DMA_BITER_ELINKYES_BITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_BITER_SHIFT)) & DMA_BITER_ELINKYES_BITER_MASK) @@ -8440,6 +8953,7 @@ typedef struct { #define DMA_BITER_ELINKYES_ELINK_MASK (0x8000U) #define DMA_BITER_ELINKYES_ELINK_SHIFT (15U) #define DMA_BITER_ELINKYES_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_ELINK_SHIFT)) & DMA_BITER_ELINKYES_ELINK_MASK) +/*! @} */ /* The count of DMA_BITER_ELINKYES */ #define DMA_BITER_ELINKYES_COUNT (32U) @@ -8479,11 +8993,7 @@ typedef struct { /** DMAMUX - Register Layout Typedef */ typedef struct { - __IO uint32_t CHCFG[32]; /**< - Channel 0 Configuration Register - .. - Channel 31 Configuration Register - , array offset: 0x0, array step: 0x4 */ + __IO uint32_t CHCFG[32]; /**< Channel 0 Configuration Register..Channel 31 Configuration Register, array offset: 0x0, array step: 0x4 */ } DMAMUX_Type; /* ---------------------------------------------------------------------------- @@ -8495,11 +9005,8 @@ typedef struct { * @{ */ -/*! @name CHCFG - - Channel 0 Configuration Register - .. - Channel 31 Configuration Register - */ +/*! @name CHCFG - Channel 0 Configuration Register..Channel 31 Configuration Register */ +/*! @{ */ #define DMAMUX_CHCFG_SOURCE_MASK (0x7FU) #define DMAMUX_CHCFG_SOURCE_SHIFT (0U) #define DMAMUX_CHCFG_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << DMAMUX_CHCFG_SOURCE_SHIFT)) & DMAMUX_CHCFG_SOURCE_MASK) @@ -8512,6 +9019,7 @@ typedef struct { #define DMAMUX_CHCFG_ENBL_MASK (0x80000000U) #define DMAMUX_CHCFG_ENBL_SHIFT (31U) #define DMAMUX_CHCFG_ENBL(x) (((uint32_t)(((uint32_t)(x)) << DMAMUX_CHCFG_ENBL_SHIFT)) & DMAMUX_CHCFG_ENBL_MASK) +/*! @} */ /* The count of DMAMUX_CHCFG */ #define DMAMUX_CHCFG_COUNT (32U) @@ -8580,6 +9088,7 @@ typedef struct { */ /*! @name CTRL - Control Register */ +/*! @{ */ #define ENC_CTRL_CMPIE_MASK (0x1U) #define ENC_CTRL_CMPIE_SHIFT (0U) #define ENC_CTRL_CMPIE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_CMPIE_SHIFT)) & ENC_CTRL_CMPIE_MASK) @@ -8628,71 +9137,97 @@ typedef struct { #define ENC_CTRL_HIRQ_MASK (0x8000U) #define ENC_CTRL_HIRQ_SHIFT (15U) #define ENC_CTRL_HIRQ(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_HIRQ_SHIFT)) & ENC_CTRL_HIRQ_MASK) +/*! @} */ /*! @name FILT - Input Filter Register */ +/*! @{ */ #define ENC_FILT_FILT_PER_MASK (0xFFU) #define ENC_FILT_FILT_PER_SHIFT (0U) #define ENC_FILT_FILT_PER(x) (((uint16_t)(((uint16_t)(x)) << ENC_FILT_FILT_PER_SHIFT)) & ENC_FILT_FILT_PER_MASK) #define ENC_FILT_FILT_CNT_MASK (0x700U) #define ENC_FILT_FILT_CNT_SHIFT (8U) #define ENC_FILT_FILT_CNT(x) (((uint16_t)(((uint16_t)(x)) << ENC_FILT_FILT_CNT_SHIFT)) & ENC_FILT_FILT_CNT_MASK) +/*! @} */ /*! @name WTR - Watchdog Timeout Register */ +/*! @{ */ #define ENC_WTR_WDOG_MASK (0xFFFFU) #define ENC_WTR_WDOG_SHIFT (0U) #define ENC_WTR_WDOG(x) (((uint16_t)(((uint16_t)(x)) << ENC_WTR_WDOG_SHIFT)) & ENC_WTR_WDOG_MASK) +/*! @} */ /*! @name POSD - Position Difference Counter Register */ +/*! @{ */ #define ENC_POSD_POSD_MASK (0xFFFFU) #define ENC_POSD_POSD_SHIFT (0U) #define ENC_POSD_POSD(x) (((uint16_t)(((uint16_t)(x)) << ENC_POSD_POSD_SHIFT)) & ENC_POSD_POSD_MASK) +/*! @} */ /*! @name POSDH - Position Difference Hold Register */ +/*! @{ */ #define ENC_POSDH_POSDH_MASK (0xFFFFU) #define ENC_POSDH_POSDH_SHIFT (0U) #define ENC_POSDH_POSDH(x) (((uint16_t)(((uint16_t)(x)) << ENC_POSDH_POSDH_SHIFT)) & ENC_POSDH_POSDH_MASK) +/*! @} */ /*! @name REV - Revolution Counter Register */ +/*! @{ */ #define ENC_REV_REV_MASK (0xFFFFU) #define ENC_REV_REV_SHIFT (0U) #define ENC_REV_REV(x) (((uint16_t)(((uint16_t)(x)) << ENC_REV_REV_SHIFT)) & ENC_REV_REV_MASK) +/*! @} */ /*! @name REVH - Revolution Hold Register */ +/*! @{ */ #define ENC_REVH_REVH_MASK (0xFFFFU) #define ENC_REVH_REVH_SHIFT (0U) #define ENC_REVH_REVH(x) (((uint16_t)(((uint16_t)(x)) << ENC_REVH_REVH_SHIFT)) & ENC_REVH_REVH_MASK) +/*! @} */ /*! @name UPOS - Upper Position Counter Register */ +/*! @{ */ #define ENC_UPOS_POS_MASK (0xFFFFU) #define ENC_UPOS_POS_SHIFT (0U) #define ENC_UPOS_POS(x) (((uint16_t)(((uint16_t)(x)) << ENC_UPOS_POS_SHIFT)) & ENC_UPOS_POS_MASK) +/*! @} */ /*! @name LPOS - Lower Position Counter Register */ +/*! @{ */ #define ENC_LPOS_POS_MASK (0xFFFFU) #define ENC_LPOS_POS_SHIFT (0U) #define ENC_LPOS_POS(x) (((uint16_t)(((uint16_t)(x)) << ENC_LPOS_POS_SHIFT)) & ENC_LPOS_POS_MASK) +/*! @} */ /*! @name UPOSH - Upper Position Hold Register */ +/*! @{ */ #define ENC_UPOSH_POSH_MASK (0xFFFFU) #define ENC_UPOSH_POSH_SHIFT (0U) #define ENC_UPOSH_POSH(x) (((uint16_t)(((uint16_t)(x)) << ENC_UPOSH_POSH_SHIFT)) & ENC_UPOSH_POSH_MASK) +/*! @} */ /*! @name LPOSH - Lower Position Hold Register */ +/*! @{ */ #define ENC_LPOSH_POSH_MASK (0xFFFFU) #define ENC_LPOSH_POSH_SHIFT (0U) #define ENC_LPOSH_POSH(x) (((uint16_t)(((uint16_t)(x)) << ENC_LPOSH_POSH_SHIFT)) & ENC_LPOSH_POSH_MASK) +/*! @} */ /*! @name UINIT - Upper Initialization Register */ +/*! @{ */ #define ENC_UINIT_INIT_MASK (0xFFFFU) #define ENC_UINIT_INIT_SHIFT (0U) #define ENC_UINIT_INIT(x) (((uint16_t)(((uint16_t)(x)) << ENC_UINIT_INIT_SHIFT)) & ENC_UINIT_INIT_MASK) +/*! @} */ /*! @name LINIT - Lower Initialization Register */ +/*! @{ */ #define ENC_LINIT_INIT_MASK (0xFFFFU) #define ENC_LINIT_INIT_SHIFT (0U) #define ENC_LINIT_INIT(x) (((uint16_t)(((uint16_t)(x)) << ENC_LINIT_INIT_SHIFT)) & ENC_LINIT_INIT_MASK) +/*! @} */ /*! @name IMR - Input Monitor Register */ +/*! @{ */ #define ENC_IMR_HOME_MASK (0x1U) #define ENC_IMR_HOME_SHIFT (0U) #define ENC_IMR_HOME(x) (((uint16_t)(((uint16_t)(x)) << ENC_IMR_HOME_SHIFT)) & ENC_IMR_HOME_MASK) @@ -8717,8 +9252,10 @@ typedef struct { #define ENC_IMR_FPHA_MASK (0x80U) #define ENC_IMR_FPHA_SHIFT (7U) #define ENC_IMR_FPHA(x) (((uint16_t)(((uint16_t)(x)) << ENC_IMR_FPHA_SHIFT)) & ENC_IMR_FPHA_MASK) +/*! @} */ /*! @name TST - Test Register */ +/*! @{ */ #define ENC_TST_TEST_COUNT_MASK (0xFFU) #define ENC_TST_TEST_COUNT_SHIFT (0U) #define ENC_TST_TEST_COUNT(x) (((uint16_t)(((uint16_t)(x)) << ENC_TST_TEST_COUNT_SHIFT)) & ENC_TST_TEST_COUNT_MASK) @@ -8734,8 +9271,10 @@ typedef struct { #define ENC_TST_TEN_MASK (0x8000U) #define ENC_TST_TEN_SHIFT (15U) #define ENC_TST_TEN(x) (((uint16_t)(((uint16_t)(x)) << ENC_TST_TEN_SHIFT)) & ENC_TST_TEN_MASK) +/*! @} */ /*! @name CTRL2 - Control 2 Register */ +/*! @{ */ #define ENC_CTRL2_UPDHLD_MASK (0x1U) #define ENC_CTRL2_UPDHLD_SHIFT (0U) #define ENC_CTRL2_UPDHLD(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_UPDHLD_SHIFT)) & ENC_CTRL2_UPDHLD_MASK) @@ -8772,26 +9311,35 @@ typedef struct { #define ENC_CTRL2_SABIRQ_MASK (0x800U) #define ENC_CTRL2_SABIRQ_SHIFT (11U) #define ENC_CTRL2_SABIRQ(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_SABIRQ_SHIFT)) & ENC_CTRL2_SABIRQ_MASK) +/*! @} */ /*! @name UMOD - Upper Modulus Register */ +/*! @{ */ #define ENC_UMOD_MOD_MASK (0xFFFFU) #define ENC_UMOD_MOD_SHIFT (0U) #define ENC_UMOD_MOD(x) (((uint16_t)(((uint16_t)(x)) << ENC_UMOD_MOD_SHIFT)) & ENC_UMOD_MOD_MASK) +/*! @} */ /*! @name LMOD - Lower Modulus Register */ +/*! @{ */ #define ENC_LMOD_MOD_MASK (0xFFFFU) #define ENC_LMOD_MOD_SHIFT (0U) #define ENC_LMOD_MOD(x) (((uint16_t)(((uint16_t)(x)) << ENC_LMOD_MOD_SHIFT)) & ENC_LMOD_MOD_MASK) +/*! @} */ /*! @name UCOMP - Upper Position Compare Register */ +/*! @{ */ #define ENC_UCOMP_COMP_MASK (0xFFFFU) #define ENC_UCOMP_COMP_SHIFT (0U) #define ENC_UCOMP_COMP(x) (((uint16_t)(((uint16_t)(x)) << ENC_UCOMP_COMP_SHIFT)) & ENC_UCOMP_COMP_MASK) +/*! @} */ /*! @name LCOMP - Lower Position Compare Register */ +/*! @{ */ #define ENC_LCOMP_COMP_MASK (0xFFFFU) #define ENC_LCOMP_COMP_SHIFT (0U) #define ENC_LCOMP_COMP(x) (((uint16_t)(((uint16_t)(x)) << ENC_LCOMP_COMP_SHIFT)) & ENC_LCOMP_COMP_MASK) +/*! @} */ /*! @@ -8973,6 +9521,7 @@ typedef struct { */ /*! @name EIR - Interrupt Event Register */ +/*! @{ */ #define ENET_EIR_TS_TIMER_MASK (0x8000U) #define ENET_EIR_TS_TIMER_SHIFT (15U) #define ENET_EIR_TS_TIMER(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_TS_TIMER_SHIFT)) & ENET_EIR_TS_TIMER_MASK) @@ -9021,8 +9570,10 @@ typedef struct { #define ENET_EIR_BABR_MASK (0x40000000U) #define ENET_EIR_BABR_SHIFT (30U) #define ENET_EIR_BABR(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_BABR_SHIFT)) & ENET_EIR_BABR_MASK) +/*! @} */ /*! @name EIMR - Interrupt Mask Register */ +/*! @{ */ #define ENET_EIMR_TS_TIMER_MASK (0x8000U) #define ENET_EIMR_TS_TIMER_SHIFT (15U) #define ENET_EIMR_TS_TIMER(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_TS_TIMER_SHIFT)) & ENET_EIMR_TS_TIMER_MASK) @@ -9071,18 +9622,24 @@ typedef struct { #define ENET_EIMR_BABR_MASK (0x40000000U) #define ENET_EIMR_BABR_SHIFT (30U) #define ENET_EIMR_BABR(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_BABR_SHIFT)) & ENET_EIMR_BABR_MASK) +/*! @} */ /*! @name RDAR - Receive Descriptor Active Register */ +/*! @{ */ #define ENET_RDAR_RDAR_MASK (0x1000000U) #define ENET_RDAR_RDAR_SHIFT (24U) #define ENET_RDAR_RDAR(x) (((uint32_t)(((uint32_t)(x)) << ENET_RDAR_RDAR_SHIFT)) & ENET_RDAR_RDAR_MASK) +/*! @} */ /*! @name TDAR - Transmit Descriptor Active Register */ +/*! @{ */ #define ENET_TDAR_TDAR_MASK (0x1000000U) #define ENET_TDAR_TDAR_SHIFT (24U) #define ENET_TDAR_TDAR(x) (((uint32_t)(((uint32_t)(x)) << ENET_TDAR_TDAR_SHIFT)) & ENET_TDAR_TDAR_MASK) +/*! @} */ /*! @name ECR - Ethernet Control Register */ +/*! @{ */ #define ENET_ECR_RESET_MASK (0x1U) #define ENET_ECR_RESET_SHIFT (0U) #define ENET_ECR_RESET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_RESET_SHIFT)) & ENET_ECR_RESET_MASK) @@ -9104,8 +9661,10 @@ typedef struct { #define ENET_ECR_DBSWP_MASK (0x100U) #define ENET_ECR_DBSWP_SHIFT (8U) #define ENET_ECR_DBSWP(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_DBSWP_SHIFT)) & ENET_ECR_DBSWP_MASK) +/*! @} */ /*! @name MMFR - MII Management Frame Register */ +/*! @{ */ #define ENET_MMFR_DATA_MASK (0xFFFFU) #define ENET_MMFR_DATA_SHIFT (0U) #define ENET_MMFR_DATA(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_DATA_SHIFT)) & ENET_MMFR_DATA_MASK) @@ -9124,8 +9683,10 @@ typedef struct { #define ENET_MMFR_ST_MASK (0xC0000000U) #define ENET_MMFR_ST_SHIFT (30U) #define ENET_MMFR_ST(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_ST_SHIFT)) & ENET_MMFR_ST_MASK) +/*! @} */ /*! @name MSCR - MII Speed Control Register */ +/*! @{ */ #define ENET_MSCR_MII_SPEED_MASK (0x7EU) #define ENET_MSCR_MII_SPEED_SHIFT (1U) #define ENET_MSCR_MII_SPEED(x) (((uint32_t)(((uint32_t)(x)) << ENET_MSCR_MII_SPEED_SHIFT)) & ENET_MSCR_MII_SPEED_MASK) @@ -9135,8 +9696,10 @@ typedef struct { #define ENET_MSCR_HOLDTIME_MASK (0x700U) #define ENET_MSCR_HOLDTIME_SHIFT (8U) #define ENET_MSCR_HOLDTIME(x) (((uint32_t)(((uint32_t)(x)) << ENET_MSCR_HOLDTIME_SHIFT)) & ENET_MSCR_HOLDTIME_MASK) +/*! @} */ /*! @name MIBC - MIB Control Register */ +/*! @{ */ #define ENET_MIBC_MIB_CLEAR_MASK (0x20000000U) #define ENET_MIBC_MIB_CLEAR_SHIFT (29U) #define ENET_MIBC_MIB_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << ENET_MIBC_MIB_CLEAR_SHIFT)) & ENET_MIBC_MIB_CLEAR_MASK) @@ -9146,8 +9709,10 @@ typedef struct { #define ENET_MIBC_MIB_DIS_MASK (0x80000000U) #define ENET_MIBC_MIB_DIS_SHIFT (31U) #define ENET_MIBC_MIB_DIS(x) (((uint32_t)(((uint32_t)(x)) << ENET_MIBC_MIB_DIS_SHIFT)) & ENET_MIBC_MIB_DIS_MASK) +/*! @} */ /*! @name RCR - Receive Control Register */ +/*! @{ */ #define ENET_RCR_LOOP_MASK (0x1U) #define ENET_RCR_LOOP_SHIFT (0U) #define ENET_RCR_LOOP(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_LOOP_SHIFT)) & ENET_RCR_LOOP_MASK) @@ -9193,8 +9758,10 @@ typedef struct { #define ENET_RCR_GRS_MASK (0x80000000U) #define ENET_RCR_GRS_SHIFT (31U) #define ENET_RCR_GRS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_GRS_SHIFT)) & ENET_RCR_GRS_MASK) +/*! @} */ /*! @name TCR - Transmit Control Register */ +/*! @{ */ #define ENET_TCR_GTS_MASK (0x1U) #define ENET_TCR_GTS_SHIFT (0U) #define ENET_TCR_GTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_GTS_SHIFT)) & ENET_TCR_GTS_MASK) @@ -9216,29 +9783,37 @@ typedef struct { #define ENET_TCR_CRCFWD_MASK (0x200U) #define ENET_TCR_CRCFWD_SHIFT (9U) #define ENET_TCR_CRCFWD(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_CRCFWD_SHIFT)) & ENET_TCR_CRCFWD_MASK) +/*! @} */ /*! @name PALR - Physical Address Lower Register */ +/*! @{ */ #define ENET_PALR_PADDR1_MASK (0xFFFFFFFFU) #define ENET_PALR_PADDR1_SHIFT (0U) #define ENET_PALR_PADDR1(x) (((uint32_t)(((uint32_t)(x)) << ENET_PALR_PADDR1_SHIFT)) & ENET_PALR_PADDR1_MASK) +/*! @} */ /*! @name PAUR - Physical Address Upper Register */ +/*! @{ */ #define ENET_PAUR_TYPE_MASK (0xFFFFU) #define ENET_PAUR_TYPE_SHIFT (0U) #define ENET_PAUR_TYPE(x) (((uint32_t)(((uint32_t)(x)) << ENET_PAUR_TYPE_SHIFT)) & ENET_PAUR_TYPE_MASK) #define ENET_PAUR_PADDR2_MASK (0xFFFF0000U) #define ENET_PAUR_PADDR2_SHIFT (16U) #define ENET_PAUR_PADDR2(x) (((uint32_t)(((uint32_t)(x)) << ENET_PAUR_PADDR2_SHIFT)) & ENET_PAUR_PADDR2_MASK) +/*! @} */ /*! @name OPD - Opcode/Pause Duration Register */ +/*! @{ */ #define ENET_OPD_PAUSE_DUR_MASK (0xFFFFU) #define ENET_OPD_PAUSE_DUR_SHIFT (0U) #define ENET_OPD_PAUSE_DUR(x) (((uint32_t)(((uint32_t)(x)) << ENET_OPD_PAUSE_DUR_SHIFT)) & ENET_OPD_PAUSE_DUR_MASK) #define ENET_OPD_OPCODE_MASK (0xFFFF0000U) #define ENET_OPD_OPCODE_SHIFT (16U) #define ENET_OPD_OPCODE(x) (((uint32_t)(((uint32_t)(x)) << ENET_OPD_OPCODE_SHIFT)) & ENET_OPD_OPCODE_MASK) +/*! @} */ /*! @name TXIC - Transmit Interrupt Coalescing Register */ +/*! @{ */ #define ENET_TXIC_ICTT_MASK (0xFFFFU) #define ENET_TXIC_ICTT_SHIFT (0U) #define ENET_TXIC_ICTT(x) (((uint32_t)(((uint32_t)(x)) << ENET_TXIC_ICTT_SHIFT)) & ENET_TXIC_ICTT_MASK) @@ -9251,8 +9826,10 @@ typedef struct { #define ENET_TXIC_ICEN_MASK (0x80000000U) #define ENET_TXIC_ICEN_SHIFT (31U) #define ENET_TXIC_ICEN(x) (((uint32_t)(((uint32_t)(x)) << ENET_TXIC_ICEN_SHIFT)) & ENET_TXIC_ICEN_MASK) +/*! @} */ /*! @name RXIC - Receive Interrupt Coalescing Register */ +/*! @{ */ #define ENET_RXIC_ICTT_MASK (0xFFFFU) #define ENET_RXIC_ICTT_SHIFT (0U) #define ENET_RXIC_ICTT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RXIC_ICTT_SHIFT)) & ENET_RXIC_ICTT_MASK) @@ -9265,99 +9842,135 @@ typedef struct { #define ENET_RXIC_ICEN_MASK (0x80000000U) #define ENET_RXIC_ICEN_SHIFT (31U) #define ENET_RXIC_ICEN(x) (((uint32_t)(((uint32_t)(x)) << ENET_RXIC_ICEN_SHIFT)) & ENET_RXIC_ICEN_MASK) +/*! @} */ /*! @name IAUR - Descriptor Individual Upper Address Register */ +/*! @{ */ #define ENET_IAUR_IADDR1_MASK (0xFFFFFFFFU) #define ENET_IAUR_IADDR1_SHIFT (0U) #define ENET_IAUR_IADDR1(x) (((uint32_t)(((uint32_t)(x)) << ENET_IAUR_IADDR1_SHIFT)) & ENET_IAUR_IADDR1_MASK) +/*! @} */ /*! @name IALR - Descriptor Individual Lower Address Register */ +/*! @{ */ #define ENET_IALR_IADDR2_MASK (0xFFFFFFFFU) #define ENET_IALR_IADDR2_SHIFT (0U) #define ENET_IALR_IADDR2(x) (((uint32_t)(((uint32_t)(x)) << ENET_IALR_IADDR2_SHIFT)) & ENET_IALR_IADDR2_MASK) +/*! @} */ /*! @name GAUR - Descriptor Group Upper Address Register */ +/*! @{ */ #define ENET_GAUR_GADDR1_MASK (0xFFFFFFFFU) #define ENET_GAUR_GADDR1_SHIFT (0U) #define ENET_GAUR_GADDR1(x) (((uint32_t)(((uint32_t)(x)) << ENET_GAUR_GADDR1_SHIFT)) & ENET_GAUR_GADDR1_MASK) +/*! @} */ /*! @name GALR - Descriptor Group Lower Address Register */ +/*! @{ */ #define ENET_GALR_GADDR2_MASK (0xFFFFFFFFU) #define ENET_GALR_GADDR2_SHIFT (0U) #define ENET_GALR_GADDR2(x) (((uint32_t)(((uint32_t)(x)) << ENET_GALR_GADDR2_SHIFT)) & ENET_GALR_GADDR2_MASK) +/*! @} */ /*! @name TFWR - Transmit FIFO Watermark Register */ +/*! @{ */ #define ENET_TFWR_TFWR_MASK (0x3FU) #define ENET_TFWR_TFWR_SHIFT (0U) #define ENET_TFWR_TFWR(x) (((uint32_t)(((uint32_t)(x)) << ENET_TFWR_TFWR_SHIFT)) & ENET_TFWR_TFWR_MASK) #define ENET_TFWR_STRFWD_MASK (0x100U) #define ENET_TFWR_STRFWD_SHIFT (8U) #define ENET_TFWR_STRFWD(x) (((uint32_t)(((uint32_t)(x)) << ENET_TFWR_STRFWD_SHIFT)) & ENET_TFWR_STRFWD_MASK) +/*! @} */ /*! @name RDSR - Receive Descriptor Ring Start Register */ +/*! @{ */ #define ENET_RDSR_R_DES_START_MASK (0xFFFFFFF8U) #define ENET_RDSR_R_DES_START_SHIFT (3U) #define ENET_RDSR_R_DES_START(x) (((uint32_t)(((uint32_t)(x)) << ENET_RDSR_R_DES_START_SHIFT)) & ENET_RDSR_R_DES_START_MASK) +/*! @} */ /*! @name TDSR - Transmit Buffer Descriptor Ring Start Register */ +/*! @{ */ #define ENET_TDSR_X_DES_START_MASK (0xFFFFFFF8U) #define ENET_TDSR_X_DES_START_SHIFT (3U) #define ENET_TDSR_X_DES_START(x) (((uint32_t)(((uint32_t)(x)) << ENET_TDSR_X_DES_START_SHIFT)) & ENET_TDSR_X_DES_START_MASK) +/*! @} */ /*! @name MRBR - Maximum Receive Buffer Size Register */ +/*! @{ */ #define ENET_MRBR_R_BUF_SIZE_MASK (0x3FF0U) #define ENET_MRBR_R_BUF_SIZE_SHIFT (4U) #define ENET_MRBR_R_BUF_SIZE(x) (((uint32_t)(((uint32_t)(x)) << ENET_MRBR_R_BUF_SIZE_SHIFT)) & ENET_MRBR_R_BUF_SIZE_MASK) +/*! @} */ /*! @name RSFL - Receive FIFO Section Full Threshold */ +/*! @{ */ #define ENET_RSFL_RX_SECTION_FULL_MASK (0xFFU) #define ENET_RSFL_RX_SECTION_FULL_SHIFT (0U) #define ENET_RSFL_RX_SECTION_FULL(x) (((uint32_t)(((uint32_t)(x)) << ENET_RSFL_RX_SECTION_FULL_SHIFT)) & ENET_RSFL_RX_SECTION_FULL_MASK) +/*! @} */ /*! @name RSEM - Receive FIFO Section Empty Threshold */ +/*! @{ */ #define ENET_RSEM_RX_SECTION_EMPTY_MASK (0xFFU) #define ENET_RSEM_RX_SECTION_EMPTY_SHIFT (0U) #define ENET_RSEM_RX_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << ENET_RSEM_RX_SECTION_EMPTY_SHIFT)) & ENET_RSEM_RX_SECTION_EMPTY_MASK) #define ENET_RSEM_STAT_SECTION_EMPTY_MASK (0x1F0000U) #define ENET_RSEM_STAT_SECTION_EMPTY_SHIFT (16U) #define ENET_RSEM_STAT_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << ENET_RSEM_STAT_SECTION_EMPTY_SHIFT)) & ENET_RSEM_STAT_SECTION_EMPTY_MASK) +/*! @} */ /*! @name RAEM - Receive FIFO Almost Empty Threshold */ +/*! @{ */ #define ENET_RAEM_RX_ALMOST_EMPTY_MASK (0xFFU) #define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT (0U) #define ENET_RAEM_RX_ALMOST_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << ENET_RAEM_RX_ALMOST_EMPTY_SHIFT)) & ENET_RAEM_RX_ALMOST_EMPTY_MASK) +/*! @} */ /*! @name RAFL - Receive FIFO Almost Full Threshold */ +/*! @{ */ #define ENET_RAFL_RX_ALMOST_FULL_MASK (0xFFU) #define ENET_RAFL_RX_ALMOST_FULL_SHIFT (0U) #define ENET_RAFL_RX_ALMOST_FULL(x) (((uint32_t)(((uint32_t)(x)) << ENET_RAFL_RX_ALMOST_FULL_SHIFT)) & ENET_RAFL_RX_ALMOST_FULL_MASK) +/*! @} */ /*! @name TSEM - Transmit FIFO Section Empty Threshold */ +/*! @{ */ #define ENET_TSEM_TX_SECTION_EMPTY_MASK (0xFFU) #define ENET_TSEM_TX_SECTION_EMPTY_SHIFT (0U) #define ENET_TSEM_TX_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << ENET_TSEM_TX_SECTION_EMPTY_SHIFT)) & ENET_TSEM_TX_SECTION_EMPTY_MASK) +/*! @} */ /*! @name TAEM - Transmit FIFO Almost Empty Threshold */ +/*! @{ */ #define ENET_TAEM_TX_ALMOST_EMPTY_MASK (0xFFU) #define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT (0U) #define ENET_TAEM_TX_ALMOST_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << ENET_TAEM_TX_ALMOST_EMPTY_SHIFT)) & ENET_TAEM_TX_ALMOST_EMPTY_MASK) +/*! @} */ /*! @name TAFL - Transmit FIFO Almost Full Threshold */ +/*! @{ */ #define ENET_TAFL_TX_ALMOST_FULL_MASK (0xFFU) #define ENET_TAFL_TX_ALMOST_FULL_SHIFT (0U) #define ENET_TAFL_TX_ALMOST_FULL(x) (((uint32_t)(((uint32_t)(x)) << ENET_TAFL_TX_ALMOST_FULL_SHIFT)) & ENET_TAFL_TX_ALMOST_FULL_MASK) +/*! @} */ /*! @name TIPG - Transmit Inter-Packet Gap */ +/*! @{ */ #define ENET_TIPG_IPG_MASK (0x1FU) #define ENET_TIPG_IPG_SHIFT (0U) #define ENET_TIPG_IPG(x) (((uint32_t)(((uint32_t)(x)) << ENET_TIPG_IPG_SHIFT)) & ENET_TIPG_IPG_MASK) +/*! @} */ /*! @name FTRL - Frame Truncation Length */ +/*! @{ */ #define ENET_FTRL_TRUNC_FL_MASK (0x3FFFU) #define ENET_FTRL_TRUNC_FL_SHIFT (0U) #define ENET_FTRL_TRUNC_FL(x) (((uint32_t)(((uint32_t)(x)) << ENET_FTRL_TRUNC_FL_SHIFT)) & ENET_FTRL_TRUNC_FL_MASK) +/*! @} */ /*! @name TACC - Transmit Accelerator Function Configuration */ +/*! @{ */ #define ENET_TACC_SHIFT16_MASK (0x1U) #define ENET_TACC_SHIFT16_SHIFT (0U) #define ENET_TACC_SHIFT16(x) (((uint32_t)(((uint32_t)(x)) << ENET_TACC_SHIFT16_SHIFT)) & ENET_TACC_SHIFT16_MASK) @@ -9367,8 +9980,10 @@ typedef struct { #define ENET_TACC_PROCHK_MASK (0x10U) #define ENET_TACC_PROCHK_SHIFT (4U) #define ENET_TACC_PROCHK(x) (((uint32_t)(((uint32_t)(x)) << ENET_TACC_PROCHK_SHIFT)) & ENET_TACC_PROCHK_MASK) +/*! @} */ /*! @name RACC - Receive Accelerator Function Configuration */ +/*! @{ */ #define ENET_RACC_PADREM_MASK (0x1U) #define ENET_RACC_PADREM_SHIFT (0U) #define ENET_RACC_PADREM(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_PADREM_SHIFT)) & ENET_RACC_PADREM_MASK) @@ -9384,263 +9999,367 @@ typedef struct { #define ENET_RACC_SHIFT16_MASK (0x80U) #define ENET_RACC_SHIFT16_SHIFT (7U) #define ENET_RACC_SHIFT16(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_SHIFT16_SHIFT)) & ENET_RACC_SHIFT16_MASK) +/*! @} */ /*! @name RMON_T_PACKETS - Tx Packet Count Statistic Register */ +/*! @{ */ #define ENET_RMON_T_PACKETS_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_PACKETS_TXPKTS_SHIFT (0U) #define ENET_RMON_T_PACKETS_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_PACKETS_TXPKTS_SHIFT)) & ENET_RMON_T_PACKETS_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_BC_PKT - Tx Broadcast Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_T_BC_PKT_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT (0U) #define ENET_RMON_T_BC_PKT_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_BC_PKT_TXPKTS_SHIFT)) & ENET_RMON_T_BC_PKT_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_MC_PKT - Tx Multicast Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_T_MC_PKT_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT (0U) #define ENET_RMON_T_MC_PKT_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_MC_PKT_TXPKTS_SHIFT)) & ENET_RMON_T_MC_PKT_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_CRC_ALIGN - Tx Packets with CRC/Align Error Statistic Register */ +/*! @{ */ #define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT (0U) #define ENET_RMON_T_CRC_ALIGN_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT)) & ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_UNDERSIZE - Tx Packets Less Than Bytes and Good CRC Statistic Register */ +/*! @{ */ #define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT (0U) #define ENET_RMON_T_UNDERSIZE_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT)) & ENET_RMON_T_UNDERSIZE_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_OVERSIZE - Tx Packets GT MAX_FL bytes and Good CRC Statistic Register */ +/*! @{ */ #define ENET_RMON_T_OVERSIZE_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT (0U) #define ENET_RMON_T_OVERSIZE_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT)) & ENET_RMON_T_OVERSIZE_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_FRAG - Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register */ +/*! @{ */ #define ENET_RMON_T_FRAG_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_FRAG_TXPKTS_SHIFT (0U) #define ENET_RMON_T_FRAG_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_FRAG_TXPKTS_SHIFT)) & ENET_RMON_T_FRAG_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_JAB - Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register */ +/*! @{ */ #define ENET_RMON_T_JAB_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_JAB_TXPKTS_SHIFT (0U) #define ENET_RMON_T_JAB_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_JAB_TXPKTS_SHIFT)) & ENET_RMON_T_JAB_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_COL - Tx Collision Count Statistic Register */ +/*! @{ */ #define ENET_RMON_T_COL_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_COL_TXPKTS_SHIFT (0U) #define ENET_RMON_T_COL_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_COL_TXPKTS_SHIFT)) & ENET_RMON_T_COL_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_P64 - Tx 64-Byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_T_P64_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_P64_TXPKTS_SHIFT (0U) #define ENET_RMON_T_P64_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P64_TXPKTS_SHIFT)) & ENET_RMON_T_P64_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_P65TO127 - Tx 65- to 127-byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_T_P65TO127_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_P65TO127_TXPKTS_SHIFT (0U) #define ENET_RMON_T_P65TO127_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P65TO127_TXPKTS_SHIFT)) & ENET_RMON_T_P65TO127_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_P128TO255 - Tx 128- to 255-byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_T_P128TO255_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_P128TO255_TXPKTS_SHIFT (0U) #define ENET_RMON_T_P128TO255_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P128TO255_TXPKTS_SHIFT)) & ENET_RMON_T_P128TO255_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_P256TO511 - Tx 256- to 511-byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_T_P256TO511_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_P256TO511_TXPKTS_SHIFT (0U) #define ENET_RMON_T_P256TO511_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P256TO511_TXPKTS_SHIFT)) & ENET_RMON_T_P256TO511_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_P512TO1023 - Tx 512- to 1023-byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_T_P512TO1023_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT (0U) #define ENET_RMON_T_P512TO1023_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P512TO1023_TXPKTS_SHIFT)) & ENET_RMON_T_P512TO1023_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_P1024TO2047 - Tx 1024- to 2047-byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_T_P1024TO2047_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT (0U) #define ENET_RMON_T_P1024TO2047_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT)) & ENET_RMON_T_P1024TO2047_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_P_GTE2048 - Tx Packets Greater Than 2048 Bytes Statistic Register */ +/*! @{ */ #define ENET_RMON_T_P_GTE2048_TXPKTS_MASK (0xFFFFU) #define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT (0U) #define ENET_RMON_T_P_GTE2048_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT)) & ENET_RMON_T_P_GTE2048_TXPKTS_MASK) +/*! @} */ /*! @name RMON_T_OCTETS - Tx Octets Statistic Register */ +/*! @{ */ #define ENET_RMON_T_OCTETS_TXOCTS_MASK (0xFFFFFFFFU) #define ENET_RMON_T_OCTETS_TXOCTS_SHIFT (0U) #define ENET_RMON_T_OCTETS_TXOCTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_OCTETS_TXOCTS_SHIFT)) & ENET_RMON_T_OCTETS_TXOCTS_MASK) +/*! @} */ /*! @name IEEE_T_FRAME_OK - Frames Transmitted OK Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_FRAME_OK_COUNT_MASK (0xFFFFU) #define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT (0U) #define ENET_IEEE_T_FRAME_OK_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_FRAME_OK_COUNT_SHIFT)) & ENET_IEEE_T_FRAME_OK_COUNT_MASK) +/*! @} */ /*! @name IEEE_T_1COL - Frames Transmitted with Single Collision Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_1COL_COUNT_MASK (0xFFFFU) #define ENET_IEEE_T_1COL_COUNT_SHIFT (0U) #define ENET_IEEE_T_1COL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_1COL_COUNT_SHIFT)) & ENET_IEEE_T_1COL_COUNT_MASK) +/*! @} */ /*! @name IEEE_T_MCOL - Frames Transmitted with Multiple Collisions Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_MCOL_COUNT_MASK (0xFFFFU) #define ENET_IEEE_T_MCOL_COUNT_SHIFT (0U) #define ENET_IEEE_T_MCOL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_MCOL_COUNT_SHIFT)) & ENET_IEEE_T_MCOL_COUNT_MASK) +/*! @} */ /*! @name IEEE_T_DEF - Frames Transmitted after Deferral Delay Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_DEF_COUNT_MASK (0xFFFFU) #define ENET_IEEE_T_DEF_COUNT_SHIFT (0U) #define ENET_IEEE_T_DEF_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_DEF_COUNT_SHIFT)) & ENET_IEEE_T_DEF_COUNT_MASK) +/*! @} */ /*! @name IEEE_T_LCOL - Frames Transmitted with Late Collision Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_LCOL_COUNT_MASK (0xFFFFU) #define ENET_IEEE_T_LCOL_COUNT_SHIFT (0U) #define ENET_IEEE_T_LCOL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_LCOL_COUNT_SHIFT)) & ENET_IEEE_T_LCOL_COUNT_MASK) +/*! @} */ /*! @name IEEE_T_EXCOL - Frames Transmitted with Excessive Collisions Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_EXCOL_COUNT_MASK (0xFFFFU) #define ENET_IEEE_T_EXCOL_COUNT_SHIFT (0U) #define ENET_IEEE_T_EXCOL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_EXCOL_COUNT_SHIFT)) & ENET_IEEE_T_EXCOL_COUNT_MASK) +/*! @} */ /*! @name IEEE_T_MACERR - Frames Transmitted with Tx FIFO Underrun Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_MACERR_COUNT_MASK (0xFFFFU) #define ENET_IEEE_T_MACERR_COUNT_SHIFT (0U) #define ENET_IEEE_T_MACERR_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_MACERR_COUNT_SHIFT)) & ENET_IEEE_T_MACERR_COUNT_MASK) +/*! @} */ /*! @name IEEE_T_CSERR - Frames Transmitted with Carrier Sense Error Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_CSERR_COUNT_MASK (0xFFFFU) #define ENET_IEEE_T_CSERR_COUNT_SHIFT (0U) #define ENET_IEEE_T_CSERR_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_CSERR_COUNT_SHIFT)) & ENET_IEEE_T_CSERR_COUNT_MASK) +/*! @} */ /*! @name IEEE_T_SQE - Reserved Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_SQE_COUNT_MASK (0xFFFFU) #define ENET_IEEE_T_SQE_COUNT_SHIFT (0U) #define ENET_IEEE_T_SQE_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_SQE_COUNT_SHIFT)) & ENET_IEEE_T_SQE_COUNT_MASK) +/*! @} */ /*! @name IEEE_T_FDXFC - Flow Control Pause Frames Transmitted Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_FDXFC_COUNT_MASK (0xFFFFU) #define ENET_IEEE_T_FDXFC_COUNT_SHIFT (0U) #define ENET_IEEE_T_FDXFC_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_FDXFC_COUNT_SHIFT)) & ENET_IEEE_T_FDXFC_COUNT_MASK) +/*! @} */ /*! @name IEEE_T_OCTETS_OK - Octet Count for Frames Transmitted w/o Error Statistic Register */ +/*! @{ */ #define ENET_IEEE_T_OCTETS_OK_COUNT_MASK (0xFFFFFFFFU) #define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT (0U) #define ENET_IEEE_T_OCTETS_OK_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT)) & ENET_IEEE_T_OCTETS_OK_COUNT_MASK) +/*! @} */ /*! @name RMON_R_PACKETS - Rx Packet Count Statistic Register */ +/*! @{ */ #define ENET_RMON_R_PACKETS_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_PACKETS_COUNT_SHIFT (0U) #define ENET_RMON_R_PACKETS_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_PACKETS_COUNT_SHIFT)) & ENET_RMON_R_PACKETS_COUNT_MASK) +/*! @} */ /*! @name RMON_R_BC_PKT - Rx Broadcast Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_R_BC_PKT_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_BC_PKT_COUNT_SHIFT (0U) #define ENET_RMON_R_BC_PKT_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_BC_PKT_COUNT_SHIFT)) & ENET_RMON_R_BC_PKT_COUNT_MASK) +/*! @} */ /*! @name RMON_R_MC_PKT - Rx Multicast Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_R_MC_PKT_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_MC_PKT_COUNT_SHIFT (0U) #define ENET_RMON_R_MC_PKT_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_MC_PKT_COUNT_SHIFT)) & ENET_RMON_R_MC_PKT_COUNT_MASK) +/*! @} */ /*! @name RMON_R_CRC_ALIGN - Rx Packets with CRC/Align Error Statistic Register */ +/*! @{ */ #define ENET_RMON_R_CRC_ALIGN_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT (0U) #define ENET_RMON_R_CRC_ALIGN_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT)) & ENET_RMON_R_CRC_ALIGN_COUNT_MASK) +/*! @} */ /*! @name RMON_R_UNDERSIZE - Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register */ +/*! @{ */ #define ENET_RMON_R_UNDERSIZE_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT (0U) #define ENET_RMON_R_UNDERSIZE_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_UNDERSIZE_COUNT_SHIFT)) & ENET_RMON_R_UNDERSIZE_COUNT_MASK) +/*! @} */ /*! @name RMON_R_OVERSIZE - Rx Packets Greater Than MAX_FL and Good CRC Statistic Register */ +/*! @{ */ #define ENET_RMON_R_OVERSIZE_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_OVERSIZE_COUNT_SHIFT (0U) #define ENET_RMON_R_OVERSIZE_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_OVERSIZE_COUNT_SHIFT)) & ENET_RMON_R_OVERSIZE_COUNT_MASK) +/*! @} */ /*! @name RMON_R_FRAG - Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register */ +/*! @{ */ #define ENET_RMON_R_FRAG_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_FRAG_COUNT_SHIFT (0U) #define ENET_RMON_R_FRAG_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_FRAG_COUNT_SHIFT)) & ENET_RMON_R_FRAG_COUNT_MASK) +/*! @} */ /*! @name RMON_R_JAB - Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register */ +/*! @{ */ #define ENET_RMON_R_JAB_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_JAB_COUNT_SHIFT (0U) #define ENET_RMON_R_JAB_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_JAB_COUNT_SHIFT)) & ENET_RMON_R_JAB_COUNT_MASK) +/*! @} */ /*! @name RMON_R_P64 - Rx 64-Byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_R_P64_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_P64_COUNT_SHIFT (0U) #define ENET_RMON_R_P64_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P64_COUNT_SHIFT)) & ENET_RMON_R_P64_COUNT_MASK) +/*! @} */ /*! @name RMON_R_P65TO127 - Rx 65- to 127-Byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_R_P65TO127_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_P65TO127_COUNT_SHIFT (0U) #define ENET_RMON_R_P65TO127_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P65TO127_COUNT_SHIFT)) & ENET_RMON_R_P65TO127_COUNT_MASK) +/*! @} */ /*! @name RMON_R_P128TO255 - Rx 128- to 255-Byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_R_P128TO255_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_P128TO255_COUNT_SHIFT (0U) #define ENET_RMON_R_P128TO255_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P128TO255_COUNT_SHIFT)) & ENET_RMON_R_P128TO255_COUNT_MASK) +/*! @} */ /*! @name RMON_R_P256TO511 - Rx 256- to 511-Byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_R_P256TO511_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_P256TO511_COUNT_SHIFT (0U) #define ENET_RMON_R_P256TO511_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P256TO511_COUNT_SHIFT)) & ENET_RMON_R_P256TO511_COUNT_MASK) +/*! @} */ /*! @name RMON_R_P512TO1023 - Rx 512- to 1023-Byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_R_P512TO1023_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_P512TO1023_COUNT_SHIFT (0U) #define ENET_RMON_R_P512TO1023_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P512TO1023_COUNT_SHIFT)) & ENET_RMON_R_P512TO1023_COUNT_MASK) +/*! @} */ /*! @name RMON_R_P1024TO2047 - Rx 1024- to 2047-Byte Packets Statistic Register */ +/*! @{ */ #define ENET_RMON_R_P1024TO2047_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_P1024TO2047_COUNT_SHIFT (0U) #define ENET_RMON_R_P1024TO2047_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P1024TO2047_COUNT_SHIFT)) & ENET_RMON_R_P1024TO2047_COUNT_MASK) +/*! @} */ /*! @name RMON_R_P_GTE2048 - Rx Packets Greater than 2048 Bytes Statistic Register */ +/*! @{ */ #define ENET_RMON_R_P_GTE2048_COUNT_MASK (0xFFFFU) #define ENET_RMON_R_P_GTE2048_COUNT_SHIFT (0U) #define ENET_RMON_R_P_GTE2048_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P_GTE2048_COUNT_SHIFT)) & ENET_RMON_R_P_GTE2048_COUNT_MASK) +/*! @} */ /*! @name RMON_R_OCTETS - Rx Octets Statistic Register */ +/*! @{ */ #define ENET_RMON_R_OCTETS_COUNT_MASK (0xFFFFFFFFU) #define ENET_RMON_R_OCTETS_COUNT_SHIFT (0U) #define ENET_RMON_R_OCTETS_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_OCTETS_COUNT_SHIFT)) & ENET_RMON_R_OCTETS_COUNT_MASK) +/*! @} */ /*! @name IEEE_R_DROP - Frames not Counted Correctly Statistic Register */ +/*! @{ */ #define ENET_IEEE_R_DROP_COUNT_MASK (0xFFFFU) #define ENET_IEEE_R_DROP_COUNT_SHIFT (0U) #define ENET_IEEE_R_DROP_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_DROP_COUNT_SHIFT)) & ENET_IEEE_R_DROP_COUNT_MASK) +/*! @} */ /*! @name IEEE_R_FRAME_OK - Frames Received OK Statistic Register */ +/*! @{ */ #define ENET_IEEE_R_FRAME_OK_COUNT_MASK (0xFFFFU) #define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT (0U) #define ENET_IEEE_R_FRAME_OK_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_FRAME_OK_COUNT_SHIFT)) & ENET_IEEE_R_FRAME_OK_COUNT_MASK) +/*! @} */ /*! @name IEEE_R_CRC - Frames Received with CRC Error Statistic Register */ +/*! @{ */ #define ENET_IEEE_R_CRC_COUNT_MASK (0xFFFFU) #define ENET_IEEE_R_CRC_COUNT_SHIFT (0U) #define ENET_IEEE_R_CRC_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_CRC_COUNT_SHIFT)) & ENET_IEEE_R_CRC_COUNT_MASK) +/*! @} */ /*! @name IEEE_R_ALIGN - Frames Received with Alignment Error Statistic Register */ +/*! @{ */ #define ENET_IEEE_R_ALIGN_COUNT_MASK (0xFFFFU) #define ENET_IEEE_R_ALIGN_COUNT_SHIFT (0U) #define ENET_IEEE_R_ALIGN_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_ALIGN_COUNT_SHIFT)) & ENET_IEEE_R_ALIGN_COUNT_MASK) +/*! @} */ /*! @name IEEE_R_MACERR - Receive FIFO Overflow Count Statistic Register */ +/*! @{ */ #define ENET_IEEE_R_MACERR_COUNT_MASK (0xFFFFU) #define ENET_IEEE_R_MACERR_COUNT_SHIFT (0U) #define ENET_IEEE_R_MACERR_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_MACERR_COUNT_SHIFT)) & ENET_IEEE_R_MACERR_COUNT_MASK) +/*! @} */ /*! @name IEEE_R_FDXFC - Flow Control Pause Frames Received Statistic Register */ +/*! @{ */ #define ENET_IEEE_R_FDXFC_COUNT_MASK (0xFFFFU) #define ENET_IEEE_R_FDXFC_COUNT_SHIFT (0U) #define ENET_IEEE_R_FDXFC_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_FDXFC_COUNT_SHIFT)) & ENET_IEEE_R_FDXFC_COUNT_MASK) +/*! @} */ /*! @name IEEE_R_OCTETS_OK - Octet Count for Frames Received without Error Statistic Register */ +/*! @{ */ #define ENET_IEEE_R_OCTETS_OK_COUNT_MASK (0xFFFFFFFFU) #define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT (0U) #define ENET_IEEE_R_OCTETS_OK_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT)) & ENET_IEEE_R_OCTETS_OK_COUNT_MASK) +/*! @} */ /*! @name ATCR - Adjustable Timer Control Register */ +/*! @{ */ #define ENET_ATCR_EN_MASK (0x1U) #define ENET_ATCR_EN_SHIFT (0U) #define ENET_ATCR_EN(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_EN_SHIFT)) & ENET_ATCR_EN_MASK) @@ -9665,41 +10384,55 @@ typedef struct { #define ENET_ATCR_SLAVE_MASK (0x2000U) #define ENET_ATCR_SLAVE_SHIFT (13U) #define ENET_ATCR_SLAVE(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_SLAVE_SHIFT)) & ENET_ATCR_SLAVE_MASK) +/*! @} */ /*! @name ATVR - Timer Value Register */ +/*! @{ */ #define ENET_ATVR_ATIME_MASK (0xFFFFFFFFU) #define ENET_ATVR_ATIME_SHIFT (0U) #define ENET_ATVR_ATIME(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATVR_ATIME_SHIFT)) & ENET_ATVR_ATIME_MASK) +/*! @} */ /*! @name ATOFF - Timer Offset Register */ +/*! @{ */ #define ENET_ATOFF_OFFSET_MASK (0xFFFFFFFFU) #define ENET_ATOFF_OFFSET_SHIFT (0U) #define ENET_ATOFF_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATOFF_OFFSET_SHIFT)) & ENET_ATOFF_OFFSET_MASK) +/*! @} */ /*! @name ATPER - Timer Period Register */ +/*! @{ */ #define ENET_ATPER_PERIOD_MASK (0xFFFFFFFFU) #define ENET_ATPER_PERIOD_SHIFT (0U) #define ENET_ATPER_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATPER_PERIOD_SHIFT)) & ENET_ATPER_PERIOD_MASK) +/*! @} */ /*! @name ATCOR - Timer Correction Register */ +/*! @{ */ #define ENET_ATCOR_COR_MASK (0x7FFFFFFFU) #define ENET_ATCOR_COR_SHIFT (0U) #define ENET_ATCOR_COR(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCOR_COR_SHIFT)) & ENET_ATCOR_COR_MASK) +/*! @} */ /*! @name ATINC - Time-Stamping Clock Period Register */ +/*! @{ */ #define ENET_ATINC_INC_MASK (0x7FU) #define ENET_ATINC_INC_SHIFT (0U) #define ENET_ATINC_INC(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATINC_INC_SHIFT)) & ENET_ATINC_INC_MASK) #define ENET_ATINC_INC_CORR_MASK (0x7F00U) #define ENET_ATINC_INC_CORR_SHIFT (8U) #define ENET_ATINC_INC_CORR(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATINC_INC_CORR_SHIFT)) & ENET_ATINC_INC_CORR_MASK) +/*! @} */ /*! @name ATSTMP - Timestamp of Last Transmitted Frame */ +/*! @{ */ #define ENET_ATSTMP_TIMESTAMP_MASK (0xFFFFFFFFU) #define ENET_ATSTMP_TIMESTAMP_SHIFT (0U) #define ENET_ATSTMP_TIMESTAMP(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATSTMP_TIMESTAMP_SHIFT)) & ENET_ATSTMP_TIMESTAMP_MASK) +/*! @} */ /*! @name TGSR - Timer Global Status Register */ +/*! @{ */ #define ENET_TGSR_TF0_MASK (0x1U) #define ENET_TGSR_TF0_SHIFT (0U) #define ENET_TGSR_TF0(x) (((uint32_t)(((uint32_t)(x)) << ENET_TGSR_TF0_SHIFT)) & ENET_TGSR_TF0_MASK) @@ -9712,8 +10445,10 @@ typedef struct { #define ENET_TGSR_TF3_MASK (0x8U) #define ENET_TGSR_TF3_SHIFT (3U) #define ENET_TGSR_TF3(x) (((uint32_t)(((uint32_t)(x)) << ENET_TGSR_TF3_SHIFT)) & ENET_TGSR_TF3_MASK) +/*! @} */ /*! @name TCSR - Timer Control Status Register */ +/*! @{ */ #define ENET_TCSR_TDRE_MASK (0x1U) #define ENET_TCSR_TDRE_SHIFT (0U) #define ENET_TCSR_TDRE(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TDRE_SHIFT)) & ENET_TCSR_TDRE_MASK) @@ -9729,14 +10464,17 @@ typedef struct { #define ENET_TCSR_TPWC_MASK (0xF800U) #define ENET_TCSR_TPWC_SHIFT (11U) #define ENET_TCSR_TPWC(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TPWC_SHIFT)) & ENET_TCSR_TPWC_MASK) +/*! @} */ /* The count of ENET_TCSR */ #define ENET_TCSR_COUNT (4U) /*! @name TCCR - Timer Compare Capture Register */ +/*! @{ */ #define ENET_TCCR_TCC_MASK (0xFFFFFFFFU) #define ENET_TCCR_TCC_SHIFT (0U) #define ENET_TCCR_TCC(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCCR_TCC_SHIFT)) & ENET_TCCR_TCC_MASK) +/*! @} */ /* The count of ENET_TCCR */ #define ENET_TCCR_COUNT (4U) @@ -9799,6 +10537,7 @@ typedef struct { */ /*! @name CTRL - Control Register */ +/*! @{ */ #define EWM_CTRL_EWMEN_MASK (0x1U) #define EWM_CTRL_EWMEN_SHIFT (0U) #define EWM_CTRL_EWMEN(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_EWMEN_SHIFT)) & EWM_CTRL_EWMEN_MASK) @@ -9811,31 +10550,42 @@ typedef struct { #define EWM_CTRL_INTEN_MASK (0x8U) #define EWM_CTRL_INTEN_SHIFT (3U) #define EWM_CTRL_INTEN(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_INTEN_SHIFT)) & EWM_CTRL_INTEN_MASK) +/*! @} */ /*! @name SERV - Service Register */ +/*! @{ */ #define EWM_SERV_SERVICE_MASK (0xFFU) #define EWM_SERV_SERVICE_SHIFT (0U) #define EWM_SERV_SERVICE(x) (((uint8_t)(((uint8_t)(x)) << EWM_SERV_SERVICE_SHIFT)) & EWM_SERV_SERVICE_MASK) +/*! @} */ /*! @name CMPL - Compare Low Register */ +/*! @{ */ #define EWM_CMPL_COMPAREL_MASK (0xFFU) #define EWM_CMPL_COMPAREL_SHIFT (0U) #define EWM_CMPL_COMPAREL(x) (((uint8_t)(((uint8_t)(x)) << EWM_CMPL_COMPAREL_SHIFT)) & EWM_CMPL_COMPAREL_MASK) +/*! @} */ /*! @name CMPH - Compare High Register */ +/*! @{ */ #define EWM_CMPH_COMPAREH_MASK (0xFFU) #define EWM_CMPH_COMPAREH_SHIFT (0U) #define EWM_CMPH_COMPAREH(x) (((uint8_t)(((uint8_t)(x)) << EWM_CMPH_COMPAREH_SHIFT)) & EWM_CMPH_COMPAREH_MASK) +/*! @} */ /*! @name CLKCTRL - Clock Control Register */ +/*! @{ */ #define EWM_CLKCTRL_CLKSEL_MASK (0x3U) #define EWM_CLKCTRL_CLKSEL_SHIFT (0U) #define EWM_CLKCTRL_CLKSEL(x) (((uint8_t)(((uint8_t)(x)) << EWM_CLKCTRL_CLKSEL_SHIFT)) & EWM_CLKCTRL_CLKSEL_MASK) +/*! @} */ /*! @name CLKPRESCALER - Clock Prescaler Register */ +/*! @{ */ #define EWM_CLKPRESCALER_CLK_DIV_MASK (0xFFU) #define EWM_CLKPRESCALER_CLK_DIV_SHIFT (0U) #define EWM_CLKPRESCALER_CLK_DIV(x) (((uint8_t)(((uint8_t)(x)) << EWM_CLKPRESCALER_CLK_DIV_SHIFT)) & EWM_CLKPRESCALER_CLK_DIV_MASK) +/*! @} */ /*! @@ -9922,6 +10672,7 @@ typedef struct { */ /*! @name VERID - Version ID Register */ +/*! @{ */ #define FLEXIO_VERID_FEATURE_MASK (0xFFFFU) #define FLEXIO_VERID_FEATURE_SHIFT (0U) #define FLEXIO_VERID_FEATURE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_VERID_FEATURE_SHIFT)) & FLEXIO_VERID_FEATURE_MASK) @@ -9931,8 +10682,10 @@ typedef struct { #define FLEXIO_VERID_MAJOR_MASK (0xFF000000U) #define FLEXIO_VERID_MAJOR_SHIFT (24U) #define FLEXIO_VERID_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_VERID_MAJOR_SHIFT)) & FLEXIO_VERID_MAJOR_MASK) +/*! @} */ /*! @name PARAM - Parameter Register */ +/*! @{ */ #define FLEXIO_PARAM_SHIFTER_MASK (0xFFU) #define FLEXIO_PARAM_SHIFTER_SHIFT (0U) #define FLEXIO_PARAM_SHIFTER(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_PARAM_SHIFTER_SHIFT)) & FLEXIO_PARAM_SHIFTER_MASK) @@ -9945,8 +10698,10 @@ typedef struct { #define FLEXIO_PARAM_TRIGGER_MASK (0xFF000000U) #define FLEXIO_PARAM_TRIGGER_SHIFT (24U) #define FLEXIO_PARAM_TRIGGER(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_PARAM_TRIGGER_SHIFT)) & FLEXIO_PARAM_TRIGGER_MASK) +/*! @} */ /*! @name CTRL - FlexIO Control Register */ +/*! @{ */ #define FLEXIO_CTRL_FLEXEN_MASK (0x1U) #define FLEXIO_CTRL_FLEXEN_SHIFT (0U) #define FLEXIO_CTRL_FLEXEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_CTRL_FLEXEN_SHIFT)) & FLEXIO_CTRL_FLEXEN_MASK) @@ -9962,53 +10717,73 @@ typedef struct { #define FLEXIO_CTRL_DOZEN_MASK (0x80000000U) #define FLEXIO_CTRL_DOZEN_SHIFT (31U) #define FLEXIO_CTRL_DOZEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_CTRL_DOZEN_SHIFT)) & FLEXIO_CTRL_DOZEN_MASK) +/*! @} */ /*! @name PIN - Pin State Register */ +/*! @{ */ #define FLEXIO_PIN_PDI_MASK (0xFFFFFFFFU) #define FLEXIO_PIN_PDI_SHIFT (0U) #define FLEXIO_PIN_PDI(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_PIN_PDI_SHIFT)) & FLEXIO_PIN_PDI_MASK) +/*! @} */ /*! @name SHIFTSTAT - Shifter Status Register */ +/*! @{ */ #define FLEXIO_SHIFTSTAT_SSF_MASK (0xFU) #define FLEXIO_SHIFTSTAT_SSF_SHIFT (0U) #define FLEXIO_SHIFTSTAT_SSF(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTSTAT_SSF_SHIFT)) & FLEXIO_SHIFTSTAT_SSF_MASK) +/*! @} */ /*! @name SHIFTERR - Shifter Error Register */ +/*! @{ */ #define FLEXIO_SHIFTERR_SEF_MASK (0xFU) #define FLEXIO_SHIFTERR_SEF_SHIFT (0U) #define FLEXIO_SHIFTERR_SEF(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTERR_SEF_SHIFT)) & FLEXIO_SHIFTERR_SEF_MASK) +/*! @} */ /*! @name TIMSTAT - Timer Status Register */ +/*! @{ */ #define FLEXIO_TIMSTAT_TSF_MASK (0xFU) #define FLEXIO_TIMSTAT_TSF_SHIFT (0U) #define FLEXIO_TIMSTAT_TSF(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMSTAT_TSF_SHIFT)) & FLEXIO_TIMSTAT_TSF_MASK) +/*! @} */ /*! @name SHIFTSIEN - Shifter Status Interrupt Enable */ +/*! @{ */ #define FLEXIO_SHIFTSIEN_SSIE_MASK (0xFU) #define FLEXIO_SHIFTSIEN_SSIE_SHIFT (0U) #define FLEXIO_SHIFTSIEN_SSIE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTSIEN_SSIE_SHIFT)) & FLEXIO_SHIFTSIEN_SSIE_MASK) +/*! @} */ /*! @name SHIFTEIEN - Shifter Error Interrupt Enable */ +/*! @{ */ #define FLEXIO_SHIFTEIEN_SEIE_MASK (0xFU) #define FLEXIO_SHIFTEIEN_SEIE_SHIFT (0U) #define FLEXIO_SHIFTEIEN_SEIE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTEIEN_SEIE_SHIFT)) & FLEXIO_SHIFTEIEN_SEIE_MASK) +/*! @} */ /*! @name TIMIEN - Timer Interrupt Enable Register */ +/*! @{ */ #define FLEXIO_TIMIEN_TEIE_MASK (0xFU) #define FLEXIO_TIMIEN_TEIE_SHIFT (0U) #define FLEXIO_TIMIEN_TEIE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMIEN_TEIE_SHIFT)) & FLEXIO_TIMIEN_TEIE_MASK) +/*! @} */ /*! @name SHIFTSDEN - Shifter Status DMA Enable */ +/*! @{ */ #define FLEXIO_SHIFTSDEN_SSDE_MASK (0xFU) #define FLEXIO_SHIFTSDEN_SSDE_SHIFT (0U) #define FLEXIO_SHIFTSDEN_SSDE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTSDEN_SSDE_SHIFT)) & FLEXIO_SHIFTSDEN_SSDE_MASK) +/*! @} */ /*! @name SHIFTSTATE - Shifter State Register */ +/*! @{ */ #define FLEXIO_SHIFTSTATE_STATE_MASK (0x7U) #define FLEXIO_SHIFTSTATE_STATE_SHIFT (0U) #define FLEXIO_SHIFTSTATE_STATE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTSTATE_STATE_SHIFT)) & FLEXIO_SHIFTSTATE_STATE_MASK) +/*! @} */ /*! @name SHIFTCTL - Shifter Control N Register */ +/*! @{ */ #define FLEXIO_SHIFTCTL_SMOD_MASK (0x7U) #define FLEXIO_SHIFTCTL_SMOD_SHIFT (0U) #define FLEXIO_SHIFTCTL_SMOD(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCTL_SMOD_SHIFT)) & FLEXIO_SHIFTCTL_SMOD_MASK) @@ -10027,11 +10802,13 @@ typedef struct { #define FLEXIO_SHIFTCTL_TIMSEL_MASK (0x3000000U) #define FLEXIO_SHIFTCTL_TIMSEL_SHIFT (24U) #define FLEXIO_SHIFTCTL_TIMSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCTL_TIMSEL_SHIFT)) & FLEXIO_SHIFTCTL_TIMSEL_MASK) +/*! @} */ /* The count of FLEXIO_SHIFTCTL */ #define FLEXIO_SHIFTCTL_COUNT (4U) /*! @name SHIFTCFG - Shifter Configuration N Register */ +/*! @{ */ #define FLEXIO_SHIFTCFG_SSTART_MASK (0x3U) #define FLEXIO_SHIFTCFG_SSTART_SHIFT (0U) #define FLEXIO_SHIFTCFG_SSTART(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCFG_SSTART_SHIFT)) & FLEXIO_SHIFTCFG_SSTART_MASK) @@ -10044,43 +10821,53 @@ typedef struct { #define FLEXIO_SHIFTCFG_PWIDTH_MASK (0x1F0000U) #define FLEXIO_SHIFTCFG_PWIDTH_SHIFT (16U) #define FLEXIO_SHIFTCFG_PWIDTH(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCFG_PWIDTH_SHIFT)) & FLEXIO_SHIFTCFG_PWIDTH_MASK) +/*! @} */ /* The count of FLEXIO_SHIFTCFG */ #define FLEXIO_SHIFTCFG_COUNT (4U) /*! @name SHIFTBUF - Shifter Buffer N Register */ +/*! @{ */ #define FLEXIO_SHIFTBUF_SHIFTBUF_MASK (0xFFFFFFFFU) #define FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT (0U) #define FLEXIO_SHIFTBUF_SHIFTBUF(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT)) & FLEXIO_SHIFTBUF_SHIFTBUF_MASK) +/*! @} */ /* The count of FLEXIO_SHIFTBUF */ #define FLEXIO_SHIFTBUF_COUNT (4U) /*! @name SHIFTBUFBIS - Shifter Buffer N Bit Swapped Register */ +/*! @{ */ #define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK (0xFFFFFFFFU) #define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT (0U) #define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT)) & FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK) +/*! @} */ /* The count of FLEXIO_SHIFTBUFBIS */ #define FLEXIO_SHIFTBUFBIS_COUNT (4U) /*! @name SHIFTBUFBYS - Shifter Buffer N Byte Swapped Register */ +/*! @{ */ #define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK (0xFFFFFFFFU) #define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT (0U) #define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT)) & FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK) +/*! @} */ /* The count of FLEXIO_SHIFTBUFBYS */ #define FLEXIO_SHIFTBUFBYS_COUNT (4U) /*! @name SHIFTBUFBBS - Shifter Buffer N Bit Byte Swapped Register */ +/*! @{ */ #define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK (0xFFFFFFFFU) #define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT (0U) #define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT)) & FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK) +/*! @} */ /* The count of FLEXIO_SHIFTBUFBBS */ #define FLEXIO_SHIFTBUFBBS_COUNT (4U) /*! @name TIMCTL - Timer Control N Register */ +/*! @{ */ #define FLEXIO_TIMCTL_TIMOD_MASK (0x3U) #define FLEXIO_TIMCTL_TIMOD_SHIFT (0U) #define FLEXIO_TIMCTL_TIMOD(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCTL_TIMOD_SHIFT)) & FLEXIO_TIMCTL_TIMOD_MASK) @@ -10102,11 +10889,13 @@ typedef struct { #define FLEXIO_TIMCTL_TRGSEL_MASK (0x3F000000U) #define FLEXIO_TIMCTL_TRGSEL_SHIFT (24U) #define FLEXIO_TIMCTL_TRGSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCTL_TRGSEL_SHIFT)) & FLEXIO_TIMCTL_TRGSEL_MASK) +/*! @} */ /* The count of FLEXIO_TIMCTL */ #define FLEXIO_TIMCTL_COUNT (4U) /*! @name TIMCFG - Timer Configuration N Register */ +/*! @{ */ #define FLEXIO_TIMCFG_TSTART_MASK (0x2U) #define FLEXIO_TIMCFG_TSTART_SHIFT (1U) #define FLEXIO_TIMCFG_TSTART(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCFG_TSTART_SHIFT)) & FLEXIO_TIMCFG_TSTART_MASK) @@ -10128,38 +10917,47 @@ typedef struct { #define FLEXIO_TIMCFG_TIMOUT_MASK (0x3000000U) #define FLEXIO_TIMCFG_TIMOUT_SHIFT (24U) #define FLEXIO_TIMCFG_TIMOUT(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCFG_TIMOUT_SHIFT)) & FLEXIO_TIMCFG_TIMOUT_MASK) +/*! @} */ /* The count of FLEXIO_TIMCFG */ #define FLEXIO_TIMCFG_COUNT (4U) /*! @name TIMCMP - Timer Compare N Register */ +/*! @{ */ #define FLEXIO_TIMCMP_CMP_MASK (0xFFFFU) #define FLEXIO_TIMCMP_CMP_SHIFT (0U) #define FLEXIO_TIMCMP_CMP(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCMP_CMP_SHIFT)) & FLEXIO_TIMCMP_CMP_MASK) +/*! @} */ /* The count of FLEXIO_TIMCMP */ #define FLEXIO_TIMCMP_COUNT (4U) /*! @name SHIFTBUFNBS - Shifter Buffer N Nibble Byte Swapped Register */ +/*! @{ */ #define FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_MASK (0xFFFFFFFFU) #define FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_SHIFT (0U) #define FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_SHIFT)) & FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_MASK) +/*! @} */ /* The count of FLEXIO_SHIFTBUFNBS */ #define FLEXIO_SHIFTBUFNBS_COUNT (4U) /*! @name SHIFTBUFHWS - Shifter Buffer N Half Word Swapped Register */ +/*! @{ */ #define FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_MASK (0xFFFFFFFFU) #define FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_SHIFT (0U) #define FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_SHIFT)) & FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_MASK) +/*! @} */ /* The count of FLEXIO_SHIFTBUFHWS */ #define FLEXIO_SHIFTBUFHWS_COUNT (4U) /*! @name SHIFTBUFNIS - Shifter Buffer N Nibble Swapped Register */ +/*! @{ */ #define FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_MASK (0xFFFFFFFFU) #define FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_SHIFT (0U) #define FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_SHIFT)) & FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_MASK) +/*! @} */ /* The count of FLEXIO_SHIFTBUFNIS */ #define FLEXIO_SHIFTBUFNIS_COUNT (4U) @@ -10221,6 +11019,7 @@ typedef struct { */ /*! @name TCM_CTRL - TCM CRTL Register */ +/*! @{ */ #define FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_MASK (0x1U) #define FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_SHIFT (0U) #define FLEXRAM_TCM_CTRL_TCM_WWAIT_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_SHIFT)) & FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_MASK) @@ -10233,8 +11032,10 @@ typedef struct { #define FLEXRAM_TCM_CTRL_Reserved_MASK (0xFFFFFFF8U) #define FLEXRAM_TCM_CTRL_Reserved_SHIFT (3U) #define FLEXRAM_TCM_CTRL_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_TCM_CTRL_Reserved_SHIFT)) & FLEXRAM_TCM_CTRL_Reserved_MASK) +/*! @} */ /*! @name OCRAM_MAGIC_ADDR - OCRAM Magic Address Register */ +/*! @{ */ #define FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_MASK (0x1U) #define FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_SHIFT (0U) #define FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_SHIFT)) & FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_MASK) @@ -10244,8 +11045,10 @@ typedef struct { #define FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_MASK (0xFFFE0000U) #define FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_SHIFT (17U) #define FLEXRAM_OCRAM_MAGIC_ADDR_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_SHIFT)) & FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_MASK) +/*! @} */ /*! @name DTCM_MAGIC_ADDR - DTCM Magic Address Register */ +/*! @{ */ #define FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_MASK (0x1U) #define FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_SHIFT (0U) #define FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_SHIFT)) & FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_MASK) @@ -10255,8 +11058,10 @@ typedef struct { #define FLEXRAM_DTCM_MAGIC_ADDR_Reserved_MASK (0xFFFE0000U) #define FLEXRAM_DTCM_MAGIC_ADDR_Reserved_SHIFT (17U) #define FLEXRAM_DTCM_MAGIC_ADDR_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_DTCM_MAGIC_ADDR_Reserved_SHIFT)) & FLEXRAM_DTCM_MAGIC_ADDR_Reserved_MASK) +/*! @} */ /*! @name ITCM_MAGIC_ADDR - ITCM Magic Address Register */ +/*! @{ */ #define FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_MASK (0x1U) #define FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_SHIFT (0U) #define FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_SHIFT)) & FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_MASK) @@ -10266,8 +11071,10 @@ typedef struct { #define FLEXRAM_ITCM_MAGIC_ADDR_Reserved_MASK (0xFFFE0000U) #define FLEXRAM_ITCM_MAGIC_ADDR_Reserved_SHIFT (17U) #define FLEXRAM_ITCM_MAGIC_ADDR_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_ITCM_MAGIC_ADDR_Reserved_SHIFT)) & FLEXRAM_ITCM_MAGIC_ADDR_Reserved_MASK) +/*! @} */ /*! @name INT_STATUS - Interrupt Status Register */ +/*! @{ */ #define FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_MASK (0x1U) #define FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_SHIFT (0U) #define FLEXRAM_INT_STATUS_ITCM_MAM_STATUS(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_SHIFT)) & FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_MASK) @@ -10289,8 +11096,10 @@ typedef struct { #define FLEXRAM_INT_STATUS_Reserved_MASK (0xFFFFFFC0U) #define FLEXRAM_INT_STATUS_Reserved_SHIFT (6U) #define FLEXRAM_INT_STATUS_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STATUS_Reserved_SHIFT)) & FLEXRAM_INT_STATUS_Reserved_MASK) +/*! @} */ /*! @name INT_STAT_EN - Interrupt Status Enable Register */ +/*! @{ */ #define FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_MASK (0x1U) #define FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_SHIFT (0U) #define FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_SHIFT)) & FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_MASK) @@ -10312,8 +11121,10 @@ typedef struct { #define FLEXRAM_INT_STAT_EN_Reserved_MASK (0xFFFFFFC0U) #define FLEXRAM_INT_STAT_EN_Reserved_SHIFT (6U) #define FLEXRAM_INT_STAT_EN_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STAT_EN_Reserved_SHIFT)) & FLEXRAM_INT_STAT_EN_Reserved_MASK) +/*! @} */ /*! @name INT_SIG_EN - Interrupt Enable Register */ +/*! @{ */ #define FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_MASK (0x1U) #define FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_SHIFT (0U) #define FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_SHIFT)) & FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_MASK) @@ -10335,6 +11146,7 @@ typedef struct { #define FLEXRAM_INT_SIG_EN_Reserved_MASK (0xFFFFFFC0U) #define FLEXRAM_INT_SIG_EN_Reserved_SHIFT (6U) #define FLEXRAM_INT_SIG_EN_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_SIG_EN_Reserved_SHIFT)) & FLEXRAM_INT_SIG_EN_Reserved_MASK) +/*! @} */ /*! @@ -10417,6 +11229,7 @@ typedef struct { */ /*! @name MCR0 - Module Control Register 0 */ +/*! @{ */ #define FLEXSPI_MCR0_SWRESET_MASK (0x1U) #define FLEXSPI_MCR0_SWRESET_SHIFT (0U) #define FLEXSPI_MCR0_SWRESET(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_SWRESET_SHIFT)) & FLEXSPI_MCR0_SWRESET_MASK) @@ -10450,16 +11263,20 @@ typedef struct { #define FLEXSPI_MCR0_AHBGRANTWAIT_MASK (0xFF000000U) #define FLEXSPI_MCR0_AHBGRANTWAIT_SHIFT (24U) #define FLEXSPI_MCR0_AHBGRANTWAIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_AHBGRANTWAIT_SHIFT)) & FLEXSPI_MCR0_AHBGRANTWAIT_MASK) +/*! @} */ /*! @name MCR1 - Module Control Register 1 */ +/*! @{ */ #define FLEXSPI_MCR1_AHBBUSWAIT_MASK (0xFFFFU) #define FLEXSPI_MCR1_AHBBUSWAIT_SHIFT (0U) #define FLEXSPI_MCR1_AHBBUSWAIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR1_AHBBUSWAIT_SHIFT)) & FLEXSPI_MCR1_AHBBUSWAIT_MASK) #define FLEXSPI_MCR1_SEQWAIT_MASK (0xFFFF0000U) #define FLEXSPI_MCR1_SEQWAIT_SHIFT (16U) #define FLEXSPI_MCR1_SEQWAIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR1_SEQWAIT_SHIFT)) & FLEXSPI_MCR1_SEQWAIT_MASK) +/*! @} */ /*! @name MCR2 - Module Control Register 2 */ +/*! @{ */ #define FLEXSPI_MCR2_CLRAHBBUFOPT_MASK (0x800U) #define FLEXSPI_MCR2_CLRAHBBUFOPT_SHIFT (11U) #define FLEXSPI_MCR2_CLRAHBBUFOPT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR2_CLRAHBBUFOPT_SHIFT)) & FLEXSPI_MCR2_CLRAHBBUFOPT_MASK) @@ -10475,8 +11292,10 @@ typedef struct { #define FLEXSPI_MCR2_RESUMEWAIT_MASK (0xFF000000U) #define FLEXSPI_MCR2_RESUMEWAIT_SHIFT (24U) #define FLEXSPI_MCR2_RESUMEWAIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR2_RESUMEWAIT_SHIFT)) & FLEXSPI_MCR2_RESUMEWAIT_MASK) +/*! @} */ /*! @name AHBCR - AHB Bus Control Register */ +/*! @{ */ #define FLEXSPI_AHBCR_APAREN_MASK (0x1U) #define FLEXSPI_AHBCR_APAREN_SHIFT (0U) #define FLEXSPI_AHBCR_APAREN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBCR_APAREN_SHIFT)) & FLEXSPI_AHBCR_APAREN_MASK) @@ -10492,8 +11311,10 @@ typedef struct { #define FLEXSPI_AHBCR_READADDROPT_MASK (0x40U) #define FLEXSPI_AHBCR_READADDROPT_SHIFT (6U) #define FLEXSPI_AHBCR_READADDROPT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBCR_READADDROPT_SHIFT)) & FLEXSPI_AHBCR_READADDROPT_MASK) +/*! @} */ /*! @name INTEN - Interrupt Enable Register */ +/*! @{ */ #define FLEXSPI_INTEN_IPCMDDONEEN_MASK (0x1U) #define FLEXSPI_INTEN_IPCMDDONEEN_SHIFT (0U) #define FLEXSPI_INTEN_IPCMDDONEEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_IPCMDDONEEN_SHIFT)) & FLEXSPI_INTEN_IPCMDDONEEN_MASK) @@ -10527,8 +11348,10 @@ typedef struct { #define FLEXSPI_INTEN_SEQTIMEOUTEN_MASK (0x800U) #define FLEXSPI_INTEN_SEQTIMEOUTEN_SHIFT (11U) #define FLEXSPI_INTEN_SEQTIMEOUTEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_SEQTIMEOUTEN_SHIFT)) & FLEXSPI_INTEN_SEQTIMEOUTEN_MASK) +/*! @} */ /*! @name INTR - Interrupt Register */ +/*! @{ */ #define FLEXSPI_INTR_IPCMDDONE_MASK (0x1U) #define FLEXSPI_INTR_IPCMDDONE_SHIFT (0U) #define FLEXSPI_INTR_IPCMDDONE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_IPCMDDONE_SHIFT)) & FLEXSPI_INTR_IPCMDDONE_MASK) @@ -10562,21 +11385,27 @@ typedef struct { #define FLEXSPI_INTR_SEQTIMEOUT_MASK (0x800U) #define FLEXSPI_INTR_SEQTIMEOUT_SHIFT (11U) #define FLEXSPI_INTR_SEQTIMEOUT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_SEQTIMEOUT_SHIFT)) & FLEXSPI_INTR_SEQTIMEOUT_MASK) +/*! @} */ /*! @name LUTKEY - LUT Key Register */ +/*! @{ */ #define FLEXSPI_LUTKEY_KEY_MASK (0xFFFFFFFFU) #define FLEXSPI_LUTKEY_KEY_SHIFT (0U) #define FLEXSPI_LUTKEY_KEY(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUTKEY_KEY_SHIFT)) & FLEXSPI_LUTKEY_KEY_MASK) +/*! @} */ /*! @name LUTCR - LUT Control Register */ +/*! @{ */ #define FLEXSPI_LUTCR_LOCK_MASK (0x1U) #define FLEXSPI_LUTCR_LOCK_SHIFT (0U) #define FLEXSPI_LUTCR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUTCR_LOCK_SHIFT)) & FLEXSPI_LUTCR_LOCK_MASK) #define FLEXSPI_LUTCR_UNLOCK_MASK (0x2U) #define FLEXSPI_LUTCR_UNLOCK_SHIFT (1U) #define FLEXSPI_LUTCR_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUTCR_UNLOCK_SHIFT)) & FLEXSPI_LUTCR_UNLOCK_MASK) +/*! @} */ /*! @name AHBRXBUFCR0 - AHB RX Buffer 0 Control Register 0..AHB RX Buffer 3 Control Register 0 */ +/*! @{ */ #define FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK (0xFFU) #define FLEXSPI_AHBRXBUFCR0_BUFSZ_SHIFT (0U) #define FLEXSPI_AHBRXBUFCR0_BUFSZ(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBRXBUFCR0_BUFSZ_SHIFT)) & FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK) @@ -10586,19 +11415,26 @@ typedef struct { #define FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK (0x3000000U) #define FLEXSPI_AHBRXBUFCR0_PRIORITY_SHIFT (24U) #define FLEXSPI_AHBRXBUFCR0_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBRXBUFCR0_PRIORITY_SHIFT)) & FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK) +#define FLEXSPI_AHBRXBUFCR0_PREFETCHEN_MASK (0x80000000U) +#define FLEXSPI_AHBRXBUFCR0_PREFETCHEN_SHIFT (31U) +#define FLEXSPI_AHBRXBUFCR0_PREFETCHEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBRXBUFCR0_PREFETCHEN_SHIFT)) & FLEXSPI_AHBRXBUFCR0_PREFETCHEN_MASK) +/*! @} */ /* The count of FLEXSPI_AHBRXBUFCR0 */ #define FLEXSPI_AHBRXBUFCR0_COUNT (4U) /*! @name FLSHCR0 - Flash A1 Control Register 0..Flash B2 Control Register 0 */ +/*! @{ */ #define FLEXSPI_FLSHCR0_FLSHSZ_MASK (0x7FFFFFU) #define FLEXSPI_FLSHCR0_FLSHSZ_SHIFT (0U) #define FLEXSPI_FLSHCR0_FLSHSZ(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR0_FLSHSZ_SHIFT)) & FLEXSPI_FLSHCR0_FLSHSZ_MASK) +/*! @} */ /* The count of FLEXSPI_FLSHCR0 */ #define FLEXSPI_FLSHCR0_COUNT (4U) /*! @name FLSHCR1 - Flash A1 Control Register 1..Flash B2 Control Register 1 */ +/*! @{ */ #define FLEXSPI_FLSHCR1_TCSS_MASK (0x1FU) #define FLEXSPI_FLSHCR1_TCSS_SHIFT (0U) #define FLEXSPI_FLSHCR1_TCSS(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR1_TCSS_SHIFT)) & FLEXSPI_FLSHCR1_TCSS_MASK) @@ -10617,11 +11453,13 @@ typedef struct { #define FLEXSPI_FLSHCR1_CSINTERVAL_MASK (0xFFFF0000U) #define FLEXSPI_FLSHCR1_CSINTERVAL_SHIFT (16U) #define FLEXSPI_FLSHCR1_CSINTERVAL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR1_CSINTERVAL_SHIFT)) & FLEXSPI_FLSHCR1_CSINTERVAL_MASK) +/*! @} */ /* The count of FLEXSPI_FLSHCR1 */ #define FLEXSPI_FLSHCR1_COUNT (4U) /*! @name FLSHCR2 - Flash A1 Control Register 2..Flash B2 Control Register 2 */ +/*! @{ */ #define FLEXSPI_FLSHCR2_ARDSEQID_MASK (0xFU) #define FLEXSPI_FLSHCR2_ARDSEQID_SHIFT (0U) #define FLEXSPI_FLSHCR2_ARDSEQID(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR2_ARDSEQID_SHIFT)) & FLEXSPI_FLSHCR2_ARDSEQID_MASK) @@ -10643,11 +11481,13 @@ typedef struct { #define FLEXSPI_FLSHCR2_CLRINSTRPTR_MASK (0x80000000U) #define FLEXSPI_FLSHCR2_CLRINSTRPTR_SHIFT (31U) #define FLEXSPI_FLSHCR2_CLRINSTRPTR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR2_CLRINSTRPTR_SHIFT)) & FLEXSPI_FLSHCR2_CLRINSTRPTR_MASK) +/*! @} */ /* The count of FLEXSPI_FLSHCR2 */ #define FLEXSPI_FLSHCR2_COUNT (4U) /*! @name FLSHCR4 - Flash Control Register 4 */ +/*! @{ */ #define FLEXSPI_FLSHCR4_WMOPT1_MASK (0x1U) #define FLEXSPI_FLSHCR4_WMOPT1_SHIFT (0U) #define FLEXSPI_FLSHCR4_WMOPT1(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR4_WMOPT1_SHIFT)) & FLEXSPI_FLSHCR4_WMOPT1_MASK) @@ -10657,13 +11497,17 @@ typedef struct { #define FLEXSPI_FLSHCR4_WMENB_MASK (0x8U) #define FLEXSPI_FLSHCR4_WMENB_SHIFT (3U) #define FLEXSPI_FLSHCR4_WMENB(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR4_WMENB_SHIFT)) & FLEXSPI_FLSHCR4_WMENB_MASK) +/*! @} */ /*! @name IPCR0 - IP Control Register 0 */ +/*! @{ */ #define FLEXSPI_IPCR0_SFAR_MASK (0xFFFFFFFFU) #define FLEXSPI_IPCR0_SFAR_SHIFT (0U) #define FLEXSPI_IPCR0_SFAR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPCR0_SFAR_SHIFT)) & FLEXSPI_IPCR0_SFAR_MASK) +/*! @} */ /*! @name IPCR1 - IP Control Register 1 */ +/*! @{ */ #define FLEXSPI_IPCR1_IDATSZ_MASK (0xFFFFU) #define FLEXSPI_IPCR1_IDATSZ_SHIFT (0U) #define FLEXSPI_IPCR1_IDATSZ(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPCR1_IDATSZ_SHIFT)) & FLEXSPI_IPCR1_IDATSZ_MASK) @@ -10676,13 +11520,17 @@ typedef struct { #define FLEXSPI_IPCR1_IPAREN_MASK (0x80000000U) #define FLEXSPI_IPCR1_IPAREN_SHIFT (31U) #define FLEXSPI_IPCR1_IPAREN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPCR1_IPAREN_SHIFT)) & FLEXSPI_IPCR1_IPAREN_MASK) +/*! @} */ /*! @name IPCMD - IP Command Register */ +/*! @{ */ #define FLEXSPI_IPCMD_TRG_MASK (0x1U) #define FLEXSPI_IPCMD_TRG_SHIFT (0U) #define FLEXSPI_IPCMD_TRG(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPCMD_TRG_SHIFT)) & FLEXSPI_IPCMD_TRG_MASK) +/*! @} */ /*! @name IPRXFCR - IP RX FIFO Control Register */ +/*! @{ */ #define FLEXSPI_IPRXFCR_CLRIPRXF_MASK (0x1U) #define FLEXSPI_IPRXFCR_CLRIPRXF_SHIFT (0U) #define FLEXSPI_IPRXFCR_CLRIPRXF(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPRXFCR_CLRIPRXF_SHIFT)) & FLEXSPI_IPRXFCR_CLRIPRXF_MASK) @@ -10692,8 +11540,10 @@ typedef struct { #define FLEXSPI_IPRXFCR_RXWMRK_MASK (0x3CU) #define FLEXSPI_IPRXFCR_RXWMRK_SHIFT (2U) #define FLEXSPI_IPRXFCR_RXWMRK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPRXFCR_RXWMRK_SHIFT)) & FLEXSPI_IPRXFCR_RXWMRK_MASK) +/*! @} */ /*! @name IPTXFCR - IP TX FIFO Control Register */ +/*! @{ */ #define FLEXSPI_IPTXFCR_CLRIPTXF_MASK (0x1U) #define FLEXSPI_IPTXFCR_CLRIPTXF_SHIFT (0U) #define FLEXSPI_IPTXFCR_CLRIPTXF(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPTXFCR_CLRIPTXF_SHIFT)) & FLEXSPI_IPTXFCR_CLRIPTXF_MASK) @@ -10703,8 +11553,10 @@ typedef struct { #define FLEXSPI_IPTXFCR_TXWMRK_MASK (0x3CU) #define FLEXSPI_IPTXFCR_TXWMRK_SHIFT (2U) #define FLEXSPI_IPTXFCR_TXWMRK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPTXFCR_TXWMRK_SHIFT)) & FLEXSPI_IPTXFCR_TXWMRK_MASK) +/*! @} */ /*! @name DLLCR - DLL Control Register 0 */ +/*! @{ */ #define FLEXSPI_DLLCR_DLLEN_MASK (0x1U) #define FLEXSPI_DLLCR_DLLEN_SHIFT (0U) #define FLEXSPI_DLLCR_DLLEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_DLLCR_DLLEN_SHIFT)) & FLEXSPI_DLLCR_DLLEN_MASK) @@ -10720,11 +11572,13 @@ typedef struct { #define FLEXSPI_DLLCR_OVRDVAL_MASK (0x7E00U) #define FLEXSPI_DLLCR_OVRDVAL_SHIFT (9U) #define FLEXSPI_DLLCR_OVRDVAL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_DLLCR_OVRDVAL_SHIFT)) & FLEXSPI_DLLCR_OVRDVAL_MASK) +/*! @} */ /* The count of FLEXSPI_DLLCR */ #define FLEXSPI_DLLCR_COUNT (2U) /*! @name STS0 - Status Register 0 */ +/*! @{ */ #define FLEXSPI_STS0_SEQIDLE_MASK (0x1U) #define FLEXSPI_STS0_SEQIDLE_SHIFT (0U) #define FLEXSPI_STS0_SEQIDLE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS0_SEQIDLE_SHIFT)) & FLEXSPI_STS0_SEQIDLE_MASK) @@ -10734,8 +11588,10 @@ typedef struct { #define FLEXSPI_STS0_ARBCMDSRC_MASK (0xCU) #define FLEXSPI_STS0_ARBCMDSRC_SHIFT (2U) #define FLEXSPI_STS0_ARBCMDSRC(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS0_ARBCMDSRC_SHIFT)) & FLEXSPI_STS0_ARBCMDSRC_MASK) +/*! @} */ /*! @name STS1 - Status Register 1 */ +/*! @{ */ #define FLEXSPI_STS1_AHBCMDERRID_MASK (0xFU) #define FLEXSPI_STS1_AHBCMDERRID_SHIFT (0U) #define FLEXSPI_STS1_AHBCMDERRID(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS1_AHBCMDERRID_SHIFT)) & FLEXSPI_STS1_AHBCMDERRID_MASK) @@ -10748,8 +11604,10 @@ typedef struct { #define FLEXSPI_STS1_IPCMDERRCODE_MASK (0xF000000U) #define FLEXSPI_STS1_IPCMDERRCODE_SHIFT (24U) #define FLEXSPI_STS1_IPCMDERRCODE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS1_IPCMDERRCODE_SHIFT)) & FLEXSPI_STS1_IPCMDERRCODE_MASK) +/*! @} */ /*! @name STS2 - Status Register 2 */ +/*! @{ */ #define FLEXSPI_STS2_ASLVLOCK_MASK (0x1U) #define FLEXSPI_STS2_ASLVLOCK_SHIFT (0U) #define FLEXSPI_STS2_ASLVLOCK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS2_ASLVLOCK_SHIFT)) & FLEXSPI_STS2_ASLVLOCK_MASK) @@ -10774,8 +11632,10 @@ typedef struct { #define FLEXSPI_STS2_BREFSEL_MASK (0x3F000000U) #define FLEXSPI_STS2_BREFSEL_SHIFT (24U) #define FLEXSPI_STS2_BREFSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS2_BREFSEL_SHIFT)) & FLEXSPI_STS2_BREFSEL_MASK) +/*! @} */ /*! @name AHBSPNDSTS - AHB Suspend Status Register */ +/*! @{ */ #define FLEXSPI_AHBSPNDSTS_ACTIVE_MASK (0x1U) #define FLEXSPI_AHBSPNDSTS_ACTIVE_SHIFT (0U) #define FLEXSPI_AHBSPNDSTS_ACTIVE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBSPNDSTS_ACTIVE_SHIFT)) & FLEXSPI_AHBSPNDSTS_ACTIVE_MASK) @@ -10785,40 +11645,50 @@ typedef struct { #define FLEXSPI_AHBSPNDSTS_DATLFT_MASK (0xFFFF0000U) #define FLEXSPI_AHBSPNDSTS_DATLFT_SHIFT (16U) #define FLEXSPI_AHBSPNDSTS_DATLFT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBSPNDSTS_DATLFT_SHIFT)) & FLEXSPI_AHBSPNDSTS_DATLFT_MASK) +/*! @} */ /*! @name IPRXFSTS - IP RX FIFO Status Register */ +/*! @{ */ #define FLEXSPI_IPRXFSTS_FILL_MASK (0xFFU) #define FLEXSPI_IPRXFSTS_FILL_SHIFT (0U) #define FLEXSPI_IPRXFSTS_FILL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPRXFSTS_FILL_SHIFT)) & FLEXSPI_IPRXFSTS_FILL_MASK) #define FLEXSPI_IPRXFSTS_RDCNTR_MASK (0xFFFF0000U) #define FLEXSPI_IPRXFSTS_RDCNTR_SHIFT (16U) #define FLEXSPI_IPRXFSTS_RDCNTR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPRXFSTS_RDCNTR_SHIFT)) & FLEXSPI_IPRXFSTS_RDCNTR_MASK) +/*! @} */ /*! @name IPTXFSTS - IP TX FIFO Status Register */ +/*! @{ */ #define FLEXSPI_IPTXFSTS_FILL_MASK (0xFFU) #define FLEXSPI_IPTXFSTS_FILL_SHIFT (0U) #define FLEXSPI_IPTXFSTS_FILL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPTXFSTS_FILL_SHIFT)) & FLEXSPI_IPTXFSTS_FILL_MASK) #define FLEXSPI_IPTXFSTS_WRCNTR_MASK (0xFFFF0000U) #define FLEXSPI_IPTXFSTS_WRCNTR_SHIFT (16U) #define FLEXSPI_IPTXFSTS_WRCNTR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPTXFSTS_WRCNTR_SHIFT)) & FLEXSPI_IPTXFSTS_WRCNTR_MASK) +/*! @} */ /*! @name RFDR - IP RX FIFO Data Register 0..IP RX FIFO Data Register 31 */ +/*! @{ */ #define FLEXSPI_RFDR_RXDATA_MASK (0xFFFFFFFFU) #define FLEXSPI_RFDR_RXDATA_SHIFT (0U) #define FLEXSPI_RFDR_RXDATA(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_RFDR_RXDATA_SHIFT)) & FLEXSPI_RFDR_RXDATA_MASK) +/*! @} */ /* The count of FLEXSPI_RFDR */ #define FLEXSPI_RFDR_COUNT (32U) /*! @name TFDR - IP TX FIFO Data Register 0..IP TX FIFO Data Register 31 */ +/*! @{ */ #define FLEXSPI_TFDR_TXDATA_MASK (0xFFFFFFFFU) #define FLEXSPI_TFDR_TXDATA_SHIFT (0U) #define FLEXSPI_TFDR_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_TFDR_TXDATA_SHIFT)) & FLEXSPI_TFDR_TXDATA_MASK) +/*! @} */ /* The count of FLEXSPI_TFDR */ #define FLEXSPI_TFDR_COUNT (32U) /*! @name LUT - LUT 0..LUT 63 */ +/*! @{ */ #define FLEXSPI_LUT_OPERAND0_MASK (0xFFU) #define FLEXSPI_LUT_OPERAND0_SHIFT (0U) #define FLEXSPI_LUT_OPERAND0(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUT_OPERAND0_SHIFT)) & FLEXSPI_LUT_OPERAND0_MASK) @@ -10837,6 +11707,7 @@ typedef struct { #define FLEXSPI_LUT_OPCODE1_MASK (0xFC000000U) #define FLEXSPI_LUT_OPCODE1_SHIFT (26U) #define FLEXSPI_LUT_OPCODE1(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUT_OPCODE1_SHIFT)) & FLEXSPI_LUT_OPCODE1_MASK) +/*! @} */ /* The count of FLEXSPI_LUT */ #define FLEXSPI_LUT_COUNT (64U) @@ -10903,6 +11774,7 @@ typedef struct { */ /*! @name CNTR - GPC Interface control register */ +/*! @{ */ #define GPC_CNTR_MEGA_PDN_REQ_MASK (0x4U) #define GPC_CNTR_MEGA_PDN_REQ_SHIFT (2U) #define GPC_CNTR_MEGA_PDN_REQ(x) (((uint32_t)(((uint32_t)(x)) << GPC_CNTR_MEGA_PDN_REQ_SHIFT)) & GPC_CNTR_MEGA_PDN_REQ_MASK) @@ -10912,8 +11784,10 @@ typedef struct { #define GPC_CNTR_PDRAM0_PGE_MASK (0x400000U) #define GPC_CNTR_PDRAM0_PGE_SHIFT (22U) #define GPC_CNTR_PDRAM0_PGE(x) (((uint32_t)(((uint32_t)(x)) << GPC_CNTR_PDRAM0_PGE_SHIFT)) & GPC_CNTR_PDRAM0_PGE_MASK) +/*! @} */ /*! @name IMR - IRQ masking register 1..IRQ masking register 4 */ +/*! @{ */ #define GPC_IMR_IMR1_MASK (0xFFFFFFFFU) #define GPC_IMR_IMR1_SHIFT (0U) #define GPC_IMR_IMR1(x) (((uint32_t)(((uint32_t)(x)) << GPC_IMR_IMR1_SHIFT)) & GPC_IMR_IMR1_MASK) @@ -10926,11 +11800,13 @@ typedef struct { #define GPC_IMR_IMR4_MASK (0xFFFFFFFFU) #define GPC_IMR_IMR4_SHIFT (0U) #define GPC_IMR_IMR4(x) (((uint32_t)(((uint32_t)(x)) << GPC_IMR_IMR4_SHIFT)) & GPC_IMR_IMR4_MASK) +/*! @} */ /* The count of GPC_IMR */ #define GPC_IMR_COUNT (4U) /*! @name ISR - IRQ status resister 1..IRQ status resister 4 */ +/*! @{ */ #define GPC_ISR_ISR1_MASK (0xFFFFFFFFU) #define GPC_ISR_ISR1_SHIFT (0U) #define GPC_ISR_ISR1(x) (((uint32_t)(((uint32_t)(x)) << GPC_ISR_ISR1_SHIFT)) & GPC_ISR_ISR1_MASK) @@ -10943,19 +11819,24 @@ typedef struct { #define GPC_ISR_ISR4_MASK (0xFFFFFFFFU) #define GPC_ISR_ISR4_SHIFT (0U) #define GPC_ISR_ISR4(x) (((uint32_t)(((uint32_t)(x)) << GPC_ISR_ISR4_SHIFT)) & GPC_ISR_ISR4_MASK) +/*! @} */ /* The count of GPC_ISR */ #define GPC_ISR_COUNT (4U) /*! @name IMR5 - IRQ masking register 5 */ +/*! @{ */ #define GPC_IMR5_IMR5_MASK (0xFFFFFFFFU) #define GPC_IMR5_IMR5_SHIFT (0U) #define GPC_IMR5_IMR5(x) (((uint32_t)(((uint32_t)(x)) << GPC_IMR5_IMR5_SHIFT)) & GPC_IMR5_IMR5_MASK) +/*! @} */ /*! @name ISR5 - IRQ status resister 5 */ +/*! @{ */ #define GPC_ISR5_ISR4_MASK (0xFFFFFFFFU) #define GPC_ISR5_ISR4_SHIFT (0U) #define GPC_ISR5_ISR4(x) (((uint32_t)(((uint32_t)(x)) << GPC_ISR5_ISR4_SHIFT)) & GPC_ISR5_ISR4_MASK) +/*! @} */ /*! @@ -10999,6 +11880,10 @@ typedef struct { __IO uint32_t IMR; /**< GPIO interrupt mask register, offset: 0x14 */ __IO uint32_t ISR; /**< GPIO interrupt status register, offset: 0x18 */ __IO uint32_t EDGE_SEL; /**< GPIO edge select register, offset: 0x1C */ + uint8_t RESERVED_0[100]; + __O uint32_t DR_SET; /**< GPIO data register SET, offset: 0x84 */ + __O uint32_t DR_CLEAR; /**< GPIO data register CLEAR, offset: 0x88 */ + __O uint32_t DR_TOGGLE; /**< GPIO data register TOGGLE, offset: 0x8C */ } GPIO_Type; /* ---------------------------------------------------------------------------- @@ -11011,21 +11896,28 @@ typedef struct { */ /*! @name DR - GPIO data register */ +/*! @{ */ #define GPIO_DR_DR_MASK (0xFFFFFFFFU) #define GPIO_DR_DR_SHIFT (0U) #define GPIO_DR_DR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_DR_DR_SHIFT)) & GPIO_DR_DR_MASK) +/*! @} */ /*! @name GDIR - GPIO direction register */ +/*! @{ */ #define GPIO_GDIR_GDIR_MASK (0xFFFFFFFFU) #define GPIO_GDIR_GDIR_SHIFT (0U) #define GPIO_GDIR_GDIR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_GDIR_GDIR_SHIFT)) & GPIO_GDIR_GDIR_MASK) +/*! @} */ /*! @name PSR - GPIO pad status register */ +/*! @{ */ #define GPIO_PSR_PSR_MASK (0xFFFFFFFFU) #define GPIO_PSR_PSR_SHIFT (0U) #define GPIO_PSR_PSR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PSR_PSR_SHIFT)) & GPIO_PSR_PSR_MASK) +/*! @} */ /*! @name ICR1 - GPIO interrupt configuration register1 */ +/*! @{ */ #define GPIO_ICR1_ICR0_MASK (0x3U) #define GPIO_ICR1_ICR0_SHIFT (0U) #define GPIO_ICR1_ICR0(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR0_SHIFT)) & GPIO_ICR1_ICR0_MASK) @@ -11074,8 +11966,10 @@ typedef struct { #define GPIO_ICR1_ICR15_MASK (0xC0000000U) #define GPIO_ICR1_ICR15_SHIFT (30U) #define GPIO_ICR1_ICR15(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR15_SHIFT)) & GPIO_ICR1_ICR15_MASK) +/*! @} */ /*! @name ICR2 - GPIO interrupt configuration register2 */ +/*! @{ */ #define GPIO_ICR2_ICR16_MASK (0x3U) #define GPIO_ICR2_ICR16_SHIFT (0U) #define GPIO_ICR2_ICR16(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR16_SHIFT)) & GPIO_ICR2_ICR16_MASK) @@ -11124,21 +12018,49 @@ typedef struct { #define GPIO_ICR2_ICR31_MASK (0xC0000000U) #define GPIO_ICR2_ICR31_SHIFT (30U) #define GPIO_ICR2_ICR31(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR31_SHIFT)) & GPIO_ICR2_ICR31_MASK) +/*! @} */ /*! @name IMR - GPIO interrupt mask register */ +/*! @{ */ #define GPIO_IMR_IMR_MASK (0xFFFFFFFFU) #define GPIO_IMR_IMR_SHIFT (0U) #define GPIO_IMR_IMR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_IMR_IMR_SHIFT)) & GPIO_IMR_IMR_MASK) +/*! @} */ /*! @name ISR - GPIO interrupt status register */ +/*! @{ */ #define GPIO_ISR_ISR_MASK (0xFFFFFFFFU) #define GPIO_ISR_ISR_SHIFT (0U) #define GPIO_ISR_ISR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ISR_ISR_SHIFT)) & GPIO_ISR_ISR_MASK) +/*! @} */ /*! @name EDGE_SEL - GPIO edge select register */ +/*! @{ */ #define GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK (0xFFFFFFFFU) #define GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT (0U) #define GPIO_EDGE_SEL_GPIO_EDGE_SEL(x) (((uint32_t)(((uint32_t)(x)) << GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT)) & GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK) +/*! @} */ + +/*! @name DR_SET - GPIO data register SET */ +/*! @{ */ +#define GPIO_DR_SET_DR_SET_MASK (0xFFFFFFFFU) +#define GPIO_DR_SET_DR_SET_SHIFT (0U) +#define GPIO_DR_SET_DR_SET(x) (((uint32_t)(((uint32_t)(x)) << GPIO_DR_SET_DR_SET_SHIFT)) & GPIO_DR_SET_DR_SET_MASK) +/*! @} */ + +/*! @name DR_CLEAR - GPIO data register CLEAR */ +/*! @{ */ +#define GPIO_DR_CLEAR_DR_CLEAR_MASK (0xFFFFFFFFU) +#define GPIO_DR_CLEAR_DR_CLEAR_SHIFT (0U) +#define GPIO_DR_CLEAR_DR_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_DR_CLEAR_DR_CLEAR_SHIFT)) & GPIO_DR_CLEAR_DR_CLEAR_MASK) +/*! @} */ + +/*! @name DR_TOGGLE - GPIO data register TOGGLE */ +/*! @{ */ +#define GPIO_DR_TOGGLE_DR_TOGGLE_MASK (0xFFFFFFFFU) +#define GPIO_DR_TOGGLE_DR_TOGGLE_SHIFT (0U) +#define GPIO_DR_TOGGLE_DR_TOGGLE(x) (((uint32_t)(((uint32_t)(x)) << GPIO_DR_TOGGLE_DR_TOGGLE_SHIFT)) & GPIO_DR_TOGGLE_DR_TOGGLE_MASK) +/*! @} */ /*! @@ -11210,6 +12132,7 @@ typedef struct { */ /*! @name CR - GPT Control Register */ +/*! @{ */ #define GPT_CR_EN_MASK (0x1U) #define GPT_CR_EN_SHIFT (0U) #define GPT_CR_EN(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_EN_SHIFT)) & GPT_CR_EN_MASK) @@ -11264,16 +12187,20 @@ typedef struct { #define GPT_CR_FO3_MASK (0x80000000U) #define GPT_CR_FO3_SHIFT (31U) #define GPT_CR_FO3(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_FO3_SHIFT)) & GPT_CR_FO3_MASK) +/*! @} */ /*! @name PR - GPT Prescaler Register */ +/*! @{ */ #define GPT_PR_PRESCALER_MASK (0xFFFU) #define GPT_PR_PRESCALER_SHIFT (0U) #define GPT_PR_PRESCALER(x) (((uint32_t)(((uint32_t)(x)) << GPT_PR_PRESCALER_SHIFT)) & GPT_PR_PRESCALER_MASK) #define GPT_PR_PRESCALER24M_MASK (0xF000U) #define GPT_PR_PRESCALER24M_SHIFT (12U) #define GPT_PR_PRESCALER24M(x) (((uint32_t)(((uint32_t)(x)) << GPT_PR_PRESCALER24M_SHIFT)) & GPT_PR_PRESCALER24M_MASK) +/*! @} */ /*! @name SR - GPT Status Register */ +/*! @{ */ #define GPT_SR_OF1_MASK (0x1U) #define GPT_SR_OF1_SHIFT (0U) #define GPT_SR_OF1(x) (((uint32_t)(((uint32_t)(x)) << GPT_SR_OF1_SHIFT)) & GPT_SR_OF1_MASK) @@ -11292,8 +12219,10 @@ typedef struct { #define GPT_SR_ROV_MASK (0x20U) #define GPT_SR_ROV_SHIFT (5U) #define GPT_SR_ROV(x) (((uint32_t)(((uint32_t)(x)) << GPT_SR_ROV_SHIFT)) & GPT_SR_ROV_MASK) +/*! @} */ /*! @name IR - GPT Interrupt Register */ +/*! @{ */ #define GPT_IR_OF1IE_MASK (0x1U) #define GPT_IR_OF1IE_SHIFT (0U) #define GPT_IR_OF1IE(x) (((uint32_t)(((uint32_t)(x)) << GPT_IR_OF1IE_SHIFT)) & GPT_IR_OF1IE_MASK) @@ -11312,27 +12241,34 @@ typedef struct { #define GPT_IR_ROVIE_MASK (0x20U) #define GPT_IR_ROVIE_SHIFT (5U) #define GPT_IR_ROVIE(x) (((uint32_t)(((uint32_t)(x)) << GPT_IR_ROVIE_SHIFT)) & GPT_IR_ROVIE_MASK) +/*! @} */ /*! @name OCR - GPT Output Compare Register 1..GPT Output Compare Register 3 */ +/*! @{ */ #define GPT_OCR_COMP_MASK (0xFFFFFFFFU) #define GPT_OCR_COMP_SHIFT (0U) #define GPT_OCR_COMP(x) (((uint32_t)(((uint32_t)(x)) << GPT_OCR_COMP_SHIFT)) & GPT_OCR_COMP_MASK) +/*! @} */ /* The count of GPT_OCR */ #define GPT_OCR_COUNT (3U) /*! @name ICR - GPT Input Capture Register 1..GPT Input Capture Register 2 */ +/*! @{ */ #define GPT_ICR_CAPT_MASK (0xFFFFFFFFU) #define GPT_ICR_CAPT_SHIFT (0U) #define GPT_ICR_CAPT(x) (((uint32_t)(((uint32_t)(x)) << GPT_ICR_CAPT_SHIFT)) & GPT_ICR_CAPT_MASK) +/*! @} */ /* The count of GPT_ICR */ #define GPT_ICR_COUNT (2U) /*! @name CNT - GPT Counter Register */ +/*! @{ */ #define GPT_CNT_COUNT_MASK (0xFFFFFFFFU) #define GPT_CNT_COUNT_SHIFT (0U) #define GPT_CNT_COUNT(x) (((uint32_t)(((uint32_t)(x)) << GPT_CNT_COUNT_SHIFT)) & GPT_CNT_COUNT_MASK) +/*! @} */ /*! @@ -11409,6 +12345,7 @@ typedef struct { */ /*! @name VERID - Version ID Register */ +/*! @{ */ #define I2S_VERID_FEATURE_MASK (0xFFFFU) #define I2S_VERID_FEATURE_SHIFT (0U) #define I2S_VERID_FEATURE(x) (((uint32_t)(((uint32_t)(x)) << I2S_VERID_FEATURE_SHIFT)) & I2S_VERID_FEATURE_MASK) @@ -11418,8 +12355,10 @@ typedef struct { #define I2S_VERID_MAJOR_MASK (0xFF000000U) #define I2S_VERID_MAJOR_SHIFT (24U) #define I2S_VERID_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << I2S_VERID_MAJOR_SHIFT)) & I2S_VERID_MAJOR_MASK) +/*! @} */ /*! @name PARAM - Parameter Register */ +/*! @{ */ #define I2S_PARAM_DATALINE_MASK (0xFU) #define I2S_PARAM_DATALINE_SHIFT (0U) #define I2S_PARAM_DATALINE(x) (((uint32_t)(((uint32_t)(x)) << I2S_PARAM_DATALINE_SHIFT)) & I2S_PARAM_DATALINE_MASK) @@ -11429,8 +12368,10 @@ typedef struct { #define I2S_PARAM_FRAME_MASK (0xF0000U) #define I2S_PARAM_FRAME_SHIFT (16U) #define I2S_PARAM_FRAME(x) (((uint32_t)(((uint32_t)(x)) << I2S_PARAM_FRAME_SHIFT)) & I2S_PARAM_FRAME_MASK) +/*! @} */ /*! @name TCSR - SAI Transmit Control Register */ +/*! @{ */ #define I2S_TCSR_FRDE_MASK (0x1U) #define I2S_TCSR_FRDE_SHIFT (0U) #define I2S_TCSR_FRDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FRDE_SHIFT)) & I2S_TCSR_FRDE_MASK) @@ -11485,13 +12426,17 @@ typedef struct { #define I2S_TCSR_TE_MASK (0x80000000U) #define I2S_TCSR_TE_SHIFT (31U) #define I2S_TCSR_TE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_TE_SHIFT)) & I2S_TCSR_TE_MASK) +/*! @} */ /*! @name TCR1 - SAI Transmit Configuration 1 Register */ +/*! @{ */ #define I2S_TCR1_TFW_MASK (0x1FU) #define I2S_TCR1_TFW_SHIFT (0U) #define I2S_TCR1_TFW(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR1_TFW_SHIFT)) & I2S_TCR1_TFW_MASK) +/*! @} */ /*! @name TCR2 - SAI Transmit Configuration 2 Register */ +/*! @{ */ #define I2S_TCR2_DIV_MASK (0xFFU) #define I2S_TCR2_DIV_SHIFT (0U) #define I2S_TCR2_DIV(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_DIV_SHIFT)) & I2S_TCR2_DIV_MASK) @@ -11513,8 +12458,10 @@ typedef struct { #define I2S_TCR2_SYNC_MASK (0xC0000000U) #define I2S_TCR2_SYNC_SHIFT (30U) #define I2S_TCR2_SYNC(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_SYNC_SHIFT)) & I2S_TCR2_SYNC_MASK) +/*! @} */ /*! @name TCR3 - SAI Transmit Configuration 3 Register */ +/*! @{ */ #define I2S_TCR3_WDFL_MASK (0x1FU) #define I2S_TCR3_WDFL_SHIFT (0U) #define I2S_TCR3_WDFL(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR3_WDFL_SHIFT)) & I2S_TCR3_WDFL_MASK) @@ -11524,8 +12471,10 @@ typedef struct { #define I2S_TCR3_CFR_MASK (0xF000000U) #define I2S_TCR3_CFR_SHIFT (24U) #define I2S_TCR3_CFR(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR3_CFR_SHIFT)) & I2S_TCR3_CFR_MASK) +/*! @} */ /*! @name TCR4 - SAI Transmit Configuration 4 Register */ +/*! @{ */ #define I2S_TCR4_FSD_MASK (0x1U) #define I2S_TCR4_FSD_SHIFT (0U) #define I2S_TCR4_FSD(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FSD_SHIFT)) & I2S_TCR4_FSD_MASK) @@ -11559,8 +12508,10 @@ typedef struct { #define I2S_TCR4_FCONT_MASK (0x10000000U) #define I2S_TCR4_FCONT_SHIFT (28U) #define I2S_TCR4_FCONT(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FCONT_SHIFT)) & I2S_TCR4_FCONT_MASK) +/*! @} */ /*! @name TCR5 - SAI Transmit Configuration 5 Register */ +/*! @{ */ #define I2S_TCR5_FBT_MASK (0x1F00U) #define I2S_TCR5_FBT_SHIFT (8U) #define I2S_TCR5_FBT(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_FBT_SHIFT)) & I2S_TCR5_FBT_MASK) @@ -11570,16 +12521,20 @@ typedef struct { #define I2S_TCR5_WNW_MASK (0x1F000000U) #define I2S_TCR5_WNW_SHIFT (24U) #define I2S_TCR5_WNW(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_WNW_SHIFT)) & I2S_TCR5_WNW_MASK) +/*! @} */ /*! @name TDR - SAI Transmit Data Register */ +/*! @{ */ #define I2S_TDR_TDR_MASK (0xFFFFFFFFU) #define I2S_TDR_TDR_SHIFT (0U) #define I2S_TDR_TDR(x) (((uint32_t)(((uint32_t)(x)) << I2S_TDR_TDR_SHIFT)) & I2S_TDR_TDR_MASK) +/*! @} */ /* The count of I2S_TDR */ #define I2S_TDR_COUNT (4U) /*! @name TFR - SAI Transmit FIFO Register */ +/*! @{ */ #define I2S_TFR_RFP_MASK (0x3FU) #define I2S_TFR_RFP_SHIFT (0U) #define I2S_TFR_RFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TFR_RFP_SHIFT)) & I2S_TFR_RFP_MASK) @@ -11589,16 +12544,20 @@ typedef struct { #define I2S_TFR_WCP_MASK (0x80000000U) #define I2S_TFR_WCP_SHIFT (31U) #define I2S_TFR_WCP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TFR_WCP_SHIFT)) & I2S_TFR_WCP_MASK) +/*! @} */ /* The count of I2S_TFR */ #define I2S_TFR_COUNT (4U) /*! @name TMR - SAI Transmit Mask Register */ +/*! @{ */ #define I2S_TMR_TWM_MASK (0xFFFFFFFFU) #define I2S_TMR_TWM_SHIFT (0U) #define I2S_TMR_TWM(x) (((uint32_t)(((uint32_t)(x)) << I2S_TMR_TWM_SHIFT)) & I2S_TMR_TWM_MASK) +/*! @} */ /*! @name RCSR - SAI Receive Control Register */ +/*! @{ */ #define I2S_RCSR_FRDE_MASK (0x1U) #define I2S_RCSR_FRDE_SHIFT (0U) #define I2S_RCSR_FRDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FRDE_SHIFT)) & I2S_RCSR_FRDE_MASK) @@ -11653,13 +12612,17 @@ typedef struct { #define I2S_RCSR_RE_MASK (0x80000000U) #define I2S_RCSR_RE_SHIFT (31U) #define I2S_RCSR_RE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_RE_SHIFT)) & I2S_RCSR_RE_MASK) +/*! @} */ /*! @name RCR1 - SAI Receive Configuration 1 Register */ +/*! @{ */ #define I2S_RCR1_RFW_MASK (0x1FU) #define I2S_RCR1_RFW_SHIFT (0U) #define I2S_RCR1_RFW(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR1_RFW_SHIFT)) & I2S_RCR1_RFW_MASK) +/*! @} */ /*! @name RCR2 - SAI Receive Configuration 2 Register */ +/*! @{ */ #define I2S_RCR2_DIV_MASK (0xFFU) #define I2S_RCR2_DIV_SHIFT (0U) #define I2S_RCR2_DIV(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_DIV_SHIFT)) & I2S_RCR2_DIV_MASK) @@ -11681,8 +12644,10 @@ typedef struct { #define I2S_RCR2_SYNC_MASK (0xC0000000U) #define I2S_RCR2_SYNC_SHIFT (30U) #define I2S_RCR2_SYNC(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_SYNC_SHIFT)) & I2S_RCR2_SYNC_MASK) +/*! @} */ /*! @name RCR3 - SAI Receive Configuration 3 Register */ +/*! @{ */ #define I2S_RCR3_WDFL_MASK (0x1FU) #define I2S_RCR3_WDFL_SHIFT (0U) #define I2S_RCR3_WDFL(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR3_WDFL_SHIFT)) & I2S_RCR3_WDFL_MASK) @@ -11692,8 +12657,10 @@ typedef struct { #define I2S_RCR3_CFR_MASK (0xF000000U) #define I2S_RCR3_CFR_SHIFT (24U) #define I2S_RCR3_CFR(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR3_CFR_SHIFT)) & I2S_RCR3_CFR_MASK) +/*! @} */ /*! @name RCR4 - SAI Receive Configuration 4 Register */ +/*! @{ */ #define I2S_RCR4_FSD_MASK (0x1U) #define I2S_RCR4_FSD_SHIFT (0U) #define I2S_RCR4_FSD(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FSD_SHIFT)) & I2S_RCR4_FSD_MASK) @@ -11724,8 +12691,10 @@ typedef struct { #define I2S_RCR4_FCONT_MASK (0x10000000U) #define I2S_RCR4_FCONT_SHIFT (28U) #define I2S_RCR4_FCONT(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FCONT_SHIFT)) & I2S_RCR4_FCONT_MASK) +/*! @} */ /*! @name RCR5 - SAI Receive Configuration 5 Register */ +/*! @{ */ #define I2S_RCR5_FBT_MASK (0x1F00U) #define I2S_RCR5_FBT_SHIFT (8U) #define I2S_RCR5_FBT(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_FBT_SHIFT)) & I2S_RCR5_FBT_MASK) @@ -11735,16 +12704,20 @@ typedef struct { #define I2S_RCR5_WNW_MASK (0x1F000000U) #define I2S_RCR5_WNW_SHIFT (24U) #define I2S_RCR5_WNW(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_WNW_SHIFT)) & I2S_RCR5_WNW_MASK) +/*! @} */ /*! @name RDR - SAI Receive Data Register */ +/*! @{ */ #define I2S_RDR_RDR_MASK (0xFFFFFFFFU) #define I2S_RDR_RDR_SHIFT (0U) #define I2S_RDR_RDR(x) (((uint32_t)(((uint32_t)(x)) << I2S_RDR_RDR_SHIFT)) & I2S_RDR_RDR_MASK) +/*! @} */ /* The count of I2S_RDR */ #define I2S_RDR_COUNT (4U) /*! @name RFR - SAI Receive FIFO Register */ +/*! @{ */ #define I2S_RFR_RFP_MASK (0x3FU) #define I2S_RFR_RFP_SHIFT (0U) #define I2S_RFR_RFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RFR_RFP_SHIFT)) & I2S_RFR_RFP_MASK) @@ -11754,14 +12727,17 @@ typedef struct { #define I2S_RFR_WFP_MASK (0x3F0000U) #define I2S_RFR_WFP_SHIFT (16U) #define I2S_RFR_WFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RFR_WFP_SHIFT)) & I2S_RFR_WFP_MASK) +/*! @} */ /* The count of I2S_RFR */ #define I2S_RFR_COUNT (4U) /*! @name RMR - SAI Receive Mask Register */ +/*! @{ */ #define I2S_RMR_RWM_MASK (0xFFFFFFFFU) #define I2S_RMR_RWM_SHIFT (0U) #define I2S_RMR_RWM(x) (((uint32_t)(((uint32_t)(x)) << I2S_RMR_RWM_SHIFT)) & I2S_RMR_RWM_MASK) +/*! @} */ /*! @@ -11822,17 +12798,20 @@ typedef struct { */ /*! @name SW_MUX_CTL_PAD - SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register..SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register */ +/*! @{ */ #define IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_MASK (0x7U) #define IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_SHIFT (0U) #define IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_SHIFT)) & IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_MASK) #define IOMUXC_SW_MUX_CTL_PAD_SION_MASK (0x10U) #define IOMUXC_SW_MUX_CTL_PAD_SION_SHIFT (4U) #define IOMUXC_SW_MUX_CTL_PAD_SION(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_MUX_CTL_PAD_SION_SHIFT)) & IOMUXC_SW_MUX_CTL_PAD_SION_MASK) +/*! @} */ /* The count of IOMUXC_SW_MUX_CTL_PAD */ #define IOMUXC_SW_MUX_CTL_PAD_COUNT (124U) /*! @name SW_PAD_CTL_PAD - SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register..SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register */ +/*! @{ */ #define IOMUXC_SW_PAD_CTL_PAD_SRE_MASK (0x1U) #define IOMUXC_SW_PAD_CTL_PAD_SRE_SHIFT (0U) #define IOMUXC_SW_PAD_CTL_PAD_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_PAD_CTL_PAD_SRE_SHIFT)) & IOMUXC_SW_PAD_CTL_PAD_SRE_MASK) @@ -11857,14 +12836,17 @@ typedef struct { #define IOMUXC_SW_PAD_CTL_PAD_HYS_MASK (0x10000U) #define IOMUXC_SW_PAD_CTL_PAD_HYS_SHIFT (16U) #define IOMUXC_SW_PAD_CTL_PAD_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_PAD_CTL_PAD_HYS_SHIFT)) & IOMUXC_SW_PAD_CTL_PAD_HYS_MASK) +/*! @} */ /* The count of IOMUXC_SW_PAD_CTL_PAD */ #define IOMUXC_SW_PAD_CTL_PAD_COUNT (124U) /*! @name SELECT_INPUT - ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register..XBAR1_IN23_SELECT_INPUT DAISY Register */ +/*! @{ */ #define IOMUXC_SELECT_INPUT_DAISY_MASK (0x7U) /* Merged from fields with different position or width, of widths (1, 2, 3), largest definition used */ #define IOMUXC_SELECT_INPUT_DAISY_SHIFT (0U) #define IOMUXC_SELECT_INPUT_DAISY(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SELECT_INPUT_DAISY_SHIFT)) & IOMUXC_SELECT_INPUT_DAISY_MASK) /* Merged from fields with different position or width, of widths (1, 2, 3), largest definition used */ +/*! @} */ /* The count of IOMUXC_SELECT_INPUT */ #define IOMUXC_SELECT_INPUT_COUNT (154U) @@ -11939,6 +12921,7 @@ typedef struct { */ /*! @name GPR1 - GPR1 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK (0x7U) #define IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_SHIFT (0U) #define IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_SHIFT)) & IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK) @@ -11984,8 +12967,10 @@ typedef struct { #define IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_MASK (0x80000000U) #define IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_SHIFT (31U) #define IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_SHIFT)) & IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_MASK) +/*! @} */ /*! @name GPR2 - GPR2 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK (0x1000U) #define IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT (12U) #define IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT)) & IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK) @@ -12016,8 +13001,10 @@ typedef struct { #define IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_MASK (0x80000000U) #define IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_SHIFT (31U) #define IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_SHIFT)) & IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_MASK) +/*! @} */ /*! @name GPR3 - GPR3 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR3_OCRAM_CTL_MASK (0xFU) #define IOMUXC_GPR_GPR3_OCRAM_CTL_SHIFT (0U) #define IOMUXC_GPR_GPR3_OCRAM_CTL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR3_OCRAM_CTL_SHIFT)) & IOMUXC_GPR_GPR3_OCRAM_CTL_MASK) @@ -12027,8 +13014,10 @@ typedef struct { #define IOMUXC_GPR_GPR3_OCRAM_STATUS_MASK (0xF0000U) #define IOMUXC_GPR_GPR3_OCRAM_STATUS_SHIFT (16U) #define IOMUXC_GPR_GPR3_OCRAM_STATUS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR3_OCRAM_STATUS_SHIFT)) & IOMUXC_GPR_GPR3_OCRAM_STATUS_MASK) +/*! @} */ /*! @name GPR4 - GPR4 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR4_EDMA_STOP_REQ_MASK (0x1U) #define IOMUXC_GPR_GPR4_EDMA_STOP_REQ_SHIFT (0U) #define IOMUXC_GPR_GPR4_EDMA_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_EDMA_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_EDMA_STOP_REQ_MASK) @@ -12107,8 +13096,10 @@ typedef struct { #define IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_MASK (0x20000000U) #define IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_SHIFT (29U) #define IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_MASK) +/*! @} */ /*! @name GPR5 - GPR5 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR5_WDOG1_MASK_MASK (0x40U) #define IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT (6U) #define IOMUXC_GPR_GPR5_WDOG1_MASK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT)) & IOMUXC_GPR_GPR5_WDOG1_MASK_MASK) @@ -12118,9 +13109,6 @@ typedef struct { #define IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK (0x800000U) #define IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT (23U) #define IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT)) & IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK) -#define IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_MASK (0x1000000U) -#define IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_SHIFT (24U) -#define IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_SHIFT)) & IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_MASK) #define IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_MASK (0x2000000U) #define IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_SHIFT (25U) #define IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_SHIFT)) & IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_MASK) @@ -12130,8 +13118,10 @@ typedef struct { #define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK (0x20000000U) #define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT (29U) #define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT)) & IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK) +/*! @} */ /*! @name GPR6 - GPR6 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_MASK (0x1U) #define IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_SHIFT (0U) #define IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_MASK) @@ -12228,8 +13218,10 @@ typedef struct { #define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_MASK (0x80000000U) #define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_SHIFT (31U) #define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_MASK) +/*! @} */ /*! @name GPR7 - GPR7 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_MASK (0x1U) #define IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_SHIFT (0U) #define IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_MASK) @@ -12326,8 +13318,10 @@ typedef struct { #define IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_MASK (0x80000000U) #define IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_SHIFT (31U) #define IOMUXC_GPR_GPR7_LPUART8_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_MASK) +/*! @} */ /*! @name GPR8 - GPR8 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_MASK (0x1U) #define IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_SHIFT (0U) #define IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_MASK) @@ -12424,8 +13418,10 @@ typedef struct { #define IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_MASK (0x80000000U) #define IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_SHIFT (31U) #define IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_MASK) +/*! @} */ /*! @name GPR10 - GPR10 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR10_NIDEN_MASK (0x1U) #define IOMUXC_GPR_GPR10_NIDEN_SHIFT (0U) #define IOMUXC_GPR_GPR10_NIDEN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_NIDEN_SHIFT)) & IOMUXC_GPR_GPR10_NIDEN_MASK) @@ -12462,8 +13458,10 @@ typedef struct { #define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_MASK (0xFE000000U) #define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT (25U) #define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT)) & IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_MASK) +/*! @} */ /*! @name GPR11 - GPR11 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_MASK (0x3U) #define IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_SHIFT (0U) #define IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_SHIFT)) & IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_MASK) @@ -12494,8 +13492,10 @@ typedef struct { #define IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_MASK (0xF000000U) #define IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_SHIFT (24U) #define IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_SHIFT)) & IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_MASK) +/*! @} */ /*! @name GPR12 - GPR12 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_MASK (0x1U) #define IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_SHIFT (0U) #define IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_MASK) @@ -12511,8 +13511,10 @@ typedef struct { #define IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_MASK (0x10U) #define IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_SHIFT (4U) #define IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_MASK) +/*! @} */ /*! @name GPR13 - GPR13 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK (0x1U) #define IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT (0U) #define IOMUXC_GPR_GPR13_ARCACHE_USDHC(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT)) & IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK) @@ -12525,8 +13527,10 @@ typedef struct { #define IOMUXC_GPR_GPR13_CACHE_USB_MASK (0x2000U) #define IOMUXC_GPR_GPR13_CACHE_USB_SHIFT (13U) #define IOMUXC_GPR_GPR13_CACHE_USB(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR13_CACHE_USB_SHIFT)) & IOMUXC_GPR_GPR13_CACHE_USB_MASK) +/*! @} */ /*! @name GPR14 - GPR14 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_MASK (0x1U) #define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_SHIFT (0U) #define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_SHIFT)) & IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_MASK) @@ -12563,14 +13567,16 @@ typedef struct { #define IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_MASK (0x800U) #define IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_SHIFT (11U) #define IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_SHIFT)) & IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_MASK) -#define IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ_MASK (0xF0000U) -#define IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ_SHIFT (16U) -#define IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ_SHIFT)) & IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ_MASK) -#define IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ_MASK (0xF00000U) -#define IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ_SHIFT (20U) -#define IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ_SHIFT)) & IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ_MASK) +#define IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_MASK (0xF0000U) +#define IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_SHIFT (16U) +#define IOMUXC_GPR_GPR14_CM7_CFGITCMSZ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_SHIFT)) & IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_MASK) +#define IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_MASK (0xF00000U) +#define IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_SHIFT (20U) +#define IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_SHIFT)) & IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_MASK) +/*! @} */ /*! @name GPR16 - GPR16 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR16_INIT_ITCM_EN_MASK (0x1U) #define IOMUXC_GPR_GPR16_INIT_ITCM_EN_SHIFT (0U) #define IOMUXC_GPR_GPR16_INIT_ITCM_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR16_INIT_ITCM_EN_SHIFT)) & IOMUXC_GPR_GPR16_INIT_ITCM_EN_MASK) @@ -12583,75 +13589,94 @@ typedef struct { #define IOMUXC_GPR_GPR16_CM7_INIT_VTOR_MASK (0xFFFFFF80U) #define IOMUXC_GPR_GPR16_CM7_INIT_VTOR_SHIFT (7U) #define IOMUXC_GPR_GPR16_CM7_INIT_VTOR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR16_CM7_INIT_VTOR_SHIFT)) & IOMUXC_GPR_GPR16_CM7_INIT_VTOR_MASK) +/*! @} */ /*! @name GPR17 - GPR17 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_MASK (0xFFFFFFFFU) #define IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_SHIFT (0U) #define IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_SHIFT)) & IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_MASK) +/*! @} */ /*! @name GPR18 - GPR18 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_MASK (0x1U) #define IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_SHIFT (0U) #define IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_SHIFT)) & IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_MASK) #define IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_MASK (0xFFFFFFF8U) #define IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_SHIFT (3U) #define IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_SHIFT)) & IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_MASK) +/*! @} */ /*! @name GPR19 - GPR19 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_MASK (0x1U) #define IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_SHIFT (0U) #define IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_SHIFT)) & IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_MASK) #define IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_MASK (0xFFFFFFF8U) #define IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_SHIFT (3U) #define IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_SHIFT)) & IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_MASK) +/*! @} */ /*! @name GPR20 - GPR20 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_MASK (0x1U) #define IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_SHIFT (0U) #define IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_SHIFT)) & IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_MASK) #define IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_MASK (0xFFFFFFF8U) #define IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_SHIFT (3U) #define IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_SHIFT)) & IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_MASK) +/*! @} */ /*! @name GPR21 - GPR21 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_MASK (0x1U) #define IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_SHIFT (0U) #define IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_SHIFT)) & IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_MASK) #define IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_MASK (0xFFFFFFF8U) #define IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_SHIFT (3U) #define IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_SHIFT)) & IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_MASK) +/*! @} */ /*! @name GPR22 - GPR22 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_MASK (0x1U) #define IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_SHIFT (0U) #define IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_SHIFT)) & IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_MASK) #define IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_MASK (0xFFFFFFF8U) #define IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_SHIFT (3U) #define IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_SHIFT)) & IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_MASK) +/*! @} */ /*! @name GPR23 - GPR23 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_MASK (0x1U) #define IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_SHIFT (0U) #define IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_SHIFT)) & IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_MASK) #define IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_MASK (0xFFFFFFF8U) #define IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_SHIFT (3U) #define IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_SHIFT)) & IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_MASK) +/*! @} */ /*! @name GPR24 - GPR24 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_MASK (0x1U) #define IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_SHIFT (0U) #define IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_SHIFT)) & IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_MASK) #define IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_MASK (0xFFFFFFF8U) #define IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_SHIFT (3U) #define IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_SHIFT)) & IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_MASK) +/*! @} */ /*! @name GPR25 - GPR25 General Purpose Register */ +/*! @{ */ #define IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_MASK (0x1U) #define IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_SHIFT (0U) #define IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_SHIFT)) & IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_MASK) #define IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_MASK (0xFFFFFFF8U) #define IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_SHIFT (3U) #define IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_SHIFT)) & IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_MASK) +/*! @} */ /*! @@ -12706,30 +13731,37 @@ typedef struct { */ /*! @name SW_MUX_CTL_PAD_WAKEUP - SW_MUX_CTL_PAD_WAKEUP SW MUX Control Register */ +/*! @{ */ #define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_MASK (0x7U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_SHIFT (0U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_MASK) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_MASK (0x10U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_SHIFT (4U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_MASK) +/*! @} */ /*! @name SW_MUX_CTL_PAD_PMIC_ON_REQ - SW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register */ +/*! @{ */ #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_MASK (0x7U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_SHIFT (0U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_MASK) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_MASK (0x10U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_SHIFT (4U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_MASK) +/*! @} */ /*! @name SW_MUX_CTL_PAD_PMIC_STBY_REQ - SW_MUX_CTL_PAD_PMIC_STBY_REQ SW MUX Control Register */ +/*! @{ */ #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_MASK (0x7U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_SHIFT (0U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_MASK) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_MASK (0x10U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_SHIFT (4U) #define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_MASK) +/*! @} */ /*! @name SW_PAD_CTL_PAD_TEST_MODE - SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register */ +/*! @{ */ #define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK (0x1U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT (0U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK) @@ -12754,8 +13786,10 @@ typedef struct { #define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK (0x10000U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT (16U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK) +/*! @} */ /*! @name SW_PAD_CTL_PAD_POR_B - SW_PAD_CTL_PAD_POR_B SW PAD Control Register */ +/*! @{ */ #define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_MASK (0x1U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_SHIFT (0U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_MASK) @@ -12780,8 +13814,10 @@ typedef struct { #define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_MASK (0x10000U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_SHIFT (16U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_MASK) +/*! @} */ /*! @name SW_PAD_CTL_PAD_ONOFF - SW_PAD_CTL_PAD_ONOFF SW PAD Control Register */ +/*! @{ */ #define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_MASK (0x1U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_SHIFT (0U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_MASK) @@ -12806,8 +13842,10 @@ typedef struct { #define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_MASK (0x10000U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_SHIFT (16U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_MASK) +/*! @} */ /*! @name SW_PAD_CTL_PAD_WAKEUP - SW_PAD_CTL_PAD_WAKEUP SW PAD Control Register */ +/*! @{ */ #define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_MASK (0x1U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_SHIFT (0U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_MASK) @@ -12832,8 +13870,10 @@ typedef struct { #define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_MASK (0x10000U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_SHIFT (16U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_MASK) +/*! @} */ /*! @name SW_PAD_CTL_PAD_PMIC_ON_REQ - SW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register */ +/*! @{ */ #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_MASK (0x1U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_SHIFT (0U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_MASK) @@ -12858,8 +13898,10 @@ typedef struct { #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_MASK (0x10000U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_SHIFT (16U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_MASK) +/*! @} */ /*! @name SW_PAD_CTL_PAD_PMIC_STBY_REQ - SW_PAD_CTL_PAD_PMIC_STBY_REQ SW PAD Control Register */ +/*! @{ */ #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_MASK (0x1U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_SHIFT (0U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_MASK) @@ -12884,6 +13926,7 @@ typedef struct { #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_MASK (0x10000U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_SHIFT (16U) #define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_MASK) +/*! @} */ /*! @@ -12933,6 +13976,7 @@ typedef struct { */ /*! @name GPR3 - GPR3 General Purpose Register */ +/*! @{ */ #define IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK (0x1U) #define IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT (0U) #define IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK) @@ -12942,9 +13986,9 @@ typedef struct { #define IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK (0xCU) #define IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT (2U) #define IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK) -#define IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT_MASK (0x10000U) -#define IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT_SHIFT (16U) -#define IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT_MASK) +#define IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_MASK (0x10000U) +#define IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_SHIFT (16U) +#define IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_MASK) #define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK (0x20000U) #define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT (17U) #define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK) @@ -12954,6 +13998,7 @@ typedef struct { #define IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK (0x80000U) #define IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT (19U) #define IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK) +/*! @} */ /*! @@ -13003,14 +14048,17 @@ typedef struct { */ /*! @name KPCR - Keypad Control Register */ +/*! @{ */ #define KPP_KPCR_KRE_MASK (0xFFU) #define KPP_KPCR_KRE_SHIFT (0U) #define KPP_KPCR_KRE(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPCR_KRE_SHIFT)) & KPP_KPCR_KRE_MASK) #define KPP_KPCR_KCO_MASK (0xFF00U) #define KPP_KPCR_KCO_SHIFT (8U) #define KPP_KPCR_KCO(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPCR_KCO_SHIFT)) & KPP_KPCR_KCO_MASK) +/*! @} */ /*! @name KPSR - Keypad Status Register */ +/*! @{ */ #define KPP_KPSR_KPKD_MASK (0x1U) #define KPP_KPSR_KPKD_SHIFT (0U) #define KPP_KPSR_KPKD(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KPKD_SHIFT)) & KPP_KPSR_KPKD_MASK) @@ -13029,22 +14077,27 @@ typedef struct { #define KPP_KPSR_KRIE_MASK (0x200U) #define KPP_KPSR_KRIE_SHIFT (9U) #define KPP_KPSR_KRIE(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KRIE_SHIFT)) & KPP_KPSR_KRIE_MASK) +/*! @} */ /*! @name KDDR - Keypad Data Direction Register */ +/*! @{ */ #define KPP_KDDR_KRDD_MASK (0xFFU) #define KPP_KDDR_KRDD_SHIFT (0U) #define KPP_KDDR_KRDD(x) (((uint16_t)(((uint16_t)(x)) << KPP_KDDR_KRDD_SHIFT)) & KPP_KDDR_KRDD_MASK) #define KPP_KDDR_KCDD_MASK (0xFF00U) #define KPP_KDDR_KCDD_SHIFT (8U) #define KPP_KDDR_KCDD(x) (((uint16_t)(((uint16_t)(x)) << KPP_KDDR_KCDD_SHIFT)) & KPP_KDDR_KCDD_MASK) +/*! @} */ /*! @name KPDR - Keypad Data Register */ +/*! @{ */ #define KPP_KPDR_KRD_MASK (0xFFU) #define KPP_KPDR_KRD_SHIFT (0U) #define KPP_KPDR_KRD(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPDR_KRD_SHIFT)) & KPP_KPDR_KRD_MASK) #define KPP_KPDR_KCD_MASK (0xFF00U) #define KPP_KPDR_KCD_SHIFT (8U) #define KPP_KPDR_KCD(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPDR_KCD_SHIFT)) & KPP_KPDR_KCD_MASK) +/*! @} */ /*! @@ -13080,35 +14133,35 @@ typedef struct { /** LCDIF - Register Layout Typedef */ typedef struct { - __IO uint32_t CTRL; /**< eLCDIF General Control Register, offset: 0x0 */ - __IO uint32_t CTRL_SET; /**< eLCDIF General Control Register, offset: 0x4 */ - __IO uint32_t CTRL_CLR; /**< eLCDIF General Control Register, offset: 0x8 */ - __IO uint32_t CTRL_TOG; /**< eLCDIF General Control Register, offset: 0xC */ - __IO uint32_t CTRL1; /**< eLCDIF General Control1 Register, offset: 0x10 */ - __IO uint32_t CTRL1_SET; /**< eLCDIF General Control1 Register, offset: 0x14 */ - __IO uint32_t CTRL1_CLR; /**< eLCDIF General Control1 Register, offset: 0x18 */ - __IO uint32_t CTRL1_TOG; /**< eLCDIF General Control1 Register, offset: 0x1C */ - __IO uint32_t CTRL2; /**< eLCDIF General Control2 Register, offset: 0x20 */ - __IO uint32_t CTRL2_SET; /**< eLCDIF General Control2 Register, offset: 0x24 */ - __IO uint32_t CTRL2_CLR; /**< eLCDIF General Control2 Register, offset: 0x28 */ - __IO uint32_t CTRL2_TOG; /**< eLCDIF General Control2 Register, offset: 0x2C */ - __IO uint32_t TRANSFER_COUNT; /**< eLCDIF Horizontal and Vertical Valid Data Count Register, offset: 0x30 */ + __IO uint32_t CTRL; /**< LCDIF General Control Register, offset: 0x0 */ + __IO uint32_t CTRL_SET; /**< LCDIF General Control Register, offset: 0x4 */ + __IO uint32_t CTRL_CLR; /**< LCDIF General Control Register, offset: 0x8 */ + __IO uint32_t CTRL_TOG; /**< LCDIF General Control Register, offset: 0xC */ + __IO uint32_t CTRL1; /**< LCDIF General Control1 Register, offset: 0x10 */ + __IO uint32_t CTRL1_SET; /**< LCDIF General Control1 Register, offset: 0x14 */ + __IO uint32_t CTRL1_CLR; /**< LCDIF General Control1 Register, offset: 0x18 */ + __IO uint32_t CTRL1_TOG; /**< LCDIF General Control1 Register, offset: 0x1C */ + __IO uint32_t CTRL2; /**< LCDIF General Control2 Register, offset: 0x20 */ + __IO uint32_t CTRL2_SET; /**< LCDIF General Control2 Register, offset: 0x24 */ + __IO uint32_t CTRL2_CLR; /**< LCDIF General Control2 Register, offset: 0x28 */ + __IO uint32_t CTRL2_TOG; /**< LCDIF General Control2 Register, offset: 0x2C */ + __IO uint32_t TRANSFER_COUNT; /**< LCDIF Horizontal and Vertical Valid Data Count Register, offset: 0x30 */ uint8_t RESERVED_0[12]; __IO uint32_t CUR_BUF; /**< LCD Interface Current Buffer Address Register, offset: 0x40 */ uint8_t RESERVED_1[12]; __IO uint32_t NEXT_BUF; /**< LCD Interface Next Buffer Address Register, offset: 0x50 */ uint8_t RESERVED_2[28]; - __IO uint32_t VDCTRL0; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x70 */ - __IO uint32_t VDCTRL0_SET; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x74 */ - __IO uint32_t VDCTRL0_CLR; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x78 */ - __IO uint32_t VDCTRL0_TOG; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x7C */ - __IO uint32_t VDCTRL1; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register1, offset: 0x80 */ + __IO uint32_t VDCTRL0; /**< LCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x70 */ + __IO uint32_t VDCTRL0_SET; /**< LCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x74 */ + __IO uint32_t VDCTRL0_CLR; /**< LCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x78 */ + __IO uint32_t VDCTRL0_TOG; /**< LCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x7C */ + __IO uint32_t VDCTRL1; /**< LCDIF VSYNC Mode and Dotclk Mode Control Register1, offset: 0x80 */ uint8_t RESERVED_3[12]; __IO uint32_t VDCTRL2; /**< LCDIF VSYNC Mode and Dotclk Mode Control Register2, offset: 0x90 */ uint8_t RESERVED_4[12]; - __IO uint32_t VDCTRL3; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register3, offset: 0xA0 */ + __IO uint32_t VDCTRL3; /**< LCDIF VSYNC Mode and Dotclk Mode Control Register3, offset: 0xA0 */ uint8_t RESERVED_5[12]; - __IO uint32_t VDCTRL4; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register4, offset: 0xB0 */ + __IO uint32_t VDCTRL4; /**< LCDIF VSYNC Mode and Dotclk Mode Control Register4, offset: 0xB0 */ uint8_t RESERVED_6[220]; __IO uint32_t BM_ERROR_STAT; /**< Bus Master Error Status Register, offset: 0x190 */ uint8_t RESERVED_7[12]; @@ -13116,7 +14169,7 @@ typedef struct { uint8_t RESERVED_8[12]; __I uint32_t STAT; /**< LCD Interface Status Register, offset: 0x1B0 */ uint8_t RESERVED_9[76]; - __IO uint32_t THRES; /**< eLCDIF Threshold Register, offset: 0x200 */ + __IO uint32_t THRES; /**< LCDIF Threshold Register, offset: 0x200 */ uint8_t RESERVED_10[380]; __IO uint32_t PIGEONCTRL0; /**< LCDIF Pigeon Mode Control0 Register, offset: 0x380 */ __IO uint32_t PIGEONCTRL0_SET; /**< LCDIF Pigeon Mode Control0 Register, offset: 0x384 */ @@ -13159,7 +14212,8 @@ typedef struct { * @{ */ -/*! @name CTRL - eLCDIF General Control Register */ +/*! @name CTRL - LCDIF General Control Register */ +/*! @{ */ #define LCDIF_CTRL_RUN_MASK (0x1U) #define LCDIF_CTRL_RUN_SHIFT (0U) #define LCDIF_CTRL_RUN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_RUN_SHIFT)) & LCDIF_CTRL_RUN_MASK) @@ -13211,8 +14265,10 @@ typedef struct { #define LCDIF_CTRL_SFTRST_MASK (0x80000000U) #define LCDIF_CTRL_SFTRST_SHIFT (31U) #define LCDIF_CTRL_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SFTRST_SHIFT)) & LCDIF_CTRL_SFTRST_MASK) +/*! @} */ -/*! @name CTRL_SET - eLCDIF General Control Register */ +/*! @name CTRL_SET - LCDIF General Control Register */ +/*! @{ */ #define LCDIF_CTRL_SET_RUN_MASK (0x1U) #define LCDIF_CTRL_SET_RUN_SHIFT (0U) #define LCDIF_CTRL_SET_RUN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_RUN_SHIFT)) & LCDIF_CTRL_SET_RUN_MASK) @@ -13264,8 +14320,10 @@ typedef struct { #define LCDIF_CTRL_SET_SFTRST_MASK (0x80000000U) #define LCDIF_CTRL_SET_SFTRST_SHIFT (31U) #define LCDIF_CTRL_SET_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_SFTRST_SHIFT)) & LCDIF_CTRL_SET_SFTRST_MASK) +/*! @} */ -/*! @name CTRL_CLR - eLCDIF General Control Register */ +/*! @name CTRL_CLR - LCDIF General Control Register */ +/*! @{ */ #define LCDIF_CTRL_CLR_RUN_MASK (0x1U) #define LCDIF_CTRL_CLR_RUN_SHIFT (0U) #define LCDIF_CTRL_CLR_RUN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_RUN_SHIFT)) & LCDIF_CTRL_CLR_RUN_MASK) @@ -13317,8 +14375,10 @@ typedef struct { #define LCDIF_CTRL_CLR_SFTRST_MASK (0x80000000U) #define LCDIF_CTRL_CLR_SFTRST_SHIFT (31U) #define LCDIF_CTRL_CLR_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_SFTRST_SHIFT)) & LCDIF_CTRL_CLR_SFTRST_MASK) +/*! @} */ -/*! @name CTRL_TOG - eLCDIF General Control Register */ +/*! @name CTRL_TOG - LCDIF General Control Register */ +/*! @{ */ #define LCDIF_CTRL_TOG_RUN_MASK (0x1U) #define LCDIF_CTRL_TOG_RUN_SHIFT (0U) #define LCDIF_CTRL_TOG_RUN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_RUN_SHIFT)) & LCDIF_CTRL_TOG_RUN_MASK) @@ -13370,8 +14430,10 @@ typedef struct { #define LCDIF_CTRL_TOG_SFTRST_MASK (0x80000000U) #define LCDIF_CTRL_TOG_SFTRST_SHIFT (31U) #define LCDIF_CTRL_TOG_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_SFTRST_SHIFT)) & LCDIF_CTRL_TOG_SFTRST_MASK) +/*! @} */ -/*! @name CTRL1 - eLCDIF General Control1 Register */ +/*! @name CTRL1 - LCDIF General Control1 Register */ +/*! @{ */ #define LCDIF_CTRL1_RSRVD0_MASK (0xF8U) #define LCDIF_CTRL1_RSRVD0_SHIFT (3U) #define LCDIF_CTRL1_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_RSRVD0_SHIFT)) & LCDIF_CTRL1_RSRVD0_MASK) @@ -13429,8 +14491,10 @@ typedef struct { #define LCDIF_CTRL1_IMAGE_DATA_SELECT_MASK (0x80000000U) #define LCDIF_CTRL1_IMAGE_DATA_SELECT_SHIFT (31U) #define LCDIF_CTRL1_IMAGE_DATA_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_IMAGE_DATA_SELECT_SHIFT)) & LCDIF_CTRL1_IMAGE_DATA_SELECT_MASK) +/*! @} */ -/*! @name CTRL1_SET - eLCDIF General Control1 Register */ +/*! @name CTRL1_SET - LCDIF General Control1 Register */ +/*! @{ */ #define LCDIF_CTRL1_SET_RSRVD0_MASK (0xF8U) #define LCDIF_CTRL1_SET_RSRVD0_SHIFT (3U) #define LCDIF_CTRL1_SET_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_RSRVD0_SHIFT)) & LCDIF_CTRL1_SET_RSRVD0_MASK) @@ -13488,8 +14552,10 @@ typedef struct { #define LCDIF_CTRL1_SET_IMAGE_DATA_SELECT_MASK (0x80000000U) #define LCDIF_CTRL1_SET_IMAGE_DATA_SELECT_SHIFT (31U) #define LCDIF_CTRL1_SET_IMAGE_DATA_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_IMAGE_DATA_SELECT_SHIFT)) & LCDIF_CTRL1_SET_IMAGE_DATA_SELECT_MASK) +/*! @} */ -/*! @name CTRL1_CLR - eLCDIF General Control1 Register */ +/*! @name CTRL1_CLR - LCDIF General Control1 Register */ +/*! @{ */ #define LCDIF_CTRL1_CLR_RSRVD0_MASK (0xF8U) #define LCDIF_CTRL1_CLR_RSRVD0_SHIFT (3U) #define LCDIF_CTRL1_CLR_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_RSRVD0_SHIFT)) & LCDIF_CTRL1_CLR_RSRVD0_MASK) @@ -13547,8 +14613,10 @@ typedef struct { #define LCDIF_CTRL1_CLR_IMAGE_DATA_SELECT_MASK (0x80000000U) #define LCDIF_CTRL1_CLR_IMAGE_DATA_SELECT_SHIFT (31U) #define LCDIF_CTRL1_CLR_IMAGE_DATA_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_IMAGE_DATA_SELECT_SHIFT)) & LCDIF_CTRL1_CLR_IMAGE_DATA_SELECT_MASK) +/*! @} */ -/*! @name CTRL1_TOG - eLCDIF General Control1 Register */ +/*! @name CTRL1_TOG - LCDIF General Control1 Register */ +/*! @{ */ #define LCDIF_CTRL1_TOG_RSRVD0_MASK (0xF8U) #define LCDIF_CTRL1_TOG_RSRVD0_SHIFT (3U) #define LCDIF_CTRL1_TOG_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_RSRVD0_SHIFT)) & LCDIF_CTRL1_TOG_RSRVD0_MASK) @@ -13606,8 +14674,10 @@ typedef struct { #define LCDIF_CTRL1_TOG_IMAGE_DATA_SELECT_MASK (0x80000000U) #define LCDIF_CTRL1_TOG_IMAGE_DATA_SELECT_SHIFT (31U) #define LCDIF_CTRL1_TOG_IMAGE_DATA_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_IMAGE_DATA_SELECT_SHIFT)) & LCDIF_CTRL1_TOG_IMAGE_DATA_SELECT_MASK) +/*! @} */ -/*! @name CTRL2 - eLCDIF General Control2 Register */ +/*! @name CTRL2 - LCDIF General Control2 Register */ +/*! @{ */ #define LCDIF_CTRL2_RSRVD0_MASK (0xFFFU) #define LCDIF_CTRL2_RSRVD0_SHIFT (0U) #define LCDIF_CTRL2_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_RSRVD0_SHIFT)) & LCDIF_CTRL2_RSRVD0_MASK) @@ -13632,8 +14702,10 @@ typedef struct { #define LCDIF_CTRL2_RSRVD5_MASK (0xFF000000U) #define LCDIF_CTRL2_RSRVD5_SHIFT (24U) #define LCDIF_CTRL2_RSRVD5(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_RSRVD5_SHIFT)) & LCDIF_CTRL2_RSRVD5_MASK) +/*! @} */ -/*! @name CTRL2_SET - eLCDIF General Control2 Register */ +/*! @name CTRL2_SET - LCDIF General Control2 Register */ +/*! @{ */ #define LCDIF_CTRL2_SET_RSRVD0_MASK (0xFFFU) #define LCDIF_CTRL2_SET_RSRVD0_SHIFT (0U) #define LCDIF_CTRL2_SET_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_SET_RSRVD0_SHIFT)) & LCDIF_CTRL2_SET_RSRVD0_MASK) @@ -13658,8 +14730,10 @@ typedef struct { #define LCDIF_CTRL2_SET_RSRVD5_MASK (0xFF000000U) #define LCDIF_CTRL2_SET_RSRVD5_SHIFT (24U) #define LCDIF_CTRL2_SET_RSRVD5(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_SET_RSRVD5_SHIFT)) & LCDIF_CTRL2_SET_RSRVD5_MASK) +/*! @} */ -/*! @name CTRL2_CLR - eLCDIF General Control2 Register */ +/*! @name CTRL2_CLR - LCDIF General Control2 Register */ +/*! @{ */ #define LCDIF_CTRL2_CLR_RSRVD0_MASK (0xFFFU) #define LCDIF_CTRL2_CLR_RSRVD0_SHIFT (0U) #define LCDIF_CTRL2_CLR_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_CLR_RSRVD0_SHIFT)) & LCDIF_CTRL2_CLR_RSRVD0_MASK) @@ -13684,8 +14758,10 @@ typedef struct { #define LCDIF_CTRL2_CLR_RSRVD5_MASK (0xFF000000U) #define LCDIF_CTRL2_CLR_RSRVD5_SHIFT (24U) #define LCDIF_CTRL2_CLR_RSRVD5(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_CLR_RSRVD5_SHIFT)) & LCDIF_CTRL2_CLR_RSRVD5_MASK) +/*! @} */ -/*! @name CTRL2_TOG - eLCDIF General Control2 Register */ +/*! @name CTRL2_TOG - LCDIF General Control2 Register */ +/*! @{ */ #define LCDIF_CTRL2_TOG_RSRVD0_MASK (0xFFFU) #define LCDIF_CTRL2_TOG_RSRVD0_SHIFT (0U) #define LCDIF_CTRL2_TOG_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_TOG_RSRVD0_SHIFT)) & LCDIF_CTRL2_TOG_RSRVD0_MASK) @@ -13710,26 +14786,34 @@ typedef struct { #define LCDIF_CTRL2_TOG_RSRVD5_MASK (0xFF000000U) #define LCDIF_CTRL2_TOG_RSRVD5_SHIFT (24U) #define LCDIF_CTRL2_TOG_RSRVD5(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_TOG_RSRVD5_SHIFT)) & LCDIF_CTRL2_TOG_RSRVD5_MASK) +/*! @} */ -/*! @name TRANSFER_COUNT - eLCDIF Horizontal and Vertical Valid Data Count Register */ +/*! @name TRANSFER_COUNT - LCDIF Horizontal and Vertical Valid Data Count Register */ +/*! @{ */ #define LCDIF_TRANSFER_COUNT_H_COUNT_MASK (0xFFFFU) #define LCDIF_TRANSFER_COUNT_H_COUNT_SHIFT (0U) #define LCDIF_TRANSFER_COUNT_H_COUNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_TRANSFER_COUNT_H_COUNT_SHIFT)) & LCDIF_TRANSFER_COUNT_H_COUNT_MASK) #define LCDIF_TRANSFER_COUNT_V_COUNT_MASK (0xFFFF0000U) #define LCDIF_TRANSFER_COUNT_V_COUNT_SHIFT (16U) #define LCDIF_TRANSFER_COUNT_V_COUNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_TRANSFER_COUNT_V_COUNT_SHIFT)) & LCDIF_TRANSFER_COUNT_V_COUNT_MASK) +/*! @} */ /*! @name CUR_BUF - LCD Interface Current Buffer Address Register */ +/*! @{ */ #define LCDIF_CUR_BUF_ADDR_MASK (0xFFFFFFFFU) #define LCDIF_CUR_BUF_ADDR_SHIFT (0U) #define LCDIF_CUR_BUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CUR_BUF_ADDR_SHIFT)) & LCDIF_CUR_BUF_ADDR_MASK) +/*! @} */ /*! @name NEXT_BUF - LCD Interface Next Buffer Address Register */ +/*! @{ */ #define LCDIF_NEXT_BUF_ADDR_MASK (0xFFFFFFFFU) #define LCDIF_NEXT_BUF_ADDR_SHIFT (0U) #define LCDIF_NEXT_BUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_NEXT_BUF_ADDR_SHIFT)) & LCDIF_NEXT_BUF_ADDR_MASK) +/*! @} */ -/*! @name VDCTRL0 - eLCDIF VSYNC Mode and Dotclk Mode Control Register0 */ +/*! @name VDCTRL0 - LCDIF VSYNC Mode and Dotclk Mode Control Register0 */ +/*! @{ */ #define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK (0x3FFFFU) #define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_SHIFT (0U) #define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_SHIFT)) & LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK) @@ -13766,8 +14850,10 @@ typedef struct { #define LCDIF_VDCTRL0_RSRVD2_MASK (0xE0000000U) #define LCDIF_VDCTRL0_RSRVD2_SHIFT (29U) #define LCDIF_VDCTRL0_RSRVD2(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_RSRVD2_SHIFT)) & LCDIF_VDCTRL0_RSRVD2_MASK) +/*! @} */ -/*! @name VDCTRL0_SET - eLCDIF VSYNC Mode and Dotclk Mode Control Register0 */ +/*! @name VDCTRL0_SET - LCDIF VSYNC Mode and Dotclk Mode Control Register0 */ +/*! @{ */ #define LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_MASK (0x3FFFFU) #define LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_SHIFT (0U) #define LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_SHIFT)) & LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_MASK) @@ -13804,8 +14890,10 @@ typedef struct { #define LCDIF_VDCTRL0_SET_RSRVD2_MASK (0xE0000000U) #define LCDIF_VDCTRL0_SET_RSRVD2_SHIFT (29U) #define LCDIF_VDCTRL0_SET_RSRVD2(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_RSRVD2_SHIFT)) & LCDIF_VDCTRL0_SET_RSRVD2_MASK) +/*! @} */ -/*! @name VDCTRL0_CLR - eLCDIF VSYNC Mode and Dotclk Mode Control Register0 */ +/*! @name VDCTRL0_CLR - LCDIF VSYNC Mode and Dotclk Mode Control Register0 */ +/*! @{ */ #define LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_MASK (0x3FFFFU) #define LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_SHIFT (0U) #define LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_SHIFT)) & LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_MASK) @@ -13842,8 +14930,10 @@ typedef struct { #define LCDIF_VDCTRL0_CLR_RSRVD2_MASK (0xE0000000U) #define LCDIF_VDCTRL0_CLR_RSRVD2_SHIFT (29U) #define LCDIF_VDCTRL0_CLR_RSRVD2(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_RSRVD2_SHIFT)) & LCDIF_VDCTRL0_CLR_RSRVD2_MASK) +/*! @} */ -/*! @name VDCTRL0_TOG - eLCDIF VSYNC Mode and Dotclk Mode Control Register0 */ +/*! @name VDCTRL0_TOG - LCDIF VSYNC Mode and Dotclk Mode Control Register0 */ +/*! @{ */ #define LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_MASK (0x3FFFFU) #define LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_SHIFT (0U) #define LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_SHIFT)) & LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_MASK) @@ -13880,21 +14970,27 @@ typedef struct { #define LCDIF_VDCTRL0_TOG_RSRVD2_MASK (0xE0000000U) #define LCDIF_VDCTRL0_TOG_RSRVD2_SHIFT (29U) #define LCDIF_VDCTRL0_TOG_RSRVD2(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_RSRVD2_SHIFT)) & LCDIF_VDCTRL0_TOG_RSRVD2_MASK) +/*! @} */ -/*! @name VDCTRL1 - eLCDIF VSYNC Mode and Dotclk Mode Control Register1 */ +/*! @name VDCTRL1 - LCDIF VSYNC Mode and Dotclk Mode Control Register1 */ +/*! @{ */ #define LCDIF_VDCTRL1_VSYNC_PERIOD_MASK (0xFFFFFFFFU) #define LCDIF_VDCTRL1_VSYNC_PERIOD_SHIFT (0U) #define LCDIF_VDCTRL1_VSYNC_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL1_VSYNC_PERIOD_SHIFT)) & LCDIF_VDCTRL1_VSYNC_PERIOD_MASK) +/*! @} */ /*! @name VDCTRL2 - LCDIF VSYNC Mode and Dotclk Mode Control Register2 */ +/*! @{ */ #define LCDIF_VDCTRL2_HSYNC_PERIOD_MASK (0x3FFFFU) #define LCDIF_VDCTRL2_HSYNC_PERIOD_SHIFT (0U) #define LCDIF_VDCTRL2_HSYNC_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL2_HSYNC_PERIOD_SHIFT)) & LCDIF_VDCTRL2_HSYNC_PERIOD_MASK) #define LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK (0xFFFC0000U) #define LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_SHIFT (18U) #define LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_SHIFT)) & LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK) +/*! @} */ -/*! @name VDCTRL3 - eLCDIF VSYNC Mode and Dotclk Mode Control Register3 */ +/*! @name VDCTRL3 - LCDIF VSYNC Mode and Dotclk Mode Control Register3 */ +/*! @{ */ #define LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK (0xFFFFU) #define LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_SHIFT (0U) #define LCDIF_VDCTRL3_VERTICAL_WAIT_CNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_SHIFT)) & LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK) @@ -13910,8 +15006,10 @@ typedef struct { #define LCDIF_VDCTRL3_RSRVD0_MASK (0xC0000000U) #define LCDIF_VDCTRL3_RSRVD0_SHIFT (30U) #define LCDIF_VDCTRL3_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL3_RSRVD0_SHIFT)) & LCDIF_VDCTRL3_RSRVD0_MASK) +/*! @} */ -/*! @name VDCTRL4 - eLCDIF VSYNC Mode and Dotclk Mode Control Register4 */ +/*! @name VDCTRL4 - LCDIF VSYNC Mode and Dotclk Mode Control Register4 */ +/*! @{ */ #define LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK (0x3FFFFU) #define LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_SHIFT (0U) #define LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_SHIFT)) & LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK) @@ -13924,18 +15022,24 @@ typedef struct { #define LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK (0xE0000000U) #define LCDIF_VDCTRL4_DOTCLK_DLY_SEL_SHIFT (29U) #define LCDIF_VDCTRL4_DOTCLK_DLY_SEL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL4_DOTCLK_DLY_SEL_SHIFT)) & LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK) +/*! @} */ /*! @name BM_ERROR_STAT - Bus Master Error Status Register */ +/*! @{ */ #define LCDIF_BM_ERROR_STAT_ADDR_MASK (0xFFFFFFFFU) #define LCDIF_BM_ERROR_STAT_ADDR_SHIFT (0U) #define LCDIF_BM_ERROR_STAT_ADDR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_BM_ERROR_STAT_ADDR_SHIFT)) & LCDIF_BM_ERROR_STAT_ADDR_MASK) +/*! @} */ /*! @name CRC_STAT - CRC Status Register */ +/*! @{ */ #define LCDIF_CRC_STAT_CRC_VALUE_MASK (0xFFFFFFFFU) #define LCDIF_CRC_STAT_CRC_VALUE_SHIFT (0U) #define LCDIF_CRC_STAT_CRC_VALUE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CRC_STAT_CRC_VALUE_SHIFT)) & LCDIF_CRC_STAT_CRC_VALUE_MASK) +/*! @} */ /*! @name STAT - LCD Interface Status Register */ +/*! @{ */ #define LCDIF_STAT_LFIFO_COUNT_MASK (0x1FFU) #define LCDIF_STAT_LFIFO_COUNT_SHIFT (0U) #define LCDIF_STAT_LFIFO_COUNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_STAT_LFIFO_COUNT_SHIFT)) & LCDIF_STAT_LFIFO_COUNT_MASK) @@ -13960,8 +15064,10 @@ typedef struct { #define LCDIF_STAT_PRESENT_MASK (0x80000000U) #define LCDIF_STAT_PRESENT_SHIFT (31U) #define LCDIF_STAT_PRESENT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_STAT_PRESENT_SHIFT)) & LCDIF_STAT_PRESENT_MASK) +/*! @} */ -/*! @name THRES - eLCDIF Threshold Register */ +/*! @name THRES - LCDIF Threshold Register */ +/*! @{ */ #define LCDIF_THRES_PANIC_MASK (0x1FFU) #define LCDIF_THRES_PANIC_SHIFT (0U) #define LCDIF_THRES_PANIC(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_THRES_PANIC_SHIFT)) & LCDIF_THRES_PANIC_MASK) @@ -13974,104 +15080,130 @@ typedef struct { #define LCDIF_THRES_RSRVD2_MASK (0xFE000000U) #define LCDIF_THRES_RSRVD2_SHIFT (25U) #define LCDIF_THRES_RSRVD2(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_THRES_RSRVD2_SHIFT)) & LCDIF_THRES_RSRVD2_MASK) +/*! @} */ /*! @name PIGEONCTRL0 - LCDIF Pigeon Mode Control0 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL0_FD_PERIOD_MASK (0xFFFU) #define LCDIF_PIGEONCTRL0_FD_PERIOD_SHIFT (0U) #define LCDIF_PIGEONCTRL0_FD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_FD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_FD_PERIOD_MASK) #define LCDIF_PIGEONCTRL0_LD_PERIOD_MASK (0xFFF0000U) #define LCDIF_PIGEONCTRL0_LD_PERIOD_SHIFT (16U) #define LCDIF_PIGEONCTRL0_LD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_LD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_LD_PERIOD_MASK) +/*! @} */ /*! @name PIGEONCTRL0_SET - LCDIF Pigeon Mode Control0 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL0_SET_FD_PERIOD_MASK (0xFFFU) #define LCDIF_PIGEONCTRL0_SET_FD_PERIOD_SHIFT (0U) #define LCDIF_PIGEONCTRL0_SET_FD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_SET_FD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_SET_FD_PERIOD_MASK) #define LCDIF_PIGEONCTRL0_SET_LD_PERIOD_MASK (0xFFF0000U) #define LCDIF_PIGEONCTRL0_SET_LD_PERIOD_SHIFT (16U) #define LCDIF_PIGEONCTRL0_SET_LD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_SET_LD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_SET_LD_PERIOD_MASK) +/*! @} */ /*! @name PIGEONCTRL0_CLR - LCDIF Pigeon Mode Control0 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL0_CLR_FD_PERIOD_MASK (0xFFFU) #define LCDIF_PIGEONCTRL0_CLR_FD_PERIOD_SHIFT (0U) #define LCDIF_PIGEONCTRL0_CLR_FD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_CLR_FD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_CLR_FD_PERIOD_MASK) #define LCDIF_PIGEONCTRL0_CLR_LD_PERIOD_MASK (0xFFF0000U) #define LCDIF_PIGEONCTRL0_CLR_LD_PERIOD_SHIFT (16U) #define LCDIF_PIGEONCTRL0_CLR_LD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_CLR_LD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_CLR_LD_PERIOD_MASK) +/*! @} */ /*! @name PIGEONCTRL0_TOG - LCDIF Pigeon Mode Control0 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL0_TOG_FD_PERIOD_MASK (0xFFFU) #define LCDIF_PIGEONCTRL0_TOG_FD_PERIOD_SHIFT (0U) #define LCDIF_PIGEONCTRL0_TOG_FD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_TOG_FD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_TOG_FD_PERIOD_MASK) #define LCDIF_PIGEONCTRL0_TOG_LD_PERIOD_MASK (0xFFF0000U) #define LCDIF_PIGEONCTRL0_TOG_LD_PERIOD_SHIFT (16U) #define LCDIF_PIGEONCTRL0_TOG_LD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_TOG_LD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_TOG_LD_PERIOD_MASK) +/*! @} */ /*! @name PIGEONCTRL1 - LCDIF Pigeon Mode Control1 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL1_FRAME_CNT_PERIOD_MASK (0xFFFU) #define LCDIF_PIGEONCTRL1_FRAME_CNT_PERIOD_SHIFT (0U) #define LCDIF_PIGEONCTRL1_FRAME_CNT_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_FRAME_CNT_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL1_FRAME_CNT_PERIOD_MASK) #define LCDIF_PIGEONCTRL1_FRAME_CNT_CYCLES_MASK (0xFFF0000U) #define LCDIF_PIGEONCTRL1_FRAME_CNT_CYCLES_SHIFT (16U) #define LCDIF_PIGEONCTRL1_FRAME_CNT_CYCLES(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_FRAME_CNT_CYCLES_SHIFT)) & LCDIF_PIGEONCTRL1_FRAME_CNT_CYCLES_MASK) +/*! @} */ /*! @name PIGEONCTRL1_SET - LCDIF Pigeon Mode Control1 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_PERIOD_MASK (0xFFFU) #define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_PERIOD_SHIFT (0U) #define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_SET_FRAME_CNT_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL1_SET_FRAME_CNT_PERIOD_MASK) #define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_CYCLES_MASK (0xFFF0000U) #define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_CYCLES_SHIFT (16U) #define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_CYCLES(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_SET_FRAME_CNT_CYCLES_SHIFT)) & LCDIF_PIGEONCTRL1_SET_FRAME_CNT_CYCLES_MASK) +/*! @} */ /*! @name PIGEONCTRL1_CLR - LCDIF Pigeon Mode Control1 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_PERIOD_MASK (0xFFFU) #define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_PERIOD_SHIFT (0U) #define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_PERIOD_MASK) #define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_CYCLES_MASK (0xFFF0000U) #define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_CYCLES_SHIFT (16U) #define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_CYCLES(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_CYCLES_SHIFT)) & LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_CYCLES_MASK) +/*! @} */ /*! @name PIGEONCTRL1_TOG - LCDIF Pigeon Mode Control1 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_PERIOD_MASK (0xFFFU) #define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_PERIOD_SHIFT (0U) #define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_PERIOD_MASK) #define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_CYCLES_MASK (0xFFF0000U) #define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_CYCLES_SHIFT (16U) #define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_CYCLES(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_CYCLES_SHIFT)) & LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_CYCLES_MASK) +/*! @} */ /*! @name PIGEONCTRL2 - LCDIF Pigeon Mode Control2 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL2_PIGEON_DATA_EN_MASK (0x1U) #define LCDIF_PIGEONCTRL2_PIGEON_DATA_EN_SHIFT (0U) #define LCDIF_PIGEONCTRL2_PIGEON_DATA_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_PIGEON_DATA_EN_SHIFT)) & LCDIF_PIGEONCTRL2_PIGEON_DATA_EN_MASK) #define LCDIF_PIGEONCTRL2_PIGEON_CLK_GATE_MASK (0x2U) #define LCDIF_PIGEONCTRL2_PIGEON_CLK_GATE_SHIFT (1U) #define LCDIF_PIGEONCTRL2_PIGEON_CLK_GATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_PIGEON_CLK_GATE_SHIFT)) & LCDIF_PIGEONCTRL2_PIGEON_CLK_GATE_MASK) +/*! @} */ /*! @name PIGEONCTRL2_SET - LCDIF Pigeon Mode Control2 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL2_SET_PIGEON_DATA_EN_MASK (0x1U) #define LCDIF_PIGEONCTRL2_SET_PIGEON_DATA_EN_SHIFT (0U) #define LCDIF_PIGEONCTRL2_SET_PIGEON_DATA_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_SET_PIGEON_DATA_EN_SHIFT)) & LCDIF_PIGEONCTRL2_SET_PIGEON_DATA_EN_MASK) #define LCDIF_PIGEONCTRL2_SET_PIGEON_CLK_GATE_MASK (0x2U) #define LCDIF_PIGEONCTRL2_SET_PIGEON_CLK_GATE_SHIFT (1U) #define LCDIF_PIGEONCTRL2_SET_PIGEON_CLK_GATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_SET_PIGEON_CLK_GATE_SHIFT)) & LCDIF_PIGEONCTRL2_SET_PIGEON_CLK_GATE_MASK) +/*! @} */ /*! @name PIGEONCTRL2_CLR - LCDIF Pigeon Mode Control2 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL2_CLR_PIGEON_DATA_EN_MASK (0x1U) #define LCDIF_PIGEONCTRL2_CLR_PIGEON_DATA_EN_SHIFT (0U) #define LCDIF_PIGEONCTRL2_CLR_PIGEON_DATA_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_CLR_PIGEON_DATA_EN_SHIFT)) & LCDIF_PIGEONCTRL2_CLR_PIGEON_DATA_EN_MASK) #define LCDIF_PIGEONCTRL2_CLR_PIGEON_CLK_GATE_MASK (0x2U) #define LCDIF_PIGEONCTRL2_CLR_PIGEON_CLK_GATE_SHIFT (1U) #define LCDIF_PIGEONCTRL2_CLR_PIGEON_CLK_GATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_CLR_PIGEON_CLK_GATE_SHIFT)) & LCDIF_PIGEONCTRL2_CLR_PIGEON_CLK_GATE_MASK) +/*! @} */ /*! @name PIGEONCTRL2_TOG - LCDIF Pigeon Mode Control2 Register */ +/*! @{ */ #define LCDIF_PIGEONCTRL2_TOG_PIGEON_DATA_EN_MASK (0x1U) #define LCDIF_PIGEONCTRL2_TOG_PIGEON_DATA_EN_SHIFT (0U) #define LCDIF_PIGEONCTRL2_TOG_PIGEON_DATA_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_TOG_PIGEON_DATA_EN_SHIFT)) & LCDIF_PIGEONCTRL2_TOG_PIGEON_DATA_EN_MASK) #define LCDIF_PIGEONCTRL2_TOG_PIGEON_CLK_GATE_MASK (0x2U) #define LCDIF_PIGEONCTRL2_TOG_PIGEON_CLK_GATE_SHIFT (1U) #define LCDIF_PIGEONCTRL2_TOG_PIGEON_CLK_GATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_TOG_PIGEON_CLK_GATE_SHIFT)) & LCDIF_PIGEONCTRL2_TOG_PIGEON_CLK_GATE_MASK) +/*! @} */ /*! @name PIGEON_0 - Panel Interface Signal Generator Register */ +/*! @{ */ #define LCDIF_PIGEON_0_EN_MASK (0x1U) #define LCDIF_PIGEON_0_EN_SHIFT (0U) #define LCDIF_PIGEON_0_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_0_EN_SHIFT)) & LCDIF_PIGEON_0_EN_MASK) @@ -14093,22 +15225,26 @@ typedef struct { #define LCDIF_PIGEON_0_STATE_MASK_MASK (0xFF000000U) #define LCDIF_PIGEON_0_STATE_MASK_SHIFT (24U) #define LCDIF_PIGEON_0_STATE_MASK(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_0_STATE_MASK_SHIFT)) & LCDIF_PIGEON_0_STATE_MASK_MASK) +/*! @} */ /* The count of LCDIF_PIGEON_0 */ #define LCDIF_PIGEON_0_COUNT (12U) /*! @name PIGEON_1 - Panel Interface Signal Generator Register */ +/*! @{ */ #define LCDIF_PIGEON_1_SET_CNT_MASK (0xFFFFU) #define LCDIF_PIGEON_1_SET_CNT_SHIFT (0U) #define LCDIF_PIGEON_1_SET_CNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_1_SET_CNT_SHIFT)) & LCDIF_PIGEON_1_SET_CNT_MASK) #define LCDIF_PIGEON_1_CLR_CNT_MASK (0xFFFF0000U) #define LCDIF_PIGEON_1_CLR_CNT_SHIFT (16U) #define LCDIF_PIGEON_1_CLR_CNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_1_CLR_CNT_SHIFT)) & LCDIF_PIGEON_1_CLR_CNT_MASK) +/*! @} */ /* The count of LCDIF_PIGEON_1 */ #define LCDIF_PIGEON_1_COUNT (12U) /*! @name PIGEON_2 - Panel Interface Signal Generator Register */ +/*! @{ */ #define LCDIF_PIGEON_2_SIG_LOGIC_MASK (0xFU) #define LCDIF_PIGEON_2_SIG_LOGIC_SHIFT (0U) #define LCDIF_PIGEON_2_SIG_LOGIC(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_2_SIG_LOGIC_SHIFT)) & LCDIF_PIGEON_2_SIG_LOGIC_MASK) @@ -14118,34 +15254,45 @@ typedef struct { #define LCDIF_PIGEON_2_RSVD_MASK (0xFFFFFE00U) #define LCDIF_PIGEON_2_RSVD_SHIFT (9U) #define LCDIF_PIGEON_2_RSVD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_2_RSVD_SHIFT)) & LCDIF_PIGEON_2_RSVD_MASK) +/*! @} */ /* The count of LCDIF_PIGEON_2 */ #define LCDIF_PIGEON_2_COUNT (12U) /*! @name LUT_CTRL - Lookup Table Data Register. */ +/*! @{ */ #define LCDIF_LUT_CTRL_LUT_BYPASS_MASK (0x1U) #define LCDIF_LUT_CTRL_LUT_BYPASS_SHIFT (0U) #define LCDIF_LUT_CTRL_LUT_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_LUT_CTRL_LUT_BYPASS_SHIFT)) & LCDIF_LUT_CTRL_LUT_BYPASS_MASK) +/*! @} */ /*! @name LUT0_ADDR - Lookup Table Control Register. */ +/*! @{ */ #define LCDIF_LUT0_ADDR_ADDR_MASK (0xFFU) #define LCDIF_LUT0_ADDR_ADDR_SHIFT (0U) #define LCDIF_LUT0_ADDR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_LUT0_ADDR_ADDR_SHIFT)) & LCDIF_LUT0_ADDR_ADDR_MASK) +/*! @} */ /*! @name LUT0_DATA - Lookup Table Data Register. */ +/*! @{ */ #define LCDIF_LUT0_DATA_DATA_MASK (0xFFFFFFFFU) #define LCDIF_LUT0_DATA_DATA_SHIFT (0U) #define LCDIF_LUT0_DATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_LUT0_DATA_DATA_SHIFT)) & LCDIF_LUT0_DATA_DATA_MASK) +/*! @} */ /*! @name LUT1_ADDR - Lookup Table Control Register. */ +/*! @{ */ #define LCDIF_LUT1_ADDR_ADDR_MASK (0xFFU) #define LCDIF_LUT1_ADDR_ADDR_SHIFT (0U) #define LCDIF_LUT1_ADDR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_LUT1_ADDR_ADDR_SHIFT)) & LCDIF_LUT1_ADDR_ADDR_MASK) +/*! @} */ /*! @name LUT1_DATA - Lookup Table Data Register. */ +/*! @{ */ #define LCDIF_LUT1_DATA_DATA_MASK (0xFFFFFFFFU) #define LCDIF_LUT1_DATA_DATA_SHIFT (0U) #define LCDIF_LUT1_DATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_LUT1_DATA_DATA_SHIFT)) & LCDIF_LUT1_DATA_DATA_MASK) +/*! @} */ /*! @@ -14233,6 +15380,7 @@ typedef struct { */ /*! @name VERID - Version ID Register */ +/*! @{ */ #define LPI2C_VERID_FEATURE_MASK (0xFFFFU) #define LPI2C_VERID_FEATURE_SHIFT (0U) #define LPI2C_VERID_FEATURE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_VERID_FEATURE_SHIFT)) & LPI2C_VERID_FEATURE_MASK) @@ -14242,16 +15390,20 @@ typedef struct { #define LPI2C_VERID_MAJOR_MASK (0xFF000000U) #define LPI2C_VERID_MAJOR_SHIFT (24U) #define LPI2C_VERID_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_VERID_MAJOR_SHIFT)) & LPI2C_VERID_MAJOR_MASK) +/*! @} */ /*! @name PARAM - Parameter Register */ +/*! @{ */ #define LPI2C_PARAM_MTXFIFO_MASK (0xFU) #define LPI2C_PARAM_MTXFIFO_SHIFT (0U) #define LPI2C_PARAM_MTXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_PARAM_MTXFIFO_SHIFT)) & LPI2C_PARAM_MTXFIFO_MASK) #define LPI2C_PARAM_MRXFIFO_MASK (0xF00U) #define LPI2C_PARAM_MRXFIFO_SHIFT (8U) #define LPI2C_PARAM_MRXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_PARAM_MRXFIFO_SHIFT)) & LPI2C_PARAM_MRXFIFO_MASK) +/*! @} */ /*! @name MCR - Master Control Register */ +/*! @{ */ #define LPI2C_MCR_MEN_MASK (0x1U) #define LPI2C_MCR_MEN_SHIFT (0U) #define LPI2C_MCR_MEN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_MEN_SHIFT)) & LPI2C_MCR_MEN_MASK) @@ -14270,8 +15422,10 @@ typedef struct { #define LPI2C_MCR_RRF_MASK (0x200U) #define LPI2C_MCR_RRF_SHIFT (9U) #define LPI2C_MCR_RRF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_RRF_SHIFT)) & LPI2C_MCR_RRF_MASK) +/*! @} */ /*! @name MSR - Master Status Register */ +/*! @{ */ #define LPI2C_MSR_TDF_MASK (0x1U) #define LPI2C_MSR_TDF_SHIFT (0U) #define LPI2C_MSR_TDF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_TDF_SHIFT)) & LPI2C_MSR_TDF_MASK) @@ -14305,8 +15459,10 @@ typedef struct { #define LPI2C_MSR_BBF_MASK (0x2000000U) #define LPI2C_MSR_BBF_SHIFT (25U) #define LPI2C_MSR_BBF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_BBF_SHIFT)) & LPI2C_MSR_BBF_MASK) +/*! @} */ /*! @name MIER - Master Interrupt Enable Register */ +/*! @{ */ #define LPI2C_MIER_TDIE_MASK (0x1U) #define LPI2C_MIER_TDIE_SHIFT (0U) #define LPI2C_MIER_TDIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_TDIE_SHIFT)) & LPI2C_MIER_TDIE_MASK) @@ -14334,16 +15490,20 @@ typedef struct { #define LPI2C_MIER_DMIE_MASK (0x4000U) #define LPI2C_MIER_DMIE_SHIFT (14U) #define LPI2C_MIER_DMIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_DMIE_SHIFT)) & LPI2C_MIER_DMIE_MASK) +/*! @} */ /*! @name MDER - Master DMA Enable Register */ +/*! @{ */ #define LPI2C_MDER_TDDE_MASK (0x1U) #define LPI2C_MDER_TDDE_SHIFT (0U) #define LPI2C_MDER_TDDE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MDER_TDDE_SHIFT)) & LPI2C_MDER_TDDE_MASK) #define LPI2C_MDER_RDDE_MASK (0x2U) #define LPI2C_MDER_RDDE_SHIFT (1U) #define LPI2C_MDER_RDDE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MDER_RDDE_SHIFT)) & LPI2C_MDER_RDDE_MASK) +/*! @} */ /*! @name MCFGR0 - Master Configuration Register 0 */ +/*! @{ */ #define LPI2C_MCFGR0_HREN_MASK (0x1U) #define LPI2C_MCFGR0_HREN_SHIFT (0U) #define LPI2C_MCFGR0_HREN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_HREN_SHIFT)) & LPI2C_MCFGR0_HREN_MASK) @@ -14359,8 +15519,10 @@ typedef struct { #define LPI2C_MCFGR0_RDMO_MASK (0x200U) #define LPI2C_MCFGR0_RDMO_SHIFT (9U) #define LPI2C_MCFGR0_RDMO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_RDMO_SHIFT)) & LPI2C_MCFGR0_RDMO_MASK) +/*! @} */ /*! @name MCFGR1 - Master Configuration Register 1 */ +/*! @{ */ #define LPI2C_MCFGR1_PRESCALE_MASK (0x7U) #define LPI2C_MCFGR1_PRESCALE_SHIFT (0U) #define LPI2C_MCFGR1_PRESCALE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_PRESCALE_SHIFT)) & LPI2C_MCFGR1_PRESCALE_MASK) @@ -14379,8 +15541,10 @@ typedef struct { #define LPI2C_MCFGR1_PINCFG_MASK (0x7000000U) #define LPI2C_MCFGR1_PINCFG_SHIFT (24U) #define LPI2C_MCFGR1_PINCFG(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_PINCFG_SHIFT)) & LPI2C_MCFGR1_PINCFG_MASK) +/*! @} */ /*! @name MCFGR2 - Master Configuration Register 2 */ +/*! @{ */ #define LPI2C_MCFGR2_BUSIDLE_MASK (0xFFFU) #define LPI2C_MCFGR2_BUSIDLE_SHIFT (0U) #define LPI2C_MCFGR2_BUSIDLE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR2_BUSIDLE_SHIFT)) & LPI2C_MCFGR2_BUSIDLE_MASK) @@ -14390,21 +15554,27 @@ typedef struct { #define LPI2C_MCFGR2_FILTSDA_MASK (0xF000000U) #define LPI2C_MCFGR2_FILTSDA_SHIFT (24U) #define LPI2C_MCFGR2_FILTSDA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR2_FILTSDA_SHIFT)) & LPI2C_MCFGR2_FILTSDA_MASK) +/*! @} */ /*! @name MCFGR3 - Master Configuration Register 3 */ +/*! @{ */ #define LPI2C_MCFGR3_PINLOW_MASK (0xFFF00U) #define LPI2C_MCFGR3_PINLOW_SHIFT (8U) #define LPI2C_MCFGR3_PINLOW(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR3_PINLOW_SHIFT)) & LPI2C_MCFGR3_PINLOW_MASK) +/*! @} */ /*! @name MDMR - Master Data Match Register */ +/*! @{ */ #define LPI2C_MDMR_MATCH0_MASK (0xFFU) #define LPI2C_MDMR_MATCH0_SHIFT (0U) #define LPI2C_MDMR_MATCH0(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MDMR_MATCH0_SHIFT)) & LPI2C_MDMR_MATCH0_MASK) #define LPI2C_MDMR_MATCH1_MASK (0xFF0000U) #define LPI2C_MDMR_MATCH1_SHIFT (16U) #define LPI2C_MDMR_MATCH1(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MDMR_MATCH1_SHIFT)) & LPI2C_MDMR_MATCH1_MASK) +/*! @} */ /*! @name MCCR0 - Master Clock Configuration Register 0 */ +/*! @{ */ #define LPI2C_MCCR0_CLKLO_MASK (0x3FU) #define LPI2C_MCCR0_CLKLO_SHIFT (0U) #define LPI2C_MCCR0_CLKLO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR0_CLKLO_SHIFT)) & LPI2C_MCCR0_CLKLO_MASK) @@ -14417,8 +15587,10 @@ typedef struct { #define LPI2C_MCCR0_DATAVD_MASK (0x3F000000U) #define LPI2C_MCCR0_DATAVD_SHIFT (24U) #define LPI2C_MCCR0_DATAVD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR0_DATAVD_SHIFT)) & LPI2C_MCCR0_DATAVD_MASK) +/*! @} */ /*! @name MCCR1 - Master Clock Configuration Register 1 */ +/*! @{ */ #define LPI2C_MCCR1_CLKLO_MASK (0x3FU) #define LPI2C_MCCR1_CLKLO_SHIFT (0U) #define LPI2C_MCCR1_CLKLO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR1_CLKLO_SHIFT)) & LPI2C_MCCR1_CLKLO_MASK) @@ -14431,40 +15603,50 @@ typedef struct { #define LPI2C_MCCR1_DATAVD_MASK (0x3F000000U) #define LPI2C_MCCR1_DATAVD_SHIFT (24U) #define LPI2C_MCCR1_DATAVD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR1_DATAVD_SHIFT)) & LPI2C_MCCR1_DATAVD_MASK) +/*! @} */ /*! @name MFCR - Master FIFO Control Register */ +/*! @{ */ #define LPI2C_MFCR_TXWATER_MASK (0x3U) #define LPI2C_MFCR_TXWATER_SHIFT (0U) #define LPI2C_MFCR_TXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MFCR_TXWATER_SHIFT)) & LPI2C_MFCR_TXWATER_MASK) #define LPI2C_MFCR_RXWATER_MASK (0x30000U) #define LPI2C_MFCR_RXWATER_SHIFT (16U) #define LPI2C_MFCR_RXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MFCR_RXWATER_SHIFT)) & LPI2C_MFCR_RXWATER_MASK) +/*! @} */ /*! @name MFSR - Master FIFO Status Register */ +/*! @{ */ #define LPI2C_MFSR_TXCOUNT_MASK (0x7U) #define LPI2C_MFSR_TXCOUNT_SHIFT (0U) #define LPI2C_MFSR_TXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MFSR_TXCOUNT_SHIFT)) & LPI2C_MFSR_TXCOUNT_MASK) #define LPI2C_MFSR_RXCOUNT_MASK (0x70000U) #define LPI2C_MFSR_RXCOUNT_SHIFT (16U) #define LPI2C_MFSR_RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MFSR_RXCOUNT_SHIFT)) & LPI2C_MFSR_RXCOUNT_MASK) +/*! @} */ /*! @name MTDR - Master Transmit Data Register */ +/*! @{ */ #define LPI2C_MTDR_DATA_MASK (0xFFU) #define LPI2C_MTDR_DATA_SHIFT (0U) #define LPI2C_MTDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDR_DATA_SHIFT)) & LPI2C_MTDR_DATA_MASK) #define LPI2C_MTDR_CMD_MASK (0x700U) #define LPI2C_MTDR_CMD_SHIFT (8U) #define LPI2C_MTDR_CMD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDR_CMD_SHIFT)) & LPI2C_MTDR_CMD_MASK) +/*! @} */ /*! @name MRDR - Master Receive Data Register */ +/*! @{ */ #define LPI2C_MRDR_DATA_MASK (0xFFU) #define LPI2C_MRDR_DATA_SHIFT (0U) #define LPI2C_MRDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MRDR_DATA_SHIFT)) & LPI2C_MRDR_DATA_MASK) #define LPI2C_MRDR_RXEMPTY_MASK (0x4000U) #define LPI2C_MRDR_RXEMPTY_SHIFT (14U) #define LPI2C_MRDR_RXEMPTY(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MRDR_RXEMPTY_SHIFT)) & LPI2C_MRDR_RXEMPTY_MASK) +/*! @} */ /*! @name SCR - Slave Control Register */ +/*! @{ */ #define LPI2C_SCR_SEN_MASK (0x1U) #define LPI2C_SCR_SEN_SHIFT (0U) #define LPI2C_SCR_SEN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_SEN_SHIFT)) & LPI2C_SCR_SEN_MASK) @@ -14483,8 +15665,10 @@ typedef struct { #define LPI2C_SCR_RRF_MASK (0x200U) #define LPI2C_SCR_RRF_SHIFT (9U) #define LPI2C_SCR_RRF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_RRF_SHIFT)) & LPI2C_SCR_RRF_MASK) +/*! @} */ /*! @name SSR - Slave Status Register */ +/*! @{ */ #define LPI2C_SSR_TDF_MASK (0x1U) #define LPI2C_SSR_TDF_SHIFT (0U) #define LPI2C_SSR_TDF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_TDF_SHIFT)) & LPI2C_SSR_TDF_MASK) @@ -14527,8 +15711,10 @@ typedef struct { #define LPI2C_SSR_BBF_MASK (0x2000000U) #define LPI2C_SSR_BBF_SHIFT (25U) #define LPI2C_SSR_BBF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_BBF_SHIFT)) & LPI2C_SSR_BBF_MASK) +/*! @} */ /*! @name SIER - Slave Interrupt Enable Register */ +/*! @{ */ #define LPI2C_SIER_TDIE_MASK (0x1U) #define LPI2C_SIER_TDIE_SHIFT (0U) #define LPI2C_SIER_TDIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_TDIE_SHIFT)) & LPI2C_SIER_TDIE_MASK) @@ -14565,8 +15751,10 @@ typedef struct { #define LPI2C_SIER_SARIE_MASK (0x8000U) #define LPI2C_SIER_SARIE_SHIFT (15U) #define LPI2C_SIER_SARIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_SARIE_SHIFT)) & LPI2C_SIER_SARIE_MASK) +/*! @} */ /*! @name SDER - Slave DMA Enable Register */ +/*! @{ */ #define LPI2C_SDER_TDDE_MASK (0x1U) #define LPI2C_SDER_TDDE_SHIFT (0U) #define LPI2C_SDER_TDDE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SDER_TDDE_SHIFT)) & LPI2C_SDER_TDDE_MASK) @@ -14576,8 +15764,10 @@ typedef struct { #define LPI2C_SDER_AVDE_MASK (0x4U) #define LPI2C_SDER_AVDE_SHIFT (2U) #define LPI2C_SDER_AVDE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SDER_AVDE_SHIFT)) & LPI2C_SDER_AVDE_MASK) +/*! @} */ /*! @name SCFGR1 - Slave Configuration Register 1 */ +/*! @{ */ #define LPI2C_SCFGR1_ADRSTALL_MASK (0x1U) #define LPI2C_SCFGR1_ADRSTALL_SHIFT (0U) #define LPI2C_SCFGR1_ADRSTALL(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_ADRSTALL_SHIFT)) & LPI2C_SCFGR1_ADRSTALL_MASK) @@ -14611,8 +15801,10 @@ typedef struct { #define LPI2C_SCFGR1_ADDRCFG_MASK (0x70000U) #define LPI2C_SCFGR1_ADDRCFG_SHIFT (16U) #define LPI2C_SCFGR1_ADDRCFG(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_ADDRCFG_SHIFT)) & LPI2C_SCFGR1_ADDRCFG_MASK) +/*! @} */ /*! @name SCFGR2 - Slave Configuration Register 2 */ +/*! @{ */ #define LPI2C_SCFGR2_CLKHOLD_MASK (0xFU) #define LPI2C_SCFGR2_CLKHOLD_SHIFT (0U) #define LPI2C_SCFGR2_CLKHOLD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR2_CLKHOLD_SHIFT)) & LPI2C_SCFGR2_CLKHOLD_MASK) @@ -14625,34 +15817,44 @@ typedef struct { #define LPI2C_SCFGR2_FILTSDA_MASK (0xF000000U) #define LPI2C_SCFGR2_FILTSDA_SHIFT (24U) #define LPI2C_SCFGR2_FILTSDA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR2_FILTSDA_SHIFT)) & LPI2C_SCFGR2_FILTSDA_MASK) +/*! @} */ /*! @name SAMR - Slave Address Match Register */ +/*! @{ */ #define LPI2C_SAMR_ADDR0_MASK (0x7FEU) #define LPI2C_SAMR_ADDR0_SHIFT (1U) #define LPI2C_SAMR_ADDR0(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SAMR_ADDR0_SHIFT)) & LPI2C_SAMR_ADDR0_MASK) #define LPI2C_SAMR_ADDR1_MASK (0x7FE0000U) #define LPI2C_SAMR_ADDR1_SHIFT (17U) #define LPI2C_SAMR_ADDR1(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SAMR_ADDR1_SHIFT)) & LPI2C_SAMR_ADDR1_MASK) +/*! @} */ /*! @name SASR - Slave Address Status Register */ +/*! @{ */ #define LPI2C_SASR_RADDR_MASK (0x7FFU) #define LPI2C_SASR_RADDR_SHIFT (0U) #define LPI2C_SASR_RADDR(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SASR_RADDR_SHIFT)) & LPI2C_SASR_RADDR_MASK) #define LPI2C_SASR_ANV_MASK (0x4000U) #define LPI2C_SASR_ANV_SHIFT (14U) #define LPI2C_SASR_ANV(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SASR_ANV_SHIFT)) & LPI2C_SASR_ANV_MASK) +/*! @} */ /*! @name STAR - Slave Transmit ACK Register */ +/*! @{ */ #define LPI2C_STAR_TXNACK_MASK (0x1U) #define LPI2C_STAR_TXNACK_SHIFT (0U) #define LPI2C_STAR_TXNACK(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_STAR_TXNACK_SHIFT)) & LPI2C_STAR_TXNACK_MASK) +/*! @} */ /*! @name STDR - Slave Transmit Data Register */ +/*! @{ */ #define LPI2C_STDR_DATA_MASK (0xFFU) #define LPI2C_STDR_DATA_SHIFT (0U) #define LPI2C_STDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_STDR_DATA_SHIFT)) & LPI2C_STDR_DATA_MASK) +/*! @} */ /*! @name SRDR - Slave Receive Data Register */ +/*! @{ */ #define LPI2C_SRDR_DATA_MASK (0xFFU) #define LPI2C_SRDR_DATA_SHIFT (0U) #define LPI2C_SRDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDR_DATA_SHIFT)) & LPI2C_SRDR_DATA_MASK) @@ -14662,6 +15864,7 @@ typedef struct { #define LPI2C_SRDR_SOF_MASK (0x8000U) #define LPI2C_SRDR_SOF_SHIFT (15U) #define LPI2C_SRDR_SOF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDR_SOF_SHIFT)) & LPI2C_SRDR_SOF_MASK) +/*! @} */ /*! @@ -14743,6 +15946,7 @@ typedef struct { */ /*! @name VERID - Version ID Register */ +/*! @{ */ #define LPSPI_VERID_FEATURE_MASK (0xFFFFU) #define LPSPI_VERID_FEATURE_SHIFT (0U) #define LPSPI_VERID_FEATURE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_VERID_FEATURE_SHIFT)) & LPSPI_VERID_FEATURE_MASK) @@ -14752,8 +15956,10 @@ typedef struct { #define LPSPI_VERID_MAJOR_MASK (0xFF000000U) #define LPSPI_VERID_MAJOR_SHIFT (24U) #define LPSPI_VERID_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_VERID_MAJOR_SHIFT)) & LPSPI_VERID_MAJOR_MASK) +/*! @} */ /*! @name PARAM - Parameter Register */ +/*! @{ */ #define LPSPI_PARAM_TXFIFO_MASK (0xFFU) #define LPSPI_PARAM_TXFIFO_SHIFT (0U) #define LPSPI_PARAM_TXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_PARAM_TXFIFO_SHIFT)) & LPSPI_PARAM_TXFIFO_MASK) @@ -14763,8 +15969,10 @@ typedef struct { #define LPSPI_PARAM_PCSNUM_MASK (0xFF0000U) #define LPSPI_PARAM_PCSNUM_SHIFT (16U) #define LPSPI_PARAM_PCSNUM(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_PARAM_PCSNUM_SHIFT)) & LPSPI_PARAM_PCSNUM_MASK) +/*! @} */ /*! @name CR - Control Register */ +/*! @{ */ #define LPSPI_CR_MEN_MASK (0x1U) #define LPSPI_CR_MEN_SHIFT (0U) #define LPSPI_CR_MEN(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_MEN_SHIFT)) & LPSPI_CR_MEN_MASK) @@ -14783,8 +15991,10 @@ typedef struct { #define LPSPI_CR_RRF_MASK (0x200U) #define LPSPI_CR_RRF_SHIFT (9U) #define LPSPI_CR_RRF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_RRF_SHIFT)) & LPSPI_CR_RRF_MASK) +/*! @} */ /*! @name SR - Status Register */ +/*! @{ */ #define LPSPI_SR_TDF_MASK (0x1U) #define LPSPI_SR_TDF_SHIFT (0U) #define LPSPI_SR_TDF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_TDF_SHIFT)) & LPSPI_SR_TDF_MASK) @@ -14812,8 +16022,10 @@ typedef struct { #define LPSPI_SR_MBF_MASK (0x1000000U) #define LPSPI_SR_MBF_SHIFT (24U) #define LPSPI_SR_MBF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_MBF_SHIFT)) & LPSPI_SR_MBF_MASK) +/*! @} */ /*! @name IER - Interrupt Enable Register */ +/*! @{ */ #define LPSPI_IER_TDIE_MASK (0x1U) #define LPSPI_IER_TDIE_SHIFT (0U) #define LPSPI_IER_TDIE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_TDIE_SHIFT)) & LPSPI_IER_TDIE_MASK) @@ -14838,16 +16050,20 @@ typedef struct { #define LPSPI_IER_DMIE_MASK (0x2000U) #define LPSPI_IER_DMIE_SHIFT (13U) #define LPSPI_IER_DMIE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_DMIE_SHIFT)) & LPSPI_IER_DMIE_MASK) +/*! @} */ /*! @name DER - DMA Enable Register */ +/*! @{ */ #define LPSPI_DER_TDDE_MASK (0x1U) #define LPSPI_DER_TDDE_SHIFT (0U) #define LPSPI_DER_TDDE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_DER_TDDE_SHIFT)) & LPSPI_DER_TDDE_MASK) #define LPSPI_DER_RDDE_MASK (0x2U) #define LPSPI_DER_RDDE_SHIFT (1U) #define LPSPI_DER_RDDE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_DER_RDDE_SHIFT)) & LPSPI_DER_RDDE_MASK) +/*! @} */ /*! @name CFGR0 - Configuration Register 0 */ +/*! @{ */ #define LPSPI_CFGR0_HREN_MASK (0x1U) #define LPSPI_CFGR0_HREN_SHIFT (0U) #define LPSPI_CFGR0_HREN(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HREN_SHIFT)) & LPSPI_CFGR0_HREN_MASK) @@ -14863,8 +16079,10 @@ typedef struct { #define LPSPI_CFGR0_RDMO_MASK (0x200U) #define LPSPI_CFGR0_RDMO_SHIFT (9U) #define LPSPI_CFGR0_RDMO(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_RDMO_SHIFT)) & LPSPI_CFGR0_RDMO_MASK) +/*! @} */ /*! @name CFGR1 - Configuration Register 1 */ +/*! @{ */ #define LPSPI_CFGR1_MASTER_MASK (0x1U) #define LPSPI_CFGR1_MASTER_SHIFT (0U) #define LPSPI_CFGR1_MASTER(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_MASTER_SHIFT)) & LPSPI_CFGR1_MASTER_MASK) @@ -14892,18 +16110,24 @@ typedef struct { #define LPSPI_CFGR1_PCSCFG_MASK (0x8000000U) #define LPSPI_CFGR1_PCSCFG_SHIFT (27U) #define LPSPI_CFGR1_PCSCFG(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_PCSCFG_SHIFT)) & LPSPI_CFGR1_PCSCFG_MASK) +/*! @} */ /*! @name DMR0 - Data Match Register 0 */ +/*! @{ */ #define LPSPI_DMR0_MATCH0_MASK (0xFFFFFFFFU) #define LPSPI_DMR0_MATCH0_SHIFT (0U) #define LPSPI_DMR0_MATCH0(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_DMR0_MATCH0_SHIFT)) & LPSPI_DMR0_MATCH0_MASK) +/*! @} */ /*! @name DMR1 - Data Match Register 1 */ +/*! @{ */ #define LPSPI_DMR1_MATCH1_MASK (0xFFFFFFFFU) #define LPSPI_DMR1_MATCH1_SHIFT (0U) #define LPSPI_DMR1_MATCH1(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_DMR1_MATCH1_SHIFT)) & LPSPI_DMR1_MATCH1_MASK) +/*! @} */ /*! @name CCR - Clock Configuration Register */ +/*! @{ */ #define LPSPI_CCR_SCKDIV_MASK (0xFFU) #define LPSPI_CCR_SCKDIV_SHIFT (0U) #define LPSPI_CCR_SCKDIV(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_SCKDIV_SHIFT)) & LPSPI_CCR_SCKDIV_MASK) @@ -14916,24 +16140,30 @@ typedef struct { #define LPSPI_CCR_SCKPCS_MASK (0xFF000000U) #define LPSPI_CCR_SCKPCS_SHIFT (24U) #define LPSPI_CCR_SCKPCS(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_SCKPCS_SHIFT)) & LPSPI_CCR_SCKPCS_MASK) +/*! @} */ /*! @name FCR - FIFO Control Register */ +/*! @{ */ #define LPSPI_FCR_TXWATER_MASK (0xFU) #define LPSPI_FCR_TXWATER_SHIFT (0U) #define LPSPI_FCR_TXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_FCR_TXWATER_SHIFT)) & LPSPI_FCR_TXWATER_MASK) #define LPSPI_FCR_RXWATER_MASK (0xF0000U) #define LPSPI_FCR_RXWATER_SHIFT (16U) #define LPSPI_FCR_RXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_FCR_RXWATER_SHIFT)) & LPSPI_FCR_RXWATER_MASK) +/*! @} */ /*! @name FSR - FIFO Status Register */ +/*! @{ */ #define LPSPI_FSR_TXCOUNT_MASK (0x1FU) #define LPSPI_FSR_TXCOUNT_SHIFT (0U) #define LPSPI_FSR_TXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_FSR_TXCOUNT_SHIFT)) & LPSPI_FSR_TXCOUNT_MASK) #define LPSPI_FSR_RXCOUNT_MASK (0x1F0000U) #define LPSPI_FSR_RXCOUNT_SHIFT (16U) #define LPSPI_FSR_RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_FSR_RXCOUNT_SHIFT)) & LPSPI_FSR_RXCOUNT_MASK) +/*! @} */ /*! @name TCR - Transmit Command Register */ +/*! @{ */ #define LPSPI_TCR_FRAMESZ_MASK (0xFFFU) #define LPSPI_TCR_FRAMESZ_SHIFT (0U) #define LPSPI_TCR_FRAMESZ(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_FRAMESZ_SHIFT)) & LPSPI_TCR_FRAMESZ_MASK) @@ -14970,24 +16200,31 @@ typedef struct { #define LPSPI_TCR_CPOL_MASK (0x80000000U) #define LPSPI_TCR_CPOL_SHIFT (31U) #define LPSPI_TCR_CPOL(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_CPOL_SHIFT)) & LPSPI_TCR_CPOL_MASK) +/*! @} */ /*! @name TDR - Transmit Data Register */ +/*! @{ */ #define LPSPI_TDR_DATA_MASK (0xFFFFFFFFU) #define LPSPI_TDR_DATA_SHIFT (0U) #define LPSPI_TDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TDR_DATA_SHIFT)) & LPSPI_TDR_DATA_MASK) +/*! @} */ /*! @name RSR - Receive Status Register */ +/*! @{ */ #define LPSPI_RSR_SOF_MASK (0x1U) #define LPSPI_RSR_SOF_SHIFT (0U) #define LPSPI_RSR_SOF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_RSR_SOF_SHIFT)) & LPSPI_RSR_SOF_MASK) #define LPSPI_RSR_RXEMPTY_MASK (0x2U) #define LPSPI_RSR_RXEMPTY_SHIFT (1U) #define LPSPI_RSR_RXEMPTY(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_RSR_RXEMPTY_SHIFT)) & LPSPI_RSR_RXEMPTY_MASK) +/*! @} */ /*! @name RDR - Receive Data Register */ +/*! @{ */ #define LPSPI_RDR_DATA_MASK (0xFFFFFFFFU) #define LPSPI_RDR_DATA_SHIFT (0U) #define LPSPI_RDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_RDR_DATA_SHIFT)) & LPSPI_RDR_DATA_MASK) +/*! @} */ /*! @@ -15059,6 +16296,7 @@ typedef struct { */ /*! @name VERID - Version ID Register */ +/*! @{ */ #define LPUART_VERID_FEATURE_MASK (0xFFFFU) #define LPUART_VERID_FEATURE_SHIFT (0U) #define LPUART_VERID_FEATURE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_VERID_FEATURE_SHIFT)) & LPUART_VERID_FEATURE_MASK) @@ -15068,26 +16306,34 @@ typedef struct { #define LPUART_VERID_MAJOR_MASK (0xFF000000U) #define LPUART_VERID_MAJOR_SHIFT (24U) #define LPUART_VERID_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_VERID_MAJOR_SHIFT)) & LPUART_VERID_MAJOR_MASK) +/*! @} */ /*! @name PARAM - Parameter Register */ +/*! @{ */ #define LPUART_PARAM_TXFIFO_MASK (0xFFU) #define LPUART_PARAM_TXFIFO_SHIFT (0U) #define LPUART_PARAM_TXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPUART_PARAM_TXFIFO_SHIFT)) & LPUART_PARAM_TXFIFO_MASK) #define LPUART_PARAM_RXFIFO_MASK (0xFF00U) #define LPUART_PARAM_RXFIFO_SHIFT (8U) #define LPUART_PARAM_RXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPUART_PARAM_RXFIFO_SHIFT)) & LPUART_PARAM_RXFIFO_MASK) +/*! @} */ /*! @name GLOBAL - LPUART Global Register */ +/*! @{ */ #define LPUART_GLOBAL_RST_MASK (0x2U) #define LPUART_GLOBAL_RST_SHIFT (1U) #define LPUART_GLOBAL_RST(x) (((uint32_t)(((uint32_t)(x)) << LPUART_GLOBAL_RST_SHIFT)) & LPUART_GLOBAL_RST_MASK) +/*! @} */ /*! @name PINCFG - LPUART Pin Configuration Register */ +/*! @{ */ #define LPUART_PINCFG_TRGSEL_MASK (0x3U) #define LPUART_PINCFG_TRGSEL_SHIFT (0U) #define LPUART_PINCFG_TRGSEL(x) (((uint32_t)(((uint32_t)(x)) << LPUART_PINCFG_TRGSEL_SHIFT)) & LPUART_PINCFG_TRGSEL_MASK) +/*! @} */ /*! @name BAUD - LPUART Baud Rate Register */ +/*! @{ */ #define LPUART_BAUD_SBR_MASK (0x1FFFU) #define LPUART_BAUD_SBR_SHIFT (0U) #define LPUART_BAUD_SBR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_SBR_SHIFT)) & LPUART_BAUD_SBR_MASK) @@ -15109,6 +16355,9 @@ typedef struct { #define LPUART_BAUD_MATCFG_MASK (0xC0000U) #define LPUART_BAUD_MATCFG_SHIFT (18U) #define LPUART_BAUD_MATCFG(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MATCFG_SHIFT)) & LPUART_BAUD_MATCFG_MASK) +#define LPUART_BAUD_RIDMAE_MASK (0x100000U) +#define LPUART_BAUD_RIDMAE_SHIFT (20U) +#define LPUART_BAUD_RIDMAE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RIDMAE_SHIFT)) & LPUART_BAUD_RIDMAE_MASK) #define LPUART_BAUD_RDMAE_MASK (0x200000U) #define LPUART_BAUD_RDMAE_SHIFT (21U) #define LPUART_BAUD_RDMAE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RDMAE_SHIFT)) & LPUART_BAUD_RDMAE_MASK) @@ -15127,8 +16376,10 @@ typedef struct { #define LPUART_BAUD_MAEN1_MASK (0x80000000U) #define LPUART_BAUD_MAEN1_SHIFT (31U) #define LPUART_BAUD_MAEN1(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MAEN1_SHIFT)) & LPUART_BAUD_MAEN1_MASK) +/*! @} */ /*! @name STAT - LPUART Status Register */ +/*! @{ */ #define LPUART_STAT_MA2F_MASK (0x4000U) #define LPUART_STAT_MA2F_SHIFT (14U) #define LPUART_STAT_MA2F(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_MA2F_SHIFT)) & LPUART_STAT_MA2F_MASK) @@ -15183,8 +16434,10 @@ typedef struct { #define LPUART_STAT_LBKDIF_MASK (0x80000000U) #define LPUART_STAT_LBKDIF_SHIFT (31U) #define LPUART_STAT_LBKDIF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_LBKDIF_SHIFT)) & LPUART_STAT_LBKDIF_MASK) +/*! @} */ /*! @name CTRL - LPUART Control Register */ +/*! @{ */ #define LPUART_CTRL_PT_MASK (0x1U) #define LPUART_CTRL_PT_SHIFT (0U) #define LPUART_CTRL_PT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_PT_SHIFT)) & LPUART_CTRL_PT_MASK) @@ -15269,8 +16522,10 @@ typedef struct { #define LPUART_CTRL_R8T9_MASK (0x80000000U) #define LPUART_CTRL_R8T9_SHIFT (31U) #define LPUART_CTRL_R8T9(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_R8T9_SHIFT)) & LPUART_CTRL_R8T9_MASK) +/*! @} */ /*! @name DATA - LPUART Data Register */ +/*! @{ */ #define LPUART_DATA_R0T0_MASK (0x1U) #define LPUART_DATA_R0T0_SHIFT (0U) #define LPUART_DATA_R0T0(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R0T0_SHIFT)) & LPUART_DATA_R0T0_MASK) @@ -15316,16 +16571,20 @@ typedef struct { #define LPUART_DATA_NOISY_MASK (0x8000U) #define LPUART_DATA_NOISY_SHIFT (15U) #define LPUART_DATA_NOISY(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_NOISY_SHIFT)) & LPUART_DATA_NOISY_MASK) +/*! @} */ /*! @name MATCH - LPUART Match Address Register */ +/*! @{ */ #define LPUART_MATCH_MA1_MASK (0x3FFU) #define LPUART_MATCH_MA1_SHIFT (0U) #define LPUART_MATCH_MA1(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MATCH_MA1_SHIFT)) & LPUART_MATCH_MA1_MASK) #define LPUART_MATCH_MA2_MASK (0x3FF0000U) #define LPUART_MATCH_MA2_SHIFT (16U) #define LPUART_MATCH_MA2(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MATCH_MA2_SHIFT)) & LPUART_MATCH_MA2_MASK) +/*! @} */ /*! @name MODIR - LPUART Modem IrDA Register */ +/*! @{ */ #define LPUART_MODIR_TXCTSE_MASK (0x1U) #define LPUART_MODIR_TXCTSE_SHIFT (0U) #define LPUART_MODIR_TXCTSE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXCTSE_SHIFT)) & LPUART_MODIR_TXCTSE_MASK) @@ -15353,8 +16612,10 @@ typedef struct { #define LPUART_MODIR_IREN_MASK (0x40000U) #define LPUART_MODIR_IREN_SHIFT (18U) #define LPUART_MODIR_IREN(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_IREN_SHIFT)) & LPUART_MODIR_IREN_MASK) +/*! @} */ /*! @name FIFO - LPUART FIFO Register */ +/*! @{ */ #define LPUART_FIFO_RXFIFOSIZE_MASK (0x7U) #define LPUART_FIFO_RXFIFOSIZE_SHIFT (0U) #define LPUART_FIFO_RXFIFOSIZE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXFIFOSIZE_SHIFT)) & LPUART_FIFO_RXFIFOSIZE_MASK) @@ -15394,8 +16655,10 @@ typedef struct { #define LPUART_FIFO_TXEMPT_MASK (0x800000U) #define LPUART_FIFO_TXEMPT_SHIFT (23U) #define LPUART_FIFO_TXEMPT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXEMPT_SHIFT)) & LPUART_FIFO_TXEMPT_MASK) +/*! @} */ /*! @name WATER - LPUART Watermark Register */ +/*! @{ */ #define LPUART_WATER_TXWATER_MASK (0x3U) #define LPUART_WATER_TXWATER_SHIFT (0U) #define LPUART_WATER_TXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPUART_WATER_TXWATER_SHIFT)) & LPUART_WATER_TXWATER_MASK) @@ -15408,6 +16671,7 @@ typedef struct { #define LPUART_WATER_RXCOUNT_MASK (0x7000000U) #define LPUART_WATER_RXCOUNT_SHIFT (24U) #define LPUART_WATER_RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_WATER_RXCOUNT_SHIFT)) & LPUART_WATER_RXCOUNT_MASK) +/*! @} */ /*! @@ -15583,6 +16847,7 @@ typedef struct { */ /*! @name CTRL - OTP Controller Control Register */ +/*! @{ */ #define OCOTP_CTRL_ADDR_MASK (0x3FU) #define OCOTP_CTRL_ADDR_SHIFT (0U) #define OCOTP_CTRL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_ADDR_SHIFT)) & OCOTP_CTRL_ADDR_MASK) @@ -15598,8 +16863,10 @@ typedef struct { #define OCOTP_CTRL_WR_UNLOCK_MASK (0xFFFF0000U) #define OCOTP_CTRL_WR_UNLOCK_SHIFT (16U) #define OCOTP_CTRL_WR_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_WR_UNLOCK_SHIFT)) & OCOTP_CTRL_WR_UNLOCK_MASK) +/*! @} */ /*! @name CTRL_SET - OTP Controller Control Register */ +/*! @{ */ #define OCOTP_CTRL_SET_ADDR_MASK (0x3FU) #define OCOTP_CTRL_SET_ADDR_SHIFT (0U) #define OCOTP_CTRL_SET_ADDR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_SET_ADDR_SHIFT)) & OCOTP_CTRL_SET_ADDR_MASK) @@ -15615,8 +16882,10 @@ typedef struct { #define OCOTP_CTRL_SET_WR_UNLOCK_MASK (0xFFFF0000U) #define OCOTP_CTRL_SET_WR_UNLOCK_SHIFT (16U) #define OCOTP_CTRL_SET_WR_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_SET_WR_UNLOCK_SHIFT)) & OCOTP_CTRL_SET_WR_UNLOCK_MASK) +/*! @} */ /*! @name CTRL_CLR - OTP Controller Control Register */ +/*! @{ */ #define OCOTP_CTRL_CLR_ADDR_MASK (0x3FU) #define OCOTP_CTRL_CLR_ADDR_SHIFT (0U) #define OCOTP_CTRL_CLR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_CLR_ADDR_SHIFT)) & OCOTP_CTRL_CLR_ADDR_MASK) @@ -15632,8 +16901,10 @@ typedef struct { #define OCOTP_CTRL_CLR_WR_UNLOCK_MASK (0xFFFF0000U) #define OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT (16U) #define OCOTP_CTRL_CLR_WR_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT)) & OCOTP_CTRL_CLR_WR_UNLOCK_MASK) +/*! @} */ /*! @name CTRL_TOG - OTP Controller Control Register */ +/*! @{ */ #define OCOTP_CTRL_TOG_ADDR_MASK (0x3FU) #define OCOTP_CTRL_TOG_ADDR_SHIFT (0U) #define OCOTP_CTRL_TOG_ADDR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_TOG_ADDR_SHIFT)) & OCOTP_CTRL_TOG_ADDR_MASK) @@ -15649,8 +16920,10 @@ typedef struct { #define OCOTP_CTRL_TOG_WR_UNLOCK_MASK (0xFFFF0000U) #define OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT (16U) #define OCOTP_CTRL_TOG_WR_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT)) & OCOTP_CTRL_TOG_WR_UNLOCK_MASK) +/*! @} */ /*! @name TIMING - OTP Controller Timing Register */ +/*! @{ */ #define OCOTP_TIMING_STROBE_PROG_MASK (0xFFFU) #define OCOTP_TIMING_STROBE_PROG_SHIFT (0U) #define OCOTP_TIMING_STROBE_PROG(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING_STROBE_PROG_SHIFT)) & OCOTP_TIMING_STROBE_PROG_MASK) @@ -15663,23 +16936,31 @@ typedef struct { #define OCOTP_TIMING_WAIT_MASK (0xFC00000U) #define OCOTP_TIMING_WAIT_SHIFT (22U) #define OCOTP_TIMING_WAIT(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING_WAIT_SHIFT)) & OCOTP_TIMING_WAIT_MASK) +/*! @} */ /*! @name DATA - OTP Controller Write Data Register */ +/*! @{ */ #define OCOTP_DATA_DATA_MASK (0xFFFFFFFFU) #define OCOTP_DATA_DATA_SHIFT (0U) #define OCOTP_DATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_DATA_DATA_SHIFT)) & OCOTP_DATA_DATA_MASK) +/*! @} */ /*! @name READ_CTRL - OTP Controller Write Data Register */ +/*! @{ */ #define OCOTP_READ_CTRL_READ_FUSE_MASK (0x1U) #define OCOTP_READ_CTRL_READ_FUSE_SHIFT (0U) #define OCOTP_READ_CTRL_READ_FUSE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_READ_CTRL_READ_FUSE_SHIFT)) & OCOTP_READ_CTRL_READ_FUSE_MASK) +/*! @} */ /*! @name READ_FUSE_DATA - OTP Controller Read Data Register */ +/*! @{ */ #define OCOTP_READ_FUSE_DATA_DATA_MASK (0xFFFFFFFFU) #define OCOTP_READ_FUSE_DATA_DATA_SHIFT (0U) #define OCOTP_READ_FUSE_DATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_READ_FUSE_DATA_DATA_SHIFT)) & OCOTP_READ_FUSE_DATA_DATA_MASK) +/*! @} */ /*! @name SW_STICKY - Sticky bit Register */ +/*! @{ */ #define OCOTP_SW_STICKY_BLOCK_DTCP_KEY_MASK (0x1U) #define OCOTP_SW_STICKY_BLOCK_DTCP_KEY_SHIFT (0U) #define OCOTP_SW_STICKY_BLOCK_DTCP_KEY(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_STICKY_BLOCK_DTCP_KEY_SHIFT)) & OCOTP_SW_STICKY_BLOCK_DTCP_KEY_MASK) @@ -15695,8 +16976,10 @@ typedef struct { #define OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_MASK (0x10U) #define OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_SHIFT (4U) #define OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_SHIFT)) & OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_MASK) +/*! @} */ /*! @name SCS - Software Controllable Signals Register */ +/*! @{ */ #define OCOTP_SCS_HAB_JDE_MASK (0x1U) #define OCOTP_SCS_HAB_JDE_SHIFT (0U) #define OCOTP_SCS_HAB_JDE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_HAB_JDE_SHIFT)) & OCOTP_SCS_HAB_JDE_MASK) @@ -15706,8 +16989,10 @@ typedef struct { #define OCOTP_SCS_LOCK_MASK (0x80000000U) #define OCOTP_SCS_LOCK_SHIFT (31U) #define OCOTP_SCS_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_LOCK_SHIFT)) & OCOTP_SCS_LOCK_MASK) +/*! @} */ /*! @name SCS_SET - Software Controllable Signals Register */ +/*! @{ */ #define OCOTP_SCS_SET_HAB_JDE_MASK (0x1U) #define OCOTP_SCS_SET_HAB_JDE_SHIFT (0U) #define OCOTP_SCS_SET_HAB_JDE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_SET_HAB_JDE_SHIFT)) & OCOTP_SCS_SET_HAB_JDE_MASK) @@ -15717,8 +17002,10 @@ typedef struct { #define OCOTP_SCS_SET_LOCK_MASK (0x80000000U) #define OCOTP_SCS_SET_LOCK_SHIFT (31U) #define OCOTP_SCS_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_SET_LOCK_SHIFT)) & OCOTP_SCS_SET_LOCK_MASK) +/*! @} */ /*! @name SCS_CLR - Software Controllable Signals Register */ +/*! @{ */ #define OCOTP_SCS_CLR_HAB_JDE_MASK (0x1U) #define OCOTP_SCS_CLR_HAB_JDE_SHIFT (0U) #define OCOTP_SCS_CLR_HAB_JDE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_CLR_HAB_JDE_SHIFT)) & OCOTP_SCS_CLR_HAB_JDE_MASK) @@ -15728,8 +17015,10 @@ typedef struct { #define OCOTP_SCS_CLR_LOCK_MASK (0x80000000U) #define OCOTP_SCS_CLR_LOCK_SHIFT (31U) #define OCOTP_SCS_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_CLR_LOCK_SHIFT)) & OCOTP_SCS_CLR_LOCK_MASK) +/*! @} */ /*! @name SCS_TOG - Software Controllable Signals Register */ +/*! @{ */ #define OCOTP_SCS_TOG_HAB_JDE_MASK (0x1U) #define OCOTP_SCS_TOG_HAB_JDE_SHIFT (0U) #define OCOTP_SCS_TOG_HAB_JDE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_TOG_HAB_JDE_SHIFT)) & OCOTP_SCS_TOG_HAB_JDE_MASK) @@ -15739,8 +17028,10 @@ typedef struct { #define OCOTP_SCS_TOG_LOCK_MASK (0x80000000U) #define OCOTP_SCS_TOG_LOCK_SHIFT (31U) #define OCOTP_SCS_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_TOG_LOCK_SHIFT)) & OCOTP_SCS_TOG_LOCK_MASK) +/*! @} */ /*! @name VERSION - OTP Controller Version Register */ +/*! @{ */ #define OCOTP_VERSION_STEP_MASK (0xFFFFU) #define OCOTP_VERSION_STEP_SHIFT (0U) #define OCOTP_VERSION_STEP(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_VERSION_STEP_SHIFT)) & OCOTP_VERSION_STEP_MASK) @@ -15750,8 +17041,10 @@ typedef struct { #define OCOTP_VERSION_MAJOR_MASK (0xFF000000U) #define OCOTP_VERSION_MAJOR_SHIFT (24U) #define OCOTP_VERSION_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_VERSION_MAJOR_SHIFT)) & OCOTP_VERSION_MAJOR_MASK) +/*! @} */ /*! @name TIMING2 - OTP Controller Timing Register 2 */ +/*! @{ */ #define OCOTP_TIMING2_RELAX_PROG_MASK (0xFFFU) #define OCOTP_TIMING2_RELAX_PROG_SHIFT (0U) #define OCOTP_TIMING2_RELAX_PROG(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING2_RELAX_PROG_SHIFT)) & OCOTP_TIMING2_RELAX_PROG_MASK) @@ -15761,8 +17054,10 @@ typedef struct { #define OCOTP_TIMING2_RELAX1_MASK (0x1FC00000U) #define OCOTP_TIMING2_RELAX1_SHIFT (22U) #define OCOTP_TIMING2_RELAX1(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING2_RELAX1_SHIFT)) & OCOTP_TIMING2_RELAX1_MASK) +/*! @} */ /*! @name LOCK - Value of OTP Bank0 Word0 (Lock controls) */ +/*! @{ */ #define OCOTP_LOCK_TESTER_MASK (0x3U) #define OCOTP_LOCK_TESTER_SHIFT (0U) #define OCOTP_LOCK_TESTER(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_TESTER_SHIFT)) & OCOTP_LOCK_TESTER_MASK) @@ -15817,196 +17112,273 @@ typedef struct { #define OCOTP_LOCK_FIELD_RETURN_MASK (0xF0000000U) #define OCOTP_LOCK_FIELD_RETURN_SHIFT (28U) #define OCOTP_LOCK_FIELD_RETURN(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_FIELD_RETURN_SHIFT)) & OCOTP_LOCK_FIELD_RETURN_MASK) +/*! @} */ /*! @name CFG0 - Value of OTP Bank0 Word1 (Configuration and Manufacturing Info.) */ +/*! @{ */ #define OCOTP_CFG0_BITS_MASK (0xFFFFFFFFU) #define OCOTP_CFG0_BITS_SHIFT (0U) #define OCOTP_CFG0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG0_BITS_SHIFT)) & OCOTP_CFG0_BITS_MASK) +/*! @} */ /*! @name CFG1 - Value of OTP Bank0 Word2 (Configuration and Manufacturing Info.) */ +/*! @{ */ #define OCOTP_CFG1_BITS_MASK (0xFFFFFFFFU) #define OCOTP_CFG1_BITS_SHIFT (0U) #define OCOTP_CFG1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG1_BITS_SHIFT)) & OCOTP_CFG1_BITS_MASK) +/*! @} */ /*! @name CFG2 - Value of OTP Bank0 Word3 (Configuration and Manufacturing Info.) */ +/*! @{ */ #define OCOTP_CFG2_BITS_MASK (0xFFFFFFFFU) #define OCOTP_CFG2_BITS_SHIFT (0U) #define OCOTP_CFG2_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG2_BITS_SHIFT)) & OCOTP_CFG2_BITS_MASK) +/*! @} */ /*! @name CFG3 - Value of OTP Bank0 Word4 (Configuration and Manufacturing Info.) */ +/*! @{ */ #define OCOTP_CFG3_BITS_MASK (0xFFFFFFFFU) #define OCOTP_CFG3_BITS_SHIFT (0U) #define OCOTP_CFG3_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG3_BITS_SHIFT)) & OCOTP_CFG3_BITS_MASK) +/*! @} */ /*! @name CFG4 - Value of OTP Bank0 Word5 (Configuration and Manufacturing Info.) */ +/*! @{ */ #define OCOTP_CFG4_BITS_MASK (0xFFFFFFFFU) #define OCOTP_CFG4_BITS_SHIFT (0U) #define OCOTP_CFG4_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG4_BITS_SHIFT)) & OCOTP_CFG4_BITS_MASK) +/*! @} */ /*! @name CFG5 - Value of OTP Bank0 Word6 (Configuration and Manufacturing Info.) */ +/*! @{ */ #define OCOTP_CFG5_BITS_MASK (0xFFFFFFFFU) #define OCOTP_CFG5_BITS_SHIFT (0U) #define OCOTP_CFG5_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG5_BITS_SHIFT)) & OCOTP_CFG5_BITS_MASK) +/*! @} */ /*! @name CFG6 - Value of OTP Bank0 Word7 (Configuration and Manufacturing Info.) */ +/*! @{ */ #define OCOTP_CFG6_BITS_MASK (0xFFFFFFFFU) #define OCOTP_CFG6_BITS_SHIFT (0U) #define OCOTP_CFG6_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG6_BITS_SHIFT)) & OCOTP_CFG6_BITS_MASK) +/*! @} */ /*! @name MEM0 - Value of OTP Bank1 Word0 (Memory Related Info.) */ +/*! @{ */ #define OCOTP_MEM0_BITS_MASK (0xFFFFFFFFU) #define OCOTP_MEM0_BITS_SHIFT (0U) #define OCOTP_MEM0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MEM0_BITS_SHIFT)) & OCOTP_MEM0_BITS_MASK) +/*! @} */ /*! @name MEM1 - Value of OTP Bank1 Word1 (Memory Related Info.) */ +/*! @{ */ #define OCOTP_MEM1_BITS_MASK (0xFFFFFFFFU) #define OCOTP_MEM1_BITS_SHIFT (0U) #define OCOTP_MEM1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MEM1_BITS_SHIFT)) & OCOTP_MEM1_BITS_MASK) +/*! @} */ /*! @name MEM2 - Value of OTP Bank1 Word2 (Memory Related Info.) */ +/*! @{ */ #define OCOTP_MEM2_BITS_MASK (0xFFFFFFFFU) #define OCOTP_MEM2_BITS_SHIFT (0U) #define OCOTP_MEM2_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MEM2_BITS_SHIFT)) & OCOTP_MEM2_BITS_MASK) +/*! @} */ /*! @name MEM3 - Value of OTP Bank1 Word3 (Memory Related Info.) */ +/*! @{ */ #define OCOTP_MEM3_BITS_MASK (0xFFFFFFFFU) #define OCOTP_MEM3_BITS_SHIFT (0U) #define OCOTP_MEM3_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MEM3_BITS_SHIFT)) & OCOTP_MEM3_BITS_MASK) +/*! @} */ /*! @name MEM4 - Value of OTP Bank1 Word4 (Memory Related Info.) */ +/*! @{ */ #define OCOTP_MEM4_BITS_MASK (0xFFFFFFFFU) #define OCOTP_MEM4_BITS_SHIFT (0U) #define OCOTP_MEM4_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MEM4_BITS_SHIFT)) & OCOTP_MEM4_BITS_MASK) +/*! @} */ /*! @name ANA0 - Value of OTP Bank1 Word5 (Analog Info.) */ +/*! @{ */ #define OCOTP_ANA0_BITS_MASK (0xFFFFFFFFU) #define OCOTP_ANA0_BITS_SHIFT (0U) #define OCOTP_ANA0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_ANA0_BITS_SHIFT)) & OCOTP_ANA0_BITS_MASK) +/*! @} */ /*! @name ANA1 - Value of OTP Bank1 Word6 (Analog Info.) */ +/*! @{ */ #define OCOTP_ANA1_BITS_MASK (0xFFFFFFFFU) #define OCOTP_ANA1_BITS_SHIFT (0U) #define OCOTP_ANA1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_ANA1_BITS_SHIFT)) & OCOTP_ANA1_BITS_MASK) +/*! @} */ /*! @name ANA2 - Value of OTP Bank1 Word7 (Analog Info.) */ +/*! @{ */ #define OCOTP_ANA2_BITS_MASK (0xFFFFFFFFU) #define OCOTP_ANA2_BITS_SHIFT (0U) #define OCOTP_ANA2_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_ANA2_BITS_SHIFT)) & OCOTP_ANA2_BITS_MASK) +/*! @} */ /*! @name SRK0 - Shadow Register for OTP Bank3 Word0 (SRK Hash) */ +/*! @{ */ #define OCOTP_SRK0_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SRK0_BITS_SHIFT (0U) #define OCOTP_SRK0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK0_BITS_SHIFT)) & OCOTP_SRK0_BITS_MASK) +/*! @} */ /*! @name SRK1 - Shadow Register for OTP Bank3 Word1 (SRK Hash) */ +/*! @{ */ #define OCOTP_SRK1_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SRK1_BITS_SHIFT (0U) #define OCOTP_SRK1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK1_BITS_SHIFT)) & OCOTP_SRK1_BITS_MASK) +/*! @} */ /*! @name SRK2 - Shadow Register for OTP Bank3 Word2 (SRK Hash) */ +/*! @{ */ #define OCOTP_SRK2_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SRK2_BITS_SHIFT (0U) #define OCOTP_SRK2_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK2_BITS_SHIFT)) & OCOTP_SRK2_BITS_MASK) +/*! @} */ /*! @name SRK3 - Shadow Register for OTP Bank3 Word3 (SRK Hash) */ +/*! @{ */ #define OCOTP_SRK3_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SRK3_BITS_SHIFT (0U) #define OCOTP_SRK3_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK3_BITS_SHIFT)) & OCOTP_SRK3_BITS_MASK) +/*! @} */ /*! @name SRK4 - Shadow Register for OTP Bank3 Word4 (SRK Hash) */ +/*! @{ */ #define OCOTP_SRK4_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SRK4_BITS_SHIFT (0U) #define OCOTP_SRK4_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK4_BITS_SHIFT)) & OCOTP_SRK4_BITS_MASK) +/*! @} */ /*! @name SRK5 - Shadow Register for OTP Bank3 Word5 (SRK Hash) */ +/*! @{ */ #define OCOTP_SRK5_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SRK5_BITS_SHIFT (0U) #define OCOTP_SRK5_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK5_BITS_SHIFT)) & OCOTP_SRK5_BITS_MASK) +/*! @} */ /*! @name SRK6 - Shadow Register for OTP Bank3 Word6 (SRK Hash) */ +/*! @{ */ #define OCOTP_SRK6_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SRK6_BITS_SHIFT (0U) #define OCOTP_SRK6_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK6_BITS_SHIFT)) & OCOTP_SRK6_BITS_MASK) +/*! @} */ /*! @name SRK7 - Shadow Register for OTP Bank3 Word7 (SRK Hash) */ +/*! @{ */ #define OCOTP_SRK7_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SRK7_BITS_SHIFT (0U) #define OCOTP_SRK7_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK7_BITS_SHIFT)) & OCOTP_SRK7_BITS_MASK) +/*! @} */ /*! @name SJC_RESP0 - Value of OTP Bank4 Word0 (Secure JTAG Response Field) */ +/*! @{ */ #define OCOTP_SJC_RESP0_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SJC_RESP0_BITS_SHIFT (0U) #define OCOTP_SJC_RESP0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SJC_RESP0_BITS_SHIFT)) & OCOTP_SJC_RESP0_BITS_MASK) +/*! @} */ /*! @name SJC_RESP1 - Value of OTP Bank4 Word1 (Secure JTAG Response Field) */ +/*! @{ */ #define OCOTP_SJC_RESP1_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SJC_RESP1_BITS_SHIFT (0U) #define OCOTP_SJC_RESP1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SJC_RESP1_BITS_SHIFT)) & OCOTP_SJC_RESP1_BITS_MASK) +/*! @} */ /*! @name MAC0 - Value of OTP Bank4 Word2 (MAC Address) */ +/*! @{ */ #define OCOTP_MAC0_BITS_MASK (0xFFFFFFFFU) #define OCOTP_MAC0_BITS_SHIFT (0U) #define OCOTP_MAC0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MAC0_BITS_SHIFT)) & OCOTP_MAC0_BITS_MASK) +/*! @} */ /*! @name MAC1 - Value of OTP Bank4 Word3 (MAC Address) */ +/*! @{ */ #define OCOTP_MAC1_BITS_MASK (0xFFFFFFFFU) #define OCOTP_MAC1_BITS_SHIFT (0U) #define OCOTP_MAC1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MAC1_BITS_SHIFT)) & OCOTP_MAC1_BITS_MASK) +/*! @} */ /*! @name GP3 - Value of OTP Bank4 Word4 (MAC Address) */ +/*! @{ */ #define OCOTP_GP3_BITS_MASK (0xFFFFFFFFU) #define OCOTP_GP3_BITS_SHIFT (0U) #define OCOTP_GP3_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_GP3_BITS_SHIFT)) & OCOTP_GP3_BITS_MASK) +/*! @} */ /*! @name GP1 - Value of OTP Bank4 Word6 (General Purpose Customer Defined Info) */ +/*! @{ */ #define OCOTP_GP1_BITS_MASK (0xFFFFFFFFU) #define OCOTP_GP1_BITS_SHIFT (0U) #define OCOTP_GP1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_GP1_BITS_SHIFT)) & OCOTP_GP1_BITS_MASK) +/*! @} */ /*! @name GP2 - Value of OTP Bank4 Word7 (General Purpose Customer Defined Info) */ +/*! @{ */ #define OCOTP_GP2_BITS_MASK (0xFFFFFFFFU) #define OCOTP_GP2_BITS_SHIFT (0U) #define OCOTP_GP2_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_GP2_BITS_SHIFT)) & OCOTP_GP2_BITS_MASK) +/*! @} */ /*! @name SW_GP1 - Value of OTP Bank5 Word0 (SW GP1) */ +/*! @{ */ #define OCOTP_SW_GP1_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SW_GP1_BITS_SHIFT (0U) #define OCOTP_SW_GP1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_GP1_BITS_SHIFT)) & OCOTP_SW_GP1_BITS_MASK) +/*! @} */ /*! @name SW_GP20 - Value of OTP Bank5 Word1 (SW GP2) */ +/*! @{ */ #define OCOTP_SW_GP20_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SW_GP20_BITS_SHIFT (0U) #define OCOTP_SW_GP20_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_GP20_BITS_SHIFT)) & OCOTP_SW_GP20_BITS_MASK) +/*! @} */ /*! @name SW_GP21 - Value of OTP Bank5 Word2 (SW GP2) */ +/*! @{ */ #define OCOTP_SW_GP21_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SW_GP21_BITS_SHIFT (0U) #define OCOTP_SW_GP21_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_GP21_BITS_SHIFT)) & OCOTP_SW_GP21_BITS_MASK) +/*! @} */ /*! @name SW_GP22 - Value of OTP Bank5 Word3 (SW GP2) */ +/*! @{ */ #define OCOTP_SW_GP22_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SW_GP22_BITS_SHIFT (0U) #define OCOTP_SW_GP22_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_GP22_BITS_SHIFT)) & OCOTP_SW_GP22_BITS_MASK) +/*! @} */ /*! @name SW_GP23 - Value of OTP Bank5 Word4 (SW GP2) */ +/*! @{ */ #define OCOTP_SW_GP23_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SW_GP23_BITS_SHIFT (0U) #define OCOTP_SW_GP23_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_GP23_BITS_SHIFT)) & OCOTP_SW_GP23_BITS_MASK) +/*! @} */ /*! @name MISC_CONF0 - Value of OTP Bank5 Word5 (Misc Conf) */ +/*! @{ */ #define OCOTP_MISC_CONF0_BITS_MASK (0xFFFFFFFFU) #define OCOTP_MISC_CONF0_BITS_SHIFT (0U) #define OCOTP_MISC_CONF0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MISC_CONF0_BITS_SHIFT)) & OCOTP_MISC_CONF0_BITS_MASK) +/*! @} */ /*! @name MISC_CONF1 - Value of OTP Bank5 Word6 (Misc Conf) */ +/*! @{ */ #define OCOTP_MISC_CONF1_BITS_MASK (0xFFFFFFFFU) #define OCOTP_MISC_CONF1_BITS_SHIFT (0U) #define OCOTP_MISC_CONF1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MISC_CONF1_BITS_SHIFT)) & OCOTP_MISC_CONF1_BITS_MASK) +/*! @} */ /*! @name SRK_REVOKE - Value of OTP Bank5 Word7 (SRK Revoke) */ +/*! @{ */ #define OCOTP_SRK_REVOKE_BITS_MASK (0xFFFFFFFFU) #define OCOTP_SRK_REVOKE_BITS_SHIFT (0U) #define OCOTP_SRK_REVOKE_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK_REVOKE_BITS_SHIFT)) & OCOTP_SRK_REVOKE_BITS_MASK) +/*! @} */ /*! @@ -16062,56 +17434,72 @@ typedef struct { */ /*! @name MEGA_CTRL - PGC Mega Control Register */ +/*! @{ */ #define PGC_MEGA_CTRL_PCR_MASK (0x1U) #define PGC_MEGA_CTRL_PCR_SHIFT (0U) #define PGC_MEGA_CTRL_PCR(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_CTRL_PCR_SHIFT)) & PGC_MEGA_CTRL_PCR_MASK) +/*! @} */ /*! @name MEGA_PUPSCR - PGC Mega Power Up Sequence Control Register */ +/*! @{ */ #define PGC_MEGA_PUPSCR_SW_MASK (0x3FU) #define PGC_MEGA_PUPSCR_SW_SHIFT (0U) #define PGC_MEGA_PUPSCR_SW(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_PUPSCR_SW_SHIFT)) & PGC_MEGA_PUPSCR_SW_MASK) #define PGC_MEGA_PUPSCR_SW2ISO_MASK (0x3F00U) #define PGC_MEGA_PUPSCR_SW2ISO_SHIFT (8U) #define PGC_MEGA_PUPSCR_SW2ISO(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_PUPSCR_SW2ISO_SHIFT)) & PGC_MEGA_PUPSCR_SW2ISO_MASK) +/*! @} */ /*! @name MEGA_PDNSCR - PGC Mega Pull Down Sequence Control Register */ +/*! @{ */ #define PGC_MEGA_PDNSCR_ISO_MASK (0x3FU) #define PGC_MEGA_PDNSCR_ISO_SHIFT (0U) #define PGC_MEGA_PDNSCR_ISO(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_PDNSCR_ISO_SHIFT)) & PGC_MEGA_PDNSCR_ISO_MASK) #define PGC_MEGA_PDNSCR_ISO2SW_MASK (0x3F00U) #define PGC_MEGA_PDNSCR_ISO2SW_SHIFT (8U) #define PGC_MEGA_PDNSCR_ISO2SW(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_PDNSCR_ISO2SW_SHIFT)) & PGC_MEGA_PDNSCR_ISO2SW_MASK) +/*! @} */ /*! @name MEGA_SR - PGC Mega Power Gating Controller Status Register */ +/*! @{ */ #define PGC_MEGA_SR_PSR_MASK (0x1U) #define PGC_MEGA_SR_PSR_SHIFT (0U) #define PGC_MEGA_SR_PSR(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_SR_PSR_SHIFT)) & PGC_MEGA_SR_PSR_MASK) +/*! @} */ /*! @name CPU_CTRL - PGC CPU Control Register */ +/*! @{ */ #define PGC_CPU_CTRL_PCR_MASK (0x1U) #define PGC_CPU_CTRL_PCR_SHIFT (0U) #define PGC_CPU_CTRL_PCR(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_CTRL_PCR_SHIFT)) & PGC_CPU_CTRL_PCR_MASK) +/*! @} */ /*! @name CPU_PUPSCR - PGC CPU Power Up Sequence Control Register */ +/*! @{ */ #define PGC_CPU_PUPSCR_SW_MASK (0x3FU) #define PGC_CPU_PUPSCR_SW_SHIFT (0U) #define PGC_CPU_PUPSCR_SW(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_PUPSCR_SW_SHIFT)) & PGC_CPU_PUPSCR_SW_MASK) #define PGC_CPU_PUPSCR_SW2ISO_MASK (0x3F00U) #define PGC_CPU_PUPSCR_SW2ISO_SHIFT (8U) #define PGC_CPU_PUPSCR_SW2ISO(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_PUPSCR_SW2ISO_SHIFT)) & PGC_CPU_PUPSCR_SW2ISO_MASK) +/*! @} */ /*! @name CPU_PDNSCR - PGC CPU Pull Down Sequence Control Register */ +/*! @{ */ #define PGC_CPU_PDNSCR_ISO_MASK (0x3FU) #define PGC_CPU_PDNSCR_ISO_SHIFT (0U) #define PGC_CPU_PDNSCR_ISO(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_PDNSCR_ISO_SHIFT)) & PGC_CPU_PDNSCR_ISO_MASK) #define PGC_CPU_PDNSCR_ISO2SW_MASK (0x3F00U) #define PGC_CPU_PDNSCR_ISO2SW_SHIFT (8U) #define PGC_CPU_PDNSCR_ISO2SW(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_PDNSCR_ISO2SW_SHIFT)) & PGC_CPU_PDNSCR_ISO2SW_MASK) +/*! @} */ /*! @name CPU_SR - PGC CPU Power Gating Controller Status Register */ +/*! @{ */ #define PGC_CPU_SR_PSR_MASK (0x1U) #define PGC_CPU_SR_PSR_SHIFT (0U) #define PGC_CPU_SR_PSR(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_SR_PSR_SHIFT)) & PGC_CPU_SR_PSR_MASK) +/*! @} */ /*! @@ -16168,40 +17556,51 @@ typedef struct { */ /*! @name MCR - PIT Module Control Register */ +/*! @{ */ #define PIT_MCR_FRZ_MASK (0x1U) #define PIT_MCR_FRZ_SHIFT (0U) #define PIT_MCR_FRZ(x) (((uint32_t)(((uint32_t)(x)) << PIT_MCR_FRZ_SHIFT)) & PIT_MCR_FRZ_MASK) #define PIT_MCR_MDIS_MASK (0x2U) #define PIT_MCR_MDIS_SHIFT (1U) #define PIT_MCR_MDIS(x) (((uint32_t)(((uint32_t)(x)) << PIT_MCR_MDIS_SHIFT)) & PIT_MCR_MDIS_MASK) +/*! @} */ /*! @name LTMR64H - PIT Upper Lifetime Timer Register */ +/*! @{ */ #define PIT_LTMR64H_LTH_MASK (0xFFFFFFFFU) #define PIT_LTMR64H_LTH_SHIFT (0U) #define PIT_LTMR64H_LTH(x) (((uint32_t)(((uint32_t)(x)) << PIT_LTMR64H_LTH_SHIFT)) & PIT_LTMR64H_LTH_MASK) +/*! @} */ /*! @name LTMR64L - PIT Lower Lifetime Timer Register */ +/*! @{ */ #define PIT_LTMR64L_LTL_MASK (0xFFFFFFFFU) #define PIT_LTMR64L_LTL_SHIFT (0U) #define PIT_LTMR64L_LTL(x) (((uint32_t)(((uint32_t)(x)) << PIT_LTMR64L_LTL_SHIFT)) & PIT_LTMR64L_LTL_MASK) +/*! @} */ /*! @name LDVAL - Timer Load Value Register */ +/*! @{ */ #define PIT_LDVAL_TSV_MASK (0xFFFFFFFFU) #define PIT_LDVAL_TSV_SHIFT (0U) #define PIT_LDVAL_TSV(x) (((uint32_t)(((uint32_t)(x)) << PIT_LDVAL_TSV_SHIFT)) & PIT_LDVAL_TSV_MASK) +/*! @} */ /* The count of PIT_LDVAL */ #define PIT_LDVAL_COUNT (4U) /*! @name CVAL - Current Timer Value Register */ +/*! @{ */ #define PIT_CVAL_TVL_MASK (0xFFFFFFFFU) #define PIT_CVAL_TVL_SHIFT (0U) #define PIT_CVAL_TVL(x) (((uint32_t)(((uint32_t)(x)) << PIT_CVAL_TVL_SHIFT)) & PIT_CVAL_TVL_MASK) +/*! @} */ /* The count of PIT_CVAL */ #define PIT_CVAL_COUNT (4U) /*! @name TCTRL - Timer Control Register */ +/*! @{ */ #define PIT_TCTRL_TEN_MASK (0x1U) #define PIT_TCTRL_TEN_SHIFT (0U) #define PIT_TCTRL_TEN(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRL_TEN_SHIFT)) & PIT_TCTRL_TEN_MASK) @@ -16211,14 +17610,17 @@ typedef struct { #define PIT_TCTRL_CHN_MASK (0x4U) #define PIT_TCTRL_CHN_SHIFT (2U) #define PIT_TCTRL_CHN(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRL_CHN_SHIFT)) & PIT_TCTRL_CHN_MASK) +/*! @} */ /* The count of PIT_TCTRL */ #define PIT_TCTRL_COUNT (4U) /*! @name TFLG - Timer Flag Register */ +/*! @{ */ #define PIT_TFLG_TIF_MASK (0x1U) #define PIT_TFLG_TIF_SHIFT (0U) #define PIT_TFLG_TIF(x) (((uint32_t)(((uint32_t)(x)) << PIT_TFLG_TIF_SHIFT)) & PIT_TFLG_TIF_MASK) +/*! @} */ /* The count of PIT_TFLG */ #define PIT_TFLG_COUNT (4U) @@ -16298,6 +17700,7 @@ typedef struct { */ /*! @name REG_1P1 - Regulator 1P1 Register */ +/*! @{ */ #define PMU_REG_1P1_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_1P1_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_1P1_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_ENABLE_LINREG_SHIFT)) & PMU_REG_1P1_ENABLE_LINREG_MASK) @@ -16328,8 +17731,10 @@ typedef struct { #define PMU_REG_1P1_SELREF_WEAK_LINREG_MASK (0x80000U) #define PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT (19U) #define PMU_REG_1P1_SELREF_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_SELREF_WEAK_LINREG_MASK) +/*! @} */ /*! @name REG_1P1_SET - Regulator 1P1 Register */ +/*! @{ */ #define PMU_REG_1P1_SET_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_1P1_SET_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_1P1_SET_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_ENABLE_LINREG_SHIFT)) & PMU_REG_1P1_SET_ENABLE_LINREG_MASK) @@ -16360,8 +17765,10 @@ typedef struct { #define PMU_REG_1P1_SET_SELREF_WEAK_LINREG_MASK (0x80000U) #define PMU_REG_1P1_SET_SELREF_WEAK_LINREG_SHIFT (19U) #define PMU_REG_1P1_SET_SELREF_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_SELREF_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_SET_SELREF_WEAK_LINREG_MASK) +/*! @} */ /*! @name REG_1P1_CLR - Regulator 1P1 Register */ +/*! @{ */ #define PMU_REG_1P1_CLR_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_1P1_CLR_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_1P1_CLR_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_ENABLE_LINREG_SHIFT)) & PMU_REG_1P1_CLR_ENABLE_LINREG_MASK) @@ -16392,8 +17799,10 @@ typedef struct { #define PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_MASK (0x80000U) #define PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_SHIFT (19U) #define PMU_REG_1P1_CLR_SELREF_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_MASK) +/*! @} */ /*! @name REG_1P1_TOG - Regulator 1P1 Register */ +/*! @{ */ #define PMU_REG_1P1_TOG_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_1P1_TOG_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_1P1_TOG_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_ENABLE_LINREG_SHIFT)) & PMU_REG_1P1_TOG_ENABLE_LINREG_MASK) @@ -16424,8 +17833,10 @@ typedef struct { #define PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_MASK (0x80000U) #define PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_SHIFT (19U) #define PMU_REG_1P1_TOG_SELREF_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_MASK) +/*! @} */ /*! @name REG_3P0 - Regulator 3P0 Register */ +/*! @{ */ #define PMU_REG_3P0_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_3P0_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_3P0_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_ENABLE_LINREG_SHIFT)) & PMU_REG_3P0_ENABLE_LINREG_MASK) @@ -16450,8 +17861,10 @@ typedef struct { #define PMU_REG_3P0_OK_VDD3P0_MASK (0x20000U) #define PMU_REG_3P0_OK_VDD3P0_SHIFT (17U) #define PMU_REG_3P0_OK_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_OK_VDD3P0_SHIFT)) & PMU_REG_3P0_OK_VDD3P0_MASK) +/*! @} */ /*! @name REG_3P0_SET - Regulator 3P0 Register */ +/*! @{ */ #define PMU_REG_3P0_SET_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_3P0_SET_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_3P0_SET_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_SET_ENABLE_LINREG_SHIFT)) & PMU_REG_3P0_SET_ENABLE_LINREG_MASK) @@ -16476,8 +17889,10 @@ typedef struct { #define PMU_REG_3P0_SET_OK_VDD3P0_MASK (0x20000U) #define PMU_REG_3P0_SET_OK_VDD3P0_SHIFT (17U) #define PMU_REG_3P0_SET_OK_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_SET_OK_VDD3P0_SHIFT)) & PMU_REG_3P0_SET_OK_VDD3P0_MASK) +/*! @} */ /*! @name REG_3P0_CLR - Regulator 3P0 Register */ +/*! @{ */ #define PMU_REG_3P0_CLR_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_3P0_CLR_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_3P0_CLR_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_CLR_ENABLE_LINREG_SHIFT)) & PMU_REG_3P0_CLR_ENABLE_LINREG_MASK) @@ -16502,8 +17917,10 @@ typedef struct { #define PMU_REG_3P0_CLR_OK_VDD3P0_MASK (0x20000U) #define PMU_REG_3P0_CLR_OK_VDD3P0_SHIFT (17U) #define PMU_REG_3P0_CLR_OK_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_CLR_OK_VDD3P0_SHIFT)) & PMU_REG_3P0_CLR_OK_VDD3P0_MASK) +/*! @} */ /*! @name REG_3P0_TOG - Regulator 3P0 Register */ +/*! @{ */ #define PMU_REG_3P0_TOG_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_3P0_TOG_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_3P0_TOG_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_TOG_ENABLE_LINREG_SHIFT)) & PMU_REG_3P0_TOG_ENABLE_LINREG_MASK) @@ -16528,8 +17945,10 @@ typedef struct { #define PMU_REG_3P0_TOG_OK_VDD3P0_MASK (0x20000U) #define PMU_REG_3P0_TOG_OK_VDD3P0_SHIFT (17U) #define PMU_REG_3P0_TOG_OK_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_TOG_OK_VDD3P0_SHIFT)) & PMU_REG_3P0_TOG_OK_VDD3P0_MASK) +/*! @} */ /*! @name REG_2P5 - Regulator 2P5 Register */ +/*! @{ */ #define PMU_REG_2P5_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_2P5_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_2P5_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_ENABLE_LINREG_SHIFT)) & PMU_REG_2P5_ENABLE_LINREG_MASK) @@ -16557,8 +17976,10 @@ typedef struct { #define PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK (0x40000U) #define PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT (18U) #define PMU_REG_2P5_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK) +/*! @} */ /*! @name REG_2P5_SET - Regulator 2P5 Register */ +/*! @{ */ #define PMU_REG_2P5_SET_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_2P5_SET_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_2P5_SET_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_ENABLE_LINREG_SHIFT)) & PMU_REG_2P5_SET_ENABLE_LINREG_MASK) @@ -16586,8 +18007,10 @@ typedef struct { #define PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_MASK (0x40000U) #define PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_SHIFT (18U) #define PMU_REG_2P5_SET_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_MASK) +/*! @} */ /*! @name REG_2P5_CLR - Regulator 2P5 Register */ +/*! @{ */ #define PMU_REG_2P5_CLR_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_2P5_CLR_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_2P5_CLR_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_ENABLE_LINREG_SHIFT)) & PMU_REG_2P5_CLR_ENABLE_LINREG_MASK) @@ -16615,8 +18038,10 @@ typedef struct { #define PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_MASK (0x40000U) #define PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_SHIFT (18U) #define PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_MASK) +/*! @} */ /*! @name REG_2P5_TOG - Regulator 2P5 Register */ +/*! @{ */ #define PMU_REG_2P5_TOG_ENABLE_LINREG_MASK (0x1U) #define PMU_REG_2P5_TOG_ENABLE_LINREG_SHIFT (0U) #define PMU_REG_2P5_TOG_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_ENABLE_LINREG_SHIFT)) & PMU_REG_2P5_TOG_ENABLE_LINREG_MASK) @@ -16644,64 +18069,122 @@ typedef struct { #define PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_MASK (0x40000U) #define PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_SHIFT (18U) #define PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_MASK) +/*! @} */ /*! @name REG_CORE - Digital Regulator Core Register */ +/*! @{ */ #define PMU_REG_CORE_REG0_TARG_MASK (0x1FU) #define PMU_REG_CORE_REG0_TARG_SHIFT (0U) #define PMU_REG_CORE_REG0_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG0_TARG_SHIFT)) & PMU_REG_CORE_REG0_TARG_MASK) +#define PMU_REG_CORE_REG0_ADJ_MASK (0x1E0U) +#define PMU_REG_CORE_REG0_ADJ_SHIFT (5U) +#define PMU_REG_CORE_REG0_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG0_ADJ_SHIFT)) & PMU_REG_CORE_REG0_ADJ_MASK) +#define PMU_REG_CORE_REG1_TARG_MASK (0x3E00U) +#define PMU_REG_CORE_REG1_TARG_SHIFT (9U) +#define PMU_REG_CORE_REG1_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG1_TARG_SHIFT)) & PMU_REG_CORE_REG1_TARG_MASK) +#define PMU_REG_CORE_REG1_ADJ_MASK (0x3C000U) +#define PMU_REG_CORE_REG1_ADJ_SHIFT (14U) +#define PMU_REG_CORE_REG1_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG1_ADJ_SHIFT)) & PMU_REG_CORE_REG1_ADJ_MASK) #define PMU_REG_CORE_REG2_TARG_MASK (0x7C0000U) #define PMU_REG_CORE_REG2_TARG_SHIFT (18U) #define PMU_REG_CORE_REG2_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG2_TARG_SHIFT)) & PMU_REG_CORE_REG2_TARG_MASK) +#define PMU_REG_CORE_REG2_ADJ_MASK (0x7800000U) +#define PMU_REG_CORE_REG2_ADJ_SHIFT (23U) +#define PMU_REG_CORE_REG2_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG2_ADJ_SHIFT)) & PMU_REG_CORE_REG2_ADJ_MASK) #define PMU_REG_CORE_RAMP_RATE_MASK (0x18000000U) #define PMU_REG_CORE_RAMP_RATE_SHIFT (27U) #define PMU_REG_CORE_RAMP_RATE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_RAMP_RATE_SHIFT)) & PMU_REG_CORE_RAMP_RATE_MASK) #define PMU_REG_CORE_FET_ODRIVE_MASK (0x20000000U) #define PMU_REG_CORE_FET_ODRIVE_SHIFT (29U) #define PMU_REG_CORE_FET_ODRIVE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_FET_ODRIVE_SHIFT)) & PMU_REG_CORE_FET_ODRIVE_MASK) +/*! @} */ /*! @name REG_CORE_SET - Digital Regulator Core Register */ +/*! @{ */ #define PMU_REG_CORE_SET_REG0_TARG_MASK (0x1FU) #define PMU_REG_CORE_SET_REG0_TARG_SHIFT (0U) #define PMU_REG_CORE_SET_REG0_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG0_TARG_SHIFT)) & PMU_REG_CORE_SET_REG0_TARG_MASK) +#define PMU_REG_CORE_SET_REG0_ADJ_MASK (0x1E0U) +#define PMU_REG_CORE_SET_REG0_ADJ_SHIFT (5U) +#define PMU_REG_CORE_SET_REG0_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG0_ADJ_SHIFT)) & PMU_REG_CORE_SET_REG0_ADJ_MASK) +#define PMU_REG_CORE_SET_REG1_TARG_MASK (0x3E00U) +#define PMU_REG_CORE_SET_REG1_TARG_SHIFT (9U) +#define PMU_REG_CORE_SET_REG1_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG1_TARG_SHIFT)) & PMU_REG_CORE_SET_REG1_TARG_MASK) +#define PMU_REG_CORE_SET_REG1_ADJ_MASK (0x3C000U) +#define PMU_REG_CORE_SET_REG1_ADJ_SHIFT (14U) +#define PMU_REG_CORE_SET_REG1_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG1_ADJ_SHIFT)) & PMU_REG_CORE_SET_REG1_ADJ_MASK) #define PMU_REG_CORE_SET_REG2_TARG_MASK (0x7C0000U) #define PMU_REG_CORE_SET_REG2_TARG_SHIFT (18U) #define PMU_REG_CORE_SET_REG2_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG2_TARG_SHIFT)) & PMU_REG_CORE_SET_REG2_TARG_MASK) +#define PMU_REG_CORE_SET_REG2_ADJ_MASK (0x7800000U) +#define PMU_REG_CORE_SET_REG2_ADJ_SHIFT (23U) +#define PMU_REG_CORE_SET_REG2_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG2_ADJ_SHIFT)) & PMU_REG_CORE_SET_REG2_ADJ_MASK) #define PMU_REG_CORE_SET_RAMP_RATE_MASK (0x18000000U) #define PMU_REG_CORE_SET_RAMP_RATE_SHIFT (27U) #define PMU_REG_CORE_SET_RAMP_RATE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_RAMP_RATE_SHIFT)) & PMU_REG_CORE_SET_RAMP_RATE_MASK) #define PMU_REG_CORE_SET_FET_ODRIVE_MASK (0x20000000U) #define PMU_REG_CORE_SET_FET_ODRIVE_SHIFT (29U) #define PMU_REG_CORE_SET_FET_ODRIVE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_FET_ODRIVE_SHIFT)) & PMU_REG_CORE_SET_FET_ODRIVE_MASK) +/*! @} */ /*! @name REG_CORE_CLR - Digital Regulator Core Register */ +/*! @{ */ #define PMU_REG_CORE_CLR_REG0_TARG_MASK (0x1FU) #define PMU_REG_CORE_CLR_REG0_TARG_SHIFT (0U) #define PMU_REG_CORE_CLR_REG0_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG0_TARG_SHIFT)) & PMU_REG_CORE_CLR_REG0_TARG_MASK) +#define PMU_REG_CORE_CLR_REG0_ADJ_MASK (0x1E0U) +#define PMU_REG_CORE_CLR_REG0_ADJ_SHIFT (5U) +#define PMU_REG_CORE_CLR_REG0_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG0_ADJ_SHIFT)) & PMU_REG_CORE_CLR_REG0_ADJ_MASK) +#define PMU_REG_CORE_CLR_REG1_TARG_MASK (0x3E00U) +#define PMU_REG_CORE_CLR_REG1_TARG_SHIFT (9U) +#define PMU_REG_CORE_CLR_REG1_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG1_TARG_SHIFT)) & PMU_REG_CORE_CLR_REG1_TARG_MASK) +#define PMU_REG_CORE_CLR_REG1_ADJ_MASK (0x3C000U) +#define PMU_REG_CORE_CLR_REG1_ADJ_SHIFT (14U) +#define PMU_REG_CORE_CLR_REG1_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG1_ADJ_SHIFT)) & PMU_REG_CORE_CLR_REG1_ADJ_MASK) #define PMU_REG_CORE_CLR_REG2_TARG_MASK (0x7C0000U) #define PMU_REG_CORE_CLR_REG2_TARG_SHIFT (18U) #define PMU_REG_CORE_CLR_REG2_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG2_TARG_SHIFT)) & PMU_REG_CORE_CLR_REG2_TARG_MASK) +#define PMU_REG_CORE_CLR_REG2_ADJ_MASK (0x7800000U) +#define PMU_REG_CORE_CLR_REG2_ADJ_SHIFT (23U) +#define PMU_REG_CORE_CLR_REG2_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG2_ADJ_SHIFT)) & PMU_REG_CORE_CLR_REG2_ADJ_MASK) #define PMU_REG_CORE_CLR_RAMP_RATE_MASK (0x18000000U) #define PMU_REG_CORE_CLR_RAMP_RATE_SHIFT (27U) #define PMU_REG_CORE_CLR_RAMP_RATE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_RAMP_RATE_SHIFT)) & PMU_REG_CORE_CLR_RAMP_RATE_MASK) #define PMU_REG_CORE_CLR_FET_ODRIVE_MASK (0x20000000U) #define PMU_REG_CORE_CLR_FET_ODRIVE_SHIFT (29U) #define PMU_REG_CORE_CLR_FET_ODRIVE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_FET_ODRIVE_SHIFT)) & PMU_REG_CORE_CLR_FET_ODRIVE_MASK) +/*! @} */ /*! @name REG_CORE_TOG - Digital Regulator Core Register */ +/*! @{ */ #define PMU_REG_CORE_TOG_REG0_TARG_MASK (0x1FU) #define PMU_REG_CORE_TOG_REG0_TARG_SHIFT (0U) #define PMU_REG_CORE_TOG_REG0_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG0_TARG_SHIFT)) & PMU_REG_CORE_TOG_REG0_TARG_MASK) +#define PMU_REG_CORE_TOG_REG0_ADJ_MASK (0x1E0U) +#define PMU_REG_CORE_TOG_REG0_ADJ_SHIFT (5U) +#define PMU_REG_CORE_TOG_REG0_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG0_ADJ_SHIFT)) & PMU_REG_CORE_TOG_REG0_ADJ_MASK) +#define PMU_REG_CORE_TOG_REG1_TARG_MASK (0x3E00U) +#define PMU_REG_CORE_TOG_REG1_TARG_SHIFT (9U) +#define PMU_REG_CORE_TOG_REG1_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG1_TARG_SHIFT)) & PMU_REG_CORE_TOG_REG1_TARG_MASK) +#define PMU_REG_CORE_TOG_REG1_ADJ_MASK (0x3C000U) +#define PMU_REG_CORE_TOG_REG1_ADJ_SHIFT (14U) +#define PMU_REG_CORE_TOG_REG1_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG1_ADJ_SHIFT)) & PMU_REG_CORE_TOG_REG1_ADJ_MASK) #define PMU_REG_CORE_TOG_REG2_TARG_MASK (0x7C0000U) #define PMU_REG_CORE_TOG_REG2_TARG_SHIFT (18U) #define PMU_REG_CORE_TOG_REG2_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG2_TARG_SHIFT)) & PMU_REG_CORE_TOG_REG2_TARG_MASK) +#define PMU_REG_CORE_TOG_REG2_ADJ_MASK (0x7800000U) +#define PMU_REG_CORE_TOG_REG2_ADJ_SHIFT (23U) +#define PMU_REG_CORE_TOG_REG2_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG2_ADJ_SHIFT)) & PMU_REG_CORE_TOG_REG2_ADJ_MASK) #define PMU_REG_CORE_TOG_RAMP_RATE_MASK (0x18000000U) #define PMU_REG_CORE_TOG_RAMP_RATE_SHIFT (27U) #define PMU_REG_CORE_TOG_RAMP_RATE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_RAMP_RATE_SHIFT)) & PMU_REG_CORE_TOG_RAMP_RATE_MASK) #define PMU_REG_CORE_TOG_FET_ODRIVE_MASK (0x20000000U) #define PMU_REG_CORE_TOG_FET_ODRIVE_SHIFT (29U) #define PMU_REG_CORE_TOG_FET_ODRIVE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_FET_ODRIVE_SHIFT)) & PMU_REG_CORE_TOG_FET_ODRIVE_MASK) +/*! @} */ /*! @name MISC0 - Miscellaneous Register 0 */ +/*! @{ */ #define PMU_MISC0_REFTOP_PWD_MASK (0x1U) #define PMU_MISC0_REFTOP_PWD_SHIFT (0U) #define PMU_MISC0_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_REFTOP_PWD_SHIFT)) & PMU_MISC0_REFTOP_PWD_MASK) @@ -16744,8 +18227,10 @@ typedef struct { #define PMU_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) #define PMU_MISC0_VID_PLL_PREDIV_SHIFT (31U) #define PMU_MISC0_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_VID_PLL_PREDIV_SHIFT)) & PMU_MISC0_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC0_SET - Miscellaneous Register 0 */ +/*! @{ */ #define PMU_MISC0_SET_REFTOP_PWD_MASK (0x1U) #define PMU_MISC0_SET_REFTOP_PWD_SHIFT (0U) #define PMU_MISC0_SET_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_REFTOP_PWD_SHIFT)) & PMU_MISC0_SET_REFTOP_PWD_MASK) @@ -16788,8 +18273,10 @@ typedef struct { #define PMU_MISC0_SET_VID_PLL_PREDIV_MASK (0x80000000U) #define PMU_MISC0_SET_VID_PLL_PREDIV_SHIFT (31U) #define PMU_MISC0_SET_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_VID_PLL_PREDIV_SHIFT)) & PMU_MISC0_SET_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC0_CLR - Miscellaneous Register 0 */ +/*! @{ */ #define PMU_MISC0_CLR_REFTOP_PWD_MASK (0x1U) #define PMU_MISC0_CLR_REFTOP_PWD_SHIFT (0U) #define PMU_MISC0_CLR_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_REFTOP_PWD_SHIFT)) & PMU_MISC0_CLR_REFTOP_PWD_MASK) @@ -16832,8 +18319,10 @@ typedef struct { #define PMU_MISC0_CLR_VID_PLL_PREDIV_MASK (0x80000000U) #define PMU_MISC0_CLR_VID_PLL_PREDIV_SHIFT (31U) #define PMU_MISC0_CLR_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_VID_PLL_PREDIV_SHIFT)) & PMU_MISC0_CLR_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC0_TOG - Miscellaneous Register 0 */ +/*! @{ */ #define PMU_MISC0_TOG_REFTOP_PWD_MASK (0x1U) #define PMU_MISC0_TOG_REFTOP_PWD_SHIFT (0U) #define PMU_MISC0_TOG_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_REFTOP_PWD_SHIFT)) & PMU_MISC0_TOG_REFTOP_PWD_MASK) @@ -16876,17 +18365,28 @@ typedef struct { #define PMU_MISC0_TOG_VID_PLL_PREDIV_MASK (0x80000000U) #define PMU_MISC0_TOG_VID_PLL_PREDIV_SHIFT (31U) #define PMU_MISC0_TOG_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_VID_PLL_PREDIV_SHIFT)) & PMU_MISC0_TOG_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC1 - Miscellaneous Register 1 */ +/*! @{ */ #define PMU_MISC1_LVDS1_CLK_SEL_MASK (0x1FU) #define PMU_MISC1_LVDS1_CLK_SEL_SHIFT (0U) #define PMU_MISC1_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_LVDS1_CLK_SEL_MASK) +#define PMU_MISC1_LVDS2_CLK_SEL_MASK (0x3E0U) +#define PMU_MISC1_LVDS2_CLK_SEL_SHIFT (5U) +#define PMU_MISC1_LVDS2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDS2_CLK_SEL_SHIFT)) & PMU_MISC1_LVDS2_CLK_SEL_MASK) #define PMU_MISC1_LVDSCLK1_OBEN_MASK (0x400U) #define PMU_MISC1_LVDSCLK1_OBEN_SHIFT (10U) #define PMU_MISC1_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDSCLK1_OBEN_SHIFT)) & PMU_MISC1_LVDSCLK1_OBEN_MASK) +#define PMU_MISC1_LVDSCLK2_OBEN_MASK (0x800U) +#define PMU_MISC1_LVDSCLK2_OBEN_SHIFT (11U) +#define PMU_MISC1_LVDSCLK2_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDSCLK2_OBEN_SHIFT)) & PMU_MISC1_LVDSCLK2_OBEN_MASK) #define PMU_MISC1_LVDSCLK1_IBEN_MASK (0x1000U) #define PMU_MISC1_LVDSCLK1_IBEN_SHIFT (12U) #define PMU_MISC1_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDSCLK1_IBEN_SHIFT)) & PMU_MISC1_LVDSCLK1_IBEN_MASK) +#define PMU_MISC1_LVDSCLK2_IBEN_MASK (0x2000U) +#define PMU_MISC1_LVDSCLK2_IBEN_SHIFT (13U) +#define PMU_MISC1_LVDSCLK2_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDSCLK2_IBEN_SHIFT)) & PMU_MISC1_LVDSCLK2_IBEN_MASK) #define PMU_MISC1_PFD_480_AUTOGATE_EN_MASK (0x10000U) #define PMU_MISC1_PFD_480_AUTOGATE_EN_SHIFT (16U) #define PMU_MISC1_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_PFD_480_AUTOGATE_EN_SHIFT)) & PMU_MISC1_PFD_480_AUTOGATE_EN_MASK) @@ -16908,17 +18408,28 @@ typedef struct { #define PMU_MISC1_IRQ_DIG_BO_MASK (0x80000000U) #define PMU_MISC1_IRQ_DIG_BO_SHIFT (31U) #define PMU_MISC1_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_IRQ_DIG_BO_SHIFT)) & PMU_MISC1_IRQ_DIG_BO_MASK) +/*! @} */ /*! @name MISC1_SET - Miscellaneous Register 1 */ +/*! @{ */ #define PMU_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU) #define PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT (0U) #define PMU_MISC1_SET_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS1_CLK_SEL_MASK) +#define PMU_MISC1_SET_LVDS2_CLK_SEL_MASK (0x3E0U) +#define PMU_MISC1_SET_LVDS2_CLK_SEL_SHIFT (5U) +#define PMU_MISC1_SET_LVDS2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS2_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS2_CLK_SEL_MASK) #define PMU_MISC1_SET_LVDSCLK1_OBEN_MASK (0x400U) #define PMU_MISC1_SET_LVDSCLK1_OBEN_SHIFT (10U) #define PMU_MISC1_SET_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDSCLK1_OBEN_SHIFT)) & PMU_MISC1_SET_LVDSCLK1_OBEN_MASK) +#define PMU_MISC1_SET_LVDSCLK2_OBEN_MASK (0x800U) +#define PMU_MISC1_SET_LVDSCLK2_OBEN_SHIFT (11U) +#define PMU_MISC1_SET_LVDSCLK2_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDSCLK2_OBEN_SHIFT)) & PMU_MISC1_SET_LVDSCLK2_OBEN_MASK) #define PMU_MISC1_SET_LVDSCLK1_IBEN_MASK (0x1000U) #define PMU_MISC1_SET_LVDSCLK1_IBEN_SHIFT (12U) #define PMU_MISC1_SET_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDSCLK1_IBEN_SHIFT)) & PMU_MISC1_SET_LVDSCLK1_IBEN_MASK) +#define PMU_MISC1_SET_LVDSCLK2_IBEN_MASK (0x2000U) +#define PMU_MISC1_SET_LVDSCLK2_IBEN_SHIFT (13U) +#define PMU_MISC1_SET_LVDSCLK2_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDSCLK2_IBEN_SHIFT)) & PMU_MISC1_SET_LVDSCLK2_IBEN_MASK) #define PMU_MISC1_SET_PFD_480_AUTOGATE_EN_MASK (0x10000U) #define PMU_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT (16U) #define PMU_MISC1_SET_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT)) & PMU_MISC1_SET_PFD_480_AUTOGATE_EN_MASK) @@ -16940,17 +18451,28 @@ typedef struct { #define PMU_MISC1_SET_IRQ_DIG_BO_MASK (0x80000000U) #define PMU_MISC1_SET_IRQ_DIG_BO_SHIFT (31U) #define PMU_MISC1_SET_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_IRQ_DIG_BO_SHIFT)) & PMU_MISC1_SET_IRQ_DIG_BO_MASK) +/*! @} */ /*! @name MISC1_CLR - Miscellaneous Register 1 */ +/*! @{ */ #define PMU_MISC1_CLR_LVDS1_CLK_SEL_MASK (0x1FU) #define PMU_MISC1_CLR_LVDS1_CLK_SEL_SHIFT (0U) #define PMU_MISC1_CLR_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_CLR_LVDS1_CLK_SEL_MASK) +#define PMU_MISC1_CLR_LVDS2_CLK_SEL_MASK (0x3E0U) +#define PMU_MISC1_CLR_LVDS2_CLK_SEL_SHIFT (5U) +#define PMU_MISC1_CLR_LVDS2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDS2_CLK_SEL_SHIFT)) & PMU_MISC1_CLR_LVDS2_CLK_SEL_MASK) #define PMU_MISC1_CLR_LVDSCLK1_OBEN_MASK (0x400U) #define PMU_MISC1_CLR_LVDSCLK1_OBEN_SHIFT (10U) #define PMU_MISC1_CLR_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDSCLK1_OBEN_SHIFT)) & PMU_MISC1_CLR_LVDSCLK1_OBEN_MASK) +#define PMU_MISC1_CLR_LVDSCLK2_OBEN_MASK (0x800U) +#define PMU_MISC1_CLR_LVDSCLK2_OBEN_SHIFT (11U) +#define PMU_MISC1_CLR_LVDSCLK2_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDSCLK2_OBEN_SHIFT)) & PMU_MISC1_CLR_LVDSCLK2_OBEN_MASK) #define PMU_MISC1_CLR_LVDSCLK1_IBEN_MASK (0x1000U) #define PMU_MISC1_CLR_LVDSCLK1_IBEN_SHIFT (12U) #define PMU_MISC1_CLR_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDSCLK1_IBEN_SHIFT)) & PMU_MISC1_CLR_LVDSCLK1_IBEN_MASK) +#define PMU_MISC1_CLR_LVDSCLK2_IBEN_MASK (0x2000U) +#define PMU_MISC1_CLR_LVDSCLK2_IBEN_SHIFT (13U) +#define PMU_MISC1_CLR_LVDSCLK2_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDSCLK2_IBEN_SHIFT)) & PMU_MISC1_CLR_LVDSCLK2_IBEN_MASK) #define PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK (0x10000U) #define PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT (16U) #define PMU_MISC1_CLR_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT)) & PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK) @@ -16972,17 +18494,28 @@ typedef struct { #define PMU_MISC1_CLR_IRQ_DIG_BO_MASK (0x80000000U) #define PMU_MISC1_CLR_IRQ_DIG_BO_SHIFT (31U) #define PMU_MISC1_CLR_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_IRQ_DIG_BO_SHIFT)) & PMU_MISC1_CLR_IRQ_DIG_BO_MASK) +/*! @} */ /*! @name MISC1_TOG - Miscellaneous Register 1 */ +/*! @{ */ #define PMU_MISC1_TOG_LVDS1_CLK_SEL_MASK (0x1FU) #define PMU_MISC1_TOG_LVDS1_CLK_SEL_SHIFT (0U) #define PMU_MISC1_TOG_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_TOG_LVDS1_CLK_SEL_MASK) +#define PMU_MISC1_TOG_LVDS2_CLK_SEL_MASK (0x3E0U) +#define PMU_MISC1_TOG_LVDS2_CLK_SEL_SHIFT (5U) +#define PMU_MISC1_TOG_LVDS2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDS2_CLK_SEL_SHIFT)) & PMU_MISC1_TOG_LVDS2_CLK_SEL_MASK) #define PMU_MISC1_TOG_LVDSCLK1_OBEN_MASK (0x400U) #define PMU_MISC1_TOG_LVDSCLK1_OBEN_SHIFT (10U) #define PMU_MISC1_TOG_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDSCLK1_OBEN_SHIFT)) & PMU_MISC1_TOG_LVDSCLK1_OBEN_MASK) +#define PMU_MISC1_TOG_LVDSCLK2_OBEN_MASK (0x800U) +#define PMU_MISC1_TOG_LVDSCLK2_OBEN_SHIFT (11U) +#define PMU_MISC1_TOG_LVDSCLK2_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDSCLK2_OBEN_SHIFT)) & PMU_MISC1_TOG_LVDSCLK2_OBEN_MASK) #define PMU_MISC1_TOG_LVDSCLK1_IBEN_MASK (0x1000U) #define PMU_MISC1_TOG_LVDSCLK1_IBEN_SHIFT (12U) #define PMU_MISC1_TOG_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDSCLK1_IBEN_SHIFT)) & PMU_MISC1_TOG_LVDSCLK1_IBEN_MASK) +#define PMU_MISC1_TOG_LVDSCLK2_IBEN_MASK (0x2000U) +#define PMU_MISC1_TOG_LVDSCLK2_IBEN_SHIFT (13U) +#define PMU_MISC1_TOG_LVDSCLK2_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDSCLK2_IBEN_SHIFT)) & PMU_MISC1_TOG_LVDSCLK2_IBEN_MASK) #define PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK (0x10000U) #define PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT (16U) #define PMU_MISC1_TOG_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT)) & PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK) @@ -17004,8 +18537,10 @@ typedef struct { #define PMU_MISC1_TOG_IRQ_DIG_BO_MASK (0x80000000U) #define PMU_MISC1_TOG_IRQ_DIG_BO_SHIFT (31U) #define PMU_MISC1_TOG_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_IRQ_DIG_BO_SHIFT)) & PMU_MISC1_TOG_IRQ_DIG_BO_MASK) +/*! @} */ /*! @name MISC2 - Miscellaneous Control Register */ +/*! @{ */ #define PMU_MISC2_REG0_BO_OFFSET_MASK (0x7U) #define PMU_MISC2_REG0_BO_OFFSET_SHIFT (0U) #define PMU_MISC2_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG0_BO_OFFSET_SHIFT)) & PMU_MISC2_REG0_BO_OFFSET_MASK) @@ -17018,6 +18553,15 @@ typedef struct { #define PMU_MISC2_PLL3_disable_MASK (0x80U) #define PMU_MISC2_PLL3_disable_SHIFT (7U) #define PMU_MISC2_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_PLL3_disable_SHIFT)) & PMU_MISC2_PLL3_disable_MASK) +#define PMU_MISC2_REG1_BO_OFFSET_MASK (0x700U) +#define PMU_MISC2_REG1_BO_OFFSET_SHIFT (8U) +#define PMU_MISC2_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG1_BO_OFFSET_SHIFT)) & PMU_MISC2_REG1_BO_OFFSET_MASK) +#define PMU_MISC2_REG1_BO_STATUS_MASK (0x800U) +#define PMU_MISC2_REG1_BO_STATUS_SHIFT (11U) +#define PMU_MISC2_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG1_BO_STATUS_SHIFT)) & PMU_MISC2_REG1_BO_STATUS_MASK) +#define PMU_MISC2_REG1_ENABLE_BO_MASK (0x2000U) +#define PMU_MISC2_REG1_ENABLE_BO_SHIFT (13U) +#define PMU_MISC2_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG1_ENABLE_BO_SHIFT)) & PMU_MISC2_REG1_ENABLE_BO_MASK) #define PMU_MISC2_AUDIO_DIV_LSB_MASK (0x8000U) #define PMU_MISC2_AUDIO_DIV_LSB_SHIFT (15U) #define PMU_MISC2_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_AUDIO_DIV_LSB_SHIFT)) & PMU_MISC2_AUDIO_DIV_LSB_MASK) @@ -17039,14 +18583,19 @@ typedef struct { #define PMU_MISC2_REG0_STEP_TIME_MASK (0x3000000U) #define PMU_MISC2_REG0_STEP_TIME_SHIFT (24U) #define PMU_MISC2_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG0_STEP_TIME_SHIFT)) & PMU_MISC2_REG0_STEP_TIME_MASK) +#define PMU_MISC2_REG1_STEP_TIME_MASK (0xC000000U) +#define PMU_MISC2_REG1_STEP_TIME_SHIFT (26U) +#define PMU_MISC2_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG1_STEP_TIME_SHIFT)) & PMU_MISC2_REG1_STEP_TIME_MASK) #define PMU_MISC2_REG2_STEP_TIME_MASK (0x30000000U) #define PMU_MISC2_REG2_STEP_TIME_SHIFT (28U) #define PMU_MISC2_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG2_STEP_TIME_SHIFT)) & PMU_MISC2_REG2_STEP_TIME_MASK) #define PMU_MISC2_VIDEO_DIV_MASK (0xC0000000U) #define PMU_MISC2_VIDEO_DIV_SHIFT (30U) #define PMU_MISC2_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_VIDEO_DIV_SHIFT)) & PMU_MISC2_VIDEO_DIV_MASK) +/*! @} */ /*! @name MISC2_SET - Miscellaneous Control Register */ +/*! @{ */ #define PMU_MISC2_SET_REG0_BO_OFFSET_MASK (0x7U) #define PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT (0U) #define PMU_MISC2_SET_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT)) & PMU_MISC2_SET_REG0_BO_OFFSET_MASK) @@ -17059,6 +18608,15 @@ typedef struct { #define PMU_MISC2_SET_PLL3_disable_MASK (0x80U) #define PMU_MISC2_SET_PLL3_disable_SHIFT (7U) #define PMU_MISC2_SET_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_PLL3_disable_SHIFT)) & PMU_MISC2_SET_PLL3_disable_MASK) +#define PMU_MISC2_SET_REG1_BO_OFFSET_MASK (0x700U) +#define PMU_MISC2_SET_REG1_BO_OFFSET_SHIFT (8U) +#define PMU_MISC2_SET_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG1_BO_OFFSET_SHIFT)) & PMU_MISC2_SET_REG1_BO_OFFSET_MASK) +#define PMU_MISC2_SET_REG1_BO_STATUS_MASK (0x800U) +#define PMU_MISC2_SET_REG1_BO_STATUS_SHIFT (11U) +#define PMU_MISC2_SET_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG1_BO_STATUS_SHIFT)) & PMU_MISC2_SET_REG1_BO_STATUS_MASK) +#define PMU_MISC2_SET_REG1_ENABLE_BO_MASK (0x2000U) +#define PMU_MISC2_SET_REG1_ENABLE_BO_SHIFT (13U) +#define PMU_MISC2_SET_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG1_ENABLE_BO_SHIFT)) & PMU_MISC2_SET_REG1_ENABLE_BO_MASK) #define PMU_MISC2_SET_AUDIO_DIV_LSB_MASK (0x8000U) #define PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT (15U) #define PMU_MISC2_SET_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT)) & PMU_MISC2_SET_AUDIO_DIV_LSB_MASK) @@ -17080,14 +18638,19 @@ typedef struct { #define PMU_MISC2_SET_REG0_STEP_TIME_MASK (0x3000000U) #define PMU_MISC2_SET_REG0_STEP_TIME_SHIFT (24U) #define PMU_MISC2_SET_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG0_STEP_TIME_SHIFT)) & PMU_MISC2_SET_REG0_STEP_TIME_MASK) +#define PMU_MISC2_SET_REG1_STEP_TIME_MASK (0xC000000U) +#define PMU_MISC2_SET_REG1_STEP_TIME_SHIFT (26U) +#define PMU_MISC2_SET_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG1_STEP_TIME_SHIFT)) & PMU_MISC2_SET_REG1_STEP_TIME_MASK) #define PMU_MISC2_SET_REG2_STEP_TIME_MASK (0x30000000U) #define PMU_MISC2_SET_REG2_STEP_TIME_SHIFT (28U) #define PMU_MISC2_SET_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG2_STEP_TIME_SHIFT)) & PMU_MISC2_SET_REG2_STEP_TIME_MASK) #define PMU_MISC2_SET_VIDEO_DIV_MASK (0xC0000000U) #define PMU_MISC2_SET_VIDEO_DIV_SHIFT (30U) #define PMU_MISC2_SET_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_VIDEO_DIV_SHIFT)) & PMU_MISC2_SET_VIDEO_DIV_MASK) +/*! @} */ /*! @name MISC2_CLR - Miscellaneous Control Register */ +/*! @{ */ #define PMU_MISC2_CLR_REG0_BO_OFFSET_MASK (0x7U) #define PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT (0U) #define PMU_MISC2_CLR_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT)) & PMU_MISC2_CLR_REG0_BO_OFFSET_MASK) @@ -17100,6 +18663,15 @@ typedef struct { #define PMU_MISC2_CLR_PLL3_disable_MASK (0x80U) #define PMU_MISC2_CLR_PLL3_disable_SHIFT (7U) #define PMU_MISC2_CLR_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_PLL3_disable_SHIFT)) & PMU_MISC2_CLR_PLL3_disable_MASK) +#define PMU_MISC2_CLR_REG1_BO_OFFSET_MASK (0x700U) +#define PMU_MISC2_CLR_REG1_BO_OFFSET_SHIFT (8U) +#define PMU_MISC2_CLR_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG1_BO_OFFSET_SHIFT)) & PMU_MISC2_CLR_REG1_BO_OFFSET_MASK) +#define PMU_MISC2_CLR_REG1_BO_STATUS_MASK (0x800U) +#define PMU_MISC2_CLR_REG1_BO_STATUS_SHIFT (11U) +#define PMU_MISC2_CLR_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG1_BO_STATUS_SHIFT)) & PMU_MISC2_CLR_REG1_BO_STATUS_MASK) +#define PMU_MISC2_CLR_REG1_ENABLE_BO_MASK (0x2000U) +#define PMU_MISC2_CLR_REG1_ENABLE_BO_SHIFT (13U) +#define PMU_MISC2_CLR_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG1_ENABLE_BO_SHIFT)) & PMU_MISC2_CLR_REG1_ENABLE_BO_MASK) #define PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK (0x8000U) #define PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT (15U) #define PMU_MISC2_CLR_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT)) & PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK) @@ -17121,14 +18693,19 @@ typedef struct { #define PMU_MISC2_CLR_REG0_STEP_TIME_MASK (0x3000000U) #define PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT (24U) #define PMU_MISC2_CLR_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT)) & PMU_MISC2_CLR_REG0_STEP_TIME_MASK) +#define PMU_MISC2_CLR_REG1_STEP_TIME_MASK (0xC000000U) +#define PMU_MISC2_CLR_REG1_STEP_TIME_SHIFT (26U) +#define PMU_MISC2_CLR_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG1_STEP_TIME_SHIFT)) & PMU_MISC2_CLR_REG1_STEP_TIME_MASK) #define PMU_MISC2_CLR_REG2_STEP_TIME_MASK (0x30000000U) #define PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT (28U) #define PMU_MISC2_CLR_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT)) & PMU_MISC2_CLR_REG2_STEP_TIME_MASK) #define PMU_MISC2_CLR_VIDEO_DIV_MASK (0xC0000000U) #define PMU_MISC2_CLR_VIDEO_DIV_SHIFT (30U) #define PMU_MISC2_CLR_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_VIDEO_DIV_SHIFT)) & PMU_MISC2_CLR_VIDEO_DIV_MASK) +/*! @} */ /*! @name MISC2_TOG - Miscellaneous Control Register */ +/*! @{ */ #define PMU_MISC2_TOG_REG0_BO_OFFSET_MASK (0x7U) #define PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT (0U) #define PMU_MISC2_TOG_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT)) & PMU_MISC2_TOG_REG0_BO_OFFSET_MASK) @@ -17141,6 +18718,15 @@ typedef struct { #define PMU_MISC2_TOG_PLL3_disable_MASK (0x80U) #define PMU_MISC2_TOG_PLL3_disable_SHIFT (7U) #define PMU_MISC2_TOG_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_PLL3_disable_SHIFT)) & PMU_MISC2_TOG_PLL3_disable_MASK) +#define PMU_MISC2_TOG_REG1_BO_OFFSET_MASK (0x700U) +#define PMU_MISC2_TOG_REG1_BO_OFFSET_SHIFT (8U) +#define PMU_MISC2_TOG_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG1_BO_OFFSET_SHIFT)) & PMU_MISC2_TOG_REG1_BO_OFFSET_MASK) +#define PMU_MISC2_TOG_REG1_BO_STATUS_MASK (0x800U) +#define PMU_MISC2_TOG_REG1_BO_STATUS_SHIFT (11U) +#define PMU_MISC2_TOG_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG1_BO_STATUS_SHIFT)) & PMU_MISC2_TOG_REG1_BO_STATUS_MASK) +#define PMU_MISC2_TOG_REG1_ENABLE_BO_MASK (0x2000U) +#define PMU_MISC2_TOG_REG1_ENABLE_BO_SHIFT (13U) +#define PMU_MISC2_TOG_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG1_ENABLE_BO_SHIFT)) & PMU_MISC2_TOG_REG1_ENABLE_BO_MASK) #define PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK (0x8000U) #define PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT (15U) #define PMU_MISC2_TOG_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT)) & PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK) @@ -17162,12 +18748,16 @@ typedef struct { #define PMU_MISC2_TOG_REG0_STEP_TIME_MASK (0x3000000U) #define PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT (24U) #define PMU_MISC2_TOG_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT)) & PMU_MISC2_TOG_REG0_STEP_TIME_MASK) +#define PMU_MISC2_TOG_REG1_STEP_TIME_MASK (0xC000000U) +#define PMU_MISC2_TOG_REG1_STEP_TIME_SHIFT (26U) +#define PMU_MISC2_TOG_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG1_STEP_TIME_SHIFT)) & PMU_MISC2_TOG_REG1_STEP_TIME_MASK) #define PMU_MISC2_TOG_REG2_STEP_TIME_MASK (0x30000000U) #define PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT (28U) #define PMU_MISC2_TOG_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT)) & PMU_MISC2_TOG_REG2_STEP_TIME_MASK) #define PMU_MISC2_TOG_VIDEO_DIV_MASK (0xC0000000U) #define PMU_MISC2_TOG_VIDEO_DIV_SHIFT (30U) #define PMU_MISC2_TOG_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_VIDEO_DIV_SHIFT)) & PMU_MISC2_TOG_VIDEO_DIV_MASK) +/*! @} */ /*! @@ -17270,22 +18860,27 @@ typedef struct { */ /*! @name CNT - Counter Register */ +/*! @{ */ #define PWM_CNT_CNT_MASK (0xFFFFU) #define PWM_CNT_CNT_SHIFT (0U) #define PWM_CNT_CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CNT_CNT_SHIFT)) & PWM_CNT_CNT_MASK) +/*! @} */ /* The count of PWM_CNT */ #define PWM_CNT_COUNT (4U) /*! @name INIT - Initial Count Register */ +/*! @{ */ #define PWM_INIT_INIT_MASK (0xFFFFU) #define PWM_INIT_INIT_SHIFT (0U) #define PWM_INIT_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_INIT_INIT_SHIFT)) & PWM_INIT_INIT_MASK) +/*! @} */ /* The count of PWM_INIT */ #define PWM_INIT_COUNT (4U) /*! @name CTRL2 - Control 2 Register */ +/*! @{ */ #define PWM_CTRL2_CLK_SEL_MASK (0x3U) #define PWM_CTRL2_CLK_SEL_SHIFT (0U) #define PWM_CTRL2_CLK_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_CLK_SEL_SHIFT)) & PWM_CTRL2_CLK_SEL_MASK) @@ -17322,11 +18917,13 @@ typedef struct { #define PWM_CTRL2_DBGEN_MASK (0x8000U) #define PWM_CTRL2_DBGEN_SHIFT (15U) #define PWM_CTRL2_DBGEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_DBGEN_SHIFT)) & PWM_CTRL2_DBGEN_MASK) +/*! @} */ /* The count of PWM_CTRL2 */ #define PWM_CTRL2_COUNT (4U) /*! @name CTRL - Control Register */ +/*! @{ */ #define PWM_CTRL_DBLEN_MASK (0x1U) #define PWM_CTRL_DBLEN_SHIFT (0U) #define PWM_CTRL_DBLEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLEN_SHIFT)) & PWM_CTRL_DBLEN_MASK) @@ -17357,99 +18954,123 @@ typedef struct { #define PWM_CTRL_LDFQ_MASK (0xF000U) #define PWM_CTRL_LDFQ_SHIFT (12U) #define PWM_CTRL_LDFQ(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDFQ_SHIFT)) & PWM_CTRL_LDFQ_MASK) +/*! @} */ /* The count of PWM_CTRL */ #define PWM_CTRL_COUNT (4U) /*! @name VAL0 - Value Register 0 */ +/*! @{ */ #define PWM_VAL0_VAL0_MASK (0xFFFFU) #define PWM_VAL0_VAL0_SHIFT (0U) #define PWM_VAL0_VAL0(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL0_VAL0_SHIFT)) & PWM_VAL0_VAL0_MASK) +/*! @} */ /* The count of PWM_VAL0 */ #define PWM_VAL0_COUNT (4U) /*! @name FRACVAL1 - Fractional Value Register 1 */ +/*! @{ */ #define PWM_FRACVAL1_FRACVAL1_MASK (0xF800U) #define PWM_FRACVAL1_FRACVAL1_SHIFT (11U) #define PWM_FRACVAL1_FRACVAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL1_FRACVAL1_SHIFT)) & PWM_FRACVAL1_FRACVAL1_MASK) +/*! @} */ /* The count of PWM_FRACVAL1 */ #define PWM_FRACVAL1_COUNT (4U) /*! @name VAL1 - Value Register 1 */ +/*! @{ */ #define PWM_VAL1_VAL1_MASK (0xFFFFU) #define PWM_VAL1_VAL1_SHIFT (0U) #define PWM_VAL1_VAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL1_VAL1_SHIFT)) & PWM_VAL1_VAL1_MASK) +/*! @} */ /* The count of PWM_VAL1 */ #define PWM_VAL1_COUNT (4U) /*! @name FRACVAL2 - Fractional Value Register 2 */ +/*! @{ */ #define PWM_FRACVAL2_FRACVAL2_MASK (0xF800U) #define PWM_FRACVAL2_FRACVAL2_SHIFT (11U) #define PWM_FRACVAL2_FRACVAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL2_FRACVAL2_SHIFT)) & PWM_FRACVAL2_FRACVAL2_MASK) +/*! @} */ /* The count of PWM_FRACVAL2 */ #define PWM_FRACVAL2_COUNT (4U) /*! @name VAL2 - Value Register 2 */ +/*! @{ */ #define PWM_VAL2_VAL2_MASK (0xFFFFU) #define PWM_VAL2_VAL2_SHIFT (0U) #define PWM_VAL2_VAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL2_VAL2_SHIFT)) & PWM_VAL2_VAL2_MASK) +/*! @} */ /* The count of PWM_VAL2 */ #define PWM_VAL2_COUNT (4U) /*! @name FRACVAL3 - Fractional Value Register 3 */ +/*! @{ */ #define PWM_FRACVAL3_FRACVAL3_MASK (0xF800U) #define PWM_FRACVAL3_FRACVAL3_SHIFT (11U) #define PWM_FRACVAL3_FRACVAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL3_FRACVAL3_SHIFT)) & PWM_FRACVAL3_FRACVAL3_MASK) +/*! @} */ /* The count of PWM_FRACVAL3 */ #define PWM_FRACVAL3_COUNT (4U) /*! @name VAL3 - Value Register 3 */ +/*! @{ */ #define PWM_VAL3_VAL3_MASK (0xFFFFU) #define PWM_VAL3_VAL3_SHIFT (0U) #define PWM_VAL3_VAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL3_VAL3_SHIFT)) & PWM_VAL3_VAL3_MASK) +/*! @} */ /* The count of PWM_VAL3 */ #define PWM_VAL3_COUNT (4U) /*! @name FRACVAL4 - Fractional Value Register 4 */ +/*! @{ */ #define PWM_FRACVAL4_FRACVAL4_MASK (0xF800U) #define PWM_FRACVAL4_FRACVAL4_SHIFT (11U) #define PWM_FRACVAL4_FRACVAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL4_FRACVAL4_SHIFT)) & PWM_FRACVAL4_FRACVAL4_MASK) +/*! @} */ /* The count of PWM_FRACVAL4 */ #define PWM_FRACVAL4_COUNT (4U) /*! @name VAL4 - Value Register 4 */ +/*! @{ */ #define PWM_VAL4_VAL4_MASK (0xFFFFU) #define PWM_VAL4_VAL4_SHIFT (0U) #define PWM_VAL4_VAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL4_VAL4_SHIFT)) & PWM_VAL4_VAL4_MASK) +/*! @} */ /* The count of PWM_VAL4 */ #define PWM_VAL4_COUNT (4U) /*! @name FRACVAL5 - Fractional Value Register 5 */ +/*! @{ */ #define PWM_FRACVAL5_FRACVAL5_MASK (0xF800U) #define PWM_FRACVAL5_FRACVAL5_SHIFT (11U) #define PWM_FRACVAL5_FRACVAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL5_FRACVAL5_SHIFT)) & PWM_FRACVAL5_FRACVAL5_MASK) +/*! @} */ /* The count of PWM_FRACVAL5 */ #define PWM_FRACVAL5_COUNT (4U) /*! @name VAL5 - Value Register 5 */ +/*! @{ */ #define PWM_VAL5_VAL5_MASK (0xFFFFU) #define PWM_VAL5_VAL5_SHIFT (0U) #define PWM_VAL5_VAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL5_VAL5_SHIFT)) & PWM_VAL5_VAL5_MASK) +/*! @} */ /* The count of PWM_VAL5 */ #define PWM_VAL5_COUNT (4U) /*! @name FRCTRL - Fractional Control Register */ +/*! @{ */ #define PWM_FRCTRL_FRAC1_EN_MASK (0x2U) #define PWM_FRCTRL_FRAC1_EN_SHIFT (1U) #define PWM_FRCTRL_FRAC1_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC1_EN_SHIFT)) & PWM_FRCTRL_FRAC1_EN_MASK) @@ -17465,11 +19086,13 @@ typedef struct { #define PWM_FRCTRL_TEST_MASK (0x8000U) #define PWM_FRCTRL_TEST_SHIFT (15U) #define PWM_FRCTRL_TEST(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_TEST_SHIFT)) & PWM_FRCTRL_TEST_MASK) +/*! @} */ /* The count of PWM_FRCTRL */ #define PWM_FRCTRL_COUNT (4U) /*! @name OCTRL - Output Control Register */ +/*! @{ */ #define PWM_OCTRL_PWMXFS_MASK (0x3U) #define PWM_OCTRL_PWMXFS_SHIFT (0U) #define PWM_OCTRL_PWMXFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMXFS_SHIFT)) & PWM_OCTRL_PWMXFS_MASK) @@ -17497,11 +19120,13 @@ typedef struct { #define PWM_OCTRL_PWMA_IN_MASK (0x8000U) #define PWM_OCTRL_PWMA_IN_SHIFT (15U) #define PWM_OCTRL_PWMA_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMA_IN_SHIFT)) & PWM_OCTRL_PWMA_IN_MASK) +/*! @} */ /* The count of PWM_OCTRL */ #define PWM_OCTRL_COUNT (4U) /*! @name STS - Status Register */ +/*! @{ */ #define PWM_STS_CMPF_MASK (0x3FU) #define PWM_STS_CMPF_SHIFT (0U) #define PWM_STS_CMPF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CMPF_SHIFT)) & PWM_STS_CMPF_MASK) @@ -17532,11 +19157,13 @@ typedef struct { #define PWM_STS_RUF_MASK (0x4000U) #define PWM_STS_RUF_SHIFT (14U) #define PWM_STS_RUF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RUF_SHIFT)) & PWM_STS_RUF_MASK) +/*! @} */ /* The count of PWM_STS */ #define PWM_STS_COUNT (4U) /*! @name INTEN - Interrupt Enable Register */ +/*! @{ */ #define PWM_INTEN_CMPIE_MASK (0x3FU) #define PWM_INTEN_CMPIE_SHIFT (0U) #define PWM_INTEN_CMPIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CMPIE_SHIFT)) & PWM_INTEN_CMPIE_MASK) @@ -17564,11 +19191,13 @@ typedef struct { #define PWM_INTEN_REIE_MASK (0x2000U) #define PWM_INTEN_REIE_SHIFT (13U) #define PWM_INTEN_REIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_REIE_SHIFT)) & PWM_INTEN_REIE_MASK) +/*! @} */ /* The count of PWM_INTEN */ #define PWM_INTEN_COUNT (4U) /*! @name DMAEN - DMA Enable Register */ +/*! @{ */ #define PWM_DMAEN_CX0DE_MASK (0x1U) #define PWM_DMAEN_CX0DE_SHIFT (0U) #define PWM_DMAEN_CX0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX0DE_SHIFT)) & PWM_DMAEN_CX0DE_MASK) @@ -17596,11 +19225,13 @@ typedef struct { #define PWM_DMAEN_VALDE_MASK (0x200U) #define PWM_DMAEN_VALDE_SHIFT (9U) #define PWM_DMAEN_VALDE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_VALDE_SHIFT)) & PWM_DMAEN_VALDE_MASK) +/*! @} */ /* The count of PWM_DMAEN */ #define PWM_DMAEN_COUNT (4U) /*! @name TCTRL - Output Trigger Control Register */ +/*! @{ */ #define PWM_TCTRL_OUT_TRIG_EN_MASK (0x3FU) #define PWM_TCTRL_OUT_TRIG_EN_SHIFT (0U) #define PWM_TCTRL_OUT_TRIG_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_OUT_TRIG_EN_SHIFT)) & PWM_TCTRL_OUT_TRIG_EN_MASK) @@ -17613,11 +19244,13 @@ typedef struct { #define PWM_TCTRL_PWAOT0_MASK (0x8000U) #define PWM_TCTRL_PWAOT0_SHIFT (15U) #define PWM_TCTRL_PWAOT0(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWAOT0_SHIFT)) & PWM_TCTRL_PWAOT0_MASK) +/*! @} */ /* The count of PWM_TCTRL */ #define PWM_TCTRL_COUNT (4U) /*! @name DISMAP - Fault Disable Mapping Register 0..Fault Disable Mapping Register 1 */ +/*! @{ */ #define PWM_DISMAP_DIS0A_MASK (0xFU) #define PWM_DISMAP_DIS0A_SHIFT (0U) #define PWM_DISMAP_DIS0A(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0A_SHIFT)) & PWM_DISMAP_DIS0A_MASK) @@ -17630,12 +19263,13 @@ typedef struct { #define PWM_DISMAP_DIS1B_MASK (0xF0U) #define PWM_DISMAP_DIS1B_SHIFT (4U) #define PWM_DISMAP_DIS1B(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1B_SHIFT)) & PWM_DISMAP_DIS1B_MASK) -#define PWM_DISMAP_DIS1X_MASK (0xF00U) -#define PWM_DISMAP_DIS1X_SHIFT (8U) -#define PWM_DISMAP_DIS1X(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1X_SHIFT)) & PWM_DISMAP_DIS1X_MASK) #define PWM_DISMAP_DIS0X_MASK (0xF00U) #define PWM_DISMAP_DIS0X_SHIFT (8U) #define PWM_DISMAP_DIS0X(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0X_SHIFT)) & PWM_DISMAP_DIS0X_MASK) +#define PWM_DISMAP_DIS1X_MASK (0xF00U) +#define PWM_DISMAP_DIS1X_SHIFT (8U) +#define PWM_DISMAP_DIS1X(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1X_SHIFT)) & PWM_DISMAP_DIS1X_MASK) +/*! @} */ /* The count of PWM_DISMAP */ #define PWM_DISMAP_COUNT (4U) @@ -17644,22 +19278,27 @@ typedef struct { #define PWM_DISMAP_COUNT2 (2U) /*! @name DTCNT0 - Deadtime Count Register 0 */ +/*! @{ */ #define PWM_DTCNT0_DTCNT0_MASK (0xFFFFU) #define PWM_DTCNT0_DTCNT0_SHIFT (0U) #define PWM_DTCNT0_DTCNT0(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT0_DTCNT0_SHIFT)) & PWM_DTCNT0_DTCNT0_MASK) +/*! @} */ /* The count of PWM_DTCNT0 */ #define PWM_DTCNT0_COUNT (4U) /*! @name DTCNT1 - Deadtime Count Register 1 */ +/*! @{ */ #define PWM_DTCNT1_DTCNT1_MASK (0xFFFFU) #define PWM_DTCNT1_DTCNT1_SHIFT (0U) #define PWM_DTCNT1_DTCNT1(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT1_DTCNT1_SHIFT)) & PWM_DTCNT1_DTCNT1_MASK) +/*! @} */ /* The count of PWM_DTCNT1 */ #define PWM_DTCNT1_COUNT (4U) /*! @name CAPTCTRLA - Capture Control A Register */ +/*! @{ */ #define PWM_CAPTCTRLA_ARMA_MASK (0x1U) #define PWM_CAPTCTRLA_ARMA_SHIFT (0U) #define PWM_CAPTCTRLA_ARMA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ARMA_SHIFT)) & PWM_CAPTCTRLA_ARMA_MASK) @@ -17687,22 +19326,26 @@ typedef struct { #define PWM_CAPTCTRLA_CA1CNT_MASK (0xE000U) #define PWM_CAPTCTRLA_CA1CNT_SHIFT (13U) #define PWM_CAPTCTRLA_CA1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA1CNT_SHIFT)) & PWM_CAPTCTRLA_CA1CNT_MASK) +/*! @} */ /* The count of PWM_CAPTCTRLA */ #define PWM_CAPTCTRLA_COUNT (4U) /*! @name CAPTCOMPA - Capture Compare A Register */ +/*! @{ */ #define PWM_CAPTCOMPA_EDGCMPA_MASK (0xFFU) #define PWM_CAPTCOMPA_EDGCMPA_SHIFT (0U) #define PWM_CAPTCOMPA_EDGCMPA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCMPA_SHIFT)) & PWM_CAPTCOMPA_EDGCMPA_MASK) #define PWM_CAPTCOMPA_EDGCNTA_MASK (0xFF00U) #define PWM_CAPTCOMPA_EDGCNTA_SHIFT (8U) #define PWM_CAPTCOMPA_EDGCNTA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCNTA_SHIFT)) & PWM_CAPTCOMPA_EDGCNTA_MASK) +/*! @} */ /* The count of PWM_CAPTCOMPA */ #define PWM_CAPTCOMPA_COUNT (4U) /*! @name CAPTCTRLB - Capture Control B Register */ +/*! @{ */ #define PWM_CAPTCTRLB_ARMB_MASK (0x1U) #define PWM_CAPTCTRLB_ARMB_SHIFT (0U) #define PWM_CAPTCTRLB_ARMB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ARMB_SHIFT)) & PWM_CAPTCTRLB_ARMB_MASK) @@ -17730,22 +19373,26 @@ typedef struct { #define PWM_CAPTCTRLB_CB1CNT_MASK (0xE000U) #define PWM_CAPTCTRLB_CB1CNT_SHIFT (13U) #define PWM_CAPTCTRLB_CB1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB1CNT_SHIFT)) & PWM_CAPTCTRLB_CB1CNT_MASK) +/*! @} */ /* The count of PWM_CAPTCTRLB */ #define PWM_CAPTCTRLB_COUNT (4U) /*! @name CAPTCOMPB - Capture Compare B Register */ +/*! @{ */ #define PWM_CAPTCOMPB_EDGCMPB_MASK (0xFFU) #define PWM_CAPTCOMPB_EDGCMPB_SHIFT (0U) #define PWM_CAPTCOMPB_EDGCMPB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCMPB_SHIFT)) & PWM_CAPTCOMPB_EDGCMPB_MASK) #define PWM_CAPTCOMPB_EDGCNTB_MASK (0xFF00U) #define PWM_CAPTCOMPB_EDGCNTB_SHIFT (8U) #define PWM_CAPTCOMPB_EDGCNTB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCNTB_SHIFT)) & PWM_CAPTCOMPB_EDGCNTB_MASK) +/*! @} */ /* The count of PWM_CAPTCOMPB */ #define PWM_CAPTCOMPB_COUNT (4U) /*! @name CAPTCTRLX - Capture Control X Register */ +/*! @{ */ #define PWM_CAPTCTRLX_ARMX_MASK (0x1U) #define PWM_CAPTCTRLX_ARMX_SHIFT (0U) #define PWM_CAPTCTRLX_ARMX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ARMX_SHIFT)) & PWM_CAPTCTRLX_ARMX_MASK) @@ -17773,118 +19420,146 @@ typedef struct { #define PWM_CAPTCTRLX_CX1CNT_MASK (0xE000U) #define PWM_CAPTCTRLX_CX1CNT_SHIFT (13U) #define PWM_CAPTCTRLX_CX1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX1CNT_SHIFT)) & PWM_CAPTCTRLX_CX1CNT_MASK) +/*! @} */ /* The count of PWM_CAPTCTRLX */ #define PWM_CAPTCTRLX_COUNT (4U) /*! @name CAPTCOMPX - Capture Compare X Register */ +/*! @{ */ #define PWM_CAPTCOMPX_EDGCMPX_MASK (0xFFU) #define PWM_CAPTCOMPX_EDGCMPX_SHIFT (0U) #define PWM_CAPTCOMPX_EDGCMPX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCMPX_SHIFT)) & PWM_CAPTCOMPX_EDGCMPX_MASK) #define PWM_CAPTCOMPX_EDGCNTX_MASK (0xFF00U) #define PWM_CAPTCOMPX_EDGCNTX_SHIFT (8U) #define PWM_CAPTCOMPX_EDGCNTX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCNTX_SHIFT)) & PWM_CAPTCOMPX_EDGCNTX_MASK) +/*! @} */ /* The count of PWM_CAPTCOMPX */ #define PWM_CAPTCOMPX_COUNT (4U) /*! @name CVAL0 - Capture Value 0 Register */ +/*! @{ */ #define PWM_CVAL0_CAPTVAL0_MASK (0xFFFFU) #define PWM_CVAL0_CAPTVAL0_SHIFT (0U) #define PWM_CVAL0_CAPTVAL0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0_CAPTVAL0_SHIFT)) & PWM_CVAL0_CAPTVAL0_MASK) +/*! @} */ /* The count of PWM_CVAL0 */ #define PWM_CVAL0_COUNT (4U) /*! @name CVAL0CYC - Capture Value 0 Cycle Register */ +/*! @{ */ #define PWM_CVAL0CYC_CVAL0CYC_MASK (0xFU) #define PWM_CVAL0CYC_CVAL0CYC_SHIFT (0U) #define PWM_CVAL0CYC_CVAL0CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0CYC_CVAL0CYC_SHIFT)) & PWM_CVAL0CYC_CVAL0CYC_MASK) +/*! @} */ /* The count of PWM_CVAL0CYC */ #define PWM_CVAL0CYC_COUNT (4U) /*! @name CVAL1 - Capture Value 1 Register */ +/*! @{ */ #define PWM_CVAL1_CAPTVAL1_MASK (0xFFFFU) #define PWM_CVAL1_CAPTVAL1_SHIFT (0U) #define PWM_CVAL1_CAPTVAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1_CAPTVAL1_SHIFT)) & PWM_CVAL1_CAPTVAL1_MASK) +/*! @} */ /* The count of PWM_CVAL1 */ #define PWM_CVAL1_COUNT (4U) /*! @name CVAL1CYC - Capture Value 1 Cycle Register */ +/*! @{ */ #define PWM_CVAL1CYC_CVAL1CYC_MASK (0xFU) #define PWM_CVAL1CYC_CVAL1CYC_SHIFT (0U) #define PWM_CVAL1CYC_CVAL1CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1CYC_CVAL1CYC_SHIFT)) & PWM_CVAL1CYC_CVAL1CYC_MASK) +/*! @} */ /* The count of PWM_CVAL1CYC */ #define PWM_CVAL1CYC_COUNT (4U) /*! @name CVAL2 - Capture Value 2 Register */ +/*! @{ */ #define PWM_CVAL2_CAPTVAL2_MASK (0xFFFFU) #define PWM_CVAL2_CAPTVAL2_SHIFT (0U) #define PWM_CVAL2_CAPTVAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2_CAPTVAL2_SHIFT)) & PWM_CVAL2_CAPTVAL2_MASK) +/*! @} */ /* The count of PWM_CVAL2 */ #define PWM_CVAL2_COUNT (4U) /*! @name CVAL2CYC - Capture Value 2 Cycle Register */ +/*! @{ */ #define PWM_CVAL2CYC_CVAL2CYC_MASK (0xFU) #define PWM_CVAL2CYC_CVAL2CYC_SHIFT (0U) #define PWM_CVAL2CYC_CVAL2CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2CYC_CVAL2CYC_SHIFT)) & PWM_CVAL2CYC_CVAL2CYC_MASK) +/*! @} */ /* The count of PWM_CVAL2CYC */ #define PWM_CVAL2CYC_COUNT (4U) /*! @name CVAL3 - Capture Value 3 Register */ +/*! @{ */ #define PWM_CVAL3_CAPTVAL3_MASK (0xFFFFU) #define PWM_CVAL3_CAPTVAL3_SHIFT (0U) #define PWM_CVAL3_CAPTVAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3_CAPTVAL3_SHIFT)) & PWM_CVAL3_CAPTVAL3_MASK) +/*! @} */ /* The count of PWM_CVAL3 */ #define PWM_CVAL3_COUNT (4U) /*! @name CVAL3CYC - Capture Value 3 Cycle Register */ +/*! @{ */ #define PWM_CVAL3CYC_CVAL3CYC_MASK (0xFU) #define PWM_CVAL3CYC_CVAL3CYC_SHIFT (0U) #define PWM_CVAL3CYC_CVAL3CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3CYC_CVAL3CYC_SHIFT)) & PWM_CVAL3CYC_CVAL3CYC_MASK) +/*! @} */ /* The count of PWM_CVAL3CYC */ #define PWM_CVAL3CYC_COUNT (4U) /*! @name CVAL4 - Capture Value 4 Register */ +/*! @{ */ #define PWM_CVAL4_CAPTVAL4_MASK (0xFFFFU) #define PWM_CVAL4_CAPTVAL4_SHIFT (0U) #define PWM_CVAL4_CAPTVAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4_CAPTVAL4_SHIFT)) & PWM_CVAL4_CAPTVAL4_MASK) +/*! @} */ /* The count of PWM_CVAL4 */ #define PWM_CVAL4_COUNT (4U) /*! @name CVAL4CYC - Capture Value 4 Cycle Register */ +/*! @{ */ #define PWM_CVAL4CYC_CVAL4CYC_MASK (0xFU) #define PWM_CVAL4CYC_CVAL4CYC_SHIFT (0U) #define PWM_CVAL4CYC_CVAL4CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4CYC_CVAL4CYC_SHIFT)) & PWM_CVAL4CYC_CVAL4CYC_MASK) +/*! @} */ /* The count of PWM_CVAL4CYC */ #define PWM_CVAL4CYC_COUNT (4U) /*! @name CVAL5 - Capture Value 5 Register */ +/*! @{ */ #define PWM_CVAL5_CAPTVAL5_MASK (0xFFFFU) #define PWM_CVAL5_CAPTVAL5_SHIFT (0U) #define PWM_CVAL5_CAPTVAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5_CAPTVAL5_SHIFT)) & PWM_CVAL5_CAPTVAL5_MASK) +/*! @} */ /* The count of PWM_CVAL5 */ #define PWM_CVAL5_COUNT (4U) /*! @name CVAL5CYC - Capture Value 5 Cycle Register */ +/*! @{ */ #define PWM_CVAL5CYC_CVAL5CYC_MASK (0xFU) #define PWM_CVAL5CYC_CVAL5CYC_SHIFT (0U) #define PWM_CVAL5CYC_CVAL5CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5CYC_CVAL5CYC_SHIFT)) & PWM_CVAL5CYC_CVAL5CYC_MASK) +/*! @} */ /* The count of PWM_CVAL5CYC */ #define PWM_CVAL5CYC_COUNT (4U) /*! @name OUTEN - Output Enable Register */ +/*! @{ */ #define PWM_OUTEN_PWMX_EN_MASK (0xFU) #define PWM_OUTEN_PWMX_EN_SHIFT (0U) #define PWM_OUTEN_PWMX_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMX_EN_SHIFT)) & PWM_OUTEN_PWMX_EN_MASK) @@ -17894,8 +19569,10 @@ typedef struct { #define PWM_OUTEN_PWMA_EN_MASK (0xF00U) #define PWM_OUTEN_PWMA_EN_SHIFT (8U) #define PWM_OUTEN_PWMA_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMA_EN_SHIFT)) & PWM_OUTEN_PWMA_EN_MASK) +/*! @} */ /*! @name MASK - Mask Register */ +/*! @{ */ #define PWM_MASK_MASKX_MASK (0xFU) #define PWM_MASK_MASKX_SHIFT (0U) #define PWM_MASK_MASKX(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKX_SHIFT)) & PWM_MASK_MASKX_MASK) @@ -17908,8 +19585,10 @@ typedef struct { #define PWM_MASK_UPDATE_MASK_MASK (0xF000U) #define PWM_MASK_UPDATE_MASK_SHIFT (12U) #define PWM_MASK_UPDATE_MASK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_UPDATE_MASK_SHIFT)) & PWM_MASK_UPDATE_MASK_MASK) +/*! @} */ /*! @name SWCOUT - Software Controlled Output Register */ +/*! @{ */ #define PWM_SWCOUT_SM0OUT45_MASK (0x1U) #define PWM_SWCOUT_SM0OUT45_SHIFT (0U) #define PWM_SWCOUT_SM0OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT45_SHIFT)) & PWM_SWCOUT_SM0OUT45_MASK) @@ -17934,8 +19613,10 @@ typedef struct { #define PWM_SWCOUT_SM3OUT23_MASK (0x80U) #define PWM_SWCOUT_SM3OUT23_SHIFT (7U) #define PWM_SWCOUT_SM3OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT23_SHIFT)) & PWM_SWCOUT_SM3OUT23_MASK) +/*! @} */ /*! @name DTSRCSEL - PWM Source Select Register */ +/*! @{ */ #define PWM_DTSRCSEL_SM0SEL45_MASK (0x3U) #define PWM_DTSRCSEL_SM0SEL45_SHIFT (0U) #define PWM_DTSRCSEL_SM0SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL45_SHIFT)) & PWM_DTSRCSEL_SM0SEL45_MASK) @@ -17960,8 +19641,10 @@ typedef struct { #define PWM_DTSRCSEL_SM3SEL23_MASK (0xC000U) #define PWM_DTSRCSEL_SM3SEL23_SHIFT (14U) #define PWM_DTSRCSEL_SM3SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL23_SHIFT)) & PWM_DTSRCSEL_SM3SEL23_MASK) +/*! @} */ /*! @name MCTRL - Master Control Register */ +/*! @{ */ #define PWM_MCTRL_LDOK_MASK (0xFU) #define PWM_MCTRL_LDOK_SHIFT (0U) #define PWM_MCTRL_LDOK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_LDOK_SHIFT)) & PWM_MCTRL_LDOK_MASK) @@ -17974,13 +19657,17 @@ typedef struct { #define PWM_MCTRL_IPOL_MASK (0xF000U) #define PWM_MCTRL_IPOL_SHIFT (12U) #define PWM_MCTRL_IPOL(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_IPOL_SHIFT)) & PWM_MCTRL_IPOL_MASK) +/*! @} */ /*! @name MCTRL2 - Master Control 2 Register */ +/*! @{ */ #define PWM_MCTRL2_MONPLL_MASK (0x3U) #define PWM_MCTRL2_MONPLL_SHIFT (0U) #define PWM_MCTRL2_MONPLL(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL2_MONPLL_SHIFT)) & PWM_MCTRL2_MONPLL_MASK) +/*! @} */ /*! @name FCTRL - Fault Control Register */ +/*! @{ */ #define PWM_FCTRL_FIE_MASK (0xFU) #define PWM_FCTRL_FIE_SHIFT (0U) #define PWM_FCTRL_FIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FIE_SHIFT)) & PWM_FCTRL_FIE_MASK) @@ -17993,8 +19680,10 @@ typedef struct { #define PWM_FCTRL_FLVL_MASK (0xF000U) #define PWM_FCTRL_FLVL_SHIFT (12U) #define PWM_FCTRL_FLVL(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FLVL_SHIFT)) & PWM_FCTRL_FLVL_MASK) +/*! @} */ /*! @name FSTS - Fault Status Register */ +/*! @{ */ #define PWM_FSTS_FFLAG_MASK (0xFU) #define PWM_FSTS_FFLAG_SHIFT (0U) #define PWM_FSTS_FFLAG(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFLAG_SHIFT)) & PWM_FSTS_FFLAG_MASK) @@ -18007,8 +19696,10 @@ typedef struct { #define PWM_FSTS_FHALF_MASK (0xF000U) #define PWM_FSTS_FHALF_SHIFT (12U) #define PWM_FSTS_FHALF(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FHALF_SHIFT)) & PWM_FSTS_FHALF_MASK) +/*! @} */ /*! @name FFILT - Fault Filter Register */ +/*! @{ */ #define PWM_FFILT_FILT_PER_MASK (0xFFU) #define PWM_FFILT_FILT_PER_SHIFT (0U) #define PWM_FFILT_FILT_PER(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_PER_SHIFT)) & PWM_FFILT_FILT_PER_MASK) @@ -18018,16 +19709,21 @@ typedef struct { #define PWM_FFILT_GSTR_MASK (0x8000U) #define PWM_FFILT_GSTR_SHIFT (15U) #define PWM_FFILT_GSTR(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_GSTR_SHIFT)) & PWM_FFILT_GSTR_MASK) +/*! @} */ /*! @name FTST - Fault Test Register */ +/*! @{ */ #define PWM_FTST_FTEST_MASK (0x1U) #define PWM_FTST_FTEST_SHIFT (0U) #define PWM_FTST_FTEST(x) (((uint16_t)(((uint16_t)(x)) << PWM_FTST_FTEST_SHIFT)) & PWM_FTST_FTEST_MASK) +/*! @} */ /*! @name FCTRL2 - Fault Control 2 Register */ +/*! @{ */ #define PWM_FCTRL2_NOCOMB_MASK (0xFU) #define PWM_FCTRL2_NOCOMB_SHIFT (0U) #define PWM_FCTRL2_NOCOMB(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL2_NOCOMB_SHIFT)) & PWM_FCTRL2_NOCOMB_MASK) +/*! @} */ /*! @@ -18162,6 +19858,7 @@ typedef struct { */ /*! @name CTRL - Control Register 0 */ +/*! @{ */ #define PXP_CTRL_ENABLE_MASK (0x1U) #define PXP_CTRL_ENABLE_SHIFT (0U) #define PXP_CTRL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_ENABLE_SHIFT)) & PXP_CTRL_ENABLE_MASK) @@ -18210,8 +19907,10 @@ typedef struct { #define PXP_CTRL_SFTRST_MASK (0x80000000U) #define PXP_CTRL_SFTRST_SHIFT (31U) #define PXP_CTRL_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SFTRST_SHIFT)) & PXP_CTRL_SFTRST_MASK) +/*! @} */ /*! @name CTRL_SET - Control Register 0 */ +/*! @{ */ #define PXP_CTRL_SET_ENABLE_MASK (0x1U) #define PXP_CTRL_SET_ENABLE_SHIFT (0U) #define PXP_CTRL_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_ENABLE_SHIFT)) & PXP_CTRL_SET_ENABLE_MASK) @@ -18260,8 +19959,10 @@ typedef struct { #define PXP_CTRL_SET_SFTRST_MASK (0x80000000U) #define PXP_CTRL_SET_SFTRST_SHIFT (31U) #define PXP_CTRL_SET_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_SFTRST_SHIFT)) & PXP_CTRL_SET_SFTRST_MASK) +/*! @} */ /*! @name CTRL_CLR - Control Register 0 */ +/*! @{ */ #define PXP_CTRL_CLR_ENABLE_MASK (0x1U) #define PXP_CTRL_CLR_ENABLE_SHIFT (0U) #define PXP_CTRL_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_ENABLE_SHIFT)) & PXP_CTRL_CLR_ENABLE_MASK) @@ -18310,8 +20011,10 @@ typedef struct { #define PXP_CTRL_CLR_SFTRST_MASK (0x80000000U) #define PXP_CTRL_CLR_SFTRST_SHIFT (31U) #define PXP_CTRL_CLR_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_SFTRST_SHIFT)) & PXP_CTRL_CLR_SFTRST_MASK) +/*! @} */ /*! @name CTRL_TOG - Control Register 0 */ +/*! @{ */ #define PXP_CTRL_TOG_ENABLE_MASK (0x1U) #define PXP_CTRL_TOG_ENABLE_SHIFT (0U) #define PXP_CTRL_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_ENABLE_SHIFT)) & PXP_CTRL_TOG_ENABLE_MASK) @@ -18360,8 +20063,10 @@ typedef struct { #define PXP_CTRL_TOG_SFTRST_MASK (0x80000000U) #define PXP_CTRL_TOG_SFTRST_SHIFT (31U) #define PXP_CTRL_TOG_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_SFTRST_SHIFT)) & PXP_CTRL_TOG_SFTRST_MASK) +/*! @} */ /*! @name STAT - Status Register */ +/*! @{ */ #define PXP_STAT_IRQ_MASK (0x1U) #define PXP_STAT_IRQ_SHIFT (0U) #define PXP_STAT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_IRQ_SHIFT)) & PXP_STAT_IRQ_MASK) @@ -18389,8 +20094,10 @@ typedef struct { #define PXP_STAT_BLOCKX_MASK (0xFF000000U) #define PXP_STAT_BLOCKX_SHIFT (24U) #define PXP_STAT_BLOCKX(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_BLOCKX_SHIFT)) & PXP_STAT_BLOCKX_MASK) +/*! @} */ /*! @name STAT_SET - Status Register */ +/*! @{ */ #define PXP_STAT_SET_IRQ_MASK (0x1U) #define PXP_STAT_SET_IRQ_SHIFT (0U) #define PXP_STAT_SET_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_IRQ_SHIFT)) & PXP_STAT_SET_IRQ_MASK) @@ -18418,8 +20125,10 @@ typedef struct { #define PXP_STAT_SET_BLOCKX_MASK (0xFF000000U) #define PXP_STAT_SET_BLOCKX_SHIFT (24U) #define PXP_STAT_SET_BLOCKX(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_BLOCKX_SHIFT)) & PXP_STAT_SET_BLOCKX_MASK) +/*! @} */ /*! @name STAT_CLR - Status Register */ +/*! @{ */ #define PXP_STAT_CLR_IRQ_MASK (0x1U) #define PXP_STAT_CLR_IRQ_SHIFT (0U) #define PXP_STAT_CLR_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_IRQ_SHIFT)) & PXP_STAT_CLR_IRQ_MASK) @@ -18447,8 +20156,10 @@ typedef struct { #define PXP_STAT_CLR_BLOCKX_MASK (0xFF000000U) #define PXP_STAT_CLR_BLOCKX_SHIFT (24U) #define PXP_STAT_CLR_BLOCKX(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_BLOCKX_SHIFT)) & PXP_STAT_CLR_BLOCKX_MASK) +/*! @} */ /*! @name STAT_TOG - Status Register */ +/*! @{ */ #define PXP_STAT_TOG_IRQ_MASK (0x1U) #define PXP_STAT_TOG_IRQ_SHIFT (0U) #define PXP_STAT_TOG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_IRQ_SHIFT)) & PXP_STAT_TOG_IRQ_MASK) @@ -18476,8 +20187,10 @@ typedef struct { #define PXP_STAT_TOG_BLOCKX_MASK (0xFF000000U) #define PXP_STAT_TOG_BLOCKX_SHIFT (24U) #define PXP_STAT_TOG_BLOCKX(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_BLOCKX_SHIFT)) & PXP_STAT_TOG_BLOCKX_MASK) +/*! @} */ /*! @name OUT_CTRL - Output Buffer Control Register */ +/*! @{ */ #define PXP_OUT_CTRL_FORMAT_MASK (0x1FU) #define PXP_OUT_CTRL_FORMAT_SHIFT (0U) #define PXP_OUT_CTRL_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_FORMAT_SHIFT)) & PXP_OUT_CTRL_FORMAT_MASK) @@ -18496,8 +20209,10 @@ typedef struct { #define PXP_OUT_CTRL_ALPHA_MASK (0xFF000000U) #define PXP_OUT_CTRL_ALPHA_SHIFT (24U) #define PXP_OUT_CTRL_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_ALPHA_SHIFT)) & PXP_OUT_CTRL_ALPHA_MASK) +/*! @} */ /*! @name OUT_CTRL_SET - Output Buffer Control Register */ +/*! @{ */ #define PXP_OUT_CTRL_SET_FORMAT_MASK (0x1FU) #define PXP_OUT_CTRL_SET_FORMAT_SHIFT (0U) #define PXP_OUT_CTRL_SET_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_SET_FORMAT_SHIFT)) & PXP_OUT_CTRL_SET_FORMAT_MASK) @@ -18516,8 +20231,10 @@ typedef struct { #define PXP_OUT_CTRL_SET_ALPHA_MASK (0xFF000000U) #define PXP_OUT_CTRL_SET_ALPHA_SHIFT (24U) #define PXP_OUT_CTRL_SET_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_SET_ALPHA_SHIFT)) & PXP_OUT_CTRL_SET_ALPHA_MASK) +/*! @} */ /*! @name OUT_CTRL_CLR - Output Buffer Control Register */ +/*! @{ */ #define PXP_OUT_CTRL_CLR_FORMAT_MASK (0x1FU) #define PXP_OUT_CTRL_CLR_FORMAT_SHIFT (0U) #define PXP_OUT_CTRL_CLR_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_CLR_FORMAT_SHIFT)) & PXP_OUT_CTRL_CLR_FORMAT_MASK) @@ -18536,8 +20253,10 @@ typedef struct { #define PXP_OUT_CTRL_CLR_ALPHA_MASK (0xFF000000U) #define PXP_OUT_CTRL_CLR_ALPHA_SHIFT (24U) #define PXP_OUT_CTRL_CLR_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_CLR_ALPHA_SHIFT)) & PXP_OUT_CTRL_CLR_ALPHA_MASK) +/*! @} */ /*! @name OUT_CTRL_TOG - Output Buffer Control Register */ +/*! @{ */ #define PXP_OUT_CTRL_TOG_FORMAT_MASK (0x1FU) #define PXP_OUT_CTRL_TOG_FORMAT_SHIFT (0U) #define PXP_OUT_CTRL_TOG_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_TOG_FORMAT_SHIFT)) & PXP_OUT_CTRL_TOG_FORMAT_MASK) @@ -18556,26 +20275,34 @@ typedef struct { #define PXP_OUT_CTRL_TOG_ALPHA_MASK (0xFF000000U) #define PXP_OUT_CTRL_TOG_ALPHA_SHIFT (24U) #define PXP_OUT_CTRL_TOG_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_TOG_ALPHA_SHIFT)) & PXP_OUT_CTRL_TOG_ALPHA_MASK) +/*! @} */ /*! @name OUT_BUF - Output Frame Buffer Pointer */ +/*! @{ */ #define PXP_OUT_BUF_ADDR_MASK (0xFFFFFFFFU) #define PXP_OUT_BUF_ADDR_SHIFT (0U) #define PXP_OUT_BUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_BUF_ADDR_SHIFT)) & PXP_OUT_BUF_ADDR_MASK) +/*! @} */ /*! @name OUT_BUF2 - Output Frame Buffer Pointer #2 */ +/*! @{ */ #define PXP_OUT_BUF2_ADDR_MASK (0xFFFFFFFFU) #define PXP_OUT_BUF2_ADDR_SHIFT (0U) #define PXP_OUT_BUF2_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_BUF2_ADDR_SHIFT)) & PXP_OUT_BUF2_ADDR_MASK) +/*! @} */ /*! @name OUT_PITCH - Output Buffer Pitch */ +/*! @{ */ #define PXP_OUT_PITCH_PITCH_MASK (0xFFFFU) #define PXP_OUT_PITCH_PITCH_SHIFT (0U) #define PXP_OUT_PITCH_PITCH(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PITCH_PITCH_SHIFT)) & PXP_OUT_PITCH_PITCH_MASK) #define PXP_OUT_PITCH_RSVD_MASK (0xFFFF0000U) #define PXP_OUT_PITCH_RSVD_SHIFT (16U) #define PXP_OUT_PITCH_RSVD(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PITCH_RSVD_SHIFT)) & PXP_OUT_PITCH_RSVD_MASK) +/*! @} */ /*! @name OUT_LRC - Output Surface Lower Right Coordinate */ +/*! @{ */ #define PXP_OUT_LRC_Y_MASK (0x3FFFU) #define PXP_OUT_LRC_Y_SHIFT (0U) #define PXP_OUT_LRC_Y(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_LRC_Y_SHIFT)) & PXP_OUT_LRC_Y_MASK) @@ -18588,8 +20315,10 @@ typedef struct { #define PXP_OUT_LRC_RSVD1_MASK (0xC0000000U) #define PXP_OUT_LRC_RSVD1_SHIFT (30U) #define PXP_OUT_LRC_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_LRC_RSVD1_SHIFT)) & PXP_OUT_LRC_RSVD1_MASK) +/*! @} */ /*! @name OUT_PS_ULC - Processed Surface Upper Left Coordinate */ +/*! @{ */ #define PXP_OUT_PS_ULC_Y_MASK (0x3FFFU) #define PXP_OUT_PS_ULC_Y_SHIFT (0U) #define PXP_OUT_PS_ULC_Y(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_ULC_Y_SHIFT)) & PXP_OUT_PS_ULC_Y_MASK) @@ -18602,8 +20331,10 @@ typedef struct { #define PXP_OUT_PS_ULC_RSVD1_MASK (0xC0000000U) #define PXP_OUT_PS_ULC_RSVD1_SHIFT (30U) #define PXP_OUT_PS_ULC_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_ULC_RSVD1_SHIFT)) & PXP_OUT_PS_ULC_RSVD1_MASK) +/*! @} */ /*! @name OUT_PS_LRC - Processed Surface Lower Right Coordinate */ +/*! @{ */ #define PXP_OUT_PS_LRC_Y_MASK (0x3FFFU) #define PXP_OUT_PS_LRC_Y_SHIFT (0U) #define PXP_OUT_PS_LRC_Y(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_LRC_Y_SHIFT)) & PXP_OUT_PS_LRC_Y_MASK) @@ -18616,8 +20347,10 @@ typedef struct { #define PXP_OUT_PS_LRC_RSVD1_MASK (0xC0000000U) #define PXP_OUT_PS_LRC_RSVD1_SHIFT (30U) #define PXP_OUT_PS_LRC_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_LRC_RSVD1_SHIFT)) & PXP_OUT_PS_LRC_RSVD1_MASK) +/*! @} */ /*! @name OUT_AS_ULC - Alpha Surface Upper Left Coordinate */ +/*! @{ */ #define PXP_OUT_AS_ULC_Y_MASK (0x3FFFU) #define PXP_OUT_AS_ULC_Y_SHIFT (0U) #define PXP_OUT_AS_ULC_Y(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_ULC_Y_SHIFT)) & PXP_OUT_AS_ULC_Y_MASK) @@ -18630,8 +20363,10 @@ typedef struct { #define PXP_OUT_AS_ULC_RSVD1_MASK (0xC0000000U) #define PXP_OUT_AS_ULC_RSVD1_SHIFT (30U) #define PXP_OUT_AS_ULC_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_ULC_RSVD1_SHIFT)) & PXP_OUT_AS_ULC_RSVD1_MASK) +/*! @} */ /*! @name OUT_AS_LRC - Alpha Surface Lower Right Coordinate */ +/*! @{ */ #define PXP_OUT_AS_LRC_Y_MASK (0x3FFFU) #define PXP_OUT_AS_LRC_Y_SHIFT (0U) #define PXP_OUT_AS_LRC_Y(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_LRC_Y_SHIFT)) & PXP_OUT_AS_LRC_Y_MASK) @@ -18644,8 +20379,10 @@ typedef struct { #define PXP_OUT_AS_LRC_RSVD1_MASK (0xC0000000U) #define PXP_OUT_AS_LRC_RSVD1_SHIFT (30U) #define PXP_OUT_AS_LRC_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_LRC_RSVD1_SHIFT)) & PXP_OUT_AS_LRC_RSVD1_MASK) +/*! @} */ /*! @name PS_CTRL - Processed Surface (PS) Control Register */ +/*! @{ */ #define PXP_PS_CTRL_FORMAT_MASK (0x1FU) #define PXP_PS_CTRL_FORMAT_SHIFT (0U) #define PXP_PS_CTRL_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_FORMAT_SHIFT)) & PXP_PS_CTRL_FORMAT_MASK) @@ -18664,8 +20401,10 @@ typedef struct { #define PXP_PS_CTRL_RSVD1_MASK (0xFFFFF000U) #define PXP_PS_CTRL_RSVD1_SHIFT (12U) #define PXP_PS_CTRL_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_RSVD1_SHIFT)) & PXP_PS_CTRL_RSVD1_MASK) +/*! @} */ /*! @name PS_CTRL_SET - Processed Surface (PS) Control Register */ +/*! @{ */ #define PXP_PS_CTRL_SET_FORMAT_MASK (0x1FU) #define PXP_PS_CTRL_SET_FORMAT_SHIFT (0U) #define PXP_PS_CTRL_SET_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_SET_FORMAT_SHIFT)) & PXP_PS_CTRL_SET_FORMAT_MASK) @@ -18684,8 +20423,10 @@ typedef struct { #define PXP_PS_CTRL_SET_RSVD1_MASK (0xFFFFF000U) #define PXP_PS_CTRL_SET_RSVD1_SHIFT (12U) #define PXP_PS_CTRL_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_SET_RSVD1_SHIFT)) & PXP_PS_CTRL_SET_RSVD1_MASK) +/*! @} */ /*! @name PS_CTRL_CLR - Processed Surface (PS) Control Register */ +/*! @{ */ #define PXP_PS_CTRL_CLR_FORMAT_MASK (0x1FU) #define PXP_PS_CTRL_CLR_FORMAT_SHIFT (0U) #define PXP_PS_CTRL_CLR_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_CLR_FORMAT_SHIFT)) & PXP_PS_CTRL_CLR_FORMAT_MASK) @@ -18704,8 +20445,10 @@ typedef struct { #define PXP_PS_CTRL_CLR_RSVD1_MASK (0xFFFFF000U) #define PXP_PS_CTRL_CLR_RSVD1_SHIFT (12U) #define PXP_PS_CTRL_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_CLR_RSVD1_SHIFT)) & PXP_PS_CTRL_CLR_RSVD1_MASK) +/*! @} */ /*! @name PS_CTRL_TOG - Processed Surface (PS) Control Register */ +/*! @{ */ #define PXP_PS_CTRL_TOG_FORMAT_MASK (0x1FU) #define PXP_PS_CTRL_TOG_FORMAT_SHIFT (0U) #define PXP_PS_CTRL_TOG_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_TOG_FORMAT_SHIFT)) & PXP_PS_CTRL_TOG_FORMAT_MASK) @@ -18724,39 +20467,51 @@ typedef struct { #define PXP_PS_CTRL_TOG_RSVD1_MASK (0xFFFFF000U) #define PXP_PS_CTRL_TOG_RSVD1_SHIFT (12U) #define PXP_PS_CTRL_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_TOG_RSVD1_SHIFT)) & PXP_PS_CTRL_TOG_RSVD1_MASK) +/*! @} */ /*! @name PS_BUF - PS Input Buffer Address */ +/*! @{ */ #define PXP_PS_BUF_ADDR_MASK (0xFFFFFFFFU) #define PXP_PS_BUF_ADDR_SHIFT (0U) #define PXP_PS_BUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_BUF_ADDR_SHIFT)) & PXP_PS_BUF_ADDR_MASK) +/*! @} */ /*! @name PS_UBUF - PS U/Cb or 2 Plane UV Input Buffer Address */ +/*! @{ */ #define PXP_PS_UBUF_ADDR_MASK (0xFFFFFFFFU) #define PXP_PS_UBUF_ADDR_SHIFT (0U) #define PXP_PS_UBUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_UBUF_ADDR_SHIFT)) & PXP_PS_UBUF_ADDR_MASK) +/*! @} */ /*! @name PS_VBUF - PS V/Cr Input Buffer Address */ +/*! @{ */ #define PXP_PS_VBUF_ADDR_MASK (0xFFFFFFFFU) #define PXP_PS_VBUF_ADDR_SHIFT (0U) #define PXP_PS_VBUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_VBUF_ADDR_SHIFT)) & PXP_PS_VBUF_ADDR_MASK) +/*! @} */ /*! @name PS_PITCH - Processed Surface Pitch */ +/*! @{ */ #define PXP_PS_PITCH_PITCH_MASK (0xFFFFU) #define PXP_PS_PITCH_PITCH_SHIFT (0U) #define PXP_PS_PITCH_PITCH(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_PITCH_PITCH_SHIFT)) & PXP_PS_PITCH_PITCH_MASK) #define PXP_PS_PITCH_RSVD_MASK (0xFFFF0000U) #define PXP_PS_PITCH_RSVD_SHIFT (16U) #define PXP_PS_PITCH_RSVD(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_PITCH_RSVD_SHIFT)) & PXP_PS_PITCH_RSVD_MASK) +/*! @} */ /*! @name PS_BACKGROUND - PS Background Color */ +/*! @{ */ #define PXP_PS_BACKGROUND_COLOR_MASK (0xFFFFFFU) #define PXP_PS_BACKGROUND_COLOR_SHIFT (0U) #define PXP_PS_BACKGROUND_COLOR(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_BACKGROUND_COLOR_SHIFT)) & PXP_PS_BACKGROUND_COLOR_MASK) #define PXP_PS_BACKGROUND_RSVD_MASK (0xFF000000U) #define PXP_PS_BACKGROUND_RSVD_SHIFT (24U) #define PXP_PS_BACKGROUND_RSVD(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_BACKGROUND_RSVD_SHIFT)) & PXP_PS_BACKGROUND_RSVD_MASK) +/*! @} */ /*! @name PS_SCALE - PS Scale Factor Register */ +/*! @{ */ #define PXP_PS_SCALE_XSCALE_MASK (0x7FFFU) #define PXP_PS_SCALE_XSCALE_SHIFT (0U) #define PXP_PS_SCALE_XSCALE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_SCALE_XSCALE_SHIFT)) & PXP_PS_SCALE_XSCALE_MASK) @@ -18769,8 +20524,10 @@ typedef struct { #define PXP_PS_SCALE_RSVD2_MASK (0x80000000U) #define PXP_PS_SCALE_RSVD2_SHIFT (31U) #define PXP_PS_SCALE_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_SCALE_RSVD2_SHIFT)) & PXP_PS_SCALE_RSVD2_MASK) +/*! @} */ /*! @name PS_OFFSET - PS Scale Offset Register */ +/*! @{ */ #define PXP_PS_OFFSET_XOFFSET_MASK (0xFFFU) #define PXP_PS_OFFSET_XOFFSET_SHIFT (0U) #define PXP_PS_OFFSET_XOFFSET(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_OFFSET_XOFFSET_SHIFT)) & PXP_PS_OFFSET_XOFFSET_MASK) @@ -18783,24 +20540,30 @@ typedef struct { #define PXP_PS_OFFSET_RSVD2_MASK (0xF0000000U) #define PXP_PS_OFFSET_RSVD2_SHIFT (28U) #define PXP_PS_OFFSET_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_OFFSET_RSVD2_SHIFT)) & PXP_PS_OFFSET_RSVD2_MASK) +/*! @} */ /*! @name PS_CLRKEYLOW - PS Color Key Low */ +/*! @{ */ #define PXP_PS_CLRKEYLOW_PIXEL_MASK (0xFFFFFFU) #define PXP_PS_CLRKEYLOW_PIXEL_SHIFT (0U) #define PXP_PS_CLRKEYLOW_PIXEL(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CLRKEYLOW_PIXEL_SHIFT)) & PXP_PS_CLRKEYLOW_PIXEL_MASK) #define PXP_PS_CLRKEYLOW_RSVD1_MASK (0xFF000000U) #define PXP_PS_CLRKEYLOW_RSVD1_SHIFT (24U) #define PXP_PS_CLRKEYLOW_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CLRKEYLOW_RSVD1_SHIFT)) & PXP_PS_CLRKEYLOW_RSVD1_MASK) +/*! @} */ /*! @name PS_CLRKEYHIGH - PS Color Key High */ +/*! @{ */ #define PXP_PS_CLRKEYHIGH_PIXEL_MASK (0xFFFFFFU) #define PXP_PS_CLRKEYHIGH_PIXEL_SHIFT (0U) #define PXP_PS_CLRKEYHIGH_PIXEL(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CLRKEYHIGH_PIXEL_SHIFT)) & PXP_PS_CLRKEYHIGH_PIXEL_MASK) #define PXP_PS_CLRKEYHIGH_RSVD1_MASK (0xFF000000U) #define PXP_PS_CLRKEYHIGH_RSVD1_SHIFT (24U) #define PXP_PS_CLRKEYHIGH_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CLRKEYHIGH_RSVD1_SHIFT)) & PXP_PS_CLRKEYHIGH_RSVD1_MASK) +/*! @} */ /*! @name AS_CTRL - Alpha Surface Control */ +/*! @{ */ #define PXP_AS_CTRL_RSVD0_MASK (0x1U) #define PXP_AS_CTRL_RSVD0_SHIFT (0U) #define PXP_AS_CTRL_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CTRL_RSVD0_SHIFT)) & PXP_AS_CTRL_RSVD0_MASK) @@ -18825,37 +20588,47 @@ typedef struct { #define PXP_AS_CTRL_RSVD1_MASK (0xFFE00000U) #define PXP_AS_CTRL_RSVD1_SHIFT (21U) #define PXP_AS_CTRL_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CTRL_RSVD1_SHIFT)) & PXP_AS_CTRL_RSVD1_MASK) +/*! @} */ /*! @name AS_BUF - Alpha Surface Buffer Pointer */ +/*! @{ */ #define PXP_AS_BUF_ADDR_MASK (0xFFFFFFFFU) #define PXP_AS_BUF_ADDR_SHIFT (0U) #define PXP_AS_BUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_BUF_ADDR_SHIFT)) & PXP_AS_BUF_ADDR_MASK) +/*! @} */ /*! @name AS_PITCH - Alpha Surface Pitch */ +/*! @{ */ #define PXP_AS_PITCH_PITCH_MASK (0xFFFFU) #define PXP_AS_PITCH_PITCH_SHIFT (0U) #define PXP_AS_PITCH_PITCH(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_PITCH_PITCH_SHIFT)) & PXP_AS_PITCH_PITCH_MASK) #define PXP_AS_PITCH_RSVD_MASK (0xFFFF0000U) #define PXP_AS_PITCH_RSVD_SHIFT (16U) #define PXP_AS_PITCH_RSVD(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_PITCH_RSVD_SHIFT)) & PXP_AS_PITCH_RSVD_MASK) +/*! @} */ /*! @name AS_CLRKEYLOW - Overlay Color Key Low */ +/*! @{ */ #define PXP_AS_CLRKEYLOW_PIXEL_MASK (0xFFFFFFU) #define PXP_AS_CLRKEYLOW_PIXEL_SHIFT (0U) #define PXP_AS_CLRKEYLOW_PIXEL(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CLRKEYLOW_PIXEL_SHIFT)) & PXP_AS_CLRKEYLOW_PIXEL_MASK) #define PXP_AS_CLRKEYLOW_RSVD1_MASK (0xFF000000U) #define PXP_AS_CLRKEYLOW_RSVD1_SHIFT (24U) #define PXP_AS_CLRKEYLOW_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CLRKEYLOW_RSVD1_SHIFT)) & PXP_AS_CLRKEYLOW_RSVD1_MASK) +/*! @} */ /*! @name AS_CLRKEYHIGH - Overlay Color Key High */ +/*! @{ */ #define PXP_AS_CLRKEYHIGH_PIXEL_MASK (0xFFFFFFU) #define PXP_AS_CLRKEYHIGH_PIXEL_SHIFT (0U) #define PXP_AS_CLRKEYHIGH_PIXEL(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CLRKEYHIGH_PIXEL_SHIFT)) & PXP_AS_CLRKEYHIGH_PIXEL_MASK) #define PXP_AS_CLRKEYHIGH_RSVD1_MASK (0xFF000000U) #define PXP_AS_CLRKEYHIGH_RSVD1_SHIFT (24U) #define PXP_AS_CLRKEYHIGH_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CLRKEYHIGH_RSVD1_SHIFT)) & PXP_AS_CLRKEYHIGH_RSVD1_MASK) +/*! @} */ /*! @name CSC1_COEF0 - Color Space Conversion Coefficient Register 0 */ +/*! @{ */ #define PXP_CSC1_COEF0_Y_OFFSET_MASK (0x1FFU) #define PXP_CSC1_COEF0_Y_OFFSET_SHIFT (0U) #define PXP_CSC1_COEF0_Y_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF0_Y_OFFSET_SHIFT)) & PXP_CSC1_COEF0_Y_OFFSET_MASK) @@ -18874,8 +20647,10 @@ typedef struct { #define PXP_CSC1_COEF0_YCBCR_MODE_MASK (0x80000000U) #define PXP_CSC1_COEF0_YCBCR_MODE_SHIFT (31U) #define PXP_CSC1_COEF0_YCBCR_MODE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF0_YCBCR_MODE_SHIFT)) & PXP_CSC1_COEF0_YCBCR_MODE_MASK) +/*! @} */ /*! @name CSC1_COEF1 - Color Space Conversion Coefficient Register 1 */ +/*! @{ */ #define PXP_CSC1_COEF1_C4_MASK (0x7FFU) #define PXP_CSC1_COEF1_C4_SHIFT (0U) #define PXP_CSC1_COEF1_C4(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF1_C4_SHIFT)) & PXP_CSC1_COEF1_C4_MASK) @@ -18888,8 +20663,10 @@ typedef struct { #define PXP_CSC1_COEF1_RSVD1_MASK (0xF8000000U) #define PXP_CSC1_COEF1_RSVD1_SHIFT (27U) #define PXP_CSC1_COEF1_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF1_RSVD1_SHIFT)) & PXP_CSC1_COEF1_RSVD1_MASK) +/*! @} */ /*! @name CSC1_COEF2 - Color Space Conversion Coefficient Register 2 */ +/*! @{ */ #define PXP_CSC1_COEF2_C3_MASK (0x7FFU) #define PXP_CSC1_COEF2_C3_SHIFT (0U) #define PXP_CSC1_COEF2_C3(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF2_C3_SHIFT)) & PXP_CSC1_COEF2_C3_MASK) @@ -18902,16 +20679,20 @@ typedef struct { #define PXP_CSC1_COEF2_RSVD1_MASK (0xF8000000U) #define PXP_CSC1_COEF2_RSVD1_SHIFT (27U) #define PXP_CSC1_COEF2_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF2_RSVD1_SHIFT)) & PXP_CSC1_COEF2_RSVD1_MASK) +/*! @} */ /*! @name POWER - PXP Power Control Register */ +/*! @{ */ #define PXP_POWER_ROT_MEM_LP_STATE_MASK (0xE00U) #define PXP_POWER_ROT_MEM_LP_STATE_SHIFT (9U) #define PXP_POWER_ROT_MEM_LP_STATE(x) (((uint32_t)(((uint32_t)(x)) << PXP_POWER_ROT_MEM_LP_STATE_SHIFT)) & PXP_POWER_ROT_MEM_LP_STATE_MASK) #define PXP_POWER_CTRL_MASK (0xFFFFF000U) #define PXP_POWER_CTRL_SHIFT (12U) #define PXP_POWER_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PXP_POWER_CTRL_SHIFT)) & PXP_POWER_CTRL_MASK) +/*! @} */ /*! @name NEXT - Next Frame Pointer */ +/*! @{ */ #define PXP_NEXT_ENABLED_MASK (0x1U) #define PXP_NEXT_ENABLED_SHIFT (0U) #define PXP_NEXT_ENABLED(x) (((uint32_t)(((uint32_t)(x)) << PXP_NEXT_ENABLED_SHIFT)) & PXP_NEXT_ENABLED_MASK) @@ -18921,8 +20702,10 @@ typedef struct { #define PXP_NEXT_POINTER_MASK (0xFFFFFFFCU) #define PXP_NEXT_POINTER_SHIFT (2U) #define PXP_NEXT_POINTER(x) (((uint32_t)(((uint32_t)(x)) << PXP_NEXT_POINTER_SHIFT)) & PXP_NEXT_POINTER_MASK) +/*! @} */ /*! @name PORTER_DUFF_CTRL - PXP Alpha Engine A Control Register. */ +/*! @{ */ #define PXP_PORTER_DUFF_CTRL_POTER_DUFF_ENABLE_MASK (0x1U) #define PXP_PORTER_DUFF_CTRL_POTER_DUFF_ENABLE_SHIFT (0U) #define PXP_PORTER_DUFF_CTRL_POTER_DUFF_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_POTER_DUFF_ENABLE_SHIFT)) & PXP_PORTER_DUFF_CTRL_POTER_DUFF_ENABLE_MASK) @@ -18956,6 +20739,7 @@ typedef struct { #define PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_MASK (0xFF000000U) #define PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_SHIFT (24U) #define PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_SHIFT)) & PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_MASK) +/*! @} */ /*! @@ -19011,44 +20795,54 @@ typedef struct { */ /*! @name ROMPATCHD - ROMC Data Registers */ +/*! @{ */ #define ROMC_ROMPATCHD_DATAX_MASK (0xFFFFFFFFU) #define ROMC_ROMPATCHD_DATAX_SHIFT (0U) #define ROMC_ROMPATCHD_DATAX(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHD_DATAX_SHIFT)) & ROMC_ROMPATCHD_DATAX_MASK) +/*! @} */ /* The count of ROMC_ROMPATCHD */ #define ROMC_ROMPATCHD_COUNT (8U) /*! @name ROMPATCHCNTL - ROMC Control Register */ +/*! @{ */ #define ROMC_ROMPATCHCNTL_DATAFIX_MASK (0xFFU) #define ROMC_ROMPATCHCNTL_DATAFIX_SHIFT (0U) #define ROMC_ROMPATCHCNTL_DATAFIX(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHCNTL_DATAFIX_SHIFT)) & ROMC_ROMPATCHCNTL_DATAFIX_MASK) #define ROMC_ROMPATCHCNTL_DIS_MASK (0x20000000U) #define ROMC_ROMPATCHCNTL_DIS_SHIFT (29U) #define ROMC_ROMPATCHCNTL_DIS(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHCNTL_DIS_SHIFT)) & ROMC_ROMPATCHCNTL_DIS_MASK) +/*! @} */ /*! @name ROMPATCHENL - ROMC Enable Register Low */ +/*! @{ */ #define ROMC_ROMPATCHENL_ENABLE_MASK (0xFFFFU) #define ROMC_ROMPATCHENL_ENABLE_SHIFT (0U) #define ROMC_ROMPATCHENL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHENL_ENABLE_SHIFT)) & ROMC_ROMPATCHENL_ENABLE_MASK) +/*! @} */ /*! @name ROMPATCHA - ROMC Address Registers */ +/*! @{ */ #define ROMC_ROMPATCHA_THUMBX_MASK (0x1U) #define ROMC_ROMPATCHA_THUMBX_SHIFT (0U) #define ROMC_ROMPATCHA_THUMBX(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHA_THUMBX_SHIFT)) & ROMC_ROMPATCHA_THUMBX_MASK) #define ROMC_ROMPATCHA_ADDRX_MASK (0x7FFFFEU) #define ROMC_ROMPATCHA_ADDRX_SHIFT (1U) #define ROMC_ROMPATCHA_ADDRX(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHA_ADDRX_SHIFT)) & ROMC_ROMPATCHA_ADDRX_MASK) +/*! @} */ /* The count of ROMC_ROMPATCHA */ #define ROMC_ROMPATCHA_COUNT (16U) /*! @name ROMPATCHSR - ROMC Status Register */ +/*! @{ */ #define ROMC_ROMPATCHSR_SOURCE_MASK (0x3FU) #define ROMC_ROMPATCHSR_SOURCE_SHIFT (0U) #define ROMC_ROMPATCHSR_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHSR_SOURCE_SHIFT)) & ROMC_ROMPATCHSR_SOURCE_MASK) #define ROMC_ROMPATCHSR_SW_MASK (0x20000U) #define ROMC_ROMPATCHSR_SW_SHIFT (17U) #define ROMC_ROMPATCHSR_SW(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHSR_SW_SHIFT)) & ROMC_ROMPATCHSR_SW_MASK) +/*! @} */ /*! @@ -19098,6 +20892,7 @@ typedef struct { */ /*! @name CS - Watchdog Control and Status Register */ +/*! @{ */ #define RTWDOG_CS_STOP_MASK (0x1U) #define RTWDOG_CS_STOP_SHIFT (0U) #define RTWDOG_CS_STOP(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_STOP_SHIFT)) & RTWDOG_CS_STOP_MASK) @@ -19140,30 +20935,37 @@ typedef struct { #define RTWDOG_CS_WIN_MASK (0x8000U) #define RTWDOG_CS_WIN_SHIFT (15U) #define RTWDOG_CS_WIN(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_WIN_SHIFT)) & RTWDOG_CS_WIN_MASK) +/*! @} */ /*! @name CNT - Watchdog Counter Register */ +/*! @{ */ #define RTWDOG_CNT_CNTLOW_MASK (0xFFU) #define RTWDOG_CNT_CNTLOW_SHIFT (0U) #define RTWDOG_CNT_CNTLOW(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CNT_CNTLOW_SHIFT)) & RTWDOG_CNT_CNTLOW_MASK) #define RTWDOG_CNT_CNTHIGH_MASK (0xFF00U) #define RTWDOG_CNT_CNTHIGH_SHIFT (8U) #define RTWDOG_CNT_CNTHIGH(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CNT_CNTHIGH_SHIFT)) & RTWDOG_CNT_CNTHIGH_MASK) +/*! @} */ /*! @name TOVAL - Watchdog Timeout Value Register */ +/*! @{ */ #define RTWDOG_TOVAL_TOVALLOW_MASK (0xFFU) #define RTWDOG_TOVAL_TOVALLOW_SHIFT (0U) #define RTWDOG_TOVAL_TOVALLOW(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_TOVAL_TOVALLOW_SHIFT)) & RTWDOG_TOVAL_TOVALLOW_MASK) #define RTWDOG_TOVAL_TOVALHIGH_MASK (0xFF00U) #define RTWDOG_TOVAL_TOVALHIGH_SHIFT (8U) #define RTWDOG_TOVAL_TOVALHIGH(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_TOVAL_TOVALHIGH_SHIFT)) & RTWDOG_TOVAL_TOVALHIGH_MASK) +/*! @} */ /*! @name WIN - Watchdog Window Register */ +/*! @{ */ #define RTWDOG_WIN_WINLOW_MASK (0xFFU) #define RTWDOG_WIN_WINLOW_SHIFT (0U) #define RTWDOG_WIN_WINLOW(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_WIN_WINLOW_SHIFT)) & RTWDOG_WIN_WINLOW_MASK) #define RTWDOG_WIN_WINHIGH_MASK (0xFF00U) #define RTWDOG_WIN_WINHIGH_SHIFT (8U) #define RTWDOG_WIN_WINHIGH(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_WIN_WINHIGH_SHIFT)) & RTWDOG_WIN_WINHIGH_MASK) +/*! @} */ /*! @@ -19266,6 +21068,7 @@ typedef struct { */ /*! @name MCR - Module Control Register */ +/*! @{ */ #define SEMC_MCR_SWRST_MASK (0x1U) #define SEMC_MCR_SWRST_SHIFT (0U) #define SEMC_MCR_SWRST(x) (((uint32_t)(((uint32_t)(x)) << SEMC_MCR_SWRST_SHIFT)) & SEMC_MCR_SWRST_MASK) @@ -19287,8 +21090,10 @@ typedef struct { #define SEMC_MCR_BTO_MASK (0x1F000000U) #define SEMC_MCR_BTO_SHIFT (24U) #define SEMC_MCR_BTO(x) (((uint32_t)(((uint32_t)(x)) << SEMC_MCR_BTO_SHIFT)) & SEMC_MCR_BTO_MASK) +/*! @} */ /*! @name IOCR - IO Mux Control Register */ +/*! @{ */ #define SEMC_IOCR_MUX_A8_MASK (0x7U) #define SEMC_IOCR_MUX_A8_SHIFT (0U) #define SEMC_IOCR_MUX_A8(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IOCR_MUX_A8_SHIFT)) & SEMC_IOCR_MUX_A8_MASK) @@ -19307,8 +21112,10 @@ typedef struct { #define SEMC_IOCR_MUX_RDY_MASK (0x38000U) #define SEMC_IOCR_MUX_RDY_SHIFT (15U) #define SEMC_IOCR_MUX_RDY(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IOCR_MUX_RDY_SHIFT)) & SEMC_IOCR_MUX_RDY_MASK) +/*! @} */ /*! @name BMCR0 - Master Bus (AXI) Control Register 0 */ +/*! @{ */ #define SEMC_BMCR0_WQOS_MASK (0xFU) #define SEMC_BMCR0_WQOS_SHIFT (0U) #define SEMC_BMCR0_WQOS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR0_WQOS_SHIFT)) & SEMC_BMCR0_WQOS_MASK) @@ -19321,8 +21128,10 @@ typedef struct { #define SEMC_BMCR0_WRWS_MASK (0xFF0000U) #define SEMC_BMCR0_WRWS_SHIFT (16U) #define SEMC_BMCR0_WRWS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR0_WRWS_SHIFT)) & SEMC_BMCR0_WRWS_MASK) +/*! @} */ /*! @name BMCR1 - Master Bus (AXI) Control Register 1 */ +/*! @{ */ #define SEMC_BMCR1_WQOS_MASK (0xFU) #define SEMC_BMCR1_WQOS_SHIFT (0U) #define SEMC_BMCR1_WQOS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR1_WQOS_SHIFT)) & SEMC_BMCR1_WQOS_MASK) @@ -19338,8 +21147,10 @@ typedef struct { #define SEMC_BMCR1_WBR_MASK (0xFF000000U) #define SEMC_BMCR1_WBR_SHIFT (24U) #define SEMC_BMCR1_WBR(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR1_WBR_SHIFT)) & SEMC_BMCR1_WBR_MASK) +/*! @} */ /*! @name BR - Base Register 0 (For SDRAM CS0 device)..Base Register 8 (For NAND device) */ +/*! @{ */ #define SEMC_BR_VLD_MASK (0x1U) #define SEMC_BR_VLD_SHIFT (0U) #define SEMC_BR_VLD(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BR_VLD_SHIFT)) & SEMC_BR_VLD_MASK) @@ -19349,11 +21160,13 @@ typedef struct { #define SEMC_BR_BA_MASK (0xFFFFF000U) #define SEMC_BR_BA_SHIFT (12U) #define SEMC_BR_BA(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BR_BA_SHIFT)) & SEMC_BR_BA_MASK) +/*! @} */ /* The count of SEMC_BR */ #define SEMC_BR_COUNT (9U) /*! @name INTEN - Interrupt Enable Register */ +/*! @{ */ #define SEMC_INTEN_IPCMDDONEEN_MASK (0x1U) #define SEMC_INTEN_IPCMDDONEEN_SHIFT (0U) #define SEMC_INTEN_IPCMDDONEEN(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTEN_IPCMDDONEEN_SHIFT)) & SEMC_INTEN_IPCMDDONEEN_MASK) @@ -19372,8 +21185,10 @@ typedef struct { #define SEMC_INTEN_NDNOPENDEN_MASK (0x20U) #define SEMC_INTEN_NDNOPENDEN_SHIFT (5U) #define SEMC_INTEN_NDNOPENDEN(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTEN_NDNOPENDEN_SHIFT)) & SEMC_INTEN_NDNOPENDEN_MASK) +/*! @} */ /*! @name INTR - Interrupt Enable Register */ +/*! @{ */ #define SEMC_INTR_IPCMDDONE_MASK (0x1U) #define SEMC_INTR_IPCMDDONE_SHIFT (0U) #define SEMC_INTR_IPCMDDONE(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTR_IPCMDDONE_SHIFT)) & SEMC_INTR_IPCMDDONE_MASK) @@ -19392,8 +21207,10 @@ typedef struct { #define SEMC_INTR_NDNOPEND_MASK (0x20U) #define SEMC_INTR_NDNOPEND_SHIFT (5U) #define SEMC_INTR_NDNOPEND(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTR_NDNOPEND_SHIFT)) & SEMC_INTR_NDNOPEND_MASK) +/*! @} */ /*! @name SDRAMCR0 - SDRAM control register 0 */ +/*! @{ */ #define SEMC_SDRAMCR0_PS_MASK (0x1U) #define SEMC_SDRAMCR0_PS_SHIFT (0U) #define SEMC_SDRAMCR0_PS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR0_PS_SHIFT)) & SEMC_SDRAMCR0_PS_MASK) @@ -19406,8 +21223,10 @@ typedef struct { #define SEMC_SDRAMCR0_CL_MASK (0xC00U) #define SEMC_SDRAMCR0_CL_SHIFT (10U) #define SEMC_SDRAMCR0_CL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR0_CL_SHIFT)) & SEMC_SDRAMCR0_CL_MASK) +/*! @} */ /*! @name SDRAMCR1 - SDRAM control register 1 */ +/*! @{ */ #define SEMC_SDRAMCR1_PRE2ACT_MASK (0xFU) #define SEMC_SDRAMCR1_PRE2ACT_SHIFT (0U) #define SEMC_SDRAMCR1_PRE2ACT(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR1_PRE2ACT_SHIFT)) & SEMC_SDRAMCR1_PRE2ACT_MASK) @@ -19426,8 +21245,10 @@ typedef struct { #define SEMC_SDRAMCR1_ACT2PRE_MASK (0xF00000U) #define SEMC_SDRAMCR1_ACT2PRE_SHIFT (20U) #define SEMC_SDRAMCR1_ACT2PRE(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR1_ACT2PRE_SHIFT)) & SEMC_SDRAMCR1_ACT2PRE_MASK) +/*! @} */ /*! @name SDRAMCR2 - SDRAM control register 2 */ +/*! @{ */ #define SEMC_SDRAMCR2_SRRC_MASK (0xFFU) #define SEMC_SDRAMCR2_SRRC_SHIFT (0U) #define SEMC_SDRAMCR2_SRRC(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR2_SRRC_SHIFT)) & SEMC_SDRAMCR2_SRRC_MASK) @@ -19440,8 +21261,10 @@ typedef struct { #define SEMC_SDRAMCR2_ITO_MASK (0xFF000000U) #define SEMC_SDRAMCR2_ITO_SHIFT (24U) #define SEMC_SDRAMCR2_ITO(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR2_ITO_SHIFT)) & SEMC_SDRAMCR2_ITO_MASK) +/*! @} */ /*! @name SDRAMCR3 - SDRAM control register 3 */ +/*! @{ */ #define SEMC_SDRAMCR3_REN_MASK (0x1U) #define SEMC_SDRAMCR3_REN_SHIFT (0U) #define SEMC_SDRAMCR3_REN(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR3_REN_SHIFT)) & SEMC_SDRAMCR3_REN_MASK) @@ -19457,8 +21280,10 @@ typedef struct { #define SEMC_SDRAMCR3_UT_MASK (0xFF000000U) #define SEMC_SDRAMCR3_UT_SHIFT (24U) #define SEMC_SDRAMCR3_UT(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR3_UT_SHIFT)) & SEMC_SDRAMCR3_UT_MASK) +/*! @} */ /*! @name NANDCR0 - NAND control register 0 */ +/*! @{ */ #define SEMC_NANDCR0_PS_MASK (0x1U) #define SEMC_NANDCR0_PS_SHIFT (0U) #define SEMC_NANDCR0_PS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR0_PS_SHIFT)) & SEMC_NANDCR0_PS_MASK) @@ -19471,8 +21296,10 @@ typedef struct { #define SEMC_NANDCR0_COL_MASK (0x700U) #define SEMC_NANDCR0_COL_SHIFT (8U) #define SEMC_NANDCR0_COL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR0_COL_SHIFT)) & SEMC_NANDCR0_COL_MASK) +/*! @} */ /*! @name NANDCR1 - NAND control register 1 */ +/*! @{ */ #define SEMC_NANDCR1_CES_MASK (0xFU) #define SEMC_NANDCR1_CES_SHIFT (0U) #define SEMC_NANDCR1_CES(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR1_CES_SHIFT)) & SEMC_NANDCR1_CES_MASK) @@ -19497,8 +21324,10 @@ typedef struct { #define SEMC_NANDCR1_CEITV_MASK (0xF0000000U) #define SEMC_NANDCR1_CEITV_SHIFT (28U) #define SEMC_NANDCR1_CEITV(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR1_CEITV_SHIFT)) & SEMC_NANDCR1_CEITV_MASK) +/*! @} */ /*! @name NANDCR2 - NAND control register 2 */ +/*! @{ */ #define SEMC_NANDCR2_TWHR_MASK (0x3FU) #define SEMC_NANDCR2_TWHR_SHIFT (0U) #define SEMC_NANDCR2_TWHR(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR2_TWHR_SHIFT)) & SEMC_NANDCR2_TWHR_MASK) @@ -19514,8 +21343,10 @@ typedef struct { #define SEMC_NANDCR2_TWB_MASK (0x3F000000U) #define SEMC_NANDCR2_TWB_SHIFT (24U) #define SEMC_NANDCR2_TWB(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR2_TWB_SHIFT)) & SEMC_NANDCR2_TWB_MASK) +/*! @} */ /*! @name NANDCR3 - NAND control register 3 */ +/*! @{ */ #define SEMC_NANDCR3_NDOPT1_MASK (0x1U) #define SEMC_NANDCR3_NDOPT1_SHIFT (0U) #define SEMC_NANDCR3_NDOPT1(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR3_NDOPT1_SHIFT)) & SEMC_NANDCR3_NDOPT1_MASK) @@ -19525,8 +21356,10 @@ typedef struct { #define SEMC_NANDCR3_NDOPT3_MASK (0x4U) #define SEMC_NANDCR3_NDOPT3_SHIFT (2U) #define SEMC_NANDCR3_NDOPT3(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR3_NDOPT3_SHIFT)) & SEMC_NANDCR3_NDOPT3_MASK) +/*! @} */ /*! @name NORCR0 - NOR control register 0 */ +/*! @{ */ #define SEMC_NORCR0_PS_MASK (0x1U) #define SEMC_NORCR0_PS_SHIFT (0U) #define SEMC_NORCR0_PS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_PS_SHIFT)) & SEMC_NORCR0_PS_MASK) @@ -19542,8 +21375,10 @@ typedef struct { #define SEMC_NORCR0_COL_MASK (0xF000U) #define SEMC_NORCR0_COL_SHIFT (12U) #define SEMC_NORCR0_COL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_COL_SHIFT)) & SEMC_NORCR0_COL_MASK) +/*! @} */ /*! @name NORCR1 - NOR control register 1 */ +/*! @{ */ #define SEMC_NORCR1_CES_MASK (0xFU) #define SEMC_NORCR1_CES_SHIFT (0U) #define SEMC_NORCR1_CES(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR1_CES_SHIFT)) & SEMC_NORCR1_CES_MASK) @@ -19568,8 +21403,10 @@ typedef struct { #define SEMC_NORCR1_REH_MASK (0xF0000000U) #define SEMC_NORCR1_REH_SHIFT (28U) #define SEMC_NORCR1_REH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR1_REH_SHIFT)) & SEMC_NORCR1_REH_MASK) +/*! @} */ /*! @name NORCR2 - NOR control register 2 */ +/*! @{ */ #define SEMC_NORCR2_WDS_MASK (0xFU) #define SEMC_NORCR2_WDS_SHIFT (0U) #define SEMC_NORCR2_WDS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR2_WDS_SHIFT)) & SEMC_NORCR2_WDS_MASK) @@ -19591,8 +21428,10 @@ typedef struct { #define SEMC_NORCR2_CEITV_MASK (0xF000000U) #define SEMC_NORCR2_CEITV_SHIFT (24U) #define SEMC_NORCR2_CEITV(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR2_CEITV_SHIFT)) & SEMC_NORCR2_CEITV_MASK) +/*! @} */ /*! @name SRAMCR0 - SRAM control register 0 */ +/*! @{ */ #define SEMC_SRAMCR0_PS_MASK (0x1U) #define SEMC_SRAMCR0_PS_SHIFT (0U) #define SEMC_SRAMCR0_PS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR0_PS_SHIFT)) & SEMC_SRAMCR0_PS_MASK) @@ -19608,8 +21447,10 @@ typedef struct { #define SEMC_SRAMCR0_COL_MASK (0xF000U) #define SEMC_SRAMCR0_COL_SHIFT (12U) #define SEMC_SRAMCR0_COL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR0_COL_SHIFT)) & SEMC_SRAMCR0_COL_MASK) +/*! @} */ /*! @name SRAMCR1 - SRAM control register 1 */ +/*! @{ */ #define SEMC_SRAMCR1_CES_MASK (0xFU) #define SEMC_SRAMCR1_CES_SHIFT (0U) #define SEMC_SRAMCR1_CES(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR1_CES_SHIFT)) & SEMC_SRAMCR1_CES_MASK) @@ -19634,8 +21475,10 @@ typedef struct { #define SEMC_SRAMCR1_REH_MASK (0xF0000000U) #define SEMC_SRAMCR1_REH_SHIFT (28U) #define SEMC_SRAMCR1_REH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR1_REH_SHIFT)) & SEMC_SRAMCR1_REH_MASK) +/*! @} */ /*! @name SRAMCR2 - SRAM control register 2 */ +/*! @{ */ #define SEMC_SRAMCR2_WDS_MASK (0xFU) #define SEMC_SRAMCR2_WDS_SHIFT (0U) #define SEMC_SRAMCR2_WDS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR2_WDS_SHIFT)) & SEMC_SRAMCR2_WDS_MASK) @@ -19657,8 +21500,10 @@ typedef struct { #define SEMC_SRAMCR2_CEITV_MASK (0xF000000U) #define SEMC_SRAMCR2_CEITV_SHIFT (24U) #define SEMC_SRAMCR2_CEITV(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR2_CEITV_SHIFT)) & SEMC_SRAMCR2_CEITV_MASK) +/*! @} */ /*! @name DBICR0 - DBI-B control register 0 */ +/*! @{ */ #define SEMC_DBICR0_PS_MASK (0x1U) #define SEMC_DBICR0_PS_SHIFT (0U) #define SEMC_DBICR0_PS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR0_PS_SHIFT)) & SEMC_DBICR0_PS_MASK) @@ -19668,8 +21513,10 @@ typedef struct { #define SEMC_DBICR0_COL_MASK (0xF000U) #define SEMC_DBICR0_COL_SHIFT (12U) #define SEMC_DBICR0_COL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR0_COL_SHIFT)) & SEMC_DBICR0_COL_MASK) +/*! @} */ /*! @name DBICR1 - DBI-B control register 1 */ +/*! @{ */ #define SEMC_DBICR1_CES_MASK (0xFU) #define SEMC_DBICR1_CES_SHIFT (0U) #define SEMC_DBICR1_CES(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_CES_SHIFT)) & SEMC_DBICR1_CES_MASK) @@ -19691,18 +21538,30 @@ typedef struct { #define SEMC_DBICR1_CEITV_MASK (0xF000000U) #define SEMC_DBICR1_CEITV_SHIFT (24U) #define SEMC_DBICR1_CEITV(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_CEITV_SHIFT)) & SEMC_DBICR1_CEITV_MASK) +#define SEMC_DBICR1_REL2_MASK (0x30000000U) +#define SEMC_DBICR1_REL2_SHIFT (28U) +#define SEMC_DBICR1_REL2(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_REL2_SHIFT)) & SEMC_DBICR1_REL2_MASK) +#define SEMC_DBICR1_REH2_MASK (0xC0000000U) +#define SEMC_DBICR1_REH2_SHIFT (30U) +#define SEMC_DBICR1_REH2(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_REH2_SHIFT)) & SEMC_DBICR1_REH2_MASK) +/*! @} */ /*! @name IPCR0 - IP Command control register 0 */ +/*! @{ */ #define SEMC_IPCR0_SA_MASK (0xFFFFFFFFU) #define SEMC_IPCR0_SA_SHIFT (0U) #define SEMC_IPCR0_SA(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCR0_SA_SHIFT)) & SEMC_IPCR0_SA_MASK) +/*! @} */ /*! @name IPCR1 - IP Command control register 1 */ +/*! @{ */ #define SEMC_IPCR1_DATSZ_MASK (0x7U) #define SEMC_IPCR1_DATSZ_SHIFT (0U) #define SEMC_IPCR1_DATSZ(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCR1_DATSZ_SHIFT)) & SEMC_IPCR1_DATSZ_MASK) +/*! @} */ /*! @name IPCR2 - IP Command control register 2 */ +/*! @{ */ #define SEMC_IPCR2_BM0_MASK (0x1U) #define SEMC_IPCR2_BM0_SHIFT (0U) #define SEMC_IPCR2_BM0(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCR2_BM0_SHIFT)) & SEMC_IPCR2_BM0_MASK) @@ -19715,42 +21574,55 @@ typedef struct { #define SEMC_IPCR2_BM3_MASK (0x8U) #define SEMC_IPCR2_BM3_SHIFT (3U) #define SEMC_IPCR2_BM3(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCR2_BM3_SHIFT)) & SEMC_IPCR2_BM3_MASK) +/*! @} */ /*! @name IPCMD - IP Command register */ +/*! @{ */ #define SEMC_IPCMD_CMD_MASK (0xFFFFU) #define SEMC_IPCMD_CMD_SHIFT (0U) #define SEMC_IPCMD_CMD(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCMD_CMD_SHIFT)) & SEMC_IPCMD_CMD_MASK) #define SEMC_IPCMD_KEY_MASK (0xFFFF0000U) #define SEMC_IPCMD_KEY_SHIFT (16U) #define SEMC_IPCMD_KEY(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCMD_KEY_SHIFT)) & SEMC_IPCMD_KEY_MASK) +/*! @} */ /*! @name IPTXDAT - TX DATA register (for IP Command) */ +/*! @{ */ #define SEMC_IPTXDAT_DAT_MASK (0xFFFFFFFFU) #define SEMC_IPTXDAT_DAT_SHIFT (0U) #define SEMC_IPTXDAT_DAT(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPTXDAT_DAT_SHIFT)) & SEMC_IPTXDAT_DAT_MASK) +/*! @} */ /*! @name IPRXDAT - RX DATA register (for IP Command) */ +/*! @{ */ #define SEMC_IPRXDAT_DAT_MASK (0xFFFFFFFFU) #define SEMC_IPRXDAT_DAT_SHIFT (0U) #define SEMC_IPRXDAT_DAT(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPRXDAT_DAT_SHIFT)) & SEMC_IPRXDAT_DAT_MASK) +/*! @} */ /*! @name STS0 - Status register 0 */ +/*! @{ */ #define SEMC_STS0_IDLE_MASK (0x1U) #define SEMC_STS0_IDLE_SHIFT (0U) #define SEMC_STS0_IDLE(x) (((uint32_t)(((uint32_t)(x)) << SEMC_STS0_IDLE_SHIFT)) & SEMC_STS0_IDLE_MASK) #define SEMC_STS0_NARDY_MASK (0x2U) #define SEMC_STS0_NARDY_SHIFT (1U) #define SEMC_STS0_NARDY(x) (((uint32_t)(((uint32_t)(x)) << SEMC_STS0_NARDY_SHIFT)) & SEMC_STS0_NARDY_MASK) +/*! @} */ /*! @name STS2 - Status register 2 */ +/*! @{ */ #define SEMC_STS2_NDWRPEND_MASK (0x8U) #define SEMC_STS2_NDWRPEND_SHIFT (3U) #define SEMC_STS2_NDWRPEND(x) (((uint32_t)(((uint32_t)(x)) << SEMC_STS2_NDWRPEND_SHIFT)) & SEMC_STS2_NDWRPEND_MASK) +/*! @} */ /*! @name STS12 - Status register 12 */ +/*! @{ */ #define SEMC_STS12_NDADDR_MASK (0xFFFFFFFFU) #define SEMC_STS12_NDADDR_SHIFT (0U) #define SEMC_STS12_NDADDR(x) (((uint32_t)(((uint32_t)(x)) << SEMC_STS12_NDADDR_SHIFT)) & SEMC_STS12_NDADDR_MASK) +/*! @} */ /*! @@ -19817,8 +21689,8 @@ typedef struct { uint8_t RESERVED_1[4]; __IO uint32_t LPGPR_ALIAS[4]; /**< SNVS_LP General Purpose Registers 0 .. 3, array offset: 0x90, array step: 0x4 */ uint8_t RESERVED_2[96]; - __IO uint32_t LPGPR[4]; /**< SNVS_LP General Purpose Registers 0 .. 3, array offset: 0x100, array step: 0x4 */ - uint8_t RESERVED_3[2792]; + __IO uint32_t LPGPR[8]; /**< SNVS_LP General Purpose Registers 0 .. 7, array offset: 0x100, array step: 0x4 */ + uint8_t RESERVED_3[2776]; __I uint32_t HPVIDR1; /**< SNVS_HP Version ID Register 1, offset: 0xBF8 */ __I uint32_t HPVIDR2; /**< SNVS_HP Version ID Register 2, offset: 0xBFC */ } SNVS_Type; @@ -19833,6 +21705,7 @@ typedef struct { */ /*! @name HPLR - SNVS_HP Lock Register */ +/*! @{ */ #define SNVS_HPLR_ZMK_WSL_MASK (0x1U) #define SNVS_HPLR_ZMK_WSL_SHIFT (0U) #define SNVS_HPLR_ZMK_WSL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_ZMK_WSL_SHIFT)) & SNVS_HPLR_ZMK_WSL_MASK) @@ -19869,8 +21742,10 @@ typedef struct { #define SNVS_HPLR_HAC_L_MASK (0x40000U) #define SNVS_HPLR_HAC_L_SHIFT (18U) #define SNVS_HPLR_HAC_L(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_HAC_L_SHIFT)) & SNVS_HPLR_HAC_L_MASK) +/*! @} */ /*! @name HPCOMR - SNVS_HP Command Register */ +/*! @{ */ #define SNVS_HPCOMR_SSM_ST_MASK (0x1U) #define SNVS_HPCOMR_SSM_ST_SHIFT (0U) #define SNVS_HPCOMR_SSM_ST(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_SSM_ST_SHIFT)) & SNVS_HPCOMR_SSM_ST_MASK) @@ -19916,14 +21791,19 @@ typedef struct { #define SNVS_HPCOMR_NPSWA_EN_MASK (0x80000000U) #define SNVS_HPCOMR_NPSWA_EN_SHIFT (31U) #define SNVS_HPCOMR_NPSWA_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_NPSWA_EN_SHIFT)) & SNVS_HPCOMR_NPSWA_EN_MASK) +/*! @} */ /*! @name HPCR - SNVS_HP Control Register */ +/*! @{ */ #define SNVS_HPCR_RTC_EN_MASK (0x1U) #define SNVS_HPCR_RTC_EN_SHIFT (0U) #define SNVS_HPCR_RTC_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_RTC_EN_SHIFT)) & SNVS_HPCR_RTC_EN_MASK) #define SNVS_HPCR_HPTA_EN_MASK (0x2U) #define SNVS_HPCR_HPTA_EN_SHIFT (1U) #define SNVS_HPCR_HPTA_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_HPTA_EN_SHIFT)) & SNVS_HPCR_HPTA_EN_MASK) +#define SNVS_HPCR_DIS_PI_MASK (0x4U) +#define SNVS_HPCR_DIS_PI_SHIFT (2U) +#define SNVS_HPCR_DIS_PI(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_DIS_PI_SHIFT)) & SNVS_HPCR_DIS_PI_MASK) #define SNVS_HPCR_PI_EN_MASK (0x8U) #define SNVS_HPCR_PI_EN_SHIFT (3U) #define SNVS_HPCR_PI_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_PI_EN_SHIFT)) & SNVS_HPCR_PI_EN_MASK) @@ -19945,8 +21825,10 @@ typedef struct { #define SNVS_HPCR_BTN_MASK_MASK (0x8000000U) #define SNVS_HPCR_BTN_MASK_SHIFT (27U) #define SNVS_HPCR_BTN_MASK(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_BTN_MASK_SHIFT)) & SNVS_HPCR_BTN_MASK_MASK) +/*! @} */ /*! @name HPSICR - SNVS_HP Security Interrupt Control Register */ +/*! @{ */ #define SNVS_HPSICR_SV0_EN_MASK (0x1U) #define SNVS_HPSICR_SV0_EN_SHIFT (0U) #define SNVS_HPSICR_SV0_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSICR_SV0_EN_SHIFT)) & SNVS_HPSICR_SV0_EN_MASK) @@ -19968,8 +21850,10 @@ typedef struct { #define SNVS_HPSICR_LPSVI_EN_MASK (0x80000000U) #define SNVS_HPSICR_LPSVI_EN_SHIFT (31U) #define SNVS_HPSICR_LPSVI_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSICR_LPSVI_EN_SHIFT)) & SNVS_HPSICR_LPSVI_EN_MASK) +/*! @} */ /*! @name HPSVCR - SNVS_HP Security Violation Control Register */ +/*! @{ */ #define SNVS_HPSVCR_SV0_CFG_MASK (0x1U) #define SNVS_HPSVCR_SV0_CFG_SHIFT (0U) #define SNVS_HPSVCR_SV0_CFG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVCR_SV0_CFG_SHIFT)) & SNVS_HPSVCR_SV0_CFG_MASK) @@ -19991,8 +21875,10 @@ typedef struct { #define SNVS_HPSVCR_LPSV_CFG_MASK (0xC0000000U) #define SNVS_HPSVCR_LPSV_CFG_SHIFT (30U) #define SNVS_HPSVCR_LPSV_CFG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVCR_LPSV_CFG_SHIFT)) & SNVS_HPSVCR_LPSV_CFG_MASK) +/*! @} */ /*! @name HPSR - SNVS_HP Status Register */ +/*! @{ */ #define SNVS_HPSR_HPTA_MASK (0x1U) #define SNVS_HPSR_HPTA_SHIFT (0U) #define SNVS_HPSR_HPTA(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_HPTA_SHIFT)) & SNVS_HPSR_HPTA_MASK) @@ -20011,12 +21897,9 @@ typedef struct { #define SNVS_HPSR_SSM_STATE_MASK (0xF00U) #define SNVS_HPSR_SSM_STATE_SHIFT (8U) #define SNVS_HPSR_SSM_STATE(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_SSM_STATE_SHIFT)) & SNVS_HPSR_SSM_STATE_MASK) -#define SNVS_HPSR_SYS_SECURITY_CFG_MASK (0x7000U) -#define SNVS_HPSR_SYS_SECURITY_CFG_SHIFT (12U) -#define SNVS_HPSR_SYS_SECURITY_CFG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_SYS_SECURITY_CFG_SHIFT)) & SNVS_HPSR_SYS_SECURITY_CFG_MASK) -#define SNVS_HPSR_SYS_SECURE_BOOT_MASK (0x8000U) -#define SNVS_HPSR_SYS_SECURE_BOOT_SHIFT (15U) -#define SNVS_HPSR_SYS_SECURE_BOOT(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_SYS_SECURE_BOOT_SHIFT)) & SNVS_HPSR_SYS_SECURE_BOOT_MASK) +#define SNVS_HPSR_SECURITY_CONFIG_MASK (0xF000U) +#define SNVS_HPSR_SECURITY_CONFIG_SHIFT (12U) +#define SNVS_HPSR_SECURITY_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_SECURITY_CONFIG_SHIFT)) & SNVS_HPSR_SECURITY_CONFIG_MASK) #define SNVS_HPSR_OTPMK_SYNDROME_MASK (0x1FF0000U) #define SNVS_HPSR_OTPMK_SYNDROME_SHIFT (16U) #define SNVS_HPSR_OTPMK_SYNDROME(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_OTPMK_SYNDROME_SHIFT)) & SNVS_HPSR_OTPMK_SYNDROME_MASK) @@ -20026,8 +21909,10 @@ typedef struct { #define SNVS_HPSR_ZMK_ZERO_MASK (0x80000000U) #define SNVS_HPSR_ZMK_ZERO_SHIFT (31U) #define SNVS_HPSR_ZMK_ZERO(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_ZMK_ZERO_SHIFT)) & SNVS_HPSR_ZMK_ZERO_MASK) +/*! @} */ /*! @name HPSVSR - SNVS_HP Security Violation Status Register */ +/*! @{ */ #define SNVS_HPSVSR_SV0_MASK (0x1U) #define SNVS_HPSVSR_SV0_SHIFT (0U) #define SNVS_HPSVSR_SV0(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_SV0_SHIFT)) & SNVS_HPSVSR_SV0_MASK) @@ -20064,38 +21949,52 @@ typedef struct { #define SNVS_HPSVSR_LP_SEC_VIO_MASK (0x80000000U) #define SNVS_HPSVSR_LP_SEC_VIO_SHIFT (31U) #define SNVS_HPSVSR_LP_SEC_VIO(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_LP_SEC_VIO_SHIFT)) & SNVS_HPSVSR_LP_SEC_VIO_MASK) +/*! @} */ /*! @name HPHACIVR - SNVS_HP High Assurance Counter IV Register */ +/*! @{ */ #define SNVS_HPHACIVR_HAC_COUNTER_IV_MASK (0xFFFFFFFFU) #define SNVS_HPHACIVR_HAC_COUNTER_IV_SHIFT (0U) #define SNVS_HPHACIVR_HAC_COUNTER_IV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPHACIVR_HAC_COUNTER_IV_SHIFT)) & SNVS_HPHACIVR_HAC_COUNTER_IV_MASK) +/*! @} */ /*! @name HPHACR - SNVS_HP High Assurance Counter Register */ +/*! @{ */ #define SNVS_HPHACR_HAC_COUNTER_MASK (0xFFFFFFFFU) #define SNVS_HPHACR_HAC_COUNTER_SHIFT (0U) #define SNVS_HPHACR_HAC_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPHACR_HAC_COUNTER_SHIFT)) & SNVS_HPHACR_HAC_COUNTER_MASK) +/*! @} */ /*! @name HPRTCMR - SNVS_HP Real Time Counter MSB Register */ +/*! @{ */ #define SNVS_HPRTCMR_RTC_MASK (0x7FFFU) #define SNVS_HPRTCMR_RTC_SHIFT (0U) #define SNVS_HPRTCMR_RTC(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPRTCMR_RTC_SHIFT)) & SNVS_HPRTCMR_RTC_MASK) +/*! @} */ /*! @name HPRTCLR - SNVS_HP Real Time Counter LSB Register */ +/*! @{ */ #define SNVS_HPRTCLR_RTC_MASK (0xFFFFFFFFU) #define SNVS_HPRTCLR_RTC_SHIFT (0U) #define SNVS_HPRTCLR_RTC(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPRTCLR_RTC_SHIFT)) & SNVS_HPRTCLR_RTC_MASK) +/*! @} */ /*! @name HPTAMR - SNVS_HP Time Alarm MSB Register */ +/*! @{ */ #define SNVS_HPTAMR_HPTA_MS_MASK (0x7FFFU) #define SNVS_HPTAMR_HPTA_MS_SHIFT (0U) #define SNVS_HPTAMR_HPTA_MS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPTAMR_HPTA_MS_SHIFT)) & SNVS_HPTAMR_HPTA_MS_MASK) +/*! @} */ /*! @name HPTALR - SNVS_HP Time Alarm LSB Register */ +/*! @{ */ #define SNVS_HPTALR_HPTA_LS_MASK (0xFFFFFFFFU) #define SNVS_HPTALR_HPTA_LS_SHIFT (0U) #define SNVS_HPTALR_HPTA_LS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPTALR_HPTA_LS_SHIFT)) & SNVS_HPTALR_HPTA_LS_MASK) +/*! @} */ /*! @name LPLR - SNVS_LP Lock Register */ +/*! @{ */ #define SNVS_LPLR_ZMK_WHL_MASK (0x1U) #define SNVS_LPLR_ZMK_WHL_SHIFT (0U) #define SNVS_LPLR_ZMK_WHL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_ZMK_WHL_SHIFT)) & SNVS_LPLR_ZMK_WHL_MASK) @@ -20123,8 +22022,10 @@ typedef struct { #define SNVS_LPLR_MKS_HL_MASK (0x200U) #define SNVS_LPLR_MKS_HL_SHIFT (9U) #define SNVS_LPLR_MKS_HL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_MKS_HL_SHIFT)) & SNVS_LPLR_MKS_HL_MASK) +/*! @} */ /*! @name LPCR - SNVS_LP Control Register */ +/*! @{ */ #define SNVS_LPCR_SRTC_ENV_MASK (0x1U) #define SNVS_LPCR_SRTC_ENV_SHIFT (0U) #define SNVS_LPCR_SRTC_ENV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_SRTC_ENV_SHIFT)) & SNVS_LPCR_SRTC_ENV_MASK) @@ -20173,8 +22074,10 @@ typedef struct { #define SNVS_LPCR_GPR_Z_DIS_MASK (0x1000000U) #define SNVS_LPCR_GPR_Z_DIS_SHIFT (24U) #define SNVS_LPCR_GPR_Z_DIS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_GPR_Z_DIS_SHIFT)) & SNVS_LPCR_GPR_Z_DIS_MASK) +/*! @} */ /*! @name LPMKCR - SNVS_LP Master Key Control Register */ +/*! @{ */ #define SNVS_LPMKCR_MASTER_KEY_SEL_MASK (0x3U) #define SNVS_LPMKCR_MASTER_KEY_SEL_SHIFT (0U) #define SNVS_LPMKCR_MASTER_KEY_SEL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPMKCR_MASTER_KEY_SEL_SHIFT)) & SNVS_LPMKCR_MASTER_KEY_SEL_MASK) @@ -20190,8 +22093,10 @@ typedef struct { #define SNVS_LPMKCR_ZMK_ECC_VALUE_MASK (0xFF80U) #define SNVS_LPMKCR_ZMK_ECC_VALUE_SHIFT (7U) #define SNVS_LPMKCR_ZMK_ECC_VALUE(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPMKCR_ZMK_ECC_VALUE_SHIFT)) & SNVS_LPMKCR_ZMK_ECC_VALUE_MASK) +/*! @} */ /*! @name LPSVCR - SNVS_LP Security Violation Control Register */ +/*! @{ */ #define SNVS_LPSVCR_SV0_EN_MASK (0x1U) #define SNVS_LPSVCR_SV0_EN_SHIFT (0U) #define SNVS_LPSVCR_SV0_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSVCR_SV0_EN_SHIFT)) & SNVS_LPSVCR_SV0_EN_MASK) @@ -20210,8 +22115,10 @@ typedef struct { #define SNVS_LPSVCR_SV5_EN_MASK (0x20U) #define SNVS_LPSVCR_SV5_EN_SHIFT (5U) #define SNVS_LPSVCR_SV5_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSVCR_SV5_EN_SHIFT)) & SNVS_LPSVCR_SV5_EN_MASK) +/*! @} */ /*! @name LPTDCR - SNVS_LP Tamper Detectors Configuration Register */ +/*! @{ */ #define SNVS_LPTDCR_SRTCR_EN_MASK (0x2U) #define SNVS_LPTDCR_SRTCR_EN_SHIFT (1U) #define SNVS_LPTDCR_SRTCR_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTDCR_SRTCR_EN_SHIFT)) & SNVS_LPTDCR_SRTCR_EN_MASK) @@ -20233,8 +22140,10 @@ typedef struct { #define SNVS_LPTDCR_OSCB_MASK (0x10000000U) #define SNVS_LPTDCR_OSCB_SHIFT (28U) #define SNVS_LPTDCR_OSCB(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTDCR_OSCB_SHIFT)) & SNVS_LPTDCR_OSCB_MASK) +/*! @} */ /*! @name LPSR - SNVS_LP Status Register */ +/*! @{ */ #define SNVS_LPSR_LPTA_MASK (0x1U) #define SNVS_LPSR_LPTA_SHIFT (0U) #define SNVS_LPSR_LPTA(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_LPTA_SHIFT)) & SNVS_LPSR_LPTA_MASK) @@ -20268,70 +22177,92 @@ typedef struct { #define SNVS_LPSR_LPS_MASK (0x80000000U) #define SNVS_LPSR_LPS_SHIFT (31U) #define SNVS_LPSR_LPS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_LPS_SHIFT)) & SNVS_LPSR_LPS_MASK) +/*! @} */ /*! @name LPSRTCMR - SNVS_LP Secure Real Time Counter MSB Register */ +/*! @{ */ #define SNVS_LPSRTCMR_SRTC_MASK (0x7FFFU) #define SNVS_LPSRTCMR_SRTC_SHIFT (0U) #define SNVS_LPSRTCMR_SRTC(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSRTCMR_SRTC_SHIFT)) & SNVS_LPSRTCMR_SRTC_MASK) +/*! @} */ /*! @name LPSRTCLR - SNVS_LP Secure Real Time Counter LSB Register */ +/*! @{ */ #define SNVS_LPSRTCLR_SRTC_MASK (0xFFFFFFFFU) #define SNVS_LPSRTCLR_SRTC_SHIFT (0U) #define SNVS_LPSRTCLR_SRTC(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSRTCLR_SRTC_SHIFT)) & SNVS_LPSRTCLR_SRTC_MASK) +/*! @} */ /*! @name LPTAR - SNVS_LP Time Alarm Register */ +/*! @{ */ #define SNVS_LPTAR_LPTA_MASK (0xFFFFFFFFU) #define SNVS_LPTAR_LPTA_SHIFT (0U) #define SNVS_LPTAR_LPTA(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTAR_LPTA_SHIFT)) & SNVS_LPTAR_LPTA_MASK) +/*! @} */ /*! @name LPSMCMR - SNVS_LP Secure Monotonic Counter MSB Register */ +/*! @{ */ #define SNVS_LPSMCMR_MON_COUNTER_MASK (0xFFFFU) #define SNVS_LPSMCMR_MON_COUNTER_SHIFT (0U) #define SNVS_LPSMCMR_MON_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSMCMR_MON_COUNTER_SHIFT)) & SNVS_LPSMCMR_MON_COUNTER_MASK) #define SNVS_LPSMCMR_MC_ERA_BITS_MASK (0xFFFF0000U) #define SNVS_LPSMCMR_MC_ERA_BITS_SHIFT (16U) #define SNVS_LPSMCMR_MC_ERA_BITS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSMCMR_MC_ERA_BITS_SHIFT)) & SNVS_LPSMCMR_MC_ERA_BITS_MASK) +/*! @} */ /*! @name LPSMCLR - SNVS_LP Secure Monotonic Counter LSB Register */ +/*! @{ */ #define SNVS_LPSMCLR_MON_COUNTER_MASK (0xFFFFFFFFU) #define SNVS_LPSMCLR_MON_COUNTER_SHIFT (0U) #define SNVS_LPSMCLR_MON_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSMCLR_MON_COUNTER_SHIFT)) & SNVS_LPSMCLR_MON_COUNTER_MASK) +/*! @} */ /*! @name LPPGDR - SNVS_LP Power Glitch Detector Register */ +/*! @{ */ #define SNVS_LPPGDR_PGD_MASK (0xFFFFFFFFU) #define SNVS_LPPGDR_PGD_SHIFT (0U) #define SNVS_LPPGDR_PGD(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPPGDR_PGD_SHIFT)) & SNVS_LPPGDR_PGD_MASK) +/*! @} */ /*! @name LPGPR0_LEGACY_ALIAS - SNVS_LP General Purpose Register 0 (legacy alias) */ +/*! @{ */ #define SNVS_LPGPR0_LEGACY_ALIAS_GPR_MASK (0xFFFFFFFFU) #define SNVS_LPGPR0_LEGACY_ALIAS_GPR_SHIFT (0U) #define SNVS_LPGPR0_LEGACY_ALIAS_GPR(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPGPR0_LEGACY_ALIAS_GPR_SHIFT)) & SNVS_LPGPR0_LEGACY_ALIAS_GPR_MASK) +/*! @} */ /*! @name LPZMKR - SNVS_LP Zeroizable Master Key Register */ +/*! @{ */ #define SNVS_LPZMKR_ZMK_MASK (0xFFFFFFFFU) #define SNVS_LPZMKR_ZMK_SHIFT (0U) #define SNVS_LPZMKR_ZMK(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPZMKR_ZMK_SHIFT)) & SNVS_LPZMKR_ZMK_MASK) +/*! @} */ /* The count of SNVS_LPZMKR */ #define SNVS_LPZMKR_COUNT (8U) /*! @name LPGPR_ALIAS - SNVS_LP General Purpose Registers 0 .. 3 */ +/*! @{ */ #define SNVS_LPGPR_ALIAS_GPR_MASK (0xFFFFFFFFU) #define SNVS_LPGPR_ALIAS_GPR_SHIFT (0U) #define SNVS_LPGPR_ALIAS_GPR(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPGPR_ALIAS_GPR_SHIFT)) & SNVS_LPGPR_ALIAS_GPR_MASK) +/*! @} */ /* The count of SNVS_LPGPR_ALIAS */ #define SNVS_LPGPR_ALIAS_COUNT (4U) -/*! @name LPGPR - SNVS_LP General Purpose Registers 0 .. 3 */ +/*! @name LPGPR - SNVS_LP General Purpose Registers 0 .. 7 */ +/*! @{ */ #define SNVS_LPGPR_GPR_MASK (0xFFFFFFFFU) #define SNVS_LPGPR_GPR_SHIFT (0U) #define SNVS_LPGPR_GPR(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPGPR_GPR_SHIFT)) & SNVS_LPGPR_GPR_MASK) +/*! @} */ /* The count of SNVS_LPGPR */ -#define SNVS_LPGPR_COUNT (4U) +#define SNVS_LPGPR_COUNT (8U) /*! @name HPVIDR1 - SNVS_HP Version ID Register 1 */ +/*! @{ */ #define SNVS_HPVIDR1_MINOR_REV_MASK (0xFFU) #define SNVS_HPVIDR1_MINOR_REV_SHIFT (0U) #define SNVS_HPVIDR1_MINOR_REV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR1_MINOR_REV_SHIFT)) & SNVS_HPVIDR1_MINOR_REV_MASK) @@ -20341,8 +22272,10 @@ typedef struct { #define SNVS_HPVIDR1_IP_ID_MASK (0xFFFF0000U) #define SNVS_HPVIDR1_IP_ID_SHIFT (16U) #define SNVS_HPVIDR1_IP_ID(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR1_IP_ID_SHIFT)) & SNVS_HPVIDR1_IP_ID_MASK) +/*! @} */ /*! @name HPVIDR2 - SNVS_HP Version ID Register 2 */ +/*! @{ */ #define SNVS_HPVIDR2_CONFIG_OPT_MASK (0xFFU) #define SNVS_HPVIDR2_CONFIG_OPT_SHIFT (0U) #define SNVS_HPVIDR2_CONFIG_OPT(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR2_CONFIG_OPT_SHIFT)) & SNVS_HPVIDR2_CONFIG_OPT_MASK) @@ -20355,6 +22288,7 @@ typedef struct { #define SNVS_HPVIDR2_IP_ERA_MASK (0xFF000000U) #define SNVS_HPVIDR2_IP_ERA_SHIFT (24U) #define SNVS_HPVIDR2_IP_ERA(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR2_IP_ERA_SHIFT)) & SNVS_HPVIDR2_IP_ERA_MASK) +/*! @} */ /*! @@ -20426,6 +22360,7 @@ typedef struct { */ /*! @name SCR - SPDIF Configuration Register */ +/*! @{ */ #define SPDIF_SCR_USRC_SEL_MASK (0x3U) #define SPDIF_SCR_USRC_SEL_SHIFT (0U) #define SPDIF_SCR_USRC_SEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_USRC_SEL_SHIFT)) & SPDIF_SCR_USRC_SEL_MASK) @@ -20471,13 +22406,17 @@ typedef struct { #define SPDIF_SCR_RXFIFO_CTRL_MASK (0x800000U) #define SPDIF_SCR_RXFIFO_CTRL_SHIFT (23U) #define SPDIF_SCR_RXFIFO_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_RXFIFO_CTRL_SHIFT)) & SPDIF_SCR_RXFIFO_CTRL_MASK) +/*! @} */ /*! @name SRCD - CDText Control Register */ +/*! @{ */ #define SPDIF_SRCD_USYNCMODE_MASK (0x2U) #define SPDIF_SRCD_USYNCMODE_SHIFT (1U) #define SPDIF_SRCD_USYNCMODE(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRCD_USYNCMODE_SHIFT)) & SPDIF_SRCD_USYNCMODE_MASK) +/*! @} */ /*! @name SRPC - PhaseConfig Register */ +/*! @{ */ #define SPDIF_SRPC_GAINSEL_MASK (0x38U) #define SPDIF_SRPC_GAINSEL_SHIFT (3U) #define SPDIF_SRPC_GAINSEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRPC_GAINSEL_SHIFT)) & SPDIF_SRPC_GAINSEL_MASK) @@ -20487,8 +22426,10 @@ typedef struct { #define SPDIF_SRPC_CLKSRC_SEL_MASK (0x780U) #define SPDIF_SRPC_CLKSRC_SEL_SHIFT (7U) #define SPDIF_SRPC_CLKSRC_SEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRPC_CLKSRC_SEL_SHIFT)) & SPDIF_SRPC_CLKSRC_SEL_MASK) +/*! @} */ /*! @name SIE - InterruptEn Register */ +/*! @{ */ #define SPDIF_SIE_RXFIFOFUL_MASK (0x1U) #define SPDIF_SIE_RXFIFOFUL_SHIFT (0U) #define SPDIF_SIE_RXFIFOFUL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_RXFIFOFUL_SHIFT)) & SPDIF_SIE_RXFIFOFUL_MASK) @@ -20543,8 +22484,10 @@ typedef struct { #define SPDIF_SIE_LOCK_MASK (0x100000U) #define SPDIF_SIE_LOCK_SHIFT (20U) #define SPDIF_SIE_LOCK(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_LOCK_SHIFT)) & SPDIF_SIE_LOCK_MASK) +/*! @} */ /*! @name SIC - InterruptClear Register */ +/*! @{ */ #define SPDIF_SIC_LOCKLOSS_MASK (0x4U) #define SPDIF_SIC_LOCKLOSS_SHIFT (2U) #define SPDIF_SIC_LOCKLOSS(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_LOCKLOSS_SHIFT)) & SPDIF_SIC_LOCKLOSS_MASK) @@ -20587,8 +22530,10 @@ typedef struct { #define SPDIF_SIC_LOCK_MASK (0x100000U) #define SPDIF_SIC_LOCK_SHIFT (20U) #define SPDIF_SIC_LOCK(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_LOCK_SHIFT)) & SPDIF_SIC_LOCK_MASK) +/*! @} */ /*! @name SIS - InterruptStat Register */ +/*! @{ */ #define SPDIF_SIS_RXFIFOFUL_MASK (0x1U) #define SPDIF_SIS_RXFIFOFUL_SHIFT (0U) #define SPDIF_SIS_RXFIFOFUL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_RXFIFOFUL_SHIFT)) & SPDIF_SIS_RXFIFOFUL_MASK) @@ -20643,63 +22588,87 @@ typedef struct { #define SPDIF_SIS_LOCK_MASK (0x100000U) #define SPDIF_SIS_LOCK_SHIFT (20U) #define SPDIF_SIS_LOCK(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_LOCK_SHIFT)) & SPDIF_SIS_LOCK_MASK) +/*! @} */ /*! @name SRL - SPDIFRxLeft Register */ +/*! @{ */ #define SPDIF_SRL_RXDATALEFT_MASK (0xFFFFFFU) #define SPDIF_SRL_RXDATALEFT_SHIFT (0U) #define SPDIF_SRL_RXDATALEFT(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRL_RXDATALEFT_SHIFT)) & SPDIF_SRL_RXDATALEFT_MASK) +/*! @} */ /*! @name SRR - SPDIFRxRight Register */ +/*! @{ */ #define SPDIF_SRR_RXDATARIGHT_MASK (0xFFFFFFU) #define SPDIF_SRR_RXDATARIGHT_SHIFT (0U) #define SPDIF_SRR_RXDATARIGHT(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRR_RXDATARIGHT_SHIFT)) & SPDIF_SRR_RXDATARIGHT_MASK) +/*! @} */ /*! @name SRCSH - SPDIFRxCChannel_h Register */ +/*! @{ */ #define SPDIF_SRCSH_RXCCHANNEL_H_MASK (0xFFFFFFU) #define SPDIF_SRCSH_RXCCHANNEL_H_SHIFT (0U) #define SPDIF_SRCSH_RXCCHANNEL_H(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRCSH_RXCCHANNEL_H_SHIFT)) & SPDIF_SRCSH_RXCCHANNEL_H_MASK) +/*! @} */ /*! @name SRCSL - SPDIFRxCChannel_l Register */ +/*! @{ */ #define SPDIF_SRCSL_RXCCHANNEL_L_MASK (0xFFFFFFU) #define SPDIF_SRCSL_RXCCHANNEL_L_SHIFT (0U) #define SPDIF_SRCSL_RXCCHANNEL_L(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRCSL_RXCCHANNEL_L_SHIFT)) & SPDIF_SRCSL_RXCCHANNEL_L_MASK) +/*! @} */ /*! @name SRU - UchannelRx Register */ +/*! @{ */ #define SPDIF_SRU_RXUCHANNEL_MASK (0xFFFFFFU) #define SPDIF_SRU_RXUCHANNEL_SHIFT (0U) #define SPDIF_SRU_RXUCHANNEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRU_RXUCHANNEL_SHIFT)) & SPDIF_SRU_RXUCHANNEL_MASK) +/*! @} */ /*! @name SRQ - QchannelRx Register */ +/*! @{ */ #define SPDIF_SRQ_RXQCHANNEL_MASK (0xFFFFFFU) #define SPDIF_SRQ_RXQCHANNEL_SHIFT (0U) #define SPDIF_SRQ_RXQCHANNEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRQ_RXQCHANNEL_SHIFT)) & SPDIF_SRQ_RXQCHANNEL_MASK) +/*! @} */ /*! @name STL - SPDIFTxLeft Register */ +/*! @{ */ #define SPDIF_STL_TXDATALEFT_MASK (0xFFFFFFU) #define SPDIF_STL_TXDATALEFT_SHIFT (0U) #define SPDIF_STL_TXDATALEFT(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STL_TXDATALEFT_SHIFT)) & SPDIF_STL_TXDATALEFT_MASK) +/*! @} */ /*! @name STR - SPDIFTxRight Register */ +/*! @{ */ #define SPDIF_STR_TXDATARIGHT_MASK (0xFFFFFFU) #define SPDIF_STR_TXDATARIGHT_SHIFT (0U) #define SPDIF_STR_TXDATARIGHT(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STR_TXDATARIGHT_SHIFT)) & SPDIF_STR_TXDATARIGHT_MASK) +/*! @} */ /*! @name STCSCH - SPDIFTxCChannelCons_h Register */ +/*! @{ */ #define SPDIF_STCSCH_TXCCHANNELCONS_H_MASK (0xFFFFFFU) #define SPDIF_STCSCH_TXCCHANNELCONS_H_SHIFT (0U) #define SPDIF_STCSCH_TXCCHANNELCONS_H(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STCSCH_TXCCHANNELCONS_H_SHIFT)) & SPDIF_STCSCH_TXCCHANNELCONS_H_MASK) +/*! @} */ /*! @name STCSCL - SPDIFTxCChannelCons_l Register */ +/*! @{ */ #define SPDIF_STCSCL_TXCCHANNELCONS_L_MASK (0xFFFFFFU) #define SPDIF_STCSCL_TXCCHANNELCONS_L_SHIFT (0U) #define SPDIF_STCSCL_TXCCHANNELCONS_L(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STCSCL_TXCCHANNELCONS_L_SHIFT)) & SPDIF_STCSCL_TXCCHANNELCONS_L_MASK) +/*! @} */ /*! @name SRFM - FreqMeas Register */ +/*! @{ */ #define SPDIF_SRFM_FREQMEAS_MASK (0xFFFFFFU) #define SPDIF_SRFM_FREQMEAS_SHIFT (0U) #define SPDIF_SRFM_FREQMEAS(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRFM_FREQMEAS_SHIFT)) & SPDIF_SRFM_FREQMEAS_MASK) +/*! @} */ /*! @name STC - SPDIFTxClk Register */ +/*! @{ */ #define SPDIF_STC_TXCLK_DF_MASK (0x7FU) #define SPDIF_STC_TXCLK_DF_SHIFT (0U) #define SPDIF_STC_TXCLK_DF(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STC_TXCLK_DF_SHIFT)) & SPDIF_STC_TXCLK_DF_MASK) @@ -20712,6 +22681,7 @@ typedef struct { #define SPDIF_STC_SYSCLK_DF_MASK (0xFF800U) #define SPDIF_STC_SYSCLK_DF_SHIFT (11U) #define SPDIF_STC_SYSCLK_DF(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STC_SYSCLK_DF_SHIFT)) & SPDIF_STC_SYSCLK_DF_MASK) +/*! @} */ /*! @@ -20765,9 +22735,7 @@ typedef struct { */ /*! @name SCR - SRC Control Register */ -#define SRC_SCR_LOCKUP_RST_MASK (0x10U) -#define SRC_SCR_LOCKUP_RST_SHIFT (4U) -#define SRC_SCR_LOCKUP_RST(x) (((uint32_t)(((uint32_t)(x)) << SRC_SCR_LOCKUP_RST_SHIFT)) & SRC_SCR_LOCKUP_RST_MASK) +/*! @{ */ #define SRC_SCR_MASK_WDOG_RST_MASK (0x780U) #define SRC_SCR_MASK_WDOG_RST_SHIFT (7U) #define SRC_SCR_MASK_WDOG_RST(x) (((uint32_t)(((uint32_t)(x)) << SRC_SCR_MASK_WDOG_RST_SHIFT)) & SRC_SCR_MASK_WDOG_RST_MASK) @@ -20783,8 +22751,10 @@ typedef struct { #define SRC_SCR_MASK_WDOG3_RST_MASK (0xF0000000U) #define SRC_SCR_MASK_WDOG3_RST_SHIFT (28U) #define SRC_SCR_MASK_WDOG3_RST(x) (((uint32_t)(((uint32_t)(x)) << SRC_SCR_MASK_WDOG3_RST_SHIFT)) & SRC_SCR_MASK_WDOG3_RST_MASK) +/*! @} */ /*! @name SBMR1 - SRC Boot Mode Register 1 */ +/*! @{ */ #define SRC_SBMR1_BOOT_CFG1_MASK (0xFFU) #define SRC_SBMR1_BOOT_CFG1_SHIFT (0U) #define SRC_SBMR1_BOOT_CFG1(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR1_BOOT_CFG1_SHIFT)) & SRC_SBMR1_BOOT_CFG1_MASK) @@ -20797,8 +22767,10 @@ typedef struct { #define SRC_SBMR1_BOOT_CFG4_MASK (0xFF000000U) #define SRC_SBMR1_BOOT_CFG4_SHIFT (24U) #define SRC_SBMR1_BOOT_CFG4(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR1_BOOT_CFG4_SHIFT)) & SRC_SBMR1_BOOT_CFG4_MASK) +/*! @} */ /*! @name SRSR - SRC Reset Status Register */ +/*! @{ */ #define SRC_SRSR_IPP_RESET_B_MASK (0x1U) #define SRC_SRSR_IPP_RESET_B_SHIFT (0U) #define SRC_SRSR_IPP_RESET_B(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_IPP_RESET_B_SHIFT)) & SRC_SRSR_IPP_RESET_B_MASK) @@ -20826,8 +22798,10 @@ typedef struct { #define SRC_SRSR_TEMPSENSE_RST_B_MASK (0x100U) #define SRC_SRSR_TEMPSENSE_RST_B_SHIFT (8U) #define SRC_SRSR_TEMPSENSE_RST_B(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_TEMPSENSE_RST_B_SHIFT)) & SRC_SRSR_TEMPSENSE_RST_B_MASK) +/*! @} */ /*! @name SBMR2 - SRC Boot Mode Register 2 */ +/*! @{ */ #define SRC_SBMR2_SEC_CONFIG_MASK (0x3U) #define SRC_SBMR2_SEC_CONFIG_SHIFT (0U) #define SRC_SBMR2_SEC_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR2_SEC_CONFIG_SHIFT)) & SRC_SBMR2_SEC_CONFIG_MASK) @@ -20840,14 +22814,17 @@ typedef struct { #define SRC_SBMR2_BMOD_MASK (0x3000000U) #define SRC_SBMR2_BMOD_SHIFT (24U) #define SRC_SBMR2_BMOD(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR2_BMOD_SHIFT)) & SRC_SBMR2_BMOD_MASK) +/*! @} */ /*! @name GPR - SRC General Purpose Register 1..SRC General Purpose Register 10 */ -#define SRC_GPR_PERSISTENT_ENTRY0_MASK (0xFFFFFFFFU) -#define SRC_GPR_PERSISTENT_ENTRY0_SHIFT (0U) -#define SRC_GPR_PERSISTENT_ENTRY0(x) (((uint32_t)(((uint32_t)(x)) << SRC_GPR_PERSISTENT_ENTRY0_SHIFT)) & SRC_GPR_PERSISTENT_ENTRY0_MASK) +/*! @{ */ #define SRC_GPR_PERSISTENT_ARG0_MASK (0xFFFFFFFFU) #define SRC_GPR_PERSISTENT_ARG0_SHIFT (0U) #define SRC_GPR_PERSISTENT_ARG0(x) (((uint32_t)(((uint32_t)(x)) << SRC_GPR_PERSISTENT_ARG0_SHIFT)) & SRC_GPR_PERSISTENT_ARG0_MASK) +#define SRC_GPR_PERSISTENT_ENTRY0_MASK (0xFFFFFFFFU) +#define SRC_GPR_PERSISTENT_ENTRY0_SHIFT (0U) +#define SRC_GPR_PERSISTENT_ENTRY0(x) (((uint32_t)(((uint32_t)(x)) << SRC_GPR_PERSISTENT_ENTRY0_SHIFT)) & SRC_GPR_PERSISTENT_ENTRY0_MASK) +/*! @} */ /* The count of SRC_GPR */ #define SRC_GPR_COUNT (10U) @@ -20938,6 +22915,7 @@ typedef struct { */ /*! @name TEMPSENSE0 - Tempsensor Control Register 0 */ +/*! @{ */ #define TEMPMON_TEMPSENSE0_POWER_DOWN_MASK (0x1U) #define TEMPMON_TEMPSENSE0_POWER_DOWN_SHIFT (0U) #define TEMPMON_TEMPSENSE0_POWER_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_POWER_DOWN_MASK) @@ -20953,8 +22931,10 @@ typedef struct { #define TEMPMON_TEMPSENSE0_ALARM_VALUE_MASK (0xFFF00000U) #define TEMPMON_TEMPSENSE0_ALARM_VALUE_SHIFT (20U) #define TEMPMON_TEMPSENSE0_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE0_ALARM_VALUE_MASK) +/*! @} */ /*! @name TEMPSENSE0_SET - Tempsensor Control Register 0 */ +/*! @{ */ #define TEMPMON_TEMPSENSE0_SET_POWER_DOWN_MASK (0x1U) #define TEMPMON_TEMPSENSE0_SET_POWER_DOWN_SHIFT (0U) #define TEMPMON_TEMPSENSE0_SET_POWER_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_SET_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_SET_POWER_DOWN_MASK) @@ -20970,8 +22950,10 @@ typedef struct { #define TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_MASK (0xFFF00000U) #define TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_SHIFT (20U) #define TEMPMON_TEMPSENSE0_SET_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_MASK) +/*! @} */ /*! @name TEMPSENSE0_CLR - Tempsensor Control Register 0 */ +/*! @{ */ #define TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_MASK (0x1U) #define TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_SHIFT (0U) #define TEMPMON_TEMPSENSE0_CLR_POWER_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_MASK) @@ -20987,8 +22969,10 @@ typedef struct { #define TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_MASK (0xFFF00000U) #define TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_SHIFT (20U) #define TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_MASK) +/*! @} */ /*! @name TEMPSENSE0_TOG - Tempsensor Control Register 0 */ +/*! @{ */ #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U) #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT (0U) #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK) @@ -21004,58 +22988,75 @@ typedef struct { #define TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_MASK (0xFFF00000U) #define TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_SHIFT (20U) #define TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_MASK) +/*! @} */ /*! @name TEMPSENSE1 - Tempsensor Control Register 1 */ +/*! @{ */ #define TEMPMON_TEMPSENSE1_MEASURE_FREQ_MASK (0xFFFFU) #define TEMPMON_TEMPSENSE1_MEASURE_FREQ_SHIFT (0U) #define TEMPMON_TEMPSENSE1_MEASURE_FREQ(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE1_MEASURE_FREQ_SHIFT)) & TEMPMON_TEMPSENSE1_MEASURE_FREQ_MASK) +/*! @} */ /*! @name TEMPSENSE1_SET - Tempsensor Control Register 1 */ +/*! @{ */ #define TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_MASK (0xFFFFU) #define TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT (0U) #define TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT)) & TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_MASK) +/*! @} */ /*! @name TEMPSENSE1_CLR - Tempsensor Control Register 1 */ +/*! @{ */ #define TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_MASK (0xFFFFU) #define TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT (0U) #define TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT)) & TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_MASK) +/*! @} */ /*! @name TEMPSENSE1_TOG - Tempsensor Control Register 1 */ +/*! @{ */ #define TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_MASK (0xFFFFU) #define TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT (0U) #define TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT)) & TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_MASK) +/*! @} */ /*! @name TEMPSENSE2 - Tempsensor Control Register 2 */ +/*! @{ */ #define TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_MASK (0xFFFU) #define TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_SHIFT (0U) #define TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_MASK) #define TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_MASK (0xFFF0000U) #define TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_SHIFT (16U) #define TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_MASK) +/*! @} */ /*! @name TEMPSENSE2_SET - Tempsensor Control Register 2 */ +/*! @{ */ #define TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_MASK (0xFFFU) #define TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_SHIFT (0U) #define TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_MASK) #define TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_MASK (0xFFF0000U) #define TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_SHIFT (16U) #define TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_MASK) +/*! @} */ /*! @name TEMPSENSE2_CLR - Tempsensor Control Register 2 */ +/*! @{ */ #define TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_MASK (0xFFFU) #define TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_SHIFT (0U) #define TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_MASK) #define TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_MASK (0xFFF0000U) #define TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_SHIFT (16U) #define TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_MASK) +/*! @} */ /*! @name TEMPSENSE2_TOG - Tempsensor Control Register 2 */ +/*! @{ */ #define TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_MASK (0xFFFU) #define TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_SHIFT (0U) #define TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_MASK) #define TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_MASK (0xFFF0000U) #define TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_SHIFT (16U) #define TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_MASK) +/*! @} */ /*! @@ -21118,54 +23119,67 @@ typedef struct { */ /*! @name COMP1 - Timer Channel Compare Register 1 */ +/*! @{ */ #define TMR_COMP1_COMPARISON_1_MASK (0xFFFFU) #define TMR_COMP1_COMPARISON_1_SHIFT (0U) #define TMR_COMP1_COMPARISON_1(x) (((uint16_t)(((uint16_t)(x)) << TMR_COMP1_COMPARISON_1_SHIFT)) & TMR_COMP1_COMPARISON_1_MASK) +/*! @} */ /* The count of TMR_COMP1 */ #define TMR_COMP1_COUNT (4U) /*! @name COMP2 - Timer Channel Compare Register 2 */ +/*! @{ */ #define TMR_COMP2_COMPARISON_2_MASK (0xFFFFU) #define TMR_COMP2_COMPARISON_2_SHIFT (0U) #define TMR_COMP2_COMPARISON_2(x) (((uint16_t)(((uint16_t)(x)) << TMR_COMP2_COMPARISON_2_SHIFT)) & TMR_COMP2_COMPARISON_2_MASK) +/*! @} */ /* The count of TMR_COMP2 */ #define TMR_COMP2_COUNT (4U) /*! @name CAPT - Timer Channel Capture Register */ +/*! @{ */ #define TMR_CAPT_CAPTURE_MASK (0xFFFFU) #define TMR_CAPT_CAPTURE_SHIFT (0U) #define TMR_CAPT_CAPTURE(x) (((uint16_t)(((uint16_t)(x)) << TMR_CAPT_CAPTURE_SHIFT)) & TMR_CAPT_CAPTURE_MASK) +/*! @} */ /* The count of TMR_CAPT */ #define TMR_CAPT_COUNT (4U) /*! @name LOAD - Timer Channel Load Register */ +/*! @{ */ #define TMR_LOAD_LOAD_MASK (0xFFFFU) #define TMR_LOAD_LOAD_SHIFT (0U) #define TMR_LOAD_LOAD(x) (((uint16_t)(((uint16_t)(x)) << TMR_LOAD_LOAD_SHIFT)) & TMR_LOAD_LOAD_MASK) +/*! @} */ /* The count of TMR_LOAD */ #define TMR_LOAD_COUNT (4U) /*! @name HOLD - Timer Channel Hold Register */ +/*! @{ */ #define TMR_HOLD_HOLD_MASK (0xFFFFU) #define TMR_HOLD_HOLD_SHIFT (0U) #define TMR_HOLD_HOLD(x) (((uint16_t)(((uint16_t)(x)) << TMR_HOLD_HOLD_SHIFT)) & TMR_HOLD_HOLD_MASK) +/*! @} */ /* The count of TMR_HOLD */ #define TMR_HOLD_COUNT (4U) /*! @name CNTR - Timer Channel Counter Register */ +/*! @{ */ #define TMR_CNTR_COUNTER_MASK (0xFFFFU) #define TMR_CNTR_COUNTER_SHIFT (0U) #define TMR_CNTR_COUNTER(x) (((uint16_t)(((uint16_t)(x)) << TMR_CNTR_COUNTER_SHIFT)) & TMR_CNTR_COUNTER_MASK) +/*! @} */ /* The count of TMR_CNTR */ #define TMR_CNTR_COUNT (4U) /*! @name CTRL - Timer Channel Control Register */ +/*! @{ */ #define TMR_CTRL_OUTMODE_MASK (0x7U) #define TMR_CTRL_OUTMODE_SHIFT (0U) #define TMR_CTRL_OUTMODE(x) (((uint16_t)(((uint16_t)(x)) << TMR_CTRL_OUTMODE_SHIFT)) & TMR_CTRL_OUTMODE_MASK) @@ -21190,11 +23204,13 @@ typedef struct { #define TMR_CTRL_CM_MASK (0xE000U) #define TMR_CTRL_CM_SHIFT (13U) #define TMR_CTRL_CM(x) (((uint16_t)(((uint16_t)(x)) << TMR_CTRL_CM_SHIFT)) & TMR_CTRL_CM_MASK) +/*! @} */ /* The count of TMR_CTRL */ #define TMR_CTRL_COUNT (4U) /*! @name SCTRL - Timer Channel Status and Control Register */ +/*! @{ */ #define TMR_SCTRL_OEN_MASK (0x1U) #define TMR_SCTRL_OEN_SHIFT (0U) #define TMR_SCTRL_OEN(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_OEN_SHIFT)) & TMR_SCTRL_OEN_MASK) @@ -21240,27 +23256,33 @@ typedef struct { #define TMR_SCTRL_TCF_MASK (0x8000U) #define TMR_SCTRL_TCF_SHIFT (15U) #define TMR_SCTRL_TCF(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_TCF_SHIFT)) & TMR_SCTRL_TCF_MASK) +/*! @} */ /* The count of TMR_SCTRL */ #define TMR_SCTRL_COUNT (4U) /*! @name CMPLD1 - Timer Channel Comparator Load Register 1 */ +/*! @{ */ #define TMR_CMPLD1_COMPARATOR_LOAD_1_MASK (0xFFFFU) #define TMR_CMPLD1_COMPARATOR_LOAD_1_SHIFT (0U) #define TMR_CMPLD1_COMPARATOR_LOAD_1(x) (((uint16_t)(((uint16_t)(x)) << TMR_CMPLD1_COMPARATOR_LOAD_1_SHIFT)) & TMR_CMPLD1_COMPARATOR_LOAD_1_MASK) +/*! @} */ /* The count of TMR_CMPLD1 */ #define TMR_CMPLD1_COUNT (4U) /*! @name CMPLD2 - Timer Channel Comparator Load Register 2 */ +/*! @{ */ #define TMR_CMPLD2_COMPARATOR_LOAD_2_MASK (0xFFFFU) #define TMR_CMPLD2_COMPARATOR_LOAD_2_SHIFT (0U) #define TMR_CMPLD2_COMPARATOR_LOAD_2(x) (((uint16_t)(((uint16_t)(x)) << TMR_CMPLD2_COMPARATOR_LOAD_2_SHIFT)) & TMR_CMPLD2_COMPARATOR_LOAD_2_MASK) +/*! @} */ /* The count of TMR_CMPLD2 */ #define TMR_CMPLD2_COUNT (4U) /*! @name CSCTRL - Timer Channel Comparator Status and Control Register */ +/*! @{ */ #define TMR_CSCTRL_CL1_MASK (0x3U) #define TMR_CSCTRL_CL1_SHIFT (0U) #define TMR_CSCTRL_CL1(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_CL1_SHIFT)) & TMR_CSCTRL_CL1_MASK) @@ -21297,22 +23319,26 @@ typedef struct { #define TMR_CSCTRL_DBG_EN_MASK (0xC000U) #define TMR_CSCTRL_DBG_EN_SHIFT (14U) #define TMR_CSCTRL_DBG_EN(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_DBG_EN_SHIFT)) & TMR_CSCTRL_DBG_EN_MASK) +/*! @} */ /* The count of TMR_CSCTRL */ #define TMR_CSCTRL_COUNT (4U) /*! @name FILT - Timer Channel Input Filter Register */ +/*! @{ */ #define TMR_FILT_FILT_PER_MASK (0xFFU) #define TMR_FILT_FILT_PER_SHIFT (0U) #define TMR_FILT_FILT_PER(x) (((uint16_t)(((uint16_t)(x)) << TMR_FILT_FILT_PER_SHIFT)) & TMR_FILT_FILT_PER_MASK) #define TMR_FILT_FILT_CNT_MASK (0x700U) #define TMR_FILT_FILT_CNT_SHIFT (8U) #define TMR_FILT_FILT_CNT(x) (((uint16_t)(((uint16_t)(x)) << TMR_FILT_FILT_CNT_SHIFT)) & TMR_FILT_FILT_CNT_MASK) +/*! @} */ /* The count of TMR_FILT */ #define TMR_FILT_COUNT (4U) /*! @name DMA - Timer Channel DMA Enable Register */ +/*! @{ */ #define TMR_DMA_IEFDE_MASK (0x1U) #define TMR_DMA_IEFDE_SHIFT (0U) #define TMR_DMA_IEFDE(x) (((uint16_t)(((uint16_t)(x)) << TMR_DMA_IEFDE_SHIFT)) & TMR_DMA_IEFDE_MASK) @@ -21322,14 +23348,17 @@ typedef struct { #define TMR_DMA_CMPLD2DE_MASK (0x4U) #define TMR_DMA_CMPLD2DE_SHIFT (2U) #define TMR_DMA_CMPLD2DE(x) (((uint16_t)(((uint16_t)(x)) << TMR_DMA_CMPLD2DE_SHIFT)) & TMR_DMA_CMPLD2DE_MASK) +/*! @} */ /* The count of TMR_DMA */ #define TMR_DMA_COUNT (4U) /*! @name ENBL - Timer Channel Enable Register */ +/*! @{ */ #define TMR_ENBL_ENBL_MASK (0xFU) #define TMR_ENBL_ENBL_SHIFT (0U) #define TMR_ENBL_ENBL(x) (((uint16_t)(((uint16_t)(x)) << TMR_ENBL_ENBL_SHIFT)) & TMR_ENBL_ENBL_MASK) +/*! @} */ /* The count of TMR_ENBL */ #define TMR_ENBL_COUNT (4U) @@ -21454,6 +23483,7 @@ typedef struct { */ /*! @name MCTL - Miscellaneous Control Register */ +/*! @{ */ #define TRNG_MCTL_SAMP_MODE_MASK (0x3U) #define TRNG_MCTL_SAMP_MODE_SHIFT (0U) #define TRNG_MCTL_SAMP_MODE(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_SAMP_MODE_SHIFT)) & TRNG_MCTL_SAMP_MODE_MASK) @@ -21496,173 +23526,223 @@ typedef struct { #define TRNG_MCTL_PRGM_MASK (0x10000U) #define TRNG_MCTL_PRGM_SHIFT (16U) #define TRNG_MCTL_PRGM(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_PRGM_SHIFT)) & TRNG_MCTL_PRGM_MASK) +/*! @} */ /*! @name SCMISC - Statistical Check Miscellaneous Register */ +/*! @{ */ #define TRNG_SCMISC_LRUN_MAX_MASK (0xFFU) #define TRNG_SCMISC_LRUN_MAX_SHIFT (0U) #define TRNG_SCMISC_LRUN_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCMISC_LRUN_MAX_SHIFT)) & TRNG_SCMISC_LRUN_MAX_MASK) #define TRNG_SCMISC_RTY_CT_MASK (0xF0000U) #define TRNG_SCMISC_RTY_CT_SHIFT (16U) #define TRNG_SCMISC_RTY_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCMISC_RTY_CT_SHIFT)) & TRNG_SCMISC_RTY_CT_MASK) +/*! @} */ /*! @name PKRRNG - Poker Range Register */ +/*! @{ */ #define TRNG_PKRRNG_PKR_RNG_MASK (0xFFFFU) #define TRNG_PKRRNG_PKR_RNG_SHIFT (0U) #define TRNG_PKRRNG_PKR_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRRNG_PKR_RNG_SHIFT)) & TRNG_PKRRNG_PKR_RNG_MASK) +/*! @} */ /*! @name PKRMAX - Poker Maximum Limit Register */ +/*! @{ */ #define TRNG_PKRMAX_PKR_MAX_MASK (0xFFFFFFU) #define TRNG_PKRMAX_PKR_MAX_SHIFT (0U) #define TRNG_PKRMAX_PKR_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRMAX_PKR_MAX_SHIFT)) & TRNG_PKRMAX_PKR_MAX_MASK) +/*! @} */ /*! @name PKRSQ - Poker Square Calculation Result Register */ +/*! @{ */ #define TRNG_PKRSQ_PKR_SQ_MASK (0xFFFFFFU) #define TRNG_PKRSQ_PKR_SQ_SHIFT (0U) #define TRNG_PKRSQ_PKR_SQ(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRSQ_PKR_SQ_SHIFT)) & TRNG_PKRSQ_PKR_SQ_MASK) +/*! @} */ /*! @name SDCTL - Seed Control Register */ +/*! @{ */ #define TRNG_SDCTL_SAMP_SIZE_MASK (0xFFFFU) #define TRNG_SDCTL_SAMP_SIZE_SHIFT (0U) #define TRNG_SDCTL_SAMP_SIZE(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SDCTL_SAMP_SIZE_SHIFT)) & TRNG_SDCTL_SAMP_SIZE_MASK) #define TRNG_SDCTL_ENT_DLY_MASK (0xFFFF0000U) #define TRNG_SDCTL_ENT_DLY_SHIFT (16U) #define TRNG_SDCTL_ENT_DLY(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SDCTL_ENT_DLY_SHIFT)) & TRNG_SDCTL_ENT_DLY_MASK) +/*! @} */ /*! @name SBLIM - Sparse Bit Limit Register */ +/*! @{ */ #define TRNG_SBLIM_SB_LIM_MASK (0x3FFU) #define TRNG_SBLIM_SB_LIM_SHIFT (0U) #define TRNG_SBLIM_SB_LIM(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SBLIM_SB_LIM_SHIFT)) & TRNG_SBLIM_SB_LIM_MASK) +/*! @} */ /*! @name TOTSAM - Total Samples Register */ +/*! @{ */ #define TRNG_TOTSAM_TOT_SAM_MASK (0xFFFFFU) #define TRNG_TOTSAM_TOT_SAM_SHIFT (0U) #define TRNG_TOTSAM_TOT_SAM(x) (((uint32_t)(((uint32_t)(x)) << TRNG_TOTSAM_TOT_SAM_SHIFT)) & TRNG_TOTSAM_TOT_SAM_MASK) +/*! @} */ /*! @name FRQMIN - Frequency Count Minimum Limit Register */ +/*! @{ */ #define TRNG_FRQMIN_FRQ_MIN_MASK (0x3FFFFFU) #define TRNG_FRQMIN_FRQ_MIN_SHIFT (0U) #define TRNG_FRQMIN_FRQ_MIN(x) (((uint32_t)(((uint32_t)(x)) << TRNG_FRQMIN_FRQ_MIN_SHIFT)) & TRNG_FRQMIN_FRQ_MIN_MASK) +/*! @} */ /*! @name FRQCNT - Frequency Count Register */ +/*! @{ */ #define TRNG_FRQCNT_FRQ_CT_MASK (0x3FFFFFU) #define TRNG_FRQCNT_FRQ_CT_SHIFT (0U) #define TRNG_FRQCNT_FRQ_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_FRQCNT_FRQ_CT_SHIFT)) & TRNG_FRQCNT_FRQ_CT_MASK) +/*! @} */ /*! @name FRQMAX - Frequency Count Maximum Limit Register */ +/*! @{ */ #define TRNG_FRQMAX_FRQ_MAX_MASK (0x3FFFFFU) #define TRNG_FRQMAX_FRQ_MAX_SHIFT (0U) #define TRNG_FRQMAX_FRQ_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_FRQMAX_FRQ_MAX_SHIFT)) & TRNG_FRQMAX_FRQ_MAX_MASK) +/*! @} */ /*! @name SCMC - Statistical Check Monobit Count Register */ +/*! @{ */ #define TRNG_SCMC_MONO_CT_MASK (0xFFFFU) #define TRNG_SCMC_MONO_CT_SHIFT (0U) #define TRNG_SCMC_MONO_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCMC_MONO_CT_SHIFT)) & TRNG_SCMC_MONO_CT_MASK) +/*! @} */ /*! @name SCML - Statistical Check Monobit Limit Register */ +/*! @{ */ #define TRNG_SCML_MONO_MAX_MASK (0xFFFFU) #define TRNG_SCML_MONO_MAX_SHIFT (0U) #define TRNG_SCML_MONO_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCML_MONO_MAX_SHIFT)) & TRNG_SCML_MONO_MAX_MASK) #define TRNG_SCML_MONO_RNG_MASK (0xFFFF0000U) #define TRNG_SCML_MONO_RNG_SHIFT (16U) #define TRNG_SCML_MONO_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCML_MONO_RNG_SHIFT)) & TRNG_SCML_MONO_RNG_MASK) +/*! @} */ /*! @name SCR1C - Statistical Check Run Length 1 Count Register */ +/*! @{ */ #define TRNG_SCR1C_R1_0_CT_MASK (0x7FFFU) #define TRNG_SCR1C_R1_0_CT_SHIFT (0U) #define TRNG_SCR1C_R1_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1C_R1_0_CT_SHIFT)) & TRNG_SCR1C_R1_0_CT_MASK) #define TRNG_SCR1C_R1_1_CT_MASK (0x7FFF0000U) #define TRNG_SCR1C_R1_1_CT_SHIFT (16U) #define TRNG_SCR1C_R1_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1C_R1_1_CT_SHIFT)) & TRNG_SCR1C_R1_1_CT_MASK) +/*! @} */ /*! @name SCR1L - Statistical Check Run Length 1 Limit Register */ +/*! @{ */ #define TRNG_SCR1L_RUN1_MAX_MASK (0x7FFFU) #define TRNG_SCR1L_RUN1_MAX_SHIFT (0U) #define TRNG_SCR1L_RUN1_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1L_RUN1_MAX_SHIFT)) & TRNG_SCR1L_RUN1_MAX_MASK) #define TRNG_SCR1L_RUN1_RNG_MASK (0x7FFF0000U) #define TRNG_SCR1L_RUN1_RNG_SHIFT (16U) #define TRNG_SCR1L_RUN1_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1L_RUN1_RNG_SHIFT)) & TRNG_SCR1L_RUN1_RNG_MASK) +/*! @} */ /*! @name SCR2C - Statistical Check Run Length 2 Count Register */ +/*! @{ */ #define TRNG_SCR2C_R2_0_CT_MASK (0x3FFFU) #define TRNG_SCR2C_R2_0_CT_SHIFT (0U) #define TRNG_SCR2C_R2_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2C_R2_0_CT_SHIFT)) & TRNG_SCR2C_R2_0_CT_MASK) #define TRNG_SCR2C_R2_1_CT_MASK (0x3FFF0000U) #define TRNG_SCR2C_R2_1_CT_SHIFT (16U) #define TRNG_SCR2C_R2_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2C_R2_1_CT_SHIFT)) & TRNG_SCR2C_R2_1_CT_MASK) +/*! @} */ /*! @name SCR2L - Statistical Check Run Length 2 Limit Register */ +/*! @{ */ #define TRNG_SCR2L_RUN2_MAX_MASK (0x3FFFU) #define TRNG_SCR2L_RUN2_MAX_SHIFT (0U) #define TRNG_SCR2L_RUN2_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2L_RUN2_MAX_SHIFT)) & TRNG_SCR2L_RUN2_MAX_MASK) #define TRNG_SCR2L_RUN2_RNG_MASK (0x3FFF0000U) #define TRNG_SCR2L_RUN2_RNG_SHIFT (16U) #define TRNG_SCR2L_RUN2_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2L_RUN2_RNG_SHIFT)) & TRNG_SCR2L_RUN2_RNG_MASK) +/*! @} */ /*! @name SCR3C - Statistical Check Run Length 3 Count Register */ +/*! @{ */ #define TRNG_SCR3C_R3_0_CT_MASK (0x1FFFU) #define TRNG_SCR3C_R3_0_CT_SHIFT (0U) #define TRNG_SCR3C_R3_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3C_R3_0_CT_SHIFT)) & TRNG_SCR3C_R3_0_CT_MASK) #define TRNG_SCR3C_R3_1_CT_MASK (0x1FFF0000U) #define TRNG_SCR3C_R3_1_CT_SHIFT (16U) #define TRNG_SCR3C_R3_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3C_R3_1_CT_SHIFT)) & TRNG_SCR3C_R3_1_CT_MASK) +/*! @} */ /*! @name SCR3L - Statistical Check Run Length 3 Limit Register */ +/*! @{ */ #define TRNG_SCR3L_RUN3_MAX_MASK (0x1FFFU) #define TRNG_SCR3L_RUN3_MAX_SHIFT (0U) #define TRNG_SCR3L_RUN3_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3L_RUN3_MAX_SHIFT)) & TRNG_SCR3L_RUN3_MAX_MASK) #define TRNG_SCR3L_RUN3_RNG_MASK (0x1FFF0000U) #define TRNG_SCR3L_RUN3_RNG_SHIFT (16U) #define TRNG_SCR3L_RUN3_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3L_RUN3_RNG_SHIFT)) & TRNG_SCR3L_RUN3_RNG_MASK) +/*! @} */ /*! @name SCR4C - Statistical Check Run Length 4 Count Register */ +/*! @{ */ #define TRNG_SCR4C_R4_0_CT_MASK (0xFFFU) #define TRNG_SCR4C_R4_0_CT_SHIFT (0U) #define TRNG_SCR4C_R4_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR4C_R4_0_CT_SHIFT)) & TRNG_SCR4C_R4_0_CT_MASK) #define TRNG_SCR4C_R4_1_CT_MASK (0xFFF0000U) #define TRNG_SCR4C_R4_1_CT_SHIFT (16U) #define TRNG_SCR4C_R4_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR4C_R4_1_CT_SHIFT)) & TRNG_SCR4C_R4_1_CT_MASK) +/*! @} */ /*! @name SCR4L - Statistical Check Run Length 4 Limit Register */ +/*! @{ */ #define TRNG_SCR4L_RUN4_MAX_MASK (0xFFFU) #define TRNG_SCR4L_RUN4_MAX_SHIFT (0U) #define TRNG_SCR4L_RUN4_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR4L_RUN4_MAX_SHIFT)) & TRNG_SCR4L_RUN4_MAX_MASK) #define TRNG_SCR4L_RUN4_RNG_MASK (0xFFF0000U) #define TRNG_SCR4L_RUN4_RNG_SHIFT (16U) #define TRNG_SCR4L_RUN4_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR4L_RUN4_RNG_SHIFT)) & TRNG_SCR4L_RUN4_RNG_MASK) +/*! @} */ /*! @name SCR5C - Statistical Check Run Length 5 Count Register */ +/*! @{ */ #define TRNG_SCR5C_R5_0_CT_MASK (0x7FFU) #define TRNG_SCR5C_R5_0_CT_SHIFT (0U) #define TRNG_SCR5C_R5_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR5C_R5_0_CT_SHIFT)) & TRNG_SCR5C_R5_0_CT_MASK) #define TRNG_SCR5C_R5_1_CT_MASK (0x7FF0000U) #define TRNG_SCR5C_R5_1_CT_SHIFT (16U) #define TRNG_SCR5C_R5_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR5C_R5_1_CT_SHIFT)) & TRNG_SCR5C_R5_1_CT_MASK) +/*! @} */ /*! @name SCR5L - Statistical Check Run Length 5 Limit Register */ +/*! @{ */ #define TRNG_SCR5L_RUN5_MAX_MASK (0x7FFU) #define TRNG_SCR5L_RUN5_MAX_SHIFT (0U) #define TRNG_SCR5L_RUN5_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR5L_RUN5_MAX_SHIFT)) & TRNG_SCR5L_RUN5_MAX_MASK) #define TRNG_SCR5L_RUN5_RNG_MASK (0x7FF0000U) #define TRNG_SCR5L_RUN5_RNG_SHIFT (16U) #define TRNG_SCR5L_RUN5_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR5L_RUN5_RNG_SHIFT)) & TRNG_SCR5L_RUN5_RNG_MASK) +/*! @} */ /*! @name SCR6PC - Statistical Check Run Length 6+ Count Register */ +/*! @{ */ #define TRNG_SCR6PC_R6P_0_CT_MASK (0x7FFU) #define TRNG_SCR6PC_R6P_0_CT_SHIFT (0U) #define TRNG_SCR6PC_R6P_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR6PC_R6P_0_CT_SHIFT)) & TRNG_SCR6PC_R6P_0_CT_MASK) #define TRNG_SCR6PC_R6P_1_CT_MASK (0x7FF0000U) #define TRNG_SCR6PC_R6P_1_CT_SHIFT (16U) #define TRNG_SCR6PC_R6P_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR6PC_R6P_1_CT_SHIFT)) & TRNG_SCR6PC_R6P_1_CT_MASK) +/*! @} */ /*! @name SCR6PL - Statistical Check Run Length 6+ Limit Register */ +/*! @{ */ #define TRNG_SCR6PL_RUN6P_MAX_MASK (0x7FFU) #define TRNG_SCR6PL_RUN6P_MAX_SHIFT (0U) #define TRNG_SCR6PL_RUN6P_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR6PL_RUN6P_MAX_SHIFT)) & TRNG_SCR6PL_RUN6P_MAX_MASK) #define TRNG_SCR6PL_RUN6P_RNG_MASK (0x7FF0000U) #define TRNG_SCR6PL_RUN6P_RNG_SHIFT (16U) #define TRNG_SCR6PL_RUN6P_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR6PL_RUN6P_RNG_SHIFT)) & TRNG_SCR6PL_RUN6P_RNG_MASK) +/*! @} */ /*! @name STATUS - Status Register */ +/*! @{ */ #define TRNG_STATUS_TF1BR0_MASK (0x1U) #define TRNG_STATUS_TF1BR0_SHIFT (0U) #define TRNG_STATUS_TF1BR0(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF1BR0_SHIFT)) & TRNG_STATUS_TF1BR0_MASK) @@ -21714,80 +23794,100 @@ typedef struct { #define TRNG_STATUS_RETRY_CT_MASK (0xF0000U) #define TRNG_STATUS_RETRY_CT_SHIFT (16U) #define TRNG_STATUS_RETRY_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_RETRY_CT_SHIFT)) & TRNG_STATUS_RETRY_CT_MASK) +/*! @} */ /*! @name ENT - Entropy Read Register */ +/*! @{ */ #define TRNG_ENT_ENT_MASK (0xFFFFFFFFU) #define TRNG_ENT_ENT_SHIFT (0U) #define TRNG_ENT_ENT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_ENT_ENT_SHIFT)) & TRNG_ENT_ENT_MASK) +/*! @} */ /* The count of TRNG_ENT */ #define TRNG_ENT_COUNT (16U) /*! @name PKRCNT10 - Statistical Check Poker Count 1 and 0 Register */ +/*! @{ */ #define TRNG_PKRCNT10_PKR_0_CT_MASK (0xFFFFU) #define TRNG_PKRCNT10_PKR_0_CT_SHIFT (0U) #define TRNG_PKRCNT10_PKR_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT10_PKR_0_CT_SHIFT)) & TRNG_PKRCNT10_PKR_0_CT_MASK) #define TRNG_PKRCNT10_PKR_1_CT_MASK (0xFFFF0000U) #define TRNG_PKRCNT10_PKR_1_CT_SHIFT (16U) #define TRNG_PKRCNT10_PKR_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT10_PKR_1_CT_SHIFT)) & TRNG_PKRCNT10_PKR_1_CT_MASK) +/*! @} */ /*! @name PKRCNT32 - Statistical Check Poker Count 3 and 2 Register */ +/*! @{ */ #define TRNG_PKRCNT32_PKR_2_CT_MASK (0xFFFFU) #define TRNG_PKRCNT32_PKR_2_CT_SHIFT (0U) #define TRNG_PKRCNT32_PKR_2_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT32_PKR_2_CT_SHIFT)) & TRNG_PKRCNT32_PKR_2_CT_MASK) #define TRNG_PKRCNT32_PKR_3_CT_MASK (0xFFFF0000U) #define TRNG_PKRCNT32_PKR_3_CT_SHIFT (16U) #define TRNG_PKRCNT32_PKR_3_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT32_PKR_3_CT_SHIFT)) & TRNG_PKRCNT32_PKR_3_CT_MASK) +/*! @} */ /*! @name PKRCNT54 - Statistical Check Poker Count 5 and 4 Register */ +/*! @{ */ #define TRNG_PKRCNT54_PKR_4_CT_MASK (0xFFFFU) #define TRNG_PKRCNT54_PKR_4_CT_SHIFT (0U) #define TRNG_PKRCNT54_PKR_4_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT54_PKR_4_CT_SHIFT)) & TRNG_PKRCNT54_PKR_4_CT_MASK) #define TRNG_PKRCNT54_PKR_5_CT_MASK (0xFFFF0000U) #define TRNG_PKRCNT54_PKR_5_CT_SHIFT (16U) #define TRNG_PKRCNT54_PKR_5_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT54_PKR_5_CT_SHIFT)) & TRNG_PKRCNT54_PKR_5_CT_MASK) +/*! @} */ /*! @name PKRCNT76 - Statistical Check Poker Count 7 and 6 Register */ +/*! @{ */ #define TRNG_PKRCNT76_PKR_6_CT_MASK (0xFFFFU) #define TRNG_PKRCNT76_PKR_6_CT_SHIFT (0U) #define TRNG_PKRCNT76_PKR_6_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT76_PKR_6_CT_SHIFT)) & TRNG_PKRCNT76_PKR_6_CT_MASK) #define TRNG_PKRCNT76_PKR_7_CT_MASK (0xFFFF0000U) #define TRNG_PKRCNT76_PKR_7_CT_SHIFT (16U) #define TRNG_PKRCNT76_PKR_7_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT76_PKR_7_CT_SHIFT)) & TRNG_PKRCNT76_PKR_7_CT_MASK) +/*! @} */ /*! @name PKRCNT98 - Statistical Check Poker Count 9 and 8 Register */ +/*! @{ */ #define TRNG_PKRCNT98_PKR_8_CT_MASK (0xFFFFU) #define TRNG_PKRCNT98_PKR_8_CT_SHIFT (0U) #define TRNG_PKRCNT98_PKR_8_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT98_PKR_8_CT_SHIFT)) & TRNG_PKRCNT98_PKR_8_CT_MASK) #define TRNG_PKRCNT98_PKR_9_CT_MASK (0xFFFF0000U) #define TRNG_PKRCNT98_PKR_9_CT_SHIFT (16U) #define TRNG_PKRCNT98_PKR_9_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT98_PKR_9_CT_SHIFT)) & TRNG_PKRCNT98_PKR_9_CT_MASK) +/*! @} */ /*! @name PKRCNTBA - Statistical Check Poker Count B and A Register */ +/*! @{ */ #define TRNG_PKRCNTBA_PKR_A_CT_MASK (0xFFFFU) #define TRNG_PKRCNTBA_PKR_A_CT_SHIFT (0U) #define TRNG_PKRCNTBA_PKR_A_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTBA_PKR_A_CT_SHIFT)) & TRNG_PKRCNTBA_PKR_A_CT_MASK) #define TRNG_PKRCNTBA_PKR_B_CT_MASK (0xFFFF0000U) #define TRNG_PKRCNTBA_PKR_B_CT_SHIFT (16U) #define TRNG_PKRCNTBA_PKR_B_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTBA_PKR_B_CT_SHIFT)) & TRNG_PKRCNTBA_PKR_B_CT_MASK) +/*! @} */ /*! @name PKRCNTDC - Statistical Check Poker Count D and C Register */ +/*! @{ */ #define TRNG_PKRCNTDC_PKR_C_CT_MASK (0xFFFFU) #define TRNG_PKRCNTDC_PKR_C_CT_SHIFT (0U) #define TRNG_PKRCNTDC_PKR_C_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTDC_PKR_C_CT_SHIFT)) & TRNG_PKRCNTDC_PKR_C_CT_MASK) #define TRNG_PKRCNTDC_PKR_D_CT_MASK (0xFFFF0000U) #define TRNG_PKRCNTDC_PKR_D_CT_SHIFT (16U) #define TRNG_PKRCNTDC_PKR_D_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTDC_PKR_D_CT_SHIFT)) & TRNG_PKRCNTDC_PKR_D_CT_MASK) +/*! @} */ /*! @name PKRCNTFE - Statistical Check Poker Count F and E Register */ +/*! @{ */ #define TRNG_PKRCNTFE_PKR_E_CT_MASK (0xFFFFU) #define TRNG_PKRCNTFE_PKR_E_CT_SHIFT (0U) #define TRNG_PKRCNTFE_PKR_E_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTFE_PKR_E_CT_SHIFT)) & TRNG_PKRCNTFE_PKR_E_CT_MASK) #define TRNG_PKRCNTFE_PKR_F_CT_MASK (0xFFFF0000U) #define TRNG_PKRCNTFE_PKR_F_CT_SHIFT (16U) #define TRNG_PKRCNTFE_PKR_F_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTFE_PKR_F_CT_SHIFT)) & TRNG_PKRCNTFE_PKR_F_CT_MASK) +/*! @} */ /*! @name SEC_CFG - Security Configuration Register */ +/*! @{ */ #define TRNG_SEC_CFG_UNUSED0_MASK (0x1U) #define TRNG_SEC_CFG_UNUSED0_SHIFT (0U) #define TRNG_SEC_CFG_UNUSED0(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SEC_CFG_UNUSED0_SHIFT)) & TRNG_SEC_CFG_UNUSED0_MASK) @@ -21797,8 +23897,10 @@ typedef struct { #define TRNG_SEC_CFG_UNUSED2_MASK (0x4U) #define TRNG_SEC_CFG_UNUSED2_SHIFT (2U) #define TRNG_SEC_CFG_UNUSED2(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SEC_CFG_UNUSED2_SHIFT)) & TRNG_SEC_CFG_UNUSED2_MASK) +/*! @} */ /*! @name INT_CTRL - Interrupt Control Register */ +/*! @{ */ #define TRNG_INT_CTRL_HW_ERR_MASK (0x1U) #define TRNG_INT_CTRL_HW_ERR_SHIFT (0U) #define TRNG_INT_CTRL_HW_ERR(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_CTRL_HW_ERR_SHIFT)) & TRNG_INT_CTRL_HW_ERR_MASK) @@ -21811,8 +23913,10 @@ typedef struct { #define TRNG_INT_CTRL_UNUSED_MASK (0xFFFFFFF8U) #define TRNG_INT_CTRL_UNUSED_SHIFT (3U) #define TRNG_INT_CTRL_UNUSED(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_CTRL_UNUSED_SHIFT)) & TRNG_INT_CTRL_UNUSED_MASK) +/*! @} */ /*! @name INT_MASK - Mask Register */ +/*! @{ */ #define TRNG_INT_MASK_HW_ERR_MASK (0x1U) #define TRNG_INT_MASK_HW_ERR_SHIFT (0U) #define TRNG_INT_MASK_HW_ERR(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_MASK_HW_ERR_SHIFT)) & TRNG_INT_MASK_HW_ERR_MASK) @@ -21822,8 +23926,10 @@ typedef struct { #define TRNG_INT_MASK_FRQ_CT_FAIL_MASK (0x4U) #define TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT (2U) #define TRNG_INT_MASK_FRQ_CT_FAIL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT)) & TRNG_INT_MASK_FRQ_CT_FAIL_MASK) +/*! @} */ /*! @name INT_STATUS - Interrupt Status Register */ +/*! @{ */ #define TRNG_INT_STATUS_HW_ERR_MASK (0x1U) #define TRNG_INT_STATUS_HW_ERR_SHIFT (0U) #define TRNG_INT_STATUS_HW_ERR(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_STATUS_HW_ERR_SHIFT)) & TRNG_INT_STATUS_HW_ERR_MASK) @@ -21833,8 +23939,10 @@ typedef struct { #define TRNG_INT_STATUS_FRQ_CT_FAIL_MASK (0x4U) #define TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT (2U) #define TRNG_INT_STATUS_FRQ_CT_FAIL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT)) & TRNG_INT_STATUS_FRQ_CT_FAIL_MASK) +/*! @} */ /*! @name VID1 - Version ID Register (MS) */ +/*! @{ */ #define TRNG_VID1_MIN_REV_MASK (0xFFU) #define TRNG_VID1_MIN_REV_SHIFT (0U) #define TRNG_VID1_MIN_REV(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID1_MIN_REV_SHIFT)) & TRNG_VID1_MIN_REV_MASK) @@ -21844,8 +23952,10 @@ typedef struct { #define TRNG_VID1_IP_ID_MASK (0xFFFF0000U) #define TRNG_VID1_IP_ID_SHIFT (16U) #define TRNG_VID1_IP_ID(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID1_IP_ID_SHIFT)) & TRNG_VID1_IP_ID_MASK) +/*! @} */ /*! @name VID2 - Version ID Register (LS) */ +/*! @{ */ #define TRNG_VID2_CONFIG_OPT_MASK (0xFFU) #define TRNG_VID2_CONFIG_OPT_SHIFT (0U) #define TRNG_VID2_CONFIG_OPT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID2_CONFIG_OPT_SHIFT)) & TRNG_VID2_CONFIG_OPT_MASK) @@ -21858,6 +23968,7 @@ typedef struct { #define TRNG_VID2_ERA_MASK (0xFF000000U) #define TRNG_VID2_ERA_SHIFT (24U) #define TRNG_VID2_ERA(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID2_ERA_SHIFT)) & TRNG_VID2_ERA_MASK) +/*! @} */ /*! @@ -21893,9 +24004,9 @@ typedef struct { /** TSC - Register Layout Typedef */ typedef struct { - __IO uint32_t BASIC_SETTING; /**< PS Input Buffer Address, offset: 0x0 */ + __IO uint32_t BASIC_SETTING; /**< , offset: 0x0 */ uint8_t RESERVED_0[12]; - __IO uint32_t PS_INPUT_BUFFER_ADDR; /**< PS Input Buffer Address, offset: 0x10 */ + __IO uint32_t PRE_CHARGE_TIME; /**< , offset: 0x10 */ uint8_t RESERVED_1[12]; __IO uint32_t FLOW_CONTROL; /**< Flow Control, offset: 0x20 */ uint8_t RESERVED_2[12]; @@ -21921,7 +24032,8 @@ typedef struct { * @{ */ -/*! @name BASIC_SETTING - PS Input Buffer Address */ +/*! @name BASIC_SETTING - */ +/*! @{ */ #define TSC_BASIC_SETTING_AUTO_MEASURE_MASK (0x1U) #define TSC_BASIC_SETTING_AUTO_MEASURE_SHIFT (0U) #define TSC_BASIC_SETTING_AUTO_MEASURE(x) (((uint32_t)(((uint32_t)(x)) << TSC_BASIC_SETTING_AUTO_MEASURE_SHIFT)) & TSC_BASIC_SETTING_AUTO_MEASURE_MASK) @@ -21931,13 +24043,17 @@ typedef struct { #define TSC_BASIC_SETTING_MEASURE_DELAY_TIME_MASK (0xFFFFFF00U) #define TSC_BASIC_SETTING_MEASURE_DELAY_TIME_SHIFT (8U) #define TSC_BASIC_SETTING_MEASURE_DELAY_TIME(x) (((uint32_t)(((uint32_t)(x)) << TSC_BASIC_SETTING_MEASURE_DELAY_TIME_SHIFT)) & TSC_BASIC_SETTING_MEASURE_DELAY_TIME_MASK) +/*! @} */ -/*! @name PS_INPUT_BUFFER_ADDR - PS Input Buffer Address */ -#define TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_MASK (0xFFFFFFFFU) -#define TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_SHIFT (0U) -#define TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME(x) (((uint32_t)(((uint32_t)(x)) << TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_SHIFT)) & TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_MASK) +/*! @name PRE_CHARGE_TIME - */ +/*! @{ */ +#define TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME_MASK (0xFFFFFFFFU) +#define TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME_SHIFT (0U) +#define TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME(x) (((uint32_t)(((uint32_t)(x)) << TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME_SHIFT)) & TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME_MASK) +/*! @} */ /*! @name FLOW_CONTROL - Flow Control */ +/*! @{ */ #define TSC_FLOW_CONTROL_SW_RST_MASK (0x1U) #define TSC_FLOW_CONTROL_SW_RST_SHIFT (0U) #define TSC_FLOW_CONTROL_SW_RST(x) (((uint32_t)(((uint32_t)(x)) << TSC_FLOW_CONTROL_SW_RST_SHIFT)) & TSC_FLOW_CONTROL_SW_RST_MASK) @@ -21953,16 +24069,20 @@ typedef struct { #define TSC_FLOW_CONTROL_DISABLE_MASK (0x10000U) #define TSC_FLOW_CONTROL_DISABLE_SHIFT (16U) #define TSC_FLOW_CONTROL_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << TSC_FLOW_CONTROL_DISABLE_SHIFT)) & TSC_FLOW_CONTROL_DISABLE_MASK) +/*! @} */ /*! @name MEASEURE_VALUE - Measure Value */ +/*! @{ */ #define TSC_MEASEURE_VALUE_Y_VALUE_MASK (0xFFFU) #define TSC_MEASEURE_VALUE_Y_VALUE_SHIFT (0U) #define TSC_MEASEURE_VALUE_Y_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TSC_MEASEURE_VALUE_Y_VALUE_SHIFT)) & TSC_MEASEURE_VALUE_Y_VALUE_MASK) #define TSC_MEASEURE_VALUE_X_VALUE_MASK (0xFFF0000U) #define TSC_MEASEURE_VALUE_X_VALUE_SHIFT (16U) #define TSC_MEASEURE_VALUE_X_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TSC_MEASEURE_VALUE_X_VALUE_SHIFT)) & TSC_MEASEURE_VALUE_X_VALUE_MASK) +/*! @} */ /*! @name INT_EN - Interrupt Enable */ +/*! @{ */ #define TSC_INT_EN_MEASURE_INT_EN_MASK (0x1U) #define TSC_INT_EN_MEASURE_INT_EN_SHIFT (0U) #define TSC_INT_EN_MEASURE_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_EN_MEASURE_INT_EN_SHIFT)) & TSC_INT_EN_MEASURE_INT_EN_MASK) @@ -21972,8 +24092,10 @@ typedef struct { #define TSC_INT_EN_IDLE_SW_INT_EN_MASK (0x1000U) #define TSC_INT_EN_IDLE_SW_INT_EN_SHIFT (12U) #define TSC_INT_EN_IDLE_SW_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_EN_IDLE_SW_INT_EN_SHIFT)) & TSC_INT_EN_IDLE_SW_INT_EN_MASK) +/*! @} */ /*! @name INT_SIG_EN - Interrupt Signal Enable */ +/*! @{ */ #define TSC_INT_SIG_EN_MEASURE_SIG_EN_MASK (0x1U) #define TSC_INT_SIG_EN_MEASURE_SIG_EN_SHIFT (0U) #define TSC_INT_SIG_EN_MEASURE_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_SIG_EN_MEASURE_SIG_EN_SHIFT)) & TSC_INT_SIG_EN_MEASURE_SIG_EN_MASK) @@ -21986,8 +24108,10 @@ typedef struct { #define TSC_INT_SIG_EN_IDLE_SW_SIG_EN_MASK (0x1000U) #define TSC_INT_SIG_EN_IDLE_SW_SIG_EN_SHIFT (12U) #define TSC_INT_SIG_EN_IDLE_SW_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_SIG_EN_IDLE_SW_SIG_EN_SHIFT)) & TSC_INT_SIG_EN_IDLE_SW_SIG_EN_MASK) +/*! @} */ /*! @name INT_STATUS - Intterrupt Status */ +/*! @{ */ #define TSC_INT_STATUS_MEASURE_MASK (0x1U) #define TSC_INT_STATUS_MEASURE_SHIFT (0U) #define TSC_INT_STATUS_MEASURE(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_STATUS_MEASURE_SHIFT)) & TSC_INT_STATUS_MEASURE_MASK) @@ -22000,8 +24124,10 @@ typedef struct { #define TSC_INT_STATUS_IDLE_SW_MASK (0x1000U) #define TSC_INT_STATUS_IDLE_SW_SHIFT (12U) #define TSC_INT_STATUS_IDLE_SW(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_STATUS_IDLE_SW_SHIFT)) & TSC_INT_STATUS_IDLE_SW_MASK) +/*! @} */ /*! @name DEBUG_MODE - */ +/*! @{ */ #define TSC_DEBUG_MODE_ADC_CONV_VALUE_MASK (0xFFFU) #define TSC_DEBUG_MODE_ADC_CONV_VALUE_SHIFT (0U) #define TSC_DEBUG_MODE_ADC_CONV_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE_ADC_CONV_VALUE_SHIFT)) & TSC_DEBUG_MODE_ADC_CONV_VALUE_MASK) @@ -22023,8 +24149,10 @@ typedef struct { #define TSC_DEBUG_MODE_DEBUG_EN_MASK (0x10000000U) #define TSC_DEBUG_MODE_DEBUG_EN_SHIFT (28U) #define TSC_DEBUG_MODE_DEBUG_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE_DEBUG_EN_SHIFT)) & TSC_DEBUG_MODE_DEBUG_EN_MASK) +/*! @} */ /*! @name DEBUG_MODE2 - */ +/*! @{ */ #define TSC_DEBUG_MODE2_XPUL_PULL_DOWN_MASK (0x1U) #define TSC_DEBUG_MODE2_XPUL_PULL_DOWN_SHIFT (0U) #define TSC_DEBUG_MODE2_XPUL_PULL_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_XPUL_PULL_DOWN_SHIFT)) & TSC_DEBUG_MODE2_XPUL_PULL_DOWN_MASK) @@ -22091,6 +24219,7 @@ typedef struct { #define TSC_DEBUG_MODE2_DE_GLITCH_MASK (0x60000000U) #define TSC_DEBUG_MODE2_DE_GLITCH_SHIFT (29U) #define TSC_DEBUG_MODE2_DE_GLITCH(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_DE_GLITCH_SHIFT)) & TSC_DEBUG_MODE2_DE_GLITCH_MASK) +/*! @} */ /*! @@ -22197,6 +24326,7 @@ typedef struct { */ /*! @name ID - Identification register */ +/*! @{ */ #define USB_ID_ID_MASK (0x3FU) #define USB_ID_ID_SHIFT (0U) #define USB_ID_ID(x) (((uint32_t)(((uint32_t)(x)) << USB_ID_ID_SHIFT)) & USB_ID_ID_MASK) @@ -22206,8 +24336,10 @@ typedef struct { #define USB_ID_REVISION_MASK (0xFF0000U) #define USB_ID_REVISION_SHIFT (16U) #define USB_ID_REVISION(x) (((uint32_t)(((uint32_t)(x)) << USB_ID_REVISION_SHIFT)) & USB_ID_REVISION_MASK) +/*! @} */ /*! @name HWGENERAL - Hardware General */ +/*! @{ */ #define USB_HWGENERAL_PHYW_MASK (0x30U) #define USB_HWGENERAL_PHYW_SHIFT (4U) #define USB_HWGENERAL_PHYW(x) (((uint32_t)(((uint32_t)(x)) << USB_HWGENERAL_PHYW_SHIFT)) & USB_HWGENERAL_PHYW_MASK) @@ -22217,45 +24349,57 @@ typedef struct { #define USB_HWGENERAL_SM_MASK (0x600U) #define USB_HWGENERAL_SM_SHIFT (9U) #define USB_HWGENERAL_SM(x) (((uint32_t)(((uint32_t)(x)) << USB_HWGENERAL_SM_SHIFT)) & USB_HWGENERAL_SM_MASK) +/*! @} */ /*! @name HWHOST - Host Hardware Parameters */ +/*! @{ */ #define USB_HWHOST_HC_MASK (0x1U) #define USB_HWHOST_HC_SHIFT (0U) #define USB_HWHOST_HC(x) (((uint32_t)(((uint32_t)(x)) << USB_HWHOST_HC_SHIFT)) & USB_HWHOST_HC_MASK) #define USB_HWHOST_NPORT_MASK (0xEU) #define USB_HWHOST_NPORT_SHIFT (1U) #define USB_HWHOST_NPORT(x) (((uint32_t)(((uint32_t)(x)) << USB_HWHOST_NPORT_SHIFT)) & USB_HWHOST_NPORT_MASK) +/*! @} */ /*! @name HWDEVICE - Device Hardware Parameters */ +/*! @{ */ #define USB_HWDEVICE_DC_MASK (0x1U) #define USB_HWDEVICE_DC_SHIFT (0U) #define USB_HWDEVICE_DC(x) (((uint32_t)(((uint32_t)(x)) << USB_HWDEVICE_DC_SHIFT)) & USB_HWDEVICE_DC_MASK) #define USB_HWDEVICE_DEVEP_MASK (0x3EU) #define USB_HWDEVICE_DEVEP_SHIFT (1U) #define USB_HWDEVICE_DEVEP(x) (((uint32_t)(((uint32_t)(x)) << USB_HWDEVICE_DEVEP_SHIFT)) & USB_HWDEVICE_DEVEP_MASK) +/*! @} */ /*! @name HWTXBUF - TX Buffer Hardware Parameters */ +/*! @{ */ #define USB_HWTXBUF_TXBURST_MASK (0xFFU) #define USB_HWTXBUF_TXBURST_SHIFT (0U) #define USB_HWTXBUF_TXBURST(x) (((uint32_t)(((uint32_t)(x)) << USB_HWTXBUF_TXBURST_SHIFT)) & USB_HWTXBUF_TXBURST_MASK) #define USB_HWTXBUF_TXCHANADD_MASK (0xFF0000U) #define USB_HWTXBUF_TXCHANADD_SHIFT (16U) #define USB_HWTXBUF_TXCHANADD(x) (((uint32_t)(((uint32_t)(x)) << USB_HWTXBUF_TXCHANADD_SHIFT)) & USB_HWTXBUF_TXCHANADD_MASK) +/*! @} */ /*! @name HWRXBUF - RX Buffer Hardware Parameters */ +/*! @{ */ #define USB_HWRXBUF_RXBURST_MASK (0xFFU) #define USB_HWRXBUF_RXBURST_SHIFT (0U) #define USB_HWRXBUF_RXBURST(x) (((uint32_t)(((uint32_t)(x)) << USB_HWRXBUF_RXBURST_SHIFT)) & USB_HWRXBUF_RXBURST_MASK) #define USB_HWRXBUF_RXADD_MASK (0xFF00U) #define USB_HWRXBUF_RXADD_SHIFT (8U) #define USB_HWRXBUF_RXADD(x) (((uint32_t)(((uint32_t)(x)) << USB_HWRXBUF_RXADD_SHIFT)) & USB_HWRXBUF_RXADD_MASK) +/*! @} */ /*! @name GPTIMER0LD - General Purpose Timer #0 Load */ +/*! @{ */ #define USB_GPTIMER0LD_GPTLD_MASK (0xFFFFFFU) #define USB_GPTIMER0LD_GPTLD_SHIFT (0U) #define USB_GPTIMER0LD_GPTLD(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER0LD_GPTLD_SHIFT)) & USB_GPTIMER0LD_GPTLD_MASK) +/*! @} */ /*! @name GPTIMER0CTRL - General Purpose Timer #0 Controller */ +/*! @{ */ #define USB_GPTIMER0CTRL_GPTCNT_MASK (0xFFFFFFU) #define USB_GPTIMER0CTRL_GPTCNT_SHIFT (0U) #define USB_GPTIMER0CTRL_GPTCNT(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER0CTRL_GPTCNT_SHIFT)) & USB_GPTIMER0CTRL_GPTCNT_MASK) @@ -22268,13 +24412,17 @@ typedef struct { #define USB_GPTIMER0CTRL_GPTRUN_MASK (0x80000000U) #define USB_GPTIMER0CTRL_GPTRUN_SHIFT (31U) #define USB_GPTIMER0CTRL_GPTRUN(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER0CTRL_GPTRUN_SHIFT)) & USB_GPTIMER0CTRL_GPTRUN_MASK) +/*! @} */ /*! @name GPTIMER1LD - General Purpose Timer #1 Load */ +/*! @{ */ #define USB_GPTIMER1LD_GPTLD_MASK (0xFFFFFFU) #define USB_GPTIMER1LD_GPTLD_SHIFT (0U) #define USB_GPTIMER1LD_GPTLD(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER1LD_GPTLD_SHIFT)) & USB_GPTIMER1LD_GPTLD_MASK) +/*! @} */ /*! @name GPTIMER1CTRL - General Purpose Timer #1 Controller */ +/*! @{ */ #define USB_GPTIMER1CTRL_GPTCNT_MASK (0xFFFFFFU) #define USB_GPTIMER1CTRL_GPTCNT_SHIFT (0U) #define USB_GPTIMER1CTRL_GPTCNT(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER1CTRL_GPTCNT_SHIFT)) & USB_GPTIMER1CTRL_GPTCNT_MASK) @@ -22287,23 +24435,31 @@ typedef struct { #define USB_GPTIMER1CTRL_GPTRUN_MASK (0x80000000U) #define USB_GPTIMER1CTRL_GPTRUN_SHIFT (31U) #define USB_GPTIMER1CTRL_GPTRUN(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER1CTRL_GPTRUN_SHIFT)) & USB_GPTIMER1CTRL_GPTRUN_MASK) +/*! @} */ /*! @name SBUSCFG - System Bus Config */ +/*! @{ */ #define USB_SBUSCFG_AHBBRST_MASK (0x7U) #define USB_SBUSCFG_AHBBRST_SHIFT (0U) #define USB_SBUSCFG_AHBBRST(x) (((uint32_t)(((uint32_t)(x)) << USB_SBUSCFG_AHBBRST_SHIFT)) & USB_SBUSCFG_AHBBRST_MASK) +/*! @} */ /*! @name CAPLENGTH - Capability Registers Length */ +/*! @{ */ #define USB_CAPLENGTH_CAPLENGTH_MASK (0xFFU) #define USB_CAPLENGTH_CAPLENGTH_SHIFT (0U) #define USB_CAPLENGTH_CAPLENGTH(x) (((uint8_t)(((uint8_t)(x)) << USB_CAPLENGTH_CAPLENGTH_SHIFT)) & USB_CAPLENGTH_CAPLENGTH_MASK) +/*! @} */ /*! @name HCIVERSION - Host Controller Interface Version */ +/*! @{ */ #define USB_HCIVERSION_HCIVERSION_MASK (0xFFFFU) #define USB_HCIVERSION_HCIVERSION_SHIFT (0U) #define USB_HCIVERSION_HCIVERSION(x) (((uint16_t)(((uint16_t)(x)) << USB_HCIVERSION_HCIVERSION_SHIFT)) & USB_HCIVERSION_HCIVERSION_MASK) +/*! @} */ /*! @name HCSPARAMS - Host Controller Structural Parameters */ +/*! @{ */ #define USB_HCSPARAMS_N_PORTS_MASK (0xFU) #define USB_HCSPARAMS_N_PORTS_SHIFT (0U) #define USB_HCSPARAMS_N_PORTS(x) (((uint32_t)(((uint32_t)(x)) << USB_HCSPARAMS_N_PORTS_SHIFT)) & USB_HCSPARAMS_N_PORTS_MASK) @@ -22325,8 +24481,10 @@ typedef struct { #define USB_HCSPARAMS_N_TT_MASK (0xF000000U) #define USB_HCSPARAMS_N_TT_SHIFT (24U) #define USB_HCSPARAMS_N_TT(x) (((uint32_t)(((uint32_t)(x)) << USB_HCSPARAMS_N_TT_SHIFT)) & USB_HCSPARAMS_N_TT_MASK) +/*! @} */ /*! @name HCCPARAMS - Host Controller Capability Parameters */ +/*! @{ */ #define USB_HCCPARAMS_ADC_MASK (0x1U) #define USB_HCCPARAMS_ADC_SHIFT (0U) #define USB_HCCPARAMS_ADC(x) (((uint32_t)(((uint32_t)(x)) << USB_HCCPARAMS_ADC_SHIFT)) & USB_HCCPARAMS_ADC_MASK) @@ -22342,13 +24500,17 @@ typedef struct { #define USB_HCCPARAMS_EECP_MASK (0xFF00U) #define USB_HCCPARAMS_EECP_SHIFT (8U) #define USB_HCCPARAMS_EECP(x) (((uint32_t)(((uint32_t)(x)) << USB_HCCPARAMS_EECP_SHIFT)) & USB_HCCPARAMS_EECP_MASK) +/*! @} */ /*! @name DCIVERSION - Device Controller Interface Version */ +/*! @{ */ #define USB_DCIVERSION_DCIVERSION_MASK (0xFFFFU) #define USB_DCIVERSION_DCIVERSION_SHIFT (0U) #define USB_DCIVERSION_DCIVERSION(x) (((uint16_t)(((uint16_t)(x)) << USB_DCIVERSION_DCIVERSION_SHIFT)) & USB_DCIVERSION_DCIVERSION_MASK) +/*! @} */ /*! @name DCCPARAMS - Device Controller Capability Parameters */ +/*! @{ */ #define USB_DCCPARAMS_DEN_MASK (0x1FU) #define USB_DCCPARAMS_DEN_SHIFT (0U) #define USB_DCCPARAMS_DEN(x) (((uint32_t)(((uint32_t)(x)) << USB_DCCPARAMS_DEN_SHIFT)) & USB_DCCPARAMS_DEN_MASK) @@ -22358,8 +24520,10 @@ typedef struct { #define USB_DCCPARAMS_HC_MASK (0x100U) #define USB_DCCPARAMS_HC_SHIFT (8U) #define USB_DCCPARAMS_HC(x) (((uint32_t)(((uint32_t)(x)) << USB_DCCPARAMS_HC_SHIFT)) & USB_DCCPARAMS_HC_MASK) +/*! @} */ /*! @name USBCMD - USB Command Register */ +/*! @{ */ #define USB_USBCMD_RS_MASK (0x1U) #define USB_USBCMD_RS_SHIFT (0U) #define USB_USBCMD_RS(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_RS_SHIFT)) & USB_USBCMD_RS_MASK) @@ -22396,8 +24560,10 @@ typedef struct { #define USB_USBCMD_ITC_MASK (0xFF0000U) #define USB_USBCMD_ITC_SHIFT (16U) #define USB_USBCMD_ITC(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_ITC_SHIFT)) & USB_USBCMD_ITC_MASK) +/*! @} */ /*! @name USBSTS - USB Status Register */ +/*! @{ */ #define USB_USBSTS_UI_MASK (0x1U) #define USB_USBSTS_UI_SHIFT (0U) #define USB_USBSTS_UI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_UI_SHIFT)) & USB_USBSTS_UI_MASK) @@ -22449,8 +24615,10 @@ typedef struct { #define USB_USBSTS_TI1_MASK (0x2000000U) #define USB_USBSTS_TI1_SHIFT (25U) #define USB_USBSTS_TI1(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_TI1_SHIFT)) & USB_USBSTS_TI1_MASK) +/*! @} */ /*! @name USBINTR - Interrupt Enable Register */ +/*! @{ */ #define USB_USBINTR_UE_MASK (0x1U) #define USB_USBINTR_UE_SHIFT (0U) #define USB_USBINTR_UE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_UE_SHIFT)) & USB_USBINTR_UE_MASK) @@ -22496,44 +24664,58 @@ typedef struct { #define USB_USBINTR_TIE1_MASK (0x2000000U) #define USB_USBINTR_TIE1_SHIFT (25U) #define USB_USBINTR_TIE1(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_TIE1_SHIFT)) & USB_USBINTR_TIE1_MASK) +/*! @} */ /*! @name FRINDEX - USB Frame Index */ +/*! @{ */ #define USB_FRINDEX_FRINDEX_MASK (0x3FFFU) #define USB_FRINDEX_FRINDEX_SHIFT (0U) #define USB_FRINDEX_FRINDEX(x) (((uint32_t)(((uint32_t)(x)) << USB_FRINDEX_FRINDEX_SHIFT)) & USB_FRINDEX_FRINDEX_MASK) +/*! @} */ /*! @name DEVICEADDR - Device Address */ +/*! @{ */ #define USB_DEVICEADDR_USBADRA_MASK (0x1000000U) #define USB_DEVICEADDR_USBADRA_SHIFT (24U) #define USB_DEVICEADDR_USBADRA(x) (((uint32_t)(((uint32_t)(x)) << USB_DEVICEADDR_USBADRA_SHIFT)) & USB_DEVICEADDR_USBADRA_MASK) #define USB_DEVICEADDR_USBADR_MASK (0xFE000000U) #define USB_DEVICEADDR_USBADR_SHIFT (25U) #define USB_DEVICEADDR_USBADR(x) (((uint32_t)(((uint32_t)(x)) << USB_DEVICEADDR_USBADR_SHIFT)) & USB_DEVICEADDR_USBADR_MASK) +/*! @} */ /*! @name PERIODICLISTBASE - Frame List Base Address */ +/*! @{ */ #define USB_PERIODICLISTBASE_BASEADR_MASK (0xFFFFF000U) #define USB_PERIODICLISTBASE_BASEADR_SHIFT (12U) #define USB_PERIODICLISTBASE_BASEADR(x) (((uint32_t)(((uint32_t)(x)) << USB_PERIODICLISTBASE_BASEADR_SHIFT)) & USB_PERIODICLISTBASE_BASEADR_MASK) +/*! @} */ /*! @name ASYNCLISTADDR - Next Asynch. Address */ +/*! @{ */ #define USB_ASYNCLISTADDR_ASYBASE_MASK (0xFFFFFFE0U) #define USB_ASYNCLISTADDR_ASYBASE_SHIFT (5U) #define USB_ASYNCLISTADDR_ASYBASE(x) (((uint32_t)(((uint32_t)(x)) << USB_ASYNCLISTADDR_ASYBASE_SHIFT)) & USB_ASYNCLISTADDR_ASYBASE_MASK) +/*! @} */ /*! @name ENDPTLISTADDR - Endpoint List Address */ +/*! @{ */ #define USB_ENDPTLISTADDR_EPBASE_MASK (0xFFFFF800U) #define USB_ENDPTLISTADDR_EPBASE_SHIFT (11U) #define USB_ENDPTLISTADDR_EPBASE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTLISTADDR_EPBASE_SHIFT)) & USB_ENDPTLISTADDR_EPBASE_MASK) +/*! @} */ /*! @name BURSTSIZE - Programmable Burst Size */ +/*! @{ */ #define USB_BURSTSIZE_RXPBURST_MASK (0xFFU) #define USB_BURSTSIZE_RXPBURST_SHIFT (0U) #define USB_BURSTSIZE_RXPBURST(x) (((uint32_t)(((uint32_t)(x)) << USB_BURSTSIZE_RXPBURST_SHIFT)) & USB_BURSTSIZE_RXPBURST_MASK) #define USB_BURSTSIZE_TXPBURST_MASK (0x1FF00U) #define USB_BURSTSIZE_TXPBURST_SHIFT (8U) #define USB_BURSTSIZE_TXPBURST(x) (((uint32_t)(((uint32_t)(x)) << USB_BURSTSIZE_TXPBURST_SHIFT)) & USB_BURSTSIZE_TXPBURST_MASK) +/*! @} */ /*! @name TXFILLTUNING - TX FIFO Fill Tuning */ +/*! @{ */ #define USB_TXFILLTUNING_TXSCHOH_MASK (0xFFU) #define USB_TXFILLTUNING_TXSCHOH_SHIFT (0U) #define USB_TXFILLTUNING_TXSCHOH(x) (((uint32_t)(((uint32_t)(x)) << USB_TXFILLTUNING_TXSCHOH_SHIFT)) & USB_TXFILLTUNING_TXSCHOH_MASK) @@ -22543,29 +24725,37 @@ typedef struct { #define USB_TXFILLTUNING_TXFIFOTHRES_MASK (0x3F0000U) #define USB_TXFILLTUNING_TXFIFOTHRES_SHIFT (16U) #define USB_TXFILLTUNING_TXFIFOTHRES(x) (((uint32_t)(((uint32_t)(x)) << USB_TXFILLTUNING_TXFIFOTHRES_SHIFT)) & USB_TXFILLTUNING_TXFIFOTHRES_MASK) +/*! @} */ /*! @name ENDPTNAK - Endpoint NAK */ +/*! @{ */ #define USB_ENDPTNAK_EPRN_MASK (0xFFU) #define USB_ENDPTNAK_EPRN_SHIFT (0U) #define USB_ENDPTNAK_EPRN(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTNAK_EPRN_SHIFT)) & USB_ENDPTNAK_EPRN_MASK) #define USB_ENDPTNAK_EPTN_MASK (0xFF0000U) #define USB_ENDPTNAK_EPTN_SHIFT (16U) #define USB_ENDPTNAK_EPTN(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTNAK_EPTN_SHIFT)) & USB_ENDPTNAK_EPTN_MASK) +/*! @} */ /*! @name ENDPTNAKEN - Endpoint NAK Enable */ +/*! @{ */ #define USB_ENDPTNAKEN_EPRNE_MASK (0xFFU) #define USB_ENDPTNAKEN_EPRNE_SHIFT (0U) #define USB_ENDPTNAKEN_EPRNE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTNAKEN_EPRNE_SHIFT)) & USB_ENDPTNAKEN_EPRNE_MASK) #define USB_ENDPTNAKEN_EPTNE_MASK (0xFF0000U) #define USB_ENDPTNAKEN_EPTNE_SHIFT (16U) #define USB_ENDPTNAKEN_EPTNE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTNAKEN_EPTNE_SHIFT)) & USB_ENDPTNAKEN_EPTNE_MASK) +/*! @} */ /*! @name CONFIGFLAG - Configure Flag Register */ +/*! @{ */ #define USB_CONFIGFLAG_CF_MASK (0x1U) #define USB_CONFIGFLAG_CF_SHIFT (0U) #define USB_CONFIGFLAG_CF(x) (((uint32_t)(((uint32_t)(x)) << USB_CONFIGFLAG_CF_SHIFT)) & USB_CONFIGFLAG_CF_MASK) +/*! @} */ /*! @name PORTSC1 - Port Status & Control */ +/*! @{ */ #define USB_PORTSC1_CCS_MASK (0x1U) #define USB_PORTSC1_CCS_SHIFT (0U) #define USB_PORTSC1_CCS(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_CCS_SHIFT)) & USB_PORTSC1_CCS_MASK) @@ -22641,8 +24831,10 @@ typedef struct { #define USB_PORTSC1_PTS_1_MASK (0xC0000000U) #define USB_PORTSC1_PTS_1_SHIFT (30U) #define USB_PORTSC1_PTS_1(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PTS_1_SHIFT)) & USB_PORTSC1_PTS_1_MASK) +/*! @} */ /*! @name OTGSC - On-The-Go Status & control */ +/*! @{ */ #define USB_OTGSC_VD_MASK (0x1U) #define USB_OTGSC_VD_SHIFT (0U) #define USB_OTGSC_VD(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_VD_SHIFT)) & USB_OTGSC_VD_MASK) @@ -22721,8 +24913,10 @@ typedef struct { #define USB_OTGSC_DPIE_MASK (0x40000000U) #define USB_OTGSC_DPIE_SHIFT (30U) #define USB_OTGSC_DPIE(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_DPIE_SHIFT)) & USB_OTGSC_DPIE_MASK) +/*! @} */ /*! @name USBMODE - USB Device Mode */ +/*! @{ */ #define USB_USBMODE_CM_MASK (0x3U) #define USB_USBMODE_CM_SHIFT (0U) #define USB_USBMODE_CM(x) (((uint32_t)(((uint32_t)(x)) << USB_USBMODE_CM_SHIFT)) & USB_USBMODE_CM_MASK) @@ -22735,45 +24929,57 @@ typedef struct { #define USB_USBMODE_SDIS_MASK (0x10U) #define USB_USBMODE_SDIS_SHIFT (4U) #define USB_USBMODE_SDIS(x) (((uint32_t)(((uint32_t)(x)) << USB_USBMODE_SDIS_SHIFT)) & USB_USBMODE_SDIS_MASK) +/*! @} */ /*! @name ENDPTSETUPSTAT - Endpoint Setup Status */ +/*! @{ */ #define USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK (0xFFFFU) #define USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT (0U) #define USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT)) & USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK) +/*! @} */ /*! @name ENDPTPRIME - Endpoint Prime */ +/*! @{ */ #define USB_ENDPTPRIME_PERB_MASK (0xFFU) #define USB_ENDPTPRIME_PERB_SHIFT (0U) #define USB_ENDPTPRIME_PERB(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTPRIME_PERB_SHIFT)) & USB_ENDPTPRIME_PERB_MASK) #define USB_ENDPTPRIME_PETB_MASK (0xFF0000U) #define USB_ENDPTPRIME_PETB_SHIFT (16U) #define USB_ENDPTPRIME_PETB(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTPRIME_PETB_SHIFT)) & USB_ENDPTPRIME_PETB_MASK) +/*! @} */ /*! @name ENDPTFLUSH - Endpoint Flush */ +/*! @{ */ #define USB_ENDPTFLUSH_FERB_MASK (0xFFU) #define USB_ENDPTFLUSH_FERB_SHIFT (0U) #define USB_ENDPTFLUSH_FERB(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTFLUSH_FERB_SHIFT)) & USB_ENDPTFLUSH_FERB_MASK) #define USB_ENDPTFLUSH_FETB_MASK (0xFF0000U) #define USB_ENDPTFLUSH_FETB_SHIFT (16U) #define USB_ENDPTFLUSH_FETB(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTFLUSH_FETB_SHIFT)) & USB_ENDPTFLUSH_FETB_MASK) +/*! @} */ /*! @name ENDPTSTAT - Endpoint Status */ +/*! @{ */ #define USB_ENDPTSTAT_ERBR_MASK (0xFFU) #define USB_ENDPTSTAT_ERBR_SHIFT (0U) #define USB_ENDPTSTAT_ERBR(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTSTAT_ERBR_SHIFT)) & USB_ENDPTSTAT_ERBR_MASK) #define USB_ENDPTSTAT_ETBR_MASK (0xFF0000U) #define USB_ENDPTSTAT_ETBR_SHIFT (16U) #define USB_ENDPTSTAT_ETBR(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTSTAT_ETBR_SHIFT)) & USB_ENDPTSTAT_ETBR_MASK) +/*! @} */ /*! @name ENDPTCOMPLETE - Endpoint Complete */ +/*! @{ */ #define USB_ENDPTCOMPLETE_ERCE_MASK (0xFFU) #define USB_ENDPTCOMPLETE_ERCE_SHIFT (0U) #define USB_ENDPTCOMPLETE_ERCE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCOMPLETE_ERCE_SHIFT)) & USB_ENDPTCOMPLETE_ERCE_MASK) #define USB_ENDPTCOMPLETE_ETCE_MASK (0xFF0000U) #define USB_ENDPTCOMPLETE_ETCE_SHIFT (16U) #define USB_ENDPTCOMPLETE_ETCE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCOMPLETE_ETCE_SHIFT)) & USB_ENDPTCOMPLETE_ETCE_MASK) +/*! @} */ /*! @name ENDPTCTRL0 - Endpoint Control0 */ +/*! @{ */ #define USB_ENDPTCTRL0_RXS_MASK (0x1U) #define USB_ENDPTCTRL0_RXS_SHIFT (0U) #define USB_ENDPTCTRL0_RXS(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL0_RXS_SHIFT)) & USB_ENDPTCTRL0_RXS_MASK) @@ -22792,8 +24998,10 @@ typedef struct { #define USB_ENDPTCTRL0_TXE_MASK (0x800000U) #define USB_ENDPTCTRL0_TXE_SHIFT (23U) #define USB_ENDPTCTRL0_TXE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL0_TXE_SHIFT)) & USB_ENDPTCTRL0_TXE_MASK) +/*! @} */ /*! @name ENDPTCTRL - Endpoint Control 1..Endpoint Control 7 */ +/*! @{ */ #define USB_ENDPTCTRL_RXS_MASK (0x1U) #define USB_ENDPTCTRL_RXS_SHIFT (0U) #define USB_ENDPTCTRL_RXS(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_RXS_SHIFT)) & USB_ENDPTCTRL_RXS_MASK) @@ -22830,6 +25038,7 @@ typedef struct { #define USB_ENDPTCTRL_TXE_MASK (0x800000U) #define USB_ENDPTCTRL_TXE_SHIFT (23U) #define USB_ENDPTCTRL_TXE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_TXE_SHIFT)) & USB_ENDPTCTRL_TXE_MASK) +/*! @} */ /* The count of USB_ENDPTCTRL */ #define USB_ENDPTCTRL_COUNT (7U) @@ -23459,6 +25668,7 @@ typedef struct { */ /*! @name USB_OTGn_CTRL - USB OTG1 Control Register..USB OTG2 Control Register */ +/*! @{ */ #define USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_MASK (0x80U) #define USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_SHIFT (7U) #define USBNC_USB_OTGn_CTRL_OVER_CUR_DIS(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_SHIFT)) & USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_MASK) @@ -23489,11 +25699,14 @@ typedef struct { #define USBNC_USB_OTGn_CTRL_WIR_MASK (0x80000000U) #define USBNC_USB_OTGn_CTRL_WIR_SHIFT (31U) #define USBNC_USB_OTGn_CTRL_WIR(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_WIR_SHIFT)) & USBNC_USB_OTGn_CTRL_WIR_MASK) +/*! @} */ /*! @name USB_OTGn_PHY_CTRL_0 - OTG1 UTMI PHY Control 0 Register..OTG2 UTMI PHY Control 0 Register */ +/*! @{ */ #define USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_MASK (0x80000000U) #define USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT (31U) #define USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT)) & USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_MASK) +/*! @} */ /*! @@ -23572,6 +25785,7 @@ typedef struct { */ /*! @name PWD - USB PHY Power-Down Register */ +/*! @{ */ #define USBPHY_PWD_RSVD0_MASK (0x3FFU) #define USBPHY_PWD_RSVD0_SHIFT (0U) #define USBPHY_PWD_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RSVD0_SHIFT)) & USBPHY_PWD_RSVD0_MASK) @@ -23602,8 +25816,10 @@ typedef struct { #define USBPHY_PWD_RSVD2_MASK (0xFFE00000U) #define USBPHY_PWD_RSVD2_SHIFT (21U) #define USBPHY_PWD_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RSVD2_SHIFT)) & USBPHY_PWD_RSVD2_MASK) +/*! @} */ /*! @name PWD_SET - USB PHY Power-Down Register */ +/*! @{ */ #define USBPHY_PWD_SET_RSVD0_MASK (0x3FFU) #define USBPHY_PWD_SET_RSVD0_SHIFT (0U) #define USBPHY_PWD_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RSVD0_SHIFT)) & USBPHY_PWD_SET_RSVD0_MASK) @@ -23634,8 +25850,10 @@ typedef struct { #define USBPHY_PWD_SET_RSVD2_MASK (0xFFE00000U) #define USBPHY_PWD_SET_RSVD2_SHIFT (21U) #define USBPHY_PWD_SET_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RSVD2_SHIFT)) & USBPHY_PWD_SET_RSVD2_MASK) +/*! @} */ /*! @name PWD_CLR - USB PHY Power-Down Register */ +/*! @{ */ #define USBPHY_PWD_CLR_RSVD0_MASK (0x3FFU) #define USBPHY_PWD_CLR_RSVD0_SHIFT (0U) #define USBPHY_PWD_CLR_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RSVD0_SHIFT)) & USBPHY_PWD_CLR_RSVD0_MASK) @@ -23666,8 +25884,10 @@ typedef struct { #define USBPHY_PWD_CLR_RSVD2_MASK (0xFFE00000U) #define USBPHY_PWD_CLR_RSVD2_SHIFT (21U) #define USBPHY_PWD_CLR_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RSVD2_SHIFT)) & USBPHY_PWD_CLR_RSVD2_MASK) +/*! @} */ /*! @name PWD_TOG - USB PHY Power-Down Register */ +/*! @{ */ #define USBPHY_PWD_TOG_RSVD0_MASK (0x3FFU) #define USBPHY_PWD_TOG_RSVD0_SHIFT (0U) #define USBPHY_PWD_TOG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RSVD0_SHIFT)) & USBPHY_PWD_TOG_RSVD0_MASK) @@ -23698,8 +25918,10 @@ typedef struct { #define USBPHY_PWD_TOG_RSVD2_MASK (0xFFE00000U) #define USBPHY_PWD_TOG_RSVD2_SHIFT (21U) #define USBPHY_PWD_TOG_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RSVD2_SHIFT)) & USBPHY_PWD_TOG_RSVD2_MASK) +/*! @} */ /*! @name TX - USB PHY Transmitter Control Register */ +/*! @{ */ #define USBPHY_TX_D_CAL_MASK (0xFU) #define USBPHY_TX_D_CAL_SHIFT (0U) #define USBPHY_TX_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_D_CAL_SHIFT)) & USBPHY_TX_D_CAL_MASK) @@ -23724,8 +25946,10 @@ typedef struct { #define USBPHY_TX_RSVD5_MASK (0xE0000000U) #define USBPHY_TX_RSVD5_SHIFT (29U) #define USBPHY_TX_RSVD5(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_RSVD5_SHIFT)) & USBPHY_TX_RSVD5_MASK) +/*! @} */ /*! @name TX_SET - USB PHY Transmitter Control Register */ +/*! @{ */ #define USBPHY_TX_SET_D_CAL_MASK (0xFU) #define USBPHY_TX_SET_D_CAL_SHIFT (0U) #define USBPHY_TX_SET_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_D_CAL_SHIFT)) & USBPHY_TX_SET_D_CAL_MASK) @@ -23750,8 +25974,10 @@ typedef struct { #define USBPHY_TX_SET_RSVD5_MASK (0xE0000000U) #define USBPHY_TX_SET_RSVD5_SHIFT (29U) #define USBPHY_TX_SET_RSVD5(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_RSVD5_SHIFT)) & USBPHY_TX_SET_RSVD5_MASK) +/*! @} */ /*! @name TX_CLR - USB PHY Transmitter Control Register */ +/*! @{ */ #define USBPHY_TX_CLR_D_CAL_MASK (0xFU) #define USBPHY_TX_CLR_D_CAL_SHIFT (0U) #define USBPHY_TX_CLR_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_D_CAL_SHIFT)) & USBPHY_TX_CLR_D_CAL_MASK) @@ -23776,8 +26002,10 @@ typedef struct { #define USBPHY_TX_CLR_RSVD5_MASK (0xE0000000U) #define USBPHY_TX_CLR_RSVD5_SHIFT (29U) #define USBPHY_TX_CLR_RSVD5(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_RSVD5_SHIFT)) & USBPHY_TX_CLR_RSVD5_MASK) +/*! @} */ /*! @name TX_TOG - USB PHY Transmitter Control Register */ +/*! @{ */ #define USBPHY_TX_TOG_D_CAL_MASK (0xFU) #define USBPHY_TX_TOG_D_CAL_SHIFT (0U) #define USBPHY_TX_TOG_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_D_CAL_SHIFT)) & USBPHY_TX_TOG_D_CAL_MASK) @@ -23802,8 +26030,10 @@ typedef struct { #define USBPHY_TX_TOG_RSVD5_MASK (0xE0000000U) #define USBPHY_TX_TOG_RSVD5_SHIFT (29U) #define USBPHY_TX_TOG_RSVD5(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_RSVD5_SHIFT)) & USBPHY_TX_TOG_RSVD5_MASK) +/*! @} */ /*! @name RX - USB PHY Receiver Control Register */ +/*! @{ */ #define USBPHY_RX_ENVADJ_MASK (0x7U) #define USBPHY_RX_ENVADJ_SHIFT (0U) #define USBPHY_RX_ENVADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_ENVADJ_SHIFT)) & USBPHY_RX_ENVADJ_MASK) @@ -23822,8 +26052,10 @@ typedef struct { #define USBPHY_RX_RSVD2_MASK (0xFF800000U) #define USBPHY_RX_RSVD2_SHIFT (23U) #define USBPHY_RX_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_RSVD2_SHIFT)) & USBPHY_RX_RSVD2_MASK) +/*! @} */ /*! @name RX_SET - USB PHY Receiver Control Register */ +/*! @{ */ #define USBPHY_RX_SET_ENVADJ_MASK (0x7U) #define USBPHY_RX_SET_ENVADJ_SHIFT (0U) #define USBPHY_RX_SET_ENVADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_ENVADJ_SHIFT)) & USBPHY_RX_SET_ENVADJ_MASK) @@ -23842,8 +26074,10 @@ typedef struct { #define USBPHY_RX_SET_RSVD2_MASK (0xFF800000U) #define USBPHY_RX_SET_RSVD2_SHIFT (23U) #define USBPHY_RX_SET_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_RSVD2_SHIFT)) & USBPHY_RX_SET_RSVD2_MASK) +/*! @} */ /*! @name RX_CLR - USB PHY Receiver Control Register */ +/*! @{ */ #define USBPHY_RX_CLR_ENVADJ_MASK (0x7U) #define USBPHY_RX_CLR_ENVADJ_SHIFT (0U) #define USBPHY_RX_CLR_ENVADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_ENVADJ_SHIFT)) & USBPHY_RX_CLR_ENVADJ_MASK) @@ -23862,8 +26096,10 @@ typedef struct { #define USBPHY_RX_CLR_RSVD2_MASK (0xFF800000U) #define USBPHY_RX_CLR_RSVD2_SHIFT (23U) #define USBPHY_RX_CLR_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_RSVD2_SHIFT)) & USBPHY_RX_CLR_RSVD2_MASK) +/*! @} */ /*! @name RX_TOG - USB PHY Receiver Control Register */ +/*! @{ */ #define USBPHY_RX_TOG_ENVADJ_MASK (0x7U) #define USBPHY_RX_TOG_ENVADJ_SHIFT (0U) #define USBPHY_RX_TOG_ENVADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_ENVADJ_SHIFT)) & USBPHY_RX_TOG_ENVADJ_MASK) @@ -23882,8 +26118,10 @@ typedef struct { #define USBPHY_RX_TOG_RSVD2_MASK (0xFF800000U) #define USBPHY_RX_TOG_RSVD2_SHIFT (23U) #define USBPHY_RX_TOG_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_RSVD2_SHIFT)) & USBPHY_RX_TOG_RSVD2_MASK) +/*! @} */ /*! @name CTRL - USB PHY General Control Register */ +/*! @{ */ #define USBPHY_CTRL_ENOTG_ID_CHG_IRQ_MASK (0x1U) #define USBPHY_CTRL_ENOTG_ID_CHG_IRQ_SHIFT (0U) #define USBPHY_CTRL_ENOTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENOTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_ENOTG_ID_CHG_IRQ_MASK) @@ -23977,8 +26215,10 @@ typedef struct { #define USBPHY_CTRL_SFTRST_MASK (0x80000000U) #define USBPHY_CTRL_SFTRST_SHIFT (31U) #define USBPHY_CTRL_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SFTRST_SHIFT)) & USBPHY_CTRL_SFTRST_MASK) +/*! @} */ /*! @name CTRL_SET - USB PHY General Control Register */ +/*! @{ */ #define USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_MASK (0x1U) #define USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_SHIFT (0U) #define USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_MASK) @@ -24072,8 +26312,10 @@ typedef struct { #define USBPHY_CTRL_SET_SFTRST_MASK (0x80000000U) #define USBPHY_CTRL_SET_SFTRST_SHIFT (31U) #define USBPHY_CTRL_SET_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_SFTRST_SHIFT)) & USBPHY_CTRL_SET_SFTRST_MASK) +/*! @} */ /*! @name CTRL_CLR - USB PHY General Control Register */ +/*! @{ */ #define USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_MASK (0x1U) #define USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_SHIFT (0U) #define USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_MASK) @@ -24167,8 +26409,10 @@ typedef struct { #define USBPHY_CTRL_CLR_SFTRST_MASK (0x80000000U) #define USBPHY_CTRL_CLR_SFTRST_SHIFT (31U) #define USBPHY_CTRL_CLR_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_SFTRST_SHIFT)) & USBPHY_CTRL_CLR_SFTRST_MASK) +/*! @} */ /*! @name CTRL_TOG - USB PHY General Control Register */ +/*! @{ */ #define USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_MASK (0x1U) #define USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_SHIFT (0U) #define USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_MASK) @@ -24262,8 +26506,10 @@ typedef struct { #define USBPHY_CTRL_TOG_SFTRST_MASK (0x80000000U) #define USBPHY_CTRL_TOG_SFTRST_SHIFT (31U) #define USBPHY_CTRL_TOG_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_SFTRST_SHIFT)) & USBPHY_CTRL_TOG_SFTRST_MASK) +/*! @} */ /*! @name STATUS - USB PHY Status Register */ +/*! @{ */ #define USBPHY_STATUS_RSVD0_MASK (0x7U) #define USBPHY_STATUS_RSVD0_SHIFT (0U) #define USBPHY_STATUS_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_RSVD0_SHIFT)) & USBPHY_STATUS_RSVD0_MASK) @@ -24291,8 +26537,10 @@ typedef struct { #define USBPHY_STATUS_RSVD4_MASK (0xFFFFF800U) #define USBPHY_STATUS_RSVD4_SHIFT (11U) #define USBPHY_STATUS_RSVD4(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_RSVD4_SHIFT)) & USBPHY_STATUS_RSVD4_MASK) +/*! @} */ /*! @name DEBUG - USB PHY Debug Register */ +/*! @{ */ #define USBPHY_DEBUG_OTGIDPIOLOCK_MASK (0x1U) #define USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT (0U) #define USBPHY_DEBUG_OTGIDPIOLOCK(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_OTGIDPIOLOCK_MASK) @@ -24338,8 +26586,10 @@ typedef struct { #define USBPHY_DEBUG_RSVD3_MASK (0x80000000U) #define USBPHY_DEBUG_RSVD3_SHIFT (31U) #define USBPHY_DEBUG_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_RSVD3_SHIFT)) & USBPHY_DEBUG_RSVD3_MASK) +/*! @} */ /*! @name DEBUG_SET - USB PHY Debug Register */ +/*! @{ */ #define USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK (0x1U) #define USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT (0U) #define USBPHY_DEBUG_SET_OTGIDPIOLOCK(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK) @@ -24385,8 +26635,10 @@ typedef struct { #define USBPHY_DEBUG_SET_RSVD3_MASK (0x80000000U) #define USBPHY_DEBUG_SET_RSVD3_SHIFT (31U) #define USBPHY_DEBUG_SET_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_RSVD3_SHIFT)) & USBPHY_DEBUG_SET_RSVD3_MASK) +/*! @} */ /*! @name DEBUG_CLR - USB PHY Debug Register */ +/*! @{ */ #define USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK (0x1U) #define USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT (0U) #define USBPHY_DEBUG_CLR_OTGIDPIOLOCK(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK) @@ -24432,8 +26684,10 @@ typedef struct { #define USBPHY_DEBUG_CLR_RSVD3_MASK (0x80000000U) #define USBPHY_DEBUG_CLR_RSVD3_SHIFT (31U) #define USBPHY_DEBUG_CLR_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_RSVD3_SHIFT)) & USBPHY_DEBUG_CLR_RSVD3_MASK) +/*! @} */ /*! @name DEBUG_TOG - USB PHY Debug Register */ +/*! @{ */ #define USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK (0x1U) #define USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT (0U) #define USBPHY_DEBUG_TOG_OTGIDPIOLOCK(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK) @@ -24479,8 +26733,10 @@ typedef struct { #define USBPHY_DEBUG_TOG_RSVD3_MASK (0x80000000U) #define USBPHY_DEBUG_TOG_RSVD3_SHIFT (31U) #define USBPHY_DEBUG_TOG_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_RSVD3_SHIFT)) & USBPHY_DEBUG_TOG_RSVD3_MASK) +/*! @} */ /*! @name DEBUG0_STATUS - UTMI Debug Status Register 0 */ +/*! @{ */ #define USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK (0xFFFFU) #define USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT (0U) #define USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT)) & USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK) @@ -24490,8 +26746,10 @@ typedef struct { #define USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK (0xFC000000U) #define USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT (26U) #define USBPHY_DEBUG0_STATUS_SQUELCH_COUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT)) & USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK) +/*! @} */ /*! @name DEBUG1 - UTMI Debug Status Register 1 */ +/*! @{ */ #define USBPHY_DEBUG1_RSVD0_MASK (0x1FFFU) #define USBPHY_DEBUG1_RSVD0_SHIFT (0U) #define USBPHY_DEBUG1_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_RSVD0_SHIFT)) & USBPHY_DEBUG1_RSVD0_MASK) @@ -24501,8 +26759,10 @@ typedef struct { #define USBPHY_DEBUG1_RSVD1_MASK (0xFFFF8000U) #define USBPHY_DEBUG1_RSVD1_SHIFT (15U) #define USBPHY_DEBUG1_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_RSVD1_SHIFT)) & USBPHY_DEBUG1_RSVD1_MASK) +/*! @} */ /*! @name DEBUG1_SET - UTMI Debug Status Register 1 */ +/*! @{ */ #define USBPHY_DEBUG1_SET_RSVD0_MASK (0x1FFFU) #define USBPHY_DEBUG1_SET_RSVD0_SHIFT (0U) #define USBPHY_DEBUG1_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_SET_RSVD0_SHIFT)) & USBPHY_DEBUG1_SET_RSVD0_MASK) @@ -24512,8 +26772,10 @@ typedef struct { #define USBPHY_DEBUG1_SET_RSVD1_MASK (0xFFFF8000U) #define USBPHY_DEBUG1_SET_RSVD1_SHIFT (15U) #define USBPHY_DEBUG1_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_SET_RSVD1_SHIFT)) & USBPHY_DEBUG1_SET_RSVD1_MASK) +/*! @} */ /*! @name DEBUG1_CLR - UTMI Debug Status Register 1 */ +/*! @{ */ #define USBPHY_DEBUG1_CLR_RSVD0_MASK (0x1FFFU) #define USBPHY_DEBUG1_CLR_RSVD0_SHIFT (0U) #define USBPHY_DEBUG1_CLR_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_CLR_RSVD0_SHIFT)) & USBPHY_DEBUG1_CLR_RSVD0_MASK) @@ -24523,8 +26785,10 @@ typedef struct { #define USBPHY_DEBUG1_CLR_RSVD1_MASK (0xFFFF8000U) #define USBPHY_DEBUG1_CLR_RSVD1_SHIFT (15U) #define USBPHY_DEBUG1_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_CLR_RSVD1_SHIFT)) & USBPHY_DEBUG1_CLR_RSVD1_MASK) +/*! @} */ /*! @name DEBUG1_TOG - UTMI Debug Status Register 1 */ +/*! @{ */ #define USBPHY_DEBUG1_TOG_RSVD0_MASK (0x1FFFU) #define USBPHY_DEBUG1_TOG_RSVD0_SHIFT (0U) #define USBPHY_DEBUG1_TOG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_TOG_RSVD0_SHIFT)) & USBPHY_DEBUG1_TOG_RSVD0_MASK) @@ -24534,8 +26798,10 @@ typedef struct { #define USBPHY_DEBUG1_TOG_RSVD1_MASK (0xFFFF8000U) #define USBPHY_DEBUG1_TOG_RSVD1_SHIFT (15U) #define USBPHY_DEBUG1_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_TOG_RSVD1_SHIFT)) & USBPHY_DEBUG1_TOG_RSVD1_MASK) +/*! @} */ /*! @name VERSION - UTMI RTL Version */ +/*! @{ */ #define USBPHY_VERSION_STEP_MASK (0xFFFFU) #define USBPHY_VERSION_STEP_SHIFT (0U) #define USBPHY_VERSION_STEP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_VERSION_STEP_SHIFT)) & USBPHY_VERSION_STEP_MASK) @@ -24545,6 +26811,7 @@ typedef struct { #define USBPHY_VERSION_MAJOR_MASK (0xFF000000U) #define USBPHY_VERSION_MAJOR_SHIFT (24U) #define USBPHY_VERSION_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_VERSION_MAJOR_SHIFT)) & USBPHY_VERSION_MAJOR_MASK) +/*! @} */ /*! @@ -24624,6 +26891,7 @@ typedef struct { */ /*! @name VBUS_DETECT - USB VBUS Detect Register */ +/*! @{ */ #define USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_MASK (0x7U) #define USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_SHIFT (0U) #define USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_SHIFT)) & USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_MASK) @@ -24636,11 +26904,13 @@ typedef struct { #define USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_MASK (0x8000000U) #define USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_SHIFT (27U) #define USB_ANALOG_VBUS_DETECT_CHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_MASK) +/*! @} */ /* The count of USB_ANALOG_VBUS_DETECT */ #define USB_ANALOG_VBUS_DETECT_COUNT (2U) /*! @name VBUS_DETECT_SET - USB VBUS Detect Register */ +/*! @{ */ #define USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK (0x7U) #define USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT (0U) #define USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT)) & USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK) @@ -24653,11 +26923,13 @@ typedef struct { #define USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_MASK (0x8000000U) #define USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT (27U) #define USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_MASK) +/*! @} */ /* The count of USB_ANALOG_VBUS_DETECT_SET */ #define USB_ANALOG_VBUS_DETECT_SET_COUNT (2U) /*! @name VBUS_DETECT_CLR - USB VBUS Detect Register */ +/*! @{ */ #define USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK (0x7U) #define USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT (0U) #define USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT)) & USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK) @@ -24670,11 +26942,13 @@ typedef struct { #define USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_MASK (0x8000000U) #define USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT (27U) #define USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_MASK) +/*! @} */ /* The count of USB_ANALOG_VBUS_DETECT_CLR */ #define USB_ANALOG_VBUS_DETECT_CLR_COUNT (2U) /*! @name VBUS_DETECT_TOG - USB VBUS Detect Register */ +/*! @{ */ #define USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK (0x7U) #define USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT (0U) #define USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT)) & USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK) @@ -24687,11 +26961,13 @@ typedef struct { #define USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_MASK (0x8000000U) #define USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT (27U) #define USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_MASK) +/*! @} */ /* The count of USB_ANALOG_VBUS_DETECT_TOG */ #define USB_ANALOG_VBUS_DETECT_TOG_COUNT (2U) /*! @name CHRG_DETECT - USB Charger Detect Register */ +/*! @{ */ #define USB_ANALOG_CHRG_DETECT_CHK_CONTACT_MASK (0x40000U) #define USB_ANALOG_CHRG_DETECT_CHK_CONTACT_SHIFT (18U) #define USB_ANALOG_CHRG_DETECT_CHK_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_CHK_CONTACT_SHIFT)) & USB_ANALOG_CHRG_DETECT_CHK_CONTACT_MASK) @@ -24701,11 +26977,13 @@ typedef struct { #define USB_ANALOG_CHRG_DETECT_EN_B_MASK (0x100000U) #define USB_ANALOG_CHRG_DETECT_EN_B_SHIFT (20U) #define USB_ANALOG_CHRG_DETECT_EN_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_EN_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_EN_B_MASK) +/*! @} */ /* The count of USB_ANALOG_CHRG_DETECT */ #define USB_ANALOG_CHRG_DETECT_COUNT (2U) /*! @name CHRG_DETECT_SET - USB Charger Detect Register */ +/*! @{ */ #define USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_MASK (0x40000U) #define USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_SHIFT (18U) #define USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_SHIFT)) & USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_MASK) @@ -24715,11 +26993,13 @@ typedef struct { #define USB_ANALOG_CHRG_DETECT_SET_EN_B_MASK (0x100000U) #define USB_ANALOG_CHRG_DETECT_SET_EN_B_SHIFT (20U) #define USB_ANALOG_CHRG_DETECT_SET_EN_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_SET_EN_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_SET_EN_B_MASK) +/*! @} */ /* The count of USB_ANALOG_CHRG_DETECT_SET */ #define USB_ANALOG_CHRG_DETECT_SET_COUNT (2U) /*! @name CHRG_DETECT_CLR - USB Charger Detect Register */ +/*! @{ */ #define USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_MASK (0x40000U) #define USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT (18U) #define USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT)) & USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_MASK) @@ -24729,11 +27009,13 @@ typedef struct { #define USB_ANALOG_CHRG_DETECT_CLR_EN_B_MASK (0x100000U) #define USB_ANALOG_CHRG_DETECT_CLR_EN_B_SHIFT (20U) #define USB_ANALOG_CHRG_DETECT_CLR_EN_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_CLR_EN_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_CLR_EN_B_MASK) +/*! @} */ /* The count of USB_ANALOG_CHRG_DETECT_CLR */ #define USB_ANALOG_CHRG_DETECT_CLR_COUNT (2U) /*! @name CHRG_DETECT_TOG - USB Charger Detect Register */ +/*! @{ */ #define USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_MASK (0x40000U) #define USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT (18U) #define USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT)) & USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_MASK) @@ -24743,11 +27025,13 @@ typedef struct { #define USB_ANALOG_CHRG_DETECT_TOG_EN_B_MASK (0x100000U) #define USB_ANALOG_CHRG_DETECT_TOG_EN_B_SHIFT (20U) #define USB_ANALOG_CHRG_DETECT_TOG_EN_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_TOG_EN_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_TOG_EN_B_MASK) +/*! @} */ /* The count of USB_ANALOG_CHRG_DETECT_TOG */ #define USB_ANALOG_CHRG_DETECT_TOG_COUNT (2U) /*! @name VBUS_DETECT_STAT - USB VBUS Detect Status Register */ +/*! @{ */ #define USB_ANALOG_VBUS_DETECT_STAT_SESSEND_MASK (0x1U) #define USB_ANALOG_VBUS_DETECT_STAT_SESSEND_SHIFT (0U) #define USB_ANALOG_VBUS_DETECT_STAT_SESSEND(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_STAT_SESSEND_SHIFT)) & USB_ANALOG_VBUS_DETECT_STAT_SESSEND_MASK) @@ -24760,11 +27044,13 @@ typedef struct { #define USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_MASK (0x8U) #define USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_SHIFT (3U) #define USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_SHIFT)) & USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_MASK) +/*! @} */ /* The count of USB_ANALOG_VBUS_DETECT_STAT */ #define USB_ANALOG_VBUS_DETECT_STAT_COUNT (2U) /*! @name CHRG_DETECT_STAT - USB Charger Detect Status Register */ +/*! @{ */ #define USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_MASK (0x1U) #define USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT (0U) #define USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT)) & USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_MASK) @@ -24777,11 +27063,13 @@ typedef struct { #define USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_MASK (0x8U) #define USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_SHIFT (3U) #define USB_ANALOG_CHRG_DETECT_STAT_DP_STATE(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_SHIFT)) & USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_MASK) +/*! @} */ /* The count of USB_ANALOG_CHRG_DETECT_STAT */ #define USB_ANALOG_CHRG_DETECT_STAT_COUNT (2U) /*! @name MISC - USB Misc Register */ +/*! @{ */ #define USB_ANALOG_MISC_HS_USE_EXTERNAL_R_MASK (0x1U) #define USB_ANALOG_MISC_HS_USE_EXTERNAL_R_SHIFT (0U) #define USB_ANALOG_MISC_HS_USE_EXTERNAL_R(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_HS_USE_EXTERNAL_R_SHIFT)) & USB_ANALOG_MISC_HS_USE_EXTERNAL_R_MASK) @@ -24791,11 +27079,13 @@ typedef struct { #define USB_ANALOG_MISC_EN_CLK_UTMI_MASK (0x40000000U) #define USB_ANALOG_MISC_EN_CLK_UTMI_SHIFT (30U) #define USB_ANALOG_MISC_EN_CLK_UTMI(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_EN_CLK_UTMI_SHIFT)) & USB_ANALOG_MISC_EN_CLK_UTMI_MASK) +/*! @} */ /* The count of USB_ANALOG_MISC */ #define USB_ANALOG_MISC_COUNT (2U) /*! @name MISC_SET - USB Misc Register */ +/*! @{ */ #define USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_MASK (0x1U) #define USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_SHIFT (0U) #define USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_SHIFT)) & USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_MASK) @@ -24805,11 +27095,13 @@ typedef struct { #define USB_ANALOG_MISC_SET_EN_CLK_UTMI_MASK (0x40000000U) #define USB_ANALOG_MISC_SET_EN_CLK_UTMI_SHIFT (30U) #define USB_ANALOG_MISC_SET_EN_CLK_UTMI(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_SET_EN_CLK_UTMI_SHIFT)) & USB_ANALOG_MISC_SET_EN_CLK_UTMI_MASK) +/*! @} */ /* The count of USB_ANALOG_MISC_SET */ #define USB_ANALOG_MISC_SET_COUNT (2U) /*! @name MISC_CLR - USB Misc Register */ +/*! @{ */ #define USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_MASK (0x1U) #define USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT (0U) #define USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT)) & USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_MASK) @@ -24819,11 +27111,13 @@ typedef struct { #define USB_ANALOG_MISC_CLR_EN_CLK_UTMI_MASK (0x40000000U) #define USB_ANALOG_MISC_CLR_EN_CLK_UTMI_SHIFT (30U) #define USB_ANALOG_MISC_CLR_EN_CLK_UTMI(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_CLR_EN_CLK_UTMI_SHIFT)) & USB_ANALOG_MISC_CLR_EN_CLK_UTMI_MASK) +/*! @} */ /* The count of USB_ANALOG_MISC_CLR */ #define USB_ANALOG_MISC_CLR_COUNT (2U) /*! @name MISC_TOG - USB Misc Register */ +/*! @{ */ #define USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_MASK (0x1U) #define USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT (0U) #define USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT)) & USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_MASK) @@ -24833,20 +27127,17 @@ typedef struct { #define USB_ANALOG_MISC_TOG_EN_CLK_UTMI_MASK (0x40000000U) #define USB_ANALOG_MISC_TOG_EN_CLK_UTMI_SHIFT (30U) #define USB_ANALOG_MISC_TOG_EN_CLK_UTMI(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_TOG_EN_CLK_UTMI_SHIFT)) & USB_ANALOG_MISC_TOG_EN_CLK_UTMI_MASK) +/*! @} */ /* The count of USB_ANALOG_MISC_TOG */ #define USB_ANALOG_MISC_TOG_COUNT (2U) /*! @name DIGPROG - Chip Silicon Version */ -#define USB_ANALOG_DIGPROG_MINOR_MASK (0xFFU) -#define USB_ANALOG_DIGPROG_MINOR_SHIFT (0U) -#define USB_ANALOG_DIGPROG_MINOR(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_DIGPROG_MINOR_SHIFT)) & USB_ANALOG_DIGPROG_MINOR_MASK) -#define USB_ANALOG_DIGPROG_MAJOR_LOWER_MASK (0xFF00U) -#define USB_ANALOG_DIGPROG_MAJOR_LOWER_SHIFT (8U) -#define USB_ANALOG_DIGPROG_MAJOR_LOWER(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_DIGPROG_MAJOR_LOWER_SHIFT)) & USB_ANALOG_DIGPROG_MAJOR_LOWER_MASK) -#define USB_ANALOG_DIGPROG_MAJOR_UPPER_MASK (0xFF0000U) -#define USB_ANALOG_DIGPROG_MAJOR_UPPER_SHIFT (16U) -#define USB_ANALOG_DIGPROG_MAJOR_UPPER(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_DIGPROG_MAJOR_UPPER_SHIFT)) & USB_ANALOG_DIGPROG_MAJOR_UPPER_MASK) +/*! @{ */ +#define USB_ANALOG_DIGPROG_SILICON_REVISION_MASK (0xFFFFFFFFU) +#define USB_ANALOG_DIGPROG_SILICON_REVISION_SHIFT (0U) +#define USB_ANALOG_DIGPROG_SILICON_REVISION(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_DIGPROG_SILICON_REVISION_SHIFT)) & USB_ANALOG_DIGPROG_SILICON_REVISION_MASK) +/*! @} */ /*! @@ -24924,24 +27215,31 @@ typedef struct { */ /*! @name DS_ADDR - DMA System Address */ +/*! @{ */ #define USDHC_DS_ADDR_DS_ADDR_MASK (0xFFFFFFFFU) #define USDHC_DS_ADDR_DS_ADDR_SHIFT (0U) #define USDHC_DS_ADDR_DS_ADDR(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DS_ADDR_DS_ADDR_SHIFT)) & USDHC_DS_ADDR_DS_ADDR_MASK) +/*! @} */ /*! @name BLK_ATT - Block Attributes */ +/*! @{ */ #define USDHC_BLK_ATT_BLKSIZE_MASK (0x1FFFU) #define USDHC_BLK_ATT_BLKSIZE_SHIFT (0U) #define USDHC_BLK_ATT_BLKSIZE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_BLK_ATT_BLKSIZE_SHIFT)) & USDHC_BLK_ATT_BLKSIZE_MASK) #define USDHC_BLK_ATT_BLKCNT_MASK (0xFFFF0000U) #define USDHC_BLK_ATT_BLKCNT_SHIFT (16U) #define USDHC_BLK_ATT_BLKCNT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_BLK_ATT_BLKCNT_SHIFT)) & USDHC_BLK_ATT_BLKCNT_MASK) +/*! @} */ /*! @name CMD_ARG - Command Argument */ +/*! @{ */ #define USDHC_CMD_ARG_CMDARG_MASK (0xFFFFFFFFU) #define USDHC_CMD_ARG_CMDARG_SHIFT (0U) #define USDHC_CMD_ARG_CMDARG(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_ARG_CMDARG_SHIFT)) & USDHC_CMD_ARG_CMDARG_MASK) +/*! @} */ /*! @name CMD_XFR_TYP - Command Transfer Type */ +/*! @{ */ #define USDHC_CMD_XFR_TYP_RSPTYP_MASK (0x30000U) #define USDHC_CMD_XFR_TYP_RSPTYP_SHIFT (16U) #define USDHC_CMD_XFR_TYP_RSPTYP(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_XFR_TYP_RSPTYP_SHIFT)) & USDHC_CMD_XFR_TYP_RSPTYP_MASK) @@ -24960,33 +27258,45 @@ typedef struct { #define USDHC_CMD_XFR_TYP_CMDINX_MASK (0x3F000000U) #define USDHC_CMD_XFR_TYP_CMDINX_SHIFT (24U) #define USDHC_CMD_XFR_TYP_CMDINX(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_XFR_TYP_CMDINX_SHIFT)) & USDHC_CMD_XFR_TYP_CMDINX_MASK) +/*! @} */ /*! @name CMD_RSP0 - Command Response0 */ +/*! @{ */ #define USDHC_CMD_RSP0_CMDRSP0_MASK (0xFFFFFFFFU) #define USDHC_CMD_RSP0_CMDRSP0_SHIFT (0U) #define USDHC_CMD_RSP0_CMDRSP0(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_RSP0_CMDRSP0_SHIFT)) & USDHC_CMD_RSP0_CMDRSP0_MASK) +/*! @} */ /*! @name CMD_RSP1 - Command Response1 */ +/*! @{ */ #define USDHC_CMD_RSP1_CMDRSP1_MASK (0xFFFFFFFFU) #define USDHC_CMD_RSP1_CMDRSP1_SHIFT (0U) #define USDHC_CMD_RSP1_CMDRSP1(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_RSP1_CMDRSP1_SHIFT)) & USDHC_CMD_RSP1_CMDRSP1_MASK) +/*! @} */ /*! @name CMD_RSP2 - Command Response2 */ +/*! @{ */ #define USDHC_CMD_RSP2_CMDRSP2_MASK (0xFFFFFFFFU) #define USDHC_CMD_RSP2_CMDRSP2_SHIFT (0U) #define USDHC_CMD_RSP2_CMDRSP2(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_RSP2_CMDRSP2_SHIFT)) & USDHC_CMD_RSP2_CMDRSP2_MASK) +/*! @} */ /*! @name CMD_RSP3 - Command Response3 */ +/*! @{ */ #define USDHC_CMD_RSP3_CMDRSP3_MASK (0xFFFFFFFFU) #define USDHC_CMD_RSP3_CMDRSP3_SHIFT (0U) #define USDHC_CMD_RSP3_CMDRSP3(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_RSP3_CMDRSP3_SHIFT)) & USDHC_CMD_RSP3_CMDRSP3_MASK) +/*! @} */ /*! @name DATA_BUFF_ACC_PORT - Data Buffer Access Port */ +/*! @{ */ #define USDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK (0xFFFFFFFFU) #define USDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT (0U) #define USDHC_DATA_BUFF_ACC_PORT_DATCONT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT)) & USDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK) +/*! @} */ /*! @name PRES_STATE - Present State */ +/*! @{ */ #define USDHC_PRES_STATE_CIHB_MASK (0x1U) #define USDHC_PRES_STATE_CIHB_SHIFT (0U) #define USDHC_PRES_STATE_CIHB(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_CIHB_SHIFT)) & USDHC_PRES_STATE_CIHB_MASK) @@ -25044,8 +27354,10 @@ typedef struct { #define USDHC_PRES_STATE_DLSL_MASK (0xFF000000U) #define USDHC_PRES_STATE_DLSL_SHIFT (24U) #define USDHC_PRES_STATE_DLSL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_DLSL_SHIFT)) & USDHC_PRES_STATE_DLSL_MASK) +/*! @} */ /*! @name PROT_CTRL - Protocol Control */ +/*! @{ */ #define USDHC_PROT_CTRL_LCTL_MASK (0x1U) #define USDHC_PROT_CTRL_LCTL_SHIFT (0U) #define USDHC_PROT_CTRL_LCTL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_LCTL_SHIFT)) & USDHC_PROT_CTRL_LCTL_MASK) @@ -25097,8 +27409,10 @@ typedef struct { #define USDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK (0x40000000U) #define USDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT (30U) #define USDHC_PROT_CTRL_NON_EXACT_BLK_RD(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT)) & USDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK) +/*! @} */ /*! @name SYS_CTRL - System Control */ +/*! @{ */ #define USDHC_SYS_CTRL_DVS_MASK (0xF0U) #define USDHC_SYS_CTRL_DVS_SHIFT (4U) #define USDHC_SYS_CTRL_DVS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_DVS_SHIFT)) & USDHC_SYS_CTRL_DVS_MASK) @@ -25126,8 +27440,10 @@ typedef struct { #define USDHC_SYS_CTRL_RSTT_MASK (0x10000000U) #define USDHC_SYS_CTRL_RSTT_SHIFT (28U) #define USDHC_SYS_CTRL_RSTT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_RSTT_SHIFT)) & USDHC_SYS_CTRL_RSTT_MASK) +/*! @} */ /*! @name INT_STATUS - Interrupt Status */ +/*! @{ */ #define USDHC_INT_STATUS_CC_MASK (0x1U) #define USDHC_INT_STATUS_CC_SHIFT (0U) #define USDHC_INT_STATUS_CC(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_CC_SHIFT)) & USDHC_INT_STATUS_CC_MASK) @@ -25191,8 +27507,10 @@ typedef struct { #define USDHC_INT_STATUS_DMAE_MASK (0x10000000U) #define USDHC_INT_STATUS_DMAE_SHIFT (28U) #define USDHC_INT_STATUS_DMAE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_DMAE_SHIFT)) & USDHC_INT_STATUS_DMAE_MASK) +/*! @} */ /*! @name INT_STATUS_EN - Interrupt Status Enable */ +/*! @{ */ #define USDHC_INT_STATUS_EN_CCSEN_MASK (0x1U) #define USDHC_INT_STATUS_EN_CCSEN_SHIFT (0U) #define USDHC_INT_STATUS_EN_CCSEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_CCSEN_SHIFT)) & USDHC_INT_STATUS_EN_CCSEN_MASK) @@ -25256,8 +27574,10 @@ typedef struct { #define USDHC_INT_STATUS_EN_DMAESEN_MASK (0x10000000U) #define USDHC_INT_STATUS_EN_DMAESEN_SHIFT (28U) #define USDHC_INT_STATUS_EN_DMAESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_DMAESEN_SHIFT)) & USDHC_INT_STATUS_EN_DMAESEN_MASK) +/*! @} */ /*! @name INT_SIGNAL_EN - Interrupt Signal Enable */ +/*! @{ */ #define USDHC_INT_SIGNAL_EN_CCIEN_MASK (0x1U) #define USDHC_INT_SIGNAL_EN_CCIEN_SHIFT (0U) #define USDHC_INT_SIGNAL_EN_CCIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_CCIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_CCIEN_MASK) @@ -25321,8 +27641,10 @@ typedef struct { #define USDHC_INT_SIGNAL_EN_DMAEIEN_MASK (0x10000000U) #define USDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT (28U) #define USDHC_INT_SIGNAL_EN_DMAEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_DMAEIEN_MASK) +/*! @} */ /*! @name AUTOCMD12_ERR_STATUS - Auto CMD12 Error Status */ +/*! @{ */ #define USDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK (0x1U) #define USDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT (0U) #define USDHC_AUTOCMD12_ERR_STATUS_AC12NE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT)) & USDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK) @@ -25347,8 +27669,10 @@ typedef struct { #define USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK (0x800000U) #define USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT (23U) #define USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT)) & USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK) +/*! @} */ /*! @name HOST_CTRL_CAP - Host Controller Capabilities */ +/*! @{ */ #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U) #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT (0U) #define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT)) & USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK) @@ -25391,8 +27715,10 @@ typedef struct { #define USDHC_HOST_CTRL_CAP_VS18_MASK (0x4000000U) #define USDHC_HOST_CTRL_CAP_VS18_SHIFT (26U) #define USDHC_HOST_CTRL_CAP_VS18(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_VS18_SHIFT)) & USDHC_HOST_CTRL_CAP_VS18_MASK) +/*! @} */ /*! @name WTMK_LVL - Watermark Level */ +/*! @{ */ #define USDHC_WTMK_LVL_RD_WML_MASK (0xFFU) #define USDHC_WTMK_LVL_RD_WML_SHIFT (0U) #define USDHC_WTMK_LVL_RD_WML(x) (((uint32_t)(((uint32_t)(x)) << USDHC_WTMK_LVL_RD_WML_SHIFT)) & USDHC_WTMK_LVL_RD_WML_MASK) @@ -25405,8 +27731,10 @@ typedef struct { #define USDHC_WTMK_LVL_WR_BRST_LEN_MASK (0x1F000000U) #define USDHC_WTMK_LVL_WR_BRST_LEN_SHIFT (24U) #define USDHC_WTMK_LVL_WR_BRST_LEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_WTMK_LVL_WR_BRST_LEN_SHIFT)) & USDHC_WTMK_LVL_WR_BRST_LEN_MASK) +/*! @} */ /*! @name MIX_CTRL - Mixer Control */ +/*! @{ */ #define USDHC_MIX_CTRL_DMAEN_MASK (0x1U) #define USDHC_MIX_CTRL_DMAEN_SHIFT (0U) #define USDHC_MIX_CTRL_DMAEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_DMAEN_SHIFT)) & USDHC_MIX_CTRL_DMAEN_MASK) @@ -25443,8 +27771,10 @@ typedef struct { #define USDHC_MIX_CTRL_FBCLK_SEL_MASK (0x2000000U) #define USDHC_MIX_CTRL_FBCLK_SEL_SHIFT (25U) #define USDHC_MIX_CTRL_FBCLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_FBCLK_SEL_SHIFT)) & USDHC_MIX_CTRL_FBCLK_SEL_MASK) +/*! @} */ /*! @name FORCE_EVENT - Force Event */ +/*! @{ */ #define USDHC_FORCE_EVENT_FEVTAC12NE_MASK (0x1U) #define USDHC_FORCE_EVENT_FEVTAC12NE_SHIFT (0U) #define USDHC_FORCE_EVENT_FEVTAC12NE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTAC12NE_SHIFT)) & USDHC_FORCE_EVENT_FEVTAC12NE_MASK) @@ -25496,8 +27826,10 @@ typedef struct { #define USDHC_FORCE_EVENT_FEVTCINT_MASK (0x80000000U) #define USDHC_FORCE_EVENT_FEVTCINT_SHIFT (31U) #define USDHC_FORCE_EVENT_FEVTCINT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTCINT_SHIFT)) & USDHC_FORCE_EVENT_FEVTCINT_MASK) +/*! @} */ /*! @name ADMA_ERR_STATUS - ADMA Error Status Register */ +/*! @{ */ #define USDHC_ADMA_ERR_STATUS_ADMAES_MASK (0x3U) #define USDHC_ADMA_ERR_STATUS_ADMAES_SHIFT (0U) #define USDHC_ADMA_ERR_STATUS_ADMAES(x) (((uint32_t)(((uint32_t)(x)) << USDHC_ADMA_ERR_STATUS_ADMAES_SHIFT)) & USDHC_ADMA_ERR_STATUS_ADMAES_MASK) @@ -25507,13 +27839,17 @@ typedef struct { #define USDHC_ADMA_ERR_STATUS_ADMADCE_MASK (0x8U) #define USDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT (3U) #define USDHC_ADMA_ERR_STATUS_ADMADCE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT)) & USDHC_ADMA_ERR_STATUS_ADMADCE_MASK) +/*! @} */ /*! @name ADMA_SYS_ADDR - ADMA System Address */ +/*! @{ */ #define USDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK (0xFFFFFFFCU) #define USDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT (2U) #define USDHC_ADMA_SYS_ADDR_ADS_ADDR(x) (((uint32_t)(((uint32_t)(x)) << USDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT)) & USDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK) +/*! @} */ /*! @name DLL_CTRL - DLL (Delay Line) Control */ +/*! @{ */ #define USDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK (0x1U) #define USDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT (0U) #define USDHC_DLL_CTRL_DLL_CTRL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK) @@ -25544,8 +27880,10 @@ typedef struct { #define USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK (0xF0000000U) #define USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT (28U) #define USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK) +/*! @} */ /*! @name DLL_STATUS - DLL Status */ +/*! @{ */ #define USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK (0x1U) #define USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT (0U) #define USDHC_DLL_STATUS_DLL_STS_SLV_LOCK(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT)) & USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK) @@ -25558,8 +27896,10 @@ typedef struct { #define USDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK (0xFE00U) #define USDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT (9U) #define USDHC_DLL_STATUS_DLL_STS_REF_SEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT)) & USDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK) +/*! @} */ /*! @name CLK_TUNE_CTRL_STATUS - CLK Tuning Control and Status */ +/*! @{ */ #define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK (0xFU) #define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT (0U) #define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT)) & USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK) @@ -25584,8 +27924,10 @@ typedef struct { #define USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK (0x80000000U) #define USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT (31U) #define USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT)) & USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK) +/*! @} */ /*! @name VEND_SPEC - Vendor Specific Register */ +/*! @{ */ #define USDHC_VEND_SPEC_VSELECT_MASK (0x2U) #define USDHC_VEND_SPEC_VSELECT_SHIFT (1U) #define USDHC_VEND_SPEC_VSELECT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC_VSELECT_SHIFT)) & USDHC_VEND_SPEC_VSELECT_MASK) @@ -25604,8 +27946,10 @@ typedef struct { #define USDHC_VEND_SPEC_CMD_BYTE_EN_MASK (0x80000000U) #define USDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT (31U) #define USDHC_VEND_SPEC_CMD_BYTE_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT)) & USDHC_VEND_SPEC_CMD_BYTE_EN_MASK) +/*! @} */ /*! @name MMC_BOOT - MMC Boot Register */ +/*! @{ */ #define USDHC_MMC_BOOT_DTOCV_ACK_MASK (0xFU) #define USDHC_MMC_BOOT_DTOCV_ACK_SHIFT (0U) #define USDHC_MMC_BOOT_DTOCV_ACK(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MMC_BOOT_DTOCV_ACK_SHIFT)) & USDHC_MMC_BOOT_DTOCV_ACK_MASK) @@ -25627,8 +27971,10 @@ typedef struct { #define USDHC_MMC_BOOT_BOOT_BLK_CNT_MASK (0xFFFF0000U) #define USDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT (16U) #define USDHC_MMC_BOOT_BOOT_BLK_CNT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT)) & USDHC_MMC_BOOT_BOOT_BLK_CNT_MASK) +/*! @} */ /*! @name VEND_SPEC2 - Vendor Specific 2 Register */ +/*! @{ */ #define USDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK (0x8U) #define USDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT (3U) #define USDHC_VEND_SPEC2_CARD_INT_D3_TEST(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT)) & USDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK) @@ -25644,11 +27990,16 @@ typedef struct { #define USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_MASK (0x1000U) #define USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_SHIFT (12U) #define USDHC_VEND_SPEC2_ACMD23_ARGU2_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_SHIFT)) & USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_MASK) -#define USDHC_VEND_SPEC2_AHB_RST_MASK (0x4000U) -#define USDHC_VEND_SPEC2_AHB_RST_SHIFT (14U) -#define USDHC_VEND_SPEC2_AHB_RST(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_AHB_RST_SHIFT)) & USDHC_VEND_SPEC2_AHB_RST_MASK) +#define USDHC_VEND_SPEC2_PART_DLL_DEBUG_MASK (0x2000U) +#define USDHC_VEND_SPEC2_PART_DLL_DEBUG_SHIFT (13U) +#define USDHC_VEND_SPEC2_PART_DLL_DEBUG(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_PART_DLL_DEBUG_SHIFT)) & USDHC_VEND_SPEC2_PART_DLL_DEBUG_MASK) +#define USDHC_VEND_SPEC2_BUS_RST_MASK (0x4000U) +#define USDHC_VEND_SPEC2_BUS_RST_SHIFT (14U) +#define USDHC_VEND_SPEC2_BUS_RST(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_BUS_RST_SHIFT)) & USDHC_VEND_SPEC2_BUS_RST_MASK) +/*! @} */ /*! @name TUNING_CTRL - Tuning Control Register */ +/*! @{ */ #define USDHC_TUNING_CTRL_TUNING_START_TAP_MASK (0xFFU) #define USDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT (0U) #define USDHC_TUNING_CTRL_TUNING_START_TAP(x) (((uint32_t)(((uint32_t)(x)) << USDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT)) & USDHC_TUNING_CTRL_TUNING_START_TAP_MASK) @@ -25664,6 +28015,7 @@ typedef struct { #define USDHC_TUNING_CTRL_STD_TUNING_EN_MASK (0x1000000U) #define USDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT (24U) #define USDHC_TUNING_CTRL_STD_TUNING_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT)) & USDHC_TUNING_CTRL_STD_TUNING_EN_MASK) +/*! @} */ /*! @@ -25720,6 +28072,7 @@ typedef struct { */ /*! @name WCR - Watchdog Control Register */ +/*! @{ */ #define WDOG_WCR_WDZST_MASK (0x1U) #define WDOG_WCR_WDZST_SHIFT (0U) #define WDOG_WCR_WDZST(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_WDZST_SHIFT)) & WDOG_WCR_WDZST_MASK) @@ -25747,13 +28100,17 @@ typedef struct { #define WDOG_WCR_WT_MASK (0xFF00U) #define WDOG_WCR_WT_SHIFT (8U) #define WDOG_WCR_WT(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_WT_SHIFT)) & WDOG_WCR_WT_MASK) +/*! @} */ /*! @name WSR - Watchdog Service Register */ +/*! @{ */ #define WDOG_WSR_WSR_MASK (0xFFFFU) #define WDOG_WSR_WSR_SHIFT (0U) #define WDOG_WSR_WSR(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WSR_WSR_SHIFT)) & WDOG_WSR_WSR_MASK) +/*! @} */ /*! @name WRSR - Watchdog Reset Status Register */ +/*! @{ */ #define WDOG_WRSR_SFTW_MASK (0x1U) #define WDOG_WRSR_SFTW_SHIFT (0U) #define WDOG_WRSR_SFTW(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WRSR_SFTW_SHIFT)) & WDOG_WRSR_SFTW_MASK) @@ -25763,8 +28120,10 @@ typedef struct { #define WDOG_WRSR_POR_MASK (0x10U) #define WDOG_WRSR_POR_SHIFT (4U) #define WDOG_WRSR_POR(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WRSR_POR_SHIFT)) & WDOG_WRSR_POR_MASK) +/*! @} */ /*! @name WICR - Watchdog Interrupt Control Register */ +/*! @{ */ #define WDOG_WICR_WICT_MASK (0xFFU) #define WDOG_WICR_WICT_SHIFT (0U) #define WDOG_WICR_WICT(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WICR_WICT_SHIFT)) & WDOG_WICR_WICT_MASK) @@ -25774,11 +28133,14 @@ typedef struct { #define WDOG_WICR_WIE_MASK (0x8000U) #define WDOG_WICR_WIE_SHIFT (15U) #define WDOG_WICR_WIE(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WICR_WIE_SHIFT)) & WDOG_WICR_WIE_MASK) +/*! @} */ /*! @name WMCR - Watchdog Miscellaneous Control Register */ +/*! @{ */ #define WDOG_WMCR_PDE_MASK (0x1U) #define WDOG_WMCR_PDE_SHIFT (0U) #define WDOG_WMCR_PDE(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WMCR_PDE_SHIFT)) & WDOG_WMCR_PDE_MASK) +/*! @} */ /*! @@ -25898,534 +28260,667 @@ typedef struct { */ /*! @name SEL0 - Crossbar A Select Register 0 */ +/*! @{ */ #define XBARA_SEL0_SEL0_MASK (0x7FU) #define XBARA_SEL0_SEL0_SHIFT (0U) #define XBARA_SEL0_SEL0(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL0_SEL0_SHIFT)) & XBARA_SEL0_SEL0_MASK) #define XBARA_SEL0_SEL1_MASK (0x7F00U) #define XBARA_SEL0_SEL1_SHIFT (8U) #define XBARA_SEL0_SEL1(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL0_SEL1_SHIFT)) & XBARA_SEL0_SEL1_MASK) +/*! @} */ /*! @name SEL1 - Crossbar A Select Register 1 */ +/*! @{ */ #define XBARA_SEL1_SEL2_MASK (0x7FU) #define XBARA_SEL1_SEL2_SHIFT (0U) #define XBARA_SEL1_SEL2(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL1_SEL2_SHIFT)) & XBARA_SEL1_SEL2_MASK) #define XBARA_SEL1_SEL3_MASK (0x7F00U) #define XBARA_SEL1_SEL3_SHIFT (8U) #define XBARA_SEL1_SEL3(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL1_SEL3_SHIFT)) & XBARA_SEL1_SEL3_MASK) +/*! @} */ /*! @name SEL2 - Crossbar A Select Register 2 */ +/*! @{ */ #define XBARA_SEL2_SEL4_MASK (0x7FU) #define XBARA_SEL2_SEL4_SHIFT (0U) #define XBARA_SEL2_SEL4(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL2_SEL4_SHIFT)) & XBARA_SEL2_SEL4_MASK) #define XBARA_SEL2_SEL5_MASK (0x7F00U) #define XBARA_SEL2_SEL5_SHIFT (8U) #define XBARA_SEL2_SEL5(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL2_SEL5_SHIFT)) & XBARA_SEL2_SEL5_MASK) +/*! @} */ /*! @name SEL3 - Crossbar A Select Register 3 */ +/*! @{ */ #define XBARA_SEL3_SEL6_MASK (0x7FU) #define XBARA_SEL3_SEL6_SHIFT (0U) #define XBARA_SEL3_SEL6(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL3_SEL6_SHIFT)) & XBARA_SEL3_SEL6_MASK) #define XBARA_SEL3_SEL7_MASK (0x7F00U) #define XBARA_SEL3_SEL7_SHIFT (8U) #define XBARA_SEL3_SEL7(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL3_SEL7_SHIFT)) & XBARA_SEL3_SEL7_MASK) +/*! @} */ /*! @name SEL4 - Crossbar A Select Register 4 */ +/*! @{ */ #define XBARA_SEL4_SEL8_MASK (0x7FU) #define XBARA_SEL4_SEL8_SHIFT (0U) #define XBARA_SEL4_SEL8(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL4_SEL8_SHIFT)) & XBARA_SEL4_SEL8_MASK) #define XBARA_SEL4_SEL9_MASK (0x7F00U) #define XBARA_SEL4_SEL9_SHIFT (8U) #define XBARA_SEL4_SEL9(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL4_SEL9_SHIFT)) & XBARA_SEL4_SEL9_MASK) +/*! @} */ /*! @name SEL5 - Crossbar A Select Register 5 */ +/*! @{ */ #define XBARA_SEL5_SEL10_MASK (0x7FU) #define XBARA_SEL5_SEL10_SHIFT (0U) #define XBARA_SEL5_SEL10(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL5_SEL10_SHIFT)) & XBARA_SEL5_SEL10_MASK) #define XBARA_SEL5_SEL11_MASK (0x7F00U) #define XBARA_SEL5_SEL11_SHIFT (8U) #define XBARA_SEL5_SEL11(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL5_SEL11_SHIFT)) & XBARA_SEL5_SEL11_MASK) +/*! @} */ /*! @name SEL6 - Crossbar A Select Register 6 */ +/*! @{ */ #define XBARA_SEL6_SEL12_MASK (0x7FU) #define XBARA_SEL6_SEL12_SHIFT (0U) #define XBARA_SEL6_SEL12(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL6_SEL12_SHIFT)) & XBARA_SEL6_SEL12_MASK) #define XBARA_SEL6_SEL13_MASK (0x7F00U) #define XBARA_SEL6_SEL13_SHIFT (8U) #define XBARA_SEL6_SEL13(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL6_SEL13_SHIFT)) & XBARA_SEL6_SEL13_MASK) +/*! @} */ /*! @name SEL7 - Crossbar A Select Register 7 */ +/*! @{ */ #define XBARA_SEL7_SEL14_MASK (0x7FU) #define XBARA_SEL7_SEL14_SHIFT (0U) #define XBARA_SEL7_SEL14(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL7_SEL14_SHIFT)) & XBARA_SEL7_SEL14_MASK) #define XBARA_SEL7_SEL15_MASK (0x7F00U) #define XBARA_SEL7_SEL15_SHIFT (8U) #define XBARA_SEL7_SEL15(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL7_SEL15_SHIFT)) & XBARA_SEL7_SEL15_MASK) +/*! @} */ /*! @name SEL8 - Crossbar A Select Register 8 */ +/*! @{ */ #define XBARA_SEL8_SEL16_MASK (0x7FU) #define XBARA_SEL8_SEL16_SHIFT (0U) #define XBARA_SEL8_SEL16(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL8_SEL16_SHIFT)) & XBARA_SEL8_SEL16_MASK) #define XBARA_SEL8_SEL17_MASK (0x7F00U) #define XBARA_SEL8_SEL17_SHIFT (8U) #define XBARA_SEL8_SEL17(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL8_SEL17_SHIFT)) & XBARA_SEL8_SEL17_MASK) +/*! @} */ /*! @name SEL9 - Crossbar A Select Register 9 */ +/*! @{ */ #define XBARA_SEL9_SEL18_MASK (0x7FU) #define XBARA_SEL9_SEL18_SHIFT (0U) #define XBARA_SEL9_SEL18(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL9_SEL18_SHIFT)) & XBARA_SEL9_SEL18_MASK) #define XBARA_SEL9_SEL19_MASK (0x7F00U) #define XBARA_SEL9_SEL19_SHIFT (8U) #define XBARA_SEL9_SEL19(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL9_SEL19_SHIFT)) & XBARA_SEL9_SEL19_MASK) +/*! @} */ /*! @name SEL10 - Crossbar A Select Register 10 */ +/*! @{ */ #define XBARA_SEL10_SEL20_MASK (0x7FU) #define XBARA_SEL10_SEL20_SHIFT (0U) #define XBARA_SEL10_SEL20(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL10_SEL20_SHIFT)) & XBARA_SEL10_SEL20_MASK) #define XBARA_SEL10_SEL21_MASK (0x7F00U) #define XBARA_SEL10_SEL21_SHIFT (8U) #define XBARA_SEL10_SEL21(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL10_SEL21_SHIFT)) & XBARA_SEL10_SEL21_MASK) +/*! @} */ /*! @name SEL11 - Crossbar A Select Register 11 */ +/*! @{ */ #define XBARA_SEL11_SEL22_MASK (0x7FU) #define XBARA_SEL11_SEL22_SHIFT (0U) #define XBARA_SEL11_SEL22(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL11_SEL22_SHIFT)) & XBARA_SEL11_SEL22_MASK) #define XBARA_SEL11_SEL23_MASK (0x7F00U) #define XBARA_SEL11_SEL23_SHIFT (8U) #define XBARA_SEL11_SEL23(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL11_SEL23_SHIFT)) & XBARA_SEL11_SEL23_MASK) +/*! @} */ /*! @name SEL12 - Crossbar A Select Register 12 */ +/*! @{ */ #define XBARA_SEL12_SEL24_MASK (0x7FU) #define XBARA_SEL12_SEL24_SHIFT (0U) #define XBARA_SEL12_SEL24(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL12_SEL24_SHIFT)) & XBARA_SEL12_SEL24_MASK) #define XBARA_SEL12_SEL25_MASK (0x7F00U) #define XBARA_SEL12_SEL25_SHIFT (8U) #define XBARA_SEL12_SEL25(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL12_SEL25_SHIFT)) & XBARA_SEL12_SEL25_MASK) +/*! @} */ /*! @name SEL13 - Crossbar A Select Register 13 */ +/*! @{ */ #define XBARA_SEL13_SEL26_MASK (0x7FU) #define XBARA_SEL13_SEL26_SHIFT (0U) #define XBARA_SEL13_SEL26(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL13_SEL26_SHIFT)) & XBARA_SEL13_SEL26_MASK) #define XBARA_SEL13_SEL27_MASK (0x7F00U) #define XBARA_SEL13_SEL27_SHIFT (8U) #define XBARA_SEL13_SEL27(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL13_SEL27_SHIFT)) & XBARA_SEL13_SEL27_MASK) +/*! @} */ /*! @name SEL14 - Crossbar A Select Register 14 */ +/*! @{ */ #define XBARA_SEL14_SEL28_MASK (0x7FU) #define XBARA_SEL14_SEL28_SHIFT (0U) #define XBARA_SEL14_SEL28(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL14_SEL28_SHIFT)) & XBARA_SEL14_SEL28_MASK) #define XBARA_SEL14_SEL29_MASK (0x7F00U) #define XBARA_SEL14_SEL29_SHIFT (8U) #define XBARA_SEL14_SEL29(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL14_SEL29_SHIFT)) & XBARA_SEL14_SEL29_MASK) +/*! @} */ /*! @name SEL15 - Crossbar A Select Register 15 */ +/*! @{ */ #define XBARA_SEL15_SEL30_MASK (0x7FU) #define XBARA_SEL15_SEL30_SHIFT (0U) #define XBARA_SEL15_SEL30(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL15_SEL30_SHIFT)) & XBARA_SEL15_SEL30_MASK) #define XBARA_SEL15_SEL31_MASK (0x7F00U) #define XBARA_SEL15_SEL31_SHIFT (8U) #define XBARA_SEL15_SEL31(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL15_SEL31_SHIFT)) & XBARA_SEL15_SEL31_MASK) +/*! @} */ /*! @name SEL16 - Crossbar A Select Register 16 */ +/*! @{ */ #define XBARA_SEL16_SEL32_MASK (0x7FU) #define XBARA_SEL16_SEL32_SHIFT (0U) #define XBARA_SEL16_SEL32(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL16_SEL32_SHIFT)) & XBARA_SEL16_SEL32_MASK) #define XBARA_SEL16_SEL33_MASK (0x7F00U) #define XBARA_SEL16_SEL33_SHIFT (8U) #define XBARA_SEL16_SEL33(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL16_SEL33_SHIFT)) & XBARA_SEL16_SEL33_MASK) +/*! @} */ /*! @name SEL17 - Crossbar A Select Register 17 */ +/*! @{ */ #define XBARA_SEL17_SEL34_MASK (0x7FU) #define XBARA_SEL17_SEL34_SHIFT (0U) #define XBARA_SEL17_SEL34(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL17_SEL34_SHIFT)) & XBARA_SEL17_SEL34_MASK) #define XBARA_SEL17_SEL35_MASK (0x7F00U) #define XBARA_SEL17_SEL35_SHIFT (8U) #define XBARA_SEL17_SEL35(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL17_SEL35_SHIFT)) & XBARA_SEL17_SEL35_MASK) +/*! @} */ /*! @name SEL18 - Crossbar A Select Register 18 */ +/*! @{ */ #define XBARA_SEL18_SEL36_MASK (0x7FU) #define XBARA_SEL18_SEL36_SHIFT (0U) #define XBARA_SEL18_SEL36(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL18_SEL36_SHIFT)) & XBARA_SEL18_SEL36_MASK) #define XBARA_SEL18_SEL37_MASK (0x7F00U) #define XBARA_SEL18_SEL37_SHIFT (8U) #define XBARA_SEL18_SEL37(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL18_SEL37_SHIFT)) & XBARA_SEL18_SEL37_MASK) +/*! @} */ /*! @name SEL19 - Crossbar A Select Register 19 */ +/*! @{ */ #define XBARA_SEL19_SEL38_MASK (0x7FU) #define XBARA_SEL19_SEL38_SHIFT (0U) #define XBARA_SEL19_SEL38(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL19_SEL38_SHIFT)) & XBARA_SEL19_SEL38_MASK) #define XBARA_SEL19_SEL39_MASK (0x7F00U) #define XBARA_SEL19_SEL39_SHIFT (8U) #define XBARA_SEL19_SEL39(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL19_SEL39_SHIFT)) & XBARA_SEL19_SEL39_MASK) +/*! @} */ /*! @name SEL20 - Crossbar A Select Register 20 */ +/*! @{ */ #define XBARA_SEL20_SEL40_MASK (0x7FU) #define XBARA_SEL20_SEL40_SHIFT (0U) #define XBARA_SEL20_SEL40(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL20_SEL40_SHIFT)) & XBARA_SEL20_SEL40_MASK) #define XBARA_SEL20_SEL41_MASK (0x7F00U) #define XBARA_SEL20_SEL41_SHIFT (8U) #define XBARA_SEL20_SEL41(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL20_SEL41_SHIFT)) & XBARA_SEL20_SEL41_MASK) +/*! @} */ /*! @name SEL21 - Crossbar A Select Register 21 */ +/*! @{ */ #define XBARA_SEL21_SEL42_MASK (0x7FU) #define XBARA_SEL21_SEL42_SHIFT (0U) #define XBARA_SEL21_SEL42(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL21_SEL42_SHIFT)) & XBARA_SEL21_SEL42_MASK) #define XBARA_SEL21_SEL43_MASK (0x7F00U) #define XBARA_SEL21_SEL43_SHIFT (8U) #define XBARA_SEL21_SEL43(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL21_SEL43_SHIFT)) & XBARA_SEL21_SEL43_MASK) +/*! @} */ /*! @name SEL22 - Crossbar A Select Register 22 */ +/*! @{ */ #define XBARA_SEL22_SEL44_MASK (0x7FU) #define XBARA_SEL22_SEL44_SHIFT (0U) #define XBARA_SEL22_SEL44(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL22_SEL44_SHIFT)) & XBARA_SEL22_SEL44_MASK) #define XBARA_SEL22_SEL45_MASK (0x7F00U) #define XBARA_SEL22_SEL45_SHIFT (8U) #define XBARA_SEL22_SEL45(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL22_SEL45_SHIFT)) & XBARA_SEL22_SEL45_MASK) +/*! @} */ /*! @name SEL23 - Crossbar A Select Register 23 */ +/*! @{ */ #define XBARA_SEL23_SEL46_MASK (0x7FU) #define XBARA_SEL23_SEL46_SHIFT (0U) #define XBARA_SEL23_SEL46(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL23_SEL46_SHIFT)) & XBARA_SEL23_SEL46_MASK) #define XBARA_SEL23_SEL47_MASK (0x7F00U) #define XBARA_SEL23_SEL47_SHIFT (8U) #define XBARA_SEL23_SEL47(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL23_SEL47_SHIFT)) & XBARA_SEL23_SEL47_MASK) +/*! @} */ /*! @name SEL24 - Crossbar A Select Register 24 */ +/*! @{ */ #define XBARA_SEL24_SEL48_MASK (0x7FU) #define XBARA_SEL24_SEL48_SHIFT (0U) #define XBARA_SEL24_SEL48(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL24_SEL48_SHIFT)) & XBARA_SEL24_SEL48_MASK) #define XBARA_SEL24_SEL49_MASK (0x7F00U) #define XBARA_SEL24_SEL49_SHIFT (8U) #define XBARA_SEL24_SEL49(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL24_SEL49_SHIFT)) & XBARA_SEL24_SEL49_MASK) +/*! @} */ /*! @name SEL25 - Crossbar A Select Register 25 */ +/*! @{ */ #define XBARA_SEL25_SEL50_MASK (0x7FU) #define XBARA_SEL25_SEL50_SHIFT (0U) #define XBARA_SEL25_SEL50(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL25_SEL50_SHIFT)) & XBARA_SEL25_SEL50_MASK) #define XBARA_SEL25_SEL51_MASK (0x7F00U) #define XBARA_SEL25_SEL51_SHIFT (8U) #define XBARA_SEL25_SEL51(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL25_SEL51_SHIFT)) & XBARA_SEL25_SEL51_MASK) +/*! @} */ /*! @name SEL26 - Crossbar A Select Register 26 */ +/*! @{ */ #define XBARA_SEL26_SEL52_MASK (0x7FU) #define XBARA_SEL26_SEL52_SHIFT (0U) #define XBARA_SEL26_SEL52(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL26_SEL52_SHIFT)) & XBARA_SEL26_SEL52_MASK) #define XBARA_SEL26_SEL53_MASK (0x7F00U) #define XBARA_SEL26_SEL53_SHIFT (8U) #define XBARA_SEL26_SEL53(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL26_SEL53_SHIFT)) & XBARA_SEL26_SEL53_MASK) +/*! @} */ /*! @name SEL27 - Crossbar A Select Register 27 */ +/*! @{ */ #define XBARA_SEL27_SEL54_MASK (0x7FU) #define XBARA_SEL27_SEL54_SHIFT (0U) #define XBARA_SEL27_SEL54(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL27_SEL54_SHIFT)) & XBARA_SEL27_SEL54_MASK) #define XBARA_SEL27_SEL55_MASK (0x7F00U) #define XBARA_SEL27_SEL55_SHIFT (8U) #define XBARA_SEL27_SEL55(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL27_SEL55_SHIFT)) & XBARA_SEL27_SEL55_MASK) +/*! @} */ /*! @name SEL28 - Crossbar A Select Register 28 */ +/*! @{ */ #define XBARA_SEL28_SEL56_MASK (0x7FU) #define XBARA_SEL28_SEL56_SHIFT (0U) #define XBARA_SEL28_SEL56(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL28_SEL56_SHIFT)) & XBARA_SEL28_SEL56_MASK) #define XBARA_SEL28_SEL57_MASK (0x7F00U) #define XBARA_SEL28_SEL57_SHIFT (8U) #define XBARA_SEL28_SEL57(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL28_SEL57_SHIFT)) & XBARA_SEL28_SEL57_MASK) +/*! @} */ /*! @name SEL29 - Crossbar A Select Register 29 */ +/*! @{ */ #define XBARA_SEL29_SEL58_MASK (0x7FU) #define XBARA_SEL29_SEL58_SHIFT (0U) #define XBARA_SEL29_SEL58(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL29_SEL58_SHIFT)) & XBARA_SEL29_SEL58_MASK) #define XBARA_SEL29_SEL59_MASK (0x7F00U) #define XBARA_SEL29_SEL59_SHIFT (8U) #define XBARA_SEL29_SEL59(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL29_SEL59_SHIFT)) & XBARA_SEL29_SEL59_MASK) +/*! @} */ /*! @name SEL30 - Crossbar A Select Register 30 */ +/*! @{ */ #define XBARA_SEL30_SEL60_MASK (0x7FU) #define XBARA_SEL30_SEL60_SHIFT (0U) #define XBARA_SEL30_SEL60(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL30_SEL60_SHIFT)) & XBARA_SEL30_SEL60_MASK) #define XBARA_SEL30_SEL61_MASK (0x7F00U) #define XBARA_SEL30_SEL61_SHIFT (8U) #define XBARA_SEL30_SEL61(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL30_SEL61_SHIFT)) & XBARA_SEL30_SEL61_MASK) +/*! @} */ /*! @name SEL31 - Crossbar A Select Register 31 */ +/*! @{ */ #define XBARA_SEL31_SEL62_MASK (0x7FU) #define XBARA_SEL31_SEL62_SHIFT (0U) #define XBARA_SEL31_SEL62(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL31_SEL62_SHIFT)) & XBARA_SEL31_SEL62_MASK) #define XBARA_SEL31_SEL63_MASK (0x7F00U) #define XBARA_SEL31_SEL63_SHIFT (8U) #define XBARA_SEL31_SEL63(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL31_SEL63_SHIFT)) & XBARA_SEL31_SEL63_MASK) +/*! @} */ /*! @name SEL32 - Crossbar A Select Register 32 */ +/*! @{ */ #define XBARA_SEL32_SEL64_MASK (0x7FU) #define XBARA_SEL32_SEL64_SHIFT (0U) #define XBARA_SEL32_SEL64(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL32_SEL64_SHIFT)) & XBARA_SEL32_SEL64_MASK) #define XBARA_SEL32_SEL65_MASK (0x7F00U) #define XBARA_SEL32_SEL65_SHIFT (8U) #define XBARA_SEL32_SEL65(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL32_SEL65_SHIFT)) & XBARA_SEL32_SEL65_MASK) +/*! @} */ /*! @name SEL33 - Crossbar A Select Register 33 */ +/*! @{ */ #define XBARA_SEL33_SEL66_MASK (0x7FU) #define XBARA_SEL33_SEL66_SHIFT (0U) #define XBARA_SEL33_SEL66(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL33_SEL66_SHIFT)) & XBARA_SEL33_SEL66_MASK) #define XBARA_SEL33_SEL67_MASK (0x7F00U) #define XBARA_SEL33_SEL67_SHIFT (8U) #define XBARA_SEL33_SEL67(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL33_SEL67_SHIFT)) & XBARA_SEL33_SEL67_MASK) +/*! @} */ /*! @name SEL34 - Crossbar A Select Register 34 */ +/*! @{ */ #define XBARA_SEL34_SEL68_MASK (0x7FU) #define XBARA_SEL34_SEL68_SHIFT (0U) #define XBARA_SEL34_SEL68(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL34_SEL68_SHIFT)) & XBARA_SEL34_SEL68_MASK) #define XBARA_SEL34_SEL69_MASK (0x7F00U) #define XBARA_SEL34_SEL69_SHIFT (8U) #define XBARA_SEL34_SEL69(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL34_SEL69_SHIFT)) & XBARA_SEL34_SEL69_MASK) +/*! @} */ /*! @name SEL35 - Crossbar A Select Register 35 */ +/*! @{ */ #define XBARA_SEL35_SEL70_MASK (0x7FU) #define XBARA_SEL35_SEL70_SHIFT (0U) #define XBARA_SEL35_SEL70(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL35_SEL70_SHIFT)) & XBARA_SEL35_SEL70_MASK) #define XBARA_SEL35_SEL71_MASK (0x7F00U) #define XBARA_SEL35_SEL71_SHIFT (8U) #define XBARA_SEL35_SEL71(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL35_SEL71_SHIFT)) & XBARA_SEL35_SEL71_MASK) +/*! @} */ /*! @name SEL36 - Crossbar A Select Register 36 */ +/*! @{ */ #define XBARA_SEL36_SEL72_MASK (0x7FU) #define XBARA_SEL36_SEL72_SHIFT (0U) #define XBARA_SEL36_SEL72(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL36_SEL72_SHIFT)) & XBARA_SEL36_SEL72_MASK) #define XBARA_SEL36_SEL73_MASK (0x7F00U) #define XBARA_SEL36_SEL73_SHIFT (8U) #define XBARA_SEL36_SEL73(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL36_SEL73_SHIFT)) & XBARA_SEL36_SEL73_MASK) +/*! @} */ /*! @name SEL37 - Crossbar A Select Register 37 */ +/*! @{ */ #define XBARA_SEL37_SEL74_MASK (0x7FU) #define XBARA_SEL37_SEL74_SHIFT (0U) #define XBARA_SEL37_SEL74(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL37_SEL74_SHIFT)) & XBARA_SEL37_SEL74_MASK) #define XBARA_SEL37_SEL75_MASK (0x7F00U) #define XBARA_SEL37_SEL75_SHIFT (8U) #define XBARA_SEL37_SEL75(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL37_SEL75_SHIFT)) & XBARA_SEL37_SEL75_MASK) +/*! @} */ /*! @name SEL38 - Crossbar A Select Register 38 */ +/*! @{ */ #define XBARA_SEL38_SEL76_MASK (0x7FU) #define XBARA_SEL38_SEL76_SHIFT (0U) #define XBARA_SEL38_SEL76(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL38_SEL76_SHIFT)) & XBARA_SEL38_SEL76_MASK) #define XBARA_SEL38_SEL77_MASK (0x7F00U) #define XBARA_SEL38_SEL77_SHIFT (8U) #define XBARA_SEL38_SEL77(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL38_SEL77_SHIFT)) & XBARA_SEL38_SEL77_MASK) +/*! @} */ /*! @name SEL39 - Crossbar A Select Register 39 */ +/*! @{ */ #define XBARA_SEL39_SEL78_MASK (0x7FU) #define XBARA_SEL39_SEL78_SHIFT (0U) #define XBARA_SEL39_SEL78(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL39_SEL78_SHIFT)) & XBARA_SEL39_SEL78_MASK) #define XBARA_SEL39_SEL79_MASK (0x7F00U) #define XBARA_SEL39_SEL79_SHIFT (8U) #define XBARA_SEL39_SEL79(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL39_SEL79_SHIFT)) & XBARA_SEL39_SEL79_MASK) +/*! @} */ /*! @name SEL40 - Crossbar A Select Register 40 */ +/*! @{ */ #define XBARA_SEL40_SEL80_MASK (0x7FU) #define XBARA_SEL40_SEL80_SHIFT (0U) #define XBARA_SEL40_SEL80(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL40_SEL80_SHIFT)) & XBARA_SEL40_SEL80_MASK) #define XBARA_SEL40_SEL81_MASK (0x7F00U) #define XBARA_SEL40_SEL81_SHIFT (8U) #define XBARA_SEL40_SEL81(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL40_SEL81_SHIFT)) & XBARA_SEL40_SEL81_MASK) +/*! @} */ /*! @name SEL41 - Crossbar A Select Register 41 */ +/*! @{ */ #define XBARA_SEL41_SEL82_MASK (0x7FU) #define XBARA_SEL41_SEL82_SHIFT (0U) #define XBARA_SEL41_SEL82(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL41_SEL82_SHIFT)) & XBARA_SEL41_SEL82_MASK) #define XBARA_SEL41_SEL83_MASK (0x7F00U) #define XBARA_SEL41_SEL83_SHIFT (8U) #define XBARA_SEL41_SEL83(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL41_SEL83_SHIFT)) & XBARA_SEL41_SEL83_MASK) +/*! @} */ /*! @name SEL42 - Crossbar A Select Register 42 */ +/*! @{ */ #define XBARA_SEL42_SEL84_MASK (0x7FU) #define XBARA_SEL42_SEL84_SHIFT (0U) #define XBARA_SEL42_SEL84(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL42_SEL84_SHIFT)) & XBARA_SEL42_SEL84_MASK) #define XBARA_SEL42_SEL85_MASK (0x7F00U) #define XBARA_SEL42_SEL85_SHIFT (8U) #define XBARA_SEL42_SEL85(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL42_SEL85_SHIFT)) & XBARA_SEL42_SEL85_MASK) +/*! @} */ /*! @name SEL43 - Crossbar A Select Register 43 */ +/*! @{ */ #define XBARA_SEL43_SEL86_MASK (0x7FU) #define XBARA_SEL43_SEL86_SHIFT (0U) #define XBARA_SEL43_SEL86(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL43_SEL86_SHIFT)) & XBARA_SEL43_SEL86_MASK) #define XBARA_SEL43_SEL87_MASK (0x7F00U) #define XBARA_SEL43_SEL87_SHIFT (8U) #define XBARA_SEL43_SEL87(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL43_SEL87_SHIFT)) & XBARA_SEL43_SEL87_MASK) +/*! @} */ /*! @name SEL44 - Crossbar A Select Register 44 */ +/*! @{ */ #define XBARA_SEL44_SEL88_MASK (0x7FU) #define XBARA_SEL44_SEL88_SHIFT (0U) #define XBARA_SEL44_SEL88(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL44_SEL88_SHIFT)) & XBARA_SEL44_SEL88_MASK) #define XBARA_SEL44_SEL89_MASK (0x7F00U) #define XBARA_SEL44_SEL89_SHIFT (8U) #define XBARA_SEL44_SEL89(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL44_SEL89_SHIFT)) & XBARA_SEL44_SEL89_MASK) +/*! @} */ /*! @name SEL45 - Crossbar A Select Register 45 */ +/*! @{ */ #define XBARA_SEL45_SEL90_MASK (0x7FU) #define XBARA_SEL45_SEL90_SHIFT (0U) #define XBARA_SEL45_SEL90(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL45_SEL90_SHIFT)) & XBARA_SEL45_SEL90_MASK) #define XBARA_SEL45_SEL91_MASK (0x7F00U) #define XBARA_SEL45_SEL91_SHIFT (8U) #define XBARA_SEL45_SEL91(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL45_SEL91_SHIFT)) & XBARA_SEL45_SEL91_MASK) +/*! @} */ /*! @name SEL46 - Crossbar A Select Register 46 */ +/*! @{ */ #define XBARA_SEL46_SEL92_MASK (0x7FU) #define XBARA_SEL46_SEL92_SHIFT (0U) #define XBARA_SEL46_SEL92(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL46_SEL92_SHIFT)) & XBARA_SEL46_SEL92_MASK) #define XBARA_SEL46_SEL93_MASK (0x7F00U) #define XBARA_SEL46_SEL93_SHIFT (8U) #define XBARA_SEL46_SEL93(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL46_SEL93_SHIFT)) & XBARA_SEL46_SEL93_MASK) +/*! @} */ /*! @name SEL47 - Crossbar A Select Register 47 */ +/*! @{ */ #define XBARA_SEL47_SEL94_MASK (0x7FU) #define XBARA_SEL47_SEL94_SHIFT (0U) #define XBARA_SEL47_SEL94(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL47_SEL94_SHIFT)) & XBARA_SEL47_SEL94_MASK) #define XBARA_SEL47_SEL95_MASK (0x7F00U) #define XBARA_SEL47_SEL95_SHIFT (8U) #define XBARA_SEL47_SEL95(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL47_SEL95_SHIFT)) & XBARA_SEL47_SEL95_MASK) +/*! @} */ /*! @name SEL48 - Crossbar A Select Register 48 */ +/*! @{ */ #define XBARA_SEL48_SEL96_MASK (0x7FU) #define XBARA_SEL48_SEL96_SHIFT (0U) #define XBARA_SEL48_SEL96(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL48_SEL96_SHIFT)) & XBARA_SEL48_SEL96_MASK) #define XBARA_SEL48_SEL97_MASK (0x7F00U) #define XBARA_SEL48_SEL97_SHIFT (8U) #define XBARA_SEL48_SEL97(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL48_SEL97_SHIFT)) & XBARA_SEL48_SEL97_MASK) +/*! @} */ /*! @name SEL49 - Crossbar A Select Register 49 */ +/*! @{ */ #define XBARA_SEL49_SEL98_MASK (0x7FU) #define XBARA_SEL49_SEL98_SHIFT (0U) #define XBARA_SEL49_SEL98(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL49_SEL98_SHIFT)) & XBARA_SEL49_SEL98_MASK) #define XBARA_SEL49_SEL99_MASK (0x7F00U) #define XBARA_SEL49_SEL99_SHIFT (8U) #define XBARA_SEL49_SEL99(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL49_SEL99_SHIFT)) & XBARA_SEL49_SEL99_MASK) +/*! @} */ /*! @name SEL50 - Crossbar A Select Register 50 */ +/*! @{ */ #define XBARA_SEL50_SEL100_MASK (0x7FU) #define XBARA_SEL50_SEL100_SHIFT (0U) #define XBARA_SEL50_SEL100(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL50_SEL100_SHIFT)) & XBARA_SEL50_SEL100_MASK) #define XBARA_SEL50_SEL101_MASK (0x7F00U) #define XBARA_SEL50_SEL101_SHIFT (8U) #define XBARA_SEL50_SEL101(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL50_SEL101_SHIFT)) & XBARA_SEL50_SEL101_MASK) +/*! @} */ /*! @name SEL51 - Crossbar A Select Register 51 */ +/*! @{ */ #define XBARA_SEL51_SEL102_MASK (0x7FU) #define XBARA_SEL51_SEL102_SHIFT (0U) #define XBARA_SEL51_SEL102(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL51_SEL102_SHIFT)) & XBARA_SEL51_SEL102_MASK) #define XBARA_SEL51_SEL103_MASK (0x7F00U) #define XBARA_SEL51_SEL103_SHIFT (8U) #define XBARA_SEL51_SEL103(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL51_SEL103_SHIFT)) & XBARA_SEL51_SEL103_MASK) +/*! @} */ /*! @name SEL52 - Crossbar A Select Register 52 */ +/*! @{ */ #define XBARA_SEL52_SEL104_MASK (0x7FU) #define XBARA_SEL52_SEL104_SHIFT (0U) #define XBARA_SEL52_SEL104(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL52_SEL104_SHIFT)) & XBARA_SEL52_SEL104_MASK) #define XBARA_SEL52_SEL105_MASK (0x7F00U) #define XBARA_SEL52_SEL105_SHIFT (8U) #define XBARA_SEL52_SEL105(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL52_SEL105_SHIFT)) & XBARA_SEL52_SEL105_MASK) +/*! @} */ /*! @name SEL53 - Crossbar A Select Register 53 */ +/*! @{ */ #define XBARA_SEL53_SEL106_MASK (0x7FU) #define XBARA_SEL53_SEL106_SHIFT (0U) #define XBARA_SEL53_SEL106(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL53_SEL106_SHIFT)) & XBARA_SEL53_SEL106_MASK) #define XBARA_SEL53_SEL107_MASK (0x7F00U) #define XBARA_SEL53_SEL107_SHIFT (8U) #define XBARA_SEL53_SEL107(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL53_SEL107_SHIFT)) & XBARA_SEL53_SEL107_MASK) +/*! @} */ /*! @name SEL54 - Crossbar A Select Register 54 */ +/*! @{ */ #define XBARA_SEL54_SEL108_MASK (0x7FU) #define XBARA_SEL54_SEL108_SHIFT (0U) #define XBARA_SEL54_SEL108(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL54_SEL108_SHIFT)) & XBARA_SEL54_SEL108_MASK) #define XBARA_SEL54_SEL109_MASK (0x7F00U) #define XBARA_SEL54_SEL109_SHIFT (8U) #define XBARA_SEL54_SEL109(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL54_SEL109_SHIFT)) & XBARA_SEL54_SEL109_MASK) +/*! @} */ /*! @name SEL55 - Crossbar A Select Register 55 */ +/*! @{ */ #define XBARA_SEL55_SEL110_MASK (0x7FU) #define XBARA_SEL55_SEL110_SHIFT (0U) #define XBARA_SEL55_SEL110(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL55_SEL110_SHIFT)) & XBARA_SEL55_SEL110_MASK) #define XBARA_SEL55_SEL111_MASK (0x7F00U) #define XBARA_SEL55_SEL111_SHIFT (8U) #define XBARA_SEL55_SEL111(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL55_SEL111_SHIFT)) & XBARA_SEL55_SEL111_MASK) +/*! @} */ /*! @name SEL56 - Crossbar A Select Register 56 */ +/*! @{ */ #define XBARA_SEL56_SEL112_MASK (0x7FU) #define XBARA_SEL56_SEL112_SHIFT (0U) #define XBARA_SEL56_SEL112(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL56_SEL112_SHIFT)) & XBARA_SEL56_SEL112_MASK) #define XBARA_SEL56_SEL113_MASK (0x7F00U) #define XBARA_SEL56_SEL113_SHIFT (8U) #define XBARA_SEL56_SEL113(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL56_SEL113_SHIFT)) & XBARA_SEL56_SEL113_MASK) +/*! @} */ /*! @name SEL57 - Crossbar A Select Register 57 */ +/*! @{ */ #define XBARA_SEL57_SEL114_MASK (0x7FU) #define XBARA_SEL57_SEL114_SHIFT (0U) #define XBARA_SEL57_SEL114(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL57_SEL114_SHIFT)) & XBARA_SEL57_SEL114_MASK) #define XBARA_SEL57_SEL115_MASK (0x7F00U) #define XBARA_SEL57_SEL115_SHIFT (8U) #define XBARA_SEL57_SEL115(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL57_SEL115_SHIFT)) & XBARA_SEL57_SEL115_MASK) +/*! @} */ /*! @name SEL58 - Crossbar A Select Register 58 */ +/*! @{ */ #define XBARA_SEL58_SEL116_MASK (0x7FU) #define XBARA_SEL58_SEL116_SHIFT (0U) #define XBARA_SEL58_SEL116(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL58_SEL116_SHIFT)) & XBARA_SEL58_SEL116_MASK) #define XBARA_SEL58_SEL117_MASK (0x7F00U) #define XBARA_SEL58_SEL117_SHIFT (8U) #define XBARA_SEL58_SEL117(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL58_SEL117_SHIFT)) & XBARA_SEL58_SEL117_MASK) +/*! @} */ /*! @name SEL59 - Crossbar A Select Register 59 */ +/*! @{ */ #define XBARA_SEL59_SEL118_MASK (0x7FU) #define XBARA_SEL59_SEL118_SHIFT (0U) #define XBARA_SEL59_SEL118(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL59_SEL118_SHIFT)) & XBARA_SEL59_SEL118_MASK) #define XBARA_SEL59_SEL119_MASK (0x7F00U) #define XBARA_SEL59_SEL119_SHIFT (8U) #define XBARA_SEL59_SEL119(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL59_SEL119_SHIFT)) & XBARA_SEL59_SEL119_MASK) +/*! @} */ /*! @name SEL60 - Crossbar A Select Register 60 */ +/*! @{ */ #define XBARA_SEL60_SEL120_MASK (0x7FU) #define XBARA_SEL60_SEL120_SHIFT (0U) #define XBARA_SEL60_SEL120(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL60_SEL120_SHIFT)) & XBARA_SEL60_SEL120_MASK) #define XBARA_SEL60_SEL121_MASK (0x7F00U) #define XBARA_SEL60_SEL121_SHIFT (8U) #define XBARA_SEL60_SEL121(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL60_SEL121_SHIFT)) & XBARA_SEL60_SEL121_MASK) +/*! @} */ /*! @name SEL61 - Crossbar A Select Register 61 */ +/*! @{ */ #define XBARA_SEL61_SEL122_MASK (0x7FU) #define XBARA_SEL61_SEL122_SHIFT (0U) #define XBARA_SEL61_SEL122(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL61_SEL122_SHIFT)) & XBARA_SEL61_SEL122_MASK) #define XBARA_SEL61_SEL123_MASK (0x7F00U) #define XBARA_SEL61_SEL123_SHIFT (8U) #define XBARA_SEL61_SEL123(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL61_SEL123_SHIFT)) & XBARA_SEL61_SEL123_MASK) +/*! @} */ /*! @name SEL62 - Crossbar A Select Register 62 */ +/*! @{ */ #define XBARA_SEL62_SEL124_MASK (0x7FU) #define XBARA_SEL62_SEL124_SHIFT (0U) #define XBARA_SEL62_SEL124(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL62_SEL124_SHIFT)) & XBARA_SEL62_SEL124_MASK) #define XBARA_SEL62_SEL125_MASK (0x7F00U) #define XBARA_SEL62_SEL125_SHIFT (8U) #define XBARA_SEL62_SEL125(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL62_SEL125_SHIFT)) & XBARA_SEL62_SEL125_MASK) +/*! @} */ /*! @name SEL63 - Crossbar A Select Register 63 */ +/*! @{ */ #define XBARA_SEL63_SEL126_MASK (0x7FU) #define XBARA_SEL63_SEL126_SHIFT (0U) #define XBARA_SEL63_SEL126(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL63_SEL126_SHIFT)) & XBARA_SEL63_SEL126_MASK) #define XBARA_SEL63_SEL127_MASK (0x7F00U) #define XBARA_SEL63_SEL127_SHIFT (8U) #define XBARA_SEL63_SEL127(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL63_SEL127_SHIFT)) & XBARA_SEL63_SEL127_MASK) +/*! @} */ /*! @name SEL64 - Crossbar A Select Register 64 */ +/*! @{ */ #define XBARA_SEL64_SEL128_MASK (0x7FU) #define XBARA_SEL64_SEL128_SHIFT (0U) #define XBARA_SEL64_SEL128(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL64_SEL128_SHIFT)) & XBARA_SEL64_SEL128_MASK) #define XBARA_SEL64_SEL129_MASK (0x7F00U) #define XBARA_SEL64_SEL129_SHIFT (8U) #define XBARA_SEL64_SEL129(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL64_SEL129_SHIFT)) & XBARA_SEL64_SEL129_MASK) +/*! @} */ /*! @name SEL65 - Crossbar A Select Register 65 */ +/*! @{ */ #define XBARA_SEL65_SEL130_MASK (0x7FU) #define XBARA_SEL65_SEL130_SHIFT (0U) #define XBARA_SEL65_SEL130(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL65_SEL130_SHIFT)) & XBARA_SEL65_SEL130_MASK) #define XBARA_SEL65_SEL131_MASK (0x7F00U) #define XBARA_SEL65_SEL131_SHIFT (8U) #define XBARA_SEL65_SEL131(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL65_SEL131_SHIFT)) & XBARA_SEL65_SEL131_MASK) +/*! @} */ /*! @name CTRL0 - Crossbar A Control Register 0 */ +/*! @{ */ #define XBARA_CTRL0_DEN0_MASK (0x1U) #define XBARA_CTRL0_DEN0_SHIFT (0U) #define XBARA_CTRL0_DEN0(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL0_DEN0_SHIFT)) & XBARA_CTRL0_DEN0_MASK) @@ -26450,8 +28945,10 @@ typedef struct { #define XBARA_CTRL0_STS1_MASK (0x1000U) #define XBARA_CTRL0_STS1_SHIFT (12U) #define XBARA_CTRL0_STS1(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL0_STS1_SHIFT)) & XBARA_CTRL0_STS1_MASK) +/*! @} */ /*! @name CTRL1 - Crossbar A Control Register 1 */ +/*! @{ */ #define XBARA_CTRL1_DEN2_MASK (0x1U) #define XBARA_CTRL1_DEN2_SHIFT (0U) #define XBARA_CTRL1_DEN2(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL1_DEN2_SHIFT)) & XBARA_CTRL1_DEN2_MASK) @@ -26476,6 +28973,7 @@ typedef struct { #define XBARA_CTRL1_STS3_MASK (0x1000U) #define XBARA_CTRL1_STS3_SHIFT (12U) #define XBARA_CTRL1_STS3(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL1_STS3_SHIFT)) & XBARA_CTRL1_STS3_MASK) +/*! @} */ /*! @@ -26529,68 +29027,84 @@ typedef struct { */ /*! @name SEL0 - Crossbar B Select Register 0 */ +/*! @{ */ #define XBARB_SEL0_SEL0_MASK (0x3FU) #define XBARB_SEL0_SEL0_SHIFT (0U) #define XBARB_SEL0_SEL0(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL0_SEL0_SHIFT)) & XBARB_SEL0_SEL0_MASK) #define XBARB_SEL0_SEL1_MASK (0x3F00U) #define XBARB_SEL0_SEL1_SHIFT (8U) #define XBARB_SEL0_SEL1(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL0_SEL1_SHIFT)) & XBARB_SEL0_SEL1_MASK) +/*! @} */ /*! @name SEL1 - Crossbar B Select Register 1 */ +/*! @{ */ #define XBARB_SEL1_SEL2_MASK (0x3FU) #define XBARB_SEL1_SEL2_SHIFT (0U) #define XBARB_SEL1_SEL2(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL1_SEL2_SHIFT)) & XBARB_SEL1_SEL2_MASK) #define XBARB_SEL1_SEL3_MASK (0x3F00U) #define XBARB_SEL1_SEL3_SHIFT (8U) #define XBARB_SEL1_SEL3(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL1_SEL3_SHIFT)) & XBARB_SEL1_SEL3_MASK) +/*! @} */ /*! @name SEL2 - Crossbar B Select Register 2 */ +/*! @{ */ #define XBARB_SEL2_SEL4_MASK (0x3FU) #define XBARB_SEL2_SEL4_SHIFT (0U) #define XBARB_SEL2_SEL4(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL2_SEL4_SHIFT)) & XBARB_SEL2_SEL4_MASK) #define XBARB_SEL2_SEL5_MASK (0x3F00U) #define XBARB_SEL2_SEL5_SHIFT (8U) #define XBARB_SEL2_SEL5(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL2_SEL5_SHIFT)) & XBARB_SEL2_SEL5_MASK) +/*! @} */ /*! @name SEL3 - Crossbar B Select Register 3 */ +/*! @{ */ #define XBARB_SEL3_SEL6_MASK (0x3FU) #define XBARB_SEL3_SEL6_SHIFT (0U) #define XBARB_SEL3_SEL6(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL3_SEL6_SHIFT)) & XBARB_SEL3_SEL6_MASK) #define XBARB_SEL3_SEL7_MASK (0x3F00U) #define XBARB_SEL3_SEL7_SHIFT (8U) #define XBARB_SEL3_SEL7(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL3_SEL7_SHIFT)) & XBARB_SEL3_SEL7_MASK) +/*! @} */ /*! @name SEL4 - Crossbar B Select Register 4 */ +/*! @{ */ #define XBARB_SEL4_SEL8_MASK (0x3FU) #define XBARB_SEL4_SEL8_SHIFT (0U) #define XBARB_SEL4_SEL8(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL4_SEL8_SHIFT)) & XBARB_SEL4_SEL8_MASK) #define XBARB_SEL4_SEL9_MASK (0x3F00U) #define XBARB_SEL4_SEL9_SHIFT (8U) #define XBARB_SEL4_SEL9(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL4_SEL9_SHIFT)) & XBARB_SEL4_SEL9_MASK) +/*! @} */ /*! @name SEL5 - Crossbar B Select Register 5 */ +/*! @{ */ #define XBARB_SEL5_SEL10_MASK (0x3FU) #define XBARB_SEL5_SEL10_SHIFT (0U) #define XBARB_SEL5_SEL10(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL5_SEL10_SHIFT)) & XBARB_SEL5_SEL10_MASK) #define XBARB_SEL5_SEL11_MASK (0x3F00U) #define XBARB_SEL5_SEL11_SHIFT (8U) #define XBARB_SEL5_SEL11(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL5_SEL11_SHIFT)) & XBARB_SEL5_SEL11_MASK) +/*! @} */ /*! @name SEL6 - Crossbar B Select Register 6 */ +/*! @{ */ #define XBARB_SEL6_SEL12_MASK (0x3FU) #define XBARB_SEL6_SEL12_SHIFT (0U) #define XBARB_SEL6_SEL12(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL6_SEL12_SHIFT)) & XBARB_SEL6_SEL12_MASK) #define XBARB_SEL6_SEL13_MASK (0x3F00U) #define XBARB_SEL6_SEL13_SHIFT (8U) #define XBARB_SEL6_SEL13(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL6_SEL13_SHIFT)) & XBARB_SEL6_SEL13_MASK) +/*! @} */ /*! @name SEL7 - Crossbar B Select Register 7 */ +/*! @{ */ #define XBARB_SEL7_SEL14_MASK (0x3FU) #define XBARB_SEL7_SEL14_SHIFT (0U) #define XBARB_SEL7_SEL14(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL7_SEL14_SHIFT)) & XBARB_SEL7_SEL14_MASK) #define XBARB_SEL7_SEL15_MASK (0x3F00U) #define XBARB_SEL7_SEL15_SHIFT (8U) #define XBARB_SEL7_SEL15(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL7_SEL15_SHIFT)) & XBARB_SEL7_SEL15_MASK) +/*! @} */ /*! @@ -26663,6 +29177,7 @@ typedef struct { */ /*! @name MISC0 - Miscellaneous Register 0 */ +/*! @{ */ #define XTALOSC24M_MISC0_REFTOP_PWD_MASK (0x1U) #define XTALOSC24M_MISC0_REFTOP_PWD_SHIFT (0U) #define XTALOSC24M_MISC0_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_REFTOP_PWD_SHIFT)) & XTALOSC24M_MISC0_REFTOP_PWD_MASK) @@ -26705,8 +29220,10 @@ typedef struct { #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) #define XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT (31U) #define XTALOSC24M_MISC0_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC0_SET - Miscellaneous Register 0 */ +/*! @{ */ #define XTALOSC24M_MISC0_SET_REFTOP_PWD_MASK (0x1U) #define XTALOSC24M_MISC0_SET_REFTOP_PWD_SHIFT (0U) #define XTALOSC24M_MISC0_SET_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_REFTOP_PWD_SHIFT)) & XTALOSC24M_MISC0_SET_REFTOP_PWD_MASK) @@ -26749,8 +29266,10 @@ typedef struct { #define XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_MASK (0x80000000U) #define XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_SHIFT (31U) #define XTALOSC24M_MISC0_SET_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC0_CLR - Miscellaneous Register 0 */ +/*! @{ */ #define XTALOSC24M_MISC0_CLR_REFTOP_PWD_MASK (0x1U) #define XTALOSC24M_MISC0_CLR_REFTOP_PWD_SHIFT (0U) #define XTALOSC24M_MISC0_CLR_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_REFTOP_PWD_SHIFT)) & XTALOSC24M_MISC0_CLR_REFTOP_PWD_MASK) @@ -26793,8 +29312,10 @@ typedef struct { #define XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_MASK (0x80000000U) #define XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_SHIFT (31U) #define XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name MISC0_TOG - Miscellaneous Register 0 */ +/*! @{ */ #define XTALOSC24M_MISC0_TOG_REFTOP_PWD_MASK (0x1U) #define XTALOSC24M_MISC0_TOG_REFTOP_PWD_SHIFT (0U) #define XTALOSC24M_MISC0_TOG_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_REFTOP_PWD_SHIFT)) & XTALOSC24M_MISC0_TOG_REFTOP_PWD_MASK) @@ -26837,14 +29358,13 @@ typedef struct { #define XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_MASK (0x80000000U) #define XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_SHIFT (31U) #define XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_MASK) +/*! @} */ /*! @name LOWPWR_CTRL - XTAL OSC (LP) Control Register */ +/*! @{ */ #define XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_MASK (0x1U) #define XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_SHIFT (0U) #define XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_MASK) -#define XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_MASK (0xEU) -#define XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_SHIFT (1U) -#define XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_MASK) #define XTALOSC24M_LOWPWR_CTRL_OSC_SEL_MASK (0x10U) #define XTALOSC24M_LOWPWR_CTRL_OSC_SEL_SHIFT (4U) #define XTALOSC24M_LOWPWR_CTRL_OSC_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_OSC_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_OSC_SEL_MASK) @@ -26881,14 +29401,16 @@ typedef struct { #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT (17U) #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK) +#define XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_MASK (0x40000U) +#define XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_SHIFT (18U) +#define XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_MASK) +/*! @} */ /*! @name LOWPWR_CTRL_SET - XTAL OSC (LP) Control Register */ +/*! @{ */ #define XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_MASK (0x1U) #define XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT (0U) #define XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_MASK) -#define XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_MASK (0xEU) -#define XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_SHIFT (1U) -#define XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_MASK) #define XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_MASK (0x10U) #define XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_SHIFT (4U) #define XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_MASK) @@ -26925,14 +29447,16 @@ typedef struct { #define XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK (0x20000U) #define XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT (17U) #define XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK) +#define XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_MASK (0x40000U) +#define XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_SHIFT (18U) +#define XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_MASK) +/*! @} */ /*! @name LOWPWR_CTRL_CLR - XTAL OSC (LP) Control Register */ +/*! @{ */ #define XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK (0x1U) #define XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT (0U) #define XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK) -#define XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_MASK (0xEU) -#define XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_SHIFT (1U) -#define XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_MASK) #define XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_MASK (0x10U) #define XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT (4U) #define XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_MASK) @@ -26969,14 +29493,16 @@ typedef struct { #define XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK (0x20000U) #define XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT (17U) #define XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK) +#define XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_MASK (0x40000U) +#define XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_SHIFT (18U) +#define XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_MASK) +/*! @} */ /*! @name LOWPWR_CTRL_TOG - XTAL OSC (LP) Control Register */ +/*! @{ */ #define XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK (0x1U) #define XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT (0U) #define XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK) -#define XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_MASK (0xEU) -#define XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_SHIFT (1U) -#define XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_MASK) #define XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_MASK (0x10U) #define XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT (4U) #define XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_MASK) @@ -27013,8 +29539,13 @@ typedef struct { #define XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK (0x20000U) #define XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT (17U) #define XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK) +#define XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_MASK (0x40000U) +#define XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_SHIFT (18U) +#define XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_MASK) +/*! @} */ /*! @name OSC_CONFIG0 - XTAL OSC Configuration 0 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG0_START_MASK (0x1U) #define XTALOSC24M_OSC_CONFIG0_START_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG0_START(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_START_SHIFT)) & XTALOSC24M_OSC_CONFIG0_START_MASK) @@ -27039,8 +29570,10 @@ typedef struct { #define XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_MASK (0xFF000000U) #define XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT (24U) #define XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_MASK) +/*! @} */ /*! @name OSC_CONFIG0_SET - XTAL OSC Configuration 0 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG0_SET_START_MASK (0x1U) #define XTALOSC24M_OSC_CONFIG0_SET_START_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG0_SET_START(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_SET_START_SHIFT)) & XTALOSC24M_OSC_CONFIG0_SET_START_MASK) @@ -27065,8 +29598,10 @@ typedef struct { #define XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK (0xFF000000U) #define XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT (24U) #define XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK) +/*! @} */ /*! @name OSC_CONFIG0_CLR - XTAL OSC Configuration 0 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG0_CLR_START_MASK (0x1U) #define XTALOSC24M_OSC_CONFIG0_CLR_START_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG0_CLR_START(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_CLR_START_SHIFT)) & XTALOSC24M_OSC_CONFIG0_CLR_START_MASK) @@ -27091,8 +29626,10 @@ typedef struct { #define XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK (0xFF000000U) #define XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT (24U) #define XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK) +/*! @} */ /*! @name OSC_CONFIG0_TOG - XTAL OSC Configuration 0 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG0_TOG_START_MASK (0x1U) #define XTALOSC24M_OSC_CONFIG0_TOG_START_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG0_TOG_START(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_TOG_START_SHIFT)) & XTALOSC24M_OSC_CONFIG0_TOG_START_MASK) @@ -27117,40 +29654,50 @@ typedef struct { #define XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK (0xFF000000U) #define XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT (24U) #define XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK) +/*! @} */ /*! @name OSC_CONFIG1 - XTAL OSC Configuration 1 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_MASK (0xFFFU) #define XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_MASK) #define XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_MASK (0xFFF00000U) #define XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_SHIFT (20U) #define XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_MASK) +/*! @} */ /*! @name OSC_CONFIG1_SET - XTAL OSC Configuration 1 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_MASK (0xFFFU) #define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_MASK) #define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_MASK (0xFFF00000U) #define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT (20U) #define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_MASK) +/*! @} */ /*! @name OSC_CONFIG1_CLR - XTAL OSC Configuration 1 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_MASK (0xFFFU) #define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_MASK) #define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_MASK (0xFFF00000U) #define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT (20U) #define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_MASK) +/*! @} */ /*! @name OSC_CONFIG1_TOG - XTAL OSC Configuration 1 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_MASK (0xFFFU) #define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_MASK) #define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_MASK (0xFFF00000U) #define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT (20U) #define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_MASK) +/*! @} */ /*! @name OSC_CONFIG2 - XTAL OSC Configuration 2 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_MASK (0xFFFU) #define XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_MASK) @@ -27163,8 +29710,10 @@ typedef struct { #define XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_MASK (0x80000000U) #define XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_SHIFT (31U) #define XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_SHIFT)) & XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_MASK) +/*! @} */ /*! @name OSC_CONFIG2_SET - XTAL OSC Configuration 2 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_MASK (0xFFFU) #define XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_MASK) @@ -27177,8 +29726,10 @@ typedef struct { #define XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK (0x80000000U) #define XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT (31U) #define XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT)) & XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK) +/*! @} */ /*! @name OSC_CONFIG2_CLR - XTAL OSC Configuration 2 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_MASK (0xFFFU) #define XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_MASK) @@ -27191,8 +29742,10 @@ typedef struct { #define XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK (0x80000000U) #define XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT (31U) #define XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT)) & XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK) +/*! @} */ /*! @name OSC_CONFIG2_TOG - XTAL OSC Configuration 2 Register */ +/*! @{ */ #define XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_MASK (0xFFFU) #define XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT (0U) #define XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_MASK) @@ -27205,6 +29758,7 @@ typedef struct { #define XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK (0x80000000U) #define XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT (31U) #define XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT)) & XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK) +/*! @} */ /*! @@ -27232,7 +29786,11 @@ typedef struct { */ #if defined(__ARMCC_VERSION) - #pragma pop + #if (__ARMCC_VERSION >= 6010050) + #pragma clang diagnostic pop + #else + #pragma pop + #endif #elif defined(__CWCC__) #pragma pop #elif defined(__GNUC__) diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/MIMXRT1052_features.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/MIMXRT1052_features.h index 9d00377b19b..765ebaddda3 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/MIMXRT1052_features.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/MIMXRT1052_features.h @@ -1,37 +1,44 @@ /* ** ################################################################### ** Version: rev. 0.1, 2017-01-10 -** Build: b171017 +** Build: b180509 ** ** Abstract: ** Chip specific module features. ** +** The Clear BSD License ** Copyright 2016 Freescale Semiconductor, Inc. -** Copyright 2016-2017 NXP -** Redistribution and use in source and binary forms, with or without modification, -** are permitted provided that the following conditions are met: +** Copyright 2016-2018 NXP +** All rights reserved. ** -** 1. Redistributions of source code must retain the above copyright notice, this list -** of conditions and the following disclaimer. +** Redistribution and use in source and binary forms, with or without +** modification, are permitted (subject to the limitations in the +** disclaimer below) provided that the following conditions are met: ** -** 2. Redistributions in binary form must reproduce the above copyright notice, this -** list of conditions and the following disclaimer in the documentation and/or -** other materials provided with the distribution. +** * Redistributions of source code must retain the above copyright +** notice, this list of conditions and the following disclaimer. ** -** 3. Neither the name of the copyright holder nor the names of its -** contributors may be used to endorse or promote products derived from this -** software without specific prior written permission. +** * Redistributions in binary form must reproduce the above copyright +** notice, this list of conditions and the following disclaimer in the +** documentation and/or other materials provided with the distribution. ** -** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR -** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON -** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +** * Neither the name of the copyright holder nor the names of its +** contributors may be used to endorse or promote products derived from +** this software without specific prior written permission. +** +** NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE +** GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT +** HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED +** WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF +** MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE +** LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +** CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +** SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR +** BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, +** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE +** OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN +** IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ** ** http: www.nxp.com ** mail: support@nxp.com @@ -48,532 +55,110 @@ /* SOC module features */ -/* @brief ACMP availability on the SoC. */ -#define FSL_FEATURE_SOC_ACMP_COUNT (0) /* @brief ADC availability on the SoC. */ #define FSL_FEATURE_SOC_ADC_COUNT (2) -/* @brief ADC12 availability on the SoC. */ -#define FSL_FEATURE_SOC_ADC12_COUNT (0) -/* @brief ADC16 availability on the SoC. */ -#define FSL_FEATURE_SOC_ADC16_COUNT (0) -/* @brief ADC_5HC availability on the SoC. */ -#define FSL_FEATURE_SOC_ADC_5HC_COUNT (0) -/* @brief AES availability on the SoC. */ -#define FSL_FEATURE_SOC_AES_COUNT (0) -/* @brief AFE availability on the SoC. */ -#define FSL_FEATURE_SOC_AFE_COUNT (0) -/* @brief AGC availability on the SoC. */ -#define FSL_FEATURE_SOC_AGC_COUNT (0) -/* @brief AIPS availability on the SoC. */ -#define FSL_FEATURE_SOC_AIPS_COUNT (0) /* @brief AIPSTZ availability on the SoC. */ #define FSL_FEATURE_SOC_AIPSTZ_COUNT (4) -/* @brief ANATOP availability on the SoC. */ -#define FSL_FEATURE_SOC_ANATOP_COUNT (0) /* @brief AOI availability on the SoC. */ #define FSL_FEATURE_SOC_AOI_COUNT (2) -/* @brief APBH availability on the SoC. */ -#define FSL_FEATURE_SOC_APBH_COUNT (0) -/* @brief ASMC availability on the SoC. */ -#define FSL_FEATURE_SOC_ASMC_COUNT (0) -/* @brief ASRC availability on the SoC. */ -#define FSL_FEATURE_SOC_ASRC_COUNT (0) -/* @brief ASYNC_SYSCON availability on the SoC. */ -#define FSL_FEATURE_SOC_ASYNC_SYSCON_COUNT (0) -/* @brief ATX availability on the SoC. */ -#define FSL_FEATURE_SOC_ATX_COUNT (0) -/* @brief AXBS availability on the SoC. */ -#define FSL_FEATURE_SOC_AXBS_COUNT (0) -/* @brief BCH availability on the SoC. */ -#define FSL_FEATURE_SOC_BCH_COUNT (0) -/* @brief BLEDP availability on the SoC. */ -#define FSL_FEATURE_SOC_BLEDP_COUNT (0) -/* @brief BOD availability on the SoC. */ -#define FSL_FEATURE_SOC_BOD_COUNT (0) -/* @brief CAAM availability on the SoC. */ -#define FSL_FEATURE_SOC_CAAM_COUNT (0) -/* @brief CADC availability on the SoC. */ -#define FSL_FEATURE_SOC_CADC_COUNT (0) -/* @brief CALIB availability on the SoC. */ -#define FSL_FEATURE_SOC_CALIB_COUNT (0) -/* @brief CAN availability on the SoC. */ -#define FSL_FEATURE_SOC_CAN_COUNT (0) -/* @brief CAU availability on the SoC. */ -#define FSL_FEATURE_SOC_CAU_COUNT (0) -/* @brief CAU3 availability on the SoC. */ -#define FSL_FEATURE_SOC_CAU3_COUNT (0) /* @brief CCM availability on the SoC. */ #define FSL_FEATURE_SOC_CCM_COUNT (1) /* @brief CCM_ANALOG availability on the SoC. */ #define FSL_FEATURE_SOC_CCM_ANALOG_COUNT (1) -/* @brief CHRG availability on the SoC. */ -#define FSL_FEATURE_SOC_CHRG_COUNT (0) -/* @brief CLKCTL0 availability on the SoC. */ -#define FSL_FEATURE_SOC_CLKCTL0_COUNT (0) -/* @brief CLKCTL1 availability on the SoC. */ -#define FSL_FEATURE_SOC_CLKCTL1_COUNT (0) /* @brief CMP availability on the SoC. */ #define FSL_FEATURE_SOC_CMP_COUNT (4) -/* @brief CMT availability on the SoC. */ -#define FSL_FEATURE_SOC_CMT_COUNT (0) -/* @brief CNC availability on the SoC. */ -#define FSL_FEATURE_SOC_CNC_COUNT (0) -/* @brief COP availability on the SoC. */ -#define FSL_FEATURE_SOC_COP_COUNT (0) -/* @brief CRC availability on the SoC. */ -#define FSL_FEATURE_SOC_CRC_COUNT (0) -/* @brief CS availability on the SoC. */ -#define FSL_FEATURE_SOC_CS_COUNT (0) /* @brief CSI availability on the SoC. */ #define FSL_FEATURE_SOC_CSI_COUNT (1) -/* @brief CT32B availability on the SoC. */ -#define FSL_FEATURE_SOC_CT32B_COUNT (0) -/* @brief CTI availability on the SoC. */ -#define FSL_FEATURE_SOC_CTI_COUNT (0) -/* @brief CTIMER availability on the SoC. */ -#define FSL_FEATURE_SOC_CTIMER_COUNT (0) -/* @brief DAC availability on the SoC. */ -#define FSL_FEATURE_SOC_DAC_COUNT (0) -/* @brief DAC32 availability on the SoC. */ -#define FSL_FEATURE_SOC_DAC32_COUNT (0) /* @brief DCDC availability on the SoC. */ #define FSL_FEATURE_SOC_DCDC_COUNT (1) /* @brief DCP availability on the SoC. */ #define FSL_FEATURE_SOC_DCP_COUNT (1) -/* @brief DDR availability on the SoC. */ -#define FSL_FEATURE_SOC_DDR_COUNT (0) -/* @brief DDRC availability on the SoC. */ -#define FSL_FEATURE_SOC_DDRC_COUNT (0) -/* @brief DDRC_MP availability on the SoC. */ -#define FSL_FEATURE_SOC_DDRC_MP_COUNT (0) -/* @brief DDR_PHY availability on the SoC. */ -#define FSL_FEATURE_SOC_DDR_PHY_COUNT (0) -/* @brief DMA availability on the SoC. */ -#define FSL_FEATURE_SOC_DMA_COUNT (0) /* @brief DMAMUX availability on the SoC. */ #define FSL_FEATURE_SOC_DMAMUX_COUNT (1) -/* @brief DMIC availability on the SoC. */ -#define FSL_FEATURE_SOC_DMIC_COUNT (0) -/* @brief DRY availability on the SoC. */ -#define FSL_FEATURE_SOC_DRY_COUNT (0) -/* @brief DSPI availability on the SoC. */ -#define FSL_FEATURE_SOC_DSPI_COUNT (0) -/* @brief ECSPI availability on the SoC. */ -#define FSL_FEATURE_SOC_ECSPI_COUNT (0) /* @brief EDMA availability on the SoC. */ #define FSL_FEATURE_SOC_EDMA_COUNT (1) -/* @brief EEPROM availability on the SoC. */ -#define FSL_FEATURE_SOC_EEPROM_COUNT (0) -/* @brief EIM availability on the SoC. */ -#define FSL_FEATURE_SOC_EIM_COUNT (0) -/* @brief EMC availability on the SoC. */ -#define FSL_FEATURE_SOC_EMC_COUNT (0) -/* @brief EMVSIM availability on the SoC. */ -#define FSL_FEATURE_SOC_EMVSIM_COUNT (0) /* @brief ENC availability on the SoC. */ #define FSL_FEATURE_SOC_ENC_COUNT (4) /* @brief ENET availability on the SoC. */ #define FSL_FEATURE_SOC_ENET_COUNT (1) -/* @brief EPDC availability on the SoC. */ -#define FSL_FEATURE_SOC_EPDC_COUNT (0) -/* @brief EPIT availability on the SoC. */ -#define FSL_FEATURE_SOC_EPIT_COUNT (0) -/* @brief ESAI availability on the SoC. */ -#define FSL_FEATURE_SOC_ESAI_COUNT (0) /* @brief EWM availability on the SoC. */ #define FSL_FEATURE_SOC_EWM_COUNT (1) -/* @brief FB availability on the SoC. */ -#define FSL_FEATURE_SOC_FB_COUNT (0) -/* @brief FGPIO availability on the SoC. */ -#define FSL_FEATURE_SOC_FGPIO_COUNT (0) -/* @brief FLASH availability on the SoC. */ -#define FSL_FEATURE_SOC_FLASH_COUNT (0) /* @brief FLEXCAN availability on the SoC. */ #define FSL_FEATURE_SOC_FLEXCAN_COUNT (2) -/* @brief FLEXCOMM availability on the SoC. */ -#define FSL_FEATURE_SOC_FLEXCOMM_COUNT (0) /* @brief FLEXIO availability on the SoC. */ #define FSL_FEATURE_SOC_FLEXIO_COUNT (2) /* @brief FLEXRAM availability on the SoC. */ #define FSL_FEATURE_SOC_FLEXRAM_COUNT (1) /* @brief FLEXSPI availability on the SoC. */ #define FSL_FEATURE_SOC_FLEXSPI_COUNT (1) -/* @brief FMC availability on the SoC. */ -#define FSL_FEATURE_SOC_FMC_COUNT (0) -/* @brief FREQME availability on the SoC. */ -#define FSL_FEATURE_SOC_FREQME_COUNT (0) -/* @brief FSKDT availability on the SoC. */ -#define FSL_FEATURE_SOC_FSKDT_COUNT (0) -/* @brief FSP availability on the SoC. */ -#define FSL_FEATURE_SOC_FSP_COUNT (0) -/* @brief FTFA availability on the SoC. */ -#define FSL_FEATURE_SOC_FTFA_COUNT (0) -/* @brief FTFE availability on the SoC. */ -#define FSL_FEATURE_SOC_FTFE_COUNT (0) -/* @brief FTFL availability on the SoC. */ -#define FSL_FEATURE_SOC_FTFL_COUNT (0) -/* @brief FTM availability on the SoC. */ -#define FSL_FEATURE_SOC_FTM_COUNT (0) -/* @brief FTMRA availability on the SoC. */ -#define FSL_FEATURE_SOC_FTMRA_COUNT (0) -/* @brief FTMRE availability on the SoC. */ -#define FSL_FEATURE_SOC_FTMRE_COUNT (0) -/* @brief FTMRH availability on the SoC. */ -#define FSL_FEATURE_SOC_FTMRH_COUNT (0) -/* @brief GINT availability on the SoC. */ -#define FSL_FEATURE_SOC_GINT_COUNT (0) /* @brief GPC availability on the SoC. */ #define FSL_FEATURE_SOC_GPC_COUNT (1) -/* @brief GPC_PGC availability on the SoC. */ -#define FSL_FEATURE_SOC_GPC_PGC_COUNT (0) -/* @brief GPIO availability on the SoC. */ -#define FSL_FEATURE_SOC_GPIO_COUNT (0) -/* @brief GPMI availability on the SoC. */ -#define FSL_FEATURE_SOC_GPMI_COUNT (0) /* @brief GPT availability on the SoC. */ #define FSL_FEATURE_SOC_GPT_COUNT (2) -/* @brief HASH availability on the SoC. */ -#define FSL_FEATURE_SOC_HASH_COUNT (0) -/* @brief HSADC availability on the SoC. */ -#define FSL_FEATURE_SOC_HSADC_COUNT (0) -/* @brief I2C availability on the SoC. */ -#define FSL_FEATURE_SOC_I2C_COUNT (0) /* @brief I2S availability on the SoC. */ #define FSL_FEATURE_SOC_I2S_COUNT (3) -/* @brief ICS availability on the SoC. */ -#define FSL_FEATURE_SOC_ICS_COUNT (0) -/* @brief IEE availability on the SoC. */ -#define FSL_FEATURE_SOC_IEE_COUNT (0) -/* @brief IEER availability on the SoC. */ -#define FSL_FEATURE_SOC_IEER_COUNT (0) /* @brief IGPIO availability on the SoC. */ #define FSL_FEATURE_SOC_IGPIO_COUNT (5) -/* @brief II2C availability on the SoC. */ -#define FSL_FEATURE_SOC_II2C_COUNT (0) -/* @brief INPUTMUX availability on the SoC. */ -#define FSL_FEATURE_SOC_INPUTMUX_COUNT (0) -/* @brief INTMUX availability on the SoC. */ -#define FSL_FEATURE_SOC_INTMUX_COUNT (0) -/* @brief IOCON availability on the SoC. */ -#define FSL_FEATURE_SOC_IOCON_COUNT (0) /* @brief IOMUXC availability on the SoC. */ #define FSL_FEATURE_SOC_IOMUXC_COUNT (1) /* @brief IOMUXC_GPR availability on the SoC. */ #define FSL_FEATURE_SOC_IOMUXC_GPR_COUNT (1) -/* @brief IOMUXC_LPSR availability on the SoC. */ -#define FSL_FEATURE_SOC_IOMUXC_LPSR_COUNT (0) -/* @brief IOMUXC_LPSR_GPR availability on the SoC. */ -#define FSL_FEATURE_SOC_IOMUXC_LPSR_GPR_COUNT (0) /* @brief IOMUXC_SNVS availability on the SoC. */ #define FSL_FEATURE_SOC_IOMUXC_SNVS_COUNT (1) -/* @brief IOPCTL availability on the SoC. */ -#define FSL_FEATURE_SOC_IOPCTL_COUNT (0) -/* @brief IPWM availability on the SoC. */ -#define FSL_FEATURE_SOC_IPWM_COUNT (0) -/* @brief IRQ availability on the SoC. */ -#define FSL_FEATURE_SOC_IRQ_COUNT (0) -/* @brief IUART availability on the SoC. */ -#define FSL_FEATURE_SOC_IUART_COUNT (0) -/* @brief KBI availability on the SoC. */ -#define FSL_FEATURE_SOC_KBI_COUNT (0) /* @brief KPP availability on the SoC. */ #define FSL_FEATURE_SOC_KPP_COUNT (1) -/* @brief L2CACHEC availability on the SoC. */ -#define FSL_FEATURE_SOC_L2CACHEC_COUNT (0) -/* @brief LCD availability on the SoC. */ -#define FSL_FEATURE_SOC_LCD_COUNT (0) -/* @brief LCDC availability on the SoC. */ -#define FSL_FEATURE_SOC_LCDC_COUNT (0) /* @brief LCDIF availability on the SoC. */ #define FSL_FEATURE_SOC_LCDIF_COUNT (1) -/* @brief LDO availability on the SoC. */ -#define FSL_FEATURE_SOC_LDO_COUNT (0) -/* @brief LLWU availability on the SoC. */ -#define FSL_FEATURE_SOC_LLWU_COUNT (0) -/* @brief LMEM availability on the SoC. */ -#define FSL_FEATURE_SOC_LMEM_COUNT (0) -/* @brief LPADC availability on the SoC. */ -#define FSL_FEATURE_SOC_LPADC_COUNT (0) -/* @brief LPCMP availability on the SoC. */ -#define FSL_FEATURE_SOC_LPCMP_COUNT (0) -/* @brief LPDAC availability on the SoC. */ -#define FSL_FEATURE_SOC_LPDAC_COUNT (0) /* @brief LPI2C availability on the SoC. */ #define FSL_FEATURE_SOC_LPI2C_COUNT (4) -/* @brief LPIT availability on the SoC. */ -#define FSL_FEATURE_SOC_LPIT_COUNT (0) -/* @brief LPSCI availability on the SoC. */ -#define FSL_FEATURE_SOC_LPSCI_COUNT (0) /* @brief LPSPI availability on the SoC. */ #define FSL_FEATURE_SOC_LPSPI_COUNT (4) -/* @brief LPTMR availability on the SoC. */ -#define FSL_FEATURE_SOC_LPTMR_COUNT (0) -/* @brief LPTPM availability on the SoC. */ -#define FSL_FEATURE_SOC_LPTPM_COUNT (0) /* @brief LPUART availability on the SoC. */ #define FSL_FEATURE_SOC_LPUART_COUNT (8) -/* @brief LTC availability on the SoC. */ -#define FSL_FEATURE_SOC_LTC_COUNT (0) -/* @brief MAILBOX availability on the SoC. */ -#define FSL_FEATURE_SOC_MAILBOX_COUNT (0) -/* @brief MC availability on the SoC. */ -#define FSL_FEATURE_SOC_MC_COUNT (0) -/* @brief MCG availability on the SoC. */ -#define FSL_FEATURE_SOC_MCG_COUNT (0) -/* @brief MCGLITE availability on the SoC. */ -#define FSL_FEATURE_SOC_MCGLITE_COUNT (0) -/* @brief MCM availability on the SoC. */ -#define FSL_FEATURE_SOC_MCM_COUNT (0) -/* @brief MIPI_CSI2 availability on the SoC. */ -#define FSL_FEATURE_SOC_MIPI_CSI2_COUNT (0) -/* @brief MIPI_CSI2RX availability on the SoC. */ -#define FSL_FEATURE_SOC_MIPI_CSI2RX_COUNT (0) -/* @brief MIPI_DSI availability on the SoC. */ -#define FSL_FEATURE_SOC_MIPI_DSI_COUNT (0) -/* @brief MIPI_DSI_HOST availability on the SoC. */ -#define FSL_FEATURE_SOC_MIPI_DSI_HOST_COUNT (0) -/* @brief MMAU availability on the SoC. */ -#define FSL_FEATURE_SOC_MMAU_COUNT (0) -/* @brief MMCAU availability on the SoC. */ -#define FSL_FEATURE_SOC_MMCAU_COUNT (0) -/* @brief MMDC availability on the SoC. */ -#define FSL_FEATURE_SOC_MMDC_COUNT (0) -/* @brief MMDVSQ availability on the SoC. */ -#define FSL_FEATURE_SOC_MMDVSQ_COUNT (0) -/* @brief MPU availability on the SoC. */ -#define FSL_FEATURE_SOC_MPU_COUNT (0) -/* @brief MRT availability on the SoC. */ -#define FSL_FEATURE_SOC_MRT_COUNT (0) -/* @brief MSCAN availability on the SoC. */ -#define FSL_FEATURE_SOC_MSCAN_COUNT (0) -/* @brief MSCM availability on the SoC. */ -#define FSL_FEATURE_SOC_MSCM_COUNT (0) -/* @brief MTB availability on the SoC. */ -#define FSL_FEATURE_SOC_MTB_COUNT (0) -/* @brief MTBDWT availability on the SoC. */ -#define FSL_FEATURE_SOC_MTBDWT_COUNT (0) -/* @brief MU availability on the SoC. */ -#define FSL_FEATURE_SOC_MU_COUNT (0) -/* @brief NFC availability on the SoC. */ -#define FSL_FEATURE_SOC_NFC_COUNT (0) /* @brief OCOTP availability on the SoC. */ #define FSL_FEATURE_SOC_OCOTP_COUNT (1) -/* @brief OPAMP availability on the SoC. */ -#define FSL_FEATURE_SOC_OPAMP_COUNT (0) -/* @brief OTPC availability on the SoC. */ -#define FSL_FEATURE_SOC_OTPC_COUNT (0) -/* @brief OSC availability on the SoC. */ -#define FSL_FEATURE_SOC_OSC_COUNT (0) -/* @brief OSC32 availability on the SoC. */ -#define FSL_FEATURE_SOC_OSC32_COUNT (0) -/* @brief OTFAD availability on the SoC. */ -#define FSL_FEATURE_SOC_OTFAD_COUNT (0) -/* @brief PCC availability on the SoC. */ -#define FSL_FEATURE_SOC_PCC_COUNT (0) -/* @brief PCIE_PHY_CMN availability on the SoC. */ -#define FSL_FEATURE_SOC_PCIE_PHY_CMN_COUNT (0) -/* @brief PCIE_PHY_TRSV availability on the SoC. */ -#define FSL_FEATURE_SOC_PCIE_PHY_TRSV_COUNT (0) -/* @brief PDB availability on the SoC. */ -#define FSL_FEATURE_SOC_PDB_COUNT (0) -/* @brief PGA availability on the SoC. */ -#define FSL_FEATURE_SOC_PGA_COUNT (0) -/* @brief PIMCTL availability on the SoC. */ -#define FSL_FEATURE_SOC_PIMCTL_COUNT (0) -/* @brief PINT availability on the SoC. */ -#define FSL_FEATURE_SOC_PINT_COUNT (0) /* @brief PIT availability on the SoC. */ #define FSL_FEATURE_SOC_PIT_COUNT (1) -/* @brief PMC availability on the SoC. */ -#define FSL_FEATURE_SOC_PMC_COUNT (0) /* @brief PMU availability on the SoC. */ #define FSL_FEATURE_SOC_PMU_COUNT (1) -/* @brief POWERQUAD availability on the SoC. */ -#define FSL_FEATURE_SOC_POWERQUAD_COUNT (0) -/* @brief PORT availability on the SoC. */ -#define FSL_FEATURE_SOC_PORT_COUNT (0) -/* @brief PROP availability on the SoC. */ -#define FSL_FEATURE_SOC_PROP_COUNT (0) /* @brief PWM availability on the SoC. */ #define FSL_FEATURE_SOC_PWM_COUNT (4) -/* @brief PWT availability on the SoC. */ -#define FSL_FEATURE_SOC_PWT_COUNT (0) /* @brief PXP availability on the SoC. */ #define FSL_FEATURE_SOC_PXP_COUNT (1) -/* @brief QDDKEY availability on the SoC. */ -#define FSL_FEATURE_SOC_QDDKEY_COUNT (0) -/* @brief QDEC availability on the SoC. */ -#define FSL_FEATURE_SOC_QDEC_COUNT (0) -/* @brief QuadSPI availability on the SoC. */ -#define FSL_FEATURE_SOC_QuadSPI_COUNT (0) -/* @brief RCM availability on the SoC. */ -#define FSL_FEATURE_SOC_RCM_COUNT (0) -/* @brief RDC availability on the SoC. */ -#define FSL_FEATURE_SOC_RDC_COUNT (0) -/* @brief RDC_SEMAPHORE availability on the SoC. */ -#define FSL_FEATURE_SOC_RDC_SEMAPHORE_COUNT (0) -/* @brief RFSYS availability on the SoC. */ -#define FSL_FEATURE_SOC_RFSYS_COUNT (0) -/* @brief RFVBAT availability on the SoC. */ -#define FSL_FEATURE_SOC_RFVBAT_COUNT (0) -/* @brief RIT availability on the SoC. */ -#define FSL_FEATURE_SOC_RIT_COUNT (0) -/* @brief RNG availability on the SoC. */ -#define FSL_FEATURE_SOC_RNG_COUNT (0) -/* @brief RNGB availability on the SoC. */ -#define FSL_FEATURE_SOC_RNGB_COUNT (0) -/* @brief ROM availability on the SoC. */ -#define FSL_FEATURE_SOC_ROM_COUNT (0) /* @brief ROMC availability on the SoC. */ #define FSL_FEATURE_SOC_ROMC_COUNT (1) -/* @brief RSIM availability on the SoC. */ -#define FSL_FEATURE_SOC_RSIM_COUNT (0) -/* @brief RSTCTL0 availability on the SoC. */ -#define FSL_FEATURE_SOC_RSTCTL0_COUNT (0) -/* @brief RSTCTL1 availability on the SoC. */ -#define FSL_FEATURE_SOC_RSTCTL1_COUNT (0) -/* @brief RTC availability on the SoC. */ -#define FSL_FEATURE_SOC_RTC_COUNT (0) -/* @brief SCG availability on the SoC. */ -#define FSL_FEATURE_SOC_SCG_COUNT (0) -/* @brief SCI availability on the SoC. */ -#define FSL_FEATURE_SOC_SCI_COUNT (0) -/* @brief SCT availability on the SoC. */ -#define FSL_FEATURE_SOC_SCT_COUNT (0) -/* @brief SDHC availability on the SoC. */ -#define FSL_FEATURE_SOC_SDHC_COUNT (0) -/* @brief SDIF availability on the SoC. */ -#define FSL_FEATURE_SOC_SDIF_COUNT (0) -/* @brief SDIO availability on the SoC. */ -#define FSL_FEATURE_SOC_SDIO_COUNT (0) -/* @brief SDMA availability on the SoC. */ -#define FSL_FEATURE_SOC_SDMA_COUNT (0) -/* @brief SDMAARM availability on the SoC. */ -#define FSL_FEATURE_SOC_SDMAARM_COUNT (0) -/* @brief SDMABP availability on the SoC. */ -#define FSL_FEATURE_SOC_SDMABP_COUNT (0) -/* @brief SDMACORE availability on the SoC. */ -#define FSL_FEATURE_SOC_SDMACORE_COUNT (0) -/* @brief SDMCORE availability on the SoC. */ -#define FSL_FEATURE_SOC_SDMCORE_COUNT (0) -/* @brief SDRAM availability on the SoC. */ -#define FSL_FEATURE_SOC_SDRAM_COUNT (0) -/* @brief SEMA4 availability on the SoC. */ -#define FSL_FEATURE_SOC_SEMA4_COUNT (0) -/* @brief SEMA42 availability on the SoC. */ -#define FSL_FEATURE_SOC_SEMA42_COUNT (0) /* @brief SEMC availability on the SoC. */ #define FSL_FEATURE_SOC_SEMC_COUNT (1) -/* @brief SHA availability on the SoC. */ -#define FSL_FEATURE_SOC_SHA_COUNT (0) -/* @brief SIM availability on the SoC. */ -#define FSL_FEATURE_SOC_SIM_COUNT (0) -/* @brief SJC availability on the SoC. */ -#define FSL_FEATURE_SOC_SJC_COUNT (0) -/* @brief SLCD availability on the SoC. */ -#define FSL_FEATURE_SOC_SLCD_COUNT (0) -/* @brief SMARTCARD availability on the SoC. */ -#define FSL_FEATURE_SOC_SMARTCARD_COUNT (0) -/* @brief SMC availability on the SoC. */ -#define FSL_FEATURE_SOC_SMC_COUNT (0) /* @brief SNVS availability on the SoC. */ #define FSL_FEATURE_SOC_SNVS_COUNT (1) -/* @brief SPBA availability on the SoC. */ -#define FSL_FEATURE_SOC_SPBA_COUNT (0) /* @brief SPDIF availability on the SoC. */ #define FSL_FEATURE_SOC_SPDIF_COUNT (1) -/* @brief SPI availability on the SoC. */ -#define FSL_FEATURE_SOC_SPI_COUNT (0) -/* @brief SPIFI availability on the SoC. */ -#define FSL_FEATURE_SOC_SPIFI_COUNT (0) -/* @brief SPM availability on the SoC. */ -#define FSL_FEATURE_SOC_SPM_COUNT (0) /* @brief SRC availability on the SoC. */ #define FSL_FEATURE_SOC_SRC_COUNT (1) -/* @brief SYSCON availability on the SoC. */ -#define FSL_FEATURE_SOC_SYSCON_COUNT (0) -/* @brief SYSCTL0 availability on the SoC. */ -#define FSL_FEATURE_SOC_SYSCTL0_COUNT (0) -/* @brief SYSCTL1 availability on the SoC. */ -#define FSL_FEATURE_SOC_SYSCTL1_COUNT (0) /* @brief TEMPMON availability on the SoC. */ #define FSL_FEATURE_SOC_TEMPMON_COUNT (1) /* @brief TMR availability on the SoC. */ #define FSL_FEATURE_SOC_TMR_COUNT (4) -/* @brief TPM availability on the SoC. */ -#define FSL_FEATURE_SOC_TPM_COUNT (0) -/* @brief TRGMUX availability on the SoC. */ -#define FSL_FEATURE_SOC_TRGMUX_COUNT (0) -/* @brief TRIAMP availability on the SoC. */ -#define FSL_FEATURE_SOC_TRIAMP_COUNT (0) /* @brief TRNG availability on the SoC. */ #define FSL_FEATURE_SOC_TRNG_COUNT (1) /* @brief TSC availability on the SoC. */ #define FSL_FEATURE_SOC_TSC_COUNT (1) -/* @brief TSI availability on the SoC. */ -#define FSL_FEATURE_SOC_TSI_COUNT (0) -/* @brief TSTMR availability on the SoC. */ -#define FSL_FEATURE_SOC_TSTMR_COUNT (0) -/* @brief UART availability on the SoC. */ -#define FSL_FEATURE_SOC_UART_COUNT (0) -/* @brief USART availability on the SoC. */ -#define FSL_FEATURE_SOC_USART_COUNT (0) -/* @brief USB availability on the SoC. */ -#define FSL_FEATURE_SOC_USB_COUNT (0) /* @brief USBHS availability on the SoC. */ #define FSL_FEATURE_SOC_USBHS_COUNT (2) -/* @brief USBDCD availability on the SoC. */ -#define FSL_FEATURE_SOC_USBDCD_COUNT (0) -/* @brief USBFSH availability on the SoC. */ -#define FSL_FEATURE_SOC_USBFSH_COUNT (0) -/* @brief USBHSD availability on the SoC. */ -#define FSL_FEATURE_SOC_USBHSD_COUNT (0) -/* @brief USBHSDCD availability on the SoC. */ -#define FSL_FEATURE_SOC_USBHSDCD_COUNT (0) -/* @brief USBHSH availability on the SoC. */ -#define FSL_FEATURE_SOC_USBHSH_COUNT (0) /* @brief USBNC availability on the SoC. */ #define FSL_FEATURE_SOC_USBNC_COUNT (2) /* @brief USBPHY availability on the SoC. */ #define FSL_FEATURE_SOC_USBPHY_COUNT (2) -/* @brief USB_HSIC availability on the SoC. */ -#define FSL_FEATURE_SOC_USB_HSIC_COUNT (0) -/* @brief USB_OTG availability on the SoC. */ -#define FSL_FEATURE_SOC_USB_OTG_COUNT (0) -/* @brief USBVREG availability on the SoC. */ -#define FSL_FEATURE_SOC_USBVREG_COUNT (0) /* @brief USDHC availability on the SoC. */ #define FSL_FEATURE_SOC_USDHC_COUNT (2) -/* @brief UTICK availability on the SoC. */ -#define FSL_FEATURE_SOC_UTICK_COUNT (0) -/* @brief VIU availability on the SoC. */ -#define FSL_FEATURE_SOC_VIU_COUNT (0) -/* @brief VREF availability on the SoC. */ -#define FSL_FEATURE_SOC_VREF_COUNT (0) -/* @brief VFIFO availability on the SoC. */ -#define FSL_FEATURE_SOC_VFIFO_COUNT (0) /* @brief WDOG availability on the SoC. */ #define FSL_FEATURE_SOC_WDOG_COUNT (2) -/* @brief WKPU availability on the SoC. */ -#define FSL_FEATURE_SOC_WKPU_COUNT (0) -/* @brief WWDT availability on the SoC. */ -#define FSL_FEATURE_SOC_WWDT_COUNT (0) -/* @brief XBAR availability on the SoC. */ -#define FSL_FEATURE_SOC_XBAR_COUNT (0) /* @brief XBARA availability on the SoC. */ #define FSL_FEATURE_SOC_XBARA_COUNT (1) /* @brief XBARB availability on the SoC. */ #define FSL_FEATURE_SOC_XBARB_COUNT (2) -/* @brief XCVR availability on the SoC. */ -#define FSL_FEATURE_SOC_XCVR_COUNT (0) -/* @brief XRDC availability on the SoC. */ -#define FSL_FEATURE_SOC_XRDC_COUNT (0) -/* @brief XTALOSC availability on the SoC. */ -#define FSL_FEATURE_SOC_XTALOSC_COUNT (0) /* @brief XTALOSC24M availability on the SoC. */ #define FSL_FEATURE_SOC_XTALOSC24M_COUNT (1) -/* @brief ZLL availability on the SoC. */ -#define FSL_FEATURE_SOC_ZLL_COUNT (0) /* ADC module features */ @@ -582,6 +167,11 @@ /* @brief Remove ALT Clock selection feature. */ #define FSL_FEATURE_ADC_SUPPORT_ALTCLK_REMOVE (1) +/* ADC_ETC module features */ + +/* @brief Has DMA model control(bit field CTRL[DMA_MODE_SEL]). */ +#define FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL (1) + /* AOI module features */ /* @brief Maximum value of input mux. */ @@ -666,6 +256,29 @@ /* @brief Has Additional 1588 Timer Channel Interrupt. */ #define FSL_FEATURE_ENET_HAS_ADD_1588_TIMER_CHN_INT (0) +/* FLEXIO module features */ + +/* @brief Has Shifter Status Register (FLEXIO_SHIFTSTAT) */ +#define FSL_FEATURE_FLEXIO_HAS_SHIFTER_STATUS (1) +/* @brief Has Pin Data Input Register (FLEXIO_PIN) */ +#define FSL_FEATURE_FLEXIO_HAS_PIN_STATUS (1) +/* @brief Has Shifter Buffer N Nibble Byte Swapped Register (FLEXIO_SHIFTBUFNBSn) */ +#define FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_NIBBLE_BYTE_SWAP (1) +/* @brief Has Shifter Buffer N Half Word Swapped Register (FLEXIO_SHIFTBUFHWSn) */ +#define FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_HALF_WORD_SWAP (1) +/* @brief Has Shifter Buffer N Nibble Swapped Register (FLEXIO_SHIFTBUFNISn) */ +#define FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_NIBBLE_SWAP (1) +/* @brief Supports Shifter State Mode (FLEXIO_SHIFTCTLn[SMOD]) */ +#define FSL_FEATURE_FLEXIO_HAS_STATE_MODE (1) +/* @brief Supports Shifter Logic Mode (FLEXIO_SHIFTCTLn[SMOD]) */ +#define FSL_FEATURE_FLEXIO_HAS_LOGIC_MODE (1) +/* @brief Supports paralle width (FLEXIO_SHIFTCFGn[PWIDTH]) */ +#define FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH (1) +/* @brief Reset value of the FLEXIO_VERID register */ +#define FSL_FEATURE_FLEXIO_VERID_RESET_VALUE (0x1010001) +/* @brief Reset value of the FLEXIO_PARAM register */ +#define FSL_FEATURE_FLEXIO_PARAM_RESET_VALUE (0x2200404) + /* FLEXRAM module features */ /* @brief Bank size */ @@ -697,6 +310,15 @@ /* @brief Supports IRQ 0-31. */ #define FSL_FEATURE_GPC_HAS_IRQ_0_31 (1) +/* IGPIO module features */ + +/* @brief Has data register set DR_SET. */ +#define FSL_FEATURE_IGPIO_HAS_DR_SET (1) +/* @brief Has data register clear DR_CLEAR. */ +#define FSL_FEATURE_IGPIO_HAS_DR_CLEAR (1) +/* @brief Has data register toggle DR_TOGGLE. */ +#define FSL_FEATURE_IGPIO_HAS_DR_TOGGLE (1) + /* LCDIF module features */ /* @brief LCDIF does not support alpha support. */ @@ -912,7 +534,7 @@ /* @brief There is CORE0_RST bit in SCR register. */ #define FSL_FEATURE_SRC_HAS_SCR_CORE0_RST (1) /* @brief There is LOCKUP_RST bit in SCR register. */ -#define FSL_FEATURE_SRC_HAS_SCR_LOCKUP_RST (1) +#define FSL_FEATURE_SRC_HAS_SCR_LOCKUP_RST (0) /* @brief There is SWRC bit in SCR register. */ #define FSL_FEATURE_SRC_HAS_SCR_SWRC (0) /* @brief There is EIM_RST bit in SCR register. */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_ARM_STD/MIMXRT1052xxxxx.sct b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_ARM_STD/MIMXRT1052xxxxx.sct index f3cbb93fac4..4f310217c9a 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_ARM_STD/MIMXRT1052xxxxx.sct +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_ARM_STD/MIMXRT1052xxxxx.sct @@ -1,50 +1,63 @@ #! armcc -E /* ** ################################################################### -** Processors: MIMXRT1052CVL5A -** MIMXRT1052DVL6A +** Processors: MIMXRT1052CVJ5B +** MIMXRT1052CVL5B +** MIMXRT1052DVJ6B +** MIMXRT1052DVL6B ** ** Compiler: Keil ARM C/C++ Compiler -** Reference manual: IMXRT1050RM Rev.C, 08/2017 +** Reference manual: IMXRT1050RM Rev.1, 03/2018 ** Version: rev. 0.1, 2017-01-10 -** Build: b171109 +** Build: b180606 ** ** Abstract: ** Linker file for the Keil ARM C/C++ Compiler ** +** The Clear BSD License ** Copyright 2016 Freescale Semiconductor, Inc. -** Copyright 2016-2017 NXP -** Redistribution and use in source and binary forms, with or without modification, -** are permitted provided that the following conditions are met: +** Copyright 2016-2018 NXP +** All rights reserved. ** -** 1. Redistributions of source code must retain the above copyright notice, this list -** of conditions and the following disclaimer. +** Redistribution and use in source and binary forms, with or without +** modification, are permitted (subject to the limitations in the +** disclaimer below) provided that the following conditions are met: ** -** 2. Redistributions in binary form must reproduce the above copyright notice, this -** list of conditions and the following disclaimer in the documentation and/or -** other materials provided with the distribution. +** * Redistributions of source code must retain the above copyright +** notice, this list of conditions and the following disclaimer. ** -** 3. Neither the name of the copyright holder nor the names of its -** contributors may be used to endorse or promote products derived from this -** software without specific prior written permission. +** * Redistributions in binary form must reproduce the above copyright +** notice, this list of conditions and the following disclaimer in the +** documentation and/or other materials provided with the distribution. ** -** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR -** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON -** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +** * Neither the name of the copyright holder nor the names of its +** contributors may be used to endorse or promote products derived from +** this software without specific prior written permission. +** +** NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE +** GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT +** HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED +** WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF +** MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE +** LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +** CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +** SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR +** BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, +** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE +** OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN +** IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ** ** http: www.nxp.com ** mail: support@nxp.com ** ** ################################################################### */ -#define __ram_vector_table__ 1 + +#define __ram_vector_table__ 1 + +#define __stack_size__ 0x8000 +#define __heap_size__ 0x10000 #if (defined(__ram_vector_table__)) #define __ram_vector_table_size__ 0x00000400 @@ -52,20 +65,32 @@ #define __ram_vector_table_size__ 0x00000000 #endif +#define m_flash_config_start 0x60000000 +#define m_flash_config_size 0x00001000 + +#define m_ivt_start 0x60001000 +#define m_ivt_size 0x00001000 + #define m_interrupts_start 0x60002000 #define m_interrupts_size 0x00000400 #define m_text_start 0x60002400 #define m_text_size 0x03FFDC00 +#define m_data_start 0x80000000 +#define m_data_size 0x01E00000 + +#define m_ncache_start 0x81E00000 +#define m_ncache_size 0x00200000 + #define m_interrupts_ram_start 0x20000000 #define m_interrupts_ram_size __ram_vector_table_size__ -#define m_data_start (m_interrupts_ram_start + m_interrupts_ram_size) -#define m_data_size (0x00020000 - m_interrupts_ram_size) +#define m_data2_start (m_interrupts_ram_start + m_interrupts_ram_size) +#define m_data2_size (0x00020000 - m_interrupts_ram_size) -#define m_data2_start 0x20200000 -#define m_data2_size 0x00040000 +#define m_data3_start 0x20200000 +#define m_data3_size 0x00040000 /* Sizes */ #if (defined(__stack_size__)) @@ -80,11 +105,20 @@ #define Heap_Size 0x0400 #endif -LR_IROM1 m_interrupts_start m_text_start+m_text_size-m_interrupts_size { ; load region size_region - VECTOR_ROM m_interrupts_start m_interrupts_size { ; load address = execution address +LR_IROM1 m_flash_config_start m_text_start+m_text_size-m_flash_config_start { ; load region size_region + RW_m_config_text m_flash_config_start FIXED m_flash_config_size { ; load address = execution address + * (.boot_hdr.conf, +FIRST) + } + + RW_m_ivt_text m_ivt_start FIXED m_ivt_size { ; load address = execution address + * (.boot_hdr.ivt, +FIRST) + * (.boot_hdr.boot_data) + * (.boot_hdr.dcd_data) + } + VECTOR_ROM m_interrupts_start FIXED m_interrupts_size { ; load address = execution address * (RESET,+FIRST) } - ER_IROM1 m_text_start m_text_size { ; load address = execution address + ER_IROM1 m_text_start FIXED m_text_size { ; load address = execution address * (InRoot$$Sections) .ANY (+RO) } @@ -98,12 +132,16 @@ LR_IROM1 m_interrupts_start m_text_start+m_text_size-m_interrupts_size { ; loa #endif RW_m_data m_data_start m_data_size-Stack_Size-Heap_Size { ; RW data .ANY (+RW +ZI) - * (NonCacheable.init) - * (NonCacheable) + *(m_usb_dma_init_data) + *(m_usb_dma_noninit_data) } RW_IRAM1 +0 EMPTY Heap_Size { ; Heap region growing up } ARM_LIB_STACK m_data_start+m_data_size EMPTY -Stack_Size { ; Stack region growing down } + RW_m_ncache m_ncache_start m_ncache_size { ; ncache RW data + * (NonCacheable.init) + * (NonCacheable) + } } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_ARM_STD/startup_MIMXRT1052.S b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_ARM_STD/startup_MIMXRT1052.S index 22cd46e7ba7..a40c03d6ac6 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_ARM_STD/startup_MIMXRT1052.S +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_ARM_STD/startup_MIMXRT1052.S @@ -1,38 +1,45 @@ -; * --------------------------------------------------------------------------------------- +; * ------------------------------------------------------------------------- ; * @file: startup_MIMXRT1052.s ; * @purpose: CMSIS Cortex-M7 Core Device Startup File ; * MIMXRT1052 ; * @version: 0.1 ; * @date: 2017-1-10 -; * @build: b170927 -; * --------------------------------------------------------------------------------------- +; * @build: b180509 +; * ------------------------------------------------------------------------- ; * +; * The Clear BSD License ; * Copyright 1997-2016 Freescale Semiconductor, Inc. -; * Copyright 2016-2017 NXP -; * Redistribution and use in source and binary forms, with or without modification, -; * are permitted provided that the following conditions are met: +; * Copyright 2016-2018 NXP +; * All rights reserved. ; * -; * 1. Redistributions of source code must retain the above copyright notice, this list -; * of conditions and the following disclaimer. +; * Redistribution and use in source and binary forms, with or without +; * modification, are permitted (subject to the limitations in the +; * disclaimer below) provided that the following conditions are met: ; * -; * 2. Redistributions in binary form must reproduce the above copyright notice, this -; * list of conditions and the following disclaimer in the documentation and/or -; * other materials provided with the distribution. +; * * Redistributions of source code must retain the above copyright +; * notice, this list of conditions and the following disclaimer. ; * -; * 3. Neither the name of the copyright holder nor the names of its -; * contributors may be used to endorse or promote products derived from this -; * software without specific prior written permission. +; * * Redistributions in binary form must reproduce the above copyright +; * notice, this list of conditions and the following disclaimer in the +; * documentation and/or other materials provided with the distribution. ; * -; * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -; * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -; * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -; * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR -; * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -; * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -; * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON -; * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -; * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -; * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +; * * Neither the name of the copyright holder nor the names of its +; * contributors may be used to endorse or promote products derived from +; * this software without specific prior written permission. +; * +; * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE +; * GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT +; * HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED +; * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF +; * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +; * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE +; * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +; * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +; * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR +; * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, +; * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE +; * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN +; * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ; * ; *------- <<< Use Configuration Wizard in Context Menu >>> ------------------ ; * diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_GCC_ARM/MIMXRT1052xxxxx.ld b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_GCC_ARM/MIMXRT1052xxxxx.ld index a98dce74a86..d39ceb05e1f 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_GCC_ARM/MIMXRT1052xxxxx.ld +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_GCC_ARM/MIMXRT1052xxxxx.ld @@ -1,42 +1,51 @@ /* ** ################################################################### -** Processors: MIMXRT1052CVL5A -** MIMXRT1052DVL6A +** Processors: MIMXRT1052CVJ5B +** MIMXRT1052CVL5B +** MIMXRT1052DVJ6B +** MIMXRT1052DVL6B ** ** Compiler: GNU C Compiler -** Reference manual: IMXRT1050RM Rev.C, 08/2017 +** Reference manual: IMXRT1050RM Rev.1, 03/2018 ** Version: rev. 0.1, 2017-01-10 -** Build: b171108 +** Build: b180509 ** ** Abstract: ** Linker file for the GNU C Compiler ** +** The Clear BSD License ** Copyright 2016 Freescale Semiconductor, Inc. -** Copyright 2016-2017 NXP -** Redistribution and use in source and binary forms, with or without modification, -** are permitted provided that the following conditions are met: +** Copyright 2016-2018 NXP +** All rights reserved. ** -** 1. Redistributions of source code must retain the above copyright notice, this list -** of conditions and the following disclaimer. +** Redistribution and use in source and binary forms, with or without +** modification, are permitted (subject to the limitations in the +** disclaimer below) provided that the following conditions are met: ** -** 2. Redistributions in binary form must reproduce the above copyright notice, this -** list of conditions and the following disclaimer in the documentation and/or -** other materials provided with the distribution. +** * Redistributions of source code must retain the above copyright +** notice, this list of conditions and the following disclaimer. ** -** 3. Neither the name of the copyright holder nor the names of its -** contributors may be used to endorse or promote products derived from this -** software without specific prior written permission. +** * Redistributions in binary form must reproduce the above copyright +** notice, this list of conditions and the following disclaimer in the +** documentation and/or other materials provided with the distribution. ** -** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR -** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON -** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +** * Neither the name of the copyright holder nor the names of its +** contributors may be used to endorse or promote products derived from +** this software without specific prior written permission. +** +** NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE +** GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT +** HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED +** WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF +** MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE +** LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +** CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +** SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR +** BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, +** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE +** OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN +** IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ** ** http: www.nxp.com ** mail: support@nxp.com @@ -49,15 +58,8 @@ ENTRY(Reset_Handler) __ram_vector_table__ = 1; -/* With the RTOS in use, this does not affect the main stack size. The size of - * the stack where main runs is determined via the RTOS. */ -__stack_size__ = 0x400; - -/* This is the guaranteed minimum available heap size for an application. When - * uVisor is enabled, this is also the maximum available heap size. The - * HEAP_SIZE value is set by uVisor porters to balance the size of the legacy - * heap and the page heap in uVisor applications. */ -__heap_size__ = 0x1000; +__stack_size__ = 0x8000; +__heap_size__ = 0x10000; HEAP_SIZE = DEFINED(__heap_size__) ? __heap_size__ : 0x0400; STACK_SIZE = DEFINED(__stack_size__) ? __stack_size__ : 0x0400; @@ -66,15 +68,38 @@ M_VECTOR_RAM_SIZE = DEFINED(__ram_vector_table__) ? 0x0400 : 0x0; /* Specify the memory areas */ MEMORY { + m_flash_config (RX) : ORIGIN = 0x60000000, LENGTH = 0x00001000 + m_ivt (RX) : ORIGIN = 0x60001000, LENGTH = 0x00001000 m_interrupts (RX) : ORIGIN = 0x60002000, LENGTH = 0x00000400 m_text (RX) : ORIGIN = 0x60002400, LENGTH = 0x03FFDC00 - m_data (RW) : ORIGIN = 0x20000000, LENGTH = 0x00020000 - m_data2 (RW) : ORIGIN = 0x20200000, LENGTH = 0x00040000 + m_data (RW) : ORIGIN = 0x80000000, LENGTH = 0x01E00000 + m_ncache (RW) : ORIGIN = 0x81E00000, LENGTH = 0x00200000 + m_data2 (RW) : ORIGIN = 0x20000000, LENGTH = 0x00020000 + m_data3 (RW) : ORIGIN = 0x20200000, LENGTH = 0x00040000 } /* Define output sections */ SECTIONS { + .flash_config : + { + . = ALIGN(4); + __FLASH_BASE = .; + KEEP(* (.boot_hdr.conf)) /* flash config section */ + . = ALIGN(4); + } > m_flash_config + + ivt_begin= ORIGIN(m_flash_config) + LENGTH(m_flash_config); + + .ivt : AT(ivt_begin) + { + . = ALIGN(4); + KEEP(* (.boot_hdr.ivt)) /* ivt section */ + KEEP(* (.boot_hdr.boot_data)) /* boot section */ + KEEP(* (.boot_hdr.dcd_data)) /* dcd section */ + . = ALIGN(4); + } > m_ivt + /* The startup code goes first into internal RAM */ .interrupts : { @@ -182,7 +207,7 @@ SECTIONS . += M_VECTOR_RAM_SIZE; . = ALIGN(4); __interrupts_ram_end__ = .; /* Define a global symbol at data end */ - } > m_data + } > m_data2 __VECTOR_RAM = DEFINED(__ram_vector_table__) ? __VECTOR_RAM__ : ORIGIN(m_interrupts); __RAM_VECTOR_TABLE_SIZE_BYTES = DEFINED(__ram_vector_table__) ? (__interrupts_ram_end__ - __interrupts_ram_start__) : 0x0; @@ -207,14 +232,14 @@ SECTIONS *(NonCacheable.init) . = ALIGN(4); __noncachedata_init_end__ = .; /* create a global symbol at initialized ncache data end */ - } > m_data + } > m_ncache . = __noncachedata_init_end__; .ncache : { *(NonCacheable) . = ALIGN(4); __noncachedata_end__ = .; /* define a global symbol at ncache data end */ - } > m_data + } > m_ncache __DATA_END = __NDATA_ROM + (__noncachedata_init_end__ - __noncachedata_start__); text_end = ORIGIN(m_text) + LENGTH(m_text); diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_GCC_ARM/startup_MIMXRT1052.S b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_GCC_ARM/startup_MIMXRT1052.S index 05c1004bb90..a35793b80b0 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_GCC_ARM/startup_MIMXRT1052.S +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_GCC_ARM/startup_MIMXRT1052.S @@ -1,38 +1,45 @@ -/* ---------------------------------------------------------------------------------------*/ -/* @file: startup_MIMXRT1052.s */ -/* @purpose: CMSIS Cortex-M7 Core Device Startup File */ -/* MIMXRT1052 */ -/* @version: 0.1 */ -/* @date: 2017-1-10 */ -/* @build: b170927 */ -/* ---------------------------------------------------------------------------------------*/ -/* */ -/* Copyright 1997-2016 Freescale Semiconductor, Inc. */ -/* Copyright 2016-2017 NXP */ -/* Redistribution and use in source and binary forms, with or without modification, */ -/* are permitted provided that the following conditions are met: */ -/* */ -/* 1. Redistributions of source code must retain the above copyright notice, this list */ -/* of conditions and the following disclaimer. */ -/* */ -/* 2. Redistributions in binary form must reproduce the above copyright notice, this */ -/* list of conditions and the following disclaimer in the documentation and/or */ -/* other materials provided with the distribution. */ -/* */ -/* 3. Neither the name of the copyright holder nor the names of its */ -/* contributors may be used to endorse or promote products derived from this */ -/* software without specific prior written permission. */ -/* */ -/* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND */ -/* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED */ -/* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE */ -/* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR */ -/* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES */ -/* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; */ -/* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON */ -/* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT */ -/* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS */ -/* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ +/* ------------------------------------------------------------------------- */ +/* @file: startup_MIMXRT1052.s */ +/* @purpose: CMSIS Cortex-M7 Core Device Startup File */ +/* MIMXRT1052 */ +/* @version: 0.1 */ +/* @date: 2017-1-10 */ +/* @build: b180509 */ +/* ------------------------------------------------------------------------- */ +/* */ +/* The Clear BSD License */ +/* Copyright 1997-2016 Freescale Semiconductor, Inc. */ +/* Copyright 2016-2018 NXP */ +/* All rights reserved. */ +/* */ +/* Redistribution and use in source and binary forms, with or without */ +/* modification, are permitted (subject to the limitations in the */ +/* disclaimer below) provided that the following conditions are met: */ +/* */ +/* * Redistributions of source code must retain the above copyright */ +/* notice, this list of conditions and the following disclaimer. */ +/* */ +/* * Redistributions in binary form must reproduce the above copyright */ +/* notice, this list of conditions and the following disclaimer in the */ +/* documentation and/or other materials provided with the distribution. */ +/* */ +/* * Neither the name of the copyright holder nor the names of its */ +/* contributors may be used to endorse or promote products derived from */ +/* this software without specific prior written permission. */ +/* */ +/* NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE */ +/* GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT */ +/* HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED */ +/* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */ +/* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE */ +/* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE */ +/* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR */ +/* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF */ +/* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR */ +/* BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, */ +/* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE */ +/* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN */ +/* IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ /*****************************************************************************/ /* Version: GCC for ARM Embedded Processors */ /*****************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_IAR/MIMXRT1052xxxxx.icf b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_IAR/MIMXRT1052xxxxx.icf index 49473b2e0d4..7bc7fe409c1 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_IAR/MIMXRT1052xxxxx.icf +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_IAR/MIMXRT1052xxxxx.icf @@ -1,51 +1,60 @@ /* ** ################################################################### -** Processors: MIMXRT1052CVL5A -** MIMXRT1052DVL6A +** Processors: MIMXRT1052CVJ5B +** MIMXRT1052CVL5B +** MIMXRT1052DVJ6B +** MIMXRT1052DVL6B ** ** Compiler: IAR ANSI C/C++ Compiler for ARM -** Reference manual: IMXRT1050RM Rev.C, 08/2017 +** Reference manual: IMXRT1050RM Rev.1, 03/2018 ** Version: rev. 0.1, 2017-01-10 -** Build: b170927 +** Build: b180509 ** ** Abstract: ** Linker file for the IAR ANSI C/C++ Compiler for ARM ** +** The Clear BSD License ** Copyright 2016 Freescale Semiconductor, Inc. -** Copyright 2016-2017 NXP -** Redistribution and use in source and binary forms, with or without modification, -** are permitted provided that the following conditions are met: +** Copyright 2016-2018 NXP +** All rights reserved. ** -** 1. Redistributions of source code must retain the above copyright notice, this list -** of conditions and the following disclaimer. +** Redistribution and use in source and binary forms, with or without +** modification, are permitted (subject to the limitations in the +** disclaimer below) provided that the following conditions are met: ** -** 2. Redistributions in binary form must reproduce the above copyright notice, this -** list of conditions and the following disclaimer in the documentation and/or -** other materials provided with the distribution. +** * Redistributions of source code must retain the above copyright +** notice, this list of conditions and the following disclaimer. ** -** 3. Neither the name of the copyright holder nor the names of its -** contributors may be used to endorse or promote products derived from this -** software without specific prior written permission. +** * Redistributions in binary form must reproduce the above copyright +** notice, this list of conditions and the following disclaimer in the +** documentation and/or other materials provided with the distribution. ** -** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR -** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON -** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +** * Neither the name of the copyright holder nor the names of its +** contributors may be used to endorse or promote products derived from +** this software without specific prior written permission. +** +** NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE +** GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT +** HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED +** WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF +** MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE +** LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +** CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +** SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR +** BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, +** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE +** OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN +** IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ** ** http: www.nxp.com ** mail: support@nxp.com ** ** ################################################################### */ + define symbol __ram_vector_table__ = 1; -/* Heap 1/4 of ram and stack 1/8 */ define symbol __stack_size__=0x8000; define symbol __heap_size__=0x10000; @@ -67,6 +76,17 @@ define symbol m_data_end = 0x2001FFFF; define symbol m_data2_start = 0x20200000; define symbol m_data2_end = 0x2023FFFF; +define symbol m_data3_start = 0x80000000; +define symbol m_data3_end = 0x81DFFFFF; + +define symbol m_ncache_start = 0x81E00000; +define symbol m_ncache_end = 0x81FFFFFF; + +define exported symbol m_boot_hdr_conf_start = 0x60000000; +define symbol m_boot_hdr_ivt_start = 0x60001000; +define symbol m_boot_hdr_boot_data_start = 0x60001020; +define symbol m_boot_hdr_dcd_data_start = 0x60001030; + /* Sizes */ if (isdefinedsymbol(__stack_size__)) { define symbol __size_cstack__ = __stack_size__; @@ -88,26 +108,35 @@ define memory mem with size = 4G; define region TEXT_region = mem:[from m_interrupts_start to m_interrupts_end] | mem:[from m_text_start to m_text_end]; -define region DATA_region = mem:[from m_data_start to m_data_end-__size_cstack__]; +define region DATA_region = mem:[from m_data_start to m_data_end]; define region DATA2_region = mem:[from m_data2_start to m_data2_end]; -define region CSTACK_region = mem:[from m_data_end-__size_cstack__+1 to m_data_end]; +define region DATA3_region = mem:[from m_data3_start to m_data3_end-__size_cstack__]; +define region CSTACK_region = mem:[from m_data3_end-__size_cstack__+1 to m_data3_end]; +define region NCACHE_region = mem:[from m_ncache_start to m_ncache_end]; define region m_interrupts_ram_region = mem:[from m_interrupts_ram_start to m_interrupts_ram_end]; define block CSTACK with alignment = 8, size = __size_cstack__ { }; define block HEAP with alignment = 8, size = __size_heap__ { }; -define block RW { readwrite }; -define block ZI { zi }; -define block NCACHE_VAR { section NonCacheable , section NonCacheable.init }; +define block RW { first readwrite, section m_usb_dma_init_data }; +define block ZI with alignment = 32 { first zi, section m_usb_dma_noninit_data }; +define block NCACHE_VAR with size = 0x200000 , alignment = 0x100000 { section NonCacheable , section NonCacheable.init }; initialize by copy { readwrite, section .textrw }; do not initialize { section .noinit }; place at address mem: m_interrupts_start { readonly section .intvec }; +place at address mem:m_boot_hdr_conf_start { section .boot_hdr.conf }; +place at address mem:m_boot_hdr_ivt_start { section .boot_hdr.ivt }; +place at address mem:m_boot_hdr_boot_data_start { readonly section .boot_hdr.boot_data }; +place at address mem:m_boot_hdr_dcd_data_start { readonly section .boot_hdr.dcd_data }; + +keep{ section .boot_hdr.conf, section .boot_hdr.ivt, section .boot_hdr.boot_data, section .boot_hdr.dcd_data }; + place in TEXT_region { readonly }; -place in DATA_region { block RW }; -place in DATA_region { block ZI }; -place in DATA_region { last block HEAP }; -place in DATA_region { block NCACHE_VAR }; +place in DATA3_region { block RW }; +place in DATA3_region { block ZI }; +place in DATA3_region { last block HEAP }; place in CSTACK_region { block CSTACK }; +place in NCACHE_region { block NCACHE_VAR }; place in m_interrupts_ram_region { section m_interrupts_ram }; diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_IAR/startup_MIMXRT1052.S b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_IAR/startup_MIMXRT1052.S index 6662e38884c..620c96ee709 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_IAR/startup_MIMXRT1052.S +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/TOOLCHAIN_IAR/startup_MIMXRT1052.S @@ -1,38 +1,45 @@ -; --------------------------------------------------------------------------------------- +; ------------------------------------------------------------------------- ; @file: startup_MIMXRT1052.s ; @purpose: CMSIS Cortex-M7 Core Device Startup File ; MIMXRT1052 ; @version: 0.1 ; @date: 2017-1-10 -; @build: b170927 -; --------------------------------------------------------------------------------------- +; @build: b180509 +; ------------------------------------------------------------------------- ; +; The Clear BSD License ; Copyright 1997-2016 Freescale Semiconductor, Inc. -; Copyright 2016-2017 NXP -; Redistribution and use in source and binary forms, with or without modification, -; are permitted provided that the following conditions are met: +; Copyright 2016-2018 NXP +; All rights reserved. ; -; 1. Redistributions of source code must retain the above copyright notice, this list -; of conditions and the following disclaimer. +; Redistribution and use in source and binary forms, with or without +; modification, are permitted (subject to the limitations in the +; disclaimer below) provided that the following conditions are met: ; -; 2. Redistributions in binary form must reproduce the above copyright notice, this -; list of conditions and the following disclaimer in the documentation and/or -; other materials provided with the distribution. +; * Redistributions of source code must retain the above copyright +; notice, this list of conditions and the following disclaimer. ; -; 3. Neither the name of the copyright holder nor the names of its -; contributors may be used to endorse or promote products derived from this -; software without specific prior written permission. +; * Redistributions in binary form must reproduce the above copyright +; notice, this list of conditions and the following disclaimer in the +; documentation and/or other materials provided with the distribution. ; -; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -; ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -; WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR -; ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -; (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON -; ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -; SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +; * Neither the name of the copyright holder nor the names of its +; contributors may be used to endorse or promote products derived from +; this software without specific prior written permission. +; +; NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE +; GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT +; HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED +; WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF +; MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE +; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR +; BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, +; WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE +; OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN +; IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ; ; The modules in this file are included in the libraries, and may be replaced ; by any user-defined modules that define the PUBLIC symbol _program_start or diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/fsl_device_registers.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/fsl_device_registers.h index e569bbeba9b..f546a9df0ee 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/fsl_device_registers.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/fsl_device_registers.h @@ -1,30 +1,37 @@ /* + * The Clear BSD License * Copyright 2014-2016 Freescale Semiconductor, Inc. - * Copyright 2016-2017 NXP - * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * Copyright 2016-2018 NXP + * All rights reserved. * - * 1. Redistributions of source code must retain the above copyright notice, this list - * of conditions and the following disclaimer. + * Redistribution and use in source and binary forms, with or without + * modification, are permitted (subject to the limitations in the + * disclaimer below) provided that the following conditions are met: * - * 2. Redistributions in binary form must reproduce the above copyright notice, this - * list of conditions and the following disclaimer in the documentation and/or - * other materials provided with the distribution. + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. * - * 3. Neither the name of the copyright holder nor the names of its - * contributors may be used to endorse or promote products derived from this - * software without specific prior written permission. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. * - * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND - * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED - * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE - * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR - * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES - * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; - * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON - * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS - * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * * Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE + * GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT + * HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED + * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF + * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE + * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR + * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, + * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE + * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN + * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. * */ @@ -36,7 +43,8 @@ * * The CPU macro should be declared in the project or makefile. */ -#if (defined(CPU_MIMXRT1052CVL5A) || defined(CPU_MIMXRT1052DVL6A)) +#if (defined(CPU_MIMXRT1052CVJ5B) || defined(CPU_MIMXRT1052CVL5B) || defined(CPU_MIMXRT1052DVJ6B) || \ + defined(CPU_MIMXRT1052DVL6B)) #define MIMXRT1052_SERIES diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/system_MIMXRT1052.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/system_MIMXRT1052.c index f505e8ec9da..c9e37381b8d 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/system_MIMXRT1052.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/system_MIMXRT1052.c @@ -1,7 +1,9 @@ /* ** ################################################################### -** Processors: MIMXRT1052CVL5A -** MIMXRT1052DVL6A +** Processors: MIMXRT1052CVJ5B +** MIMXRT1052CVL5B +** MIMXRT1052DVJ6B +** MIMXRT1052DVL6B ** ** Compilers: Keil ARM C/C++ Compiler ** Freescale C/C++ for Embedded ARM @@ -9,41 +11,48 @@ ** IAR ANSI C/C++ Compiler for ARM ** MCUXpresso Compiler ** -** Reference manual: IMXRT1050RM Rev.C, 08/2017 +** Reference manual: IMXRT1050RM Rev.1, 03/2018 ** Version: rev. 0.1, 2017-01-10 -** Build: b170927 +** Build: b180509 ** ** Abstract: ** Provides a system configuration function and a global variable that ** contains the system frequency. It configures the device and initializes ** the oscillator (PLL) that is part of the microcontroller device. ** +** The Clear BSD License ** Copyright 2016 Freescale Semiconductor, Inc. -** Copyright 2016-2017 NXP -** Redistribution and use in source and binary forms, with or without modification, -** are permitted provided that the following conditions are met: +** Copyright 2016-2018 NXP +** All rights reserved. ** -** 1. Redistributions of source code must retain the above copyright notice, this list -** of conditions and the following disclaimer. +** Redistribution and use in source and binary forms, with or without +** modification, are permitted (subject to the limitations in the +** disclaimer below) provided that the following conditions are met: ** -** 2. Redistributions in binary form must reproduce the above copyright notice, this -** list of conditions and the following disclaimer in the documentation and/or -** other materials provided with the distribution. +** * Redistributions of source code must retain the above copyright +** notice, this list of conditions and the following disclaimer. ** -** 3. Neither the name of the copyright holder nor the names of its -** contributors may be used to endorse or promote products derived from this -** software without specific prior written permission. +** * Redistributions in binary form must reproduce the above copyright +** notice, this list of conditions and the following disclaimer in the +** documentation and/or other materials provided with the distribution. ** -** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR -** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON -** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +** * Neither the name of the copyright holder nor the names of its +** contributors may be used to endorse or promote products derived from +** this software without specific prior written permission. +** +** NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE +** GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT +** HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED +** WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF +** MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE +** LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +** CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +** SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR +** BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, +** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE +** OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN +** IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ** ** http: www.nxp.com ** mail: support@nxp.com @@ -86,6 +95,15 @@ void SystemInit (void) { SCB->CPACR |= ((3UL << 10*2) | (3UL << 11*2)); /* set CP10, CP11 Full Access */ #endif /* ((__FPU_PRESENT == 1) && (__FPU_USED == 1)) */ +#if defined(__MCUXPRESSO) + extern uint32_t g_pfnVectors[]; // Vector table defined in startup code + SCB->VTOR = (uint32_t)g_pfnVectors; +#endif + +/* Disable Watchdog Power Down Counter */ +WDOG1->WMCR &= ~WDOG_WMCR_PDE_MASK; +WDOG2->WMCR &= ~WDOG_WMCR_PDE_MASK; + /* Watchdog disable */ #if (DISABLE_WDOG) @@ -110,12 +128,17 @@ void SystemInit (void) { /* Enable instruction and data caches */ #if defined(__ICACHE_PRESENT) && __ICACHE_PRESENT - SCB_EnableICache(); + if (SCB_CCR_IC_Msk != (SCB_CCR_IC_Msk & SCB->CCR)) { + SCB_EnableICache(); + } #endif #if defined(__DCACHE_PRESENT) && __DCACHE_PRESENT - SCB_EnableDCache(); + if (SCB_CCR_DC_Msk != (SCB_CCR_DC_Msk & SCB->CCR)) { + SCB_EnableDCache(); + } #endif + SystemInitHook(); } /* ---------------------------------------------------------------------------- @@ -135,15 +158,26 @@ void SystemCoreClockUpdate (void) { { /* Pll3_sw_clk ---> Periph_clk2_clk ---> Periph_clk */ case CCM_CBCMR_PERIPH_CLK2_SEL(0U): - freq = (24000000UL * ((CCM_ANALOG->PLL_USB1 & CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK) ? 22U : 20U)); + if(CCM_ANALOG->PLL_USB1 & CCM_ANALOG_PLL_USB1_BYPASS_MASK) + { + freq = (((CCM_ANALOG->PLL_USB1 & CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_MASK) >> CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_SHIFT) == 0U) ? + CPU_XTAL_CLK_HZ : CPU_CLK1_HZ; + } + else + { + freq = (CPU_XTAL_CLK_HZ * ((CCM_ANALOG->PLL_USB1 & CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK) ? 22U : 20U)); + } break; /* Osc_clk ---> Periph_clk2_clk ---> Periph_clk */ case CCM_CBCMR_PERIPH_CLK2_SEL(1U): - freq = 24000000UL; + freq = CPU_XTAL_CLK_HZ; break; case CCM_CBCMR_PERIPH_CLK2_SEL(2U): + freq = (((CCM_ANALOG->PLL_SYS & CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK) >> CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_SHIFT) == 0U) ? + CPU_XTAL_CLK_HZ : CPU_CLK1_HZ; + case CCM_CBCMR_PERIPH_CLK2_SEL(3U): default: freq = 0U; @@ -155,11 +189,29 @@ void SystemCoreClockUpdate (void) { /* Pre_Periph_clk ---> Periph_clk */ else { - PLL1MainClock = ((24000000UL * ((CCM_ANALOG->PLL_ARM & CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK) >> - CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT)) >> 1U); + /* check if pll is bypassed */ + if(CCM_ANALOG->PLL_ARM & CCM_ANALOG_PLL_ARM_BYPASS_MASK) + { + PLL1MainClock = (((CCM_ANALOG->PLL_ARM & CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK) >> CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT) == 0U) ? + CPU_XTAL_CLK_HZ : CPU_CLK1_HZ; + } + else + { + PLL1MainClock = ((CPU_XTAL_CLK_HZ * ((CCM_ANALOG->PLL_ARM & CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK) >> + CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT)) >> 1U); + } - PLL2MainClock = (24000000UL * ((CCM_ANALOG->PLL_SYS & CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK) ? 22U : 20U)); - PLL2MainClock += ((uint64_t)24000000UL * ((uint64_t)(CCM_ANALOG->PLL_SYS_NUM))) / ((uint64_t)(CCM_ANALOG->PLL_SYS_DENOM)); + /* check if pll is bypassed */ + if(CCM_ANALOG->PLL_SYS & CCM_ANALOG_PLL_SYS_BYPASS_MASK) + { + PLL2MainClock = (((CCM_ANALOG->PLL_SYS & CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK) >> CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_SHIFT) == 0U) ? + CPU_XTAL_CLK_HZ : CPU_CLK1_HZ; + } + else + { + PLL2MainClock = (CPU_XTAL_CLK_HZ * ((CCM_ANALOG->PLL_SYS & CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK) ? 22U : 20U)); + } + PLL2MainClock += ((uint64_t)CPU_XTAL_CLK_HZ * ((uint64_t)(CCM_ANALOG->PLL_SYS_NUM))) / ((uint64_t)(CCM_ANALOG->PLL_SYS_DENOM)); switch (CCM->CBCMR & CCM_CBCMR_PRE_PERIPH_CLK_SEL_MASK) @@ -193,3 +245,11 @@ void SystemCoreClockUpdate (void) { SystemCoreClock = (freq / (((CCM->CBCDR & CCM_CBCDR_AHB_PODF_MASK) >> CCM_CBCDR_AHB_PODF_SHIFT) + 1U)); } + +/* ---------------------------------------------------------------------------- + -- SystemInitHook() + ---------------------------------------------------------------------------- */ + +__attribute__ ((weak)) void SystemInitHook (void) { + /* Void implementation of the weak function. */ +} diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/system_MIMXRT1052.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/system_MIMXRT1052.h index 2a559acf31a..8d9f2073d80 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/system_MIMXRT1052.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/device/system_MIMXRT1052.h @@ -1,7 +1,9 @@ /* ** ################################################################### -** Processors: MIMXRT1052CVL5A -** MIMXRT1052DVL6A +** Processors: MIMXRT1052CVJ5B +** MIMXRT1052CVL5B +** MIMXRT1052DVJ6B +** MIMXRT1052DVL6B ** ** Compilers: Keil ARM C/C++ Compiler ** Freescale C/C++ for Embedded ARM @@ -9,41 +11,48 @@ ** IAR ANSI C/C++ Compiler for ARM ** MCUXpresso Compiler ** -** Reference manual: IMXRT1050RM Rev.C, 08/2017 +** Reference manual: IMXRT1050RM Rev.1, 03/2018 ** Version: rev. 0.1, 2017-01-10 -** Build: b170927 +** Build: b180509 ** ** Abstract: ** Provides a system configuration function and a global variable that ** contains the system frequency. It configures the device and initializes ** the oscillator (PLL) that is part of the microcontroller device. ** +** The Clear BSD License ** Copyright 2016 Freescale Semiconductor, Inc. -** Copyright 2016-2017 NXP -** Redistribution and use in source and binary forms, with or without modification, -** are permitted provided that the following conditions are met: +** Copyright 2016-2018 NXP +** All rights reserved. ** -** 1. Redistributions of source code must retain the above copyright notice, this list -** of conditions and the following disclaimer. +** Redistribution and use in source and binary forms, with or without +** modification, are permitted (subject to the limitations in the +** disclaimer below) provided that the following conditions are met: ** -** 2. Redistributions in binary form must reproduce the above copyright notice, this -** list of conditions and the following disclaimer in the documentation and/or -** other materials provided with the distribution. +** * Redistributions of source code must retain the above copyright +** notice, this list of conditions and the following disclaimer. ** -** 3. Neither the name of the copyright holder nor the names of its -** contributors may be used to endorse or promote products derived from this -** software without specific prior written permission. +** * Redistributions in binary form must reproduce the above copyright +** notice, this list of conditions and the following disclaimer in the +** documentation and/or other materials provided with the distribution. ** -** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND -** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED -** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR -** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES -** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; -** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON -** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT -** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +** * Neither the name of the copyright holder nor the names of its +** contributors may be used to endorse or promote products derived from +** this software without specific prior written permission. +** +** NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE +** GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT +** HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED +** WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF +** MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE +** LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +** CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +** SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR +** BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, +** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE +** OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN +** IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ** ** http: www.nxp.com ** mail: support@nxp.com @@ -84,6 +93,9 @@ extern "C" { #define CPU_XTAL_CLK_HZ 24000000UL /* Value of the external crystal or oscillator clock frequency in Hz */ +#define CPU_CLK1_HZ 0UL /* Value of the CLK1 (select the CLK1_N/CLK1_P as source) frequency in Hz */ + /* If CLOCK1_P,CLOCK1_N is choose as the pll bypass clock source, please implement the CLKPN_FREQ define, otherwise 0 will be returned. */ + #define DEFAULT_SYSTEM_CLOCK 528000000UL /* Default System clock value */ @@ -116,6 +128,18 @@ void SystemInit (void); */ void SystemCoreClockUpdate (void); +/** + * @brief SystemInit function hook. + * + * This weak function allows to call specific initialization code during the + * SystemInit() execution.This can be used when an application specific code needs + * to be called as close to the reset entry as possible (for example the Multicore + * Manager MCMGR_EarlyInit() function call). + * NOTE: No global r/w variables can be used in this hook function because the + * initialization of these variables happens after this function. + */ +void SystemInitHook (void); + #ifdef __cplusplus } #endif diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc.c index 43a0f1445ba..d3cdb6f645f 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_adc.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.adc_12b1msps_sar" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc.h index e5b6b8c16ff..8b46fb1ba5c 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc_etc.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc_etc.c index 08f6bdb45ad..f17dcc3ba7a 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc_etc.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc_etc.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,11 @@ #include "fsl_adc_etc.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.adc_etc" +#endif + /******************************************************************************* * Prototypes ******************************************************************************/ @@ -90,7 +99,11 @@ void ADC_ETC_Init(ADC_ETC_Type *base, const adc_etc_config_t *config) /* Set ADC_ETC_CTRL register. */ tmp32 = ADC_ETC_CTRL_EXT0_TRIG_PRIORITY(config->TSC0triggerPriority) | ADC_ETC_CTRL_EXT1_TRIG_PRIORITY(config->TSC1triggerPriority) | - ADC_ETC_CTRL_PRE_DIVIDER(config->clockPreDivider) | ADC_ETC_CTRL_TRIG_ENABLE(config->XBARtriggerMask); + ADC_ETC_CTRL_PRE_DIVIDER(config->clockPreDivider) | ADC_ETC_CTRL_TRIG_ENABLE(config->XBARtriggerMask) +#if defined(FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL) && FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL + | ADC_ETC_CTRL_DMA_MODE_SEL(config->dmaMode) +#endif /*FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL*/ + ; if (config->enableTSCBypass) { tmp32 |= ADC_ETC_CTRL_TSC_BYPASS_MASK; @@ -124,6 +137,9 @@ void ADC_ETC_GetDefaultConfig(adc_etc_config_t *config) config->enableTSCBypass = true; config->enableTSC0Trigger = false; config->enableTSC1Trigger = false; +#if defined(FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL) && FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL + config->dmaMode = kADC_ETC_TrigDMAWithLatchedSignal; +#endif /*FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL*/ config->TSC0triggerPriority = 0U; config->TSC1triggerPriority = 0U; config->clockPreDivider = 0U; diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc_etc.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc_etc.h index fd14a129ee5..06cb5675b06 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc_etc.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_adc_etc.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -87,6 +91,17 @@ typedef enum _adc_etc_interrupt_enable kADC_ETC_Done2InterruptEnable = 3U, /* Enable the DONE2 interrupt when ADC conversions complete. */ } adc_etc_interrupt_enable_t; +#if defined(FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL) && FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL +/*! +* @brief DMA mode selection. +*/ +typedef enum _adc_etc_dma_mode_selection +{ + kADC_ETC_TrigDMAWithLatchedSignal = 0U, /* Trig DMA_REQ with latched signal, REQ will be cleared when ACK and source request cleared. */ + kADC_ETC_TrigDMAWithPulsedSignal = 1U, /* Trig DMA_REQ with pulsed signal, REQ will be cleared by ACK only. */ +} adc_etc_dma_mode_selection_t; +#endif /*FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL*/ + /*! * @brief ADC_ETC configuration. */ @@ -96,6 +111,9 @@ typedef struct _adc_etc_config Otherwise TSC would trigger ADC through ADC_ETC. */ bool enableTSC0Trigger; /* Enable external TSC0 trigger. It is valid when enableTSCBypass = false. */ bool enableTSC1Trigger; /* Enable external TSC1 trigger. It is valid when enableTSCBypass = false.*/ +#if defined(FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL) && FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL + adc_etc_dma_mode_selection_t dmaMode; /* Select the ADC_ETC DMA mode. */ +#endif /*FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL*/ uint32_t TSC0triggerPriority; /* External TSC0 trigger priority, 7 is highest, 0 is lowest. */ uint32_t TSC1triggerPriority; /* External TSC1 trigger priority, 7 is highest, 0 is lowest. */ uint32_t clockPreDivider; /* Pre-divider for trig delay and interval. Available range is 0-255. diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aipstz.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aipstz.c index e3892729553..91c091c75e2 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aipstz.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aipstz.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.aipstz" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aipstz.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aipstz.h index b98fdafc8db..9d46f2e6a56 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aipstz.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aipstz.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -66,9 +70,9 @@ typedef enum _aipstz_master { /*! @brief List of AIPSTZ peripheral access control configuration.*/ typedef enum _aipstz_peripheral_access_control { kAIPSTZ_PeripheralAllowUntrustedMaster = 1U, - kAIPSTZ_PeripheralWriteProtected = (1U < 1), - kAIPSTZ_PeripheralRequireSupervisor = (1U < 2), - kAIPSTZ_PeripheralAllowBufferedWrite = (1U < 2) + kAIPSTZ_PeripheralWriteProtected = (1U << 1), + kAIPSTZ_PeripheralRequireSupervisor = (1U << 2), + kAIPSTZ_PeripheralAllowBufferedWrite = (1U << 3) } aipstz_peripheral_access_control_t; /*! @brief List of AIPSTZ peripherals. Organized by register offset for higher 32 bits, width for the 8-15 bits and shift for lower 8 bits.*/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aoi.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aoi.c index 17bfb944da3..c20f13c9286 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aoi.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aoi.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -29,6 +33,12 @@ */ #include "fsl_aoi.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.aoi" +#endif + + /******************************************************************************* * Variables ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aoi.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aoi.h index 9bf4947673f..47dbd9b9ca7 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aoi.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_aoi.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_bee.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_bee.c index dd079e578cb..15a804b0c5c 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_bee.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_bee.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright 2017 NXP * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.bee" +#endif + + /******************************************************************************* * Variables ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_bee.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_bee.h index 11d4ef3010c..1eb6ae1ed6d 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_bee.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_bee.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright 2017 NXP * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cache.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cache.c index 02740c45e5a..595fefe7335 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cache.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cache.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -33,7 +37,13 @@ /******************************************************************************* * Definitions ******************************************************************************/ -#if (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.cache_armv7_m7" +#endif + +#if defined(FSL_FEATURE_SOC_L2CACHEC_COUNT) && FSL_FEATURE_SOC_L2CACHEC_COUNT #define L2CACHE_OPERATION_TIMEOUT 0xFFFFFU #define L2CACHE_8WAYS_MASK 0xFFU #define L2CACHE_16WAYS_MASK 0xFFFFU @@ -126,7 +136,7 @@ static void L2CACHE_SetAndWaitBackGroundOperate(uint32_t auxCtlReg, uint32_t reg /* Set the opeartion for all ways/entries of the cache. */ *(uint32_t *)regAddr = mask; /* Waiting for until the operation is complete. */ - while ((*(uint32_t *)regAddr & mask) && timeout) + while ((*(volatile uint32_t *)regAddr & mask) && timeout) { __ASM("nop"); timeout--; @@ -397,7 +407,7 @@ void L2CACHE_LockdownByWayEnable(uint32_t masterId, uint32_t mask, bool enable) L2CACHEC->LOCKDOWN[masterId].REG9_I_LOCKDOWN = istrReg & ~mask; } } -#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT > 0 */ +#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT */ void L1CACHE_InvalidateICacheByRange(uint32_t address, uint32_t size_byte) { @@ -420,41 +430,41 @@ void L1CACHE_InvalidateICacheByRange(uint32_t address, uint32_t size_byte) void ICACHE_InvalidateByRange(uint32_t address, uint32_t size_byte) { -#if (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) +#if defined(FSL_FEATURE_SOC_L2CACHEC_COUNT) && FSL_FEATURE_SOC_L2CACHEC_COUNT #if defined(FSL_SDK_DISBLE_L2CACHE_PRESENT) && !FSL_SDK_DISBLE_L2CACHE_PRESENT L2CACHE_InvalidateByRange(address, size_byte); #endif /* !FSL_SDK_DISBLE_L2CACHE_PRESENT */ -#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT > 0 */ +#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT */ L1CACHE_InvalidateICacheByRange(address, size_byte); } void DCACHE_InvalidateByRange(uint32_t address, uint32_t size_byte) { -#if (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) +#if defined(FSL_FEATURE_SOC_L2CACHEC_COUNT) && FSL_FEATURE_SOC_L2CACHEC_COUNT #if defined(FSL_SDK_DISBLE_L2CACHE_PRESENT) && !FSL_SDK_DISBLE_L2CACHE_PRESENT L2CACHE_InvalidateByRange(address, size_byte); #endif /* !FSL_SDK_DISBLE_L2CACHE_PRESENT */ -#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT > 0 */ +#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT */ L1CACHE_InvalidateDCacheByRange(address, size_byte); } void DCACHE_CleanByRange(uint32_t address, uint32_t size_byte) { L1CACHE_CleanDCacheByRange(address, size_byte); -#if (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) +#if defined(FSL_FEATURE_SOC_L2CACHEC_COUNT) && FSL_FEATURE_SOC_L2CACHEC_COUNT #if defined(FSL_SDK_DISBLE_L2CACHE_PRESENT) && !FSL_SDK_DISBLE_L2CACHE_PRESENT L2CACHE_CleanByRange(address, size_byte); #endif /* !FSL_SDK_DISBLE_L2CACHE_PRESENT */ -#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT > 0 */ +#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT */ } void DCACHE_CleanInvalidateByRange(uint32_t address, uint32_t size_byte) { L1CACHE_CleanInvalidateDCacheByRange(address, size_byte); -#if (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) +#if defined(FSL_FEATURE_SOC_L2CACHEC_COUNT) && FSL_FEATURE_SOC_L2CACHEC_COUNT #if defined(FSL_SDK_DISBLE_L2CACHE_PRESENT) && !FSL_SDK_DISBLE_L2CACHE_PRESENT L2CACHE_CleanInvalidateByRange(address, size_byte); #endif /* !FSL_SDK_DISBLE_L2CACHE_PRESENT */ -#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT > 0 */ +#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT */ } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cache.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cache.h index eed78bee455..a041ea2a34a 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cache.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cache.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -47,15 +51,15 @@ #define FSL_CACHE_DRIVER_VERSION (MAKE_VERSION(2, 0, 1)) /*@}*/ -#if (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) +#if defined(FSL_FEATURE_SOC_L2CACHEC_COUNT) && FSL_FEATURE_SOC_L2CACHEC_COUNT #ifndef FSL_SDK_DISBLE_L2CACHE_PRESENT #define FSL_SDK_DISBLE_L2CACHE_PRESENT 0 #endif -#endif /* (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) */ +#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT */ /******************************************************************************* * Definitions ******************************************************************************/ -#if (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) +#if defined(FSL_FEATURE_SOC_L2CACHEC_COUNT) && FSL_FEATURE_SOC_L2CACHEC_COUNT /*! @brief Number of level 2 cache controller ways. */ typedef enum _l2cache_way_num @@ -133,7 +137,7 @@ typedef struct _l2cache_config /* ------------------------ other settings -------------------------------------- */ l2cache_writealloc_t writeAlloc;/*!< Write allcoate force option. */ } l2cache_config_t; -#endif /* (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) */ +#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT */ /******************************************************************************* * API ******************************************************************************/ @@ -286,7 +290,7 @@ static inline void L1CACHE_CleanInvalidateDCacheByRange(uint32_t address, uint32 } /*@}*/ -#if (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) +#if defined(FSL_FEATURE_SOC_L2CACHEC_COUNT) && FSL_FEATURE_SOC_L2CACHEC_COUNT /*! * @name Control for L2 pl310 cache *@{ @@ -414,7 +418,7 @@ void L2CACHE_CleanInvalidateByRange(uint32_t address, uint32_t size_byte); void L2CACHE_LockdownByWayEnable(uint32_t masterId, uint32_t mask, bool enable); /*@}*/ -#endif /* (FSL_FEATURE_SOC_L2CACHEC_COUNT > 0) */ +#endif /* FSL_FEATURE_SOC_L2CACHEC_COUNT */ /*! * @name Unified Cache Control for all caches (cortex-m7 L1 cache + l2 pl310) diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_clock.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_clock.c index 342f0aba924..fba76beac2a 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_clock.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_clock.c @@ -1,8 +1,11 @@ /* + * The Clear BSD License * Copyright 2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -15,6 +18,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -27,12 +31,11 @@ * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ -#include "fsl_common.h" #include "fsl_clock.h" - -/******************************************************************************* - * Definitions - ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.clock" +#endif /******************************************************************************* * Variables @@ -47,9 +50,17 @@ uint32_t g_rtcXtalFreq; * Prototypes ******************************************************************************/ +/*! + * @brief Get the periph clock frequency. + * + * @return Periph clock frequency in Hz. + */ +static uint32_t CLOCK_GetPeriphClkFreq(void); + /******************************************************************************* * Code ******************************************************************************/ + static uint32_t CLOCK_GetPeriphClkFreq(void) { uint32_t freq; @@ -70,6 +81,9 @@ static uint32_t CLOCK_GetPeriphClkFreq(void) break; case CCM_CBCMR_PERIPH_CLK2_SEL(2U): + freq = CLOCK_GetPllFreq(kCLOCK_PllSys); + break; + case CCM_CBCMR_PERIPH_CLK2_SEL(3U): default: freq = 0U; @@ -100,7 +114,8 @@ static uint32_t CLOCK_GetPeriphClkFreq(void) /* PLL1 divided(/2) ---> Pre_Periph_clk ---> Periph_clk */ case CCM_CBCMR_PRE_PERIPH_CLK_SEL(3U): - freq = CLOCK_GetPllFreq(kCLOCK_PllArm) / (((CCM->CACRR & CCM_CACRR_ARM_PODF_MASK) >> CCM_CACRR_ARM_PODF_SHIFT) + 1U); + freq = CLOCK_GetPllFreq(kCLOCK_PllArm) / + (((CCM->CACRR & CCM_CACRR_ARM_PODF_MASK) >> CCM_CACRR_ARM_PODF_SHIFT) + 1U); break; default: @@ -158,10 +173,11 @@ uint32_t CLOCK_GetFreq(clock_name_t name) switch (name) { case kCLOCK_CpuClk: - /* Periph_clk ---> AHB Clock */ + /* Periph_clk ---> AHB Clock */ case kCLOCK_AhbClk: /* Periph_clk ---> AHB Clock */ - freq = CLOCK_GetPeriphClkFreq() / (((CCM->CBCDR & CCM_CBCDR_AHB_PODF_MASK) >> CCM_CBCDR_AHB_PODF_SHIFT) + 1U); + freq = + CLOCK_GetPeriphClkFreq() / (((CCM->CBCDR & CCM_CBCDR_AHB_PODF_MASK) >> CCM_CBCDR_AHB_PODF_SHIFT) + 1U); break; case kCLOCK_SemcClk: @@ -190,7 +206,8 @@ uint32_t CLOCK_GetFreq(clock_name_t name) case kCLOCK_IpgClk: /* Periph_clk ---> AHB Clock ---> IPG Clock */ - freq = CLOCK_GetPeriphClkFreq() / (((CCM->CBCDR & CCM_CBCDR_AHB_PODF_MASK) >> CCM_CBCDR_AHB_PODF_SHIFT) + 1U); + freq = + CLOCK_GetPeriphClkFreq() / (((CCM->CBCDR & CCM_CBCDR_AHB_PODF_MASK) >> CCM_CBCDR_AHB_PODF_SHIFT) + 1U); freq /= (((CCM->CBCDR & CCM_CBCDR_IPG_PODF_MASK) >> CCM_CBCDR_IPG_PODF_SHIFT) + 1U); break; @@ -237,13 +254,10 @@ uint32_t CLOCK_GetFreq(clock_name_t name) freq = CLOCK_GetSysPfdFreq(kCLOCK_Pfd3); break; case kCLOCK_EnetPll0Clk: - freq = CLOCK_GetPllFreq(kCLOCK_PllEnet0); + freq = CLOCK_GetPllFreq(kCLOCK_PllEnet); break; case kCLOCK_EnetPll1Clk: - freq = CLOCK_GetPllFreq(kCLOCK_PllEnet1); - break; - case kCLOCK_EnetPll2Clk: - freq = CLOCK_GetPllFreq(kCLOCK_PllEnet2); + freq = CLOCK_GetPllFreq(kCLOCK_PllEnet25M); break; case kCLOCK_AudioPllClk: freq = CLOCK_GetPllFreq(kCLOCK_PllAudio); @@ -259,14 +273,76 @@ uint32_t CLOCK_GetFreq(clock_name_t name) return freq; } +bool CLOCK_EnableUsbhs0Clock(clock_usb_src_t src, uint32_t freq) +{ + CCM->CCGR6 |= CCM_CCGR6_CG0_MASK; + USB1->USBCMD |= USBHS_USBCMD_RST_MASK; + for (volatile uint32_t i = 0; i < 400000; + i++) /* Add a delay between RST and RS so make sure there is a DP pullup sequence*/ + { + __ASM("nop"); + } + PMU->REG_3P0 = (PMU->REG_3P0 & (~PMU_REG_3P0_OUTPUT_TRG_MASK)) | + (PMU_REG_3P0_OUTPUT_TRG(0x17) | PMU_REG_3P0_ENABLE_LINREG_MASK); + return true; +} + +bool CLOCK_EnableUsbhs1Clock(clock_usb_src_t src, uint32_t freq) +{ + CCM->CCGR6 |= CCM_CCGR6_CG0_MASK; + USB2->USBCMD |= USBHS_USBCMD_RST_MASK; + for (volatile uint32_t i = 0; i < 400000; + i++) /* Add a delay between RST and RS so make sure there is a DP pullup sequence*/ + { + __ASM("nop"); + } + PMU->REG_3P0 = (PMU->REG_3P0 & (~PMU_REG_3P0_OUTPUT_TRG_MASK)) | + (PMU_REG_3P0_OUTPUT_TRG(0x17) | PMU_REG_3P0_ENABLE_LINREG_MASK); + return true; +} + +bool CLOCK_EnableUsbhs0PhyPllClock(clock_usb_phy_src_t src, uint32_t freq) +{ + const clock_usb_pll_config_t g_ccmConfigUsbPll = {.loopDivider = 0U}; + if (CCM_ANALOG->PLL_USB1 & CCM_ANALOG_PLL_USB1_ENABLE_MASK) + { + CCM_ANALOG->PLL_USB1 |= CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK; + } + else + { + CLOCK_InitUsb1Pll(&g_ccmConfigUsbPll); + } + USBPHY1->CTRL &= ~USBPHY_CTRL_SFTRST_MASK; /* release PHY from reset */ + USBPHY1->CTRL &= ~USBPHY_CTRL_CLKGATE_MASK; + + USBPHY1->PWD = 0; + USBPHY1->CTRL |= USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK | USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK | + USBPHY_CTRL_ENUTMILEVEL2_MASK | USBPHY_CTRL_ENUTMILEVEL3_MASK; + return true; +} + +void CLOCK_DisableUsbhs0PhyPllClock(void) +{ + CCM_ANALOG->PLL_USB1 &= ~CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK; + USBPHY1->CTRL |= USBPHY_CTRL_CLKGATE_MASK; /* Set to 1U to gate clocks */ +} + void CLOCK_InitArmPll(const clock_arm_pll_config_t *config) { - CCM_ANALOG->PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE_MASK | - CCM_ANALOG_PLL_ARM_DIV_SELECT(config->loopDivider); + /* Bypass PLL first */ + CCM_ANALOG->PLL_ARM = (CCM_ANALOG->PLL_ARM & (~CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK)) | + CCM_ANALOG_PLL_ARM_BYPASS_MASK | CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC(config->src); + + CCM_ANALOG->PLL_ARM = + (CCM_ANALOG->PLL_ARM & (~(CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK | CCM_ANALOG_PLL_ARM_POWERDOWN_MASK))) | + CCM_ANALOG_PLL_ARM_ENABLE_MASK | CCM_ANALOG_PLL_ARM_DIV_SELECT(config->loopDivider); while ((CCM_ANALOG->PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK_MASK) == 0) { } + + /* Disable Bypass */ + CCM_ANALOG->PLL_ARM &= ~CCM_ANALOG_PLL_ARM_BYPASS_MASK; } void CLOCK_DeinitArmPll(void) @@ -276,12 +352,20 @@ void CLOCK_DeinitArmPll(void) void CLOCK_InitSysPll(const clock_sys_pll_config_t *config) { - CCM_ANALOG->PLL_SYS = CCM_ANALOG_PLL_SYS_ENABLE_MASK | - CCM_ANALOG_PLL_SYS_DIV_SELECT(config->loopDivider); + /* Bypass PLL first */ + CCM_ANALOG->PLL_SYS = (CCM_ANALOG->PLL_SYS & (~CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK)) | + CCM_ANALOG_PLL_SYS_BYPASS_MASK | CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC(config->src); + + CCM_ANALOG->PLL_SYS = + (CCM_ANALOG->PLL_SYS & (~(CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK | CCM_ANALOG_PLL_SYS_POWERDOWN_MASK))) | + CCM_ANALOG_PLL_SYS_ENABLE_MASK | CCM_ANALOG_PLL_SYS_DIV_SELECT(config->loopDivider); while ((CCM_ANALOG->PLL_SYS & CCM_ANALOG_PLL_SYS_LOCK_MASK) == 0) { } + + /* Disable Bypass */ + CCM_ANALOG->PLL_SYS &= ~CCM_ANALOG_PLL_SYS_BYPASS_MASK; } void CLOCK_DeinitSysPll(void) @@ -291,14 +375,20 @@ void CLOCK_DeinitSysPll(void) void CLOCK_InitUsb1Pll(const clock_usb_pll_config_t *config) { - CCM_ANALOG->PLL_USB1 = CCM_ANALOG_PLL_USB1_ENABLE_MASK | - CCM_ANALOG_PLL_USB1_POWER_MASK | - CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK | - CCM_ANALOG_PLL_USB1_DIV_SELECT(config->loopDivider); + /* Bypass PLL first */ + CCM_ANALOG->PLL_USB1 = (CCM_ANALOG->PLL_USB1 & (~CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_MASK)) | + CCM_ANALOG_PLL_USB1_BYPASS_MASK | CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC(config->src); + + CCM_ANALOG->PLL_USB1 = (CCM_ANALOG->PLL_USB1 & (~CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK)) | + CCM_ANALOG_PLL_USB1_ENABLE_MASK | CCM_ANALOG_PLL_USB1_POWER_MASK | + CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK | CCM_ANALOG_PLL_USB1_DIV_SELECT(config->loopDivider); while ((CCM_ANALOG->PLL_USB1 & CCM_ANALOG_PLL_USB1_LOCK_MASK) == 0) { } + + /* Disable Bypass */ + CCM_ANALOG->PLL_USB1 &= ~CCM_ANALOG_PLL_USB1_BYPASS_MASK; } void CLOCK_DeinitUsb1Pll(void) @@ -308,14 +398,20 @@ void CLOCK_DeinitUsb1Pll(void) void CLOCK_InitUsb2Pll(const clock_usb_pll_config_t *config) { - CCM_ANALOG->PLL_USB2 = CCM_ANALOG_PLL_USB2_ENABLE_MASK | - CCM_ANALOG_PLL_USB2_POWER_MASK | - CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK | - CCM_ANALOG_PLL_USB2_DIV_SELECT(config->loopDivider); + /* Bypass PLL first */ + CCM_ANALOG->PLL_USB2 = (CCM_ANALOG->PLL_USB2 & (~CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_MASK)) | + CCM_ANALOG_PLL_USB2_BYPASS_MASK | CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC(config->src); + + CCM_ANALOG->PLL_USB2 = (CCM_ANALOG->PLL_USB2 & (~CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK)) | + CCM_ANALOG_PLL_USB2_ENABLE_MASK | CCM_ANALOG_PLL_USB2_POWER_MASK | + CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK | CCM_ANALOG_PLL_USB2_DIV_SELECT(config->loopDivider); while ((CCM_ANALOG->PLL_USB2 & CCM_ANALOG_PLL_USB2_LOCK_MASK) == 0) { } + + /* Disable Bypass */ + CCM_ANALOG->PLL_USB2 &= ~CCM_ANALOG_PLL_USB2_BYPASS_MASK; } void CLOCK_DeinitUsb2Pll(void) @@ -328,6 +424,10 @@ void CLOCK_InitAudioPll(const clock_audio_pll_config_t *config) uint32_t pllAudio; uint32_t misc2 = 0; + /* Bypass PLL first */ + CCM_ANALOG->PLL_AUDIO = (CCM_ANALOG->PLL_AUDIO & (~CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK)) | + CCM_ANALOG_PLL_AUDIO_BYPASS_MASK | CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC(config->src); + CCM_ANALOG->PLL_AUDIO_NUM = CCM_ANALOG_PLL_AUDIO_NUM_A(config->numerator); CCM_ANALOG->PLL_AUDIO_DENOM = CCM_ANALOG_PLL_AUDIO_DENOM_B(config->denominator); @@ -348,7 +448,9 @@ void CLOCK_InitAudioPll(const clock_audio_pll_config_t *config) * | 16 | 0 | 3 | * ------------------------------------------------------------------------ */ - pllAudio = CCM_ANALOG_PLL_AUDIO_ENABLE_MASK | CCM_ANALOG_PLL_AUDIO_DIV_SELECT(config->loopDivider); + pllAudio = + (CCM_ANALOG->PLL_AUDIO & (~(CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK | CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK))) | + CCM_ANALOG_PLL_AUDIO_ENABLE_MASK | CCM_ANALOG_PLL_AUDIO_DIV_SELECT(config->loopDivider); switch (config->postDivider) { @@ -376,14 +478,17 @@ void CLOCK_InitAudioPll(const clock_audio_pll_config_t *config) break; } - CCM_ANALOG->MISC2 = (CCM_ANALOG->MISC2 & ~(CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK | CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK)) - | misc2; + CCM_ANALOG->MISC2 = + (CCM_ANALOG->MISC2 & ~(CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK | CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK)) | misc2; CCM_ANALOG->PLL_AUDIO = pllAudio; while ((CCM_ANALOG->PLL_AUDIO & CCM_ANALOG_PLL_AUDIO_LOCK_MASK) == 0) { } + + /* Disable Bypass */ + CCM_ANALOG->PLL_AUDIO &= ~CCM_ANALOG_PLL_AUDIO_BYPASS_MASK; } void CLOCK_DeinitAudioPll(void) @@ -396,6 +501,10 @@ void CLOCK_InitVideoPll(const clock_video_pll_config_t *config) uint32_t pllVideo; uint32_t misc2 = 0; + /* Bypass PLL first */ + CCM_ANALOG->PLL_VIDEO = (CCM_ANALOG->PLL_VIDEO & (~CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK)) | + CCM_ANALOG_PLL_VIDEO_BYPASS_MASK | CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC(config->src); + CCM_ANALOG->PLL_VIDEO_NUM = CCM_ANALOG_PLL_VIDEO_NUM_A(config->numerator); CCM_ANALOG->PLL_VIDEO_DENOM = CCM_ANALOG_PLL_VIDEO_DENOM_B(config->denominator); @@ -416,7 +525,9 @@ void CLOCK_InitVideoPll(const clock_video_pll_config_t *config) * | 16 | 0 | 3 | * ------------------------------------------------------------------------ */ - pllVideo = CCM_ANALOG_PLL_VIDEO_ENABLE_MASK | CCM_ANALOG_PLL_VIDEO_DIV_SELECT(config->loopDivider); + pllVideo = + (CCM_ANALOG->PLL_VIDEO & (~(CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK | CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK))) | + CCM_ANALOG_PLL_VIDEO_ENABLE_MASK | CCM_ANALOG_PLL_VIDEO_DIV_SELECT(config->loopDivider); switch (config->postDivider) { @@ -451,6 +562,9 @@ void CLOCK_InitVideoPll(const clock_video_pll_config_t *config) while ((CCM_ANALOG->PLL_VIDEO & CCM_ANALOG_PLL_VIDEO_LOCK_MASK) == 0) { } + + /* Disable Bypass */ + CCM_ANALOG->PLL_VIDEO &= ~CCM_ANALOG_PLL_VIDEO_BYPASS_MASK; } void CLOCK_DeinitVideoPll(void) @@ -460,30 +574,32 @@ void CLOCK_DeinitVideoPll(void) void CLOCK_InitEnetPll(const clock_enet_pll_config_t *config) { - uint32_t enet_pll = CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT(config->loopDivider1) | - CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT(config->loopDivider0); + uint32_t enet_pll = CCM_ANALOG_PLL_ENET_DIV_SELECT(config->loopDivider); - if (config->enableClkOutput0) - { - enet_pll |= CCM_ANALOG_PLL_ENET_ENET1_125M_EN_MASK; - } + CCM_ANALOG->PLL_ENET = (CCM_ANALOG->PLL_ENET & (~CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK)) | + CCM_ANALOG_PLL_ENET_BYPASS_MASK | CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC(config->src); - if (config->enableClkOutput1) + if (config->enableClkOutput) { - enet_pll |= CCM_ANALOG_PLL_ENET_ENET2_125M_EN_MASK; + enet_pll |= CCM_ANALOG_PLL_ENET_ENABLE_MASK; } - if (config->enableClkOutput2) + if (config->enableClkOutput25M) { enet_pll |= CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK; } - CCM_ANALOG->PLL_ENET = enet_pll; + CCM_ANALOG->PLL_ENET = + (CCM_ANALOG->PLL_ENET & (~(CCM_ANALOG_PLL_ENET_DIV_SELECT_MASK | CCM_ANALOG_PLL_ENET_POWERDOWN_MASK))) | + enet_pll; /* Wait for stable */ while ((CCM_ANALOG->PLL_ENET & CCM_ANALOG_PLL_ENET_LOCK_MASK) == 0) { } + + /* Disable Bypass */ + CCM_ANALOG->PLL_ENET &= ~CCM_ANALOG_PLL_ENET_BYPASS_MASK; } void CLOCK_DeinitEnetPll(void) @@ -498,24 +614,38 @@ uint32_t CLOCK_GetPllFreq(clock_pll_t pll) uint64_t freqTmp; const uint32_t enetRefClkFreq[] = { - 25000000U, /* 25M */ - 50000000U, /* 50M */ + 25000000U, /* 25M */ + 50000000U, /* 50M */ 100000000U, /* 100M */ - 125000000U /* 125M */ + 125000000U /* 125M */ }; + /* check if PLL is enabled */ + if (!CLOCK_IsPllEnabled(CCM_ANALOG, pll)) + { + return 0U; + } + + /* get pll reference clock */ + freq = CLOCK_GetPllBypassRefClk(CCM_ANALOG, pll); + + /* check if pll is bypassed */ + if (CLOCK_IsPllBypassed(CCM_ANALOG, pll)) + { + return freq; + } + switch (pll) { case kCLOCK_PllArm: - freq = ((CLOCK_GetOscFreq() * ((CCM_ANALOG->PLL_ARM & CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK) >> - CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT)) >> 1U); + freq = ((freq * ((CCM_ANALOG->PLL_ARM & CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK) >> + CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT)) >> + 1U); break; - case kCLOCK_PllSys: - freq = CLOCK_GetOscFreq(); - /* PLL output frequency = Fref * (DIV_SELECT + NUM/DENOM). */ - freqTmp = ((uint64_t)freq * ((uint64_t)(CCM_ANALOG->PLL_SYS_NUM))) / ((uint64_t)(CCM_ANALOG->PLL_SYS_DENOM)); + freqTmp = + ((uint64_t)freq * ((uint64_t)(CCM_ANALOG->PLL_SYS_NUM))) / ((uint64_t)(CCM_ANALOG->PLL_SYS_DENOM)); if (CCM_ANALOG->PLL_SYS & CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK) { @@ -530,16 +660,16 @@ uint32_t CLOCK_GetPllFreq(clock_pll_t pll) break; case kCLOCK_PllUsb1: - freq = (CLOCK_GetOscFreq() * ((CCM_ANALOG->PLL_USB1 & CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK) ? 22U : 20U)); + freq = (freq * ((CCM_ANALOG->PLL_USB1 & CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK) ? 22U : 20U)); break; case kCLOCK_PllAudio: - freq = CLOCK_GetOscFreq(); - /* PLL output frequency = Fref * (DIV_SELECT + NUM/DENOM). */ - divSelect = (CCM_ANALOG->PLL_AUDIO & CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK) >> CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT; + divSelect = + (CCM_ANALOG->PLL_AUDIO & CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK) >> CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT; - freqTmp = ((uint64_t)freq * ((uint64_t)(CCM_ANALOG->PLL_AUDIO_NUM))) / ((uint64_t)(CCM_ANALOG->PLL_AUDIO_DENOM)); + freqTmp = + ((uint64_t)freq * ((uint64_t)(CCM_ANALOG->PLL_AUDIO_NUM))) / ((uint64_t)(CCM_ANALOG->PLL_AUDIO_DENOM)); freq = freq * divSelect + (uint32_t)freqTmp; @@ -589,12 +719,12 @@ uint32_t CLOCK_GetPllFreq(clock_pll_t pll) break; case kCLOCK_PllVideo: - freq = CLOCK_GetOscFreq(); - /* PLL output frequency = Fref * (DIV_SELECT + NUM/DENOM). */ - divSelect = (CCM_ANALOG->PLL_VIDEO & CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK) >> CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT; + divSelect = + (CCM_ANALOG->PLL_VIDEO & CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK) >> CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT; - freqTmp = ((uint64_t)freq * ((uint64_t)(CCM_ANALOG->PLL_VIDEO_NUM))) / ((uint64_t)(CCM_ANALOG->PLL_VIDEO_DENOM)); + freqTmp = + ((uint64_t)freq * ((uint64_t)(CCM_ANALOG->PLL_VIDEO_NUM))) / ((uint64_t)(CCM_ANALOG->PLL_VIDEO_DENOM)); freq = freq * divSelect + (uint32_t)freqTmp; @@ -642,28 +772,20 @@ uint32_t CLOCK_GetPllFreq(clock_pll_t pll) break; } break; - - case kCLOCK_PllEnet0: - divSelect = (CCM_ANALOG->PLL_ENET & CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_MASK) - >> CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_SHIFT; - freq = enetRefClkFreq[divSelect]; - break; - - case kCLOCK_PllEnet1: - divSelect = (CCM_ANALOG->PLL_ENET & CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_MASK) - >> CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_SHIFT; + case kCLOCK_PllEnet: + divSelect = + (CCM_ANALOG->PLL_ENET & CCM_ANALOG_PLL_ENET_DIV_SELECT_MASK) >> CCM_ANALOG_PLL_ENET_DIV_SELECT_SHIFT; freq = enetRefClkFreq[divSelect]; break; - case kCLOCK_PllEnet2: - /* ref_enetpll2 if fixed at 25MHz. */ + case kCLOCK_PllEnet25M: + /* ref_enetpll1 if fixed at 25MHz. */ freq = 25000000UL; break; case kCLOCK_PllUsb2: - freq = (CLOCK_GetOscFreq() * ((CCM_ANALOG->PLL_USB2 & CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK) ? 22U : 20U)); + freq = (freq * ((CCM_ANALOG->PLL_USB2 & CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK) ? 22U : 20U)); break; - default: freq = 0U; break; @@ -677,7 +799,8 @@ void CLOCK_InitSysPfd(clock_pfd_t pfd, uint8_t pfdFrac) uint32_t pfdIndex = (uint32_t)pfd; uint32_t pfd528; - pfd528 = CCM_ANALOG->PFD_528 & ~((CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK | CCM_ANALOG_PFD_528_PFD0_FRAC_MASK) << (8 * pfdIndex)); + pfd528 = CCM_ANALOG->PFD_528 & + ~((CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK | CCM_ANALOG_PFD_528_PFD0_FRAC_MASK) << (8 * pfdIndex)); /* Disable the clock output first. */ CCM_ANALOG->PFD_528 = pfd528 | (CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK << (8 * pfdIndex)); @@ -696,7 +819,8 @@ void CLOCK_InitUsb1Pfd(clock_pfd_t pfd, uint8_t pfdFrac) uint32_t pfdIndex = (uint32_t)pfd; uint32_t pfd480; - pfd480 = CCM_ANALOG->PFD_480 & ~((CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK | CCM_ANALOG_PFD_480_PFD0_FRAC_MASK) << (8 * pfdIndex)); + pfd480 = CCM_ANALOG->PFD_480 & + ~((CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK | CCM_ANALOG_PFD_480_PFD0_FRAC_MASK) << (8 * pfdIndex)); /* Disable the clock output first. */ CCM_ANALOG->PFD_480 = pfd480 | (CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK << (8 * pfdIndex)); @@ -765,78 +889,29 @@ uint32_t CLOCK_GetUsb1PfdFreq(clock_pfd_t pfd) default: freq = 0U; - break; + break; } freq *= 18U; return freq; } -bool CLOCK_EnableUsbhs0Clock(clock_usb_src_t src, uint32_t freq) -{ - CCM->CCGR6 |= CCM_CCGR6_CG0_MASK ; - USB1->USBCMD |= USBHS_USBCMD_RST_MASK; - for (volatile uint32_t i = 0; i < 400000; i++) /* Add a delay between RST and RS so make sure there is a DP pullup sequence*/ - { - __ASM("nop"); - } - PMU->REG_3P0 = (PMU->REG_3P0 & (~PMU_REG_3P0_OUTPUT_TRG_MASK)) | (PMU_REG_3P0_OUTPUT_TRG(0x17) | PMU_REG_3P0_ENABLE_LINREG_MASK); - return true; -} - - -bool CLOCK_EnableUsbhs1Clock(clock_usb_src_t src, uint32_t freq) -{ - CCM->CCGR6 |= CCM_CCGR6_CG0_MASK ; - USB2->USBCMD |= USBHS_USBCMD_RST_MASK; - for (volatile uint32_t i = 0; i < 400000; i++) /* Add a delay between RST and RS so make sure there is a DP pullup sequence*/ - { - __ASM("nop"); - } - PMU->REG_3P0 = (PMU->REG_3P0 & (~PMU_REG_3P0_OUTPUT_TRG_MASK)) | (PMU_REG_3P0_OUTPUT_TRG(0x17) | PMU_REG_3P0_ENABLE_LINREG_MASK); - return true; -} - - -bool CLOCK_EnableUsbhs0PhyPllClock(clock_usb_phy_src_t src, uint32_t freq) -{ - const clock_usb_pll_config_t g_ccmConfigUsbPll = {.loopDivider = 0U}; - CLOCK_InitUsb1Pll(&g_ccmConfigUsbPll); - USBPHY1->CTRL &= ~USBPHY_CTRL_SFTRST_MASK; /* release PHY from reset */ - USBPHY1->CTRL &= ~USBPHY_CTRL_CLKGATE_MASK; - - USBPHY1->PWD = 0; - USBPHY1->CTRL |= - USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK | - USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK | - USBPHY_CTRL_ENUTMILEVEL2_MASK | - USBPHY_CTRL_ENUTMILEVEL3_MASK; - return true; -} bool CLOCK_EnableUsbhs1PhyPllClock(clock_usb_phy_src_t src, uint32_t freq) { - const clock_usb_pll_config_t g_ccmConfigUsbPll = {.loopDivider = 0U}; + const clock_usb_pll_config_t g_ccmConfigUsbPll = {.loopDivider = 0U}; CLOCK_InitUsb2Pll(&g_ccmConfigUsbPll); - USBPHY2->CTRL &= ~USBPHY_CTRL_SFTRST_MASK; /* release PHY from reset */ + USBPHY2->CTRL &= ~USBPHY_CTRL_SFTRST_MASK; /* release PHY from reset */ USBPHY2->CTRL &= ~USBPHY_CTRL_CLKGATE_MASK; - USBPHY2->PWD = 0; - USBPHY2->CTRL |= - USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK | - USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK | - USBPHY_CTRL_ENUTMILEVEL2_MASK | - USBPHY_CTRL_ENUTMILEVEL3_MASK; + USBPHY2->PWD = 0; + USBPHY2->CTRL |= USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK | USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK | + USBPHY_CTRL_ENUTMILEVEL2_MASK | USBPHY_CTRL_ENUTMILEVEL3_MASK; return true; } -void CLOCK_DisableUsbhs0PhyPllClock(void) -{ - CLOCK_DeinitUsb1Pll(); - USBPHY1->CTRL |= USBPHY_CTRL_CLKGATE_MASK; /* Set to 1U to gate clocks */ -} void CLOCK_DisableUsbhs1PhyPllClock(void) { - CLOCK_DeinitUsb2Pll(); - USBPHY2->CTRL |= USBPHY_CTRL_CLKGATE_MASK; /* Set to 1U to gate clocks */ + CCM_ANALOG->PLL_USB2 &= ~CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK; + USBPHY2->CTRL |= USBPHY_CTRL_CLKGATE_MASK; /* Set to 1U to gate clocks */ } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_clock.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_clock.h index 57b7df7ed12..52fd227e2e9 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_clock.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_clock.h @@ -1,8 +1,11 @@ /* + * The Clear BSD License * Copyright 2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -15,6 +18,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,32 +34,22 @@ #ifndef _FSL_CLOCK_H_ #define _FSL_CLOCK_H_ -#include "fsl_device_registers.h" -#include -#include -#include +#include "fsl_common.h" -/*! - * @addtogroup clock - * @{ - */ +/*! @addtogroup clock */ +/*! @{ */ + +/*! @file */ /******************************************************************************* - * Definitions + * Configurations ******************************************************************************/ -#define CCM_TUPLE(reg, shift, mask, busyShift) ((((uint32_t)(&((CCM_Type *)0U)->reg)) & 0xFFU) | ((shift) << 8U) | ((((mask) >> (shift)) & 0x1FFFU) << 13U) | ((busyShift) << 26U)) -#define CCM_TUPLE_REG(base, tuple) (*((volatile uint32_t *)(((uint32_t)(base)) + ((tuple) & 0xFFU)))) -#define CCM_TUPLE_SHIFT(tuple) (((tuple) >> 8U) & 0x1FU) -#define CCM_TUPLE_MASK(tuple) ((uint32_t)((((tuple) >> 13U) & 0x1FFFU) << ((((tuple) >> 8U) & 0x1FU)))) -#define CCM_TUPLE_BUSY_SHIFT(tuple) (((tuple) >> 26U) & 0x3FU) - -#define CCM_NO_BUSY_WAIT (0x20U) /*! @brief Configure whether driver controls clock * * When set to 0, peripheral drivers will enable clock in initialize function * and disable clock in de-initialize function. When set to 1, peripheral - * driver will not control the clock, application could control the clock out of + * driver will not control the clock, application could contol the clock out of * the driver. * * @note All drivers share this feature switcher. If it is set to 1, application @@ -65,12 +59,44 @@ #define FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL 0 #endif +/******************************************************************************* + * Definitions + ******************************************************************************/ + /*! @name Driver version */ /*@{*/ -/*! @brief CLOCK driver version 2.1.0. */ -#define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 1, 0)) +/*! @brief CLOCK driver version 2.1.2. */ +#define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 1, 2)) + +/* analog pll definition */ +#define CCM_ANALOG_PLL_BYPASS_SHIFT (16U) +#define CCM_ANALOG_PLL_BYPASS_CLK_SRC_MASK (0xC000U) +#define CCM_ANALOG_PLL_BYPASS_CLK_SRC_SHIFT (14U) + /*@}*/ +#define CCM_TUPLE(reg, shift, mask, busyShift) \ + ((((uint32_t)(&((CCM_Type *)0U)->reg)) & 0xFFU) | ((shift) << 8U) | ((((mask) >> (shift)) & 0x1FFFU) << 13U) | \ + ((busyShift) << 26U)) +#define CCM_TUPLE_REG(base, tuple) (*((volatile uint32_t *)(((uint32_t)(base)) + ((tuple)&0xFFU)))) +#define CCM_TUPLE_SHIFT(tuple) (((tuple) >> 8U) & 0x1FU) +#define CCM_TUPLE_MASK(tuple) ((uint32_t)((((tuple) >> 13U) & 0x1FFFU) << ((((tuple) >> 8U) & 0x1FU)))) +#define CCM_TUPLE_BUSY_SHIFT(tuple) (((tuple) >> 26U) & 0x3FU) + +#define CCM_NO_BUSY_WAIT (0x20U) +/*! + * @brief CCM ANALOG tuple macros to map corresponding registers and bit fields. + */ +#define CCM_ANALOG_TUPLE(reg, shift) ((((uint32_t)(&((CCM_ANALOG_Type *)0U)->reg) & 0xFFFU) << 16U) | (shift)) +#define CCM_ANALOG_TUPLE_SHIFT(tuple) (((uint32_t)tuple) & 0x1FU) +#define CCM_ANALOG_TUPLE_REG_OFF(base, tuple, off) \ + (*((volatile uint32_t *)((uint32_t)base + (((uint32_t)tuple >> 16U) & 0xFFFU) + off))) +#define CCM_ANALOG_TUPLE_REG(base, tuple) CCM_ANALOG_TUPLE_REG_OFF(base, tuple, 0U) + +/*! + * @brief clock1PN frequency. + */ +#define CLKPN_FREQ 0U /*! @brief External XTAL (24M OSC/SYSOSC) clock frequency. * @@ -95,310 +121,304 @@ extern uint32_t g_rtcXtalFreq; #define CLOCK_SetXtal0Freq CLOCK_SetXtalFreq #define CLOCK_SetXtal32Freq CLOCK_SetRtcXtalFreq - /*! @brief Clock ip name array for ADC. */ -#define ADC_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Adc1 \ - } - -/*! @brief Clock ip name array for ADC_5HC. */ -#define ADC_5HC_CLOCKS \ - { \ - kCLOCK_Adc_5hc \ +/*! @brief Clock ip name array for ADC. */ +#define ADC_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Adc1, kCLOCK_Adc2 \ } /*! @brief Clock ip name array for AOI. */ -#define AOI_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Aoi1, kCLOCK_Aoi2 \ +#define AOI_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Aoi1, kCLOCK_Aoi2 \ } /*! @brief Clock ip name array for BEE. */ -#define BEE_CLOCKS \ - { \ - kCLOCK_Bee \ - } +#define BEE_CLOCKS \ + { \ + kCLOCK_Bee \ + } /*! @brief Clock ip name array for CMP. */ -#define CMP_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Acmp1, kCLOCK_Acmp2, \ - kCLOCK_Acmp3, kCLOCK_Acmp4 \ +#define CMP_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Acmp1, kCLOCK_Acmp2, kCLOCK_Acmp3, kCLOCK_Acmp4 \ } /*! @brief Clock ip name array for CSI. */ -#define CSI_CLOCKS \ - { \ - kCLOCK_Csi \ +#define CSI_CLOCKS \ + { \ + kCLOCK_Csi \ } /*! @brief Clock ip name array for DCDC. */ -#define DCDC_CLOCKS \ - { \ - kCLOCK_Dcdc \ +#define DCDC_CLOCKS \ + { \ + kCLOCK_Dcdc \ } /*! @brief Clock ip name array for DCP. */ -#define DCP_CLOCKS \ - { \ - kCLOCK_Dcp \ +#define DCP_CLOCKS \ + { \ + kCLOCK_Dcp \ } /*! @brief Clock ip name array for DMAMUX_CLOCKS. */ -#define DMAMUX_CLOCKS \ - { \ - kCLOCK_Dma \ - } +#define DMAMUX_CLOCKS \ + { \ + kCLOCK_Dma \ + } /*! @brief Clock ip name array for DMA. */ -#define EDMA_CLOCKS \ - { \ - kCLOCK_Dma \ - } +#define EDMA_CLOCKS \ + { \ + kCLOCK_Dma \ + } /*! @brief Clock ip name array for ENC. */ -#define ENC_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Enc1, kCLOCK_Enc2, \ - kCLOCK_Enc3, kCLOCK_Enc4 \ +#define ENC_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Enc1, kCLOCK_Enc2, kCLOCK_Enc3, kCLOCK_Enc4 \ } /*! @brief Clock ip name array for ENET. */ -#define ENET_CLOCKS \ - { \ - kCLOCK_Enet \ +#define ENET_CLOCKS \ + { \ + kCLOCK_Enet \ } /*! @brief Clock ip name array for EWM. */ -#define EWM_CLOCKS \ - { \ - kCLOCK_Ewm0 \ - } +#define EWM_CLOCKS \ + { \ + kCLOCK_Ewm0 \ + } /*! @brief Clock ip name array for FLEXCAN. */ -#define FLEXCAN_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Can1, kCLOCK_Can2 \ +#define FLEXCAN_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Can1, kCLOCK_Can2 \ } - + /*! @brief Clock ip name array for FLEXCAN Peripheral clock. */ -#define FLEXCAN_PERIPH_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Can1S, kCLOCK_Can2S \ - } +#define FLEXCAN_PERIPH_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Can1S, kCLOCK_Can2S \ + } /*! @brief Clock ip name array for FLEXIO. */ -#define FLEXIO_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Flexio1, kCLOCK_Flexio2 \ +#define FLEXIO_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Flexio1, kCLOCK_Flexio2 \ } /*! @brief Clock ip name array for FLEXRAM. */ -#define FLEXRAM_CLOCKS \ - { \ - kCLOCK_FlexRam \ - } +#define FLEXRAM_CLOCKS \ + { \ + kCLOCK_FlexRam \ + } /*! @brief Clock ip name array for FLEXSPI. */ -#define FLEXSPI_CLOCKS \ - { \ - kCLOCK_FlexSpi \ - } +#define FLEXSPI_CLOCKS \ + { \ + kCLOCK_FlexSpi \ + } + +/*! @brief Clock ip name array for FLEXSPI EXSC. */ +#define FLEXSPI_EXSC_CLOCKS \ + { \ + kCLOCK_FlexSpiExsc \ + } /*! @brief Clock ip name array for GPIO. */ -#define GPIO_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Gpio1, kCLOCK_Gpio2, \ - kCLOCK_Gpio3, kCLOCK_Gpio4, kCLOCK_Gpio5 \ +#define GPIO_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Gpio1, kCLOCK_Gpio2, kCLOCK_Gpio3, kCLOCK_Gpio4, kCLOCK_Gpio5 \ } /*! @brief Clock ip name array for GPT. */ -#define GPT_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Gpt1, kCLOCK_Gpt2 \ +#define GPT_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Gpt1, kCLOCK_Gpt2 \ } /*! @brief Clock ip name array for KPP. */ -#define KPP_CLOCKS \ - { \ - kCLOCK_Kpp \ - } - +#define KPP_CLOCKS \ + { \ + kCLOCK_Kpp \ + } + /*! @brief Clock ip name array for LCDIF. */ -#define LCDIF_CLOCKS \ - { \ - kCLOCK_Lcd \ +#define LCDIF_CLOCKS \ + { \ + kCLOCK_Lcd \ } /*! @brief Clock ip name array for LCDIF PIXEL. */ -#define LCDIF_PERIPH_CLOCKS \ - { \ - kCLOCK_LcdPixel \ +#define LCDIF_PERIPH_CLOCKS \ + { \ + kCLOCK_LcdPixel \ } /*! @brief Clock ip name array for LPI2C. */ -#define LPI2C_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Lpi2c1, kCLOCK_Lpi2c2, \ - kCLOCK_Lpi2c3, kCLOCK_Lpi2c4 \ - } +#define LPI2C_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Lpi2c1, kCLOCK_Lpi2c2, kCLOCK_Lpi2c3, kCLOCK_Lpi2c4 \ + } /*! @brief Clock ip name array for LPSPI. */ -#define LPSPI_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Lpspi1, kCLOCK_Lpspi2, \ - kCLOCK_Lpspi3, kCLOCK_Lpspi4 \ - } +#define LPSPI_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Lpspi1, kCLOCK_Lpspi2, kCLOCK_Lpspi3, kCLOCK_Lpspi4 \ + } /*! @brief Clock ip name array for LPUART. */ -#define LPUART_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Lpuart1, kCLOCK_Lpuart2, \ - kCLOCK_Lpuart3, kCLOCK_Lpuart4, kCLOCK_Lpuart5, \ - kCLOCK_Lpuart6, kCLOCK_Lpuart7, kCLOCK_Lpuart8 \ - } +#define LPUART_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Lpuart1, kCLOCK_Lpuart2, kCLOCK_Lpuart3, kCLOCK_Lpuart4, kCLOCK_Lpuart5, \ + kCLOCK_Lpuart6, kCLOCK_Lpuart7, kCLOCK_Lpuart8 \ + } + +/*! @brief Clock ip name array for MQS. */ +#define MQS_CLOCKS \ + { \ + kCLOCK_Mqs \ + } + +/*! @brief Clock ip name array for OCRAM EXSC. */ +#define OCRAM_EXSC_CLOCKS \ + { \ + kCLOCK_OcramExsc \ + } /*! @brief Clock ip name array for PIT. */ -#define PIT_CLOCKS \ - { \ - kCLOCK_Pit \ +#define PIT_CLOCKS \ + { \ + kCLOCK_Pit \ } /*! @brief Clock ip name array for PWM. */ -#define PWM_CLOCKS \ - { \ - { \ - kCLOCK_IpInvalid, kCLOCK_IpInvalid, kCLOCK_IpInvalid, \ - kCLOCK_IpInvalid \ - } \ - , \ - { \ - kCLOCK_Pwm1, kCLOCK_Pwm1,kCLOCK_Pwm1, kCLOCK_Pwm1 \ - } \ - , \ - { \ - kCLOCK_Pwm2, kCLOCK_Pwm2,kCLOCK_Pwm2, kCLOCK_Pwm2 \ - } \ - , \ - { \ - kCLOCK_Pwm3, kCLOCK_Pwm3,kCLOCK_Pwm3, kCLOCK_Pwm3 \ - } \ - , \ - { \ - kCLOCK_Pwm4, kCLOCK_Pwm4,kCLOCK_Pwm4, kCLOCK_Pwm4 \ - } \ - } +#define PWM_CLOCKS \ + { \ + { \ + kCLOCK_IpInvalid, kCLOCK_IpInvalid, kCLOCK_IpInvalid, kCLOCK_IpInvalid \ + } \ + , {kCLOCK_Pwm1, kCLOCK_Pwm1, kCLOCK_Pwm1, kCLOCK_Pwm1}, {kCLOCK_Pwm2, kCLOCK_Pwm2, kCLOCK_Pwm2, kCLOCK_Pwm2}, \ + {kCLOCK_Pwm3, kCLOCK_Pwm3, kCLOCK_Pwm3, kCLOCK_Pwm3}, \ + { \ + kCLOCK_Pwm4, kCLOCK_Pwm4, kCLOCK_Pwm4, kCLOCK_Pwm4 \ + } \ + } /*! @brief Clock ip name array for PXP. */ -#define PXP_CLOCKS \ - { \ - kCLOCK_Pxp \ +#define PXP_CLOCKS \ + { \ + kCLOCK_Pxp \ } /*! @brief Clock ip name array for RTWDOG. */ -#define RTWDOG_CLOCKS \ - { \ - kCLOCK_Wdog3 \ - } +#define RTWDOG_CLOCKS \ + { \ + kCLOCK_Wdog3 \ + } /*! @brief Clock ip name array for SAI. */ -#define SAI_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Sai1, kCLOCK_Sai2, \ - kCLOCK_Sai3 \ +#define SAI_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Sai1, kCLOCK_Sai2, kCLOCK_Sai3 \ } /*! @brief Clock ip name array for SEMC. */ -#define SEMC_CLOCKS \ - { \ - kCLOCK_Semc \ +#define SEMC_CLOCKS \ + { \ + kCLOCK_Semc \ } +/*! @brief Clock ip name array for SEMC EXSC. */ +#define SEMC_EXSC_CLOCKS \ + { \ + kCLOCK_SemcExsc \ + } /*! @brief Clock ip name array for QTIMER. */ -#define TMR_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Timer1, kCLOCK_Timer2, \ - kCLOCK_Timer3, kCLOCK_Timer4 \ +#define TMR_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Timer1, kCLOCK_Timer2, kCLOCK_Timer3, kCLOCK_Timer4 \ } /*! @brief Clock ip name array for TRNG. */ -#define TRNG_CLOCKS \ - { \ - kCLOCK_Trng \ +#define TRNG_CLOCKS \ + { \ + kCLOCK_Trng \ } /*! @brief Clock ip name array for TSC. */ -#define TSC_CLOCKS \ - { \ - kCLOCK_Tsc \ +#define TSC_CLOCKS \ + { \ + kCLOCK_Tsc \ } - + /*! @brief Clock ip name array for WDOG. */ -#define WDOG_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Wdog1, kCLOCK_Wdog2 \ +#define WDOG_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Wdog1, kCLOCK_Wdog2 \ } - /*! @brief Clock ip name array for USDHC. */ -#define USDHC_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_Usdhc1, kCLOCK_Usdhc2 \ +#define USDHC_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_Usdhc1, kCLOCK_Usdhc2 \ } - + /*! @brief Clock ip name array for SPDIF. */ -#define SPDIF_CLOCKS \ - { \ - kCLOCK_Spdif \ +#define SPDIF_CLOCKS \ + { \ + kCLOCK_Spdif \ } - + /*! @brief Clock ip name array for XBARA. */ -#define XBARA_CLOCKS \ - { \ - kCLOCK_Xbar1 \ - } +#define XBARA_CLOCKS \ + { \ + kCLOCK_Xbar1 \ + } /*! @brief Clock ip name array for XBARB. */ -#define XBARB_CLOCKS \ - { \ - kCLOCK_IpInvalid, kCLOCK_IpInvalid, kCLOCK_Xbar2, \ - kCLOCK_Xbar3 \ - } +#define XBARB_CLOCKS \ + { \ + kCLOCK_IpInvalid, kCLOCK_IpInvalid, kCLOCK_Xbar2, kCLOCK_Xbar3 \ + } /*! @brief Clock name used to get clock frequency. */ typedef enum _clock_name { - kCLOCK_CpuClk = 0x0U, /*!< CPU clock */ - kCLOCK_AhbClk = 0x1U, /*!< AHB clock */ - kCLOCK_SemcClk = 0x2U, /*!< SEMC clock */ - kCLOCK_IpgClk = 0x3U, /*!< IPG clock */ + kCLOCK_CpuClk = 0x0U, /*!< CPU clock */ + kCLOCK_AhbClk = 0x1U, /*!< AHB clock */ + kCLOCK_SemcClk = 0x2U, /*!< SEMC clock */ + kCLOCK_IpgClk = 0x3U, /*!< IPG clock */ - kCLOCK_OscClk = 0x4U, /*!< OSC clock selected by PMU_LOWPWR_CTRL[OSC_SEL]. */ - kCLOCK_RtcClk = 0x5U, /*!< RTC clock. (RTCCLK) */ + kCLOCK_OscClk = 0x4U, /*!< OSC clock selected by PMU_LOWPWR_CTRL[OSC_SEL]. */ + kCLOCK_RtcClk = 0x5U, /*!< RTC clock. (RTCCLK) */ - kCLOCK_ArmPllClk = 0x6U, /*!< ARMPLLCLK. */ + kCLOCK_ArmPllClk = 0x6U, /*!< ARMPLLCLK. */ - kCLOCK_Usb1PllClk = 0x7U, /*!< USB1PLLCLK. */ - kCLOCK_Usb1PllPfd0Clk = 0x8U, /*!< USB1PLLPDF0CLK. */ - kCLOCK_Usb1PllPfd1Clk = 0x9U, /*!< USB1PLLPFD1CLK. */ - kCLOCK_Usb1PllPfd2Clk = 0xAU, /*!< USB1PLLPFD2CLK. */ - kCLOCK_Usb1PllPfd3Clk = 0xBU, /*!< USB1PLLPFD3CLK. */ + kCLOCK_Usb1PllClk = 0x7U, /*!< USB1PLLCLK. */ + kCLOCK_Usb1PllPfd0Clk = 0x8U, /*!< USB1PLLPDF0CLK. */ + kCLOCK_Usb1PllPfd1Clk = 0x9U, /*!< USB1PLLPFD1CLK. */ + kCLOCK_Usb1PllPfd2Clk = 0xAU, /*!< USB1PLLPFD2CLK. */ + kCLOCK_Usb1PllPfd3Clk = 0xBU, /*!< USB1PLLPFD3CLK. */ - kCLOCK_Usb2PllClk = 0xCU, /*!< USB2PLLCLK. */ + kCLOCK_Usb2PllClk = 0xCU, /*!< USB2PLLCLK. */ - kCLOCK_SysPllClk = 0xDU, /*!< SYSPLLCLK. */ - kCLOCK_SysPllPfd0Clk = 0xEU, /*!< SYSPLLPDF0CLK. */ - kCLOCK_SysPllPfd1Clk = 0xFU, /*!< SYSPLLPFD1CLK. */ - kCLOCK_SysPllPfd2Clk = 0x10U, /*!< SYSPLLPFD2CLK. */ - kCLOCK_SysPllPfd3Clk = 0x11U, /*!< SYSPLLPFD3CLK. */ + kCLOCK_SysPllClk = 0xDU, /*!< SYSPLLCLK. */ + kCLOCK_SysPllPfd0Clk = 0xEU, /*!< SYSPLLPDF0CLK. */ + kCLOCK_SysPllPfd1Clk = 0xFU, /*!< SYSPLLPFD1CLK. */ + kCLOCK_SysPllPfd2Clk = 0x10U, /*!< SYSPLLPFD2CLK. */ + kCLOCK_SysPllPfd3Clk = 0x11U, /*!< SYSPLLPFD3CLK. */ - kCLOCK_EnetPll0Clk = 0x12U, /*!< Enet PLLCLK ref_enetpll0. */ - kCLOCK_EnetPll1Clk = 0x13U, /*!< Enet PLLCLK ref_enetpll1. */ - kCLOCK_EnetPll2Clk = 0x14U, /*!< Enet PLLCLK ref_enetpll2. */ + kCLOCK_EnetPll0Clk = 0x12U, /*!< Enet PLLCLK ref_enetpll0. */ + kCLOCK_EnetPll1Clk = 0x13U, /*!< Enet PLLCLK ref_enetpll1. */ - kCLOCK_AudioPllClk = 0x15U, /*!< Audio PLLCLK. */ - kCLOCK_VideoPllClk = 0x16U, /*!< Video PLLCLK. */ + kCLOCK_AudioPllClk = 0x14U, /*!< Audio PLLCLK. */ + kCLOCK_VideoPllClk = 0x15U, /*!< Video PLLCLK. */ } clock_name_t; #define kCLOCK_CoreSysClk kCLOCK_CpuClk /*!< For compatible with other platforms without CCM. */ @@ -412,156 +432,155 @@ typedef enum _clock_ip_name kCLOCK_IpInvalid = -1, /* CCM CCGR0 */ - kCLOCK_Aips_tz1 = (0U << 8U) | CCM_CCGR0_CG0_SHIFT, /*!< CCGR0, CG0 */ - kCLOCK_Aips_tz2 = (0U << 8U) | CCM_CCGR0_CG1_SHIFT, /*!< CCGR0, CG1 */ - /*!< CCGR0, CG2, Reserved */ - /*!< CCGR0, CG3, Reserved */ - /*!< CCGR0, CG4, Reserved */ - kCLOCK_Dcp = (0U << 8U) | CCM_CCGR0_CG5_SHIFT, /*!< CCGR0, CG5 */ - kCLOCK_Lpuart3 = (0U << 8U) | CCM_CCGR0_CG6_SHIFT, /*!< CCGR0, CG6 */ - kCLOCK_Can1 = (0U << 8U) | CCM_CCGR0_CG7_SHIFT, /*!< CCGR0, CG7 */ - kCLOCK_Can1S = (0U << 8U) | CCM_CCGR0_CG8_SHIFT, /*!< CCGR0, CG8 */ - kCLOCK_Can2 = (0U << 8U) | CCM_CCGR0_CG9_SHIFT, /*!< CCGR0, CG9 */ - kCLOCK_Can2S = (0U << 8U) | CCM_CCGR0_CG10_SHIFT, /*!< CCGR0, CG10 */ - kCLOCK_Trace = (0U << 8U) | CCM_CCGR0_CG11_SHIFT, /*!< CCGR0, CG11 */ - kCLOCK_Gpt2 = (0U << 8U) | CCM_CCGR0_CG12_SHIFT, /*!< CCGR0, CG12 */ - kCLOCK_Gpt2S = (0U << 8U) | CCM_CCGR0_CG13_SHIFT, /*!< CCGR0, CG13 */ - kCLOCK_Lpuart2 = (0U << 8U) | CCM_CCGR0_CG14_SHIFT, /*!< CCGR0, CG14 */ - kCLOCK_Gpio2 = (0U << 8U) | CCM_CCGR0_CG15_SHIFT, /*!< CCGR0, CG15 */ + kCLOCK_Aips_tz1 = (0U << 8U) | CCM_CCGR0_CG0_SHIFT, /*!< CCGR0, CG0 */ + kCLOCK_Aips_tz2 = (0U << 8U) | CCM_CCGR0_CG1_SHIFT, /*!< CCGR0, CG1 */ + kCLOCK_Mqs = (0U << 8U) | CCM_CCGR0_CG2_SHIFT, /*!< CCGR0, CG2 */ + kCLOCK_FlexSpiExsc = (0U << 8U) | CCM_CCGR0_CG3_SHIFT, /*!< CCGR0, CG3 */ + kCLOCK_Sim_M_Main = (0U << 8U) | CCM_CCGR0_CG4_SHIFT, /*!< CCGR0, CG4 */ + kCLOCK_Dcp = (0U << 8U) | CCM_CCGR0_CG5_SHIFT, /*!< CCGR0, CG5 */ + kCLOCK_Lpuart3 = (0U << 8U) | CCM_CCGR0_CG6_SHIFT, /*!< CCGR0, CG6 */ + kCLOCK_Can1 = (0U << 8U) | CCM_CCGR0_CG7_SHIFT, /*!< CCGR0, CG7 */ + kCLOCK_Can1S = (0U << 8U) | CCM_CCGR0_CG8_SHIFT, /*!< CCGR0, CG8 */ + kCLOCK_Can2 = (0U << 8U) | CCM_CCGR0_CG9_SHIFT, /*!< CCGR0, CG9 */ + kCLOCK_Can2S = (0U << 8U) | CCM_CCGR0_CG10_SHIFT, /*!< CCGR0, CG10 */ + kCLOCK_Trace = (0U << 8U) | CCM_CCGR0_CG11_SHIFT, /*!< CCGR0, CG11 */ + kCLOCK_Gpt2 = (0U << 8U) | CCM_CCGR0_CG12_SHIFT, /*!< CCGR0, CG12 */ + kCLOCK_Gpt2S = (0U << 8U) | CCM_CCGR0_CG13_SHIFT, /*!< CCGR0, CG13 */ + kCLOCK_Lpuart2 = (0U << 8U) | CCM_CCGR0_CG14_SHIFT, /*!< CCGR0, CG14 */ + kCLOCK_Gpio2 = (0U << 8U) | CCM_CCGR0_CG15_SHIFT, /*!< CCGR0, CG15 */ /* CCM CCGR1 */ - kCLOCK_Lpspi1 = (1U << 8U) | CCM_CCGR1_CG0_SHIFT, /*!< CCGR1, CG0 */ - kCLOCK_Lpspi2 = (1U << 8U) | CCM_CCGR1_CG1_SHIFT, /*!< CCGR1, CG1 */ - kCLOCK_Lpspi3 = (1U << 8U) | CCM_CCGR1_CG2_SHIFT, /*!< CCGR1, CG2 */ - kCLOCK_Lpspi4 = (1U << 8U) | CCM_CCGR1_CG3_SHIFT, /*!< CCGR1, CG3 */ - kCLOCK_Adc_5hc = (1U << 8U) | CCM_CCGR1_CG4_SHIFT, /*!< CCGR1, CG4 */ - kCLOCK_Enet = (1U << 8U) | CCM_CCGR1_CG5_SHIFT, /*!< CCGR1, CG5 */ - kCLOCK_Pit = (1U << 8U) | CCM_CCGR1_CG6_SHIFT, /*!< CCGR1, CG6 */ - kCLOCK_Aoi2 = (1U << 8U) | CCM_CCGR1_CG7_SHIFT, /*!< CCGR1, CG7 */ - kCLOCK_Adc1 = (1U << 8U) | CCM_CCGR1_CG8_SHIFT, /*!< CCGR1, CG8 */ - /*!< CCGR1, CG9, Reserved */ - kCLOCK_Gpt1 = (1U << 8U) | CCM_CCGR1_CG10_SHIFT, /*!< CCGR1, CG10 */ - kCLOCK_Gpt1S = (1U << 8U) | CCM_CCGR1_CG11_SHIFT, /*!< CCGR1, CG11 */ - kCLOCK_Lpuart4 = (1U << 8U) | CCM_CCGR1_CG12_SHIFT, /*!< CCGR1, CG12 */ - kCLOCK_Gpio1 = (1U << 8U) | CCM_CCGR1_CG13_SHIFT, /*!< CCGR1, CG13 */ - kCLOCK_Csu = (1U << 8U) | CCM_CCGR1_CG14_SHIFT, /*!< CCGR1, CG14 */ - kCLOCK_Gpio5 = (1U << 8U) | CCM_CCGR1_CG15_SHIFT, /*!< CCGR1, CG15 */ + kCLOCK_Lpspi1 = (1U << 8U) | CCM_CCGR1_CG0_SHIFT, /*!< CCGR1, CG0 */ + kCLOCK_Lpspi2 = (1U << 8U) | CCM_CCGR1_CG1_SHIFT, /*!< CCGR1, CG1 */ + kCLOCK_Lpspi3 = (1U << 8U) | CCM_CCGR1_CG2_SHIFT, /*!< CCGR1, CG2 */ + kCLOCK_Lpspi4 = (1U << 8U) | CCM_CCGR1_CG3_SHIFT, /*!< CCGR1, CG3 */ + kCLOCK_Adc2 = (1U << 8U) | CCM_CCGR1_CG4_SHIFT, /*!< CCGR1, CG4 */ + kCLOCK_Enet = (1U << 8U) | CCM_CCGR1_CG5_SHIFT, /*!< CCGR1, CG5 */ + kCLOCK_Pit = (1U << 8U) | CCM_CCGR1_CG6_SHIFT, /*!< CCGR1, CG6 */ + kCLOCK_Aoi2 = (1U << 8U) | CCM_CCGR1_CG7_SHIFT, /*!< CCGR1, CG7 */ + kCLOCK_Adc1 = (1U << 8U) | CCM_CCGR1_CG8_SHIFT, /*!< CCGR1, CG8 */ + kCLOCK_SemcExsc = (1U << 8U) | CCM_CCGR1_CG9_SHIFT, /*!< CCGR1, CG9 */ + kCLOCK_Gpt1 = (1U << 8U) | CCM_CCGR1_CG10_SHIFT, /*!< CCGR1, CG10 */ + kCLOCK_Gpt1S = (1U << 8U) | CCM_CCGR1_CG11_SHIFT, /*!< CCGR1, CG11 */ + kCLOCK_Lpuart4 = (1U << 8U) | CCM_CCGR1_CG12_SHIFT, /*!< CCGR1, CG12 */ + kCLOCK_Gpio1 = (1U << 8U) | CCM_CCGR1_CG13_SHIFT, /*!< CCGR1, CG13 */ + kCLOCK_Csu = (1U << 8U) | CCM_CCGR1_CG14_SHIFT, /*!< CCGR1, CG14 */ + kCLOCK_Gpio5 = (1U << 8U) | CCM_CCGR1_CG15_SHIFT, /*!< CCGR1, CG15 */ /* CCM CCGR2 */ - /*!< CCGR2, CG0, Reserved */ - kCLOCK_Csi = (2U << 8U) | CCM_CCGR2_CG1_SHIFT, /*!< CCGR2, CG1 */ - kCLOCK_IomuxcSnvs = (2U << 8U) | CCM_CCGR2_CG2_SHIFT, /*!< CCGR2, CG2 */ - kCLOCK_Lpi2c1 = (2U << 8U) | CCM_CCGR2_CG3_SHIFT, /*!< CCGR2, CG3 */ - kCLOCK_Lpi2c2 = (2U << 8U) | CCM_CCGR2_CG4_SHIFT, /*!< CCGR2, CG4 */ - kCLOCK_Lpi2c3 = (2U << 8U) | CCM_CCGR2_CG5_SHIFT, /*!< CCGR2, CG5 */ - kCLOCK_Ocotp = (2U << 8U) | CCM_CCGR2_CG6_SHIFT, /*!< CCGR2, CG6 */ - kCLOCK_Xbar3 = (2U << 8U) | CCM_CCGR2_CG7_SHIFT, /*!< CCGR2, CG7 */ - kCLOCK_Ipmux1 = (2U << 8U) | CCM_CCGR2_CG8_SHIFT, /*!< CCGR2, CG8 */ - kCLOCK_Ipmux2 = (2U << 8U) | CCM_CCGR2_CG9_SHIFT, /*!< CCGR2, CG9 */ - kCLOCK_Ipmux3 = (2U << 8U) | CCM_CCGR2_CG10_SHIFT, /*!< CCGR2, CG10 */ - kCLOCK_Xbar1 = (2U << 8U) | CCM_CCGR2_CG11_SHIFT, /*!< CCGR2, CG11 */ - kCLOCK_Xbar2 = (2U << 8U) | CCM_CCGR2_CG12_SHIFT, /*!< CCGR2, CG12 */ - kCLOCK_Gpio3 = (2U << 8U) | CCM_CCGR2_CG13_SHIFT, /*!< CCGR2, CG13 */ - kCLOCK_Lcd = (2U << 8U) | CCM_CCGR2_CG14_SHIFT, /*!< CCGR2, CG14 */ - kCLOCK_Pxp = (2U << 8U) | CCM_CCGR2_CG15_SHIFT, /*!< CCGR2, CG15 */ + kCLOCK_OcramExsc = (2U << 8U) | CCM_CCGR2_CG0_SHIFT, /*!< CCGR2, CG0 */ + kCLOCK_Csi = (2U << 8U) | CCM_CCGR2_CG1_SHIFT, /*!< CCGR2, CG1 */ + kCLOCK_IomuxcSnvs = (2U << 8U) | CCM_CCGR2_CG2_SHIFT, /*!< CCGR2, CG2 */ + kCLOCK_Lpi2c1 = (2U << 8U) | CCM_CCGR2_CG3_SHIFT, /*!< CCGR2, CG3 */ + kCLOCK_Lpi2c2 = (2U << 8U) | CCM_CCGR2_CG4_SHIFT, /*!< CCGR2, CG4 */ + kCLOCK_Lpi2c3 = (2U << 8U) | CCM_CCGR2_CG5_SHIFT, /*!< CCGR2, CG5 */ + kCLOCK_Ocotp = (2U << 8U) | CCM_CCGR2_CG6_SHIFT, /*!< CCGR2, CG6 */ + kCLOCK_Xbar3 = (2U << 8U) | CCM_CCGR2_CG7_SHIFT, /*!< CCGR2, CG7 */ + kCLOCK_Ipmux1 = (2U << 8U) | CCM_CCGR2_CG8_SHIFT, /*!< CCGR2, CG8 */ + kCLOCK_Ipmux2 = (2U << 8U) | CCM_CCGR2_CG9_SHIFT, /*!< CCGR2, CG9 */ + kCLOCK_Ipmux3 = (2U << 8U) | CCM_CCGR2_CG10_SHIFT, /*!< CCGR2, CG10 */ + kCLOCK_Xbar1 = (2U << 8U) | CCM_CCGR2_CG11_SHIFT, /*!< CCGR2, CG11 */ + kCLOCK_Xbar2 = (2U << 8U) | CCM_CCGR2_CG12_SHIFT, /*!< CCGR2, CG12 */ + kCLOCK_Gpio3 = (2U << 8U) | CCM_CCGR2_CG13_SHIFT, /*!< CCGR2, CG13 */ + kCLOCK_Lcd = (2U << 8U) | CCM_CCGR2_CG14_SHIFT, /*!< CCGR2, CG14 */ + kCLOCK_Pxp = (2U << 8U) | CCM_CCGR2_CG15_SHIFT, /*!< CCGR2, CG15 */ /* CCM CCGR3 */ - kCLOCK_Flexio2 = (3U << 8U) | CCM_CCGR3_CG0_SHIFT, /*!< CCGR3, CG0 */ - kCLOCK_Lpuart5 = (3U << 8U) | CCM_CCGR3_CG1_SHIFT, /*!< CCGR3, CG1 */ - kCLOCK_Semc = (3U << 8U) | CCM_CCGR3_CG2_SHIFT, /*!< CCGR3, CG2 */ - kCLOCK_Lpuart6 = (3U << 8U) | CCM_CCGR3_CG3_SHIFT, /*!< CCGR3, CG3 */ - kCLOCK_Aoi1 = (3U << 8U) | CCM_CCGR3_CG4_SHIFT, /*!< CCGR3, CG4 */ - kCLOCK_LcdPixel = (3U << 8U) | CCM_CCGR3_CG5_SHIFT, /*!< CCGR3, CG5 */ - kCLOCK_Gpio4 = (3U << 8U) | CCM_CCGR3_CG6_SHIFT, /*!< CCGR3, CG6 */ - kCLOCK_Ewm0 = (3U << 8U) | CCM_CCGR3_CG7_SHIFT, /*!< CCGR3, CG7 */ - kCLOCK_Wdog1 = (3U << 8U) | CCM_CCGR3_CG8_SHIFT, /*!< CCGR3, CG8 */ - kCLOCK_FlexRam = (3U << 8U) | CCM_CCGR3_CG9_SHIFT, /*!< CCGR3, CG9 */ - kCLOCK_Acmp1 = (3U << 8U) | CCM_CCGR3_CG10_SHIFT, /*!< CCGR3, CG10 */ - kCLOCK_Acmp2 = (3U << 8U) | CCM_CCGR3_CG11_SHIFT, /*!< CCGR3, CG11 */ - kCLOCK_Acmp3 = (3U << 8U) | CCM_CCGR3_CG12_SHIFT, /*!< CCGR3, CG12 */ - kCLOCK_Acmp4 = (3U << 8U) | CCM_CCGR3_CG13_SHIFT, /*!< CCGR3, CG13 */ - kCLOCK_Ocram = (3U << 8U) | CCM_CCGR3_CG14_SHIFT, /*!< CCGR3, CG14 */ - kCLOCK_IomuxcSnvsGpr = (3U << 8U) | CCM_CCGR3_CG15_SHIFT, /*!< CCGR3, CG15 */ + kCLOCK_Flexio2 = (3U << 8U) | CCM_CCGR3_CG0_SHIFT, /*!< CCGR3, CG0 */ + kCLOCK_Lpuart5 = (3U << 8U) | CCM_CCGR3_CG1_SHIFT, /*!< CCGR3, CG1 */ + kCLOCK_Semc = (3U << 8U) | CCM_CCGR3_CG2_SHIFT, /*!< CCGR3, CG2 */ + kCLOCK_Lpuart6 = (3U << 8U) | CCM_CCGR3_CG3_SHIFT, /*!< CCGR3, CG3 */ + kCLOCK_Aoi1 = (3U << 8U) | CCM_CCGR3_CG4_SHIFT, /*!< CCGR3, CG4 */ + kCLOCK_LcdPixel = (3U << 8U) | CCM_CCGR3_CG5_SHIFT, /*!< CCGR3, CG5 */ + kCLOCK_Gpio4 = (3U << 8U) | CCM_CCGR3_CG6_SHIFT, /*!< CCGR3, CG6 */ + kCLOCK_Ewm0 = (3U << 8U) | CCM_CCGR3_CG7_SHIFT, /*!< CCGR3, CG7 */ + kCLOCK_Wdog1 = (3U << 8U) | CCM_CCGR3_CG8_SHIFT, /*!< CCGR3, CG8 */ + kCLOCK_FlexRam = (3U << 8U) | CCM_CCGR3_CG9_SHIFT, /*!< CCGR3, CG9 */ + kCLOCK_Acmp1 = (3U << 8U) | CCM_CCGR3_CG10_SHIFT, /*!< CCGR3, CG10 */ + kCLOCK_Acmp2 = (3U << 8U) | CCM_CCGR3_CG11_SHIFT, /*!< CCGR3, CG11 */ + kCLOCK_Acmp3 = (3U << 8U) | CCM_CCGR3_CG12_SHIFT, /*!< CCGR3, CG12 */ + kCLOCK_Acmp4 = (3U << 8U) | CCM_CCGR3_CG13_SHIFT, /*!< CCGR3, CG13 */ + kCLOCK_Ocram = (3U << 8U) | CCM_CCGR3_CG14_SHIFT, /*!< CCGR3, CG14 */ + kCLOCK_IomuxcSnvsGpr = (3U << 8U) | CCM_CCGR3_CG15_SHIFT, /*!< CCGR3, CG15 */ /* CCM CCGR4 */ - kCLOCK_Iomuxc = (4U << 8U) | CCM_CCGR4_CG1_SHIFT, /*!< CCGR4, CG1 */ - kCLOCK_IomuxcGpr = (4U << 8U) | CCM_CCGR4_CG2_SHIFT, /*!< CCGR4, CG2 */ - kCLOCK_Bee = (4U << 8U) | CCM_CCGR4_CG3_SHIFT, /*!< CCGR4, CG3 */ - kCLOCK_SimM7 = (4U << 8U) | CCM_CCGR4_CG4_SHIFT, /*!< CCGR4, CG4 */ - kCLOCK_Tsc = (4U << 8U) | CCM_CCGR4_CG5_SHIFT, /*!< CCGR4, CG5 */ - kCLOCK_SimM = (4U << 8U) | CCM_CCGR4_CG6_SHIFT, /*!< CCGR4, CG6 */ - kCLOCK_SimEms = (4U << 8U) | CCM_CCGR4_CG7_SHIFT, /*!< CCGR4, CG7 */ - kCLOCK_Pwm1 = (4U << 8U) | CCM_CCGR4_CG8_SHIFT, /*!< CCGR4, CG8 */ - kCLOCK_Pwm2 = (4U << 8U) | CCM_CCGR4_CG9_SHIFT, /*!< CCGR4, CG9 */ - kCLOCK_Pwm3 = (4U << 8U) | CCM_CCGR4_CG10_SHIFT, /*!< CCGR4, CG10 */ - kCLOCK_Pwm4 = (4U << 8U) | CCM_CCGR4_CG11_SHIFT, /*!< CCGR4, CG11 */ - kCLOCK_Enc1 = (4U << 8U) | CCM_CCGR4_CG12_SHIFT, /*!< CCGR4, CG12 */ - kCLOCK_Enc2 = (4U << 8U) | CCM_CCGR4_CG13_SHIFT, /*!< CCGR4, CG13 */ - kCLOCK_Enc3 = (4U << 8U) | CCM_CCGR4_CG14_SHIFT, /*!< CCGR4, CG14 */ - kCLOCK_Enc4 = (4U << 8U) | CCM_CCGR4_CG15_SHIFT, /*!< CCGR4, CG15 */ + kCLOCK_Iomuxc = (4U << 8U) | CCM_CCGR4_CG1_SHIFT, /*!< CCGR4, CG1 */ + kCLOCK_IomuxcGpr = (4U << 8U) | CCM_CCGR4_CG2_SHIFT, /*!< CCGR4, CG2 */ + kCLOCK_Bee = (4U << 8U) | CCM_CCGR4_CG3_SHIFT, /*!< CCGR4, CG3 */ + kCLOCK_SimM7 = (4U << 8U) | CCM_CCGR4_CG4_SHIFT, /*!< CCGR4, CG4 */ + kCLOCK_Tsc = (4U << 8U) | CCM_CCGR4_CG5_SHIFT, /*!< CCGR4, CG5 */ + kCLOCK_SimM = (4U << 8U) | CCM_CCGR4_CG6_SHIFT, /*!< CCGR4, CG6 */ + kCLOCK_SimEms = (4U << 8U) | CCM_CCGR4_CG7_SHIFT, /*!< CCGR4, CG7 */ + kCLOCK_Pwm1 = (4U << 8U) | CCM_CCGR4_CG8_SHIFT, /*!< CCGR4, CG8 */ + kCLOCK_Pwm2 = (4U << 8U) | CCM_CCGR4_CG9_SHIFT, /*!< CCGR4, CG9 */ + kCLOCK_Pwm3 = (4U << 8U) | CCM_CCGR4_CG10_SHIFT, /*!< CCGR4, CG10 */ + kCLOCK_Pwm4 = (4U << 8U) | CCM_CCGR4_CG11_SHIFT, /*!< CCGR4, CG11 */ + kCLOCK_Enc1 = (4U << 8U) | CCM_CCGR4_CG12_SHIFT, /*!< CCGR4, CG12 */ + kCLOCK_Enc2 = (4U << 8U) | CCM_CCGR4_CG13_SHIFT, /*!< CCGR4, CG13 */ + kCLOCK_Enc3 = (4U << 8U) | CCM_CCGR4_CG14_SHIFT, /*!< CCGR4, CG14 */ + kCLOCK_Enc4 = (4U << 8U) | CCM_CCGR4_CG15_SHIFT, /*!< CCGR4, CG15 */ /* CCM CCGR5 */ - kCLOCK_Rom = (5U << 8U) | CCM_CCGR5_CG0_SHIFT, /*!< CCGR5, CG0 */ - kCLOCK_Flexio1 = (5U << 8U) | CCM_CCGR5_CG1_SHIFT, /*!< CCGR5, CG1 */ - kCLOCK_Wdog3 = (5U << 8U) | CCM_CCGR5_CG2_SHIFT, /*!< CCGR5, CG2 */ - kCLOCK_Dma = (5U << 8U) | CCM_CCGR5_CG3_SHIFT, /*!< CCGR5, CG3 */ - kCLOCK_Kpp = (5U << 8U) | CCM_CCGR5_CG4_SHIFT, /*!< CCGR5, CG4 */ - kCLOCK_Wdog2 = (5U << 8U) | CCM_CCGR5_CG5_SHIFT, /*!< CCGR5, CG5 */ - kCLOCK_Aips_tz4 = (5U << 8U) | CCM_CCGR5_CG6_SHIFT, /*!< CCGR5, CG6 */ - kCLOCK_Spdif = (5U << 8U) | CCM_CCGR5_CG7_SHIFT, /*!< CCGR5, CG7 */ - kCLOCK_SimMain = (5U << 8U) | CCM_CCGR5_CG8_SHIFT, /*!< CCGR5, CG8 */ - kCLOCK_Sai1 = (5U << 8U) | CCM_CCGR5_CG9_SHIFT, /*!< CCGR5, CG9 */ - kCLOCK_Sai2 = (5U << 8U) | CCM_CCGR5_CG10_SHIFT, /*!< CCGR5, CG10 */ - kCLOCK_Sai3 = (5U << 8U) | CCM_CCGR5_CG11_SHIFT, /*!< CCGR5, CG11 */ - kCLOCK_Lpuart1 = (5U << 8U) | CCM_CCGR5_CG12_SHIFT, /*!< CCGR5, CG12 */ - kCLOCK_Lpuart7 = (5U << 8U) | CCM_CCGR5_CG13_SHIFT, /*!< CCGR5, CG13 */ - kCLOCK_SnvsHp = (5U << 8U) | CCM_CCGR5_CG14_SHIFT, /*!< CCGR5, CG14 */ - kCLOCK_SnvsLp = (5U << 8U) | CCM_CCGR5_CG15_SHIFT, /*!< CCGR5, CG15 */ + kCLOCK_Rom = (5U << 8U) | CCM_CCGR5_CG0_SHIFT, /*!< CCGR5, CG0 */ + kCLOCK_Flexio1 = (5U << 8U) | CCM_CCGR5_CG1_SHIFT, /*!< CCGR5, CG1 */ + kCLOCK_Wdog3 = (5U << 8U) | CCM_CCGR5_CG2_SHIFT, /*!< CCGR5, CG2 */ + kCLOCK_Dma = (5U << 8U) | CCM_CCGR5_CG3_SHIFT, /*!< CCGR5, CG3 */ + kCLOCK_Kpp = (5U << 8U) | CCM_CCGR5_CG4_SHIFT, /*!< CCGR5, CG4 */ + kCLOCK_Wdog2 = (5U << 8U) | CCM_CCGR5_CG5_SHIFT, /*!< CCGR5, CG5 */ + kCLOCK_Aips_tz4 = (5U << 8U) | CCM_CCGR5_CG6_SHIFT, /*!< CCGR5, CG6 */ + kCLOCK_Spdif = (5U << 8U) | CCM_CCGR5_CG7_SHIFT, /*!< CCGR5, CG7 */ + kCLOCK_SimMain = (5U << 8U) | CCM_CCGR5_CG8_SHIFT, /*!< CCGR5, CG8 */ + kCLOCK_Sai1 = (5U << 8U) | CCM_CCGR5_CG9_SHIFT, /*!< CCGR5, CG9 */ + kCLOCK_Sai2 = (5U << 8U) | CCM_CCGR5_CG10_SHIFT, /*!< CCGR5, CG10 */ + kCLOCK_Sai3 = (5U << 8U) | CCM_CCGR5_CG11_SHIFT, /*!< CCGR5, CG11 */ + kCLOCK_Lpuart1 = (5U << 8U) | CCM_CCGR5_CG12_SHIFT, /*!< CCGR5, CG12 */ + kCLOCK_Lpuart7 = (5U << 8U) | CCM_CCGR5_CG13_SHIFT, /*!< CCGR5, CG13 */ + kCLOCK_SnvsHp = (5U << 8U) | CCM_CCGR5_CG14_SHIFT, /*!< CCGR5, CG14 */ + kCLOCK_SnvsLp = (5U << 8U) | CCM_CCGR5_CG15_SHIFT, /*!< CCGR5, CG15 */ /* CCM CCGR6 */ - kCLOCK_UsbOh3 = (6U << 8U) | CCM_CCGR6_CG0_SHIFT, /*!< CCGR6, CG0 */ - kCLOCK_Usdhc1 = (6U << 8U) | CCM_CCGR6_CG1_SHIFT, /*!< CCGR6, CG1 */ - kCLOCK_Usdhc2 = (6U << 8U) | CCM_CCGR6_CG2_SHIFT, /*!< CCGR6, CG2 */ - kCLOCK_Dcdc = (6U << 8U) | CCM_CCGR6_CG3_SHIFT, /*!< CCGR6, CG3 */ - kCLOCK_Ipmux4 = (6U << 8U) | CCM_CCGR6_CG4_SHIFT, /*!< CCGR6, CG4 */ - kCLOCK_FlexSpi = (6U << 8U) | CCM_CCGR6_CG5_SHIFT, /*!< CCGR6, CG5 */ - kCLOCK_Trng = (6U << 8U) | CCM_CCGR6_CG6_SHIFT, /*!< CCGR6, CG6 */ - kCLOCK_Lpuart8 = (6U << 8U) | CCM_CCGR6_CG7_SHIFT, /*!< CCGR6, CG7 */ - kCLOCK_Timer4 = (6U << 8U) | CCM_CCGR6_CG8_SHIFT, /*!< CCGR6, CG8 */ - kCLOCK_Aips_tz3 = (6U << 8U) | CCM_CCGR6_CG9_SHIFT, /*!< CCGR6, CG9 */ - kCLOCK_SimPer = (6U << 8U) | CCM_CCGR6_CG10_SHIFT, /*!< CCGR6, CG10 */ - kCLOCK_Anadig = (6U << 8U) | CCM_CCGR6_CG11_SHIFT, /*!< CCGR6, CG11 */ - kCLOCK_Lpi2c4 = (6U << 8U) | CCM_CCGR6_CG12_SHIFT, /*!< CCGR6, CG12 */ - kCLOCK_Timer1 = (6U << 8U) | CCM_CCGR6_CG13_SHIFT, /*!< CCGR6, CG13 */ - kCLOCK_Timer2 = (6U << 8U) | CCM_CCGR6_CG14_SHIFT, /*!< CCGR6, CG14 */ - kCLOCK_Timer3 = (6U << 8U) | CCM_CCGR6_CG15_SHIFT, /*!< CCGR6, CG15 */ + kCLOCK_UsbOh3 = (6U << 8U) | CCM_CCGR6_CG0_SHIFT, /*!< CCGR6, CG0 */ + kCLOCK_Usdhc1 = (6U << 8U) | CCM_CCGR6_CG1_SHIFT, /*!< CCGR6, CG1 */ + kCLOCK_Usdhc2 = (6U << 8U) | CCM_CCGR6_CG2_SHIFT, /*!< CCGR6, CG2 */ + kCLOCK_Dcdc = (6U << 8U) | CCM_CCGR6_CG3_SHIFT, /*!< CCGR6, CG3 */ + kCLOCK_Ipmux4 = (6U << 8U) | CCM_CCGR6_CG4_SHIFT, /*!< CCGR6, CG4 */ + kCLOCK_FlexSpi = (6U << 8U) | CCM_CCGR6_CG5_SHIFT, /*!< CCGR6, CG5 */ + kCLOCK_Trng = (6U << 8U) | CCM_CCGR6_CG6_SHIFT, /*!< CCGR6, CG6 */ + kCLOCK_Lpuart8 = (6U << 8U) | CCM_CCGR6_CG7_SHIFT, /*!< CCGR6, CG7 */ + kCLOCK_Timer4 = (6U << 8U) | CCM_CCGR6_CG8_SHIFT, /*!< CCGR6, CG8 */ + kCLOCK_Aips_tz3 = (6U << 8U) | CCM_CCGR6_CG9_SHIFT, /*!< CCGR6, CG9 */ + kCLOCK_SimPer = (6U << 8U) | CCM_CCGR6_CG10_SHIFT, /*!< CCGR6, CG10 */ + kCLOCK_Anadig = (6U << 8U) | CCM_CCGR6_CG11_SHIFT, /*!< CCGR6, CG11 */ + kCLOCK_Lpi2c4 = (6U << 8U) | CCM_CCGR6_CG12_SHIFT, /*!< CCGR6, CG12 */ + kCLOCK_Timer1 = (6U << 8U) | CCM_CCGR6_CG13_SHIFT, /*!< CCGR6, CG13 */ + kCLOCK_Timer2 = (6U << 8U) | CCM_CCGR6_CG14_SHIFT, /*!< CCGR6, CG14 */ + kCLOCK_Timer3 = (6U << 8U) | CCM_CCGR6_CG15_SHIFT, /*!< CCGR6, CG15 */ } clock_ip_name_t; /*! @brief OSC 24M sorce select */ typedef enum _clock_osc { - kCLOCK_RcOsc = 0U, /*!< On chip OSC. */ - kCLOCK_XtalOsc = 1U, /*!< 24M Xtal OSC */ + kCLOCK_RcOsc = 0U, /*!< On chip OSC. */ + kCLOCK_XtalOsc = 1U, /*!< 24M Xtal OSC */ } clock_osc_t; /*! @brief Clock gate value */ typedef enum _clock_gate_value { - kCLOCK_ClockNotNeeded = 0U, /*!< Clock is off during all modes. */ - kCLOCK_ClockNeededRun = 1U, /*!< Clock is on in run mode, but off in WAIT and STOP modes */ - kCLOCK_ClockNeededRunWait = 3U, /*!< Clock is on during all modes, except STOP mode */ + kCLOCK_ClockNotNeeded = 0U, /*!< Clock is off during all modes. */ + kCLOCK_ClockNeededRun = 1U, /*!< Clock is on in run mode, but off in WAIT and STOP modes */ + kCLOCK_ClockNeededRunWait = 3U, /*!< Clock is on during all modes, except STOP mode */ } clock_gate_value_t; /*! @brief System clock mode */ typedef enum _clock_mode_t { - kCLOCK_ModeRun = 0U, /*!< Remain in run mode. */ - kCLOCK_ModeWait = 1U, /*!< Transfer to wait mode. */ - kCLOCK_ModeStop = 2U, /*!< Transfer to stop mode. */ + kCLOCK_ModeRun = 0U, /*!< Remain in run mode. */ + kCLOCK_ModeWait = 1U, /*!< Transfer to wait mode. */ + kCLOCK_ModeStop = 2U, /*!< Transfer to stop mode. */ } clock_mode_t; - /*! * @brief MUX control names for clock mux setting. * @@ -572,41 +591,86 @@ typedef enum _clock_mode_t */ typedef enum _clock_mux { - kCLOCK_Pll3SwMux = CCM_TUPLE(CCSR, CCM_CCSR_PLL3_SW_CLK_SEL_SHIFT, CCM_CCSR_PLL3_SW_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< pll3_sw_clk mux name */ - - kCLOCK_PeriphMux = CCM_TUPLE(CBCDR, CCM_CBCDR_PERIPH_CLK_SEL_SHIFT, CCM_CBCDR_PERIPH_CLK_SEL_MASK, CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_SHIFT), /*!< periph mux name */ - kCLOCK_SemcAltMux = CCM_TUPLE(CBCDR, CCM_CBCDR_SEMC_ALT_CLK_SEL_SHIFT, CCM_CBCDR_SEMC_ALT_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< semc mux name */ - kCLOCK_SemcMux = CCM_TUPLE(CBCDR, CCM_CBCDR_SEMC_CLK_SEL_SHIFT, CCM_CBCDR_SEMC_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< semc mux name */ - - kCLOCK_PrePeriphMux = CCM_TUPLE(CBCMR, CCM_CBCMR_PRE_PERIPH_CLK_SEL_SHIFT, CCM_CBCMR_PRE_PERIPH_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< pre-periph mux name */ - kCLOCK_TraceMux = CCM_TUPLE(CBCMR, CCM_CBCMR_TRACE_CLK_SEL_SHIFT, CCM_CBCMR_TRACE_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< trace mux name */ - kCLOCK_PeriphClk2Mux = CCM_TUPLE(CBCMR, CCM_CBCMR_PERIPH_CLK2_SEL_SHIFT, CCM_CBCMR_PERIPH_CLK2_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< periph clock2 mux name */ - kCLOCK_LpspiMux = CCM_TUPLE(CBCMR, CCM_CBCMR_LPSPI_CLK_SEL_SHIFT, CCM_CBCMR_LPSPI_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< lpspi mux name */ - - kCLOCK_FlexspiMux = CCM_TUPLE(CSCMR1, CCM_CSCMR1_FLEXSPI_CLK_SEL_SHIFT, CCM_CSCMR1_FLEXSPI_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< flexspi mux name */ - kCLOCK_Usdhc2Mux = CCM_TUPLE(CSCMR1, CCM_CSCMR1_USDHC2_CLK_SEL_SHIFT, CCM_CSCMR1_USDHC2_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< usdhc2 mux name */ - kCLOCK_Usdhc1Mux = CCM_TUPLE(CSCMR1, CCM_CSCMR1_USDHC1_CLK_SEL_SHIFT, CCM_CSCMR1_USDHC1_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< usdhc1 mux name */ - kCLOCK_Sai3Mux = CCM_TUPLE(CSCMR1, CCM_CSCMR1_SAI3_CLK_SEL_SHIFT, CCM_CSCMR1_SAI3_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< sai3 mux name */ - kCLOCK_Sai2Mux = CCM_TUPLE(CSCMR1, CCM_CSCMR1_SAI2_CLK_SEL_SHIFT, CCM_CSCMR1_SAI2_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< sai2 mux name */ - kCLOCK_Sai1Mux = CCM_TUPLE(CSCMR1, CCM_CSCMR1_SAI1_CLK_SEL_SHIFT, CCM_CSCMR1_SAI1_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< sai1 mux name */ - kCLOCK_PerclkMux = CCM_TUPLE(CSCMR1, CCM_CSCMR1_PERCLK_CLK_SEL_SHIFT, CCM_CSCMR1_PERCLK_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< perclk mux name */ - - kCLOCK_Flexio2Mux = CCM_TUPLE(CSCMR2, CCM_CSCMR2_FLEXIO2_CLK_SEL_SHIFT, CCM_CSCMR2_FLEXIO2_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< flexio2 mux name */ - kCLOCK_CanMux = CCM_TUPLE(CSCMR2, CCM_CSCMR2_CAN_CLK_SEL_SHIFT, CCM_CSCMR2_CAN_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< can mux name */ - - kCLOCK_UartMux = CCM_TUPLE(CSCDR1, CCM_CSCDR1_UART_CLK_SEL_SHIFT, CCM_CSCDR1_UART_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< uart mux name */ - - kCLOCK_SpdifMux = CCM_TUPLE(CDCDR, CCM_CDCDR_SPDIF0_CLK_SEL_SHIFT, CCM_CDCDR_SPDIF0_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< spdif mux name */ - kCLOCK_Flexio1Mux = CCM_TUPLE(CDCDR, CCM_CDCDR_FLEXIO1_CLK_SEL_SHIFT, CCM_CDCDR_FLEXIO1_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< flexio1 mux name */ - - kCLOCK_Lpi2cMux = CCM_TUPLE(CSCDR2, CCM_CSCDR2_LPI2C_CLK_SEL_SHIFT, CCM_CSCDR2_LPI2C_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< lpi2c mux name */ - kCLOCK_Lcdif1PreMux = CCM_TUPLE(CSCDR2, CCM_CSCDR2_LCDIF_PRE_CLK_SEL_SHIFT, CCM_CSCDR2_LCDIF_PRE_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< lcdif1 pre mux name */ - kCLOCK_Lcdif1Mux = CCM_TUPLE(CSCDR2, CCM_CSCDR2_LCDIF_CLK_SEL_SHIFT, CCM_CSCDR2_LCDIF_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< lcdif1 mux name */ - - kCLOCK_CsiMux = CCM_TUPLE(CSCDR3, CCM_CSCDR3_CSI_CLK_SEL_SHIFT, CCM_CSCDR3_CSI_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< csi mux name */ + kCLOCK_Pll3SwMux = CCM_TUPLE(CCSR, + CCM_CCSR_PLL3_SW_CLK_SEL_SHIFT, + CCM_CCSR_PLL3_SW_CLK_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< pll3_sw_clk mux name */ + + kCLOCK_PeriphMux = CCM_TUPLE(CBCDR, + CCM_CBCDR_PERIPH_CLK_SEL_SHIFT, + CCM_CBCDR_PERIPH_CLK_SEL_MASK, + CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_SHIFT), /*!< periph mux name */ + kCLOCK_SemcAltMux = CCM_TUPLE(CBCDR, + CCM_CBCDR_SEMC_ALT_CLK_SEL_SHIFT, + CCM_CBCDR_SEMC_ALT_CLK_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< semc mux name */ + kCLOCK_SemcMux = CCM_TUPLE( + CBCDR, CCM_CBCDR_SEMC_CLK_SEL_SHIFT, CCM_CBCDR_SEMC_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< semc mux name */ + + kCLOCK_PrePeriphMux = CCM_TUPLE(CBCMR, + CCM_CBCMR_PRE_PERIPH_CLK_SEL_SHIFT, + CCM_CBCMR_PRE_PERIPH_CLK_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< pre-periph mux name */ + kCLOCK_TraceMux = CCM_TUPLE( + CBCMR, CCM_CBCMR_TRACE_CLK_SEL_SHIFT, CCM_CBCMR_TRACE_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< trace mux name */ + kCLOCK_PeriphClk2Mux = CCM_TUPLE(CBCMR, + CCM_CBCMR_PERIPH_CLK2_SEL_SHIFT, + CCM_CBCMR_PERIPH_CLK2_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< periph clock2 mux name */ + kCLOCK_LpspiMux = CCM_TUPLE( + CBCMR, CCM_CBCMR_LPSPI_CLK_SEL_SHIFT, CCM_CBCMR_LPSPI_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< lpspi mux name */ + + kCLOCK_FlexspiMux = CCM_TUPLE(CSCMR1, + CCM_CSCMR1_FLEXSPI_CLK_SEL_SHIFT, + CCM_CSCMR1_FLEXSPI_CLK_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< flexspi mux name */ + kCLOCK_Usdhc2Mux = CCM_TUPLE(CSCMR1, + CCM_CSCMR1_USDHC2_CLK_SEL_SHIFT, + CCM_CSCMR1_USDHC2_CLK_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< usdhc2 mux name */ + kCLOCK_Usdhc1Mux = CCM_TUPLE(CSCMR1, + CCM_CSCMR1_USDHC1_CLK_SEL_SHIFT, + CCM_CSCMR1_USDHC1_CLK_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< usdhc1 mux name */ + kCLOCK_Sai3Mux = CCM_TUPLE( + CSCMR1, CCM_CSCMR1_SAI3_CLK_SEL_SHIFT, CCM_CSCMR1_SAI3_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< sai3 mux name */ + kCLOCK_Sai2Mux = CCM_TUPLE( + CSCMR1, CCM_CSCMR1_SAI2_CLK_SEL_SHIFT, CCM_CSCMR1_SAI2_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< sai2 mux name */ + kCLOCK_Sai1Mux = CCM_TUPLE( + CSCMR1, CCM_CSCMR1_SAI1_CLK_SEL_SHIFT, CCM_CSCMR1_SAI1_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< sai1 mux name */ + kCLOCK_PerclkMux = CCM_TUPLE(CSCMR1, + CCM_CSCMR1_PERCLK_CLK_SEL_SHIFT, + CCM_CSCMR1_PERCLK_CLK_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< perclk mux name */ + + kCLOCK_Flexio2Mux = CCM_TUPLE(CSCMR2, + CCM_CSCMR2_FLEXIO2_CLK_SEL_SHIFT, + CCM_CSCMR2_FLEXIO2_CLK_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< flexio2 mux name */ + kCLOCK_CanMux = CCM_TUPLE( + CSCMR2, CCM_CSCMR2_CAN_CLK_SEL_SHIFT, CCM_CSCMR2_CAN_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< can mux name */ + + kCLOCK_UartMux = CCM_TUPLE( + CSCDR1, CCM_CSCDR1_UART_CLK_SEL_SHIFT, CCM_CSCDR1_UART_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< uart mux name */ + + kCLOCK_SpdifMux = CCM_TUPLE( + CDCDR, CCM_CDCDR_SPDIF0_CLK_SEL_SHIFT, CCM_CDCDR_SPDIF0_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< spdif mux name */ + kCLOCK_Flexio1Mux = CCM_TUPLE(CDCDR, + CCM_CDCDR_FLEXIO1_CLK_SEL_SHIFT, + CCM_CDCDR_FLEXIO1_CLK_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< flexio1 mux name */ + + kCLOCK_Lpi2cMux = CCM_TUPLE( + CSCDR2, CCM_CSCDR2_LPI2C_CLK_SEL_SHIFT, CCM_CSCDR2_LPI2C_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< lpi2c mux name */ + kCLOCK_LcdifPreMux = CCM_TUPLE(CSCDR2, + CCM_CSCDR2_LCDIF_PRE_CLK_SEL_SHIFT, + CCM_CSCDR2_LCDIF_PRE_CLK_SEL_MASK, + CCM_NO_BUSY_WAIT), /*!< lcdif pre mux name */ + + kCLOCK_CsiMux = CCM_TUPLE( + CSCDR3, CCM_CSCDR3_CSI_CLK_SEL_SHIFT, CCM_CSCDR3_CSI_CLK_SEL_MASK, CCM_NO_BUSY_WAIT), /*!< csi mux name */ } clock_mux_t; - /*! * @brief DIV control names for clock div setting. * @@ -617,146 +681,212 @@ typedef enum _clock_mux */ typedef enum _clock_div { - kCLOCK_ArmDiv = CCM_TUPLE(CACRR, CCM_CACRR_ARM_PODF_SHIFT, CCM_CACRR_ARM_PODF_MASK, CCM_CDHIPR_ARM_PODF_BUSY_SHIFT), /*!< core div name */ - - kCLOCK_PeriphClk2Div = CCM_TUPLE(CBCDR, CCM_CBCDR_PERIPH_CLK2_PODF_SHIFT, CCM_CBCDR_PERIPH_CLK2_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< periph clock2 div name */ - kCLOCK_SemcDiv = CCM_TUPLE(CBCDR, CCM_CBCDR_SEMC_PODF_SHIFT, CCM_CBCDR_SEMC_PODF_MASK, CCM_CDHIPR_SEMC_PODF_BUSY_SHIFT), /*!< semc div name */ - kCLOCK_AhbDiv = CCM_TUPLE(CBCDR, CCM_CBCDR_AHB_PODF_SHIFT, CCM_CBCDR_AHB_PODF_MASK, CCM_CDHIPR_AHB_PODF_BUSY_SHIFT), /*!< ahb div name */ - kCLOCK_IpgDiv = CCM_TUPLE(CBCDR, CCM_CBCDR_IPG_PODF_SHIFT, CCM_CBCDR_IPG_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< ipg div name */ - - kCLOCK_LpspiDiv = CCM_TUPLE(CBCMR, CCM_CBCMR_LPSPI_PODF_SHIFT, CCM_CBCMR_LPSPI_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< lpspi div name */ - kCLOCK_Lcdif1Div = CCM_TUPLE(CBCMR, CCM_CBCMR_LCDIF_PODF_SHIFT, CCM_CBCMR_LCDIF_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< lcdif1 div name */ - - kCLOCK_FlexspiDiv = CCM_TUPLE(CSCMR1, CCM_CSCMR1_FLEXSPI_PODF_SHIFT, CCM_CSCMR1_FLEXSPI_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< flexspi div name */ - kCLOCK_PerclkDiv = CCM_TUPLE(CSCMR1, CCM_CSCMR1_PERCLK_PODF_SHIFT, CCM_CSCMR1_PERCLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< perclk div name */ - - kCLOCK_CanDiv = CCM_TUPLE(CSCMR2, CCM_CSCMR2_CAN_CLK_PODF_SHIFT, CCM_CSCMR2_CAN_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< can div name */ - - kCLOCK_TraceDiv = CCM_TUPLE(CSCDR1, CCM_CSCDR1_TRACE_PODF_SHIFT, CCM_CSCDR1_TRACE_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< trace div name */ - kCLOCK_Usdhc2Div = CCM_TUPLE(CSCDR1, CCM_CSCDR1_USDHC2_PODF_SHIFT, CCM_CSCDR1_USDHC2_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< usdhc2 div name */ - kCLOCK_Usdhc1Div = CCM_TUPLE(CSCDR1, CCM_CSCDR1_USDHC1_PODF_SHIFT, CCM_CSCDR1_USDHC1_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< usdhc1 div name */ - kCLOCK_UartDiv = CCM_TUPLE(CSCDR1, CCM_CSCDR1_UART_CLK_PODF_SHIFT, CCM_CSCDR1_UART_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< uart div name */ - - kCLOCK_Flexio2Div = CCM_TUPLE(CS1CDR, CCM_CS1CDR_FLEXIO2_CLK_PODF_SHIFT, CCM_CS1CDR_FLEXIO2_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< flexio2 pre div name */ - kCLOCK_Sai3PreDiv = CCM_TUPLE(CS1CDR, CCM_CS1CDR_SAI3_CLK_PRED_SHIFT, CCM_CS1CDR_SAI3_CLK_PRED_MASK, CCM_NO_BUSY_WAIT), /*!< sai3 pre div name */ - kCLOCK_Sai3Div = CCM_TUPLE(CS1CDR, CCM_CS1CDR_SAI3_CLK_PODF_SHIFT, CCM_CS1CDR_SAI3_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< sai3 div name */ - kCLOCK_Flexio2PreDiv = CCM_TUPLE(CS1CDR, CCM_CS1CDR_FLEXIO2_CLK_PRED_SHIFT, CCM_CS1CDR_FLEXIO2_CLK_PRED_MASK, CCM_NO_BUSY_WAIT), /*!< sai3 pre div name */ - kCLOCK_Sai1PreDiv = CCM_TUPLE(CS1CDR, CCM_CS1CDR_SAI1_CLK_PRED_SHIFT, CCM_CS1CDR_SAI1_CLK_PRED_MASK, CCM_NO_BUSY_WAIT), /*!< sai1 pre div name */ - kCLOCK_Sai1Div = CCM_TUPLE(CS1CDR, CCM_CS1CDR_SAI1_CLK_PODF_SHIFT, CCM_CS1CDR_SAI1_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< sai1 div name */ - - kCLOCK_Sai2PreDiv = CCM_TUPLE(CS2CDR, CCM_CS2CDR_SAI2_CLK_PRED_SHIFT, CCM_CS2CDR_SAI2_CLK_PRED_MASK, CCM_NO_BUSY_WAIT), /*!< sai2 pre div name */ - kCLOCK_Sai2Div = CCM_TUPLE(CS2CDR, CCM_CS2CDR_SAI2_CLK_PODF_SHIFT, CCM_CS2CDR_SAI2_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< sai2 div name */ - - kCLOCK_Spdif0PreDiv = CCM_TUPLE(CDCDR, CCM_CDCDR_SPDIF0_CLK_PRED_SHIFT, CCM_CDCDR_SPDIF0_CLK_PRED_MASK, CCM_NO_BUSY_WAIT), /*!< spdif pre div name */ - kCLOCK_Spdif0Div = CCM_TUPLE(CDCDR, CCM_CDCDR_SPDIF0_CLK_PODF_SHIFT, CCM_CDCDR_SPDIF0_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< spdif div name */ - kCLOCK_Flexio1PreDiv = CCM_TUPLE(CDCDR, CCM_CDCDR_FLEXIO1_CLK_PRED_SHIFT, CCM_CDCDR_FLEXIO1_CLK_PRED_MASK, CCM_NO_BUSY_WAIT), /*!< flexio1 pre div name */ - kCLOCK_Flexio1Div = CCM_TUPLE(CDCDR, CCM_CDCDR_FLEXIO1_CLK_PODF_SHIFT, CCM_CDCDR_FLEXIO1_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< flexio1 div name */ + kCLOCK_ArmDiv = CCM_TUPLE( + CACRR, CCM_CACRR_ARM_PODF_SHIFT, CCM_CACRR_ARM_PODF_MASK, CCM_CDHIPR_ARM_PODF_BUSY_SHIFT), /*!< core div name */ + + kCLOCK_PeriphClk2Div = CCM_TUPLE(CBCDR, + CCM_CBCDR_PERIPH_CLK2_PODF_SHIFT, + CCM_CBCDR_PERIPH_CLK2_PODF_MASK, + CCM_NO_BUSY_WAIT), /*!< periph clock2 div name */ + kCLOCK_SemcDiv = CCM_TUPLE(CBCDR, + CCM_CBCDR_SEMC_PODF_SHIFT, + CCM_CBCDR_SEMC_PODF_MASK, + CCM_CDHIPR_SEMC_PODF_BUSY_SHIFT), /*!< semc div name */ + kCLOCK_AhbDiv = CCM_TUPLE( + CBCDR, CCM_CBCDR_AHB_PODF_SHIFT, CCM_CBCDR_AHB_PODF_MASK, CCM_CDHIPR_AHB_PODF_BUSY_SHIFT), /*!< ahb div name */ + kCLOCK_IpgDiv = + CCM_TUPLE(CBCDR, CCM_CBCDR_IPG_PODF_SHIFT, CCM_CBCDR_IPG_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< ipg div name */ + + kCLOCK_LpspiDiv = CCM_TUPLE( + CBCMR, CCM_CBCMR_LPSPI_PODF_SHIFT, CCM_CBCMR_LPSPI_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< lpspi div name */ + kCLOCK_LcdifDiv = CCM_TUPLE( + CBCMR, CCM_CBCMR_LCDIF_PODF_SHIFT, CCM_CBCMR_LCDIF_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< lcdif div name */ + + kCLOCK_FlexspiDiv = CCM_TUPLE( + CSCMR1, CCM_CSCMR1_FLEXSPI_PODF_SHIFT, CCM_CSCMR1_FLEXSPI_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< flexspi div name */ + kCLOCK_PerclkDiv = CCM_TUPLE( + CSCMR1, CCM_CSCMR1_PERCLK_PODF_SHIFT, CCM_CSCMR1_PERCLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< perclk div name */ + + kCLOCK_CanDiv = CCM_TUPLE( + CSCMR2, CCM_CSCMR2_CAN_CLK_PODF_SHIFT, CCM_CSCMR2_CAN_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< can div name */ + + kCLOCK_TraceDiv = CCM_TUPLE( + CSCDR1, CCM_CSCDR1_TRACE_PODF_SHIFT, CCM_CSCDR1_TRACE_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< trace div name */ + kCLOCK_Usdhc2Div = CCM_TUPLE( + CSCDR1, CCM_CSCDR1_USDHC2_PODF_SHIFT, CCM_CSCDR1_USDHC2_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< usdhc2 div name */ + kCLOCK_Usdhc1Div = CCM_TUPLE( + CSCDR1, CCM_CSCDR1_USDHC1_PODF_SHIFT, CCM_CSCDR1_USDHC1_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< usdhc1 div name */ + kCLOCK_UartDiv = CCM_TUPLE( + CSCDR1, CCM_CSCDR1_UART_CLK_PODF_SHIFT, CCM_CSCDR1_UART_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< uart div name */ + + kCLOCK_Flexio2Div = CCM_TUPLE(CS1CDR, + CCM_CS1CDR_FLEXIO2_CLK_PODF_SHIFT, + CCM_CS1CDR_FLEXIO2_CLK_PODF_MASK, + CCM_NO_BUSY_WAIT), /*!< flexio2 pre div name */ + kCLOCK_Sai3PreDiv = CCM_TUPLE(CS1CDR, + CCM_CS1CDR_SAI3_CLK_PRED_SHIFT, + CCM_CS1CDR_SAI3_CLK_PRED_MASK, + CCM_NO_BUSY_WAIT), /*!< sai3 pre div name */ + kCLOCK_Sai3Div = CCM_TUPLE( + CS1CDR, CCM_CS1CDR_SAI3_CLK_PODF_SHIFT, CCM_CS1CDR_SAI3_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< sai3 div name */ + kCLOCK_Flexio2PreDiv = CCM_TUPLE(CS1CDR, + CCM_CS1CDR_FLEXIO2_CLK_PRED_SHIFT, + CCM_CS1CDR_FLEXIO2_CLK_PRED_MASK, + CCM_NO_BUSY_WAIT), /*!< sai3 pre div name */ + kCLOCK_Sai1PreDiv = CCM_TUPLE(CS1CDR, + CCM_CS1CDR_SAI1_CLK_PRED_SHIFT, + CCM_CS1CDR_SAI1_CLK_PRED_MASK, + CCM_NO_BUSY_WAIT), /*!< sai1 pre div name */ + kCLOCK_Sai1Div = CCM_TUPLE( + CS1CDR, CCM_CS1CDR_SAI1_CLK_PODF_SHIFT, CCM_CS1CDR_SAI1_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< sai1 div name */ + + kCLOCK_Sai2PreDiv = CCM_TUPLE(CS2CDR, + CCM_CS2CDR_SAI2_CLK_PRED_SHIFT, + CCM_CS2CDR_SAI2_CLK_PRED_MASK, + CCM_NO_BUSY_WAIT), /*!< sai2 pre div name */ + kCLOCK_Sai2Div = CCM_TUPLE( + CS2CDR, CCM_CS2CDR_SAI2_CLK_PODF_SHIFT, CCM_CS2CDR_SAI2_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< sai2 div name */ + + kCLOCK_Spdif0PreDiv = CCM_TUPLE(CDCDR, + CCM_CDCDR_SPDIF0_CLK_PRED_SHIFT, + CCM_CDCDR_SPDIF0_CLK_PRED_MASK, + CCM_NO_BUSY_WAIT), /*!< spdif pre div name */ + kCLOCK_Spdif0Div = CCM_TUPLE(CDCDR, + CCM_CDCDR_SPDIF0_CLK_PODF_SHIFT, + CCM_CDCDR_SPDIF0_CLK_PODF_MASK, + CCM_NO_BUSY_WAIT), /*!< spdif div name */ + kCLOCK_Flexio1PreDiv = CCM_TUPLE(CDCDR, + CCM_CDCDR_FLEXIO1_CLK_PRED_SHIFT, + CCM_CDCDR_FLEXIO1_CLK_PRED_MASK, + CCM_NO_BUSY_WAIT), /*!< flexio1 pre div name */ + kCLOCK_Flexio1Div = CCM_TUPLE(CDCDR, + CCM_CDCDR_FLEXIO1_CLK_PODF_SHIFT, + CCM_CDCDR_FLEXIO1_CLK_PODF_MASK, + CCM_NO_BUSY_WAIT), /*!< flexio1 div name */ + + kCLOCK_Lpi2cDiv = CCM_TUPLE(CSCDR2, + CCM_CSCDR2_LPI2C_CLK_PODF_SHIFT, + CCM_CSCDR2_LPI2C_CLK_PODF_MASK, + CCM_NO_BUSY_WAIT), /*!< lpi2c div name */ + kCLOCK_LcdifPreDiv = CCM_TUPLE( + CSCDR2, CCM_CSCDR2_LCDIF_PRED_SHIFT, CCM_CSCDR2_LCDIF_PRED_MASK, CCM_NO_BUSY_WAIT), /*!< lcdif pre div name */ + + kCLOCK_CsiDiv = + CCM_TUPLE(CSCDR3, CCM_CSCDR3_CSI_PODF_SHIFT, CCM_CSCDR3_CSI_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< csi div name */ +} clock_div_t; - kCLOCK_Lpi2cDiv = CCM_TUPLE(CSCDR2, CCM_CSCDR2_LPI2C_CLK_PODF_SHIFT, CCM_CSCDR2_LPI2C_CLK_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< lpi2c div name */ - kCLOCK_Lcdif1PreDiv = CCM_TUPLE(CSCDR2, CCM_CSCDR2_LCDIF_PRED_SHIFT, CCM_CSCDR2_LCDIF_PRED_MASK, CCM_NO_BUSY_WAIT), /*!< lcdif1 pre div name */ +/*! @brief USB clock source definition. */ +typedef enum _clock_usb_src +{ + kCLOCK_Usb480M = 0, /*!< Use 480M. */ + kCLOCK_UsbSrcUnused = 0xFFFFFFFFU, /*!< Used when the function does not + care the clock source. */ +} clock_usb_src_t; - kCLOCK_CsiDiv = CCM_TUPLE(CSCDR3, CCM_CSCDR3_CSI_PODF_SHIFT, CCM_CSCDR3_CSI_PODF_MASK, CCM_NO_BUSY_WAIT), /*!< csi div name */ -} clock_div_t; +/*! @brief Source of the USB HS PHY. */ +typedef enum _clock_usb_phy_src +{ + kCLOCK_Usbphy480M = 0, /*!< Use 480M. */ +} clock_usb_phy_src_t; +/*!@brief PLL clock source, bypass cloco source also */ +enum _clock_pll_clk_src +{ + kCLOCK_PllClkSrc24M = 0U, /*!< Pll clock source 24M */ + kCLOCK_PllSrcClkPN = 1U, /*!< Pll clock source CLK1_P and CLK1_N */ +}; /*! @brief PLL configuration for ARM */ typedef struct _clock_arm_pll_config { - uint32_t loopDivider; /*!< PLL loop divider. Valid range for divider value: 54-108. Fout=Fin*loopDivider/2. */ + uint32_t loopDivider; /*!< PLL loop divider. Valid range for divider value: 54-108. Fout=Fin*loopDivider/2. */ + uint8_t src; /*!< Pll clock source, reference _clock_pll_clk_src */ } clock_arm_pll_config_t; /*! @brief PLL configuration for USB */ typedef struct _clock_usb_pll_config { - uint8_t loopDivider; /*!< PLL loop divider. - 0 - Fout=Fref*20; - 1 - Fout=Fref*22 */ -} clock_usb_pll_config_t; + uint8_t loopDivider; /*!< PLL loop divider. + 0 - Fout=Fref*20; + 1 - Fout=Fref*22 */ + uint8_t src; /*!< Pll clock source, reference _clock_pll_clk_src */ +} clock_usb_pll_config_t; /*! @brief PLL configuration for System */ typedef struct _clock_sys_pll_config { - uint8_t loopDivider; /*!< PLL loop divider. Intended to be 1 (528M). - 0 - Fout=Fref*20; - 1 - Fout=Fref*22 */ - uint32_t numerator; /*!< 30 bit numerator of fractional loop divider.*/ - uint32_t denominator; /*!< 30 bit denominator of fractional loop divider */ + uint8_t loopDivider; /*!< PLL loop divider. Intended to be 1 (528M). + 0 - Fout=Fref*20; + 1 - Fout=Fref*22 */ + uint32_t numerator; /*!< 30 bit numerator of fractional loop divider.*/ + uint32_t denominator; /*!< 30 bit denominator of fractional loop divider */ + uint8_t src; /*!< Pll clock source, reference _clock_pll_clk_src */ + } clock_sys_pll_config_t; /*! @brief PLL configuration for AUDIO and VIDEO */ typedef struct _clock_audio_pll_config { - uint8_t loopDivider; /*!< PLL loop divider. Valid range for DIV_SELECT divider value: 27~54. */ - uint8_t postDivider; /*!< Divider after the PLL, should only be 1, 2, 4, 8, 16. */ - uint32_t numerator; /*!< 30 bit numerator of fractional loop divider.*/ - uint32_t denominator; /*!< 30 bit denominator of fractional loop divider */ + uint8_t loopDivider; /*!< PLL loop divider. Valid range for DIV_SELECT divider value: 27~54. */ + uint8_t postDivider; /*!< Divider after the PLL, should only be 1, 2, 4, 8, 16. */ + uint32_t numerator; /*!< 30 bit numerator of fractional loop divider.*/ + uint32_t denominator; /*!< 30 bit denominator of fractional loop divider */ + uint8_t src; /*!< Pll clock source, reference _clock_pll_clk_src */ } clock_audio_pll_config_t; /*! @brief PLL configuration for AUDIO and VIDEO */ typedef struct _clock_video_pll_config { - uint8_t loopDivider; /*!< PLL loop divider. Valid range for DIV_SELECT divider value: 27~54. */ - uint8_t postDivider; /*!< Divider after the PLL, should only be 1, 2, 4, 8, 16. */ - uint32_t numerator; /*!< 30 bit numerator of fractional loop divider.*/ - uint32_t denominator; /*!< 30 bit denominator of fractional loop divider */ + uint8_t loopDivider; /*!< PLL loop divider. Valid range for DIV_SELECT divider value: 27~54. */ + uint8_t postDivider; /*!< Divider after the PLL, should only be 1, 2, 4, 8, 16. */ + uint32_t numerator; /*!< 30 bit numerator of fractional loop divider.*/ + uint32_t denominator; /*!< 30 bit denominator of fractional loop divider */ + uint8_t src; /*!< Pll clock source, reference _clock_pll_clk_src */ + } clock_video_pll_config_t; /*! @brief PLL configuration for ENET */ typedef struct _clock_enet_pll_config { - bool enableClkOutput0; /*!< Power on and enable PLL clock output for ENET0 (ref_enetpll0). */ - bool enableClkOutput1; /*!< Power on and enable PLL clock output for ENET1 (ref_enetpll1). */ - bool enableClkOutput2; /*!< Power on and enable PLL clock output for ENET2 (ref_enetpll2). */ - uint8_t loopDivider0; /*!< Controls the frequency of the ENET0 reference clock. - b00 25MHz - b01 50MHz - b10 100MHz (not 50% duty cycle) - b11 125MHz */ - uint8_t loopDivider1; /*!< Controls the frequency of the ENET1 reference clock. - b00 25MHz - b01 50MHz - b10 100MHz (not 50% duty cycle) - b11 125MHz */ + bool enableClkOutput; /*!< Power on and enable PLL clock output for ENET0 (ref_enetpll0). */ + + bool enableClkOutput25M; /*!< Power on and enable PLL clock output for ENET1 (ref_enetpll1). */ + uint8_t loopDivider; /*!< Controls the frequency of the ENET0 reference clock. + b00 25MHz + b01 50MHz + b10 100MHz (not 50% duty cycle) + b11 125MHz */ + uint8_t src; /*!< Pll clock source, reference _clock_pll_clk_src */ + } clock_enet_pll_config_t; /*! @brief PLL name */ typedef enum _clock_pll { - kCLOCK_PllArm = 0U, /*!< PLL ARM */ - kCLOCK_PllSys = 1U, /*!< PLL SYS */ - kCLOCK_PllUsb1 = 2U, /*!< PLL USB1 */ - kCLOCK_PllAudio = 3U, /*!< PLL Audio */ - kCLOCK_PllVideo = 4U, /*!< PLL Video */ - kCLOCK_PllEnet0 = 5U, /*!< PLL Enet0 */ - kCLOCK_PllEnet1 = 6U, /*!< PLL Enet1 */ - kCLOCK_PllEnet2 = 7U, /*!< PLL Enet2 */ - kCLOCK_PllUsb2 = 8U, /*!< PLL USB2 */ + kCLOCK_PllArm = CCM_ANALOG_TUPLE(PLL_ARM, CCM_ANALOG_PLL_ARM_ENABLE_SHIFT), /*!< PLL ARM */ + kCLOCK_PllSys = CCM_ANALOG_TUPLE(PLL_SYS, CCM_ANALOG_PLL_SYS_ENABLE_SHIFT), /*!< PLL SYS */ + kCLOCK_PllUsb1 = CCM_ANALOG_TUPLE(PLL_USB1, CCM_ANALOG_PLL_USB1_ENABLE_SHIFT), /*!< PLL USB1 */ + kCLOCK_PllAudio = CCM_ANALOG_TUPLE(PLL_AUDIO, CCM_ANALOG_PLL_AUDIO_ENABLE_SHIFT), /*!< PLL Audio */ + kCLOCK_PllVideo = CCM_ANALOG_TUPLE(PLL_VIDEO, CCM_ANALOG_PLL_VIDEO_ENABLE_SHIFT), /*!< PLL Video */ + + kCLOCK_PllEnet = CCM_ANALOG_TUPLE(PLL_ENET, CCM_ANALOG_PLL_ENET_ENABLE_SHIFT), /*!< PLL Enet0 */ + + kCLOCK_PllEnet25M = CCM_ANALOG_TUPLE(PLL_ENET, CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT), /*!< PLL Enet1 */ + + kCLOCK_PllUsb2 = CCM_ANALOG_TUPLE(PLL_USB2, CCM_ANALOG_PLL_USB2_ENABLE_SHIFT), /*!< PLL USB2 */ + } clock_pll_t; /*! @brief PLL PFD name */ typedef enum _clock_pfd { - kCLOCK_Pfd0 = 0U, /*!< PLL PFD0 */ - kCLOCK_Pfd1 = 1U, /*!< PLL PFD1 */ - kCLOCK_Pfd2 = 2U, /*!< PLL PFD2 */ - kCLOCK_Pfd3 = 3U, /*!< PLL PFD3 */ + kCLOCK_Pfd0 = 0U, /*!< PLL PFD0 */ + kCLOCK_Pfd1 = 1U, /*!< PLL PFD1 */ + kCLOCK_Pfd2 = 2U, /*!< PLL PFD2 */ + kCLOCK_Pfd3 = 3U, /*!< PLL PFD3 */ } clock_pfd_t; -/*! @brief USB clock source definition. */ -typedef enum _clock_usb_src -{ - kCLOCK_Usb480M = 0, /*!< Use 480M. */ - kCLOCK_UsbSrcUnused = 0xFFFFFFFFU, /*!< Used when the function does not - care the clock source. */ -} clock_usb_src_t; - -/*! @brief Source of the USB HS PHY. */ -typedef enum _clock_usb_phy_src -{ - kCLOCK_Usbphy480M = 0, /*!< Use 480M. */ -} clock_usb_phy_src_t; - /******************************************************************************* * API ******************************************************************************/ @@ -814,7 +944,7 @@ static inline void CLOCK_SetDiv(clock_div_t divider, uint32_t value) busyShift = CCM_TUPLE_BUSY_SHIFT(divider); CCM_TUPLE_REG(CCM, divider) = (CCM_TUPLE_REG(CCM, divider) & (~CCM_TUPLE_MASK(divider))) | - (((uint32_t)((value) << CCM_TUPLE_SHIFT(divider))) & CCM_TUPLE_MASK(divider)); + (((uint32_t)((value) << CCM_TUPLE_SHIFT(divider))) & CCM_TUPLE_MASK(divider)); assert(busyShift <= CCM_NO_BUSY_WAIT); @@ -835,10 +965,7 @@ static inline void CLOCK_SetDiv(clock_div_t divider, uint32_t value) */ static inline uint32_t CLOCK_GetDiv(clock_div_t divider) { - uint32_t value; - - value = (CCM_TUPLE_REG(CCM, divider) & CCM_TUPLE_MASK(divider)) >> CCM_TUPLE_SHIFT(divider); - return value; + return ((CCM_TUPLE_REG(CCM, divider) & CCM_TUPLE_MASK(divider)) >> CCM_TUPLE_SHIFT(divider)); } /*! @@ -853,7 +980,7 @@ static inline void CLOCK_ControlGate(clock_ip_name_t name, clock_gate_value_t va uint32_t shift = ((uint32_t)name) & 0x1FU; volatile uint32_t *reg; - assert (index <= 6); + assert(index <= 6); reg = ((volatile uint32_t *)&CCM->CCGR0) + index; *reg = ((*reg) & ~(3U << shift)) | (((uint32_t)value) << shift); @@ -888,7 +1015,22 @@ static inline void CLOCK_SetMode(clock_mode_t mode) { CCM->CLPCR = (CCM->CLPCR & ~CCM_CLPCR_LPM_MASK) | CCM_CLPCR_LPM((uint32_t)mode); } - + +/*! + * @brief Gets the OSC clock frequency. + * + * This function will return the external XTAL OSC frequency if it is selected as the source of OSC, + * otherwise internal 24MHz RC OSC frequency will be returned. + * + * @param osc OSC type to get frequency. + * + * @return Clock frequency; If the clock is invalid, returns 0. + */ +static inline uint32_t CLOCK_GetOscFreq(void) +{ + return (XTALOSC24M->LOWPWR_CTRL & XTALOSC24M_LOWPWR_CTRL_OSC_SEL_MASK) ? 24000000UL : g_xtalFreq; +} + /*! * @brief Gets the clock frequency for a specific clock name. * @@ -950,21 +1092,6 @@ void CLOCK_DeinitExternalClk(void); */ void CLOCK_SwitchOsc(clock_osc_t osc); -/*! - * @brief Gets the OSC clock frequency. - * - * This function will return the external XTAL OSC frequency if it is selected as the source of OSC, - * otherwise internal 24MHz RC OSC frequency will be returned. - * - * @param osc OSC type to get frequency. - * - * @return Clock frequency; If the clock is invalid, returns 0. - */ -static inline uint32_t CLOCK_GetOscFreq(void) -{ - return (XTALOSC24M->LOWPWR_CTRL & XTALOSC24M_LOWPWR_CTRL_OSC_SEL_MASK) ? 24000000UL : g_xtalFreq; -} - /*! * @brief Gets the RTC clock frequency. * @@ -995,7 +1122,6 @@ static inline void CLOCK_SetRtcXtalFreq(uint32_t freq) g_rtcXtalFreq = freq; } - /*! * @brief Initialize the RC oscillator 24MHz clock. */ @@ -1007,10 +1133,122 @@ void CLOCK_InitRcOsc24M(void); void CLOCK_DeinitRcOsc24M(void); /* @} */ + +/*! @brief Enable USB HS clock. + * + * This function only enables the access to USB HS prepheral, upper layer + * should first call the @ref CLOCK_EnableUsbhs0PhyPllClock to enable the PHY + * clock to use USB HS. + * + * @param src USB HS does not care about the clock source, here must be @ref kCLOCK_UsbSrcUnused. + * @param freq USB HS does not care about the clock source, so this parameter is ignored. + * @retval true The clock is set successfully. + * @retval false The clock source is invalid to get proper USB HS clock. + */ +bool CLOCK_EnableUsbhs0Clock(clock_usb_src_t src, uint32_t freq); + +/*! @brief Enable USB HS clock. + * + * This function only enables the access to USB HS prepheral, upper layer + * should first call the @ref CLOCK_EnableUsbhs0PhyPllClock to enable the PHY + * clock to use USB HS. + * + * @param src USB HS does not care about the clock source, here must be @ref kCLOCK_UsbSrcUnused. + * @param freq USB HS does not care about the clock source, so this parameter is ignored. + * @retval true The clock is set successfully. + * @retval false The clock source is invalid to get proper USB HS clock. + */ +bool CLOCK_EnableUsbhs1Clock(clock_usb_src_t src, uint32_t freq); + +/*! @brief Disable USB HS PHY PLL clock. + * + * This function disables USB HS PHY PLL clock. + */ +void CLOCK_DisableUsbhs1PhyPllClock(void); + +/* @} */ + /*! * @name PLL/PFD operations * @{ */ +/*! + * @brief PLL bypass setting + * + * @param base CCM_ANALOG base pointer. + * @param pll PLL control name (see @ref ccm_analog_pll_control_t enumeration) + * @param bypass Bypass the PLL. + * - true: Bypass the PLL. + * - false:Not bypass the PLL. + */ +static inline void CLOCK_SetPllBypass(CCM_ANALOG_Type *base, clock_pll_t pll, bool bypass) +{ + if (bypass) + { + CCM_ANALOG_TUPLE_REG_OFF(base, pll, 4U) = 1U << CCM_ANALOG_PLL_BYPASS_SHIFT; + } + else + { + CCM_ANALOG_TUPLE_REG_OFF(base, pll, 8U) = 1U << CCM_ANALOG_PLL_BYPASS_SHIFT; + } +} + +/*! + * @brief Check if PLL is bypassed + * + * @param base CCM_ANALOG base pointer. + * @param pll PLL control name (see @ref ccm_analog_pll_control_t enumeration) + * @return PLL bypass status. + * - true: The PLL is bypassed. + * - false: The PLL is not bypassed. + */ +static inline bool CLOCK_IsPllBypassed(CCM_ANALOG_Type *base, clock_pll_t pll) +{ + return (bool)(CCM_ANALOG_TUPLE_REG(base, pll) & (1U << CCM_ANALOG_PLL_BYPASS_SHIFT)); +} + +/*! + * @brief Check if PLL is enabled + * + * @param base CCM_ANALOG base pointer. + * @param pll PLL control name (see @ref ccm_analog_pll_control_t enumeration) + * @return PLL bypass status. + * - true: The PLL is enabled. + * - false: The PLL is not enabled. + */ +static inline bool CLOCK_IsPllEnabled(CCM_ANALOG_Type *base, clock_pll_t pll) +{ + return (bool)(CCM_ANALOG_TUPLE_REG(base, pll) & (1U << CCM_ANALOG_TUPLE_SHIFT(pll))); +} + +/*! + * @brief PLL bypass clock source setting. + * Note: change the bypass clock source also change the pll reference clock source. + * + * @param base CCM_ANALOG base pointer. + * @param pll PLL control name (see @ref ccm_analog_pll_control_t enumeration) + * @param src Bypass clock source, reference _clock_pll_bypass_clk_src. + */ +static inline void CLOCK_SetPllBypassRefClkSrc(CCM_ANALOG_Type *base, clock_pll_t pll, uint32_t src) +{ + CCM_ANALOG_TUPLE_REG(base, pll) |= (CCM_ANALOG_TUPLE_REG(base, pll) & (~CCM_ANALOG_PLL_BYPASS_CLK_SRC_MASK)) | src; +} + +/*! + * @brief Get PLL bypass clock value, it is PLL reference clock actually. + * If CLOCK1_P,CLOCK1_N is choose as the pll bypass clock source, please implement the CLKPN_FREQ define, otherwise 0 + * will be returned. + * @param base CCM_ANALOG base pointer. + * @param pll PLL control name (see @ref ccm_analog_pll_control_t enumeration) + * @retval bypass reference clock frequency value. + */ +static inline uint32_t CLOCK_GetPllBypassRefClk(CCM_ANALOG_Type *base, clock_pll_t pll) +{ + return (((CCM_ANALOG_TUPLE_REG(base, pll) & CCM_ANALOG_PLL_BYPASS_CLK_SRC_MASK) >> + CCM_ANALOG_PLL_BYPASS_CLK_SRC_SHIFT) == kCLOCK_PllClkSrc24M) ? + CLOCK_GetOscFreq() : + CLKPN_FREQ; +} /*! * @brief Initialize the ARM PLL. @@ -1095,7 +1333,6 @@ void CLOCK_InitVideoPll(const clock_video_pll_config_t *config); * @brief De-initialize the Video PLL. */ void CLOCK_DeinitVideoPll(void); - /*! * @brief Initialize the ENET PLL. * @@ -1184,20 +1421,6 @@ uint32_t CLOCK_GetSysPfdFreq(clock_pfd_t pfd); */ uint32_t CLOCK_GetUsb1PfdFreq(clock_pfd_t pfd); -/*! @brief Enable USB HS clock. - * - * This function only enables the access to USB HS prepheral, upper layer - * should first call the @ref CLOCK_EnableUsbhs0PhyPllClock to enable the PHY - * clock to use USB HS. - * - * @param src USB HS does not care about the clock source, here must be @ref kCLOCK_UsbSrcUnused. - * @param freq USB HS does not care about the clock source, so this parameter is ignored. - * @retval true The clock is set successfully. - * @retval false The clock source is invalid to get proper USB HS clock. - */ -bool CLOCK_EnableUsbhs0Clock(clock_usb_src_t src, uint32_t freq); - - /*! @brief Enable USB HS PHY PLL clock. * * This function enables the internal 480MHz USB PHY PLL clock. @@ -1215,20 +1438,6 @@ bool CLOCK_EnableUsbhs0PhyPllClock(clock_usb_phy_src_t src, uint32_t freq); */ void CLOCK_DisableUsbhs0PhyPllClock(void); -/*! @brief Enable USB HS clock. - * - * This function only enables the access to USB HS prepheral, upper layer - * should first call the @ref CLOCK_EnableUsbhs0PhyPllClock to enable the PHY - * clock to use USB HS. - * - * @param src USB HS does not care about the clock source, here must be @ref kCLOCK_UsbSrcUnused. - * @param freq USB HS does not care about the clock source, so this parameter is ignored. - * @retval true The clock is set successfully. - * @retval false The clock source is invalid to get proper USB HS clock. - */ -bool CLOCK_EnableUsbhs1Clock(clock_usb_src_t src, uint32_t freq); - - /*! @brief Enable USB HS PHY PLL clock. * * This function enables the internal 480MHz USB PHY PLL clock. @@ -1248,7 +1457,6 @@ void CLOCK_DisableUsbhs1PhyPllClock(void); /* @} */ - #if defined(__cplusplus) } #endif /* __cplusplus */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cmp.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cmp.c index 6a5f15a75b1..98039cd6f96 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cmp.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cmp.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_cmp.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.cmp" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cmp.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cmp.h index 5d16bf08de4..e228413f0c5 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cmp.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_cmp.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_common.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_common.c index 86f1625343d..903faf52b63 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_common.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_common.c @@ -1,10 +1,13 @@ /* +* The Clear BSD License * Copyright (c) 2015-2016, Freescale Semiconductor, Inc. * Copyright 2016 NXP * All rights reserved. * +* * Redistribution and use in source and binary forms, with or without modification, -* are permitted provided that the following conditions are met: +* are permitted (subject to the limitations in the disclaimer below) provided +* that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -17,6 +20,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * +* NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -38,6 +42,12 @@ typedef struct _mem_align_control_block uint16_t offset; /*!< offset from aligned adress to real address */ } mem_align_cb_t; +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.common" +#endif + + #ifndef __GIC_PRIO_BITS #if defined(ENABLE_RAM_VECTOR_TABLE) uint32_t InstallIRQHandler(IRQn_Type irq, uint32_t irqHandler) @@ -99,30 +109,50 @@ uint32_t InstallIRQHandler(IRQn_Type irq, uint32_t irqHandler) void EnableDeepSleepIRQ(IRQn_Type interrupt) { - uint32_t index = 0; uint32_t intNumber = (uint32_t)interrupt; - while (intNumber >= 32u) + +#if (defined(FSL_FEATURE_SYSCON_STARTER_DISCONTINUOUS) && (FSL_FEATURE_SYSCON_STARTER_DISCONTINUOUS == 1)) { - index++; - intNumber -= 32u; + SYSCON->STARTERP1 = 1u << intNumber; } +#else + { + uint32_t index = 0; - SYSCON->STARTERSET[index] = 1u << intNumber; + while (intNumber >= 32u) + { + index++; + intNumber -= 32u; + } + + SYSCON->STARTERSET[index] = 1u << intNumber; + } +#endif /* FSL_FEATURE_STARTER_DISCONTINUOUS */ EnableIRQ(interrupt); /* also enable interrupt at NVIC */ } void DisableDeepSleepIRQ(IRQn_Type interrupt) { - uint32_t index = 0; uint32_t intNumber = (uint32_t)interrupt; - while (intNumber >= 32u) + + DisableIRQ(interrupt); /* also disable interrupt at NVIC */ +#if (defined(FSL_FEATURE_SYSCON_STARTER_DISCONTINUOUS) && (FSL_FEATURE_SYSCON_STARTER_DISCONTINUOUS == 1)) { - index++; - intNumber -= 32u; + SYSCON->STARTERP1 &= ~(1u << intNumber); } +#else + { + uint32_t index = 0; - DisableIRQ(interrupt); /* also disable interrupt at NVIC */ - SYSCON->STARTERCLR[index] = 1u << intNumber; + while (intNumber >= 32u) + { + index++; + intNumber -= 32u; + } + + SYSCON->STARTERCLR[index] = 1u << intNumber; + } +#endif /* FSL_FEATURE_STARTER_DISCONTINUOUS */ } #endif /* FSL_FEATURE_SOC_SYSCON_COUNT */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_common.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_common.h index cd563c2e704..a53dbc2713d 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_common.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_common.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015-2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -65,14 +69,16 @@ /*@}*/ /* Debug console type definition. */ -#define DEBUG_CONSOLE_DEVICE_TYPE_NONE 0U /*!< No debug console. */ -#define DEBUG_CONSOLE_DEVICE_TYPE_UART 1U /*!< Debug console base on UART. */ -#define DEBUG_CONSOLE_DEVICE_TYPE_LPUART 2U /*!< Debug console base on LPUART. */ -#define DEBUG_CONSOLE_DEVICE_TYPE_LPSCI 3U /*!< Debug console base on LPSCI. */ -#define DEBUG_CONSOLE_DEVICE_TYPE_USBCDC 4U /*!< Debug console base on USBCDC. */ -#define DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM 5U /*!< Debug console base on USBCDC. */ -#define DEBUG_CONSOLE_DEVICE_TYPE_IUART 6U /*!< Debug console base on i.MX UART. */ -#define DEBUG_CONSOLE_DEVICE_TYPE_VUSART 7U /*!< Debug console base on LPC_USART. */ +#define DEBUG_CONSOLE_DEVICE_TYPE_NONE 0U /*!< No debug console. */ +#define DEBUG_CONSOLE_DEVICE_TYPE_UART 1U /*!< Debug console base on UART. */ +#define DEBUG_CONSOLE_DEVICE_TYPE_LPUART 2U /*!< Debug console base on LPUART. */ +#define DEBUG_CONSOLE_DEVICE_TYPE_LPSCI 3U /*!< Debug console base on LPSCI. */ +#define DEBUG_CONSOLE_DEVICE_TYPE_USBCDC 4U /*!< Debug console base on USBCDC. */ +#define DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM 5U /*!< Debug console base on USBCDC. */ +#define DEBUG_CONSOLE_DEVICE_TYPE_IUART 6U /*!< Debug console base on i.MX UART. */ +#define DEBUG_CONSOLE_DEVICE_TYPE_VUSART 7U /*!< Debug console base on LPC_USART. */ +#define DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART 8U /*!< Debug console base on LPC_USART. */ +#define DEBUG_CONSOLE_DEVICE_TYPE_SWO 9U /*!< Debug console base on SWO. */ /*! @brief Status group numbers. */ enum _status_groups @@ -140,6 +146,7 @@ enum _status_groups kStatusGroup_SDMA = 73, /*!< Group number for SDMA status codes. */ kStatusGroup_ICS = 74, /*!< Group number for ICS status codes. */ kStatusGroup_SPDIF = 75, /*!< Group number for SPDIF status codes. */ + kStatusGroup_LPC_MINISPI = 76, /*!< Group number for LPC_MINISPI status codes. */ kStatusGroup_NOTIFIER = 98, /*!< Group number for NOTIFIER status codes. */ kStatusGroup_DebugConsole = 99, /*!< Group number for debug console status codes. */ kStatusGroup_SEMC = 100, /*!< Group number for SEMC status codes. */ @@ -175,6 +182,13 @@ typedef int32_t status_t; #include "fsl_reset.h" #endif +/* + * Macro guard for whether to use default weak IRQ implementation in drivers + */ +#ifndef FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ +#define FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ 1 +#endif + /*! @name Min/max macros */ /* @{ */ #if !defined(MIN) @@ -273,13 +287,6 @@ _Pragma("diag_suppress=Pm120") ((unsigned int)((var) + ((alignbytes)-1)) & (unsigned int)(~(unsigned int)((alignbytes)-1))) /* @} */ -/*! Function to allocate/free L1 cache aligned memory using the malloc/free. */ -void *SDK_Malloc(size_t size, size_t alignbytes); - -void SDK_Free(void *ptr); - -/* @} */ - /*! @name Non-cacheable region definition macros */ /* For initialized non-zero non-cacheable variables, please using "AT_NONCACHEABLE_SECTION_INIT(var) ={xx};" or * "AT_NONCACHEABLE_SECTION_ALIGN_INIT(var) ={xx};" in your projects to define them, for zero-inited non-cacheable variables, @@ -339,6 +346,37 @@ void SDK_Free(void *ptr); #endif /* @} */ +/*! @name Time sensitive region */ +/* @{ */ +#if defined(FSL_SDK_DRIVER_QUICK_ACCESS_ENABLE) && FSL_SDK_DRIVER_QUICK_ACCESS_ENABLE +#if (defined(__ICCARM__)) +#define AT_QUICKACCESS_SECTION_CODE(func) func @"CodeQuickAccess" +#define AT_QUICKACCESS_SECTION_DATA(func) func @"DataQuickAccess" +#elif(defined(__ARMCC_VERSION)) +#define AT_QUICKACCESS_SECTION_CODE(func) __attribute__((section("CodeQuickAccess"))) func +#define AT_QUICKACCESS_SECTION_DATA(func) __attribute__((section("DataQuickAccess"))) func +#elif(defined(__GNUC__)) +#define AT_QUICKACCESS_SECTION_CODE(func) __attribute__((section("CodeQuickAccess"))) func +#define AT_QUICKACCESS_SECTION_DATA(func) __attribute__((section("DataQuickAccess"))) func +#else +#error Toolchain not supported. +#endif /* defined(__ICCARM__) */ +#else +#if (defined(__ICCARM__)) +#define AT_QUICKACCESS_SECTION_CODE(func) func +#define AT_QUICKACCESS_SECTION_DATA(func) func +#elif(defined(__ARMCC_VERSION)) +#define AT_QUICKACCESS_SECTION_CODE(func) func +#define AT_QUICKACCESS_SECTION_DATA(func) func +#elif(defined(__GNUC__)) +#define AT_QUICKACCESS_SECTION_CODE(func) func +#define AT_QUICKACCESS_SECTION_DATA(func) func +#else +#error Toolchain not supported. +#endif +#endif /* __FSL_SDK_DRIVER_QUICK_ACCESS_ENABLE */ +/* @} */ + /******************************************************************************* * API ******************************************************************************/ @@ -511,6 +549,24 @@ void SDK_Free(void *ptr); void DisableDeepSleepIRQ(IRQn_Type interrupt); #endif /* FSL_FEATURE_SOC_SYSCON_COUNT */ + /*! + * @brief Allocate memory with given alignment and aligned size. + * + * This is provided to support the dynamically allocated memory + * used in cache-able region. + * @param size The length required to malloc. + * @param alignbytes The alignment size. + * @retval The allocated memory. + */ + void *SDK_Malloc(size_t size, size_t alignbytes); + + /*! + * @brief Free memory. + * + * @param ptr The memory to be release. + */ + void SDK_Free(void *ptr); + #if defined(__cplusplus) } #endif diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_csi.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_csi.c index be90aa10588..df993d29dc4 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_csi.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_csi.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2017, NXP Semiconductors, Inc. * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.csi" +#endif + + /* Two frame buffer loaded to CSI register at most. */ #define CSI_MAX_ACTIVE_FRAME_NUM 2 diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_csi.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_csi.h index 75e17233e9d..96230c83186 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_csi.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_csi.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2017, NXP Semiconductors, Inc. * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcdc.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcdc.c index 94893cc9e0a..5e0e3a97b41 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcdc.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcdc.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2017, NXP * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_dcdc.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.dcdc_1" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ @@ -330,13 +340,12 @@ void DCDC_SetInternalRegulatorConfig(DCDC_Type *base, const dcdc_internal_regula void DCDC_BootIntoDCM(DCDC_Type *base) { base->REG0 &= ~(DCDC_REG0_PWD_ZCD_MASK | DCDC_REG0_PWD_CMP_OFFSET_MASK); - base->REG2 = (~DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK & base->REG2) | DCDC_REG2_LOOPCTRL_EN_RCSCALE(0x3U) | + base->REG2 = (~DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK & base->REG2) | DCDC_REG2_LOOPCTRL_EN_RCSCALE(0x4U) | DCDC_REG2_DCM_SET_CTRL_MASK; } void DCDC_BootIntoCCM(DCDC_Type *base) { base->REG0 = (~DCDC_REG0_PWD_CMP_OFFSET_MASK & base->REG0) | DCDC_REG0_PWD_ZCD_MASK; - base->REG2 = (~DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK & base->REG2) | DCDC_REG2_LOOPCTRL_EN_RCSCALE(0x3U) | - DCDC_REG2_DCM_SET_CTRL_MASK; + base->REG2 = (~DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK & base->REG2) | DCDC_REG2_LOOPCTRL_EN_RCSCALE(0x3U); } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcdc.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcdc.h index 305d8359460..647d3a85894 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcdc.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcdc.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2017, NXP * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcp.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcp.c index 8512a301ec5..fdc13fa0fc6 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcp.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcp.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright 2017 NXP * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.dcp" +#endif + + /*! Compile time sizeof() check */ #define BUILD_ASSURE(condition, msg) extern int msg[1 - 2 * (!(condition))] __attribute__((unused)) diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcp.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcp.h index 5b943895817..15694703a63 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcp.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dcp.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright 2017 NXP * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dmamux.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dmamux.c index 39ce9cfbead..155531de5a4 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dmamux.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dmamux.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.dmamux" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dmamux.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dmamux.h index 071348b2c25..17f32ee2e8d 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dmamux.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_dmamux.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_edma.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_edma.c index 65f37619fe7..96b0f800229 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_edma.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_edma.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.edma" +#endif + + #define EDMA_TRANSFER_ENABLED_MASK 0x80U /******************************************************************************* @@ -711,8 +721,10 @@ status_t EDMA_SubmitTransfer(edma_handle_t *handle, const edma_transfer_config_t */ if (tcdRegs->DLAST_SGA == (uint32_t)&handle->tcdPool[currentTcd]) { + /* Clear the DREQ bits for the dynamic scatter gather */ + tcdRegs->CSR |= DMA_CSR_DREQ_MASK; /* Enable scatter/gather also in the TCD registers. */ - csr = (tcdRegs->CSR | DMA_CSR_ESG_MASK) & ~DMA_CSR_DREQ_MASK; + csr = tcdRegs->CSR | DMA_CSR_ESG_MASK; /* Must write the CSR register one-time, because the transfer maybe finished anytime. */ tcdRegs->CSR = csr; /* @@ -727,6 +739,7 @@ status_t EDMA_SubmitTransfer(edma_handle_t *handle, const edma_transfer_config_t */ if (tcdRegs->CSR & DMA_CSR_ESG_MASK) { + tcdRegs->CSR &= ~DMA_CSR_DREQ_MASK; return kStatus_Success; } /* diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_edma.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_edma.h index e3564762035..03bc8db16dd 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_edma.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_edma.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -52,7 +56,7 @@ #define DMA_DCHPRI_INDEX(channel) (((channel) & ~0x03U) | (3 - ((channel)&0x03U))) /*! @brief Get the pointer of DCHPRIn */ -#define DMA_DCHPRIn(base, channel) ((volatile uint8_t *)&(base->DCHPRI3))[DMA_DCHPRI_INDEX(channel)] +#define DMA_DCHPRIn(base, channel) ((volatile uint8_t *)&((base)->DCHPRI3))[DMA_DCHPRI_INDEX(channel)] /*! @brief eDMA transfer configuration */ typedef enum _edma_transfer_size @@ -60,6 +64,7 @@ typedef enum _edma_transfer_size kEDMA_TransferSize1Bytes = 0x0U, /*!< Source/Destination data transfer size is 1 byte every time */ kEDMA_TransferSize2Bytes = 0x1U, /*!< Source/Destination data transfer size is 2 bytes every time */ kEDMA_TransferSize4Bytes = 0x2U, /*!< Source/Destination data transfer size is 4 bytes every time */ + kEDMA_TransferSize8Bytes = 0x3U, /*!< Source/Destination data transfer size is 8 bytes every time */ kEDMA_TransferSize16Bytes = 0x4U, /*!< Source/Destination data transfer size is 16 bytes every time */ kEDMA_TransferSize32Bytes = 0x5U, /*!< Source/Destination data transfer size is 32 bytes every time */ } edma_transfer_size_t; @@ -242,7 +247,24 @@ typedef struct _edma_tcd /*! @brief Callback for eDMA */ struct _edma_handle; -/*! @brief Define callback function for eDMA. */ +/*! @brief Define callback function for eDMA. + * + * This callback function is called in the EDMA interrupt handle. + * In normal mode, run into callback function means the transfer users need is done. + * In scatter gather mode, run into callback function means a transfer control block (tcd) is finished. Not + * all transfer finished, users can get the finished tcd numbers using interface EDMA_GetUnusedTCDNumber. + * + * @param handle EDMA handle pointer, users shall not touch the values inside. + * @param userData The callback user paramter pointer. Users can use this paramter to involve things users need to + * change in EDMA callback function. + * @param transferDone If the current loaded transfer done. In normal mode it means if all transfer done. In scatter + * gather mode, this paramter shows is the current transfer block in EDMA regsiter is done. As the + * load of core is different, it will be different if the new tcd loaded into EDMA registers while + * this callback called. If true, it always means new tcd still not loaded into registers, while + * false means new tcd already loaded into registers. + * @param tcds How many tcds are done from the last callback. This parameter only used in scatter gather mode. It + * tells user how many tcds are finished between the last callback and this. + */ typedef void (*edma_callback)(struct _edma_handle *handle, void *userData, bool transferDone, uint32_t tcds); /*! @brief eDMA transfer handle structure */ @@ -702,7 +724,7 @@ static inline void EDMA_TriggerChannelStart(DMA_Type *base, uint32_t channel) * @brief Gets the remaining major loop count from the eDMA current channel TCD. * * This function checks the TCD (Task Control Descriptor) status for a specified - * eDMA channel and returns the the number of major loop count that has not finished. + * eDMA channel and returns the number of major loop count that has not finished. * * @param base eDMA peripheral base address. * @param channel eDMA channel number. @@ -774,7 +796,10 @@ void EDMA_CreateHandle(edma_handle_t *handle, DMA_Type *base, uint32_t channel); /*! * @brief Installs the TCDs memory pool into the eDMA handle. * - * This function is called after the EDMA_CreateHandle to use scatter/gather feature. + * This function is called after the EDMA_CreateHandle to use scatter/gather feature. This function shall only be used + * while users need to use scatter gather mode. Scatter gather mode enables EDMA to load a new transfer control block + * (tcd) in hardware, and automatically reconfigure that DMA channel for a new transfer. + * Users need to preapre tcd memory and also configure tcds using interface EDMA_SubmitTransfer. * * @param handle eDMA handle pointer. * @param tcdPool A memory pool to store TCDs. It must be 32 bytes aligned. @@ -786,7 +811,7 @@ void EDMA_InstallTCDMemory(edma_handle_t *handle, edma_tcd_t *tcdPool, uint32_t * @brief Installs a callback function for the eDMA transfer. * * This callback is called in the eDMA IRQ handler. Use the callback to do something after - * the current major loop transfer completes. + * the current major loop transfer completes. This function will be called every time one tcd finished transfer. * * @param handle eDMA handle pointer. * @param callback eDMA callback function pointer. @@ -824,8 +849,8 @@ void EDMA_PrepareTransfer(edma_transfer_config_t *config, * @brief Submits the eDMA transfer request. * * This function submits the eDMA transfer request according to the transfer configuration structure. - * If submitting the transfer request repeatedly, this function packs an unprocessed request as - * a TCD and enables scatter/gather feature to process it in the next time. + * In scatter gather mode, call this function will add a configured tcd to the circular list of tcd pool. + * The tcd pools is setup by call function EDMA_InstallTCDMemory before. * * @param handle eDMA handle pointer. * @param config Pointer to eDMA transfer configuration structure. diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_elcdif.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_elcdif.c index de6221a9433..51aabe3b885 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_elcdif.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_elcdif.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2017, NXP Semiconductors, Inc. * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_elcdif.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.elcdif" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ @@ -286,10 +296,6 @@ status_t ELCDIF_UpdateLut( for (i = 0; i < count; i++) { *regLutData = lutData[i]; - - for (volatile uint32_t j = 0; j < 0x80; j++) - { - } } return kStatus_Success; diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_elcdif.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_elcdif.h index e420b84d6a7..2183c84f7d7 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_elcdif.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_elcdif.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2017, NXP Semiconductors, Inc. * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enc.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enc.c index c513d5be5ac..76db836d06b 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enc.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enc.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -33,6 +37,12 @@ /******************************************************************************* * Definitions ******************************************************************************/ + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.enc" +#endif + #define ENC_CTRL_W1C_FLAGS (ENC_CTRL_HIRQ_MASK | ENC_CTRL_XIRQ_MASK | ENC_CTRL_DIRQ_MASK | ENC_CTRL_CMPIRQ_MASK) #define ENC_CTRL2_W1C_FLAGS (ENC_CTRL2_SABIRQ_MASK | ENC_CTRL2_ROIRQ_MASK | ENC_CTRL2_RUIRQ_MASK) diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enc.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enc.h index 740fc639bc2..64c4f402da2 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enc.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enc.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -303,6 +307,22 @@ void ENC_DoSoftwareLoadInitialPositionValue(ENC_Type *base); */ void ENC_SetSelfTestConfig(ENC_Type *base, const enc_self_test_config_t *config); +/*! + * @brief Enable watchdog for ENC module. + * + * @param base ENC peripheral base address + * @param enable Enables or disables the watchdog + */ +void ENC_EnableWatchdog(ENC_Type *base, bool enable); + +/*! + * @brief Set initial position value for ENC module. + * + * @param base ENC peripheral base address + * @param value Positive initial value + */ +void ENC_SetInitialPositionValue(ENC_Type *base, uint32_t value); + /* @} */ /*! diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enet.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enet.c index 2e7e002425c..d44b73eb943 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enet.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enet.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015 - 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -36,6 +40,12 @@ /******************************************************************************* * Definitions ******************************************************************************/ + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.enet" +#endif + /*! @brief IPv4 PTP message IP version offset. */ #define ENET_PTP1588_IPVERSION_OFFSET 0x0EU /*! @brief IPv4 PTP message UDP protocol offset. */ @@ -99,7 +109,9 @@ /*! @brief NanoSecond in one second. */ #define ENET_NANOSECOND_ONE_SECOND 1000000000U /*! @brief Define a common clock cycle delays used for time stamp capture. */ -#define ENET_1588TIME_DELAY_COUNT 38U +#ifndef ENET_1588TIME_DELAY_COUNT +#define ENET_1588TIME_DELAY_COUNT 10U +#endif /*! @brief Defines the macro for converting constants from host byte order to network byte order. */ #define ENET_HTONS(n) __REV16(n) @@ -793,6 +805,12 @@ static void ENET_SetRxBufferDescriptors(enet_handle_t *handle, const enet_config #else rxBuffer = buffCfg->rxBufferAlign; #endif + +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL + /* Invalidate rx buffers before DMA transfer data into them. */ + DCACHE_InvalidateByRange((uint32_t)rxBuffer, (buffCfg->rxBdNumber * rxBuffSizeAlign)); +#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ + for (count = 0; count < buffCfg->rxBdNumber; count++) { /* Set data buffer and the length. */ @@ -1172,24 +1190,18 @@ status_t ENET_ReadFrame(ENET_Type *base, enet_handle_t *handle, uint8_t *data, u else { /* A frame on one buffer or several receive buffers are both considered. */ -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL - /* Add the cache invalidate maintain. */ #if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); #else address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ +#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL + /* Add the cache invalidate maintain. */ DCACHE_InvalidateByRange(address, handle->rxBuffSizeAlign[0]); -#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ -/* A frame on one buffer or several receive buffers are both considered. */ +#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ #ifdef ENET_ENHANCEDBUFFERDESCRIPTOR_MODE enet_ptp_time_data_t ptpTimestamp; - bool isPtpEventMessage = false; -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ + bool isPtpEventMessage = false; /* Parse the PTP message according to the header message. */ isPtpEventMessage = ENET_Ptp1588ParseFrame((uint8_t *)address, &ptpTimestamp, false); #endif /* ENET_ENHANCEDBUFFERDESCRIPTOR_MODE */ @@ -1205,11 +1217,6 @@ status_t ENET_ReadFrame(ENET_Type *base, enet_handle_t *handle, uint8_t *data, u { /* Copy the frame to user's buffer without FCS. */ len = curBuffDescrip->length - offset; -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ memcpy(data + offset, (void *)address, len); #ifdef ENET_ENHANCEDBUFFERDESCRIPTOR_MODE /* Store the PTP 1588 timestamp for received PTP event frame. */ @@ -1240,11 +1247,7 @@ status_t ENET_ReadFrame(ENET_Type *base, enet_handle_t *handle, uint8_t *data, u { break; } -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ + memcpy(data + offset, (void *)address, handle->rxBuffSizeAlign[0]); offset += handle->rxBuffSizeAlign[0]; @@ -1254,13 +1257,13 @@ status_t ENET_ReadFrame(ENET_Type *base, enet_handle_t *handle, uint8_t *data, u /* Get the current buffer descriptor. */ curBuffDescrip = handle->rxBdCurrent[0]; -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL /* Add the cache invalidate maintain. */ #if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); #else address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ +#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL DCACHE_InvalidateByRange(address, handle->rxBuffSizeAlign[0]); #endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ } @@ -1346,6 +1349,9 @@ status_t ENET_SendFrame(ENET_Type *base, enet_handle_t *handle, const uint8_t *d address = (uint32_t)curBuffDescrip->buffer; #endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ memcpy((void *)address, data, length); +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL + DCACHE_CleanByRange(address, length); +#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ /* Set data length. */ curBuffDescrip->length = length; #ifdef ENET_ENHANCEDBUFFERDESCRIPTOR_MODE @@ -1371,15 +1377,6 @@ status_t ENET_SendFrame(ENET_Type *base, enet_handle_t *handle, const uint8_t *d { handle->txBdCurrent[0]++; } -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL - /* Add the cache clean maintain. */ -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ - DCACHE_CleanByRange(address, length); -#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ /* Active the transmit buffer descriptor. */ ENET_ActiveSend(base, 0); @@ -1413,15 +1410,19 @@ status_t ENET_SendFrame(ENET_Type *base, enet_handle_t *handle, const uint8_t *d } /* update the size left to be transmit. */ sizeleft = length - len; +#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET + address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); +#else + address = (uint32_t)curBuffDescrip->buffer; +#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ if (sizeleft > handle->txBuffSizeAlign[0]) { /* Data copy. */ -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ memcpy((void *)address, data + len, handle->txBuffSizeAlign[0]); +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL + /* Add the cache clean maintain. */ + DCACHE_CleanByRange(address, handle->txBuffSizeAlign[0]); +#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ /* Data length update. */ curBuffDescrip->length = handle->txBuffSizeAlign[0]; len += handle->txBuffSizeAlign[0]; @@ -1433,24 +1434,15 @@ status_t ENET_SendFrame(ENET_Type *base, enet_handle_t *handle, const uint8_t *d } else { -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ + memcpy((void *)address, data + len, sizeleft); - curBuffDescrip->length = sizeleft; - /* Set Last buffer wrap flag. */ - curBuffDescrip->control |= ENET_BUFFDESCRIPTOR_TX_READY_MASK | ENET_BUFFDESCRIPTOR_TX_LAST_MASK; #if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL /* Add the cache clean maintain. */ -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ - DCACHE_CleanByRange(address, handle->txBuffSizeAlign[0]); -#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ + DCACHE_CleanByRange(address, sizeleft); +#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ + curBuffDescrip->length = sizeleft; + /* Set Last buffer wrap flag. */ + curBuffDescrip->control |= ENET_BUFFDESCRIPTOR_TX_READY_MASK | ENET_BUFFDESCRIPTOR_TX_LAST_MASK; /* Active the transmit buffer descriptor. */ ENET_ActiveSend(base, 0); @@ -1637,25 +1629,19 @@ status_t ENET_ReadFrameMultiRing( else { /* A frame on one buffer or several receive buffers are both considered. */ -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL - /* Add the cache invalidate maintain. */ #if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); #else address = (uint32_t)curBuffDescrip->buffer; #endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL + /* Add the cache invalidate maintain. */ DCACHE_InvalidateByRange(address, handle->rxBuffSizeAlign[ringId]); #endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ #ifdef ENET_ENHANCEDBUFFERDESCRIPTOR_MODE enet_ptp_time_data_t ptpTimestamp; bool isPtpEventMessage = false; - /* Parse the PTP message according to the header message. */ -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ isPtpEventMessage = ENET_Ptp1588ParseFrame((uint8_t *)address, &ptpTimestamp, false); #endif /* ENET_ENHANCEDBUFFERDESCRIPTOR_MODE */ @@ -1670,11 +1656,6 @@ status_t ENET_ReadFrameMultiRing( { /* Copy the frame to user's buffer without FCS. */ len = curBuffDescrip->length - offset; -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ memcpy(data + offset, (void *)address, len); #ifdef ENET_ENHANCEDBUFFERDESCRIPTOR_MODE /* Store the PTP 1588 timestamp for received PTP event frame. */ @@ -1705,11 +1686,6 @@ status_t ENET_ReadFrameMultiRing( { break; } -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ memcpy(data + offset, (void *)address, handle->rxBuffSizeAlign[ringId]); offset += handle->rxBuffSizeAlign[ringId]; @@ -1721,13 +1697,13 @@ status_t ENET_ReadFrameMultiRing( /* Get the current buffer descriptor. */ curBuffDescrip = handle->rxBdCurrent[ringId]; -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL - /* Add the cache invalidate maintain. */ #if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); #else address = (uint32_t)curBuffDescrip->buffer; #endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL + /* Add the cache invalidate maintain. */ DCACHE_InvalidateByRange(address, handle->rxBuffSizeAlign[ringId]); #endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ } @@ -1777,6 +1753,11 @@ status_t ENET_SendFrameMultiRing( #endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ memcpy((void *)address, data, length); +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL + /* Add the cache clean maintain. */ + DCACHE_CleanByRange(address, length); +#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ + /* Set data length. */ curBuffDescrip->length = length; #ifdef ENET_ENHANCEDBUFFERDESCRIPTOR_MODE @@ -1802,15 +1783,7 @@ status_t ENET_SendFrameMultiRing( { handle->txBdCurrent[ringId]++; } -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL - /* Add the cache clean maintain. */ -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ - DCACHE_CleanByRange(address, length); -#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ + /* Active the transmit buffer descriptor. */ ENET_ActiveSend(base, ringId); @@ -1844,53 +1817,41 @@ status_t ENET_SendFrameMultiRing( } /* update the size left to be transmit. */ sizeleft = length - len; - if (sizeleft > handle->txBuffSizeAlign[ringId]) - { - /* Data copy. */ #if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); + address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); #else - address = (uint32_t)curBuffDescrip->buffer; + address = (uint32_t)curBuffDescrip->buffer; #endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ + if (sizeleft > handle->txBuffSizeAlign[ringId]) + { + /* Data copy. */ memcpy((void*)address, data + len, handle->txBuffSizeAlign[ringId]); +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL + /* Add the cache clean maintain. */ + DCACHE_CleanByRange(address, handle->txBuffSizeAlign[ringId]); +#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ /* Data length update. */ curBuffDescrip->length = handle->txBuffSizeAlign[ringId]; len += handle->txBuffSizeAlign[ringId]; /* Sets the control flag. */ curBuffDescrip->control &= ~ENET_BUFFDESCRIPTOR_TX_LAST_MASK; curBuffDescrip->control |= ENET_BUFFDESCRIPTOR_TX_READY_MASK; -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL - /* Add the cache clean maintain. */ -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ - DCACHE_CleanByRange(address, handle->txBuffSizeAlign[ringId]); -#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ + /* Active the transmit buffer descriptor*/ ENET_ActiveSend(base, ringId); } else { -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ + memcpy((void *)address, data + len, sizeleft); - curBuffDescrip->length = sizeleft; - /* Set Last buffer wrap flag. */ - curBuffDescrip->control |= ENET_BUFFDESCRIPTOR_TX_READY_MASK | ENET_BUFFDESCRIPTOR_TX_LAST_MASK; #if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL /* Add the cache clean maintain. */ -#if defined(FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET) && FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET - address = MEMORY_ConvertMemoryMapAddress((uint32_t)curBuffDescrip->buffer,kMEMORY_DMA2Local); -#else - address = (uint32_t)curBuffDescrip->buffer; -#endif /* FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET */ DCACHE_CleanByRange(address, sizeleft); #endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ + curBuffDescrip->length = sizeleft; + /* Set Last buffer wrap flag. */ + curBuffDescrip->control |= ENET_BUFFDESCRIPTOR_TX_READY_MASK | ENET_BUFFDESCRIPTOR_TX_LAST_MASK; + /* Active the transmit buffer descriptor. */ ENET_ActiveSend(base, ringId); @@ -1899,9 +1860,6 @@ status_t ENET_SendFrameMultiRing( /* Get the current buffer descriptor address. */ curBuffDescrip = handle->txBdCurrent[ringId]; -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL -/* Add the cache invalidate maintain. */ -#endif /* FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL */ } while (!(curBuffDescrip->control & ENET_BUFFDESCRIPTOR_TX_READY_MASK)); return kStatus_ENET_TxFrameBusy; @@ -2154,7 +2112,7 @@ static bool ENET_Ptp1588ParseFrame(const uint8_t *data, enet_ptp_time_data_t *pt switch (ENET_HTONS(ptpType)) { /* Ethernet layer 2. */ case ENET_ETHERNETL2: - if (*(uint8_t *)(buffer + ENET_PTP1588_ETHL2_MSGTYPE_OFFSET) <= kENET_PtpEventMsgType) + if ((*(uint8_t *)(buffer + ENET_PTP1588_ETHL2_MSGTYPE_OFFSET) & 0x0F) <= kENET_PtpEventMsgType) { isPtpMsg = true; if (!isFastEnabled) @@ -2487,6 +2445,7 @@ static status_t ENET_StoreTxFrameTime(ENET_Type *base, enet_handle_t *handle, ui isPtpEventMessage = ENET_Ptp1588ParseFrame((uint8_t *)address, &ptpTimeData, false); if (isPtpEventMessage) { + /* Only store tx timestamp for ptp event message. */ do { /* Increase current buffer descriptor to the next one. */ @@ -2522,6 +2481,9 @@ static status_t ENET_StoreTxFrameTime(ENET_Type *base, enet_handle_t *handle, ui ptpTimeData.timeStamp.second = handle->msTimerSecond - 1; } + /* Save transmit time stamp nanosecond. */ + ptpTimeData.timeStamp.nanosecond = curBuffDescrip->timestamp; + /* Enable the interrupt. */ EnableGlobalIRQ(primask); @@ -2532,7 +2494,6 @@ static status_t ENET_StoreTxFrameTime(ENET_Type *base, enet_handle_t *handle, ui /* Get the current transmit buffer descriptor. */ curBuffDescrip = handle->txBdDirtyTime[ringId]; - /* Get the control status data, If the buffer descriptor has not been processed break out. */ if (curBuffDescrip->control & ENET_BUFFDESCRIPTOR_TX_READY_MASK) { @@ -2541,6 +2502,18 @@ static status_t ENET_StoreTxFrameTime(ENET_Type *base, enet_handle_t *handle, ui } while (handle->txBdDirtyTime[ringId] != handle->txBdCurrent[ringId]); return kStatus_ENET_TxFrameFail; } + else + { + /* Only increase current buffer descriptor to the next one. */ + if (handle->txBdDirtyTime[ringId]->control & ENET_BUFFDESCRIPTOR_TX_WRAP_MASK) + { + handle->txBdDirtyTime[ringId] = handle->txBdBase[ringId]; + } + else + { + handle->txBdDirtyTime[ringId]++; + } + } return kStatus_Success; } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enet.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enet.h index d652e2bafb5..3538bca2f2b 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enet.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_enet.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015 - 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -46,7 +50,7 @@ /*! @name Driver version */ /*@{*/ /*! @brief Defines the driver version. */ -#define FSL_ENET_DRIVER_VERSION (MAKE_VERSION(2, 2, 1)) /*!< Version 2.2.1. */ +#define FSL_ENET_DRIVER_VERSION (MAKE_VERSION(2, 2, 3)) /*!< Version 2.2.3. */ /*@}*/ /*! @name ENET DESCRIPTOR QUEUE */ @@ -194,7 +198,7 @@ typedef enum _enet_mii_mode * * Notice: "kENET_MiiSpeed1000M" only supported when mii mode is "kENET_RgmiiMode". */ -typedef enum _enet_mii_speed +typedef enum _enet_mii_speed { kENET_MiiSpeed10M = 0U, /*!< Speed 10 Mbps. */ kENET_MiiSpeed100M = 1U, /*!< Speed 100 Mbps. */ @@ -204,21 +208,21 @@ typedef enum _enet_mii_speed } enet_mii_speed_t; /*! @brief Defines the half or full duplex for the MII data interface. */ -typedef enum _enet_mii_duplex +typedef enum _enet_mii_duplex { kENET_MiiHalfDuplex = 0U, /*!< Half duplex mode. */ kENET_MiiFullDuplex /*!< Full duplex mode. */ } enet_mii_duplex_t; /*! @brief Define the MII opcode for normal MDIO_CLAUSES_22 Frame. */ -typedef enum _enet_mii_write +typedef enum _enet_mii_write { kENET_MiiWriteNoCompliant = 0U, /*!< Write frame operation, but not MII-compliant. */ kENET_MiiWriteValidFrame /*!< Write frame operation for a valid MII management frame. */ } enet_mii_write_t; /*! @brief Defines the read operation for the MII management frame. */ -typedef enum _enet_mii_read +typedef enum _enet_mii_read { kENET_MiiReadValidFrame = 2U, /*!< Read frame operation for a valid MII management frame. */ kENET_MiiReadNoCompliant = 3U /*!< Read frame operation, but not MII-compliant. */ @@ -226,7 +230,8 @@ typedef enum _enet_mii_read #if defined(FSL_FEATURE_ENET_HAS_EXTEND_MDIO) && FSL_FEATURE_ENET_HAS_EXTEND_MDIO /*! @brief Define the MII opcode for extended MDIO_CLAUSES_45 Frame. */ -typedef enum _enet_mii_extend_opcode { +typedef enum _enet_mii_extend_opcode +{ kENET_MiiAddrWrite_C45 = 0U, /*!< Address Write operation. */ kENET_MiiWriteFrame_C45 = 1U, /*!< Write frame operation for a valid MII management frame. */ kENET_MiiReadFrame_C45 = 3U /*!< Read frame operation for a valid MII management frame. */ @@ -245,7 +250,7 @@ typedef enum _enet_mii_extend_opcode { * configure rxFifoFullThreshold and txFifoWatermark * in the enet_config_t. */ -typedef enum _enet_special_control_flag +typedef enum _enet_special_control_flag { kENET_ControlFlowControlEnable = 0x0001U, /*!< Enable ENET flow control: pause frame. */ kENET_ControlRxPayloadCheckEnable = 0x0002U, /*!< Enable ENET receive payload length check. */ @@ -268,7 +273,7 @@ typedef enum _enet_special_control_flag * members. Members usually map to interrupt enable bits in one or more * peripheral registers. */ -typedef enum _enet_interrupt_enable +typedef enum _enet_interrupt_enable { kENET_BabrInterrupt = ENET_EIR_BABR_MASK, /*!< Babbling receive error interrupt source */ kENET_BabtInterrupt = ENET_EIR_BABT_MASK, /*!< Babbling transmit error interrupt source */ @@ -302,7 +307,7 @@ typedef enum _enet_interrupt_enable } enet_interrupt_enable_t; /*! @brief Defines the common interrupt event for callback use. */ -typedef enum _enet_event +typedef enum _enet_event { kENET_RxEvent, /*!< Receive event. */ kENET_TxEvent, /*!< Transmit event. */ @@ -314,7 +319,7 @@ typedef enum _enet_event #if defined(FSL_FEATURE_ENET_HAS_AVB) && FSL_FEATURE_ENET_HAS_AVB /*! @brief Defines certain idle slope for bandwidth fraction. */ -typedef enum _enet_idle_slope +typedef enum _enet_idle_slope { kENET_IdleSlope1 = 1U, /*!< The bandwidth fraction is about 0.002. */ kENET_IdleSlope2 = 2U, /*!< The bandwidth fraction is about 0.003. */ @@ -339,7 +344,7 @@ typedef enum _enet_idle_slope #endif /* FSL_FEATURE_ENET_HAS_AVB */ /*! @brief Defines the transmit accelerator configuration. */ -typedef enum _enet_tx_accelerator +typedef enum _enet_tx_accelerator { kENET_TxAccelIsShift16Enabled = ENET_TACC_SHIFT16_MASK, /*!< Transmit FIFO shift-16. */ kENET_TxAccelIpCheckEnabled = ENET_TACC_IPCHK_MASK, /*!< Insert IP header checksum. */ @@ -347,7 +352,7 @@ typedef enum _enet_tx_accelerator } enet_tx_accelerator_t; /*! @brief Defines the receive accelerator configuration. */ -typedef enum _enet_rx_accelerator +typedef enum _enet_rx_accelerator { kENET_RxAccelPadRemoveEnabled = ENET_RACC_PADREM_MASK, /*!< Padding removal for short IP frames. */ kENET_RxAccelIpCheckEnabled = ENET_RACC_IPDIS_MASK, /*!< Discard with wrong IP header checksum. */ @@ -358,7 +363,7 @@ typedef enum _enet_rx_accelerator #ifdef ENET_ENHANCEDBUFFERDESCRIPTOR_MODE /*! @brief Defines the ENET PTP message related constant. */ -typedef enum _enet_ptp_event_type +typedef enum _enet_ptp_event_type { kENET_PtpEventMsgType = 3U, /*!< PTP event message type. */ kENET_PtpSrcPortIdLen = 10U, /*!< PTP message sequence id length. */ @@ -367,7 +372,7 @@ typedef enum _enet_ptp_event_type } enet_ptp_event_type_t; /*! @brief Defines the IEEE 1588 PTP timer channel numbers. */ -typedef enum _enet_ptp_timer_channel +typedef enum _enet_ptp_timer_channel { kENET_PtpTimerChannel1 = 0U, /*!< IEEE 1588 PTP timer Channel 1. */ kENET_PtpTimerChannel2, /*!< IEEE 1588 PTP timer Channel 2. */ @@ -481,14 +486,16 @@ typedef struct _enet_data_error_stats */ typedef struct _enet_buffer_config { - uint16_t rxBdNumber; /*!< Receive buffer descriptor number. */ - uint16_t txBdNumber; /*!< Transmit buffer descriptor number. */ - uint32_t rxBuffSizeAlign; /*!< Aligned receive data buffer size. */ - uint32_t txBuffSizeAlign; /*!< Aligned transmit data buffer size. */ - volatile enet_rx_bd_struct_t *rxBdStartAddrAlign; /*!< Aligned receive buffer descriptor start address: should be non-cacheable. */ - volatile enet_tx_bd_struct_t *txBdStartAddrAlign; /*!< Aligned transmit buffer descriptor start address: should be non-cacheable. */ - uint8_t *rxBufferAlign; /*!< Receive data buffer start address. */ - uint8_t *txBufferAlign; /*!< Transmit data buffer start address. */ + uint16_t rxBdNumber; /*!< Receive buffer descriptor number. */ + uint16_t txBdNumber; /*!< Transmit buffer descriptor number. */ + uint32_t rxBuffSizeAlign; /*!< Aligned receive data buffer size. */ + uint32_t txBuffSizeAlign; /*!< Aligned transmit data buffer size. */ + volatile enet_rx_bd_struct_t + *rxBdStartAddrAlign; /*!< Aligned receive buffer descriptor start address: should be non-cacheable. */ + volatile enet_tx_bd_struct_t + *txBdStartAddrAlign; /*!< Aligned transmit buffer descriptor start address: should be non-cacheable. */ + uint8_t *rxBufferAlign; /*!< Receive data buffer start address. */ + uint8_t *txBufferAlign; /*!< Transmit data buffer start address. */ } enet_buffer_config_t; #ifdef ENET_ENHANCEDBUFFERDESCRIPTOR_MODE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_ewm.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_ewm.c index f22eff941e9..bbc49d62e75 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_ewm.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_ewm.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_ewm.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.ewm" +#endif + + /******************************************************************************* * Code ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_ewm.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_ewm.h index aa32ed3c713..55ab66af951 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_ewm.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_ewm.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexcan.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexcan.c index caf73d56b54..132dbfb7025 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexcan.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexcan.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -31,10 +35,14 @@ #include "fsl_flexcan.h" /******************************************************************************* - * Definitons + * Definitions ******************************************************************************/ -#define FLEXCAN_TIME_QUANTA_NUM (10) +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.flexcan" +#endif + /*! @brief FlexCAN Internal State. */ enum _flexcan_state @@ -80,14 +88,6 @@ typedef void (*flexcan_isr_t)(CAN_Type *base, flexcan_handle_t *handle); * Prototypes ******************************************************************************/ -/*! - * @brief Get the FlexCAN instance from peripheral base address. - * - * @param base FlexCAN peripheral base address. - * @return FlexCAN instance. - */ -uint32_t FLEXCAN_GetInstance(CAN_Type *base); - /*! * @brief Enter FlexCAN Freeze Mode. * @@ -159,8 +159,12 @@ static void FLEXCAN_Reset(CAN_Type *base); * @param base FlexCAN peripheral base address. * @param sourceClock_Hz Source Clock in Hz. * @param baudRate_Bps Baud Rate in Bps. + * @param timingConfig FlexCAN timingConfig. */ -static void FLEXCAN_SetBaudRate(CAN_Type *base, uint32_t sourceClock_Hz, uint32_t baudRate_Bps); +static void FLEXCAN_SetBaudRate(CAN_Type *base, + uint32_t sourceClock_Hz, + uint32_t baudRate_Bps, + flexcan_timing_config_t timingConfig); #if (defined(FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) && FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) /*! @@ -171,8 +175,24 @@ static void FLEXCAN_SetBaudRate(CAN_Type *base, uint32_t sourceClock_Hz, uint32_ * @param base FlexCAN peripheral base address. * @param sourceClock_Hz Source Clock in Hz. * @param baudRateFD_Bps FD frame Baud Rate in Bps. + * @param timingConfig FlexCAN timingConfig. */ -static void FLEXCAN_SetFDBaudRate(CAN_Type *base, uint32_t sourceClock_Hz, uint32_t baudRateFD_Bps); +static void FLEXCAN_SetFDBaudRate(CAN_Type *base, uint32_t sourceClock_Hz, uint32_t baudRateFD_Bps, flexcan_timing_config_t timingConfig); + +/*! + * @brief Get Mailbox offset number by dword. + * + * This function gets the offset number of the specified mailbox. + * Mailbox is not consecutive between memory regions when payload is not 8 bytes + * so need to calculate the specified mailbox address. + * For example, in the first memory region, MB[0].CS address is 0x4002_4080. For 32 bytes + * payload frame, the second mailbox is ((1/12)*512 + 1%12*40)/4 = 10, meaning 10 dword + * after the 0x4002_4080, which is actually the address of mailbox MB[1].CS. + * + * @param base FlexCAN peripheral base address. + * @param mbIdx Mailbox index. + */ +static uint32_t FLEXCAN_GetFDMailboxOffset(CAN_Type *base, uint8_t mbIdx); #endif /******************************************************************************* @@ -230,6 +250,7 @@ uint32_t FLEXCAN_GetInstance(CAN_Type *base) static void FLEXCAN_EnterFreezeMode(CAN_Type *base) { /* Set Freeze, Halt bits. */ + base->MCR |= CAN_MCR_FRZ_MASK; base->MCR |= CAN_MCR_HALT_MASK; /* Wait until the FlexCAN Module enter freeze mode. */ @@ -242,6 +263,7 @@ static void FLEXCAN_ExitFreezeMode(CAN_Type *base) { /* Clear Freeze, Halt bits. */ base->MCR &= ~CAN_MCR_HALT_MASK; + base->MCR &= ~CAN_MCR_FRZ_MASK; /* Wait until the FlexCAN Module exit freeze mode. */ while (base->MCR & CAN_MCR_FRZACK_MASK) @@ -405,14 +427,20 @@ static void FLEXCAN_Reset(CAN_Type *base) } } -static void FLEXCAN_SetBaudRate(CAN_Type *base, uint32_t sourceClock_Hz, uint32_t baudRate_Bps) +static void FLEXCAN_SetBaudRate(CAN_Type *base, + uint32_t sourceClock_Hz, + uint32_t baudRate_Bps, + flexcan_timing_config_t timingConfig) { - flexcan_timing_config_t timingConfig; - uint32_t priDiv = baudRate_Bps * FLEXCAN_TIME_QUANTA_NUM; + /* FlexCAN timing setting formula: + * quantum = 1 + (PSEG1 + 1) + (PSEG2 + 1) + (PROPSEG + 1); + */ + uint32_t quantum = 1 + (timingConfig.phaseSeg1 + 1) + (timingConfig.phaseSeg2 + 1) + (timingConfig.propSeg + 1); + uint32_t priDiv = baudRate_Bps * quantum; /* Assertion: Desired baud rate is too high. */ assert(baudRate_Bps <= 1000000U); - /* Assertion: Source clock should greater than baud rate * FLEXCAN_TIME_QUANTA_NUM. */ + /* Assertion: Source clock should greater than baud rate * quantum. */ assert(priDiv <= sourceClock_Hz); if (0 == priDiv) @@ -428,27 +456,26 @@ static void FLEXCAN_SetBaudRate(CAN_Type *base, uint32_t sourceClock_Hz, uint32_ priDiv = 0xFF; } - /* FlexCAN timing setting formula: - * FLEXCAN_TIME_QUANTA_NUM = 1 + (PSEG1 + 1) + (PSEG2 + 1) + (PROPSEG + 1); - */ timingConfig.preDivider = priDiv; - timingConfig.phaseSeg1 = 3; - timingConfig.phaseSeg2 = 2; - timingConfig.propSeg = 1; - timingConfig.rJumpwidth = 1; /* Update actual timing characteristic. */ FLEXCAN_SetTimingConfig(base, &timingConfig); } #if (defined(FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) && FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) -static void FLEXCAN_SetFDBaudRate(CAN_Type *base, uint32_t sourceClock_Hz, uint32_t baudRateFD_Bps) +static void FLEXCAN_SetFDBaudRate(CAN_Type *base, + uint32_t sourceClock_Hz, + uint32_t baudRateFD_Bps, + flexcan_timing_config_t timingConfig) { - flexcan_timing_config_t timingConfig; - uint32_t priDiv = baudRateFD_Bps * FLEXCAN_TIME_QUANTA_NUM; + /* FlexCAN FD timing setting formula: + * quantum = 1 + (FPSEG1 + 1) + (FPSEG2 + 1) + FPROPSEG; + */ + uint32_t quantum = 1 + (timingConfig.fphaseSeg1 + 1) + (timingConfig.fphaseSeg2 + 1) + timingConfig.fpropSeg; + uint32_t priDiv = baudRateFD_Bps * quantum; /* Assertion: Desired baud rate is too high. */ - assert(baudRateFD_Bps <= 1000000U); + assert(baudRateFD_Bps <= 8000000U); /* Assertion: Source clock should greater than baud rate * FLEXCAN_TIME_QUANTA_NUM. */ assert(priDiv <= sourceClock_Hz); @@ -465,14 +492,7 @@ static void FLEXCAN_SetFDBaudRate(CAN_Type *base, uint32_t sourceClock_Hz, uint3 priDiv = 0xFF; } - /* FlexCAN timing setting formula: - * FLEXCAN_TIME_QUANTA_NUM = 1 + (PSEG1 + 1) + (PSEG2 + 1) + (PROPSEG + 1); - */ - timingConfig.preDivider = priDiv; - timingConfig.phaseSeg1 = 3; - timingConfig.phaseSeg2 = 2; - timingConfig.propSeg = 1; - timingConfig.rJumpwidth = 1; + timingConfig.fpreDivider = priDiv; /* Update actual timing characteristic. */ FLEXCAN_SetFDTimingConfig(base, &timingConfig); @@ -541,9 +561,9 @@ void FLEXCAN_Init(CAN_Type *base, const flexcan_config_t *config, uint32_t sourc base->MCR = mcrTemp; /* Baud Rate Configuration.*/ - FLEXCAN_SetBaudRate(base, sourceClock_Hz, config->baudRate); + FLEXCAN_SetBaudRate(base, sourceClock_Hz, config->baudRate, config->timingConfig); #if (defined(FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) && FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) - FLEXCAN_SetFDBaudRate(base, sourceClock_Hz, config->baudRateFD); + FLEXCAN_SetFDBaudRate(base, sourceClock_Hz, config->baudRateFD, config->timingConfig); #endif } @@ -588,6 +608,17 @@ void FLEXCAN_GetDefaultConfig(flexcan_config_t *config) config->enableIndividMask = false; #if (defined(FSL_FEATURE_FLEXCAN_HAS_DOZE_MODE_SUPPORT) && FSL_FEATURE_FLEXCAN_HAS_DOZE_MODE_SUPPORT) config->enableDoze = false; +#endif + /* Default protocol timing configuration, time quantum is 10. */ + config->timingConfig.phaseSeg1 = 3; + config->timingConfig.phaseSeg2 = 2; + config->timingConfig.propSeg = 1; + config->timingConfig.rJumpwidth = 1; +#if (defined(FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) && FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) + config->timingConfig.fphaseSeg1 = 3; + config->timingConfig.fphaseSeg2 = 3; + config->timingConfig.fpropSeg = 1; + config->timingConfig.frJumpwidth = 1; #endif } @@ -606,6 +637,15 @@ void FLEXCAN_FDEnable(CAN_Type *base, flexcan_mb_size_t dataSize, bool brs) FLEXCAN_EnterFreezeMode(base); base->MCR |= CAN_MCR_FDEN_MASK; base->FDCTRL |= CAN_FDCTRL_MBDSR0(dataSize); +#if defined(CAN_FDCTRL_MBDSR1_MASK) + base->FDCTRL |= CAN_FDCTRL_MBDSR1(dataSize); +#endif +#if defined(CAN_FDCTRL_MBDSR2_MASK) + base->FDCTRL |= CAN_FDCTRL_MBDSR2(dataSize); +#endif +#if defined(CAN_FDCTRL_MBDSR3_MASK) + base->FDCTRL |= CAN_FDCTRL_MBDSR3(dataSize); +#endif /* Exit Freeze Mode. */ FLEXCAN_ExitFreezeMode(base); } @@ -652,14 +692,15 @@ void FLEXCAN_SetFDTimingConfig(CAN_Type *base, const flexcan_timing_config_t *co /* Enter Freeze Mode. */ FLEXCAN_EnterFreezeMode(base); + base->CBT |= CAN_CBT_BTF(1); /* Cleaning previous Timing Setting. */ base->FDCBT &= ~(CAN_FDCBT_FPRESDIV_MASK | CAN_FDCBT_FRJW_MASK | CAN_FDCBT_FPSEG1_MASK | CAN_FDCBT_FPSEG2_MASK | CAN_FDCBT_FPROPSEG_MASK); /* Updating Timing Setting according to configuration structure. */ - base->FDCBT |= (CAN_FDCBT_FPRESDIV(config->preDivider) | CAN_FDCBT_FRJW(config->rJumpwidth) | - CAN_FDCBT_FPSEG1(config->phaseSeg1) | CAN_FDCBT_FPSEG2(config->phaseSeg2) | - CAN_FDCBT_FPROPSEG(config->propSeg)); + base->FDCBT |= (CAN_FDCBT_FPRESDIV(config->fpreDivider) | CAN_FDCBT_FRJW(config->frJumpwidth) | + CAN_FDCBT_FPSEG1(config->fphaseSeg1) | CAN_FDCBT_FPSEG2(config->fphaseSeg2) | + CAN_FDCBT_FPROPSEG(config->fpropSeg)); /* Exit Freeze Mode. */ FLEXCAN_ExitFreezeMode(base); @@ -728,6 +769,35 @@ void FLEXCAN_SetTxMbConfig(CAN_Type *base, uint8_t mbIdx, bool enable) base->MB[mbIdx].WORD1 = 0x0; } +#if (defined(FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) && FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) +static uint32_t FLEXCAN_GetFDMailboxOffset(CAN_Type *base, uint8_t mbIdx) +{ + uint32_t dataSize; + uint32_t offset = 0; + dataSize = (base->FDCTRL & CAN_FDCTRL_MBDSR0_MASK) >> CAN_FDCTRL_MBDSR0_SHIFT; + switch (dataSize) + { + case kFLEXCAN_8BperMB: + offset = (mbIdx / 32) * 512 + mbIdx % 32 * 16; + break; + case kFLEXCAN_16BperMB: + offset = (mbIdx / 21) * 512 + mbIdx % 21 * 24; + break; + case kFLEXCAN_32BperMB: + offset = (mbIdx / 12) * 512 + mbIdx % 12 * 40; + break; + case kFLEXCAN_64BperMB: + offset = (mbIdx / 7) * 512 + mbIdx % 7 * 72; + break; + default: + break; + } + /* To get the dword aligned offset, need to divide by 4. */ + offset = offset / 4; + return offset; +} +#endif + #if (defined(FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) && FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) void FLEXCAN_SetFDTxMbConfig(CAN_Type *base, uint8_t mbIdx, bool enable) { @@ -735,85 +805,44 @@ void FLEXCAN_SetFDTxMbConfig(CAN_Type *base, uint8_t mbIdx, bool enable) assert(mbIdx <= (base->MCR & CAN_MCR_MAXMB_MASK)); assert(!FLEXCAN_IsMbOccupied(base, mbIdx)); uint8_t cnt = 0; + uint8_t payload_dword = 1; uint32_t dataSize; dataSize = (base->FDCTRL & CAN_FDCTRL_MBDSR0_MASK) >> CAN_FDCTRL_MBDSR0_SHIFT; + volatile uint32_t *mbAddr = &(base->MB[0].CS); + uint32_t offset = FLEXCAN_GetFDMailboxOffset(base, mbIdx); +#if (defined(FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641) && FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641) + uint32_t availoffset = FLEXCAN_GetFDMailboxOffset(base, FLEXCAN_GetFirstValidMb(base)); +#endif /* Inactivate Message Buffer. */ if (enable) { - switch (dataSize) - { - case kFLEXCAN_8BperMB: - base->MB_8B[mbIdx].CS = CAN_CS_CODE(kFLEXCAN_TxMbInactive); - break; - case kFLEXCAN_16BperMB: - base->MB_16B[mbIdx].CS = CAN_CS_CODE(kFLEXCAN_TxMbInactive); - break; - case kFLEXCAN_32BperMB: - base->MB_32B[mbIdx].CS = CAN_CS_CODE(kFLEXCAN_TxMbInactive); - break; - case kFLEXCAN_64BperMB: - base->MB_64B[mbIdx].CS = CAN_CS_CODE(kFLEXCAN_TxMbInactive); - break; - default: - break; - } + /* Inactivate by writing CS. */ + mbAddr[offset] = CAN_CS_CODE(kFLEXCAN_TxMbInactive); } else { - switch (dataSize) - { - case kFLEXCAN_8BperMB: - base->MB_8B[mbIdx].CS = 0; - break; - case kFLEXCAN_16BperMB: - base->MB_16B[mbIdx].CS = 0; - break; - case kFLEXCAN_32BperMB: - base->MB_32B[mbIdx].CS = 0; - break; - case kFLEXCAN_64BperMB: - base->MB_64B[mbIdx].CS = 0; - break; - default: - break; - } + mbAddr[offset] = 0x0; } - /* Clean ID and Message Buffer content. */ - switch (dataSize) + /* Calculate the DWORD number, dataSize 0/1/2/3 corresponds to 8/16/32/64 + Bytes payload. */ + for (cnt = 0; cnt < dataSize + 1; cnt++) { - case kFLEXCAN_8BperMB: - base->MB_8B[mbIdx].ID = 0x0; - for (cnt = 0; cnt < 2; cnt++) - { - base->MB_8B[mbIdx].WORD[cnt] = 0x0; - } - break; - case kFLEXCAN_16BperMB: - base->MB_16B[mbIdx].ID = 0x0; - for (cnt = 0; cnt < 4; cnt++) - { - base->MB_16B[mbIdx].WORD[cnt] = 0x0; - } - break; - case kFLEXCAN_32BperMB: - base->MB_32B[mbIdx].ID = 0x0; - for (cnt = 0; cnt < 8; cnt++) - { - base->MB_32B[mbIdx].WORD[cnt] = 0x0; - } - break; - case kFLEXCAN_64BperMB: - base->MB_64B[mbIdx].ID = 0x0; - for (cnt = 0; cnt < 16; cnt++) - { - base->MB_64B[mbIdx].WORD[cnt] = 0x0; - } - break; - default: - break; + payload_dword *= 2; + } + + /* Clean ID. */ + mbAddr[offset + 1] = 0x0; + /* Clean Message Buffer content, DWORD by DWORD. */ + for (cnt = 0; cnt < payload_dword; cnt++) + { + mbAddr[offset + 2 + cnt] = 0x0; } + +#if (defined(FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641) && FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641) + mbAddr[availoffset] = CAN_CS_CODE(kFLEXCAN_TxMbInactive); +#endif } #endif @@ -867,68 +896,22 @@ void FLEXCAN_SetFDRxMbConfig(CAN_Type *base, uint8_t mbIdx, const flexcan_rx_mb_ uint32_t cs_temp = 0; uint8_t cnt = 0; - uint32_t dataSize; - dataSize = (base->FDCTRL & CAN_FDCTRL_MBDSR0_MASK) >> CAN_FDCTRL_MBDSR0_SHIFT; + volatile uint32_t *mbAddr = &(base->MB[0].CS); + uint32_t offset = FLEXCAN_GetFDMailboxOffset(base, mbIdx); - /* Inactivate Message Buffer and clean ID, Message Buffer content. */ - switch (dataSize) + /* Inactivate all mailboxes first, clean ID and Message Buffer content. */ + for (cnt = 0; cnt < FSL_FEATURE_FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn(base); cnt++) { - case kFLEXCAN_8BperMB: - base->MB_8B[mbIdx].CS = 0; - base->MB_8B[mbIdx].ID = 0x0; - for (cnt = 0; cnt < 2; cnt++) - { - base->MB_8B[mbIdx].WORD[cnt] = 0x0; - } - break; - case kFLEXCAN_16BperMB: - base->MB_16B[mbIdx].CS = 0; - base->MB_16B[mbIdx].ID = 0x0; - for (cnt = 0; cnt < 4; cnt++) - { - base->MB_16B[mbIdx].WORD[cnt] = 0x0; - } - break; - case kFLEXCAN_32BperMB: - base->MB_32B[mbIdx].CS = 0; - base->MB_32B[mbIdx].ID = 0x0; - for (cnt = 0; cnt < 8; cnt++) - { - base->MB_32B[mbIdx].WORD[cnt] = 0x0; - } - break; - case kFLEXCAN_64BperMB: - base->MB_64B[mbIdx].CS = 0; - base->MB_64B[mbIdx].ID = 0x0; - for (cnt = 0; cnt < 16; cnt++) - { - base->MB_64B[mbIdx].WORD[cnt] = 0x0; - } - break; - default: - break; + base->MB[cnt].CS = 0; + base->MB[cnt].ID = 0; + base->MB[cnt].WORD0 = 0; + base->MB[cnt].WORD1 = 0; } if (enable) { /* Setup Message Buffer ID. */ - switch (dataSize) - { - case kFLEXCAN_8BperMB: - base->MB_8B[mbIdx].ID = config->id; - break; - case kFLEXCAN_16BperMB: - base->MB_16B[mbIdx].ID = config->id; - break; - case kFLEXCAN_32BperMB: - base->MB_32B[mbIdx].ID = config->id; - break; - case kFLEXCAN_64BperMB: - base->MB_64B[mbIdx].ID = config->id; - break; - default: - break; - } + mbAddr[offset + 1] = config->id; /* Setup Message Buffer format. */ if (kFLEXCAN_FrameFormatExtend == config->format) @@ -938,23 +921,7 @@ void FLEXCAN_SetFDRxMbConfig(CAN_Type *base, uint8_t mbIdx, const flexcan_rx_mb_ /* Activate Rx Message Buffer. */ cs_temp |= CAN_CS_CODE(kFLEXCAN_RxMbEmpty); - switch (dataSize) - { - case kFLEXCAN_8BperMB: - base->MB_8B[mbIdx].CS = cs_temp; - break; - case kFLEXCAN_16BperMB: - base->MB_16B[mbIdx].CS = cs_temp; - break; - case kFLEXCAN_32BperMB: - base->MB_32B[mbIdx].CS = cs_temp; - break; - case kFLEXCAN_64BperMB: - base->MB_64B[mbIdx].CS = cs_temp; - break; - default: - break; - } + mbAddr[offset] = cs_temp; } } #endif @@ -1152,57 +1119,27 @@ status_t FLEXCAN_WriteFDTxMb(CAN_Type *base, uint8_t mbIdx, const flexcan_fd_fra /* Assertion. */ assert(mbIdx <= (base->MCR & CAN_MCR_MAXMB_MASK)); assert(txFrame); - assert(txFrame->length <= 15); assert(!FLEXCAN_IsMbOccupied(base, mbIdx)); uint32_t cs_temp = 0; uint8_t cnt = 0; uint32_t can_cs = 0; + uint8_t payload_dword = 1; uint32_t dataSize; dataSize = (base->FDCTRL & CAN_FDCTRL_MBDSR0_MASK) >> CAN_FDCTRL_MBDSR0_SHIFT; +#if (defined(FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641) && FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641) + uint32_t availoffset = FLEXCAN_GetFDMailboxOffset(base, FLEXCAN_GetFirstValidMb(base)); +#endif + volatile uint32_t *mbAddr = &(base->MB[0].CS); + uint32_t offset = FLEXCAN_GetFDMailboxOffset(base, mbIdx); - switch (dataSize) - { - case kFLEXCAN_8BperMB: - can_cs = base->MB_8B[mbIdx].CS; - break; - case kFLEXCAN_16BperMB: - can_cs = base->MB_16B[mbIdx].CS; - break; - case kFLEXCAN_32BperMB: - can_cs = base->MB_32B[mbIdx].CS; - break; - case kFLEXCAN_64BperMB: - can_cs = base->MB_64B[mbIdx].CS; - break; - default: - break; - } + can_cs = mbAddr[0]; /* Check if Message Buffer is available. */ if (CAN_CS_CODE(kFLEXCAN_TxMbDataOrRemote) != (can_cs & CAN_CS_CODE_MASK)) { /* Inactive Tx Message Buffer and Fill Message ID field. */ - switch (dataSize) - { - case kFLEXCAN_8BperMB: - base->MB_8B[mbIdx].CS = (can_cs & ~CAN_CS_CODE_MASK) | CAN_CS_CODE(kFLEXCAN_TxMbInactive); - base->MB_8B[mbIdx].ID = txFrame->id; - break; - case kFLEXCAN_16BperMB: - base->MB_16B[mbIdx].CS = (can_cs & ~CAN_CS_CODE_MASK) | CAN_CS_CODE(kFLEXCAN_TxMbInactive); - base->MB_16B[mbIdx].ID = txFrame->id; - break; - case kFLEXCAN_32BperMB: - base->MB_32B[mbIdx].CS = (can_cs & ~CAN_CS_CODE_MASK) | CAN_CS_CODE(kFLEXCAN_TxMbInactive); - base->MB_32B[mbIdx].ID = txFrame->id; - break; - case kFLEXCAN_64BperMB: - base->MB_64B[mbIdx].CS = (can_cs & ~CAN_CS_CODE_MASK) | CAN_CS_CODE(kFLEXCAN_TxMbInactive); - base->MB_64B[mbIdx].ID = txFrame->id; - break; - default: - break; - } + mbAddr[offset] = (can_cs & ~CAN_CS_CODE_MASK) | CAN_CS_CODE(kFLEXCAN_TxMbInactive); + mbAddr[offset + 1] = txFrame->id; /* Fill Message Format field. */ if (kFLEXCAN_FrameFormatExtend == txFrame->format) @@ -1212,44 +1149,23 @@ status_t FLEXCAN_WriteFDTxMb(CAN_Type *base, uint8_t mbIdx, const flexcan_fd_fra cs_temp |= CAN_CS_CODE(kFLEXCAN_TxMbDataOrRemote) | CAN_CS_DLC(txFrame->length) | CAN_CS_EDL(1); + /* Calculate the DWORD number, dataSize 0/1/2/3 corresponds to 8/16/32/64 + Bytes payload. */ + for (cnt = 0; cnt < dataSize + 1; cnt++) + { + payload_dword *= 2; + } + /* Load Message Payload and Activate Tx Message Buffer. */ - switch (dataSize) + for (cnt = 0; cnt < payload_dword; cnt++) { - case kFLEXCAN_8BperMB: - for (cnt = 0; cnt < 2; cnt++) - { - base->MB_8B[mbIdx].WORD[cnt] = txFrame->dataWord[cnt]; - } - base->MB_8B[mbIdx].CS = cs_temp; - break; - case kFLEXCAN_16BperMB: - for (cnt = 0; cnt < 4; cnt++) - { - base->MB_16B[mbIdx].WORD[cnt] = txFrame->dataWord[cnt]; - } - base->MB_16B[mbIdx].CS = cs_temp; - break; - case kFLEXCAN_32BperMB: - for (cnt = 0; cnt < 8; cnt++) - { - base->MB_32B[mbIdx].WORD[cnt] = txFrame->dataWord[cnt]; - } - base->MB_32B[mbIdx].CS = cs_temp; - break; - case kFLEXCAN_64BperMB: - for (cnt = 0; cnt < 16; cnt++) - { - base->MB_64B[mbIdx].WORD[cnt] = txFrame->dataWord[cnt]; - } - base->MB_64B[mbIdx].CS = cs_temp; - break; - default: - break; + mbAddr[offset + 2 + cnt] = txFrame->dataWord[cnt]; } + mbAddr[offset] = cs_temp; #if (defined(FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641) && FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641) - base->MB[FLEXCAN_GetFirstValidMb(base)].CS = CAN_CS_CODE(kFLEXCAN_TxMbInactive); - base->MB[FLEXCAN_GetFirstValidMb(base)].CS = CAN_CS_CODE(kFLEXCAN_TxMbInactive); + mbAddr[availoffset] = CAN_CS_CODE(kFLEXCAN_TxMbInactive); + mbAddr[availoffset] = CAN_CS_CODE(kFLEXCAN_TxMbInactive); #endif return kStatus_Success; @@ -1331,30 +1247,14 @@ status_t FLEXCAN_ReadFDRxMb(CAN_Type *base, uint8_t mbIdx, flexcan_fd_frame_t *r uint32_t can_id = 0; uint32_t dataSize; dataSize = (base->FDCTRL & CAN_FDCTRL_MBDSR0_MASK) >> CAN_FDCTRL_MBDSR0_SHIFT; - cs_temp = base->MB[mbIdx].CS; + uint8_t payload_dword = 1; + volatile uint32_t *mbAddr = &(base->MB[0].CS); + uint32_t offset = FLEXCAN_GetFDMailboxOffset(base, mbIdx); /* Read CS field of Rx Message Buffer to lock Message Buffer. */ - switch (dataSize) - { - case kFLEXCAN_8BperMB: - cs_temp = base->MB_8B[mbIdx].CS; - can_id = base->MB_8B[mbIdx].ID; - break; - case kFLEXCAN_16BperMB: - cs_temp = base->MB_16B[mbIdx].CS; - can_id = base->MB_16B[mbIdx].ID; - break; - case kFLEXCAN_32BperMB: - cs_temp = base->MB_32B[mbIdx].CS; - can_id = base->MB_32B[mbIdx].ID; - break; - case kFLEXCAN_64BperMB: - cs_temp = base->MB_64B[mbIdx].CS; - can_id = base->MB_64B[mbIdx].ID; - break; - default: - break; - } + cs_temp = mbAddr[offset]; + can_id = mbAddr[offset + 1]; + /* Get Rx Message Buffer Code field. */ rx_code = (cs_temp & CAN_CS_CODE_MASK) >> CAN_CS_CODE_SHIFT; @@ -1373,35 +1273,17 @@ status_t FLEXCAN_ReadFDRxMb(CAN_Type *base, uint8_t mbIdx, flexcan_fd_frame_t *r /* Get the message length. */ rxFrame->length = (cs_temp & CAN_CS_DLC_MASK) >> CAN_CS_DLC_SHIFT; + /* Calculate the DWORD number, dataSize 0/1/2/3 corresponds to 8/16/32/64 + Bytes payload. */ + for (cnt = 0; cnt < dataSize + 1; cnt++) + { + payload_dword *= 2; + } + /* Store Message Payload. */ - switch (dataSize) + for (cnt = 0; cnt < payload_dword; cnt++) { - case kFLEXCAN_8BperMB: - for (cnt = 0; cnt < 2; cnt++) - { - rxFrame->dataWord[cnt] = base->MB_8B[mbIdx].WORD[cnt]; - } - break; - case kFLEXCAN_16BperMB: - for (cnt = 0; cnt < 4; cnt++) - { - rxFrame->dataWord[cnt] = base->MB_16B[mbIdx].WORD[cnt]; - } - break; - case kFLEXCAN_32BperMB: - for (cnt = 0; cnt < 8; cnt++) - { - rxFrame->dataWord[cnt] = base->MB_32B[mbIdx].WORD[cnt]; - } - break; - case kFLEXCAN_64BperMB: - for (cnt = 0; cnt < 16; cnt++) - { - rxFrame->dataWord[cnt] = base->MB_64B[mbIdx].WORD[cnt]; - } - break; - default: - break; + rxFrame->dataWord[cnt] = mbAddr[offset + 2 + cnt]; } /* Read free-running timer to unlock Rx Message Buffer. */ @@ -2201,3 +2083,45 @@ void DMA_FLEXCAN2_INT_DriverIRQHandler(void) #endif } #endif + +#if defined(ADMA__CAN0) +void ADMA_FLEXCAN0_INT_DriverIRQHandler(void) +{ + assert(s_flexcanHandle[FLEXCAN_GetInstance(ADMA__CAN0)]); + + s_flexcanIsr(ADMA__CAN0, s_flexcanHandle[FLEXCAN_GetInstance(ADMA__CAN0)]); + /* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif + +#if defined(ADMA__CAN1) +void ADMA_FLEXCAN1_INT_DriverIRQHandler(void) +{ + assert(s_flexcanHandle[FLEXCAN_GetInstance(ADMA__CAN1)]); + + s_flexcanIsr(ADMA__CAN1, s_flexcanHandle[FLEXCAN_GetInstance(ADMA__CAN1)]); + /* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif + +#if defined(ADMA__CAN2) +void ADMA_FLEXCAN2_INT_DriverIRQHandler(void) +{ + assert(s_flexcanHandle[FLEXCAN_GetInstance(ADMA__CAN2)]); + + s_flexcanIsr(ADMA__CAN2, s_flexcanHandle[FLEXCAN_GetInstance(ADMA__CAN2)]); + /* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexcan.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexcan.h index 3ae7598f00f..78ec2c42935 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexcan.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexcan.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -44,7 +48,7 @@ /*! @name Driver version */ /*@{*/ /*! @brief FlexCAN driver version 2.2.0. */ -#define FLEXCAN_DRIVER_VERSION (MAKE_VERSION(2, 2, 0)) +#define FSL_FLEXCAN_DRIVER_VERSION (MAKE_VERSION(2, 2, 0)) /*@}*/ /*! @brief FlexCAN Frame ID helper macro. */ @@ -68,24 +72,26 @@ (FLEXCAN_ID_STD(id) << 1)) /*!< Standard Rx FIFO Mask helper macro Type A helper macro. */ #define FLEXCAN_RX_FIFO_STD_MASK_TYPE_B_HIGH(id, rtr, ide) \ (((uint32_t)((uint32_t)(rtr) << 31) | (uint32_t)((uint32_t)(ide) << 30)) | \ - (((uint32_t)(id) & 0x7FF) << 19)) /*!< Standard Rx FIFO Mask helper macro Type B upper part helper macro. */ + (((uint32_t)(id)&0x7FF) << 19)) /*!< Standard Rx FIFO Mask helper macro Type B upper part helper macro. */ #define FLEXCAN_RX_FIFO_STD_MASK_TYPE_B_LOW(id, rtr, ide) \ (((uint32_t)((uint32_t)(rtr) << 15) | (uint32_t)((uint32_t)(ide) << 14)) | \ - (((uint32_t)(id) & 0x7FF) << 3)) /*!< Standard Rx FIFO Mask helper macro Type B lower part helper macro. */ + (((uint32_t)(id)&0x7FF) << 3)) /*!< Standard Rx FIFO Mask helper macro Type B lower part helper macro. */ #define FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_HIGH(id) \ - (((uint32_t)(id) & 0x7F8) << 21) /*!< Standard Rx FIFO Mask helper macro Type C upper part helper macro. */ + (((uint32_t)(id)&0x7F8) << 21) /*!< Standard Rx FIFO Mask helper macro Type C upper part helper macro. */ #define FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_HIGH(id) \ - (((uint32_t)(id) & 0x7F8) << 13) /*!< Standard Rx FIFO Mask helper macro Type C mid-upper part helper macro. */ + (((uint32_t)(id)&0x7F8) << 13) /*!< Standard Rx FIFO Mask helper macro Type C mid-upper part helper macro. */ #define FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_LOW(id) \ - (((uint32_t)(id) & 0x7F8) << 5) /*!< Standard Rx FIFO Mask helper macro Type C mid-lower part helper macro. */ + (((uint32_t)(id)&0x7F8) << 5) /*!< Standard Rx FIFO Mask helper macro Type C mid-lower part helper macro. */ #define FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_LOW(id) \ - (((uint32_t)(id) & 0x7F8) >> 3) /*!< Standard Rx FIFO Mask helper macro Type C lower part helper macro. */ + (((uint32_t)(id)&0x7F8) >> 3) /*!< Standard Rx FIFO Mask helper macro Type C lower part helper macro. */ #define FLEXCAN_RX_FIFO_EXT_MASK_TYPE_A(id, rtr, ide) \ (((uint32_t)((uint32_t)(rtr) << 31) | (uint32_t)((uint32_t)(ide) << 30)) | \ (FLEXCAN_ID_EXT(id) << 1)) /*!< Extend Rx FIFO Mask helper macro Type A helper macro. */ #define FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_HIGH(id, rtr, ide) \ - (((uint32_t)((uint32_t)(rtr) << 31) | (uint32_t)((uint32_t)(ide) << 30)) | \ - ((FLEXCAN_ID_EXT(id) & 0x1FFF8000) << 1)) /*!< Extend Rx FIFO Mask helper macro Type B upper part helper macro. */ + ( \ + ((uint32_t)((uint32_t)(rtr) << 31) | (uint32_t)((uint32_t)(ide) << 30)) | \ + ((FLEXCAN_ID_EXT(id) & 0x1FFF8000) \ + << 1)) /*!< Extend Rx FIFO Mask helper macro Type B upper part helper macro. */ #define FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_LOW(id, rtr, ide) \ (((uint32_t)((uint32_t)(rtr) << 15) | (uint32_t)((uint32_t)(ide) << 14)) | \ ((FLEXCAN_ID_EXT(id) & 0x1FFF8000) >> \ @@ -119,9 +125,10 @@ #define FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_MID_LOW(id) \ FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_LOW( \ id) /*!< Standard Rx FIFO Filter helper macro Type C mid-lower part helper macro. */ -#define FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_LOW(id) \ - FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_LOW(id) /*!< Standard Rx FIFO Filter helper macro Type C lower part helper macro. \ - */ +#define FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_LOW(id) \ + FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_LOW( \ + id) /*!< Standard Rx FIFO Filter helper macro Type C lower part helper macro. \ \ \ \ \ \ + */ #define FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_A(id, rtr, ide) \ FLEXCAN_RX_FIFO_EXT_MASK_TYPE_A(id, rtr, ide) /*!< Extend Rx FIFO Filter helper macro Type A helper macro. */ #define FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_B_HIGH(id, rtr, ide) \ @@ -130,9 +137,10 @@ #define FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_B_LOW(id, rtr, ide) \ FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_LOW( \ id, rtr, ide) /*!< Extend Rx FIFO Filter helper macro Type B lower part helper macro. */ -#define FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_HIGH(id) \ - FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_HIGH(id) /*!< Extend Rx FIFO Filter helper macro Type C upper part helper macro. \ - */ +#define FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_HIGH(id) \ + FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_HIGH( \ + id) /*!< Extend Rx FIFO Filter helper macro Type C upper part helper macro. \ \ \ \ \ \ + */ #define FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_MID_HIGH(id) \ FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_MID_HIGH( \ id) /*!< Extend Rx FIFO Filter helper macro Type C mid-upper part helper macro. */ @@ -363,11 +371,11 @@ typedef struct _flexcan_fd_frame uint32_t format : 1; /*!< CAN Frame Identifier(STD or EXT format). */ uint32_t srr : 1; /*!< Substitute Remote request. */ uint32_t : 1; - uint32_t code : 4; /*!< Message Buffer Code. */ + uint32_t code : 4; /*!< Message Buffer Code. */ uint32_t : 1; - uint32_t esi : 1; /*!< Error State Indicator. */ - uint32_t brs : 1; /*!< Bit Rate Switch. */ - uint32_t edl : 1; /*!< Extended Data Length. */ + uint32_t esi : 1; /*!< Error State Indicator. */ + uint32_t brs : 1; /*!< Bit Rate Switch. */ + uint32_t edl : 1; /*!< Extended Data Length. */ }; struct { @@ -395,6 +403,23 @@ typedef struct _flexcan_fd_frame } flexcan_fd_frame_t; #endif +/*! @brief FlexCAN protocol timing characteristic configuration structure. */ +typedef struct _flexcan_timing_config +{ + uint16_t preDivider; /*!< Clock Pre-scaler Division Factor. */ + uint8_t rJumpwidth; /*!< Re-sync Jump Width. */ + uint8_t phaseSeg1; /*!< Phase Segment 1. */ + uint8_t phaseSeg2; /*!< Phase Segment 2. */ + uint8_t propSeg; /*!< Propagation Segment. */ +#if (defined(FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) && FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE) + uint16_t fpreDivider; /*!< Fast Clock Pre-scaler Division Factor. */ + uint8_t frJumpwidth; /*!< Fast Re-sync Jump Width. */ + uint8_t fphaseSeg1; /*!< Fast Phase Segment 1. */ + uint8_t fphaseSeg2; /*!< Fast Phase Segment 2. */ + uint8_t fpropSeg; /*!< Fast Propagation Segment. */ +#endif +} flexcan_timing_config_t; + /*! @brief FlexCAN module configuration structure. */ typedef struct _flexcan_config { @@ -412,18 +437,9 @@ typedef struct _flexcan_config #if (defined(FSL_FEATURE_FLEXCAN_HAS_DOZE_MODE_SUPPORT) && FSL_FEATURE_FLEXCAN_HAS_DOZE_MODE_SUPPORT) bool enableDoze; /*!< Enable or Disable Doze Mode. */ #endif + flexcan_timing_config_t timingConfig; /* Protocol timing . */ } flexcan_config_t; -/*! @brief FlexCAN protocol timing characteristic configuration structure. */ -typedef struct _flexcan_timing_config -{ - uint16_t preDivider; /*!< Clock Pre-scaler Division Factor. */ - uint8_t rJumpwidth; /*!< Re-sync Jump Width. */ - uint8_t phaseSeg1; /*!< Phase Segment 1. */ - uint8_t phaseSeg2; /*!< Phase Segment 2. */ - uint8_t propSeg; /*!< Propagation Segment. */ -} flexcan_timing_config_t; - /*! * @brief FlexCAN Receive Message Buffer configuration structure * @@ -510,6 +526,14 @@ extern "C" { * @{ */ +/*! + * @brief Get the FlexCAN instance from peripheral base address. + * + * @param base FlexCAN peripheral base address. + * @return FlexCAN instance. + */ +uint32_t FLEXCAN_GetInstance(CAN_Type *base); + /*! * @brief Initializes a FlexCAN instance. * @@ -525,6 +549,7 @@ extern "C" { * flexcanConfig.enableSelfWakeup = false; * flexcanConfig.enableIndividMask = false; * flexcanConfig.enableDoze = false; + * flexcanConfig.timingConfig = timingConfig; * FLEXCAN_Init(CAN0, &flexcanConfig, 8000000UL); * @endcode * @@ -556,6 +581,7 @@ void FLEXCAN_Deinit(CAN_Type *base); * flexcanConfig->enableSelfWakeup = false; * flexcanConfig->enableIndividMask = false; * flexcanConfig->enableDoze = false; + * flexcanConfig.timingConfig = timingConfig; * * @param config Pointer to the FlexCAN configuration structure. */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio.c index 892a3eed3a6..e6c256c3eea 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,12 +38,25 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.flexio" +#endif + + /*< @brief user configurable flexio handle count. */ #define FLEXIO_HANDLE_COUNT 2 /******************************************************************************* * Variables ******************************************************************************/ +/*! @brief Pointers to flexio bases for each instance. */ +FLEXIO_Type *const s_flexioBases[] = FLEXIO_BASE_PTRS; + +#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) +/*! @brief Pointers to flexio clocks for each instance. */ +const clock_ip_name_t s_flexioClocks[] = FLEXIO_CLOCKS; +#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ /*< @brief pointer to array of FLEXIO handle. */ static void *s_flexioHandle[FLEXIO_HANDLE_COUNT]; @@ -50,14 +67,6 @@ static void *s_flexioType[FLEXIO_HANDLE_COUNT]; /*< @brief pointer to array of FLEXIO Isr. */ static flexio_isr_t s_flexioIsr[FLEXIO_HANDLE_COUNT]; -#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) -/*! @brief Pointers to flexio clocks for each instance. */ -const clock_ip_name_t s_flexioClocks[] = FLEXIO_CLOCKS; -#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ - -/*! @brief Pointers to flexio bases for each instance. */ -FLEXIO_Type *const s_flexioBases[] = FLEXIO_BASE_PTRS; - /******************************************************************************* * Codes ******************************************************************************/ @@ -178,7 +187,7 @@ uint32_t FLEXIO_GetShifterBufferAddress(FLEXIO_Type *base, flexio_shifter_buffer void FLEXIO_SetShifterConfig(FLEXIO_Type *base, uint8_t index, const flexio_shifter_config_t *shifterConfig) { base->SHIFTCFG[index] = FLEXIO_SHIFTCFG_INSRC(shifterConfig->inputSource) -#if defined(FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH) && FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH +#if FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH | FLEXIO_SHIFTCFG_PWIDTH(shifterConfig->parallelWidth) #endif /* FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH */ | FLEXIO_SHIFTCFG_SSTOP(shifterConfig->shifterStop) | diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio.h index 80ab21f6437..bebca939ec3 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -43,8 +47,8 @@ /*! @name Driver version */ /*@{*/ -/*! @brief FlexIO driver version 2.0.1. */ -#define FSL_FLEXIO_DRIVER_VERSION (MAKE_VERSION(2, 0, 1)) +/*! @brief FlexIO driver version 2.0.2. */ +#define FSL_FLEXIO_DRIVER_VERSION (MAKE_VERSION(2, 0, 2)) /*@}*/ /*! @brief Calculate FlexIO timer trigger.*/ @@ -185,11 +189,11 @@ typedef enum _flexio_shifter_mode kFLEXIO_ShifterModeTransmit = 0x2U, /*!< Transmit mode. */ kFLEXIO_ShifterModeMatchStore = 0x4U, /*!< Match store mode. */ kFLEXIO_ShifterModeMatchContinuous = 0x5U, /*!< Match continuous mode. */ -#if defined(FSL_FEATURE_FLEXIO_HAS_STATE_MODE) && FSL_FEATURE_FLEXIO_HAS_STATE_MODE +#if FSL_FEATURE_FLEXIO_HAS_STATE_MODE kFLEXIO_ShifterModeState = 0x6U, /*!< SHIFTBUF contents are used for storing programmable state attributes. */ #endif /* FSL_FEATURE_FLEXIO_HAS_STATE_MODE */ -#if defined(FSL_FEATURE_FLEXIO_HAS_LOGIC_MODE) && FSL_FEATURE_FLEXIO_HAS_LOGIC_MODE +#if FSL_FEATURE_FLEXIO_HAS_LOGIC_MODE kFLEXIO_ShifterModeLogic = 0x7U, /*!< SHIFTBUF contents are used for implementing programmable logic look up table. */ #endif /* FSL_FEATURE_FLEXIO_HAS_LOGIC_MODE */ @@ -290,7 +294,7 @@ typedef struct _flexio_shifter_config flexio_pin_polarity_t pinPolarity; /*!< Shifter Pin Polarity. */ /* Shifter. */ flexio_shifter_mode_t shifterMode; /*!< Configures the mode of the Shifter. */ -#if defined(FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH) && FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH +#if FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH uint32_t parallelWidth; /*!< Configures the parallel width when using parallel mode.*/ #endif /* FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH */ flexio_shifter_input_source_t inputSource; /*!< Selects the input source for the shifter. */ @@ -301,6 +305,16 @@ typedef struct _flexio_shifter_config /*! @brief typedef for FlexIO simulated driver interrupt handler.*/ typedef void (*flexio_isr_t)(void *base, void *handle); +/******************************************************************************* + * Variables + ******************************************************************************/ +/*! @brief Pointers to flexio bases for each instance. */ +extern FLEXIO_Type *const s_flexioBases[]; + +#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) +/*! @brief Pointers to flexio clocks for each instance. */ +extern const clock_ip_name_t s_flexioClocks[]; +#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ /******************************************************************************* * API ******************************************************************************/ @@ -357,6 +371,13 @@ void FLEXIO_Init(FLEXIO_Type *base, const flexio_config_t *userConfig); */ void FLEXIO_Deinit(FLEXIO_Type *base); +/*! + * @brief Get instance number for FLEXIO module. + * + * @param base FLEXIO peripheral base address. + */ +uint32_t FLEXIO_GetInstance(FLEXIO_Type *base); + /* @} */ /*! diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2c_master.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2c_master.c index 13790d2a605..3d3ca0d6577 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2c_master.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2c_master.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.flexio_i2c_master" +#endif + + /*! @brief FLEXIO I2C transfer state */ enum _flexio_i2c_master_transfer_states { @@ -45,18 +55,10 @@ enum _flexio_i2c_master_transfer_states kFLEXIO_I2C_ReceiveData = 0x5U, /*!< Receive data transfer phase*/ }; -#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) -extern const clock_ip_name_t s_flexioClocks[]; -#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ - -extern FLEXIO_Type *const s_flexioBases[]; - /******************************************************************************* * Prototypes ******************************************************************************/ -extern uint32_t FLEXIO_GetInstance(FLEXIO_Type *base); - /*! * @brief Set up master transfer, send slave address and decide the initial * transfer state. @@ -97,7 +99,7 @@ static void FLEXIO_I2C_MasterTransferComplete(FLEXIO_I2C_Type *base, * Codes ******************************************************************************/ -uint32_t FLEXIO_I2C_GetInstance(FLEXIO_I2C_Type *base) +static uint32_t FLEXIO_I2C_GetInstance(FLEXIO_I2C_Type *base) { return FLEXIO_GetInstance(base->flexioBase); } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2c_master.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2c_master.h index 0a38087bfbd..5e6ee2b9bfb 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2c_master.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2c_master.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -44,8 +48,8 @@ /*! @name Driver version */ /*@{*/ -/*! @brief FlexIO I2C master driver version 2.1.2. */ -#define FSL_FLEXIO_I2C_MASTER_DRIVER_VERSION (MAKE_VERSION(2, 1, 2)) +/*! @brief FlexIO I2C master driver version 2.1.5. */ +#define FSL_FLEXIO_I2C_MASTER_DRIVER_VERSION (MAKE_VERSION(2, 1, 5)) /*@}*/ /*! @brief FlexIO I2C transfer status*/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s.c index 0f6767e32ec..5e7bc437736 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_flexio_i2s.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.flexio_i2s" +#endif + + /******************************************************************************* * Definitations ******************************************************************************/ @@ -43,8 +53,6 @@ enum _sai_transfer_state * Prototypes ******************************************************************************/ -extern uint32_t FLEXIO_GetInstance(FLEXIO_Type *base); - /*! * @brief Receive a piece of data in non-blocking way. * @@ -68,17 +76,11 @@ static void FLEXIO_I2S_WriteNonBlocking(FLEXIO_I2S_Type *base, uint8_t bitWidth, * Variables ******************************************************************************/ -#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) -extern const clock_ip_name_t s_flexioClocks[]; -#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ - -extern FLEXIO_Type *const s_flexioBases[]; - /******************************************************************************* * Code ******************************************************************************/ -uint32_t FLEXIO_I2S_GetInstance(FLEXIO_I2S_Type *base) +static uint32_t FLEXIO_I2S_GetInstance(FLEXIO_I2S_Type *base) { return FLEXIO_GetInstance(base->flexioBase); } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s.h index b111dbc52e9..2d7326c37e0 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -44,8 +48,8 @@ /*! @name Driver version */ /*@{*/ -/*! @brief FlexIO I2S driver version 2.1.1. */ -#define FSL_FLEXIO_I2S_DRIVER_VERSION (MAKE_VERSION(2, 1, 2)) +/*! @brief FlexIO I2S driver version 2.1.4. */ +#define FSL_FLEXIO_I2S_DRIVER_VERSION (MAKE_VERSION(2, 1, 4)) /*@}*/ /*! @brief FlexIO I2S transfer status */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s_edma.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s_edma.c index 74721384ca3..223d71d7590 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s_edma.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_i2s_edma.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,11 +34,17 @@ #include "fsl_flexio_i2s_edma.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.flexio_i2s_edma" +#endif + + /******************************************************************************* * Definitations ******************************************************************************/ /* Used for 32byte aligned */ -#define STCD_ADDR(address) (edma_tcd_t *)(((uint32_t)address + 32) & ~0x1FU) +#define STCD_ADDR(address) (edma_tcd_t *)(((uint32_t)(address) + 32) & ~0x1FU) /*flexioBase); } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_spi.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_spi.h index a6eb84a5119..e72f6e09cdc 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_spi.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_spi.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -45,8 +49,8 @@ /*! @name Driver version */ /*@{*/ -/*! @brief FlexIO SPI driver version 2.1.1. */ -#define FSL_FLEXIO_SPI_DRIVER_VERSION (MAKE_VERSION(2, 1, 1)) +/*! @brief FlexIO SPI driver version 2.1.3. */ +#define FSL_FLEXIO_SPI_DRIVER_VERSION (MAKE_VERSION(2, 1, 3)) /*@}*/ #ifndef FLEXIO_SPI_DUMMYDATA diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_spi_edma.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_spi_edma.c index aafa8519358..2c6aeda82b4 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_spi_edma.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_spi_edma.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -31,8 +35,14 @@ #include "fsl_flexio_spi_edma.h" /******************************************************************************* - * Definitons + * Definitions ******************************************************************************/ + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.flexio_spi_edma" +#endif + /*flexioBase); } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_uart.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_uart.h index 169a1495eb6..356752a14ac 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_uart.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_uart.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015-2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -45,8 +49,8 @@ /*! @name Driver version */ /*@{*/ -/*! @brief FlexIO UART driver version 2.1.2. */ -#define FSL_FLEXIO_UART_DRIVER_VERSION (MAKE_VERSION(2, 1, 2)) +/*! @brief FlexIO UART driver version 2.1.4. */ +#define FSL_FLEXIO_UART_DRIVER_VERSION (MAKE_VERSION(2, 1, 4)) /*@}*/ /*! @brief Error codes for the UART driver. */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_uart_edma.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_uart_edma.c index 5fa493a899d..3b008e620f8 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_uart_edma.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexio_uart_edma.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.flexio_uart_edma" +#endif + + /*GPR14 &= ~IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ_MASK; - IOMUXC_GPR->GPR14 |= IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ(FLEXRAM_MapTcmSizeToRegister(dtcmBankNum)); + IOMUXC_GPR->GPR14 &= ~IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_MASK; + IOMUXC_GPR->GPR14 |= IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ(FLEXRAM_MapTcmSizeToRegister(dtcmBankNum)); IOMUXC_GPR->GPR16 |= IOMUXC_GPR_GPR16_INIT_DTCM_EN_MASK; } else @@ -167,8 +176,8 @@ static status_t FLEXRAM_SetTCMSize(uint8_t itcmBankNum, uint8_t dtcmBankNum) /* itcm configuration */ if (itcmBankNum != 0U) { - IOMUXC_GPR->GPR14 &= ~IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ_MASK; - IOMUXC_GPR->GPR14 |= IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ(FLEXRAM_MapTcmSizeToRegister(itcmBankNum)); + IOMUXC_GPR->GPR14 &= ~IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_MASK; + IOMUXC_GPR->GPR14 |= IOMUXC_GPR_GPR14_CM7_CFGITCMSZ(FLEXRAM_MapTcmSizeToRegister(itcmBankNum)); IOMUXC_GPR->GPR16 |= IOMUXC_GPR_GPR16_INIT_ITCM_EN_MASK; } else diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexram.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexram.h index 65a667475a9..b84e8daec97 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexram.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexram.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright 2017 NXP * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -44,8 +48,8 @@ /*! @name Driver version */ /*@{*/ -/*! @brief Driver version 2.0.1. */ -#define FSL_FLEXRAM_DRIVER_VERSION (MAKE_VERSION(2U, 0U, 1U)) +/*! @brief Driver version 2.0.2. */ +#define FSL_FLEXRAM_DRIVER_VERSION (MAKE_VERSION(2U, 0U, 2U)) /*@}*/ /*! @brief flexram write read sel */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi.c index 57780839f67..d74ab47e233 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_flexspi.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.flexspi" +#endif + + /******************************************************************************* * Definitations ******************************************************************************/ @@ -97,8 +107,10 @@ status_t FLEXSPI_CheckAndClearError(FLEXSPI_Type *base, uint32_t status); * Variables ******************************************************************************/ +#if defined(FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ) && FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ /*! @brief Pointers to flexspi handles for each instance. */ static void *s_flexspiHandle[FSL_FEATURE_SOC_FLEXSPI_COUNT]; +#endif /*! @brief Pointers to flexspi bases for each instance. */ static FLEXSPI_Type *const s_flexspiBases[] = FLEXSPI_BASE_PTRS; @@ -247,7 +259,7 @@ void FLEXSPI_Init(FLEXSPI_Type *base, const flexspi_config_t *config) FLEXSPI_MCR0_HSEN(config->enableHalfSpeedAccess) | FLEXSPI_MCR0_COMBINATIONEN(config->enableCombination) | FLEXSPI_MCR0_ATDFEN(config->ahbConfig.enableAHBWriteIpTxFifo) | - FLEXSPI_MCR0_ATDFEN(config->ahbConfig.enableAHBWriteIpRxFifo) | FLEXSPI_MCR0_MDIS_MASK; + FLEXSPI_MCR0_ARDFEN(config->ahbConfig.enableAHBWriteIpRxFifo) | FLEXSPI_MCR0_MDIS_MASK; base->MCR0 = configValue; /* Configure MCR1 configurations. */ @@ -256,28 +268,45 @@ void FLEXSPI_Init(FLEXSPI_Type *base, const flexspi_config_t *config) base->MCR1 = configValue; /* Configure MCR2 configurations. */ - configValue = FLEXSPI_MCR2_RESUMEWAIT(config->ahbConfig.resumeWaitCycle) | - FLEXSPI_MCR2_SCKBDIFFOPT(config->enableSckBDiffOpt) | - FLEXSPI_MCR2_SAMEDEVICEEN(config->enableSameConfigForAll) | - FLEXSPI_MCR2_CLRAHBBUFOPT(config->ahbConfig.enableClearAHBBufferOpt); + configValue = base->MCR2; + configValue &= ~(FLEXSPI_MCR2_RESUMEWAIT_MASK | FLEXSPI_MCR2_SCKBDIFFOPT_MASK | FLEXSPI_MCR2_SAMEDEVICEEN_MASK | + FLEXSPI_MCR2_CLRAHBBUFOPT_MASK); + configValue |= FLEXSPI_MCR2_RESUMEWAIT(config->ahbConfig.resumeWaitCycle) | + FLEXSPI_MCR2_SCKBDIFFOPT(config->enableSckBDiffOpt) | + FLEXSPI_MCR2_SAMEDEVICEEN(config->enableSameConfigForAll) | + FLEXSPI_MCR2_CLRAHBBUFOPT(config->ahbConfig.enableClearAHBBufferOpt); + base->MCR2 = configValue; /* Configure AHB control items. */ - base->AHBCR = FLEXSPI_AHBCR_PREFETCHEN(config->ahbConfig.enableAHBPrefetch) | - FLEXSPI_AHBCR_BUFFERABLEEN(config->ahbConfig.enableAHBBufferable) | - FLEXSPI_AHBCR_CACHABLEEN(config->ahbConfig.enableAHBCachable); + configValue = base->AHBCR; + configValue &= ~(FLEXSPI_AHBCR_READADDROPT_MASK | FLEXSPI_AHBCR_PREFETCHEN_MASK | FLEXSPI_AHBCR_BUFFERABLEEN_MASK | + FLEXSPI_AHBCR_CACHABLEEN_MASK); + configValue |= FLEXSPI_AHBCR_READADDROPT(config->ahbConfig.enableReadAddressOpt) | + FLEXSPI_AHBCR_PREFETCHEN(config->ahbConfig.enableAHBPrefetch) | + FLEXSPI_AHBCR_BUFFERABLEEN(config->ahbConfig.enableAHBBufferable) | + FLEXSPI_AHBCR_CACHABLEEN(config->ahbConfig.enableAHBCachable); + base->AHBCR = configValue; /* Configure AHB rx buffers. */ - for (i = 0; i < FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNT - 1; i++) + for (i = 0; i < FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNT; i++) { - base->AHBRXBUFCR0[i] = FLEXSPI_AHBRXBUFCR0_PRIORITY(config->ahbConfig.buffer[i].priority) | - FLEXSPI_AHBRXBUFCR0_MSTRID(config->ahbConfig.buffer[i].masterIndex) | - FLEXSPI_AHBRXBUFCR0_BUFSZ(config->ahbConfig.buffer[i].bufferSize / 8); + configValue = base->AHBRXBUFCR0[i]; + + configValue &= ~(FLEXSPI_AHBRXBUFCR0_PREFETCHEN_MASK | FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK | + FLEXSPI_AHBRXBUFCR0_MSTRID_MASK | FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK); + configValue |= FLEXSPI_AHBRXBUFCR0_PREFETCHEN(config->ahbConfig.buffer[i].enablePrefetch) | + FLEXSPI_AHBRXBUFCR0_PRIORITY(config->ahbConfig.buffer[i].priority) | + FLEXSPI_AHBRXBUFCR0_MSTRID(config->ahbConfig.buffer[i].masterIndex) | + FLEXSPI_AHBRXBUFCR0_BUFSZ(config->ahbConfig.buffer[i].bufferSize * 8); + base->AHBRXBUFCR0[i] = configValue; } /* Configure IP Fifo watermarks. */ + base->IPRXFCR &= ~FLEXSPI_IPRXFCR_RXWMRK_MASK; base->IPRXFCR |= FLEXSPI_IPRXFCR_RXWMRK(config->rxWatermark / 8 - 1); - base->IPTXFCR |= FLEXSPI_IPRXFCR_RXWMRK(config->txWatermark / 8 - 1); + base->IPTXFCR &= ~FLEXSPI_IPTXFCR_TXWMRK_MASK; + base->IPTXFCR |= FLEXSPI_IPTXFCR_TXWMRK(config->txWatermark / 8 - 1); } void FLEXSPI_GetDefaultConfig(flexspi_config_t *config) @@ -299,7 +328,12 @@ void FLEXSPI_GetDefaultConfig(flexspi_config_t *config) config->ahbConfig.ahbBusTimeoutCycle = 0xFFFFU; config->ahbConfig.resumeWaitCycle = 0x20U; memset(config->ahbConfig.buffer, 0, sizeof(config->ahbConfig.buffer)); + for (uint8_t i = 0; i < FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNT; i++) + { + config->ahbConfig.buffer[i].bufferSize = 256; /* Default buffer size 256 bytes*/ + } config->ahbConfig.enableClearAHBBufferOpt = false; + config->ahbConfig.enableReadAddressOpt = false; config->ahbConfig.enableAHBPrefetch = false; config->ahbConfig.enableAHBBufferable = false; config->ahbConfig.enableAHBCachable = false; @@ -358,6 +392,15 @@ void FLEXSPI_SetFlashConfig(FLEXSPI_Type *base, flexspi_device_config_t *config, base->DLLCR[index] = FLEXSPI_ConfigureDll(base, config); /* Configure write mask. */ + if (config->enableWriteMask) + { + base->FLSHCR4 &= ~FLEXSPI_FLSHCR4_WMOPT1_MASK; + } + else + { + base->FLSHCR4 |= FLEXSPI_FLSHCR4_WMOPT1_MASK; + } + if (index == 0) /*PortA*/ { base->FLSHCR4 &= ~FLEXSPI_FLSHCR4_WMENA_MASK; @@ -591,8 +634,10 @@ void FLEXSPI_TransferCreateHandle(FLEXSPI_Type *base, handle->completionCallback = callback; handle->userData = userData; +#if defined(FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ) && FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ /* Save the context in global variables to support the double weak mechanism. */ s_flexspiHandle[instance] = handle; +#endif /* Enable NVIC interrupt. */ EnableIRQ(s_flexspiIrqs[instance]); @@ -785,6 +830,7 @@ void FLEXSPI_TransferHandleIRQ(FLEXSPI_Type *base, flexspi_handle_t *handle) } } +#if defined(FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ) && FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ #if defined(FLEXSPI) void FLEXSPI_DriverIRQHandler(void) { @@ -819,3 +865,4 @@ void FLEXSPI1_DriverIRQHandler(void) #endif } #endif +#endif diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi.h index 965c2ad210e..e2f00393b3d 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -46,8 +50,8 @@ /*! @name Driver version */ /*@{*/ -/*! @brief FLEXSPI driver version 2.0.1. */ -#define FSL_FLEXSPI_DRIVER_VERSION (MAKE_VERSION(2, 0, 1)) +/*! @brief FLEXSPI driver version 2.0.2. */ +#define FSL_FLEXSPI_DRIVER_VERSION (MAKE_VERSION(2, 0, 2)) /*@}*/ #define FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNT FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNTn(0) @@ -231,9 +235,11 @@ typedef enum _flexspi_command_type typedef struct _flexspi_ahbBuffer_config { - uint8_t priority; - uint8_t masterIndex; - uint16_t bufferSize; + uint8_t priority; /*!< This priority for AHB Master Read which this AHB RX Buffer is assigned. */ + uint8_t masterIndex; /*!< AHB Master ID the AHB RX Buffer is assigned. */ + uint16_t bufferSize; /*!< AHB buffer size in byte. */ + bool enablePrefetch; /*!< AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master, allows + prefetch disable/enable seperately for each master. */ } flexspi_ahbBuffer_config_t; /*! @brief FLEXSPI configuration structure. */ @@ -269,6 +275,8 @@ typedef struct _flexspi_config flexspi_ahbBuffer_config_t buffer[FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNT]; /*!< AHB buffer size. */ bool enableClearAHBBufferOpt; /*!< Enable/disable automatically clean AHB RX Buffer and TX Buffer when FLEXSPI returns STOP mode ACK. */ + bool enableReadAddressOpt; /*!< Enable/disable remove AHB read burst start address alignment limitation. + when eanble, there is no AHB read burst start address alignment limitation. */ bool enableAHBPrefetch; /*!< Enable/disable AHB read prefetch feature, when enabled, FLEXSPI will fetch more data than current AHB burst. */ bool enableAHBBufferable; /*!< Enable/disable AHB bufferable write access support, when enabled, diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi_nor_boot.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi_nor_boot.c new file mode 100644 index 00000000000..d52cfa3572f --- /dev/null +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi_nor_boot.c @@ -0,0 +1,72 @@ +/* + * The Clear BSD License + * Copyright 2017 NXP + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: + * + * o Redistributions of source code must retain the above copyright notice, this list + * of conditions and the following disclaimer. + * + * o Redistributions in binary form must reproduce the above copyright notice, this + * list of conditions and the following disclaimer in the documentation and/or + * other materials provided with the distribution. + * + * o Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from this + * software without specific prior written permission. + * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR + * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON + * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#include "fsl_flexspi_nor_boot.h" + +#if defined(XIP_BOOT_HEADER_ENABLE) && (XIP_BOOT_HEADER_ENABLE == 1) +#if defined(__CC_ARM) || defined(__GNUC__) + __attribute__((section(".boot_hdr.ivt"))) +#elif defined(__ICCARM__) +#pragma location=".boot_hdr.ivt" +#endif +/************************************* + * IVT Data + *************************************/ +const ivt image_vector_table = { + IVT_HEADER, /* IVT Header */ + IMAGE_ENTRY_ADDRESS, /* Image Entry Function */ + IVT_RSVD, /* Reserved = 0 */ + (uint32_t)DCD_ADDRESS, /* Address where DCD information is stored */ + (uint32_t)BOOT_DATA_ADDRESS, /* Address where BOOT Data Structure is stored */ + (uint32_t)&image_vector_table, /* Pointer to IVT Self (absolute address */ + (uint32_t)CSF_ADDRESS, /* Address where CSF file is stored */ + IVT_RSVD /* Reserved = 0 */ +}; + +#if defined(__CC_ARM) || defined(__GNUC__) + __attribute__((section(".boot_hdr.boot_data"))) +#elif defined(__ICCARM__) +#pragma location=".boot_hdr.boot_data" +#endif +/************************************* + * Boot Data + *************************************/ +const BOOT_DATA_T boot_data = { + FLASH_BASE, /* boot start location */ + FLASH_SIZE, /* size */ + PLUGIN_FLAG, /* Plugin flag*/ + 0xFFFFFFFF /* empty - extra data word */ +}; +#endif + + diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi_nor_boot.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi_nor_boot.h new file mode 100644 index 00000000000..2656feb1018 --- /dev/null +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_flexspi_nor_boot.h @@ -0,0 +1,131 @@ +/* + * The Clear BSD License + * Copyright 2017 NXP + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: + * + * o Redistributions of source code must retain the above copyright notice, this list + * of conditions and the following disclaimer. + * + * o Redistributions in binary form must reproduce the above copyright notice, this + * list of conditions and the following disclaimer in the documentation and/or + * other materials provided with the distribution. + * + * o Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from this + * software without specific prior written permission. + * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR + * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON + * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __FLEXSPI_NOR_BOOT_H__ +#define __FLEXSPI_NOR_BOOT_H__ + +#include +#include "device.h" + +/************************************* + * IVT Data + *************************************/ +typedef struct _ivt_ { + /** @ref hdr with tag #HAB_TAG_IVT, length and HAB version fields + * (see @ref data) + */ + uint32_t hdr; + /** Absolute address of the first instruction to execute from the + * image + */ + uint32_t entry; + /** Reserved in this version of HAB: should be NULL. */ + uint32_t reserved1; + /** Absolute address of the image DCD: may be NULL. */ + uint32_t dcd; + /** Absolute address of the Boot Data: may be NULL, but not interpreted + * any further by HAB + */ + uint32_t boot_data; + /** Absolute address of the IVT.*/ + uint32_t self; + /** Absolute address of the image CSF.*/ + uint32_t csf; + /** Reserved in this version of HAB: should be zero. */ + uint32_t reserved2; +} ivt; + +#define IVT_MAJOR_VERSION 0x4 +#define IVT_MAJOR_VERSION_SHIFT 0x4 +#define IVT_MAJOR_VERSION_MASK 0xF +#define IVT_MINOR_VERSION 0x1 +#define IVT_MINOR_VERSION_SHIFT 0x0 +#define IVT_MINOR_VERSION_MASK 0xF + +#define IVT_VERSION(major, minor) \ + ((((major) & IVT_MAJOR_VERSION_MASK) << IVT_MAJOR_VERSION_SHIFT) | \ + (((minor) & IVT_MINOR_VERSION_MASK) << IVT_MINOR_VERSION_SHIFT)) + +/* IVT header */ +#define IVT_TAG_HEADER 0xD1 /**< Image Vector Table */ +#define IVT_SIZE 0x2000 +#define IVT_PAR IVT_VERSION(IVT_MAJOR_VERSION, IVT_MINOR_VERSION) +#define IVT_HEADER (IVT_TAG_HEADER | (IVT_SIZE << 8) | (IVT_PAR << 24)) + +/* Set resume entry */ +#if defined(__CC_ARM) + extern uint32_t __Vectors[]; + extern uint32_t Image$$RW_m_config_text$$Base[]; +#define IMAGE_ENTRY_ADDRESS ((uint32_t)__Vectors) +#define FLASH_BASE ((uint32_t)Image$$RW_m_config_text$$Base) +#elif defined(__MCUXPRESSO) + extern uint32_t __Vectors[]; + extern uint32_t __boot_hdr_start__[]; +#define IMAGE_ENTRY_ADDRESS ((uint32_t)__Vectors) +#define FLASH_BASE ((uint32_t)__boot_hdr_start__) +#elif defined(__ICCARM__) + extern uint32_t __VECTOR_TABLE[]; + extern uint32_t m_boot_hdr_conf_start[]; +#define IMAGE_ENTRY_ADDRESS ((uint32_t)__VECTOR_TABLE) +#define FLASH_BASE ((uint32_t)m_boot_hdr_conf_start) +#elif defined(__GNUC__) + extern uint32_t __VECTOR_TABLE[]; + extern uint32_t __FLASH_BASE[]; +#define IMAGE_ENTRY_ADDRESS ((uint32_t)__VECTOR_TABLE) +#define FLASH_BASE ((uint32_t)__FLASH_BASE) +#endif + +#define DCD_ADDRESS dcd_data +#define BOOT_DATA_ADDRESS &boot_data +#define CSF_ADDRESS 0 +#define IVT_RSVD (uint32_t)(0x00000000) + +/************************************* + * Boot Data + *************************************/ +typedef struct _boot_data_ { + uint32_t start; /* boot start location */ + uint32_t size; /* size */ + uint32_t plugin; /* plugin flag - 1 if downloaded application is plugin */ + uint32_t placeholder; /* placehoder to make even 0x10 size */ +}BOOT_DATA_T; + +#define FLASH_SIZE BOARD_FLASH_SIZE +#define PLUGIN_FLAG (uint32_t)0 + +/* External Variables */ +const BOOT_DATA_T boot_data; +extern const uint8_t dcd_data[]; + +#endif /* __FLEXSPI_NOR_BOOT_H__ */ + diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpc.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpc.c index 806d28ccf80..90b7eb1542f 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpc.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpc.c @@ -1,10 +1,13 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016 NXP * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -17,6 +20,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -31,6 +35,12 @@ #include "fsl_gpc.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.gpc_1" +#endif + + void GPC_EnableIRQ(GPC_Type *base, uint32_t irqId) { uint32_t irqRegNum = irqId / 32U; diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpc.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpc.h index b4a2981eb4d..5ba31ecf658 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpc.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpc.h @@ -1,10 +1,13 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016 NXP * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -17,6 +20,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpio.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpio.c index a5f7246c67f..f4714aa53e0 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpio.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpio.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_gpio.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.igpio" +#endif + + /******************************************************************************* * Variables ******************************************************************************/ @@ -76,7 +86,7 @@ static uint32_t GPIO_GetInstance(GPIO_Type *base) return instance; } -void GPIO_PinInit(GPIO_Type* base, uint32_t pin, const gpio_pin_config_t* Config) +void GPIO_PinInit(GPIO_Type *base, uint32_t pin, const gpio_pin_config_t *Config) { #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) /* Enable GPIO clock. */ @@ -93,7 +103,7 @@ void GPIO_PinInit(GPIO_Type* base, uint32_t pin, const gpio_pin_config_t* Config } else { - GPIO_WritePinOutput(base, pin, Config->outputLogic); + GPIO_PinWrite(base, pin, Config->outputLogic); base->GDIR |= (1U << pin); } @@ -101,20 +111,20 @@ void GPIO_PinInit(GPIO_Type* base, uint32_t pin, const gpio_pin_config_t* Config GPIO_SetPinInterruptConfig(base, pin, Config->interruptMode); } -void GPIO_PinWrite(GPIO_Type* base, uint32_t pin, uint8_t output) +void GPIO_PinWrite(GPIO_Type *base, uint32_t pin, uint8_t output) { assert(pin < 32); if (output == 0U) { - base->DR &= ~(1U << pin); /* Set pin output to low level.*/ + base->DR &= ~(1U << pin); /* Set pin output to low level.*/ } else { - base->DR |= (1U << pin); /* Set pin output to high level.*/ + base->DR |= (1U << pin); /* Set pin output to high level.*/ } } -void GPIO_PinSetInterruptConfig(GPIO_Type* base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode) +void GPIO_PinSetInterruptConfig(GPIO_Type *base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode) { volatile uint32_t *icr; uint32_t icrShift; @@ -124,7 +134,7 @@ void GPIO_PinSetInterruptConfig(GPIO_Type* base, uint32_t pin, gpio_interrupt_mo /* Register reset to default value */ base->EDGE_SEL &= ~(1U << pin); - if(pin < 16) + if (pin < 16) { icr = &(base->ICR1); } @@ -133,21 +143,21 @@ void GPIO_PinSetInterruptConfig(GPIO_Type* base, uint32_t pin, gpio_interrupt_mo icr = &(base->ICR2); icrShift -= 16; } - switch(pinInterruptMode) + switch (pinInterruptMode) { - case(kGPIO_IntLowLevel): + case (kGPIO_IntLowLevel): *icr &= ~(3U << (2 * icrShift)); break; - case(kGPIO_IntHighLevel): + case (kGPIO_IntHighLevel): *icr = (*icr & (~(3U << (2 * icrShift)))) | (1U << (2 * icrShift)); break; - case(kGPIO_IntRisingEdge): + case (kGPIO_IntRisingEdge): *icr = (*icr & (~(3U << (2 * icrShift)))) | (2U << (2 * icrShift)); break; - case(kGPIO_IntFallingEdge): + case (kGPIO_IntFallingEdge): *icr |= (3U << (2 * icrShift)); break; - case(kGPIO_IntRisingOrFallingEdge): + case (kGPIO_IntRisingOrFallingEdge): base->EDGE_SEL |= (1U << pin); break; default: diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpio.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpio.h index cad971080c7..834a9c981ad 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpio.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpio.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -51,27 +55,28 @@ /*! @brief GPIO direction definition. */ typedef enum _gpio_pin_direction { - kGPIO_DigitalInput = 0U, /*!< Set current pin as digital input.*/ + kGPIO_DigitalInput = 0U, /*!< Set current pin as digital input.*/ kGPIO_DigitalOutput = 1U, /*!< Set current pin as digital output.*/ } gpio_pin_direction_t; /*! @brief GPIO interrupt mode definition. */ typedef enum _gpio_interrupt_mode { - kGPIO_NoIntmode = 0U, /*!< Set current pin general IO functionality.*/ - kGPIO_IntLowLevel = 1U, /*!< Set current pin interrupt is low-level sensitive.*/ - kGPIO_IntHighLevel = 2U, /*!< Set current pin interrupt is high-level sensitive.*/ - kGPIO_IntRisingEdge = 3U, /*!< Set current pin interrupt is rising-edge sensitive.*/ - kGPIO_IntFallingEdge = 4U, /*!< Set current pin interrupt is falling-edge sensitive.*/ + kGPIO_NoIntmode = 0U, /*!< Set current pin general IO functionality.*/ + kGPIO_IntLowLevel = 1U, /*!< Set current pin interrupt is low-level sensitive.*/ + kGPIO_IntHighLevel = 2U, /*!< Set current pin interrupt is high-level sensitive.*/ + kGPIO_IntRisingEdge = 3U, /*!< Set current pin interrupt is rising-edge sensitive.*/ + kGPIO_IntFallingEdge = 4U, /*!< Set current pin interrupt is falling-edge sensitive.*/ kGPIO_IntRisingOrFallingEdge = 5U, /*!< Enable the edge select bit to override the ICR register's configuration.*/ } gpio_interrupt_mode_t; /*! @brief GPIO Init structure definition. */ typedef struct _gpio_pin_config { - gpio_pin_direction_t direction; /*!< Specifies the pin direction. */ - uint8_t outputLogic; /*!< Set a default output logic, which has no use in input */ - gpio_interrupt_mode_t interruptMode; /*!< Specifies the pin interrupt mode, a value of @ref gpio_interrupt_mode_t. */ + gpio_pin_direction_t direction; /*!< Specifies the pin direction. */ + uint8_t outputLogic; /*!< Set a default output logic, which has no use in input */ + gpio_interrupt_mode_t + interruptMode; /*!< Specifies the pin interrupt mode, a value of @ref gpio_interrupt_mode_t. */ } gpio_pin_config_t; /******************************************************************************* @@ -96,7 +101,7 @@ extern "C" { * @param initConfig pointer to a @ref gpio_pin_config_t structure that * contains the configuration information. */ -void GPIO_PinInit(GPIO_Type* base, uint32_t pin, const gpio_pin_config_t* Config); +void GPIO_PinInit(GPIO_Type *base, uint32_t pin, const gpio_pin_config_t *Config); /*@}*/ /*! @@ -113,13 +118,13 @@ void GPIO_PinInit(GPIO_Type* base, uint32_t pin, const gpio_pin_config_t* Config * - 0: corresponding pin output low-logic level. * - 1: corresponding pin output high-logic level. */ -void GPIO_PinWrite(GPIO_Type* base, uint32_t pin, uint8_t output); +void GPIO_PinWrite(GPIO_Type *base, uint32_t pin, uint8_t output); /*! * @brief Sets the output level of the individual GPIO pin to logic 1 or 0. * @deprecated Do not use this function. It has been superceded by @ref GPIO_PinWrite. */ -static inline void GPIO_WritePinOutput(GPIO_Type* base, uint32_t pin, uint8_t output) +static inline void GPIO_WritePinOutput(GPIO_Type *base, uint32_t pin, uint8_t output) { GPIO_PinWrite(base, pin, output); } @@ -130,16 +135,20 @@ static inline void GPIO_WritePinOutput(GPIO_Type* base, uint32_t pin, uint8_t ou * @param base GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.) * @param mask GPIO pin number macro */ -static inline void GPIO_PortSet(GPIO_Type* base, uint32_t mask) +static inline void GPIO_PortSet(GPIO_Type *base, uint32_t mask) { +#if (defined(FSL_FEATURE_IGPIO_HAS_DR_SET) && (FSL_FEATURE_IGPIO_HAS_DR_SET == 1)) + base->DR_SET = mask; +#else base->DR |= mask; +#endif /* FSL_FEATURE_IGPIO_HAS_DR_SET */ } /*! * @brief Sets the output level of the multiple GPIO pins to the logic 1. * @deprecated Do not use this function. It has been superceded by @ref GPIO_PortSet. */ -static inline void GPIO_SetPinsOutput(GPIO_Type* base, uint32_t mask) +static inline void GPIO_SetPinsOutput(GPIO_Type *base, uint32_t mask) { GPIO_PortSet(base, mask); } @@ -150,20 +159,37 @@ static inline void GPIO_SetPinsOutput(GPIO_Type* base, uint32_t mask) * @param base GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.) * @param mask GPIO pin number macro */ -static inline void GPIO_PortClear(GPIO_Type* base, uint32_t mask) +static inline void GPIO_PortClear(GPIO_Type *base, uint32_t mask) { +#if (defined(FSL_FEATURE_IGPIO_HAS_DR_CLEAR) && (FSL_FEATURE_IGPIO_HAS_DR_CLEAR == 1)) + base->DR_CLEAR = mask; +#else base->DR &= ~mask; +#endif /* FSL_FEATURE_IGPIO_HAS_DR_CLEAR */ } /*! * @brief Sets the output level of the multiple GPIO pins to the logic 0. * @deprecated Do not use this function. It has been superceded by @ref GPIO_PortClear. */ -static inline void GPIO_ClearPinsOutput(GPIO_Type* base, uint32_t mask) +static inline void GPIO_ClearPinsOutput(GPIO_Type *base, uint32_t mask) { GPIO_PortClear(base, mask); } +/*! + * @brief Reverses the current output logic of the multiple GPIO pins. + * + * @param base GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.) + * @param mask GPIO pin number macro + */ +static inline void GPIO_PortToggle(GPIO_Type *base, uint32_t mask) +{ +#if (defined(FSL_FEATURE_IGPIO_HAS_DR_TOGGLE) && (FSL_FEATURE_IGPIO_HAS_DR_TOGGLE == 1)) + base->DR_TOGGLE = mask; +#endif /* FSL_FEATURE_IGPIO_HAS_DR_TOGGLE */ +} + /*! * @brief Reads the current input value of the GPIO port. * @@ -171,7 +197,7 @@ static inline void GPIO_ClearPinsOutput(GPIO_Type* base, uint32_t mask) * @param pin GPIO port pin number. * @retval GPIO port input value. */ -static inline uint32_t GPIO_PinRead(GPIO_Type* base, uint32_t pin) +static inline uint32_t GPIO_PinRead(GPIO_Type *base, uint32_t pin) { assert(pin < 32); @@ -182,7 +208,7 @@ static inline uint32_t GPIO_PinRead(GPIO_Type* base, uint32_t pin) * @brief Reads the current input value of the GPIO port. * @deprecated Do not use this function. It has been superceded by @ref GPIO_PinRead. */ -static inline uint32_t GPIO_ReadPinInput(GPIO_Type* base, uint32_t pin) +static inline uint32_t GPIO_ReadPinInput(GPIO_Type *base, uint32_t pin) { return GPIO_PinRead(base, pin); } @@ -193,28 +219,29 @@ static inline uint32_t GPIO_ReadPinInput(GPIO_Type* base, uint32_t pin) * @{ */ - /*! - * @brief Reads the current GPIO pin pad status. - * - * @param base GPIO base pointer. - * @param pin GPIO port pin number. - * @retval GPIO pin pad status value. - */ -static inline uint8_t GPIO_PinReadPadStatus(GPIO_Type* base, uint32_t pin) +/*! +* @brief Reads the current GPIO pin pad status. +* +* @param base GPIO base pointer. +* @param pin GPIO port pin number. +* @retval GPIO pin pad status value. +*/ +static inline uint8_t GPIO_PinReadPadStatus(GPIO_Type *base, uint32_t pin) { assert(pin < 32); return (uint8_t)(((base->PSR) >> pin) & 0x1U); } - /*! - * @brief Reads the current GPIO pin pad status. - * @deprecated Do not use this function. It has been superceded by @ref GPIO_PinReadPadStatus. - */ -static inline uint8_t GPIO_ReadPadStatus(GPIO_Type* base, uint32_t pin) +/*! +* @brief Reads the current GPIO pin pad status. +* @deprecated Do not use this function. It has been superceded by @ref GPIO_PinReadPadStatus. +*/ +static inline uint8_t GPIO_ReadPadStatus(GPIO_Type *base, uint32_t pin) { return GPIO_PinReadPadStatus(base, pin); } + /*@}*/ /*! @@ -230,13 +257,13 @@ static inline uint8_t GPIO_ReadPadStatus(GPIO_Type* base, uint32_t pin) * @param pininterruptMode pointer to a @ref gpio_interrupt_mode_t structure * that contains the interrupt mode information. */ -void GPIO_PinSetInterruptConfig(GPIO_Type* base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode); +void GPIO_PinSetInterruptConfig(GPIO_Type *base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode); /*! * @brief Sets the current pin interrupt mode. * @deprecated Do not use this function. It has been superceded by @ref GPIO_PinSetInterruptConfig. */ -static inline void GPIO_SetPinInterruptConfig(GPIO_Type* base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode) +static inline void GPIO_SetPinInterruptConfig(GPIO_Type *base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode) { GPIO_PinSetInterruptConfig(base, pin, pinInterruptMode); } @@ -247,7 +274,7 @@ static inline void GPIO_SetPinInterruptConfig(GPIO_Type* base, uint32_t pin, gpi * @param base GPIO base pointer. * @param mask GPIO pin number macro. */ -static inline void GPIO_PortEnableInterrupts(GPIO_Type* base, uint32_t mask) +static inline void GPIO_PortEnableInterrupts(GPIO_Type *base, uint32_t mask) { base->IMR |= mask; } @@ -258,7 +285,7 @@ static inline void GPIO_PortEnableInterrupts(GPIO_Type* base, uint32_t mask) * @param base GPIO base pointer. * @param mask GPIO pin number macro. */ -static inline void GPIO_EnableInterrupts(GPIO_Type* base, uint32_t mask) +static inline void GPIO_EnableInterrupts(GPIO_Type *base, uint32_t mask) { GPIO_PortEnableInterrupts(base, mask); } @@ -269,7 +296,7 @@ static inline void GPIO_EnableInterrupts(GPIO_Type* base, uint32_t mask) * @param base GPIO base pointer. * @param mask GPIO pin number macro. */ -static inline void GPIO_PortDisableInterrupts(GPIO_Type* base, uint32_t mask) +static inline void GPIO_PortDisableInterrupts(GPIO_Type *base, uint32_t mask) { base->IMR &= ~mask; } @@ -278,7 +305,7 @@ static inline void GPIO_PortDisableInterrupts(GPIO_Type* base, uint32_t mask) * @brief Disables the specific pin interrupt. * @deprecated Do not use this function. It has been superceded by @ref GPIO_PortDisableInterrupts. */ -static inline void GPIO_DisableInterrupts(GPIO_Type* base, uint32_t mask) +static inline void GPIO_DisableInterrupts(GPIO_Type *base, uint32_t mask) { GPIO_PortDisableInterrupts(base, mask); } @@ -289,7 +316,7 @@ static inline void GPIO_DisableInterrupts(GPIO_Type* base, uint32_t mask) * @param base GPIO base pointer. * @retval current pin interrupt status flag. */ -static inline uint32_t GPIO_PortGetInterruptFlags(GPIO_Type* base) +static inline uint32_t GPIO_PortGetInterruptFlags(GPIO_Type *base) { return base->ISR; } @@ -300,7 +327,7 @@ static inline uint32_t GPIO_PortGetInterruptFlags(GPIO_Type* base) * @param base GPIO base pointer. * @retval current pin interrupt status flag. */ -static inline uint32_t GPIO_GetPinsInterruptFlags(GPIO_Type* base) +static inline uint32_t GPIO_GetPinsInterruptFlags(GPIO_Type *base) { return GPIO_PortGetInterruptFlags(base); } @@ -312,7 +339,7 @@ static inline uint32_t GPIO_GetPinsInterruptFlags(GPIO_Type* base) * @param base GPIO base pointer. * @param mask GPIO pin number macro. */ -static inline void GPIO_PortClearInterruptFlags(GPIO_Type* base, uint32_t mask) +static inline void GPIO_PortClearInterruptFlags(GPIO_Type *base, uint32_t mask) { base->ISR = mask; } @@ -324,7 +351,7 @@ static inline void GPIO_PortClearInterruptFlags(GPIO_Type* base, uint32_t mask) * @param base GPIO base pointer. * @param mask GPIO pin number macro. */ -static inline void GPIO_ClearPinsInterruptFlags(GPIO_Type* base, uint32_t mask) +static inline void GPIO_ClearPinsInterruptFlags(GPIO_Type *base, uint32_t mask) { GPIO_PortClearInterruptFlags(base, mask); } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpt.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpt.c index 2857a802766..39b0e89fb59 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpt.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpt.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_gpt.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.gpt" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpt.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpt.h index 9ad873ad7a8..1cea0545571 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpt.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_gpt.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_iomuxc.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_iomuxc.h index ff5f9d9dd77..2a7dabb8022 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_iomuxc.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_iomuxc.h @@ -1,31 +1,37 @@ /* - * Copyright (c) 2016, Freescale Semiconductor, Inc. + * The Clear BSD License + * Copyright 2016 Freescale Semiconductor, Inc. + * Copyright 2016-2018 NXP * All rights reserved. - * - * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: - * - * o Redistributions of source code must retain the above copyright notice, this list - * of conditions and the following disclaimer. - * - * o Redistributions in binary form must reproduce the above copyright notice, this - * list of conditions and the following disclaimer in the documentation and/or - * other materials provided with the distribution. - * - * o Neither the name of Freescale Semiconductor, Inc. nor the names of its - * contributors may be used to endorse or promote products derived from this - * software without specific prior written permission. - * - * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND - * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED - * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE - * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR - * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES - * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; - * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON - * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS - * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted (subject to the limitations in the + * disclaimer below) provided that the following conditions are met: + * + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * * Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE + * GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT + * HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED + * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF + * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE + * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR + * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, + * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE + * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN + * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ #ifndef _FSL_IOMUXC_H_ @@ -43,6 +49,10 @@ /******************************************************************************* * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.iomuxc" +#endif /*! @name Driver version */ /*@{*/ @@ -54,7 +64,7 @@ /*@{*/ /*! @brief The pin function ID is a tuple of */ #define IOMUXC_SNVS_WAKEUP_GPIO5_IO00 0x400A8000U, 0x5U, 0, 0, 0x400A8018U -#define IOMUXC_SNVS_WAKEUP_NMI_GLUE_NMI 0x400A8000U, 0x7U, 0, 0, 0x400A8018U +#define IOMUXC_SNVS_WAKEUP_NMI_GLUE_NMI 0x400A8000U, 0x7U, 0x401F8568U, 0x1U, 0x400A8018U #define IOMUXC_SNVS_PMIC_ON_REQ_SNVS_LP_PMIC_ON_REQ 0x400A8004U, 0x0U, 0, 0, 0x400A801CU #define IOMUXC_SNVS_PMIC_ON_REQ_GPIO5_IO01 0x400A8004U, 0x5U, 0, 0, 0x400A801CU @@ -74,7 +84,6 @@ #define IOMUXC_GPIO_EMC_00_XBAR1_XBAR_IN02 0x401F8014U, 0x3U, 0x401F860CU, 0x0U, 0x401F8204U #define IOMUXC_GPIO_EMC_00_FLEXIO1_FLEXIO00 0x401F8014U, 0x4U, 0, 0, 0x401F8204U #define IOMUXC_GPIO_EMC_00_GPIO4_IO00 0x401F8014U, 0x5U, 0, 0, 0x401F8204U -#define IOMUXC_GPIO_EMC_00_JTAG_DONE 0x401F8014U, 0x7U, 0, 0, 0x401F8204U #define IOMUXC_GPIO_EMC_01_SEMC_DATA01 0x401F8018U, 0x0U, 0, 0, 0x401F8208U #define IOMUXC_GPIO_EMC_01_FLEXPWM4_PWMB00 0x401F8018U, 0x1U, 0, 0, 0x401F8208U @@ -82,7 +91,6 @@ #define IOMUXC_GPIO_EMC_01_XBAR1_IN03 0x401F8018U, 0x3U, 0x401F8610U, 0x0U, 0x401F8208U #define IOMUXC_GPIO_EMC_01_FLEXIO1_FLEXIO01 0x401F8018U, 0x4U, 0, 0, 0x401F8208U #define IOMUXC_GPIO_EMC_01_GPIO4_IO01 0x401F8018U, 0x5U, 0, 0, 0x401F8208U -#define IOMUXC_GPIO_EMC_01_JTAG_DE_B 0x401F8018U, 0x7U, 0, 0, 0x401F8208U #define IOMUXC_GPIO_EMC_02_SEMC_DATA02 0x401F801CU, 0x0U, 0, 0, 0x401F820CU #define IOMUXC_GPIO_EMC_02_FLEXPWM4_PWMA01 0x401F801CU, 0x1U, 0x401F8498U, 0x0U, 0x401F820CU @@ -90,7 +98,6 @@ #define IOMUXC_GPIO_EMC_02_XBAR1_INOUT04 0x401F801CU, 0x3U, 0x401F8614U, 0x0U, 0x401F820CU #define IOMUXC_GPIO_EMC_02_FLEXIO1_FLEXIO02 0x401F801CU, 0x4U, 0, 0, 0x401F820CU #define IOMUXC_GPIO_EMC_02_GPIO4_IO02 0x401F801CU, 0x5U, 0, 0, 0x401F820CU -#define IOMUXC_GPIO_EMC_02_JTAG_FAIL 0x401F801CU, 0x7U, 0, 0, 0x401F820CU #define IOMUXC_GPIO_EMC_03_SEMC_DATA03 0x401F8020U, 0x0U, 0, 0, 0x401F8210U #define IOMUXC_GPIO_EMC_03_FLEXPWM4_PWMB01 0x401F8020U, 0x1U, 0, 0, 0x401F8210U @@ -98,7 +105,6 @@ #define IOMUXC_GPIO_EMC_03_XBAR1_INOUT05 0x401F8020U, 0x3U, 0x401F8618U, 0x0U, 0x401F8210U #define IOMUXC_GPIO_EMC_03_FLEXIO1_FLEXIO03 0x401F8020U, 0x4U, 0, 0, 0x401F8210U #define IOMUXC_GPIO_EMC_03_GPIO4_IO03 0x401F8020U, 0x5U, 0, 0, 0x401F8210U -#define IOMUXC_GPIO_EMC_03_JTAG_ACTIVE 0x401F8020U, 0x7U, 0, 0, 0x401F8210U #define IOMUXC_GPIO_EMC_04_SEMC_DATA04 0x401F8024U, 0x0U, 0, 0, 0x401F8214U #define IOMUXC_GPIO_EMC_04_FLEXPWM4_PWMA02 0x401F8024U, 0x1U, 0x401F849CU, 0x0U, 0x401F8214U @@ -490,6 +496,7 @@ #define IOMUXC_GPIO_AD_B0_12_FLEXPWM1_PWMX02 0x401F80ECU, 0x4U, 0, 0, 0x401F82DCU #define IOMUXC_GPIO_AD_B0_12_GPIO1_IO12 0x401F80ECU, 0x5U, 0, 0, 0x401F82DCU #define IOMUXC_GPIO_AD_B0_12_ENET_1588_EVENT1_OUT 0x401F80ECU, 0x6U, 0, 0, 0x401F82DCU +#define IOMUXC_GPIO_AD_B0_12_NMI_GLUE_NMI 0x401F80ECU, 0x7U, 0x401F8568U, 0x0U, 0x401F82DCU #define IOMUXC_GPIO_AD_B0_13_LPI2C4_SDA 0x401F80F0U, 0x0U, 0x401F84E8U, 0x1U, 0x401F82E0U #define IOMUXC_GPIO_AD_B0_13_GPT1_CLK 0x401F80F0U, 0x1U, 0, 0, 0x401F82E0U @@ -696,6 +703,7 @@ #define IOMUXC_GPIO_B0_04_LCD_DATA00 0x401F814CU, 0x0U, 0, 0, 0x401F833CU #define IOMUXC_GPIO_B0_04_QTIMER2_TIMER1 0x401F814CU, 0x1U, 0x401F8570U, 0x1U, 0x401F833CU #define IOMUXC_GPIO_B0_04_LPI2C2_SCL 0x401F814CU, 0x2U, 0x401F84D4U, 0x1U, 0x401F833CU +#define IOMUXC_GPIO_B0_04_ARM_CM7_TRACE00 0x401F814CU, 0x3U, 0, 0, 0x401F833CU #define IOMUXC_GPIO_B0_04_FLEXIO2_FLEXIO04 0x401F814CU, 0x4U, 0, 0, 0x401F833CU #define IOMUXC_GPIO_B0_04_GPIO2_IO04 0x401F814CU, 0x5U, 0, 0, 0x401F833CU #define IOMUXC_GPIO_B0_04_SRC_BOOT_CFG00 0x401F814CU, 0x6U, 0, 0, 0x401F833CU @@ -703,6 +711,7 @@ #define IOMUXC_GPIO_B0_05_LCD_DATA01 0x401F8150U, 0x0U, 0, 0, 0x401F8340U #define IOMUXC_GPIO_B0_05_QTIMER2_TIMER2 0x401F8150U, 0x1U, 0x401F8574U, 0x1U, 0x401F8340U #define IOMUXC_GPIO_B0_05_LPI2C2_SDA 0x401F8150U, 0x2U, 0x401F84D8U, 0x1U, 0x401F8340U +#define IOMUXC_GPIO_B0_05_ARM_CM7_TRACE01 0x401F8150U, 0x3U, 0, 0, 0x401F8340U #define IOMUXC_GPIO_B0_05_FLEXIO2_FLEXIO05 0x401F8150U, 0x4U, 0, 0, 0x401F8340U #define IOMUXC_GPIO_B0_05_GPIO2_IO05 0x401F8150U, 0x5U, 0, 0, 0x401F8340U #define IOMUXC_GPIO_B0_05_SRC_BOOT_CFG01 0x401F8150U, 0x6U, 0, 0, 0x401F8340U @@ -710,6 +719,7 @@ #define IOMUXC_GPIO_B0_06_LCD_DATA02 0x401F8154U, 0x0U, 0, 0, 0x401F8344U #define IOMUXC_GPIO_B0_06_QTIMER3_TIMER0 0x401F8154U, 0x1U, 0x401F857CU, 0x2U, 0x401F8344U #define IOMUXC_GPIO_B0_06_FLEXPWM2_PWMA00 0x401F8154U, 0x2U, 0x401F8478U, 0x1U, 0x401F8344U +#define IOMUXC_GPIO_B0_06_ARM_CM7_TRACE02 0x401F8154U, 0x3U, 0, 0, 0x401F8344U #define IOMUXC_GPIO_B0_06_FLEXIO2_FLEXIO06 0x401F8154U, 0x4U, 0, 0, 0x401F8344U #define IOMUXC_GPIO_B0_06_GPIO2_IO06 0x401F8154U, 0x5U, 0, 0, 0x401F8344U #define IOMUXC_GPIO_B0_06_SRC_BOOT_CFG02 0x401F8154U, 0x6U, 0, 0, 0x401F8344U @@ -717,6 +727,7 @@ #define IOMUXC_GPIO_B0_07_LCD_DATA03 0x401F8158U, 0x0U, 0, 0, 0x401F8348U #define IOMUXC_GPIO_B0_07_QTIMER3_TIMER1 0x401F8158U, 0x1U, 0x401F8580U, 0x2U, 0x401F8348U #define IOMUXC_GPIO_B0_07_FLEXPWM2_PWMB00 0x401F8158U, 0x2U, 0x401F8488U, 0x1U, 0x401F8348U +#define IOMUXC_GPIO_B0_07_ARM_CM7_TRACE03 0x401F8158U, 0x3U, 0, 0, 0x401F8348U #define IOMUXC_GPIO_B0_07_FLEXIO2_FLEXIO07 0x401F8158U, 0x4U, 0, 0, 0x401F8348U #define IOMUXC_GPIO_B0_07_GPIO2_IO07 0x401F8158U, 0x5U, 0, 0, 0x401F8348U #define IOMUXC_GPIO_B0_07_SRC_BOOT_CFG03 0x401F8158U, 0x6U, 0, 0, 0x401F8348U @@ -755,6 +766,7 @@ #define IOMUXC_GPIO_B0_12_LCD_DATA08 0x401F816CU, 0x0U, 0, 0, 0x401F835CU #define IOMUXC_GPIO_B0_12_XBAR1_INOUT10 0x401F816CU, 0x1U, 0, 0, 0x401F835CU +#define IOMUXC_GPIO_B0_12_ARM_CM7_TRACE_CLK 0x401F816CU, 0x2U, 0, 0, 0x401F835CU #define IOMUXC_GPIO_B0_12_SAI1_TX_DATA01 0x401F816CU, 0x3U, 0x401F85A0U, 0x1U, 0x401F835CU #define IOMUXC_GPIO_B0_12_FLEXIO2_FLEXIO12 0x401F816CU, 0x4U, 0, 0, 0x401F835CU #define IOMUXC_GPIO_B0_12_GPIO2_IO12 0x401F816CU, 0x5U, 0, 0, 0x401F835CU @@ -762,6 +774,7 @@ #define IOMUXC_GPIO_B0_13_LCD_DATA09 0x401F8170U, 0x0U, 0, 0, 0x401F8360U #define IOMUXC_GPIO_B0_13_XBAR1_INOUT11 0x401F8170U, 0x1U, 0, 0, 0x401F8360U +#define IOMUXC_GPIO_B0_13_ARM_CM7_TRACE_SWO 0x401F8170U, 0x2U, 0, 0, 0x401F8360U #define IOMUXC_GPIO_B0_13_SAI1_MCLK 0x401F8170U, 0x3U, 0x401F858CU, 0x2U, 0x401F8360U #define IOMUXC_GPIO_B0_13_FLEXIO2_FLEXIO13 0x401F8170U, 0x4U, 0, 0, 0x401F8360U #define IOMUXC_GPIO_B0_13_GPIO2_IO13 0x401F8170U, 0x5U, 0, 0, 0x401F8360U @@ -821,7 +834,6 @@ #define IOMUXC_GPIO_B1_04_ENET_RX_DATA00 0x401F818CU, 0x3U, 0x401F8434U, 0x1U, 0x401F837CU #define IOMUXC_GPIO_B1_04_FLEXIO2_FLEXIO20 0x401F818CU, 0x4U, 0, 0, 0x401F837CU #define IOMUXC_GPIO_B1_04_GPIO2_IO20 0x401F818CU, 0x5U, 0, 0, 0x401F837CU -#define IOMUXC_GPIO_B1_04_CSU_CSU_ALARM_AUT02 0x401F818CU, 0x6U, 0, 0, 0x401F837CU #define IOMUXC_GPIO_B1_05_LCD_DATA17 0x401F8190U, 0x0U, 0, 0, 0x401F8380U #define IOMUXC_GPIO_B1_05_LPSPI4_SDI 0x401F8190U, 0x1U, 0x401F8524U, 0x1U, 0x401F8380U @@ -829,7 +841,6 @@ #define IOMUXC_GPIO_B1_05_ENET_RX_DATA01 0x401F8190U, 0x3U, 0x401F8438U, 0x1U, 0x401F8380U #define IOMUXC_GPIO_B1_05_FLEXIO2_FLEXIO21 0x401F8190U, 0x4U, 0, 0, 0x401F8380U #define IOMUXC_GPIO_B1_05_GPIO2_IO21 0x401F8190U, 0x5U, 0, 0, 0x401F8380U -#define IOMUXC_GPIO_B1_05_CSU_CSU_ALARM_AUT01 0x401F8190U, 0x6U, 0, 0, 0x401F8380U #define IOMUXC_GPIO_B1_06_LCD_DATA18 0x401F8194U, 0x0U, 0, 0, 0x401F8384U #define IOMUXC_GPIO_B1_06_LPSPI4_SDO 0x401F8194U, 0x1U, 0x401F8528U, 0x1U, 0x401F8384U @@ -837,7 +848,6 @@ #define IOMUXC_GPIO_B1_06_ENET_RX_EN 0x401F8194U, 0x3U, 0x401F843CU, 0x1U, 0x401F8384U #define IOMUXC_GPIO_B1_06_FLEXIO2_FLEXIO22 0x401F8194U, 0x4U, 0, 0, 0x401F8384U #define IOMUXC_GPIO_B1_06_GPIO2_IO22 0x401F8194U, 0x5U, 0, 0, 0x401F8384U -#define IOMUXC_GPIO_B1_06_CSU_CSU_ALARM_AUT00 0x401F8194U, 0x6U, 0, 0, 0x401F8384U #define IOMUXC_GPIO_B1_07_LCD_DATA19 0x401F8198U, 0x0U, 0, 0, 0x401F8388U #define IOMUXC_GPIO_B1_07_LPSPI4_SCK 0x401F8198U, 0x1U, 0x401F8520U, 0x1U, 0x401F8388U @@ -845,7 +855,6 @@ #define IOMUXC_GPIO_B1_07_ENET_TX_DATA00 0x401F8198U, 0x3U, 0, 0, 0x401F8388U #define IOMUXC_GPIO_B1_07_FLEXIO2_FLEXIO23 0x401F8198U, 0x4U, 0, 0, 0x401F8388U #define IOMUXC_GPIO_B1_07_GPIO2_IO23 0x401F8198U, 0x5U, 0, 0, 0x401F8388U -#define IOMUXC_GPIO_B1_07_CSU_CSU_INT_DEB 0x401F8198U, 0x6U, 0, 0, 0x401F8388U #define IOMUXC_GPIO_B1_08_LCD_DATA20 0x401F819CU, 0x0U, 0, 0, 0x401F838CU #define IOMUXC_GPIO_B1_08_QTIMER1_TIMER3 0x401F819CU, 0x1U, 0, 0, 0x401F838CU @@ -969,7 +978,6 @@ #define IOMUXC_GPIO_SD_B1_01_SAI1_TX_DATA02 0x401F81D8U, 0x3U, 0x401F859CU, 0x0U, 0x401F83C8U #define IOMUXC_GPIO_SD_B1_01_LPUART4_RX 0x401F81D8U, 0x4U, 0x401F8540U, 0x0U, 0x401F83C8U #define IOMUXC_GPIO_SD_B1_01_GPIO3_IO01 0x401F81D8U, 0x5U, 0, 0, 0x401F83C8U -#define IOMUXC_GPIO_SD_B1_01_CCM_DI0_EXT_CLK 0x401F81D8U, 0x6U, 0, 0, 0x401F83C8U #define IOMUXC_GPIO_SD_B1_02_USDHC2_DATA1 0x401F81DCU, 0x0U, 0x401F85ECU, 0x0U, 0x401F83CCU #define IOMUXC_GPIO_SD_B1_02_FLEXSPIB_DATA01 0x401F81DCU, 0x1U, 0x401F84BCU, 0x0U, 0x401F83CCU @@ -1015,7 +1023,6 @@ #define IOMUXC_GPIO_SD_B1_07_SAI1_TX_DATA00 0x401F81F0U, 0x3U, 0, 0, 0x401F83E0U #define IOMUXC_GPIO_SD_B1_07_LPSPI2_SCK 0x401F81F0U, 0x4U, 0x401F8500U, 0x0U, 0x401F83E0U #define IOMUXC_GPIO_SD_B1_07_GPIO3_IO07 0x401F81F0U, 0x5U, 0, 0, 0x401F83E0U -#define IOMUXC_GPIO_SD_B1_07_CCM_REF_EN_B 0x401F81F0U, 0x6U, 0, 0, 0x401F83E0U #define IOMUXC_GPIO_SD_B1_08_USDHC2_DATA4 0x401F81F4U, 0x0U, 0x401F85F8U, 0x0U, 0x401F83E4U #define IOMUXC_GPIO_SD_B1_08_FLEXSPIA_DATA00 0x401F81F4U, 0x1U, 0x401F84A8U, 0x0U, 0x401F83E4U @@ -1038,7 +1045,6 @@ #define IOMUXC_GPIO_SD_B1_10_LPI2C2_SDA 0x401F81FCU, 0x3U, 0x401F84D8U, 0x0U, 0x401F83ECU #define IOMUXC_GPIO_SD_B1_10_LPSPI2_PCS2 0x401F81FCU, 0x4U, 0, 0, 0x401F83ECU #define IOMUXC_GPIO_SD_B1_10_GPIO3_IO10 0x401F81FCU, 0x5U, 0, 0, 0x401F83ECU -#define IOMUXC_GPIO_SD_B1_10_SRC_SYSTEM_RESET 0x401F81FCU, 0x6U, 0, 0, 0x401F83ECU #define IOMUXC_GPIO_SD_B1_11_USDHC2_DATA7 0x401F8200U, 0x0U, 0x401F8604U, 0x0U, 0x401F83F0U #define IOMUXC_GPIO_SD_B1_11_FLEXSPIA_DATA03 0x401F8200U, 0x1U, 0x401F84B4U, 0x0U, 0x401F83F0U @@ -1046,7 +1052,6 @@ #define IOMUXC_GPIO_SD_B1_11_LPI2C2_SCL 0x401F8200U, 0x3U, 0x401F84D4U, 0x0U, 0x401F83F0U #define IOMUXC_GPIO_SD_B1_11_LPSPI2_PCS3 0x401F8200U, 0x4U, 0, 0, 0x401F83F0U #define IOMUXC_GPIO_SD_B1_11_GPIO3_IO11 0x401F8200U, 0x5U, 0, 0, 0x401F83F0U -#define IOMUXC_GPIO_SD_B1_11_SRC_EARLY_RESET 0x401F8200U, 0x6U, 0, 0, 0x401F83F0U #define IOMUXC_GPR_SAIMCLK_LOWBITMASK (0x7U) #define IOMUXC_GPR_SAIMCLK_HIGHBITMASK (0x3U) @@ -1164,11 +1169,15 @@ static inline void IOMUXC_SetPinConfig(uint32_t muxRegister, */ static inline void IOMUXC_EnableMode(IOMUXC_GPR_Type *base, uint32_t mode, bool enable) { - uint32_t gpr = base->GPR1 & 0xFFF; + mode &= ~(IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK + | IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_MASK + | IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_MASK + | IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_MASK + | IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_MASK); if (enable) { - base->GPR1 = mode | gpr; + base->GPR1 |= mode; } else { diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_kpp.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_kpp.c index cafd2786ac3..f83fd257056 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_kpp.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_kpp.c @@ -1,8 +1,11 @@ /* + * The Clear BSD License * Copyright 2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -15,6 +18,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -32,6 +36,12 @@ /******************************************************************************* * Definitions ******************************************************************************/ + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.kpp" +#endif + #define KPP_KEYPAD_SCAN_TIMES (3U) /******************************************************************************* * Prototypes diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_kpp.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_kpp.h index e7be068903d..46eb3aab578 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_kpp.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_kpp.h @@ -1,8 +1,11 @@ /* + * The Clear BSD License * Copyright 2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -15,6 +18,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c.c index 0be94ff9c52..7ce2c37213c 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -36,6 +40,11 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.lpi2c" +#endif + /*! @brief Common sets of flags used by the driver. */ enum _lpi2c_flag_constants { @@ -115,14 +124,8 @@ static uint32_t LPI2C_GetCyclesForWidth(uint32_t sourceClock_Hz, uint32_t maxCycles, uint32_t prescaler); -/* Not static so it can be used from fsl_lpi2c_edma.c. */ -status_t LPI2C_MasterCheckAndClearError(LPI2C_Type *base, uint32_t status); - static status_t LPI2C_MasterWaitForTxReady(LPI2C_Type *base); -/* Not static so it can be used from fsl_lpi2c_edma.c. */ -status_t LPI2C_CheckForBusyBus(LPI2C_Type *base); - static status_t LPI2C_RunTransferStateMachine(LPI2C_Type *base, lpi2c_master_handle_t *handle, bool *isDone); static void LPI2C_InitTransferStateMachine(lpi2c_master_handle_t *handle); @@ -156,13 +159,13 @@ static const clock_ip_name_t kLpi2cPeriphClocks[] = LPI2C_PERIPH_CLOCKS; static lpi2c_master_isr_t s_lpi2cMasterIsr; /*! @brief Pointers to master handles for each instance. */ -static lpi2c_master_handle_t *s_lpi2cMasterHandle[FSL_FEATURE_SOC_LPI2C_COUNT]; +static lpi2c_master_handle_t *s_lpi2cMasterHandle[ARRAY_SIZE(kLpi2cBases)]; /*! @brief Pointer to slave IRQ handler for each instance. */ static lpi2c_slave_isr_t s_lpi2cSlaveIsr; /*! @brief Pointers to slave handles for each instance. */ -static lpi2c_slave_handle_t *s_lpi2cSlaveHandle[FSL_FEATURE_SOC_LPI2C_COUNT]; +static lpi2c_slave_handle_t *s_lpi2cSlaveHandle[ARRAY_SIZE(kLpi2cBases)]; /******************************************************************************* * Code @@ -204,6 +207,9 @@ static uint32_t LPI2C_GetCyclesForWidth(uint32_t sourceClock_Hz, uint32_t maxCycles, uint32_t prescaler) { + assert(sourceClock_Hz > 0); + assert(prescaler > 0); + uint32_t busCycle_ns = 1000000 / (sourceClock_Hz / prescaler / 1000); uint32_t cycles = 0; @@ -692,7 +698,7 @@ status_t LPI2C_MasterReceive(LPI2C_Type *base, void *rxBuff, size_t rxSize) status_t LPI2C_MasterSend(LPI2C_Type *base, const void *txBuff, size_t txSize) { - uint8_t *buf = (uint8_t *)((void *)txBuff); + const uint8_t *buf = (const uint8_t *)((const void *)txBuff); assert(txBuff); @@ -834,6 +840,10 @@ void LPI2C_MasterTransferCreateHandle(LPI2C_Type *base, /* Clear internal IRQ enables and enable NVIC IRQ. */ LPI2C_MasterDisableInterrupts(base, kMasterIrqFlags); + + /* Enable NVIC IRQ, this only enables the IRQ directly connected to the NVIC. + In some cases the LPI2C IRQ is configured through INTMUX, user needs to enable + INTMUX IRQ in application code. */ EnableIRQ(kLpi2cIrqs[instance]); } @@ -1352,7 +1362,7 @@ static status_t LPI2C_SlaveCheckAndClearError(LPI2C_Type *base, uint32_t flags) status_t LPI2C_SlaveSend(LPI2C_Type *base, const void *txBuff, size_t txSize, size_t *actualTxSize) { - uint8_t *buf = (uint8_t *)((void *)txBuff); + const uint8_t *buf = (const uint8_t *)((const void *)txBuff); size_t remaining = txSize; assert(txBuff); @@ -1804,6 +1814,14 @@ void LPI2C3_DriverIRQHandler(void) } #endif +#if defined(LPI2C4) +/* Implementation of LPI2C4 handler named in startup code. */ +void LPI2C4_DriverIRQHandler(void) +{ + LPI2C_CommonIRQHandler(LPI2C4, 4); +} +#endif + #if defined(CM4_0__LPI2C) /* Implementation of CM4_0__LPI2C handler named in startup code. */ void M4_0_LPI2C_DriverIRQHandler(void) @@ -1812,6 +1830,14 @@ void M4_0_LPI2C_DriverIRQHandler(void) } #endif +#if defined(CM4__LPI2C) +/* Implementation of CM4__LPI2C handler named in startup code. */ +void M4_LPI2C_DriverIRQHandler(void) +{ + LPI2C_CommonIRQHandler(CM4__LPI2C, LPI2C_GetInstance(CM4__LPI2C)); +} +#endif + #if defined(CM4_1__LPI2C) /* Implementation of CM4_1__LPI2C handler named in startup code. */ void M4_1_LPI2C_DriverIRQHandler(void) @@ -1859,3 +1885,43 @@ void DMA_I2C4_INT_DriverIRQHandler(void) LPI2C_CommonIRQHandler(DMA__LPI2C4, LPI2C_GetInstance(DMA__LPI2C4)); } #endif + +#if defined(ADMA__LPI2C0) +/* Implementation of DMA__LPI2C0 handler named in startup code. */ +void ADMA_I2C0_INT_DriverIRQHandler(void) +{ + LPI2C_CommonIRQHandler(ADMA__LPI2C0, LPI2C_GetInstance(ADMA__LPI2C0)); +} +#endif + +#if defined(ADMA__LPI2C1) +/* Implementation of DMA__LPI2C1 handler named in startup code. */ +void ADMA_I2C1_INT_DriverIRQHandler(void) +{ + LPI2C_CommonIRQHandler(ADMA__LPI2C1, LPI2C_GetInstance(ADMA__LPI2C1)); +} +#endif + +#if defined(ADMA__LPI2C2) +/* Implementation of DMA__LPI2C2 handler named in startup code. */ +void ADMA_I2C2_INT_DriverIRQHandler(void) +{ + LPI2C_CommonIRQHandler(ADMA__LPI2C2, LPI2C_GetInstance(ADMA__LPI2C2)); +} +#endif + +#if defined(ADMA__LPI2C3) +/* Implementation of DMA__LPI2C3 handler named in startup code. */ +void ADMA_I2C3_INT_DriverIRQHandler(void) +{ + LPI2C_CommonIRQHandler(ADMA__LPI2C3, LPI2C_GetInstance(ADMA__LPI2C3)); +} +#endif + +#if defined(ADMA__LPI2C4) +/* Implementation of DMA__LPI2C3 handler named in startup code. */ +void ADMA_I2C4_INT_DriverIRQHandler(void) +{ + LPI2C_CommonIRQHandler(ADMA__LPI2C4, LPI2C_GetInstance(ADMA__LPI2C4)); +} +#endif diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c.h index 6ffdb1b6fbf..1706a548ef7 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -45,8 +49,8 @@ /*! @name Driver version */ /*@{*/ -/*! @brief LPI2C driver version 2.1.3. */ -#define FSL_LPI2C_DRIVER_VERSION (MAKE_VERSION(2, 1, 3)) +/*! @brief LPI2C driver version 2.1.5. */ +#define FSL_LPI2C_DRIVER_VERSION (MAKE_VERSION(2, 1, 5)) /*@}*/ /*! @brief Timeout times for waiting flag. */ @@ -498,6 +502,12 @@ void LPI2C_MasterDeinit(LPI2C_Type *base); */ void LPI2C_MasterConfigureDataMatch(LPI2C_Type *base, const lpi2c_data_match_config_t *config); +/* Not static so it can be used from fsl_lpi2c_edma.c. */ +status_t LPI2C_MasterCheckAndClearError(LPI2C_Type *base, uint32_t status); + +/* Not static so it can be used from fsl_lpi2c_edma.c. */ +status_t LPI2C_CheckForBusyBus(LPI2C_Type *base); + /*! * @brief Performs a software reset. * @@ -708,6 +718,10 @@ static inline void LPI2C_MasterGetFifoCounts(LPI2C_Type *base, size_t *rxCount, * The LPI2C master is automatically disabled and re-enabled as necessary to configure the baud * rate. Do not call this function during a transfer, or the transfer is aborted. * + * @note Please note that the second parameter is the clock frequency of LPI2C module, the third + * parameter means user configured bus baudrate, this implementation is different from other I2C drivers + * which use baudrate configuration as second parameter and source clock frequency as third parameter. + * * @param base The LPI2C peripheral base address. * @param sourceClock_Hz LPI2C functional clock frequency in Hertz. * @param baudRate_Hz Requested bus frequency in Hertz. @@ -844,6 +858,11 @@ status_t LPI2C_MasterTransferBlocking(LPI2C_Type *base, lpi2c_master_transfer_t * is created, there is not a corresponding destroy handle. If the user wants to * terminate a transfer, the LPI2C_MasterTransferAbort() API shall be called. * + * + * @note The function also enables the NVIC IRQ for the input LPI2C. Need to notice + * that on some SoCs the LPI2C IRQ is connected to INTMUX, in this case user needs to + * enable the associated INTMUX IRQ in application. + * * @param base The LPI2C peripheral base address. * @param[out] handle Pointer to the LPI2C master driver handle. * @param callback User provided pointer to the asynchronous callback function. @@ -935,7 +954,7 @@ void LPI2C_MasterTransferHandleIRQ(LPI2C_Type *base, lpi2c_master_handle_t *hand * slaveConfig->sclStall.enableAddress = true; * slaveConfig->ignoreAck = false; * slaveConfig->enableReceivedAddressRead = false; - * slaveConfig->sdaGlitchFilterWidth_ns = 0; // TODO determine default width values + * slaveConfig->sdaGlitchFilterWidth_ns = 0; * slaveConfig->sclGlitchFilterWidth_ns = 0; * slaveConfig->dataValidDelay_ns = 0; * slaveConfig->clockHoldTime_ns = 0; @@ -1188,6 +1207,10 @@ status_t LPI2C_SlaveReceive(LPI2C_Type *base, void *rxBuff, size_t rxSize, size_ * is created, there is not a corresponding destroy handle. If the user wants to * terminate a transfer, the LPI2C_SlaveTransferAbort() API shall be called. * + * @note The function also enables the NVIC IRQ for the input LPI2C. Need to notice + * that on some SoCs the LPI2C IRQ is connected to INTMUX, in this case user needs to + * enable the associated INTMUX IRQ in application. + * @param base The LPI2C peripheral base address. * @param[out] handle Pointer to the LPI2C slave driver handle. * @param callback User provided pointer to the asynchronous callback function. diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c_edma.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c_edma.c index 70776923a07..b79dea63a1c 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c_edma.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c_edma.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -36,6 +40,11 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.lpi2c_edma" +#endif + /* @brief Mask to align an address to 32 bytes. */ #define ALIGN_32_MASK (0x1fU) @@ -96,12 +105,6 @@ typedef void (*lpi2c_isr_t)(LPI2C_Type *base, void *handle); * Prototypes ******************************************************************************/ -/* Defined in fsl_lpi2c.c. */ -extern status_t LPI2C_CheckForBusyBus(LPI2C_Type *base); - -/* Defined in fsl_lpi2c.c. */ -extern status_t LPI2C_MasterCheckAndClearError(LPI2C_Type *base, uint32_t status); - static uint32_t LPI2C_GenerateCommands(lpi2c_master_edma_handle_t *handle); static void LPI2C_MasterEDMACallback(edma_handle_t *dmaHandle, void *userData, bool isTransferDone, uint32_t tcds); @@ -446,7 +449,15 @@ status_t LPI2C_MasterTransferAbortEDMA(LPI2C_Type *base, lpi2c_master_edma_handl static void LPI2C_MasterEDMACallback(edma_handle_t *dmaHandle, void *userData, bool isTransferDone, uint32_t tcds) { lpi2c_master_edma_handle_t *handle = (lpi2c_master_edma_handle_t *)userData; - bool hasReceiveData = (handle->transfer.direction == kLPI2C_Read) && (handle->transfer.dataSize); + bool hasReceiveData; + + if (!handle) + { + return; + } + + hasReceiveData = (handle->transfer.direction == kLPI2C_Read) && (handle->transfer.dataSize); + if (hasReceiveData && !FSL_FEATURE_LPI2C_HAS_SEPARATE_DMA_RX_TX_REQn(base)) { if (EDMA_GetNextTCDAddress(handle->tx) != 0) @@ -455,11 +466,6 @@ static void LPI2C_MasterEDMACallback(edma_handle_t *dmaHandle, void *userData, b } } - if (!handle) - { - return; - } - /* Check for errors. */ status_t result = LPI2C_MasterCheckAndClearError(handle->base, LPI2C_MasterGetStatusFlags(handle->base)); diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c_edma.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c_edma.h index 5283560a38b..b66edbfd4b6 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c_edma.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpi2c_edma.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -37,6 +41,12 @@ * Definitions ******************************************************************************/ +/*! @name Driver version */ +/*@{*/ +/*! @brief LPI2C EDMA driver version 2.1.5. */ +#define FSL_LPI2C_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 1, 5)) +/*@}*/ + /*! * @addtogroup lpi2c_master_edma_driver * @{ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi.c index 8e4dc99f354..3a515e17394 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -33,6 +37,12 @@ /******************************************************************************* * Definitions ******************************************************************************/ + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.lpspi" +#endif + /*! * @brief Default watermark values. * @@ -53,12 +63,6 @@ typedef void (*lpspi_slave_isr_t)(LPSPI_Type *base, lpspi_slave_handle_t *handle /******************************************************************************* * Prototypes ******************************************************************************/ -/*! -* @brief Get instance number for LPSPI module. -* -* @param base LPSPI peripheral base address. -*/ -uint32_t LPSPI_GetInstance(LPSPI_Type *base); /*! * @brief Configures the LPSPI peripheral chip select polarity. @@ -114,12 +118,6 @@ static void LPSPI_SlaveTransferFillUpTxFifo(LPSPI_Type *base, lpspi_slave_handle */ static void LPSPI_SlaveTransferComplete(LPSPI_Type *base, lpspi_slave_handle_t *handle); -/*! -* @brief Check the argument for transfer . -* This is not a public API. Not static because lpspi_edma.c will use this API. -*/ -bool LPSPI_CheckTransferArgument(lpspi_transfer_t *transfer, uint32_t bitsPerFrame, uint32_t bytesPerFrame); - /*! * @brief LPSPI common interrupt handler. * @@ -158,7 +156,7 @@ static lpspi_master_isr_t s_lpspiMasterIsr; /*! @brief Pointer to slave IRQ handler for each instance. */ static lpspi_slave_isr_t s_lpspiSlaveIsr; /* @brief Dummy data for each instance. This data is used when user's tx buffer is NULL*/ -volatile uint8_t s_dummyData[ARRAY_SIZE(s_lpspiBases)] = {0}; +volatile uint8_t g_lpspiDummyData[ARRAY_SIZE(s_lpspiBases)] = {0}; /********************************************************************************************************************** * Code *********************************************************************************************************************/ @@ -183,7 +181,7 @@ uint32_t LPSPI_GetInstance(LPSPI_Type *base) void LPSPI_SetDummyData(LPSPI_Type *base, uint8_t dummyData) { uint32_t instance = LPSPI_GetInstance(base); - s_dummyData[instance] = dummyData; + g_lpspiDummyData[instance] = dummyData; } void LPSPI_MasterInit(LPSPI_Type *base, const lpspi_master_config_t *masterConfig, uint32_t srcClock_Hz) @@ -634,7 +632,7 @@ status_t LPSPI_MasterTransferBlocking(LPSPI_Type *base, lpspi_transfer_t *transf uint32_t bitsPerFrame = ((base->TCR & LPSPI_TCR_FRAMESZ_MASK) >> LPSPI_TCR_FRAMESZ_SHIFT) + 1; uint32_t bytesPerFrame = (bitsPerFrame + 7) / 8; uint32_t temp = 0U; - uint8_t dummyData = s_dummyData[LPSPI_GetInstance(base)]; + uint8_t dummyData = g_lpspiDummyData[LPSPI_GetInstance(base)]; if (!LPSPI_CheckTransferArgument(transfer, bitsPerFrame, bytesPerFrame)) { @@ -799,7 +797,7 @@ status_t LPSPI_MasterTransferNonBlocking(LPSPI_Type *base, lpspi_master_handle_t uint32_t bitsPerFrame = ((base->TCR & LPSPI_TCR_FRAMESZ_MASK) >> LPSPI_TCR_FRAMESZ_SHIFT) + 1; uint32_t bytesPerFrame = (bitsPerFrame + 7) / 8; uint32_t temp = 0U; - uint8_t dummyData = s_dummyData[LPSPI_GetInstance(base)]; + uint8_t dummyData = g_lpspiDummyData[LPSPI_GetInstance(base)]; if (!LPSPI_CheckTransferArgument(transfer, bitsPerFrame, bytesPerFrame)) { @@ -1820,3 +1818,34 @@ void DMA_SPI3_INT_DriverIRQHandler(void) LPSPI_CommonIRQHandler(DMA__LPSPI3, s_lpspiHandle[LPSPI_GetInstance(DMA__LPSPI3)]); } #endif + +#if defined(ADMA__LPSPI0) +void ADMA_SPI0_INT_DriverIRQHandler(void) +{ + assert(s_lpspiHandle[LPSPI_GetInstance(ADMA__LPSPI0)]); + LPSPI_CommonIRQHandler(ADMA__LPSPI0, s_lpspiHandle[LPSPI_GetInstance(ADMA__LPSPI0)]); +} +#endif + +#if defined(ADMA__LPSPI1) +void ADMA_SPI1_INT_DriverIRQHandler(void) +{ + assert(s_lpspiHandle[LPSPI_GetInstance(ADMA__LPSPI1)]); + LPSPI_CommonIRQHandler(ADMA__LPSPI1, s_lpspiHandle[LPSPI_GetInstance(ADMA__LPSPI1)]); +} +#endif +#if defined(ADMA__LPSPI2) +void ADMA_SPI2_INT_DriverIRQHandler(void) +{ + assert(s_lpspiHandle[LPSPI_GetInstance(ADMA__LPSPI2)]); + LPSPI_CommonIRQHandler(ADMA__LPSPI2, s_lpspiHandle[LPSPI_GetInstance(ADMA__LPSPI2)]); +} +#endif + +#if defined(ADMA__LPSPI3) +void ADMA_SPI3_INT_DriverIRQHandler(void) +{ + assert(s_lpspiHandle[LPSPI_GetInstance(ADMA__LPSPI3)]); + LPSPI_CommonIRQHandler(ADMA__LPSPI3, s_lpspiHandle[LPSPI_GetInstance(ADMA__LPSPI3)]); +} +#endif diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi.h index e29f1928247..72895a225b7 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -52,6 +56,9 @@ #define LPSPI_DUMMY_DATA (0x00U) /*!< Dummy data used for tx if there is not txData. */ #endif +/*! @brief Global variable for dummy data value setting. */ +extern volatile uint8_t g_lpspiDummyData[]; + /*! @brief Status for the LPSPI driver.*/ enum _lpspi_status { @@ -223,17 +230,17 @@ enum _lpspi_transfer_config_flag_for_master kLPSPI_MasterByteSwap = 1U << 22 /*!< Is master swap the byte. - * For example, when want to send data 1 2 3 4 5 6 7 8 (suppose you set - * lpspi_shift_direction_t to MSB). - * 1. If you set bitPerFrame = 8 , no matter the kLPSPI_MasterByteSwapyou flag is used - * or not, the waveform is 1 2 3 4 5 6 7 8. - * 2. If you set bitPerFrame = 16 : - * (1) the waveform is 2 1 4 3 6 5 8 7 if you do not use the kLPSPI_MasterByteSwap flag. - * (2) the waveform is 1 2 3 4 5 6 7 8 if you use the kLPSPI_MasterByteSwap flag. - * 3. If you set bitPerFrame = 32 : - * (1) the waveform is 4 3 2 1 8 7 6 5 if you do not use the kLPSPI_MasterByteSwap flag. - * (2) the waveform is 1 2 3 4 5 6 7 8 if you use the kLPSPI_MasterByteSwap flag. - */ + * For example, when want to send data 1 2 3 4 5 6 7 8 (suppose you set + * lpspi_shift_direction_t to MSB). + * 1. If you set bitPerFrame = 8 , no matter the kLPSPI_MasterByteSwapyou flag is used + * or not, the waveform is 1 2 3 4 5 6 7 8. + * 2. If you set bitPerFrame = 16 : + * (1) the waveform is 2 1 4 3 6 5 8 7 if you do not use the kLPSPI_MasterByteSwap flag. + * (2) the waveform is 1 2 3 4 5 6 7 8 if you use the kLPSPI_MasterByteSwap flag. + * 3. If you set bitPerFrame = 32 : + * (1) the waveform is 4 3 2 1 8 7 6 5 if you do not use the kLPSPI_MasterByteSwap flag. + * (2) the waveform is 1 2 3 4 5 6 7 8 if you use the kLPSPI_MasterByteSwap flag. + */ }; #define LPSPI_SLAVE_PCS_SHIFT (4U) /*!< LPSPI slave PCS shift macro , internal used. */ @@ -249,17 +256,17 @@ enum _lpspi_transfer_config_flag_for_slave kLPSPI_SlaveByteSwap = 1U << 22 /*!< Is slave swap the byte. - * For example, when want to send data 1 2 3 4 5 6 7 8 (suppose you set - * lpspi_shift_direction_t to MSB). - * 1. If you set bitPerFrame = 8 , no matter the kLPSPI_SlaveByteSwap flag is used - * or not, the waveform is 1 2 3 4 5 6 7 8. - * 2. If you set bitPerFrame = 16 : - * (1) the waveform is 2 1 4 3 6 5 8 7 if you do not use the kLPSPI_SlaveByteSwap flag. - * (2) the waveform is 1 2 3 4 5 6 7 8 if you use the kLPSPI_SlaveByteSwap flag. - * 3. If you set bitPerFrame = 32 : - * (1) the waveform is 4 3 2 1 8 7 6 5 if you do not use the kLPSPI_SlaveByteSwap flag. - * (2) the waveform is 1 2 3 4 5 6 7 8 if you use the kLPSPI_SlaveByteSwap flag. - */ + * For example, when want to send data 1 2 3 4 5 6 7 8 (suppose you set + * lpspi_shift_direction_t to MSB). + * 1. If you set bitPerFrame = 8 , no matter the kLPSPI_SlaveByteSwap flag is used + * or not, the waveform is 1 2 3 4 5 6 7 8. + * 2. If you set bitPerFrame = 16 : + * (1) the waveform is 2 1 4 3 6 5 8 7 if you do not use the kLPSPI_SlaveByteSwap flag. + * (2) the waveform is 1 2 3 4 5 6 7 8 if you use the kLPSPI_SlaveByteSwap flag. + * 3. If you set bitPerFrame = 32 : + * (1) the waveform is 4 3 2 1 8 7 6 5 if you do not use the kLPSPI_SlaveByteSwap flag. + * (2) the waveform is 1 2 3 4 5 6 7 8 if you use the kLPSPI_SlaveByteSwap flag. + */ }; /*! @brief LPSPI transfer state, which is used for LPSPI transactional API state machine. */ @@ -376,16 +383,16 @@ struct _lpspi_master_handle volatile uint8_t rxWatermark; /*!< Rx watermark. */ - volatile uint8_t bytesEachWrite; /*!< Bytes for each write TDR . */ - volatile uint8_t bytesEachRead; /*!< Bytes for each read RDR . */ + volatile uint8_t bytesEachWrite; /*!< Bytes for each write TDR. */ + volatile uint8_t bytesEachRead; /*!< Bytes for each read RDR. */ uint8_t *volatile txData; /*!< Send buffer. */ uint8_t *volatile rxData; /*!< Receive buffer. */ volatile size_t txRemainingByteCount; /*!< Number of bytes remaining to send.*/ volatile size_t rxRemainingByteCount; /*!< Number of bytes remaining to receive.*/ - volatile uint32_t writeRegRemainingTimes; /*!< Write TDR register remaining times . */ - volatile uint32_t readRegRemainingTimes; /*!< Read RDR register remaining times . */ + volatile uint32_t writeRegRemainingTimes; /*!< Write TDR register remaining times. */ + volatile uint32_t readRegRemainingTimes; /*!< Read RDR register remaining times. */ uint32_t totalByteCount; /*!< Number of transfer bytes*/ @@ -406,8 +413,8 @@ struct _lpspi_slave_handle volatile uint8_t rxWatermark; /*!< Rx watermark. */ - volatile uint8_t bytesEachWrite; /*!< Bytes for each write TDR . */ - volatile uint8_t bytesEachRead; /*!< Bytes for each read RDR . */ + volatile uint8_t bytesEachWrite; /*!< Bytes for each write TDR. */ + volatile uint8_t bytesEachRead; /*!< Bytes for each read RDR. */ uint8_t *volatile txData; /*!< Send buffer. */ uint8_t *volatile rxData; /*!< Receive buffer. */ @@ -415,8 +422,8 @@ struct _lpspi_slave_handle volatile size_t txRemainingByteCount; /*!< Number of bytes remaining to send.*/ volatile size_t rxRemainingByteCount; /*!< Number of bytes remaining to receive.*/ - volatile uint32_t writeRegRemainingTimes; /*!< Write TDR register remaining times . */ - volatile uint32_t readRegRemainingTimes; /*!< Read RDR register remaining times . */ + volatile uint32_t writeRegRemainingTimes; /*!< Write TDR register remaining times. */ + volatile uint32_t readRegRemainingTimes; /*!< Read RDR register remaining times. */ uint32_t totalByteCount; /*!< Number of transfer bytes*/ @@ -718,6 +725,24 @@ static inline uint32_t LPSPI_GetRxRegisterAddress(LPSPI_Type *base) * @{ */ +/*! +* @brief Get instance number for LPSPI module. +* +* @param base LPSPI peripheral base address. +* @return Return the value of LPSPI instance. +*/ +uint32_t LPSPI_GetInstance(LPSPI_Type *base); + +/*! +* @brief Check the argument for transfer . +* +* @param transfer the transfer struct to be used. +* @param bitPerFrame The bit size of one frame. +* @param bytePerFrame The byte size of one frame. +* @return Return true for right and false for wrong. +*/ +bool LPSPI_CheckTransferArgument(lpspi_transfer_t *transfer, uint32_t bitsPerFrame, uint32_t bytesPerFrame); + /*! * @brief Configures the LPSPI for either master or slave. * @@ -797,12 +822,12 @@ static inline void LPSPI_SetAllPcsPolarity(LPSPI_Type *base, uint32_t mask) * size is 32-bits for each word except the last (the last word contains the remainder bits if the frame size is not * divisible by 32). The minimum word size is 2-bits. A frame size of 33-bits (or similar) is not supported. * - * Note 1 : The transmit command register should be initialized before enabling the LPSPI in slave mode, although + * Note 1: The transmit command register should be initialized before enabling the LPSPI in slave mode, although * the command register does not update until after the LPSPI is enabled. After it is enabled, the transmit command * register * should only be changed if the LPSPI is idle. * - * Note 2 : The transmit and command FIFO is a combined FIFO that includes both transmit data and command words. That + * Note 2: The transmit and command FIFO is a combined FIFO that includes both transmit data and command words. That * means the TCR register should be written to when the Tx FIFO is not full. * * @param base LPSPI peripheral address. diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi_edma.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi_edma.c index 48f01b18517..cbc7af7e761 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi_edma.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi_edma.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -31,8 +35,14 @@ #include "fsl_lpspi_edma.h" /*********************************************************************************************************************** -* Definitons +* Definitions ***********************************************************************************************************************/ + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.lpspi_edma" +#endif + /*! * @brief Structure definition for dspi_master_edma_private_handle_t. The structure is private. */ @@ -71,18 +81,6 @@ static void EDMA_LpspiSlaveCallback(edma_handle_t *edmaHandle, void *g_lpspiEdmaPrivateHandle, bool transferDone, uint32_t tcds); -/*! -* @brief Get instance number for LPSPI module. -* This is not a public API and it's extern from fsl_lpspi.c. -* @param base LPSPI peripheral base address -*/ -extern uint32_t LPSPI_GetInstance(LPSPI_Type *base); - -/*! -* @brief Check the argument for transfer . -* This is not a public API. It's extern from fsl_lpspi.c. -*/ -extern bool LPSPI_CheckTransferArgument(lpspi_transfer_t *transfer, uint32_t bitsPerFrame, uint32_t bytesPerFrame); static void LPSPI_SeparateEdmaReadData(uint8_t *rxData, uint32_t readData, uint32_t bytesEachRead, bool isByteSwap); @@ -94,8 +92,6 @@ static void LPSPI_SeparateEdmaReadData(uint8_t *rxData, uint32_t readData, uint3 static lpspi_master_edma_private_handle_t s_lpspiMasterEdmaPrivateHandle[FSL_FEATURE_SOC_LPSPI_COUNT]; static lpspi_slave_edma_private_handle_t s_lpspiSlaveEdmaPrivateHandle[FSL_FEATURE_SOC_LPSPI_COUNT]; -/*! @brief Global variable for dummy data value setting. */ -extern volatile uint8_t s_dummyData[]; /*********************************************************************************************************************** * Code ***********************************************************************************************************************/ @@ -225,7 +221,7 @@ status_t LPSPI_MasterTransferEDMA(LPSPI_Type *base, lpspi_master_edma_handle_t * bool isThereExtraTxBytes = false; - uint8_t dummyData = s_dummyData[instance]; + uint8_t dummyData = g_lpspiDummyData[instance]; edma_transfer_config_t transferConfigRx; edma_transfer_config_t transferConfigTx; @@ -657,7 +653,7 @@ status_t LPSPI_SlaveTransferEDMA(LPSPI_Type *base, lpspi_slave_edma_handle_t *ha uint32_t bytesPerFrame = (bitsPerFrame + 7) / 8; uint32_t temp = 0U; - uint8_t dummyData = s_dummyData[LPSPI_GetInstance(base)]; + uint8_t dummyData = g_lpspiDummyData[LPSPI_GetInstance(base)]; if (!LPSPI_CheckTransferArgument(transfer, bitsPerFrame, bytesPerFrame)) { diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi_edma.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi_edma.h index cc0ffe8d5bd..54b71bed439 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi_edma.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpspi_edma.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -41,6 +45,11 @@ /*********************************************************************************************************************** * Definitions **********************************************************************************************************************/ +/*! @name Driver version */ +/*@{*/ +/*! @brief LPSPI EDMA driver version 2.0.2. */ +#define FSL_LPSPI_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 0, 2)) +/*@}*/ /*! * @brief Forward declaration of the _lpspi_master_edma_handle typedefs. @@ -88,10 +97,10 @@ struct _lpspi_master_edma_handle volatile uint8_t rxWatermark; /*!< Rx watermark. */ - volatile uint8_t bytesEachWrite; /*!< Bytes for each write TDR . */ - volatile uint8_t bytesEachRead; /*!< Bytes for each read RDR . */ + volatile uint8_t bytesEachWrite; /*!< Bytes for each write TDR. */ + volatile uint8_t bytesEachRead; /*!< Bytes for each read RDR. */ - volatile uint8_t bytesLastRead; /*!< Bytes for last read RDR . */ + volatile uint8_t bytesLastRead; /*!< Bytes for last read RDR. */ volatile uint8_t isThereExtraRxBytes; /*!< Is there extra RX byte. */ uint8_t *volatile txData; /*!< Send buffer. */ @@ -119,7 +128,7 @@ struct _lpspi_master_edma_handle edma_handle_t *edmaRxRegToRxDataHandle; /*!CTRL; bool isSevenDataBits = - ((ctrl & LPUART_CTRL_M7_MASK) || - ((!(ctrl & LPUART_CTRL_M7_MASK)) && (!(ctrl & LPUART_CTRL_M_MASK)) && (ctrl & LPUART_CTRL_PE_MASK))); + ((ctrl & LPUART_CTRL_M7_MASK) || ((!(ctrl & LPUART_CTRL_M_MASK)) && (ctrl & LPUART_CTRL_PE_MASK))); #endif /* The Non Blocking read data API assume user have ensured there is enough space in @@ -698,8 +699,7 @@ status_t LPUART_ReadBlocking(LPUART_Type *base, uint8_t *data, size_t length) #if defined(FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT) && FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT uint32_t ctrl = base->CTRL; bool isSevenDataBits = - ((ctrl & LPUART_CTRL_M7_MASK) || - ((!(ctrl & LPUART_CTRL_M7_MASK)) && (!(ctrl & LPUART_CTRL_M_MASK)) && (ctrl & LPUART_CTRL_PE_MASK))); + ((ctrl & LPUART_CTRL_M7_MASK) || ((!(ctrl & LPUART_CTRL_M_MASK)) && (ctrl & LPUART_CTRL_PE_MASK))); #endif while (length--) @@ -764,8 +764,7 @@ void LPUART_TransferCreateHandle(LPUART_Type *base, #if defined(FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT) && FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT uint32_t ctrl = base->CTRL; bool isSevenDataBits = - ((ctrl & LPUART_CTRL_M7_MASK) || - ((!(ctrl & LPUART_CTRL_M7_MASK)) && (!(ctrl & LPUART_CTRL_M_MASK)) && (ctrl & LPUART_CTRL_PE_MASK))); + ((ctrl & LPUART_CTRL_M7_MASK) || ((!(ctrl & LPUART_CTRL_M_MASK)) && (ctrl & LPUART_CTRL_PE_MASK))); #endif /* Zero the handle. */ @@ -1651,8 +1650,20 @@ void M4_1_LPUART_DriverIRQHandler(void) } #endif +#if defined(CM4__LPUART) +void M4_LPUART_DriverIRQHandler(void) +{ + s_lpuartIsr(CM4__LPUART, s_lpuartHandle[LPUART_GetInstance(CM4__LPUART)]); +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif + #if defined(DMA__LPUART0) -void DMA_UART0_INT_IRQHandler(void) +void DMA_UART0_INT_DriverIRQHandler(void) { s_lpuartIsr(DMA__LPUART0, s_lpuartHandle[LPUART_GetInstance(DMA__LPUART0)]); /* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping @@ -1664,7 +1675,7 @@ void DMA_UART0_INT_IRQHandler(void) #endif #if defined(DMA__LPUART1) -void DMA_UART1_INT_IRQHandler(void) +void DMA_UART1_INT_DriverIRQHandler(void) { s_lpuartIsr(DMA__LPUART1, s_lpuartHandle[LPUART_GetInstance(DMA__LPUART1)]); /* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping @@ -1676,7 +1687,7 @@ void DMA_UART1_INT_IRQHandler(void) #endif #if defined(DMA__LPUART2) -void DMA_UART2_INT_IRQHandler(void) +void DMA_UART2_INT_DriverIRQHandler(void) { s_lpuartIsr(DMA__LPUART2, s_lpuartHandle[LPUART_GetInstance(DMA__LPUART2)]); /* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping @@ -1688,7 +1699,7 @@ void DMA_UART2_INT_IRQHandler(void) #endif #if defined(DMA__LPUART3) -void DMA_UART3_INT_IRQHandler(void) +void DMA_UART3_INT_DriverIRQHandler(void) { s_lpuartIsr(DMA__LPUART3, s_lpuartHandle[LPUART_GetInstance(DMA__LPUART3)]); /* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping @@ -1700,7 +1711,7 @@ void DMA_UART3_INT_IRQHandler(void) #endif #if defined(DMA__LPUART4) -void DMA_UART4_INT_IRQHandler(void) +void DMA_UART4_INT_DriverIRQHandler(void) { s_lpuartIsr(DMA__LPUART4, s_lpuartHandle[LPUART_GetInstance(DMA__LPUART4)]); /* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping @@ -1710,3 +1721,51 @@ void DMA_UART4_INT_IRQHandler(void) #endif } #endif + +#if defined(ADMA__LPUART0) +void ADMA_UART0_INT_DriverIRQHandler(void) +{ + s_lpuartIsr(ADMA__LPUART0, s_lpuartHandle[LPUART_GetInstance(ADMA__LPUART0)]); +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif + +#if defined(ADMA__LPUART1) +void ADMA_UART1_INT_DriverIRQHandler(void) +{ + s_lpuartIsr(ADMA__LPUART1, s_lpuartHandle[LPUART_GetInstance(ADMA__LPUART1)]); +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif + +#if defined(ADMA__LPUART2) +void ADMA_UART2_INT_DriverIRQHandler(void) +{ + s_lpuartIsr(ADMA__LPUART2, s_lpuartHandle[LPUART_GetInstance(ADMA__LPUART2)]); +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif + +#if defined(ADMA__LPUART3) +void ADMA_UART3_INT_DriverIRQHandler(void) +{ + s_lpuartIsr(ADMA__LPUART3, s_lpuartHandle[LPUART_GetInstance(ADMA__LPUART3)]); +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpuart.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpuart.h index aa4528a7534..395c27a68dc 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpuart.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpuart.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015-2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -548,6 +552,14 @@ static inline void LPUART_EnableRxDMA(LPUART_Type *base, bool enable) * @{ */ +/*! + * @brief Get the LPUART instance from peripheral base address. + * + * @param base LPUART peripheral base address. + * @return LPUART instance. + */ +uint32_t LPUART_GetInstance(LPUART_Type *base); + /*! * @brief Enables or disables the LPUART transmitter. * diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpuart_edma.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpuart_edma.c index 19f33ffa72e..add94881796 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpuart_edma.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_lpuart_edma.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,11 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.lpuart_edma" +#endif + /*MCR = (val | I2S_MCR_MOE(config->mclkOutputEnable)); #endif /* FSL_FEATURE_SAI_HAS_MCR */ + SAI_TxReset(base); + /* Configure audio protocol */ switch (config->protocol) { @@ -337,6 +348,10 @@ void SAI_TxInit(I2S_Type *base, const sai_config_t *config) default: break; } + +#if defined(FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR) && FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR + SAI_TxSetFIFOErrorContinue(base, true); +#endif /* FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR */ } void SAI_RxInit(I2S_Type *base, const sai_config_t *config) @@ -358,6 +373,8 @@ void SAI_RxInit(I2S_Type *base, const sai_config_t *config) base->MCR = (val | I2S_MCR_MOE(config->mclkOutputEnable)); #endif /* FSL_FEATURE_SAI_HAS_MCR */ + SAI_RxReset(base); + /* Configure audio protocol */ switch (config->protocol) { @@ -441,6 +458,10 @@ void SAI_RxInit(I2S_Type *base, const sai_config_t *config) default: break; } + +#if defined(FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR) && FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR + SAI_RxSetFIFOErrorContinue(base, true); +#endif /* FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR */ } void SAI_Deinit(I2S_Type *base) @@ -457,7 +478,7 @@ void SAI_TxGetDefaultConfig(sai_config_t *config) config->bclkSource = kSAI_BclkSourceMclkDiv; config->masterSlave = kSAI_Master; config->mclkSource = kSAI_MclkSourceSysclk; - config->protocol = kSAI_BusLeftJustified; + config->protocol = kSAI_BusI2S; config->syncMode = kSAI_ModeAsync; #if defined(FSL_FEATURE_SAI_HAS_MCR) && (FSL_FEATURE_SAI_HAS_MCR) config->mclkOutputEnable = true; @@ -469,7 +490,7 @@ void SAI_RxGetDefaultConfig(sai_config_t *config) config->bclkSource = kSAI_BclkSourceMclkDiv; config->masterSlave = kSAI_Master; config->mclkSource = kSAI_MclkSourceSysclk; - config->protocol = kSAI_BusLeftJustified; + config->protocol = kSAI_BusI2S; config->syncMode = kSAI_ModeSync; #if defined(FSL_FEATURE_SAI_HAS_MCR) && (FSL_FEATURE_SAI_HAS_MCR) config->mclkOutputEnable = true; @@ -583,6 +604,74 @@ void SAI_RxSetChannelFIFOMask(I2S_Type *base, uint8_t mask) base->RCR3 |= I2S_RCR3_RCE(mask); } +void SAI_TxSetDataOrder(I2S_Type *base, sai_data_order_t order) +{ + uint32_t val = (base->TCR4) & (~I2S_TCR4_MF_MASK); + + val |= I2S_TCR4_MF(order); + base->TCR4 = val; +} + +void SAI_RxSetDataOrder(I2S_Type *base, sai_data_order_t order) +{ + uint32_t val = (base->RCR4) & (~I2S_RCR4_MF_MASK); + + val |= I2S_RCR4_MF(order); + base->RCR4 = val; +} + +void SAI_TxSetBitClockPolarity(I2S_Type *base, sai_clock_polarity_t polarity) +{ + uint32_t val = (base->TCR2) & (~I2S_TCR2_BCP_MASK); + + val |= I2S_TCR2_BCP(polarity); + base->TCR2 = val; +} + +void SAI_RxSetBitClockPolarity(I2S_Type *base, sai_clock_polarity_t polarity) +{ + uint32_t val = (base->RCR2) & (~I2S_RCR2_BCP_MASK); + + val |= I2S_RCR2_BCP(polarity); + base->RCR2 = val; +} + +void SAI_TxSetFrameSyncPolarity(I2S_Type *base, sai_clock_polarity_t polarity) +{ + uint32_t val = (base->TCR4) & (~I2S_TCR4_FSP_MASK); + + val |= I2S_TCR4_FSP(polarity); + base->TCR4 = val; +} + +void SAI_RxSetFrameSyncPolarity(I2S_Type *base, sai_clock_polarity_t polarity) +{ + uint32_t val = (base->RCR4) & (~I2S_RCR4_FSP_MASK); + + val |= I2S_RCR4_FSP(polarity); + base->RCR4 = val; +} + +#if defined(FSL_FEATURE_SAI_HAS_FIFO_PACKING) && FSL_FEATURE_SAI_HAS_FIFO_PACKING +void SAI_TxSetFIFOPacking(I2S_Type *base, sai_fifo_packing_t pack) +{ + uint32_t val = base->TCR4; + + val &= ~I2S_TCR4_FPACK_MASK; + val |= I2S_TCR4_FPACK(pack); + base->TCR4 = val; +} + +void SAI_RxSetFIFOPacking(I2S_Type *base, sai_fifo_packing_t pack) +{ + uint32_t val = base->RCR4; + + val &= ~I2S_RCR4_FPACK_MASK; + val |= I2S_RCR4_FPACK(pack); + base->RCR4 = val; +} +#endif /* FSL_FEATURE_SAI_HAS_FIFO_PACKING */ + void SAI_TxSetFormat(I2S_Type *base, sai_transfer_format_t *format, uint32_t mclkSourceClockHz, @@ -633,7 +722,14 @@ void SAI_TxSetFormat(I2S_Type *base, } else { - base->TCR5 = I2S_TCR5_WNW(val) | I2S_TCR5_W0W(val) | I2S_TCR5_FBT(format->bitWidth - 1); + if (base->TCR4 & I2S_TCR4_MF_MASK) + { + base->TCR5 = I2S_TCR5_WNW(val) | I2S_TCR5_W0W(val) | I2S_TCR5_FBT(format->bitWidth - 1); + } + else + { + base->TCR5 = I2S_TCR5_WNW(val) | I2S_TCR5_W0W(val) | I2S_TCR5_FBT(0); + } } /* Set mono or stereo */ @@ -699,7 +795,14 @@ void SAI_RxSetFormat(I2S_Type *base, } else { - base->RCR5 = I2S_RCR5_WNW(val) | I2S_RCR5_W0W(val) | I2S_RCR5_FBT(format->bitWidth - 1); + if (base->RCR4 & I2S_RCR4_MF_MASK) + { + base->RCR5 = I2S_RCR5_WNW(val) | I2S_RCR5_W0W(val) | I2S_RCR5_FBT(format->bitWidth - 1); + } + else + { + base->RCR5 = I2S_RCR5_WNW(val) | I2S_RCR5_W0W(val) | I2S_RCR5_FBT(0); + } } /* Set mono or stereo */ @@ -1575,6 +1678,192 @@ void AUDIO_SAI7_INT_DriverIRQHandler(void) } #endif /* AUDIO__SAI7 */ +#if defined(ADMA__SAI0) +void ADMA_SAI0_INT_DriverIRQHandler(void) +{ +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][1]) && ((ADMA__SAI0->RCSR & kSAI_FIFORequestFlag) || (ADMA__SAI0->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI0->RCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI0->RCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][1]) && ((ADMA__SAI0->RCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI0->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI0->RCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI0->RCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiRxIsr(ADMA__SAI0, s_saiHandle[1][1]); + } +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][0]) && ((ADMA__SAI0->TCSR & kSAI_FIFORequestFlag) || (ADMA__SAI0->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI0->TCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI0->TCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][0]) && ((ADMA__SAI0->TCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI0->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI0->TCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI0->TCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiTxIsr(ADMA__SAI0, s_saiHandle[1][0]); + } +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif /* ADMA__SAI0 */ + +#if defined(ADMA__SAI1) +void ADMA_SAI1_INT_DriverIRQHandler(void) +{ +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][1]) && ((ADMA__SAI1->RCSR & kSAI_FIFORequestFlag) || (ADMA__SAI1->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI1->RCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI1->RCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][1]) && ((ADMA__SAI1->RCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI1->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI1->RCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI1->RCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiRxIsr(ADMA__SAI1, s_saiHandle[1][1]); + } +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][0]) && ((ADMA__SAI1->TCSR & kSAI_FIFORequestFlag) || (ADMA__SAI1->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI1->TCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI1->TCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][0]) && ((ADMA__SAI1->TCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI1->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI1->TCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI1->TCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiTxIsr(ADMA__SAI1, s_saiHandle[1][0]); + } +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif /* ADMA__SAI1 */ + +#if defined(ADMA__SAI2) +void ADMA_SAI2_INT_DriverIRQHandler(void) +{ +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][1]) && ((ADMA__SAI2->RCSR & kSAI_FIFORequestFlag) || (ADMA__SAI2->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI2->RCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI2->RCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][1]) && ((ADMA__SAI2->RCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI2->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI2->RCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI2->RCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiRxIsr(ADMA__SAI2, s_saiHandle[1][1]); + } +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][0]) && ((ADMA__SAI2->TCSR & kSAI_FIFORequestFlag) || (ADMA__SAI2->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI2->TCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI2->TCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][0]) && ((ADMA__SAI2->TCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI2->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI2->TCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI2->TCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiTxIsr(ADMA__SAI2, s_saiHandle[1][0]); + } +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif /* ADMA__SAI2 */ + +#if defined(ADMA__SAI3) +void ADMA_SAI3_INT_DriverIRQHandler(void) +{ +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][1]) && ((ADMA__SAI3->RCSR & kSAI_FIFORequestFlag) || (ADMA__SAI3->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI3->RCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI3->RCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][1]) && ((ADMA__SAI3->RCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI3->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI3->RCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI3->RCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiRxIsr(ADMA__SAI3, s_saiHandle[1][1]); + } +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][0]) && ((ADMA__SAI3->TCSR & kSAI_FIFORequestFlag) || (ADMA__SAI3->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI3->TCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI3->TCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][0]) && ((ADMA__SAI3->TCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI3->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI3->TCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI3->TCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiTxIsr(ADMA__SAI3, s_saiHandle[1][0]); + } +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif /* ADMA__SAI3 */ + +#if defined(ADMA__SAI4) +void ADMA_SAI4_INT_DriverIRQHandler(void) +{ +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][1]) && ((ADMA__SAI4->RCSR & kSAI_FIFORequestFlag) || (ADMA__SAI4->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI4->RCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI4->RCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][1]) && ((ADMA__SAI4->RCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI4->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI4->RCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI4->RCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiRxIsr(ADMA__SAI4, s_saiHandle[1][1]); + } +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][0]) && ((ADMA__SAI4->TCSR & kSAI_FIFORequestFlag) || (ADMA__SAI4->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI4->TCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI4->TCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][0]) && ((ADMA__SAI4->TCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI4->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI4->TCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI4->TCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiTxIsr(ADMA__SAI4, s_saiHandle[1][0]); + } +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif /* ADMA__SAI4 */ + +#if defined(ADMA__SAI5) +void ADMA_SAI5_INT_DriverIRQHandler(void) +{ +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][1]) && ((ADMA__SAI5->RCSR & kSAI_FIFORequestFlag) || (ADMA__SAI5->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI5->RCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI5->RCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][1]) && ((ADMA__SAI5->RCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI5->RCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI5->RCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI5->RCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiRxIsr(ADMA__SAI5, s_saiHandle[1][1]); + } +#if defined(FSL_FEATURE_SAI_FIFO_COUNT) && (FSL_FEATURE_SAI_FIFO_COUNT > 1) + if ((s_saiHandle[1][0]) && ((ADMA__SAI5->TCSR & kSAI_FIFORequestFlag) || (ADMA__SAI5->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI5->TCSR & kSAI_FIFORequestInterruptEnable) || (ADMA__SAI5->TCSR & kSAI_FIFOErrorInterruptEnable))) +#else + if ((s_saiHandle[1][0]) && ((ADMA__SAI5->TCSR & kSAI_FIFOWarningFlag) || (ADMA__SAI5->TCSR & kSAI_FIFOErrorFlag)) && + ((ADMA__SAI5->TCSR & kSAI_FIFOWarningInterruptEnable) || (ADMA__SAI5->TCSR & kSAI_FIFOErrorInterruptEnable))) +#endif + { + s_saiTxIsr(ADMA__SAI5, s_saiHandle[1][0]); + } +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} +#endif /* ADMA__SAI5 */ + #if defined(SAI0) void SAI0_DriverIRQHandler(void) { @@ -1697,6 +1986,28 @@ void SAI3_DriverIRQHandler(void) __DSB(); #endif } + +void SAI3_Tx_DriverIRQHandler(void) +{ + assert(s_saiHandle[3][0]); + s_saiTxIsr(SAI3, s_saiHandle[3][0]); +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} + +void SAI3_Rx_DriverIRQHandler(void) +{ + assert(s_saiHandle[3][1]); + s_saiRxIsr(SAI3, s_saiHandle[3][1]); +/* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping + exception return operation might vector to incorrect interrupt */ +#if defined __CORTEX_M && (__CORTEX_M == 4U) + __DSB(); +#endif +} #endif /* SAI3 */ #if defined(SAI4) diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai.h index 857e9c22123..82dd26bfa62 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -44,7 +48,7 @@ /*! @name Driver version */ /*@{*/ -#define FSL_SAI_DRIVER_VERSION (MAKE_VERSION(2, 1, 3)) /*!< Version 2.1.3 */ +#define FSL_SAI_DRIVER_VERSION (MAKE_VERSION(2, 1, 4)) /*!< Version 2.1.4 */ /*@}*/ /*! @brief SAI return status*/ @@ -84,6 +88,20 @@ typedef enum _sai_mono_stereo kSAI_MonoLeft /*!< Only left channel have sound. */ } sai_mono_stereo_t; +/*! @brief SAI data order, MSB or LSB */ +typedef enum _sai_data_order +{ + kSAI_DataLSB = 0x0U, /*!< LSB bit transferred first */ + kSAI_DataMSB /*!< MSB bit transferred first */ +} sai_data_order_t; + +/*! @brief SAI clock polarity, active high or low */ +typedef enum _sai_clock_polarity +{ + kSAI_PolarityActiveHigh = 0x0U, /*!< Clock active high */ + kSAI_PolarityActiveLow /*!< Clock active low */ +} sai_clock_polarity_t; + /*! @brief Synchronous or asynchronous mode */ typedef enum _sai_sync_mode { @@ -281,7 +299,7 @@ extern "C" { void SAI_TxInit(I2S_Type *base, const sai_config_t *config); /*! - * @brief Initializes the the SAI Rx peripheral. + * @brief Initializes the SAI Rx peripheral. * * Ungates the SAI clock, resets the module, and configures the SAI Rx with a configuration structure. * The configuration structure can be custom filled or set with default values by @@ -473,6 +491,115 @@ void SAI_TxSetChannelFIFOMask(I2S_Type *base, uint8_t mask); */ void SAI_RxSetChannelFIFOMask(I2S_Type *base, uint8_t mask); +/*! + * @brief Set the Tx data order. + * + * @param base SAI base pointer + * @param order Data order MSB or LSB + */ +void SAI_TxSetDataOrder(I2S_Type *base, sai_data_order_t order); + +/*! + * @brief Set the Rx data order. + * + * @param base SAI base pointer + * @param order Data order MSB or LSB + */ +void SAI_RxSetDataOrder(I2S_Type *base, sai_data_order_t order); + +/*! + * @brief Set the Tx data order. + * + * @param base SAI base pointer + * @param order Data order MSB or LSB + */ +void SAI_TxSetBitClockPolarity(I2S_Type *base, sai_clock_polarity_t polarity); + +/*! + * @brief Set the Rx data order. + * + * @param base SAI base pointer + * @param order Data order MSB or LSB + */ +void SAI_RxSetBitClockPolarity(I2S_Type *base, sai_clock_polarity_t polarity); + +/*! + * @brief Set the Tx data order. + * + * @param base SAI base pointer + * @param order Data order MSB or LSB + */ +void SAI_TxSetFrameSyncPolarity(I2S_Type *base, sai_clock_polarity_t polarity); + +/*! + * @brief Set the Rx data order. + * + * @param base SAI base pointer + * @param order Data order MSB or LSB + */ +void SAI_RxSetFrameSyncPolarity(I2S_Type *base, sai_clock_polarity_t polarity); + +#if defined(FSL_FEATURE_SAI_HAS_FIFO_PACKING) && FSL_FEATURE_SAI_HAS_FIFO_PACKING +/*! + * @brief Set Tx FIFO packing feature. + * + * @param base SAI base pointer. + * @param pack FIFO pack type. It is element of sai_fifo_packing_t. + */ +void SAI_TxSetFIFOPacking(I2S_Type *base, sai_fifo_packing_t pack); + +/*! +* @brief Set Rx FIFO packing feature. +* +* @param base SAI base pointer. +* @param pack FIFO pack type. It is element of sai_fifo_packing_t. +*/ +void SAI_RxSetFIFOPacking(I2S_Type *base, sai_fifo_packing_t pack); +#endif /* FSL_FEATURE_SAI_HAS_FIFO_PACKING */ + +#if defined(FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR) && FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR +/*! +* @brief Set Tx FIFO error continue. +* +* FIFO error continue mode means SAI will keep running while FIFO error occured. If this feature +* not enabled, SAI will hang and users need to clear FEF flag in TCSR register. +* +* @param base SAI base pointer. +* @param isEnabled Is FIFO error continue enabled, true means enable, false means disable. +*/ +static inline void SAI_TxSetFIFOErrorContinue(I2S_Type *base, bool isEnabled) +{ + if (isEnabled) + { + base->TCR4 |= I2S_TCR4_FCONT_MASK; + } + else + { + base->TCR4 &= ~I2S_TCR4_FCONT_MASK; + } +} + +/*! +* @brief Set Rx FIFO error continue. +* +* FIFO error continue mode means SAI will keep running while FIFO error occured. If this feature +* not enabled, SAI will hang and users need to clear FEF flag in RCSR register. +* +* @param base SAI base pointer. +* @param isEnabled Is FIFO error continue enabled, true means enable, false means disable. +*/ +static inline void SAI_RxSetFIFOErrorContinue(I2S_Type *base, bool isEnabled) +{ + if (isEnabled) + { + base->RCR4 |= I2S_RCR4_FCONT_MASK; + } + else + { + base->RCR4 &= ~I2S_RCR4_FCONT_MASK; + } +} +#endif /*! @} */ /*! @@ -857,7 +984,7 @@ status_t SAI_TransferGetReceiveCount(I2S_Type *base, sai_handle_t *handle, size_ void SAI_TransferAbortSend(I2S_Type *base, sai_handle_t *handle); /*! - * @brief Aborts the the current IRQ receive. + * @brief Aborts the current IRQ receive. * * @note This API can be called when an interrupt non-blocking transfer initiates * to abort the transfer early. diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai_edma.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai_edma.c index 6f4dda6998b..11bdae301b7 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai_edma.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai_edma.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,11 +34,18 @@ #include "fsl_sai_edma.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.sai_edma" +#endif + /******************************************************************************* * Definitations ******************************************************************************/ /* Used for 32byte aligned */ -#define STCD_ADDR(address) (edma_tcd_t *)(((uint32_t)address + 32) & ~0x1FU) +#define STCD_ADDR(address) (edma_tcd_t *)(((uint32_t)(address) + 32) & ~0x1FU) + +static I2S_Type *const s_saiBases[] = I2S_BASE_PTRS; /*tcd), SAI_XFER_QUEUE_SIZE); + EDMA_InstallTCDMemory(dmaHandle, (edma_tcd_t *)(STCD_ADDR(handle->tcd)), SAI_XFER_QUEUE_SIZE); /* Install callback for Tx dma channel */ EDMA_SetCallback(dmaHandle, SAI_TxEDMACallback, &s_edmaPrivateHandle[instance][0]); diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai_edma.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai_edma.h index ef4f5c005a9..0b806d246bb 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai_edma.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_sai_edma.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -42,6 +46,11 @@ * Definitions ******************************************************************************/ +/*! @name Driver version */ +/*@{*/ +#define FSL_SAI_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 1, 4)) /*!< Version 2.1.4 */ +/*@}*/ + typedef struct _sai_edma_handle sai_edma_handle_t; /*! @brief SAI eDMA transfer callback function for finish and error */ @@ -50,19 +59,19 @@ typedef void (*sai_edma_callback_t)(I2S_Type *base, sai_edma_handle_t *handle, s /*! @brief SAI DMA transfer handle, users should not touch the content of the handle.*/ struct _sai_edma_handle { - edma_handle_t *dmaHandle; /*!< DMA handler for SAI send */ - uint8_t nbytes; /*!< eDMA minor byte transfer count initially configured. */ - uint8_t bytesPerFrame; /*!< Bytes in a frame */ - uint8_t channel; /*!< Which data channel */ - uint8_t count; /*!< The transfer data count in a DMA request */ - uint32_t state; /*!< Internal state for SAI eDMA transfer */ - sai_edma_callback_t callback; /*!< Callback for users while transfer finish or error occurs */ - void *userData; /*!< User callback parameter */ - edma_tcd_t tcd[SAI_XFER_QUEUE_SIZE + 1U]; /*!< TCD pool for eDMA transfer. */ - sai_transfer_t saiQueue[SAI_XFER_QUEUE_SIZE]; /*!< Transfer queue storing queued transfer. */ - size_t transferSize[SAI_XFER_QUEUE_SIZE]; /*!< Data bytes need to transfer */ - volatile uint8_t queueUser; /*!< Index for user to queue transfer. */ - volatile uint8_t queueDriver; /*!< Index for driver to get the transfer data and size */ + edma_handle_t *dmaHandle; /*!< DMA handler for SAI send */ + uint8_t nbytes; /*!< eDMA minor byte transfer count initially configured. */ + uint8_t bytesPerFrame; /*!< Bytes in a frame */ + uint8_t channel; /*!< Which data channel */ + uint8_t count; /*!< The transfer data count in a DMA request */ + uint32_t state; /*!< Internal state for SAI eDMA transfer */ + sai_edma_callback_t callback; /*!< Callback for users while transfer finish or error occurs */ + void *userData; /*!< User callback parameter */ + uint8_t tcd[(SAI_XFER_QUEUE_SIZE + 1U) * sizeof(edma_tcd_t)]; /*!< TCD pool for eDMA transfer. */ + sai_transfer_t saiQueue[SAI_XFER_QUEUE_SIZE]; /*!< Transfer queue storing queued transfer. */ + size_t transferSize[SAI_XFER_QUEUE_SIZE]; /*!< Data bytes need to transfer */ + volatile uint8_t queueUser; /*!< Index for user to queue transfer. */ + volatile uint8_t queueDriver; /*!< Index for driver to get the transfer data and size */ }; /******************************************************************************* diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_semc.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_semc.c index fd58101fc10..31dbe764958 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_semc.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_semc.c @@ -1,8 +1,11 @@ /* + * The Clear BSD License * Copyright 2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -15,6 +18,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -33,6 +37,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.semc" +#endif + + /*! @brief Define macros for SEMC driver. */ #define SEMC_IPCOMMANDDATASIZEBYTEMAX (4U) #define SEMC_IPCOMMANDMAGICKEY (0xA55A) @@ -62,7 +72,7 @@ #define SEMC_BR_MEMSIZE_MAX (4 * 1024 * 1024) #define SEMC_SDRAM_MODESETCAL_OFFSET (4) #define SEMC_BR_REG_NUM (9) -#define SEMC_BYTE_NUMBIT (4) +#define SEMC_BYTE_NUMBIT (8) /******************************************************************************* * Prototypes ******************************************************************************/ @@ -116,6 +126,7 @@ static status_t SEMC_IsIPCommandDone(SEMC_Type *base); #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) /*! @brief Pointers to SEMC clocks for each instance. */ static const clock_ip_name_t s_semcClock[FSL_FEATURE_SOC_SEMC_COUNT] = SEMC_CLOCKS; +static const clock_ip_name_t s_semcExtClock[FSL_FEATURE_SOC_SEMC_COUNT] = SEMC_EXSC_CLOCKS; #endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ /*! @brief Pointers to SEMC bases for each instance. */ @@ -193,6 +204,9 @@ static status_t SEMC_ConfigureIPCommand(SEMC_Type *base, uint8_t size_bytes) * then the 4-byte data transfer will be split into two 2-byte transfer, the slave address * will be switched automatically according to connected device type*/ base->IPCR1 = SEMC_IPCR1_DATSZ(size_bytes); + /* Clear data size. */ + base->IPCR2 = 0; + /* Set data size. */ if (size_bytes < 4) { base->IPCR2 |= SEMC_IPCR2_BM3_MASK; @@ -212,7 +226,8 @@ static status_t SEMC_IsIPCommandDone(SEMC_Type *base) { /* Poll status bit till command is done*/ while (!(base->INTR & SEMC_INTR_IPCMDDONE_MASK)) - {}; + { + }; /* Clear status bit */ base->INTR |= SEMC_INTR_IPCMDDONE_MASK; @@ -266,6 +281,7 @@ void SEMC_Init(SEMC_Type *base, semc_config_t *configure) #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) /* Un-gate sdram controller clock. */ CLOCK_EnableClock(s_semcClock[SEMC_GetInstance(base)]); + CLOCK_EnableClock(s_semcExtClock[SEMC_GetInstance(base)]); #endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ /* Initialize all BR to zero due to the default base address set. */ @@ -310,6 +326,7 @@ void SEMC_Deinit(SEMC_Type *base) #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) /* Disable SDRAM clock. */ CLOCK_DisableClock(s_semcClock[SEMC_GetInstance(base)]); + CLOCK_DisableClock(s_semcExtClock[SEMC_GetInstance(base)]); #endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */ } @@ -367,16 +384,18 @@ status_t SEMC_ConfigureSDRAM(SEMC_Type *base, semc_sdram_cs_t cs, semc_sdram_con base->IOCR &= ~SEMC_IOCR_MUX_A8_MASK; /* Timing setting. */ - base->SDRAMCR1 = SEMC_SDRAMCR1_PRE2ACT(SEMC_ConvertTiming(config->tPrecharge2Act_Ns, clkSrc_Hz)) | - SEMC_SDRAMCR1_ACT2RW(SEMC_ConvertTiming(config->tAct2ReadWrtie_Ns, clkSrc_Hz)) | - SEMC_SDRAMCR1_RFRC(SEMC_ConvertTiming(config->tRefreshRecovery_Ns, clkSrc_Hz)) | - SEMC_SDRAMCR1_WRC(SEMC_ConvertTiming(config->tWriteRecovery_Ns, clkSrc_Hz)) | - SEMC_SDRAMCR1_CKEOFF(SEMC_ConvertTiming(config->tCkeOff_Ns, clkSrc_Hz)) | - SEMC_SDRAMCR1_ACT2PRE(SEMC_ConvertTiming(config->tAct2Prechage_Ns, clkSrc_Hz)); - base->SDRAMCR2 = SEMC_SDRAMCR2_SRRC(SEMC_ConvertTiming(config->tSelfRefRecovery_Ns, clkSrc_Hz)) | - SEMC_SDRAMCR2_REF2REF(SEMC_ConvertTiming(config->tRefresh2Refresh_Ns, clkSrc_Hz)) | - SEMC_SDRAMCR2_ACT2ACT(SEMC_ConvertTiming(config->tAct2Act_Ns, clkSrc_Hz)) | - SEMC_SDRAMCR2_ITO(idle); + base->SDRAMCR1 = SEMC_SDRAMCR1_PRE2ACT(SEMC_ConvertTiming(config->tPrecharge2Act_Ns, clkSrc_Hz) - 1) | + SEMC_SDRAMCR1_ACT2RW(SEMC_ConvertTiming(config->tAct2ReadWrite_Ns, clkSrc_Hz) - 1) | + SEMC_SDRAMCR1_RFRC(SEMC_ConvertTiming(config->tRefreshRecovery_Ns, clkSrc_Hz) - 1) | + SEMC_SDRAMCR1_WRC(SEMC_ConvertTiming(config->tWriteRecovery_Ns, clkSrc_Hz) - 1) | + SEMC_SDRAMCR1_CKEOFF(SEMC_ConvertTiming(config->tCkeOff_Ns, clkSrc_Hz) - 1) | + SEMC_SDRAMCR1_ACT2PRE(SEMC_ConvertTiming(config->tAct2Prechage_Ns, clkSrc_Hz) - 1); + base->SDRAMCR2 = + SEMC_SDRAMCR2_SRRC(SEMC_ConvertTiming(config->tSelfRefRecovery_Ns, clkSrc_Hz) - 1) | + SEMC_SDRAMCR2_REF2REF( + SEMC_ConvertTiming(config->tRefresh2Refresh_Ns, clkSrc_Hz)) | /* No Minus one to keep with RM */ + SEMC_SDRAMCR2_ACT2ACT(SEMC_ConvertTiming(config->tAct2Act_Ns, clkSrc_Hz)) | /* No Minus one to keep with RM */ + SEMC_SDRAMCR2_ITO(idle); base->SDRAMCR3 = SEMC_SDRAMCR3_REBL(config->refreshBurstLen - 1) | /* N * 16 * 1s / clkSrc_Hz = config->tPrescalePeriod_Ns */ SEMC_SDRAMCR3_PRESCALE(prescale) | SEMC_SDRAMCR3_RT(refresh) | SEMC_SDRAMCR3_UT(urgentRef); @@ -399,11 +418,6 @@ status_t SEMC_ConfigureSDRAM(SEMC_Type *base, semc_sdram_cs_t cs, semc_sdram_con { return result; } - result = SEMC_SendIPCommand(base, kSEMC_MemType_SDRAM, config->address, kSEMC_SDRAMCM_AutoRefresh, 0, NULL); - if (result != kStatus_Success) - { - return result; - } /* Mode setting value. */ mode = (uint16_t)config->burstLen | (uint16_t)(config->casLatency << SEMC_SDRAM_MODESETCAL_OFFSET); result = SEMC_SendIPCommand(base, kSEMC_MemType_SDRAM, config->address, kSEMC_SDRAMCM_Modeset, mode, NULL); @@ -411,6 +425,8 @@ status_t SEMC_ConfigureSDRAM(SEMC_Type *base, semc_sdram_cs_t cs, semc_sdram_con { return result; } + /* Enables refresh */ + base->SDRAMCR3 |= SEMC_SDRAMCR3_REN_MASK; return kStatus_Success; } @@ -418,6 +434,7 @@ status_t SEMC_ConfigureSDRAM(SEMC_Type *base, semc_sdram_cs_t cs, semc_sdram_con status_t SEMC_ConfigureNAND(SEMC_Type *base, semc_nand_config_t *config, uint32_t clkSrc_Hz) { assert(config); + assert(config->timingConfig); uint8_t memsize; status_t result; @@ -471,21 +488,21 @@ status_t SEMC_ConfigureNAND(SEMC_Type *base, semc_nand_config_t *config, uint32_ SEMC_NANDCR0_EDO(config->edoModeEnabled) | SEMC_NANDCR0_COL(config->columnAddrBitNum); /* Timing setting. */ - base->NANDCR1 = SEMC_NANDCR1_CES(SEMC_ConvertTiming(config->tCeSetup_Ns, clkSrc_Hz)) | - SEMC_NANDCR1_CEH(SEMC_ConvertTiming(config->tCeHold_Ns, clkSrc_Hz)) | - SEMC_NANDCR1_WEL(SEMC_ConvertTiming(config->tWeLow_Ns, clkSrc_Hz)) | - SEMC_NANDCR1_WEH(SEMC_ConvertTiming(config->tWeHigh_Ns, clkSrc_Hz)) | - SEMC_NANDCR1_REL(SEMC_ConvertTiming(config->tReLow_Ns, clkSrc_Hz)) | - SEMC_NANDCR1_REH(SEMC_ConvertTiming(config->tReHigh_Ns, clkSrc_Hz)) | - SEMC_NANDCR1_TA(SEMC_ConvertTiming(config->tTurnAround_Ns, clkSrc_Hz)) | - SEMC_NANDCR1_CEITV(SEMC_ConvertTiming(config->tCeInterval_Ns, clkSrc_Hz)); - base->NANDCR2 = SEMC_NANDCR2_TWHR(SEMC_ConvertTiming(config->tWehigh2Relow_Ns, clkSrc_Hz)) | - SEMC_NANDCR2_TRHW(SEMC_ConvertTiming(config->tRehigh2Welow_Ns, clkSrc_Hz)) | - SEMC_NANDCR2_TADL(SEMC_ConvertTiming(config->tAle2WriteStart_Ns, clkSrc_Hz)) | - SEMC_NANDCR2_TRR(SEMC_ConvertTiming(config->tReady2Relow_Ns, clkSrc_Hz)) | - SEMC_NANDCR2_TWB(SEMC_ConvertTiming(config->tWehigh2Busy_Ns, clkSrc_Hz)); + base->NANDCR1 = SEMC_NANDCR1_CES(SEMC_ConvertTiming(config->timingConfig->tCeSetup_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR1_CEH(SEMC_ConvertTiming(config->timingConfig->tCeHold_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR1_WEL(SEMC_ConvertTiming(config->timingConfig->tWeLow_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR1_WEH(SEMC_ConvertTiming(config->timingConfig->tWeHigh_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR1_REL(SEMC_ConvertTiming(config->timingConfig->tReLow_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR1_REH(SEMC_ConvertTiming(config->timingConfig->tReHigh_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR1_TA(SEMC_ConvertTiming(config->timingConfig->tTurnAround_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR1_CEITV(SEMC_ConvertTiming(config->timingConfig->tCeInterval_Ns, clkSrc_Hz) - 1); + base->NANDCR2 = SEMC_NANDCR2_TWHR(SEMC_ConvertTiming(config->timingConfig->tWehigh2Relow_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR2_TRHW(SEMC_ConvertTiming(config->timingConfig->tRehigh2Welow_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR2_TADL(SEMC_ConvertTiming(config->timingConfig->tAle2WriteStart_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR2_TRR(SEMC_ConvertTiming(config->timingConfig->tReady2Relow_Ns, clkSrc_Hz) - 1) | + SEMC_NANDCR2_TWB(SEMC_ConvertTiming(config->timingConfig->tWehigh2Busy_Ns, clkSrc_Hz) - 1); base->NANDCR3 = config->arrayAddrOption; - return SEMC_ConfigureIPCommand(base, (config->portSize + 1)); + return kStatus_Success; } status_t SEMC_ConfigureNOR(SEMC_Type *base, semc_nor_config_t *config, uint32_t clkSrc_Hz) @@ -502,8 +519,8 @@ status_t SEMC_ConfigureNOR(SEMC_Type *base, semc_nor_config_t *config, uint32_t uint32_t iocReg = base->IOCR & ~(SEMC_IOCR_PINMUXBITWIDTH << config->cePinMux); uint32_t muxCe = (config->cePinMux == kSEMC_MUXRDY) ? - SEMC_IOCR_NOR_CE - 1 : - ((config->cePinMux == kSEMC_MUXA8) ? SEMC_IOCR_NOR_CE_A8 : SEMC_IOCR_NOR_CE); + SEMC_IOCR_NOR_CE - 1 : + ((config->cePinMux == kSEMC_MUXA8) ? SEMC_IOCR_NOR_CE_A8 : SEMC_IOCR_NOR_CE); /* IOMUX setting. */ base->IOCR = iocReg | (muxCe << config->cePinMux); @@ -615,8 +632,8 @@ status_t SEMC_ConfigureSRAM(SEMC_Type *base, semc_sram_config_t *config, uint32_ uint32_t iocReg = base->IOCR & ~(SEMC_IOCR_PINMUXBITWIDTH << config->cePinMux); uint32_t muxCe = (config->cePinMux == kSEMC_MUXRDY) ? - SEMC_IOCR_PSRAM_CE - 1 : - ((config->cePinMux == kSEMC_MUXA8) ? SEMC_IOCR_PSRAM_CE_A8 : SEMC_IOCR_PSRAM_CE); + SEMC_IOCR_PSRAM_CE - 1 : + ((config->cePinMux == kSEMC_MUXA8) ? SEMC_IOCR_PSRAM_CE_A8 : SEMC_IOCR_PSRAM_CE); /* IOMUX setting. */ base->IOCR = iocReg | (muxCe << config->cePinMux); @@ -721,8 +738,8 @@ status_t SEMC_ConfigureDBI(SEMC_Type *base, semc_dbi_config_t *config, uint32_t uint32_t iocReg = base->IOCR & ~(SEMC_IOCR_PINMUXBITWIDTH << config->csxPinMux); uint32_t muxCsx = (config->csxPinMux == kSEMC_MUXRDY) ? - SEMC_IOCR_DBI_CSX - 1 : - ((config->csxPinMux == kSEMC_MUXA8) ? SEMC_IOCR_DBI_CSX_A8 : SEMC_IOCR_DBI_CSX); + SEMC_IOCR_DBI_CSX - 1 : + ((config->csxPinMux == kSEMC_MUXA8) ? SEMC_IOCR_DBI_CSX_A8 : SEMC_IOCR_DBI_CSX); /* IOMUX setting. */ base->IOCR = iocReg | (muxCsx << config->csxPinMux); @@ -751,8 +768,8 @@ status_t SEMC_SendIPCommand( SEMC_Type *base, semc_mem_type_t type, uint32_t address, uint16_t command, uint32_t write, uint32_t *read) { uint32_t cmdMode; - bool readCmd = false; - bool writeCmd = false; + bool readCmd = 0; + bool writeCmd = 0; status_t result; /* Clear status bit */ @@ -765,9 +782,9 @@ status_t SEMC_SendIPCommand( switch (type) { case kSEMC_MemType_NAND: - readCmd = (cmdMode == kSEMC_NANDCM_AXICmdAddrRead) || (cmdMode == kSEMC_NANDCM_CommandAddressRead) || + readCmd = (cmdMode == kSEMC_NANDCM_CommandAddressRead) || (cmdMode == kSEMC_NANDCM_CommandRead) || (cmdMode == kSEMC_NANDCM_Read); - writeCmd = (cmdMode == kSEMC_NANDCM_AXICmdAddrWrite) || (cmdMode == kSEMC_NANDCM_CommandAddressWrite) || + writeCmd = (cmdMode == kSEMC_NANDCM_CommandAddressWrite) || (cmdMode == kSEMC_NANDCM_CommandWrite) || (cmdMode == kSEMC_NANDCM_Write); break; case kSEMC_MemType_NOR: @@ -817,7 +834,6 @@ status_t SEMC_IPCommandNandWrite(SEMC_Type *base, uint32_t address, uint8_t *dat status_t result = kStatus_Success; uint16_t ipCmd; - uint8_t dataSize = base->NANDCR0 & SEMC_NANDCR0_PS_MASK; uint32_t tempData = 0; /* Write command built */ @@ -842,13 +858,12 @@ status_t SEMC_IPCommandNandWrite(SEMC_Type *base, uint32_t address, uint8_t *dat while (size_bytes) { - tempData |= ((uint32_t)*(data + size_bytes - 1) << ((size_bytes - 1) * SEMC_BYTE_NUMBIT)); + tempData |= ((uint32_t) * (data + size_bytes - 1) << ((size_bytes - 1) * SEMC_BYTE_NUMBIT)); size_bytes--; } result = SEMC_SendIPCommand(base, kSEMC_MemType_NAND, address, ipCmd, tempData, NULL); } - SEMC_ConfigureIPCommand(base, dataSize); return result; } @@ -858,7 +873,6 @@ status_t SEMC_IPCommandNandRead(SEMC_Type *base, uint32_t address, uint8_t *data assert(data); status_t result = kStatus_Success; - uint8_t dataSize = base->NANDCR0 & SEMC_NANDCR0_PS_MASK; uint16_t ipCmd; uint32_t tempData = 0; @@ -886,12 +900,11 @@ status_t SEMC_IPCommandNandRead(SEMC_Type *base, uint32_t address, uint8_t *data while (size_bytes) { - *(data + size_bytes) = (tempData >> (SEMC_BYTE_NUMBIT * (size_bytes - 1))) & 0xFFU; size_bytes--; + *(data + size_bytes) = (tempData >> (SEMC_BYTE_NUMBIT * size_bytes)) & 0xFFU; } } - SEMC_ConfigureIPCommand(base, dataSize); return result; } @@ -924,8 +937,8 @@ status_t SEMC_IPCommandNorRead(SEMC_Type *base, uint32_t address, uint8_t *data, result = SEMC_SendIPCommand(base, kSEMC_MemType_NOR, address, kSEMC_NORDBICM_Read, 0, &tempData); while (size_bytes) { - *(data + size_bytes) = (tempData >> (SEMC_BYTE_NUMBIT * (size_bytes - 1))) & 0xFFU; size_bytes--; + *(data + size_bytes) = (tempData >> (SEMC_BYTE_NUMBIT * size_bytes)) & 0xFFU; } } @@ -961,7 +974,7 @@ status_t SEMC_IPCommandNorWrite(SEMC_Type *base, uint32_t address, uint8_t *data while (size_bytes) { - tempData |= ((uint32_t)*(data + size_bytes - 1) << ((size_bytes - 1) * SEMC_BYTE_NUMBIT)); + tempData |= ((uint32_t) * (data + size_bytes - 1) << ((size_bytes - 1) * SEMC_BYTE_NUMBIT)); size_bytes--; } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_semc.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_semc.h index 7afbb594a00..a6937e12eee 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_semc.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_semc.h @@ -1,8 +1,11 @@ /* + * The Clear BSD License * Copyright 2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -15,6 +18,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -42,8 +46,8 @@ /*! @name Driver version */ /*@{*/ -/*! @brief SEMC driver version 2.0.0. */ -#define FSL_SEMC_DRIVER_VERSION (MAKE_VERSION(2, 0, 0)) +/*! @brief SEMC driver version 2.0.1. */ +#define FSL_SEMC_DRIVER_VERSION (MAKE_VERSION(2, 0, 2)) /*@}*/ /*! @brief SEMC status. */ @@ -87,10 +91,10 @@ typedef enum _semc_sdram_cs { } semc_sdram_cs_t; /*! @brief SEMC NAND device type. */ -typedef enum _semc_nand_type { - kSEMC_NAND_AXI = 0, - kSEMC_NAND_IP, -} semc_nand_type_t; +typedef enum _semc_nand_access_type { + kSEMC_NAND_ACCESS_BY_AXI = 0, + kSEMC_NAND_ACCESS_BY_IPCMD, +} semc_nand_access_type_t; /*! @brief SEMC interrupts . */ typedef enum _semc_interrupt_enable { @@ -273,9 +277,7 @@ typedef enum _semc_ipcmd_nand_addrmode { /*! @brief SEMC IP command for NAND： command mode. */ typedef enum _semc_ipcmd_nand_cmdmode { - kSEMC_NANDCM_AXICmdAddrRead = 0x0U, /*!< For AXI read. */ - kSEMC_NANDCM_AXICmdAddrWrite, /*!< For AXI write. */ - kSEMC_NANDCM_Command, /*!< command. */ + kSEMC_NANDCM_Command = 0x2U, /*!< command. */ kSEMC_NANDCM_CommandHold, /*!< Command hold. */ kSEMC_NANDCM_CommandAddress, /*!< Command address. */ kSEMC_NANDCM_CommandAddressHold, /*!< Command address hold. */ @@ -345,7 +347,7 @@ typedef struct _semc_sdram_config semc_sdram_column_bit_num_t columnAddrBitNum; /*!< Column address bit number. */ semc_caslatency_t casLatency; /*!< CAS latency. */ uint8_t tPrecharge2Act_Ns; /*!< Precharge to active wait time in unit of nanosecond. */ - uint8_t tAct2ReadWrtie_Ns; /*!< Act to read/write wait time in unit of nanosecond. */ + uint8_t tAct2ReadWrite_Ns; /*!< Act to read/write wait time in unit of nanosecond. */ uint8_t tRefreshRecovery_Ns; /*!< Refresh recovery time in unit of nanosecond. */ uint8_t tWriteRecovery_Ns; /*!< write recovery time in unit of nanosecond. */ uint8_t tCkeOff_Ns; /*!< CKE off minimum time in unit of nanosecond. */ @@ -360,6 +362,26 @@ typedef struct _semc_sdram_config uint8_t refreshBurstLen; /*!< Refresh burst length. */ } semc_sdram_config_t; + +/*! @brief SEMC NAND device timing configuration structure. */ +typedef struct _semc_nand_timing_config +{ + uint8_t tCeSetup_Ns; /*!< CE setup time: tCS. */ + uint8_t tCeHold_Ns; /*!< CE hold time: tCH. */ + uint8_t tCeInterval_Ns; /*!< CE interval time:tCEITV. */ + uint8_t tWeLow_Ns; /*!< WE low time: tWP. */ + uint8_t tWeHigh_Ns; /*!< WE high time: tWH. */ + uint8_t tReLow_Ns; /*!< RE low time: tRP. */ + uint8_t tReHigh_Ns; /*!< RE high time: tREH. */ + uint8_t tTurnAround_Ns; /*!< Turnaround time for async mode: tTA. */ + uint8_t tWehigh2Relow_Ns; /*!< WE# high to RE# wait time: tWHR. */ + uint8_t tRehigh2Welow_Ns; /*!< RE# high to WE# low wait time: tRHW. */ + uint8_t tAle2WriteStart_Ns; /*!< ALE to write start wait time: tADL. */ + uint8_t tReady2Relow_Ns; /*!< Ready to RE# low min wait time: tRR. */ + uint8_t tWehigh2Busy_Ns; /*!< WE# high to busy wait time: tWB. */ +} semc_nand_timing_config_t; + + /*! @brief SEMC NAND configuration structure. */ typedef struct _semc_nand_config { @@ -374,19 +396,7 @@ typedef struct _semc_nand_config semc_nand_address_option_t arrayAddrOption; /*!< Address option. */ sem_nand_burst_len_t burstLen; /*!< Burst length. */ smec_port_size_t portSize; /*!< Port size. */ - uint8_t tCeSetup_Ns; /*!< CE setup time: tCS. */ - uint8_t tCeHold_Ns; /*!< CE hold time: tCH. */ - uint8_t tCeInterval_Ns; /*!< CE interval time:tCEITV. */ - uint8_t tWeLow_Ns; /*!< WE low time: tWP. */ - uint8_t tWeHigh_Ns; /*!< WE high time: tWH. */ - uint8_t tReLow_Ns; /*!< RE low time: tRP. */ - uint8_t tReHigh_Ns; /*!< RE high time: tREH. */ - uint8_t tTurnAround_Ns; /*!< Turnaround time for async mode: tTA. */ - uint8_t tWehigh2Relow_Ns; /*!< WE# high to RE# wait time: tWHR. */ - uint8_t tRehigh2Welow_Ns; /*!< RE# high to WE# low wait time: tRHW. */ - uint8_t tAle2WriteStart_Ns; /*!< ALE to write start wait time: tADL. */ - uint8_t tReady2Relow_Ns; /*!< Ready to RE# low min wait time: tRR. */ - uint8_t tWehigh2Busy_Ns; /*!< WE# high to busy wait time: tWB. */ + semc_nand_timing_config_t *timingConfig; /*!< SEMC nand timing configuration. */ } semc_nand_config_t; /*! @brief SEMC NOR configuration structure. */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_hp.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_hp.c index 1f98dec45cc..0e6efab1311 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_hp.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_hp.c @@ -1,37 +1,12 @@ /* - * Copyright (c) 2017, Freescale Semiconductor, Inc. + * The Clear BSD License + * Copyright (c) 2016, Freescale Semiconductor, Inc. + * Copyright (c) 2017, NXP * All rights reserved. - * - * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: - * - * o Redistributions of source code must retain the above copyright notice, this list - * of conditions and the following disclaimer. - * - * o Redistributions in binary form must reproduce the above copyright notice, this - * list of conditions and the following disclaimer in the documentation and/or - * other materials provided with the distribution. - * - * o Neither the name of Freescale Semiconductor, Inc. nor the names of its - * contributors may be used to endorse or promote products derived from this - * software without specific prior written permission. - * - * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND - * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED - * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE - * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR - * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES - * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; - * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON - * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS - * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. - * - * Copyright (c) 2017, NXP Semiconductors, Inc. - * All rights reserved. - * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -40,10 +15,11 @@ * list of conditions and the following disclaimer in the documentation and/or * other materials provided with the distribution. * - * o Neither the name of Freescale Semiconductor, Inc. nor the names of its + * o Neither the name of the copyright holder nor the names of its * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -61,6 +37,12 @@ /******************************************************************************* * Definitions ******************************************************************************/ + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.snvs_hp" +#endif + #define SECONDS_IN_A_DAY (86400U) #define SECONDS_IN_A_HOUR (3600U) #define SECONDS_IN_A_MINUTE (60U) @@ -463,69 +445,18 @@ uint32_t SNVS_HP_RTC_GetStatusFlags(SNVS_Type *base) return flags; } -void SNVS_HP_RTC_ClearStatusFlags(SNVS_Type *base, uint32_t mask) -{ - uint32_t wrMask = 0U; - - if (mask & kSNVS_RTC_PeriodicInterruptFlag) - { - wrMask |= SNVS_HPSR_PI_MASK; - } - - if (mask & kSNVS_RTC_AlarmInterruptFlag) - { - wrMask |= SNVS_HPSR_HPTA_MASK; - } - - base->HPSR |= wrMask; -} - -void SNVS_HP_RTC_EnableInterrupts(SNVS_Type *base, uint32_t mask) -{ - uint32_t wrMask = 0U; - - if (mask & kSNVS_RTC_PeriodicInterruptEnable) - { - wrMask |= SNVS_HPCR_PI_EN_MASK; - } - - if (mask & kSNVS_RTC_AlarmInterruptEnable) - { - wrMask |= SNVS_HPCR_HPTA_EN_MASK; - } - - base->HPCR |= wrMask; -} - -void SNVS_HP_RTC_DisableInterrupts(SNVS_Type *base, uint32_t mask) -{ - uint32_t wrMask = 0U; - - if (mask & kSNVS_RTC_PeriodicInterruptEnable) - { - wrMask |= SNVS_HPCR_PI_EN_MASK; - } - - if (mask & kSNVS_RTC_AlarmInterruptEnable) - { - wrMask |= SNVS_HPCR_HPTA_EN_MASK; - } - - base->HPCR &= ~wrMask; -} - uint32_t SNVS_HP_RTC_GetEnabledInterrupts(SNVS_Type *base) { uint32_t val = 0U; if (base->HPCR & SNVS_HPCR_PI_EN_MASK) { - val |= kSNVS_RTC_PeriodicInterruptFlag; + val |= kSNVS_RTC_PeriodicInterrupt; } if (base->HPCR & SNVS_HPCR_HPTA_EN_MASK) { - val |= kSNVS_RTC_AlarmInterruptFlag; + val |= kSNVS_RTC_AlarmInterrupt; } return val; diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_hp.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_hp.h index d06b0233ec9..27bf7e66250 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_hp.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_hp.h @@ -1,37 +1,12 @@ /* - * Copyright (c) 2017, Freescale Semiconductor, Inc. + * The Clear BSD License + * Copyright (c) 2016, Freescale Semiconductor, Inc. + * Copyright (c) 2017, NXP * All rights reserved. - * - * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: - * - * o Redistributions of source code must retain the above copyright notice, this list - * of conditions and the following disclaimer. - * - * o Redistributions in binary form must reproduce the above copyright notice, this - * list of conditions and the following disclaimer in the documentation and/or - * other materials provided with the distribution. - * - * o Neither the name of Freescale Semiconductor, Inc. nor the names of its - * contributors may be used to endorse or promote products derived from this - * software without specific prior written permission. - * - * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND - * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED - * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE - * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR - * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES - * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; - * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON - * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS - * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. - * - * Copyright (c) 2017, NXP Semiconductors, Inc. - * All rights reserved. - * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -40,10 +15,11 @@ * list of conditions and the following disclaimer in the documentation and/or * other materials provided with the distribution. * - * o Neither the name of Freescale Semiconductor, Inc. nor the names of its + * o Neither the name of the copyright holder nor the names of its * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -76,17 +52,17 @@ /*@}*/ /*! @brief List of SNVS interrupts */ -typedef enum _snvs_hp_interrupt_enable +typedef enum _snvs_hp_interrupts { - kSNVS_RTC_PeriodicInterruptEnable = 1U, /*!< RTC periodic interrupt.*/ - kSNVS_RTC_AlarmInterruptEnable = 2U, /*!< RTC time alarm.*/ -} snvs_hp_interrupt_enable_t; + kSNVS_RTC_AlarmInterrupt = SNVS_HPCR_HPTA_EN_MASK, /*!< RTC time alarm */ + kSNVS_RTC_PeriodicInterrupt = SNVS_HPCR_PI_EN_MASK, /*!< RTC periodic interrupt */ +} snvs_hp_interrupts_t; /*! @brief List of SNVS flags */ typedef enum _snvs_hp_status_flags { - kSNVS_RTC_PeriodicInterruptFlag = 1U, /*!< RTC periodic interrupt flag */ - kSNVS_RTC_AlarmInterruptFlag = 2U, /*!< RTC time alarm flag */ + kSNVS_RTC_AlarmInterruptFlag = SNVS_HPSR_HPTA_MASK, /*!< RTC time alarm flag */ + kSNVS_RTC_PeriodicInterruptFlag = SNVS_HPSR_PI_MASK, /*!< RTC periodic interrupt flag */ } snvs_hp_status_flags_t; /*! @brief Structure is used to hold the date and time */ @@ -235,7 +211,10 @@ void SNVS_HP_RTC_TimeSynchronize(SNVS_Type *base); * @param mask The interrupts to enable. This is a logical OR of members of the * enumeration ::snvs_interrupt_enable_t */ -void SNVS_HP_RTC_EnableInterrupts(SNVS_Type *base, uint32_t mask); +static inline void SNVS_HP_RTC_EnableInterrupts(SNVS_Type *base, uint32_t mask) +{ + base->HPCR |= mask; +} /*! * @brief Disables the selected SNVS interrupts. @@ -244,7 +223,10 @@ void SNVS_HP_RTC_EnableInterrupts(SNVS_Type *base, uint32_t mask); * @param mask The interrupts to enable. This is a logical OR of members of the * enumeration ::snvs_interrupt_enable_t */ -void SNVS_HP_RTC_DisableInterrupts(SNVS_Type *base, uint32_t mask); +static inline void SNVS_HP_RTC_DisableInterrupts(SNVS_Type *base, uint32_t mask) +{ + base->HPCR &= ~mask; +} /*! * @brief Gets the enabled SNVS interrupts. @@ -280,7 +262,10 @@ uint32_t SNVS_HP_RTC_GetStatusFlags(SNVS_Type *base); * @param mask The status flags to clear. This is a logical OR of members of the * enumeration ::snvs_status_flags_t */ -void SNVS_HP_RTC_ClearStatusFlags(SNVS_Type *base, uint32_t mask); +static inline void SNVS_HP_RTC_ClearStatusFlags(SNVS_Type *base, uint32_t mask) +{ + base->HPSR |= mask; +} /*! @}*/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_lp.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_lp.c index d99f91e3d4b..c9f539630e6 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_lp.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_lp.c @@ -1,9 +1,12 @@ /* - * Copyright (c) 2017, Freescale Semiconductor, Inc. - * Copyright 2016-2017 NXP - * + * The Clear BSD License + * Copyright (c) 2016, Freescale Semiconductor, Inc. + * Copyright (c) 2017, NXP + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -33,6 +37,12 @@ /******************************************************************************* * Definitions ******************************************************************************/ + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.snvs_lp" +#endif + #define SECONDS_IN_A_DAY (86400U) #define SECONDS_IN_A_HOUR (3600U) #define SECONDS_IN_A_MINUTE (60U) @@ -404,37 +414,13 @@ uint32_t SNVS_LP_SRTC_GetStatusFlags(SNVS_Type *base) return flags; } -void SNVS_LP_SRTC_ClearStatusFlags(SNVS_Type *base, uint32_t mask) -{ - if (mask & kSNVS_SRTC_AlarmInterruptFlag) - { - base->LPSR |= SNVS_LPSR_LPTA_MASK; - } -} - -void SNVS_LP_SRTC_EnableInterrupts(SNVS_Type *base, uint32_t mask) -{ - if (mask & kSNVS_SRTC_AlarmInterruptEnable) - { - base->LPCR |= SNVS_LPCR_LPTA_EN_MASK; - } -} - -void SNVS_LP_SRTC_DisableInterrupts(SNVS_Type *base, uint32_t mask) -{ - if (mask & kSNVS_SRTC_AlarmInterruptEnable) - { - base->LPCR &= ~SNVS_LPCR_LPTA_EN_MASK; - } -} - uint32_t SNVS_LP_SRTC_GetEnabledInterrupts(SNVS_Type *base) { uint32_t val = 0U; if (base->LPCR & SNVS_LPCR_LPTA_EN_MASK) { - val |= kSNVS_SRTC_AlarmInterruptFlag; + val |= kSNVS_SRTC_AlarmInterrupt; } return val; diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_lp.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_lp.h index 9bda2701ceb..bd61d52ddb4 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_lp.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_snvs_lp.h @@ -1,37 +1,12 @@ /* - * Copyright (c) 2017, Freescale Semiconductor, Inc. + * The Clear BSD License + * Copyright (c) 2016, Freescale Semiconductor, Inc. + * Copyright (c) 2017, NXP * All rights reserved. - * - * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: - * - * o Redistributions of source code must retain the above copyright notice, this list - * of conditions and the following disclaimer. - * - * o Redistributions in binary form must reproduce the above copyright notice, this - * list of conditions and the following disclaimer in the documentation and/or - * other materials provided with the distribution. - * - * o Neither the name of Freescale Semiconductor, Inc. nor the names of its - * contributors may be used to endorse or promote products derived from this - * software without specific prior written permission. - * - * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND - * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED - * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE - * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR - * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES - * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; - * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON - * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS - * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. - * - * Copyright (c) 2017, NXP Semiconductors, Inc. - * All rights reserved. - * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -40,10 +15,11 @@ * list of conditions and the following disclaimer in the documentation and/or * other materials provided with the distribution. * - * o Neither the name of Freescale Semiconductor, Inc. nor the names of its + * o Neither the name of the copyright holder nor the names of its * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -76,15 +52,15 @@ /*@}*/ /*! @brief List of SNVS_LP interrupts */ -typedef enum _snvs_lp_srtc_interrupt_enable +typedef enum _snvs_lp_srtc_interrupts { - kSNVS_SRTC_AlarmInterruptEnable = 4U, /*!< SRTC time alarm.*/ -} snvs_lp_srtc_interrupt_enable_t; + kSNVS_SRTC_AlarmInterrupt = SNVS_LPCR_LPTA_EN_MASK, /*!< SRTC time alarm.*/ +} snvs_lp_srtc_interrupts_t; /*! @brief List of SNVS_LP flags */ typedef enum _snvs_lp_srtc_status_flags { - kSNVS_SRTC_AlarmInterruptFlag = 4U, /*!< SRTC time alarm flag*/ + kSNVS_SRTC_AlarmInterruptFlag = SNVS_LPSR_LPTA_MASK, /*!< SRTC time alarm flag */ } snvs_lp_srtc_status_flags_t; /*! @brief List of SNVS_LP external tampers */ @@ -263,7 +239,10 @@ void SNVS_LP_SRTC_GetAlarm(SNVS_Type *base, snvs_lp_srtc_datetime_t *datetime); * @param mask The interrupts to enable. This is a logical OR of members of the * enumeration ::snvs_interrupt_enable_t */ -void SNVS_LP_SRTC_EnableInterrupts(SNVS_Type *base, uint32_t mask); +static inline void SNVS_LP_SRTC_EnableInterrupts(SNVS_Type *base, uint32_t mask) +{ + base->LPCR |= mask; +} /*! * @brief Disables the selected SNVS interrupts. @@ -272,7 +251,10 @@ void SNVS_LP_SRTC_EnableInterrupts(SNVS_Type *base, uint32_t mask); * @param mask The interrupts to enable. This is a logical OR of members of the * enumeration ::snvs_interrupt_enable_t */ -void SNVS_LP_SRTC_DisableInterrupts(SNVS_Type *base, uint32_t mask); +static inline void SNVS_LP_SRTC_DisableInterrupts(SNVS_Type *base, uint32_t mask) +{ + base->LPCR &= ~mask; +} /*! * @brief Gets the enabled SNVS interrupts. @@ -308,7 +290,10 @@ uint32_t SNVS_LP_SRTC_GetStatusFlags(SNVS_Type *base); * @param mask The status flags to clear. This is a logical OR of members of the * enumeration ::snvs_status_flags_t */ -void SNVS_LP_SRTC_ClearStatusFlags(SNVS_Type *base, uint32_t mask); +static inline void SNVS_LP_SRTC_ClearStatusFlags(SNVS_Type *base, uint32_t mask) +{ + base->LPSR |= mask; +} /*! @}*/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif.c index b0e70c03588..80b3229e200 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2017, NXP Semiconductor, Inc. * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_spdif.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.spdif" +#endif + + /******************************************************************************* * Definitations ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif.h index 67763b73a48..ce852af5445 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -726,7 +730,7 @@ status_t SPDIF_TransferGetReceiveCount(SPDIF_Type *base, spdif_handle_t *handle, void SPDIF_TransferAbortSend(SPDIF_Type *base, spdif_handle_t *handle); /*! - * @brief Aborts the the current IRQ receive. + * @brief Aborts the current IRQ receive. * * @note This API can be called when an interrupt non-blocking transfer initiates * to abort the transfer early. diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif_edma.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif_edma.c index 32909f9234e..79cc2ff05d8 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif_edma.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif_edma.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_spdif_edma.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.spdif_edma" +#endif + + /******************************************************************************* * Definitations ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif_edma.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif_edma.h index c8f6e552b72..2815616f261 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif_edma.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_spdif_edma.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * All rights reserved. * + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -42,6 +46,11 @@ * Definitions ******************************************************************************/ +/*! @name Driver version */ +/*@{*/ +#define FSL_SPDIF_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 0, 0)) /*!< Version 2.0.0 */ +/*@}*/ + typedef struct _spdif_edma_handle spdif_edma_handle_t; /*! @brief SPDIF eDMA transfer callback function for finish and error */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_src.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_src.c index 3bce29533f7..7672586d320 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_src.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_src.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_src.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.src" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_src.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_src.h index 8d4dfcaeb03..bf255820512 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_src.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_src.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_trng.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_trng.c index 0aafb78d8e2..68864316fe1 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_trng.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_trng.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ /******************************************************************************* * Definitions *******************************************************************************/ + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.trng" +#endif + /* Default values for user configuration structure.*/ #if (defined(KW40Z4_SERIES) || defined(KW41Z4_SERIES) || defined(KW31Z4_SERIES) || defined(KW21Z4_SERIES) || \ defined(MCIMX7U5_M4_SERIES) || defined(KW36Z4_SERIES)) @@ -1242,7 +1252,7 @@ status_t TRNG_GetDefaultConfig(trng_config_t *userConfig) { status_t result; - if (userConfig != 0) + if (userConfig != NULL) { userConfig->lock = TRNG_USER_CONFIG_DEFAULT_LOCK; userConfig->clockMode = kTRNG_ClockModeRingOscillator; @@ -1519,7 +1529,7 @@ status_t TRNG_Init(TRNG_Type *base, const trng_config_t *userConfig) status_t result; /* Check input parameters.*/ - if ((base != 0) && (userConfig != 0)) + if ((base != NULL) && (userConfig != NULL)) { #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) /* Enable the clock gate. */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_trng.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_trng.h index 5d349a3c225..de844e892ed 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_trng.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_trng.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015-2016, Freescale Semiconductor, Inc. - * Copyright 2016-2017 NXP - * + * Copyright 2016-2018 NXP + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -46,16 +50,18 @@ /*! @name Driver version */ /*@{*/ -/*! @brief TRNG driver version 2.0.1. +/*! @brief TRNG driver version 2.0.2. * - * Current version: 2.0.1 + * Current version: 2.0.2 * * Change log: + * - Version 2.0.2 + * - fix MISRA issues * - Version 2.0.1 * - add support for KL8x and KL28Z * - update default OSCDIV for K81 to divide by 2 */ -#define FSL_TRNG_DRIVER_VERSION (MAKE_VERSION(2, 0, 1)) +#define FSL_TRNG_DRIVER_VERSION (MAKE_VERSION(2, 0, 2)) /*@}*/ /*! @brief TRNG sample mode. Used by trng_config_t. */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_tsc.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_tsc.c index 1e869e4dad6..75f5c62d217 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_tsc.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_tsc.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_tsc.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.tsc" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ @@ -90,7 +100,7 @@ void TSC_Init(TSC_Type *base, const tsc_config_t *config) } base->BASIC_SETTING = tmp32; /* Configure TSC_PS_INPUT_BUFFER_ADDR register. */ - base->PS_INPUT_BUFFER_ADDR = TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME(config->prechargeTime); + base->PRE_CHARGE_TIME = TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME(config->prechargeTime); } void TSC_Deinit(TSC_Type *base) @@ -111,7 +121,7 @@ void TSC_GetDefaultConfig(tsc_config_t *config) uint32_t TSC_GetMeasureValue(TSC_Type *base, tsc_corrdinate_value_selection_t selection) { - uint32_t tmp32 = 0U; + uint32_t tmp32 = 0; if (selection == kTSC_XCoordinateValueSelection) { diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_tsc.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_tsc.h index e68e1b27bcc..84ea3206339 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_tsc.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_tsc.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -541,11 +545,4 @@ void TSC_DebugEnableDetection(TSC_Type *base, tsc_detection_mode_t detectionMode * @param mode TSC port mode.(pull down, pull up and 200k-pull up) */ void TSC_DebugSetPortMode(TSC_Type *base, tsc_port_source_t port, tsc_port_mode_t mode); - -#if defined(__cplusplus) -} -#endif /* __cplusplus*/ - -/*! @}*/ - #endif /* _FSL_TSC_H_ */ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_usdhc.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_usdhc.c index b54b27c28e7..d5145ff5cfd 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_usdhc.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_usdhc.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -36,15 +40,23 @@ /******************************************************************************* * Definitions ******************************************************************************/ + +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.usdhc" +#endif + /*! @brief Clock setting */ /* Max SD clock divisor from base clock */ #define USDHC_MAX_DVS ((USDHC_SYS_CTRL_DVS_MASK >> USDHC_SYS_CTRL_DVS_SHIFT) + 1U) +#define USDHC_MAX_CLKFS ((USDHC_SYS_CTRL_SDCLKFS_MASK >> USDHC_SYS_CTRL_SDCLKFS_SHIFT) + 1U) #define USDHC_PREV_DVS(x) ((x) -= 1U) #define USDHC_PREV_CLKFS(x, y) ((x) >>= (y)) /* Typedef for interrupt handler. */ typedef void (*usdhc_isr_t)(USDHC_Type *base, usdhc_handle_t *handle); - +/*! @brief Dummy data buffer for mmc boot mode */ +AT_NONCACHEABLE_SECTION_ALIGN(uint32_t s_usdhcBootDummy, USDHC_ADMA2_ADDRESS_ALIGN); /******************************************************************************* * Prototypes ******************************************************************************/ @@ -273,7 +285,7 @@ static status_t USDHC_SetDataTransferConfig(USDHC_Type *base, usdhc_data_t *data return kStatus_USDHC_BusyTransferring; } /* check transfer block count */ - if ((data->blockCount > USDHC_MAX_BLOCK_COUNT)) + if ((data->blockCount > USDHC_MAX_BLOCK_COUNT) || ((data->txData == NULL) && (data->rxData == NULL))) { return kStatus_InvalidArgument; } @@ -331,6 +343,11 @@ static status_t USDHC_SetDataTransferConfig(USDHC_Type *base, usdhc_data_t *data /* clear data flags */ mixCtrl &= ~(USDHC_MIX_CTRL_MSBSEL_MASK | USDHC_MIX_CTRL_BCEN_MASK | USDHC_MIX_CTRL_DTDSEL_MASK | USDHC_MIX_CTRL_AC12EN_MASK); + + if (base->PRES_STATE & kUSDHC_CommandInhibitFlag) + { + return kStatus_USDHC_BusyTransferring; + } } /* config the mix parameter */ @@ -453,16 +470,16 @@ static status_t USDHC_ReadByDataPortBlocking(USDHC_Type *base, usdhc_data_t *dat while ((error == kStatus_Success) && (transferredWords < totalWords)) { - while (!(USDHC_GetInterruptStatusFlags(base) & - (kUSDHC_BufferReadReadyFlag | kUSDHC_DataErrorFlag | kUSDHC_TuningErrorFlag))) + while (!(interruptStatus & (kUSDHC_BufferReadReadyFlag | kUSDHC_DataErrorFlag | kUSDHC_TuningErrorFlag))) { + interruptStatus = USDHC_GetInterruptStatusFlags(base); } - interruptStatus = USDHC_GetInterruptStatusFlags(base); /* during std tuning process, software do not need to read data, but wait BRR is enough */ if ((data->dataType == kUSDHC_TransferDataTuning) && (interruptStatus & kUSDHC_BufferReadReadyFlag)) { USDHC_ClearInterruptStatusFlags(base, kUSDHC_BufferReadReadyFlag | kUSDHC_TuningPassFlag); + return kStatus_Success; } else if ((interruptStatus & kUSDHC_TuningErrorFlag) != 0U) @@ -489,6 +506,7 @@ static status_t USDHC_ReadByDataPortBlocking(USDHC_Type *base, usdhc_data_t *dat transferredWords = USDHC_ReadDataPort(base, data, transferredWords); /* clear buffer read ready */ USDHC_ClearInterruptStatusFlags(base, kUSDHC_BufferReadReadyFlag); + interruptStatus = 0U; } } @@ -572,13 +590,11 @@ static status_t USDHC_WriteByDataPortBlocking(USDHC_Type *base, usdhc_data_t *da while ((error == kStatus_Success) && (transferredWords < totalWords)) { - while (!(USDHC_GetInterruptStatusFlags(base) & - (kUSDHC_BufferWriteReadyFlag | kUSDHC_DataErrorFlag | kUSDHC_TuningErrorFlag))) + while (!(interruptStatus & (kUSDHC_BufferWriteReadyFlag | kUSDHC_DataErrorFlag | kUSDHC_TuningErrorFlag))) { + interruptStatus = USDHC_GetInterruptStatusFlags(base); } - interruptStatus = USDHC_GetInterruptStatusFlags(base); - if ((interruptStatus & kUSDHC_TuningErrorFlag) != 0U) { USDHC_ClearInterruptStatusFlags(base, kUSDHC_TuningErrorFlag); @@ -603,15 +619,17 @@ static status_t USDHC_WriteByDataPortBlocking(USDHC_Type *base, usdhc_data_t *da transferredWords = USDHC_WriteDataPort(base, data, transferredWords); /* clear buffer write ready */ USDHC_ClearInterruptStatusFlags(base, kUSDHC_BufferWriteReadyFlag); + interruptStatus = 0U; } } /* Wait write data complete or data transfer error after the last writing operation. */ - while (!(USDHC_GetInterruptStatusFlags(base) & (kUSDHC_DataCompleteFlag | kUSDHC_DataErrorFlag))) + while (!(interruptStatus & (kUSDHC_DataCompleteFlag | kUSDHC_DataErrorFlag))) { + interruptStatus = USDHC_GetInterruptStatusFlags(base); } - if ((USDHC_GetInterruptStatusFlags(base) & kUSDHC_DataErrorFlag) != 0U) + if ((interruptStatus & kUSDHC_DataErrorFlag) != 0U) { if (!(data->enableIgnoreError)) { @@ -697,12 +715,11 @@ static status_t USDHC_WaitCommandDone(USDHC_Type *base, usdhc_command_t *command if (pollingCmdDone) { /* Wait command complete or USDHC encounters error. */ - while (!(USDHC_GetInterruptStatusFlags(base) & (kUSDHC_CommandCompleteFlag | kUSDHC_CommandErrorFlag))) + while (!(interruptStatus & (kUSDHC_CommandCompleteFlag | kUSDHC_CommandErrorFlag))) { + interruptStatus = USDHC_GetInterruptStatusFlags(base); } - interruptStatus = USDHC_GetInterruptStatusFlags(base); - if ((interruptStatus & kUSDHC_TuningErrorFlag) != 0U) { error = kStatus_USDHC_TuningError; @@ -735,18 +752,17 @@ static status_t USDHC_TransferDataBlocking(USDHC_Type *base, usdhc_data_t *data, if (enDMA) { /* Wait data complete or USDHC encounters error. */ - while (!(USDHC_GetInterruptStatusFlags(base) & - (kUSDHC_DataCompleteFlag | kUSDHC_DataErrorFlag | kUSDHC_DmaErrorFlag | kUSDHC_TuningErrorFlag))) + while (!((interruptStatus & + (kUSDHC_DataCompleteFlag | kUSDHC_DataErrorFlag | kUSDHC_DmaErrorFlag | kUSDHC_TuningErrorFlag)))) { + interruptStatus = USDHC_GetInterruptStatusFlags(base); } - interruptStatus = USDHC_GetInterruptStatusFlags(base); - if ((interruptStatus & kUSDHC_TuningErrorFlag) != 0U) { error = kStatus_USDHC_TuningError; } - else if ((interruptStatus & (kUSDHC_DataErrorFlag | kUSDHC_DmaErrorFlag)) != 0U) + else if (((interruptStatus & (kUSDHC_DataErrorFlag | kUSDHC_DmaErrorFlag)) != 0U)) { if ((!(data->enableIgnoreError)) || (interruptStatus & kUSDHC_DataTimeoutFlag)) { @@ -756,6 +772,11 @@ static status_t USDHC_TransferDataBlocking(USDHC_Type *base, usdhc_data_t *data, else { } + /* load dummy data */ + if ((data->dataType == kUSDHC_TransferDataBootcontinous) && (error == kStatus_Success)) + { + *(data->rxData) = s_usdhcBootDummy; + } USDHC_ClearInterruptStatusFlags(base, (kUSDHC_DataCompleteFlag | kUSDHC_DataErrorFlag | kUSDHC_DmaErrorFlag | kUSDHC_TuningPassFlag | kUSDHC_TuningErrorFlag)); @@ -772,15 +793,6 @@ static status_t USDHC_TransferDataBlocking(USDHC_Type *base, usdhc_data_t *data, } } -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL - /* invalidate cache for read */ - if ((data != NULL) && (data->rxData != NULL) && (data->dataType != kUSDHC_TransferDataTuning)) - { - /* invalidate the DCACHE */ - DCACHE_InvalidateByRange((uint32_t)data->rxData, (data->blockSize) * (data->blockCount)); - } -#endif - return error; } @@ -887,16 +899,12 @@ uint32_t USDHC_SetSdClock(USDHC_Type *base, uint32_t srcClock_Hz, uint32_t busCl uint32_t prescaler = 0U; uint32_t sysctl = 0U; uint32_t nearestFrequency = 0U; - uint32_t maxClKFS = ((USDHC_SYS_CTRL_SDCLKFS_MASK >> USDHC_SYS_CTRL_SDCLKFS_SHIFT) + 1U); - bool enDDR = false; - /* DDR mode max clkfs can reach 512 */ - if ((base->MIX_CTRL & USDHC_MIX_CTRL_DDR_EN_MASK) != 0U) + + /* calucate total divisor first */ + if ((totalDiv = srcClock_Hz / busClock_Hz) > (USDHC_MAX_CLKFS * USDHC_MAX_DVS)) { - enDDR = true; - maxClKFS *= 2U; + return 0U; } - /* calucate total divisor first */ - totalDiv = srcClock_Hz / busClock_Hz; if (totalDiv != 0U) { @@ -911,7 +919,7 @@ uint32_t USDHC_SetSdClock(USDHC_Type *base, uint32_t srcClock_Hz, uint32_t busCl { prescaler = totalDiv / USDHC_MAX_DVS; /* prescaler must be a value which equal 2^n and smaller than SDHC_MAX_CLKFS */ - while (((maxClKFS % prescaler) != 0U) || (prescaler == 1U)) + while (((USDHC_MAX_CLKFS % prescaler) != 0U) || (prescaler == 1U)) { prescaler++; } @@ -922,7 +930,8 @@ uint32_t USDHC_SetSdClock(USDHC_Type *base, uint32_t srcClock_Hz, uint32_t busCl { divisor++; } - nearestFrequency = srcClock_Hz / divisor / prescaler; + + nearestFrequency = srcClock_Hz / (divisor == 0U ? 1U : divisor) / prescaler; } else { @@ -935,8 +944,8 @@ uint32_t USDHC_SetSdClock(USDHC_Type *base, uint32_t srcClock_Hz, uint32_t busCl } else { - divisor = totalDiv; - prescaler = 0U; + divisor = (totalDiv / 2U) + 1U; /* make sure the output frequency not bigger than target value */ + prescaler = 2U; } nearestFrequency = srcClock_Hz / totalDiv; } @@ -959,7 +968,7 @@ uint32_t USDHC_SetSdClock(USDHC_Type *base, uint32_t srcClock_Hz, uint32_t busCl /* calucate the value write to register */ if (prescaler != 0U) { - USDHC_PREV_CLKFS(prescaler, (enDDR ? 2U : 1U)); + USDHC_PREV_CLKFS(prescaler, 1U); } /* Set the SD clock frequency divisor, SD clock frequency select, data timeout counter value. */ @@ -992,6 +1001,33 @@ bool USDHC_SetCardActive(USDHC_Type *base, uint32_t timeout) return ((!timeout) ? false : true); } +void USDHC_EnableDDRMode(USDHC_Type *base, bool enable, uint32_t nibblePos) +{ + uint32_t prescaler = (base->SYS_CTRL & USDHC_SYS_CTRL_SDCLKFS_MASK) >> USDHC_SYS_CTRL_SDCLKFS_SHIFT; + + if (enable) + { + base->MIX_CTRL &= ~USDHC_MIX_CTRL_NIBBLE_POS_MASK; + base->MIX_CTRL |= (USDHC_MIX_CTRL_DDR_EN_MASK | USDHC_MIX_CTRL_NIBBLE_POS(nibblePos)); + prescaler >>= 1U; + } + else + { + base->MIX_CTRL &= ~USDHC_MIX_CTRL_DDR_EN_MASK; + + if (prescaler == 0U) + { + prescaler += 1U; + } + else + { + prescaler <<= 1U; + } + } + + base->SYS_CTRL = (base->SYS_CTRL & (~USDHC_SYS_CTRL_SDCLKFS_MASK)) | USDHC_SYS_CTRL_SDCLKFS(prescaler); +} + void USDHC_SetMmcBootConfig(USDHC_Type *base, const usdhc_boot_config_t *config) { assert(config); @@ -1040,6 +1076,11 @@ status_t USDHC_SetADMA1Descriptor( { return kStatus_USDHC_DMADataAddrNotAlign; } + + if (flags == kUSDHC_AdmaDescriptorMultipleFlag) + { + return kStatus_USDHC_NotSupport; + } /* * Add non aligned access support ,user need make sure your buffer size is big * enough to hold the data,in other words,user need make sure the buffer size @@ -1060,19 +1101,6 @@ status_t USDHC_SetADMA1Descriptor( { miniEntries = ((dataBytes / USDHC_ADMA1_DESCRIPTOR_MAX_LENGTH_PER_ENTRY) + 1U); } - /* calucate the start entry for multiple descriptor mode, ADMA engine is not stop, so update the descriptor - data adress and data size is enough */ - if (flags == kUSDHC_AdmaDescriptorMultipleFlag) - { - for (i = 0U; i < maxEntries; i++) - { - if ((adma1EntryAddress[i] & kUSDHC_Adma1DescriptorValidFlag) == 0U) - { - startEntries = i; - break; - } - } - } /* ADMA1 needs two descriptors to finish a transfer */ miniEntries <<= 1U; @@ -1082,8 +1110,7 @@ status_t USDHC_SetADMA1Descriptor( return kStatus_OutOfRange; } - for (i = startEntries; i < (flags == kUSDHC_AdmaDescriptorSingleFlag ? (miniEntries + startEntries) : maxEntries); - i += 2U) + for (i = startEntries; i < (miniEntries + startEntries); i += 2U) { if (dataBytes > USDHC_ADMA1_DESCRIPTOR_MAX_LENGTH_PER_ENTRY) { @@ -1091,29 +1118,18 @@ status_t USDHC_SetADMA1Descriptor( } else { - dmaBufferLen = (dataBytes == 0U ? sizeof(uint32_t) : - dataBytes); /* adma don't support 0 data length transfer descriptor */ + dmaBufferLen = dataBytes; } adma1EntryAddress[i] = (dmaBufferLen << USDHC_ADMA1_DESCRIPTOR_LENGTH_SHIFT); adma1EntryAddress[i] |= kUSDHC_Adma1DescriptorTypeSetLength; - adma1EntryAddress[i + 1U] = ((uint32_t)(data) << USDHC_ADMA1_DESCRIPTOR_ADDRESS_SHIFT); - adma1EntryAddress[i + 1U] |= (dataBytes == 0U) ? 0U : kUSDHC_Adma1DescriptorTypeTransfer; + adma1EntryAddress[i + 1U] = (uint32_t)(data); + adma1EntryAddress[i + 1U] |= kUSDHC_Adma1DescriptorTypeTransfer; data += dmaBufferLen / sizeof(uint32_t); - if (dataBytes != 0U) - { - dataBytes -= dmaBufferLen; - } + dataBytes -= dmaBufferLen; } /* the end of the descriptor */ adma1EntryAddress[i - 1U] |= kUSDHC_Adma1DescriptorEndFlag; - /* add a dummy valid ADMA descriptor for multiple descriptor mode, this is useful when transfer boot data, the ADMA - engine - will not stop at block gap */ - if (flags == kUSDHC_AdmaDescriptorMultipleFlag) - { - adma1EntryAddress[miniEntries + startEntries] |= kUSDHC_Adma1DescriptorTypeTransfer; - } return kStatus_Success; } @@ -1162,10 +1178,12 @@ status_t USDHC_SetADMA2Descriptor( { if ((adma2EntryAddress[i].attribute & kUSDHC_Adma2DescriptorValidFlag) == 0U) { - startEntries = i; break; } } + startEntries = i; + /* add one entry for dummy entry */ + miniEntries += 1U; } if ((miniEntries + startEntries) > maxEntries) @@ -1173,8 +1191,7 @@ status_t USDHC_SetADMA2Descriptor( return kStatus_OutOfRange; } - for (i = startEntries; i < (flags == kUSDHC_AdmaDescriptorSingleFlag ? (miniEntries + startEntries) : maxEntries); - i++) + for (i = startEntries; i < (miniEntries + startEntries); i++) { if (dataBytes > USDHC_ADMA2_DESCRIPTOR_MAX_LENGTH_PER_ENTRY) { @@ -1187,9 +1204,10 @@ status_t USDHC_SetADMA2Descriptor( } /* Each descriptor for ADMA2 is 64-bit in length */ - adma2EntryAddress[i].address = data; + adma2EntryAddress[i].address = (dataBytes == 0U) ? &s_usdhcBootDummy : data; adma2EntryAddress[i].attribute = (dmaBufferLen << USDHC_ADMA2_DESCRIPTOR_LENGTH_SHIFT); - adma2EntryAddress[i].attribute |= (dataBytes == 0U) ? 0U : kUSDHC_Adma2DescriptorTypeTransfer; + adma2EntryAddress[i].attribute |= + (dataBytes == 0U) ? 0U : (kUSDHC_Adma2DescriptorTypeTransfer | kUSDHC_Adma2DescriptorInterruptFlag); data += (dmaBufferLen / sizeof(uint32_t)); if (dataBytes != 0U) @@ -1197,14 +1215,18 @@ status_t USDHC_SetADMA2Descriptor( dataBytes -= dmaBufferLen; } } - /* set the end bit */ - adma2EntryAddress[i - 1U].attribute |= kUSDHC_Adma2DescriptorEndFlag; + /* add a dummy valid ADMA descriptor for multiple descriptor mode, this is useful when transfer boot data, the ADMA engine will not stop at block gap */ if (flags == kUSDHC_AdmaDescriptorMultipleFlag) { - adma2EntryAddress[miniEntries + startEntries].attribute |= kUSDHC_Adma2DescriptorTypeTransfer; + adma2EntryAddress[startEntries + 1U].attribute |= kUSDHC_Adma2DescriptorTypeTransfer; + } + else + { + /* set the end bit */ + adma2EntryAddress[i - 1U].attribute |= kUSDHC_Adma2DescriptorEndFlag; } return kStatus_Success; @@ -1267,7 +1289,11 @@ status_t USDHC_SetAdmaTableConfig(USDHC_Type *base, assert(NULL != dataConfig); status_t error = kStatus_Fail; - const uint32_t *data = (dataConfig->rxData == NULL) ? dataConfig->txData : dataConfig->rxData; + uint32_t bootDummyOffset = dataConfig->dataType == kUSDHC_TransferDataBootcontinous ? sizeof(uint32_t) : 0U; + const uint32_t *data = + (const uint32_t *)((uint32_t)((dataConfig->rxData == NULL) ? dataConfig->txData : dataConfig->rxData) + + bootDummyOffset); + uint32_t blockSize = dataConfig->blockSize * dataConfig->blockCount - bootDummyOffset; switch (dmaConfig->dmaMode) { @@ -1278,16 +1304,15 @@ status_t USDHC_SetAdmaTableConfig(USDHC_Type *base, break; #endif case kUSDHC_DmaModeSimple: + error = kStatus_Success; break; case kUSDHC_DmaModeAdma1: - error = USDHC_SetADMA1Descriptor(dmaConfig->admaTable, dmaConfig->admaTableWords, data, - dataConfig->blockSize * dataConfig->blockCount, flags); + error = USDHC_SetADMA1Descriptor(dmaConfig->admaTable, dmaConfig->admaTableWords, data, blockSize, flags); break; case kUSDHC_DmaModeAdma2: - error = USDHC_SetADMA2Descriptor(dmaConfig->admaTable, dmaConfig->admaTableWords, data, - dataConfig->blockSize * dataConfig->blockCount, flags); + error = USDHC_SetADMA2Descriptor(dmaConfig->admaTable, dmaConfig->admaTableWords, data, blockSize, flags); break; default: return kStatus_USDHC_PrepareAdmaDescriptorFailed; @@ -1321,22 +1346,6 @@ status_t USDHC_TransferBlocking(USDHC_Type *base, usdhc_adma_config_t *dmaConfig return kStatus_USDHC_ReTuningRequest; } -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL - if ((data != NULL) && (!executeTuning)) - { - if (data->txData != NULL) - { - /* clear the DCACHE */ - DCACHE_CleanByRange((uint32_t)data->txData, (data->blockSize) * (data->blockCount)); - } - else - { - /* clear the DCACHE */ - DCACHE_CleanByRange((uint32_t)data->rxData, (data->blockSize) * (data->blockCount)); - } - } -#endif - /* Update ADMA descriptor table according to different DMA mode(no DMA, ADMA1, ADMA2).*/ if ((data != NULL) && (dmaConfig != NULL) && (!executeTuning)) { @@ -1352,11 +1361,27 @@ status_t USDHC_TransferBlocking(USDHC_Type *base, usdhc_adma_config_t *dmaConfig /* disable DMA, using polling mode in this situation */ USDHC_EnableInternalDMA(base, false); } +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL + else + { + if (data->txData != NULL) + { + /* clear the DCACHE */ + DCACHE_CleanByRange((uint32_t)data->txData, (data->blockSize) * (data->blockCount)); + } + else + { + /* clear the DCACHE */ + DCACHE_CleanInvalidateByRange((uint32_t)data->rxData, (data->blockSize) * (data->blockCount)); + } + } +#endif /* config the data transfer parameter */ - if (kStatus_Success != USDHC_SetDataTransferConfig(base, data, &(command->flags))) + error = USDHC_SetDataTransferConfig(base, data, &(command->flags)); + if (kStatus_Success != error) { - return kStatus_InvalidArgument; + return error; } /* send command first */ USDHC_SendCommand(base, command); @@ -1392,22 +1417,6 @@ status_t USDHC_TransferNonBlocking(USDHC_Type *base, return kStatus_USDHC_ReTuningRequest; } -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL - if ((data != NULL) && (!executeTuning)) - { - if (data->txData != NULL) - { - /* clear the DCACHE */ - DCACHE_CleanByRange((uint32_t)data->txData, (data->blockSize) * (data->blockCount)); - } - else - { - /* clear the DCACHE */ - DCACHE_CleanByRange((uint32_t)data->rxData, (data->blockSize) * (data->blockCount)); - } - } -#endif - /* Save command and data into handle before transferring. */ handle->command = command; handle->data = data; @@ -1429,10 +1438,26 @@ status_t USDHC_TransferNonBlocking(USDHC_Type *base, /* disable DMA, using polling mode in this situation */ USDHC_EnableInternalDMA(base, false); } +#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL + else + { + if (data->txData != NULL) + { + /* clear the DCACHE */ + DCACHE_CleanByRange((uint32_t)data->txData, (data->blockSize) * (data->blockCount)); + } + else + { + /* clear the DCACHE */ + DCACHE_CleanInvalidateByRange((uint32_t)data->rxData, (data->blockSize) * (data->blockCount)); + } + } +#endif - if (kStatus_Success != USDHC_SetDataTransferConfig(base, data, &(command->flags))) + error = USDHC_SetDataTransferConfig(base, data, &(command->flags)); + if (kStatus_Success != error) { - return kStatus_InvalidArgument; + return error; } /* send command first */ @@ -1594,8 +1619,7 @@ static void USDHC_TransferHandleData(USDHC_Type *base, usdhc_handle_t *handle, u { assert(handle->data); - if (((!(handle->data->enableIgnoreError)) || (interruptFlags & kUSDHC_DataTimeoutFlag)) && - (interruptFlags & (kUSDHC_DataErrorFlag | kUSDHC_DmaErrorFlag))) + if ((!(handle->data->enableIgnoreError)) && ((interruptFlags & (kUSDHC_DataErrorFlag | kUSDHC_DmaErrorFlag)))) { if (handle->callback.TransferComplete) { @@ -1623,27 +1647,19 @@ static void USDHC_TransferHandleData(USDHC_Type *base, usdhc_handle_t *handle, u { handle->transferredWords = USDHC_WriteDataPort(base, handle->data, handle->transferredWords); } - else if (interruptFlags & kUSDHC_DataCompleteFlag) + else { - if (handle->callback.TransferComplete) + if ((interruptFlags & kUSDHC_DmaCompleteFlag) && + (handle->data->dataType == kUSDHC_TransferDataBootcontinous)) + { + *(handle->data->rxData) = s_usdhcBootDummy; + } + + if ((handle->callback.TransferComplete) && (interruptFlags & kUSDHC_DataCompleteFlag)) { handle->callback.TransferComplete(base, handle, kStatus_Success, handle->userData); } } - else - { - /* Do nothing when DMA complete flag is set. Wait until data complete flag is set. */ - } -#if defined(FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL) && FSL_SDK_ENABLE_DRIVER_CACHE_CONTROL - /* invalidate cache for read */ - if ((handle->data != NULL) && (handle->data->rxData != NULL) && - (handle->data->dataType != kUSDHC_TransferDataTuning)) - { - /* invalidate the DCACHE */ - DCACHE_InvalidateByRange((uint32_t)handle->data->rxData, - (handle->data->blockSize) * (handle->data->blockCount)); - } -#endif } } diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_usdhc.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_usdhc.h index b7799d221c1..4139dfd8bd3 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_usdhc.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_usdhc.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP + * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -43,8 +47,8 @@ /*! @name Driver version */ /*@{*/ -/*! @brief Driver version 2.2.1. */ -#define FSL_USDHC_DRIVER_VERSION (MAKE_VERSION(2U, 2U, 1U)) +/*! @brief Driver version 2.2.3. */ +#define FSL_USDHC_DRIVER_VERSION (MAKE_VERSION(2U, 2U, 3U)) /*@}*/ /*! @brief Maximum block count can be set one time */ @@ -60,7 +64,7 @@ enum _usdhc_status kStatus_USDHC_DMADataAddrNotAlign = MAKE_STATUS(kStatusGroup_USDHC, 4U), /*!< data address not align */ kStatus_USDHC_ReTuningRequest = MAKE_STATUS(kStatusGroup_USDHC, 5U), /*!< re-tuning request */ kStatus_USDHC_TuningError = MAKE_STATUS(kStatusGroup_USDHC, 6U), /*!< tuning error */ - + kStatus_USDHC_NotSupport = MAKE_STATUS(kStatusGroup_USDHC, 7U), /*!< not support */ }; /*! @brief Host controller capabilities flag mask */ @@ -261,13 +265,21 @@ enum _usdhc_adma_error_status_flag * * This state is the detail state when ADMA error has occurred. */ -typedef enum _usdhc_adma_error_state +enum _usdhc_adma_error_state { - kUSDHC_AdmaErrorStateStopDma = 0x00U, /*!< Stop DMA */ - kUSDHC_AdmaErrorStateFetchDescriptor = 0x01U, /*!< Fetch descriptor */ - kUSDHC_AdmaErrorStateChangeAddress = 0x02U, /*!< Change address */ - kUSDHC_AdmaErrorStateTransferData = 0x03U, /*!< Transfer data */ -} usdhc_adma_error_state_t; + kUSDHC_AdmaErrorStateStopDma = + 0x00U, /*!< Stop DMA, previous location set in the ADMA system address is error address */ + kUSDHC_AdmaErrorStateFetchDescriptor = + 0x01U, /*!< Fetch descriptor, current location set in the ADMA system address is error address */ + kUSDHC_AdmaErrorStateChangeAddress = 0x02U, /*!< Change address, no DMA error is occured */ + kUSDHC_AdmaErrorStateTransferData = + 0x03U, /*!< Transfer data, previous location set in the ADMA system address is error address */ + kUSDHC_AdmaErrorStateInvalidLength = 0x04U, /*!< Invalid length in ADMA descriptor */ + kUSDHC_AdmaErrorStateInvalidDescriptor = 0x08U, /*!< Invalid descriptor fetched by ADMA */ + + kUSDHC_AdmaErrorState = kUSDHC_AdmaErrorStateInvalidLength | kUSDHC_AdmaErrorStateInvalidDescriptor | + kUSDHC_AdmaErrorStateFetchDescriptor, /*!< ADMA error state */ +}; /*! @brief Force event mask */ enum _usdhc_force_event @@ -800,6 +812,7 @@ static inline void USDHC_EnableInternalDMA(USDHC_Type *base, bool enable) else { base->MIX_CTRL &= ~USDHC_MIX_CTRL_DMAEN_MASK; + base->PROT_CTRL &= ~USDHC_PROT_CTRL_DMASEL_MASK; } } @@ -902,7 +915,7 @@ static inline uint32_t USDHC_GetAutoCommand12ErrorStatusFlags(USDHC_Type *base) */ static inline uint32_t USDHC_GetAdmaErrorStatusFlags(USDHC_Type *base) { - return base->ADMA_ERR_STATUS; + return base->ADMA_ERR_STATUS & 0xFU; } /*! @@ -1005,7 +1018,7 @@ static inline void USDHC_SetDataBusWidth(USDHC_Type *base, usdhc_data_bus_width_ } /*! - * @brief Fills the the data port. + * @brief Fills the data port. * * This function is used to implement the data transfer by Data Port instead of DMA. * @@ -1329,18 +1342,7 @@ static inline uint32_t USDHC_CheckTuningError(USDHC_Type *base) * @param enable/disable flag * @param nibble position */ -static inline void USDHC_EnableDDRMode(USDHC_Type *base, bool enable, uint32_t nibblePos) -{ - if (enable) - { - base->MIX_CTRL &= ~USDHC_MIX_CTRL_NIBBLE_POS_MASK; - base->MIX_CTRL |= (USDHC_MIX_CTRL_DDR_EN_MASK | USDHC_MIX_CTRL_NIBBLE_POS(nibblePos)); - } - else - { - base->MIX_CTRL &= ~USDHC_MIX_CTRL_DDR_EN_MASK; - } -} +void USDHC_EnableDDRMode(USDHC_Type *base, bool enable, uint32_t nibblePos); /*! * @brief the enable/disable HS400 mode diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_wdog.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_wdog.c index c359a5c4af3..b1cc4eb1fbd 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_wdog.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_wdog.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -30,6 +34,12 @@ #include "fsl_wdog.h" +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.wdog01" +#endif + + /******************************************************************************* * Variables ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_wdog.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_wdog.h index d2bb5576d36..508714bbe10 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_wdog.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_wdog.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2016, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbara.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbara.c index b21318064d1..3a8d9035658 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbara.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbara.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.xbara" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbara.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbara.h index b12b0edb9e2..98410a198b9 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbara.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbara.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -167,7 +171,7 @@ void XBARA_SetSignalsConnection(XBARA_Type *base, xbar_input_signal_t input, xba uint32_t XBARA_GetStatusFlags(XBARA_Type *base); /*! - * @brief Clears the the edge detection status flags of relative mask. + * @brief Clears the edge detection status flags of relative mask. * * @param base XBARA peripheral address. * @param mask the status flags to clear. diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbarb.c b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbarb.c index cd30bb4d619..627b0ab91fa 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbarb.c +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbarb.c @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE @@ -34,6 +38,12 @@ * Definitions ******************************************************************************/ +/* Component ID definition, used by tools. */ +#ifndef FSL_COMPONENT_ID +#define FSL_COMPONENT_ID "platform.drivers.xbarb" +#endif + + /******************************************************************************* * Prototypes ******************************************************************************/ diff --git a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbarb.h b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbarb.h index b7e8818d1fc..38e687fb062 100644 --- a/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbarb.h +++ b/targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_MIMXRT1050/drivers/fsl_xbarb.h @@ -1,9 +1,12 @@ /* + * The Clear BSD License * Copyright (c) 2015, Freescale Semiconductor, Inc. * Copyright 2016-2017 NXP - * + * All rights reserved. + * * Redistribution and use in source and binary forms, with or without modification, - * are permitted provided that the following conditions are met: + * are permitted (subject to the limitations in the disclaimer below) provided + * that the following conditions are met: * * o Redistributions of source code must retain the above copyright notice, this list * of conditions and the following disclaimer. @@ -16,6 +19,7 @@ * contributors may be used to endorse or promote products derived from this * software without specific prior written permission. * + * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE diff --git a/targets/TARGET_NXP/mbed_rtx.h b/targets/TARGET_NXP/mbed_rtx.h index abc41195290..f21e3f1ebc9 100644 --- a/targets/TARGET_NXP/mbed_rtx.h +++ b/targets/TARGET_NXP/mbed_rtx.h @@ -17,6 +17,8 @@ #ifndef MBED_MBED_RTX_H #define MBED_MBED_RTX_H +#include + #if defined(TARGET_LPC11U68) #ifndef INITIAL_SP @@ -93,10 +95,30 @@ #define INITIAL_SP (0x20028000UL) #endif -#elif defined(TARGET_MIMXRT1050) - -#ifndef INITIAL_SP -#define INITIAL_SP (0x20020000UL) +#elif defined(TARGET_MIMXRT1050_EVK) + +#if defined(__CC_ARM) || (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) + extern uint32_t Image$$RW_IRAM1$$ZI$$Base[]; + extern uint32_t Image$$RW_IRAM1$$ZI$$Length[]; + extern uint32_t Image$$ARM_LIB_STACK$$ZI$$Base[]; + extern uint32_t Image$$ARM_LIB_STACK$$ZI$$Length[]; + #define HEAP_START ((unsigned char*) Image$$RW_IRAM1$$ZI$$Base) + #define HEAP_SIZE ((uint32_t) Image$$RW_IRAM1$$ZI$$Length) + #define ISR_STACK_START ((unsigned char*)Image$$ARM_LIB_STACK$$ZI$$Base) + #define ISR_STACK_SIZE ((uint32_t)Image$$ARM_LIB_STACK$$ZI$$Length) +#elif defined(__GNUC__) + extern uint32_t __StackTop[]; + extern uint32_t __StackLimit[]; + extern uint32_t __end__; + extern uint32_t __HeapLimit[]; + #define HEAP_START ((unsigned char*)&__end__) + #define HEAP_SIZE ((uint32_t)((uint32_t)__HeapLimit - (uint32_t)HEAP_START)) + #define ISR_STACK_START ((unsigned char*)__StackLimit) + #define ISR_STACK_SIZE ((uint32_t)((uint32_t)__StackTop - (uint32_t)__StackLimit)) +#elif defined(__ICCARM__) + /* No region declarations needed */ +#else + #error "no toolchain defined" #endif #endif diff --git a/targets/targets.json b/targets/targets.json index 816431e7333..8bed7c342e2 100755 --- a/targets/targets.json +++ b/targets/targets.json @@ -750,7 +750,7 @@ "supported_toolchains": ["ARM", "GCC_ARM", "IAR"], "extra_labels": ["NXP", "MCUXpresso_MCUS", "EVK", "MIMXRT1050", "IMX"], "is_disk_virtual": true, - "macros": ["CPU_MIMXRT1052DVL6A", "FSL_RTOS_MBED"], + "macros": ["CPU_MIMXRT1052DVL6B", "FSL_RTOS_MBED", "XIP_BOOT_HEADER_ENABLE=1", "XIP_EXTERNAL_FLASH=1", "XIP_BOOT_HEADER_DCD_ENABLE=1"], "inherits": ["Target"], "detect_code": ["0227"], "device_has": ["USTICKER", "LPTICKER", "ANALOGIN", "I2C", "I2CSLAVE", "ERROR_RED", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"], diff --git a/tools/export/iar/iar_definitions.json b/tools/export/iar/iar_definitions.json index 9600b6890ab..7c1bc3d5d37 100644 --- a/tools/export/iar/iar_definitions.json +++ b/tools/export/iar/iar_definitions.json @@ -4,7 +4,7 @@ }, "STM32L433RC": { "OGChipSelectEditMenu": "STM32L433RC\tST STM32L433RC" - }, + }, "STM32L496AG": { "OGChipSelectEditMenu": "STM32L496AG\tST STM32L496AG" }, @@ -86,9 +86,6 @@ "MKW41Z512xxx4": { "OGChipSelectEditMenu": "MKW41Z512xxx4\tNXP MKW41Z512xxx4" }, - "MIMXRT1052xxx6A": { - "OGChipSelectEditMenu": "MIMXRT1052xxx6A\tNXP MIMXRT1052xxx6A" - }, "LPC54114J256BD64": { "OGChipSelectEditMenu": "LPC54114J256_M4\tNXP LPC54114J256_M4" }, From 28a78308afad87ac2aa772bdc47949ebc9f684e4 Mon Sep 17 00:00:00 2001 From: Christopher Haster Date: Thu, 21 Jun 2018 17:09:23 -0500 Subject: [PATCH 83/95] Fixed issue with MBR init asserting on bad partition size --- features/filesystem/bd/MBRBlockDevice.cpp | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/features/filesystem/bd/MBRBlockDevice.cpp b/features/filesystem/bd/MBRBlockDevice.cpp index a8e74fad727..e83e4fbf076 100644 --- a/features/filesystem/bd/MBRBlockDevice.cpp +++ b/features/filesystem/bd/MBRBlockDevice.cpp @@ -241,7 +241,9 @@ int MBRBlockDevice::init() _size = fromle32(table->entries[_part-1].lba_size) * sector; // Check that block addresses are valid - MBED_ASSERT(_bd->is_valid_erase(_offset, _size)); + if (!_bd->is_valid_erase(_offset, _size)) { + return BD_ERROR_INVALID_PARTITION; + } delete[] buffer; return 0; From bc65153a4d6cb5942ebfce77cefe9e56ab595b37 Mon Sep 17 00:00:00 2001 From: Deepika Date: Thu, 21 Jun 2018 11:48:07 -0500 Subject: [PATCH 84/95] Add names to idle/timer thread --- rtos/TARGET_CORTEX/mbed_rtx_conf.h | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/rtos/TARGET_CORTEX/mbed_rtx_conf.h b/rtos/TARGET_CORTEX/mbed_rtx_conf.h index c2acc50f384..b2be0743dc8 100644 --- a/rtos/TARGET_CORTEX/mbed_rtx_conf.h +++ b/rtos/TARGET_CORTEX/mbed_rtx_conf.h @@ -70,8 +70,12 @@ #define OS_IDLE_THREAD_TZ_MOD_ID 1 #define OS_TIMER_THREAD_TZ_MOD_ID 1 + // Don't adopt default multi-thread support for ARM/ARMC6 toolchains from RTX code base. // Provide Mbed-specific instead. #define RTX_NO_MULTITHREAD_CLIB +#define OS_IDLE_THREAD_NAME "idle_thread" +#define OS_TIMER_THREAD_NAME "timer_thread" + #endif /* MBED_RTX_CONF_H */ From 18a8eac72b31748ad9182802c6c0a1d7dac88edc Mon Sep 17 00:00:00 2001 From: TomoYamanaka Date: Mon, 21 May 2018 14:19:07 +0900 Subject: [PATCH 85/95] Support Flash iAP for GR-PEACH and GR-LYCHEE The mainly changes is below: - Add flash_api.c - Add the definition of SPI multi I/O Bus controller that is used for flash access - Add "FLASH" as device feature - Add the macro regarding information of the incorporated Flash - Add the processing to expand code to RAM --- .../device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct | 5 +- .../device/TOOLCHAIN_GCC_ARM/RZA1LU.ld | 23 +- .../device/inc/iobitmasks/spibsc_iobitmask.h | 250 ++++++ .../TARGET_GR_LYCHEE/device/mmu_RZ_A1LU.c | 2 +- .../TARGET_GR_LYCHEE/device/system_RZ_A1LU.c | 6 + .../TARGET_GR_LYCHEE/mbed_drv_cfg.h | 6 + .../device/TOOLCHAIN_ARM_STD/MBRZA1H.sct | 5 +- .../device/TOOLCHAIN_GCC_ARM/RZA1H.ld | 23 +- .../device/inc/iobitmasks/spibsc_iobitmask.h | 292 +++++++ .../TARGET_RZ_A1H/device/mmu_RZ_A1H.c | 2 +- .../TARGET_RZ_A1H/device/system_RZ_A1H.c | 5 + .../TARGET_RZ_A1H/mbed_drv_cfg.h | 6 + .../TARGET_RENESAS/TARGET_RZ_A1XX/flash_api.c | 726 ++++++++++++++++++ .../TARGET_RENESAS/TARGET_RZ_A1XX/objects.h | 4 + .../TARGET_RENESAS/TARGET_RZ_A1XX/spibsc.h | 154 ++++ targets/targets.json | 4 +- 16 files changed, 1503 insertions(+), 10 deletions(-) create mode 100644 targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/inc/iobitmasks/spibsc_iobitmask.h create mode 100644 targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/inc/iobitmasks/spibsc_iobitmask.h create mode 100644 targets/TARGET_RENESAS/TARGET_RZ_A1XX/flash_api.c create mode 100644 targets/TARGET_RENESAS/TARGET_RZ_A1XX/spibsc.h diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct index 6e7215dd916..e24f8c5dd5d 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct @@ -32,7 +32,10 @@ SFLASH __ROM_BASE __ROM_SIZE ; load region size_region RO_DATA +0 { * (+RO-DATA) } ; Application RO data (.constdata) - RW_DATA 0x20020000 + RAM_CODE 0x20020000 + { * (RAM_CODE) } ; Application RAM_CODE + + RW_DATA +0 ALIGN 0x4 { * (+RW) } ; Application RW data (.data) RW_IRAM1 +0 ALIGN 0x10 diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_GCC_ARM/RZA1LU.ld b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_GCC_ARM/RZA1LU.ld index 6986987abd7..4e00203cb6e 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_GCC_ARM/RZA1LU.ld +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_GCC_ARM/RZA1LU.ld @@ -105,6 +105,9 @@ SECTIONS LONG (__etext2) LONG (__nc_data_start) LONG (__nc_data_end - __nc_data_start) + LONG (LOADADDR(.ram_code)) + LONG (ADDR(.ram_code)) + LONG (SIZEOF(.ram_code)) __copy_table_end__ = .; } > SFLASH @@ -119,8 +122,22 @@ SECTIONS __zero_table_end__ = .; } > SFLASH - __etext = .; - + .ram_code : ALIGN( 0x4 ) { + __ram_code_load = .; + __ram_code_start = LOADADDR(.ram_code) + ( __ram_code_load - ADDR(.ram_code) ); + + *(RAM_CODE) + + *(RAM_CONST) + + . = ALIGN( 0x4 ); + __ram_code_end = LOADADDR(.ram_code) + ( . - ADDR(.ram_code) ); + } > RAM AT > SFLASH + + Load$$SEC_RAM_CODE$$Base = LOADADDR(.ram_code); + Image$$SEC_RAM_CODE$$Base = ADDR(.ram_code); + Load$$SEC_RAM_CODE$$Length = SIZEOF(.ram_code); + .ttb : { Image$$TTB$$ZI$$Base = .; @@ -128,6 +145,8 @@ SECTIONS Image$$TTB$$ZI$$Limit = .; } > L_TTB + __etext = Load$$SEC_RAM_CODE$$Base + SIZEOF(.ram_code); + .data : AT (__etext) { Image$$RW_DATA$$Base = .; diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/inc/iobitmasks/spibsc_iobitmask.h b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/inc/iobitmasks/spibsc_iobitmask.h new file mode 100644 index 00000000000..d9076bd52a9 --- /dev/null +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/inc/iobitmasks/spibsc_iobitmask.h @@ -0,0 +1,250 @@ +/******************************************************************************* +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only +* intended for use with Renesas products. No other uses are authorized. This +* software is owned by Renesas Electronics Corporation and is protected under +* all applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING +* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT +* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE +* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. +* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS +* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE +* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR +* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE +* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software +* and to discontinue the availability of this software. By using this software, +* you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2016 Renesas Electronics Corporation. All rights reserved. +*******************************************************************************/ +/******************************************************************************* +* File Name : spibsc_iobitmask.h +* $Rev: 6 $ +* $Date:: 2016-05-10 12:25:41 +0900#$ +* Description : SPI multi I/O bus controller register define header(for RZ/A1LU) +*******************************************************************************/ +#ifndef __SPIBSC_IOBITMASK_H__ +#define __SPIBSC_IOBITMASK_H__ + + +/* ==== Mask values for IO registers ==== */ +#define SPIBSC_CMNCR_BSZ (0x00000003uL) +#define SPIBSC_CMNCR_CPOL (0x00000008uL) +#define SPIBSC_CMNCR_SSLP (0x00000010uL) +#define SPIBSC_CMNCR_CPHAR (0x00000020uL) +#define SPIBSC_CMNCR_CPHAT (0x00000040uL) +#define SPIBSC_CMNCR_IO0FV (0x00000300uL) +#define SPIBSC_CMNCR_IO2FV (0x00003000uL) +#define SPIBSC_CMNCR_IO3FV (0x0000C000uL) +#define SPIBSC_CMNCR_MOIIO0 (0x00030000uL) +#define SPIBSC_CMNCR_MOIIO1 (0x000C0000uL) +#define SPIBSC_CMNCR_MOIIO2 (0x00300000uL) +#define SPIBSC_CMNCR_MOIIO3 (0x00C00000uL) +#define SPIBSC_CMNCR_SFDE (0x01000000uL) +#define SPIBSC_CMNCR_MD (0x80000000uL) + +#define SPIBSC_SSLDR_SCKDL (0x00000007uL) +#define SPIBSC_SSLDR_SLNDL (0x00000700uL) +#define SPIBSC_SSLDR_SPNDL (0x00070000uL) + +#define SPIBSC_SPBCR_BRDV (0x00000003uL) +#define SPIBSC_SPBCR_SPBR (0x0000FF00uL) + +#define SPIBSC_DRCR_SSLE (0x00000001uL) +#define SPIBSC_DRCR_RBE (0x00000100uL) +#define SPIBSC_DRCR_RCF (0x00000200uL) +#define SPIBSC_DRCR_RBURST (0x000F0000uL) +#define SPIBSC_DRCR_SSLN (0x01000000uL) + +#define SPIBSC_DRCMR_OCMD (0x000000FFuL) +#define SPIBSC_DRCMR_CMD (0x00FF0000uL) + +#define SPIBSC_DREAR_EAC (0x00000007uL) +#define SPIBSC_DREAR_EAV (0x00FF0000uL) + +#define SPIBSC_DROPR_OPD0 (0x000000FFuL) +#define SPIBSC_DROPR_OPD1 (0x0000FF00uL) +#define SPIBSC_DROPR_OPD2 (0x00FF0000uL) +#define SPIBSC_DROPR_OPD3 (0xFF000000uL) + +#define SPIBSC_DRENR_OPDE (0x000000F0uL) +#define SPIBSC_DRENR_ADE (0x00000F00uL) +#define SPIBSC_DRENR_OCDE (0x00001000uL) +#define SPIBSC_DRENR_CDE (0x00004000uL) +#define SPIBSC_DRENR_DME (0x00008000uL) +#define SPIBSC_DRENR_DRDB (0x00030000uL) +#define SPIBSC_DRENR_OPDB (0x00300000uL) +#define SPIBSC_DRENR_ADB (0x03000000uL) +#define SPIBSC_DRENR_OCDB (0x30000000uL) +#define SPIBSC_DRENR_CDB (0xC0000000uL) + +#define SPIBSC_SMCR_SPIE (0x00000001uL) +#define SPIBSC_SMCR_SPIWE (0x00000002uL) +#define SPIBSC_SMCR_SPIRE (0x00000004uL) +#define SPIBSC_SMCR_SSLKP (0x00000100uL) + +#define SPIBSC_SMCMR_OCMD (0x000000FFuL) +#define SPIBSC_SMCMR_CMD (0x00FF0000uL) + +#define SPIBSC_SMADR_ADR (0xFFFFFFFFuL) + +#define SPIBSC_SMOPR_OPD0 (0x000000FFuL) +#define SPIBSC_SMOPR_OPD1 (0x0000FF00uL) +#define SPIBSC_SMOPR_OPD2 (0x00FF0000uL) +#define SPIBSC_SMOPR_OPD3 (0xFF000000uL) + +#define SPIBSC_SMENR_SPIDE (0x0000000FuL) +#define SPIBSC_SMENR_OPDE (0x000000F0uL) +#define SPIBSC_SMENR_ADE (0x00000F00uL) +#define SPIBSC_SMENR_OCDE (0x00001000uL) +#define SPIBSC_SMENR_CDE (0x00004000uL) +#define SPIBSC_SMENR_DME (0x00008000uL) +#define SPIBSC_SMENR_SPIDB (0x00030000uL) +#define SPIBSC_SMENR_OPDB (0x00300000uL) +#define SPIBSC_SMENR_ADB (0x03000000uL) +#define SPIBSC_SMENR_OCDB (0x30000000uL) +#define SPIBSC_SMENR_CDB (0xC0000000uL) + +#define SPIBSC_SMRDR0_RDATA0 (0xFFFFFFFFuL) +#define SPIBSC_SMRDR1_RDATA1 (0xFFFFFFFFuL) +#define SPIBSC_SMWDR0_WDATA0 (0xFFFFFFFFuL) +#define SPIBSC_SMWDR1_WDATA1 (0xFFFFFFFFuL) + +#define SPIBSC_CMNSR_TEND (0x00000001uL) +#define SPIBSC_CMNSR_SSLF (0x00000002uL) + +#define SPIBSC_CKDLY_CKDLY (0x0000000fuL) +#define SPIBSC_CKDLY_GB (0x00ff0000uL) + +#define SPIBSC_DRDMCR_DMCYC (0x00000007uL) +#define SPIBSC_DRDMCR_DMDB (0x00030000uL) + +#define SPIBSC_DRDRENR_DRDRE (0x00000001uL) +#define SPIBSC_DRDRENR_OPDRE (0x00000010uL) +#define SPIBSC_DRDRENR_ADDRE (0x00000100uL) + +#define SPIBSC_SMDMCR_DMCYC (0x00000007uL) +#define SPIBSC_SMDMCR_DMDB (0x00030000uL) + +#define SPIBSC_SMDRENR_SPIDRE (0x00000001uL) +#define SPIBSC_SMDRENR_OPDRE (0x00000010uL) +#define SPIBSC_SMDRENR_ADDRE (0x00000100uL) + +#define SPIBSC_SPODLY_SPODLY (0x0000ffffuL) +#define SPIBSC_SPODLY_GB (0xff000000uL) + +/* Shift parameter */ +#define SPIBSC_CMNCR_BSZ_SHIFT (0u) +#define SPIBSC_CMNCR_CPOL_SHIFT (3u) +#define SPIBSC_CMNCR_SSLP_SHIFT (4u) +#define SPIBSC_CMNCR_CPHAR_SHIFT (5u) +#define SPIBSC_CMNCR_CPHAT_SHIFT (6u) +#define SPIBSC_CMNCR_IO0FV_SHIFT (8u) +#define SPIBSC_CMNCR_IO2FV_SHIFT (12u) +#define SPIBSC_CMNCR_IO3FV_SHIFT (14u) +#define SPIBSC_CMNCR_MOIIO0_SHIFT (16u) +#define SPIBSC_CMNCR_MOIIO1_SHIFT (18u) +#define SPIBSC_CMNCR_MOIIO2_SHIFT (20u) +#define SPIBSC_CMNCR_MOIIO3_SHIFT (22u) +#define SPIBSC_CMNCR_SFDE_SHIFT (24u) +#define SPIBSC_CMNCR_MD_SHIFT (31u) + +#define SPIBSC_SSLDR_SCKDL_SHIFT (0u) +#define SPIBSC_SSLDR_SLNDL_SHIFT (8u) +#define SPIBSC_SSLDR_SPNDL_SHIFT (16u) + +#define SPIBSC_SPBCR_BRDV_SHIFT (0u) +#define SPIBSC_SPBCR_SPBR_SHIFT (8u) + +#define SPIBSC_DRCR_SSLE_SHIFT (0u) +#define SPIBSC_DRCR_RBE_SHIFT (8u) +#define SPIBSC_DRCR_RCF_SHIFT (9u) +#define SPIBSC_DRCR_RBURST_SHIFT (16u) +#define SPIBSC_DRCR_SSLN_SHIFT (24u) + +#define SPIBSC_DRCMR_OCMD_SHIFT (0u) +#define SPIBSC_DRCMR_CMD_SHIFT (16u) + +#define SPIBSC_DREAR_EAC_SHIFT (0u) +#define SPIBSC_DREAR_EAV_SHIFT (16u) + +#define SPIBSC_DROPR_OPD0_SHIFT (0u) +#define SPIBSC_DROPR_OPD1_SHIFT (8u) +#define SPIBSC_DROPR_OPD2_SHIFT (16u) +#define SPIBSC_DROPR_OPD3_SHIFT (24u) + +#define SPIBSC_DRENR_OPDE_SHIFT (4u) +#define SPIBSC_DRENR_ADE_SHIFT (8u) +#define SPIBSC_DRENR_OCDE_SHIFT (12u) +#define SPIBSC_DRENR_CDE_SHIFT (14u) +#define SPIBSC_DRENR_DME_SHIFT (15u) +#define SPIBSC_DRENR_DRDB_SHIFT (16u) +#define SPIBSC_DRENR_OPDB_SHIFT (20u) +#define SPIBSC_DRENR_ADB_SHIFT (24u) +#define SPIBSC_DRENR_OCDB_SHIFT (28u) +#define SPIBSC_DRENR_CDB_SHIFT (30u) + +#define SPIBSC_SMCR_SPIE_SHIFT (0u) +#define SPIBSC_SMCR_SPIWE_SHIFT (1u) +#define SPIBSC_SMCR_SPIRE_SHIFT (2u) +#define SPIBSC_SMCR_SSLKP_SHIFT (8u) + +#define SPIBSC_SMCMR_OCMD_SHIFT (0u) +#define SPIBSC_SMCMR_CMD_SHIFT (16u) + +#define SPIBSC_SMADR_ADR_SHIFT (0u) + +#define SPIBSC_SMOPR_OPD0_SHIFT (0u) +#define SPIBSC_SMOPR_OPD1_SHIFT (8u) +#define SPIBSC_SMOPR_OPD2_SHIFT (16u) +#define SPIBSC_SMOPR_OPD3_SHIFT (24u) + +#define SPIBSC_SMENR_SPIDE_SHIFT (0u) +#define SPIBSC_SMENR_OPDE_SHIFT (4u) +#define SPIBSC_SMENR_ADE_SHIFT (8u) +#define SPIBSC_SMENR_OCDE_SHIFT (12u) +#define SPIBSC_SMENR_CDE_SHIFT (14u) +#define SPIBSC_SMENR_DME_SHIFT (15u) +#define SPIBSC_SMENR_SPIDB_SHIFT (16u) +#define SPIBSC_SMENR_OPDB_SHIFT (20u) +#define SPIBSC_SMENR_ADB_SHIFT (24u) +#define SPIBSC_SMENR_OCDB_SHIFT (28u) +#define SPIBSC_SMENR_CDB_SHIFT (30u) + +#define SPIBSC_SMRDR0_RDATA0_SHIFT (0u) +#define SPIBSC_SMRDR1_RDATA1_SHIFT (0u) +#define SPIBSC_SMWDR0_WDATA0_SHIFT (0u) +#define SPIBSC_SMWDR1_WDATA1_SHIFT (0u) + +#define SPIBSC_CMNSR_TEND_SHIFT (0u) +#define SPIBSC_CMNSR_SSLF_SHIFT (1u) + +#define SPIBSC_CKDLY_CKDLY_SHIFT (0u) +#define SPIBSC_CKDLY_GB_SHIFT (8u) + +#define SPIBSC_DRDMCR_DMCYC_SHIFT (0u) +#define SPIBSC_DRDMCR_DMDB_SHIFT (16u) + +#define SPIBSC_DRDRENR_DRDRE_SHIFT (0u) +#define SPIBSC_DRDRENR_OPDRE_SHIFT (4u) +#define SPIBSC_DRDRENR_ADDRE_SHIFT (8u) + +#define SPIBSC_SMDMCR_DMCYC_SHIFT (0u) +#define SPIBSC_SMDMCR_DMDB_SHIFT (16u) + +#define SPIBSC_SMDRENR_SPIDRE_SHIFT (0u) +#define SPIBSC_SMDRENR_OPDRE_SHIFT (4u) +#define SPIBSC_SMDRENR_ADDRE_SHIFT (8u) + + +#define SPIBSC_SPODLY_SPODLY_SHIFT (0u) +#define SPIBSC_SPODLY_GB_SHIFT (24u) + + +#endif /* __SPIBSC_IOBITMASK_H__ */ + +/* End of File */ diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/mmu_RZ_A1LU.c b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/mmu_RZ_A1LU.c index ffa933715a2..6c3cd9f2b9a 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/mmu_RZ_A1LU.c +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/mmu_RZ_A1LU.c @@ -204,7 +204,7 @@ void MMU_CreateTranslationTable(void) section_normal(Sect_Normal, region); section_normal_cod(Sect_Normal_Cod, region); section_normal_ro(Sect_Normal_RO, region); - section_normal_rw(Sect_Normal_RW, region); + section_normal(Sect_Normal_RW, region); //Create descriptors for peripherals section_device_ro(Sect_Device_RO, region); section_device_rw(Sect_Device_RW, region); diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/system_RZ_A1LU.c b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/system_RZ_A1LU.c index 71a28a15011..207fdb7db68 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/system_RZ_A1LU.c +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/system_RZ_A1LU.c @@ -155,3 +155,9 @@ void SystemInit (void) // IRQ Initialize IRQ_Initialize(); } + +void mbed_sdk_init(void) { + L1C_CleanDCacheAll(); + L1C_InvalidateICacheAll(); +} + diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/mbed_drv_cfg.h b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/mbed_drv_cfg.h index 23585cffdf7..e20cb883839 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/mbed_drv_cfg.h +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/mbed_drv_cfg.h @@ -34,4 +34,10 @@ #define RENESAS_RZ_A1_P0_CLK CM1_RENESAS_RZ_A1_P0_CLK +/* flash (W25Q64JV) */ +#define FLASH_BASE (0x18000000UL) /**< Flash Base Address */ +#define FLASH_SIZE (0x00800000UL) /**< Available Flash Memory */ +#define FLASH_PAGE_SIZE 256 /**< Flash Memory page size (interleaving off) */ +#define FLASH_SECTOR_SIZE 4096 /**< Flash Memory sector size (interleaving off) */ + #endif diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/MBRZA1H.sct b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/MBRZA1H.sct index 88de0ab2cea..cb8b9da30fb 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/MBRZA1H.sct +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/MBRZA1H.sct @@ -32,7 +32,10 @@ SFLASH __ROM_BASE __ROM_SIZE ; load region size_region RO_DATA +0 { * (+RO-DATA) } ; Application RO data (.constdata) - RW_DATA 0x20020000 + RAM_CODE 0x20020000 + { * (RAM_CODE) } ; Application RAM_CODE + + RW_DATA +0 ALIGN 0x4 { * (+RW) } ; Application RW data (.data) RW_IRAM1 +0 ALIGN 0x10 diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_GCC_ARM/RZA1H.ld b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_GCC_ARM/RZA1H.ld index c30567eaedd..f5f918cab34 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_GCC_ARM/RZA1H.ld +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_GCC_ARM/RZA1H.ld @@ -105,6 +105,9 @@ SECTIONS LONG (__etext2) LONG (__nc_data_start) LONG (__nc_data_end - __nc_data_start) + LONG (LOADADDR(.ram_code)) + LONG (ADDR(.ram_code)) + LONG (SIZEOF(.ram_code)) __copy_table_end__ = .; } > SFLASH @@ -119,8 +122,22 @@ SECTIONS __zero_table_end__ = .; } > SFLASH - __etext = .; - + .ram_code : ALIGN( 0x4 ) { + __ram_code_load = .; + __ram_code_start = LOADADDR(.ram_code) + ( __ram_code_load - ADDR(.ram_code) ); + + *(RAM_CODE) + + *(RAM_CONST) + + . = ALIGN( 0x4 ); + __ram_code_end = LOADADDR(.ram_code) + ( . - ADDR(.ram_code) ); + } > RAM AT > SFLASH + + Load$$SEC_RAM_CODE$$Base = LOADADDR(.ram_code); + Image$$SEC_RAM_CODE$$Base = ADDR(.ram_code); + Load$$SEC_RAM_CODE$$Length = SIZEOF(.ram_code); + .ttb : { Image$$TTB$$ZI$$Base = .; @@ -128,6 +145,8 @@ SECTIONS Image$$TTB$$ZI$$Limit = .; } > L_TTB + __etext = Load$$SEC_RAM_CODE$$Base + SIZEOF(.ram_code); + .data : AT (__etext) { Image$$RW_DATA$$Base = .; diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/inc/iobitmasks/spibsc_iobitmask.h b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/inc/iobitmasks/spibsc_iobitmask.h new file mode 100644 index 00000000000..36179b813a7 --- /dev/null +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/inc/iobitmasks/spibsc_iobitmask.h @@ -0,0 +1,292 @@ +/******************************************************************************* +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only +* intended for use with Renesas products. No other uses are authorized. This +* software is owned by Renesas Electronics Corporation and is protected under +* all applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING +* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT +* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE +* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. +* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS +* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE +* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR +* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE +* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software +* and to discontinue the availability of this software. By using this software, +* you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2013 Renesas Electronics Corporation. All rights reserved. +*******************************************************************************/ +/******************************************************************************* +* File Name : spibsc_iobitmask.h +* $Rev: $ +* $Date:: $ +* Description : SPI multi I/O bus controller register define header +*******************************************************************************/ +#ifndef SPIBSC_IOBITMASK_H +#define SPIBSC_IOBITMASK_H + + +/* ==== Mask values for IO registers ==== */ +#define SPIBSC_CMNCR_BSZ (0x00000003uL) + +#define SPIBSC_CMNCR_CPOL (0x00000008uL) +#define SPIBSC_CMNCR_SSLP (0x00000010uL) +#define SPIBSC_CMNCR_CPHAR (0x00000020uL) +#define SPIBSC_CMNCR_CPHAT (0x00000040uL) + +#define SPIBSC_CMNCR_IO0FV (0x00000300uL) + +#define SPIBSC_CMNCR_IO2FV (0x00003000uL) +#define SPIBSC_CMNCR_IO3FV (0x0000C000uL) +#define SPIBSC_CMNCR_MOIIO0 (0x00030000uL) +#define SPIBSC_CMNCR_MOIIO1 (0x000C0000uL) +#define SPIBSC_CMNCR_MOIIO2 (0x00300000uL) +#define SPIBSC_CMNCR_MOIIO3 (0x00C00000uL) +#define SPIBSC_CMNCR_SFDE (0x01000000uL) + +#define SPIBSC_CMNCR_MD (0x80000000uL) + +#define SPIBSC_SSLDR_SCKDL (0x00000007uL) + +#define SPIBSC_SSLDR_SLNDL (0x00000700uL) + +#define SPIBSC_SSLDR_SPNDL (0x00070000uL) + +#define SPIBSC_SPBCR_BRDV (0x00000003uL) + +#define SPIBSC_SPBCR_SPBR (0x0000FF00uL) + +#define SPIBSC_DRCR_SSLE (0x00000001uL) + +#define SPIBSC_DRCR_RBE (0x00000100uL) +#define SPIBSC_DRCR_RCF (0x00000200uL) + +#define SPIBSC_DRCR_RBURST (0x000F0000uL) + +#define SPIBSC_DRCR_SSLN (0x01000000uL) + +#define SPIBSC_DRCMR_OCMD (0x000000FFuL) + +#define SPIBSC_DRCMR_CMD (0x00FF0000uL) + +#define SPIBSC_DREAR_EAC (0x00000007uL) + +#define SPIBSC_DREAR_EAV (0x00FF0000uL) + +#define SPIBSC_DROPR_OPD0 (0x000000FFuL) +#define SPIBSC_DROPR_OPD1 (0x0000FF00uL) +#define SPIBSC_DROPR_OPD2 (0x00FF0000uL) +#define SPIBSC_DROPR_OPD3 (0xFF000000uL) + +#define SPIBSC_DRENR_OPDE (0x000000F0uL) +#define SPIBSC_DRENR_ADE (0x00000F00uL) +#define SPIBSC_DRENR_OCDE (0x00001000uL) + +#define SPIBSC_DRENR_CDE (0x00004000uL) +#define SPIBSC_DRENR_DME (0x00008000uL) +#define SPIBSC_DRENR_DRDB (0x00030000uL) + +#define SPIBSC_DRENR_OPDB (0x00300000uL) + +#define SPIBSC_DRENR_ADB (0x03000000uL) + +#define SPIBSC_DRENR_OCDB (0x30000000uL) +#define SPIBSC_DRENR_CDB (0xC0000000uL) + +#define SPIBSC_SMCR_SPIE (0x00000001uL) +#define SPIBSC_SMCR_SPIWE (0x00000002uL) +#define SPIBSC_SMCR_SPIRE (0x00000004uL) + +#define SPIBSC_SMCR_SSLKP (0x00000100uL) + +#define SPIBSC_SMCMR_OCMD (0x000000FFuL) + +#define SPIBSC_SMCMR_CMD (0x00FF0000uL) + +#define SPIBSC_SMADR_ADR (0xFFFFFFFFuL) + +#define SPIBSC_SMOPR_OPD0 (0x000000FFuL) +#define SPIBSC_SMOPR_OPD1 (0x0000FF00uL) +#define SPIBSC_SMOPR_OPD2 (0x00FF0000uL) +#define SPIBSC_SMOPR_OPD3 (0xFF000000uL) + +#define SPIBSC_SMENR_SPIDE (0x0000000FuL) +#define SPIBSC_SMENR_OPDE (0x000000F0uL) +#define SPIBSC_SMENR_ADE (0x00000F00uL) +#define SPIBSC_SMENR_OCDE (0x00001000uL) + +#define SPIBSC_SMENR_CDE (0x00004000uL) +#define SPIBSC_SMENR_DME (0x00008000uL) +#define SPIBSC_SMENR_SPIDB (0x00030000uL) + +#define SPIBSC_SMENR_OPDB (0x00300000uL) + +#define SPIBSC_SMENR_ADB (0x03000000uL) + +#define SPIBSC_SMENR_OCDB (0x30000000uL) +#define SPIBSC_SMENR_CDB (0xC0000000uL) + +#define SPIBSC_SMRDR0_RDATA0 (0xFFFFFFFFuL) +#define SPIBSC_SMRDR1_RDATA1 (0xFFFFFFFFuL) +#define SPIBSC_SMWDR0_WDATA0 (0xFFFFFFFFuL) +#define SPIBSC_SMWDR1_WDATA1 (0xFFFFFFFFuL) + +#define SPIBSC_CMNSR_TEND (0x00000001uL) +#define SPIBSC_CMNSR_SSLF (0x00000002uL) + +#define SPIBSC_DRDMCR_DMCYC (0x00000007uL) + +#define SPIBSC_DRDMCR_DMDB (0x00030000uL) + +#define SPIBSC_DRDRENR_DRDRE (0x00000001uL) + +#define SPIBSC_DRDRENR_OPDRE (0x00000010uL) + +#define SPIBSC_DRDRENR_ADDRE (0x00000100uL) + +#define SPIBSC_SMDMCR_DMCYC (0x00000007uL) + +#define SPIBSC_SMDMCR_DMDB (0x00030000uL) + +#define SPIBSC_SMDRENR_SPIDRE (0x00000001uL) + +#define SPIBSC_SMDRENR_OPDRE (0x00000010uL) + +#define SPIBSC_SMDRENR_ADDRE (0x00000100uL) + +/* Shift parameter */ +#define SPIBSC_CMNCR_BSZ_SHIFT (0u) + +#define SPIBSC_CMNCR_CPOL_SHIFT (3u) +#define SPIBSC_CMNCR_SSLP_SHIFT (4u) +#define SPIBSC_CMNCR_CPHAR_SHIFT (5u) +#define SPIBSC_CMNCR_CPHAT_SHIFT (6u) + +#define SPIBSC_CMNCR_IO0FV_SHIFT (8u) + +#define SPIBSC_CMNCR_IO2FV_SHIFT (12u) +#define SPIBSC_CMNCR_IO3FV_SHIFT (14u) +#define SPIBSC_CMNCR_MOIIO0_SHIFT (16u) +#define SPIBSC_CMNCR_MOIIO1_SHIFT (18u) +#define SPIBSC_CMNCR_MOIIO2_SHIFT (20u) +#define SPIBSC_CMNCR_MOIIO3_SHIFT (22u) +#define SPIBSC_CMNCR_SFDE_SHIFT (24u) + +#define SPIBSC_CMNCR_MD_SHIFT (31u) + +#define SPIBSC_SSLDR_SCKDL_SHIFT (0u) + +#define SPIBSC_SSLDR_SLNDL_SHIFT (8u) + +#define SPIBSC_SSLDR_SPNDL_SHIFT (16u) + +#define SPIBSC_SPBCR_BRDV_SHIFT (0u) + +#define SPIBSC_SPBCR_SPBR_SHIFT (8u) + +#define SPIBSC_DRCR_SSLE_SHIFT (0u) + +#define SPIBSC_DRCR_RBE_SHIFT (8u) +#define SPIBSC_DRCR_RCF_SHIFT (9u) + +#define SPIBSC_DRCR_RBURST_SHIFT (16u) + +#define SPIBSC_DRCR_SSLN_SHIFT (24u) + +#define SPIBSC_DRCMR_OCMD_SHIFT (0u) + +#define SPIBSC_DRCMR_CMD_SHIFT (16u) + +#define SPIBSC_DREAR_EAC_SHIFT (0u) + +#define SPIBSC_DREAR_EAV_SHIFT (16u) + +#define SPIBSC_DROPR_OPD0_SHIFT (0u) +#define SPIBSC_DROPR_OPD1_SHIFT (8u) +#define SPIBSC_DROPR_OPD2_SHIFT (16u) +#define SPIBSC_DROPR_OPD3_SHIFT (24u) + +#define SPIBSC_DRENR_OPDE_SHIFT (4u) +#define SPIBSC_DRENR_ADE_SHIFT (8u) +#define SPIBSC_DRENR_OCDE_SHIFT (12u) + +#define SPIBSC_DRENR_CDE_SHIFT (14u) +#define SPIBSC_DRENR_DME_SHIFT (15u) +#define SPIBSC_DRENR_DRDB_SHIFT (16u) + +#define SPIBSC_DRENR_OPDB_SHIFT (20u) + +#define SPIBSC_DRENR_ADB_SHIFT (24u) + +#define SPIBSC_DRENR_OCDB_SHIFT (28u) +#define SPIBSC_DRENR_CDB_SHIFT (30u) + +#define SPIBSC_SMCR_SPIE_SHIFT (0u) +#define SPIBSC_SMCR_SPIWE_SHIFT (1u) +#define SPIBSC_SMCR_SPIRE_SHIFT (2u) + +#define SPIBSC_SMCR_SSLKP_SHIFT (8u) + +#define SPIBSC_SMCMR_OCMD_SHIFT (0u) + +#define SPIBSC_SMCMR_CMD_SHIFT (16u) + +#define SPIBSC_SMADR_ADR_SHIFT (0u) + +#define SPIBSC_SMOPR_OPD0_SHIFT (0u) +#define SPIBSC_SMOPR_OPD1_SHIFT (8u) +#define SPIBSC_SMOPR_OPD2_SHIFT (16u) +#define SPIBSC_SMOPR_OPD3_SHIFT (24u) + +#define SPIBSC_SMENR_SPIDE_SHIFT (0u) +#define SPIBSC_SMENR_OPDE_SHIFT (4u) +#define SPIBSC_SMENR_ADE_SHIFT (8u) +#define SPIBSC_SMENR_OCDE_SHIFT (12u) + +#define SPIBSC_SMENR_CDE_SHIFT (14u) +#define SPIBSC_SMENR_DME_SHIFT (15u) +#define SPIBSC_SMENR_SPIDB_SHIFT (16u) + +#define SPIBSC_SMENR_OPDB_SHIFT (20u) + +#define SPIBSC_SMENR_ADB_SHIFT (24u) + +#define SPIBSC_SMENR_OCDB_SHIFT (28u) +#define SPIBSC_SMENR_CDB_SHIFT (30u) + +#define SPIBSC_SMRDR0_RDATA0_SHIFT (0u) +#define SPIBSC_SMRDR1_RDATA1_SHIFT (0u) +#define SPIBSC_SMWDR0_WDATA0_SHIFT (0u) +#define SPIBSC_SMWDR1_WDATA1_SHIFT (0u) + +#define SPIBSC_CMNSR_TEND_SHIFT (0u) +#define SPIBSC_CMNSR_SSLF_SHIFT (1u) + +#define SPIBSC_DRDMCR_DMCYC_SHIFT (0u) + +#define SPIBSC_DRDMCR_DMDB_SHIFT (16u) + +#define SPIBSC_DRDRENR_DRDRE_SHIFT (0u) + +#define SPIBSC_DRDRENR_OPDRE_SHIFT (4u) + +#define SPIBSC_DRDRENR_ADDRE_SHIFT (8u) + +#define SPIBSC_SMDMCR_DMCYC_SHIFT (0u) + +#define SPIBSC_SMDMCR_DMDB_SHIFT (16u) + +#define SPIBSC_SMDRENR_SPIDRE_SHIFT (0u) + +#define SPIBSC_SMDRENR_OPDRE_SHIFT (4u) + +#define SPIBSC_SMDRENR_ADDRE_SHIFT (8u) + +#endif /* SPIBSC_IOBITMASK_H */ + +/* End of File */ diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/mmu_RZ_A1H.c b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/mmu_RZ_A1H.c index 75d9da0c623..b1a5825fe05 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/mmu_RZ_A1H.c +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/mmu_RZ_A1H.c @@ -204,7 +204,7 @@ void MMU_CreateTranslationTable(void) section_normal(Sect_Normal, region); section_normal_cod(Sect_Normal_Cod, region); section_normal_ro(Sect_Normal_RO, region); - section_normal_rw(Sect_Normal_RW, region); + section_normal(Sect_Normal_RW, region); //Create descriptors for peripherals section_device_ro(Sect_Device_RO, region); section_device_rw(Sect_Device_RW, region); diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/system_RZ_A1H.c b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/system_RZ_A1H.c index 5d064f64e30..50b06b798b7 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/system_RZ_A1H.c +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/system_RZ_A1H.c @@ -155,3 +155,8 @@ void SystemInit (void) // IRQ Initialize IRQ_Initialize(); } + +void mbed_sdk_init(void) { + L1C_CleanDCacheAll(); + L1C_InvalidateICacheAll(); +} diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/mbed_drv_cfg.h b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/mbed_drv_cfg.h index cb9f0ede02e..1033832fbdc 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/mbed_drv_cfg.h +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/mbed_drv_cfg.h @@ -34,4 +34,10 @@ #define RENESAS_RZ_A1_P0_CLK CM0_RENESAS_RZ_A1_P0_CLK +/* flash (MX25L6433FM2I) */ +#define FLASH_BASE (0x18000000UL) /**< Flash Base Address */ +#define FLASH_SIZE (0x00800000UL) /**< Available Flash Memory */ +#define FLASH_PAGE_SIZE 256 /**< Flash Memory page size (interleaving off) */ +#define FLASH_SECTOR_SIZE 4096 /**< Flash Memory sector size (interleaving off) */ + #endif diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/flash_api.c b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/flash_api.c new file mode 100644 index 00000000000..6e902ae99a7 --- /dev/null +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/flash_api.c @@ -0,0 +1,726 @@ +/* mbed Microcontroller Library + * Copyright (c) 2018 ARM Limited + * + * Licensed under the Apache License, Version 2.0 (the "License"); + * you may not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#include "flash_api.h" +#include "mbed_critical.h" + +#if DEVICE_FLASH +#include "iodefine.h" +#include "spibsc_iobitmask.h" +#include "spibsc.h" +#include "mbed_drv_cfg.h" + +/* ---- serial flash command ---- */ +#define SFLASHCMD_SECTOR_ERASE (0x20u) /* SE 3-byte address(1bit) */ +#define SFLASHCMD_PAGE_PROGRAM (0x02u) /* PP 3-byte address(1bit), data(1bit) */ +#define SFLASHCMD_READ_STATUS_REG (0x05u) /* RDSR data(1bit) */ +#define SFLASHCMD_WRITE_ENABLE (0x06u) /* WREN */ +/* ---- serial flash register definitions ---- */ +#define STREG_BUSY_BIT (0x01u) /* SR.[0]BUSY Erase/Write In Progress (RO) */ + +/* Definition of the base address for the MMU translation table */ +#if defined(__CC_ARM) || defined(__GNUC__) +extern uint32_t Image$$TTB$$ZI$$Base; +#define TTB ((uint32_t)&Image$$TTB$$ZI$$Base) /* using linker symbol */ +#elif defined(__ICCARM__) +#pragma section="TTB" +#define TTB ((uint32_t)__section_begin("TTB")) +#endif + +typedef struct { + uint32_t cdb; /* bit-width : command */ + uint32_t ocdb; /* bit-width : optional command */ + uint32_t adb; /* bit-width : address */ + uint32_t opdb; /* bit-width : option data */ + uint32_t spidb; /* bit-width : data */ + + uint32_t cde; /* Enable : command */ + uint32_t ocde; /* Enable : optional command */ + uint32_t ade; /* Enable : address */ + uint32_t opde; /* Enable : option data */ + uint32_t spide; /* Enable : data */ + + uint32_t sslkp; /* SPBSSL level */ + uint32_t spire; /* Enable data read */ + uint32_t spiwe; /* Enable data write */ + + uint32_t dme; /* Enable : dummy cycle */ + + uint32_t addre; /* DDR enable : address */ + uint32_t opdre; /* DDR enable : option data */ + uint32_t spidre; /* DDR enable : data */ + + uint8_t dmdb; /* bit-width : dummy cycle */ + uint8_t dmcyc; /* number of dummy cycles */ + + uint8_t cmd; /* command */ + uint8_t ocmd; /* optional command */ + uint32_t addr; /* address */ + uint8_t opd[4]; /* option data 3/2/1/0 */ + uint32_t smrdr[2]; /* read data */ + uint32_t smwdr[2]; /* write data */ +} st_spibsc_spimd_reg_t; + +/* SPI Multi-I/O bus address space address definitions */ +#define SPIBSC_ADDR_START (0x18000000uL) +#define SPIBSC_ADDR_END (0x1BFFFFFFuL) + +typedef struct { + uint32_t b0 : 1 ; /* bit 0 : - (0) */ + uint32_t b1 : 1 ; /* bit 1 : - (1) */ + uint32_t B : 1 ; /* bit 2 : B Memory region attribute bit */ + uint32_t C : 1 ; /* bit 3 : C Memory region attribute bit */ + uint32_t XN : 1 ; /* bit 4 : XN Execute-never bit */ + uint32_t Domain : 4 ; /* bit 8-5 : Domain Domain field */ + uint32_t b9 : 1 ; /* bit 9 : IMP IMPLEMENTATION DEFINED */ + uint32_t AP1_0 : 2 ; /* bit 11-10 : AP[1:0] Access permissions bits:bit1-0 */ + uint32_t TEX : 3 ; /* bit 14-12 : TEX[2:0] Memory region attribute bits */ + uint32_t AP2 : 1 ; /* bit 15 : AP[2] Access permissions bits:bit2 */ + uint32_t S : 1 ; /* bit 16 : S Shareable bit */ + uint32_t nG : 1 ; /* bit 17 : nG Not global bit */ + uint32_t b18 : 1 ; /* bit 18 : - (0) */ + uint32_t NS : 1 ; /* bit 19 : NS Non-secure bit */ + uint32_t base_addr : 12; /* bit 31-20 : PA[31:20] PA(physical address) bits:bit31-20 */ +} mmu_ttbl_desc_section_t; + +static mmu_ttbl_desc_section_t desc_tbl[(SPIBSC_ADDR_END >> 20) - (SPIBSC_ADDR_START >> 20) + 1]; +static volatile struct st_spibsc* SPIBSC = &SPIBSC0; +static st_spibsc_spimd_reg_t spimd_reg; + +#if defined(__ICCARM__) +#define RAM_CODE_SEC __ramfunc +#else +#define RAM_CODE_SEC __attribute__((section("RAM_CODE"))) +#endif + +/* Global function for optimization */ +RAM_CODE_SEC int32_t _sector_erase(uint32_t addr); +RAM_CODE_SEC int32_t _page_program(uint32_t addr, const uint8_t * buf, int32_t size); + +static RAM_CODE_SEC int32_t write_enable(void); +static RAM_CODE_SEC int32_t busy_wait(void); +static RAM_CODE_SEC int32_t read_register(uint8_t cmd, uint8_t * status); +static RAM_CODE_SEC int32_t data_send(uint32_t bit_width, uint32_t spbssl_level, const uint8_t * buf, int32_t size); +static RAM_CODE_SEC void spi_mode(void); +static RAM_CODE_SEC void ex_mode(void); +static RAM_CODE_SEC void clear_spimd_reg(st_spibsc_spimd_reg_t * regset); +static RAM_CODE_SEC int32_t spibsc_transfer(st_spibsc_spimd_reg_t * regset); +static RAM_CODE_SEC uint32_t RegRead_32(volatile uint32_t * ioreg, uint32_t shift, uint32_t mask); +static RAM_CODE_SEC void RegWwrite_32(volatile uint32_t * ioreg, uint32_t write_value, uint32_t shift, uint32_t mask); +static RAM_CODE_SEC void change_mmu_ttbl_spibsc(uint32_t type); +static RAM_CODE_SEC void spibsc_stop(void); +static RAM_CODE_SEC void cache_control(void); + +int32_t flash_init(flash_t *obj) +{ + return 0; +} + +int32_t flash_free(flash_t *obj) +{ + return 0; +} + +int32_t flash_erase_sector(flash_t *obj, uint32_t address) +{ + int32_t ret; + + core_util_critical_section_enter(); + ret = _sector_erase(address - FLASH_BASE); + core_util_critical_section_exit(); + + return ret; +} + +int32_t flash_program_page(flash_t *obj, uint32_t address, const uint8_t *data, uint32_t size) +{ + int32_t ret; + + core_util_critical_section_enter(); + ret = _page_program(address - FLASH_BASE, data, size); + core_util_critical_section_exit(); + + return ret; +} + +uint32_t flash_get_sector_size(const flash_t *obj, uint32_t address) +{ + if ((address >= (FLASH_BASE + FLASH_SIZE)) || (address < FLASH_BASE)) { + return MBED_FLASH_INVALID_SIZE; + } + + return FLASH_SECTOR_SIZE; +} + +uint32_t flash_get_page_size(const flash_t *obj) +{ + return FLASH_PAGE_SIZE; +} + +uint32_t flash_get_start_address(const flash_t *obj) +{ + return FLASH_BASE; +} + +uint32_t flash_get_size(const flash_t *obj) +{ + return FLASH_SIZE; +} + +int32_t _sector_erase(uint32_t addr) +{ + int32_t ret; + + spi_mode(); + + /* ---- Write enable ---- */ + ret = write_enable(); /* WREN Command */ + if (ret != 0) { + ex_mode(); + return ret; + } + + /* ---- spimd_reg init ---- */ + clear_spimd_reg(&spimd_reg); + + /* ---- command ---- */ + spimd_reg.cde = SPIBSC_OUTPUT_ENABLE; + spimd_reg.cdb = SPIBSC_1BIT; + spimd_reg.cmd = SFLASHCMD_SECTOR_ERASE; + + /* ---- address ---- */ + spimd_reg.ade = SPIBSC_OUTPUT_ADDR_24; + spimd_reg.addre = SPIBSC_SDR_TRANS; /* SDR */ + spimd_reg.adb = SPIBSC_1BIT; + spimd_reg.addr = addr; + + ret = spibsc_transfer(&spimd_reg); + if (ret != 0) { + ex_mode(); + return ret; + } + + ret = busy_wait(); + + ex_mode(); + return ret; +} + +int32_t _page_program(uint32_t addr, const uint8_t * buf, int32_t size) +{ + int32_t ret; + + spi_mode(); + + /* ---- Write enable ---- */ + ret = write_enable(); /* WREN Command */ + if (ret != 0) { + ex_mode(); + return ret; + } + + /* ----------- 1. Command, Address ---------------*/ + /* ---- spimd_reg init ---- */ + clear_spimd_reg(&spimd_reg); + + /* ---- command ---- */ + spimd_reg.cde = SPIBSC_OUTPUT_ENABLE; + spimd_reg.cdb = SPIBSC_1BIT; + spimd_reg.cmd = SFLASHCMD_PAGE_PROGRAM; + + /* ---- address ---- */ + spimd_reg.ade = SPIBSC_OUTPUT_ADDR_24; + spimd_reg.addre = SPIBSC_SDR_TRANS; /* SDR */ + spimd_reg.adb = SPIBSC_1BIT; + spimd_reg.addr = addr; + + /* ---- Others ---- */ + spimd_reg.sslkp = SPIBSC_SPISSL_KEEP; /* SPBSSL level */ + + ret = spibsc_transfer(&spimd_reg); /* Command,Address */ + if (ret != 0) { + ex_mode(); + return ret; + } + + /* ----------- 2. Data ---------------*/ + ret = data_send(SPIBSC_1BIT, SPIBSC_SPISSL_NEGATE, buf, size); + if (ret != 0) { + ex_mode(); + return ret; + } + + ret = busy_wait(); + + ex_mode(); + return ret; +} + +static int32_t write_enable(void) +{ + int32_t ret; + + /* ---- spimd_reg init ---- */ + clear_spimd_reg(&spimd_reg); + + /* ---- command ---- */ + spimd_reg.cde = SPIBSC_OUTPUT_ENABLE; + spimd_reg.cdb = SPIBSC_1BIT; + spimd_reg.cmd = SFLASHCMD_WRITE_ENABLE; + + ret = spibsc_transfer(&spimd_reg); + + return ret; +} + +static int32_t busy_wait(void) +{ + int32_t ret; + uint8_t st_reg; + + while (1) { + ret = read_register(SFLASHCMD_READ_STATUS_REG, &st_reg); + if (ret != 0) { + break; + } + if ((st_reg & STREG_BUSY_BIT) == 0) { + break; + } + } + + return ret; +} + +static int32_t read_register(uint8_t cmd, uint8_t * status) +{ + int32_t ret; + + /* ---- spimd_reg init ---- */ + clear_spimd_reg(&spimd_reg); + + /* ---- command ---- */ + spimd_reg.cde = SPIBSC_OUTPUT_ENABLE; + spimd_reg.cdb = SPIBSC_1BIT; + spimd_reg.cmd = cmd; + + /* ---- Others ---- */ + spimd_reg.sslkp = SPIBSC_SPISSL_NEGATE; /* SPBSSL level */ + spimd_reg.spire = SPIBSC_SPIDATA_ENABLE; /* read enable/disable */ + spimd_reg.spiwe = SPIBSC_SPIDATA_ENABLE; /* write enable/disable */ + + /* ---- data ---- */ + spimd_reg.spide = SPIBSC_OUTPUT_SPID_8; /* Enable(8bit) */ + spimd_reg.spidre = SPIBSC_SDR_TRANS; /* SDR */ + spimd_reg.spidb = SPIBSC_1BIT; + spimd_reg.smwdr[0] = 0x00; /* Output 0 in read status */ + spimd_reg.smwdr[1] = 0x00; /* Output 0 in read status */ + + ret = spibsc_transfer(&spimd_reg); + if (ret == 0) { + *status = (uint8_t)(spimd_reg.smrdr[0]); /* Data[7:0] */ + } + + return ret; +} + +static int32_t data_send(uint32_t bit_width, uint32_t spbssl_level, const uint8_t * buf, int32_t size) +{ + int32_t ret = 0; + int32_t unit; + uint8_t *buf_b; + uint16_t *buf_s; + uint32_t *buf_l; + + /* ---- spimd_reg init ---- */ + clear_spimd_reg(&spimd_reg); + + /* ---- Others ---- */ + spimd_reg.sslkp = SPIBSC_SPISSL_KEEP; /* SPBSSL level */ + spimd_reg.spiwe = SPIBSC_SPIDATA_ENABLE; /* write enable/disable */ + + /* ---- data ---- */ + spimd_reg.spidb = bit_width; + spimd_reg.spidre= SPIBSC_SDR_TRANS; /* SDR */ + + if (((uint32_t)size & 0x3) == 0) { + spimd_reg.spide = SPIBSC_OUTPUT_SPID_32; /* Enable(32bit) */ + unit = 4; + } else if (((uint32_t)size & 0x1) == 0) { + spimd_reg.spide = SPIBSC_OUTPUT_SPID_16; /* Enable(16bit) */ + unit = 2; + } else { + spimd_reg.spide = SPIBSC_OUTPUT_SPID_8; /* Enable(8bit) */ + unit = 1; + } + + while (size > 0) { + if (unit == 1) { + buf_b = (uint8_t *)buf; + spimd_reg.smwdr[0] = (uint32_t)(((uint32_t)*buf_b) & 0x000000FF); + } else if (unit == 2) { + buf_s = (uint16_t *)buf; + spimd_reg.smwdr[0] = (uint32_t)(((uint32_t)*buf_s) & 0x0000FFFF); + } else if (unit == 4) { + buf_l = (uint32_t *)buf; + spimd_reg.smwdr[0] = (uint32_t)(((uint32_t)(*buf_l)) & 0xfffffffful); + } else { + /* Do Nothing */ + } + + buf += unit; + size -= unit; + + if (size <= 0) { + spimd_reg.sslkp = spbssl_level; + } + + ret = spibsc_transfer(&spimd_reg); /* Data */ + if (ret != 0) { + return ret; + } + } + + return ret; +} + +static void spi_mode(void) +{ + volatile uint32_t dummy_read_32; + + if (RegRead_32(&SPIBSC->CMNCR, SPIBSC_CMNCR_MD_SHIFT, SPIBSC_CMNCR_MD) != SPIBSC_CMNCR_MD_SPI) { + /* ==== Change the MMU translation table SPI Multi-I/O bus space settings + for use in SPI operating mode ==== */ + change_mmu_ttbl_spibsc(0); + + /* ==== Cleaning and invalidation of cache ==== */ + cache_control(); + + /* ==== Switch to SPI operating mode ==== */ + spibsc_stop(); + + dummy_read_32 = SPIBSC->CMNCR; /* dummy read */ + /* SPI Mode */ + RegWwrite_32(&SPIBSC->CMNCR, SPIBSC_CMNCR_MD_SPI, SPIBSC_CMNCR_MD_SHIFT, SPIBSC_CMNCR_MD); + dummy_read_32 = SPIBSC->CMNCR; /* dummy read */ + + } + (void)dummy_read_32; +} + +static void ex_mode(void) +{ + volatile uint32_t dummy_read_32; + + if (RegRead_32(&SPIBSC->CMNCR, SPIBSC_CMNCR_MD_SHIFT, SPIBSC_CMNCR_MD) != SPIBSC_CMNCR_MD_EXTRD) { + /* ==== Switch to external address space read mode and clear SPIBSC read cache ==== */ + spibsc_stop(); + + /* Flush SPIBSC's read cache */ + RegWwrite_32(&SPIBSC->DRCR, SPIBSC_DRCR_RCF_EXE, SPIBSC_DRCR_RCF_SHIFT, SPIBSC_DRCR_RCF); + dummy_read_32 = SPIBSC->DRCR; /* dummy read */ + + /* External address space read mode */ + RegWwrite_32(&SPIBSC->CMNCR, SPIBSC_CMNCR_MD_EXTRD, SPIBSC_CMNCR_MD_SHIFT, SPIBSC_CMNCR_MD); + dummy_read_32 = SPIBSC->CMNCR; /* dummy read */ + + /* ==== Change the MMU translation table SPI Multi-I/O bus space settings + for use in external address space read mode ==== */ + change_mmu_ttbl_spibsc(1); + + /* ==== Cleaning and invalidation of cache ==== */ + cache_control(); + } + (void)dummy_read_32; +} + +static void clear_spimd_reg(st_spibsc_spimd_reg_t * regset) +{ + /* ---- command ---- */ + regset->cde = SPIBSC_OUTPUT_DISABLE; + regset->cdb = SPIBSC_1BIT; + regset->cmd = 0x00; + + /* ---- optional command ---- */ + regset->ocde = SPIBSC_OUTPUT_DISABLE; + regset->ocdb = SPIBSC_1BIT; + regset->ocmd = 0x00; + + /* ---- address ---- */ + regset->ade = SPIBSC_OUTPUT_DISABLE; + regset->addre = SPIBSC_SDR_TRANS; /* SDR */ + regset->adb = SPIBSC_1BIT; + regset->addr = 0x00000000; + + /* ---- option data ---- */ + regset->opde = SPIBSC_OUTPUT_DISABLE; + regset->opdre = SPIBSC_SDR_TRANS; /* SDR */ + regset->opdb = SPIBSC_1BIT; + regset->opd[0] = 0x00; /* OPD3 */ + regset->opd[1] = 0x00; /* OPD2 */ + regset->opd[2] = 0x00; /* OPD1 */ + regset->opd[3] = 0x00; /* OPD0 */ + + /* ---- dummy cycle ---- */ + regset->dme = SPIBSC_DUMMY_CYC_DISABLE; + regset->dmdb = SPIBSC_1BIT; + regset->dmcyc = SPIBSC_DUMMY_1CYC; + + /* ---- data ---- */ + regset->spide = SPIBSC_OUTPUT_DISABLE; + regset->spidre = SPIBSC_SDR_TRANS; /* SDR */ + regset->spidb = SPIBSC_1BIT; + + /* ---- Others ---- */ + regset->sslkp = SPIBSC_SPISSL_NEGATE; /* SPBSSL level */ + regset->spire = SPIBSC_SPIDATA_DISABLE; /* read enable/disable */ + regset->spiwe = SPIBSC_SPIDATA_DISABLE; /* write enable/disable */ +} + +static int32_t spibsc_transfer(st_spibsc_spimd_reg_t * regset) +{ + if (RegRead_32(&SPIBSC->CMNCR, SPIBSC_CMNCR_MD_SHIFT, SPIBSC_CMNCR_MD) != SPIBSC_CMNCR_MD_SPI) { + if (RegRead_32(&SPIBSC->CMNSR, SPIBSC_CMNSR_SSLF_SHIFT, SPIBSC_CMNSR_SSLF) != SPIBSC_SSL_NEGATE) { + return -1; + } + /* SPI Mode */ + RegWwrite_32(&SPIBSC->CMNCR, SPIBSC_CMNCR_MD_SPI, SPIBSC_CMNCR_MD_SHIFT, SPIBSC_CMNCR_MD); + } + + if (RegRead_32(&SPIBSC->CMNSR, SPIBSC_CMNSR_TEND_SHIFT, SPIBSC_CMNSR_TEND) != SPIBSC_TRANS_END) { + return -1; + } + + /* ---- Command ---- */ + /* Enable/Disable */ + RegWwrite_32(&SPIBSC->SMENR, regset->cde, SPIBSC_SMENR_CDE_SHIFT, SPIBSC_SMENR_CDE); + if (regset->cde != SPIBSC_OUTPUT_DISABLE) { + /* Command */ + RegWwrite_32(&SPIBSC->SMCMR, regset->cmd, SPIBSC_SMCMR_CMD_SHIFT, SPIBSC_SMCMR_CMD); + /* Single/Dual/Quad */ + RegWwrite_32(&SPIBSC->SMENR, regset->cdb, SPIBSC_SMENR_CDB_SHIFT, SPIBSC_SMENR_CDB); + } + + /* ---- Option Command ---- */ + /* Enable/Disable */ + RegWwrite_32(&SPIBSC->SMENR, regset->ocde, SPIBSC_SMENR_OCDE_SHIFT, SPIBSC_SMENR_OCDE); + if (regset->ocde != SPIBSC_OUTPUT_DISABLE) { + /* Option Command */ + RegWwrite_32(&SPIBSC->SMCMR, regset->ocmd, SPIBSC_SMCMR_OCMD_SHIFT, SPIBSC_SMCMR_OCMD); + /* Single/Dual/Quad */ + RegWwrite_32(&SPIBSC->SMENR, regset->ocdb, SPIBSC_SMENR_OCDB_SHIFT, SPIBSC_SMENR_OCDB); + } + + /* ---- Address ---- */ + /* Enable/Disable */ + RegWwrite_32(&SPIBSC->SMENR, regset->ade, SPIBSC_SMENR_ADE_SHIFT, SPIBSC_SMENR_ADE); + if (regset->ade != SPIBSC_OUTPUT_DISABLE) { + /* Address */ + RegWwrite_32(&SPIBSC->SMADR, regset->addr, SPIBSC_SMADR_ADR_SHIFT, SPIBSC_SMADR_ADR); + /* Single/Dual/Quad */ + RegWwrite_32(&SPIBSC->SMENR, regset->adb, SPIBSC_SMENR_ADB_SHIFT, SPIBSC_SMENR_ADB); + } + + /* ---- Option Data ---- */ + /* Enable/Disable */ + RegWwrite_32(&SPIBSC->SMENR, regset->opde, SPIBSC_SMENR_OPDE_SHIFT, SPIBSC_SMENR_OPDE); + if (regset->opde != SPIBSC_OUTPUT_DISABLE) { + /* Option Data */ + RegWwrite_32(&SPIBSC->SMOPR, regset->opd[0], SPIBSC_SMOPR_OPD3_SHIFT, SPIBSC_SMOPR_OPD3); + RegWwrite_32(&SPIBSC->SMOPR, regset->opd[1], SPIBSC_SMOPR_OPD2_SHIFT, SPIBSC_SMOPR_OPD2); + RegWwrite_32(&SPIBSC->SMOPR, regset->opd[2], SPIBSC_SMOPR_OPD1_SHIFT, SPIBSC_SMOPR_OPD1); + RegWwrite_32(&SPIBSC->SMOPR, regset->opd[3], SPIBSC_SMOPR_OPD0_SHIFT, SPIBSC_SMOPR_OPD0); + /* Single/Dual/Quad */ + RegWwrite_32(&SPIBSC->SMENR, regset->opdb, SPIBSC_SMENR_OPDB_SHIFT, SPIBSC_SMENR_OPDB); + } + + /* ---- Dummy ---- */ + /* Enable/Disable */ + RegWwrite_32(&SPIBSC->SMENR, regset->dme, SPIBSC_SMENR_DME_SHIFT, SPIBSC_SMENR_DME); + if (regset->dme != SPIBSC_DUMMY_CYC_DISABLE) { + RegWwrite_32(&SPIBSC->SMDMCR, regset->dmdb, SPIBSC_SMDMCR_DMDB_SHIFT, SPIBSC_SMDMCR_DMDB); + /* Dummy Cycle */ + RegWwrite_32(&SPIBSC->SMDMCR, regset->dmcyc, SPIBSC_SMDMCR_DMCYC_SHIFT, SPIBSC_SMDMCR_DMCYC); + } + + /* ---- Data ---- */ + /* Enable/Disable */ + RegWwrite_32(&SPIBSC->SMENR, regset->spide, SPIBSC_SMENR_SPIDE_SHIFT, SPIBSC_SMENR_SPIDE); + if (regset->spide != SPIBSC_OUTPUT_DISABLE) { + if (SPIBSC_OUTPUT_SPID_8 == regset->spide) { + if (RegRead_32(&SPIBSC0.CMNCR, SPIBSC_CMNCR_BSZ_SHIFT, SPIBSC_CMNCR_BSZ) == SPIBSC_CMNCR_BSZ_SINGLE) { + SPIBSC->SMWDR0.UINT8[0] = (uint8_t)(regset->smwdr[0]); + } else { + SPIBSC->SMWDR0.UINT16[0] = (uint16_t)(regset->smwdr[0]); + } + } else if (regset->spide == SPIBSC_OUTPUT_SPID_16) { + if (RegRead_32(&SPIBSC0.CMNCR, SPIBSC_CMNCR_BSZ_SHIFT, SPIBSC_CMNCR_BSZ) == SPIBSC_CMNCR_BSZ_SINGLE) { + SPIBSC->SMWDR0.UINT16[0] = (uint16_t)(regset->smwdr[0]); + } else { + SPIBSC->SMWDR0.UINT32 = regset->smwdr[0]; + } + } else if (regset->spide == SPIBSC_OUTPUT_SPID_32) { + if (RegRead_32(&SPIBSC0.CMNCR, SPIBSC_CMNCR_BSZ_SHIFT, SPIBSC_CMNCR_BSZ) == SPIBSC_CMNCR_BSZ_SINGLE) { + SPIBSC->SMWDR0.UINT32 = (uint32_t)(regset->smwdr[0]); + } else { + SPIBSC->SMWDR0.UINT32 = (uint32_t)(regset->smwdr[0]); + SPIBSC->SMWDR1.UINT32 = (uint32_t)(regset->smwdr[1]); /* valid in two serial-flash */ + } + } else { + /* none */ + } + + /* Single/Dual/Quad */ + RegWwrite_32(&SPIBSC->SMENR, regset->spidb, SPIBSC_SMENR_SPIDB_SHIFT, SPIBSC_SMENR_SPIDB); + } + + RegWwrite_32(&SPIBSC->SMCR, regset->sslkp, SPIBSC_SMCR_SSLKP_SHIFT, SPIBSC_SMCR_SSLKP); + + if ((regset->spidb != SPIBSC_1BIT) && (regset->spide != SPIBSC_OUTPUT_DISABLE)) { + if ((regset->spire == SPIBSC_SPIDATA_ENABLE) && (regset->spiwe == SPIBSC_SPIDATA_ENABLE)) { + /* not set in same time */ + return -1; + } + } + + RegWwrite_32(&SPIBSC->SMCR, regset->spire, SPIBSC_SMCR_SPIRE_SHIFT, SPIBSC_SMCR_SPIRE); + RegWwrite_32(&SPIBSC->SMCR, regset->spiwe, SPIBSC_SMCR_SPIWE_SHIFT, SPIBSC_SMCR_SPIWE); + + /* SDR Transmission/DDR Transmission Setting */ + RegWwrite_32(&SPIBSC->SMDRENR, regset->addre, SPIBSC_SMDRENR_ADDRE_SHIFT, SPIBSC_SMDRENR_ADDRE); + RegWwrite_32(&SPIBSC->SMDRENR, regset->opdre, SPIBSC_SMDRENR_OPDRE_SHIFT, SPIBSC_SMDRENR_OPDRE); + RegWwrite_32(&SPIBSC->SMDRENR, regset->spidre, SPIBSC_SMDRENR_SPIDRE_SHIFT, SPIBSC_SMDRENR_SPIDRE); + + /* execute after setting SPNDL bit */ + RegWwrite_32(&SPIBSC->SMCR, SPIBSC_SPI_ENABLE, SPIBSC_SMCR_SPIE_SHIFT, SPIBSC_SMCR_SPIE); + + /* wait for transfer-start */ + while (RegRead_32(&SPIBSC->CMNSR, SPIBSC_CMNSR_TEND_SHIFT, SPIBSC_CMNSR_TEND) != SPIBSC_TRANS_END) { + /* wait for transfer-end */ + } + + if (SPIBSC_OUTPUT_SPID_8 == regset->spide) { + if (RegRead_32(&SPIBSC0.CMNCR, SPIBSC_CMNCR_BSZ_SHIFT, SPIBSC_CMNCR_BSZ) == SPIBSC_CMNCR_BSZ_SINGLE) { + regset->smrdr[0] = SPIBSC->SMRDR0.UINT8[0]; + } else { + regset->smrdr[0] = SPIBSC->SMRDR0.UINT16[0]; /* valid in two serial-flash */ + } + } else if (regset->spide == SPIBSC_OUTPUT_SPID_16) { + if (RegRead_32(&SPIBSC0.CMNCR, SPIBSC_CMNCR_BSZ_SHIFT, SPIBSC_CMNCR_BSZ) == SPIBSC_CMNCR_BSZ_SINGLE) { + regset->smrdr[0] = SPIBSC->SMRDR0.UINT16[0]; + } else { + regset->smrdr[0] = SPIBSC->SMRDR0.UINT32; /* valid in two serial-flash */ + } + } else if (regset->spide == SPIBSC_OUTPUT_SPID_32) { + if (RegRead_32(&SPIBSC0.CMNCR, SPIBSC_CMNCR_BSZ_SHIFT, SPIBSC_CMNCR_BSZ) == SPIBSC_CMNCR_BSZ_SINGLE) { + regset->smrdr[0] = SPIBSC->SMRDR0.UINT32; + } else { + regset->smrdr[0] = SPIBSC->SMRDR0.UINT32; /* valid in two serial-flash */ + regset->smrdr[1] = SPIBSC->SMRDR1.UINT32; + } + } else { + /* none */ + } + + return 0; +} + +static uint32_t RegRead_32(volatile uint32_t * ioreg, uint32_t shift, uint32_t mask) +{ + uint32_t reg_value; + + reg_value = *ioreg; /* Read from register */ + reg_value = (reg_value & mask) >> shift; /* Clear other bit and Bit shift */ + + return reg_value; +} + +static void RegWwrite_32(volatile uint32_t * ioreg, uint32_t write_value, uint32_t shift, uint32_t mask) +{ + uint32_t reg_value; + + reg_value = *ioreg; /* Read from register */ + reg_value = (reg_value & (~mask)) | (write_value << shift); /* Modify value */ + *ioreg = reg_value; /* Write to register */ +} + +static void change_mmu_ttbl_spibsc(uint32_t type) +{ + uint32_t index; /* Loop variable: table index */ + mmu_ttbl_desc_section_t desc; /* Loop variable: descriptor */ + mmu_ttbl_desc_section_t * table = (mmu_ttbl_desc_section_t *)TTB; + + /* ==== Modify SPI Multi-I/O bus space settings in the MMU translation table ==== */ + for (index = (SPIBSC_ADDR_START >> 20); index <= (SPIBSC_ADDR_END >> 20); index++) { + /* Modify memory attribute descriptor */ + if (type == 0) { /* Spi */ + desc = table[index]; + desc_tbl[index - (SPIBSC_ADDR_START >> 20)] = desc; + desc.AP1_0 = 0x0u; /* AP[2:0] = b'000 (No access) */ + desc.AP2 = 0x0u; + desc.XN = 0x1u; /* XN = 1 (Execute never) */ + } else { /* Xip */ + desc = desc_tbl[index - (SPIBSC_ADDR_START >> 20)]; + } + /* Write descriptor back to translation table */ + table[index] = desc; + } +} + +static void spibsc_stop(void) +{ + if (((SPIBSC->DRCR & SPIBSC_DRCR_RBE) != 0) && + ((SPIBSC->DRCR & SPIBSC_DRCR_SSLE) != 0)) { + RegWwrite_32(&SPIBSC->DRCR, 1, SPIBSC_DRCR_SSLN_SHIFT, SPIBSC_DRCR_SSLN); + } + + while (RegRead_32(&SPIBSC->CMNSR, SPIBSC_CMNSR_SSLF_SHIFT, SPIBSC_CMNSR_SSLF) != SPIBSC_SSL_NEGATE) { + ; + } + + while (RegRead_32(&SPIBSC->CMNSR, SPIBSC_CMNSR_TEND_SHIFT, SPIBSC_CMNSR_TEND) != SPIBSC_TRANS_END) { + ; + } +} + +static void cache_control(void) +{ + unsigned int assoc; + + /* ==== Cleaning and invalidation of the L1 data cache ==== */ + L1C_CleanInvalidateDCacheAll(); + __DSB(); + + /* ==== Cleaning and invalidation of the L2 cache ==== */ + if (L2C_310->AUX_CNT & (1U << 16U)) { + assoc = 16U; + } else { + assoc = 8U; + } + L2C_310->CLEAN_INV_WAY = (1U << assoc) - 1U; + while (L2C_310->CLEAN_INV_WAY & ((1U << assoc) - 1U)); // poll invalidate + L2C_310->CACHE_SYNC = 0x0; + + /* ==== Invalidate all TLB entries ==== */ + __set_TLBIALL(0); + __DSB(); // ensure completion of the invalidation + __ISB(); // ensure instruction fetch path sees new state + + /* ==== Invalidate the L1 instruction cache ==== */ + __set_ICIALLU(0); + __DSB(); // ensure completion of the invalidation + __ISB(); // ensure instruction fetch path sees new I cache state +} +#endif diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/objects.h b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/objects.h index 60caab5dfa0..c628977bcd6 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/objects.h +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/objects.h @@ -81,6 +81,10 @@ struct trng_s { uint8_t dummy; }; +struct flash_s { + uint8_t dummy; +}; + #ifdef __cplusplus } #endif diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/spibsc.h b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/spibsc.h new file mode 100644 index 00000000000..8b97eb57a01 --- /dev/null +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/spibsc.h @@ -0,0 +1,154 @@ +/******************************************************************************* +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only +* intended for use with Renesas products. No other uses are authorized. This +* software is owned by Renesas Electronics Corporation and is protected under +* all applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING +* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT +* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE +* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. +* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS +* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE +* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR +* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE +* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software +* and to discontinue the availability of this software. By using this software, +* you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2016 Renesas Electronics Corporation. All rights reserved. +*******************************************************************************/ +/****************************************************************************** +* File Name : spibsc.h +* $Rev: 12 $ +* $Date:: 2016-05-19 17:26:37 +0900#$ +* Description : +******************************************************************************/ +#ifndef _SPIBSC_H_ +#define _SPIBSC_H_ + +/****************************************************************************** +Includes , "Project Includes" +******************************************************************************/ +#include "iodefine.h" + +/****************************************************************************** +Macro definitions +******************************************************************************/ +#define SPIBSC_CMNCR_MD_EXTRD (0u) +#define SPIBSC_CMNCR_MD_SPI (1u) + +#define SPIBSC_OUTPUT_LOW (0u) +#define SPIBSC_OUTPUT_HIGH (1u) +#define SPIBSC_OUTPUT_LAST (2u) +#define SPIBSC_OUTPUT_HiZ (3u) + +#define SPIBSC_CMNCR_CPHAT_EVEN (0u) +#define SPIBSC_CMNCR_CPHAT_ODD (1u) + +#define SPIBSC_CMNCR_CPHAR_ODD (0u) +#define SPIBSC_CMNCR_CPHAR_EVEN (1u) + +#define SPIBSC_CMNCR_SSLP_LOW (0u) +#define SPIBSC_CMNCR_SSLP_HIGH (1u) + +#define SPIBSC_CMNCR_CPOL_LOW (0u) +#define SPIBSC_CMNCR_CPOL_HIGH (1u) + +#define SPIBSC_CMNCR_BSZ_SINGLE (0u) +#define SPIBSC_CMNCR_BSZ_DUAL (1u) + +#define SPIBSC_DELAY_1SPBCLK (0u) +#define SPIBSC_DELAY_2SPBCLK (1u) +#define SPIBSC_DELAY_3SPBCLK (2u) +#define SPIBSC_DELAY_4SPBCLK (3u) +#define SPIBSC_DELAY_5SPBCLK (4u) +#define SPIBSC_DELAY_6SPBCLK (5u) +#define SPIBSC_DELAY_7SPBCLK (6u) +#define SPIBSC_DELAY_8SPBCLK (7u) + + +#define SPIBSC_BURST_1 (0x00u) +#define SPIBSC_BURST_2 (0x01u) +#define SPIBSC_BURST_3 (0x02u) +#define SPIBSC_BURST_4 (0x03u) +#define SPIBSC_BURST_5 (0x04u) +#define SPIBSC_BURST_6 (0x05u) +#define SPIBSC_BURST_7 (0x06u) +#define SPIBSC_BURST_8 (0x07u) +#define SPIBSC_BURST_9 (0x08u) +#define SPIBSC_BURST_10 (0x09u) +#define SPIBSC_BURST_11 (0x0au) +#define SPIBSC_BURST_12 (0x0bu) +#define SPIBSC_BURST_13 (0x0cu) +#define SPIBSC_BURST_14 (0x0du) +#define SPIBSC_BURST_15 (0x0eu) +#define SPIBSC_BURST_16 (0x0fu) + +#define SPIBSC_BURST_DISABLE (0u) +#define SPIBSC_BURST_ENABLE (1u) + +#define SPIBSC_DRCR_RCF_EXE (1u) + +#define SPIBSC_SSL_NEGATE (0u) +#define SPIBSC_TRANS_END (1u) + +#define SPIBSC_1BIT (0u) +#define SPIBSC_2BIT (1u) +#define SPIBSC_4BIT (2u) + +#define SPIBSC_OUTPUT_DISABLE (0u) +#define SPIBSC_OUTPUT_ENABLE (1u) +#define SPIBSC_OUTPUT_ADDR_24 (0x07u) +#define SPIBSC_OUTPUT_ADDR_32 (0x0fu) +#define SPIBSC_OUTPUT_OPD_3 (0x08u) +#define SPIBSC_OUTPUT_OPD_32 (0x0cu) +#define SPIBSC_OUTPUT_OPD_321 (0x0eu) +#define SPIBSC_OUTPUT_OPD_3210 (0x0fu) + +#define SPIBSC_OUTPUT_SPID_8 (0x08u) +#define SPIBSC_OUTPUT_SPID_16 (0x0cu) +#define SPIBSC_OUTPUT_SPID_32 (0x0fu) + +#define SPIBSC_SPISSL_NEGATE (0u) +#define SPIBSC_SPISSL_KEEP (1u) + +#define SPIBSC_SPIDATA_DISABLE (0u) +#define SPIBSC_SPIDATA_ENABLE (1u) + +#define SPIBSC_SPI_DISABLE (0u) +#define SPIBSC_SPI_ENABLE (1u) + + +/* Use for setting of the DME bit of "data read enable register"(DRENR) */ +#define SPIBSC_DUMMY_CYC_DISABLE (0u) +#define SPIBSC_DUMMY_CYC_ENABLE (1u) + +/* Use for setting of the DMCYC [2:0] bit of "data read dummy cycle register"(DRDMCR) */ +#define SPIBSC_DUMMY_1CYC (0u) +#define SPIBSC_DUMMY_2CYC (1u) +#define SPIBSC_DUMMY_3CYC (2u) +#define SPIBSC_DUMMY_4CYC (3u) +#define SPIBSC_DUMMY_5CYC (4u) +#define SPIBSC_DUMMY_6CYC (5u) +#define SPIBSC_DUMMY_7CYC (6u) +#define SPIBSC_DUMMY_8CYC (7u) + +/* Use for setting of "data read DDR enable register"(DRDRENR) */ +#define SPIBSC_SDR_TRANS (0u) +#define SPIBSC_DDR_TRANS (1u) + +/* Use for setting the CKDLY regsiter */ +#define SPIBSC_CKDLY_DEFAULT (0x0000A504uL) /* Initial value */ +#define SPIBSC_CKDLY_TUNING (0x0000A50AuL) /* Shorten the data input setup time and extend the data hold time */ + +/* Use for setting the SPODLY regsiter */ +#define SPIBSC_SPODLY_DEFAULT (0xA5000000uL) /* Initial value */ +#define SPIBSC_SPODLY_TUNING (0xA5001111uL) /* Delay the data output delay/hold/buffer-on/buffer-off time */ + +#endif /* _SPIBSC_H_ */ + +/* End of File */ diff --git a/targets/targets.json b/targets/targets.json index 319ef52265f..0c6923859e0 100755 --- a/targets/targets.json +++ b/targets/targets.json @@ -2844,7 +2844,7 @@ "inherits": ["RZ_A1XX"], "supported_form_factors": ["ARDUINO"], "extra_labels_add": ["RZA1H", "MBRZA1H", "RZ_A1_EMAC"], - "device_has_add": ["EMAC"], + "device_has_add": ["EMAC", "FLASH"], "release_versions": ["2", "5"] }, "VK_RZ_A1H": { @@ -2857,7 +2857,7 @@ "inherits": ["RZ_A1XX"], "supported_form_factors": ["ARDUINO"], "extra_labels_add": ["RZA1UL", "MBRZA1LU"], - "device_has_add": ["TRNG"], + "device_has_add": ["TRNG", "FLASH"], "device_has_remove": ["ETHERNET"], "features_remove": ["LWIP"], "release_versions": ["2", "5"], From 94c13c536239171ce0546be9f8139a4ca1502b16 Mon Sep 17 00:00:00 2001 From: TomoYamanaka Date: Tue, 29 May 2018 22:44:40 +0900 Subject: [PATCH 86/95] Support Bootloader for GR-PEACH and GR-LYCHEE The mainly changes is below: - Update scatter file, linker file for bootloader support - Update the file for RZ/A1 serial flash boot loader - Add "device name" and "bootloader_supported" in targets.json --- .../device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct | 23 +++++++++++-- .../device/TOOLCHAIN_ARM_STD/mem_RZ_A1LU.h | 4 --- .../device/TOOLCHAIN_GCC_ARM/RZA1LU.ld | 34 +++++++++++++++---- .../device/TOOLCHAIN_IAR/MBRZA1LU.icf | 16 +++++++-- .../TARGET_GR_LYCHEE/device/mbed_sf_boot.c | 10 ++++++ .../device/TOOLCHAIN_ARM_STD/MBRZA1H.sct | 23 +++++++++++-- .../device/TOOLCHAIN_ARM_STD/mem_RZ_A1H.h | 4 --- .../device/TOOLCHAIN_GCC_ARM/RZA1H.ld | 34 +++++++++++++++---- .../device/TOOLCHAIN_IAR/MBRZA1H.icf | 16 +++++++-- .../TARGET_RZ_A1H/device/mbed_sf_boot.c | 10 ++++++ targets/targets.json | 6 +++- 11 files changed, 145 insertions(+), 35 deletions(-) diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct index e24f8c5dd5d..726e6708d10 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct @@ -9,25 +9,42 @@ #include "mem_RZ_A1LU.h" +#if !defined(MBED_APP_START) + #define MBED_APP_START 0x18000000 +#endif + +#if !defined(MBED_APP_SIZE) + #define MBED_APP_SIZE 0x800000 +#endif + LOAD_TTB __TTB_BASE __TTB_SIZE ; Page 0 of On-Chip Data Retention RAM { TTB +0 EMPTY 0x4000 { } ; Level-1 Translation Table for MMU } -SFLASH __ROM_BASE __ROM_SIZE ; load region size_region +SFLASH MBED_APP_START MBED_APP_SIZE ; load region size_region { - BOOT_LOADER_BEGIN __ROM_BASE FIXED +#if (MBED_APP_START == 0x18000000) + BOOT_LOADER_BEGIN MBED_APP_START FIXED { * (BOOT_LOADER) } - VECTORS __VECTOR_BASE FIXED + VECTORS (MBED_APP_START + 0x4000) FIXED + { + * (RESET, +FIRST) ; Vector table and other startup code + * (InRoot$$Sections) ; All (library) code that must be in a root region + * (+RO-CODE) ; Application RO code (.text) + } +#else + VECTORS MBED_APP_START FIXED { * (RESET, +FIRST) ; Vector table and other startup code * (InRoot$$Sections) ; All (library) code that must be in a root region * (+RO-CODE) ; Application RO code (.text) } +#endif RO_DATA +0 { * (+RO-DATA) } ; Application RO data (.constdata) diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/mem_RZ_A1LU.h b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/mem_RZ_A1LU.h index 46fb9856769..6414d9e7736 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/mem_RZ_A1LU.h +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/mem_RZ_A1LU.h @@ -42,10 +42,6 @@ // ROM Size (in Bytes) <0x0-0xFFFFFFFF:8> // *----------------------------------------------------------------------------*/ -#define __ROM_BASE 0x18000000 -#define __ROM_SIZE 0x08000000 - -#define __VECTOR_BASE 0x18004000 /*--------------------- RAM Configuration ----------------------------------- *----------------------------------------------------------------------------*/ diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_GCC_ARM/RZA1LU.ld b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_GCC_ARM/RZA1LU.ld index 4e00203cb6e..e27299d2a07 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_GCC_ARM/RZA1LU.ld +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_GCC_ARM/RZA1LU.ld @@ -1,14 +1,33 @@ /* Linker script for mbed RZ_A1LU */ /* Linker script to configure memory regions. */ + +#if !defined(MBED_APP_START) + #define MBED_APP_START 0x18000000 +#endif + +#if !defined(MBED_APP_SIZE) + #define MBED_APP_SIZE 0x800000 +#endif + +#define BOOT_LOADER_ADDR (MBED_APP_START) +#if (MBED_APP_START == 0x18000000) + #define BOOT_LOADER_SIZE (0x00004000) +#else + #define BOOT_LOADER_SIZE (0x00000000) +#endif + +#define SFLASH_ADDR (MBED_APP_START + BOOT_LOADER_SIZE) +#define SFLASH_SIZE (MBED_APP_SIZE - BOOT_LOADER_SIZE) + MEMORY { - ROM (rx) : ORIGIN = 0x00000000, LENGTH = 0x02000000 - BOOT_LOADER (rx) : ORIGIN = 0x18000000, LENGTH = 0x00004000 - SFLASH (rx) : ORIGIN = 0x18004000, LENGTH = 0x07FFC000 - L_TTB (rw) : ORIGIN = 0x20000000, LENGTH = 0x00004000 - RAM (rwx) : ORIGIN = 0x20020000, LENGTH = 0x001E0000 - RAM_NC (rwx) : ORIGIN = 0x20200000, LENGTH = 0x00100000 + ROM (rx) : ORIGIN = 0x00000000, LENGTH = 0x02000000 + BOOT_LOADER (rx) : ORIGIN = BOOT_LOADER_ADDR, LENGTH = BOOT_LOADER_SIZE + SFLASH (rx) : ORIGIN = SFLASH_ADDR, LENGTH = SFLASH_SIZE + L_TTB (rw) : ORIGIN = 0x20000000, LENGTH = 0x00004000 + RAM (rwx) : ORIGIN = 0x20020000, LENGTH = 0x001E0000 + RAM_NC (rwx) : ORIGIN = 0x20200000, LENGTH = 0x00100000 } /* Linker script to place sections and symbol values. Should be used together @@ -41,17 +60,18 @@ ENTRY(Reset_Handler) SECTIONS { +#if (MBED_APP_START == 0x18000000) .boot : { KEEP(*(.boot_loader)) } > BOOT_LOADER +#endif .text : { Image$$VECTORS$$Base = .; * (RESET) - . += 0x00000400; KEEP(*(.isr_vector)) *(SVC_TABLE) diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_IAR/MBRZA1LU.icf b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_IAR/MBRZA1LU.icf index 5d722662670..8d921c4c2f8 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_IAR/MBRZA1LU.icf +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_IAR/MBRZA1LU.icf @@ -2,10 +2,20 @@ /*-Editor annotation file-*/ /* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\a_v1_0.xml" */ /*-Specials-*/ -define symbol __ICFEDIT_intvec_start__ = 0x18004000; +if (!isdefinedsymbol(MBED_APP_START)) { + define symbol MBED_APP_START = 0x18000000; +} +if (MBED_APP_START == 0x18000000) { + define symbol __ICFEDIT_intvec_start__ = MBED_APP_START + 0x4000; +} else { + define symbol __ICFEDIT_intvec_start__ = MBED_APP_START; +} +if (!isdefinedsymbol(MBED_APP_SIZE)) { + define symbol MBED_APP_SIZE = 0x800000; +} /*-Memory Regions-*/ -define symbol __ICFEDIT_region_ROM_start__ = 0x18000000; -define symbol __ICFEDIT_region_ROM_end__ = 0x187FFFFF; +define symbol __ICFEDIT_region_ROM_start__ = MBED_APP_START; +define symbol __ICFEDIT_region_ROM_end__ = MBED_APP_START + MBED_APP_SIZE - 1; define symbol __ICFEDIT_region_TTB_start__ = 0x20000000; define symbol __ICFEDIT_region_TTB_end__ = 0x2001FFFF; define symbol __ICFEDIT_region_RAM_start__ = 0x20020000; diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/mbed_sf_boot.c b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/mbed_sf_boot.c index 2c7620af1fa..6d2527824af 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/mbed_sf_boot.c +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/mbed_sf_boot.c @@ -26,6 +26,15 @@ * $Date:: $ * @brief RZ_A1 serial flash boot loader ******************************************************************************/ +#if !defined(APPLICATION_ADDR) + #define APPLICATION_ADDR 0x18000000 +#endif + +#if (APPLICATION_ADDR != 0x18000000) +const char * boot_loader = (char *)0x18000000; + +#else /* (APPLICATION_ADDR == 0x18000000) */ + #if defined (__CC_ARM) #pragma arm section rodata = "BOOT_LOADER" const char boot_loader[] __attribute__((used)) = @@ -825,3 +834,4 @@ const char boot_loader[] __attribute__ ((section(".boot_loader"), used)) = #pragma arm section #endif +#endif /* APPLICATION_ADDR */ diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/MBRZA1H.sct b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/MBRZA1H.sct index cb8b9da30fb..2336a3a2f8e 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/MBRZA1H.sct +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/MBRZA1H.sct @@ -9,25 +9,42 @@ #include "mem_RZ_A1H.h" +#if !defined(MBED_APP_START) + #define MBED_APP_START 0x18000000 +#endif + +#if !defined(MBED_APP_SIZE) + #define MBED_APP_SIZE 0x800000 +#endif + LOAD_TTB __TTB_BASE __TTB_SIZE ; Page 0 of On-Chip Data Retention RAM { TTB +0 EMPTY 0x4000 { } ; Level-1 Translation Table for MMU } -SFLASH __ROM_BASE __ROM_SIZE ; load region size_region +SFLASH MBED_APP_START MBED_APP_SIZE ; load region size_region { - BOOT_LOADER_BEGIN __ROM_BASE FIXED +#if (MBED_APP_START == 0x18000000) + BOOT_LOADER_BEGIN MBED_APP_START FIXED { * (BOOT_LOADER) } - VECTORS __VECTOR_BASE FIXED + VECTORS (MBED_APP_START + 0x4000) FIXED + { + * (RESET, +FIRST) ; Vector table and other startup code + * (InRoot$$Sections) ; All (library) code that must be in a root region + * (+RO-CODE) ; Application RO code (.text) + } +#else + VECTORS MBED_APP_START FIXED { * (RESET, +FIRST) ; Vector table and other startup code * (InRoot$$Sections) ; All (library) code that must be in a root region * (+RO-CODE) ; Application RO code (.text) } +#endif RO_DATA +0 { * (+RO-DATA) } ; Application RO data (.constdata) diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/mem_RZ_A1H.h b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/mem_RZ_A1H.h index 38a9986ddbc..e7ddd4f1cd5 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/mem_RZ_A1H.h +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/mem_RZ_A1H.h @@ -42,10 +42,6 @@ // ROM Size (in Bytes) <0x0-0xFFFFFFFF:8> // *----------------------------------------------------------------------------*/ -#define __ROM_BASE 0x18000000 -#define __ROM_SIZE 0x08000000 - -#define __VECTOR_BASE 0x18004000 /*--------------------- RAM Configuration ----------------------------------- *----------------------------------------------------------------------------*/ diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_GCC_ARM/RZA1H.ld b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_GCC_ARM/RZA1H.ld index f5f918cab34..2b10e18b0a4 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_GCC_ARM/RZA1H.ld +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_GCC_ARM/RZA1H.ld @@ -1,14 +1,33 @@ /* Linker script for mbed RZ_A1H */ /* Linker script to configure memory regions. */ + +#if !defined(MBED_APP_START) + #define MBED_APP_START 0x18000000 +#endif + +#if !defined(MBED_APP_SIZE) + #define MBED_APP_SIZE 0x800000 +#endif + +#define BOOT_LOADER_ADDR (MBED_APP_START) +#if (MBED_APP_START == 0x18000000) + #define BOOT_LOADER_SIZE (0x00004000) +#else + #define BOOT_LOADER_SIZE (0x00000000) +#endif + +#define SFLASH_ADDR (MBED_APP_START + BOOT_LOADER_SIZE) +#define SFLASH_SIZE (MBED_APP_SIZE - BOOT_LOADER_SIZE) + MEMORY { - ROM (rx) : ORIGIN = 0x00000000, LENGTH = 0x02000000 - BOOT_LOADER (rx) : ORIGIN = 0x18000000, LENGTH = 0x00004000 - SFLASH (rx) : ORIGIN = 0x18004000, LENGTH = 0x07FFC000 - L_TTB (rw) : ORIGIN = 0x20000000, LENGTH = 0x00004000 - RAM (rwx) : ORIGIN = 0x20020000, LENGTH = 0x008E0000 - RAM_NC (rwx) : ORIGIN = 0x20900000, LENGTH = 0x00100000 + ROM (rx) : ORIGIN = 0x00000000, LENGTH = 0x02000000 + BOOT_LOADER (rx) : ORIGIN = BOOT_LOADER_ADDR, LENGTH = BOOT_LOADER_SIZE + SFLASH (rx) : ORIGIN = SFLASH_ADDR, LENGTH = SFLASH_SIZE + L_TTB (rw) : ORIGIN = 0x20000000, LENGTH = 0x00004000 + RAM (rwx) : ORIGIN = 0x20020000, LENGTH = 0x008E0000 + RAM_NC (rwx) : ORIGIN = 0x20900000, LENGTH = 0x00100000 } /* Linker script to place sections and symbol values. Should be used together @@ -41,17 +60,18 @@ ENTRY(Reset_Handler) SECTIONS { +#if (MBED_APP_START == 0x18000000) .boot : { KEEP(*(.boot_loader)) } > BOOT_LOADER +#endif .text : { Image$$VECTORS$$Base = .; * (RESET) - . += 0x00000400; KEEP(*(.isr_vector)) *(SVC_TABLE) diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_IAR/MBRZA1H.icf b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_IAR/MBRZA1H.icf index 3bd5dca30fb..9d637d87c26 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_IAR/MBRZA1H.icf +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_IAR/MBRZA1H.icf @@ -2,10 +2,20 @@ /*-Editor annotation file-*/ /* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\a_v1_0.xml" */ /*-Specials-*/ -define symbol __ICFEDIT_intvec_start__ = 0x18004000; +if (!isdefinedsymbol(MBED_APP_START)) { + define symbol MBED_APP_START = 0x18000000; +} +if (MBED_APP_START == 0x18000000) { + define symbol __ICFEDIT_intvec_start__ = MBED_APP_START + 0x4000; +} else { + define symbol __ICFEDIT_intvec_start__ = MBED_APP_START; +} +if (!isdefinedsymbol(MBED_APP_SIZE)) { + define symbol MBED_APP_SIZE = 0x800000; +} /*-Memory Regions-*/ -define symbol __ICFEDIT_region_ROM_start__ = 0x18000000; -define symbol __ICFEDIT_region_ROM_end__ = 0x187FFFFF; +define symbol __ICFEDIT_region_ROM_start__ = MBED_APP_START; +define symbol __ICFEDIT_region_ROM_end__ = MBED_APP_START + MBED_APP_SIZE - 1; define symbol __ICFEDIT_region_TTB_start__ = 0x20000000; define symbol __ICFEDIT_region_TTB_end__ = 0x2001FFFF; define symbol __ICFEDIT_region_RAM_start__ = 0x20020000; diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/mbed_sf_boot.c b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/mbed_sf_boot.c index 4d254a21c4f..bc50ddf4eec 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/mbed_sf_boot.c +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/mbed_sf_boot.c @@ -26,6 +26,15 @@ * $Date:: $ * @brief RZ_A1 serial flash boot loader ******************************************************************************/ +#if !defined(APPLICATION_ADDR) + #define APPLICATION_ADDR 0x18000000 +#endif + +#if (APPLICATION_ADDR != 0x18000000) +const char * boot_loader = (char *)0x18000000; + +#else /* (APPLICATION_ADDR == 0x18000000) */ + #if defined (__CC_ARM) #pragma arm section rodata = "BOOT_LOADER" const char boot_loader[] __attribute__((used)) = @@ -826,3 +835,4 @@ const char boot_loader[] __attribute__ ((section(".boot_loader"), used)) = #pragma arm section #endif +#endif /* APPLICATION_ADDR */ diff --git a/targets/targets.json b/targets/targets.json index 0c6923859e0..c1cf41d9288 100755 --- a/targets/targets.json +++ b/targets/targets.json @@ -2845,7 +2845,9 @@ "supported_form_factors": ["ARDUINO"], "extra_labels_add": ["RZA1H", "MBRZA1H", "RZ_A1_EMAC"], "device_has_add": ["EMAC", "FLASH"], - "release_versions": ["2", "5"] + "release_versions": ["2", "5"], + "device_name": "R7S72100", + "bootloader_supported": true }, "VK_RZ_A1H": { "inherits": ["RZ_A1XX"], @@ -2861,6 +2863,8 @@ "device_has_remove": ["ETHERNET"], "features_remove": ["LWIP"], "release_versions": ["2", "5"], + "device_name": "R7S72103", + "bootloader_supported": true, "overrides": { "network-default-interface-type": null } From 22b31e45a5acecb60a449f1f752fa7f51eff5704 Mon Sep 17 00:00:00 2001 From: TomoYamanaka Date: Tue, 29 May 2018 22:48:27 +0900 Subject: [PATCH 87/95] Update arm pack manager for GR-LYCHEE I added the information of GR-LYCHEE for supporting bootloader in index.json file of arm pack manager. --- tools/arm_pack_manager/index.json | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/tools/arm_pack_manager/index.json b/tools/arm_pack_manager/index.json index 7ac4fc9b82f..732422fdfa8 100644 --- a/tools/arm_pack_manager/index.json +++ b/tools/arm_pack_manager/index.json @@ -1 +1 @@ -{"S6E2H16E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H16G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1290NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG11B120F128IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC029LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG13P733F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P733F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P733F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMA5D26": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D26.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D27": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D27.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D24": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D24.svd", "processor": {"fpu": "DP_FPU"}}, "S6E2H16F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMA5D22": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D22.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D23": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D23.svd", "processor": {"fpu": "DP_FPU"}}, "HT32F12345_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "IOTKit_CM33_FP_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF317S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG390F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG390F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1302-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG290F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG290F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF317T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFR32BG14P632F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "AMAPH1KK-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NANO130SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F423RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1237H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "N572P072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "TMPM3HNFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF106R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F1655_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF415N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF106N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F722RC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HT32F1755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F429ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4400-F64x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM383FSEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "AC30M1364": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG230F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG230F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F109F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG890F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG890F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LM3S2601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P133F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P133F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P133F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6422": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6422.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S6420": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6420.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S2965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG13P733F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P733F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P733F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MQ5xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ5DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ5.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "LM3S600": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s600.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK22FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F105R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK22FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM066FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M066.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F412VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B140F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NM1120ZC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "IOTKit_CM33_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF328S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF328T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32BG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG942F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG942F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG13P632F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TLE9879QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MKV11Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "HT32F52344_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D21": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D21.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L451CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK02FN64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "XMC1301-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKS20FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B510F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF529T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "Z32F06410AES": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF166R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF529S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "HT32F50231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "GD32F150G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC2201LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG232F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG232F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK63FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC230VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM3H6FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F150G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F2755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMA5D28": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D28.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F071RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK24FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN1M0VLQ12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F2755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "SN32F707F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMv8MML_DSP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M2351SIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "TMPM3H4FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMHA1G14AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1ab/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1ab/svd/ATSAMHA1G14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG11B320F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M4TKRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG295F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG295F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9844QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9844.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE9844_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM3H4FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG225F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG225F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF128S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM395FWAXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM395_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFR32BG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF128T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK22DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S308": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s308.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51422_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51422_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51422_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F50241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HC32F146J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM061FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M061.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG900F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG900F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1202-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK52DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK52D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG220F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F767II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7661BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L496RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMSC000": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMSC000/Include/ARMSC000.h", "define": "ARMSC000"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC000.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM462F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK82FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK82FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK82F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "MKE04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": "0x400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z8VWJ4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKE04Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P532F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P532F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P532F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C129DNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG390F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG390F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F766J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MIMX8MQ7xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "M453YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CC8J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52253": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKV56F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "TM4C1230C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1230C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F121E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F121E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L031C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5G36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F410CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5G31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1292NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ISD9160": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "EZR32WG230F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F267J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1102LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M0519VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52344_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4327": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F446ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F302CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F446ZC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1301-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1654": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MKE14Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MKE16F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F303VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F777BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5R31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG320F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1236D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1236D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B420F2048IL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG230F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1102UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG330F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG330F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL05Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM376FDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4S16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MAX71617": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71616": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "EFR32MG1P232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG230F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG230F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1653": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFB42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Z32F06423EKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TLE9873QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 45056]], "algorithm": {"Flash/TLE9873.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100AFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0xAFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3HNFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM380FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TLE9845QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9845.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9845_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG942F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG942F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32HG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32FG13P231F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F407IE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32TG11B120F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9867QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B140F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11C12FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC200SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1778": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F122H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F411RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1774": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1777": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1776": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F411CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM3H3FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2C29H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52341_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG390F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5752": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5752.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F427II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M4TKVG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NM1120XB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini54ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMD21G16L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21G16L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MT2523x": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[134217728, 4096]], "algorithm": {"tools/keil/mt2523/2523_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x04008000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt2523/Include/mt2523.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x00400000"}, "IRAM2": {"start": "0x04008000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00400000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "208000000"}}, "STM32F410C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11A12FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD21G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F50241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F378VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA1J14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1J14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMDA1J14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1J14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "XMC1402-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "M058LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F446RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32LG330F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2412": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2412.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EZR32LG330F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MML_DSP_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM067FWQG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M067.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG822F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG822F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C129XNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129XNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMR21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F108F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H3FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C58J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M2S050": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "S6E2C3AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG395F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG395F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32G880F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G880F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F407VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX7D2": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D2_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "MCIMX7D5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "EFM32TG11B320F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX7D7": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D7_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NANO112LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG895F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG895F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG990F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG990F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG980F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG980F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC472HI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "ATSAME70J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "TLE9842QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285245440, 4096]], "algorithm": {"Flash/TLE9842_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11008000"}, "Flash/TLE9842.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0x9000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "EFM32GG11B840F1024GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H4FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52243_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F479AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F407VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HC32L156K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4088FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC130LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F100RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1120TB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ADSP-CM419F-BCZ_M0": {"core": "Cortex-M0", "vendor": "Analog Devices:1", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x200F0000", "size": "0x00008000"}}, "debug": "SVD/CM41x_M0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "M453LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC1100-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F479ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG11B320F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HC32L156KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1101LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D35": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D35.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D34": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D34.svd", "processor": {"fpu": "DP_FPU"}}, "TM4C1231H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D36": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "GD32F450VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S2911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F038C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG895F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG895F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B420F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B820F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F423CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11U12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG11B340F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC126LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM384FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM38x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M384.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F469ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F479II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32GG11B110F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F479IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F469ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC442KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFM32G290F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G290F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1232D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1232D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM4G8F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC844M201JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1200ZBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G222F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMD09C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD09_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD09\\ATSAMD09C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4CMS16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F038K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M052ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG900F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG900F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV71N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32LG990F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG990F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0519SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L432KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1302-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK11DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK11DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L081CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL28Z512xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512_KL28.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL28Z512VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fff8000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}}, "debug": "MKL28Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S2651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF112R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM368FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG13P732F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F1755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11C22FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M453SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKS22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32LG230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B520F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO102SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "HT32F52220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B100F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC472VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F330K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H2FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMV70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "XMC1302-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL36Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4104-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF314R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L152C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG942F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG942F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG295F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG295F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21E18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC802M011JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32L152V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4SD32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD32B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L443RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L100C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F217IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F706J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG14P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P632F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F112E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F112E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK26FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK26FN2M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK26F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2DH5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC811M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00002000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/LPC811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFM32LG840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF105N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451MRD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG1P131F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD09D14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD09_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD09\\ATSAMD09D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM367FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F150R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1313FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L476ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG13P632F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F150R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM4S4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5D56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F52220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF464K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4S4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F121H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F121H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF464L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG890F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG890F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG980F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG980F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G6FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG1P131F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F210E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F210E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F22366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "XMC1202-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C1AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B820F2048IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC8N04FHI24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8N04_30.FLM": {"default": "1", "ramsize": null, "size": "0x00007800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC8N04.h", "define": "LPC8N04FHI24"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00007800"}}, "debug": "SVD/LPC8N04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "8000000"}}, "LPC1114FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F232H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4317": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4310": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC1114FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4313": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "ATSAMD21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21J18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52341": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2B93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2b93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MIMX8MD6xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MB9BF528T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF528S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "NUC123ZD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32G880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1823EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1P132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L151UC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK22FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC140VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50230_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9AF341L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54113J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF341N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1251": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1224FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LPC11E11FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F1253": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG12P232F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF62NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF62NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF406R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC472KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "STM32F101CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF406N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M0518SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S5P36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H1FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C18H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF516R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32G842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S800": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827UB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC120RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK22FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S801": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s801.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C19L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32TG11B520F128IM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME54P19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MKL02Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "Generic_NUC400_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C1294KCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1294KCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1402-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F401RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32GG840F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG840F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M451MLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC804M111JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32BG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F12365_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SN32F707BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4700-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9BN2": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U14FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L431KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9BN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG14P732F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC100VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Generic_NUC200_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC123SD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F051T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NM1120EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMDA0E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MBL/Include/ARMv8MBL.h", "define": "ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32L152RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G200F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32G/EFM32G200F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "SN32F765J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG290F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG290F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKW21D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P133F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "Mini51XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S5P3B": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1768": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1769": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM366FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1763": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "Mini52FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F101C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1766": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKE16F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG380F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG380F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1765": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S5747": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5747.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L475JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG14P532F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P532F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P532F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L475JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NM1200LBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U35FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P231F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM3HPFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F378CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1785": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1786": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1787": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x000020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x000004000"}, "IRAM2": {"start": "0x20080000", "size": "0x000004000"}, "IROM1": {"start": "0x00080000", "size": "0x000020000"}}, "debug": "SVD/SAM3U/ATSAM3U2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAM4LS2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1788": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4200-Q48x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "N572F072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "MCIMX7U5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NUC121ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MCIMX7U3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "STM32L071RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG980F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG980F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG940F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG940F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F131H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F131H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4LS2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32H743VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32WG990F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG990F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H743VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L471RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B840F1024IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L471RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC240SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F450ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NUC2201SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F723ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U34FHN33/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC220LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F412CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1114FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L052K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B231F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B231F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BFD18S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAML21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG822F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG822F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM367FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11C24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG14P231F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG280F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TM4C123BE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG350F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG350F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F215VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F215VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H2FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F756IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S1F11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK65FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "NUC122ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM4LS8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKS20FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C49L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC812M101JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M452VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F479ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF315R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9AF312K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32HG321F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG321F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3H2FUDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11E14FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F413VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32PG12B500F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini54XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1233H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1302-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F778AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2CC9J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "Mini51LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC11A14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1G21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1g21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1115JET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC220LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P332F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L053C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMR21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108CZ": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_192.FLM": {"default": "1", "ramsize": null, "size": "0x30000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x08000000", "size": "0x30000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2D55GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L053C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC122ZC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "XMC1201-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S30": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1231H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32W108CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F437II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114LVFHN24/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F264S/X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK10FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54102J512": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F413CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32LG230F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1302-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1V131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F350K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ATSAMV71N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ARMCM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM372FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H0FMDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG890F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG890F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0519SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1332": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F231E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F231E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM3N1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9879QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L021K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM368FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TLE9867QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "NM1520LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK21DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E1A11B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM4LC8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3748": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3748.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4LC8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO102LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF321K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM037FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M037.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKL26Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL26Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GK6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NM1820EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2GK6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F437ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV42F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F437ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMC21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1517JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F12366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NUC120LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21E18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54606J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "ATSAMD21J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0518SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW31Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6X4": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC1112FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6X1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "S6E2D35GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32G232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG13P632F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1200TBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1401-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C5AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F103ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L4R5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B320F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20N/ATSAMC20N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF512R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L100RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3634": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123AE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2GM6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1112FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2GM6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini51LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F103V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "M054ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF512N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S1850": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1850.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG280F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG280F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52354": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20N/ATSAMC20N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4320": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4323": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4322": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4325": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F302CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG990F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG295F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG295F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32GG940F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG940F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3A8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3A8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H1FPUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 16384], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_48.FLM": {"default": "1", "ramsize": null, "size": "0x0000C000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x0000C000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK64FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5K31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG1V131F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKE18F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD51J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F777VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAM3U1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "Mini57TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG880F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG880F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG14P732F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P732F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P732F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L486JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ADSP-CM419F-BCZ_M4": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "0", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M4/CM41x_M4_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.pdsc", "memory": {"IROM2": {"start": "0x11001000", "size": "0x000FF000"}, "IRAM1": {"start": "0x10000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20010000", "size": "0x00018000"}, "IROM1": {"start": "0x11000000", "size": "0x00001000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S5G56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1404-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV10Z32xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P32_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.8.0.pack", "compile": {"header": "Device/Include/MKV10Z1287.h", "define": "MKV10Z64xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LM3S1911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B420F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F446VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F12366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F446VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F412RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F722IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM367FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F245J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM3A4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3A4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMD11C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD11_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L110C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC804M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32WG895F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG895F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "Z32F12811ARS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F469IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C28J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12345_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1114FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11E36FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3S2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S2B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "NUC120RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG232F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG232F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C59H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF465K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1252": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF465L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL81Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL81Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL81Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL81Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL81Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMV70Q19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [4194304, 8192], [4194304, 8192], [4194304, 8192], [536870896, 16], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "Mini51TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4CMP32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMP32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3H5FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F302C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF566K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG1P132F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F705J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4400-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F767IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "S6E2DF5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4R5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM370FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG395F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG395F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M485KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "XMC1301-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F131E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F131E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO112VC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMV71N19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TM4C123GE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C29J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L162ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LC2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG895F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG895F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1302-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG14P231F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG880F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG880F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK40DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SKEAZN16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO110KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF311K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM366FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG840F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG840F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG220F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451MRC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC120LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini58LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCM0P": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LM3S2776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M052LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B510F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC131SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG13P732F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD10D13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4088FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL04Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2G28J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "SN32F773T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G210F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G210F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G210F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MAX71637": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71636": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MK21DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG840F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG840F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "LM4F111B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F111B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F0008_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM3H5FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11D14AM": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE18F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD11D14AS": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMC21N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21N/ATSAMC21N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1294NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A04UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini52TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32GG11B840F1024IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME51J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "TM4C129CNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1403-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F122E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F122E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK64FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9L71": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l71.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG14V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14V/Include/em_device.h", "define": "EFR32FG14V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14V/EFR32FG14V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F415OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32LG380F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG380F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1302-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMS70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC11U35FET48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC240VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F1656_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33MA384A": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 256]], "algorithm": {"AC33MA384A/Flashloader/AC33Mx384A_384.flm": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33MA384A\\Core\\include\\AC33Mx384A.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33MA384A\\SVD\\AC33Mx384A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P431F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HC32L110B6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG1V131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32HG308F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG308F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1549JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG942F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG942F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF341M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM3X4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "LPC11E67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SKEAZ128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG890F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG890F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G6FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC123SC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M481LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "ATSAMD21G18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21G18AU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F773S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F732VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M2351ZIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "XMC1302-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F078CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3826": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s3826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC43S20": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG980F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG980F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F405ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S9B95": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b95.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1114LVFHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9B96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32G230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52331_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L051R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM3HQFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4108-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L051R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1520RD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F303RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK11DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F303RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG54J19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMDA0G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1V131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L152VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG12P232F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKM33Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF114R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F50220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "PAC5250": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H46F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC11U24FET48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D35J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG895F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG895F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG880F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG880F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B110F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L452VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG222F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54616J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "ATSAME70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L452VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9GN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9gn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1231C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1231C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG14P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG825F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG825F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B820F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P732F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F303R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M0516LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF312R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F303R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC230RC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F469NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32LG890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1224FBD64/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC4104-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LPC51U68": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC51U68_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC51U68_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC51U68JBD64"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC51U68_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC51U68.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B540F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMDA0J14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F2641J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD64/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "MK20DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330F6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F130K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F407ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F407ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B420F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM365FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M365.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM0plus": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM0plus/Include/CMSDK_CM0plus.h", "define": "CMSDK_CM0plus"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0plus.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "GD32F130K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3H3FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1510LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B520F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6Y7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F302R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C129DNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "R7S72100": {"core": "Cortex-A9", "vendor": "Renesas:117", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.RZ_DFP.1.1.0.pack", "compile": {"header": "Device/Include/RZ_A1H.h", "define": "RZ_A1H"}, "pdsc_file": "http://www.keil.com/pack/Keil.RZ_DFP.pdsc", "memory": {}, "processor": {"fpu": "DP_FPU"}}, "MCIMX6Y2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32L073VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SMM-SSE-200": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.1.0.3.pack", "compile": {"header": "Device/V2M-MPS2-SSE-200/SMM-SSE-200/Include/mps2_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS2_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "20000000"}}, "STM32F779NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV44F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFR32FG1V131F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F072CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF524K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF524L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF524M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF466N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F407ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMR21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5B91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5b91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DL13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "EFM32TG11B140F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1P132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF466R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG995F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG995F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC442VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EZR32WG330F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4C16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MK21FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG995F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG995F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54628J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54628J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54628.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF514N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG842F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG842F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME54N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32HG108F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG108F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C123GH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG220F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32MG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC121SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123ZD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG14P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P732F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F52342_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L073V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC123LC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG1P232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMC21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD10C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32WG840F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG840F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SA16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG290F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG290F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F030K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3HNFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DSA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC845M301JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MB9BF404R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C4AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF404N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4800-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "GD32F350C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32TG11B520F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2G36J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32MG13P832F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P832F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P832F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2G36H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKM14Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F758F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NANO110RD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MIMXRT1051": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1051.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F765II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MIMXRT1052": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1052.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M4LEDLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG842F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG842F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51802_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F52241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L475ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF428S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "DS_CM3": {"core": "Cortex-M3", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.1.1.0.pack", "compile": {"header": "Device/DS_CM3/Include/DS_CM3.h", "define": "DS_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.pdsc", "memory": {}, "debug": "SVD/DS_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC4333": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4330": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "SN32F774T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "Mini54XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F774S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ARMv8MML_DSP_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MKL04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F132H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F132H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051R4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMHA1E15AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1b/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1b/svd/ATSAMHA1E15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F051R6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV46F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F256VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F358VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MIMXRT1052xxxxB": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"arm/MIMXRT105x_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "arm/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1052DVL6B"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MIMXRT1052.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "600000000"}}, "EFM32G200F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G200F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG13P732F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U24FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1225FBD64/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "EFR32FG1P131F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F350CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "nRF51824_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32GG11B310F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MKV10Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "EFR32MG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P231F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S8730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8733": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8733.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AFA44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M451LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32HG320F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M452LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG840F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG840F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NANO100SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S8933": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8933.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NM1823ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S8930": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8930.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C19J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG232F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG232F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "A31G122": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536866816, 128]], "algorithm": {"A31G12x/Flashloader/A31G12x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G12x/Flashloader/A31G12x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G12x/Core/include/A31G12x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "A31G12x/SVD/A31G12x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "A31G123": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536866816, 128]], "algorithm": {"A31G12x/Flashloader/A31G12x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G12x/Flashloader/A31G12x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G12x/Core/include/A31G12x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "A31G12x/SVD/A31G12x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C129ENCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1345FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MCIMX7S5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "MKW41Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG232F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG232F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U4E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M451RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M052ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1100-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM4050": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM4x50.FLM": {"default": "1", "ramsize": null, "size": "0x7F000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM4050.h", "define": "__ADUCM4050__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x7F000"}}, "debug": "SVD/ADuCM4050.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "52000000"}}, "LPC54607J256BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EZR32HG220F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG320F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1857": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1850": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F101ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1853": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC18S50": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM0/Include/CMSDK_CM0.h", "define": "CMSDK_CM0"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TLE9861QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9861.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC18S57": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1549JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F450IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM4F211H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F211H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F450IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M058LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F450II": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC54618J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "MB9BF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1B131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF121J": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9B120J_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xJ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC20J18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P232F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F0008_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32MG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKV31F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F128VLL10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV31F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F52344_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21E19A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E19A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C129XKCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129XKCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F130C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F130C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3N00B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N00A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC54606J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM3H4FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2G38J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2HG4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HG4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NM1820LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC4108-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5762": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5762.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F102R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F102R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F038F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F102R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F767F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M481SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32ZG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4800-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F779II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32WG942F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG942F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1112FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52352": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK24FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN256VDC12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F25612.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F22366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKM33Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME54N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L051C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKL15Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6753": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6753.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG330F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3X4E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "NUC100RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M2S005": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "LPC11U34FBD48/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF141N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1B232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E1A12B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG230F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG230F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG330F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S57": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC43S50": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "EFR32BG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC140LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L021F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F144x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54016": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54016JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54016.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S8938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P233F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F413MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG14P733F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P733F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P733F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L485JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L485xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F413MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54606J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32L443CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F100ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F303C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAME51J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EZR32WG330F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG330F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F091RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F102RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G890F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G890F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S2276": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2276.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32ZG108F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1233C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1233C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM475FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9844-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE9844_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}, "Flash/TLE9844_2.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4700-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMC21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52253_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0516ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F1653_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1517JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG232F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG232F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F072RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2CC9L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F150C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33M6128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1343FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2GK8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A12FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4076FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F150C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3U4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG895F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG895F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F071VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF565K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG14V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14V/Include/em_device.h", "define": "EFR32FG14V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14V/EFR32FG14V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD51N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NANO100NE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF344N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1120DC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF322K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F410T8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TLE9877QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF322L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF322M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9360": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "M4TKLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKL46Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L062K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L062xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L062x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFR32FG1V132F32GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F32GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32HG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKL24Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S3654": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U14FET48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S3651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52341_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1251B": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA0G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF115R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3H2FSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F103T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG1B232F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5U91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5u91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451MSD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F103T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F723IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F101R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F50241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F101R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "XMC1302-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LM3S1651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM330FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM330_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F437VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A02UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F265J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1P332F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L073CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F350R4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F350R6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F122H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F350R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F170C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C2AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M453LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK53DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B520F128IQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1104UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F205RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L073CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F405ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4R5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW31Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG995F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F410RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9792": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9792.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG880F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG880F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM366FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SP32A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4SP_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4SP/sam4sp.h", "define": "__SAM4SP32A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4SP/ATSAM4SP32A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1P732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "Z32F12811ATS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK12DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32GG11B120F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F415ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F1654_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF156R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1316FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1V132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U14FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F247F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827YB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L162RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F051C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3HPFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG310F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG310F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMR21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF467R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F103ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C123GH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32L476ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF467N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F101RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM068FWXBG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M068.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Z32F06410AKS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG53N19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B540F64IQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "AC33M8128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3HNFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TMPM4G6F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG13P232F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P232F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P232F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F768F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123GH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC802M001JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32FG13P233F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P233F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P233F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C1297NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1297NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F745IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F745IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "IOTKit_ARMv8MBL": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MBL/Include/IOTKit_ARMv8MBL.h", "define": "IOTKit_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L152VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC200SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK20DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P132F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC824M201JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC824.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F105VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC54005": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54005JET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54005.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC802M001JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32F777ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM343FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S815": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s815.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD10D14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG51N18": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51N18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3N26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s3n26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG11B520F128GM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F248BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54616J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EFM32WG942F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG942F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129CNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC20E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F103RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF405R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "A31G111": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536867328, 128]], "algorithm": {"A31G11x/Flashloader/A31G11x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G11x/Flashloader/A31G11x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G11x/Core/include/A31G11x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "A31G11x/SVD/A31G11x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M4TKVE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L082KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12365_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F103RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2C28H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9AF156N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG14P232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SKEAZN32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "SN32F759F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J512UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF405N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L082KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1115FET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F358CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFA31N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TMPM362F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M362.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG842F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG842F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG280F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG280F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AFA41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4S16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B520F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472HG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "MB9BF429S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32LG330F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG330F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF429T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "M054ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M052LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F378RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG12P431F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L152R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M481SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC100LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV58F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "HT32F52220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32MG14P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B110F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "AC33GA256": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024]], "algorithm": {"AC33GA256/Flashloader/AC33GA256_CDFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33GA256\\Core\\include\\AC33GA256.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33GA256\\SVD\\AC33GA256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32JG12B500F1024IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120DB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H4FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A11FHN33/001": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1435": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005C00"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1435.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TMPM341FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM341_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "S6E2C2AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG360F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG360F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2H46E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG900F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG900F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG350F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG350F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini54TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LM3S5791": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5791.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H46G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2C39H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM3H4FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1320LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1320_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1320_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1320_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NM1320AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO103SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1202-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG13P732F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4800-E196x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM364F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M364.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ARMCM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC812M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F413RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F038G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MIMX8MD7xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "NUC120VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "K32W022S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W022S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MK20DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32L053R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L053R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1549JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M0564RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Musca": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [[2097152, 65536]], "algorithm": {"Flash/MT25QL512_DC.FLM": {"default": "1", "ramsize": "0x00020000", "size": "0x10040000", "ramstart": "0x20000000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.1.0.2.pack", "compile": {"header": "Device/Include/system_cmsdk_musca.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.pdsc", "memory": {}, "debug": "SVD/Musca.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F091CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450ZI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F405OE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32WG360F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG360F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMHA1G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1a/svd/ATSAMHA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG222F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F439NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F450ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MAX32652": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "M2S010": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "MAX32650": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MAX32651": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "nRF51801_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F439NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAML22N16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22N16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK70FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG295F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG295F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S32K142": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"addon_cmsis/Flash/S32K142_P256_2KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "platform/devices/S32K142/S32K142.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L072RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF321M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF321L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1547JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MK20DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO120LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MKE02Z64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C1236H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1236H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1112FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L051T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F413RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F301R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC824M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC824.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F301R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L072RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAME51N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NM1120FC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L051T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3H5FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC54101J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "S6E1A12C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L152RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1402-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG332F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32L152RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "NUC240SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC54114J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32LG330F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF218S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF218T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H743BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MB9AF131N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HC32F003C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F003.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.1.0.0.pack", "compile": {"header": "Device/Include/HC32F003.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32F003.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4TKRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32TG825F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG825F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128GQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKE02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "M0519LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F706BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F048G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG995F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1232C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1232C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MVF50NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMHA1E16AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1b/svd/ATSAMHA1E16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P432F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMC20J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D55GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F767VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M0518LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F031K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME53N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "ARMCM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "NANO112SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "AC30M1332": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4S2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32PG1B200F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NANO120KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM4G9F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM37AFSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M37A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF118S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF118T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC220SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMD21G15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F746VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B420F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F031E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC200LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6633": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6633.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG380F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG380F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF121M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG990F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG990F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C38L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG995F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG995F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F170R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM374FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M374.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF141L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF141M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3S1A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKL26Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32F146KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM3HMFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "N572F065": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\N572F065_v3.svd", "processor": {"clock": "48000000"}}, "LPC844M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "HT32F50220_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG11B820F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H44F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H44G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4A6ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2H44E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54113J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32LG940F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG940F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKW35Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO103LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F746VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L162VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E36FHN33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMC21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B540F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L031F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "BlueNRG-1": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG1.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x28000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.1.1.1.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x28000"}}, "debug": "SVD/BlueNRG1.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MCIMX7D3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NANO120SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "BlueNRG-2": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.1.0.0.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x40000"}}, "debug": "SVD/BlueNRG2.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MB9BF564L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO100ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF564K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F50230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF156M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "R-IN32M3-EC": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_EC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "AC33M4064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123AH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1402-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKL14Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "LPC802M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32PG1B200F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC122LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "HT32F5826": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F5826"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F5826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TM4C1299KCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1299KCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F756J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF312L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54608J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54608J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54608.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO130SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "HT32F1755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini54XFHC": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW20Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW20Z4.h", "define": "MKW20Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW20Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F058C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC4350": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MK64FN1M0VLL12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.2.3.0.pack", "compile": {"header": "platform/devices/fsl_device_registers.h", "define": "CPU_MK64FN1M0VLL12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "platform/devices/MK64F12/MK64F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC4353": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO102LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC4357": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MT7687F": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[268435456, 4096]], "algorithm": {"tools/keil/mt7687/7687_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt7687/Include/mt7687.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IRAM2": {"start": "0x00100000", "size": "0x00010000"}, "IROM1": {"start": "0x10000000", "size": "0x00200000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "192000000"}}, "TM4C1233E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKV42F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "LPC54101J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4502-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2DH5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F350K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NM1100FAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM343F10XBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV42F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "MKM14Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P131F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F401VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "Mini55TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKL34Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL34Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL34Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6G1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C3AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX6G3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6G2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM462F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54018": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54018JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54018.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32FG14P231F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC505YLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "S6E2C58L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1138": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1138.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AFA42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK60FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK60FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MCIMX6G0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32LG230F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK21DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1133": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1133.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "APOLLO512-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK50DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NANO130SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ARMCM23": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "QN9083A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F769AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC845M301JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAMC20G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG13P231F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG842F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG842F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKV56F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "NANO120LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM4F211E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F211E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U35FHI33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F745VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG225F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG225F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F767VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAM4LC2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F128GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F217ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F217ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2533": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2533.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32GG880F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG880F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG395F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG395F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F769BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL26Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4R5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F110E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F110E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L073VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "STM32L471VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAML21J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G9FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAML21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG942F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG942F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK28FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28F15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "LPC11U34FBD48/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HC32L110C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U34FHN33/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG322F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F50230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F52231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC230SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2HG6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1342FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HC32L150F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC4402-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini51FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMC20E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1F16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG330F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG330F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C4AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMDA1E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMG51G18": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51G18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L083VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1820ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G280F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G280F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F231H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F231H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM073FSDUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M073.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F405ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32ZG210F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32HG308F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG308F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1100-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AU9110LF3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/AU9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}, "Flash/AU9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/AU9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4LS4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC123SD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4LS4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F469AE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "APOLLO256-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L083VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG230F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG230F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NANO100KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO103ZD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "TMPM332FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C5AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M482LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFR32MG13P632F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M2S025": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "MKL24Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H5FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123SC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9D96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini58ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9877QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C1299NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1299NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M453VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4N8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM4N8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG13P932F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P932F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P932F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L162QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32PG12B500F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1313FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC200SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11A14FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG840F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG840F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF368M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1764": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG14P632F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P632F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P632F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G8F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2D55J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F048T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL25Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1765_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F207ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "PAC5220": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D31": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "NUC029FAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AE\\Include\\NUC029FAE.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NUC029AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "PAC5223": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NM1120EC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV10Z16xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P16_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.8.0.pack", "compile": {"header": "Device/Include/MKV10Z1287.h", "define": "MKV10Z64xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MKW21Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F427VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F450VI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M453RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF131M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF131L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F427VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3U1E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1313FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF131K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9BFD17S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "XMC1404-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BFD17T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKW22D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW22D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF567R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4LC4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG222F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32WG330F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF366K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL25Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S70": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "MB9BF567N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF567M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC120VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKM33Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "M058SZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32MG12P232F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F215ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "M484SIDAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LPC11U23FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG995F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG995F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F215ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FDH20/002": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMDA0G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1313FBD48/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L452CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF117S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "M453YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M452LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M0564LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F110H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F110H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L021G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4072FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK22FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12365_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S9D90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF617S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF617T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H753XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32GG11B820F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20J17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C4AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1301-Q040x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F2451BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U37FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32PG1B200F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32WG895F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG895F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VE3DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B520F128GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG14P732F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAME53J20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F417VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L431VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG309F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG309F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F070F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L486VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L031E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM13Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM13Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L031E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32LG280F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG280F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F733IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4315": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "QN9080A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "QN9080C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9080B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54102J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1402-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U13FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL43Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1512": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM3HMFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U36FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1100-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9BF518S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F042C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "RC10001": {"core": "Cortex-M0", "vendor": "RelChip:146", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.relchip.com/Keil/RelChip.RC10000.1.0.0.pack", "compile": {"header": "Device/Include/RC10001.h"}, "pdsc_file": "http://www.relchip.com/Keil/RelChip.RC10000.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD/RC10001.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "4000000"}}, "STM32L031K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK30DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L031K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MKM34Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32JG1B200F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKV58F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S6952": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6952.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4CP16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF155R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG13P732F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMG55G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL27Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMR21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B820F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6V7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32BG1B232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S2608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6V2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC804M101JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9BF521K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF142N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM072FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M072.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG230F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4367": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "ARMCM33_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EFM32LG395F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG395F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B540F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM372FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2CC8H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S1R26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG330F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG330F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B320F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C29L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M451MRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK22FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F042K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U35FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TC35678FXG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "TMPM367FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E1A11C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1112FHN24/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P832F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P832F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P832F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG13P632F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F50231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L471VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "APOLLO256-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1656": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1114FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG232F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG232F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1P133F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ARMCM33": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ADuCM361": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "ADuCM360": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM360.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32LG990F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG990F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P431F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P431F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P431F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F212E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F212E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG14P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM390FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM39x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG290F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG290F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MIMX8MQ6xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MKL04Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "N571P032": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N571E000.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\N571P032_v3.svd", "processor": {"clock": "23000000"}}, "TMPM367FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M483SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32L152QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5956": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5956.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TC35679IFTG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "SN32F757F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MVF51NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NN151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "NANO120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S5951": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5951.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF315M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32G890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1404-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1937": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1937.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4E8E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG230F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC4078FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F479VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L152VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK02FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "LM4F112C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F112C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4A6AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG842F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG842F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32PG1B200F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F102C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F111H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F111H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F190T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini55LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M481LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "XMC1201-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Z32F06423AKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF305N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F746ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F746ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG1P132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C1230H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1230H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MIMXRT1051xxxxB": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"arm/MIMXRT105x_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "arm/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1051DVL6B"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MIMXRT1051.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "600000000"}}, "HT32F0008_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32TG11B340F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "A31G112": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536867328, 128]], "algorithm": {"A31G11x/Flashloader/A31G11x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G11x/Flashloader/A31G11x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G11x/Core/include/A31G11x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "A31G11x/SVD/A31G11x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC822M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC822.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "NUC130VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B120F128GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V032F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V032F256GM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V032F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M052LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV31F512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F512VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MKV31F51212.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4S5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H5FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32LG230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F038E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C59L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4SA16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG230F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG230F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VMD18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "M0564LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F417IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LPC810M021FN8": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x00001000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/LPC810.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFR32FG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC123ZC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F122C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F122C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MVF50NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "EFR32BG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKE15Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMHA1G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1a/svd/ATSAMHA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MVF60NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "EFR32FG1V232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1B231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2C18J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1115JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1402-Q048x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129LNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129LNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG222F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32MG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MD7xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MB9BF505N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F102CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL16Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD48/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32F318C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM4G9F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54616J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S9B92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L432KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "CMSDK_CM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAML21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF116M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC220LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO110RE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32TG11B540F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK12DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1B21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1b21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E14FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F098CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM36BFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "PAC5210": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG11B540F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC126RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKW24D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW24D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF616S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F303VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK70FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF616T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32HG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32WG230F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG230F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2DH5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG11B420F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF618T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC120RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L452RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L452RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF618S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAME51N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC11E68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32LG995F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG995F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32JG1B100F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC220VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F350C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "SN32F236J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54618J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54618J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54618.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM366FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4E16E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4E16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1547JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32G800F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G800F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G800F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S67": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1232H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1232H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F105RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF154M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF154N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NANO102ZB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAM4S4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMV70J19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "GD32F330K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NANO120ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F401RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C129ENCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG110F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG110F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "AC30M1464": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1530VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B540F64IM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1654_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L081KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F031G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F0008_24QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32F031G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF154R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11C14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6ZXR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZXR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C32E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32E_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4C32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW40Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW40Z4.h", "define": "MKW40Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW40Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L073RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L021D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "version": "0.1.0", "STM32L073RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M453VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG980F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG980F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG980F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG980F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "K32W042S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W042S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG295F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG295F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BFD18T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL33Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD20J14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4402-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F746IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BFD16T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S2D93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s2d93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F131C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F131C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMHA1E14AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1b/svd/ATSAMHA1E14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "Mini51XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BFD16S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32GG11B520F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C38H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MK11DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F746IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG110F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1520RC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK51DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF566R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG14P231F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2HE6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF506N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG13P632F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF506R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC126VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F217VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC21J18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1519JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF566L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG230F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG230F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MKE04Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L476RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B110F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L476RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG14P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG332F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG332F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM4C4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1751": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1751.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK60DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF314M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F2755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B840F1024IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F318K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4504-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG390F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG390F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4337": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32L151CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV10Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "XMC1404-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11A13FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F232E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M452LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L475ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F239F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4370": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "EFM32TG210F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F705BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF428T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32L041K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK20FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO130KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF105R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF568R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG940F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG940F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L151C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F268F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112LVFHI33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMHA1G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "samha1a/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1a/svd/ATSAMHA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF568N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F358RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF568M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL13Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ARMSC300": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMSC300/Include/ARMSC300.h", "define": "ARMSC300"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F765BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1653_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32FG14P232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM380FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F120H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4076FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1404-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LS4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMDA1G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C129EKCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129EKCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32JG1B200F256GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L486QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK10DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC442JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "STM32L100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011K3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC100LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L011K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG210F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1439": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1439.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2DF5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ADuCM320i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320i.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF61NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NN151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "M451LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG940F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG940F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "nRF51822_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F412ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52354_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DH5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL82Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL82Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL82Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "96000000"}}, "EZR32WG230F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F205RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S10": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32PG1B200F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F205RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1810": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "NUC505DS13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1812": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1813": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1815": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1817": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L162RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2U93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s2u93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "NM1120TC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM036FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M036.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NM1520LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L162ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1231D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AFB44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC4088FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F407VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L041E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F429IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC130LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F121B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F121B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F2755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1120XC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC220LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC029TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1124JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x08000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F091VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L471JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L471JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM4G9FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MVF50NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S9C97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9c97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F098RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "M487KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F767NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B120F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM462F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MVF60NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "XMC4504-F144x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4R9I_EVAL.FLM": {"default": "0", "ramsize": null, "size": "0x04000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3S8B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EZR32WG230F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54605J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM074FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M074.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1302-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SSE-200-MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS3_SSE_200_BSP.1.0.0.pack", "compile": {"header": "Device/V2M-MPS3-SSE-200/SMM-SSE-200/Include/mps3_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS3_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS3_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V131F32GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F32GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EZR32LG230F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "Mini58TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746BE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EZR32WG230F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG360F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG360F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF368R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2C49J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF368N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4N16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "Mini57XDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32M140J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S8738": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8738.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ADuCM3027": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "ATSAMC21N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21N/ATSAMC21N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1311FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG390F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG390F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1635": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1635.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM3029": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "STM32F100VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MKW21Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F130H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F130H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F100VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "SN32F7651BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L476ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32TG11B320F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini54TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "K32W032S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W032S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F110B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F110B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9G97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9g97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F50231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C123BH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC130RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO130KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C5AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F469NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F415VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "Mini51TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32ZG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F373C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG330F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG330F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GM8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F072VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2G28H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM3HNFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF505R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "nRF52832_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "IOTKit_CM23": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM23/Include/IOTKit_CM23.h", "define": "IOTKit_CM23"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L433VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21J17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF115M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMC20G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini55ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F373CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M058SSAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F413VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M487SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "MB9BF168N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF168M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F405VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F439BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F765ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF168R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAME70N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFM32HG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2GM8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM475FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32WG230F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAM4N8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32WG332F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG332F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M485SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F101VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32H753VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32F101VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM383FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F301K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG14P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1960": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1960.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L496ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F52253_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F723VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F769BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF412R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMA5D33": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D33.svd", "processor": {"fpu": "DP_FPU"}}, "HC32F005C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F005.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.1.0.0.pack", "compile": {"header": "Device/Include/HC32F005.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32F005.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC123ZC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4200-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG110F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B540F64IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF412N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HC32L157KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMV70Q20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKL16Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SH32F205": {"core": "Cortex-M3", "vendor": "Sinowealth:149", "sectors": [[0, 2048]], "algorithm": {"Flash/SH32F2xx.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.sinowealth.com/ftp/tool/Arm32/Sinowealth.SH32Fxxx_DFP.1.0.0.pack", "compile": {"header": "Device/Include/sh32f2xx.h", "define": "SH32F2XX"}, "pdsc_file": "http://www.sinowealth.com/ftp/tool/Arm32/Sinowealth.SH32Fxxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\sh32f2xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AFA32L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA32M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG890F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG890F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F423ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKW01Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW01Z4.h", "define": "MKW01Z128xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKW01Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG12P431F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1100-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F120B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F120B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L157K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3N0B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S817": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s817.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M453VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "A33G526": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "A33G527": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LPC812M101JTB16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32L151VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P333F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L151R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM366FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF122K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3S4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG840F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG840F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3S4A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3N1B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L162VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG110F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F334C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF144M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF144L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F107VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F334C4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5K36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NANO120ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F479BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100KC3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32MG12P432F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32FG1P131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9AFA32N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO120KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO100NC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1N11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "R-IN32M4-CL2": {"core": "Cortex-M4", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [268435456, 131072]], "algorithm": {"Flash/R-IN32M4_MX25L6433F.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M4_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.1.0.1.pack", "compile": {"header": "Device/Include/RIN32M4.h", "define": "RIN32M4_CL2"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M4_CL2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG222F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HC32L110B4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F429NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1404-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F302K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M058LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF318S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFR32FG12P431F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S301": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s301.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S300": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s300.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F207VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F439AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B520F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1236E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1236E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMD21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21G18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1316FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1114FBD48/323": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32H743AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32JG12B500F1024GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "NM1120ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1N16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B820F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F205VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P433F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKM38Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM38Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_48LQFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1751": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F205VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG395F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG395F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC4312": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NUC505YO13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "MKM33Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_CM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC1825": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1827": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC54628J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54628.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LPC1820": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1823": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1822": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MCIMX7S3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "EFR32FG1P133F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG14P632F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK51DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9781": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9781.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL16Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1100-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1112FHI33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG322F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM4F132C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F132C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L071K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4R9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF367M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF367N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F411CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1100FBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG13P231F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L041F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F042G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L100R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM4G9FDXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO112SB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ARMCM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0/Include/ARMCM0.h", "define": "ARMCM0"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM3/Include/ARMCM3.h", "define": "ARMCM3"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EZR32WG330F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32M140F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S328": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s328.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S5T36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s5t36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL36Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M2351KIAAEES": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "EFM32LG380F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG380F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFR32FG13P232F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P232F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P232F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11C14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADSP-CM419F": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.1.3.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x11080000", "size": "0x00080000"}, "IRAM1": {"start": "0x200F0000", "size": "0x00008000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x11000000", "size": "0x00080000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L071KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L162RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC240LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "CMSDK_CM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM3/Include/CMSDK_CM3.h", "define": "CMSDK_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "ATSAMV71N20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MB9BF216S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NANO100KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EZR32LG230F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN512VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F51212.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6537": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6537.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9997": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9997.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG11B540F64GQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S2110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF114L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F1655": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32HG320F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32GG11B510F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N1A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1E14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MKL26Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL26Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9869QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9869.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAM3S4B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKV11Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32G890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L083CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F230E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F230E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54101J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L083CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F769F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SKEAZ64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "XMC1402-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F373R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F373RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S6918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMG54G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG900F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG900F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4E8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F048C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1125JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKL27Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F205ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C18L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKL43Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG222F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF129T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LPC1113FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF144N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK28FN2M0Axxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28FA15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0AVMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28FA15_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x34000000", "size": "0x080000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28FA15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "EFR32FG1V032F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V032F256GM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V032F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC200LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1P131F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2C19H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L072V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "TMPM4G8FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG12P231F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMG55J19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S612": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s612.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F732RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG332F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG332F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15BU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15BU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1231E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC131SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S617": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s617.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC804M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9AF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF50NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "M451MSC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F130C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "GD32F130C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG53G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E13FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG108F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B120F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F190R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32WG330F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3Z26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s3z26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F190R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD51G18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51G18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32TG108F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF522L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF522M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3N0A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MB9BF522K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F330C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "Mini51ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "MK27FN2M0Axxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27FA15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0AVMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27FA15_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x34000000", "size": "0x080000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27FA15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "TLE9867QXW20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F50231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F50230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L4A6VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F330CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMV70J20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F756NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M451SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG230F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG230F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L452CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF132L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32HG309F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG309F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF132K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL13Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG110F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4300-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4300_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4300c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4300_series/Include/XMC4300.h", "define": "XMC4300_F100x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x0FFC0"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4300.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S3739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC4500-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC442RI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M0564RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM470FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F429II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F405RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F768AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0564VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKV46F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F256VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "NM1330LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F405RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2C38J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F405RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1402-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK65FX1M0xxx18WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L451VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM330FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L451VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK63FN1M0xxx12WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1301-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32HG310F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG310F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32FG13P231F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5R36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F50231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F777II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMC20E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF316M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL05Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F111E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F111E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M052LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG395F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG395F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5P31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMCM33_DSP_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MIMXRT1021xxxxx": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096]], "algorithm": {"arm/MIMXRT1021_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1021_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1021DAG5A"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1021_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x020000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MIMXRT1021.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "500000000"}}, "MK65FN2M0xxx18WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "MKL17Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG940F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG940F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M484SGAAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC120RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL33Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L433CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C1232E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1232E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B820F2048GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112RB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD51J20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "HT32F52241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F120E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32PG12B500F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54113J128": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "nRF52832_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F302ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC4074FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F235J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52331": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S310": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s310.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MK20DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S316": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s316.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S317": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s317.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LPC11E37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S315": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s315.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F207IF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK22DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF415R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMDA1G14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1G14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TMPM3H6FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG842F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG842F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1114FBD48/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Mini54ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M452SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L011E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM341FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM341_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "NUC121LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9842-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285249536, 4096]], "algorithm": {"Flash/TLE9842_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11009000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9842_2.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0xA000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52354_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1226FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32F030C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG210F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MKV44F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD21E16BU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16BU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P332F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG842F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG842F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F030C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG110F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1833": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1830": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MKW21D256xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00010000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1837": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11D14FBD100/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11D14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LPC18S30": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MKW36Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S37": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F22366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F0008": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK51DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK11DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1402-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71N21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71N21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F0006": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL14Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF117T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F437IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "nRF52840_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\nrf52840.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F745ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1200-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMS70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F446ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M058LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG940F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG940F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H5FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F412VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "NANO110SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F410R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4700-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM370FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKE02Z16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD51N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L041G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442RG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NANO102ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S818": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s818.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD10C14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG54N19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F042F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MM32x031": {"core": "Cortex-M0", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x031_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.1.0.0.pack", "compile": {"header": "Device/Include/MM32x031.h", "define": "MM32x031"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/MM32x031.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B540F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S2671": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2671.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1315FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S2678": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2678.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F745ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1824FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0519LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L4S5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC11U67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F401CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401CD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NUC120VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMV71J20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MK65FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "Generic_Mini51_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F042T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32F003C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F003.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.1.0.0.pack", "compile": {"header": "Device/Include/HC32F003.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32F003.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM32Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM32Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG13P733F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P733F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P733F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L083RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M451RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52344": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM46BF10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM46B_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}, "IRAM2": {"start": "0x20080000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M46B.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F479BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5Y36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s5y36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9790": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9790.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F405VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC120RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L052C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F411VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM470FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1114FHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L052C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF366R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EZR32HG320F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4800-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKV30F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L471ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L471ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1317FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1225FBD48/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC1202-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1V132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M483KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LM3S828": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s828.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini57EDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MVF60NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "EFM32TG11B540F64GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF366N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1958": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1958.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF366L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF366M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG330F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG330F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG13P732F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF60NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF306N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F107F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F766BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC832M101FDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC83x.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F078VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF306R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "CMSDK_CM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4_FP.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "ADuCM320": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4700-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM383FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L051C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "M4TKLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4500-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9879QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F101T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MK60FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG360F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG360F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1112JHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9BN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKE06Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "Mini57FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52344_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H0FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H1FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B340F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1302-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DF5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S5D91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO130SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32LG360F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG360F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2C49H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M4LEDLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "AC30M1432": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C48H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21E17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F755J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF324L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG14P733F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P733F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P733F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32PG1B100F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO110RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32WG890F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG890F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1230E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1230E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2DF5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4CMS32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMS32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMDA1E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F105V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini52ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAME53J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME53J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32LG390F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG390F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32PG12B500F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1202-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG14P732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M487JIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32JG12B500F1024IL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG390F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG390F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MAX32660": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32660.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32660.flash": {"default": "0", "ramsize": "0x00018000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32660.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32660/Include/max32660.h", "define": "MAX32660"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32660.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MAX32660/max32660.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "NANO110KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC54113J128BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKW36A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD51J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFR32FG1V131F32GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F32GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1114LVFHN24/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U35FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1100DBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1302-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M058SFAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1518JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC54605J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "HT32F52354_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L431RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M2351KIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "EFM32LG332F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG332F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F091CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32JG1B200F256IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF414R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG380F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG380F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF414N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMS70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L486RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9877QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "M452YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M451MLC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG14P231F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NANO100LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32MG1B732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK50DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1301-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL43Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL43Z4.h", "define": "MKL43Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL43Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MQ6xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "EFM32GG11B510F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM333FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG295F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG295F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NM1100XBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F745VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32WG942F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG942F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFR32FG1P131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG13P632F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32FG1P131F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2CC9H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKE15Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1767": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF514R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAM4N16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SN32F767BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B340F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71Q21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKS22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1200TAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NM1530VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32L110C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MKE14F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG11B510F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC123LD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TM4C123BH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F328C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "Mini58FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F212H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F212H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM4G8FDXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3HMFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG295F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG295F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TMPM4G7FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1519JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S1165": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1165.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F030R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1162": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1162.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2HE6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L082CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F417ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F12365": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NANO112RC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F768BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S9U92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B510F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9U96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G222F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G222F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4400-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MKL17Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5662": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5662.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L011D3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L476QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMHA1G15AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1ab/svd/ATSAMHA1G15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F429IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L052R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F401CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "MK53DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK21DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71J19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32TG225F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG225F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3S8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "STM32L052R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F777NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7652BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC200LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32H753BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32PG1B200F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B120F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FBD100": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3J26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3j26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3U2E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U2E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32GG11B840F1024GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P133F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S8630": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8630.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Generic_Nano100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "NUC505DLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1226FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32L496VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F765IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7741J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK81FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK81F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK81FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK81F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK81F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "STM32F303C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV71J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C39J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF518T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "SKEAZN64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG11B510F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1765_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1B131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1B632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ISD9130": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "MB9BF365L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF365K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG880F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG880F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF155N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1656_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TLE9871QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9871.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF155M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "Mini52ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M451VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG840F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG840F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG13P932F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P932F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P932F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC4088FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058SLAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S102": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s102.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S101": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "S6E2D55G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL27Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0516ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC54114J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F733VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MK40DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x0008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC120LD2DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC122SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "M453VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG1V131F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG1B132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2CC8L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4CMP16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P233F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P233F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P233F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1227FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "M451LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B840F1024IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B520F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P732F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F207IC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LS8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F401RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32WG395F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG395F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108HB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG1B132F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1302-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG232F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG232F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54605J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKV30F64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMD21E16L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM369FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC20J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF112K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKE02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "arm/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4CP16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16B_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M2S090": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "LM3S812": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52342": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAME53J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LM4F121C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F121C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC140RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAME53N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M054LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO120LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NUC120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H6FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M054LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1114FN28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F427IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMV70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F417ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9BF165K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMDA1E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF165L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3H6FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C1237H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG108F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG360F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG360F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAML21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM376FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA0J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG990F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG990F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MWPR1516xxx": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKPR1516_P16KB.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MWPR1516.h", "define": "MWPR1516xxx"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MWPR1516.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54101J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG1B232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451MLD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CCAJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F52231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG11B820F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C1AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1110FD20": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x1000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0400"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1200LAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW41Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F413ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMV71J21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71J21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKE06Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "NUC200VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B120F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV70N20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM3HQFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ARMCM33_DSP_FP_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F334R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG14P532F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P532F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P532F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F031C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4S8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C59J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD51P20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F765NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32G842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B120F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG12B500F1024GL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F070CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2939": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2939.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD51P19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M0516ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF515N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF515R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG330F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00002000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G8FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMV71Q20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "M482LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F429BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M451LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S5P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5C51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG380F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG380F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5632": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG14P733F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P733F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P733F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC54606J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F303ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L443VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F150C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM411F20XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768], [0, 32768]], "algorithm": {"Flash/TMPM41xA_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM41xB_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM411_unitB.h", "define": "TMPM411F20XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20008000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54102J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG12P231F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P231F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P231F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK20DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMC21J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG14P233F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P233F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM330FDWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54616J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32WG330F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG330F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TC35679FSG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "HT32F12345_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F746BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5D51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC100LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F247BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2GK8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4800-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L476VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HC32L110C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF468R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMD20E17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S3W26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s3w26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1111FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B840F1024GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1B632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF468M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF468N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG395F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG395F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1R21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "RS14100_1MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_1MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0xEE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.2.pack", "compile": {"header": "Driver/Common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0xEE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF565L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F469ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1401-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B520F128IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini52XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC140RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1290NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C123FH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123FH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC122SC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM3N2A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F237F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1621": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1621.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1150": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1150.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1625": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1625.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF417S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1315FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S8530": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8530.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M453RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF417T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S8538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG842F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG842F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F248F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL33Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GD1": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GD1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L462RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG14P632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L011G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L496AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L011G3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD21G15L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21G15L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1E14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F765ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M0516ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC4072FET80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG822F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG822F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG332F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG332F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M0516LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F767ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32ZG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG380F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG380F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F32GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F32GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4800-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKV44F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "TMPM4G8FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F52243_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F350G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ISD9361": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9300_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9300_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9300_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "S6E2D55JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1D21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M482SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LM3S1D26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "GD32F350G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F212H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMV71J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F2755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F769IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L475RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32G840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM4G7F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L475RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "IOTKit_ARMv8MML": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MML/Include/IOTKit_ARMv8MML.h", "define": "IOTKit_ARMv8MML"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1J16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1J11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC122LC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "EFM32HG210F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG210F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S2616": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2616.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1656_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1823LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC812M101JD20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S1Z16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s1z16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG330F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4500-E144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1P132F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKL36Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM373FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M373.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAML21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL27Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1317FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M2S150": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "STM32L071VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TLE9843-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285261824, 4096]], "algorithm": {"Flash/TLE9843_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100C000"}, "Flash/TLE9843_2.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0D000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L071VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L051K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC126LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW35A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1655_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L051K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DH5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM4G9FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32MG1P132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L4R7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LS8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LS2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G9F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F098VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54113J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32H743ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAMDA0J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC1114FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L4R9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F746NE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG14P231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32ZG110F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F769AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F405OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG230F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P632F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG380F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG380F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32ZG110F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S808": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s808.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG230F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F22366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC11U14FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21J18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL17Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F072R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F230H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F230H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1237E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF364K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF364L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F215RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D42": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D42.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F215RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "nRF52810_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf52810.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "TM4C1237E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S6911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD51G19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51G19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L072VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F469II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M483SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC120LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5P56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H14G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F150K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S32K148": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"addon_cmsis/Flash/S32K148_P1536_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x00000000"}, "addon_cmsis/Flash/S32K148_D512_4KB_SEC.FLM": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x0001F000"}, "IRAM2": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "platform/devices/S32K148/S32K148.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32F469IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKL33Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1403-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "HC32L150FA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMA5D44": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D44.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L4A6QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D41": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D41.svd", "processor": {"fpu": "DP_FPU"}}, "TMPM3HQFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D43": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D43.svd", "processor": {"fpu": "DP_FPU"}}, "EFM32GG290F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG290F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFR32MG1P632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M0516LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52243": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL16Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F407RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC11U24FHI33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L433RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LC2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKL17Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC472KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C123BH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F130F8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM342FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM342_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00009000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1402-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114JHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD21E15L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130F4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG11B120F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F130F6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M481ZIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "TMPM36BF10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040800"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S9971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG825F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG825F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9AF111K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF111N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F405RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L4S5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK12DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330F8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1201-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AC33M3064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330F4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2948": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2948.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9D81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F407ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO110RC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F429BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32WG330F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1202-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG330F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MIMX8MQ5xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ5DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ5.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "EFM32GG232F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG232F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F103R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1816": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1816.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F437VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MVF61NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NS151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "STM32F107VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM343FEXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_768.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC240LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG295F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG295F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F52352_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM3H1FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF416T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3HMFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF416R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF416S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1112FD20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD20E18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF342M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "SN32F249F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F410TB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG108F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32LG330F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H6FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1968": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1968.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF416N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EZR32LG330F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG390F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ML630Q466": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q466.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/ML630Q466.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ML630Q464": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q464.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/ML630Q464.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F051K8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F051K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4074FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F051K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1330LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1330_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF217T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF217S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMV70N19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32FG1P132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK27FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27F15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "MB9BF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HNFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32BG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000B800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF516N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2G38H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TM4C1233H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG11B340F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F103RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F107RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F107RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1518JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1548JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM4F210H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F210H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-T038x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF418S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2C28L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF418T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S32K146": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K146_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000F000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "platform/devices/S32K146/S32K146.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "SN32F263X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S32K144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K144_P512_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "platform/devices/S32K144/S32K144.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L475QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L475QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM4F112H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54605J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LM3S1637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Z32F38412ALS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 256]], "algorithm": {"Flash/Z32F3841.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F3841.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F3841.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MK10DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F112H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54618J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32F429VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini52TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC1112LVFHN24/003": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F22366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKL03Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S37": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "XMC1202-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Generic_NUC100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MIMX8MQ7xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "LPC845M301JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFR32FG1V131F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F50241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKMP256_2KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34Z7.h", "define": "MKM34Z256xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKM34Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32WG280F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG280F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM383FWEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B200F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG330F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK21FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F030F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG990F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F415RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9AFA41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL15Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG330F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG330F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VMD18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM330FYWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B540F64GM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9AFA41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2HG6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F413CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "S6E2C2AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F170C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL25Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1W16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s1w16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M484KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F733ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L031G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5656": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5656.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F238F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L031G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U24FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2793": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2793.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1401-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MBL/Include/CMSDK_ARMv8MBL.h", "define": "CMSDK_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F469VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C58H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "S6E2C3AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S628": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s628.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG895F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG895F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F042C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F469AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMS70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "NUC120LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "APOLLO512-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "NUC130RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P332F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32G200F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G200F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL46Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1752": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM3H6FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1756": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1754": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L152RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011F3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1759": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1758": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1342FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L011F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ARMCA9": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA9/Include/ARMCA9.h", "define": "ARMCA9"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM23_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC1111FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5737": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5737.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5732": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5732.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMCA5": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA5/Include/ARMCA5.h", "define": "ARMCA5"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M0518LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCA7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA7/Include/ARMCA7.h", "define": "ARMCA7"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M452VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52331_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9843QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9843_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9843.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM4G8F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM4F132E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F132E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "SKEAZN8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/SKEAZN84.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S8962": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8962.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4LEDRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F413ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32GG11B510F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F1765_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1100-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2D35JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG11B340F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37FBD48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5G51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA1J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LM3S2730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "RS14100_4MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_4MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x3EE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.2.pack", "compile": {"header": "Driver/Common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0x3EE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM3S2A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "HT32F12365_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S2739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK21DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MAX32630": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32630.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.0.0.1.pack", "compile": {"header": "Libraries/Device/Maxim/MAX3263X/Include/max3263x.h", "define": "TARGET=MAX32631"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32630/max32630.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32631": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32630.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.0.0.1.pack", "compile": {"header": "Libraries/Device/Maxim/MAX3263X/Include/max3263x.h", "define": "TARGET=MAX32631"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32630/max32630.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MB9BF329T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF329S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK11DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1227FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S6618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54102J256": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG1P132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM367FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HPFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1201-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1P132F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G8F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC126RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF167R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F373V8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U36FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F111C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F111C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM366FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2139": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2139.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "EFR32FG12P231F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKW30Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW30Z4.h", "define": "MKW30Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW30Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P532F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P532F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P532F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF167N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF167M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S6100": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "S6E2GH6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2GH6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM4S2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG108F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC834M101FHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC83x.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAM3X8H": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8H.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "MKL15Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DF5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM3X8E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAM3X8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1292NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12345": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M0516LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F110C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F110C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F373VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG980F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG980F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FDH20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H2FUQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F407IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32HG321F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG321F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F407IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFR32MG1P231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1115FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK22FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN128VMP10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG320F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2C39L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B310F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF318T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL05Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B120F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG332F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SD16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "XMC4800-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "NANO120SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1302-T028x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-T028x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ND2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2GH8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF216T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2GH8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK50DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TC35678FSG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "LM3S6432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF129S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LM3S618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1821FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S613": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s613.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF517S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF517T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9D92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S615": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s615.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L486ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M4LEDRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F479NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P333F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1626": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1626.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG11B140F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1627": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1627.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J512UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM3SD8B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3SD8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAMC21J17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F301C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ARMCM0P_MPU": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MB9BF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2CCAL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAML21E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG332F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG332F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C1AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2CCAH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4A6RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF316S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF316R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF316T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9L97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F103CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AMAPH1KK-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1113FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L162RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF500R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M481ZGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32JG1B200F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F722VC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F722VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32BG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG11B520F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC845M301JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "TMPM475FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF500N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF305R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F405VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMC21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M482SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32TG11B120F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F120C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F120C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG290F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG290F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11E14FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1294NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1311FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG995F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG995F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5C56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F103ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG12P433F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG980F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG980F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L451RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32H753AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFR32MG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAM4CMP8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM361FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LPC11U12FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32H753AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MKV31F256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKV31F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L496QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21G17AU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF467M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC1302-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMHA1G16AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1ab/svd/ATSAMHA1G16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG11B320F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F101RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32GG11B840F1024GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N4B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x06000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3N/ATSAM3N4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC54114J256": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54114J256UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54114_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S2918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK80FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK80FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK80F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "LM3S1607": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1607.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F439VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK50DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM330FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MIMX8MD6xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "STM32F302VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HC32F005C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F005.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.1.0.0.pack", "compile": {"header": "Device/Include/HC32F005.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32F005.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F429AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "R-IN32M3-CL": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_CL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F302VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F205ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F769NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1402-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L442KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L442xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1548JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF367R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1655_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21G17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33_FP": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "NUC120RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG320F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC4400-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NANO100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG940F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG940F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F350G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "STM32F103T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM4G9F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MK10DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK10DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini51ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMD20G15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446MC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "CMSDK_ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TM4C1237D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM375FSDMG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M375.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM3N0C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1J15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LPC11E66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52354_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG11B320F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1202-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1113FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32HG320F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1113FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L041C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKE04Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L041C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini52XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM4G7FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMS70N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100ND3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F398VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F732ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM4F130E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F130E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1345FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM363F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M363.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S5651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F732IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5652": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5652.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F429VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF112L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HC32M140KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32M140KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4078FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H2FWQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F078RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM462F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG12P431F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM369FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF51NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NS151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S8971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8970": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8970.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1230D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1230D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HC32L150JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11E67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAME54P20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "XMC1100-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MM32x103": {"core": "Cortex-M3", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x103_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MM32x103.h", "define": "MM32x103_MD"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/MM32x103.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NM1100XAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG230F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H743XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "LPC1113FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1401-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC822M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC822.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F479NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MAX32621": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32620.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32620.flash": {"default": "0", "ramsize": "0x00020000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.1.0.2.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32620/Include/max32620.h"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32620/max32620.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32620": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32620.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32620.flash": {"default": "0", "ramsize": "0x00020000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.1.0.2.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32620/Include/max32620.h"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32620/max32620.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32626": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32625.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32625.flash": {"default": "0", "ramsize": "0x00028000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.1.0.0.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32625/Include/max32625.h", "define": "MAX32626"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MAX32625/max32625.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32625": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32625.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32625.flash": {"default": "0", "ramsize": "0x00028000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.1.0.0.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32625/Include/max32625.h", "define": "MAX32626"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MAX32625/max32625.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAML21J17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1343FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG280F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F437AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ISD9341": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "EZR32LG230F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM470FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9340": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "Generic_M051_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123FE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123FE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32L150J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1317FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1H11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1H16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMV70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1347FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2410": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2410.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}} \ No newline at end of file +{"S6E2H16E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H16G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1290NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG11B120F128IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC029LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG13P733F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P733F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P733F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMA5D26": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D26.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D27": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D27.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D24": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D24.svd", "processor": {"fpu": "DP_FPU"}}, "S6E2H16F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMA5D22": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D22.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D23": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D23.svd", "processor": {"fpu": "DP_FPU"}}, "HT32F12345_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "IOTKit_CM33_FP_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF317S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG390F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG390F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1302-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG290F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG290F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF317T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFR32BG14P632F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "AMAPH1KK-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NANO130SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F423RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1237H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "N572P072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "TMPM3HNFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF106R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F1655_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF415N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF106N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F722RC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HT32F1755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F429ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4400-F64x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM383FSEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "AC30M1364": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG230F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG230F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F109F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG890F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG890F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LM3S2601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P133F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P133F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P133F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6422": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6422.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S6420": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6420.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S2965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG13P733F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P733F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P733F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MQ5xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ5DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ5.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "LM3S600": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s600.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK22FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F105R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK22FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM066FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M066.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F412VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B140F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NM1120ZC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "IOTKit_CM33_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF328S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF328T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32BG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG942F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG942F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG13P632F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TLE9879QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MKV11Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "HT32F52344_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D21": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D21.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L451CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK02FN64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "XMC1301-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKS20FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B510F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF529T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "Z32F06410AES": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF166R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF529S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "HT32F50231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "GD32F150G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC2201LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG232F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG232F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK63FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC230VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM3H6FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F150G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F2755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMA5D28": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D28.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F071RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK24FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN1M0VLQ12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F2755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "SN32F707F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMv8MML_DSP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M2351SIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "TMPM3H4FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMHA1G14AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1ab/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1ab/svd/ATSAMHA1G14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG11B320F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M4TKRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG295F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG295F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9844QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9844.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE9844_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM3H4FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG225F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG225F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF128S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM395FWAXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM395_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFR32BG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF128T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK22DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S308": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s308.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51422_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51422_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51422_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F50241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HC32F146J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM061FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M061.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG900F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG900F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1202-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK52DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK52D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG220F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F767II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7661BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L496RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMSC000": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMSC000/Include/ARMSC000.h", "define": "ARMSC000"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC000.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM462F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK82FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK82FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK82F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "MKE04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": "0x400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z8VWJ4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKE04Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P532F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P532F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P532F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C129DNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG390F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG390F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F766J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MIMX8MQ7xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "M453YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CC8J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52253": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKV56F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "TM4C1230C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1230C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F121E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F121E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L031C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5G36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F410CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5G31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1292NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ISD9160": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "EZR32WG230F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F267J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1102LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M0519VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52344_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4327": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F446ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F302CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F446ZC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1301-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1654": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MKE14Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MKE16F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F303VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F777BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5R31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG320F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1236D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1236D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B420F2048IL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG230F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1102UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG330F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG330F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL05Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM376FDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4S16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MAX71617": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71616": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "EFR32MG1P232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG230F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG230F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1653": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFB42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Z32F06423EKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TLE9873QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 45056]], "algorithm": {"Flash/TLE9873.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100AFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0xAFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3HNFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM380FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TLE9845QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9845.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9845_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG942F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG942F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32HG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32FG13P231F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F407IE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32TG11B120F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9867QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B140F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11C12FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC200SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1778": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F122H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F411RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1774": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1777": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1776": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F411CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM3H3FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2C29H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52341_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG390F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5752": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5752.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F427II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M4TKVG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NM1120XB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini54ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMD21G16L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21G16L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MT2523x": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[134217728, 4096]], "algorithm": {"tools/keil/mt2523/2523_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x04008000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt2523/Include/mt2523.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x00400000"}, "IRAM2": {"start": "0x04008000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00400000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "208000000"}}, "STM32F410C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11A12FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD21G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F50241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F378VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA1J14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1J14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMDA1J14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1J14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "XMC1402-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "M058LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F446RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32LG330F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2412": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2412.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EZR32LG330F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MML_DSP_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM067FWQG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M067.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG822F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG822F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C129XNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129XNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMR21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F108F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H3FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C58J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M2S050": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "S6E2C3AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG395F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG395F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32G880F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G880F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F407VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX7D2": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D2_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "MCIMX7D5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "EFM32TG11B320F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX7D7": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D7_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NANO112LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG895F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG895F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG990F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG990F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG980F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG980F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC472HI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "ATSAME70J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "TLE9842QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285245440, 4096]], "algorithm": {"Flash/TLE9842_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11008000"}, "Flash/TLE9842.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0x9000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "EFM32GG11B840F1024GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H4FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52243_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F479AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F407VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HC32L156K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4088FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC130LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F100RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1120TB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ADSP-CM419F-BCZ_M0": {"core": "Cortex-M0", "vendor": "Analog Devices:1", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x200F0000", "size": "0x00008000"}}, "debug": "SVD/CM41x_M0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "M453LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC1100-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F479ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG11B320F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HC32L156KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1101LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D35": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D35.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D34": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D34.svd", "processor": {"fpu": "DP_FPU"}}, "TM4C1231H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D36": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "GD32F450VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S2911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F038C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG895F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG895F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B420F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B820F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F423CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11U12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG11B340F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC126LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM384FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM38x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M384.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F469ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F479II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32GG11B110F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F479IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F469ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC442KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFM32G290F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G290F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1232D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1232D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM4G8F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC844M201JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1200ZBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G222F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMD09C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD09_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD09\\ATSAMD09C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4CMS16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F038K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M052ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG900F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG900F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV71N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32LG990F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG990F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0519SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L432KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1302-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK11DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK11DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L081CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL28Z512xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512_KL28.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL28Z512VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fff8000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}}, "debug": "MKL28Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S2651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF112R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM368FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG13P732F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F1755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11C22FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M453SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKS22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32LG230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B520F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO102SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "HT32F52220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B100F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC472VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F330K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H2FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMV70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "XMC1302-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL36Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4104-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF314R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L152C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG942F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG942F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG295F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG295F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21E18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC802M011JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32L152V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4SD32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD32B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L443RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L100C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F217IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F706J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG14P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P632F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F112E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F112E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK26FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK26FN2M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK26F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2DH5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC811M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00002000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/LPC811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFM32LG840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF105N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451MRD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG1P131F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD09D14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD09_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD09\\ATSAMD09D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM367FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F150R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1313FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L476ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG13P632F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F150R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM4S4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5D56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F52220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF464K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4S4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F121H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F121H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF464L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG890F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG890F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG980F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG980F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G6FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG1P131F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F210E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F210E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F22366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "XMC1202-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C1AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B820F2048IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC8N04FHI24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8N04_30.FLM": {"default": "1", "ramsize": null, "size": "0x00007800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC8N04.h", "define": "LPC8N04FHI24"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00007800"}}, "debug": "SVD/LPC8N04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "8000000"}}, "LPC1114FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F232H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4317": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4310": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC1114FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4313": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "ATSAMD21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21J18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52341": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2B93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2b93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MIMX8MD6xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MB9BF528T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF528S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "NUC123ZD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32G880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1823EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1P132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L151UC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK22FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC140VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50230_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9AF341L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54113J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF341N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1251": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1224FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LPC11E11FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F1253": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG12P232F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF62NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF62NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF406R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC472KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "STM32F101CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF406N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M0518SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S5P36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H1FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C18H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF516R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32G842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S800": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827UB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC120RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK22FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S801": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s801.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C19L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32TG11B520F128IM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME54P19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MKL02Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "Generic_NUC400_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C1294KCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1294KCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1402-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F401RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32GG840F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG840F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M451MLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC804M111JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32BG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F12365_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SN32F707BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4700-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9BN2": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U14FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L431KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9BN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG14P732F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC100VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Generic_NUC200_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC123SD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F051T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NM1120EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMDA0E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MBL/Include/ARMv8MBL.h", "define": "ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32L152RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G200F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32G/EFM32G200F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "SN32F765J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG290F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG290F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKW21D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P133F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "Mini51XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S5P3B": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1768": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1769": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM366FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1763": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "Mini52FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F101C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1766": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKE16F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG380F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG380F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1765": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S5747": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5747.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L475JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG14P532F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P532F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P532F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L475JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NM1200LBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U35FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P231F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM3HPFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F378CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1785": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1786": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1787": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x000020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x000004000"}, "IRAM2": {"start": "0x20080000", "size": "0x000004000"}, "IROM1": {"start": "0x00080000", "size": "0x000020000"}}, "debug": "SVD/SAM3U/ATSAM3U2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAM4LS2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1788": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4200-Q48x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "N572F072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "MCIMX7U5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NUC121ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MCIMX7U3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "STM32L071RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG980F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG980F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG940F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG940F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F131H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F131H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4LS2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32H743VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32WG990F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG990F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H743VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L471RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B840F1024IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L471RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC240SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F450ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NUC2201SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F723ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U34FHN33/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC220LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F412CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1114FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L052K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B231F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B231F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BFD18S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAML21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG822F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG822F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM367FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11C24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG14P231F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG280F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TM4C123BE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG350F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG350F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F215VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F215VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H2FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F756IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S1F11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK65FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "NUC122ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM4LS8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKS20FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C49L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC812M101JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M452VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F479ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF315R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9AF312K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32HG321F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG321F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3H2FUDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11E14FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F413VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32PG12B500F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini54XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1233H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1302-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F778AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2CC9J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "Mini51LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC11A14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1G21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1g21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1115JET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC220LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P332F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L053C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMR21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108CZ": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_192.FLM": {"default": "1", "ramsize": null, "size": "0x30000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x08000000", "size": "0x30000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2D55GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L053C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC122ZC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "XMC1201-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S30": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1231H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32W108CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F437II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114LVFHN24/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F264S/X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK10FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54102J512": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F413CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32LG230F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1302-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1V131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F350K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ATSAMV71N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ARMCM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM372FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H0FMDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG890F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG890F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0519SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1332": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F231E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F231E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM3N1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9879QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L021K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM368FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TLE9867QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "NM1520LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK21DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E1A11B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM4LC8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3748": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3748.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4LC8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO102LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF321K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM037FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M037.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKL26Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL26Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GK6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NM1820EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2GK6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F437ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV42F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F437ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMC21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1517JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F12366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NUC120LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21E18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54606J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "ATSAMD21J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0518SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW31Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6X4": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC1112FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6X1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "S6E2D35GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32G232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG13P632F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1200TBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1401-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C5AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F103ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L4R5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B320F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20N/ATSAMC20N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF512R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L100RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3634": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123AE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2GM6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1112FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2GM6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini51LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F103V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "M054ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF512N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S1850": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1850.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG280F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG280F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52354": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20N/ATSAMC20N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4320": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4323": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4322": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4325": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F302CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG990F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG295F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG295F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32GG940F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG940F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3A8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3A8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H1FPUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 16384], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_48.FLM": {"default": "1", "ramsize": null, "size": "0x0000C000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x0000C000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK64FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5K31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG1V131F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKE18F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD51J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F777VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAM3U1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "Mini57TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG880F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG880F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG14P732F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P732F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P732F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L486JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ADSP-CM419F-BCZ_M4": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "0", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M4/CM41x_M4_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.pdsc", "memory": {"IROM2": {"start": "0x11001000", "size": "0x000FF000"}, "IRAM1": {"start": "0x10000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20010000", "size": "0x00018000"}, "IROM1": {"start": "0x11000000", "size": "0x00001000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S5G56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1404-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV10Z32xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P32_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.8.0.pack", "compile": {"header": "Device/Include/MKV10Z1287.h", "define": "MKV10Z64xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LM3S1911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B420F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F446VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F12366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F446VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F412RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F722IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM367FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F245J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM3A4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3A4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMD11C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD11_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L110C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC804M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32WG895F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG895F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "Z32F12811ARS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F469IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C28J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12345_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1114FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11E36FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3S2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S2B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "NUC120RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG232F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG232F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C59H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF465K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1252": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF465L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL81Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL81Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL81Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL81Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL81Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMV70Q19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [4194304, 8192], [4194304, 8192], [4194304, 8192], [536870896, 16], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "Mini51TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4CMP32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMP32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3H5FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F302C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF566K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG1P132F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F705J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4400-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F767IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "S6E2DF5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4R5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM370FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG395F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG395F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M485KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "XMC1301-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F131E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F131E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO112VC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMV71N19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TM4C123GE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C29J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L162ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LC2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG895F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG895F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1302-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG14P231F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG880F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG880F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK40DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SKEAZN16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO110KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF311K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM366FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG840F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG840F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG220F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451MRC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC120LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini58LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCM0P": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LM3S2776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M052LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B510F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC131SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG13P732F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD10D13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4088FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL04Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2G28J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "SN32F773T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G210F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G210F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G210F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MAX71637": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71636": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MK21DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG840F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG840F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "LM4F111B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F111B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F0008_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM3H5FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11D14AM": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE18F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD11D14AS": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMC21N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21N/ATSAMC21N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1294NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A04UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini52TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32GG11B840F1024IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME51J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "TM4C129CNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1403-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F122E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F122E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK64FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9L71": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l71.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG14V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14V/Include/em_device.h", "define": "EFR32FG14V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14V/EFR32FG14V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F415OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32LG380F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG380F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1302-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMS70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC11U35FET48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC240VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F1656_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33MA384A": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 256]], "algorithm": {"AC33MA384A/Flashloader/AC33Mx384A_384.flm": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33MA384A\\Core\\include\\AC33Mx384A.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33MA384A\\SVD\\AC33Mx384A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P431F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HC32L110B6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG1V131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32HG308F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG308F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1549JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG942F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG942F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF341M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM3X4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "LPC11E67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SKEAZ128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG890F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG890F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G6FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC123SC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M481LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "ATSAMD21G18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21G18AU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F773S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F732VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M2351ZIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "XMC1302-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F078CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3826": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s3826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC43S20": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG980F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG980F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F405ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S9B95": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b95.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1114LVFHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9B96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32G230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52331_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L051R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM3HQFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4108-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L051R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1520RD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F303RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK11DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F303RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG54J19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMDA0G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1V131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L152VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG12P232F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKM33Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF114R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F50220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "PAC5250": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H46F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC11U24FET48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D35J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG895F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG895F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG880F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG880F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B110F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L452VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG222F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54616J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "ATSAME70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L452VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9GN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9gn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1231C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1231C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG14P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG825F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG825F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B820F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P732F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F303R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M0516LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF312R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F303R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC230RC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F469NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32LG890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1224FBD64/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC4104-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LPC51U68": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC51U68_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC51U68_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC51U68JBD64"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC51U68_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC51U68.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B540F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMDA0J14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F2641J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD64/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "MK20DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330F6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F130K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F407ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F407ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B420F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM365FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M365.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM0plus": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM0plus/Include/CMSDK_CM0plus.h", "define": "CMSDK_CM0plus"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0plus.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "GD32F130K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3H3FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1510LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B520F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6Y7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F302R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C129DNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "R7S72100": {"core": "Cortex-A9", "vendor": "Renesas:117", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.RZ_DFP.1.1.0.pack", "compile": {"header": "Device/Include/RZ_A1H.h", "define": "RZ_A1H"}, "pdsc_file": "http://www.keil.com/pack/Keil.RZ_DFP.pdsc", "memory": {}, "processor": {"fpu": "DP_FPU"}}, "MCIMX6Y2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32L073VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SMM-SSE-200": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.1.0.3.pack", "compile": {"header": "Device/V2M-MPS2-SSE-200/SMM-SSE-200/Include/mps2_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS2_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "20000000"}}, "STM32F779NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV44F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFR32FG1V131F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F072CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF524K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF524L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF524M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF466N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F407ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMR21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5B91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5b91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DL13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "EFM32TG11B140F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1P132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF466R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG995F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG995F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC442VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EZR32WG330F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4C16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MK21FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG995F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG995F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54628J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54628J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54628.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF514N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG842F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG842F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME54N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32HG108F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG108F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C123GH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG220F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32MG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC121SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123ZD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG14P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P732F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F52342_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L073V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC123LC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG1P232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMC21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD10C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32WG840F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG840F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SA16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG290F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG290F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F030K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3HNFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DSA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC845M301JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MB9BF404R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C4AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF404N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4800-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "GD32F350C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32TG11B520F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2G36J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32MG13P832F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P832F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P832F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2G36H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKM14Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F758F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NANO110RD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MIMXRT1051": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1051.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F765II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MIMXRT1052": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1052.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M4LEDLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG842F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG842F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51802_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F52241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L475ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF428S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "DS_CM3": {"core": "Cortex-M3", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.1.1.0.pack", "compile": {"header": "Device/DS_CM3/Include/DS_CM3.h", "define": "DS_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.pdsc", "memory": {}, "debug": "SVD/DS_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC4333": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4330": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "SN32F774T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "Mini54XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F774S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ARMv8MML_DSP_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MKL04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F132H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F132H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051R4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMHA1E15AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1b/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1b/svd/ATSAMHA1E15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F051R6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV46F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F256VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F358VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MIMXRT1052xxxxB": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"arm/MIMXRT105x_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "arm/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1052DVL6B"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MIMXRT1052.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "600000000"}}, "EFM32G200F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G200F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG13P732F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U24FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1225FBD64/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "EFR32FG1P131F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F350CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "nRF51824_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32GG11B310F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MKV10Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "EFR32MG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P231F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S8730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8733": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8733.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AFA44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M451LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32HG320F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M452LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG840F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG840F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NANO100SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S8933": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8933.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NM1823ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S8930": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8930.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C19J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG232F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG232F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "A31G122": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536866816, 128]], "algorithm": {"A31G12x/Flashloader/A31G12x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G12x/Flashloader/A31G12x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G12x/Core/include/A31G12x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "A31G12x/SVD/A31G12x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "A31G123": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536866816, 128]], "algorithm": {"A31G12x/Flashloader/A31G12x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G12x/Flashloader/A31G12x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G12x/Core/include/A31G12x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "A31G12x/SVD/A31G12x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C129ENCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1345FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MCIMX7S5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "MKW41Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG232F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG232F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U4E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M451RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M052ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1100-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM4050": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM4x50.FLM": {"default": "1", "ramsize": null, "size": "0x7F000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM4050.h", "define": "__ADUCM4050__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x7F000"}}, "debug": "SVD/ADuCM4050.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "52000000"}}, "LPC54607J256BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EZR32HG220F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG320F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1857": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1850": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F101ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1853": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC18S50": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM0/Include/CMSDK_CM0.h", "define": "CMSDK_CM0"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TLE9861QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9861.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC18S57": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1549JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F450IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM4F211H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F211H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F450IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M058LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F450II": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC54618J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "MB9BF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1B131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF121J": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9B120J_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xJ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC20J18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P232F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F0008_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32MG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKV31F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F128VLL10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV31F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F52344_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21E19A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E19A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C129XKCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129XKCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F130C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F130C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3N00B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N00A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC54606J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM3H4FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2G38J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2HG4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HG4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NM1820LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC4108-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5762": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5762.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F102R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F102R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F038F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F102R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F767F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M481SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32ZG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4800-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F779II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32WG942F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG942F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1112FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52352": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK24FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN256VDC12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F25612.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F22366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKM33Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME54N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L051C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKL15Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6753": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6753.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG330F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3X4E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "NUC100RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M2S005": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "LPC11U34FBD48/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF141N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1B232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E1A12B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG230F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG230F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG330F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S57": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC43S50": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "EFR32BG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC140LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L021F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F144x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54016": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54016JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54016.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S8938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P233F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F413MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG14P733F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P733F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P733F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L485JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L485xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F413MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54606J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32L443CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F100ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F303C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAME51J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EZR32WG330F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG330F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F091RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F102RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G890F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G890F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S2276": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2276.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32ZG108F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1233C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1233C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM475FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9844-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE9844_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}, "Flash/TLE9844_2.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4700-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMC21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52253_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0516ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F1653_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1517JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG232F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG232F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F072RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2CC9L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F150C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33M6128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1343FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2GK8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A12FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4076FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F150C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3U4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG895F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG895F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F071VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF565K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG14V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14V/Include/em_device.h", "define": "EFR32FG14V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14V/EFR32FG14V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD51N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NANO100NE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF344N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1120DC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF322K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F410T8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TLE9877QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF322L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF322M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9360": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "M4TKLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKL46Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L062K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L062xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L062x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFR32FG1V132F32GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F32GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32HG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKL24Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S3654": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U14FET48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S3651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52341_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1251B": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA0G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF115R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3H2FSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F103T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG1B232F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5U91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5u91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451MSD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F103T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F723IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F101R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F50241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F101R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "XMC1302-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LM3S1651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM330FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM330_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F437VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A02UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F265J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1P332F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L073CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F350R4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F350R6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F122H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F350R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F170C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C2AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M453LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK53DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B520F128IQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1104UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F205RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L073CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F405ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4R5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW31Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG995F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F410RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9792": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9792.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG880F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG880F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM366FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SP32A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4SP_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4SP/sam4sp.h", "define": "__SAM4SP32A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4SP/ATSAM4SP32A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1P732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "Z32F12811ATS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK12DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32GG11B120F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F415ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F1654_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF156R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1316FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1V132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U14FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F247F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827YB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L162RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F051C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3HPFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG310F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG310F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMR21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF467R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F103ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C123GH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32L476ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF467N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F101RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM068FWXBG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M068.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Z32F06410AKS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG53N19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B540F64IQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "AC33M8128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3HNFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TMPM4G6F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG13P232F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P232F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P232F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F768F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123GH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC802M001JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32FG13P233F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P233F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P233F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C1297NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1297NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F745IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F745IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "IOTKit_ARMv8MBL": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MBL/Include/IOTKit_ARMv8MBL.h", "define": "IOTKit_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L152VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC200SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK20DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P132F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC824M201JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC824.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F105VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC54005": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54005JET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54005.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC802M001JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32F777ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM343FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S815": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s815.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD10D14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG51N18": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51N18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3N26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s3n26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG11B520F128GM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F248BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54616J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EFM32WG942F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG942F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129CNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC20E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F103RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF405R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "A31G111": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536867328, 128]], "algorithm": {"A31G11x/Flashloader/A31G11x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G11x/Flashloader/A31G11x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G11x/Core/include/A31G11x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "A31G11x/SVD/A31G11x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M4TKVE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L082KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12365_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F103RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2C28H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9AF156N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG14P232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SKEAZN32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "SN32F759F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J512UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF405N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L082KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1115FET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F358CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFA31N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TMPM362F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M362.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG842F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG842F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG280F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG280F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AFA41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4S16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B520F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472HG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "MB9BF429S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32LG330F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG330F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF429T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "M054ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M052LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F378RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG12P431F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L152R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M481SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC100LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV58F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "HT32F52220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32MG14P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B110F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "AC33GA256": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024]], "algorithm": {"AC33GA256/Flashloader/AC33GA256_CDFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33GA256\\Core\\include\\AC33GA256.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33GA256\\SVD\\AC33GA256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32JG12B500F1024IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120DB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H4FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A11FHN33/001": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1435": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005C00"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1435.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TMPM341FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM341_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "S6E2C2AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG360F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG360F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2H46E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG900F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG900F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG350F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG350F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini54TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LM3S5791": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5791.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H46G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2C39H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM3H4FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1320LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1320_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1320_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1320_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NM1320AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO103SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1202-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG13P732F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4800-E196x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM364F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M364.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ARMCM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC812M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F413RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F038G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MIMX8MD7xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "NUC120VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "K32W022S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W022S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MK20DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32L053R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L053R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1549JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M0564RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Musca": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [[2097152, 65536]], "algorithm": {"Flash/MT25QL512_DC.FLM": {"default": "1", "ramsize": "0x00020000", "size": "0x10040000", "ramstart": "0x20000000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.1.0.2.pack", "compile": {"header": "Device/Include/system_cmsdk_musca.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.pdsc", "memory": {}, "debug": "SVD/Musca.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F091CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450ZI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F405OE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32WG360F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG360F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMHA1G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1a/svd/ATSAMHA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG222F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F439NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F450ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MAX32652": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "M2S010": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "MAX32650": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MAX32651": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "nRF51801_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F439NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAML22N16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22N16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK70FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG295F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG295F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S32K142": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"addon_cmsis/Flash/S32K142_P256_2KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "platform/devices/S32K142/S32K142.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L072RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF321M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF321L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1547JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MK20DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO120LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MKE02Z64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C1236H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1236H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1112FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L051T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F413RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F301R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC824M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC824.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F301R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L072RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAME51N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NM1120FC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L051T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3H5FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC54101J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "S6E1A12C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L152RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1402-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG332F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32L152RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "NUC240SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC54114J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32LG330F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF218S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF218T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H743BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MB9AF131N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HC32F003C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F003.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.1.0.0.pack", "compile": {"header": "Device/Include/HC32F003.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32F003.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4TKRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32TG825F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG825F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128GQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKE02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "M0519LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F706BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F048G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG995F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1232C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1232C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MVF50NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMHA1E16AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1b/svd/ATSAMHA1E16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P432F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMC20J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D55GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F767VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M0518LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F031K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME53N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "ARMCM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "NANO112SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "AC30M1332": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4S2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32PG1B200F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NANO120KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM4G9F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM37AFSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M37A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF118S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF118T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC220SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMD21G15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F746VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B420F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F031E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC200LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6633": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6633.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG380F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG380F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF121M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG990F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG990F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C38L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG995F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG995F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F170R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM374FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M374.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF141L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF141M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3S1A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKL26Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32F146KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM3HMFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "N572F065": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\N572F065_v3.svd", "processor": {"clock": "48000000"}}, "LPC844M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "HT32F50220_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG11B820F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H44F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H44G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4A6ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2H44E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54113J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32LG940F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG940F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKW35Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO103LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F746VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L162VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E36FHN33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMC21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B540F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L031F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "BlueNRG-1": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG1.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x28000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.1.1.1.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x28000"}}, "debug": "SVD/BlueNRG1.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MCIMX7D3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NANO120SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "BlueNRG-2": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.1.0.0.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x40000"}}, "debug": "SVD/BlueNRG2.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MB9BF564L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO100ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF564K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F50230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF156M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "R-IN32M3-EC": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_EC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "AC33M4064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123AH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1402-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKL14Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "LPC802M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32PG1B200F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC122LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "HT32F5826": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F5826"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F5826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TM4C1299KCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1299KCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F756J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF312L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54608J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54608J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54608.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO130SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "HT32F1755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini54XFHC": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW20Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW20Z4.h", "define": "MKW20Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW20Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F058C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC4350": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MK64FN1M0VLL12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.2.3.0.pack", "compile": {"header": "platform/devices/fsl_device_registers.h", "define": "CPU_MK64FN1M0VLL12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "platform/devices/MK64F12/MK64F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC4353": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO102LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC4357": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MT7687F": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[268435456, 4096]], "algorithm": {"tools/keil/mt7687/7687_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt7687/Include/mt7687.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IRAM2": {"start": "0x00100000", "size": "0x00010000"}, "IROM1": {"start": "0x10000000", "size": "0x00200000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "192000000"}}, "TM4C1233E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKV42F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "LPC54101J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4502-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2DH5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F350K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NM1100FAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM343F10XBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV42F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "MKM14Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P131F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F401VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "Mini55TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKL34Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL34Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL34Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6G1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C3AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX6G3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6G2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM462F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54018": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54018JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54018.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32FG14P231F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC505YLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "S6E2C58L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1138": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1138.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AFA42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK60FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK60FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MCIMX6G0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32LG230F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK21DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1133": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1133.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "APOLLO512-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK50DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NANO130SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ARMCM23": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "QN9083A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F769AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC845M301JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAMC20G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG13P231F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG842F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG842F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKV56F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "NANO120LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM4F211E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F211E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U35FHI33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F745VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG225F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG225F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F767VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAM4LC2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F128GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F217ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F217ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2533": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2533.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32GG880F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG880F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG395F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG395F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F769BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL26Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4R5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F110E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F110E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L073VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "STM32L471VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAML21J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G9FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAML21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG942F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG942F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK28FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28F15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "LPC11U34FBD48/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HC32L110C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U34FHN33/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG322F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F50230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F52231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC230SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2HG6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1342FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HC32L150F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC4402-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini51FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMC20E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1F16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG330F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG330F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C4AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMDA1E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMG51G18": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51G18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L083VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1820ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G280F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G280F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F231H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F231H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM073FSDUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M073.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F405ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32ZG210F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32HG308F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG308F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1100-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AU9110LF3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/AU9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}, "Flash/AU9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/AU9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4LS4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC123SD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4LS4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F469AE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "APOLLO256-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L083VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG230F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG230F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NANO100KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO103ZD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "TMPM332FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C5AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M482LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFR32MG13P632F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M2S025": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "MKL24Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H5FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123SC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9D96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini58ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9877QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C1299NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1299NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M453VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4N8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM4N8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG13P932F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P932F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P932F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L162QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32PG12B500F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1313FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC200SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11A14FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG840F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG840F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF368M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1764": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG14P632F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P632F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P632F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G8F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2D55J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F048T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL25Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1765_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F207ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "PAC5220": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D31": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "NUC029FAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AE\\Include\\NUC029FAE.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NUC029AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "PAC5223": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NM1120EC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV10Z16xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P16_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.8.0.pack", "compile": {"header": "Device/Include/MKV10Z1287.h", "define": "MKV10Z64xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MKW21Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F427VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F450VI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M453RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF131M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF131L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F427VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3U1E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1313FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF131K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9BFD17S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "XMC1404-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BFD17T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKW22D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW22D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF567R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4LC4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG222F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32WG330F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF366K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL25Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S70": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "MB9BF567N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF567M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC120VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKM33Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "M058SZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32MG12P232F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F215ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "M484SIDAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LPC11U23FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG995F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG995F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F215ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FDH20/002": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMDA0G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1313FBD48/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L452CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF117S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "M453YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M452LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M0564LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F110H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F110H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L021G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4072FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK22FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12365_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S9D90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF617S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF617T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H753XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32GG11B820F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20J17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C4AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1301-Q040x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F2451BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U37FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32PG1B200F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32WG895F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG895F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VE3DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B520F128GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG14P732F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAME53J20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F417VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L431VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG309F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG309F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F070F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L486VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L031E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM13Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM13Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L031E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32LG280F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG280F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F733IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4315": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "QN9080A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "QN9080C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9080B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54102J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1402-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U13FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL43Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1512": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM3HMFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U36FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1100-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9BF518S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F042C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "RC10001": {"core": "Cortex-M0", "vendor": "RelChip:146", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.relchip.com/Keil/RelChip.RC10000.1.0.0.pack", "compile": {"header": "Device/Include/RC10001.h"}, "pdsc_file": "http://www.relchip.com/Keil/RelChip.RC10000.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD/RC10001.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "4000000"}}, "STM32L031K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK30DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L031K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MKM34Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32JG1B200F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKV58F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S6952": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6952.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4CP16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF155R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG13P732F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMG55G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL27Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMR21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B820F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6V7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32BG1B232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S2608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6V2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC804M101JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9BF521K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF142N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM072FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M072.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG230F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4367": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "ARMCM33_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EFM32LG395F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG395F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B540F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM372FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2CC8H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S1R26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG330F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG330F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B320F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C29L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M451MRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK22FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F042K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U35FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TC35678FXG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "TMPM367FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E1A11C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1112FHN24/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P832F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P832F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P832F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG13P632F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F50231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L471VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "APOLLO256-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1656": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1114FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG232F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG232F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1P133F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ARMCM33": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ADuCM361": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "ADuCM360": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM360.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32LG990F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG990F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P431F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P431F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P431F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F212E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F212E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG14P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM390FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM39x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG290F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG290F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MIMX8MQ6xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MKL04Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "N571P032": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N571E000.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\N571P032_v3.svd", "processor": {"clock": "23000000"}}, "TMPM367FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M483SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32L152QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5956": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5956.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TC35679IFTG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "SN32F757F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MVF51NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NN151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "NANO120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S5951": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5951.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF315M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32G890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1404-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1937": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1937.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4E8E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG230F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC4078FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F479VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L152VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK02FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "LM4F112C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F112C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4A6AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG842F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG842F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32PG1B200F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F102C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F111H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F111H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F190T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini55LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M481LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "XMC1201-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Z32F06423AKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF305N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F746ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F746ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG1P132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C1230H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1230H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MIMXRT1051xxxxB": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"arm/MIMXRT105x_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "arm/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1051DVL6B"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MIMXRT1051.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "600000000"}}, "HT32F0008_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32TG11B340F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "A31G112": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536867328, 128]], "algorithm": {"A31G11x/Flashloader/A31G11x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G11x/Flashloader/A31G11x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G11x/Core/include/A31G11x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "A31G11x/SVD/A31G11x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC822M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC822.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "NUC130VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B120F128GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V032F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V032F256GM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V032F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M052LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV31F512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F512VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MKV31F51212.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4S5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H5FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32LG230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F038E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C59L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4SA16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG230F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG230F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VMD18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "M0564LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F417IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LPC810M021FN8": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x00001000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/LPC810.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFR32FG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC123ZC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F122C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F122C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MVF50NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "EFR32BG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKE15Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMHA1G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1a/svd/ATSAMHA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MVF60NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "EFR32FG1V232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1B231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2C18J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1115JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1402-Q048x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129LNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129LNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG222F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32MG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MD7xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MB9BF505N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F102CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL16Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD48/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32F318C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM4G9F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54616J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S9B92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L432KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "CMSDK_CM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAML21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF116M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC220LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO110RE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32TG11B540F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK12DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1B21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1b21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E14FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F098CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM36BFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "PAC5210": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG11B540F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC126RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKW24D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW24D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF616S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F303VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK70FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF616T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32HG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32WG230F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG230F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2DH5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG11B420F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF618T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC120RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L452RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L452RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF618S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAME51N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC11E68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32LG995F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG995F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32JG1B100F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC220VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F350C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "SN32F236J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54618J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54618J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54618.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM366FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4E16E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4E16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1547JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32G800F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G800F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G800F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S67": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1232H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1232H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F105RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF154M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF154N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NANO102ZB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAM4S4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMV70J19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "GD32F330K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NANO120ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F401RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C129ENCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG110F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG110F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "AC30M1464": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1530VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B540F64IM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1654_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L081KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F031G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F0008_24QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32F031G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF154R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11C14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6ZXR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZXR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C32E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32E_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4C32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW40Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW40Z4.h", "define": "MKW40Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW40Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L073RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L021D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "version": "0.1.0", "STM32L073RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M453VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG980F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG980F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG980F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG980F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "K32W042S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W042S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG295F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG295F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BFD18T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL33Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD20J14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4402-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F746IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BFD16T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S2D93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s2d93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F131C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F131C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMHA1E14AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1b/svd/ATSAMHA1E14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "Mini51XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BFD16S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32GG11B520F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C38H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MK11DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F746IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG110F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1520RC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK51DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF566R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG14P231F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2HE6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF506N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG13P632F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF506R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC126VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F217VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC21J18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1519JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF566L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG230F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG230F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MKE04Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L476RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B110F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L476RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG14P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG332F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG332F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM4C4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1751": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1751.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK60DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF314M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F2755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B840F1024IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F318K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4504-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG390F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG390F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4337": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32L151CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV10Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "XMC1404-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11A13FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F232E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M452LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L475ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F239F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4370": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "EFM32TG210F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F705BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF428T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32L041K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK20FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO130KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF105R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF568R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG940F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG940F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L151C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F268F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112LVFHI33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMHA1G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "samha1a/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1a/svd/ATSAMHA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF568N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F358RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF568M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL13Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ARMSC300": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMSC300/Include/ARMSC300.h", "define": "ARMSC300"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F765BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1653_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32FG14P232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM380FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F120H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4076FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1404-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LS4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMDA1G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C129EKCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129EKCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32JG1B200F256GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L486QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK10DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC442JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "STM32L100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011K3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC100LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L011K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG210F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1439": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1439.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2DF5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ADuCM320i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320i.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF61NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NN151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "M451LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG940F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG940F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "nRF51822_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F412ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52354_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DH5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL82Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL82Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL82Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "96000000"}}, "EZR32WG230F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F205RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S10": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32PG1B200F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F205RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1810": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "NUC505DS13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1812": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1813": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1815": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1817": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L162RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2U93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s2u93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "NM1120TC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM036FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M036.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NM1520LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L162ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1231D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AFB44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC4088FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F407VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L041E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F429IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC130LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F121B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F121B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F2755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1120XC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC220LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC029TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1124JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x08000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F091VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L471JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L471JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM4G9FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MVF50NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S9C97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9c97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F098RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "M487KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F767NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B120F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM462F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MVF60NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "XMC4504-F144x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4R9I_EVAL.FLM": {"default": "0", "ramsize": null, "size": "0x04000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3S8B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EZR32WG230F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54605J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM074FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M074.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1302-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SSE-200-MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS3_SSE_200_BSP.1.0.0.pack", "compile": {"header": "Device/V2M-MPS3-SSE-200/SMM-SSE-200/Include/mps3_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS3_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS3_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V131F32GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F32GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EZR32LG230F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "Mini58TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746BE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EZR32WG230F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG360F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG360F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF368R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2C49J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF368N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4N16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "Mini57XDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32M140J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S8738": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8738.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ADuCM3027": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "ATSAMC21N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21N/ATSAMC21N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1311FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG390F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG390F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1635": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1635.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM3029": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "STM32F100VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MKW21Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F130H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F130H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F100VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "SN32F7651BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L476ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32TG11B320F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini54TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "K32W032S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W032S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F110B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F110B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9G97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9g97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F50231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C123BH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC130RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO130KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C5AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F469NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F415VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "Mini51TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32ZG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F373C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG330F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG330F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GM8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F072VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2G28H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM3HNFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF505R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "nRF52832_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "IOTKit_CM23": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM23/Include/IOTKit_CM23.h", "define": "IOTKit_CM23"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L433VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21J17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF115M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMC20G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini55ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F373CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M058SSAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F413VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M487SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "MB9BF168N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF168M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F405VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F439BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F765ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF168R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAME70N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFM32HG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2GM8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM475FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32WG230F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAM4N8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32WG332F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG332F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M485SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F101VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32H753VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32F101VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM383FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F301K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG14P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1960": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1960.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L496ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F52253_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F723VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F769BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF412R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMA5D33": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D33.svd", "processor": {"fpu": "DP_FPU"}}, "HC32F005C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F005.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.1.0.0.pack", "compile": {"header": "Device/Include/HC32F005.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32F005.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC123ZC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4200-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG110F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B540F64IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF412N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HC32L157KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMV70Q20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKL16Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SH32F205": {"core": "Cortex-M3", "vendor": "Sinowealth:149", "sectors": [[0, 2048]], "algorithm": {"Flash/SH32F2xx.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.sinowealth.com/ftp/tool/Arm32/Sinowealth.SH32Fxxx_DFP.1.0.0.pack", "compile": {"header": "Device/Include/sh32f2xx.h", "define": "SH32F2XX"}, "pdsc_file": "http://www.sinowealth.com/ftp/tool/Arm32/Sinowealth.SH32Fxxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\sh32f2xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AFA32L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA32M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG890F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG890F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F423ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKW01Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW01Z4.h", "define": "MKW01Z128xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKW01Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG12P431F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1100-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F120B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F120B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L157K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3N0B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S817": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s817.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M453VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "A33G526": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "A33G527": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LPC812M101JTB16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32L151VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P333F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L151R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM366FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF122K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3S4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG840F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG840F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3S4A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3N1B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L162VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG110F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F334C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF144M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF144L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F107VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F334C4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5K36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NANO120ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F479BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100KC3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32MG12P432F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32FG1P131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9AFA32N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO120KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO100NC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1N11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "R-IN32M4-CL2": {"core": "Cortex-M4", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [268435456, 131072]], "algorithm": {"Flash/R-IN32M4_MX25L6433F.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M4_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.1.0.1.pack", "compile": {"header": "Device/Include/RIN32M4.h", "define": "RIN32M4_CL2"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M4_CL2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG222F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HC32L110B4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F429NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1404-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F302K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M058LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF318S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFR32FG12P431F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S301": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s301.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S300": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s300.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F207VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F439AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B520F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1236E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1236E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMD21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21G18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1316FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1114FBD48/323": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32H743AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32JG12B500F1024GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "NM1120ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1N16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B820F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F205VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P433F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKM38Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM38Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_48LQFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1751": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F205VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG395F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG395F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC4312": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NUC505YO13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "MKM33Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_CM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC1825": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1827": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC54628J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54628.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LPC1820": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1823": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1822": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MCIMX7S3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "EFR32FG1P133F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG14P632F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK51DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9781": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9781.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL16Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1100-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1112FHI33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG322F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM4F132C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F132C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L071K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4R9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF367M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF367N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F411CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1100FBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG13P231F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L041F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F042G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L100R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM4G9FDXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO112SB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ARMCM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0/Include/ARMCM0.h", "define": "ARMCM0"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM3/Include/ARMCM3.h", "define": "ARMCM3"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EZR32WG330F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32M140F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S328": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s328.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S5T36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s5t36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL36Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M2351KIAAEES": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "EFM32LG380F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG380F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFR32FG13P232F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P232F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P232F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11C14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADSP-CM419F": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.1.3.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x11080000", "size": "0x00080000"}, "IRAM1": {"start": "0x200F0000", "size": "0x00008000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x11000000", "size": "0x00080000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L071KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L162RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC240LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "CMSDK_CM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM3/Include/CMSDK_CM3.h", "define": "CMSDK_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "ATSAMV71N20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MB9BF216S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NANO100KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EZR32LG230F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN512VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F51212.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6537": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6537.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9997": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9997.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG11B540F64GQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S2110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF114L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F1655": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32HG320F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32GG11B510F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N1A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1E14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MKL26Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL26Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9869QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9869.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAM3S4B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKV11Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32G890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L083CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F230E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F230E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54101J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L083CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F769F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SKEAZ64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "XMC1402-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F373R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F373RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S6918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMG54G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG900F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG900F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4E8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F048C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1125JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKL27Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F205ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C18L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKL43Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG222F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF129T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LPC1113FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF144N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK28FN2M0Axxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28FA15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0AVMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28FA15_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x34000000", "size": "0x080000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28FA15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "EFR32FG1V032F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V032F256GM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V032F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC200LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1P131F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2C19H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L072V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "TMPM4G8FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG12P231F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMG55J19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S612": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s612.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F732RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG332F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG332F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15BU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15BU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1231E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC131SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S617": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s617.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC804M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9AF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF50NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "M451MSC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F130C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "GD32F130C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG53G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E13FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG108F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B120F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F190R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32WG330F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3Z26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s3z26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F190R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD51G18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51G18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32TG108F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF522L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF522M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3N0A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MB9BF522K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F330C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "Mini51ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "MK27FN2M0Axxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27FA15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0AVMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27FA15_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x34000000", "size": "0x080000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27FA15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "TLE9867QXW20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F50231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F50230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L4A6VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F330CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMV70J20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F756NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M451SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG230F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG230F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L452CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF132L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32HG309F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG309F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF132K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL13Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG110F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4300-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4300_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4300c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4300_series/Include/XMC4300.h", "define": "XMC4300_F100x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x0FFC0"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4300.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S3739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC4500-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC442RI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M0564RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM470FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F429II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F405RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F768AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0564VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKV46F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F256VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "NM1330LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F405RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2C38J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F405RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1402-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK65FX1M0xxx18WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L451VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM330FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L451VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK63FN1M0xxx12WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1301-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32HG310F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG310F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32FG13P231F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5R36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F50231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F777II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMC20E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF316M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL05Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F111E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F111E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M052LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG395F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG395F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5P31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMCM33_DSP_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MIMXRT1021xxxxx": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096]], "algorithm": {"arm/MIMXRT1021_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1021_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1021DAG5A"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1021_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x020000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MIMXRT1021.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "500000000"}}, "MK65FN2M0xxx18WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "MKL17Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG940F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG940F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M484SGAAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC120RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL33Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L433CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C1232E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1232E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B820F2048GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112RB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD51J20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "HT32F52241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F120E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32PG12B500F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54113J128": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "nRF52832_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F302ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC4074FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F235J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52331": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S310": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s310.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MK20DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S316": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s316.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S317": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s317.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LPC11E37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S315": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s315.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F207IF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK22DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF415R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMDA1G14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1G14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TMPM3H6FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG842F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG842F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1114FBD48/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Mini54ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M452SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L011E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM341FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM341_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "NUC121LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9842-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285249536, 4096]], "algorithm": {"Flash/TLE9842_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11009000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9842_2.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0xA000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52354_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1226FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32F030C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG210F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MKV44F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD21E16BU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16BU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P332F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG842F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG842F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F030C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG110F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1833": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1830": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MKW21D256xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00010000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1837": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11D14FBD100/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11D14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LPC18S30": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MKW36Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S37": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F22366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F0008": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK51DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK11DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1402-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71N21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71N21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F0006": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL14Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF117T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F437IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "nRF52840_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\nrf52840.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F745ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1200-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMS70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F446ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M058LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG940F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG940F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H5FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F412VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "NANO110SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F410R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4700-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM370FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKE02Z16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD51N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L041G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442RG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NANO102ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S818": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s818.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD10C14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG54N19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F042F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MM32x031": {"core": "Cortex-M0", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x031_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.1.0.0.pack", "compile": {"header": "Device/Include/MM32x031.h", "define": "MM32x031"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/MM32x031.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B540F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S2671": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2671.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1315FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S2678": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2678.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F745ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1824FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0519LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L4S5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC11U67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F401CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401CD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NUC120VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMV71J20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MK65FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "Generic_Mini51_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F042T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32F003C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F003.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.1.0.0.pack", "compile": {"header": "Device/Include/HC32F003.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32F003.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM32Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM32Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG13P733F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P733F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P733F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L083RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M451RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52344": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM46BF10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM46B_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}, "IRAM2": {"start": "0x20080000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M46B.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F479BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5Y36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s5y36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9790": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9790.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F405VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC120RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L052C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F411VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM470FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1114FHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L052C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF366R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EZR32HG320F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4800-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKV30F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L471ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L471ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1317FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1225FBD48/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC1202-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1V132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M483KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LM3S828": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s828.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini57EDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MVF60NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "EFM32TG11B540F64GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF366N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1958": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1958.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF366L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF366M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG330F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG330F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG13P732F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF60NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF306N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F107F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F766BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC832M101FDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC83x.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F078VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF306R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "CMSDK_CM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4_FP.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "ADuCM320": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4700-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM383FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L051C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "M4TKLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4500-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9879QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F101T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MK60FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG360F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG360F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1112JHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9BN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKE06Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "Mini57FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52344_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H0FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H1FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B340F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1302-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DF5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S5D91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO130SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32LG360F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG360F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2C49H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M4LEDLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "AC30M1432": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C48H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21E17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F755J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF324L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG14P733F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P733F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P733F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32PG1B100F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO110RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32WG890F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG890F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1230E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1230E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2DF5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4CMS32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMS32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMDA1E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F105V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini52ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAME53J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME53J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32LG390F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG390F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32PG12B500F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1202-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG14P732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M487JIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32JG12B500F1024IL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG390F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG390F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MAX32660": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32660.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32660.flash": {"default": "0", "ramsize": "0x00018000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32660.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32660/Include/max32660.h", "define": "MAX32660"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32660.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MAX32660/max32660.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "NANO110KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC54113J128BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKW36A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD51J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFR32FG1V131F32GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F32GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1114LVFHN24/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U35FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1100DBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1302-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M058SFAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1518JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC54605J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "HT32F52354_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L431RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M2351KIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "EFM32LG332F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG332F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F091CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32JG1B200F256IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF414R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG380F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG380F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF414N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMS70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L486RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9877QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "M452YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M451MLC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG14P231F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NANO100LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32MG1B732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK50DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1301-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL43Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL43Z4.h", "define": "MKL43Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL43Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MQ6xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "EFM32GG11B510F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM333FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG295F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG295F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NM1100XBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F745VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32WG942F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG942F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFR32FG1P131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG13P632F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32FG1P131F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2CC9H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKE15Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1767": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF514R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAM4N16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SN32F767BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B340F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71Q21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKS22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1200TAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NM1530VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32L110C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MKE14F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG11B510F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC123LD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TM4C123BH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F328C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "Mini58FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F212H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F212H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM4G8FDXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3HMFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG295F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG295F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TMPM4G7FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1519JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S1165": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1165.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F030R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1162": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1162.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2HE6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L082CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F417ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F12365": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NANO112RC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F768BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S9U92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B510F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9U96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G222F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G222F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4400-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MKL17Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5662": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5662.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L011D3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L476QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMHA1G15AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1ab/svd/ATSAMHA1G15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F429IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L052R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F401CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "MK53DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK21DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71J19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32TG225F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG225F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3S8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "STM32L052R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F777NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7652BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC200LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32H753BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32PG1B200F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B120F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FBD100": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3J26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3j26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3U2E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U2E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32GG11B840F1024GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P133F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S8630": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8630.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Generic_Nano100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "NUC505DLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1226FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32L496VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F765IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7741J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK81FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK81F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK81FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK81F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK81F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "STM32F303C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV71J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C39J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF518T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "SKEAZN64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG11B510F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1765_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1B131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1B632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ISD9130": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "MB9BF365L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF365K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG880F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG880F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF155N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1656_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TLE9871QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9871.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF155M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "Mini52ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M451VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG840F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG840F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG13P932F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P932F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P932F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC4088FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058SLAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S102": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s102.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S101": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "S6E2D55G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL27Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0516ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC54114J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F733VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MK40DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x0008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC120LD2DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC122SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "M453VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG1V131F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG1B132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2CC8L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4CMP16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P233F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P233F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P233F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1227FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "M451LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B840F1024IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B520F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P732F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F207IC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LS8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F401RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32WG395F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG395F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108HB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG1B132F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1302-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG232F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG232F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54605J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKV30F64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMD21E16L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM369FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC20J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF112K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKE02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "arm/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4CP16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16B_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M2S090": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "LM3S812": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52342": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAME53J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LM4F121C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F121C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC140RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAME53N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M054LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO120LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NUC120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H6FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M054LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1114FN28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F427IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMV70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F417ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9BF165K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMDA1E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF165L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3H6FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C1237H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG108F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG360F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG360F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAML21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM376FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA0J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG990F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG990F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MWPR1516xxx": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKPR1516_P16KB.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MWPR1516.h", "define": "MWPR1516xxx"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MWPR1516.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54101J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG1B232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451MLD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CCAJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F52231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG11B820F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C1AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1110FD20": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x1000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0400"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1200LAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW41Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F413ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMV71J21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71J21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKE06Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "NUC200VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B120F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV70N20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM3HQFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ARMCM33_DSP_FP_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F334R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG14P532F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P532F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P532F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F031C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4S8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C59J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD51P20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F765NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32G842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B120F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG12B500F1024GL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F070CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2939": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2939.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD51P19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M0516ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF515N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF515R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG330F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00002000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G8FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMV71Q20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "M482LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F429BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M451LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S5P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5C51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG380F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG380F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5632": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG14P733F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P733F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P733F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC54606J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F303ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L443VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F150C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM411F20XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768], [0, 32768]], "algorithm": {"Flash/TMPM41xA_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM41xB_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM411_unitB.h", "define": "TMPM411F20XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20008000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54102J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG12P231F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P231F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P231F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK20DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMC21J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG14P233F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P233F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM330FDWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54616J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32WG330F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG330F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TC35679FSG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "HT32F12345_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F746BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5D51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC100LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F247BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2GK8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4800-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L476VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HC32L110C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF468R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMD20E17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S3W26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s3w26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1111FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B840F1024GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1B632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF468M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF468N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG395F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG395F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1R21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "RS14100_1MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_1MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0xEE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.2.pack", "compile": {"header": "Driver/Common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0xEE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF565L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F469ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1401-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B520F128IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini52XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC140RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1290NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C123FH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123FH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC122SC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM3N2A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F237F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1621": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1621.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1150": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1150.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1625": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1625.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF417S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1315FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S8530": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8530.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M453RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF417T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S8538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG842F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG842F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F248F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL33Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GD1": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GD1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L462RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG14P632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L011G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L496AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L011G3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD21G15L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21G15L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1E14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F765ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M0516ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC4072FET80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG822F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG822F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG332F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG332F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M0516LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F767ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32ZG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG380F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG380F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F32GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F32GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4800-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKV44F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "TMPM4G8FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F52243_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F350G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ISD9361": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9300_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9300_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9300_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "S6E2D55JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1D21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M482SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LM3S1D26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "GD32F350G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F212H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMV71J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F2755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F769IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L475RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32G840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM4G7F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L475RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "IOTKit_ARMv8MML": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MML/Include/IOTKit_ARMv8MML.h", "define": "IOTKit_ARMv8MML"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1J16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1J11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC122LC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "EFM32HG210F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG210F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S2616": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2616.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1656_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1823LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC812M101JD20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S1Z16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s1z16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG330F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4500-E144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1P132F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKL36Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM373FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M373.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAML21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL27Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1317FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M2S150": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "STM32L071VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TLE9843-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285261824, 4096]], "algorithm": {"Flash/TLE9843_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100C000"}, "Flash/TLE9843_2.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0D000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L071VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L051K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC126LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW35A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1655_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L051K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DH5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM4G9FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32MG1P132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L4R7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LS8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LS2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G9F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F098VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54113J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32H743ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAMDA0J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC1114FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L4R9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F746NE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG14P231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32ZG110F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F769AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F405OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG230F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P632F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG380F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG380F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32ZG110F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S808": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s808.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG230F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F22366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC11U14FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21J18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL17Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F072R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F230H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F230H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1237E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF364K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF364L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F215RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D42": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D42.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F215RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "nRF52810_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf52810.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "TM4C1237E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S6911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD51G19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51G19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L072VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F469II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M483SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC120LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5P56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H14G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F150K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S32K148": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"addon_cmsis/Flash/S32K148_P1536_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x00000000"}, "addon_cmsis/Flash/S32K148_D512_4KB_SEC.FLM": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x0001F000"}, "IRAM2": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "platform/devices/S32K148/S32K148.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32F469IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKL33Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1403-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "HC32L150FA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMA5D44": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D44.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L4A6QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D41": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D41.svd", "processor": {"fpu": "DP_FPU"}}, "TMPM3HQFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D43": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D43.svd", "processor": {"fpu": "DP_FPU"}}, "EFM32GG290F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG290F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFR32MG1P632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M0516LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52243": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL16Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F407RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC11U24FHI33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L433RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LC2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKL17Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC472KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C123BH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F130F8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM342FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM342_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00009000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1402-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114JHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD21E15L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130F4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG11B120F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F130F6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M481ZIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "TMPM36BF10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040800"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S9971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG825F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG825F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9AF111K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF111N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F405RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L4S5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK12DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330F8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1201-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AC33M3064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330F4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2948": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2948.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9D81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F407ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO110RC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F429BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32WG330F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1202-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG330F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MIMX8MQ5xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ5DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ5.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "EFM32GG232F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG232F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F103R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1816": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1816.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F437VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MVF61NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NS151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "STM32F107VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM343FEXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_768.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC240LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG295F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG295F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F52352_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM3H1FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF416T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3HMFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF416R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF416S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1112FD20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD20E18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF342M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "SN32F249F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F410TB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG108F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32LG330F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H6FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1968": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1968.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF416N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EZR32LG330F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG390F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ML630Q466": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q466.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/ML630Q466.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ML630Q464": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q464.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/ML630Q464.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F051K8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F051K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4074FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F051K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1330LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1330_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF217T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF217S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMV70N19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32FG1P132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK27FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27F15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "MB9BF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HNFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32BG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000B800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF516N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2G38H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TM4C1233H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG11B340F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F103RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F107RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F107RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1518JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1548JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM4F210H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F210H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-T038x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF418S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2C28L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF418T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S32K146": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K146_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000F000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "platform/devices/S32K146/S32K146.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "SN32F263X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S32K144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K144_P512_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "platform/devices/S32K144/S32K144.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L475QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L475QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM4F112H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54605J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LM3S1637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Z32F38412ALS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 256]], "algorithm": {"Flash/Z32F3841.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F3841.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F3841.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MK10DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F112H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54618J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32F429VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini52TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC1112LVFHN24/003": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F22366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKL03Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S37": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "XMC1202-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Generic_NUC100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MIMX8MQ7xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "LPC845M301JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFR32FG1V131F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F50241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKMP256_2KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34Z7.h", "define": "MKM34Z256xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKM34Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32WG280F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG280F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM383FWEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B200F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG330F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK21FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F030F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG990F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F415RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9AFA41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL15Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG330F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG330F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VMD18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM330FYWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B540F64GM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9AFA41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2HG6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F413CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "S6E2C2AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F170C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL25Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1W16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s1w16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M484KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F733ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L031G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5656": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5656.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F238F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L031G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U24FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2793": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2793.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1401-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MBL/Include/CMSDK_ARMv8MBL.h", "define": "CMSDK_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F469VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C58H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "S6E2C3AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S628": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s628.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG895F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG895F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F042C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F469AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMS70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "NUC120LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "APOLLO512-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "NUC130RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P332F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32G200F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G200F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL46Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1752": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM3H6FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1756": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1754": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L152RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011F3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1759": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1758": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1342FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L011F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ARMCA9": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA9/Include/ARMCA9.h", "define": "ARMCA9"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM23_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC1111FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5737": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5737.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5732": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5732.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMCA5": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA5/Include/ARMCA5.h", "define": "ARMCA5"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M0518LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCA7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA7/Include/ARMCA7.h", "define": "ARMCA7"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M452VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52331_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9843QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9843_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9843.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM4G8F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM4F132E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F132E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "SKEAZN8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/SKEAZN84.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S8962": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8962.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4LEDRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F413ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32GG11B510F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F1765_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1100-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2D35JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG11B340F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37FBD48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5G51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA1J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LM3S2730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "RS14100_4MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_4MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x3EE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.2.pack", "compile": {"header": "Driver/Common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0x3EE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM3S2A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "HT32F12365_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S2739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK21DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MAX32630": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32630.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.0.0.1.pack", "compile": {"header": "Libraries/Device/Maxim/MAX3263X/Include/max3263x.h", "define": "TARGET=MAX32631"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32630/max32630.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32631": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32630.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.0.0.1.pack", "compile": {"header": "Libraries/Device/Maxim/MAX3263X/Include/max3263x.h", "define": "TARGET=MAX32631"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32630/max32630.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MB9BF329T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF329S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK11DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1227FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S6618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54102J256": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG1P132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM367FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HPFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1201-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1P132F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G8F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC126RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF167R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F373V8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U36FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F111C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F111C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM366FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2139": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2139.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "EFR32FG12P231F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKW30Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW30Z4.h", "define": "MKW30Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW30Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P532F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P532F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P532F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF167N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF167M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S6100": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "S6E2GH6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2GH6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM4S2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG108F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC834M101FHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC83x.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAM3X8H": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8H.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "MKL15Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DF5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM3X8E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAM3X8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1292NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12345": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M0516LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F110C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F110C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F373VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG980F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG980F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FDH20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H2FUQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F407IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32HG321F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG321F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F407IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFR32MG1P231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1115FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK22FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN128VMP10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG320F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2C39L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B310F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF318T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL05Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B120F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG332F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SD16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "XMC4800-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "NANO120SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1302-T028x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-T028x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ND2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2GH8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF216T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2GH8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK50DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TC35678FSG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "LM3S6432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF129S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LM3S618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1821FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S613": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s613.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF517S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF517T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9D92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S615": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s615.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L486ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M4LEDRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F479NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P333F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1626": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1626.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG11B140F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1627": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1627.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J512UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM3SD8B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3SD8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAMC21J17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F301C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ARMCM0P_MPU": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MB9BF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2CCAL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAML21E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG332F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG332F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C1AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2CCAH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4A6RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF316S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF316R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF316T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9L97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F103CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AMAPH1KK-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1113FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L162RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF500R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M481ZGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32JG1B200F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F722VC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F722VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32BG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG11B520F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC845M301JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "TMPM475FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF500N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF305R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F405VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMC21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M482SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32TG11B120F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F120C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F120C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG290F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG290F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11E14FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1294NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1311FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG995F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG995F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5C56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F103ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG12P433F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG980F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG980F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L451RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32H753AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFR32MG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAM4CMP8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM361FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LPC11U12FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32H753AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MKV31F256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKV31F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L496QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21G17AU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF467M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC1302-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMHA1G16AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1ab/svd/ATSAMHA1G16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG11B320F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F101RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32GG11B840F1024GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N4B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x06000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3N/ATSAM3N4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC54114J256": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54114J256UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54114_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S2918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK80FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK80FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK80F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "LM3S1607": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1607.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F439VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK50DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM330FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MIMX8MD6xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "STM32F302VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HC32F005C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F005.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.1.0.0.pack", "compile": {"header": "Device/Include/HC32F005.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32F005.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F429AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "R-IN32M3-CL": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_CL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F302VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F205ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F769NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1402-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L442KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L442xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1548JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF367R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1655_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21G17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33_FP": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "NUC120RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG320F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC4400-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NANO100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG940F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG940F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F350G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "STM32F103T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM4G9F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MK10DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK10DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini51ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMD20G15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446MC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "CMSDK_ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TM4C1237D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM375FSDMG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M375.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM3N0C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1J15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LPC11E66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52354_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG11B320F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1202-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1113FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32HG320F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1113FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L041C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKE04Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L041C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini52XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM4G7FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMS70N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100ND3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F398VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F732ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM4F130E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F130E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1345FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM363F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M363.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S5651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F732IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5652": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5652.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F429VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF112L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HC32M140KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32M140KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4078FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H2FWQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F078RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM462F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG12P431F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM369FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF51NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NS151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S8971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8970": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8970.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1230D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1230D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HC32L150JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11E67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAME54P20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "XMC1100-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MM32x103": {"core": "Cortex-M3", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x103_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MM32x103.h", "define": "MM32x103_MD"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/MM32x103.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NM1100XAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG230F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H743XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "LPC1113FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1401-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC822M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC822.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F479NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MAX32621": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32620.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32620.flash": {"default": "0", "ramsize": "0x00020000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.1.0.2.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32620/Include/max32620.h"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32620/max32620.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32620": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32620.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32620.flash": {"default": "0", "ramsize": "0x00020000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.1.0.2.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32620/Include/max32620.h"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32620/max32620.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32626": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32625.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32625.flash": {"default": "0", "ramsize": "0x00028000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.1.0.0.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32625/Include/max32625.h", "define": "MAX32626"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MAX32625/max32625.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32625": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32625.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32625.flash": {"default": "0", "ramsize": "0x00028000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.1.0.0.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32625/Include/max32625.h", "define": "MAX32626"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MAX32625/max32625.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAML21J17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1343FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG280F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F437AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ISD9341": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "EZR32LG230F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM470FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9340": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "Generic_M051_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123FE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123FE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32L150J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1317FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1H11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1H16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMV70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1347FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2410": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2410.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "R7S72103": {"core": "Cortex-A9", "vendor": "Renesas:117", "sectors": [[0, 4096]], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.RZ_DFP.1.1.0.pack", "compile": {"header": "Device/Include/RZ_A1LU.h", "define": "RZ_A1LU"}, "pdsc_file": "http://www.keil.com/pack/Keil.RZ_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x18000000", "size": "0x800000"}}, "processor": {"fpu": "DP_FPU"}}} \ No newline at end of file From 5c036cb1ba8fb0caea81370a737b160417b5939a Mon Sep 17 00:00:00 2001 From: TomoYamanaka Date: Tue, 29 May 2018 22:50:17 +0900 Subject: [PATCH 88/95] Add the process for Cortex-A in mbed_applicaion I added the process for Cortex-A in mbed_application.c because this process was for only Cortex-M. Also I enabled the macro of MBED_APPLICATION_SUPPORT for Cortex-A. --- platform/mbed_application.c | 11 +++++++++++ platform/mbed_application.h | 2 +- 2 files changed, 12 insertions(+), 1 deletion(-) diff --git a/platform/mbed_application.c b/platform/mbed_application.c index 768e9c62df0..9cfe8b07208 100644 --- a/platform/mbed_application.c +++ b/platform/mbed_application.c @@ -21,6 +21,15 @@ #if MBED_APPLICATION_SUPPORT +#if defined(__CORTEX_A9) + +void mbed_start_application(uintptr_t address) +{ + ((void(*)())address)(); +} + +#else + static void powerdown_nvic(void); static void powerdown_scb(uint32_t vtor); static void start_new_application(void *sp, void *pc); @@ -144,4 +153,6 @@ void start_new_application(void *sp, void *pc) #endif +#endif + #endif /* MBED_APPLICATION_SUPPORT */ diff --git a/platform/mbed_application.h b/platform/mbed_application.h index d02ac676516..ba2aebaecb9 100644 --- a/platform/mbed_application.h +++ b/platform/mbed_application.h @@ -20,7 +20,7 @@ #include #if defined(__CORTEX_M3) || defined(__CORTEX_M4) || defined(__CORTEX_M7)\ - || defined(__CORTEX_M23) + || defined(__CORTEX_M23) || defined(__CORTEX_A9) #define MBED_APPLICATION_SUPPORT 1 #else #define MBED_APPLICATION_SUPPORT 0 From d5f0e1727bdbe443c147d2c3bad3ae907bbda566 Mon Sep 17 00:00:00 2001 From: TomoYamanaka Date: Tue, 29 May 2018 22:52:14 +0900 Subject: [PATCH 89/95] Fix definitions of IAR exporter for GR-PEACH and GR-LYCHEE --- tools/export/iar/iar_definitions.json | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/tools/export/iar/iar_definitions.json b/tools/export/iar/iar_definitions.json index 9600b6890ab..20b7e2d125f 100644 --- a/tools/export/iar/iar_definitions.json +++ b/tools/export/iar/iar_definitions.json @@ -212,7 +212,7 @@ "STM32F091RC": { "OGChipSelectEditMenu": "STM32F091RC\tST STM32F091RC" }, - "RZ_A1H": { + "R7S72100": { "OGChipSelectEditMenu": "R7S721001\tRenesas R7S721001", "CoreVariant": 37, "GFPUCoreSlave": 37, @@ -226,7 +226,7 @@ "GBECoreSlave": 37, "NEON":1 }, - "GR_LYCHEE": { + "R7S72103": { "OGChipSelectEditMenu": "R7S721030\tRenesas R7S721030", "CoreVariant": 37, "GFPUCoreSlave": 37, From 72fd8cafd74df458ce6c09c1426e2ed71d493823 Mon Sep 17 00:00:00 2001 From: TomoYamanaka Date: Wed, 6 Jun 2018 17:25:45 +0900 Subject: [PATCH 90/95] Update arm pack manager for GR-PEACH I changed the information("sectors" and "memory") of GR-PEACH for supporting bootloader in index.json file of arm pack manager. --- tools/arm_pack_manager/index.json | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/tools/arm_pack_manager/index.json b/tools/arm_pack_manager/index.json index 732422fdfa8..9278679b8c9 100644 --- a/tools/arm_pack_manager/index.json +++ b/tools/arm_pack_manager/index.json @@ -1 +1 @@ -{"S6E2H16E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H16G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1290NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG11B120F128IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC029LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG13P733F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P733F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P733F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMA5D26": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D26.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D27": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D27.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D24": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D24.svd", "processor": {"fpu": "DP_FPU"}}, "S6E2H16F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMA5D22": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D22.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D23": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D23.svd", "processor": {"fpu": "DP_FPU"}}, "HT32F12345_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "IOTKit_CM33_FP_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF317S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG390F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG390F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1302-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG290F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG290F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF317T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFR32BG14P632F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "AMAPH1KK-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NANO130SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F423RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1237H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "N572P072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "TMPM3HNFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF106R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F1655_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF415N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF106N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F722RC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HT32F1755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F429ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4400-F64x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM383FSEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "AC30M1364": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG230F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG230F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F109F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG890F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG890F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LM3S2601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P133F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P133F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P133F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6422": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6422.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S6420": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6420.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S2965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG13P733F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P733F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P733F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MQ5xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ5DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ5.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "LM3S600": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s600.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK22FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F105R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK22FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM066FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M066.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F412VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B140F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NM1120ZC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "IOTKit_CM33_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF328S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF328T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32BG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG942F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG942F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG13P632F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TLE9879QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MKV11Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "HT32F52344_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D21": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D21.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L451CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK02FN64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "XMC1301-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKS20FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B510F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF529T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "Z32F06410AES": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF166R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF529S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "HT32F50231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "GD32F150G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC2201LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG232F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG232F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK63FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC230VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM3H6FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F150G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F2755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMA5D28": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D28.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F071RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK24FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN1M0VLQ12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F2755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "SN32F707F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMv8MML_DSP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M2351SIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "TMPM3H4FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMHA1G14AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1ab/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1ab/svd/ATSAMHA1G14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG11B320F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M4TKRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG295F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG295F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9844QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9844.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE9844_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM3H4FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG225F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG225F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF128S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM395FWAXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM395_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFR32BG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF128T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK22DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S308": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s308.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51422_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51422_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51422_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F50241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HC32F146J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM061FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M061.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG900F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG900F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1202-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK52DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK52D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG220F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F767II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7661BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L496RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMSC000": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMSC000/Include/ARMSC000.h", "define": "ARMSC000"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC000.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM462F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK82FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK82FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK82F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "MKE04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": "0x400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z8VWJ4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKE04Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P532F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P532F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P532F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C129DNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG390F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG390F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F766J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MIMX8MQ7xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "M453YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CC8J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52253": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKV56F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "TM4C1230C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1230C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F121E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F121E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L031C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5G36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F410CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5G31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1292NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ISD9160": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "EZR32WG230F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F267J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1102LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M0519VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52344_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4327": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F446ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F302CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F446ZC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1301-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1654": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MKE14Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MKE16F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F303VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F777BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5R31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG320F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1236D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1236D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B420F2048IL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG230F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1102UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG330F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG330F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL05Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM376FDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4S16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MAX71617": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71616": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "EFR32MG1P232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG230F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG230F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1653": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFB42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Z32F06423EKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TLE9873QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 45056]], "algorithm": {"Flash/TLE9873.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100AFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0xAFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3HNFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM380FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TLE9845QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9845.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9845_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG942F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG942F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32HG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32FG13P231F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F407IE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32TG11B120F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9867QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B140F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11C12FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC200SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1778": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F122H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F411RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1774": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1777": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1776": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F411CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM3H3FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2C29H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52341_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG390F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5752": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5752.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F427II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M4TKVG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NM1120XB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini54ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMD21G16L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21G16L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MT2523x": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[134217728, 4096]], "algorithm": {"tools/keil/mt2523/2523_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x04008000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt2523/Include/mt2523.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x00400000"}, "IRAM2": {"start": "0x04008000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00400000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "208000000"}}, "STM32F410C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11A12FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD21G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F50241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F378VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA1J14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1J14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMDA1J14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1J14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "XMC1402-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "M058LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F446RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32LG330F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2412": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2412.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EZR32LG330F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MML_DSP_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM067FWQG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M067.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG822F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG822F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C129XNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129XNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMR21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F108F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H3FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C58J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M2S050": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "S6E2C3AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG395F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG395F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32G880F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G880F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F407VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX7D2": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D2_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "MCIMX7D5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "EFM32TG11B320F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX7D7": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D7_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NANO112LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG895F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG895F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG990F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG990F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG980F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG980F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC472HI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "ATSAME70J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "TLE9842QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285245440, 4096]], "algorithm": {"Flash/TLE9842_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11008000"}, "Flash/TLE9842.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0x9000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "EFM32GG11B840F1024GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H4FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52243_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F479AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F407VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HC32L156K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4088FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC130LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F100RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1120TB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ADSP-CM419F-BCZ_M0": {"core": "Cortex-M0", "vendor": "Analog Devices:1", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x200F0000", "size": "0x00008000"}}, "debug": "SVD/CM41x_M0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "M453LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC1100-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F479ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG11B320F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HC32L156KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1101LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D35": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D35.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D34": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D34.svd", "processor": {"fpu": "DP_FPU"}}, "TM4C1231H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D36": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "GD32F450VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S2911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F038C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG895F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG895F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B420F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B820F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F423CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11U12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG11B340F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC126LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM384FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM38x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M384.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F469ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F479II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32GG11B110F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F479IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F469ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC442KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFM32G290F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G290F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1232D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1232D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM4G8F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC844M201JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1200ZBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G222F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMD09C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD09_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD09\\ATSAMD09C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4CMS16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F038K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M052ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG900F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG900F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV71N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32LG990F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG990F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0519SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L432KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1302-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK11DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK11DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L081CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL28Z512xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512_KL28.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL28Z512VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fff8000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}}, "debug": "MKL28Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S2651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF112R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM368FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG13P732F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F1755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11C22FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M453SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKS22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32LG230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B520F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO102SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "HT32F52220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B100F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC472VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F330K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H2FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMV70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "XMC1302-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL36Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4104-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF314R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L152C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG942F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG942F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG295F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG295F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21E18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC802M011JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32L152V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4SD32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD32B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L443RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L100C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F217IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F706J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG14P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P632F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F112E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F112E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK26FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK26FN2M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK26F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2DH5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC811M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00002000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/LPC811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFM32LG840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF105N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451MRD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG1P131F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD09D14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD09_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD09\\ATSAMD09D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM367FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F150R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1313FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L476ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG13P632F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F150R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM4S4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5D56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F52220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF464K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4S4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F121H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F121H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF464L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG890F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG890F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG980F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG980F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G6FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG1P131F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F210E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F210E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F22366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "XMC1202-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C1AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B820F2048IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC8N04FHI24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8N04_30.FLM": {"default": "1", "ramsize": null, "size": "0x00007800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC8N04.h", "define": "LPC8N04FHI24"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00007800"}}, "debug": "SVD/LPC8N04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "8000000"}}, "LPC1114FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F232H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4317": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4310": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC1114FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4313": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "ATSAMD21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21J18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52341": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2B93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2b93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MIMX8MD6xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MB9BF528T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF528S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "NUC123ZD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32G880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1823EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1P132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L151UC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK22FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC140VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50230_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9AF341L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54113J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF341N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1251": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1224FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LPC11E11FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F1253": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG12P232F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF62NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF62NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF406R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC472KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "STM32F101CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF406N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M0518SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S5P36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H1FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C18H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF516R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32G842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S800": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827UB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC120RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK22FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S801": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s801.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C19L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32TG11B520F128IM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME54P19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MKL02Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "Generic_NUC400_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C1294KCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1294KCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1402-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F401RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32GG840F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG840F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M451MLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC804M111JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32BG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F12365_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SN32F707BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4700-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9BN2": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U14FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L431KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9BN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG14P732F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC100VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Generic_NUC200_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC123SD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F051T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NM1120EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMDA0E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MBL/Include/ARMv8MBL.h", "define": "ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32L152RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G200F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32G/EFM32G200F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "SN32F765J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG290F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG290F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKW21D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P133F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "Mini51XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S5P3B": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1768": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1769": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM366FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1763": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "Mini52FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F101C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1766": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKE16F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG380F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG380F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1765": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S5747": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5747.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L475JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG14P532F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P532F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P532F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L475JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NM1200LBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U35FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P231F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM3HPFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F378CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1785": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1786": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1787": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x000020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x000004000"}, "IRAM2": {"start": "0x20080000", "size": "0x000004000"}, "IROM1": {"start": "0x00080000", "size": "0x000020000"}}, "debug": "SVD/SAM3U/ATSAM3U2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAM4LS2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1788": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4200-Q48x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "N572F072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "MCIMX7U5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NUC121ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MCIMX7U3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "STM32L071RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG980F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG980F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG940F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG940F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F131H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F131H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4LS2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32H743VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32WG990F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG990F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H743VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L471RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B840F1024IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L471RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC240SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F450ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NUC2201SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F723ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U34FHN33/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC220LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F412CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1114FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L052K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B231F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B231F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BFD18S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAML21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG822F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG822F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM367FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11C24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG14P231F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG280F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TM4C123BE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG350F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG350F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F215VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F215VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H2FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F756IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S1F11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK65FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "NUC122ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM4LS8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKS20FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C49L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC812M101JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M452VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F479ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF315R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9AF312K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32HG321F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG321F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3H2FUDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11E14FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F413VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32PG12B500F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini54XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1233H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1302-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F778AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2CC9J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "Mini51LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC11A14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1G21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1g21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1115JET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC220LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P332F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L053C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMR21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108CZ": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_192.FLM": {"default": "1", "ramsize": null, "size": "0x30000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x08000000", "size": "0x30000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2D55GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L053C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC122ZC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "XMC1201-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S30": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1231H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32W108CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F437II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114LVFHN24/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F264S/X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK10FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54102J512": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F413CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32LG230F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1302-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1V131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F350K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ATSAMV71N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ARMCM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM372FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H0FMDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG890F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG890F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0519SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1332": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F231E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F231E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM3N1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9879QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L021K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM368FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TLE9867QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "NM1520LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK21DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E1A11B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM4LC8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3748": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3748.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4LC8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO102LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF321K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM037FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M037.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKL26Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL26Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GK6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NM1820EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2GK6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F437ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV42F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F437ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMC21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1517JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F12366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NUC120LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21E18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54606J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "ATSAMD21J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0518SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW31Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6X4": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC1112FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6X1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "S6E2D35GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32G232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG13P632F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1200TBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1401-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C5AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F103ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L4R5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B320F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20N/ATSAMC20N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF512R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L100RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3634": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123AE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2GM6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1112FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2GM6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini51LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F103V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "M054ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF512N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S1850": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1850.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG280F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG280F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52354": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20N/ATSAMC20N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4320": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4323": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4322": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4325": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F302CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG990F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG295F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG295F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32GG940F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG940F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3A8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3A8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H1FPUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 16384], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_48.FLM": {"default": "1", "ramsize": null, "size": "0x0000C000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x0000C000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK64FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5K31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG1V131F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKE18F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD51J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F777VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAM3U1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "Mini57TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG880F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG880F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG14P732F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P732F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P732F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L486JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ADSP-CM419F-BCZ_M4": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "0", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M4/CM41x_M4_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.pdsc", "memory": {"IROM2": {"start": "0x11001000", "size": "0x000FF000"}, "IRAM1": {"start": "0x10000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20010000", "size": "0x00018000"}, "IROM1": {"start": "0x11000000", "size": "0x00001000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S5G56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1404-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV10Z32xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P32_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.8.0.pack", "compile": {"header": "Device/Include/MKV10Z1287.h", "define": "MKV10Z64xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LM3S1911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B420F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F446VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F12366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F446VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F412RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F722IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM367FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F245J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM3A4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3A4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMD11C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD11_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L110C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC804M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32WG895F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG895F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "Z32F12811ARS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F469IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C28J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12345_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1114FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11E36FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3S2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S2B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "NUC120RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG232F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG232F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C59H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF465K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1252": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF465L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL81Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL81Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL81Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL81Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL81Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMV70Q19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [4194304, 8192], [4194304, 8192], [4194304, 8192], [536870896, 16], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "Mini51TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4CMP32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMP32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3H5FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F302C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF566K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG1P132F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F705J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4400-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F767IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "S6E2DF5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4R5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM370FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG395F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG395F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M485KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "XMC1301-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F131E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F131E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO112VC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMV71N19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TM4C123GE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C29J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L162ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LC2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG895F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG895F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1302-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG14P231F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG880F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG880F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK40DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SKEAZN16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO110KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF311K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM366FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG840F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG840F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG220F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451MRC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC120LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini58LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCM0P": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LM3S2776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M052LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B510F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC131SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG13P732F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD10D13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4088FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL04Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2G28J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "SN32F773T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G210F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G210F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G210F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MAX71637": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71636": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MK21DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG840F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG840F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "LM4F111B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F111B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F0008_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM3H5FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11D14AM": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE18F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD11D14AS": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMC21N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21N/ATSAMC21N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1294NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A04UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini52TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32GG11B840F1024IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME51J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "TM4C129CNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1403-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F122E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F122E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK64FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9L71": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l71.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG14V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14V/Include/em_device.h", "define": "EFR32FG14V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14V/EFR32FG14V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F415OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32LG380F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG380F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1302-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMS70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC11U35FET48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC240VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F1656_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33MA384A": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 256]], "algorithm": {"AC33MA384A/Flashloader/AC33Mx384A_384.flm": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33MA384A\\Core\\include\\AC33Mx384A.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33MA384A\\SVD\\AC33Mx384A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P431F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HC32L110B6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG1V131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32HG308F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG308F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1549JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG942F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG942F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF341M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM3X4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "LPC11E67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SKEAZ128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG890F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG890F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G6FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC123SC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M481LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "ATSAMD21G18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21G18AU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F773S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F732VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M2351ZIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "XMC1302-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F078CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3826": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s3826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC43S20": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG980F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG980F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F405ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S9B95": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b95.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1114LVFHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9B96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32G230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52331_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L051R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM3HQFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4108-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L051R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1520RD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F303RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK11DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F303RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG54J19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMDA0G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1V131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L152VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG12P232F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKM33Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF114R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F50220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "PAC5250": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H46F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC11U24FET48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D35J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG895F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG895F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG880F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG880F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B110F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L452VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG222F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54616J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "ATSAME70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L452VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9GN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9gn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1231C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1231C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG14P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG825F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG825F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B820F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P732F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F303R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M0516LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF312R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F303R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC230RC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F469NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32LG890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1224FBD64/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC4104-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LPC51U68": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC51U68_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC51U68_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC51U68JBD64"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC51U68_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC51U68.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B540F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMDA0J14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F2641J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD64/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "MK20DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330F6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F130K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F407ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F407ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B420F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM365FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M365.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM0plus": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM0plus/Include/CMSDK_CM0plus.h", "define": "CMSDK_CM0plus"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0plus.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "GD32F130K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3H3FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1510LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B520F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6Y7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F302R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C129DNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "R7S72100": {"core": "Cortex-A9", "vendor": "Renesas:117", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.RZ_DFP.1.1.0.pack", "compile": {"header": "Device/Include/RZ_A1H.h", "define": "RZ_A1H"}, "pdsc_file": "http://www.keil.com/pack/Keil.RZ_DFP.pdsc", "memory": {}, "processor": {"fpu": "DP_FPU"}}, "MCIMX6Y2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32L073VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SMM-SSE-200": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.1.0.3.pack", "compile": {"header": "Device/V2M-MPS2-SSE-200/SMM-SSE-200/Include/mps2_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS2_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "20000000"}}, "STM32F779NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV44F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFR32FG1V131F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F072CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF524K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF524L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF524M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF466N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F407ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMR21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5B91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5b91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DL13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "EFM32TG11B140F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1P132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF466R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG995F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG995F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC442VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EZR32WG330F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4C16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MK21FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG995F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG995F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54628J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54628J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54628.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF514N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG842F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG842F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME54N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32HG108F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG108F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C123GH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG220F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32MG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC121SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123ZD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG14P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P732F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F52342_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L073V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC123LC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG1P232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMC21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD10C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32WG840F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG840F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SA16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG290F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG290F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F030K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3HNFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DSA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC845M301JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MB9BF404R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C4AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF404N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4800-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "GD32F350C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32TG11B520F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2G36J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32MG13P832F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P832F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P832F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2G36H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKM14Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F758F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NANO110RD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MIMXRT1051": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1051.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F765II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MIMXRT1052": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1052.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M4LEDLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG842F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG842F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51802_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F52241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L475ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF428S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "DS_CM3": {"core": "Cortex-M3", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.1.1.0.pack", "compile": {"header": "Device/DS_CM3/Include/DS_CM3.h", "define": "DS_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.pdsc", "memory": {}, "debug": "SVD/DS_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC4333": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4330": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "SN32F774T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "Mini54XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F774S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ARMv8MML_DSP_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MKL04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F132H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F132H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051R4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMHA1E15AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1b/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1b/svd/ATSAMHA1E15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F051R6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV46F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F256VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F358VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MIMXRT1052xxxxB": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"arm/MIMXRT105x_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "arm/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1052DVL6B"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MIMXRT1052.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "600000000"}}, "EFM32G200F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G200F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG13P732F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U24FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1225FBD64/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "EFR32FG1P131F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F350CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "nRF51824_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32GG11B310F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MKV10Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "EFR32MG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P231F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S8730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8733": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8733.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AFA44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M451LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32HG320F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M452LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG840F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG840F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NANO100SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S8933": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8933.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NM1823ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S8930": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8930.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C19J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG232F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG232F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "A31G122": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536866816, 128]], "algorithm": {"A31G12x/Flashloader/A31G12x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G12x/Flashloader/A31G12x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G12x/Core/include/A31G12x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "A31G12x/SVD/A31G12x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "A31G123": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536866816, 128]], "algorithm": {"A31G12x/Flashloader/A31G12x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G12x/Flashloader/A31G12x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G12x/Core/include/A31G12x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "A31G12x/SVD/A31G12x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C129ENCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1345FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MCIMX7S5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "MKW41Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG232F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG232F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U4E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M451RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M052ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1100-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM4050": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM4x50.FLM": {"default": "1", "ramsize": null, "size": "0x7F000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM4050.h", "define": "__ADUCM4050__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x7F000"}}, "debug": "SVD/ADuCM4050.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "52000000"}}, "LPC54607J256BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EZR32HG220F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG320F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1857": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1850": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F101ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1853": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC18S50": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM0/Include/CMSDK_CM0.h", "define": "CMSDK_CM0"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TLE9861QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9861.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC18S57": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1549JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F450IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM4F211H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F211H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F450IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M058LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F450II": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC54618J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "MB9BF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1B131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF121J": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9B120J_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xJ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC20J18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P232F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F0008_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32MG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKV31F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F128VLL10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV31F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F52344_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21E19A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E19A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C129XKCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129XKCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F130C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F130C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3N00B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N00A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC54606J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM3H4FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2G38J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2HG4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HG4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NM1820LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC4108-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5762": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5762.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F102R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F102R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F038F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F102R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F767F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M481SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32ZG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4800-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F779II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32WG942F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG942F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1112FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52352": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK24FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN256VDC12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F25612.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F22366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKM33Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME54N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L051C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKL15Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6753": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6753.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG330F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3X4E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "NUC100RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M2S005": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "LPC11U34FBD48/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF141N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1B232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E1A12B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG230F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG230F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG330F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S57": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC43S50": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "EFR32BG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC140LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L021F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F144x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54016": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54016JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54016.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S8938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P233F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F413MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG14P733F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P733F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P733F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L485JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L485xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F413MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54606J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32L443CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F100ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F303C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAME51J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EZR32WG330F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG330F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F091RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F102RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G890F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G890F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S2276": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2276.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32ZG108F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1233C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1233C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM475FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9844-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE9844_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}, "Flash/TLE9844_2.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4700-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMC21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52253_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0516ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F1653_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1517JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG232F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG232F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F072RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2CC9L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F150C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33M6128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1343FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2GK8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A12FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4076FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F150C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3U4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG895F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG895F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F071VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF565K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG14V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14V/Include/em_device.h", "define": "EFR32FG14V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14V/EFR32FG14V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD51N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NANO100NE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF344N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1120DC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF322K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F410T8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TLE9877QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF322L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF322M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9360": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "M4TKLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKL46Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L062K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L062xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L062x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFR32FG1V132F32GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F32GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32HG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKL24Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S3654": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U14FET48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S3651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52341_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1251B": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA0G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF115R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3H2FSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F103T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG1B232F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5U91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5u91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451MSD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F103T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F723IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F101R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F50241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F101R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "XMC1302-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LM3S1651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM330FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM330_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F437VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A02UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F265J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1P332F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L073CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F350R4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F350R6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F122H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F350R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F170C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C2AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M453LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK53DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B520F128IQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1104UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F205RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L073CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F405ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4R5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW31Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG995F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F410RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9792": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9792.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG880F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG880F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM366FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SP32A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4SP_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4SP/sam4sp.h", "define": "__SAM4SP32A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4SP/ATSAM4SP32A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1P732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "Z32F12811ATS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK12DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32GG11B120F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F415ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F1654_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF156R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1316FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1V132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U14FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F247F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827YB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L162RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F051C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3HPFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG310F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG310F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMR21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF467R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F103ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C123GH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32L476ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF467N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F101RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM068FWXBG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M068.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Z32F06410AKS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG53N19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B540F64IQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "AC33M8128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3HNFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TMPM4G6F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG13P232F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P232F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P232F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F768F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123GH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC802M001JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32FG13P233F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P233F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P233F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C1297NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1297NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F745IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F745IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "IOTKit_ARMv8MBL": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MBL/Include/IOTKit_ARMv8MBL.h", "define": "IOTKit_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L152VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC200SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK20DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P132F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC824M201JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC824.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F105VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC54005": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54005JET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54005.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC802M001JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32F777ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM343FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S815": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s815.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD10D14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG51N18": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51N18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3N26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s3n26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG11B520F128GM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F248BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54616J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EFM32WG942F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG942F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129CNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC20E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F103RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF405R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "A31G111": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536867328, 128]], "algorithm": {"A31G11x/Flashloader/A31G11x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G11x/Flashloader/A31G11x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G11x/Core/include/A31G11x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "A31G11x/SVD/A31G11x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M4TKVE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L082KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12365_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F103RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2C28H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9AF156N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG14P232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SKEAZN32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "SN32F759F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J512UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF405N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L082KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1115FET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F358CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFA31N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TMPM362F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M362.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG842F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG842F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG280F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG280F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AFA41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4S16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B520F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472HG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "MB9BF429S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32LG330F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG330F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF429T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "M054ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M052LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F378RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG12P431F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L152R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M481SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC100LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV58F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "HT32F52220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32MG14P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B110F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "AC33GA256": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024]], "algorithm": {"AC33GA256/Flashloader/AC33GA256_CDFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33GA256\\Core\\include\\AC33GA256.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33GA256\\SVD\\AC33GA256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32JG12B500F1024IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120DB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H4FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A11FHN33/001": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1435": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005C00"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1435.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TMPM341FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM341_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "S6E2C2AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG360F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG360F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2H46E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG900F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG900F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG350F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG350F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini54TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LM3S5791": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5791.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H46G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2C39H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM3H4FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1320LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1320_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1320_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1320_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NM1320AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO103SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1202-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG13P732F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4800-E196x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM364F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M364.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ARMCM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC812M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F413RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F038G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MIMX8MD7xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "NUC120VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "K32W022S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W022S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MK20DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32L053R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L053R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1549JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M0564RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Musca": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [[2097152, 65536]], "algorithm": {"Flash/MT25QL512_DC.FLM": {"default": "1", "ramsize": "0x00020000", "size": "0x10040000", "ramstart": "0x20000000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.1.0.2.pack", "compile": {"header": "Device/Include/system_cmsdk_musca.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.pdsc", "memory": {}, "debug": "SVD/Musca.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F091CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450ZI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F405OE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32WG360F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG360F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMHA1G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1a/svd/ATSAMHA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG222F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F439NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F450ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MAX32652": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "M2S010": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "MAX32650": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MAX32651": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "nRF51801_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F439NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAML22N16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22N16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK70FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG295F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG295F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S32K142": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"addon_cmsis/Flash/S32K142_P256_2KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "platform/devices/S32K142/S32K142.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L072RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF321M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF321L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1547JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MK20DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO120LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MKE02Z64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C1236H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1236H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1112FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L051T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F413RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F301R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC824M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC824.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F301R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L072RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAME51N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NM1120FC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L051T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3H5FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC54101J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "S6E1A12C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L152RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1402-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG332F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32L152RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "NUC240SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC54114J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32LG330F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF218S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF218T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H743BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MB9AF131N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HC32F003C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F003.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.1.0.0.pack", "compile": {"header": "Device/Include/HC32F003.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32F003.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4TKRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32TG825F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG825F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128GQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKE02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "M0519LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F706BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F048G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG995F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1232C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1232C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MVF50NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMHA1E16AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1b/svd/ATSAMHA1E16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P432F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMC20J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D55GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F767VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M0518LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F031K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME53N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "ARMCM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "NANO112SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "AC30M1332": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4S2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32PG1B200F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NANO120KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM4G9F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM37AFSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M37A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF118S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF118T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC220SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMD21G15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F746VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B420F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F031E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC200LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6633": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6633.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG380F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG380F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF121M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG990F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG990F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C38L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG995F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG995F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F170R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM374FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M374.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF141L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF141M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3S1A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKL26Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32F146KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM3HMFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "N572F065": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\N572F065_v3.svd", "processor": {"clock": "48000000"}}, "LPC844M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "HT32F50220_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG11B820F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H44F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H44G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4A6ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2H44E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54113J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32LG940F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG940F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKW35Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO103LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F746VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L162VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E36FHN33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMC21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B540F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L031F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "BlueNRG-1": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG1.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x28000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.1.1.1.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x28000"}}, "debug": "SVD/BlueNRG1.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MCIMX7D3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NANO120SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "BlueNRG-2": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.1.0.0.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x40000"}}, "debug": "SVD/BlueNRG2.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MB9BF564L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO100ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF564K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F50230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF156M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "R-IN32M3-EC": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_EC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "AC33M4064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123AH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1402-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKL14Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "LPC802M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32PG1B200F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC122LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "HT32F5826": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F5826"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F5826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TM4C1299KCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1299KCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F756J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF312L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54608J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54608J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54608.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO130SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "HT32F1755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini54XFHC": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW20Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW20Z4.h", "define": "MKW20Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW20Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F058C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC4350": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MK64FN1M0VLL12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.2.3.0.pack", "compile": {"header": "platform/devices/fsl_device_registers.h", "define": "CPU_MK64FN1M0VLL12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "platform/devices/MK64F12/MK64F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC4353": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO102LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC4357": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MT7687F": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[268435456, 4096]], "algorithm": {"tools/keil/mt7687/7687_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt7687/Include/mt7687.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IRAM2": {"start": "0x00100000", "size": "0x00010000"}, "IROM1": {"start": "0x10000000", "size": "0x00200000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "192000000"}}, "TM4C1233E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKV42F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "LPC54101J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4502-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2DH5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F350K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NM1100FAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM343F10XBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV42F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "MKM14Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P131F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F401VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "Mini55TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKL34Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL34Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL34Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6G1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C3AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX6G3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6G2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM462F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54018": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54018JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54018.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32FG14P231F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC505YLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "S6E2C58L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1138": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1138.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AFA42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK60FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK60FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MCIMX6G0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32LG230F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK21DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1133": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1133.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "APOLLO512-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK50DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NANO130SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ARMCM23": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "QN9083A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F769AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC845M301JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAMC20G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG13P231F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG842F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG842F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKV56F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "NANO120LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM4F211E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F211E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U35FHI33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F745VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG225F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG225F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F767VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAM4LC2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F128GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F217ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F217ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2533": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2533.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32GG880F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG880F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG395F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG395F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F769BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL26Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4R5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F110E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F110E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L073VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "STM32L471VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAML21J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G9FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAML21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG942F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG942F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK28FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28F15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "LPC11U34FBD48/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HC32L110C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U34FHN33/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG322F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F50230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F52231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC230SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2HG6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1342FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HC32L150F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC4402-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini51FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMC20E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1F16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG330F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG330F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C4AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMDA1E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMG51G18": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51G18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L083VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1820ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G280F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G280F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F231H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F231H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM073FSDUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M073.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F405ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32ZG210F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32HG308F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG308F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1100-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AU9110LF3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/AU9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}, "Flash/AU9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/AU9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4LS4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC123SD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4LS4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F469AE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "APOLLO256-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L083VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG230F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG230F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NANO100KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO103ZD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "TMPM332FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C5AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M482LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFR32MG13P632F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M2S025": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "MKL24Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H5FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123SC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9D96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini58ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9877QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C1299NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1299NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M453VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4N8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM4N8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG13P932F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P932F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P932F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L162QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32PG12B500F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1313FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC200SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11A14FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG840F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG840F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF368M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1764": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG14P632F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P632F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P632F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G8F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2D55J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F048T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL25Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1765_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F207ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "PAC5220": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D31": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "NUC029FAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AE\\Include\\NUC029FAE.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NUC029AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "PAC5223": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NM1120EC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV10Z16xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P16_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.8.0.pack", "compile": {"header": "Device/Include/MKV10Z1287.h", "define": "MKV10Z64xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MKW21Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F427VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F450VI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M453RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF131M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF131L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F427VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3U1E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1313FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF131K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9BFD17S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "XMC1404-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BFD17T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKW22D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW22D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF567R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4LC4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG222F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32WG330F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF366K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL25Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S70": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "MB9BF567N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF567M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC120VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKM33Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "M058SZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32MG12P232F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F215ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "M484SIDAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LPC11U23FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG995F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG995F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F215ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FDH20/002": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMDA0G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1313FBD48/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L452CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF117S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "M453YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M452LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M0564LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F110H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F110H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L021G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4072FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK22FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12365_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S9D90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF617S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF617T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H753XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32GG11B820F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20J17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C4AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1301-Q040x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F2451BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U37FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32PG1B200F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32WG895F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG895F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VE3DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B520F128GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG14P732F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAME53J20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F417VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L431VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG309F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG309F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F070F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L486VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L031E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM13Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM13Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L031E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32LG280F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG280F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F733IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4315": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "QN9080A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "QN9080C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9080B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54102J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1402-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U13FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL43Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1512": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM3HMFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U36FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1100-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9BF518S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F042C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "RC10001": {"core": "Cortex-M0", "vendor": "RelChip:146", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.relchip.com/Keil/RelChip.RC10000.1.0.0.pack", "compile": {"header": "Device/Include/RC10001.h"}, "pdsc_file": "http://www.relchip.com/Keil/RelChip.RC10000.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD/RC10001.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "4000000"}}, "STM32L031K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK30DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L031K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MKM34Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32JG1B200F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKV58F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S6952": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6952.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4CP16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF155R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG13P732F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMG55G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL27Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMR21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B820F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6V7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32BG1B232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S2608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6V2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC804M101JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9BF521K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF142N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM072FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M072.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG230F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4367": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "ARMCM33_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EFM32LG395F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG395F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B540F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM372FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2CC8H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S1R26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG330F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG330F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B320F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C29L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M451MRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK22FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F042K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U35FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TC35678FXG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "TMPM367FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E1A11C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1112FHN24/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P832F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P832F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P832F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG13P632F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F50231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L471VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "APOLLO256-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1656": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1114FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG232F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG232F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1P133F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ARMCM33": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ADuCM361": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "ADuCM360": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM360.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32LG990F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG990F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P431F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P431F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P431F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F212E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F212E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG14P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM390FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM39x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG290F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG290F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MIMX8MQ6xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MKL04Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "N571P032": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N571E000.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\N571P032_v3.svd", "processor": {"clock": "23000000"}}, "TMPM367FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M483SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32L152QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5956": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5956.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TC35679IFTG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "SN32F757F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MVF51NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NN151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "NANO120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S5951": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5951.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF315M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32G890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1404-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1937": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1937.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4E8E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG230F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC4078FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F479VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L152VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK02FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "LM4F112C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F112C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4A6AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG842F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG842F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32PG1B200F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F102C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F111H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F111H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F190T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini55LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M481LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "XMC1201-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Z32F06423AKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF305N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F746ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F746ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG1P132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C1230H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1230H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MIMXRT1051xxxxB": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"arm/MIMXRT105x_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "arm/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1051DVL6B"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MIMXRT1051.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "600000000"}}, "HT32F0008_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32TG11B340F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "A31G112": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536867328, 128]], "algorithm": {"A31G11x/Flashloader/A31G11x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G11x/Flashloader/A31G11x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G11x/Core/include/A31G11x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "A31G11x/SVD/A31G11x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC822M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC822.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "NUC130VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B120F128GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V032F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V032F256GM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V032F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M052LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV31F512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F512VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MKV31F51212.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4S5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H5FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32LG230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F038E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C59L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4SA16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG230F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG230F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VMD18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "M0564LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F417IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LPC810M021FN8": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x00001000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/LPC810.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFR32FG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC123ZC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F122C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F122C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MVF50NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "EFR32BG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKE15Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMHA1G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1a/svd/ATSAMHA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MVF60NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "EFR32FG1V232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1B231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2C18J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1115JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1402-Q048x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129LNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129LNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG222F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32MG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MD7xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MB9BF505N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F102CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL16Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD48/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32F318C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM4G9F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54616J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S9B92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L432KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "CMSDK_CM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAML21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF116M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC220LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO110RE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32TG11B540F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK12DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1B21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1b21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E14FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F098CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM36BFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "PAC5210": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG11B540F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC126RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKW24D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW24D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF616S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F303VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK70FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF616T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32HG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32WG230F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG230F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2DH5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG11B420F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF618T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC120RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L452RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L452RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF618S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAME51N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC11E68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32LG995F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG995F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32JG1B100F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC220VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F350C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "SN32F236J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54618J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54618J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54618.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM366FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4E16E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4E16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1547JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32G800F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G800F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G800F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S67": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1232H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1232H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F105RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF154M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF154N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NANO102ZB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAM4S4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMV70J19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "GD32F330K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NANO120ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F401RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C129ENCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG110F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG110F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "AC30M1464": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1530VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B540F64IM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1654_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L081KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F031G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F0008_24QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32F031G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF154R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11C14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6ZXR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZXR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C32E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32E_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4C32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW40Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW40Z4.h", "define": "MKW40Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW40Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L073RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L021D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "version": "0.1.0", "STM32L073RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M453VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG980F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG980F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG980F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG980F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "K32W042S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W042S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG295F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG295F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BFD18T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL33Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD20J14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4402-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F746IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BFD16T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S2D93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s2d93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F131C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F131C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMHA1E14AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1b/svd/ATSAMHA1E14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "Mini51XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BFD16S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32GG11B520F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C38H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MK11DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F746IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG110F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1520RC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK51DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF566R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG14P231F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2HE6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF506N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG13P632F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF506R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC126VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F217VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC21J18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1519JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF566L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG230F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG230F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MKE04Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L476RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B110F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L476RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG14P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG332F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG332F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM4C4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1751": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1751.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK60DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF314M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F2755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B840F1024IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F318K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4504-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG390F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG390F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4337": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32L151CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV10Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "XMC1404-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11A13FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F232E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M452LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L475ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F239F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4370": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "EFM32TG210F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F705BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF428T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32L041K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK20FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO130KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF105R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF568R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG940F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG940F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L151C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F268F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112LVFHI33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMHA1G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "samha1a/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1a/svd/ATSAMHA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF568N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F358RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF568M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL13Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ARMSC300": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMSC300/Include/ARMSC300.h", "define": "ARMSC300"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F765BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1653_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32FG14P232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM380FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F120H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4076FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1404-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LS4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMDA1G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C129EKCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129EKCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32JG1B200F256GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L486QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK10DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC442JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "STM32L100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011K3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC100LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L011K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG210F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1439": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1439.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2DF5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ADuCM320i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320i.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF61NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NN151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "M451LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG940F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG940F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "nRF51822_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F412ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52354_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DH5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL82Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL82Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL82Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "96000000"}}, "EZR32WG230F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F205RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S10": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32PG1B200F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F205RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1810": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "NUC505DS13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1812": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1813": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1815": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1817": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L162RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2U93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s2u93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "NM1120TC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM036FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M036.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NM1520LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L162ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1231D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AFB44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC4088FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F407VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L041E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F429IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC130LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F121B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F121B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F2755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1120XC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC220LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC029TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1124JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x08000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F091VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L471JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L471JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM4G9FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MVF50NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S9C97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9c97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F098RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "M487KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F767NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B120F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM462F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MVF60NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "XMC4504-F144x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4R9I_EVAL.FLM": {"default": "0", "ramsize": null, "size": "0x04000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3S8B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EZR32WG230F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54605J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM074FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M074.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1302-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SSE-200-MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS3_SSE_200_BSP.1.0.0.pack", "compile": {"header": "Device/V2M-MPS3-SSE-200/SMM-SSE-200/Include/mps3_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS3_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS3_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V131F32GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F32GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EZR32LG230F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "Mini58TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746BE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EZR32WG230F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG360F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG360F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF368R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2C49J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF368N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4N16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "Mini57XDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32M140J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S8738": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8738.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ADuCM3027": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "ATSAMC21N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21N/ATSAMC21N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1311FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG390F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG390F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1635": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1635.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM3029": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "STM32F100VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MKW21Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F130H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F130H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F100VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "SN32F7651BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L476ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32TG11B320F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini54TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "K32W032S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W032S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F110B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F110B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9G97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9g97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F50231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C123BH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC130RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO130KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C5AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F469NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F415VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "Mini51TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32ZG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F373C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG330F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG330F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GM8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F072VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2G28H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM3HNFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF505R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "nRF52832_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "IOTKit_CM23": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM23/Include/IOTKit_CM23.h", "define": "IOTKit_CM23"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L433VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21J17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF115M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMC20G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini55ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F373CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M058SSAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F413VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M487SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "MB9BF168N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF168M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F405VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F439BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F765ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF168R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAME70N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFM32HG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2GM8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM475FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32WG230F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAM4N8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32WG332F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG332F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M485SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F101VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32H753VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32F101VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM383FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F301K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG14P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1960": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1960.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L496ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F52253_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F723VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F769BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF412R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMA5D33": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D33.svd", "processor": {"fpu": "DP_FPU"}}, "HC32F005C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F005.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.1.0.0.pack", "compile": {"header": "Device/Include/HC32F005.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32F005.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC123ZC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4200-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG110F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B540F64IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF412N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HC32L157KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMV70Q20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKL16Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SH32F205": {"core": "Cortex-M3", "vendor": "Sinowealth:149", "sectors": [[0, 2048]], "algorithm": {"Flash/SH32F2xx.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.sinowealth.com/ftp/tool/Arm32/Sinowealth.SH32Fxxx_DFP.1.0.0.pack", "compile": {"header": "Device/Include/sh32f2xx.h", "define": "SH32F2XX"}, "pdsc_file": "http://www.sinowealth.com/ftp/tool/Arm32/Sinowealth.SH32Fxxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\sh32f2xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AFA32L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA32M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG890F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG890F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F423ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKW01Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW01Z4.h", "define": "MKW01Z128xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKW01Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG12P431F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1100-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F120B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F120B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L157K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3N0B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S817": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s817.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M453VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "A33G526": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "A33G527": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LPC812M101JTB16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32L151VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P333F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L151R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM366FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF122K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3S4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG840F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG840F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3S4A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3N1B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L162VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG110F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F334C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF144M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF144L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F107VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F334C4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5K36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NANO120ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F479BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100KC3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32MG12P432F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32FG1P131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9AFA32N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO120KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO100NC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1N11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "R-IN32M4-CL2": {"core": "Cortex-M4", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [268435456, 131072]], "algorithm": {"Flash/R-IN32M4_MX25L6433F.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M4_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.1.0.1.pack", "compile": {"header": "Device/Include/RIN32M4.h", "define": "RIN32M4_CL2"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M4_CL2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG222F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HC32L110B4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F429NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1404-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F302K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M058LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF318S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFR32FG12P431F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S301": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s301.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S300": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s300.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F207VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F439AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B520F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1236E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1236E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMD21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21G18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1316FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1114FBD48/323": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32H743AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32JG12B500F1024GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "NM1120ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1N16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B820F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F205VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P433F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKM38Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM38Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_48LQFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1751": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F205VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG395F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG395F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC4312": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NUC505YO13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "MKM33Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_CM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC1825": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1827": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC54628J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54628.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LPC1820": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1823": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1822": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MCIMX7S3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "EFR32FG1P133F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG14P632F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK51DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9781": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9781.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL16Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1100-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1112FHI33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG322F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM4F132C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F132C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L071K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4R9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF367M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF367N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F411CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1100FBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG13P231F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L041F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F042G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L100R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM4G9FDXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO112SB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ARMCM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0/Include/ARMCM0.h", "define": "ARMCM0"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM3/Include/ARMCM3.h", "define": "ARMCM3"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EZR32WG330F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32M140F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S328": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s328.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S5T36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s5t36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL36Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M2351KIAAEES": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "EFM32LG380F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG380F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFR32FG13P232F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P232F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P232F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11C14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADSP-CM419F": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.1.3.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x11080000", "size": "0x00080000"}, "IRAM1": {"start": "0x200F0000", "size": "0x00008000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x11000000", "size": "0x00080000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L071KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L162RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC240LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "CMSDK_CM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM3/Include/CMSDK_CM3.h", "define": "CMSDK_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "ATSAMV71N20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MB9BF216S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NANO100KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EZR32LG230F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN512VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F51212.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6537": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6537.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9997": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9997.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG11B540F64GQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S2110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF114L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F1655": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32HG320F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32GG11B510F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N1A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1E14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MKL26Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL26Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9869QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9869.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAM3S4B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKV11Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32G890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L083CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F230E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F230E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54101J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L083CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F769F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SKEAZ64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "XMC1402-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F373R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F373RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S6918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMG54G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG900F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG900F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4E8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F048C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1125JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKL27Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F205ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C18L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKL43Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG222F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF129T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LPC1113FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF144N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK28FN2M0Axxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28FA15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0AVMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28FA15_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x34000000", "size": "0x080000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28FA15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "EFR32FG1V032F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V032F256GM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V032F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC200LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1P131F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2C19H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L072V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "TMPM4G8FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG12P231F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMG55J19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S612": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s612.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F732RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG332F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG332F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15BU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15BU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1231E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC131SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S617": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s617.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC804M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9AF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF50NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "M451MSC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F130C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "GD32F130C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG53G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E13FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG108F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B120F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F190R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32WG330F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3Z26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s3z26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F190R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD51G18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51G18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32TG108F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF522L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF522M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3N0A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MB9BF522K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F330C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "Mini51ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "MK27FN2M0Axxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27FA15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0AVMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27FA15_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x34000000", "size": "0x080000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27FA15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "TLE9867QXW20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F50231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F50230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L4A6VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F330CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMV70J20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F756NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M451SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG230F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG230F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L452CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF132L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32HG309F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG309F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF132K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL13Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG110F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4300-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4300_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4300c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4300_series/Include/XMC4300.h", "define": "XMC4300_F100x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x0FFC0"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4300.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S3739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC4500-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC442RI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M0564RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM470FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F429II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F405RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F768AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0564VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKV46F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F256VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "NM1330LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F405RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2C38J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F405RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1402-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK65FX1M0xxx18WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L451VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM330FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L451VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK63FN1M0xxx12WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1301-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32HG310F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG310F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32FG13P231F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5R36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F50231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F777II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMC20E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF316M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL05Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F111E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F111E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M052LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG395F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG395F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5P31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMCM33_DSP_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MIMXRT1021xxxxx": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096]], "algorithm": {"arm/MIMXRT1021_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1021_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1021DAG5A"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1021_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x020000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MIMXRT1021.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "500000000"}}, "MK65FN2M0xxx18WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "MKL17Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG940F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG940F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M484SGAAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC120RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL33Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L433CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C1232E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1232E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B820F2048GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112RB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD51J20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "HT32F52241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F120E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32PG12B500F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54113J128": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "nRF52832_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F302ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC4074FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F235J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52331": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S310": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s310.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MK20DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S316": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s316.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S317": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s317.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LPC11E37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S315": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s315.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F207IF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK22DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF415R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMDA1G14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1G14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TMPM3H6FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG842F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG842F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1114FBD48/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Mini54ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M452SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L011E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM341FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM341_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "NUC121LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9842-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285249536, 4096]], "algorithm": {"Flash/TLE9842_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11009000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9842_2.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0xA000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52354_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1226FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32F030C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG210F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MKV44F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD21E16BU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16BU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P332F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG842F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG842F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F030C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG110F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1833": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1830": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MKW21D256xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00010000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1837": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11D14FBD100/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11D14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LPC18S30": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MKW36Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S37": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F22366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F0008": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK51DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK11DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1402-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71N21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71N21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F0006": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL14Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF117T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F437IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "nRF52840_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\nrf52840.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F745ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1200-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMS70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F446ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M058LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG940F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG940F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H5FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F412VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "NANO110SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F410R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4700-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM370FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKE02Z16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD51N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L041G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442RG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NANO102ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S818": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s818.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD10C14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG54N19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F042F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MM32x031": {"core": "Cortex-M0", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x031_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.1.0.0.pack", "compile": {"header": "Device/Include/MM32x031.h", "define": "MM32x031"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/MM32x031.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B540F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S2671": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2671.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1315FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S2678": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2678.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F745ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1824FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0519LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L4S5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC11U67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F401CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401CD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NUC120VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMV71J20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MK65FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "Generic_Mini51_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F042T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32F003C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F003.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.1.0.0.pack", "compile": {"header": "Device/Include/HC32F003.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32F003.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM32Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM32Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG13P733F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P733F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P733F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L083RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M451RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52344": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM46BF10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM46B_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}, "IRAM2": {"start": "0x20080000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M46B.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F479BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5Y36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s5y36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9790": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9790.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F405VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC120RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L052C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F411VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM470FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1114FHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L052C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF366R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EZR32HG320F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4800-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKV30F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L471ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L471ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1317FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1225FBD48/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC1202-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1V132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M483KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LM3S828": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s828.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini57EDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MVF60NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "EFM32TG11B540F64GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF366N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1958": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1958.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF366L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF366M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG330F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG330F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG13P732F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF60NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF306N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F107F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F766BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC832M101FDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC83x.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F078VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF306R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "CMSDK_CM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4_FP.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "ADuCM320": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4700-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM383FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L051C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "M4TKLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4500-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9879QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F101T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MK60FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG360F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG360F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1112JHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9BN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKE06Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "Mini57FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52344_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H0FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H1FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B340F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1302-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DF5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S5D91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO130SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32LG360F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG360F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2C49H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M4LEDLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "AC30M1432": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C48H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21E17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F755J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF324L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG14P733F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P733F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P733F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32PG1B100F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO110RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32WG890F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG890F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1230E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1230E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2DF5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4CMS32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMS32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMDA1E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F105V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini52ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAME53J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME53J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32LG390F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG390F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32PG12B500F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1202-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG14P732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M487JIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32JG12B500F1024IL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG390F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG390F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MAX32660": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32660.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32660.flash": {"default": "0", "ramsize": "0x00018000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32660.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32660/Include/max32660.h", "define": "MAX32660"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32660.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MAX32660/max32660.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "NANO110KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC54113J128BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKW36A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD51J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFR32FG1V131F32GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F32GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1114LVFHN24/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U35FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1100DBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1302-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M058SFAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1518JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC54605J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "HT32F52354_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L431RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M2351KIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "EFM32LG332F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG332F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F091CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32JG1B200F256IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF414R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG380F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG380F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF414N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMS70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L486RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9877QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "M452YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M451MLC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG14P231F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NANO100LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32MG1B732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK50DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1301-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL43Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL43Z4.h", "define": "MKL43Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL43Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MQ6xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "EFM32GG11B510F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM333FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG295F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG295F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NM1100XBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F745VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32WG942F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG942F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFR32FG1P131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG13P632F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32FG1P131F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2CC9H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKE15Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1767": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF514R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAM4N16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SN32F767BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B340F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71Q21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKS22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1200TAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NM1530VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32L110C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MKE14F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG11B510F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC123LD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TM4C123BH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F328C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "Mini58FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F212H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F212H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM4G8FDXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3HMFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG295F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG295F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TMPM4G7FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1519JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S1165": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1165.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F030R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1162": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1162.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2HE6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L082CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F417ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F12365": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NANO112RC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F768BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S9U92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B510F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9U96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G222F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G222F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4400-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MKL17Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5662": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5662.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L011D3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L476QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMHA1G15AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1ab/svd/ATSAMHA1G15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F429IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L052R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F401CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "MK53DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK21DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71J19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32TG225F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG225F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3S8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "STM32L052R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F777NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7652BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC200LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32H753BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32PG1B200F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B120F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FBD100": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3J26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3j26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3U2E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U2E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32GG11B840F1024GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P133F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S8630": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8630.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Generic_Nano100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "NUC505DLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1226FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32L496VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F765IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7741J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK81FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK81F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK81FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK81F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK81F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "STM32F303C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV71J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C39J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF518T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "SKEAZN64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG11B510F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1765_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1B131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1B632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ISD9130": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "MB9BF365L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF365K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG880F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG880F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF155N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1656_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TLE9871QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9871.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF155M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "Mini52ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M451VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG840F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG840F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG13P932F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P932F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P932F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC4088FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058SLAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S102": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s102.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S101": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "S6E2D55G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL27Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0516ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC54114J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F733VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MK40DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x0008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC120LD2DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC122SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "M453VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG1V131F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG1B132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2CC8L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4CMP16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P233F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P233F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P233F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1227FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "M451LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B840F1024IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B520F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P732F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F207IC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LS8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F401RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32WG395F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG395F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108HB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG1B132F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1302-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG232F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG232F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54605J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKV30F64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMD21E16L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM369FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC20J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF112K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKE02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "arm/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4CP16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16B_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M2S090": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "LM3S812": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52342": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAME53J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LM4F121C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F121C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC140RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAME53N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M054LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO120LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NUC120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H6FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M054LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1114FN28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F427IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMV70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F417ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9BF165K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMDA1E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF165L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3H6FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C1237H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG108F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG360F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG360F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAML21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM376FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA0J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG990F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG990F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MWPR1516xxx": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKPR1516_P16KB.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MWPR1516.h", "define": "MWPR1516xxx"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MWPR1516.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54101J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG1B232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451MLD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CCAJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F52231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG11B820F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C1AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1110FD20": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x1000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0400"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1200LAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW41Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F413ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMV71J21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71J21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKE06Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "NUC200VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B120F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV70N20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM3HQFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ARMCM33_DSP_FP_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F334R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG14P532F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P532F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P532F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F031C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4S8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C59J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD51P20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F765NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32G842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B120F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG12B500F1024GL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F070CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2939": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2939.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD51P19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M0516ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF515N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF515R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG330F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00002000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G8FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMV71Q20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "M482LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F429BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M451LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S5P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5C51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG380F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG380F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5632": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG14P733F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P733F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P733F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC54606J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F303ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L443VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F150C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM411F20XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768], [0, 32768]], "algorithm": {"Flash/TMPM41xA_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM41xB_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM411_unitB.h", "define": "TMPM411F20XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20008000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54102J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG12P231F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P231F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P231F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK20DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMC21J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG14P233F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P233F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM330FDWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54616J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32WG330F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG330F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TC35679FSG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "HT32F12345_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F746BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5D51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC100LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F247BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2GK8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4800-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L476VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HC32L110C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF468R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMD20E17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S3W26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s3w26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1111FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B840F1024GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1B632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF468M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF468N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG395F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG395F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1R21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "RS14100_1MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_1MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0xEE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.2.pack", "compile": {"header": "Driver/Common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0xEE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF565L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F469ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1401-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B520F128IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini52XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC140RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1290NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C123FH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123FH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC122SC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM3N2A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F237F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1621": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1621.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1150": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1150.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1625": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1625.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF417S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1315FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S8530": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8530.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M453RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF417T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S8538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG842F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG842F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F248F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL33Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GD1": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GD1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L462RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG14P632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L011G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L496AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L011G3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD21G15L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21G15L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1E14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F765ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M0516ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC4072FET80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG822F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG822F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG332F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG332F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M0516LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F767ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32ZG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG380F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG380F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F32GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F32GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4800-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKV44F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "TMPM4G8FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F52243_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F350G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ISD9361": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9300_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9300_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9300_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "S6E2D55JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1D21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M482SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LM3S1D26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "GD32F350G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F212H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMV71J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F2755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F769IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L475RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32G840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM4G7F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L475RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "IOTKit_ARMv8MML": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MML/Include/IOTKit_ARMv8MML.h", "define": "IOTKit_ARMv8MML"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1J16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1J11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC122LC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "EFM32HG210F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG210F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S2616": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2616.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1656_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1823LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC812M101JD20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S1Z16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s1z16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG330F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4500-E144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1P132F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKL36Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM373FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M373.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAML21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL27Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1317FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M2S150": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "STM32L071VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TLE9843-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285261824, 4096]], "algorithm": {"Flash/TLE9843_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100C000"}, "Flash/TLE9843_2.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0D000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L071VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L051K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC126LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW35A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1655_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L051K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DH5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM4G9FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32MG1P132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L4R7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LS8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LS2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G9F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F098VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54113J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32H743ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAMDA0J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC1114FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L4R9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F746NE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG14P231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32ZG110F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F769AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F405OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG230F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P632F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG380F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG380F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32ZG110F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S808": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s808.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG230F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F22366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC11U14FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21J18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL17Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F072R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F230H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F230H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1237E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF364K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF364L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F215RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D42": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D42.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F215RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "nRF52810_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf52810.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "TM4C1237E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S6911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD51G19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51G19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L072VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F469II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M483SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC120LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5P56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H14G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F150K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S32K148": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"addon_cmsis/Flash/S32K148_P1536_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x00000000"}, "addon_cmsis/Flash/S32K148_D512_4KB_SEC.FLM": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x0001F000"}, "IRAM2": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "platform/devices/S32K148/S32K148.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32F469IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKL33Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1403-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "HC32L150FA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMA5D44": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D44.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L4A6QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D41": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D41.svd", "processor": {"fpu": "DP_FPU"}}, "TMPM3HQFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D43": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D43.svd", "processor": {"fpu": "DP_FPU"}}, "EFM32GG290F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG290F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFR32MG1P632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M0516LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52243": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL16Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F407RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC11U24FHI33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L433RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LC2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKL17Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC472KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C123BH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F130F8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM342FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM342_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00009000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1402-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114JHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD21E15L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130F4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG11B120F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F130F6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M481ZIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "TMPM36BF10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040800"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S9971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG825F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG825F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9AF111K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF111N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F405RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L4S5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK12DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330F8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1201-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AC33M3064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330F4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2948": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2948.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9D81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F407ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO110RC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F429BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32WG330F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1202-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG330F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MIMX8MQ5xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ5DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ5.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "EFM32GG232F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG232F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F103R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1816": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1816.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F437VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MVF61NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NS151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "STM32F107VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM343FEXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_768.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC240LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG295F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG295F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F52352_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM3H1FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF416T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3HMFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF416R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF416S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1112FD20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD20E18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF342M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "SN32F249F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F410TB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG108F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32LG330F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H6FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1968": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1968.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF416N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EZR32LG330F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG390F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ML630Q466": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q466.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/ML630Q466.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ML630Q464": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q464.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/ML630Q464.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F051K8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F051K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4074FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F051K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1330LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1330_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF217T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF217S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMV70N19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32FG1P132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK27FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27F15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "MB9BF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HNFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32BG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000B800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF516N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2G38H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TM4C1233H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG11B340F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F103RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F107RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F107RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1518JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1548JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM4F210H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F210H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-T038x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF418S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2C28L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF418T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S32K146": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K146_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000F000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "platform/devices/S32K146/S32K146.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "SN32F263X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S32K144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K144_P512_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "platform/devices/S32K144/S32K144.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L475QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L475QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM4F112H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54605J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LM3S1637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Z32F38412ALS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 256]], "algorithm": {"Flash/Z32F3841.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F3841.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F3841.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MK10DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F112H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54618J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32F429VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini52TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC1112LVFHN24/003": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F22366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKL03Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S37": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "XMC1202-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Generic_NUC100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MIMX8MQ7xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "LPC845M301JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFR32FG1V131F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F50241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKMP256_2KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34Z7.h", "define": "MKM34Z256xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKM34Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32WG280F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG280F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM383FWEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B200F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG330F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK21FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F030F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG990F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F415RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9AFA41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL15Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG330F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG330F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VMD18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM330FYWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B540F64GM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9AFA41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2HG6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F413CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "S6E2C2AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F170C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL25Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1W16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s1w16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M484KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F733ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L031G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5656": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5656.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F238F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L031G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U24FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2793": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2793.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1401-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MBL/Include/CMSDK_ARMv8MBL.h", "define": "CMSDK_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F469VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C58H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "S6E2C3AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S628": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s628.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG895F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG895F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F042C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F469AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMS70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "NUC120LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "APOLLO512-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "NUC130RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P332F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32G200F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G200F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL46Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1752": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM3H6FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1756": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1754": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L152RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011F3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1759": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1758": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1342FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L011F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ARMCA9": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA9/Include/ARMCA9.h", "define": "ARMCA9"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM23_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC1111FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5737": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5737.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5732": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5732.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMCA5": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA5/Include/ARMCA5.h", "define": "ARMCA5"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M0518LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCA7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA7/Include/ARMCA7.h", "define": "ARMCA7"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M452VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52331_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9843QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9843_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9843.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM4G8F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM4F132E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F132E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "SKEAZN8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/SKEAZN84.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S8962": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8962.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4LEDRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F413ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32GG11B510F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F1765_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1100-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2D35JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG11B340F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37FBD48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5G51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA1J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LM3S2730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "RS14100_4MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_4MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x3EE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.2.pack", "compile": {"header": "Driver/Common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0x3EE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM3S2A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "HT32F12365_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S2739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK21DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MAX32630": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32630.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.0.0.1.pack", "compile": {"header": "Libraries/Device/Maxim/MAX3263X/Include/max3263x.h", "define": "TARGET=MAX32631"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32630/max32630.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32631": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32630.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.0.0.1.pack", "compile": {"header": "Libraries/Device/Maxim/MAX3263X/Include/max3263x.h", "define": "TARGET=MAX32631"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32630/max32630.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MB9BF329T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF329S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK11DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1227FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S6618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54102J256": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG1P132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM367FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HPFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1201-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1P132F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G8F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC126RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF167R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F373V8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U36FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F111C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F111C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM366FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2139": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2139.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "EFR32FG12P231F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKW30Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW30Z4.h", "define": "MKW30Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW30Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P532F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P532F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P532F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF167N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF167M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S6100": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "S6E2GH6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2GH6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM4S2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG108F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC834M101FHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC83x.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAM3X8H": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8H.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "MKL15Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DF5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM3X8E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAM3X8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1292NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12345": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M0516LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F110C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F110C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F373VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG980F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG980F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FDH20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H2FUQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F407IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32HG321F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG321F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F407IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFR32MG1P231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1115FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK22FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN128VMP10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG320F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2C39L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B310F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF318T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL05Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B120F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG332F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SD16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "XMC4800-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "NANO120SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1302-T028x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-T028x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ND2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2GH8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF216T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2GH8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK50DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TC35678FSG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "LM3S6432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF129S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LM3S618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1821FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S613": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s613.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF517S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF517T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9D92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S615": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s615.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L486ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M4LEDRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F479NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P333F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1626": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1626.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG11B140F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1627": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1627.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J512UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM3SD8B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3SD8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAMC21J17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F301C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ARMCM0P_MPU": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MB9BF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2CCAL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAML21E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG332F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG332F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C1AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2CCAH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4A6RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF316S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF316R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF316T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9L97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F103CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AMAPH1KK-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1113FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L162RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF500R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M481ZGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32JG1B200F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F722VC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F722VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32BG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG11B520F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC845M301JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "TMPM475FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF500N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF305R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F405VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMC21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M482SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32TG11B120F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F120C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F120C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG290F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG290F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11E14FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1294NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1311FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG995F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG995F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5C56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F103ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG12P433F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG980F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG980F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L451RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32H753AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFR32MG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAM4CMP8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM361FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LPC11U12FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32H753AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MKV31F256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKV31F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L496QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21G17AU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF467M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC1302-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMHA1G16AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1ab/svd/ATSAMHA1G16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG11B320F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F101RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32GG11B840F1024GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N4B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x06000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3N/ATSAM3N4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC54114J256": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54114J256UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54114_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S2918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK80FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK80FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK80F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "LM3S1607": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1607.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F439VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK50DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM330FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MIMX8MD6xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "STM32F302VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HC32F005C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F005.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.1.0.0.pack", "compile": {"header": "Device/Include/HC32F005.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32F005.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F429AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "R-IN32M3-CL": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_CL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F302VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F205ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F769NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1402-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L442KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L442xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1548JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF367R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1655_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21G17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33_FP": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "NUC120RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG320F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC4400-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NANO100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG940F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG940F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F350G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "STM32F103T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM4G9F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MK10DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK10DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini51ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMD20G15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446MC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "CMSDK_ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TM4C1237D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM375FSDMG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M375.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM3N0C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1J15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LPC11E66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52354_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG11B320F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1202-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1113FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32HG320F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1113FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L041C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKE04Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L041C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini52XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM4G7FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMS70N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100ND3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F398VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F732ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM4F130E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F130E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1345FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM363F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M363.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S5651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F732IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5652": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5652.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F429VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF112L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HC32M140KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32M140KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4078FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H2FWQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F078RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM462F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG12P431F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM369FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF51NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NS151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S8971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8970": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8970.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1230D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1230D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HC32L150JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11E67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAME54P20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "XMC1100-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MM32x103": {"core": "Cortex-M3", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x103_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MM32x103.h", "define": "MM32x103_MD"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/MM32x103.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NM1100XAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG230F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H743XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "LPC1113FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1401-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC822M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC822.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F479NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MAX32621": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32620.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32620.flash": {"default": "0", "ramsize": "0x00020000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.1.0.2.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32620/Include/max32620.h"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32620/max32620.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32620": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32620.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32620.flash": {"default": "0", "ramsize": "0x00020000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.1.0.2.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32620/Include/max32620.h"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32620/max32620.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32626": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32625.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32625.flash": {"default": "0", "ramsize": "0x00028000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.1.0.0.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32625/Include/max32625.h", "define": "MAX32626"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MAX32625/max32625.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32625": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32625.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32625.flash": {"default": "0", "ramsize": "0x00028000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.1.0.0.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32625/Include/max32625.h", "define": "MAX32626"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MAX32625/max32625.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAML21J17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1343FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG280F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F437AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ISD9341": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "EZR32LG230F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM470FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9340": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "Generic_M051_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123FE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123FE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32L150J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1317FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1H11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1H16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMV70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1347FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2410": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2410.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "R7S72103": {"core": "Cortex-A9", "vendor": "Renesas:117", "sectors": [[0, 4096]], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.RZ_DFP.1.1.0.pack", "compile": {"header": "Device/Include/RZ_A1LU.h", "define": "RZ_A1LU"}, "pdsc_file": "http://www.keil.com/pack/Keil.RZ_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x18000000", "size": "0x800000"}}, "processor": {"fpu": "DP_FPU"}}} \ No newline at end of file +{"S6E2H16E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H16G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF166N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1290NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG11B120F128IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC029LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG13P733F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P733F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P733F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMA5D26": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D26.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D27": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D27.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D24": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D24.svd", "processor": {"fpu": "DP_FPU"}}, "S6E2H16F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H16X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMA5D22": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D22.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D23": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D23.svd", "processor": {"fpu": "DP_FPU"}}, "HT32F12345_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "IOTKit_CM33_FP_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF317S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG390F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG390F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1302-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG290F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG290F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF317T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFR32BG14P632F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "AMAPH1KK-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NANO130SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F423RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1237H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "N572P072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "TMPM3HNFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF106R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F1655_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF415N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF106N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F722RC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HT32F1755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F429ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4400-F64x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM383FSEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "AC30M1364": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG230F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG230F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F109F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG890F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG890F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LM3S2601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P133F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P133F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P133F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6422": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6422.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S6420": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6420.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S2965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG13P733F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P733F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P733F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MQ5xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ5DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ5.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "LM3S600": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s600.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK22FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F105R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK22FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM066FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M066.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F412VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B140F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NM1120ZC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "IOTKit_CM33_MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.1.0.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS3_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9BF328S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF328T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32BG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG942F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG942F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG13P632F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TLE9879QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MKV11Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "HT32F52344_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D21": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D21.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L451CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK02FN64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "XMC1301-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKS20FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B510F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF529T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "Z32F06410AES": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF166R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF529S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "HT32F50231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "GD32F150G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC2201LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG232F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG232F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK63FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC230VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM3H6FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F150G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F2755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMA5D28": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D28"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D28.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F071RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK24FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN1M0VLQ12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F2755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "SN32F707F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMv8MML_DSP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M2351SIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "TMPM3H4FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMHA1G14AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1ab/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1ab/svd/ATSAMHA1G14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG11B320F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M4TKRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG295F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG295F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9844QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9844.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE9844_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM3H4FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG225F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG225F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF128S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM395FWAXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM395_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFR32BG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF128T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK22DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S308": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s308.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51422_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51422_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51422_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F50241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "HC32F146J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM061FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M061.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG900F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG900F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1202-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK52DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK52D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG220F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F767II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7661BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L496RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMSC000": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMSC000/Include/ARMSC000.h", "define": "ARMSC000"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC000.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM462F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK82FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK82FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK82F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK82F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "MKE04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": "0x400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z8VWJ4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKE04Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P532F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P532F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P532F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C129DNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG330F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG390F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG390F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F766J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MIMX8MQ7xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "M453YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CC8J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52253": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKV56F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "TM4C1230C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1230C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F121E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F121E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L031C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5G36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F410CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5G31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1292NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ISD9160": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "EZR32WG230F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F267J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1102LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M0519VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52344_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4327": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F446ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F302CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F446ZC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1301-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1654": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MKE14Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MKE16F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F303VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F777BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5R31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG320F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1236D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1236D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B420F2048IL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG230F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1102UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG330F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG330F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL05Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM376FDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4S16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MAX71617": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71616": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "EFR32MG1P232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG230F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG230F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1653": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFB42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Z32F06423EKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TLE9873QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 45056]], "algorithm": {"Flash/TLE9873.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100AFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0xAFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3HNFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM380FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TLE9845QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9845.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9845_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG942F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG942F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32HG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32FG13P231F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F407IE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32TG11B120F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9867QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B140F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11C12FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC200SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG220F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1778": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F122H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F411RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1774": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1777": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1776": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F411CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM3H3FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2C29H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52341_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG390F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5752": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5752.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F427II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M4TKVG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NM1120XB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini54ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMD21G16L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21G16L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52231_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MT2523x": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[134217728, 4096]], "algorithm": {"tools/keil/mt2523/2523_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x04008000", "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt2523/Include/mt2523.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x00400000"}, "IRAM2": {"start": "0x04008000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00400000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "208000000"}}, "STM32F410C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11A12FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD21G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F50241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F378VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA1J14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1J14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMDA1J14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1J14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "XMC1402-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "M058LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F446RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32LG330F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2412": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2412.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EZR32LG330F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MML_DSP_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM067FWQG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M067.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG822F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG822F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C129XNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129XNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMR21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F108F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H3FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C58J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M2S050": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "S6E2C3AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG395F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG395F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32G880F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G880F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F407VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX7D2": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D2_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "MCIMX7D5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "EFM32TG11B320F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX7D7": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D7_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NANO112LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG895F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG895F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG990F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG990F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1201-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32WG980F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG980F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC472HI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "ATSAME70J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "TLE9842QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285245440, 4096]], "algorithm": {"Flash/TLE9842_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11008000"}, "Flash/TLE9842.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0x9000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "EFM32GG11B840F1024GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H4FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52243_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F479AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F407VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HC32L156K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4088FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC130LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F100RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1120TB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ADSP-CM419F-BCZ_M0": {"core": "Cortex-M0", "vendor": "Analog Devices:1", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x200F0000", "size": "0x00008000"}}, "debug": "SVD/CM41x_M0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "M453LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC1100-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F479ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32TG11B320F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HC32L156KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1101LVUK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D35": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D35.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMA5D34": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D34.svd", "processor": {"fpu": "DP_FPU"}}, "TM4C1231H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D36": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "GD32F450VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S2911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F038C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG895F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG895F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450VE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B420F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B820F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F423CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC11U12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG11B340F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC126LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM384FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM38x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M384.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F469ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F479II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32GG11B110F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F479IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F469ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC442KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFM32G290F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G290F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1232D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1232D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM4G8F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC844M201JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1200ZBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G222F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMD09C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD09_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD09\\ATSAMD09C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4CMS16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F038K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M052ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG900F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG900F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV71N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32LG990F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG990F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0519SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L432KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1302-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK11DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK11DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L081CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL28Z512xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512_KL28.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL28Z512VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL28Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fff8000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}}, "debug": "MKL28Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S2651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF112R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM368FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG13P732F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F1755_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11C22FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M453SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKS22FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32LG230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B520F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO102SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "HT32F52220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B100F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC472VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F330K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H2FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMV70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "XMC1302-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL36Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4104-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF314R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L152C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG942F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG942F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG295F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG295F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21E18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC802M011JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32L152V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4SD32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD32B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4SD32B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L443RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L100C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F217IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F706J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG14P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P632F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F112E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F112E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK26FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK26FN2M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK26F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK26F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765_48QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2DH5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC811M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00002000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/LPC811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFM32LG840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF105N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451MRD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG1P131F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD09D14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD09_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMD09\\Include\\samd09.h", "define": "__SAMD09D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD09_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD09\\ATSAMD09D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM367FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F150R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F150R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1313FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L476ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG13P632F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F150R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM4S4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5D56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F52220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF464K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4S4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F121H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F121H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF464L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG890F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG890F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG980F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG980F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G6FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG1P131F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F210E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F210E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F22366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "XMC1202-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C1AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B820F2048IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC8N04FHI24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8N04_30.FLM": {"default": "1", "ramsize": null, "size": "0x00007800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC8N04.h", "define": "LPC8N04FHI24"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00007800"}}, "debug": "SVD/LPC8N04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "8000000"}}, "LPC1114FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151C6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F232H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4317": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4310": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC1114FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4313": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "ATSAMD21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21J18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52341": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2B93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2b93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MIMX8MD6xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MB9BF528T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF528S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF52xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "NUC123ZD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32G880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NM1823EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1P132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L151UC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK22FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC140VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50230_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9AF341L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54113J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF341N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1251": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1224FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LPC11E11FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F1253": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG12P232F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF62NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF62NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF406R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC472KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "STM32F101CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF406N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M0518SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S5P36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H1FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C18H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF516R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32G842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S800": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s800.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827UB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC120RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK22FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK22F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S801": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s801.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C19L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32TG11B520F128IM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME54P19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MKL02Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffff00", "size": "0x0400"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "Generic_NUC400_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C1294KCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1294KCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1402-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F401RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32GG840F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG840F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M451MLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC804M111JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32BG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F12365_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SN32F707BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4700-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9BN2": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U14FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L431KB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9BN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG14P732F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC100VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Generic_NUC200_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC123SD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F051T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NM1120EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMDA0E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MBL/Include/ARMv8MBL.h", "define": "ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32L152RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G200F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32G/EFM32G200F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1755_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "SN32F765J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG290F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG290F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKW21D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P133F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "Mini51XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S5P3B": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1768": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1769": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM366FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1763": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "Mini52FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F101C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1766": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKE16F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE16F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE16F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE16F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG380F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG380F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1765": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S5747": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5747.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L475JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG14P532F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P532F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P532F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L475JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NM1200LBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U35FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P231F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM3HPFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F378CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1785": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1786": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1787": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x000020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x000004000"}, "IRAM2": {"start": "0x20080000", "size": "0x000004000"}, "IROM1": {"start": "0x00080000", "size": "0x000020000"}}, "debug": "SVD/SAM3U/ATSAM3U2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAM4LS2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1788": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC177x_8x.h", "define": "LPC177x_8x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC178x7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4200-Q48x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F439ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "N572F072": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\N572F072_v3.svd", "processor": {"clock": "48000000"}}, "MCIMX7U5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NUC121ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MCIMX7U3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/MCIMX7U5_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7U3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "STM32L071RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG980F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG980F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG940F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG940F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F131H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F131H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4LS2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32H743VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32WG990F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG990F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H743VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L471RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B840F1024IL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L471RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC240SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F450ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442KI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NUC2201SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC2201\\Include\\NUC2201.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F723ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U34FHN33/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC220LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F412CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F412CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1114FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L052K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B231F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B231F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BFD18S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAML21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG822F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG822F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM367FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11C24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG14P231F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L100C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG280F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TM4C123BE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123BE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG350F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG350F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F215VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F215VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H2FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F756IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S1F11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK65FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "NUC122ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM4LS8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKS20FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS20FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS20F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS20F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C49L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC812M101JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F767ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M452VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F479ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF315R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9AF312K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32HG321F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG321F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM3H2FUDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11E14FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F413VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32PG12B500F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini54XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1233H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1302-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F778AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2CC9J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "Mini51LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC11A14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F232H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1G21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1g21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1115JET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC220LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P332F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L053C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMR21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21G18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108CZ": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_192.FLM": {"default": "1", "ramsize": null, "size": "0x30000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x08000000", "size": "0x30000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2D55GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L053C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC122ZC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "XMC1201-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S30": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1231H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32W108CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [134481920, 16]], "algorithm": {"Flash/STM32W108_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32W108CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F437II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114LVFHN24/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F264S/X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1231H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK10FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54102J512": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F413CG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32LG230F64R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1302-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1V131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F350K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ATSAMV71N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ARMCM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "TMPM372FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3H0FMDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG890F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG890F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM380FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0519SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1332": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F231E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F231E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM3N1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9879QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L021K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM368FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M368.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TLE9867QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "NM1520LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK21DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E1A11B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM4LC8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3748": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3748.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4LC8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LC8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO102LB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF321K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM037FWUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M037.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKL26Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL26Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GK6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NM1820EB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2GK6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F437ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV42F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F437ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMC21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1517JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F12366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NUC120LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21E18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54606J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "ATSAMD21J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M0518SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW31Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6X4": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC1112FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6X1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "MCIMX6X3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6SX_A9.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "S6E2D35GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32G232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG13P632F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1200TBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1401-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C5AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F103ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L4R5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B320F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20N/ATSAMC20N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF512R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L100RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3634": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123AE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2GM6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1112FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2GM6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini51LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F103V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "M054ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF512N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S1850": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1850.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG280F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG280F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52354": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20N/ATSAMC20N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4320": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4323": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4322": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4325": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32F302CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG990F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32F146FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG295F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG295F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32GG940F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG940F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3A8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3A8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TMPM3H1FPUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 16384], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_48.FLM": {"default": "1", "ramsize": null, "size": "0x0000C000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x0000C000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK64FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5K31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG1V131F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKE18F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD51J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F777VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAM3U1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "Mini57TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG880F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG880F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG14P732F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P732F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P732F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L486JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ADSP-CM419F-BCZ_M4": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "0", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.1.0.0.pack", "compile": {"header": "Device/inc/M4/CM41x_M4_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM41x_M4_DFP.pdsc", "memory": {"IROM2": {"start": "0x11001000", "size": "0x000FF000"}, "IRAM1": {"start": "0x10000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20010000", "size": "0x00018000"}, "IROM1": {"start": "0x11000000", "size": "0x00001000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S5G56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1404-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV10Z32xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P32_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.8.0.pack", "compile": {"header": "Device/Include/MKV10Z1287.h", "define": "MKV10Z64xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LM3S1911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B420F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F446VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F12366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F446VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F412RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F722IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM367FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F245J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAM3A4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3A8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3A4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMD11C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD11_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L110C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC804M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32WG895F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG895F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "Z32F12811ARS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F469IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C28J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12345_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1114FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11E36FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3S2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S2B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "NUC120RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG232F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG232F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C59H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF465K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1252": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF465L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL81Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL81Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL81Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL81Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL81Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMV70Q19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [4194304, 8192], [4194304, 8192], [4194304, 8192], [536870896, 16], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "Mini51TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAM4CMP32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMP32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3H5FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F302C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF566K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG1P132F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F705J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 512], [536813568, 512]], "algorithm": {"Flash/SN32F700_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F700_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0200", "ramstart": null, "start": "0x1fff2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700.h", "define": "SN32F700"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG220F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4400-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4400c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4400_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F767IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "S6E2DF5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4R5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM370FYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG395F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG395F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L071CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F64R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F64R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M485KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "XMC1301-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F131E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F131E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F64R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO112VC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMV71N19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TM4C123GE6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123GE6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C29J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L162ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LC2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG895F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG895F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC20E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1302-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG14P231F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG880F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG880F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK40DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SKEAZN16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO110KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF311K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF311N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM366FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG840F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG840F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG220F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451MRC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC120LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Mini58LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCM0P": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LM3S2776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L071C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M052LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B510F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC131SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG13P732F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD10D13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4088FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL04Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2G28J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "SN32F773T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G210F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G210F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G210F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MAX71637": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MAX71636": {"core": "Cortex-M3", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX716xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\max716xx.h", "define": "MAX71637"}, "pdsc_file": "http://www.keil.com/pack/Keil.ZEUS_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x00400000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "108000000"}}, "MK21DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG840F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG840F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG840F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "LM4F111B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F111B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F0008_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "TMPM3H5FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11D14AM": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE18F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE18F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE18F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE18F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD11D14AS": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11D14AS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMC21N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21N/ATSAMC21N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1294NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A04UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini52TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32GG11B840F1024IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME51J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME51J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "TM4C129CNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1403-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F122E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F122E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK64FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK64FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK64F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MK64F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207IE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9L71": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l71.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG14V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14V/Include/em_device.h", "define": "EFR32FG14V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14V/EFR32FG14V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F415OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32LG380F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG380F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1302-T028x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMS70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC11U35FET48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC240VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F1656_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33MA384A": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 256]], "algorithm": {"AC33MA384A/Flashloader/AC33Mx384A_384.flm": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33MA384A\\Core\\include\\AC33Mx384A.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33MA384A\\SVD\\AC33Mx384A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P431F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HC32L110B6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32FG1V131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32HG308F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG308F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1549JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG942F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG942F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024GL152": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL152.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF341M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM3X4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "LPC11E67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SKEAZ128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG890F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG890F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G6FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC123SC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M481LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "ATSAMD21G18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21G18AU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F773S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F732VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M2351ZIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "XMC1302-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F078CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3826": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s3826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L471QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC43S20": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG980F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG980F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F405ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S9B95": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b95.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1114LVFHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9B96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32G230F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G230F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52331_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L051R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM3HQFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4108-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L051R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1520RD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F303RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK11DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F303RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG54J19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAMDA0G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1V131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L152VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG12P232F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKM33Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF114R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F50220_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "PAC5250": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H46F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC11U24FET48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D35J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG895F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG895F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG880F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG880F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B110F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L452VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG222F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG222F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54616J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "ATSAME70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L452VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S9GN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9gn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1231C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1231C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F256GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG14P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG825F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG825F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B820F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P732F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F303R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M0516LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF312R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F303R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC230RC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F469NE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32LG890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1224FBD64/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC4104-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LPC51U68": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC51U68_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC51U68_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC51U68JBD64"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC51U68_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC51U68.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B540F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMDA0J14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F2641J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD64/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "MK20DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330F6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "GD32F130K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F407ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F407ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B420F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM365FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M365.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM0plus": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM0plus/Include/CMSDK_CM0plus.h", "define": "CMSDK_CM0plus"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0plus.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "GD32F130K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3H3FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H3.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130K4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1510LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG11B520F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6Y7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F302R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C129DNCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129DNCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "R7S72100": {"core": "Cortex-A9", "vendor": "Renesas:117", "sectors": [[0, 4096]], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.RZ_DFP.1.1.0.pack", "compile": {"header": "Device/Include/RZ_A1H.h", "define": "RZ_A1H"}, "pdsc_file": "http://www.keil.com/pack/Keil.RZ_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x18000000", "size": "0x800000"}}, "processor": {"fpu": "DP_FPU"}}, "MCIMX6Y2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6Y0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6Y0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32L073VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12366_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "SMM-SSE-200": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.1.0.3.pack", "compile": {"header": "Device/V2M-MPS2-SSE-200/SMM-SSE-200/Include/mps2_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS2_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS2_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "20000000"}}, "STM32F779NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV44F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFR32FG1V131F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F072CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF524K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF524L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF524M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF466N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF466K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460L/Include/mb9b460l.h", "define": "MB9BF466L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F407ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMR21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMR21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5B91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5b91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DL13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "EFM32TG11B140F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1P132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF466R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG995F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG995F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC442VI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EZR32WG330F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4C16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FN1M0xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MK21FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG995F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG995F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54628J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54628J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54628_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54628.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF514N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32WG842F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG842F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME54N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME54N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32HG108F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG108F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C123GH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32HG220F32R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG220F32R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32MG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC121SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123ZD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG14P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P732F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F52342_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L073V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC123LC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32BG1P232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMC21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD10C13A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 512]], "algorithm": {"Flash/ATSAMD10_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C13A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC120VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32WG840F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG840F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SA16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F302RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK40DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG290F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG290F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F030K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3HNFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC505DSA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC845M301JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MB9BF404R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2C4AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF404N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4800-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "GD32F350C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32TG11B520F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E12FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2G36J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32MG13P832F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P832F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P832F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2G36H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKM14Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F758F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NANO110RD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MIMXRT1051": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1051.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F765II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MIMXRT1052": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 262144]], "algorithm": {"Flash/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.1.0.2.pack", "compile": {"header": "Device/Include/MIMXRT1052.h", "define": "MIMXRT1052"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.iMXRT_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IRAM2": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MIMXRT1052.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M4LEDLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG842F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG842F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "nRF51802_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "HT32F52241": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L475ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF428S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "DS_CM3": {"core": "Cortex-M3", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.1.1.0.pack", "compile": {"header": "Device/DS_CM3/Include/DS_CM3.h", "define": "DS_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_DSx_BSP.pdsc", "memory": {}, "debug": "SVD/DS_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC4333": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC4330": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "SN32F774T": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "Mini54XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F774S": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F411VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ARMv8MML_DSP_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MKL04Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F132H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F132H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F132H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051R4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMHA1E15AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1b/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1b/svd/ATSAMHA1E15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F051R6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA0E14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0E14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKV46F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F256VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F358VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MIMXRT1052xxxxB": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"arm/MIMXRT105x_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "arm/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1052DVL6B"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1052_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MIMXRT1052.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "600000000"}}, "EFM32G200F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G200F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG13P732F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U24FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1225FBD64/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "EFR32FG1P131F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F350CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "nRF51824_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32GG11B310F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MKV10Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "EFR32MG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P231F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S8730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8733": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8733.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AFA44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M451LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32HG320F32R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1765": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M452LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG12P231F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG840F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG840F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F32R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "NANO100SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S8933": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8933.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NM1823ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S8930": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8930.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C19J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32WG232F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG232F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "A31G122": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536866816, 128]], "algorithm": {"A31G12x/Flashloader/A31G12x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G12x/Flashloader/A31G12x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G12x/Core/include/A31G12x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "A31G12x/SVD/A31G12x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "A31G123": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536866816, 128]], "algorithm": {"A31G12x/Flashloader/A31G12x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G12x/Flashloader/A31G12x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G12x/Core/include/A31G12x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "A31G12x/SVD/A31G12x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C129ENCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1345FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1403-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK60DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MCIMX7S5": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S5_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "MKW41Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG232F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG232F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3U4E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M451RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M052ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1100-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM4050": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM4x50.FLM": {"default": "1", "ramsize": null, "size": "0x7F000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM4050.h", "define": "__ADUCM4050__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/ADuCM4050/Releases/AnalogDevices.ADuCM4x50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x7F000"}}, "debug": "SVD/ADuCM4050.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "52000000"}}, "LPC54607J256BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EZR32HG220F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG320F32R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1857": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1850": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F101ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LPC1853": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC18S50": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32HG220F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM0/Include/CMSDK_CM0.h", "define": "CMSDK_CM0"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TLE9861QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9861.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC18S57": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1549JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F450IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM4F211H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F211H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F450IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M058LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F450II": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC54618J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "MB9BF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1B131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF121J": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9B120J_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xJ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMC20J18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P232F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F0008_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFR32MG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKV31F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F128VLL10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV31F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F52344_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMR21E19A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E19A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C129XKCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129XKCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F130C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F130C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3N00B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N00A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00400000", "size": "0x00004000"}}, "debug": "SVD/SAM3N/ATSAM3N00A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC54606J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM3H4FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2G38J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2HG4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HG4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NM1820LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC4108-F64x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5762": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5762.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F102R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F102R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M052ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F038F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F102R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F767F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M481SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32ZG210F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4800-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F779II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32WG942F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG942F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1112FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52352": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK24FN256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK24FN256VDC12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK24F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK24F25612.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F22366_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKM33Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAME54N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L051C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKL15Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6753": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6753.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG330F64R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3X4E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000A0000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3XA/ATSAM3X4E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "NUC100RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M2S005": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "LPC11U34FBD48/311": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_40.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xA000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xA000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF141N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1B232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E1A12B0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG230F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG230F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG230F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG330F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S57": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "LPC43S50": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "EFR32BG1B132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC140LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L021F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F144x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54016": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54016JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54016_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54016.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S8938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P233F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F413MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32MG14P733F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P733F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P733F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L485JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L485xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F413MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54606J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54606.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32L443CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F100ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F303C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAME51J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EZR32WG330F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14F512xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_D64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P512_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG330F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F091RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F102RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G890F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G890F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S2276": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2276.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32ZG108F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TM4C1233C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1233C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM475FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9844-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285274112, 4096]], "algorithm": {"Flash/TLE9844_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100F000"}, "Flash/TLE9844_2.FLM": {"default": "1", "ramsize": null, "size": "0xF000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0x10000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4700-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMC21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC21/ATSAMC21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52253_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M0516ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F1653_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1517JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG232F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG232F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F072RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2CC9L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F150C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AC33M6128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1343FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2GK8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A12FBD48/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4076FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F150C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152V8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3U4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256], [1048576, 256]], "algorithm": {"Flash/ATSAM3U_128_B1.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00100000"}, "Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00100000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG895F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG895F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F071VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF565K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG14V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14V/Include/em_device.h", "define": "EFR32FG14V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14V/EFR32FG14V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD51N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NANO100NE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF344N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF344L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1120DC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF322K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F410T8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TLE9877QXA40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF322L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF322M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9360": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "M4TKLE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKL46Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L062K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L062xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L062x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFR32FG1V132F32GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F32GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32HG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKL24Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S3654": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3634.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U14FET48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S3651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52341_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFE00"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1251B": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F125x/ht32f125x.h"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/HT32F125x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMDA0G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMDA0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F479VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF115R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3H2FSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F103T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32BG1B232F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5U91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5u91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M451MSD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F103T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F723IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F101R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F50241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F101R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "XMC1302-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "LM3S1651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM330FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM330_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F437VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11A02UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F265J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC131LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F256R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52243_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1P332F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L073CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F350R4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F350R6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F122H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F122H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F350R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "GD32F170C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C2AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M453LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK53DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32TG11B520F128IQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1104UK": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC1102_04.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F205RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L073CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F405ZK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4R5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW31Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW31Z4.h", "define": "MKW31Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW31Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG995F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F410RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9792": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9792.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG880F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG880F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM366FWXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SP32A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4SP_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4SP/sam4sp.h", "define": "__SAM4SP32A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00500000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4SP/ATSAM4SP32A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1P732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "Z32F12811ATS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F1281.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F1281.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F1281.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK12DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "EFM32GG11B120F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F415ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F1654_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF156R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1316FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG1V132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U14FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F247F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1827YB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L162RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F051C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F051C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3HPFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32HG310F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG310F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMR21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMR21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF467R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F103ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TM4C123GH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F051C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32L476ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F101RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF467N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F101RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM068FWXBG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM06x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM068.h", "define": "TMPM068FWXBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M068.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Z32F06410AKS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0641.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0641.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0641.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG53N19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B540F64IQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "AC33M8128": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx128/Flashloader/ac33m8128_PFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx128\\Core\\include\\AC33Mx128.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx128\\SVD\\AC33Mx128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM3HNFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TMPM4G6F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG13P232F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P232F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P232F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F768F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123GH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC802M001JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFR32FG13P233F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P233F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P233F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C1297NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1297NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F745IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F745IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "IOTKit_ARMv8MBL": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MBL/Include/IOTKit_ARMv8MBL.h", "define": "IOTKit_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L152VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC200SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MK20DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P132F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC824M201JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC824.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F105VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO100SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC54005": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54005JET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54005_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54005.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L151V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC802M001JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "STM32F777ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM343FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S815": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s815.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD10D14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10D14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG51N18": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51N18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L063C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L063xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L063x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S3N26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s3n26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF516T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG11B520F128GM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F248BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54616J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54616.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "EFM32WG942F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG942F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129CNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129CNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC20E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F767BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F103RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF405R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "A31G111": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536867328, 128]], "algorithm": {"A31G11x/Flashloader/A31G11x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G11x/Flashloader/A31G11x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G11x/Core/include/A31G11x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "A31G11x/SVD/A31G11x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F103RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M4TKVE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L082KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F12365_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F103RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S6E2C28H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9AF156N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG14P232F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SKEAZN32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "SN32F759F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J512UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF405N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B400A\\mb9b400r.h", "define": "MB9BF406R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF40xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L082KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1115FET48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F358CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AFA31N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TMPM362F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M362.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG842F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG842F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG280F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG280F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AFA41M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4S16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4S/ATSAM4S16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B520F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472HG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "MB9BF429S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32LG330F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG330F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF429T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "M054ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M052LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F378RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "NUC100RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG12P431F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L152R6xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M481SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC100LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV58F1M0xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P1024_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "SRAM_OC": {"start": "0x2f000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x100000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "HT32F52220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32MG14P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B110F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "AC33GA256": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024]], "algorithm": {"AC33GA256/Flashloader/AC33GA256_CDFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33GA256\\Core\\include\\AC33GA256.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33GA256\\SVD\\AC33GA256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32JG12B500F1024IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1114FDH28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120DB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H4FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC11A11FHN33/001": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1435": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005C00"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1435.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TMPM341FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM341_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "S6E2C2AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG360F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG360F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2H46E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG900F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG900F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG900F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F217IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG350F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG350F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG350F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini54TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LM3S5791": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5791.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H46G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H46X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2C39H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "TMPM3H4FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1320LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1320_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1320_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1320_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NM1320AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO103SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1202-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG13P732F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4800-E196x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM364F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M364.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ARMCM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC812M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F413RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F038G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MIMX8MD7xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "NUC120VD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "K32W022S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W022S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MK20DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32L053R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L053R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L053xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L053x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1549JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M0564RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "Musca": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [[2097152, 65536]], "algorithm": {"Flash/MT25QL512_DC.FLM": {"default": "1", "ramsize": "0x00020000", "size": "0x10040000", "ramstart": "0x20000000", "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.1.0.2.pack", "compile": {"header": "Device/Include/system_cmsdk_musca.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.Musca_A1_BSP.pdsc", "memory": {}, "debug": "SVD/Musca.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F091CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F450ZI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F405OE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32WG360F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG360F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMHA1G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1a/svd/ATSAMHA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG222F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F439NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F450ZG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F450ZE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x030000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MAX32652": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "M2S010": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "MAX32650": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MAX32651": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[268435456, 16384]], "algorithm": {"Flash/MAX32650.FLM": {"default": "1", "ramsize": null, "size": "0x00300000", "ramstart": null, "start": "0x10000000"}, "FlashIAR/FlashMAX32650.flash": {"default": "0", "ramsize": "0x00100000", "size": "0x00300000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32650/Include/max32650.h", "define": "MAX32650"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32650.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00100000"}, "IROM1": {"start": "0x10000000", "size": "0x00300000"}}, "debug": "SVD/MAX32650/max32650.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "nRF51801_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F439NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAML22N16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22N16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK70FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG295F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG295F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "S32K142": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"addon_cmsis/Flash/S32K142_P256_2KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "platform/devices/S32K142/S32K142.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L072RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF321M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF321L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1547JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MK20DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F417VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO120LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MKE02Z64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C1236H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1236H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1112FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L051T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1112FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F413RH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F301R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC824M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC824.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F301R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L072RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAME51N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME51N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "NM1120FC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L051T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3H5FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC54101J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "S6E1A12C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A12X0A.FLM": {"default": "1", "ramsize": null, "size": "0x16000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x16000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF116T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L152RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1402-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG332F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32L152RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "Mini52LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "NUC240SE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LPC54114J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32LG330F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF218S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF218T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H743BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MB9AF131N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HC32F003C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F003.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.1.0.0.pack", "compile": {"header": "Device/Include/HC32F003.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32F003.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4TKRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32TG825F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG825F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B520F128GQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z32xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MKE02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P32KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "M0519LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F706BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F048G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG995F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG995F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG995F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1232C3PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_32.FLM": {"default": "1", "ramsize": null, "size": "0x008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x003000"}, "IROM1": {"start": "0x00000000", "size": "0x008000"}}, "debug": "SVD/TM4C123/TM4C1232C3PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MVF50NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "ATSAMHA1E16AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1b/svd/ATSAMHA1E16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFR32MG12P432F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMC20J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2D55GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F767VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M0518LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F031K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME53N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "ARMCM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "NANO112SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "AC30M1332": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L162VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9DN6": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9dn6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4S2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32PG1B200F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NANO120KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM4G9F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM37AFSQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M37A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF118S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF118T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC220SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMD21G15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F746VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B420F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F031E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC200LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6633": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6633.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG380F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG380F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG380F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54102J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF121M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG990F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG990F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C38L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32LG995F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG995F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120RD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F170R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM374FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M374.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F469NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF141L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF141M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9xFxxx_DualWflash32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}, "Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F429BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3S1A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3S1C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3S/ATSAM3S1C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKL26Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HC32F146KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32F146FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32F146KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F722ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM3HMFZFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "N572F065": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N572Fxxx.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\N572F065_v3.svd", "processor": {"clock": "48000000"}}, "LPC844M201JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "HT32F50220_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG11B820F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2H44F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H44G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L4A6ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2H44E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H44X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H4/Include/S6E2H4xG/s6e2h4xg.h", "define": "S6E2H46G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h4xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54113J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32LG940F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG940F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKW35Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO103LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F746VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L162VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E36FHN33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMC21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32L031F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B540F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L031F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "BlueNRG-1": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG1.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x28000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.1.1.1.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x28000"}}, "debug": "SVD/BlueNRG1.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MCIMX7D3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_A7.h", "define": "iMX7D_A7"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7D3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "NANO120SC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "BlueNRG-2": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[268697600, 2048]], "algorithm": {"Flash/STBlueNRG2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x200002CC", "start": "0x10040000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.1.0.0.pack", "pdsc_file": "http://www.keil.com/pack/Keil.STBlueNRG-2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x10040000", "size": "0x40000"}}, "debug": "SVD/BlueNRG2.svd", "processor": {"fpu": "0", "endianness": "Little-endian"}}, "MB9BF564L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO100ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "MB9BF564K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F50230_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA31L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF156M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "R-IN32M3-EC": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_EC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "AC33M4064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B420F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C123AH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123AH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1402-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4800-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKL14Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKE02Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00000100", "ramstart": "0x1FFFFC00", "start": "0x10000000"}, "arm/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "LPC802M001JDH16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC802.h", "define": "LPC802M001JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC802.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "EFM32PG1B200F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "NUC122LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "HT32F5826": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F5826"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F5826.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "TM4C1299KCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C1299KCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F756J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF312L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF312N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54608J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54608J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54608_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54608.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO130SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "HT32F1755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini54XFHC": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW20Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW20Z4.h", "define": "MKW20Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW20Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F058C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG1P732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC4350": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MK64FN1M0VLL12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.2.3.0.pack", "compile": {"header": "platform/devices/fsl_device_registers.h", "define": "CPU_MK64FN1M0VLL12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "platform/devices/MK64F12/MK64F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC4353": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NANO102LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LPC4357": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "MT7687F": {"core": "Cortex-M4", "vendor": "MediaTek:129", "sectors": [[268435456, 4096]], "algorithm": {"tools/keil/mt7687/7687_32M_MXIC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://download.labs.mediatek.com/MediaTek.MTx.4.6.1.pack", "compile": {"header": "driver/CMSIS/Device/MTK/mt7687/Include/mt7687.h"}, "pdsc_file": "http://download.labs.mediatek.com/MediaTek.MTx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IRAM2": {"start": "0x00100000", "size": "0x00010000"}, "IROM1": {"start": "0x10000000", "size": "0x00200000"}}, "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "192000000"}}, "TM4C1233E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1233E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54607J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54607J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54607_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54607.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKV42F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "LPC54101J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4502-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2DH5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F350K4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "NM1100FAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM343F10XBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKV42F64xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP64_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV42F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV42F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV42F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "MKM14Z64Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P131F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F401VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "Mini55TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F423MH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKL34Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL34Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL34Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL34Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MCIMX6G1": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C3AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MCIMX6G3": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MCIMX6G2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM462F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54018": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[268435456, 4096], [268435456, 4096], [268435456, 4096]], "algorithm": {"arm/LPC540xx_MX25L12835FM2I.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_W25Q128JVFM.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}, "arm/LPC540xx_MT25QL128.FLM": {"default": "1", "ramsize": null, "size": "0x1000000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54018JET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54018_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "SRAMX": {"start": "0x00000000", "size": "0x030000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54018.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32FG14P231F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC505YLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "S6E2C58L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HC32L150K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1138": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1138.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AFA42N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA42M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK60FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK60FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MCIMX6G0": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/iMX6UL.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32LG230F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG230F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK21DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1133": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1133.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U67JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "APOLLO512-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MK50DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NANO130SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ARMCM23": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "QN9083A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9083C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F769AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC845M301JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAMC20G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG13P231F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG842F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG842F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKV56F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV56F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV56F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV56F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "NANO120LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM4F211E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F211E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U35FHI33/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK51DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK51D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F745VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG225F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG225F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F767VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAM4LC2B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG1B200F128GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F217ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F217ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2533": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2533.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M484SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32GG880F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG880F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG880F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG395F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG395F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F769BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL26Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL26Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL26Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL26Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4R5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM4F110E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F110E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L073VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L471VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "STM32L471VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAML21J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G9FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAML21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG942F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG942F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG942F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/101": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK28FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28F15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "LPC11U34FBD48/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q040x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HC32L110C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F246J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U34FHN33/421": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG322F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AFA42L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F50230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F52231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC230SD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2HG6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1342FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HC32L150F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2C48L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC4402-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "Mini51FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMC20E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMC_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/SAMC20/ATSAMC20E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1F16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s1f16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG330F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG330F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG330F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C4AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMDA1E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMG51G18": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG51\\samg51.h", "define": "__SAMG51N18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD\\SAMG51\\ATSAMG51G18.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L083VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1820ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G280F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G280F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F231H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F231H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM073FSDUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M073.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F405ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32ZG210F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32HG308F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG308F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG308F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1100-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AU9110LF3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/AU9100_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}, "Flash/AU9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/AU9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4LS4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC123SD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4LS4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F469AE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "APOLLO256-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L083VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG230F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG230F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG230F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L4S9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NANO100KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO103ZD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO103\\Include\\Nano103.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO103AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1225FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "TMPM332FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M332.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C5AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M482LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFR32MG13P632F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P632F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P632F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M2S025": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "MKL24Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL24Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H5FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC123SC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S9D96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini58ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9877QXW40": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF421K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A420L\\mb9a420l.h", "define": "MB9AF421L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF42xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TM4C1299NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1299NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M453VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4N8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM4N8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-F64x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG13P932F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P932F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P932F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L162QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32PG12B500F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1313FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC200SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11A14FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG840F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG840F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4500-F100x768": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0xC0000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF368M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1764": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG14P632F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P632F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P632F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G8F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2D55J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F048T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL25Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1765_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F207ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F207ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "PAC5220": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMA5D31": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D31.svd", "processor": {"fpu": "DP_FPU"}}, "NUC029FAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AE\\Include\\NUC029FAE.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NUC029AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "PAC5223": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NM1120EC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV10Z16xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKV_P16_1KB_SEC.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.1.8.0.pack", "compile": {"header": "Device/Include/MKV10Z1287.h", "define": "MKV10Z64xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KVxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKV10Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MKW21Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F427VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "GD32F450VI": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"Flash/GD32F4xx_2MB.FLM": {"default": "1", "ramsize": null, "size": "0x0200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F450 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x070000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x0200000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M453RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF131M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF131L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F427VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM3U1E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x20080000", "size": "0x00002000"}, "IROM1": {"start": "0x00080000", "size": "0x00010000"}}, "debug": "SVD/SAM3U/ATSAM3U1E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC1313FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF131K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440]], "algorithm": {"Flash/MB9AF13x_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9BFD17S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "XMC1404-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BFD17T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32TG232F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG232F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG232F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52241_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKW22D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW22D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG230F128R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF567R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4LC4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LC4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LC4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG222F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32WG330F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF366K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723IC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4078FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL25Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S70": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "MB9BF567N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF567M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NUC120VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKM33Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM33Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "M058SZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAMV70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32MG12P232F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F215ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "M484SIDAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LPC11U23FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG995F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG995F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F215ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FDH20/002": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMDA0G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1313FBD48/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L452CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L152QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF117S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "M453YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L152C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M452LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M0564LE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M451VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F110H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F110H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L021G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC4072FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK22FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12365_46QFN": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S9D90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF617S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF617T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32H753XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32GG11B820F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMC20J17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C4AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1301-Q040x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F2451BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U37FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32PG1B200F128IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101T8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32WG895F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG895F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG895F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VE3DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B520F128GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG14P732F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAME53J20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME53J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F417VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L431VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG309F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG309F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F070F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L486VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L031E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM13Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM13Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L031E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330R8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32LG280F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG280F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F733IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC4315": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "QN9080A": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xA_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908X.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "QN9080C": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xC_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XC.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "QN9080B": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/QN908xB_512K.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x80000", "ramstart": "0x04000400", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.1.1.4.pack", "compile": {"header": "Device/Include/QN908XB.h"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.QN908x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x04000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/qn908XB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54102J512UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC1402-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML22_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML22\\ATSAML22J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U13FBD48/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL43Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1512": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM3HMFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U36FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1100-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9BF518S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F042C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "RC10001": {"core": "Cortex-M0", "vendor": "RelChip:146", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.relchip.com/Keil/RelChip.RC10000.1.0.0.pack", "compile": {"header": "Device/Include/RC10001.h"}, "pdsc_file": "http://www.relchip.com/Keil/RelChip.RC10000.pdsc", "memory": {"IRAM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD/RC10001.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "4000000"}}, "STM32L031K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK30DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L031K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F330RB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MKM34Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM34Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32JG1B200F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKV58F512xxx24": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[268435456, 8192]], "algorithm": {"arm/MKV_P512_8KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV58F512VMD24"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV58F24_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x18000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x10000000", "size": "0x080000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV58F24.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "240000000"}}, "LM3S6952": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6952.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM4CP16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF155R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG13P732F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P732F512GM51"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P732F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMG55G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL27Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMR21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMR21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMR21\\Include\\samr21.h", "define": "__SAMR21E19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMR21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMR21\\ATSAMR21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B820F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MCIMX6V7": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V7.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32BG1B232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S2608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MCIMX6V2": {"core": "Cortex-A9", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX6_DFP.1.5.0.pack", "compile": {"header": "Device/Include/iMX6SX_A9.h", "define": "iMX6SX_A9"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX6_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX6V2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC804M101JDH24": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9BF521K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF142N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF142L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101TB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM072FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M072.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG230F64R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4367": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "ARMCM33_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EFM32LG395F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG395F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B540F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM372FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M372.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2CC8H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S1R26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG330F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG330F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B320F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B320F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B320F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C29L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M451MRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MK22FN1M0Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F042K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G222F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U35FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TC35678FXG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "TMPM367FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-T016x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E1A11C0A": {"core": "Cortex-M0+", "vendor": "Spansion:100", "sectors": [[0, 8192], [24576, 32768]], "algorithm": {"Flash/S6E1A11X0A.FLM": {"default": "1", "ramsize": null, "size": "0xE000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\S6E1A1\\s6e1a1.h", "define": "S6E1A12C0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM0plus_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\S6E1A1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFB44N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1112FHN24/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P832F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P832F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P832F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG13P632F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F50231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L471VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F256R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "APOLLO256-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F1656": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1114FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32WG232F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG232F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1P133F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ARMCM33": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ADuCM361": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "ADuCM360": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 512]], "algorithm": {"Flash/ADUCMxxx_128.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x20000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.1.0.2.pack", "compile": {"header": "Device/Include/ADuCM361.h", "define": "ADuCM361"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM36x/Releases/AnalogDevices.ADuCM36x_DFP.pdsc", "memory": {}, "debug": "SVD/ADuCM360.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "16000000"}}, "EFM32LG990F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG990F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P431F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P431F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P431F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F212E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F212E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG14P232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM390FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM39x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM395.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M395.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG290F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG290F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MIMX8MQ6xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MKL04Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL04Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "N571P032": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512]], "algorithm": {"Flash/N571E000.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\N571P032_v3.svd", "processor": {"clock": "23000000"}}, "TMPM367FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM36x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M483SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32L152QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5956": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5956.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TC35679IFTG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "SN32F757F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MVF51NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NN151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "NANO120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S5951": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5951.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF315M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF315N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32G890F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G890F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1404-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1937": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1937.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC125ZC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAM4E8E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG230F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC4078FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F479VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L152VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK02FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK0x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK02FN64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK02F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MK02F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "LM4F112C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F112C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1202-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4A6AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG842F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG842F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F102C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32PG1B200F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F102C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F111H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F111H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F190T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini55LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M481LIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "XMC1201-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1100-Q024x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Z32F06423AKE": {"core": "Cortex-M0", "vendor": "Zilog:89", "sectors": [[0, 128]], "algorithm": {"Flash/Z32F0642.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F0642.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F0642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF305N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F746ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F746ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG1P132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TM4C1230H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1230H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MIMXRT1051xxxxB": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096], [1610612736, 262144]], "algorithm": {"arm/MIMXRT105x_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}, "arm/MIMXRT105x_HYPER_256KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x4000000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1051DVL6B"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1051_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x040000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x020000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MIMXRT1051.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "600000000"}}, "HT32F0008_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "EFM32TG11B340F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "A31G112": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128], [536867328, 128]], "algorithm": {"A31G11x/Flashloader/A31G11x_series_CFG.FLM": {"default": "1", "ramsize": null, "size": "0x600", "ramstart": null, "start": "0x1FFFF200"}, "A31G11x/Flashloader/A31G11x_series_FLASH.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "A31G11x/Core/include/A31G11x_series.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "A31G11x/SVD/A31G11x_series.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC822M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC822.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "NUC130VE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B120F128GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V032F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V032F256GM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V032F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M052LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKV31F512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F512VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MKV31F51212.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4S5QI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM3H5FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32LG230F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG230F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F038E6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F038xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C59L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4SA16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SA16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32LG230F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG230F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VMD18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "M0564LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO100LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F417IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "LPC810M021FN8": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x00001000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/LPC810.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFR32FG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC123ZC2AE1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM4F122C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F122C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21G15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM361F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MVF50NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "EFR32BG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKE15Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMHA1G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}, "samha1a/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1a/svd/ATSAMHA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MVF60NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "EFR32FG1V232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1B231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2C18J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1115JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1402-Q048x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C129LNCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129LNCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG222F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32MG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MD7xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "MB9BF505N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F102CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_MD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F102xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL16Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F256R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1224FBD48/121": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32F318C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM4G9F15XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC54616J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S9B92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L432KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L432xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "CMSDK_CM7_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF116N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAML21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN256VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF116M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC220LE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO110RE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32TG11B540F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK12DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1B21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1b21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E14FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC230LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F098CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM36BFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM365_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "PAC5210": {"core": "Cortex-M0", "vendor": "Active-Semi:140", "sectors": [[0, 1024]], "algorithm": {"Flash/PAC52XX.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.2.0.0.pack", "compile": {"header": "Device/Include/PAC52XX_device.h"}, "pdsc_file": "http://www.active-semi.com/keil_pack/Active-Semi.PAC52XX.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/PAC52XX.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG11B540F64GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC126RE4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKW24D512xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW24D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF616S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F303VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MK70FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "MK70FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK70F15.h", "define": "MK70FX512xxx15"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K70_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK70F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F303VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IRAM2": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF616T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32HG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG108F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32WG230F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG230F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2DH5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG11B420F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF618T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC120RE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L452RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32ZG210F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L452RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF618S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B610T\\mb9b610t.h", "define": "MB9BF618T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF61xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAME51N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME51_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME51J19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LPC11E68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32LG995F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG995F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC230LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32JG1B100F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC220VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F350C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "SN32F236J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54618J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54618J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54618_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54618.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM366FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M452RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAM4E16E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16E.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4E16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4E/ATSAM4E16C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1547JBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32G800F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G800F128"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G800F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC43S67": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "TM4C1232H6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1232H6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F105RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120SD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9AF154M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF154N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NANO102ZB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAM4S4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM4S/ATSAM4S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMV70J19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "GD32F330K8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NANO120ZD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F401RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C129ENCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C129ENCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32HG110F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG110F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG110F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "AC30M1464": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NM1530VE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32TG11B540F64IM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1654_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L081KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L081xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F031G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F0008_24QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32F031G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF154R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF15xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD11C14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD11_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD11\\Include\\samd11.h", "define": "__SAMD11D14AS__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD11_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD11\\ATSAMD11C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C123GH6ZXR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123GH6ZXR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C32E": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32E_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4C32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C32/sam4c32.h", "define": "__SAM4C32E_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4C32/ATSAM4C32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKW40Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW40Z4.h", "define": "MKW40Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW40Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L073RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L021D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L021xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "version": "0.1.0", "STM32L073RZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L073xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M453VE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG980F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG980F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG980F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG980F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "K32W042S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W042S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG295F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG295F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG295F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BFD18T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL33Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52241_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMD20J14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4402-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F746IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BFD16T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S2D93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s2d93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F131C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F131C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMHA1E14AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024], [4194304, 256]], "algorithm": {"samha1b/keil/flash/ATSAMH_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "samha1b/keil/flash/ATSAMH_16_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000200", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samha1b/svd/ATSAMHA1E14AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "Mini51XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BFD16S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9BD10T\\mb9bd10t.h", "define": "MB9BFD18T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BFD1xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32GG11B520F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C38H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MK11DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK11D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F746IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG110F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1520RC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F50220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD21J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK51DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF566R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG14P231F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2HE6F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF506N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1233D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG13P632F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF506R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21E17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC126VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F217VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F217xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMC21J18AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1519JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF566L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF566N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG230F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG230F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6610": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6610.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MKE04Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L476RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32GG11B110F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B110F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B110F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L476RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100VE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG14P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG332F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG332F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM4C4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF314N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1751": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1751.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK60DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK60D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9AF314M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F2755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B840F1024IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F318K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC4504-F100x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG390F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG390F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4337": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "STM32L151CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151CC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKV10Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKV_P128_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV10Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV10Z1287_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKV10Z1287.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "XMC1404-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11A13FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Axx\\LPC11Axx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Axx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F232E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F232E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M452LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L475ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32WG330F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F239F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4370": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "204000000"}}, "EFM32TG210F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG210F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F705BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F700B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F700B_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F700B.h", "define": "SN32F700B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F700B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF428T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B420T\\mb9b420t.h", "define": "MB9BF429T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IRAM2": {"start": "0x1FFEC000", "size": "0x14000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF42xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "STM32L041K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK20FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO130KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF105R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF568R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32GG940F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG940F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG940F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L151C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F268F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112LVFHI33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMHA1G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1a/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "samha1a/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1a/svd/ATSAMHA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF568N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F358RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000A000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF568M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560R/Include/mb9b560r.h", "define": "MB9BF568R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B560R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL13Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ARMSC300": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMSC300/Include/ARMSC300.h", "define": "ARMSC300"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMSC300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F765BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L151C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F1653_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1653_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F1653_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32FG14P232F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P232F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P232F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TMPM380FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM38x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M380.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AFA44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFA4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F120H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC4076FET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1404-Q048x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML22J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML22_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML22_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML22\\ATSAML22J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM4LS4B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAM4L/ATSAM4LS4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMDA1G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1G16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1G16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C129EKCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_512.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x080000"}}, "debug": "SVD/TM4C129/TM4C129EKCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32JG1B200F256GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L486QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK10DX128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "NUC442JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "STM32L100RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011K3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC100LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L011K4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG210F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG210F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1439": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s1439.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2DF5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ADuCM320i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320i.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF61NN15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NN151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "M451LD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG940F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG940F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "nRF51822_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAC": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "nRF51822_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 1024], [0, 1024]], "algorithm": {"Flash/nrf51xxx_ecb.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf51xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF51"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\nrf51.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "16000000"}}, "STM32F412ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32WG230F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52354_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DH5J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL82Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MKL_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL82Z128VMP7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL82Z7_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x0800"}, "SRAM": {"start": "0x1fffa000", "size": "0x018000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL82Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "96000000"}}, "EZR32WG230F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG230F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F205RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S10": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32PG1B200F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F205RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205RF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1810": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "NUC505DS13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1812": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1813": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1815": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1817": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L162RCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L151C8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L475VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S2U93": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s2u93.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK61FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK61FX512xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MK_D512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK61F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "NM1120TC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM036FWFG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM03x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM037.h", "define": "TMPM037FWUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M036.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NM1520LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L162ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C1231D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1231D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AFB44L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC4088FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F407VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L041E6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC20J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC20/ATSAMC20J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F429IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NUC130LD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F121B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F121B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9B81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9b81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F2755": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1120XC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC220LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC029TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512]], "algorithm": {"Flash/NUC029_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC029_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC029AN\\Include\\NUC029xAN.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC029AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1124JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x08000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G230F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G230F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F091VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F091VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG880F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG880F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1100-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M451MRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L471JE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L471JG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM4G9FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MVF50NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NS151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S9C97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9c97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F098RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM440FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 8192], [32768, 16384], [65536, 32768], [131072, 65536], [524288, 8192], [557056, 16384], [589824, 32768], [655360, 65536]], "algorithm": {"Flash/TMPM440_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM440.h", "define": "TMPM440F10XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Configurable", "clock": "100000000"}}, "M487KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F767NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG11B120F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM462F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MVF60NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NN151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "XMC4504-F144x512": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4R9I_EVAL.FLM": {"default": "0", "ramsize": null, "size": "0x04000000", "ramstart": null, "start": "0x90000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM3S8B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EZR32WG230F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54605J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM074FSUG": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 65536]], "algorithm": {"Flash/TMPM07x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.1.3.0.pack", "compile": {"header": "Device/Include/TMPM074.h", "define": "TMPM074FSUG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M074.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1302-Q024x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "SSE-200-MPS3": {"core": "Cortex-M33", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.V2M-MPS3_SSE_200_BSP.1.0.0.pack", "compile": {"header": "Device/V2M-MPS3-SSE-200/SMM-SSE-200/Include/mps3_sse_200.h"}, "pdsc_file": "http://www.keil.com/pack/ARM.V2M-MPS3_SSE_200_BSP.pdsc", "memory": {}, "debug": "SVD/MPS3_SSE_200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V131F32GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F32GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EZR32LG230F256R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "Mini58TDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32WG230F128R60": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R60.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746BE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EZR32WG230F64R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG360F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG360F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG280F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG280F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF368R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2C49J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF368N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4N16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC54607J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54607.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "Mini57XDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32M140J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG840F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S8738": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8738.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ADuCM3027": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "ATSAMC21N17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21N/ATSAMC21N17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1311FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F50230_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG390F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG390F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1635": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1635.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADuCM3029": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADuCM302x.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.3.1.2.pack", "compile": {"header": "Include/ADuCM3029.h", "define": "__ADUCM3029__"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM302x/Releases/AnalogDevices.ADuCM302x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x20040000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/ADuCM302x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "26000000"}}, "STM32F100VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MKW21Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW21Z4.h", "define": "MKW21Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F130H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F130H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F100VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "SN32F7651BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L476ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF304R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO120LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32TG11B320F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini54TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "K32W032S1M2xxx": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [16777216, 2048]], "algorithm": {"Flash/K32W0x2_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x01000000"}, "Flash/K32W0x2_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.1.0.0.pack", "compile": {"header": "Device/Include/K32W042S1M2_cm0plus.h", "define": "K32W042S1M2_CM0PLUS"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K32W_DFP.pdsc", "memory": {"IRAM1": {"start": "0x09000000", "size": "0x00020000"}, "IRAM2": {"start": "0x08000000", "size": "0x00010000"}, "IROM1": {"start": "0x01000000", "size": "0x00040000"}}, "debug": "SVD/K32W032S1M2_cm4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1P632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM4F110B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F110B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9G97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9g97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "HT32F50231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "TM4C123BH6ZRB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6ZRB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32ZG108F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "M451VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NUC130RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO130KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2C5AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F469NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F415VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "Mini51TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "EFM32ZG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F373C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG330F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG330F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2GM8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F072VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2G28H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM3HNFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAML21E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21E16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F50220_24SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF505R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "nRF52832_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "IOTKit_CM23": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM23/Include/IOTKit_CM23.h", "define": "IOTKit_CM23"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L433VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21J17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1233D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1233D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9AF115N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF115M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMC20G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20J17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20J17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini55ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F072V8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F373CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F031F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22DN512xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P512_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M058SSAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F413VH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "M452YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M487SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "MB9BF168N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF168M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F405VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32F439BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F765ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF168R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAME70N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAME70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAME70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAME70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFM32HG222F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG222F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2GM8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GMXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GM/Include/S6E2GMxJ/s6e2gmxj.h", "define": "S6E2GM8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gmxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM475FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M451SC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EZR32WG230F128R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG230F128R68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG230F128R68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAM4N8A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4N/ATSAM4N8A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32WG332F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG332F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M485SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F101VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32H753VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32F101VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM383FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F301K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG14P233F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P233F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1960": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1960.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L496ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F52253_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L151RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F301K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L151RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F723VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F769BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MB9BF412R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMA5D33": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D36"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D33.svd", "processor": {"fpu": "DP_FPU"}}, "HC32F005C6PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F005.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.1.0.0.pack", "compile": {"header": "Device/Include/HC32F005.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32F005.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC123ZC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4200-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4200_4100c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4200_4100_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4200_series/Include/XMC4200.h", "define": "XMC4200_Q48x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x5FC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4200.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG110F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG11B540F64IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF412N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "HC32L157KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAML22N18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22N18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMV70Q20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKL16Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "SH32F205": {"core": "Cortex-M3", "vendor": "Sinowealth:149", "sectors": [[0, 2048]], "algorithm": {"Flash/SH32F2xx.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.sinowealth.com/ftp/tool/Arm32/Sinowealth.SH32Fxxx_DFP.1.0.0.pack", "compile": {"header": "Device/Include/sh32f2xx.h", "define": "SH32F2XX"}, "pdsc_file": "http://www.sinowealth.com/ftp/tool/Arm32/Sinowealth.SH32Fxxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\sh32f2xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AFA32L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AFA32M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32GG890F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG890F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG890F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F423ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F423xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "MKW01Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW01Z4.h", "define": "MKW01Z128xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKW01Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG12P431F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1100-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LM4F120B2QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_32.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LM4F120B2QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG330F64R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32LG/EZR32LG330F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HC32L157K8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L157KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3N0B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S817": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s817.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC472JI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M453VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "A33G526": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {"IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "A33G527": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 1024], [251658240, 1024]], "algorithm": {"A33G52x/Flashloader/A33G527_DFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x0F000000"}, "A33G52x/Flashloader/A33G527_CFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "A33G52x\\Core\\include\\A33G52x.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "A33G52x\\SVD\\A33G52x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "LPC812M101JTB16": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32L151VBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P333F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L151R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM366FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF122K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF122M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3S4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "EFM32LG840F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG840F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3S4A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3N1B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L162VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32TG110F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F334C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "MB9AF144M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF144L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F107VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F334C4": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5K36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5k36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LD4AE0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "NANO120ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "STM32F479BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100KC3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32MG12P432F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32FG1P131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9AFA32N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA30N\\mb9aa30n.h", "define": "MB9AFA32N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AFA3xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L462CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NANO120KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NANO100NC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1N11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F302K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "R-IN32M4-CL2": {"core": "Cortex-M4", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [268435456, 131072]], "algorithm": {"Flash/R-IN32M4_MX25L6433F.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M4_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.1.0.1.pack", "compile": {"header": "Device/Include/RIN32M4.h", "define": "RIN32M4_CL2"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M4_CL2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG222F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG222F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HC32L110B4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110B.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F429NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1404-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F302K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F302x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "M058LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC100LD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF318S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFR32FG12P431F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S301": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s301.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S300": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s300.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F207VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F439AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B520F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE4G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2HE4E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE4X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TM4C1236E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1236E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMD21G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD21_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/SAMD21A/ATSAMD21G18A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1316FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1114FBD48/323": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32H743AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32JG12B500F1024GM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32H743AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "NM1120ZB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S1N16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1n16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B820F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F205VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P433F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKM38Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM38Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_48LQFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM369FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1751": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F205VG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F1755_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG395F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG395F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205VF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC4312": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "NUC505YO13Y": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "MKM33Z128Axxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM33ZA5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_CM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LPC1825": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x60000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x60000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1827": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC54628J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54628.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LPC1820": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_384_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_384_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x60000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1823": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1822": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MCIMX7S3": {"core": "Cortex-A7", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.1.7.3.pack", "compile": {"header": "Device/Include/iMX7D_M4.h", "define": "iMX7D_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.iMX7D_DFP.pdsc", "memory": {}, "debug": "SVD/MCIMX7S3_A7.svd", "processor": {"fpu": "SP_FPU", "clock": "200000000"}}, "EFR32FG1P133F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG14P632F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK51DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK51D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S9781": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9781.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL16Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P433F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P433F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1100-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11U66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1112FHI33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32HG322F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG322F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG322F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM4F132C4QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F132C4QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L071K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFZDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MK21DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4R9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF367M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF367N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F411CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32G840F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G840F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NM1100FBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG13P231F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L041F6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F042G6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042G4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F439ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32HG220F64R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG220F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG220F64R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "CMSDK_CM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L100R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xBA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM4G9FDXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "NANO112SB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ARMCM4": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM4/Include/ARMCM4_FP.h", "define": "ARMCM4_FP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM4.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM7/Include/ARMCM7_DP.h", "define": "ARMCM7_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM7.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM0": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0/Include/ARMCM0.h", "define": "ARMCM0"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM3/Include/ARMCM3.h", "define": "ARMCM3"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "EZR32WG330F256R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32M140F8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32M140FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S328": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s328.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S5T36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s5t36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL36Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151R8xxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M2351KIAAEES": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "EFM32LG380F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG380F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM14Z128xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP128_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM14ZA5.h", "define": "MKM14Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKM14Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S5AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "EFR32FG13P232F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P232F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P232F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11C14FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Cxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ADSP-CM419F": {"core": "Cortex-M4", "vendor": "Analog Devices:1", "sectors": [[285212672, 4096], [285736960, 4096]], "algorithm": {"Flash/CM41x_FlashB_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11080000"}, "Flash/CM41x_FlashA_512.FLM": {"default": "1", "ramsize": "0x10000", "size": "0x00080000", "ramstart": "0x10008000", "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.1.3.0.pack", "compile": {"header": "Device/inc/M0/CM41x_M0_device.h"}, "pdsc_file": "http://download.analog.com/tools/EZBoards/CM41x/Releases/AnalogDevices.CM4xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x11080000", "size": "0x00080000"}, "IRAM1": {"start": "0x200F0000", "size": "0x00008000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x11000000", "size": "0x00080000"}}, "debug": "SVD/CM41x_M4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L071KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L162RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC240LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "CMSDK_CM3": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM3/Include/CMSDK_CM3.h", "define": "CMSDK_CM3"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM3.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "ATSAMV71N20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MB9BF216S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NANO100KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EZR32LG230F128R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK22FN512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN512VMP12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F51212_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK22F51212.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S6537": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6537.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9997": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9997.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG11B540F64GQ80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG230F128R60": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S2110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MB9AF114L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF114N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK40DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK40D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "HT32F1655": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32HG320F64R69": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32GG11B510F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N1A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00010000"}}, "debug": "SVD/SAM3N/ATSAM3N1A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1E14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MKL26Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL26Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9869QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9869.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAM3S4B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3S/ATSAM3S4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "MKV11Z64xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV1x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MKV_P64_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV11Z64VLH7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV11Z7_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKV11Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32G890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L083CB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M054LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F230E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F230E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54101J256UK49": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L083CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F769F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F760_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F760"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SKEAZ64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZ1284.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "XMC1402-F064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F373R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1201-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F373RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S6918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMG54G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32LG900F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG900F256"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG900F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4E8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4E_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4E/sam4e.h", "define": "__SAM4E8E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4E/ATSAM4E8C.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F048C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F048xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52220_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1125JBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC112x\\LPC112x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC112x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MKL27Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F334C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F205ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C18L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKL43Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL43Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL43Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL43Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG222F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG222F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG222F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF129T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LPC1113FHN33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9AF144N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A140NA\\mb9a140n.h", "define": "MB9AF144N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF14xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MK28FN2M0Axxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28FA15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK28FN2M0AVMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK28FA15_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x34000000", "size": "0x080000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK28FA15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "EFR32FG1V032F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V032F256GM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V032F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC200LD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1P131F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2C19H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L072V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ZD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "TMPM4G8FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32FG12P231F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMG55J19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG55\\samg55.h", "define": "__SAMG55J19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG55\\ATSAMG55J19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S612": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s612.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F732RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32GG332F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG332F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15BU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15BU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472JG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "GD32F330G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1231E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC131SC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC131\\Include\\NUC131.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC131AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S617": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s617.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC804M101JDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC80x_32.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC804.h", "define": "LPC804M101JHI33"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC804.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "15000000"}}, "MB9AF121K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF121L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192]], "algorithm": {"Flash/MB9A420L_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A120L\\mb9a120l.h", "define": "MB9AF121L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2D35GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1231E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1231E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32BG1V132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF50NN15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF50NN151MK40.svd", "processor": {"fpu": "DP_FPU"}}, "M451MSC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F130C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130C4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "GD32F130C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMG53G19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG53\\samg53.h", "define": "__SAMG53N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG53\\ATSAMG53G19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E13FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32TG108F4": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32TG/EFM32TG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG11B120F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1201-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F190R6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F190R4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32WG330F256R55": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R55.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S3Z26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s3z26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F190R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD51G18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAMD51G18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32TG108F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG108F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF522L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF522M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAM3N0A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100LC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330C4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "MB9BF522K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF52xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F330C8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "Mini51ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "MK27FN2M0Axxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27FA15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0AVMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27FA15_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x34000000", "size": "0x080000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27FA15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "TLE9867QXW20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9867.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle986x.h", "define": "TLE9869QXA20"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE986x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE986x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F50231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "HT32F50230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32L4A6VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "GD32F330CB": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAMV70J20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F756NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M451SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG230F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG230F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG230F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L452CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L452xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF132L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "MB9AF132N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32HG309F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG309F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG309F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF132K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [4096, 61440], [65536, 65536]], "algorithm": {"Flash/MB9AF13x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A130N\\mb9a130n.h", "define": "MB9AF132N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3UltraLowLeak_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF13xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F722RE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MKL13Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL13Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL13Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL13Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG110F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4300-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4300_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4300c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4300_series/Include/XMC4300.h", "define": "XMC4300_F100x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x0FFC0"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4300.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S3739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC4500-F100x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NUC442RI8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "M0564RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM470FZFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F429II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "GD32F405RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32F768AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC100LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0564VG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/M0564_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0564_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0564_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0564\\Include\\M0564.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M0564AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF504N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC123LC2AN1": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MKV46F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV46F256VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV46F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV46F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "NM1330LC1AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F405RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2C38J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F405RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "XMC1402-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK65FX1M0xxx18WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L451VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM330FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L451VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK63FN1M0xxx12WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK63FN1M0VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK63F12WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK63F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "XMC1301-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NUC120RE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32HG310F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG310F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG310F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32FG13P231F512IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG13P/Include/em_device.h", "define": "EFR32FG13P231F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG13P/EFR32FG13P231F512IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S5R36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s5r36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1776": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1776.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F50231_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "STM32F777II": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "ATSAMC20E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC20/ATSAMC20E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF316M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A310A\\mb9a310n.h", "define": "MB9AF316N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9AF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL05Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4104-Q48x64": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F111E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F111E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M052LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M052_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32GG395F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG395F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG395F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5P31": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p31.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMCM33_DSP_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MIMXRT1021xxxxx": {"core": "Cortex-M7", "vendor": "NXP:11", "sectors": [[1610612736, 4096]], "algorithm": {"arm/MIMXRT1021_QuadSPI_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x800000", "ramstart": null, "start": "0x60000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1021_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMXRT1021DAG5A"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMXRT1021_DFP.pdsc", "memory": {"SRAM_OC": {"start": "0x20200000", "size": "0x020000"}, "SRAM_DTC": {"start": "0x20000000", "size": "0x010000"}, "SRAM_ITC": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MIMXRT1021.xml", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "500000000"}}, "MK65FN2M0xxx18WS": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18WS_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "MKL17Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S9AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32WG940F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG940F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "M484SGAAE2U": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC120RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKL33Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL33Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L433CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C1232E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1232E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B820F2048GL192": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL192.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NANO112RB1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAMD51J20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51J20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "HT32F52241_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM4F120E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F120E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32PG12B500F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L152CBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC54113J128": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "nRF52832_xxAB": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\nrf52.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F302ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC4074FBD144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "SN32F235J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32PG1B100F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52331": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1403-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S310": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s310.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "MK20DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S316": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s316.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S317": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s317.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LPC11E37FBD64/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S315": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s328.h", "define": "LM3S328"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s315.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F207IF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x000C0000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MK22DX256xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF415R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMDA1G14B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1b/svd/ATSAMDA1G14B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TMPM3H6FSDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1G14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1G14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG842F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG842F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG842F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HT32F52352_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B840F1024GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71Q19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71Q19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1114FBD48/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1301-T038x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Mini54ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M452SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32L011E4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM341FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM341_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "54000000"}}, "NUC121LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC121_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC121_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC121_LD_4_5.FLM": {"default": "0", "ramsize": null, "size": "0x1200", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC121\\Include\\NUC121.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC121AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TLE9842-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285249536, 4096]], "algorithm": {"Flash/TLE9842_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x11009000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9842_2.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x800"}, "IROM1": {"start": "0x11000000", "size": "0xA000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52354_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1226FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32F030C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG210F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG210F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG210F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC844M201JBD64": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC844.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "MKV44F128xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP128_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "ATSAMD21E16BU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16BU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P332F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P332F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P332F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG842F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG842F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322i": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F030C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32ZG110F16": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1833": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x40000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x40000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC1830": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436207616, 8192], [436273152, 65536], [436273152, 65536], [452984832, 8192], [452984832, 8192], [453050368, 65536], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_256_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x1B000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MKW21D256xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/MK_P256_50MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW24D5.h", "define": "MKW24D512xxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00010000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW21D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1837": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "LPC11D14FBD100/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11D14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F350K6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LPC18S30": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x18000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "MKW36Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM461F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM461_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M461.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC18S37": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC18xx.h", "define": "LPC18xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1800_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC18xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F22366_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F0008": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0008"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F0008.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK51DN256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK11DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120SE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1402-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71N21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71N21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F0006": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL14Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL14Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF117T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B110T\\mb9b110t.h", "define": "MB9BF118T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF11xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F437IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "nRF52840_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\nrf52840.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "STM32F745ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1200-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMS70J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32F446ME": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M058LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG940F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG940F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H5FUDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F412VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F412Zx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F412xG.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "NANO110SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F410R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4700-F144x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM370FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM370_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M370.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKE02Z16xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "Flash/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.1.8.1.pack", "compile": {"header": "Device/Include/MKE02Z4.h", "define": "MKE02Z16xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KExx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFE00", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MKE02Z2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "ATSAMD51N20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51N20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L041G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC442RG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "NANO102ZC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "LM3S818": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s818.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD10C14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD10_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD10\\Include\\samd10.h", "define": "__SAMD10D14A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD10\\ATSAMD10C14A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMG54N19": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAMG_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMG_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\SAMG54\\samg54.h", "define": "__SAMG54N19__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD\\SAMG54\\ATSAMG54N19.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F042F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MM32x031": {"core": "Cortex-M0", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x031_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.1.0.0.pack", "compile": {"header": "Device/Include/MM32x031.h", "define": "MM32x031"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x031_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/MM32x031.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F042F6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F429ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B540F64GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S2671": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2671.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1347FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1315FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM3S2678": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2678.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F745ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NM1824FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0519LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0519_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/M0519_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0519_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0519\\Include\\M0519.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M0519AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L4S5VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC11U67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F401CB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401CC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "STM32F401CD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "LPC54608J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54608.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "NUC120VD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG12P332F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P332F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMV71J20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71J20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MK65FN2M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK65FX1M0VMI18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK65F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK65F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "Generic_Mini51_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "STM32F042T6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32F003C4UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F003.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.1.0.0.pack", "compile": {"header": "Device/Include/HC32F003.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F003.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32F003.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKM32Z64xxx5": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MKMP64_1KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34ZA5.h", "define": "MKM34Z128Axxx5"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKM32Z5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG13P733F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P733F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P733F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L083RB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M451RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52344": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM46BF10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM46B_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}, "IRAM2": {"start": "0x20080000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M46B.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F479BI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK10DN32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L4S9VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S5Y36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s5y36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9790": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9790.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F405VG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1B132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC120RC1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L052C8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F411VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F411xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F411xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F411xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM470FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1114FHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1302-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L052C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF366R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EZR32HG320F32R60": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R60.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC4800-F144x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKV30F128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L471ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F32R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L471ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L471xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L4R7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32LG230F128R55": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1317FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1225FBD48/321": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_80.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x14000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x14000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "XMC1202-T016x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1V132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M483KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LM3S828": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s828.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini57EDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32G880F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G880F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MVF60NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "EFM32TG11B540F64GM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P132F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF366N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1958": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1958.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF366L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF366M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003C000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG330F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG330F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC100VD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32MG13P732F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MVF60NS15xxxx40": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF60NS151MK40.svd", "processor": {"fpu": "SP_FPU"}}, "MB9BF306N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F107F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F100_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.1.0.2.pack", "compile": {"header": "Device\\Include\\SN32F100.h", "define": "SN32F100"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F1_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "SN32F766BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC832M101FDH20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC83x.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F078VB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF306R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "CMSDK_CM4_FP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM4/Include/CMSDK_CM4_FP.h", "define": "CMSDK_CM4_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM4_FP.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F401RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F401x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "ADuCM320": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM320.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1C26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1c26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC4700-F100x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM383FSUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L051C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32LG230F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK60FN1M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F15.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "150000000"}}, "M4TKLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "XMC4500-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9879QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 126976]], "algorithm": {"Flash/TLE9879.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1101EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0x1EFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F101T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MK60FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.1.5.0.pack", "compile": {"header": "Device/Include/MK66F18.h", "define": "MK66FX1M0xxx18"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K60_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK60F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476MG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9AF104R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A100A\\mb9a100r.h", "define": "MB9AF104R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S5C36": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c36.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG360F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG360F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-T038x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1112JHI33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9BN5": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9bn5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKE06Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P64KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "Mini57FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini57_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini57_AP_29_5.FLM": {"default": "1", "ramsize": null, "size": "0x7600", "ramstart": null, "start": "0x00000000"}, "Flash/Mini57_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini57\\Include\\Mini57Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7600"}}, "debug": "SVD\\Nuvoton\\MINI57DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52344_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H0FSDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F130R8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U68JBD100": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H1FWUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B340F64IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF102N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "HT32F52231_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF102R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9BF10xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1302-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DF5JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S5D91": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d91.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO130SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32LG360F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG360F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2C49H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "M4LEDLG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "AC30M1432": {"core": "Cortex-M0", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC30M1x64/Flashloader/AC30M1x64_64.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.1.0.1.pack", "compile": {"header": "AC30M1x64/Core/include/AC30M1x64.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "AC30M1x64/SVD/AC30M1x64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2C48H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C4/Include/s6e2c4.h", "define": "S6E2C4AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C4.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD21E17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21E17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "SN32F755J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F750_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F750_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760.h", "define": "SN32F750"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F760.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF324L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG14P733F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P733F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P733F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32PG1B100F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B100F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF324K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF32xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO110RD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32WG890F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG890F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1230E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1230E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2DF5G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM4CMS32C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4C32_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM32/Include/sam4cm32.h", "define": "__SAM4CMS32C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x01100000", "size": "0x100000"}, "IRAM1": {"start": "0x20100000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/SAM4CM32/ATSAM4CMS32C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMDA1E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1E15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F105V8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini52ZDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAME53J18A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "svd/ATSAME53J18A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFM32LG390F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG390F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO120SC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFM32PG12B500F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG12B/Include/em_device.h", "define": "EFM32PG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32PG12B/EFM32PG12B500F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1202-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG14P732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P732F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M487JIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32JG12B500F1024IL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024IL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG390F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG390F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG390F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MAX32660": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32660.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32660.flash": {"default": "0", "ramsize": "0x00018000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32660.1.0.5.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32660/Include/max32660.h", "define": "MAX32660"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32660.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MAX32660/max32660.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "NANO110KC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LPC54113J128BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/LPC54113.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MKW36A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/KW36x_D256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/KW36x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW36Z4.h", "define": "MKW36Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKW36A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD51J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "EFR32FG1V131F32GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F32GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1114LVFHN24/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U35FHN33/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1100DBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "XMC1302-T038x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "M058SFAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1518JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC54605J256ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "HT32F52354_46QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L431RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L431RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L431xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P132F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P132F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P132F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M2351KIAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [268435456, 2048]], "algorithm": {"Flash/M2351_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M2351_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M2351_NS.FLM": {"default": "0", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M2351\\Include\\M2351.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M2351_v1.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "64000000"}}, "EFM32LG332F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG332F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F091CC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F091xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G232F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G232F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "M058ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32JG1B200F256IM48": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9BF414R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EFM32JG1B100F128GM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B100F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B100F128GM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG380F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG380F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF414N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMS70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "STM32L486RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TLE9877QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 61440]], "algorithm": {"Flash/TLE9877.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x1100EFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1800"}, "IROM1": {"start": "0x11000000", "size": "0xEFFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "M452YD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "M451MLC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG14P231F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NANO100LC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32MG1B732F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B732F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK50DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM333FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM33x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32FG12P431F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1301-T016x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MKL43Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL43Z4.h", "define": "MKL43Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL43Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MIMX8MQ6xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "EFM32GG11B510F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM333FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM33x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M333.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32WG295F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG295F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NM1100XBAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F745VG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F745xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32WG942F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG942F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG942F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101T4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFR32FG1P131F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG13P632F512GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32FG1P131F64GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P131F64GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2CC9H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MKE15Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE15Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE15Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM": {"start": "0x1fffe000", "size": "0x8000"}}, "debug": "MKE15Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF124K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF12xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1767": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MB9BF514R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAM4N16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"Flash/ATSAM4N_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4N/sam4n.h", "define": "__SAM4N8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x00400000", "size": "0x100000"}}, "debug": "SVD/SAM4N/ATSAM4N16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "SN32F767BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B340F64IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMV71Q21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71Q21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKS22FN128xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKS22FN256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKS22F12_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0xc000"}}, "debug": "MKS22F12.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NM1200TAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NM1530VD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1500_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1500_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1500_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1500_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HC32L110C4PA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B4_C4.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "CMSDK_CM7_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_CM7/Include/CMSDK_CM7_DP.h", "define": "CMSDK_CM7_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_CM7_DP.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "MKE14F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 2048]], "algorithm": {"arm/MKE1x_P256_4KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14F512VLL16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14F16_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKE14F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32GG11B510F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "NUC123LD4AN0": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_68.FLM": {"default": "1", "ramsize": null, "size": "0x11000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC123\\Include\\NUC123.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x11000"}}, "debug": "SVD\\Nuvoton\\NUC123AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "TM4C123BH6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F328C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "Mini58FDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2_5.FLM": {"default": "0", "ramsize": null, "size": "0xa00", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini58\\Include\\Mini58Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\MINI58DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F212H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM4F212H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F769NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "TMPM4G8FDXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3HMFYDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG295F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG295F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC472VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TMPM4G7FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_512.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LPC1519JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x9000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"Flash/MK_D256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S1165": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1165.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F030R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HE6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1162": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1162.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2HE6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HE6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HE/Include/S6E2HExG/s6e2hexg.h", "define": "S6E2HE6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hexg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L082CZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L082xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F417ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "HT32F12365": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NANO112RC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO112\\Include\\Nano1x2Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO112AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "ATSAML22G18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML22_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML22_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML22\\Include\\saml22.h", "define": "__SAML22N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML22\\ATSAML22G18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F768BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC130RD2CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S9U92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32GG11B510F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U90": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u90.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S9U96": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u96.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG840F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG840F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ADuCM322": {"core": "Cortex-M3", "vendor": "Analog Devices:1", "sectors": [[0, 2048]], "algorithm": {"Flash/ADUCM320.FLM": {"default": "1", "ramsize": "0x0800", "size": "0x40000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.1.1.0.pack", "compile": {"header": "ADuCM322\\common\\ADuCM322.h", "define": "ADuCM322"}, "pdsc_file": "http://www.analog.com/media/en/engineering-tools/design-tools/AnalogDevices.ADuCM320_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\ADuCM322.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC11U68JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32G222F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G222F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G222F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC4400-F64x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "MKL17Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5662": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5662.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L011D3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011D4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EZR32HG320F64R55": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R55.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L476QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMHA1G15AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samha1ab/svd/ATSAMHA1G15AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1G15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1G15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F429IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L052R6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32F401CE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "MK53DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK53D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "MK21DX256Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMV71J19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71b/svd/ATSAMV71J19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFM32TG225F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG225F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG225F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAM3S8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM3SD8/ATSAM3S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "STM32L052R8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F777NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F777xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7652BJ": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F760B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F760B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F760B.h", "define": "SN32F760B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SN32F760B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1P232F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC200LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32H753BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFM32PG1B200F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B120F128GQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4078FBD100": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3J26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3j26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3U2E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3U_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3U/Include/sam3u.h", "define": "__SAM3U4E__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20080000", "size": "0x00004000"}, "IROM1": {"start": "0x00080000", "size": "0x00020000"}}, "debug": "SVD/SAM3U/ATSAM3U2E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "EFM32GG11B840F1024GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32FG1P133F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P133F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P133F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S8630": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s8630.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Generic_Nano100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "NUC505DLA": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096]], "algorithm": {"Flash/NUC505_SPIFLASH.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC505\\Include\\NUC505Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\NUC505_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "100000000"}}, "LPC1226FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "STM32L496VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4CMS4C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMS4C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F765IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "SN32F7741J": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F770_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1fff2000"}, "Flash/SN32F770_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.1.4.3.pack", "compile": {"header": "Device\\Include\\SN32F770.h", "define": "SN32F770"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F7_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\SN32F770.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK81FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK81F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK81FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK81F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK81F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "STM32F303C6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV71J19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv71/svd/ATSAMV71J19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "S6E2C39J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF518T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "SKEAZN64xxx2": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"Flash/MKE02Zxxx_P64KB.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": null, "size": "0x00000100", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SKEAZN642.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "NANO100SD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32GG11B510F2048GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1765_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG1B131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1B632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ISD9130": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\ISD9100_v3.svd", "processor": {"clock": "48000000"}}, "MB9BF365L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF365K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG880F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG880F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG880F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF155N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F1656_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TLE9871QXA20": {"core": "Cortex-M3", "vendor": "Infineon:7", "sectors": [[285212672, 32768]], "algorithm": {"Flash/TLE9871.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.1.3.2.pack", "compile": {"header": "Device\\Include\\tle987x.h", "define": "TLE9879QXW40;RTE_DEVICE_BF_STEP"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE987x_DFP.pdsc", "memory": {"IROM2": {"start": "0x11007FFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0xC00"}, "IROM1": {"start": "0x11000000", "size": "0x7FFC"}}, "debug": "SVD\\TLE987x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "MB9AF155M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A150R\\mb9a150r.h", "define": "MB9AF156R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9AF15xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "Mini52ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M451VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32WG840F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG840F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F058T8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F058xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG13P932F512IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P932F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P932F512IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC4088FET208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058SLAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M058S\\Include\\M058S.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M058SAN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S102": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s102.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S101": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s102.h", "define": "LM3S102"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD\\lm3s101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "S6E2D55G0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MKL27Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P64_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00010000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z644_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x400fe000", "size": "0x0200"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}}, "debug": "MKL27Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1402-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "NUC120LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "M0516ZBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC54114J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5411x/chip_5411x/inc/chip.h", "define": "CHIP_LPC5411X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54114_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F733VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "MK40DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x0008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK40D10.h", "define": "MK40DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K40_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK40D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC120LD2DE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC122SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "M453VC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG1V131F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32BG1B132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "S6E2CC8L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM4CMP16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP16C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG1B132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P131F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P131F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P131F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P233F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P233F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P233F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1227FBD64/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "M451LC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32GG11B840F1024IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B520F2048IL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG13P732F512GM51": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG13P/Include/em_device.h", "define": "EFR32MG13P732F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32MG13P/EFR32MG13P732F512GM51.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F207IC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LS8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F207IG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F207xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F401RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F401xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F401xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F401xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "84000000"}}, "EFM32WG395F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG395F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32W108HB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [134481920, 16]], "algorithm": {"Flash/STM32W108_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32W108_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\stm32w108xx.h", "define": "STM32W108HB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32W1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD\\STM32W108.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFR32BG1B132F256GM56": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM56.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC1302-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG232F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG232F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC54605J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54605J512ET180"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54605_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54605.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKV30F64xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}, "arm/MK_P64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV30F64VLH10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV30F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x010000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x2000"}}, "debug": "MKV30F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMD21E16L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000800"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21B/ATSAMD21E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD21_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/SAMD21A/ATSAMD21E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "TMPM369FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMC20J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC20N/Include/samc20.h", "define": "__SAMC20N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC20/ATSAMC20J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF112M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF112K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [537657344, 8192]], "algorithm": {"Flash/MB9A310_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKE02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512], [268435456, 2]], "algorithm": {"arm/MKE02Zxxx_EE256B.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00000100", "ramstart": "0x1FFFFE00", "start": "0x10000000"}, "arm/MKE02Zxxx_P16KB.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE02Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKE02Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM4CP16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4CP/sam4cp.h", "define": "__SAM4CP16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CP/ATSAM4CP16B_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M2S090": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "LM3S812": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407RG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F52342": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F407RE": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_512KB.FLM": {"default": "1", "ramsize": null, "size": "0x080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x080000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAME53J19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53J19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "LM4F121C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F121C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "NUC140RC1CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ATSAME53N19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME53_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME53_DFP.1.0.1.pack", "compile": {"header": "include/sam.h", "define": "__SAME53J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME53_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAME53N19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M054LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NANO120LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "NUC120VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM3H6FUFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "M054LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1114FN28/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F427IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMV70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70/svd/ATSAMV70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "STM32F417ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F417xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9BF165K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1601": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1601.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMDA1E16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1E16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "MB9BF165L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM3H6FWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAMDA1E16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1E16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "TM4C1237H6PGE": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1237H6PGE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG108F16": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/EFM32TG/EFM32TG108F16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC140LE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32WG360F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG360F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG360F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAML21G17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO110KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "ATSAML21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21G17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX32xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IRAM2": {"start": "0x1FFFF000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO120LD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM376FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM37x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M376.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA0J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMDA0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK20D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048GQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048GQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG990F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG990F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG990F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MWPR1516xxx": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKPR1516_P16KB.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00004000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MWPR1516.h", "define": "MWPR1516xxx"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWPR1516_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFC00", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/MWPR1516.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC54101J512BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54101.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "XMC4100-Q48x128": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [201326592, 16384]], "algorithm": {"Flash/XMC4200_4100_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4200_4100c_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4100_series/Include/XMC4100.h", "define": "XMC4108_Q48x64"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x20000"}, "IRAM1": {"start": "0x20000000", "size": "0x2FC0"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/XMC4100.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG1B232F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B232F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451MLD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2CCAJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "HT32F12366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "HT32F52231": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HT32F52230": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32GG11B820F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "S6E2C1AL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC1110FD20": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_4.FLM": {"default": "1", "ramsize": "0x03E0", "size": "0x1000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0400"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1200LAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW41Z512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKWxxZ_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW41Z4.h", "define": "MKW41Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW41Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1B232F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F413ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMV71J21B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71b/svd/ATSAMV71J21B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "MKE06Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE06Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE06Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE06Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE06Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "NUC200VE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32BG1P232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P232F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32GG11B120F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B120F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B120F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF521L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B520T\\mb9b520t.h", "define": "MB9BF529T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9BF52xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMV70N20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70b/svd/ATSAMV70N20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "TMPM3HQFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32L152ZD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L152ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ARMCM33_DSP_FP_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h", "define": "ARMCM33_DSP_FP_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "STM32F334R8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L152ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F334R6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F334x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F334x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F031C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG14P532F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P532F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P532F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F031C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F031x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4S8B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4S8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4S8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2C59J0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMD51P20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAMD51P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32F765NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32G842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32G/EFM32G842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F427AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32TG11B120F128GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32JG12B500F1024GL125": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG12B/Include/em_device.h", "define": "EFM32JG12B500F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG12B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32JG12B/EFM32JG12B500F1024GL125.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F070CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2939": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2939.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD51P19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51P19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "M0516ZDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF515N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "STM32F427AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F427xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F427x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF515R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF51xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG330F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL03Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P8_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00002000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x2000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM4G8FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMV71Q20B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71b/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv71b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71b/svd/ATSAMV71Q20B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "M482LGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F429BG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "NANO100LE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "M451LG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S5P51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S5C51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG380F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG380F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5632": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5632.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG14P733F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG14P/Include/em_device.h", "define": "EFR32MG14P733F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG14P/EFR32MG14P733F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC54606J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54606J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54606_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_0_1": {"start": "0x20000000", "size": "0x018000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54606.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F303ZD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F303ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L443VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L443xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MKL02Z16xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P16_48MHZ.FLM": {"default": "1", "ramsize": "0x00000800", "size": "0x00004000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x4000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070C6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F150C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM411F20XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768], [0, 32768]], "algorithm": {"Flash/TMPM41xA_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM41xB_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM411_unitB.h", "define": "TMPM411F20XBG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20008000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\M411_unitA.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54102J256BD64": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "LPCOpen/lpc5410x/chip_5410x/inc/chip.h", "define": "CHIP_LPC5410X"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x00010000"}, "IRAM2": {"start": "0x02010000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/LPC54102_cm4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG12P231F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P231F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P231F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK20DN512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK20D10.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAMC21J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMC_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD/SAMC21/ATSAMC21J15A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFR32FG14P233F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P233F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P233F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM330FDWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC54616J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54616J512ET100"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54616_DFP.pdsc", "memory": {"USB_RAM": {"start": "0x40100000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}, "SRAM_0_1_2_3": {"start": "0x20000000", "size": "0x028000"}}, "debug": "LPC54616.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFM32WG330F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG330F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "TC35679FSG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "HT32F12345_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "STM32F746BG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5D51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5d51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NUC100LD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "SN32F247BF": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64], [536813568, 64]], "algorithm": {"Flash/SN32F240B_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F240B_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0040", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240B.h", "define": "SN32F240B"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453RD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "S6E2GK8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GKXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GK/Include/S6E2GKxJ/s6e2gkxj.h", "define": "S6E2GK8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2gkxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC4800-F144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4800_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0x1FFC0"}, "IRAM2": {"start": "0x1FFEE000", "size": "0x12000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "STM32L476VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L476VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HC32L110C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L110B6_C6.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.1.0.1.pack", "compile": {"header": "Device/Include/HC32L110B.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L110.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32L110C.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L476VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L476xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MB9BF468R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMD20E17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20E14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "M453LE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "LM3S3W26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s3w26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1111FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG11B840F1024GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1B632F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B632F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFR32MG1P132F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF468M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF468N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20038000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32WG395F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG395F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG395F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1R21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1r21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAM4C8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}, "Flash/ATSAM4C_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4C/sam4c.h", "define": "__SAM4C16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4C/ATSAM4C8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "RS14100_1MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_1MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0xEE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.2.pack", "compile": {"header": "Driver/Common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0xEE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "MB9BF565L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B560L/Include/mb9b560l.h", "define": "MB9BF566L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003D000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD/MB9B560L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F469ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "XMC1401-F064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B520F128IM32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "Mini52XLAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "NUC140RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFM32LG842F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG842F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071CB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SE3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TM4C1290NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1290NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TM4C123FH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123FH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F756ZG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F756xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NUC122SC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "ATSAM3N2A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N2C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3N/ATSAM3N2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F071C8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F071xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151QC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "SN32F237F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L151QD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151QE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S1620": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1620.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1621": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1621.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1150": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s1150.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1625": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1625.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1114FHI33/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF417S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1315FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S8530": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8530.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M453RE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9BF417T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S8538": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s8538.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG842F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG842F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG842F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG1V132F128GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F128GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "SN32F248F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9U81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s9u81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MKL33Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L152VCxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32BG1B132F256GD1": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GD1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L462RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L462xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32BG14P632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG14P/Include/em_device.h", "define": "EFR32BG14P632F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG14P/EFR32BG14P632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L011G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L496AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21G15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L011G3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32HG320F64R61": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD21G15L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21G15L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1E14A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"arm_addon/flash/ATSAMDA1_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x200"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "samda1/svd/ATSAMDA1E14A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "STM32F765ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "M0516ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC4072FET80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG822F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG822F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG822F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG332F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG332F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TM4C1237D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "M0516LDN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9AFB44M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AB40NA\\mb9ab40n.h", "define": "MB9AFB44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9AFB4xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F767ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F767xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x7_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "NANO120LC2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32ZG110F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "MK30DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32WG380F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG380F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG1V132F32GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F32GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "XMC4800-F100x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "MKV44F256xxx16": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [4294901760, 36]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV4x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV44F64VLH16"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV44F16_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MKV44F16.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "168000000"}}, "TMPM4G8FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC4700-E196x1536": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_1536.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4700_series/Include/XMC4700.h", "define": "XMC4700_F100x1536"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x180000"}, "IRAM1": {"start": "0x20000000", "size": "0x2CFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x180000"}}, "debug": "SVD/XMC4700.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "HT32F52243_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "GD32F350G6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "ISD9361": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9300_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/ISD9300_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9300_AP_145.FLM": {"default": "1", "ramsize": null, "size": "0x24400", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x24400"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "S6E2D55JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D5_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D5/Include/s6e2d5.h", "define": "S6E2D55JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S1D21": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d21.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M482SGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "LM3S1D26": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1d26.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ARMv8MML_DP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h", "define": "ARMv8MML_DSP_DP"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMv8MML.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "GD32F350G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "LM4F212H5BB": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F212H5BB.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32MG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMV71J21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "samv71/svd/ATSAMV71J21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "ATSAMV71J20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv71/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv71/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv71b/include/sam.h", "define": "__SAMV71N20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv71/svd/ATSAMV71J20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "HT32F2755_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B732F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B732F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B732F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F769IG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L475RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L475RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32G840F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G840F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G840F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32G280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM4G7F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32L475RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "IOTKit_ARMv8MML": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_ARMv8MML/Include/IOTKit_ARMv8MML.h", "define": "IOTKit_ARMv8MML"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "LM3S1J16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1J11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1j11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F0006_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F0006"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F0006.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52342_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NUC122LC1AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC122\\Include\\NUC122.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC122_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "60000000"}}, "EFM32HG210F64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG210F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32HG/EFM32HG210F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S2616": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2616.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F1656_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NM1823LB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC812M101JD20": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC812.h", "define": "LPC812M101JTB16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC812.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "LM3S1Z16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\lm3s1z16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG330F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F256R68": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC4500-E144x1024": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4500c_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/XMC4500_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4500_series/Include/XMC4500.h", "define": "XMC4504_F100x512"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x100000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/XMC4500.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG1P132F64GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F64GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKL36Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ.FLM": {"default": "1", "ramsize": "0x00008000", "size": "0x00040000", "ramstart": "0x1FFFE000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL36Z64VLL4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL36Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL36Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM373FWDUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM37x_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M373.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1346FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_48.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xC000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xC000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK30DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MK30D10.h", "define": "MK30DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K30_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK30D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAML21G16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"Flash/ATSAML21_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00800", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IRAM2": {"start": "0x30000000", "size": "0x01000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\SAML21\\ATSAML21G16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL27Z256xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P256_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00040000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL27Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL27Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}}, "debug": "MKL27Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1317FBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M2S150": {"core": "Cortex-M3", "vendor": "Microsemi:112", "sectors": [[0, 4096]], "algorithm": {"Flash/M2Sxxx_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.1.0.64.pack", "compile": {"header": "CMSIS/m2sxxx.h"}, "pdsc_file": "http://cores.actel-ip.com/CMSIS-Pack/Microsemi.M2Sxxx.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/M2Sxxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "166000000"}}, "STM32L071VZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F100RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "TLE9843-2QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285261824, 4096]], "algorithm": {"Flash/TLE9843_2_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100C000"}, "Flash/TLE9843_2.FLM": {"default": "1", "ramsize": null, "size": "0xC000", "ramstart": null, "start": "0x11000000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0D000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F100RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32L071VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L051K6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "NUC126LG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MKW35A512xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/KW36x_P512_2KB_SEC.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW35Z4.h", "define": "MKW35Z512xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MKW35A4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F1655_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L051K8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L051xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L051x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2DH5GJA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DH_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DH/Include/s6e2dh.h", "define": "S6E2DH5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DH.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "TMPM4G9FEXBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFR32MG1P132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32L4R7ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LS8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/SAM4L/ATSAM4LS8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4LS2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LS8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LS2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32MG12P432F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P432F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P432F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G9F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F098VC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F098xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L4S7VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S7xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC54113J256": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54113J256UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54113_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54113.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32H743ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "ATSAMDA0J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMDA0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.1.0.1.pack", "compile": {"header": "Device\\SAMDA0\\Include\\samda0.h", "define": "__SAMDA0J16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMDA0\\ATSAMDA0J16A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F746NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC1114FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F765VI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11E67JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MML": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32L4R9ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4R9xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4R9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F746NE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2228224, 131072], [2359296, 262144], [134217728, 32768], [134348800, 131072], [134479872, 262144]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F746xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x6_v1r1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG14P231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG14P/Include/em_device.h", "define": "EFR32FG14P231F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG14P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32FG14P/EFR32FG14P231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32ZG110F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F769AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32F405OG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EZR32LG230F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P632F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P632F512IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P632F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32LG380F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG380F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG380F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F105RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F105xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EZR32LG330F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG330F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32HG320F32R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EZR32HG/EZR32HG320F32R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EFM32ZG110F8": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG110F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32ZG/EFM32ZG110F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LM3S808": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s828.h", "define": "LM3S828"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s808.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32LG230F128R67": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG230F128R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303K6": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HT32F22366": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LPC11U14FHI33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAML21J18B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAML21_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\SAML21\\ATSAML21J18B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL17Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z64VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z644_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff800", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL17Z644.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F303K8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F303xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F303x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F072R8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F072xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F230H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F230H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TM4C1237E6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF364K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF364L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360L/Include/mb9b360l.h", "define": "MB9BF366L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B360L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F215RG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D42": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D42.svd", "processor": {"fpu": "DP_FPU"}}, "STM32F215RE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F215xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F21x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L071V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L071xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1B/Include/em_device.h", "define": "EFR32MG1B132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1B/EFR32MG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC11U67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M452RC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "nRF52810_xxAA": {"core": "Cortex-M0", "vendor": "Nordic Semiconductor:54", "sectors": [[0, 4096], [0, 4096], [268439552, 4096]], "algorithm": {"Flash/nrf52xxx_sde.flm": {"default": "0", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx.flm": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/nrf52xxx_uicr.flm": {"default": "1", "ramsize": "0x4000", "size": "0x1000", "ramstart": "0x20000000", "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.8.16.0.pack", "compile": {"header": "Device\\Include\\nrf.h", "define": "NRF52840_XXAA"}, "pdsc_file": "http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/NordicSemiconductor.nRF_DeviceFamilyPack.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x30000"}}, "debug": "SVD\\nrf52810.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "64000000"}}, "TM4C1237E6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C1237E6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S6911": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6911.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F100R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_HD_VL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F100xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ATSAMD51G19A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAMD51_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMD51N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD51_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "svd/ATSAMD51G19A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "STM32L072VB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F469II": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "M483SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "NUC120LC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F150K8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S5P56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s5p56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "S6E2H14G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14F": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xf.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "S6E2H14E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2H14X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2H1/Include/S6E2H1xG/s6e2h1xg.h", "define": "S6E2H16G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFC000", "size": "0x00004000"}, "IRAM2": {"start": "0x2003E000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/s6e2h1xe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "GD32F150K6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01800"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "S32K148": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"addon_cmsis/Flash/S32K148_P1536_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x00000000"}, "addon_cmsis/Flash/S32K148_D512_4KB_SEC.FLM": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00080000"}, "IRAM1": {"start": "0x20000000", "size": "0x0001F000"}, "IRAM2": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "platform/devices/S32K148/S32K148.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32F469IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MKL33Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL33Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL33Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL33Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B140F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DN128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1403-Q064x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F070RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F070xB"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "HC32L150FA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150FX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMA5D44": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D44.svd", "processor": {"fpu": "DP_FPU"}}, "STM32L4A6QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMA5D41": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D41.svd", "processor": {"fpu": "DP_FPU"}}, "TMPM3HQFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HQ.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMA5D43": {"core": "Cortex-A5", "vendor": "Microchip:3", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.1.1.1.pack", "compile": {"header": "Device/Include/SAMA5D2.h", "define": "SAMA5D44"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMA5_DFP.pdsc", "memory": {}, "debug": "SVD/ATSAMA5D43.svd", "processor": {"fpu": "DP_FPU"}}, "EFM32GG290F512": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG290F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFM32GG/EFM32GG290F512.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAME70Q19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAME7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME70N20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-E_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAME70Q19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "EFR32MG1P632F256IM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P632F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P632F256IM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M0516LDE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051DE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52243": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL16Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL16Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L072KZ": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_192.FLM": {"default": "1", "ramsize": null, "size": "0x00030000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00030000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123BH6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F407RK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LPC11U24FHI33/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L072KB": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134742016, 3072], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07_8x_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001800", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L072xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00005000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L433RB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L433RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L433xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4LC2A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAM4L_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4L/sam4l.h", "define": "__SAM4LC8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAM4L/ATSAM4LC2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MKL17Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P128_48MHZ_KL43.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL17Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL17Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1fffe000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL17Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F190C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NUC472KG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "TM4C123BH6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C123BH6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "GD32F130F8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO130KD2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "TMPM342FYXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 16384], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/TMPM342_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00009000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC1402-F064x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD21E15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21A/ATSAMD21E15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1114JHN33/333": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_56.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0xE000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xE000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAMD21E15L": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAMD21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAMD21_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x00000400"}, "IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/SAMD21B/ATSAMD21E15L.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G290F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G290F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130F4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG11B120F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F130F6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "M481ZIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "TMPM36BF10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040800"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M36B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S9971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s9971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG825F8": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG825F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/EFM32TG/EFM32TG825F8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9AF111K": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768], [537657344, 8192]], "algorithm": {"Flash/MB9A310_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xK.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "NUC240LE3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "MB9AF111N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF111L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 32768]], "algorithm": {"Flash/MB9BFx01_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F405RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F405xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "STM32L4S5ZI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 8192], [134217728, 4096]], "algorithm": {"CMSIS/Flash/STM32L4Rx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L4Rx_2048_Dual.FLM": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4S5xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32L4S5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK12DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"arm/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "arm/MK_D64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK12DX256VMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK12D5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK12D5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1120FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1120_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/NM1120_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1120_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\NM1120AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330F8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1201-T038x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "AC33M3064": {"core": "Cortex-M3", "vendor": "ABOV Semiconductor:126", "sectors": [[0, 128]], "algorithm": {"AC33Mx064/Flashloader/AC33Mx064_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.1.2.2.pack", "compile": {"header": "AC33Mx064\\Core\\include\\AC33Mx064.h"}, "pdsc_file": "http://www.abov.co.kr/data/mds/PACK/ABOV.CM3_DFP.pdsc", "memory": {}, "debug": "AC33Mx064\\SVD\\AC33Mx064.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330F4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2948": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2948.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S9D81": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d81.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F407ZE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "NANO110RC2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F429BE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EZR32WG330F256R67": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R67.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1202-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MK10DX128xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P128_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32WG330F256R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164K": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MIMX8MQ5xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ5DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ5_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ5.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "EFM32GG232F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG232F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG232F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32WG330F256R69": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32WG/EZR32WG330F256R69.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MB9BF164L": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160L/Include/mb9b160l.h", "define": "MB9BF166L"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003E000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/MB9B160L.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "EFM32LG280F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG280F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1811": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1811.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK20FN1M0xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/MK20F12.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F103R4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1816": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1816.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103R6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F437VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MVF61NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF61NS151MK50.svd", "processor": {"fpu": "SP_FPU"}}, "STM32F107VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM343FEXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM343_768.FLM": {"default": "1", "ramsize": null, "size": "0x000C0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM343.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M343.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F407IG": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"Flash/GD32F4xx_1MB.FLM": {"default": "1", "ramsize": null, "size": "0x0100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F407 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC240LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_LD_8.FLM": {"default": "0", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC230_240\\Include\\NUC230_240.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "ATSAMV70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EZR32WG230F64R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG230F64R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG295F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG295F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG295F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 40]], "algorithm": {"Flash/STM32L1xx_512_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000028", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_512_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00014000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 32]], "algorithm": {"Flash/STM32L1xx_384_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000020", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32L1xx_384_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00003000", "ramstart": null, "start": "0x08080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L151VB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L1xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "XMC1301-Q040x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F101ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "HT32F52352_64LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52342_52"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52342_52.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F101ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "STM32F101ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x14000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "TMPM3H1FUUG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F101ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "MB9BF416T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "TMPM3HMFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF416R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF416S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LPC1112FD20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAMD20E18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20E18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MB9AF342M": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MB9AF342N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A340NA\\mb9a340n.h", "define": "MB9AF344N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF34xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "SN32F249F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F240_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}, "Flash/SN32F240_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F240"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0xFFFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F410TB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F410xx_412xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F410Tx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F410xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32ZG108F4": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32ZG.FLM": {"default": "1", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32ZG/Include/em_device.h", "define": "EFM32ZG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32ZG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00001000"}}, "debug": "SVD/EFM32ZG/EFM32ZG108F4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "EZR32LG330F128R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM3H6FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LM3S1968": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s1968.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC120LD3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF416N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF41xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "EZR32LG330F128R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32LG390F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG390F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG390F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EZR32LG330F128R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32LG/EZR32LG330F128R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKL02Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x1FFFFC00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL02Z8VFG4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL02Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffc00", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL02Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ML630Q466": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q466.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/ML630Q466.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "ML630Q464": {"core": "Cortex-M0+", "vendor": "Lapis Semiconductor:10", "sectors": [[0, 1024]], "algorithm": {"Flash/ML630Q464.FLM": {"default": "1", "ramsize": "0x400", "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.1.0.0.pack", "compile": {"header": "Device/Include/ML630Q466.h"}, "pdsc_file": "http://www.lapis-semi.com/en/data/sample-file_db/miconlp/LAPISSemiconductor.ML630Q46x_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/ML630Q464.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "XMC1402-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMC21J18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21J18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F051K8": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM381FWDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM381_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M381.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F051K6": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC4074FBD80": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F051K4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F051x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11U24FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1800"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1330LD2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/NM1330_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NM1330_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1330_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NM1330AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF217T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF217S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF21xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "ATSAMV70N19B": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70b/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}, "samv70b/keil/flash/ATSAMV7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "samv70b/svd/ATSAMV70N19B.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "EFR32FG1P132F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1P/Include/em_device.h", "define": "EFR32FG1P132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1P/EFR32FG1P132F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MK27FN2M0xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MK_P2M0.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK27FN2M0VMI15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK27F15_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x200000"}, "SRAM_LOWER": {"start": "0x1ffc0000", "size": "0x040000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x040000"}}, "debug": "MK27F15.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "MB9BF104N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx04_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B100A\\mb9b100r.h", "define": "MB9BF106R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF10xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HNFDDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "NANO110KE3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_123.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "EFR32BG1B232F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6965": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000B800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6965.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32BG1B232F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1B/Include/em_device.h", "define": "EFR32BG1B232F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1B/EFR32BG1B232F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF516N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF51xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "NUC100RD2DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "S6E2G38H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G3XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G3/Include/S6E2G3xJ/s6e2g3xj.h", "define": "S6E2G38J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2g3xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TM4C1233H6PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_256.FLM": {"default": "1", "ramsize": null, "size": "0x040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x040000"}}, "debug": "SVD/TM4C123/TM4C1233H6PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32TG11B340F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F103RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1201-T028x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F107RB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F107RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_CL.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_CL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/STM32F107xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1518JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC1548JBD100": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM4F210H5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F232H5BB.h", "define": "LM4F232"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F210H5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32LG842F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG842F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-T038x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF418S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2C28L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFR32MG1V132F256GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1V/Include/em_device.h", "define": "EFR32MG1V132F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1V/EFR32MG1V132F256GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF418T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B410T\\mb9b410t.h", "define": "MB9BF418T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF41xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S32K146": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K146_P1024_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000F000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "platform/devices/S32K146/S32K146.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "SN32F263X": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 64]], "algorithm": {"Flash/SN32F260_30.FLM": {"default": "1", "ramsize": null, "size": "0x7800", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F260.h", "define": "SN32F260"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x77FC"}}, "debug": "SVD\\SN32F260.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S32K144": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"addon_cmsis/Flash/S32K144_P512_4KB_SEC.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.1.2.0.pack", "compile": {"header": "platform/devices/device_registers.h", "define": "CPU_S32K148"}, "pdsc_file": "http://www.keil.com/pack/Keil.S32_SDK_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "platform/devices/S32K144/S32K144.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "112000000"}}, "STM32L475QE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32L475QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L475xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "S6E2G26H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2G2XX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2G2/Include/S6E2G2xJ/s6e2g2xj.h", "define": "S6E2G28J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2g2xh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "LM4F112H5QD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54605J512ET180": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54605.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "LM3S1637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Z32F38412ALS": {"core": "Cortex-M3", "vendor": "Zilog:89", "sectors": [[0, 256]], "algorithm": {"Flash/Z32F3841.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.1.0.4.pack", "compile": {"header": "Device/Include/Z32F3841.h"}, "pdsc_file": "http://www.ixys.com/Zilog/packs/Zilog.ZNEO32_DFP.pdsc", "memory": {}, "debug": "SVD/Z32F3841.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "MK10DN64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F112H5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LM4F112H5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC54618J512BD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"Flash/LPC5460x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.2.6.0.pack", "compile": {"header": "Device/Include/LPC54628.h", "define": "LPC54628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC54000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IRAM2": {"start": "0x04000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/LPC54618.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "220000000"}}, "STM32F429VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "Mini52TAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "LPC1112LVFHN24/003": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xxLV\\LPC11xxLV.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11xxLV_LPC111x_LV.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100LD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11U68JBD64": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_160.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\LPC11U6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F22366_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "MKL03Z32xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MK_P32_48MHZ_KL03.FLM": {"default": "1", "ramsize": "0x800", "size": "0x00008000", "ramstart": "0x1FFFFE00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL03Z8VFK4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL03Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffffe00", "size": "0x0800"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x8000"}}, "debug": "MKL03Z4.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC43S37": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[436207616, 8192], [436273152, 65536], [452984832, 8192], [453050368, 65536]], "algorithm": {"Flash/LPC18xx43xx_512_BA.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1A000000"}, "Flash/LPC18xx43xx_512_BB.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x1B000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.2.8.0.pack", "compile": {"header": "Device/Include/LPC43xx.h", "define": "CORE_M0SUB"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4300_DFP.pdsc", "memory": {"IROM2": {"start": "0x1B000000", "size": "0x80000"}, "IRAM1": {"start": "0x10000000", "size": "0x08000"}, "IRAM2": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x1A000000", "size": "0x80000"}}, "debug": "SVD/LPC43xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "204000000"}}, "XMC1202-T028x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "Generic_NUC100_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MIMX8MQ7xxxHZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MQ7DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MQ7_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MQ7.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "LPC845M301JHI48": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "EFR32FG1V131F128GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V131F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V131F128GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "HT32F50241_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F50231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HT32F50231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "EFM32LG890F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG890F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG890F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MKM34Z256xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"Flash/MKMP256_2KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MKM34Z7.h", "define": "MKM34Z256xxx7"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KMxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFE000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MKM34Z7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "75000000"}}, "EFM32WG280F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG280F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG280F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32LG290F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG290F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L052T6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L052xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L052x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM383FWEFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM383_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM384.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002800"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M383.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32PG1B200F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32PG1B/Include/em_device.h", "define": "EFM32PG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32PG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32PG1B/EFM32PG1B200F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "40000000"}}, "EZR32WG330F64R61": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32WG/EZR32WG330F64R61.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK21FX512Axxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512AVMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21FA12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21FA12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F030F4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG990F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG990F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG990F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F415RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F415xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F41x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "MB9AFA41N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MKL15Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG330F64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG330F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32WG/EFM32WG330F64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "MK66FX1M0xxx18": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MK_P1M0.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "arm/MKD256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK66FX1M0VMD18"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK66F18_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x040000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x100000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK66F18.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM330FYWFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFM32TG11B540F64GM80": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B540F64IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B540F64GM80.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2HG6G": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxg.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9AFA41L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [2097152, 8192]], "algorithm": {"Flash/MB9AB40_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/MB9xFxxx_32DWF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00200000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9AA40NA\\mb9aa40n.h", "define": "MB9AFA44N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3LowPower_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\MB9AFA4xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "S6E2HG6E": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2HG6X0A.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2HG/Include/S6E2HGxG/s6e2hgxg.h", "define": "S6E2HG6G"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF8000", "size": "0x00008000"}, "IRAM2": {"start": "0x2003C000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2hgxe.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F413CH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "S6E2C2AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C2/Include/s6e2c2.h", "define": "S6E2C2AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "GD32F170C8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32G842F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G842F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32G/EFM32G842F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL25Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL26Z4.h", "define": "MKL26Z64xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL25Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S1W16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s1w16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "Mini54LAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "M484KIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "STM32F733ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F733xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "STM32L031G6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LM3S5656": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5656.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "SN32F238F": {"core": "Cortex-M0", "vendor": "SONiX:110", "sectors": [[0, 1024], [536813568, 1024]], "algorithm": {"Flash/SN32F230_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/SN32F230_CO.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FFF2000"}}, "debug-interface": [], "pack_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.1.2.9.pack", "compile": {"header": "Device\\Include\\SN32F240.h", "define": "SN32F230"}, "pdsc_file": "http://liveupdate.sonix.com.tw/sonix/develop_tool/MCU/DFP/SONiX.SN32F2_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7FFC"}}, "debug": "SVD\\SN32F240.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NUC100RC1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L031G4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L031xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F779BI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F779xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LPC11U24FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2793": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2793.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1401-Q048x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MK20DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK20D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "CMSDK_ARMv8MBL": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MBL/Include/CMSDK_ARMv8MBL.h", "define": "CMSDK_ARMv8MBL"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MBL.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "STM32F469VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F469VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2C58H0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C5/Include/s6e2c5.h", "define": "S6E2C5AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/S6E2C5.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "NUC442VG8AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/NUC400_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC400_LD_16.FLM": {"default": "0", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC400_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC400_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "84000000"}}, "S6E2C3AH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "LM3S628": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s628.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFM32GG895F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG895F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG895F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048IM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048IM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F042C4": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}, "CMSIS/Flash/STM32F0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F042x6"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32F0x2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F469AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAMS70N19": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00040000"}, "IROM1": {"start": "0x00400000", "size": "0x00080000"}}, "debug": "svd/ATSAMS70N19.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "NUC120LE3DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "APOLLO512-KCR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 2048]], "algorithm": {"Flash/Apollo.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/apollo1.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "24000000"}}, "NUC130RE3CN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\NUC100CN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "HT32F52231_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52231_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52231_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "EFR32BG12P332F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG12P/Include/em_device.h", "define": "EFR32BG12P332F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32BG12P/EFR32BG12P332F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32G200F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32G/Include/em_device.h", "define": "EFM32G200F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32G/EFM32G200F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKL46Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"arm/MKL_P128_48MHZ.FLM": {"default": "1", "ramsize": "0x00004000", "size": "0x00020000", "ramstart": "0x1FFFF000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKL46Z256VMP4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKL46Z4_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKL46Z4.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1752": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC_IAP_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "TMPM3H6FSFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M3H6.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "LPC1756": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_256.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x40000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1754": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x2007C000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L152RBxxA": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00001000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L152xCA"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "SVD/STM32L15xxxA.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32L011F3": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_8.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00002000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1759": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1758": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.2.4.0.pack", "compile": {"header": "Device/Include/LPC17xx.h", "define": "LPC175x_6x"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1700_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IRAM2": {"start": "0x2007C000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC176x5x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "LPC1342FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32L011F4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L011xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "ARMCA9": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA9/Include/ARMCA9.h", "define": "ARMCA9"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "ARMCM23_TZ": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM23/Include/ARMCM23_TZ.h", "define": "ARMCM23_TZ"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM23.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "LPC1111FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5737": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5737.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5732": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5732.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "ARMCA5": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA5/Include/ARMCA5.h", "define": "ARMCA5"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M0518LC2AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/M0518_AP_36.FLM": {"default": "1", "ramsize": null, "size": "0x9000", "ramstart": null, "start": "0x00000000"}, "Flash/M0518_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M0518_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M0518\\Include\\M0518.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x9000"}}, "debug": "SVD\\Nuvoton\\M0518AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ARMCA7": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCA7/Include/ARMCA7.h", "define": "ARMCA7"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0.svd", "processor": {"fpu": "DP_FPU", "endianness": "Configurable", "clock": "10000000"}}, "M452VG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "EFM32LG232F128": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG232F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32LG/EFM32LG232F128.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "HT32F52331_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52331_41"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HT32F52331_41.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TLE9843QX": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[285212668, 4], [285212672, 4096], [285257728, 4096]], "algorithm": {"Flash/TLE9843_EEP.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1100B000"}, "Flash/TLE984x_OPT.FLM": {"default": "1", "ramsize": null, "size": "4", "ramstart": null, "start": "0x10FFFFFC"}, "Flash/TLE9843.FLM": {"default": "1", "ramsize": null, "size": "0xB000", "ramstart": null, "start": "0x11000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\tle984x.h", "define": "TLE9845QX"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.TLE984x_DFP.pdsc", "memory": {"IROM2": {"start": "0x10FFFFFC", "size": "4"}, "IRAM1": {"start": "0x18000000", "size": "0x1000"}, "IROM1": {"start": "0x11000000", "size": "0xC000"}}, "debug": "SVD\\TLE984x.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "TMPM4G8F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM4F132E5QC": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F132E5QC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "SKEAZN8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"Flash/MKE04Zxxx_P8KB.FLM": {"default": "1", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.1.3.0.pack", "compile": {"header": "Device/Include/SKEAZN642.h", "define": "SKEAZN64xxx2"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KEAxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/SKEAZN84.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "20000000"}}, "LM3S8962": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8962.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M4LEDRG6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F413ZH": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F413xx_423xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1536.FLM": {"default": "1", "ramsize": null, "size": "0x00180000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F413xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00180000"}}, "debug": "CMSIS/SVD/STM32F413.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFM32GG11B510F2048IQ100": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B510F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B510F2048IQ100.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F469AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F469xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F1765_48LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F175x_275x/ht32f175x_275x.h", "define": "USE_HT32F1755_65"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F175x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1100-Q024x0008": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x2000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "S6E2D35JAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2D3_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2D3/Include/s6e2d3.h", "define": "S6E2D35JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2D3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F723ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F723xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x3_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG11B340F64GM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B340F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B340F64GM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC11E37FBD48/501": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S5G51": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_384.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00060000"}}, "debug": "SVD\\lm3s5g51.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMDA1J16B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1b/svd/ATSAMDA1J16B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J16A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"arm_addon/flash/ATSAMDA1_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samda1/svd/ATSAMDA1J16A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LM3S2730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "RS14100_4MB": {"core": "Cortex-M4", "vendor": "Redpine Signals:125 ", "sectors": [[134291456, 4096]], "algorithm": {"Flash/RS14100_SF_4MB.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x3EE000", "ramstart": "0x00000000", "start": "0x08012000"}}, "debug-interface": [], "pack_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.1.0.2.pack", "compile": {"header": "Driver/Common/chip/inc/RS1xxxx.h"}, "pdsc_file": "http://www.redpinesignals.com/downloads/RS14100_DFP/Redpine.RS14100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x000000C", "size": "0x2FFF4"}, "IROM1": {"start": "0x08012000", "size": "0x3EE000"}}, "debug": "SVD/RS1xxxx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAM3S2A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00400000", "size": "0x00020000"}}, "debug": "SVD/SAM3S/ATSAM3S2A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "HT32F12365_100LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12365_66"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x3FC00"}}, "debug": "SVD/HT32F12365_66.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "LM3S2739": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2739.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK21DN512Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048]], "algorithm": {"arm/MK_P512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff8000", "size": "0x8000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MK21DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MAX32630": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32630.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.0.0.1.pack", "compile": {"header": "Libraries/Device/Maxim/MAX3263X/Include/max3263x.h", "define": "TARGET=MAX32631"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32630/max32630.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32631": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32630.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.0.0.1.pack", "compile": {"header": "Libraries/Device/Maxim/MAX3263X/Include/max3263x.h", "define": "TARGET=MAX32631"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32630.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32630/max32630.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MB9BF329T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MB9BF329S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B320T\\mb9b320t.h", "define": "MB9BF329T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF32xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "MK11DX128Axxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MK_D64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK11DX256AVMC5"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK11DA5_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x010000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK11DA5.xml", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1227FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LPC12xx\\LPC122x.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1200_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC122x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "45000000"}}, "LM3S6618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54102J256": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54102J512UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54102_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54102_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "EFR32MG1P132F256GJ43": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GJ43.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM367FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M367.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM3HPFDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}, "Flash/TMPM3Hx_code_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M3HP.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "XMC1201-Q040x0032": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x8000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "EFR32MG1P132F256IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM4G8F10FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_1024.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M4G8.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "M054ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M054_AP_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EFR32FG1V132F128GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG1V/Include/em_device.h", "define": "EFR32FG1V132F64GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFR32FG1V/EFR32FG1V132F128GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "NUC126RG4AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 12]], "algorithm": {"Flash/NUC126_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC126_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC126_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC126\\Include\\NUC126.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\NUC126AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "MB9BF167R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "STM32F373V8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "LPC11U36FBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_96.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x18000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM4F111C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F111C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM366FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M366.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S2139": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s2139.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "EFR32FG12P231F512GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P231F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P231F512GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MKW30Z160xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P160_48MHZ.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00028000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MKW30Z4.h", "define": "MKW30Z160xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KWxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF000", "size": "0x00005000"}, "IROM1": {"start": "0x00000000", "size": "0x00028000"}}, "debug": "SVD/MKW30Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32BG13P532F512GM32": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG13P/Include/em_device.h", "define": "EFR32BG13P532F512GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG13P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/EFR32BG13P/EFR32BG13P532F512GM32.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S6730": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s6730.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF167N": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MB9BF167M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B160R/Include/mb9b160r.h", "define": "MB9BF168R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B160R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "LM3S6100": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "S6E2GH6H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "S6E2GH6J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00080000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ATSAM4S2C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4S_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x20000"}}, "debug": "SVD/SAM4S/ATSAM4S2C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "EFM32TG108F32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 512]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG/Include/em_device.h", "define": "EFM32TG108F8"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32TG/EFM32TG108F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC834M101FHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00008000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC83x.h", "define": "LPC832M101FDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/LPC83x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "ATSAM3X8H": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8H.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "MKL15Z64xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P64_48MHZ.FLM": {"default": "1", "ramsize": "0x00002000", "size": "0x00010000", "ramstart": "0x1FFFF800", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL16Z4.h", "define": "MKL16Z256xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFF800", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MKL15Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2DF5GAA": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2DF_384.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00060000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2DF/Include/s6e2df.h", "define": "S6E2DF5JAA"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {}, "debug": "SVD/S6E2DF.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAM3X8E": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8E.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "ATSAM3X8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[524288, 256]], "algorithm": {"Flash/ATSAM3X_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00080000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3XA/Include/sam3xa.h", "define": "__SAM3X8H__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x000C0000", "size": "0x00040000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x20080000", "size": "0x00008000"}, "IROM1": {"start": "0x00080000", "size": "0x00040000"}}, "debug": "SVD/SAM3XA/ATSAM3X8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "84000000"}}, "TM4C1292NCPDT": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1292NCPDT.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "HT32F12345": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F12345"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xFC00"}}, "debug": "SVD/HT32F12345.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "M0516LBN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM4F110C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F110C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F373VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F373VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F373xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG980F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG980F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG980F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1112FDH20/102": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H2FUQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_96.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00003000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F407IE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFM32HG321F32": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32HG/Include/em_device.h", "define": "EFM32HG321F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD/EFM32HG/EFM32HG321F32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "STM32F407IG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F40xxx_41xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F407xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F40x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "168000000"}}, "EFR32MG1P231F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P231F256GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P231F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LPC1115FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L100R8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 16]], "algorithm": {"Flash/STM32L1xx_128_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_128_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L100xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MK22FN128xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK2x_FAC.FLM": {"default": "0", "ramsize": null, "size": "0x00000024", "ramstart": null, "start": "0xFFFF0000"}, "arm/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK22FN128VMP10"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK22F12810_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM_LOWER": {"start": "0x1fffe000", "size": "0x2000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x4000"}}, "debug": "MK22F12810.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "100000000"}}, "EZR32HG320F64R63": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "S6E2C39L0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x080000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C3/Include/s6e2c3.h", "define": "S6E2C3AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x20000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD/S6E2C3.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "EFM32GG11B310F2048GL112": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B310F2048GQ100"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00060000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B310F2048GL112.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF318T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx08_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x10000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MKL05Z8xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/MK_P8_48MHZ.FLM": {"default": "1", "ramsize": "0x00000400", "size": "0x00002000", "ramstart": "0x1FFFFF00", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.1.15.0.pack", "compile": {"header": "Device/Include/MKL05Z4.h", "define": "MKL05Z32xxx4"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_KLxx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFFFF00", "size": "0x00000400"}, "IROM1": {"start": "0x00000000", "size": "0x00002000"}}, "debug": "SVD/MKL05Z4.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32TG11B120F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32WG332F128": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG332F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32WG/EFM32WG332F128.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM4SD16C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAM4SD16B": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"Flash/ATSAM4S_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFFFF0"}, "Flash/ATSAM4SD_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/Include/SAM4S/sam4s.h", "define": "__SAM4SD32C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IROM2": {"start": "0x00480000", "size": "0x80000"}, "IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00400000", "size": "0x80000"}}, "debug": "SVD/SAM4S/ATSAM4SD16B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "XMC4800-E196x2048": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [134479872, 262144], [201326592, 16384], [201457664, 131072], [201588736, 262144]], "algorithm": {"Flash/XMC4800_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4800c_2048.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4800_series/Include/XMC4800.h", "define": "XMC4800_F100x1024"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x200000"}, "IRAM1": {"start": "0x20000000", "size": "0x3FFC0"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "SVD/XMC4800.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "144000000"}}, "NANO120SD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "XMC1302-T028x0200": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x32000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "GD32F130G8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130G6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "GD32F130G4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 GD32F130_150 USE_STDPERIPH_DRIVER"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-T028x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "NANO100ND2BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "S6E2GH8J": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxj.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9BF216T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B210T\\mb9b210t.h", "define": "MB9BF218T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF21xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2GH8H": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/S6E2GHXX0A1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00100000", "ramstart": "0x20040000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2GH/Include/S6E2GHxJ/s6e2ghxj.h", "define": "S6E2GH8J"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFE0000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/s6e2ghxh.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "STM32F103C6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F103C4": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_16.FLM": {"default": "1", "ramsize": null, "size": "0x4000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x08000000", "size": "0x4000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MK50DX128xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TC35678FSG-002": {"core": "Cortex-M0", "vendor": "Toshiba:92", "sectors": [[0, 4096]], "algorithm": {"Flash/TC35678-002_NVM.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.0.0.1.pack", "compile": {"header": "Device/Include/TC35678.h", "define": "TC35679"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/bluetooth-publishing-program/Toshiba.TC35678_ROM002.pdsc", "memory": {"IRAM1": {"start": "0x80C000", "size": "0xBB9C"}, "IRAM2": {"start": "0x824000", "size": "0xC000"}}, "debug": "SVD/TC35678.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "13000000"}}, "LM3S6432": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s6432.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103C8": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "MB9BF129S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 8192], [16384, 49152], [65536, 65536], [5275648, 8192]], "algorithm": {"Flash/MB9B520T_ROM1.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00508000"}, "Flash/MB9B520T_1536.FLM": {"default": "1", "ramsize": null, "size": "0x180000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9B120T\\mb9b120t.h", "define": "MB9BF129T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IROM2": {"start": "0x00508000", "size": "0x10000"}, "IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IRAM2": {"start": "0x1FFE8000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x180000"}}, "debug": "SVD\\MB9BF12xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "60000000"}}, "LM3S618": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s618.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NM1821FB0AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1820_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1820_AP_17_5.FLM": {"default": "1", "ramsize": null, "size": "0x4600", "ramstart": null, "start": "0x00000000"}, "Flash/NM1820_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\AU9110\\Include\\AU91xx.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x4600"}}, "debug": "SVD\\Nuvoton\\NM1820AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "GD32F330G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S2950": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2950.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S613": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s613.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "GD32F330G4": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x04000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x04000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "LM3S611": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s611.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF517S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF517T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx07_768.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B510T\\mb9b510t.h", "define": "MB9BF518T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD\\MB9BF51xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9D92": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s9d92.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S615": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s628.h", "define": "LM3S628"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\lm3s615.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L486ZG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L486xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M4LEDRE6AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M451_AP_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F479NI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "EFR32BG1P333F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1P/Include/em_device.h", "define": "EFR32BG1P333F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1P/EFR32BG1P333F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "LM3S1626": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1626.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F103VE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32TG11B140F64IQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00010000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B140F64IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B140F64IQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "NANO100LD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "LM3S1627": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1627.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC54101J512": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5410x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54101J512UK49"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54101_DFP.pdsc", "memory": {"SRAM2": {"start": "0x03400000", "size": "0x2000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM1": {"start": "0x02010000", "size": "0x8000"}, "SRAM0": {"start": "0x02000000", "size": "0x010000"}}, "debug": "LPC54101.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "ATSAM3SD8B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAM3SD8C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3SD8/Include/sam3sd8.h", "define": "__SAM3SD8C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IROM2": {"start": "0x00440000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0x10000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3SD8/ATSAM3SD8C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "ATSAMC21J17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17AU.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T8": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F301C8": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F301x8"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32F301x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "ARMCM0P_MPU": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/ARM.CMSIS.5.3.0.pack", "compile": {"header": "Device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h", "define": "ARMCM0P_MPU"}, "pdsc_file": "http://www.keil.com/pack/ARM.CMSIS.pdsc", "memory": {}, "debug": "Device/ARM/SVD/ARMCM0P.svd", "processor": {"fpu": "NO_FPU", "endianness": "Configurable", "clock": "10000000"}}, "MB9BF316N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "S6E2CCAL0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAML21E15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048], [4194304, 256]], "algorithm": {"Flash/ATSAML21_32_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00400", "ramstart": null, "start": "0x00400000"}, "Flash/ATSAML21_32.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IRAM2": {"start": "0x30000000", "size": "0x00800"}, "IROM1": {"start": "0x00000000", "size": "0x08000"}}, "debug": "SVD\\SAML21\\ATSAML21E15B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG332F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG332F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG332F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T6": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F030RC": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F030xC"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F0x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F170T4": {"core": "Cortex-M3", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F1x0_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.3.1.0.pack", "compile": {"header": "Device/Include/gd32f1x0.h", "define": "GD32F1x0 USE_STDPERIPH_DRIVER GD32F170_190"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F1x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "SVD/GD32F1x0.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "S6E2C1AJ0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2C1/Include/s6e2c1.h", "define": "S6E2C1AL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2C1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "S6E2CCAH0A": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536], [1048576, 8192], [1081344, 32768], [1114112, 65536]], "algorithm": {"Flash/S6E2CC_MACRO0_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00000000"}, "Flash/S6E2CC_MACRO1_1024KB.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x100000", "ramstart": "0x2003C000", "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/S6E2CC/Include/s6e2cc.h", "define": "S6E2CCAL0A"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x1FFD0000", "size": "0x30000"}, "IROM1": {"start": "0x00000000", "size": "0x200000"}}, "debug": "SVD/S6E2CC.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "STM32L4A6RG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L4A6xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32MG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P232F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "MB9BF316S": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xS.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF316R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072], [537657344, 8192]], "algorithm": {"Flash/MB9xFxxx_32WF.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x200C0000"}, "Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IROM2": {"start": "0x200C0000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "MB9BF316T": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx06_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B310T\\mb9b310t.h", "define": "MB9BF318T"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\MB9BF31xT.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "144000000"}}, "LM3S9L97": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s9u96.h", "define": "LM3S9U96"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s9l97.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F103CB": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "AMAPH1KK-KBR": {"core": "Cortex-M4", "vendor": "Ambiq Micro:120", "sectors": [[0, 8192]], "algorithm": {"Flash/Apollo2.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.1.0.0.pack", "compile": {"header": "Device/Include/system_apollo2.h", "define": "APOLLO2_1024"}, "pdsc_file": "http://s3.asia.ambiqmicro.com/pack/AmbiqMicro.Apollo_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x40000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/apollo2.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1113FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L162RC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L162xD"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L100.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MB9BF500R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M481ZGAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32JG1B200F256IM32": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32JG1B/Include/em_device.h", "define": "EFM32JG1B200F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32JG1B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32JG1B/EFM32JG1B200F256IM32.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F722VC": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x40000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32FG12P433F1024GM68": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P433F1024GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P433F1024GM68.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F722VE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F722xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFR32BG1V132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32BG1V/Include/em_device.h", "define": "EFR32BG1V132F256IM32"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32BG1V_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32BG1V/EFR32BG1V132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32TG11B520F128GQ48": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B520F128IQ80"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B520F128GQ48.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMS70Q20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70Q20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70Q21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70Q21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LPC845M301JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC84x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC845.h", "define": "LPC845M301JHI48"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/LPC845.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "TMPM475FDFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\M475.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LM3S3749": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s3z26.h", "define": "LM3S3Z26"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s3749.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF500N": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 4096], [16384, 49152], [65536, 65536]], "algorithm": {"Flash/MB9BF500_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B500B\\mb9b500r.h", "define": "MB9BF506R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD\\MB9BF50xN.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MB9BF305R": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304], [131072, 131072]], "algorithm": {"Flash/MB9BFx05_384.FLM": {"default": "1", "ramsize": null, "size": "0x60000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\MB9B300B\\mb9b300r.h", "define": "MB9BF306R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3HighPerformance_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x6000"}, "IRAM2": {"start": "0x1FFFA000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x60000"}}, "debug": "SVD\\MB9BF30xR.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "M453SD3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_72.FLM": {"default": "1", "ramsize": null, "size": "0x12000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x12000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "GD32F405VK": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [136314880, 262144]], "algorithm": {"Flash/GD32F4xx_3MB.FLM": {"default": "1", "ramsize": null, "size": "0x0300000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.1.0.1.pack", "compile": {"header": "Device/Include/gd32f4xx.h", "define": "GD32F405 USE_STDPERIPH_DRIVER "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GD32F4/GigaDevice.GD32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x020000"}, "IRAM2": {"start": "0x10000000", "size": "0x010000"}, "IROM1": {"start": "0x08000000", "size": "0x300000"}}, "debug": "SVD/GD32F4xx.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "200000000"}}, "ATSAMC21J17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAMC_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/SAMC21/ATSAMC21J17A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1111FHN33/103": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x07E0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "M482SIDAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 4096], [1048576, 4096], [3145728, 16]], "algorithm": {"Flash/M481_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M481_AP_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00000000"}, "Flash/M481_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M480\\Include\\M480.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x28000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD\\Nuvoton\\M481_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "192000000"}}, "EFM32TG11B120F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B120F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B120F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM4F120C4QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_64.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x6000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LM4F120C4QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EFM32WG290F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG290F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG290F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "NUC220SD2AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC200_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC200_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/NUC200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC200\\Include\\NUC200Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC200AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC11E14FBD48/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2800"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\LPC11Exx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1294NCZAD": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 16384]], "algorithm": {"Flash/TM4C129_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C129/TM4C129.h", "define": "TM4C129XNCZAD"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x040000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD/TM4C129/TM4C1294NCZAD.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1311FHN33/01": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32LG995F64": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG995F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EFM32LG/EFM32LG995F64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S5C56": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s5c56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "EFR32FG12P232F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F103ZF": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x18000"}, "IROM1": {"start": "0x08000000", "size": "0xC0000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32MG12P433F1024IL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024IL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "EFM32WG980F256": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32WG/Include/em_device.h", "define": "EFM32WG980F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32WG/EFM32WG980F256.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L451RE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx10": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"Flash/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.1.7.0.pack", "compile": {"header": "Device/Include/MK22F10.h", "define": "MK22FX512xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K20_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00020000"}, "IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IRAM2": {"start": "0x1FFF0000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MK21F10.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "STM32L451RC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L451xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x1.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "MK21FX512xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [268435456, 4096]], "algorithm": {"arm/MKD128_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x10000000"}, "arm/MK_P512X.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.10.0.1.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK21FX512VMD12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK21F12_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x1000"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x020000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x080000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x010000"}}, "debug": "MK21F12.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "STM32H753AG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "EFR32MG12P433F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG12P/Include/em_device.h", "define": "EFR32MG12P433F1024IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32MG12P/EFR32MG12P433F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAM4CMP8C": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[16777216, 8192]], "algorithm": {"Flash/ATSAM4C_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x01000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM4_DFP.1.6.1.pack", "compile": {"header": "Device/SAM4CM/Include/sam4cm.h", "define": "__SAM4CMS16C_1__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20100000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD/SAM4CM/ATSAM4CMP8C_0.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "TMPM361FYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M361.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LPC11U12FHN33/201": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x4000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x4000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32H753AI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "MKV31F256xxx12": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [4294901760, 36]], "algorithm": {"arm/MK_P256.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}, "arm/MKV3x_FAC.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00000024", "ramstart": "0x20000000", "start": "0xFFFF0000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKV31F256VLL12"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKV31F25612_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fffc000", "size": "0x4000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x8000"}}, "debug": "MKV31F25612.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "120000000"}}, "STM32L496QG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L496xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32L4x6.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "ATSAMD21G17AU": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21G17AU.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "MKE14Z128xxx7": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 2048]], "algorithm": {"arm/MKE1x_D32_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x10000000"}, "arm/MKE1x_P256_2KB_SEC.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE14Z256VLL7"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE14Z7_DFP.pdsc", "memory": {"FLEX_RAM": {"start": "0x14000000", "size": "0x0800"}, "FLEX_NVM": {"start": "0x10000000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}, "SRAM": {"start": "0x1ffff000", "size": "0x4000"}}, "debug": "MKE14Z7.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B820F2048GQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B820F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B820F2048GQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "MB9BF467M": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B460R/Include/mb9b460r.h", "define": "MB9BF468R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B460R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "XMC1302-T038x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMHA1G16AB": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096], [4194304, 256]], "algorithm": {"samha1ab/keil/flash/ATSAMH_64_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x00400000"}, "samha1ab/keil/flash/ATSAMH_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.1.1.1.pack", "compile": {"header": "samha1b/include/sam.h", "define": "__SAMHA1E14AB__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMHA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x800"}, "IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "samha1ab/svd/ATSAMHA1G16AB.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "EFM32TG11B320F128IM64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IM64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "EFR32FG12P232F1024GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P232F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P232F1024GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "STM32F101RD": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"Flash/STM32F10x_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0xC000"}, "IROM1": {"start": "0x08000000", "size": "0x60000"}}, "debug": "SVD/STM32F101xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "36000000"}}, "EFM32GG11B840F1024GM64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B840F1024IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B840F1024GM64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "ATSAM3N4B": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x06000"}, "IROM1": {"start": "0x00400000", "size": "0x40000"}}, "debug": "SVD/SAM3N/ATSAM3N4C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAM3N4A": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x00400000", "size": "0x00040000"}}, "debug": "SVD/SAM3N/ATSAM3N4A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "MK10DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LPC54114J256": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 32768]], "algorithm": {"arm/LPC5411x_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_LPC54114J256UK49_cm0plus"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.LPC54114_DFP.pdsc", "memory": {"SRAM2": {"start": "0x20020000", "size": "0x8000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM1": {"start": "0x20010000", "size": "0x010000"}, "SRAM0": {"start": "0x20000000", "size": "0x010000"}, "SRAMX": {"start": "0x04000000", "size": "0x8000"}}, "debug": "LPC54114_cm0plus.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "100000000"}}, "LM3S2918": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s2918.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S1608": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1608.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK80FN256xxx15": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"arm/MKP256_4KB_SECTOR.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MK80FN256VLQ15"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MK80F25615_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x00000000", "size": "0x040000"}, "SRAM_LOWER": {"start": "0x1fff0000", "size": "0x010000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x030000"}}, "debug": "MK80F25615.xml", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "150000000"}}, "LM3S1607": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s1607.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F439VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MK50DX256xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}, "Flash/MK_P256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.1.2.0.pack", "compile": {"header": "Device/Include/MK53D10.h", "define": "MK53DX256xxx10"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K50_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IRAM2": {"start": "0x1FFF8000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/MK50D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM330FDFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM330_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM333.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M330.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "MIMX8MD6xxxJZ": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.10.0.0.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MIMX8MD6DVAJZ"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MIMX8MD6_DFP.pdsc", "memory": {"QSPI_FLASH": {"start": "0xc0000000", "size": "0x10000000"}, "SRAM_LOWER": {"start": "0x1ffe0000", "size": "0x020000"}, "SRAM_UPPER": {"start": "0x20000000", "size": "0x020000"}}, "debug": "MIMX8MD6.xml", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "266000000"}}, "STM32F302VC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VB": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00006000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F30x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "HC32F005C6UA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F005.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.1.0.0.pack", "compile": {"header": "Device/Include/HC32F005.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F005.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/HC32F005.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F429AG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "R-IN32M3-CL": {"core": "Cortex-M3", "vendor": "Renesas:117", "sectors": [[33554432, 65536], [33554432, 65536], [268435456, 8192], [268435456, 131072], [268500992, 65536]], "algorithm": {"Flash/R-IN32M3_S25FL064P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00800000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29AL032D.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x10000000"}, "Flash/R-IN32M3_S25FL032P.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x00400000", "ramstart": "0x20000000", "start": "0x02000000"}, "Flash/R-IN32M3_S29GL128S.FLM": {"default": "0", "ramsize": "0x1000", "size": "0x01000000", "ramstart": "0x20000000", "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.1.3.0.pack", "compile": {"header": "Device/Include/RIN32M3.h", "define": "RIN32M3_EC"}, "pdsc_file": "http://www.keil.com/pack/Keil.R-IN32M3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x80000"}}, "debug": "SVD/RIN32M3_CL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "100000000"}}, "STM32F302VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F302VD": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00060000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F302xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00060000"}}, "debug": "CMSIS/SVD/STM32F303xE.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "EFR32FG12P432F1024GL125": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P432F1024GM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P432F1024GL125.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "M451YC3AE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 2048], [1048576, 2048], [3145728, 16]], "algorithm": {"Flash/M451_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/M451_AP_40.FLM": {"default": "1", "ramsize": null, "size": "0xa000", "ramstart": null, "start": "0x00000000"}, "Flash/M451_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M451\\Include\\M451Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0xa000"}}, "debug": "SVD\\Nuvoton\\M451_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "72000000"}}, "STM32F205ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00018000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F769NI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2097152, 32768], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [3145728, 16384], [3211264, 65536], [3276800, 131072], [134217728, 16384], [134217728, 32768], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [135266304, 16384], [135331840, 65536], [135397376, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048dual.FLM": {"default": "0", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7xTCM_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F769xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x200000"}, "IROM1": {"start": "0x08000000", "size": "0x200000"}}, "debug": "CMSIS/SVD/STM32F7x9_v1r2.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "XMC1402-Q040x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H753ZI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H753xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "STM32L442KC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048]], "algorithm": {"CMSIS/Flash/STM32L4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h", "define": "STM32L442xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L4xx_DFP.pdsc", "memory": {"IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32L4x2.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "M058ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M058_AP_32.FLM": {"default": "1", "ramsize": null, "size": "0x8000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\M051\\Include\\M051Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LPC1548JBD64": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC15xx_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x02000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.1.2.1.pack", "compile": {"header": "LPCOpen/software/lpc_core/lpc_chip/chip_15xx/chip.h", "define": "LPC1549JBD100"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1500_DFP.pdsc", "memory": {"IRAM1": {"start": "0x02000000", "size": "0x5000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/LPC15xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "NANO120KD3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "MB9BF367R": {"core": "Cortex-M4", "vendor": "Spansion:100", "sectors": [[0, 8192], [32768, 32768], [65536, 65536]], "algorithm": {"Flash/MB9B560_1024.FLM": {"default": "1", "ramsize": null, "size": "0xC0000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM4_DFP.1.5.1.pack", "compile": {"header": "Device/MB9B360R/Include/mb9b360r.h", "define": "MB9BF368R"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x2003A000", "size": "0xC000"}, "IRAM2": {"start": "0x1FFF4000", "size": "0xC000"}, "IROM1": {"start": "0x00000000", "size": "0xC0000"}}, "debug": "SVD/MB9B360R.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "HT32F1655_64LQFP": {"core": "Cortex-M3", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F1xxxx/ht32f1xxxx_01.h", "define": "USE_HT32F1655_56"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HT32F1655_56.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "ATSAMD21G17A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD21_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.1.3.0.pack", "compile": {"header": "Device/SAMD21A/Include/samd21.h", "define": "__SAMD21J18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD21_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/SAMD21A/ATSAMD21G17A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "IOTKit_CM33_FP": {"core": "ARMV8MBL", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.1.4.0.pack", "compile": {"header": "Device/IOTKit_CM33/Include/IOTKit_CM33_FP.h", "define": "IOTKit_CM33_FP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_IOTKit_BSP.pdsc", "memory": {}, "debug": "SVD/IOTKit_CM33.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "25000000"}}, "NUC120RD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32HG320F64R67": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R67.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "HT32F52253_48LQFP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52243_53"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x1FC00"}}, "debug": "SVD/HT32F52243_53.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "XMC4400-F100x256": {"core": "Cortex-M4", "vendor": "Infineon:7", "sectors": [[134217728, 16384], [134348800, 131072], [201326592, 16384], [201457664, 131072]], "algorithm": {"Flash/XMC4400_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x0C000000"}, "Flash/XMC4400c_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.2.10.0.pack", "compile": {"header": "Device/XMC4400_series/Include/XMC4400.h", "define": "XMC4402_F64x256"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC4000_DFP.pdsc", "memory": {"IROM2": {"start": "0x0C000000", "size": "0x40000"}, "IRAM1": {"start": "0x20000000", "size": "0xFFC0"}, "IRAM2": {"start": "0x1FFFC000", "size": "0x4000"}, "IROM1": {"start": "0x08000000", "size": "0x40000"}}, "debug": "SVD/XMC4400.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "120000000"}}, "NANO100VD3AN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100AN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "32000000"}}, "EFM32LG940F256": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32LG/Include/em_device.h", "define": "EFM32LG940F64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFM32LG/EFM32LG940F256.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G18": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384]], "algorithm": {"Flash/ATSAMD20_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G18.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F350G8": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F350"}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x02000"}, "IROM1": {"start": "0x08000000", "size": "0x10000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "108000000"}}, "STM32F103T6": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"Flash/STM32F10x_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}, "Flash/STM32F10x_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x0010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.2.2.0.pack", "compile": {"header": "Device/Include/stm32f10x.h", "define": "STM32F10X_XL"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2800"}, "IROM1": {"start": "0x08000000", "size": "0x8000"}}, "debug": "SVD/STM32F103xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "TMPM4G9F15FG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}, "Flash/TMPM4Gx_code_1536.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00180000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IROM1": {"start": "0x00000000", "size": "0x00180000"}}, "debug": "SVD/M4G9.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "MK10DX64xxx5": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 1024], [268435456, 1024]], "algorithm": {"Flash/MK_P64_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_50MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D5.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "MK10DX64xxx7": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 2048], [268435456, 1024]], "algorithm": {"Flash/MK_P64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/MK_D32_72MHZ.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x10000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.1.3.0.pack", "compile": {"header": "Device/Include/MK10F12.h", "define": "MK10FX512xxx12"}, "pdsc_file": "http://www.keil.com/pack/Keil.Kinetis_K10_DFP.pdsc", "memory": {"IROM2": {"start": "0x10000000", "size": "0x00008000"}, "IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/MK10D7.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "Mini51ZAN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_AP_4.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00000000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini51\\Include\\Mini51Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x1000"}}, "debug": "SVD\\Nuvoton\\MINI51AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "24000000"}}, "ATSAMD20G15": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"Flash/ATSAMD20_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00008000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G15.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G14": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 1024]], "algorithm": {"Flash/ATSAMD20_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G14.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G17": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"Flash/ATSAMD20_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G17.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMD20G16": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 4096]], "algorithm": {"Flash/ATSAMD20_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.1.1.1.pack", "compile": {"header": "Device\\SAMD20\\Include\\samd20.h", "define": "__SAMD20J18__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMD20_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\SAMD20\\ATSAMD20G16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1301-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "STM32F446MC": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 4]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F446xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F446xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "CMSIS/SVD/STM32F446x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "CMSDK_ARMv8MML_SP": {"core": "Cortex-M0", "vendor": "ARM:82", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.1.7.0.pack", "compile": {"header": "Device/CMSDK_ARMv8MML/Include/CMSDK_ARMv8MML_DP.h", "define": "CMSDK_ARMv8MML_DP"}, "pdsc_file": "http://www.keil.com/pack/Keil.V2M-MPS2_CMx_BSP.pdsc", "memory": {}, "debug": "SVD/CMSDK_ARMv8MML_SP.svd", "processor": {"fpu": "SP_FPU", "endianness": "Configurable", "clock": "25000000"}}, "TM4C1237D5PZ": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1237D5PZ.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "TMPM375FSDMG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM37x_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM37A.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/M375.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "ATSAM3N0C": {"core": "Cortex-M3", "vendor": "Microchip:3", "sectors": [[4194304, 256]], "algorithm": {"Flash/ATSAM3N_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM3_DFP.1.2.1.pack", "compile": {"header": "Device/SAM3N/Include/sam3n.h", "define": "__SAM3N4C__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00400000", "size": "0x00008000"}}, "debug": "SVD/SAM3N/ATSAM3N0C.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "ATSAMDA1J15B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1b/svd/ATSAMDA1J15B.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "ATSAMDA1J15A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 2048]], "algorithm": {"arm_addon/flash/ATSAMDA1_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.1.1.1.pack", "compile": {"header": "samda1/include/sam.h", "define": "__SAMDA1E16A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAMDA1_DFP.pdsc", "memory": {"IROM2": {"start": "0x00400000", "size": "0x400"}, "IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "samda1/svd/ATSAMDA1J15A.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian"}}, "LPC11E66JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HT32F52354_33QFN": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x0400", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52344_54"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x1FE00"}}, "debug": "SVD/HT32F52344_54.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F765NG": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 32768], [2097152, 16384], [2162688, 65536], [2228224, 131072], [2228224, 131072], [2359296, 262144], [2621440, 16384], [2686976, 65536], [2752512, 131072], [134217728, 32768], [134217728, 16384], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134479872, 262144], [134742016, 16384], [134807552, 65536], [134873088, 131072]], "algorithm": {"CMSIS/Flash/STM32F7xTCM_1024.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7xTCM_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F7x_1024dual.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F765xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x100000"}, "IROM1": {"start": "0x08000000", "size": "0x100000"}}, "debug": "CMSIS/SVD/STM32F7x5_v1r1.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "EFM32TG11B320F128IQ64": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOT1.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOT1.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32TG11B/Include/em_device.h", "define": "EFM32TG11B320F128IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32TG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EFM32TG11B/EFM32TG11B320F128IQ64.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "GD32F330C6": {"core": "Cortex-M4", "vendor": "GigaDevice:123", "sectors": [[134217728, 1024]], "algorithm": {"Flash/GD32F3x0.FLM": {"default": "1", "ramsize": null, "size": "0x08000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.1.0.0.pack", "compile": {"header": "Device/Include/gd32f3x0.h", "define": "USE_STDPERIPH_DRIVER GD32F3x0 GD32F330 "}, "pdsc_file": "http://gd32mcu.21ic.com/data/documents/yingyongruanjian/GigaDevice.GD32F3x0_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x01000"}, "IROM1": {"start": "0x08000000", "size": "0x08000"}}, "debug": "SVD/GD32F3x0.svd", "processor": {"fpu": "0 ", "endianness": "Little-endian", "clock": "84000000"}}, "XMC1202-T016x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1200_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1200_series/Include/XMC1200.h", "define": "XMC1202_T016x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1200.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1113FBD48/301": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EZR32HG320F64R68": {"core": "Cortex-M0+", "vendor": "Silicon Labs:21", "sectors": [[0, 1024]], "algorithm": {"Flash/EFM32M0P.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}, "Flash/FlashEFM32M0P.flash": {"default": "0", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32HG/Include/em_device.h", "define": "EZR32HG320F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32HG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD/EZR32HG/EZR32HG320F64R68.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "24000000"}}, "LPC1113FBD48/303": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FBD48/302": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32L041C6": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00008000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "MKE04Z128xxx4": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 512]], "algorithm": {"arm/MKE04Zxxx_P128KB.FLM": {"default": "1", "ramsize": "0x00001000", "size": "0x00020000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.10.0.2.pack", "compile": {"header": "fsl_device_registers.h", "define": "CPU_MKE04Z64VQH4"}, "pdsc_file": "http://mcuxpresso.nxp.com/cmsis_pack/repo/NXP.MKE04Z1284_DFP.pdsc", "memory": {"SRAM": {"start": "0x1ffff000", "size": "0x4000"}, "PROGRAM_FLASH": {"start": "0x00000000", "size": "0x020000"}}, "debug": "MKE04Z1284.xml", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "40000000"}}, "STM32L041C4": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128]], "algorithm": {"CMSIS/Flash/STM32L0xx_16.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L041xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00002000"}, "IROM1": {"start": "0x08000000", "size": "0x00004000"}}, "debug": "CMSIS/SVD/STM32L0x1.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TMPM3HMFYFG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00004000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/M3HM.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "Mini52XZAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Mini51_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}, "Flash/Mini51_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Mini51_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\Mini55\\Include\\Mini55Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\MINI51XAE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "TMPM4G7FEFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 4096], [805306368, 4096]], "algorithm": {"Flash/TMPM4Gx_code_768.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x000C0000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/TMPM4Gx_data_32.FLM": {"default": "1", "ramsize": "0x2000", "size": "0x00008000", "ramstart": "0x20000000", "start": "0x30000000"}}, "debug-interface": [], "pack_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.1.0.1.pack", "compile": {"header": "Device/Include/TMPM4G6.h", "define": "TMPM4G6"}, "pdsc_file": "https://toshiba.semicon-storage.com/content/dam/toshiba-ss/shared/docs/product/micro/device-family-Pack/Toshiba.TXZ4-M4G_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x000C0000"}}, "debug": "SVD/M4G7.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "160000000"}}, "ATSAMS70N21": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00200000"}}, "debug": "svd/ATSAMS70N21.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "ATSAMS70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192]], "algorithm": {"flash/ATSAMS7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.2.1.2.pack", "compile": {"header": "include/sam.h", "define": "__SAMS70Q20__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-S_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "svd/ATSAMS70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "300000000"}}, "LM3S2637": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s2637.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "NANO100ND3BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/Nano100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/Nano100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/Nano100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NANO100BN\\Include\\Nano100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NANO100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "42000000"}}, "STM32F398VE": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 2048], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F3xx_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F3xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h", "define": "STM32F398xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F3xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F37x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F732ZE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM4F130E5QR": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM4F_128.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM4F_DFP.1.0.0.pack", "compile": {"header": "Device\\Include\\LM4F132H5QD.h", "define": "LM4F132"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM4F_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LM4F130E5QR.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "LPC1345FHN33": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "STM32F429VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "TMPM363F10FG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/M363.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "64000000"}}, "LM3S5651": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5651.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "STM32F732IE": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[2097152, 16384], [2162688, 65536], [2228224, 131072], [134217728, 16384], [134283264, 65536], [134348800, 131072]], "algorithm": {"CMSIS/Flash/STM32F7x2TCM_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x00200000"}, "CMSIS/Flash/STM32F7x2_512.FLM": {"default": "1", "ramsize": null, "size": "0x80000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.2.10.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h", "define": "STM32F732xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F7xx_DFP.pdsc", "memory": {"IROM2": {"start": "0x00200000", "size": "0x80000"}, "IROM1": {"start": "0x08000000", "size": "0x80000"}}, "debug": "CMSIS/SVD/STM32F7x2_v1r0.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian", "clock": "216000000"}}, "LM3S5652": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s5y36.h", "define": "LM3S5Y36"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD\\lm3s5652.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "STM32F429VI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F429xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F429x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MB9AF112L": {"core": "Cortex-M3", "vendor": "Spansion:100", "sectors": [[0, 16384], [32768, 98304]], "algorithm": {"Flash/MB9BFx02_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.1.0.1.pack", "compile": {"header": "Device\\Include\\MB9A110A\\mb9a110n.h", "define": "MB9AF116N"}, "pdsc_file": "http://www.keil.com/pack/Keil.FM3Basic_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IRAM2": {"start": "0x1FFFE000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\MB9AF11xL.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "HC32M140KA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32F_M14.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.1.0.0.pack", "compile": {"header": "Device/Include/HC32M140FX.h"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32F_M14.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32M140KX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "XMC1404-Q064x0128": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x20000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "EFM32GG11B520F2048GL120": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B520F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B520F2048GL120.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LPC4078FBD208": {"core": "Cortex-M4", "vendor": "NXP:11", "sectors": [[0, 4096], [65536, 32768]], "algorithm": {"Flash/LPC_IAP_512.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x80000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.2.0.0.pack", "compile": {"header": "Device/Include/LPC407x_8x_177x_8x.h", "define": "CORE_M4"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC4000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x10000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x80000"}}, "debug": "SVD/LPC408x_7x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "LPC1111FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_8.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x2000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TMPM3H2FWQG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 4096], [32768, 32768], [805306368, 256]], "algorithm": {"Flash/TMPM3Hx_code_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/TMPM3Hx_data_32.FLM": {"default": "1", "ramsize": null, "size": "0x00008000", "ramstart": null, "start": "0x30000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TMPM3Hy.h", "define": "TMPM3HMFYDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TXZ3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/M3H2.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F078RB": {"core": "Cortex-M0", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 1024], [536868864, 16]], "algorithm": {"CMSIS/Flash/STM32F0xx_128.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F0xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFF800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h", "define": "STM32F078xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x08000000", "size": "0x00020000"}}, "debug": "CMSIS/SVD/STM32F0x8.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM462F10XBG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM462_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM46B.h", "define": "TMPM46BF10FG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x30000"}, "IRAM2": {"start": "0x20030000", "size": "0x00400"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "SVD\\M462.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "EFR32FG12P431F1024IM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/GECKOS1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}, "Flash/FlashGECKOS1.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32FG12P/Include/em_device.h", "define": "EFR32FG12P431F512GM68"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32FG12P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00040000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFR32FG12P/EFR32FG12P431F1024IM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "TMPM369FDXBG": {"core": "Cortex-M3", "vendor": "Toshiba:92", "sectors": [[0, 32768], [65536, 65536], [131072, 131072]], "algorithm": {"Flash/TMPM36x_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.1.4.0.pack", "compile": {"header": "Device/Include/TMPM36B.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM3_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/M369.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "MVF51NS15xxxx50": {"core": "Cortex-A5", "vendor": "NXP:11", "sectors": [], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.1.1.1.pack", "compile": {"header": "Device/Include/MVF6X.h", "define": "MVF62NN15xxxx40"}, "pdsc_file": "http://www.keil.com/pack/Keil.VFxxx_DFP.pdsc", "memory": {}, "debug": "SVD/MVF51NS151MK50.svd", "processor": {"fpu": "DP_FPU"}}, "LM3S8971": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8971.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S8970": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s8971.h", "define": "LM3S8971"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s8970.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "TM4C1230D5PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_64.FLM": {"default": "1", "ramsize": null, "size": "0x010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x006000"}, "IROM1": {"start": "0x00000000", "size": "0x010000"}}, "debug": "SVD/TM4C123/TM4C1230D5PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "HC32L150JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC11E67JBD48": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096], [98304, 32768]], "algorithm": {"Flash/LPC1xxx_96_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Exx\\LPC11E6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x4000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11E6x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC11U37HFBD64/401": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_128.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x20000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11Uxx\\LPC11U6x.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20004000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\LPC11Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "EFR32MG1P132F256GM48": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashGECKOP2.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOP2.FLM": {"default": "1", "ramsize": "0x1000", "size": "0x00040000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFR32MG1P/Include/em_device.h", "define": "EFR32MG1P132F256IM48"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFR32MG1P_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00007C00"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EFR32MG1P/EFR32MG1P132F256GM48.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "38400000"}}, "ATSAME54P20A": {"core": "Cortex-M4", "vendor": "Microchip:3", "sectors": [[0, 8192]], "algorithm": {"arm_addon/flash/ATSAME54_1024.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAME54_DFP.1.0.2.pack", "compile": {"header": "include/sam.h", "define": "__SAME54N19A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAME54_DFP.pdsc", "memory": {"IRAM4": {"start": "0x47000000", "size": "0x2000"}, "IRAM3": {"start": "0x20000000", "size": "0x8000"}, "IRAM1": {"start": "0x20000000", "size": "0x40000"}, "IRAM2": {"start": "0x20000000", "size": "0x8000"}, "IROM1": {"start": "0x00000000", "size": "0x100000"}}, "debug": "svd/ATSAME54P20A.svd", "processor": {"fpu": "SP_FPU", "endianness": "Little-endian"}}, "XMC1100-Q024x0016": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1100_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1100_series/Include/XMC1100.h", "define": "XMC1100_T038x0064"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x4000"}}, "debug": "SVD/XMC1100.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "ATSAMC21E18A": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 16384], [4194304, 256]], "algorithm": {"Flash/ATSAMC_256.FLM": {"default": "1", "ramsize": null, "size": "0x40000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAMC_256_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x02000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.1.4.1.pack", "compile": {"header": "Device/SAMC21N/Include/samc21.h", "define": "__SAMC21N18A__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x08000"}, "IROM1": {"start": "0x00000000", "size": "0x40000"}}, "debug": "SVD/SAMC21/ATSAMC21E18A.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F205ZE": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00080000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "STM32F205ZG": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [536836096, 528], [536854528, 16]], "algorithm": {"CMSIS/Flash/STM32F2xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F2xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F2xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.2.9.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h", "define": "STM32F205xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F2xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F20x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "120000000"}}, "MM32x103": {"core": "Cortex-M3", "vendor": "MindMotion:132", "sectors": [[134217728, 1024]], "algorithm": {"Flash/MM32x103_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.1.1.0.pack", "compile": {"header": "Device/Include/MM32x103.h", "define": "MM32x103_MD"}, "pdsc_file": "http://www.mindmotion.com.cn/Download/MDK_KEIL/MindMotion.MM32x103_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x5000"}, "IROM1": {"start": "0x08000000", "size": "0x20000"}}, "debug": "SVD/MM32x103.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "96000000"}}, "NM1100XAAE": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NM1200_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NM1200_AP_8.FLM": {"default": "1", "ramsize": null, "size": "0x2000", "ramstart": null, "start": "0x00000000"}, "Flash/NM1200_LD_2.FLM": {"default": "0", "ramsize": null, "size": "0x800", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NM1200\\Include\\NM1200_NM1100.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x800"}, "IROM1": {"start": "0x00000000", "size": "0x2000"}}, "debug": "SVD\\Nuvoton\\NM1200AE_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "EZR32LG230F256R69": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R69.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32H743XI": {"core": "Cortex-M7", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 131072]], "algorithm": {"CMSIS/Flash/STM32H7x_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.2.1.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h", "define": "STM32H743xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32H7xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IRAM2": {"start": "0x24000000", "size": "0x00080000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32H7x3.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian", "clock": "400000000"}}, "LPC1113FHN33/202": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "LPC1113FHN33/203": {"core": "Cortex-M0", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_24.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x6000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.1.4.0.pack", "compile": {"header": "Device\\Include\\LPC11xx\\LPC11xx.h", "define": "LPC1125"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1100_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x6000"}}, "debug": "SVD\\LPC111x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "XMC1401-Q048x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1400_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1400_series/Include/XMC1400.h", "define": "XMC1404_F064x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1400.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "48000000"}}, "LPC822M101JHI33": {"core": "Cortex-M0+", "vendor": "NXP:11", "sectors": [[0, 1024]], "algorithm": {"Flash/LPC8xx_16.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x00004000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC800_DFP.1.9.0.pack", "compile": {"header": "Device/Include/LPC822.h", "define": "LPC822M101JDH20"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC800_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x00001000"}, "IROM1": {"start": "0x00000000", "size": "0x00004000"}}, "debug": "SVD/LPC822.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "30000000"}}, "STM32F479NG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536854528, 8], [2415919104, 65536]], "algorithm": {"CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F469xx_479xx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F469_Quad_SPI.FLM": {"default": "1", "ramsize": null, "size": "0x02000000", "ramstart": null, "start": "0x90000000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F479xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F46_79x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "HT32F52230_28SSOP": {"core": "Cortex-M0+", "vendor": "Holtek:106", "sectors": [[0, 512], [535822336, 512]], "algorithm": {"ARM/Flash/HT32F.FLM": {"default": "1", "ramsize": null, "size": "0x100000", "ramstart": null, "start": "0x00000000"}, "ARM/Flash/HT32F_OPT.FLM": {"default": "1", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x1FF00000"}}, "debug-interface": [], "pack_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.1.0.15.pack", "compile": {"header": "ARM/INC/Holtek/HT32F5xxxx/ht32f5xxxx_01.h", "define": "USE_HT32F52220_30"}, "pdsc_file": "http://mcu.holtek.com.tw/pack/Holtek.HT32_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x7C00"}}, "debug": "SVD/HT32F52220_30.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "40000000"}}, "STM32F439VG": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134217728, 16384], [134283264, 65536], [134283264, 65536], [134348800, 131072], [134348800, 131072], [134742016, 16384], [134807552, 65536], [134873088, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F4xx_1024dual.FLM": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}, "CMSIS/Flash/STM32F4xx_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F439xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00100000"}}, "debug": "CMSIS/SVD/STM32F439x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "MAX32621": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32620.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32620.flash": {"default": "0", "ramsize": "0x00020000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.1.0.2.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32620/Include/max32620.h"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32620/max32620.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32620": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32620.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32620.flash": {"default": "0", "ramsize": "0x00020000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.1.0.2.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32620/Include/max32620.h"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32620.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/MAX32620/max32620.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32626": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32625.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32625.flash": {"default": "0", "ramsize": "0x00028000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.1.0.0.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32625/Include/max32625.h", "define": "MAX32626"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MAX32625/max32625.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "MAX32625": {"core": "Cortex-M4", "vendor": "Maxim:23", "sectors": [[0, 8192]], "algorithm": {"Flash/MAX32625.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}, "FlashIAR/FlashMAX32625.flash": {"default": "0", "ramsize": "0x00028000", "size": "0x00080000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.1.0.0.pack", "compile": {"header": "Libraries/Device/Maxim/MAX32625/Include/max32625.h", "define": "MAX32626"}, "pdsc_file": "http://www.mxim.net/microcontroller/pack/Maxim.MAX32625.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00028000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD/MAX32625/max32625.svd", "processor": {"fpu": "FPU", "endianness": "Little-endian", "clock": "96000000"}}, "ATSAML21J17B": {"core": "Cortex-M0+", "vendor": "Microchip:3", "sectors": [[0, 8192], [4194304, 256]], "algorithm": {"Flash/ATSAML21_128.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}, "Flash/ATSAML21_128_EEPROM.FLM": {"default": "1", "ramsize": null, "size": "0x01000", "ramstart": null, "start": "0x00400000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.1.2.1.pack", "compile": {"header": "Device\\SAML21\\Include\\saml21.h", "define": "__SAML21J18B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-L_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x04000"}, "IRAM2": {"start": "0x30000000", "size": "0x02000"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD\\SAML21\\ATSAML21J17B.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LPC1343FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_32.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x8000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IROM1": {"start": "0x00000000", "size": "0x8000"}}, "debug": "SVD/LPC13xx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "XMC1302-Q040x0064": {"core": "Cortex-M0", "vendor": "Infineon:7", "sectors": [[268439552, 4096]], "algorithm": {"Flash/XMC1300_200.FLM": {"default": "1", "ramsize": null, "size": "0x32000", "ramstart": null, "start": "0x10001000"}}, "debug-interface": [], "pack_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.2.8.0.pack", "compile": {"header": "Device/XMC1300_series/Include/XMC1300.h", "define": "XMC1302_Q040x0200"}, "pdsc_file": "http://dave.infineon.com/Libraries/CMSIS_PACK/Infineon.XMC1000_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3FFC"}, "IROM1": {"start": "0x10001000", "size": "0x10000"}}, "debug": "SVD/XMC1300.svd", "processor": {"fpu": "NO_FPU", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156JA": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x20000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EFM32GG280F1024": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32GG.FLM": {"default": "1", "ramsize": "0x8000", "size": "0x00100000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG/Include/em_device.h", "define": "EFM32GG280F512"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00020000"}, "IROM1": {"start": "0x00000000", "size": "0x00100000"}}, "debug": "SVD/EFM32GG/EFM32GG280F1024.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "STM32F437AI": {"core": "Cortex-M4", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 16384], [134283264, 65536], [134348800, 131072], [135266304, 16384], [135331840, 65536], [135397376, 131072], [536836096, 528], [536854528, 8]], "algorithm": {"CMSIS/Flash/STM32F4xx_2048.FLM": {"default": "1", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32F4xx_OTP.FLM": {"default": "0", "ramsize": null, "size": "0x00000210", "ramstart": null, "start": "0x1FFF7800"}, "CMSIS/Flash/STM32F42xxx_43xxx_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000008", "ramstart": null, "start": "0x1FFFC000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.2.13.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h", "define": "STM32F437xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32F4xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00030000"}, "IRAM2": {"start": "0x10000000", "size": "0x00010000"}, "IROM1": {"start": "0x08000000", "size": "0x00200000"}}, "debug": "CMSIS/SVD/STM32F437x.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "180000000"}}, "ISD9341": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x4000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "EZR32LG230F256R63": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R63.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "TMPM470FYFG": {"core": "Cortex-M4", "vendor": "Toshiba:92", "sectors": [[0, 32768]], "algorithm": {"Flash/TMPM470_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.1.2.0.pack", "compile": {"header": "Device\\Include\\TMPM475.h", "define": "TMPM475FDFG"}, "pdsc_file": "http://www.keil.com/pack/Keil.TMPM4_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IRAM2": {"start": "0x20008000", "size": "0x00000800"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\M470.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "120000000"}}, "NUC100LD1DN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100DN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "ISD9340": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 1024], [1048576, 1024], [3145728, 8]], "algorithm": {"Flash/ISD9100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/ISD9100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x18000", "ramstart": null, "start": "0x00000000"}, "Flash/ISD9100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x3000"}, "IROM1": {"start": "0x00000000", "size": "0x18000"}}, "debug": "SVD\\Nuvoton\\ISD9300_v3.svd", "processor": {"clock": "48000000"}}, "Generic_M051_Series": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 4]], "algorithm": {"Flash/M051_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/M0516_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}, "Flash/M051_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC472\\Include\\NUC472_442.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\M051AN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "STM32L083V8": {"core": "Cortex-M0+", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 128], [134745088, 3072]], "algorithm": {"CMSIS/Flash/STM32L0xx_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x08000000"}, "CMSIS/Flash/STM32L07x_64_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00000800", "ramstart": null, "start": "0x08080C00"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.2.0.0.pack", "compile": {"header": "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h", "define": "STM32L083xx"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L0xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00050000"}, "IROM1": {"start": "0x08000000", "size": "0x00010000"}}, "debug": "CMSIS/SVD/STM32L07x.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "TM4C123FE6PM": {"core": "Cortex-M4", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/TM4C123_128.FLM": {"default": "1", "ramsize": null, "size": "0x020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.TM4C_DFP.1.1.0.pack", "compile": {"header": "Device/Include/TM4C123/TM4C123.h", "define": "TM4C123GH6ZXR"}, "pdsc_file": "http://www.keil.com/pack/Keil.TM4C_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x008000"}, "IROM1": {"start": "0x00000000", "size": "0x020000"}}, "debug": "SVD/TM4C123/TM4C123FE6PM.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "80000000"}}, "EZR32LG230F256R61": {"core": "Cortex-M3", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32LG.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32LG/Include/em_device.h", "define": "EZR32LG230F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32LG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD/EZR32LG/EZR32LG230F256R61.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "48000000"}}, "LM3S6938": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00010000"}, "IROM1": {"start": "0x00000000", "size": "0x00040000"}}, "debug": "SVD\\lm3s6938.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "50000000"}}, "HC32L150J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L150JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "EZR32WG330F128R63": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 2048]], "algorithm": {"Flash/FlashEFM32.flash": {"default": "0", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}, "Flash/EFM32WG.FLM": {"default": "1", "ramsize": null, "size": "0x00020000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EZR32WG/Include/em_device.h", "define": "EZR32WG330F64R69"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EZR32WG_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00020000"}}, "debug": "SVD/EZR32WG/EZR32WG330F128R63.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "48000000"}}, "STM32L151ZC": {"core": "Cortex-M3", "vendor": "STMicroelectronics:13", "sectors": [[134217728, 256], [134742016, 256], [536346624, 24]], "algorithm": {"Flash/STM32L1xx_256_EEPROM.FLM": {"default": "0", "ramsize": null, "size": "0x00002000", "ramstart": null, "start": "0x08080000"}, "Flash/STM32L1xx_256_OPT.FLM": {"default": "0", "ramsize": null, "size": "0x00000018", "ramstart": null, "start": "0x1FF80000"}, "Flash/STM32L1xx_256.FLM": {"default": "1", "ramsize": null, "size": "0x00040000", "ramstart": null, "start": "0x08000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.1.2.0.pack", "compile": {"header": "Device/Include/stm32l1xx.h", "define": "STM32L151xE"}, "pdsc_file": "http://www.keil.com/pack/Keil.STM32L1xx_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x08000000", "size": "0x00040000"}}, "debug": "SVD/STM32L15xC.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "HC32L156J8": {"core": "Cortex-M0+", "vendor": "HDSC:145", "sectors": [[0, 512]], "algorithm": {"Flash/HC32L15.FLM": {"default": "1", "ramsize": null, "size": "0x20000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.1.0.1.pack", "compile": {"header": "Device/Include/hc32l15.h", "define": "__HC32L1567X__"}, "pdsc_file": "https://raw.githubusercontent.com/hdscmcu/pack/master/HDSC.HC32L15.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/HC32L156JX.SFR", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "32000000"}}, "LPC1317FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "LM3S1H11": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h11.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "LM3S1H16": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_512.FLM": {"default": "1", "ramsize": null, "size": "0x00080000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s1z16.h", "define": "LM3S1Z16"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x0000C000"}, "IROM1": {"start": "0x00000000", "size": "0x00080000"}}, "debug": "SVD\\lm3s1h16.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "80000000"}}, "ATSAMV70N20": {"core": "Cortex-M7", "vendor": "Microchip:3", "sectors": [[4194304, 8192], [536870896, 16]], "algorithm": {"samv70/keil/flash/ATSAMV7x_1024.FLM": {"default": "1", "ramsize": null, "size": "0x00100000", "ramstart": null, "start": "0x00400000"}, "samv70/keil/flash/ATSAMV7x_GPNVM.FLM": {"default": "0", "ramsize": null, "size": "0x00000010", "ramstart": null, "start": "0x1FFFFFF0"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.2.4.1.pack", "compile": {"header": "samv70b/include/sam.h", "define": "__SAMV70J20B__"}, "pdsc_file": "http://www.keil.com/pack/Keil.SAM-V_DFP.pdsc", "memory": {"IROM2": {"start": "0x00800000", "size": "0x00004000"}, "IRAM1": {"start": "0x20400000", "size": "0x00060000"}, "IROM1": {"start": "0x00400000", "size": "0x00100000"}}, "debug": "samv70/svd/ATSAMV70N20.svd", "processor": {"fpu": "DP_FPU", "endianness": "Little-endian"}}, "LPC1347FBD48": {"core": "Cortex-M3", "vendor": "NXP:11", "sectors": [[0, 4096]], "algorithm": {"Flash/LPC1xxx_64.FLM": {"default": "1", "ramsize": "0x0FE0", "size": "0x10000", "ramstart": "0x10000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.1.1.0.pack", "compile": {"header": "Device/Include/LPC13Uxx/LPC13Uxx.h"}, "pdsc_file": "http://www.keil.com/pack/Keil.LPC1300_DFP.pdsc", "memory": {"IRAM1": {"start": "0x10000000", "size": "0x2000"}, "IRAM2": {"start": "0x20000000", "size": "0x0800"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD/LPC13Uxx.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "72000000"}}, "EFM32GG11B420F2048IQ64": {"core": "Cortex-M4", "vendor": "Silicon Labs:21", "sectors": [[0, 4096]], "algorithm": {"Flash/FlashGECKOG1.flash": {"default": "0", "ramsize": null, "size": "0x00200000", "ramstart": null, "start": "0x00000000"}, "Flash/GECKOG1.FLM": {"default": "1", "ramsize": "0x4000", "size": "0x00200000", "ramstart": "0x20000000", "start": "0x00000000"}}, "debug-interface": [], "pack_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.5.5.0.pack", "compile": {"header": "Device/SiliconLabs/EFM32GG11B/Include/em_device.h", "define": "EFM32GG11B420F2048IQ64"}, "pdsc_file": "https://www.silabs.com/documents/public/cmsis-packs/SiliconLabs.EFM32GG11B_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00080000"}, "IROM1": {"start": "0x00000000", "size": "0x00200000"}}, "debug": "SVD/EFM32GG11B/EFM32GG11B420F2048IQ64.svd", "processor": {"fpu": "1", "endianness": "Little-endian", "clock": "50000000"}}, "LM3S2410": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_128.FLM": {"default": "1", "ramsize": null, "size": "0x00018000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s2u93.h", "define": "LM3S2U93"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00008000"}, "IROM1": {"start": "0x00000000", "size": "0x00018000"}}, "debug": "SVD\\lm3s2410.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "NUC100RD1BN": {"core": "Cortex-M0", "vendor": "Nuvoton:18", "sectors": [[0, 512], [1048576, 512], [3145728, 8]], "algorithm": {"Flash/NUC100_CFG.FLM": {"default": "0", "ramsize": null, "size": "0x00000004", "ramstart": null, "start": "0x00300000"}, "Flash/NUC100_LD_4.FLM": {"default": "0", "ramsize": null, "size": "0x1000", "ramstart": null, "start": "0x00100000"}, "Flash/NUC100_AP_64.FLM": {"default": "1", "ramsize": null, "size": "0x10000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.1.2.1.pack", "compile": {"header": "Device\\NUC100\\Include\\NUC100Series.h"}, "pdsc_file": "http://www.nuvoton.com/hq/enu/Documents/KEILSoftwarePack/Nuvoton.NuMicro_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x1000"}, "IROM1": {"start": "0x00000000", "size": "0x10000"}}, "debug": "SVD\\Nuvoton\\NUC100BN_v1.svd", "processor": {"fpu": "FPU", "endianness": "Configurable", "clock": "50000000"}}, "LM3S6110": {"core": "Cortex-M3", "vendor": "Texas Instruments:16", "sectors": [[0, 1024]], "algorithm": {"Flash/LM3S_64.FLM": {"default": "1", "ramsize": null, "size": "0x00010000", "ramstart": null, "start": "0x00000000"}}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.LM3S_DFP.1.1.0.pack", "compile": {"header": "Device\\Include\\lm3s6965.h", "define": "LM3S6965"}, "pdsc_file": "http://www.keil.com/pack/Keil.LM3S_DFP.pdsc", "memory": {"IRAM1": {"start": "0x20000000", "size": "0x00004000"}, "IROM1": {"start": "0x00000000", "size": "0x00010000"}}, "debug": "SVD\\lm3s6110.svd", "processor": {"fpu": "0", "endianness": "Little-endian", "clock": "25000000"}}, "R7S72103": {"core": "Cortex-A9", "vendor": "Renesas:117", "sectors": [[0, 4096]], "algorithm": {}, "debug-interface": [], "pack_file": "http://www.keil.com/pack/Keil.RZ_DFP.1.1.0.pack", "compile": {"header": "Device/Include/RZ_A1LU.h", "define": "RZ_A1LU"}, "pdsc_file": "http://www.keil.com/pack/Keil.RZ_DFP.pdsc", "memory": {"PROGRAM_FLASH": {"start": "0x18000000", "size": "0x800000"}}, "processor": {"fpu": "DP_FPU"}}} \ No newline at end of file From b68e18cdb4207e9d011d46482af239588596a90d Mon Sep 17 00:00:00 2001 From: Vincent Coubard Date: Fri, 22 Jun 2018 09:35:34 +0100 Subject: [PATCH 91/95] Nordi BLE: Fix formatting --- .../TARGET_NRF51/source/nRF5xGap.cpp | 1 - .../TARGET_NRF52/source/nRF5xGap.cpp | 27 +++++++++---------- 2 files changed, 13 insertions(+), 15 deletions(-) diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.cpp b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.cpp index 717e38da39d..e441fd4717a 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.cpp +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xGap.cpp @@ -1389,7 +1389,6 @@ ble_error_t nRF5xGap::get_role(ble::connection_handle_t connection, Role_t& role if (c.is_allocated && c.connection == connection) { role = c.is_peripheral ? PERIPHERAL : CENTRAL; return BLE_ERROR_NONE; - } } diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.cpp b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.cpp index 1e96afa68be..3a772b26679 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.cpp +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xGap.cpp @@ -244,7 +244,7 @@ ble_error_t nRF5xGap::startAdvertising(const GapAdvertisingParams ¶ms) { uint32_t err; ble_gap_adv_params_t adv_para = {0}; - + /* Make sure we support the advertising type */ if (params.getAdvertisingType() == GapAdvertisingParams::ADV_CONNECTABLE_DIRECTED) { /* ToDo: This requires a propery security implementation, etc. */ @@ -296,7 +296,7 @@ ble_error_t nRF5xGap::startAdvertising(const GapAdvertisingParams ¶ms) return error; } } - + if (_privacy_enabled) { if (_peripheral_privacy_configuration.resolution_strategy != PeripheralPrivacyConfiguration_t::DO_NOT_RESOLVE) { ArrayView entries = get_sm().get_resolving_list(); @@ -336,7 +336,7 @@ ble_error_t nRF5xGap::startAdvertising(const GapAdvertisingParams ¶ms) } #endif /* For NRF_SD_BLE_API_VERSION >= 3 nRF5xGap::setWhitelist setups the whitelist. */ - + /* Start Advertising */ @@ -345,7 +345,7 @@ ble_error_t nRF5xGap::startAdvertising(const GapAdvertisingParams ¶ms) adv_para.fp = advertisingPolicyMode; adv_para.interval = params.getIntervalInADVUnits(); // advertising interval (in units of 0.625 ms) adv_para.timeout = params.getTimeout(); - + #if (NRF_SD_BLE_API_VERSION >= 5) err = sd_ble_gap_adv_start(&adv_para, NRF_CONNECTION_TAG); #else @@ -365,9 +365,9 @@ ble_error_t nRF5xGap::startAdvertising(const GapAdvertisingParams ¶ms) #if !defined(TARGET_MCU_NRF51_16K_S110) && !defined(TARGET_MCU_NRF51_32K_S110) ble_error_t nRF5xGap::startRadioScan(const GapScanningParams &scanningParams) { - + ble_gap_scan_params_t scanParams; - + #if (NRF_SD_BLE_API_VERSION <= 2) /* Allocate the stack's whitelist statically */ ble_gap_whitelist_t whitelist; @@ -386,17 +386,17 @@ ble_error_t nRF5xGap::startRadioScan(const GapScanningParams &scanningParams) return error; } } - + // FIXME: fill the irk list once addresses are resolved by the softdevice. scanParams.selective = scanningPolicyMode; /**< If 1, ignore unknown devices (non whitelisted). */ scanParams.p_whitelist = &whitelist; /**< Pointer to whitelist, NULL if none is given. */ #else /* For NRF_SD_BLE_API_VERSION >= 3 nRF5xGap::setWhitelist setups the whitelist. */ - + scanParams.use_whitelist = scanningPolicyMode; scanParams.adv_dir_report = 0; #endif - + scanParams.active = scanningParams.getActiveScanning(); /**< If 1, perform active scanning (scan requests). */ scanParams.interval = scanningParams.getInterval(); /**< Scan interval between 0x0004 and 0x4000 in 0.625ms units (2.5ms to 10.24s). */ @@ -545,7 +545,7 @@ ble_error_t nRF5xGap::connect( } ble_gap_scan_params_t scanParams ={0}; - + #if (NRF_SD_BLE_API_VERSION <= 2) /* Allocate the stack's whitelist statically */ ble_gap_whitelist_t whitelist; @@ -564,7 +564,7 @@ ble_error_t nRF5xGap::connect( return error; } } - + scanParams.selective = scanningPolicyMode; /**< If 1, ignore unknown devices (non whitelisted). */ scanParams.p_whitelist = &whitelist; /**< Pointer to whitelist, NULL if none is given. */ if (_privacy_enabled) { @@ -597,7 +597,7 @@ ble_error_t nRF5xGap::connect( } #else /* For NRF_SD_BLE_API_VERSION >= 3 nRF5xGap::setWhitelist setups the whitelist. */ - + scanParams.use_whitelist = (whitelistAddressesSize) ? 1 : 0; if (_privacy_enabled) { @@ -797,7 +797,7 @@ ble_error_t nRF5xGap::setAddress(LegacyAddressType_t type, const Address_t addre if (_privacy_enabled) { return BLE_ERROR_INVALID_STATE; } - + ble_gap_addr_t dev_addr; memcpy(dev_addr.addr, address, ADDR_LEN); if (type == LegacyAddressType::PUBLIC) { @@ -1472,7 +1472,6 @@ ble_error_t nRF5xGap::get_role(ble::connection_handle_t connection, Role_t& role if (c.is_allocated && c.connection == connection) { role = c.is_peripheral ? PERIPHERAL : CENTRAL; return BLE_ERROR_NONE; - } } From 4b8fb0be7824362d4fdb4802c62f65fc2ccdcbea Mon Sep 17 00:00:00 2001 From: Vincent Coubard Date: Fri, 22 Jun 2018 09:36:06 +0100 Subject: [PATCH 92/95] Nordic BLE: Fix return value verification --- .../TARGET_NRF51/source/nRF5xPalSecurityManager.cpp | 2 +- .../TARGET_NRF52/source/nRF5xPalSecurityManager.cpp | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp index 9a4a15fac83..e797b85223f 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF51/source/nRF5xPalSecurityManager.cpp @@ -354,7 +354,7 @@ ble_error_t nRF5xSecurityManager::cancel_pairing( // a pairing feature exchange from a central. if (!pairing_cb) { ::Gap::Role_t current_role; - if (!nRF5xn::Instance().getGap().get_role(connection, current_role)) { + if (nRF5xn::Instance().getGap().get_role(connection, current_role) != BLE_ERROR_NONE) { return BLE_ERROR_INVALID_PARAM; } diff --git a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp index 7894b367c74..49ea2de83d7 100644 --- a/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp +++ b/features/FEATURE_BLE/targets/TARGET_NORDIC/TARGET_NRF52/source/nRF5xPalSecurityManager.cpp @@ -331,7 +331,7 @@ ble_error_t nRF5xSecurityManager::cancel_pairing( // a pairing feature exchange from a central. if (!pairing_cb) { ::Gap::Role_t current_role; - if (!nRF5xn::Instance().getGap().get_role(connection, current_role)) { + if (nRF5xn::Instance().getGap().get_role(connection, current_role) != BLE_ERROR_NONE) { return BLE_ERROR_INVALID_PARAM; } From 36ad12c403274ecd08396b2425c0fc6d41457340 Mon Sep 17 00:00:00 2001 From: TomoYamanaka Date: Mon, 25 Jun 2018 15:44:01 +0900 Subject: [PATCH 93/95] Modify RAM size definition of ARMCC for GR-LYCHEE I modified RAM size of ARMCC compiler for GR-LYCHEE. In case of GR-LYCHEE, RAM size is 3M Byte(including Non-Cache area), but there was a typo at MACRO definition. --- .../TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/mem_RZ_A1LU.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/mem_RZ_A1LU.h b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/mem_RZ_A1LU.h index 6414d9e7736..d10ed67fc2e 100644 --- a/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/mem_RZ_A1LU.h +++ b/targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/mem_RZ_A1LU.h @@ -46,7 +46,7 @@ /*--------------------- RAM Configuration ----------------------------------- *----------------------------------------------------------------------------*/ #define __RAM_BASE 0x20000000 -#define __RAM_SIZE 0x00200000 +#define __RAM_SIZE 0x00300000 #define __NC_RAM_SIZE 0x00100000 #define __NM_RAM_SIZE (__RAM_SIZE - __NC_RAM_SIZE) #define __DATA_NC_BASE (__RAM_BASE + __NM_RAM_SIZE + 0x40000000) From e95b2f099365e3836baf5d3c08407da2105aa870 Mon Sep 17 00:00:00 2001 From: Jenny Plunkett Date: Mon, 25 Jun 2018 16:29:59 -0500 Subject: [PATCH 94/95] Adding UART device peripherals --- .../TARGET_CC3220SF/device/CC3220SF.h | 126 ++++++++++++++++-- .../TARGET_CC3220SF/serial_api.c | 11 +- 2 files changed, 127 insertions(+), 10 deletions(-) diff --git a/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/device/CC3220SF.h b/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/device/CC3220SF.h index 5f63cb6cdd0..ba0270a387f 100644 --- a/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/device/CC3220SF.h +++ b/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/device/CC3220SF.h @@ -52,10 +52,40 @@ typedef enum IRQn SysTick_IRQn = -1, /*!< -1 System Tick Timer */ /* =========================================== CC3220SF Specific Interrupt Numbers ========================================= */ -/* ToDo: add here your device specific external interrupt numbers - according the interrupt handlers defined in startup_Device.s - eg.: Interrupt for Timer#1 TIM1_IRQHandler -> TIM1_IRQn */ - //_IRQn = 0, /*!< Device Interrupt */ + INT_GPIOA0 = 16, // GPIO Port S0 + INT_GPIOA1 = 17, // GPIO Port S1 + INT_GPIOA2 = 18, // GPIO Port S2 + INT_GPIOA3 = 19, // GPIO Port S3 + INT_UARTA0 = 21, // UART0 Rx and Tx + INT_UARTA1 = 22, // UART1 Rx and Tx + INT_I2CA0 = 24, // I2C controller + INT_ADCCH0 = 30, // ADC Sequence 0 + INT_ADCCH1 = 31, // ADC Sequence 1 + INT_ADCCH2 = 32, // ADC Sequence 2 + INT_ADCCH3 = 33, // ADC Sequence 3 + INT_WDT = 34, // Watchdog Timer0 + INT_TIMERA0A = 35, // Timer 0 subtimer A + INT_TIMERA0B = 36, // Timer 0 subtimer B + INT_TIMERA1A = 37, // Timer 1 subtimer A + INT_TIMERA1B = 38, // Timer 1 subtimer B + INT_TIMERA2A = 39, // Timer 2 subtimer A + INT_TIMERA2B = 40, // Timer 2 subtimer B + INT_FLASH = 45, // FLASH Control + INT_TIMERA3A = 51, // Timer 3 subtimer A + INT_TIMERA3B = 52, // Timer 3 subtimer B + INT_UDMA = 62, // uDMA controller + INT_UDMAERR = 63, // uDMA Error + INT_SHA = 164, // SHA + INT_AES = 167, // AES + INT_DES = 169, // DES + INT_MMCHS = 175, // SDIO + INT_I2S = 177, // McAPS + INT_CAMERA = 179, // Camera + INT_NWPIC = 187, // Interprocessor communication + INT_PRCM = 188, // Power, Reset and Clock Module + INT_SSPI = 191, // Shared SPI + INT_GSPI = 192, // Generic SPI + INT_LSPI = 193, // Link SPI } IRQn_Type; @@ -162,20 +192,100 @@ typedef struct #warning Not supported compiler type #endif +/** + * @brief UART + */ +typedef struct +{ + __IO uint32_t DR; /*!< Data, Address offset : 0x00 */ + union { + __I uint32_t RSR; /*!< Receive Status, Address offset : 0x04 */ + __O uint32_t ECR; /*!< Error Clear, Address offset : 0x04 */ + } STATUS; + __IO uint32_t FR; /*!< Flags, Address offset : 0x18 */ + __IO uint32_t ILPR; /*!< IrDA Low-power Counter, Address offset : 0x20 */ + __IO uint32_t IBRD; /*!< Integer Baud Rate, Address offset : 0x24 */ + __IO uint32_t FBRD; /*!< Fractional Baud Rate, Address offset : 0x28 */ + __IO uint32_t LCRH; /*!< Line Control, Address offset : 0x2C */ + __IO uint32_t CTL; /*!< Control, Address offset : 0x30 */ + __IO uint32_t IFLS; /*!< Interrupt FIFO Level Select, Address offset : 0x34 */ + __IO uint32_t IM; /*!< Interrupt Mask Set / Clear, Address offset : 0x38 */ + __IO uint32_t RIS; /*!< Raw Interrupt Status , Address offset : 0x3C */ + __IO uint32_t MIS; /*!< Masked Interrupt Status , Address offset : 0x40 */ + __O uint32_t ICR; /*!< Interrupt Clear, Address offset : 0x44 */ + __IO uint32_t DMACTL; /*!< DMA Control, Address offset : 0x48 */ + __IO uint32_t LCTL; /*!< Address offset : 0x90 */ + __IO uint32_t LSS; /*!< Address offset : 0x94 */ + __IO uint32_t LTIM; /*!< Address offset : 0x98 */ + __IO uint32_t 9BITADDR; /*!< Address offset : 0xA4 */ + __IO uint32_t 9BITMASK; /*!< Address offset : 0xA8 */ + __IO uint32_t PP; /*!< Address offset : 0xFC0 */ + __IO uint32_t CC; /*!< Address offset : 0xFC8 */ +} UART_TypeDef; + +/** + * @brief Simple UART + */ +typedef struct +{ + __IO uint32_t DATA; /*!< Offset: 0x000 Data Register (R/W) */ + __IO uint32_t STATE; /*!< Offset: 0x004 Status Register (R/W) */ + __IO uint32_t CTRL; /*!< Offset: 0x008 Control Register (R/W) */ + union { + __I uint32_t STATUS; /*!< Offset: 0x00C Interrupt Status Register (R/ ) */ + __O uint32_t CLEAR; /*!< Offset: 0x00C Interrupt Clear Register ( /W) */ + }INT; + __IO uint32_t BAUDDIV; /*!< Offset: 0x010 Baudrate Divider Register (R/W) */ + +} S_UART_TypeDef; /* =========================================================================================================================== */ /* ================ Device Specific Peripheral Address Map ================ */ /* =========================================================================================================================== */ -/* ToDo: add here your device peripherals base addresses - following is an example for timer */ -/** @addtogroup Device_Peripheral_peripheralAddr +/** @addtogroup Peripheral_memory_map * @{ */ /* Peripheral and SRAM base address */ -// TODO +#define FLASH_BASE 0x01000000 +#define SRAM_BASE 0x20000000 +#define WDT_BASE 0x40000000 +#define GPIOA0_BASE 0x40004000 +#define GPIOA1_BASE 0x40005000 +#define GPIOA2_BASE 0x40006000 +#define GPIOA3_BASE 0x40007000 +#define GPIOA4_BASE 0x40024000 +#define UARTA0_BASE 0x4000C000 +#define UARTA1_BASE 0x4000D000 +#define I2CA0_BASE 0x40020000 +#define TIMERA0_BASE 0x40030000 +#define TIMERA1_BASE 0x40031000 +#define TIMERA2_BASE 0x40032000 +#define TIMERA3_BASE 0x40033000 +#define STACKDIE_CTRL_BASE 0x400F5000 +#define COMMON_REG_BASE 0x400F7000 +#define FLASH_CONTROL_BASE 0x400FD000 +#define SYSTEM_CONTROL_BASE 0x400FE000 +#define UDMA_BASE 0x400FF000 +#define SDHOST_BASE 0x44010000 +#define CAMERA_BASE 0x44018000 +#define I2S_BASE 0x4401C000 +#define SSPI_BASE 0x44020000 +#define GSPI_BASE 0x44021000 +#define LSPI_BASE 0x44022000 +#define ARCM_BASE 0x44025000 +#define APPS_CONFIG_BASE 0x44026000 +#define GPRCM_BASE 0x4402D000 +#define OCP_SHARED_BASE 0x4402E000 +#define ADC_BASE 0x4402E800 +#define HIB1P2_BASE 0x4402F000 +#define HIB3P3_BASE 0x4402F800 +#define DTHE_BASE 0x44030000 +#define SHAMD5_BASE 0x44035000 +#define AES_BASE 0x44037000 +#define DES_BASE 0x44039000 /* Peripheral memory map */ // TODO diff --git a/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/serial_api.c b/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/serial_api.c index a59d918ab18..5ab833d3138 100644 --- a/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/serial_api.c +++ b/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/serial_api.c @@ -26,13 +26,20 @@ #include "mbed_error.h" #include "gpio_api.h" +#include +#include +#include +#include +#include +#include +#include +#include + /****************************************************************************** * INITIALIZATION ******************************************************************************/ #define UART_NUM 2 -// http://dev.ti.com/tirex/content/simplelink_cc32xx_sdk_1_40_00_03/docs/tidrivers/doxygen/html/_u_a_r_t_c_c32_x_x_8h.html - static const PinMap PinMap_UART_TX[] = { {PIN_01, UART_1, 0}, {PIN_03, UART_0, 0}, From 420bec95987ee08c2c488b7040bacfee26929787 Mon Sep 17 00:00:00 2001 From: Jenny Plunkett Date: Mon, 25 Jun 2018 16:46:58 -0500 Subject: [PATCH 95/95] Updated UART peripherals --- .../TARGET_CC3220SF/device/CC3220SF.h | 502 +++++++++++++++--- 1 file changed, 420 insertions(+), 82 deletions(-) diff --git a/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/device/CC3220SF.h b/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/device/CC3220SF.h index ba0270a387f..b3e64ba934c 100644 --- a/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/device/CC3220SF.h +++ b/targets/TARGET_TI/TARGET_CC32XX/TARGET_CC3220SF/device/CC3220SF.h @@ -85,7 +85,7 @@ typedef enum IRQn INT_PRCM = 188, // Power, Reset and Clock Module INT_SSPI = 191, // Shared SPI INT_GSPI = 192, // Generic SPI - INT_LSPI = 193, // Link SPI + INT_LSPI = 193 // Link SPI } IRQn_Type; @@ -141,57 +141,10 @@ typedef enum IRQn /* ================ Device Specific Peripheral Section ================ */ /* =========================================================================================================================== */ - -/** @addtogroup Device_Peripheral_peripherals - * @{ - */ - -/* ToDo: add here your device specific peripheral access structure typedefs - following is an example for a timer */ - /* =========================================================================================================================== */ -/* ================ TMR ================ */ +/* ================ UART ================ */ /* =========================================================================================================================== */ - -/** - * @brief Timer (TMR) - */ - -typedef struct -{ /*!< (@ 0x40000000) TIM Structure */ - __IOM uint32_t TimerLoad; /*!< (@ 0x00000004) Timer Load */ - __IM uint32_t TimerValue; /*!< (@ 0x00000008) Timer Counter Current Value */ - __IOM uint32_t TimerControl; /*!< (@ 0x0000000C) Timer Control */ - __OM uint32_t TimerIntClr; /*!< (@ 0x00000010) Timer Interrupt Clear */ - __IM uint32_t TimerRIS; /*!< (@ 0x00000014) Timer Raw Interrupt Status */ - __IM uint32_t TimerMIS; /*!< (@ 0x00000018) Timer Masked Interrupt Status */ - __IM uint32_t RESERVED[1]; - __IOM uint32_t TimerBGLoad; /*!< (@ 0x00000020) Background Load Register */ -} CC3220SF_TMR_TypeDef; - -/*@}*/ /* end of group CC3220SF_Peripherals */ - - -/* ========================================= End of section using anonymous unions ========================================= */ -#if defined (__CC_ARM) - #pragma pop -#elif defined (__ICCARM__) - /* leave anonymous unions enabled */ -#elif (__ARMCC_VERSION >= 6010050) - #pragma clang diagnostic pop -#elif defined (__GNUC__) - /* anonymous unions are enabled by default */ -#elif defined (__TMS470__) - /* anonymous unions are enabled by default */ -#elif defined (__TASKING__) - #pragma warning restore -#elif defined (__CSMC__) - /* anonymous unions are enabled by default */ -#else - #warning Not supported compiler type -#endif - /** * @brief UART */ @@ -214,31 +167,16 @@ typedef struct __IO uint32_t MIS; /*!< Masked Interrupt Status , Address offset : 0x40 */ __O uint32_t ICR; /*!< Interrupt Clear, Address offset : 0x44 */ __IO uint32_t DMACTL; /*!< DMA Control, Address offset : 0x48 */ - __IO uint32_t LCTL; /*!< Address offset : 0x90 */ - __IO uint32_t LSS; /*!< Address offset : 0x94 */ - __IO uint32_t LTIM; /*!< Address offset : 0x98 */ - __IO uint32_t 9BITADDR; /*!< Address offset : 0xA4 */ - __IO uint32_t 9BITMASK; /*!< Address offset : 0xA8 */ - __IO uint32_t PP; /*!< Address offset : 0xFC0 */ - __IO uint32_t CC; /*!< Address offset : 0xFC8 */ + uint32_t RESERVED0[6]; + //__IO uint32_t LCTL; /*!< Address offset : 0x90 */ + //__IO uint32_t LSS; /*!< Address offset : 0x94 */ + //__IO uint32_t LTIM; /*!< Address offset : 0x98 */ + //__IO uint32_t 9BITADDR; /*!< Address offset : 0xA4 */ + //__IO uint32_t 9BITMASK; /*!< Address offset : 0xA8 */ + //__IO uint32_t PP; /*!< Address offset : 0xFC0 */ + //__IO uint32_t CC; /*!< Address offset : 0xFC8 */ } UART_TypeDef; -/** - * @brief Simple UART - */ -typedef struct -{ - __IO uint32_t DATA; /*!< Offset: 0x000 Data Register (R/W) */ - __IO uint32_t STATE; /*!< Offset: 0x004 Status Register (R/W) */ - __IO uint32_t CTRL; /*!< Offset: 0x008 Control Register (R/W) */ - union { - __I uint32_t STATUS; /*!< Offset: 0x00C Interrupt Status Register (R/ ) */ - __O uint32_t CLEAR; /*!< Offset: 0x00C Interrupt Clear Register ( /W) */ - }INT; - __IO uint32_t BAUDDIV; /*!< Offset: 0x010 Baudrate Divider Register (R/W) */ - -} S_UART_TypeDef; - /* =========================================================================================================================== */ /* ================ Device Specific Peripheral Address Map ================ */ /* =========================================================================================================================== */ @@ -287,24 +225,424 @@ typedef struct #define AES_BASE 0x44037000 #define DES_BASE 0x44039000 -/* Peripheral memory map */ -// TODO - -/** @} */ /* End of group Device_Peripheral_peripheralAddr */ - +/** + * @} + */ /* =========================================================================================================================== */ /* ================ Peripheral declaration ================ */ /* =========================================================================================================================== */ - -/* ToDo: add here your device peripherals pointer definitions - following is an example for timer */ -/** @addtogroup Device_Peripheral_declaration +/** @addtogroup Peripheral_declaration * @{ */ -// TODO +/******************************************************************************/ +/* */ +/* UART */ +/* */ +/******************************************************************************/ + +#define UART0 ((UART_TypeDef *) UARTA0_BASE) +#define UART1 ((UART_TypeDef *) UARTA1_BASE) + +//***************************************************************************** +// +// The following are defines for the UART register offsets. +// +//***************************************************************************** +#define UART_O_DR 0x00000000 +#define UART_O_RSR 0x00000004 +#define UART_O_ECR 0x00000004 +#define UART_O_FR 0x00000018 +#define UART_O_ILPR 0x00000020 +#define UART_O_IBRD 0x00000024 +#define UART_O_FBRD 0x00000028 +#define UART_O_LCRH 0x0000002C +#define UART_O_CTL 0x00000030 +#define UART_O_IFLS 0x00000034 +#define UART_O_IM 0x00000038 +#define UART_O_RIS 0x0000003C +#define UART_O_MIS 0x00000040 +#define UART_O_ICR 0x00000044 +#define UART_O_DMACTL 0x00000048 +#define UART_O_LCTL 0x00000090 +#define UART_O_LSS 0x00000094 +#define UART_O_LTIM 0x00000098 +#define UART_O_9BITADDR 0x000000A4 +#define UART_O_9BITAMASK 0x000000A8 +#define UART_O_PP 0x00000FC0 +#define UART_O_CC 0x00000FC8 +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_DR register. +// +//****************************************************************************** +#define UART_DR_OE 0x00000800 // UART Overrun Error +#define UART_DR_BE 0x00000400 // UART Break Error +#define UART_DR_PE 0x00000200 // UART Parity Error +#define UART_DR_FE 0x00000100 // UART Framing Error +#define UART_DR_DATA_M 0x000000FF // Data Transmitted or Received +#define UART_DR_DATA_S 0 +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_RSR register. +// +//****************************************************************************** +#define UART_RSR_OE 0x00000008 // UART Overrun Error +#define UART_RSR_BE 0x00000004 // UART Break Error +#define UART_RSR_PE 0x00000002 // UART Parity Error +#define UART_RSR_FE 0x00000001 // UART Framing Error +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_ECR register. +// +//****************************************************************************** +#define UART_ECR_DATA_M 0x000000FF // Error Clear +#define UART_ECR_DATA_S 0 +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_FR register. +// +//****************************************************************************** +#define UART_FR_RI 0x00000100 // Ring Indicator +#define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty +#define UART_FR_RXFF 0x00000040 // UART Receive FIFO Full +#define UART_FR_TXFF 0x00000020 // UART Transmit FIFO Full +#define UART_FR_RXFE 0x00000010 // UART Receive FIFO Empty +#define UART_FR_BUSY 0x00000008 // UART Busy +#define UART_FR_DCD 0x00000004 // Data Carrier Detect +#define UART_FR_DSR 0x00000002 // Data Set Ready +#define UART_FR_CTS 0x00000001 // Clear To Send +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_ILPR register. +// +//****************************************************************************** +#define UART_ILPR_ILPDVSR_M 0x000000FF // IrDA Low-Power Divisor +#define UART_ILPR_ILPDVSR_S 0 +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_IBRD register. +// +//****************************************************************************** +#define UART_IBRD_DIVINT_M 0x0000FFFF // Integer Baud-Rate Divisor +#define UART_IBRD_DIVINT_S 0 +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_FBRD register. +// +//****************************************************************************** +#define UART_FBRD_DIVFRAC_M 0x0000003F // Fractional Baud-Rate Divisor +#define UART_FBRD_DIVFRAC_S 0 +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_LCRH register. +// +//****************************************************************************** +#define UART_LCRH_SPS 0x00000080 // UART Stick Parity Select +#define UART_LCRH_WLEN_M 0x00000060 // UART Word Length 0x00000000 : + // UART_LCRH_WLEN_5 : 5 bits + // (default) 0x00000020 : + // UART_LCRH_WLEN_6 : 6 bits + // 0x00000040 : UART_LCRH_WLEN_7 : 7 + // bits 0x00000060 : + // UART_LCRH_WLEN_8 : 8 bits +#define UART_LCRH_WLEN_S 5 +#define UART_LCRH_FEN 0x00000010 // UART Enable FIFOs +#define UART_LCRH_STP2 0x00000008 // UART Two Stop Bits Select +#define UART_LCRH_EPS 0x00000004 // UART Even Parity Select +#define UART_LCRH_PEN 0x00000002 // UART Parity Enable +#define UART_LCRH_BRK 0x00000001 // UART Send Break +#define UART_LCRH_WLEN_M 0x00000060 // UART Word Length +#define UART_LCRH_WLEN_5 0x00000000 // 5 bits (default) +#define UART_LCRH_WLEN_6 0x00000020 // 6 bits +#define UART_LCRH_WLEN_7 0x00000040 // 7 bits +#define UART_LCRH_WLEN_8 0x00000060 // 8 bits +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_CTL register. +// +//****************************************************************************** +#define UART_CTL_CTSEN 0x00008000 // Enable Clear To Send +#define UART_CTL_RTSEN 0x00004000 // Enable Request to Send +#define UART_CTL_RI 0x00002000 // Ring Indicator +#define UART_CTL_DCD 0x00001000 // Data Carrier Detect +#define UART_CTL_RTS 0x00000800 // Request to Send +#define UART_CTL_DTR 0x00000400 // Data Terminal Ready +#define UART_CTL_RXE 0x00000200 // UART Receive Enable +#define UART_CTL_TXE 0x00000100 // UART Transmit Enable +#define UART_CTL_LBE 0x00000080 // UART Loop Back Enable +#define UART_CTL_LIN 0x00000040 // LIN Mode Enable +#define UART_CTL_HSE 0x00000020 // High-Speed Enable +#define UART_CTL_EOT 0x00000010 // End of Transmission +#define UART_CTL_SMART 0x00000008 // ISO 7816 Smart Card Support +#define UART_CTL_SIRLP 0x00000004 // UART SIR Low-Power Mode +#define UART_CTL_SIREN 0x00000002 // UART SIR Enable +#define UART_CTL_UARTEN 0x00000001 // UART Enable +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_IFLS register. +// +//****************************************************************************** +#define UART_IFLS_RX_M 0x00000038 // UART Receive Interrupt FIFO + // Level Select +#define UART_IFLS_RX_S 3 +#define UART_IFLS_TX_M 0x00000007 // UART Transmit Interrupt FIFO + // Level Select +#define UART_IFLS_TX_S 0 +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_IM register. +// +//****************************************************************************** +#define UART_IM_DMATXIM 0x00020000 // Transmit DMA Interrupt Mask +#define UART_IM_DMARXIM 0x00010000 // Receive DMA Interrupt Mask +#define UART_IM_LME5IM 0x00008000 // LIN Mode Edge 5 Interrupt Mask +#define UART_IM_LME1IM 0x00004000 // LIN Mode Edge 1 Interrupt Mask +#define UART_IM_LMSBIM 0x00002000 // LIN Mode Sync Break Interrupt + // Mask +#define UART_IM_9BITIM 0x00001000 // 9-Bit Mode Interrupt Mask +#define UART_IM_EOTIM 0x00000800 // End of Transmission Interrupt + // Mask +#define UART_IM_OEIM 0x00000400 // UART Overrun Error Interrupt + // Mask +#define UART_IM_BEIM 0x00000200 // UART Break Error Interrupt Mask +#define UART_IM_PEIM 0x00000100 // UART Parity Error Interrupt Mask +#define UART_IM_FEIM 0x00000080 // UART Framing Error Interrupt + // Mask +#define UART_IM_RTIM 0x00000040 // UART Receive Time-Out Interrupt + // Mask +#define UART_IM_TXIM 0x00000020 // UART Transmit Interrupt Mask +#define UART_IM_RXIM 0x00000010 // UART Receive Interrupt Mask +#define UART_IM_DSRMIM 0x00000008 // UART Data Set Ready Modem + // Interrupt Mask +#define UART_IM_DCDMIM 0x00000004 // UART Data Carrier Detect Modem + // Interrupt Mask +#define UART_IM_CTSMIM 0x00000002 // UART Clear to Send Modem + // Interrupt Mask +#define UART_IM_RIMIM 0x00000001 // UART Ring Indicator Modem + // Interrupt Mask +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_RIS register. +// +//****************************************************************************** +#define UART_RIS_DMATXRIS 0x00020000 // Transmit DMA Raw Interrupt + // Status +#define UART_RIS_DMARXRIS 0x00010000 // Receive DMA Raw Interrupt Status +#define UART_RIS_LME5RIS 0x00008000 // LIN Mode Edge 5 Raw Interrupt + // Status +#define UART_RIS_LME1RIS 0x00004000 // LIN Mode Edge 1 Raw Interrupt + // Status +#define UART_RIS_LMSBRIS 0x00002000 // LIN Mode Sync Break Raw + // Interrupt Status +#define UART_RIS_9BITRIS 0x00001000 // 9-Bit Mode Raw Interrupt Status +#define UART_RIS_EOTRIS 0x00000800 // End of Transmission Raw + // Interrupt Status +#define UART_RIS_OERIS 0x00000400 // UART Overrun Error Raw Interrupt + // Status +#define UART_RIS_BERIS 0x00000200 // UART Break Error Raw Interrupt + // Status +#define UART_RIS_PERIS 0x00000100 // UART Parity Error Raw Interrupt + // Status +#define UART_RIS_FERIS 0x00000080 // UART Framing Error Raw Interrupt + // Status +#define UART_RIS_RTRIS 0x00000040 // UART Receive Time-Out Raw + // Interrupt Status +#define UART_RIS_TXRIS 0x00000020 // UART Transmit Raw Interrupt + // Status +#define UART_RIS_RXRIS 0x00000010 // UART Receive Raw Interrupt + // Status +#define UART_RIS_DSRRIS 0x00000008 // UART Data Set Ready Modem Raw + // Interrupt Status +#define UART_RIS_DCDRIS 0x00000004 // UART Data Carrier Detect Modem + // Raw Interrupt Status +#define UART_RIS_CTSRIS 0x00000002 // UART Clear to Send Modem Raw + // Interrupt Status +#define UART_RIS_RIRIS 0x00000001 // UART Ring Indicator Modem Raw + // Interrupt Status +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_MIS register. +// +//****************************************************************************** +#define UART_MIS_DMATXMIS 0x00020000 // Transmit DMA Masked Interrupt + // Status +#define UART_MIS_DMARXMIS 0x00010000 // Receive DMA Masked Interrupt + // Status +#define UART_MIS_LME5MIS 0x00008000 // LIN Mode Edge 5 Masked Interrupt + // Status +#define UART_MIS_LME1MIS 0x00004000 // LIN Mode Edge 1 Masked Interrupt + // Status +#define UART_MIS_LMSBMIS 0x00002000 // LIN Mode Sync Break Masked + // Interrupt Status +#define UART_MIS_9BITMIS 0x00001000 // 9-Bit Mode Masked Interrupt + // Status +#define UART_MIS_EOTMIS 0x00000800 // End of Transmission Masked + // Interrupt Status +#define UART_MIS_OEMIS 0x00000400 // UART Overrun Error Masked + // Interrupt Status +#define UART_MIS_BEMIS 0x00000200 // UART Break Error Masked + // Interrupt Status +#define UART_MIS_PEMIS 0x00000100 // UART Parity Error Masked + // Interrupt Status +#define UART_MIS_FEMIS 0x00000080 // UART Framing Error Masked + // Interrupt Status +#define UART_MIS_RTMIS 0x00000040 // UART Receive Time-Out Masked + // Interrupt Status +#define UART_MIS_TXMIS 0x00000020 // UART Transmit Masked Interrupt + // Status +#define UART_MIS_RXMIS 0x00000010 // UART Receive Masked Interrupt + // Status +#define UART_MIS_DSRMIS 0x00000008 // UART Data Set Ready Modem Masked + // Interrupt Status +#define UART_MIS_DCDMIS 0x00000004 // UART Data Carrier Detect Modem + // Masked Interrupt Status +#define UART_MIS_CTSMIS 0x00000002 // UART Clear to Send Modem Masked + // Interrupt Status +#define UART_MIS_RIMIS 0x00000001 // UART Ring Indicator Modem Masked + // Interrupt Status +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_ICR register. +// +//****************************************************************************** +#define UART_ICR_DMATXIC 0x00020000 // Transmit DMA Interrupt Clear +#define UART_ICR_DMARXIC 0x00010000 // Receive DMA Interrupt Clear +#define UART_ICR_LME5MIC 0x00008000 // LIN Mode Edge 5 Interrupt Clear +#define UART_ICR_LME1MIC 0x00004000 // LIN Mode Edge 1 Interrupt Clear +#define UART_ICR_LMSBMIC 0x00002000 // LIN Mode Sync Break Interrupt + // Clear +#define UART_ICR_9BITIC 0x00001000 // 9-Bit Mode Interrupt Clear +#define UART_ICR_EOTIC 0x00000800 // End of Transmission Interrupt + // Clear +#define UART_ICR_OEIC 0x00000400 // Overrun Error Interrupt Clear +#define UART_ICR_BEIC 0x00000200 // Break Error Interrupt Clear +#define UART_ICR_PEIC 0x00000100 // Parity Error Interrupt Clear +#define UART_ICR_FEIC 0x00000080 // Framing Error Interrupt Clear +#define UART_ICR_RTIC 0x00000040 // Receive Time-Out Interrupt Clear +#define UART_ICR_TXIC 0x00000020 // Transmit Interrupt Clear +#define UART_ICR_RXIC 0x00000010 // Receive Interrupt Clear +#define UART_ICR_DSRMIC 0x00000008 // UART Data Set Ready Modem + // Interrupt Clear +#define UART_ICR_DCDMIC 0x00000004 // UART Data Carrier Detect Modem + // Interrupt Clear +#define UART_ICR_CTSMIC 0x00000002 // UART Clear to Send Modem + // Interrupt Clear +#define UART_ICR_RIMIC 0x00000001 // UART Ring Indicator Modem + // Interrupt Clear +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_DMACTL register. +// +//****************************************************************************** +#define UART_DMACTL_DMAERR 0x00000004 // DMA on Error +#define UART_DMACTL_TXDMAE 0x00000002 // Transmit DMA Enable +#define UART_DMACTL_RXDMAE 0x00000001 // Receive DMA Enable +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_LCTL register. +// +//****************************************************************************** +#define UART_LCTL_BLEN_M 0x00000030 // Sync Break Length 0x00000000 : + // UART_LCTL_BLEN_13T : Sync break + // length is 13T bits (default) + // 0x00000010 : UART_LCTL_BLEN_14T : + // Sync break length is 14T bits + // 0x00000020 : UART_LCTL_BLEN_15T : + // Sync break length is 15T bits + // 0x00000030 : UART_LCTL_BLEN_16T : + // Sync break length is 16T bits +#define UART_LCTL_BLEN_S 4 +#define UART_LCTL_MASTER 0x00000001 // LIN Master Enable +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_LSS register. +// +//****************************************************************************** +#define UART_LSS_TSS_M 0x0000FFFF // Timer Snap Shot +#define UART_LSS_TSS_S 0 +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_LTIM register. +// +//****************************************************************************** +#define UART_LTIM_TIMER_M 0x0000FFFF // Timer Value +#define UART_LTIM_TIMER_S 0 +//****************************************************************************** +// +// The following are defines for the bit fields in the +// UART_O_9BITADDR register. +// +//****************************************************************************** +#define UART_9BITADDR_9BITEN \ + 0x00008000 // Enable 9-Bit Mode + +#define UART_9BITADDR_ADDR_M \ + 0x000000FF // Self Address for 9-Bit Mode + +#define UART_9BITADDR_ADDR_S 0 +//****************************************************************************** +// +// The following are defines for the bit fields in the +// UART_O_9BITAMASK register. +// +//****************************************************************************** +#define UART_9BITAMASK_RANGE_M \ + 0x0000FF00 // Self Address Range for 9-Bit + // Mode + +#define UART_9BITAMASK_RANGE_S 8 +#define UART_9BITAMASK_MASK_M \ + 0x000000FF // Self Address Mask for 9-Bit Mode + +#define UART_9BITAMASK_MASK_S 0 +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_PP register. +// +//****************************************************************************** +#define UART_PP_MSE 0x00000008 // Modem Support Extended +#define UART_PP_MS 0x00000004 // Modem Support +#define UART_PP_NB 0x00000002 // 9-Bit Support +#define UART_PP_SC 0x00000001 // Smart Card Support +//****************************************************************************** +// +// The following are defines for the bit fields in the UART_O_CC register. +// +//****************************************************************************** +#define UART_CC_CS_M 0x0000000F // UART Baud Clock Source + // 0x00000005 : UART_CC_CS_PIOSC : + // PIOSC 0x00000000 : + // UART_CC_CS_SYSCLK : The system + // clock (default) +#define UART_CC_CS_S 0 + + +/** + * @} + */ + + +/* ========================================= End of section using anonymous unions ========================================= */ +#if defined (__CC_ARM) + #pragma pop +#elif defined (__ICCARM__) + /* leave anonymous unions enabled */ +#elif (__ARMCC_VERSION >= 6010050) + #pragma clang diagnostic pop +#elif defined (__GNUC__) + /* anonymous unions are enabled by default */ +#elif defined (__TMS470__) + /* anonymous unions are enabled by default */ +#elif defined (__TASKING__) + #pragma warning restore +#elif defined (__CSMC__) + /* anonymous unions are enabled by default */ +#else + #warning Not supported compiler type +#endif #ifdef __cplusplus

gD>qRaW9|ze4vebOYRY}+N$f65KV1YITW4+bxSGa-%Lg*?&7k+hAo{1q1Szaqxwd0a8UyQ@~0Zo97BrVH$H3z@d- z!{rg4*L#$DWX;y80ui;l+#EQaU+>ZDxe4zg66CNnuk^Q%{X+@>weaP^e@M+$w%}Lg zlucHV>n=EZy|WzoZq3i(y?)(j^ z^61ZMieV2kLe5J$`}p3sq_@{y4c7E%J){r(+?8w3kjEKp8)xbL!61dFY7f37`LaKQ zTovhl?$``=y@TYbL*=K@N~fi_vkyyJ{(=NW!8OA>w@i`!O>oSO_md0rY~2bD(RPrU zUXsokm%O?1==@_kw&)Vwy%zT4$Z_b!YseY3Um|xkcu|h*UsO)L@s@QF@+&>dk7P$KDIkj_!!pLP z-14W)28^Jq!7)9Y1#kLAk{B0o9{F=ZtQ1HA*ChXBhOYT13v3Tty@o&78a6(d(`8ho zW1r%4HxzXFSJ`t*C^PV?;^oi9L64Gcaghn$xTd+t7PP8(<#Wi?2ljKpzs61+WNV6( znNbl_BlzgM65pdd?zPA-9f+#^b3!$;%4*f>i}YN>k+~0(|NKiQpXK*86--?+q*Kv(PlNY z0v)^2;tZUAVLSI!#da^-q{mrmL<9p6I$TpCYH5Y-(gOq$PqI*TQ_LA*nqGJL(-Zee;aTV7ab% z)+@CaD*F{vP-E*`N+;~{|4e)J$@0(yk&)d>~ z_0>G?d_>b>X`t|JX$aWK8D|blLxsF$3MAJ#@PcKCSA*p@zzv>l!Bs=R$qrb@1;W=x z_*Jshd^Pwna$=10^FMkE8AERPQ}O!%%8K>#Q+2nmXu4tW(o?`#H1(|p!XRP~b-bGQ zZ5wCViJE0QWG>jbI`+Fdx{hkmbA>F5;kH(Z9!Dg&-dxy!;+uv;cMYdEk@iA;lFClG z$yYxdNx1G#BBa1&XTnx?wC&HI zKYr5T6#tRXRRI>U%=>)V@c+?{izWXUZW{ z(62uajR|bFM|kMh`iY_#IKQo)bSdu(E&s5qL)J{>SL zjU;=Kj$*1JmMxpNOj6#xsNk=D{+^>fk^1#1%)bvUm5hDfggW;P$)1mw31h25)S>e6 zNb!$^xsaa(udtKDvy_G_i3tJAb8X1Syg{zhhT`20#Q3A$yI0ZZx;6MJdZSsRx{wYT zuS85_I|rPw)y}}1oV!6djZUl@?bci`jUbY^=;`kcg)y?EVX~h-UmXn`jTnwR(khI&zjR63dGM-rU0Y)pn0LVv|$FU8_KC3 z$K`}~VDs%YjzS(BWKaZZ$&A14II~w~2MDh$;_xWM#_a$PO&nqzdokOhFQD9- zzpKR>ShGlKrK@w$bEgOC*K|j+X8D;X*j6>k4>@86d#sJdm$aSMr_hO4Fdrim!GLNd zG#2fGd!@fyi!_B;!Ig-P{JZsXMLc%;xPj&-1#AUY%(x5(RtH#GW7!mFqdVaD(+0L9 zzmyem!bV~HFR7LvS*aYFvr(wmM~I%xdahZczd&bOG^UHQRAcc3h5UphpaN;O{j;A- z*LUp0j&(l~! zNkZf(WImT9p8^?ym6@Y_r-6A=z!qH75a&H9Dd9nE-4&+;?k=u%o6a3y@w)VY)4~h_ zW#Wr>@}6*hS(RLh!p~zr|JZtYtNC8q8!!KIR3p`>- zLx%lN=<}gFoadO&##q^=N^vfdEU|HE^^S3nj`;Dvu`xtPDf%f>@YUe7pw>Gz|KAP# z6y-$9#vz>+O3q6LlN(-%0c&I5Ij*Hd(apvADhs_em3iKK^S6P4MIkOPX2s72q3YY~Utp&!mWH4PI#c&#(^#W!IO_z58VT5?Nf#&%`;s;^|P|FJV zt%R%?Anr%`*I-=)vb_PC=vgBh*NJ?6XCnjqrFVgGbxQ%x>OBi|&2s3P0!Qr&w2YZJ zv5}3%wzujX*59zbzl5kV;!~JF}0G4gA^`K8Dm1qL_k%8sz8lNdv_r z#a8Lld8k)Jeqh7e2yjXtM6}u|AlkkP6%Qq#Br|Keqz=pwUjw&s))-)NhtrFBPd-N1 zkE~gZ!6%a&z4H2%640CYe(kD*_SM;R_uQefrq}IF@F*1S;b7BvvX}E9p4{IAk4!vP z5i@&9&PAbv9U%B*Z9!)n#Z76aDyN`EQfprNsL}u)74alirKc-rOWj{DtvAU}cDN*u3^AtcB_D>yR}S zsL7_HJv!zZPy~wh%t0=t$?Ma_QB4MRyj{R*GCnSjEoq&!o-@Io1+IkBI7D&BEnB|X zTf5QTl(1{c%jXgjjJ{a>uY>b2{vwBf;Pm!yKJF#>9U@uj85wthY*b4^Y6Q`!B=O*XPWp zIw02&MdeC1GjqI3=mqqsmB&>}j9qAq-!C1o zw#)Y&P)37YMf(E{o&2n$fg0B$h6uT*AV;RKKi|rFiUV)+MOdkpdAozv*U5%uVV`vH z=?XttuwJw#AQRpg-=VTqhzC{rFPFtPDPg%d21RCZ%bGF|M!F97{-v!P^5;s_NQ-Z$VNd3e ztrxko@$DUyd!Ky24tuR2*HYaqyLfsVr*deOS3iR$*h%N~ugNBTI+eksQYI|=!bVJErM3;bR! zD{fJPQ(qaFCqe>E;{x|VW(s4sX^&L{^?;n=Q!s+LoyUc$1bd8lmg8%>gYVxUR5Qn} zqJ0TjfU96r@C?$tFtcx4xyc;++)2^IXxADoo7bFDTAu@$Xlu>SCF%q%O|{M%3V=ws9^=aW41=;%+_ zx%3g#PTYiKdu#yDF+_B071(iFXm7#(ar}L;Q5-McC%!5ENSqtsr`P9ox3Mc$%(_2z zCNwI$pBM7y)!7xb_wLD;^*Y+m8p8V-yhPvcY;Hs(aAq~Qdz5!kMutTLyj$rxpP&L; zeO!yK`>(<>;y6T>z=dGO2$zdoG=^Hl*75pzl9{V322VO9);4)Pug^Qx_K0}D2<`7M zEbF29Lt%Utd75aqhvvM5yK4zDXLGTQ(z#+kkQMI(PpJI`tgeQQ2`?68HwbNrMeA6X z8Wm7=^P>;+DN0B8IAf;!P8CdTRb=G0uS>!1XgVaFGw2$k`8N~a`spJjBQYOc(wV{$ zXC6ns9Tonz<6CtfU-%b^;Zwk8Z()1M{gqRaCno-*V!QNWVN~V9$}wwNR;P7+xo*Yk zSzZP5)t!SasTv$7D^?e+Cb=-QxDvXOJx&G86y>nhdtc8Je9By7mgIln3&cBMOb(O+ zIRuXpv;I+PHI9NMgLe_iH^*DKFkOsh`ex4bTdCEsxkR6ZjCGdHt4S`@K;!$A^Lf7s zof!O3`m}0fV3M~948Sy2c1owMyt@WDPx&ljZ;b?RGyTS~k>$i)5cvfd1Plw*s*AC` z&bbQA>@?&nLk{NbwchixHfV&+!VnMJV49JQZz0bNZ|cF!HV8O3Lc^W~s^ZhP+hCjc ztK^%)Wj*AxY!bYWG--O=@W-W?zYhKzjF>y6cdR=h0rWqHai?1(ek`U2+9a(J^8vO3 z8c&c&bK4q(0F8!6!6$M+ddHa8M3TUK#v``W&0PuBgg6iJi%0Y*BdA7k_UeMR^W+cU zo57vg!drMmJ4H0@luiMqU=qi%xy=uN|05FUY}Ez$va_l7Ne-+i@bu|1N?Qi?fd^nQ z`H?Zld+SNFm+H6^GQsB6bk{`*A+qoTe}v<6kU@B8_~iGU&NR)FAT@kC#fV%oCiY|} zBntKnGA?nquaLEZ#nV`@p0BI!n*xk$vTvVscrW$WD8GKw>t13_KgFrhK0m!db>-Oy z&^H#s3uJ@_7jat_GqD%zMbz(ZtH;}4vKy^$Vk5xe-$#;)s?{)tB3+fjhh%ifWy10R) zU$O+v-vmpLMxiHu&r&niWsK#PVXV^r^3pw5fv2POJfGktvI-~U}c!pv< zStoJEsx%`{SY`YXT~8YSRVXCIAKAZ92^qFiTF|s#YO)?eK3Lj=ZP!(pzhWM-$LaZy+QzswuIJP_$>$dc6 z+hBq3DLx;+9phX|AWR9TeHrLf!Bw^}9@5{xL)@?iIx(S7QA;CyuJW#G5)&ZVU_I}6 z2bmk%)cT9&+dhXZ$f8?dr^OCzUI?A`N+@x#9KL44fh){5%yPS$wD-H&)Mi5Q5V}{e z6a|#GkNK(}14~9y<_DM!&+;SKFA-rM=iiU@X0sPhL#}q`M!g?6EqS%Pxe6P+{UI;atkMiPRe=Iz^8Z=kDX8AT_Tx^7PnTh*T6 zr7|_}CEfWo_Pbx-YhNz^s*+nJ$4XJo3a}d+s$PWsyU4o6d#5#KV}^%q74ISD!p62c zXTz(a^KW`?R?{$Ags)Ne%-}R{@|K7IS*9Y{&?THFDY8oQCjAyKj$|K8StW(jUD7o} zEK~5YzIA)}-r^OIbBqZau3txiS2P3Cz)V6?tFMtkCiig$Ud2vXTC%AIQUW9m&HQ_DVZe!72P~ zTHWag^QbrK_u-?Nm{Gf=RC%4mydP1R%I7SR%*Cy+M&NoSpQ-nubrAnR(jAp)l*?R? zGEb=mjQm4h@?6Ct$AY>?r^ww@$o|t&=;hO~{`g}}X7rzpG z)-tzJebKVX(iBE?6)+yiGScM;nUD@lpk-4sbWxLd4|}A;vdIPQ=NA^UymzItxtGiV z5ABF1Vm&kxI>^E?b^mBuRkLS%Td{t6Gy){rRMyrWzLqn;-z`M)rgq?zjbc9XE11|B z`7KBeD`fwGo#yfgJgVxZ><8Cp|qs}0NH!)?a z2sKuU)f6nQ5#=ZC35Y7zlU6&q^8QX~q4R!rwrvBn>D5N6QMGzQF|900VMFl-Fi`^&v1~(egvrD{?6hpc z8@O^Xo)?Kmmeq=$!0}kt+%95HmnqjQd|OH~<%$KsV4MsbvCo7()w4cV><`Ylc?y^? zRm@cA=xCt>?V+fV2=%??M*pYUGf$ zKB8h4MD;a_!17g5ea8R+ zdCf|^X&hE)8u@=hX-4sbpe-HGCFRGLmO$5wMt@PHshYXkRfv3l44J%7aaTeIAxAude#Xv)J!W!?6>ClScwY;b zo&hPEi+SL?-+LgR%=c%N{Ay2vL(dfbFXY+4l={AcuhBv$QUHf+LZ5Rk1KZLnKtIif z24ALpeBr&ASF!Et6q54O16d`1lyVMI318gWRxp-I5O|jsqli$satZqlY-KBAAR*yX z{vRr3A+V`5KmXlk#eP1|S`P1-$;yxC0{nPd6%u?lG1_z=T?UMLQzXRRoW{Z9+EvwW7l3qGJ|HnWr3N$`<{vq=1CJ|P5^wO<7fg$k)8^H;%NhbZ>u zdlWo(#?ic;Vucs0#OmXtMK^K z6#(lSG@|n|yHGY}CUMgp>JbP@CFFNU3!Dj_R0C}OE)&yt@ROEe{PbEiE<&7zZIQVc z@fnc+wd~n-#8<;Fw$KvGcisb9uU`nPEe*z3hdM@l$_Gq?RzDH=*kPZO30yfi5 zdd_5MNQ5>?#ty4hfiJOzMh2lfhjXW~tu2q7B;S+39R1dlWR+Tu)i+;gOT#P1f_`p4SZb^!`SULH zGOmgTQY%~r$#EKX@9h@f?p1p>c%PP0q=XIymu*k8;#=gj;Sn!ZX{`X-FYIfOz46qq zR_xnm^lhn`DHT}Rim`i}R}yoLme>hDlpb_yW&Qd?X^JxeBT^WGj_rI0R+^KKh4pLF zZ7o~!<)?nHBTfTG9t@rANGE3@78>xdvAZ!QVaLUK!(&xD3YM^yYgeK@KeY;Z5%RlJEjN<+}{qOddh+K5*Hd^A9;c~>L(Q%FJ7V1tlQP6HacPKRbOy~q@gV7=)$+5bCKNr7`Wv7}gTh=yOHmz)g zjSbIQxd(d?Y(|Hm1#ZsE2j@BV1I1`IaX^E7p|npIDfJh_D^o7s_c1;JSwwSaBn{3G z|Cl%8OuQ)$)L`&D$9rng?ZNDP|WZK^r65* zvYn&xH$JJ5IjXs8a45p2NS}fU2rWw#OK+uU$=D0T*w$?IIBGcoaRP5=*KwK)3bfv0 z@OwZ$td3&wtzqV=PbywI?opE`NM0ErxeY)cX2<7U6rQRD=CKHfJ-+7|PH9@sG%X(? z!{2uKm~W}Y`kXyA9u}skK$|A=Vl^z;%^K~6YFMsYG)j0Q=~wc{?~}&mUWSLhbdRO? zi8Vpz*TKKs(UGOnJzob;hu(qAbz4uiamEE*oYunh!f&J;=Wp-}&878wMqzc@g5Ao- zUf;F>t5tljZE+agtL-htL0NSle5?jO#5ftj(L=z8R9f z9=U@^R#eNfqTp-A%vOR!>H_xGxnef^5!SX?7JZ4X)%s6B?#pTluOK;CLAVY=iWr!$ zHC(qv7%%^O%~N0}h+v00Vjz8o%d~VXz}yHQN5O(dmY*ngt|eTCOD^Mw>tQVWpN{X> z!&ah9*MM=?k!Oaprtr1`hRIfL6Fb zj6i+^(hBp@2Ufq%lZ0qXx(+QqN;!uAZ;cbHcC-R0Ru0)xlmVd{ zPZ_a5)FE0qqHYBH8oDS+>X8=-sSv?-b;|m0)k5H%IkUntf;|MeU?FxGRXbJ?BX)wE z3^|5D!43@4nsOOCdoOq!w}bJI;sG)+ewGc=EeC$S=R zwk;$JlC@T;0(VIv?nB%SyD49h11avQTTXEXWC>ziijwsTBb!sJ2QIV?e!`Q`1tN2g z^+ZM_;y%a`uIcO?qCRw0;qTMgYaM3$4#ZV2(v6^ZJ$cBbm8cB~rgeUfd}7a&Vp+NOn+0+vNhQ@AWu zDWYQq90Nrs0kmaNi=w0yrGSp5MeG8C7PWwA(~4RhY#((TpV4s=7N-k^D`f=f=yO8~ zxov6le$P!&=Xsv@{k(r9cRTmobI(2JcYf>lR|DBQMhF9<{Wnhd>r`T-H?@K%|Fih7 zrtu!KPRC2+`~BTD7^VHx5B~damS8^oNji_Rm5YT<(AM56_t&1UL5nS*hW{bW zwhW-|O*4ngrcIMNmU8Ea-8G~Ec8ZU=iQG6|t)qrQET~tr%B;YOs%!7{KNldqU`B4_ zed}q%+oD~w9r2n(=c>N#;<`QaE}edWdxKlS^>So}W_wH|d#3vnv^>*8C{njF?QC#P zC%cI>XmArQEWT3w<5;8#v)%(BZc$@O)i@E6zcs0nr9p7NVm{lVl~t z8ROkQJ*R;Eo3tF!bMShm)zG(gVB|JoP`&P92r92*L)*y%Q;u z!rMFuX{Z-5nLxTn?AO(7VxvXmfLtLHhgY%}&h1<$o-PrGd=Xc;W9ovfFf1E_!;T zIFzNx(S6-@Y;!MSxK6u*^pNlzM886xRo0ig`k-IzgvMZTzjLG4zg-O0TXmE8!RRo~ z{&DV>p7lG7SC#yB;67=S@m+rb9Z)AQ^vUElW8|IIn+}lPSDjL?>dop!G%e*W1_J8 zz^(le|I2@p&b}<1@HBs@o(g^rz5c+kvhfFh<)95?8hStQ zYANRrpk|`EHNuzXCG5+u-}|JQ`@#S0psrO3bUkuk?=aRLL%27YdPywM{L{D6Yj`er zlmvb)j-Hra0bi_M|KEpCiub^u^440-VhvSKMFzQtp*^>a_XK6FdZikx$qIVC-7K8z zrr@u*4_b#>W%wD~P5t0|#|NGI(qB0QZQgO5CwJhwCJXbzj4yrbXiw)M7j3w89D|iu z3!XrQk<03pM``d83%ZGnRLzrGOlxlGH>2T&bkG0CdNZamMsSVX(zND5A6IBLxlRH% zCl4M<$FU{*So6?_m>aP-M1=-B8j?Lth#NU12fBEkMjnBf-Z1B*{U1n~{ zs5e+pGa_3L4)M_Lrg~1fPw}cu(xUVuZgg!|9rW3;btH#ls5eachBr*51qN^~Cx>i$ zZ@=C3dFevTv=`tP6D8aPUqa-8MbK+*ITsIkoydW?onxTiUA}gs^iDPKY9sfD3gf$o zOz@5Qw{K_=)^*3$6D>PctvZIebByQ~mUFJhb;6MjReipz>2a0ovLA`5>JiDJYkBl7 zlqDnXIAV`cn{J7Wflu~(@Q6Ump$}7dVC6@fW+6T{OGrD{usH^ZJkN`V5Zx!s>fW90 zQoNQ8?{C;S~SL*s>VF*t{JPoPbp(est?mz4CYPH^cK zCAhyR#DP-AqE$eK6DD-@t|3~ZKRfw#bZT_x5ic-_Oc5QFL64Q*CE9HY7jjr;tFy|j zeovjX2)?Gm4)U#j51Ek4n&2?4f&W<+@p2@3`w@SW_{O@uVw-tSLakMGZm)Q|hD5Ts zoXzow=kFF{zA~nr12ir%PHe(&0iGD--=a2Xw z`lx6v;R@n9RylytVjTlq4AL&8)Gi}xi$T1h4zZ%a_K=#2Ru!!*DkAS+gg#s1(XTVC z#rqZPvA*@P?9^E=Er(7nnc+$M>EvL2tS9(pv)~z!gRvR|{rJ0(N2Yo%t|4BTbIhw& zg|{L*f~N?wv=KR`gT1S2BfXoxM%9)8JG!9Lwh`~VYU|jpqBRYzt2S4)8rSA-WNXu`rgq$UMYVe8G4Db_4mSxpVEB}@^6k{r;;~A`?F~}DIO&_?N8jNY{FPcnP zNc040^2|^=|1CJ@ucl?UG;B70QnWb+k~I5?;W@HCC>rHez5aHIjwy~pS4n8mKIrfv z>nJ7@E<>r;3FjfR-_pP9IHG|M_z#N_WW6h++K3LB@Gc6jz9|w~TdFA$Ubd9*V_CU< zIqWeH+3SHRqDZH%T`aqBC0bB|^_Yp@-|@?(3%T`n`0X<5jfFy3CnQG6g1a5K$PZ&i zMyrjR;<#0t3a}bq@?E<=U#MWB)ZcG1JdwUz?oAAdQm=gCjVBgzg|GsJ3NLnnuHmkU zRImScgG_y>A>CHXz5D$M@msSKJ)GPB+5__im6GLUCRJN*|D~r+fZubPj*E{Tn&1I< zu{6>B0k}Srby5YphfxUhkbm8I+Kl|4Whcc)%^!$cbTRNh1@47c!_vHVDm-K0n~4nK z-u3FGb8o#*eRH93xFh&Jj~&sO(tn)HN;ybT?% zZg^tV6QuoQ&AvWxv_j@xPaU!M`u}TyJUd=(1xCtYNch1wit`M}#+}u3;oe6X($2yj zQp(KzTCU+4)b0A>)^R(&I9t1Vb^J3ss+m%w}lz6z^D6ZbCbBG zJ%MK7?VO8@$MgGbPXQOu__6Z7wlMGdurTlDu!(~&-bAmN3*q@6{C?n?+Y1F#M-R5a zw+7a&{bA#+w|>VP%@}|4=3%36j{Y<&yr2HJcYkU?gXp$D(lYOz_?9ID(0F@CaI_dl zjsfxw6y9YxUQeMFx?caoQvdvKZ?1%lY!s65?vJ<)yGZ{O!;6oM2a8bWJX(ReG^7p& zbzy8WW7}x2mZkA+VVz^0&GpTnYuDQgNsJs*-~0e{z~t?=x_|pc=lAb_;J07(wf_J6 zS5*%ju?N3vuU|G0e{`zI+-~OL)aYsH%j)r^Hl6!_eaE&g+N|(&i!v$~tM+C8xSKOU z*Z*(dG~8&i5qpveD?9pvmU~}hDPaqWFW!Bick@RQ*=QPE(jTj-Jit^cV z?+RLlnyW;jE&sc_?J{UYE{R!r*v&d9U?%+DK}~+p-2zO|-?^7dxWo6lAF@-Ki{0h+ zhvmvMJJu-$MoCSHZKEeK;MLhlCVQAE#vN|b14(!e^jU86vP8!8yy(_V?7;IVmHr3c zn(HLbDP@?%|Mq(1FV~kz*BJw`%>H`6tkX=Wey&kiQ>OwJzzT4?^RDBqbU^b>p9wvL z!eEq205{+yp?g4iC2ymr8^a8jd~f=wj3tn?DAPUeRlxtucL&jR^95Nqm283^brNiU zlg>7PBKiswT22FbjObb>xW_>A0RPYKa3gZwm|N`2@#Y`?k2hD1zTHqi@jz6-;*IEy zVS4(l3>{;ICkF_+++RKSgQE)5FN5R-*(s{Vp3M#T_WD`gxQoaU#%+jIBC$TOMC@#; zkf?R7M6L5AYK?q1<`vLdstysn_St1bI--P`Wu4$AmLachC%jl#@Y58&G<-#%i(rk) z>i6;WWw4KtIh9-{^R8eO)wC|2Q+dbHDr1cpQ&JB@C;? zc4s*LyPcu9H>6C_e-1k9?OQDZi+bj;h^+Qbq;&>)^+o?<0f#-r8>`IWK7&`zMgP44 ztXEhqes-$83xG8Iv8aH|^CFO&RPA)t8@n8Kw(7I29L(HAhU8rP!DqfU7Jj89V^oy; zBjDr)>0W*F3X|p9VW$P$8%wW(zA?i`>irCuH=|_?Rn5PL=S>xI02XU%B-#nob??LU zE^9mTLg%?IRzL>ys6a!$w_o(j1F0^%eI^%WctDtO;Q;s-H)XPSVLsK^2YkL8iW)Lf z$Mi$it7Q!N_?8df+{G*UJ0yKQ@#po)RcC|k!5c9@_V`VRAeu>U;yB2MtX8l%ys#cDU!6OKL8t`4OVv3^FO8ghnFcpsGH z9%RELt@+kRS|gKMqrDltpLS!N^Z@mj>$Y#!6N|nAv1mP`SF=1xyjMQ%>@U4!Bt5C@ zAbxuU)ia1LH-Z1{du+Yd1TUO_e~Yy@NGnNu-sw>CTA(Y#iaI!4C z72ZV8NEz)95na#&!k^BkwiG#FgGan91++>~6SL9&kI`>6{)QU$wb&oTtaPoT;eA7; zVdU$!nnAWJ>omag1Se%Evv89BU+XmZw44sy7~*zLeo53(YH;`Wf$8VHS?)dugB)lxaj=l#WnLwPLf>Y zZgH0iVC%#LeFn2F4&#wqWbbEm5trhn^VV(q6@{hr5EvfHT4%N`})3ok5reu-l_?pUpo&7hEb zh{Rw~ZKUl43BA2o&CzRfudQWkt+Af+H4WEmH)>6h9V&RGgq>a1D$_H@|MEEnnVv^U z#(46I#`0gj-vj*%Jf?+eC%S?XAasy*1jrkN`WlcqYc<}iBw4ucLPK$agIKVV1Z#Kl zWBb6n!|zrO41s>?iPGetI*sFt)4`FGRpV#hj~|j)<+)ih z($57xL_P?}Db$Yt&%t}^vRFvF={cb;pl`$XNDVL2o9AhG`=@4+tFR1Y5zl=R(L705 zQj>EMwO|f8Y1*Z-MZ;@$dsd7s_$`ISSc8GXN^lilgs;RMhvHq`j?<#0NwPT42EV1s z z8t`uoWbwNEtGfvDwZTRi`?eYF$AJx+hWKLAGqJ#m{~Z5p{jrs2FfR(%KpPY2+ZBUM z#B6_HCHd+WD+`X^dey^FCNg83OBeUIFOA9T+lKe4z3zYg=5*v(qcZ>MAz1|;o;Q2$ ze_}hW4Yqq-Fus~<(I$gLBu{(sW&cydG$=rdka?brC)sskc}Noe zc#a(H0b+0x?AgJ#DTSqooY^iuS&)DTrgBlIpE<`T>g%9QC&#Vq^j z8kPLM7`-w$=YF_mk)D#+Axo9JgZpDUl&Nx$`gVmkhFu;PV!GN9Jg-I>+O32qB@2wO zxmhJA5jl!cRbs(-J6LkEQhY~u2>IJ)xmc|6o2FG`j)b-*2`R6U90F(oaG%_mQ3ph= z2J?reQrElHt{240f)M;CXYB}lXv8>5fW?u-EvbYhe-eSzAkAC~*dK_v>M)0^f&Om( zwwdJDq-S$i*%Z0J%3*WfI3766)*^z%d`PrRKP2iNIV5J>Pxi@uxT}Dkx-d?WzO%Ut z(sPY|Sw)KQFQCPBpjCDHIvo9T^r)*Mp<=%tQW&_46rpSM?6RE+J74?d?BC%zLB3y- zaHy{2M3r8~JzuP_Cktah?JShNeA#X)eV#jh%?4N3)>SSlxuF;y7rPVIER0*WoSB}2 zoNoWh?DtGTA9p?Voj7*}!DObA$MY;=FuE$5uRpyt^z`e+3)k#%y>b2N4OPvG^ze>^ zoqD``2!ASF+3`B+TezF6C zd&!AE>M_3VlVOy!!!L(|JKzV%M?4$aWm%TOTR`ufL7R3qf6$yrMu92EV*oe)4d$H& z6!#UNA6GR8Osrdj?-`$0)l9zdqH`z#>tCIP=;o@LiKg;|7@_YMm8uavI2dFmH+bq^w z0rQg1CO#X4suOCS+YzMX%U$3A5GxahCs?i-qbO*>NWDMS%h00dpi|Xl(b-9O-&FmQ zM4dYt(azwejIn4ntxpz)yRFwAQv_%Db%D_TZY6z&zT*b8WvN*m(7ek>XK=74xyOi{ zh2$Am{m*|~B8^uP$A&!P@M9y9#bGxI#n}i8bUd(|_aiz$<~c28Y8dd}93XjH-n~ia z>{RGN_d&0mHaf1VYRGz8DTb^k=nZ2LZ8WZRCTdFWBDCu}FHIM&IV}FE0Gc?xQW!wi zqj!KRPbfh)B#pi1TtvdALl>?XBu8mDQVK@`zk?q%XP$el9eJhhaL0Gdz4k8lX1dkb zYrx(#_uOm8ur*_QXlfEa_u7XzO2g5|*d}A^ni_|*7jQH|y6Zda#o>G>wqvk8Jv9W^ zf5cG)j{b$M8rxoM6|fDF6+tQ31J7IK(h+HwN+=Kfw#CQMD_P(nl7*)3DUiY#P)Z>; zNjP3h;0V|$ zq$i_ZQ&oplhXE~7)tJj&^hXRRr^q`)fYVQ~5-<7{0}o}YYD?UcI#Mzzq0y=77?-K) zh|P2gOUlAB7r7%cErO+N5wFYK;?`q-R@oZu>IP(8dtStmv{$`es-?G|A^C$a}i~|{AL`<$`l>z zvGqGkah5F`;kRVA3jyb|nU-s+vKMh~z&Vj8Yuigc3;0$iRlbmsw%Zn7@*TLQ18#^K zJ`C+Qv!EdeWM|uWXeAP}Ts)Np{UlJ|5~JSXL+YaI>#UUTJEsnQc1B@&&!2ha6w9@5 zVcTrSKP1X(!jFa2|LnW&+sm`K)-GLZm#$IZ-D0?(eV2V^+w*)VuDYbFE@ue*EZ>1n zcdWcvpye%6tqsz(24_eemEL~spp#0bUg3*Pxc@Znf1M|DYQWbjIKj*P?Az?qv`A~W zPYG;Dv_k*0@9q9R06CFFatEeU$;G&1CTjj; zze?&QPP&HdKxofcxe+`MdDd>>QS@11Rto-CWEp`eqcO-DzxM|M@&jShQ(@g31j+)H zn(xkn7tQy6U%*(Q;}SwagWNwL3k-SIJpKp&)xq1*daU0w!1eVv6=mC~WMI)Pu1 zSJFDNg)e|#Hr=yVR3WM^%cH^gFrlX}`};-mPY?V`F;))$y5BTNs8bTKb>9~^0j-2D z##?6*1kay+)4?0@#c9x=s+auids?`47vZLq!m*E~nK-|WD=!9u^=?AXK)EX;TSy+k zWZ`K;aqQ|s~h%>##b&fq0bGFNI3Mi7@jt)@a2NBQP`*{L?_G34Rucuo|~+^4LGCpiu9ZCfk_tfx;wE792F_5 zUKxM3p}1B2Oi}l&vl$o<>(gBoRt+o|bx$-D(|m=M_H;d=;=7)ur=Dt-rFT8SbmF{p zmD1Hen_U8mw4Z3i;y02$MF%{kG-KGuWx$$Kmg@AEm{r%HOCv;X6L z*fWnjHb!vDBi#+f3^lYQr(CeFZ4bRla zm4W7$OaZm8(47)>>y^mxeo_q65ltPz4F;-_ZW$1U4Ua{8qWhhTPl^#bmD>s*x8v9| z8@g;dL;T9ydBfEd@<1q&0#FSE;lQF;=Znmpj<9>-S2lWQ~+U&iu= z(e~kuZDi$2aE)`3wJ_=?lY(~uPe$oA25Mh2Vs_DP9MgJ83LD6o**K%YnJn1tse8$p zshB55_yGL2Cia(6tP#T^cfAfuAp{NoydD$u!&h;=~BzTI+T z(-L?GBEIKm-(&&VO>eAT5^rxPK814x+Y4pnKl}6oJbTH^ld?@Q6zmK-f#`h-c42f8scmY_r$Gz9#W07s!*WHx7%@m@SQp zu{is_xImXI{O&@#w7(Af1s6V(_8-Uoq6=E=Ge(*BFtmA;GfAjD#~2Y)ua|k>8a-2a zZl7qG5d&Gp@}!a{rOb{b{UQ!;DQp9$Hdp_?*oeB4&~6UzGWD)~fFQCuPPFNyif?KSgd)3up5JaKp19LFB3nZGuup+Resg-p~M@J}5q+QJ&B zDvTuPMPtAN5NSS1h{to@1-Exc=i>g3A`A5e&}+XyPY_$p9T$R;=Tw_aM#&2Hu@pry z7K&0>h`dR3HbI_@WLlBi2~TDeY(0&3(YNxt0@{z)gQ!7tZeIlLgyfkbjO!rOFiYaV zu1MS%_%<8igVIFO%72cKfAb)%N7S(<=)+F@7Lx??g}vf^QSdW%k z8R%@w17xlw3-4nb5w6K7Oz&*OswVpMz=-RI&xMRd6tj7v#7V(#6c+LA(0mac&}}DN zkThh#`xwK8be9(|U*mJVe*Nk7^0e{ijAE2-46IJ?AlK}+;^;NITu-D$pF^&z0xcKA z(?>@9dq(V-vnS!@eiUmIcOElc`h4yv?8RMSC3dmYfgs$mrSaa<}Ejln-hWa2VJB14v<-sFlWhX_7E_mHPBx6 zJ`yf*4x(>AwDAPBYcH(wD(LaZJo&1V^wWs{1@v~3a8~*zg=@(Aq!7-v5&S^*F&WpT z+ysi9pja`IAZdnAh81u9pld;}{{Ewu{%iWO$)`JQMI-%qJ(wgRoZ0egfJH;W(5 zFbeGw63-iC|FJH_-4&tEu~^l*9fj~3CUrzgbTEuIpDMrl-k;oo*Cldos zqykJR7w#uClt>WLnxbbwuStFf&}0pb z)gTv|Ry}@LTQv2qDv4&_Ho$=X5UNe-sj4JlZ4c@IE)9@N{g#ni5f@5io^xZ4l^`c# zq5ZP&Qa|CRR=C^I#`FFBYM@lO@4|jZ{}&>b=G4XRD>(At=q8R9xMeu{D~{H&RBEpK zJ{*1CFGm~}MY~&cIQmn6s;v=z=+qLGv9E0H4h_yV_g`66*aGjalFPn#aBn}Q8$Egx zM*?-lRf>$z;zpdpunj&v2Ip> z(f%*Le5hgbGp)ugvs;M|PmG|2S9qRaV_A%WZ-8WF!wmk$OaU)NnI`K5cgM!qhz=PT z1MmsdqkqD{VUGuxA<;&<#dS={{16~A4z`5?9i4F#yil4~IZEb-I<)vF_Y%#D3cO0M zUmu`8F_pp>ogMEXs5b7x8keJ@N&LdnBz|VQ%aT^H-V&DABz|c-f<1lS&gMAiQNPiI z07-yg8W5yr~eq>K?DSuVPBYqn6l;s){X^X?gEfY_J%hnMjvv`w_K?Xc@tx z6LOtW)@cg9$ev~CWrJGpL@-!fDab&xtI#RzJEaLBIwiq@{q4e$;!&uxQOg0#m1lc*c`m71X*8~y;d3(H3)|P z3MCf!z7TcnAs0a~?DZ`~+$4kOh7@7$d2$cYL?jE}9hAo0Nyr3L$>_i28#5nh8a65k z*r%0F4%m0=!?_pNUx5ddnY-wVysqc&GAzKJ8hfSi;<@OPUsoBkZJaT?sMPotEH*4~ z6<;(f@!w`v;J?E1g7~4CV21*IMBVM!w5kOfwJ*htLvM*S<~Ee@;Hrw6wJ;qP4$=1) zFLb#WuSITHus7}$6D|LVoI*!L!=e8KV#p=DU&pmS15KGqy~phoc?-EWWAxr5-jC2X zoSU3W9X)r@n}c(6q;pB5=U(xCDSm-xWZ|q^K2^BfEf!I!>7z${_eVIIrwz$EvLwp=RqA!}%byl349SNOq5{az`(nE?+-9yS@Ow3Ofk`I!;CES0p zFy`O3R9ov$G_}XNjf(ne8}+7sJGC2_eF6W~PXqotfa@pZ$?U($=TJG0Je}g zDZ*;_P}AmlZnmEILDNhvyhCPlvSSo7SW_4$KX(E}Id!I+*sBA6SHOw2lk6M#Ct4;y zIb@$@ueDc#o4F!H8fe5+si=#-i~Y}wLlW56M&a+1XmdEvyxu++c@C=A#-@ir%X)h+5hzyRzJ zbt|dKGu&eZ%T{0WM0bPt0S0*sIvc!2G@BOI@zzus&_$QnkqA7~u!WRXylES zM6L3wRBgmA29MxMu|C__;uiPkg~0;yRVzHX%%Isi;bijo_mOSr^W!9@M)2>HqT}Wi&0x0Zm2ZkdEbEe7VX6%6{)zky?3w^9;wkR(01N zv83R3cwjmWWw3qAyx-C>TojKeY3AN$_%{X*-0!ekLt*oa`6w~7b#QA^9?prYLbCFIpE^P{QY93&f)W5jWdSeW8qD32H5;;KLrnxuu%_^7%sHj`rH~9g+9EtvJO1{eH~=YBWsHWs|rnNPHH&K zNxx)+tA;Nq1z(ZZohibT7noFwZ$EU2DMEyl1z?|3hqwO{T5tu|_4pZa-3BV%BJ6f1 zJV!hdcQ}!g9G)HWClW*M#58h3U?yE*3+%(r`NdDTbAM81@vs; z_vc7vl?Akfxnr3vtUegzr&wqbs5UAPpf&>GkVLek2y3MA2Ao6j4q)w;pyDq&2S?+=8 zhgM2CL$0=xIRDdV;o&UI{|&Vj^vs>Wt(0{xe<=otHxD5T8GSpQ83HW?4XZhPyuC^$ z+^b*-!qNdzsX2hByzZr`Tx)}uj>zq!=vy(-jDfTOzOl%MpwvVQ-$6=8X$@nbk@4y8 z=P2D4$YFWUVLay^1C~HKOF8u8-xxpQ=Z70M7vU@B6x`h^^JY?rF@v=7fv_ECwu>_h zazMxOo+G-qaoi`aDm~>$5*Bw7>(=2JI$#th2@5*MxGYzZtBu#;U+1W5&ca$QTA)vP zO~g~nUnZXVKxuVUK|_$$X`v47AQ8UMj%*0{-2q}&dv&u5w3yYc%kxm&X;_Rjy0^!vT6m*mTg<bhdKUi4ftbmbYnPmB?XSU?ig%`R8-RPn z`->3EOJYO2oesO)8%BlA1U;B~(YNWwF?)Mnxz&O^gLeBN8}J_jHXHHRYImk_Z`gVN zgEx!pVY&oIVIIHo61>C?fpa7N@(uP$t3Kk6!U8sdk42oCD#{~jD{JSqBeJT&@i)gp z$N9LJN7KDGbq1@%E1$+c3Vz#eWK{{oA-Hkh-+c zIfR7;9AQKB_e>wcZ{|&F`wz~;0c%ycEq(#)bxtj^P*n5&pOJ@bCb!CQ(dWDFnFn6J zKJv7|u@Zg34lywaYiujatyT{`m9)mNvS=m6-^TUYe~Rml>$TlTpeBFlNdT_oB)0*r zs5xV|S+i67XyzVfp39GM}e;bF`Bz)WY(Qo^~2z^`F4C9)E)_&=$zB>Xd ze`do!ek{ZhH_eWiZbP^CQ9BPW$; z1#^_#1?<=?7EkN62mJ2^Zs8V3oTP=?Pl@i&jrc<)?Lx&TAbJM-{?9 z#rQ@V+0w4S-@wSn*Ni!mDg33I<(gVww~uM0)3j}I$R(gWmMN&tQ^ts+<3(0ew<5|) zyXooB7iA}!`Vns@=i(a^k0czWg_sd4wc9O+FY9sYfR*h`wh?arZk{|P1F^|g&v9`R zCFf?0K5Gx2MWs&h{P(AMpmF^5X^B8@OFWVx+|%QBB{q&f!eF$`96aQDkCJ&cRC`<^ z&V27Xa^rFw&_FhgM_WjV*@N_S#80A)ot|6m`+S&6{SP-Z@5%oh9a~}4#Gnp-{#^Uj zrZP?giGK{@LTy8<8!4d^88<9IT~Y=S3b>7kF;cMV>;;&=kQ8j0!oCa6R;+MtRV!ZCsa?yPAE|!$ zh`lCLP>|(q+F6Sz+>z$>t^)&a!)r&`MNd{DXI?ngOR`qt zE#bwM1uoGjaNVReQ*^t)@tMsVTcL@UUG$ysBQFp5h81+C(Ao7L&4_HJmkL+TD-k;g zPUYdngB4=3XZ11oK*KXs{?5aVdEDwf)E;JUhVU}*WJoJ2oJNdCg8LFFyf|bWPgQ4u z{*rh*x;tc~Pjvj~_B)*s08!2oU%Ei%A97Q6+I{Urc(YvR=OT8K?%#yAK z%hITC`49`qJy<#p`=d`n$>gDzt`txN8G_UuDR4t;h_!Twcw!#-t+mfZ!s{!`eL`Fi z%i2kV{p;7;e-AE(E_4vRexy(cYp|}x0PmIsu>=A2&m$)IEh&Zb1Chd-;mz=jA$1bH zN`~-KmuU@f`5Y*lq!8{H$Oa-up(9e5J4iHB#e$j=C7v3ZDiW_Ve?C^?*=r(jhf?@p zAPbZq?H#65FNkL<$GTfZO0yX;Xpw?p*vS>Ra!0@7GdGF%RH4I)D+yBceWb8n!I<+ z==r_BoPP-CgYk)zg_Gb;1Ag0()^!$h81bAu*(w)C29L*%Y$EthizYo`|&$ugY^e8+a>?G!Fl*@@DKsr%7BLN zlK=EzNbEiU@>Q< z{c*5z&_`t8@omWesDuQf!kRyF614!gwx&eRbzHu3f~7EiK^LfpiRPX1ej)#+Il-gI zpgUimh`O=zT=XsTGURx|t>b&WJsEVz>k?uvxxUETnW5=;eSD-u2_iiIUV8Swm8PNR z(c>Pom-t+lSTcm-{S-A3e%E93iDwsy{g2~lZv^EUQ0rU+uo_g-UIR5Pi>_q$0G(#x z_de@&TG%$oAVv>}6gZxBU8V!|5w_r**`+`3Y2yyj#mpFbhrqQA=0%T?@Eim|A4S6NDvw@^i;c|9fb z!7qz+LbNw9b?{Wld?x=s12aTHe^0eF{Qz6wf|B_wE~7l&C*T(XED*>N9yGcvcCA(e zO;7MguIgO@KOeBzbvUoWc{(S`)$Vg{429pYPOw-swvzb^fG`CMyWq?PmaJg0s`HTN z9OoIHEv2*DwNc(c)&N>TW=90*KrB`?N}qu*{!W0Mys6{D6@|d4qvBHS4$KU~?ZBUN z(iq-8di>`Aoh%2AU-0UuxH<(^>no$jAK)rA3E7UW1>l{P@3veU!FHjW0;g1tH&e`T zBBn4!Lyq?aqWFo3PbNO>GBeA?ppPu2v|whUqu8m`5M!pz`O0f&==x<7=qk!|1u++M z*diM^H&)g6xeB^Vw!x;eY4oHvTOdr&+sNMX05pEs<_A>f$0@2$KIReWI1jRm%1rfr zsd#H8t;4tkM})ZwI^oZgq35#$a>Q6Z3meDe!1Le;1OD`Yd?neY1fG|+hJbw4QjG5a za&^h{pj(yXsxdIxPFFtJ%0eQrxI=kb7x0JU*%*V^Qw6kUx^f0jr5pz~HI+>67#S%P zWn0m*7*+PG$QMOrq9ZlPi)h|BfPZ18q%Fxy4$Ka zS5}&suy@FNogNyK8|PxpmB^V#>C7h;|4H}d(ky2_u|!Mh)O>8|eygHK=aQGcX{~6( zsNppnJ9U@!n#T-zPh6}%7>?0Y18x{t@mLe$Fs8PRP?`6;0~t%*1Vs-zvyn=~jLNw3 zxeNGMk-jrvn&>G7N(N;Z$Cs~&s6Y$ zc3*f`Ug-fV(^X#jllG^}|Q{5-3Rsi{Z4y=up@;+7_@cV}0hpgO6vBpm<@2a*v z6f&sv8?Lf!`Tel(50^hgPoJ1~|GXXd|JWTiZSK7DXt}VX;C&W3P!y7tE8zbt@*Yr= zp9FWDw=m#8h&AFl&&Hi{#3Fw%5C*SNxm!8AzFBVC*g;RCcqQjslgjzxi)>kI1OC4Z z>ui%?eVlF%bv2t-dmb&C=*n9Q?LSNLv$@_?4Xf_Fbqqg<5Tg?DVM?P>D)qUqT`JX3 zG`}TpZHFTHtO{#F!2ic#i=Hncdpn0?^}5w$Z~O3FdS2SwI&8G-9$CJ&RuOWxP%8iA z@Cv<6y0(6p=6lx_tv<9miVxOhM-2pN6nc~4ABt?N`PC`7s(XayIhz71$UTSVwLg1^IG@1U5{&{BdrZ!OKoR_$???k@ejj|u~Kg8WQj(1uF7bRB4? zR8rxwpycQA!MrHJtD&WANq%V_iOr!{dwgkp>vCjXpz~Q!+?$wp#6}p-nc>S_i55j5 zXRxXT*#KL}%pE(NZ4XOPa*82Vf$zkJO?w~MBE-vp*iev<3~@IkX5w;!GQUmpa2{d? zOWsF58Y+q5rShN>_~vEDjvhT)a$+p>RJE?1kTI{`1Tw7aF}u8Po_t;$Vwa}9V^twr zBgwo|C)LaF$a#mX2*k!*a$>i(rxYtGt~TE+Uz6|Z-TWnZ=qIU|LB$PtpFBA|FPtCA zRJc_gmTSY=!h>FBTfa|YrRP!&w`T+9?ia4DBfmn zw5_$Zto;NOdk*e4{EvH5rF#^k_vml_4)>(4?1MB;qDjTPSZ>TB*`#QZ1p*VTT6{Gw z=532=kQKu@W#2!ZqVx>%U_T6*Yb&Df`Jsoe7OJM-AL6FxsLyQGXs?Du#y)v53GUSmkOk;k)?RB>cT@Gi zErEn9T&7$U_yOptrseR257{!}1fB}nTQ@@VoIM_@o;Ddg@TC}J?LHU5?+*B>p_z!T zB73Vx%A{@IAVz(Y0x^{fakg7K$$}ya|CB21i4ET=@vyF6Zz<+2M5m-9r=u2V*zWbaJ8hSDI z2#qrV|8yKVU33cQ1ZEYXp+sv&BtNDu;QwY2mSAu?QXHCD)&yS-B5%!)fWVU|_qAi|xz%Ll`tE!j0zhKuq{ zZ%yZD9Xb2cupE5)A{-I=czBqB#*T2A^rU5?44OQ%Ry8f)cMj?@PJ75R?i&1jO{l8| zvCP?+62(p9YYLIlIu#9^@>_@o}7Dj=qHRU?~1D{)RwFF(b;jx%t7g5 zL9vLo0kN3KBeNEo-CvJZ4?*ex7X|$c_|a4@cC;S_jKl*?!LdjQSDjQkC0usGQUKlg zV&T!e7@GpEn}F7lXlg}$pKDnu1Aj3Zag0p53VAFIcH$MwNLz+6*p`(pLChvOE5lJ& zqM{0tC*~SGRRL^aYI1BFi#XRP)an}`wKh4aNyp$3t)=Z;Xd%&D0gH^AP^u6X%3-H* zt1{K@1(~7l5aP`%IFXB;_~|+45x+WW9vKzX6AFowcPBEH@hNuT4|9aYcZeEbBpTBXt!S>Bm8i_^rx=Xv`))!a zt4!rGK!N@#I=KZcsqk_jwDu=a+XC);QX;bG$(m9*7e-~T_zBt`<=!Tt_l5EW9GUrL zLuxOpCSDp@Tm(<>`8wx$yNUjvtfdF7=evp2@r{SBCF{nELlnm6tw>4IRu|A;LaU;x zXCIh@IBhawo+_gzQ^KY)GD_E%QHU;iye!>L0|{nL*{oUyXCEy)2FoIKZB^Oi#?abX z(CR;ZliaziY)Y%ip6xmyegrW_2HgZ(O+(6J_n5gdeKYuqhv9`XlZ!#G97bs>3qbrqVFifGj>(gQZdb} zss03Uu4(4*>Y`F++Jh4!sw4L*_oQ%5{KisET}UlvC9AGh)$g`yyGhI}$^IorObaE{ zJ2jlTHmt4>U-eySmR30txq0YguTu?sHCDo%ysEx`g)<|>Evwy)$cCu8!||7z*V^}6 zziK9c+Cj34(PFV#9GWP=kDbm;U@B+X(Ihzxr^CDSB?0O z2NqwgW7}7#fv~ciDnP6r@JJ(>TDnf{)()u6G2X2}$!@T+J}trFFiWAl1ERp7mx z8Ns%(wN%~8=ytA`c|KhQ?QZ)B@F4!T z=hJlrfky55f3@Hd4)~pQ^z09`%4%gTowc<;|Gkj9i2BG{*wSKUbp@EoG4FAl0_!?s zQdDp4|LI-Q?;5wl+suxIre_=SyMVHGI1LJs&Sc^l&3QBBsV>E|kz{VKjQ-e;js?R~4A9K%#7CfmkuCx_-fEF_Jo}7hrO^E%E zD+s-nRa4TKWV7Yf&)9oJjT0IeGokrQxCeo8s_c6KqnPmq<|wMOxj!J9{2a$tF?&u! zmY<4IsjMSo5)p2F6)5+RJsXtR=vLIjhvHBopHVuN-w!&Xs#Vlc1fRW~%vTaMZgI&V zfz$du7N(|G^Vte@-e>n6E4`#$3+efvJ?!*&Z(!DiQ}SB+&L_2-6aVUA8dA`p+fq9r<-}>xR;tHKyyx~89G8+X!O*ckt;5`zT3sr zohvI zjrga*XZhDLBZuEIsXOQ;Po+%(ubJs4oEfZt$l}Vt6FzFhtY> zk`1vkx{j$K(wuC7;Zj}Yr2&)1ZL(3iNS*;_sdl4}IHoe-Zx_iZybM3xTbvqsGSN!0 zA5+j1zzV=EaWO!or*tF!mSKe*_De-h8|pKr#K!{~Lg*zF zAz`r;te zH@OXxd-Q92uT-k!c9MyPM0wIcw-@|9l;MvQaK!$_`TF3Fe<-!jo!Lx~71ap$ybrxQg z!96$bpCHWStclRnQ@n4k@H%{C?p=7n*XM77?}`dhrt-$~{!{SzUbQ&^2o^y5+Dz_^ z$-B5&egwy>M*JI*0p@v(OBt;07kpMf-hImZZL`nyr47I#B#5T(G8Newb zn!I(M&?%apw>KAUzEd{;Dm%%zS>8A?uXl6ssW|h8^ZtE9EdP=iOF`zjO)lMgT)Ouj z&jB&kOxlqExgrB`SBRlIGK<)XI!N7jc!0?(e1Bf;MOX};e%`+xxr-}k!gYtk-ZEKg ztsJfGyCFxPvxW=4FC|;J0&^vHK*P%#<*?;m@V)9UfR!~A8un`FP=IaISI*GcOKe7) zqEU84369`9Se`GtsT3)mQ9-Qz;R5RCg40aAt29LeQO_={)7L+p>F==mVY2mUzL6AEIQrP!5DypP0s{EW%fCE`M^6v z2QLA$py@;@bG>~m@XOBtT@N1k$ZnGZO}Ifb=)W$0$o~WJ=Cq!8n&n8Se(*9QSzC<* z!1!(Ck8NgKHa<<8h%bE-tvr&>aljbIY=0Jh%jQ$c&kIA&ARCkJRUo~%#m4pHS`&bX zsT?gGCHx+I))fyu>DXqqp~QCBAz{(?m{FukxHzf zlXGmn#sz$wG>~g!3`?^qLAIlZmsw#50__8qAKws+|MSkJdV|>-03*%Y% zww}c(19qYCcGoL-ULKxHvRn~a7^tPAnITYjF7mD(gf7vW#A*!SmOy3gSZP)8r9Kpce=BL!3H^Q^D7l&g5%nau#2$RV$b-l>=)B%aWF+PF z7dLFgy?1xZB^-F-KO-kJU~#6Gsg;a-5fu>%Y6CJNB65mDRPu(=%X*RZ}=c#1V{TqmI-7Hvd*p~b*? zZ`hc;kTq-*p2FNmZhb`qpxXvGt7ZlJBawX{Fiab1ZGWf}>uqurd`|s$kSgrf>|{9|C-dcQpO2 zkjk9meqq1R0+GXHD`C{Q}*9*Hc zg>yY`#vO4)xeh%TE1VkcbA-ZkzROv1G89Hcfcd4 zqS?uM?+a=4-lrnI91FM$@F7F|W)UmxbN-KtY_6fTYvB(YORK$!l+MuOZ-Eb47P30^ zb`hPjup{^%#Nhh2(1|ZVO@^!n@8%u5mdn!4dVm*>NOEF#%FPtMJ$OCt6?~Z(*iXv> zG@mJ~?9oeF<2%7+S@8AlJa55wA(>?+3$GyG-AeQ9)?*H2U9ntyutEIR(&vbm^y4|u zRw9-obvAhx#rs3SDNaZB({hT$Tbtb^Ps=OfE)BfRt+YpjC=<${;llWLFz$9+*bK(= zxzDKq?rVms4VEYk4IAYc_(}Z?zBuP(uoV4EDdsn&m|se4jFH?v-YaZ-H!NHtvzT7l59nwv%cIWG1|Ff*O$AtZ+6c8OWX@_{jJHI z91)l^#25{ojep%PYlJ&2|K50QoU;Nxp%GMNRkNy(rg{q_hUoQX;S#hjs%hb{`rh(y zB$n#R4~V`pAGR8q3DFD5j9XveYA**4Q=Vp+^Cd0+faW7@n+Ru#qyBkU_7x=9maaQF4|9JR${_NUV zsx`&Cl_srwHtZHellc$u-y|ZEp)G>PX|)@H;BM%rqTwyUSZ#mCHQI35KY8#oz7_nB z&J^mFb>w3lScH$A(=ZaIO4yh0J9qI#xR;7CLZeq?yH$H5sa?w5iL5zJyg%wv4HDg0 zy|W0~K~lCxoFsVzR!P^hp1$n&59}2?%~~Y|FFKS$t?T$zcn{eg(yCRE2)@x7`km|1 zI?YV`!nIV|M)w}&`ZH#XNreGfs;IMw^X~C~I{a(KhldB9gA~@vdx0DKmjP<>GIx>P zl^ARR=>ZGLtlAsK6TR2yu79;O5?v9!2Sj4Q{`r_PvTHZwN~ zXC56rLrG_naps|0Wmr-s5ohkZRYp1!i!=GbGlFv?DKi0QtfOZroGB_*n$(?#67RtI z8U9rGh#k(tGl7P1IIE~s^?wL^6Tqm-a}D?`vuB$uKsI196ClX|P8J|+I+>8e5;bgA z1X}~BO$b6rzydBzNR$9#LlO`YwP>Ja5zPeB5)~80T3l}L44}=zG77Cq?7b)JoUHRd z@0ozKxBvgw4*9n8o%3z)_wKJ;C!j9wP91DI@2#7Uy2!hA`hTgT=lt*1{om(?dq>`f zSP0Z7SzwVzE4s-KZ8!t#CVz|n%pJJh7IvR=R7%;VlMZ1kV>$?F@@OFvv1+~#|2X_L zX?5Z5tuw7ZLUzGGvo}&WW9z)kxH)JDN$1DcFTlKWC%hh)mlLubH*6agHJxWACilpCpF%i3tIgkxL+3=IZNRAOz5v>CucfzyA28GH-T~LaObo) z9*VwW5sipq;IIADvkm?_6p3V;wb?+aGg5(pbF{9Z$Y;?5zW4$rKs)-P2gLNlB=_{D z>2e-K{B`IJ=DfYl4?3}mC077Xm;|f1&u)C4II+9!&6tkpd*MU4*7GC<+HG( znS&??=Mk6us5IHMZatGw=wjkioC#Ywc~>|n?z>qbJ=)%S7et# zxb3k>p>FeYCP({j@=l-=Uuf}-FdZB&veq`QgWWdxTMvluHh+Wo0p>H++oH};ok9LK z);LyN(&_~L)@`ZBOttN^2yL1w#Gt>urhQF}5G}rQ-Rd9?lM<9=x8?S_wtbhw+vVBZ z0=-kxpM#Hh+<~5SCGb1wwcDAA(BT9Y4%?jU`^35y11RUedm;xdLcjanXOdV2Vx?8W ze-}@h;igkhC3D=@aqx^kzU4QW$<}nN&1YRrX`{s1utA`h6puF7BJP<_gV`o)Fo$A4 z7bKA{P(ShD)lDi5o}Y;xa<1dlKSR*&)Khg#uv|)3MKR*2HeU_1?9@}REt2EcDaFT| zPrJ{kRPdk>op=$pprkz+ojAIiS*wBEhCESL<-sG+TEup!1pf6So{zhuYmt~tZxpTQ78~Gj{Jl&W*hpSv!H5SOV0JK zH+tpLxJ8aLQd}HvkE9y>6~SxbprON0B00#9o^WWqj`+qj%Dyp;Q!?Rg5|~Pf^mSs1 z^u!DU{2RZ7h!z|?*BQhQuabX`CuYoXbNBIx|3W7s0lh24Z*Oq-(Vh@J%ph*f#2U!g z5Fr)RtqFcc=OwDmrQkw*k<7sgc4ZEmv@)A9{h559il5$Krt+{QM}Qpht7{^>T7U;E zZftR|w1P3Xj9~3GDswljOglJJ$Di@tOr(_tKPZfb*>$XxS+8ao6=d>Ky?-t&QInLy z>$X5aZorZ$ry9MtE&oqL_*(q?e@+A*0fPmaI&g-C%kq0~f~4zUz55n2J(rQ(C+^De7eST;V&ybG2O0YbUJbUwcGcZ;g5){YfBKLC%9 z>3no&=%E{)&t&<$)%gv+!M%iAf0i|h8ar|K$(Pg02$}S3f-3iYtVi-_fdZQhdX%>v@*j4qo zrq1}C-$?ePx4;XUWML~Q8rTtGv)c^nACax#WAE`-L#q_s)_F&Jtk!w9dF_nC1o~bt zzB6DKni?#)B}1!B$PXh=5`>;2X!4i)L+VU5da-+?{Kq1Se+=s6HHw_I%<;Qz-(a57 zgy5=G!V>Yd8_+p8LsTxSr6=`Oq1B0^QU1c_BKpE_U{i>1g!KI)d_W;(O%;D?J+&>l zAsOq@WI1GGTeAz4ZtyPPVY|LaF?(%+Zyr_7Q&>&vbrweb%GGbABY5v((Q^Y4&dRB8 z>P?o*x^8Z(&hT@Ya;q{lu8>1Soh%iud6vo2u2+lJZqLr+D>RO8J=ud-Bsa7#nV4I~ z>s?pjJ;Ns^2ChGZGm1#1gJ4lfn{uxSDMyT9*={ykl$ z)hf{8>RQ+i9=_&D=|j{5#BN?&XaK(VKB633#h2|W_^s6k*${`y5cHyJf}1s&3QUCx zQ%&K`!iB)B;NyY02KryoF^-}9HIKf}^a6MuXs0ll3aOpxg%ZTmU5kH>mKywPvOMP2 zGiCPRD!+t4m$87fD_$55L7#e)0qqwE^rhE4?NWxDli#O7ox&9C4z5}@o;QyL2c8!L z138Z3q-ubd@s|wJ%khnA){1+(T z{qxkeRr2~!EH%COTt7Hc@Pf^LtwcL|_sv4qw6>6~K83jG>};JmSpEW)My1os|MO>9 z6XYi*&|D_$Az+mk;X9sA)YzeBhrXI3R-W3Rcdm?9JLx>NZHRKL+-(#&Ze`Kh-CPy% zgHArZwg`PxRoE1eWqOlOJxx2tD1=ofiAUP(kaN&&m?+M>I$wCzZQ9P6%`O^$n_3OX zbHnq)AiQiGS9WBx(2hH2zzG_`md7VB!^CFyYkjdsve+?NIJ zg<5>8g)llrVw@1M{U^_;p;6Vg^2c4Jv z`j=}NQ_x{V^o3N%|IGo<7lVG)yjjtrIIe@A`m3I&ykQR2WHU~nKRk=D$FFyN*Qr7* zuQW;V5N=v{x!B|75a$|v#uSUNavOW%l6qbvqz{IDfL5!vRm-_iuv8AP_@lqM&<0hx z8N;8YShXeFXG5sMm%v*BZio)>m<*}VSmW5_wmOaZ6KQaa9VHxm2GCzc&v3TC1^NrX zNi~geu+xoIKVkV0`0uZHq!GC)R-FnD%M+a zBgL&f3lFGT$6ol42?I7X4}LKeNrr@J~*Sawa*;q!_~^b@k8& zfrDgoRU@pkmp&rJ=;7-%;Z4ff9;sU{O|b6UhC4s@1@aJM4eMr}&^h5*M!#F3y0X%` z%(~Kw8L-&Vm#p=j?vSP~BTg&sIt}^&EZ5}!*6}A>kn>N{RQ^U+X?KzEM>$p8U6i3f z+^cTOFJEOQDc#WDht8lO=%&jv5=~Go$H^G&tj!2R%m#Wo_wLhA;%P17L3LY{-Puc5 zy^5%IOZG#r0lKJ&NO;{v5<;mMGEG?gz|txf5wemZ9wY2~FQgucEz`l)f3XBb11|KQ3=4YjbDT7IEy?3oA%hI z1Ir%pJnTKW4PF9y_!=X8pt;`On!b2Y{_|r!aaE#GdZjgQqkCW^s#`QffzCD zNa}?f$-o-t!Y>6EW0Cy=m|!ud6#srrC*SzK_{#a#0ne`*74UuZp^KAuwK69Go`UCC zqRy1#Y5olD47K@YvZaxE%ENj4qUEZ{1jp%C=yq!H{7OK z*8t`rR{ix7$+Gy^npAn-*a|f`_q=(OpvqCSu*X%t^FPE+;ah0zb1Yqs=qa3Y?3A(4 zbNlWY4Xl7;+$^9)xNM)*;63NK`3zfCWgG3}WqKz?eET|Eee)@b7?uOS9)Op)^X~YP ziI#oI1Tm1iz*7KY!ucz(OQ*5J-?7li#L2~3l(Q$7&#KxPV!Iz zjQFU9XcDXoptsj^)!Y6Iy*m!^N1wdTOr&#h__270-}Wd_R}Zp_#9uZmrW>Yqx_nQ4 z0N=>uQJ4HS%n&=Sn{pH}=*?irWfH;~b&!9L7hAzGU1Yfl{2Vol|BTa_leFToQb#eo zeDT}!;KxOg7`c5>Lj>egoXZdRA@mL6S=UeSzE9q#{(*fd+Z!O30{k53@ClP}i*sTy zr}lSB;dU-IGRp`qo!+j9jmR2{)bn<0?3k=@_|)5KDRlg0V=8#KJK(2vyFOLe2dnk~ zAvZE;Q8G#=-nb%#*;zajX7|rxV~N|l?grs|R@iz@5l7#kyIYPPm!=Reyv{Uk`tT*@ z^an372Y$^l?>)^i9OMqloB$^uAM9k~LtI`!Op}4Amy%p=Vv6|j4V~L-ROH$r1PBe1UjHRxaEh@CLa?>gKdo0H&O_DYKQQnLkpE>9$TTjD=f+Bbs6nh85kjUCpv zmD9zN)=H^%no2k-2_FklA~jfY#r z?Rzc*rEw_nNx-Ly`@x4;4jD82hQO1EQM~Ue+2Bz=4|!hv=Z%BX%;a?JXrdQ={1|cm zZO^$6iSI|+@)ReYu)6m+zU?Dto15$!G4fiU;ht8I!|z-++yw z9kVPbZggdI*fVraU-|*LbOB0dp;Unw6=)yI7&qhl$@VryeDf;NQu)rc>(@HY*!-N8 zh-<*kZmTQ7Uk0`?YY}NsDjpB1=FjnSXUp+(8S@O+VQ@7WbF#AqUy+`1pNnAULSYVK zTS6lqw~pRHTDYv+=DT^ehd8RY-*g0kk2=%zi7dJ2u&VcqMa^u?0zn7aL1`O2fgm1{ z&H_jY7)#@;S#uDPYD>ToqWiDGh0%kbWPsmz%$MkRqf%OEupxHBJc|L6zzG&APZ57} z$TwQbL2u?G8VB*b;L$*e&J04#N{#)YoD^~Y)vk3PK)S-1y4Iu$ZfKvI)}_IEm=~Xv zx^j~nn2PM2_^~W#ukhY@cw;y|;ebuyqIlS32lD(dpi>C=1}l;rmvWpr$AQzMjnbJ- zcTyMRDTrldT#@Vcyax^RxUtu}_V=)u@hg^1vFWW?%W)Bt%jZa_MEPq zOW>jxp^bm-LZJ!i=Il6dQ=T4NCgdR6l!9fABwM}S^=?m`kejmz&wbq5m2&~@X=f)1 z)5MG$R`AwlVh4)X>8}@dhk97n6V%@dO9&R;U}r*)Jz0DgdiW1 zv(-AtnAZNfvd>`f?H;2{w?@gk=YpdJ-+x#U_O<+M{;r0FfT6R|JM$X*8sf&jmV(#_ z#OYWBe9N0WMZ9@~=(tEHc<7erAmOIS%YI)s^V%!4>(a36{s*U+&bz|MVSlGV)5GhT zJ_t#iIQIs91w5`H-X-nQoKN6Grq`SAH9jt}mJ1Hxn1%0Q|A#s&B$bSr@qm(X#q%>b z7jR8j1YU+Nfp_07+nh$q!{cG1A>Qp;R`*!6wy_czVu@rJ`NbfT70pH_zJ+{n?C%Fn z%n;}FbU)|z;%1Jqkhf!;_}>!0=F1#f>6dB);88HH0xJfc33~O$_B1QbK)??Dt zLc2g*gLG#*d??!sT5>E{%}f3I4#uxR(hz1PvVPaQ=6iV9Q?M1+!LMf#lWe>TwU!Uy z=eE=izsaEVriqVTPsNwfY$uD8t`i?+r=2J=Ufg+Om#q-{lImDfviQmM^_WNBQ}T1v_+EHoSW1zc5qs!qy z(L|AqPd5OR2%w7sSOa4=I4`UV1;k>^Q5Yw5!y&m^xR^1$wT@s@&6=BQCZJ!siIYX^ zn>0$VXEXd0aWM&UX^PlZolo+*to^mR3cqc3+?LvMT5Y-;55oU=V*Ys8=$GK{j&HGx zfTuE@`-;e8ri`g(lPv9}qGWslBFdqB0l0lL#PT){`Z2geAlK5Gwcs+vg?c?Rz$ZEi zel2Y0Exa3eILfBb30%A6+sZx@tmBX7v&l-(6?8*sVcGJR!EZ2M{_nNz3+PDEB?^8O z&3J>Z3PuXAk=Dfw;BM4nrqH}^DNf-pZX^l;Rn%sNc&nLsb}Gann_5OCz;5vzd8?Qq z+T^-BPtCp&P!$gyGkWUt=B(ShiA?9UQc;Nn^^1$Okz>Km))eZmm0^ap~d0GNZ z{uQI|W)?Hzdx$!`7_*{A3q#W!@kp~8@udt+IgT}XD;?!gA@CfnZlg#w3V2!0Vdxwl zumcB_atz-+!zQp!K4G%UwBZ7{H<@O>Ioy1xF#>j{nI^x(RJMm(mi}bS&5Sbx9bM|? z)`+DU{w;N|CDA$uBDL-dNPS>awzNj^&QIEP+-&G-EEO(A?)$-?A>P3{H$FA4>}$w&)NFxKhIeZ^vZp6miaGp zHt*l&Y`XaM4Q;iqip88U<-R$iXYb7051wa+Il#n3%SJJrfoE(ZUrzJ62%Kl;2yTLd zDWcG##tG$_JD#jJf|d-H;U`nxFwoh__gqZBR0plMktdU}lRj8;fFLhp;9{en421u`&ZeLw;npO zrVUTN1RV3sw#~2>DeV??S1i8kF`K=C3P2Z%?GYBb_yQHP8!4#;rlOQ9m@`r-}1% z$Gw$DtM_{e5-eyW%+rUWd_1BpEeE`R0J^E&7Qopf-7t62T{B73lJqf+xpS9~$O{^#4 zfpEwVan@kdFU>}Z-n|I#{`M+y5Z(bME$*WG7k}qt{bheMWIeif8|jVi7t$NJobq)v zS076$Ci0b;YLYn@@~qX2%o;qqfKFK+Q;FWoF>iZqD==^6eKCwW4)Yf0*S6P&dz||v z<_)Ftyq#kHLi09>q^~Ppz24Q@`A2wfy599oXAPt|%a>$24&Y8>lOF}=Ax0iScHa`j z$$H0LFWrBHaFeyJy!9X0(wsKPkgmwL;qN6p3Ej*TaY75YO^~>)zzofnXK01605im1 z=T0=S;IsxTz&$&?8DES@P%nXY?gDO&IfmWccqtAuv>x#S{=yQZ`$CYF-Z8tv7nRV7IX$GEwESCG>(E+<_*|@ zg~N;H_UN$2nZicUuLj`oW=LZ}GeBp^=OxJ}9Zb*JTl?h-qTGS&9vO{$E?mnbY;bA^ zbbaIZYCG=dBY<~K7oWR^*kaErPr;+zNtM-rnc8|yaadWEiYNZws;IULstRSb>Nu=w zPNV~RWr>^H%-f?HPHppp{2;xdkwYEsjoE0Q)poI6tv24 zEaH+YxKQ}K;QMv`w%a=XkWJGlh@1+&g}@Uk`k|+|8=$)nYup%JzfSJE57dkfeI}uw zuIqkx@bLMiuu&oZm!uUvT|`)8SlO+E9?>HbZ#QobmE|BTU^2o=>_eZYj!WVB&?Y}Q z9dYnd1@16kl_fsb%2gK$3bOD#uB=d=$du>hhgS3UM()ncRD*VjwU9RdGH}bYKzC6- zGedoe%E0+Xya1ZB`c@U@OHK2S+tVN@tEYpXKz@&2>1&muXQ+S?nz9ICrb0XQqhRElR=J5I*TQ z=@bzNYWN# zZn-+iod-X;-G-YhF71Q9bTL_a{@~f%UxVFYe14_ej<4b{rbn9T1hdBJqW-$tP1@^} z_tkxS?M_`4BKyY3bm`^m#C;OML)%pgo>zsn^M95oPAT^jMy3`P#~`vy$0vx1yQP^d zf>NAH%p!EQ(5s?)aZHjh)b)0kvN}AurbveG;4eQ1ADv3qz;mQC0$rvpth+1c2F`m7 zsFLl*TOR-Znq0<6lDnGK{?%+bSMCoiMFr^|bC6oi658_GJumc;E-bjGxdGtIzq2A? z8@vM~+~+*GEeU()D?=H$>T9+xYLLz+Y-bWo&NZd`)rPN)JD7yA&dbt*P4S@IriTU&w6=fgk~?<5YR1iAF$!*_U{s+^Z=1AfPtltS=f z3oLp3UsqQ20eT>ATZ{5Iv}=rQo*Dh;IYi-b_;43VGdSNK`V75d!+30(4GL})%o+#2T zCi{}Ew6Y(LFtei-)tdj5))_bZFEw0Vn%Bk9&!3d;l=qApYSRE3lS1 zPT~P%byp?<|Fav!>22gkAVuczrHT=4qzM4(yTic#I{Uj^gBS>}0K~zoYaQ(-O}rdn zObVk-3%Q2(NgS_?v5y;4CQ;tHCuV+(0XS)oO-rA$dtw zBu4GIs@oH!c^BvJ_EcS}t z+U7}Zh-ldP9P#3I7V2?=nAn$U_enukMJ`V8W2&6hrNN?x9q)vu7hLeiU~Cz%%W7(P zLkhB-a`+??QS#jdkHYZI7bnaT*ERe8u4thznTatn?jY=BI-?}l<6j`CI$8*Yr-)mg zv!IUSaf*p%o-G#q4mVO7xcPSfSlEY63IkVN)8yZ-P(CgxnqJA!;WR3mDl?#kIo;&A zf%xXnfUm$b!FD@ke#Q^*L`VBgUBEHymi+l_JTK^gd;VZ}TWSuilUjMmBI|0T$uar! ziPu9OzkjgQpsq%0HOV;xV?x_xv^62xX`)_X?S3}jDsqgkEk%zR3`I@M8EKfe*ZE4* zZgaK^(ja;u38@zjqV3Y2M7uOO3FDn#EA_%RxHXG!Y^!SuFO&LthUAl|q0{pJ_b;_8 zlU_)Iry84Y-gt}%^t|KH{G*b6O^NivQj#Gvu@8f%6QtY{#liE<*hknDMys3L?Rsqc z8-04ip2(F2`Q(+=$d)Ur_ym$IMflFYL|+kjUSIFiO#El#e`*yw(h9OY^q{JOHBbT| z{F^`b6DnCdLz7>(J?6X*o^pmwuiI8QM@6eI4pE1J*tOhL5!X!q$bLKdm@m6PnOO|{Qb2n26f|*nuC(@`1>nYq8l-nEXP1& zFtLxj>-#LpX}HyIS=g##X=hyb_mr-XcBW1rX_u6I`}_L7q~xi0TNTHBJJPB+)pWPC zB<`D$(vsBhyQMG3eK}J4a%upb{=-RtK9E-(j>9=%VbR$&{Qmd#($h)F*?;_={J+)p z^luEjbPOf$eh-_`6D0SyVD(x(E4;ErpMv;R(eU>3{C`;ER!@f4x5oc>Wm{o+eP{j4 zBz5AR+H{fS?MUIKM65OT_|>j=I>~BMfz%(6Lc~g>-bRW;yw9tMhe;_lQitS}5~+$# z6?_VC#;aYgc2=S<#$ZCP&^AicL8q0d&dL-8aLuY1iunCb%({k}ysYkBo5FLo;xh28 zDpM}QPy7WbpW7K30Q-hww4`Tn_inl@y$m$E&t z=kx7|KUVsQeR9;%@S}Cm|6RH$x<=Y;yQNVl)JPka)=2AdT1$=GH3sh}HNrO;BxbO# z_15IIZcrqs!QY*n=##|g5zFeMkKmObJiv*VlVy(DzB!0@t8x|RCB@M94h$TX?gw&B zBAFrdEj?p&LW+P9>J~eJYhL@yU<1VmBmc8u>fU zO1*l)t4@4W zA}tVxQDjEJYLC2!F@TX1#H@2nV+wQ?_4Q;oEPCVQ2&e=vu6gFZFZ)vhttwJ1mNdfr z#=ste*4+!3&1`;PK zk81Fh{~G0D{dl3GmN5lagv(O$03iYpDEK(t@2#FoL-jqgcR=plT;CJDV}?uRt_Lq| zva`O&zR}_`g9`!=pk5ybJ`J)r@P56M+*a)InL;b- zn`0j`^4&yt*S)t;jWis3=SCY0MNO#AiZYY0^}p8auG6L8TSqaOez1mGkK%Saizj#2 z#Xv_PGMzCUMGx{#h%x!W=gd-Atp8$Mio}^+3a&fb_PKvuPgB+$r@FZg9#N+{>w4^2 zG0yFdIqte1LzWqyh@R;&sy~L@PvdDLU;h% z(2e{3AIb0@iaUA;x(#;85{w~Pt$?9IP36Ld(N}ff@R{XZ(_dI?t;%CQiCw?U%I<&YHj97E{eS@Eb-xd5i@oUDf zAHUD=`xL*6_ zrA(Qx5ALwnvj9G$;4d!Ci>QOG&@Gm0I=r48!*|NJ4<`@?4_ep9yWfD>=p-ni_O4*6!}kUS$a6TUeK0KbH0BoH$alzV4Be(X=XJ0Cau&j@wE`Wej= zZo_@EpmnRc?_sC@zNMIlIrk}?RzwT1+?VMZo$>$VipJ=um-2r8aFHNLadMw~`>8L= z`OEVFKc@W?rEo?$l6$US1^FUHhw$sr_~|-Sy1bl28LyAb$Budq{(JcS$_g#$Vnqde zLWgJz>RRUf|9g#CpO(3|mLQNCH|RQ0DEh$goX22W&3~pzF3d<0Jg)GZnVFVs<;nkC z$CxbHN2UB}0ggP#HI%2`&tqcrxnV}Fm?aSm%bA84zK}N_m6~SwH(E_;DD$6|*302< z*fgvHe^k;;J1Xh$dl30B=eR1b_MpJ*Wj^b00 zOb56~Bl(35fGt-T@Y-l&TUS~SGbtdmZ{5Poq51Q z*IPShE@4c&YWIL@+$W8(@St|~F4+TZDy$D|6RqhrJ=U~LL~LMrXnx1?6%<41bp;Df zLn^#2*5siy>`;zYJlu~cL5anX0lluEwFLzrwhn$Ol`1R_(ly~-1Vi5HpZ%@8@+Q=z z(8|{2Ie-xy%27Js>Sz{hH z-Pw=U_1EMfMs35PoJ3)a+t*6vM5`6e9SkA`Yew2l>4#@~ zj3p5<>9t}Cp28kP>c0M4;I5P^&N;MVMn63-Km9no-}340{ye_Z1nx1UGk0cTG%#-( z8S*Iu=<%L+%5e-Rih*x*UBK*16*+g`+ShmIt=&ka;r$;$|$AL;|P`@^w1FsZo z1kZ|E@oYc+TaWefOHm8e%pn_mF0gUJxyBoHTJghvZyl^+`--6vW!wb%VgH>K)rxNp zvT;GQGeCP}LN@X`zHU1xG2e<4$6hNw3e5pf91fyCN?;=v~#5lpv zLAo22eMXFC67F1R86Y(s)`q1DXc&lFkn;7Z6`#aA!Jlza9i&}lr8%?@P>)f5F>q(i zR^FYxM@D8(D=zNy?Yo-wKI+G(Ig?+%GjALyX}dH&*iPpLahSWH!xt6|=*0V3FCf0@ z4;F%1JgCuPkyVB|^niXQ&;q1C3C~@?BD@}L-`Iv4U_Tl$Vh9iidgLZ{M_gRv4nUtW zqQ&Cin+9n+=AR-A7UvP&N9~7YUKaHp0sJl<11(5#1lnH zoUmeGTTwgmpgp_=JAyPv)#7fid8lI4=o5qd@Oib8gdB0EaC;rRpAJ=G^$kK^fwDu#Dmy}WWk(>MsqoSsxap|D zSiZ!$CfQb{WK3+|O#hmOsX9y8@(CkuOVlAqFSoR#`5G;@cc zOX}MVqXyZS5-C2E+PpYelUE^?z>7HTS)D5c{5{syx{?nl|0U`!cDZGtrtlHT6 zbjt>kvuS6PJjB)9yzY5&4B^XgSVx?(B7tZ#PSyqNMAC-1;oNJEh zD0n~l;13Y}@p)bJ)>j~%a7wrIZ%NOBJ8~BHgIGUKNCFl`p2OJp?qEsqZ}kabP-B2W zP0m#Q$8zG-Xpgsbo$H9tVN5z9Tu{50YFJBC9fvc*ObKt~LHqQ$6u7-EK*F})N?!g~ zj@Ludwj?|r1_xd;Y)KC3tnI(%tS5ydF;rPY%W znJEP_BhG zjbim?I69l70y@Wt=NK_f@RqPq=Z?nB8^ZxtkLS7y1_392zmBFAnwt zw95>T%>Ih==~C>21x+}U3dt;oe|Pbo~yMsXER+q1AtEy{}& zE{4NShNZD{^DuJQEUA+&X%>UOOlQY}9dpa@U!~N0=h!#hk_zpafHl&8t|qZIz50xE+3JLu1^{Sd@lld{WR!e8yN-!Uer-5Knr zzk#kOv?G11G-x$O;=U$n5?5hFKf|7<27_ejEz`Ied*?!~Vz$PtY9@=paHUqQRr)E( zMn8Z482l9Ysqrh5zT??AjgyZH0|r-|pVhq=kcLH#FGcZd2uhC^W;^%<_y-jjoraavAPH*+!{znzHP(oY-kQI8HH0f+nFxfdCISkf&aSD+1ZJ17Jg98ZHk2W zt2KEo8}{4coMU&)J=6L$?bDC@SlqiLCt{%=@cs~>zOiKk^?ep;XaeMte*#X)Owfq$ z_W6TX#VTbh5GBdD6iV58PKlEt$Ga)c3$2e_2mg#ok!#8%vfO3FI(x0O-jsm*v@+~1 zX}a+(X_oP@KurPqBeks z+rbY6n@%-QY3~rhYN93H$^$Ktq(N**7Jc^WiJH)e1v0)QQmYtiZ=eZrL~&DJku1iD zb(f?v!(}NvaZhBG&F^w0pfc&;!&m^yO2)I~exF1G}*# zk^OjxgPjH5GO(HBh#*0Cp6?Fnm2%Jrdm=oStnoEs2X0l0@Cn`{d{FuU+C-lRw2e8G zXANf)HSw@E13aq&HT#Ja7wp==LxOi%$_f4)-j+kwX_78TkH;{^!{J;~R`1b#L&96q zah(S=P_cATmp?z=>0y?IW;ZFC{A*F7LCKLGX0awafBwSWEyk$?oTR;WZr+%*-l&JOAD5Wy zk0H@L9ierTE(l5^?kSA|W@8CSxZ%poS(~1j?U(a-y1(op32|JR2fgk;@r(!FF!>)5 zkLh*tajwsfWusVV(wo!!*`9g*tVjE>sqf&J8r;?s9 z2OgaF`S#oH!kTt>A^9t!dvjSo1Ia|+Rl2tr6QVAG&tp%ENb?V`v}N61%)H+CX*krz-}k|HtlOq9>^t+q zg^+b0OWjF(vhj@tZ-M8*8b6lAq#{Wp%QaIt-hH8TuZ@FGe9>zSF5+NT$^cJ1w{$@?FB)Vfpjb%n7O%iEC zX_7I|N#^X?;Ia2w&e#-<%AT?Ee1q;x!hA1flM$6R$)~jx$w;^xAyd_p%%&W?1q(D4 zKY{HsYb=qJz|d5Q#EI9#K9BH3g5AK^ypXwoe>Uv7;9a|Zv_sW1wt#hGT???TMuJJi zo0xuv;PXwn&t+Q+aZ+LH6iQL!IN)bwEkyZHVCSA;y}MF+Dk;yw!$VR{9<(qG5#X~B z$2dXvyKBSc}Oc~tV=Q7kSyconSWllzdH)n{_ za_*$9lp-!2MbfyK@#E$D9M6sGeEdl!EUJ5X_am|=3d|7sstE7__AwURvGx&ED6_%v$EuO7Xea{m+7%`wAoav|^akqN0Bv%A zx8lICXQyOW+5;@0L5Dq`^o^Hke>EaL(ilg3_qx^9k)t`BE(N^#@3V)Gg4cY8jbl1@ z*$;BN8Q}xy<5m653QpHcrZ!VGM8zY0Ff|2J- zBwIm=l)k1!nzytB^H3rQA@EQG__ZKunOg&&{oZ8A_~)wKJ{n=zb7)9IQvU!8cmvIz zU&4!$y1E2ho;etkUy58emox%IaF)UnFLW`X$=OqZZK_YeCK`W`2+C!{bNFJ{%_9qpOw*8FR5@YmsZVta7LiFN)?8bj{EztUCny;*JhJ z!7Nz=L5@Uh?b^jGwRn3|-+SbHl4BEwt;N6epItfvYL3ec&*m~CvT>Rk%iufy75vg2 zkuq+%UplLgaoDAQM6z!DJL_@>%Y)wnitbi|UHbbhx>Nmk^M|==ZolF%Y-UY}J~-QVTM|cs-wOYeCLS0*{kIbw@~v#>x?&r9 zISOxVO1}_ZwxQUT0uB#R0KWf1M^bj+RD5Z*vN|CBc9DskD>AS>Od1Q# zgN01lK!->$2>K(&8Yv}~`e48>-tEw4u1p85GQf8i-TrpVvG#AboE_*9?R6RHZ1OQ% zbzO(ca-IWc*lG)6ifrc^3Gx94gC5g4z#rfcn-Qt5J67B=FSa{h!N7MT3yB(jzT?AeD{7yA0G5J#o@|ylC40X}2|d z{J*t3=>4H+^8aZE?$*Dx+v)Yj#O>7K3tqst69 z$9Iy(D%0qFLa*@tx0>-bj^n-9i{2+5;l1A9YrQ*c8t?cSf!+sxeAesjV)1|YptKta zQ@ph}6xdD2>S51n;PB)@+Lv1?)l1y;tnMAQC=R}Ltk%w5n}$7EC{^4owRR?@g<9$M zANJVJ<=6XDyx7>AtQ|IS2UjZrhh{*d+}b%S&1$S+eeI^6^W&&jYv%x-MLdLaU#25o zAmUNv*IRqH1QS<~<+Jc@!=7-d9q+dG<_2fUc5_?PeSP?!V~zUyP()|2_P!H5>`~y$ zn@p6>>dr41@(hAE#h9#}N7EoHTRPHstyGp8P||{}<)g$o0Lc!9&o+_&Gll`SU;L<=*S>d7j>mC>-6) zJyJ}<@E&r5M-=cUOh8sl*{TC(dI?8 z$wuk!h^*eGLTH&IM&Zvhx(qdobkLedjkR|h=Gj}ILksM?`9q$0jd#{wDVTU#d&~&t zJrxoGyYVJ#?d-$6B_daYwU=wx3?cd^bjIM7+S)l6Ut~m1W4y`ua#45cu%<(vFy!d1 z)S7m{kjGD+pI1S1#^o!((-xQae$%HA;jpA=cM;C zzMa85(VYA+Z02b^RA$E<h6f0SeZ*2G|pSV^Qn-RSF>Fi8yfK7a;RB3|KK|nV)d6nMU`RHnE zueYGOj{10OIIH^zUop@l*HM38j@0_bydVAfabYOmVZ(mteH4~XSpQ*~n@3~3#u{1o zX2|mb+QFX+X2nm4XrTF48+FikrrqwqIy^J1Hd5~gSBK*Hr-xs5+*ZQ=D!|(LA!-Nu z*Xb@HZ|(db?NWg6%^mN9LW)lXT@@x6T-M&^;E=6Do_|0}W9@ATUW2q-PPYcXjdZJ= zem~|rq_4>74`PhlhCF|j(;vpfxViXP^wK8xazQS=D)(|;PG6II`IDSJFZbe*(;vyb zoRZT$F>AIFw{gf*1IsP!K78*?*uM{X%KDjZF}o?)ZHLZgngu1h`U%!3VJkD_De6~> znva=jzP0kr$rpHQ z0A|_ix$a$8YA#g?6t98W)u%xx7i&7?IX85w6cVu8s)}EWLLTMzI5} zC`Hh0$g_3GV7T7(W=B2nA8YSc^uqQx)p_G|pn0vm8hp!xGr0)|o`!#!i7mXWF z;*9iNP{&`vot9?6Q_uE+2Ep#3bbcRn*{nI)*4`@2!Vo;yXLavi?We5I%!EfJMf;|V*Bj?cis(%O^&iy#(qK^k&f)G1v5ieCuhS)fQ!xH}7Y}O)#<)yU z1cB!>uiwR2tJ(!s(EVHwvnIrkZ+}_Em_i_D4m%ZG&Q=(NQ71!B1)n%AEzTYW96B#O z$mlY;y6Q;seYVOLZdNy+mlj(tg!4VS3Xj9H1pM6fZp~)u#>m|Et;1d~@d^oQL$9|l ze;Pc1T#H(i)g8K8ZNAcYIsEci#J7HY$n#6d+M5_m@lA(3k0PBEtd`SDB;|lc+L)eo z`*?^7XD4*E0s4+Zp2gDp!8ALG!IWDlZAm{V=aY~pozfxC1LyF!h-p0DOmQB(i0WR}bg1>S11MQTtFdJX zosbO!;PxZhH|`#oky$%`VGA^I<%q9p1Z`CT_&-R!`;GKI3*PKH0jKEc1f)soN8e== z6f|RLgPxm>JHQ(}EseHt6?#~W2Xu_)v7;bQ$Q9Ng2AtP($a`KI&G*SL05;M;ulJy5ygU+G??Ig4e_!tx`~P*l zpY8wuUhnPlZn}59`{_)NtarD3zVBV{c3>Bu)v~9tM%fDR+sL8`UOT#mI@PB13WF)5 z;-GXfCG9|ZLzu~i6PeY$xG?R+JdFDluT?Iwn|%2auK+FW9gv6?B(HU-GuabtMHuEw zja{KJDJ$&qzS!iYox?P)bQ5p;^90&ggNSZUxo0QPz8dsAC+D`J?j6)^mUG)t*SdNT zm=m>p9=Xj+27x(I?nUIbAoqlvvm=*@URKDt66794Zi$?G8M%j$TO{X7@rG2qAzjYx zL2f2;bB51KuTG%*QVn`3)jH@&{)o<(?`-*Y)oCeAPp2!JPMv{9dSh6gBedIHtHdc( z;}oiR#9u@Ul^!;mC)Su$X!qr?7IO&*mrf9FU#($Mu{1BNSjq@vd-R3=r*V4Q)qI9D zd2W`-YRDU)S_>OZ;xLsd;WtBLM@;J>RYw!Az{+Z2zsXi8U-Kfin6?_)r{Z|-v=nYw zsa@sQR(D#8wrHv^)vZDdfFNE4m>g+1EsX=6y>>u*7@U`Y&!N}WCuu0HqqN>jcnz>r znF@>S(^RMRiUn=Twty&>pbpVyL6DqL9NEtS=Z+N8SNO?aaqkyq5Bb5qcE4`7vRqjn zusgu(`IT3X{REr_ZB;$)XW0tHLBy5?b^|&}@Aa&aA>8j*rvdXIyy>dsiyTKYMKtNI zS_RJ9+99Guedq3%NN)`$tYFad=n#2*gGLhWJU~177TgrkQYrPIl8QZN@GN94bcK z$Oc5*>m)diFCFwKh6wW`9PgjN@xFG^TobKd3T)y@iFOvjY!h}GGl4LHT(b2&;Po^N zDlwavls@`k(9@p!C#e2T+`C6NZtSNZCi-l ztSkrT(fkkBz8|zqF8Br5u{aZHL%u#D@wLkKPdNRyCEKi=^>&)owT(@--ex&^5}1m) z-Idj?FT4X?CP1oo%aYdF3ElG#A3>TKMzm$Jla;By#Ybxo^eulO0z6qKbjC=7aF?B87MV_|#HWX2uoj831r=$Osl;c8$DM*VXp|*G zqYdrLRpPE;4)Mdxg6X*B7wmMa4I>MJ3{{~>R!r@7sgB2EW@6rb^HDbWSsO5^jUP+v zpHw7j%-t^dJ28zr9{vlAO@8VV=@o?{Nr##PfZK%)YEu;Ee{98QQ)C5yDgvj5Ab7-y zXw22ALHLbJCMgr7|5$7AMh0nAJXV)Zg4KIKN}k^CpfbvTF>pXioS4oWkdmHmt9vu5 zIx+GPP9l5_48`JRAWV#?fTN(rXkQE>ayiqTJ^wvO z0^YP+L6gvv1eX2_)2R~+6Q`?SxV*pcgts>{GTYd|A+E#hZS-!8ngxv z0KD3)?kcqZdYG5rmDT-Q4m<(7iOXgB}m!izqQ-uSdY_!&(Q=z&mT2Pn%~>qe%Ez{_a}%1j31gj|BNN zh8mR>stPquhB)=7ou$3!X-*%v~~LR^P|@pxYmPW9A1vb(ELu?Q1B1Qm)^!gx*d0x9_%RmQub7 zc^|Kgk?V>6AL+k<>i68u)AQ@$ubWv)?+ZoU^KxGg;oZ#Az=mX45>V+TjFXYaN&OCb zasm118;MJ3w+(t$%l8=VfX7C#N~$G{WjW0ds0zvxKJ(ze&Dgwq@-h}9zkf50%|^R1 z<>z`CSDJiJe}qZJBJcY$9~KlX=Y8WPj%Yscpb)@S+JA_%3Vko)V-nV-#+xWj^UUD1 zcyS`lcjpazTh8B^w?WVU-jlbl8T5QlC;0BF`QCI5c4;F!1TDS+<^40a7UzF(JYXI1 z(&)?o0?OK#qpxYAwj+FInzwWJAMs2tem=e=S+0KgWQBBoxz?C*TLmh7%)&uWzHf#)+tTKDdXok{zZl719mzjD zlGlyo1>~)resV6o^C&;)nJbt0-!1XIKMC*u5a)$m=#TH8`{5;g2jN$fGb<3!AxKyc zYZ-%VEi*yj|4h1`lcDPwRjPf*Y>&li3o=wrcn$0?mb%-(VcHt#J^}c&dKG*rNQj;>ZP4?gWSr9L8UtT| z!;m0Ygdpe}0Jrs0)Oi09yNys8SE+qBlLD3lM#eHd&TR@)8MHLm ziUqKCOc2zkn93n|87I#c>Qh$O%)0w|=(qXOt^LaPG{C&zQGub>@MnhBYoT+&ycPpV zAom_U(c1rwbR0g{X5r4=<2?v#H)y``kmj=d0J|haizwKS?347cX&{dbCRj=YFW&b< z2{de6{c?0v_y_HpKT3$52#Fp1&3#+&i*#L;KTgW_O^ee1IMCTUUGXG5wlG>q74i=v zUnN`=CcCY`?1nr`hM==I`K!j-d7rgwH0#p&D?Uvrg?s5;ohhc8ub%hU4o*_QZjK&YmG)wG_QPH+^0D=b>!krO<_l6Zck+ef3iC z*1e%s@TC_i9EJqaPtYwi2z!vy347%{eQmY!H2lg}2cYMZr=>v4u%~Qj2Vgq`K2Tx( z&fDKX8|u44r4Vaakv^~20GVBv$S9sP$$t}?8?A_PLi6+SAd9H%%C<=UQlxKYlVFD@}yqr)<5`ox-b2t?Uv$}KRZ;Ms2GHJsbP6_Y2>!L4SDe={mDafm~co99O`9==54U)8t$_pvYs0cjn*7PU0r% zCK!Z?!0MI}l(lhgYv%*2i6$BJ%%b>@ER@U3fj8CQGOG4eD@{<;n(R0Db z`C13vebNuMEyvM^Ki;Q==gfE5RIK~2MkyKdI3<%6p=2WQ|I*Pk$SanjE=T1rH_dWNS1l;%ifBt+vVa~bdw&#{}&pr3ta{*W4cgz5_a4+D! zfK~W|JcRof!!$bgC8-QQo}$uSzxREcY`ZNq#v<+ z>w+whpNU--+RQyGEZx*C!0R8r(k+e^Cj{z+(QV$Pmfv9K`Cw!H8|JY;2XJri_UDo4t z*;hgS9%1U@QplJ=a>@{=FkI_Pn~`A>!|FVe(v!Nyu?_ZXUST*^rC4~kq(ErG z3?uyN@3VKbkgXlFu)eYsPywF>PyAUa81VP}2e?OoU%q~qio>0zr&!fo6}Z9A zkyo)F*p73%Fy2s60IuQiw~^(5cXIfv$Oyo@IsAEKC*WERdm?)P@8$5Pk=1}-=J1D+ zy@2;~_`S$0fM4bC+mSMN?Bwu8>`PunPv;`M1+Wt^rT$yg zhWLkgoR6^wG&(kL_}Xck=L^JiH3wbcRATdY0?0t zKp7g#{TALDa(E$+GnD5wI_g6GUg2;S;*UpsYE?6DNjZEF!f!W`R7;dT9HZWHp}b_; zC6vSNo9CbfZIoOWe4W61My8NHIYucD!zT=tDpP*yrMQsh-+W)*L;D)E+*pk+c2hsg zHEKclEhc&N{0;ESv9J6X@K_$7=1o{?f}UF5v6B405997F#Mo!j^S(L3VR=*><1p=; z!_q+xD>(czhv_6WEbZnn|8jd++SZE+_@ZZlxe$xW*xbDjW4ot?p1d9p?e$nUjR%t0 zZwJ>u*1bYOE5LR83%TAequ!+L5Qp!@?C!psW_L7n5VJ|(vnd#&*{9%eM~G&nio-vJ zXeMen{C$XKpN_-dgcO*4@#?*(7mc6-)MQNWZp_O)fNF&eV zD_zE3%4MYA5Uar#{M35_PvPy-AdWoO|JtPlEQf#8MPo}ICrwD3gVL$@8ma8wTGe+^ z?Z@++Uh5*RA*VQu6t~N5f!=zB(#)n1YPH?GR&u=UM6vf!p5yhBDO-3fxi0HtWy&MH z5*Y0wNAcWN@~@XED~N)+rGplhmhvxi6#{vGyRcjaBR+{ z1CFOwg3K6(eLOVqy_ot}G`dB4oklxxr^(M}QyXBc0UW-{!)c6=)l68r@-EpJVg}4q zIi5a2r%R;!eMHeEtqzl>^ko;F4;lIS5OmcRu}W194d<<5fh#uzt(9JDXBz-#a`-7W0dN+FU2GKK91gEx{Q-~U@S`jf@MsP{ z%!UHCa@fh90G!X^#q3GIX&he2)YlF#Qso_D8Ngxnhtb+CHLyc$0>?vL^i8*^spqKG z!_q#;pJ-Lgq%mmoonhjk*qg!U4DNpLJoDKrfMsqxlI;U5bKp!?2UzC7Mx5Utx`6|i zV+@YKnp(D)`eX&Ld|F{SM&ncF$Haku1MDFDdKRG6d+8h>d_v~HGsD+8@N}YpAIX$r zV8l;kj&vJx=;6TQVwM0hpB)pv&VjRIX=I8ye4PUiLi!D{8uSfM056wU5qml>a=P4!XE_2!~q3fJ>JyHyfrC7~tn+_fvmMTI+A&pXPWlp=|6t@>D zuETzfZf6Q6tJ#UWAzyUd-C+wnmTJUkB)c<69ibn!qwq?iE%0D!NkA%}8rYH^mYza6 zw!rUj-q;`QzdrP^TR5ItooGp`He1rcC;LE;4o_o8Gho~CSIB6#z{9DOAN7`#e~Ek& z2dOi3OuOv-#2HC#^OAAzI*~lrlso9&^^(aup^KxmPG0ilz*BR=(zIB~WRF}(Xn?rq%Csq%`ep45hTwMYWL3(^k;?cjc!YV!94!F(LC2fp8=1#h*Qzqi% zF&Q;AT7FF@t5rHRjN-M`u%t)(%6j?-pbd$m(xAPTB{T&v(xPg?Kf_WO=fwG@b>_7~ zSUMG4p-tiKwgMc!r>?DtVGH~|b)wmT_*a4hxn@sjx&XZ%^paEfnUipWy)pL$JMocV zoOah!_wKZ-JfbxPuSM~_CXXwr9a9pqenz;j5XA|MIIV?RCq_IGFSb8u><6DMHgQQoM;rT(DMKXMMFq)20 zj1fn8Q+)s}L^4u$s8=y(kKaXIwIo5Rvrgg%4st}qqH zLR)VMOF0OA7OnTFX$B7sOD4owWtxN5ji!aA0l;z{kHf+=EM)**$z>$k0VDw{kL?c7 zB2zH`8_(e^=B;;?!t&Ef;W7LffeX<4X5bgT{b1J(9lnKT!q2GR-k5aw1K^=1pV@`J z_!e-cEQf&yUII1@W$QsX&tbU_g(cYk0Ur*U4z!Ose4W+=JQH=Zm1BlhgmDs&713<7 zWTIp@Zlf9<>&>}a!_sktn@sD?D*zv2WUo0;VM4lYJK0i)r8>~fpkD=j2jDEg$DavH zFR`o7P~5B=;%)&w8}!^~F%#K}XQ?)1J)dn#hh*~@%jGF7H>7w7DJ)bva(s{-f0lAI z-#}l;a<~k@W~0~f6?Y?k4(QF8aRO%C9gMiD%!?ebDWF!Qv1CKMp|Q5T1@KJY$n2&YmFfT@L& z0jB|816U6@5%BGR`vTSgrWP^)763m2cmUuKJm`!8JP2?nVCsz_fPV&@57-F!2f*t9 zn*o0d_({MSfWHF#CL1<rIx4a1X*aAWjzGPXSK=oCEknz@q?<1pFT0 z{(wgVej9KmU@PEyz(WD&1AYzg6M)kI9}ZKQRCY+(A67v!gBNpX?(T+Va1EQ#r%Tdx zy~%FtL;fbo4(hx2^bOBqKN7+VT{f)u&thI|uMbHZA$<(w+`_jQHR_%flciCkZqazD zV`v9)(pi`l7?H7E?0$~Df&HzW&x??BB(`srDSzm;^WBLNY3g_`k#?GA>4+bawsR`2 zLm}yTPW`E!WC=UZbyK&^Ob}6@pR1^j)EsTEKwpu0^u&xE9Z0lL?;9FPytJkv2imjEp_wF3Ga z&@5BVvmwa~XrXC2pw9sP#&itO$AIRWS^<3kXn`r`xsY@k&=S*fKyL%O$8-$PNkI3R zS^>QQXpt%BdCY%6%b%Z%mOKdPx29tVdj-&JQ!AiaKzEsPUI zgXtKcC4g=-wF0^y&{L)cW;2GQd4T2FP5neC@jYu^NUH8CM~l-MOtj}gi%RwARkGx# zmt+RuRzF#;ESmu@wp(i}al)j3fh8MZU&NF{aT^&SdW59$5Y15RO-m^(17UrQb69-J zv!=SOB5sPlj`zYsu-F$myO&TeV@+CI+_|+lg!8zhHicFgt~`Eqq0un}n%jRJRnjv7_TJb(FWsGR8Lac9j6Qq$Yv4tAKmvE?v3u|@0a z|Eth9xAfFl97`*bV$}N1C;n8!OL-_LbXJzxQlDb=>H`P?cZQT3l1@eB8M82m8Iv#1 z7=AiXg#K^*0rK9V=SAVbi=x09j+!)%Ym5PqBE zcZ2ASg0b)$8qNc6yh!$@4y5a{53i{B?#0``YJCwRYH1DxgQ<_D96K z9*xj`g!UAe{}JLE{Wzyw>Wr)!*_Cc7l)?+ zR>e{kMKX};RlgCb(vfRO8V`NEyz2-_`OqEolr=I!vZY*ZCa;5BA0v+=!vlC68O}f{ zJ#|Zte1cMN4vid&c^%YPEoJ^2lA?SUneNz+(t}|;G$K@&kkrBVoid;ODNHqy`R4cV z%V9)pit|mF@|43b@tvj|em+d!Acy~hr_;1|;d$K-S_)#V zK^xo@ega=N5xc~Yl!x#qkmdLsAOIkOy>5#w8(1%khckzKAITUW@#Fq>lnE2!6WOWV4i^PdYfP#C|R${R9~E z+1LE~Eecv6X*GmIati#jB*nSq#CXRY&KKb)E{qe?jkv#sGaK$F7TWW!6zpVDU~~J) z8t*8=@SN{OJv}0l1T2j`H8<<;4UvOvF2Xq(7 ziu2z3=C&cqmu>M`ip%liRYeM4b6dQy*(QuGX% zIEB;bIqFGPDYY(|47wCW8X_VI7wh1TTgO2Wo4;cfj0VC2|tR`q!No9T9 z|7qB9XdMpydOhl}6m@vC*qt%vNK?j$jM4Z%Q}ktI-UO*}eBK;)4YTC^4=g+;I9^7o zA+Y+lEV{|pYBlLx$Bf7-6N{L{c?28yMJ z4_5W@ey`*1QSOET&(yo^%FE9TeAZCRR3neuJ7A#*+gRAj_O%$Q#pC^;yC6H+en$sX z!y++i;`WJrKhh(QnH6EN;QpU*|N3gEt32DksxtL!Xd$whos-(c3aQAvb;s$l-SYJ+iR~zqvrWMW)4E{4hrBY zw!l;|C|&Jp2s($0qs^_~mW!T*(MoRvdw8q?ugf>U({O*)R9JN!Vh@d_JA`St>y*?b zni_%+4JVB&S?ke_S$S73RLFAc@J4?_)?F{1_&shKq&QOkp7K%8-%iXQIu92oa)}l# zs4dunu=}?rA6H&|T6-@W5BcXfTI+S_rK0$rD0q8rqAl=7DxIW;BncjbxFlewFv!6y z4>j0d8kR=mjAZ|klVLx!Y;KHLl8QojZH(HBzV$U&r*j`{m_6rk2G1ZT_#vflgJ(j# zXNUb?HulZQA-QG#fquBZ%Q-`YUuUC+G-rLd728RB4)^(7w>7KuxJx{)%hV57j!3|0 zNw*{%O{`AZnX)5!S48UWx(#MwMjgEfWD4sV@>RR^^s zO=b_iIacc){0XiJAk1A9l2+k%L64kK2wil~dOw1IQcg2y4btYOqzv0@b< zuQTYGb=aflnS!{9e=}-GD_~IipJ*!0$tLSIx<^F!E2vFr27ZAQ9LIi&R-mBte$ys+ z#T;pRZpd`En45fYnfniIszmtI6>L`%1^Cp<)m-$piNbj9Kb8Dz(4QWoLzO)YUiw7; z5KD?uDc}@p5uF4D@g@h2DQzCNX*WM17#^5E;tbFuXWu-~h|D;)((;mv1ZffE1EE6BkAr3E*^(@153i>)qL z1n4n9kK^xA{H-dW`{IyQ%t3gY*nx1;I#C$4aS&cv$UEFe%!zQSFV!a~&Bhndx5yZ7 zr{cD94>k!HNh31t_9#gpbT^*Tjf>eY^x&frSB^=eAt+@6r&6d5g53UJV^+m518C!+ z-IHmlJSD-9EXspY9B`7oY=H!%RB(#}8a0H4IZsSLOh1=Fg1G-r?aV{$m_2ha>UcS&Xs4Ly}`5l?eGeLa59X9u}1T47{Wh{FLWHF;4R|sj)OqBIHek z&?vM8(onb8f%$u}!@y(;od^XbvO19CrX%jI-nfKS#p0&pyD09~-nbc{Zs?6m*qT_} zj9A?A?iBP2mDC5+6}@o@TN;boCl+@haFWn$fxe*51(wL`OW0k&LZ!6sDS@?1Fi%94bs{IalGHAz)CVG zT|fwpzW7*Qdw@>_u885E0FMG!#_;AYYGWFMBJykOlIMYp)$@DmG$-VfpP+OUve-Ci zv}iW??6f|kC%VRAX7)(Vcts9)8QPbmr+Wa?PJ-Z>U1K4M^O%^i)384H7LNrlC7QjL zCV+M;uytl5Pc^pd7Sj;ETM0^I08Xmd$5wO z_2wdu4Fzp#SJa#ctfX@@W_l4YxlZo_y9I4i()ljddOC5jVRq$#K7yzH2BqYHZfpN$ zmP{W6x~Z4`E$9O{{o5Gb4|*!-LwNctpvQCil^f_H5BY8u#R^KHNYvbiVh47bf>H-| zrUb=mvm_|Bg3iAyunY7nk@c~!{1@{6iek6_3wf`@4#|($Euiz<+W!suXYe3SG5*bC z1f>sqQ-2TYX`cG~SZV`OzZs*Kbe=}byv|b-O!)_;L%pegMCzA$>K|jN^+>$~^uGK{ zwxOmk@-NwjFQK|k1$_&?WE`(g2+w0j?)7% zx*qiVd+8GB_j0;)1O2WTy`-}V-!cVsg5>-u{e<51L8QM4*g#(Qmr!>rjogg9v?%{}S~U&$a-6teTzZjLDyMom755gATG!ihXF(TZy>gbv2tw=7 z)2A(hyAQAP!ntO{b=*Qf}Y0dJ3#-C z=(VeAXE{Qp5rlq@e&_LjE&*gcy7O`C@8Jv^laq7(C<~CmxDfwYTRB9 zI$0gSB0QG<2S3yGS4ixe7;W#2&Wf>yy6$i}%K(E}Wt3+#Sizl3(MtZ_syK}d^x5yJjO zXZW!@Vkc9B(q&4~K6ep%3MK9@M*qh`#weK(Iyv1%Zv$~b)!c{O$xv`~wfyxJtxe_r}?_KBD5(58yi7ADj% zoxXhxzNpkvZO^+Dt2J+%$1KW%OZCV%z1mLo$)a*l#^VLbyuZ}%LD;Hv)F7S0R~2lt zE6-9LYVGkY^kssHTAf;4ZrvS`p4O6E7%7)9X<>JB{Zn@NZpOVPq(|87Zt@}YlzoUt zPB|aznlmnUIEUGc?gZ@pmZ4LUAXNRrWCXvR`~7jmT@f&-O9vWF8Dj5cTnjJ z%nToEBqs=&D#s4?W5yQt=~BEv2RXQbwPwI00Y+T|`+1lxuu)`EUr0v{>_5P?z*4#! zSYQ~9?7T&cOHMo34;f);E>Hd0FuFs>qzKl~2KIMgcLKY{G0!lvt6leiDTb^Rsq@(j{O^0Ij}!)EQAtTQW-z5Xl1{$5$G_ZDH zZeXz21l9>`HL!IYivT+W>~Uau(6JQo(>1iyDQknqyyZkXPC{kBc|qv~rsO<(0=V4M z3~$=^p;>Q=*09tJrKLY!7o=Ma3Lkb#+witBcKz}2$)(%|OBU={MHA`ptk4;jHp*wm zqUlX&N~qV%v6gLSpBB;ytQ~$M9-YOYu^?;`uvNfDaLmDdSTM=Rv7TP+&#|6fOygKj zFD7uTrx#Tm>*>WVoFl)BWz5g8%Pfm<_xa-vh0NkI4l1#Hhjej>f!k(AZ}1B=~0U*gnGZ=^5L9;8;%|*K(|< zkE=P>)5p(qEP$~=vtSFydPd4R)Fwo=!6>5n#-vrSMb$TC!Dc0H8iPM&+;28(0sRw@ z1~)P>(g9`RD8d5C?Ke_*q4a;Z;rhiKE&WG9&2T1 zcnkXhP!zXzsCBlmA9;-9VPj|aOrw9IaEP_yawNsQhW3{E*^_e(uonDyUKCeFUg$l3g1Z*hbTk7?$krf&+}adY&EcU zjxFY;bgBv{9p@(>cN2#oj5tU$<-$kSoj9F3!~!b01R87g-Fn$}jnj`KreKyil%1by zQO$^7VgE1hAvv}S_3Y8l67?lsPvUZeAV(cyAr*~QlFo$1Omab+O|WaW%n2)bY~p5W zvdf%(h(+WYaSpc(RN`>*4dIaV9r;u&p<8TQPC(y^cS4l%9X16eF@Kc2RU>er_`l3I<<~UFLc8f3Z$|y&Vo$kc`(MBwd6CT+T6x=hzOyUz<2#OaWupbUr5yAmddE)TG&c7kRS~{rE52nKYCi|K;wWq`&??l1vr$$S zN{y!Rk%ty$(k8^Y4{d)1X~aEYX;C*$Pq0^Lu6SL{wNbj-MNp72okrU`p~-bJ-&4nX0e_3osUio?1$JSwcH~VZ*0Uy$}Xr}_YCuXCz*K)cSV-UN1?Q@sxCI;T1eA9>d~)hocRbE@5ld7V>j19qKL zJqzqQr`m+luXCy=K)cSVRsp-tsU8M)om2fT*u$w_LA%JDYGBumoa&z7|K?QtsSUW~ zH3jv(&Z%s$_@tTpGiL5ak;cs-zAL6#nva;Tf!jEEOXmW+&WVNryUvLQQ!ijXciu3c zHy|J4Mlxqw6QLa%_Auo#Ue0&V#EGIf9r!hGT8fkZ>zwL0h&d&YqLBGf2kGCrTy+I! zDgVuJX#Y<daKW$q&So4b2>%5l8u zMf~J}h+rbGOVEL%w20(Kj2_39L{g{bI*uV#z_;%L9Y?_KcRfHfjaK5{H4p%cUIQYfZbb`yH# zRhqeoITgNw@@R(|^NGWx9Y~QM3!y#3Kn3Ib|68Y}A-~;7M_fS%crcxrenVea()!|% zEbR@$PA|t4V}Bm4iR|Je5vCnujIgHh+SL*1b)vIl~tC z(j<(O{r_MWgFRD8=lhGG5gD1-lwmP&9~eyXpTemP_rgwouSC@H`%`qfLj6lVY-zOJ z1<72%n$wDtkq5@!3K?FO+U2v#+1Q&2f?$EKYTS2kW{+Z(l;Dw@Zpc%JB+ZQKF;e0^ zjuU^heyEztHiwKu_wtDBYiTX}|C$VD%wc^9X81 z^?8*fpZ2|cEup$F>6ufH!qy0DcCpIw%!w376@3TJoLq~F+SkqAgO$UF86;%Q^z^K5 zdy76~kFI3WL&$RLq_HM>^{-e8(MY&U5Eo2%o3Y15+)v6tuov_}8U&l!}(G;t*xo20p ztqs@m(t)U4&Ko$-+{1c&RQOAd-nk2Q$tjL3=Q3x~apjquXY`o^T>4|m4+d^M&*Fu2 zmw;Op=~Zz@&UKt=r`7#?NB|N3;vlR`g0xEG<`ZwNFX2B~r;u=8leneK;SOR|`j32` z-CjFOk~VbinkLWXS8(o3El53LGc1Jve zWs_!?F#L$4(J^_3w)V$`3;NG0h9zLa{7QE?+-7eTEq&j}WQyBwD=G2o6RCel`-gsR z#=8}+zp;#F#V!WRrg1a0ds>ltdhvqF`fxa0+?tSk8B|@HQ3+p}v2^s-%j@i(6O>-D zOEH#7j_})UX(lC-%?--)*k;lY;s#6xUJTGOQ;A#|3NmbB_~zh*X9-? zyabSpMLjUYCp6uIb7a@%A>6mX-@%(6dS5A!uYpZGy3ea z7fx(v5BAY+ziURxbYX-dTLRl!N z@o~E0+FGO>tEpAwmb7kBrcatzSzD=V`nnSD$W@VdThhA-+myQ?O{0Faw>Zp(G?IMX zElumj4W;;-z&9{ABR84IFS8^~jtHGXX>*#oE}_%4R=7Gaw{FsJL(jFJY7^tt+rRh5 z9VI>ozOoqObU()V{*d%?D1J{u9bV8_sk|msJQH6R|8Qet+f6C)7uB`)MtIzHxb3P7 zC+#&&LZ+ArzeJgV`pm|oZHaL-4l;a2fqD7c?Ba!LyLeH&UE|wk*WMo++*cSc!vbzupQ%(#^y~}+e8zsZfGqoC0#&| z!iN>3we5_%0i0dL%9S)t*g-zlE<)0x-k-t80Ctn$XxZ2^V<(1Ii^9tkW*ygALEF(J zG*KCT(oa|w!-Ww$PHbWi&fUZwSVdmZ-^WW;3zI_#5`Z@e@2zIu#7^l_gV4d(lbF>Wk)Nfa8el%pk`q1i;Cn_;-afVDX)*&>OS z6~*laU4beeXXQsb4B}Y$SBfOwq=H{d+SBG>J!*km1fQajKCt?rcSvY&yYIw4wtK%g zJiaY@t2&ere#Vi$og@M3SCvDJSKcM;|5fHJ8`kP7qR>b<-%U0yJ=ou&o4U}^*-pM6 zdcr>BVXf_7vo|+uEyhfXiE5k+Z`3`!_X5jt^r@p3!EF%ipJ~@DK}MooGo)LrCAdKX z?Z+%0J{tSx*+n{pN>Uc!gGF&1HitKu;yDxuIZX*1Y751g5;^prkiwM2q3_`%Aelqo zhF&$LaOiSqk4ev=3!$B+R1UR-;BOpI7)O1wLWgTjC4%0Yhc zjcSpkZ*f1La^Go^V7F-Id@9$GWa``7nt816E0B&l*Uh;UCswDKavj%c7S?xtpf zCC=1io&&L`m7vAG%=FFVFKe+w49B&R?<9C8gdf=n7-`gVBwZKaTS$v7<1UUj^x|~# zCsat%Ym|4ab?2aU5AqnZi|he2_78+v#>pcD(FEU-U{ZlJo*n%i4lj z*i%W+VqahHj)l?9euTWPB(*J9V6N>_?2x1vqx)iOz(A~3!miV7xr@R# zMqiGFC$&A?8~gF->EOf0)4_+Vvx}8@J+WUc-Hh*7O{0_QM?GizubPd&p=JwuYt|I} z|EpOMJY+Ao;e`+5Xy7-0 z>Q^@{6dznL$r6h17=%}-GHxGm9C90Gs^M7w<8V?cy$}CKOX2^>iLzS^>9yn~KHU|S zv>}@9#0!I5mZRUN&}Xt2LK-KM^g%@SrscBBGv*X{Wj1E@L2%p+ri5Ba8U^m1}Gj-d@Z%QBn=0w15C2a z&|n;Tg!qP>gLV(@w4jc3Uyb+_q*&C5AknO;lcePlw2yxSv3P*4w3Su886LH zUfqIMn+5;U4YXq8TqQVqtHV969&@m~9IFKFmPZD~%oSUgxW#dS`hlD>ACx?Bw4p%} zp3?;1Ki!a-s^L`;BS}7i(fJe>;8;}z?q!r@16X>Yb<`%zyz->Bd}UA?92H~hYpgJzlh$U$6U8$Pq8!KV-D;pY@tHn{wi~Y@d*0xqSbi;ryP!sjr|1fZxRv z_;a0lUabFGDfER8#xjHpY?%14Pbst_%#2_1$#n$bZ{Y7u{I%mx&b4UVf_iFmZ8fZz zz-`81#@9|#!AtqL{g2g$xZW64tPeNGsC#5;RY=NWN}rgo$}m; z4&aR>eWy@jbtoYB9WTOrDebo{3cyBEsnVRcVs;Y-|NlB;89YKC|D3!*n?(N|L38Ck zSP!=ta?75;J1QCQAE1UTUeT?=T*!hK$q=j#wXm4}ss9`OcLpEMkbT*T{{P4)kFZ9E z=U_)bYU|#?rjH%ywn2wcSFgb97~K_0+YUBkc$&M|uTW4(SNQ;Flqm(Bk_Du1xrchv zf|JinMYXazApH$Gy2C{usjbNKNqwz*m2&LnPS>MWcxO=@Qyw2R zkl|M3k$Ul{OPBnYpmd6c zqHq47*?L8RDmUfg>xT8Cjx?Z{A37rqaDSss#elfMWf0sMSp5c!tL`h0qIwGU3eQs7mS z+KOIELo4FNuq>A({T{vrxSRuu1g``5a#^|vIDp@evY}rWZ$VpLgIx)EWwZsxiV1F) zS@0Rn0jU+MN=c_`kpP%{sMrF9;(FL#WBo_kl1_0EH?5ne9% zTu4WjlQxu>V%9=#7)G(^ya6G8^F8h=gpt<)!ex6Y{SuvzN}zSHCzNn)kXBt=pa3598on9pmZ|xL)6sw0iqe};Bo3{rq z#?2q~`5M+(P>k8N8Nc$FJd}!dnJr0wz#gkx@}gyk)5@^Y6aWt>z0(5A7Lqi|M6~C)M%Me^1=^O1rt0R8Xc34iQ^QzBx!5N27i=l%!MNC z1O@C8J>A&7?xa{Hexpu~i9N83Vy_ITNBg}KM%{9k;R5+pm<-8MgdPLbosu*+L@SaJ z>)R1Q94nVI`PfhOM6r!(hyUz2^dt2k`X8+kk>=um^5#f>KdA0Rp%b_$^geVtMKgXE zPPOItZvyZYfVPBW?EX^+!HPeBYPzoCLYaj_w zj&{J0MpVatnCCb;<(LY3sCR-5(2-vAPNmkzTRpVCknBV!1(2VLuAiDFIdD#(8Q4g^ zKL!7N$Q|0wGQ3ZPJ>L4FKQaZ*lPM&Co0-jY*028~Q>pOgDQ@R#EO?E*5&mWu>qqID zLYQ?S^MMs_!|%J`A0DEYX$Ai%l)x>2I%M~&vZ(iD$g3*!AP z3OS}xou~0NI7-+GjzuLSBkTvY78YRNS*uw;NOsh^4EcBC_6(J>AWU(xHHj2w<_@-W ztcAxJ)%6j(8yqPrH9@mOrwK#&DT?6#2D4Ovj^$e>=UOnX0x3xAauGT9oZf)%6r&xB z0@AQ1YEQD3AnToGH+_}-Dt&chO>lGG+D5%5=^S`O-ke6-DNpIL;up4!D`mTiiA{Rk zUfZ;S-svdmw6CNVstz7lp+#Bod4xR=ObuEwr)>d78mnYZTNiw<|2Wks!>axRah^as zuMDgDnroF{`F*@ltv)_VAyzAosc^$hag_ETZ*-jw>WxEZ)Wu$vD$9+(Si}C3gO{Y1 zoNW^oxZiEX%@FjPXhuu{v|C&{(XjyUwH{jWlR+%d<-$`)D)XixgkIJ@u%d-!nd%Ii zm{F8rZ4NY*`LM+^p8=(Y;pRxL!b`EWdA54;H%f0+SxNU|Jj+IoTk_6!mUGW`hE>&) z9#UUR52-r$z^42M>+AI=+1`wU_0QBNdXtI|u)TL9R%SFO-GlI9+w0A(Dpi8d)T&lr zr>SGK42nNV#7nNkU8-3&MhEHi&NSi13;f-FXHE3RSI(+WZCjlZe@S!8?D_*t(f0sT zWisg>r%whI;}S~CrqJuz+J}VeGjx{ZHESFW4sGrQ!shD8Q?uRhru=hNfGmvamMzAzD^ z_^^GjS1cg=)pzXem(qM&(FkeYYMU%w6pXoR)7>selg;&d z_lmX8um`Q=wR*o($oiAl|2^%H540s})p!FV(XkDFw$Dou{`SQ}Ph49fBqp!a89d;8 zaFHT+v{yOi-isAmU$M{f9%<9-3I^}QX$CYIzE`$Z3OcK6^3)dHO<(sH@G__Jsv>R= z{2ljWimLe5xHv6-#r%`l4NafyZ)t|d^??R4@A=8!cnd1U+yZaM*1^7VC+(6|7PQM% zyQs^1$!_%48qh|fE`Oz=-T=?1zP~N>EX=Zb?iLHmoSW=YO99$iap{0l%uV$!SxYj= zl8Qv!a~_~l;eSyj;{PO77UoL6fBu(f$6+*b{7;uPC|1KZ1b5Mr9i?8&^1r&Db3XG- z-|RjY`>*}Y+Bn6u{;OV(LcbaBqzQ67(;%pCEA6O6|nl)u+5dM#^;-9Ik>VTE$~GYa{&S+jpn9o|2k z_!QDmd`f3^L_6+kJI7Rcm!4BL8s5pR#2FOQcDPqmUTIw6Y-xnQ{z41>cjm2d*R5XQ zCa)3jsp;SJb*USnqF}n&uf3qb8LMdWNm|V9eE;t*A77Jz)X!lBq@0W0E6^4KdRhrj z>A8#Z{Xbu(J}I;1`{%xFSxxIOVR&__sf_bb)hv}Gw^HL&dJthc~9aGj8w=gD26 zpjX##|D1W$X8*xUf4o{{RA-47-?pnS9$#*BTwNT+IqhKI4~vO<-!7CsFGIy|vEz zx{Skm|AtFe_tE9_1=ED_{=;9>tL(}CKVRrRt)~{v8?Tkg%FW8Sws=J`n>11^q;n9#x8LyvJD0b6^0zIy&KCBrM(Mmd?^gG~)w%9r z?rg_whghfepJlmguDHKz%yKH7)vVnrvUICKH}&w>@8EaDRh>2oV-{oDuv;Sf{L9|If72Fju#B8NU)k1H6h&~D%5DQmlr(P)WZ!Lb#mT<1bZ@{k_ zzrq~+p6`igjm3@2PUiPfwQ&hrZJZiEH^y+pVx?rK^H_<=`ozTKH2SBD2htOl;w{8q zPp)MRm2S0DuxO`$CCp|8rEl1k-n9O6oV%xBo)oBa+r6ki>^9DQiuXRU4e~A79MMbp z$zPTLU18h>@m9?=#nnxUSY3`XQ%8 zyh9(wtyCBO*F-h=UkR`Gam%K)>X+#{*H4|+s>{}NuGdU!?VI^<>3GnuK|e#kZMZjp zS7$RHb_toI%O5Tm>*6s2ot07e#Eu{Ca%hQ59K8iG-;DMx9Ayy4IVNAjs}QGu=-xy! z0&0;!K4>5DuNM`NOK816+fi7rYlz}Duga>!eFA(n<{rxIjdixe(muSDJVMBnAEM`_ znxM*|$NWLbn8D*Qr>PA{Mw4?rFFn-=&jP~}9Z9ZfPK_fKmQFuKA1M8U(**tymA;P( z7UH&ovuuh2y*M7aDDqA5@9vpy6Mk8@=*V)z(--E<{oN|`6Firp)++Pa4&1Ni{ifR6 z2YQPrJV?w#P4WSK!&8wxuLu4Tp!~wRL8){|^*&OSp|{nsRPOFlo=R0m?;TQUkoS;o zM0b2|x_G2J^k3q{1H>6AWuXNAwbmQ^Db_Qy;rd#Ql%D?P6Kt_~IU)I*8vKY{M zJ+XcV8ht;#xx1FfQ|+N|x!k4uRlGT%&2y{j163A?<3%U~!n* z*EcAx6$_t+4-GA>aH4pVa`1&z%g`8s!a!fm0QJ>!C zO6l+vPj2%h`1%FKTM1VKS9%_+KZzWN;I&_>K^o%!+)_qw-{K`Qc?8qw)ZjEu9>L== zf?H0MH7K3&PFQ@|6CE0_0Wq$1We-M-!T0!RHlM}LszET;LgK*_28zdJhzYI zSEe4mfokqj@|nLEzcO{#4b*h(5{NInfM1!q^#-b{OU0?{@GDbS-$1>F`vhv#>X9yW z>_xTZU1Qx@7!`f_n@%3-JJ^q1?-{MH;y3f_UHOBW&fwk6p5EEqwZ-0!*8acZeGHE@ zJ@Lx^SG+j%G_|}dPDy2h6Z@Qvr+0Etw%@mFYyHvjUT zn4ho0wx&||3 zr>cm-Ev(g@b{XZr@ePA;LXZOrUiosXDzd;?sNA0am%CfoXU5s8gmbm4 z=ezCBx_O2tg{+Jwosl@G-XY5^^m{!`eJo8H(riSU+Ii_uE^$A%EX<Ok=vQEcMAf zWwV~VSmu3pk1OrDFI|*VvD4r1_jymBsBmhX7QaqeQA%rbq+@0PXWhf%AuR+uDmyIr z&4#Bkp+>Ax)F^9IHSHaLm2PzwmOffq&2F=-=LLOSI zj8=S0iofzQWGiUCETuR5%+72F-Rd-#3RSSws!~>|s*(_|y<>?~0Ga(Z>lJ)U%MIU> zfp6*SH(a>tv^p+A+i)gmY_y=BRNrJDwTt|v;NVTxWuhs=@49GRro`_P7wLPj>n)`g zD0Y$@_t`v^#RKiM#<7IA^d;%*px_VU1YphMFjAF9xQ&*R_!V!0Hg5#A5%?7}x4NoA z|0fs3+BwuNbI>8s%5cA3r|ha0xsBFDb-q&rsC_OloglZ+p*E7-7~f5P z&RnxrI6s~z@6}8m>oT)nykK;naFPY|1?hLE);f3N+(5ns%COgawduZJ;nSK1{0hGe z`*nqLzIzec_n@1})pp6-Gg@g!LVtqaR&lb;wO;8J{Og56fBT;34WT-3 zbN$dP#YJP5+B0{2vrdHk{@*DRyl3i-xjN6#+^tP>Z@r`w3qDXN&(9kq$24F@5bq$# zP}OOx5U!?U9vZXC8noV`_OkM#z#5~Ft82o{IUSd!ytu#ZUX?hq;KIFlsd!$Nt|`ta z_;f}^r*GJs*IW}5J#StUCMJ05uh}NX(l#g{wAU zq~XEJtc3?F%ZiJNrx%Be_2JI;nZ>ud<1O=w<18xc3B2Vdb6%n8ZtN}eXbF04QRV#z zb_Ag^XYpVkwaieo0lvReP$|8l37WtBMBmUX@xq^V3g7;=xtf4Z99QVS=VBh-O!b*9 zgTOmsz4l^MK<#P&TgG?6WvB6FN-;O_;*zX*&(bWN=YcGZ=fNzMXK0q{g5cNUmMDEI zbQCjSp(vD18Hqae^bS0f;Z@mxLhDLiy)>9bDqng3vj)L5Yn50qzrQj^x_s}jgKcw_ z4Og$EsJ_y)^}$<$XFJxmi-o@%+3qcab{y-w^SKj-lf*5Z4sXZsPQf(XDb&R~l70IP z!fN!tX8mZ;4{GIMiXpzA(x6ts!+aUJFw^l%u)Ozocp5Q1_reoiZp`*&vcCet{-C%Q?W2 z==;$Sw|dZ@5K~-jNCh?3{YS&iE5&?@<@bUsSj>(e4O5?-^(1Oy!`J5Pa|5Ui`6zp# zTVAOKqb5R=k3B8eE0vXLidsW+B}UAgx_D><<5IO#n-=J7ewSctRqA_2V{6n>xwz7_ zy0}$gzEVkJzqnPj*!;pug&%uXYf-CUqm;Hzm;OusD+mi@94m;vVbj(`+>TQ!6}hP% zW$q{sqzR9%Qf;A8rS=7+7rQK#O21awybw7+2NGX-r7~`{0_CJ><~5-Xx29-4RJ#7Oj_>Da-s`a|%`)p8{T=_1nwkV5bvj8h;9t%C(CU31 zeSGg58Vrf6N3Gt{s?r(!>r)io98KJLHS85Iw#=u{lM3Hb|9Vy8O6caWha?$BXnGrM zhgBT=`HQrlx9ztpyt57Z)heG@kO)6`@S9U6)ay?_iZKbUS)z1ehO9ngsAfvnK32FN z{tM&!n}@$U>BC0@9y)B22~ zw4Mfx*{My3+U`ZVTK+_V8&Sn;N4J*;EL{8axJuQ*OWy2)#!o$*V8hH+*IWY&)+tI9;7RVO^pR076p-n7XrUd0$osoIM- zM9~){O%9LdKIzw5R;8U6$LKwWpqHSwQMdIG_2z#_=ek#F6V6cxdS*(2f7mOOrZx&r zQgCH6!k(saKE6TE{pk0xs;2!zItATfHkXW`0Xc1gfk{@jfE;i-3ps$w5l)3GuSXtEiqSgt^;hQC4SsA3*l75ksk zB;VlvJ6H|Qfp*!|Eo0WG@9e`y%zOb_8?o@a`Zw*rv=FBSKSExtVF=Q_Z|&naV;EL4 zV2zkf@7&fj-^G(Q9OOaL-?vzQ)40edjQTBNYP>bf zmbb~SXpt#3!4^Ttn(GlV@ACU^nUOJ+@6pb$dr&@^|#(5sjdytQQ`jE5r@j00n7dufa@gC<} z%b)81AuC%1j~k0#w(GpxS*_J3?1mo10H2_bifZ3>w#NwnA9=t`iP?#0!-w+Frg>W5 zXzTPs-b}5P3>-^oJlz>Gq~~Yt|Htg?F37lb4h3O`EIrXyKXg1FHw$lEA-Z2_*h)#x-sl zqw{&2E;Ug|73A9%_Po^y4fBVrR3x8>lW`KWgKe`y%Zn2ZJ|D|P-&T~;_e%x| zl>RQ|X8aCmwBTz9Dmz`pvaK%WunLyq2b2$-Sz0#b%tIR=N_AJ;HD?ojgH6+m>#r6M zHDA>Dsu0V?CL`virTu_S=IKtbdDaEO$!o^-MB_M_WyviM(v_j@NLyiSqS-u;+WkoOq8SC($G1jPz!ik&E#Y{6F8Q^PvP|@$VJ* zoo`hBzS=&hg*=Rq>>y??3AGR_2cbf` zEP|Rs7G=91%iVIoHtDiby8G#3?u?ffyyRrHn$$MKfO8Oq@AGvA%-TMm-|zAL>x-Uw zpL5>t^S-{`@AvEejz~4MAs6l$?2^^6B6Ontd7$^Hf2UcdxUwGPOk76RvQUj3N{#bJ z-JZ3tC(w0QmQeRYRyk9b1N_}J*D2p^wS2JI zo(Y`|=+fccJtn7oueE3f?U}Tj1OTsnX_}qP_r9|)mHC>Tw0<=^t07aGZ;SDjMB03B zJF^@Kr7Ud;YU*KjpR?Ew9I`KXtefUF@THQkW2<}QV0UkwLw+;QEs#ReQrym);9Vg zW0SLnrIyLxGtNCf@l+#5m(M=1Xn2L}vv62>w8D0qs{I^aBY$t)BLA4nE^<7rYk!XW zp|L%_LjKW$Hdz)X63iUJ9cc@J)1W+kgS9Y#Tq@*FNa2B{D*Ql_c?{gM1GK-9W&!rB z7L}AcZS72LseY&KrMdE$BJ7-OlSJe6Pv?w_Y{nK@7c~s~`rre7jeTRR%`X7Q-6CIM z;a;6&^m1cuzP~$Pup8W^wrF1o)4I3FSJ}b%1$J9I_G{2(Esb>g;C`nbI6!Ypo-)>X z!1%%i8qb7M8sUZ5xhDys5&fr3<4z;4tmjDaL>9$|Vn2pv)c@b{z8&M8V_m9@_wCn> zcg`=yTS;fS^Jn9I`?c}D9pjyI-FW9*8}FQ`Oz#$%H~r7!tzPoecn`;TL%;dD@fQ4H ze1*(owZDGE)lpkyVaYE?T(JJyh==u$IEOKo%V~_|avE>BJoF|s&b~QM!hUP=-a25b zw_`>^a|9GN7d8aXw^YNP8TkCPB4Dt) zw_&qggIXOD89bqN8+lh$?uXL_ydi8b%0pQCVi&L?%OV9UQnzv$s;<90LO7brtLmzH z1QO-07ayU0ZoIIy=WhhNXG@uv9|I`IzgqcQOO^{?t$qno1EMw3 z!LfhfYKG&gEdy)953%hD8M(+$iO+Kob_i?;Bi(v!Znt7?zmK^Mj2%7rzJ>Fm&6rhc zq7{Bm<4aOVlBx9uZ|>U-EI-rLV8<#ga^S-fFP1{$&ww7V4U)>52Yb`vXy(P2hJ#~5 zqswf)!Nk6&?AkV>3XuD#t@1mTUG|Hup^)=%w~$O8+z_QaIwz_{zL3)*dvnH0-&+K; zJ5U$Es+5EEE2n?`oQu+--|4j!y&VOK!5wYb4UB{%Z?@0CO8<`K8GBaS##m#ic{U&o z6pm=gb+A&43v2UST4A5Ghqr0HTe^SD*&@sAZ~kcYlXl^B1#o}D)lM~X86(ont)MH6 z{8&xfmTrIU7k*9y{Xy7=ve80&xezh4J`OZN&WglAkVkw6pB4{yvlPRb3ON9r(4Si& zcjOS2xUG-m2y{{VzB!`!2AF}mVy@8sxriduyUQfzeI0c7j_DP^dCj1eIxH)ceUnF;KG;|gEawh#jdnTV?fu609MrlBS+?}xE>K+oUBW2^6>`ur$xGBgz>@Ce(=48X#Iy4I zWqS7%ZhHF~%qQrn)3V@&ZUD6mSQSfo4OprAlo4O{GP>uLTzV~pgX`M0!?HS^ ztLgoEl%}#y*>qsjYqG)mnjHQxt=FoqE$e6|RX(cfdVZ~{tFC0W+X9IF3a3+mLgRX2 zuZVqMbsf09)jfegoqY=A3nI8^gWNQ~Mnx@hEH0=itcnM(_$YCb!_7y6CwrBi$Gn(q z4L9Ee+T#dxtSS9Cr01+eTZ}SAx{u42sKo{JEm21)R%k7FCc}c6^4L##D0CnEJ%d*; z6MhjvH)Kpv>bLn?{hs|r{nAcSiPUQBi3$>2!*fYSdHrl=T^oxy%UF1tb_ZPk3R#$o{Rz9MvO{7< zhd9#T0_t?ugMJR4E4j1^+-p1p2Qh#`9Xvzotl+&tPLfcX0s7~5*iq+L(f7wJ-s*0_ ziZwwz8ea`4sk4v4s-Ux0Luqk zz_G4cxSOwkd)3kxbYT|jK*M=0QE4NUd}An2iyG;BfdK=jz;{l$2jOKA`S<6sC=tD7 zM$V!W@rwT$F+0T|8$$C~-x15N&+ z<*Zz?S;1P0e!^?AE^22?M!FSOfYWrb?Y+U}bax4R4&Xi)y0j@KR*yGwojqI90$Rrb z{t}4?4u}|s-C&$`QDTI9iDQ;yX2DT8r3LV8`lvmeucCDxm^amb`t z2e{TwSu4`6Py8ILxZ()+smAa$&OIb8&aPzky&eMG0#uDYBg{H+&X_{j~ z+qWB*y~ibe{iw<>f{O~xk$~h&LG4nU74lfD|5-WzB@deW8mP&SlU@V;Xu$7%mcd9d z4QuCgq>yr71D#hP=jJSXVA=9NJn)C*-#+l|@xIB;nD1K!CW`MIz+<7C=)4ELiey8_8yMN#*uC zv05dX`1(5NX@yq90jLlG6$Cv~;hE_2Bh@{Zd{2W9^oH{-`=B=Lo5u(a)+fv+9?+81 zcufyKX>vTyNV$adywiCP<+U(T?_TPd>zG$i37@f}qNc`ghF94UQmf2>aSS#kIMh9w z%Y?yTH|fc6jdzi5IBX|jxBZ=ba{B5v+GPpmmDV*Rl!kD0!>pZhB>L+^O|W9&(f}(-VM#CBHElcL|Djc` z=!X@8h;F1DVM%MEa=0{;hw$S7zUvIt2z0{$)zBLRwk74DZ*RE#v_1T&0aW2b=$mO) zq5YuHWUn|tUs0V2^W&zRYBZ#&TSHLC0oMX|{W^S$_Y#$G=_#DGJ^^wgKJ6wvJ$99)OmtH(5!R42Euj?YEvasrSA!400?`!bjY7TJkj|v^ zO)DTL-b47Mw!gPNxSH#V0_-2Ml=t(k$k#+j<4yo~s5iI^-~1b8a;A>+AsmKiJNRXQ zL}8Q{`@1u(6ul%qnz#U^gCERZbrJkQa!kGuk_Jb}^M=UzxX8oyMaBnLG8$Kav8vS?~2L)@#2 zxD4KvR&=T{Yr6Z?s%G%0VYAZocoNRI%5#$Lvd|X5(@0?#p13q^TT&(LH8w#1G#e6z zz{E=-YV1qkl+WTiuCygMM+@zNIlf*UORn|u;}0Lm0*=RO(@SR&MsC|74Mv|m?p{wc zME4=c^t7HAWcS`velASG7Q+ZHV_`J*@5%Q<#=HPj)JEi}H&BeuKrzkoHgH2h?TugH z=2H06L?6v}zw6gV#!Ci-d?bGcR>(~4rI6me_+Q*4^4;pQbgRfEfzu<)$vb=c* zYxEabF+OGty#H^UWwS#kR_5a@%H`rQSzwy_*y@D-RSeJoTl8E#?-dZ{>oIn^JyMEy zgewj`(P%fdA~ZJJhaWp7GseurykYIUdi=WQfcs!3G~j%~c7ys!&>^t2ukD3rb_0Cr zq!gpZ4eELxGRlqiZ#~ps+ovBtMv@j~rl$TD{Cc;AZ{y5pmx!IB_@1oNEFD_q5w+X6 z)N$AWprzA&$jqgW_N2Wx0vhHimW-)qwTZB{#9TLj9V_{qkCrPX&**eowRJjZhyGp8 zRdxfUarOq^x~zhh7nL4MHFCoGal%Q|+pW|B__~{NC0_8K5wbC4&A(g9@EZ2?EJ~aD zr8eb+cD%YRefFui#c?sRVI}1G_5Y5&)QDOdQTikBigb~i8Y+2{T!}t?r-8-Kz zAe>~{z3|LNeew)6MW|PxQ9k~NhiriP8)>9=Ocz?;V|sWDIC!2~HeCv9uE2Y3J$mI) z=&4-N)swagr6pN~rar-?$5`EkF$+VO-9Kg%u8rB4{xM7HAG6`!eE790!R5s~|KG=N z=>IZ)M=*Zx0J7X@7k1jK^c#!cQ9JsAiI`#7rO?8UEC~wzKl$zXjgXCVEbUJRaIzC* zo4vulZneZ&w4e{agU_gcgNy3Myx~qFWTRrurNV4T*p!(^vo0j-npLUL4!&5vsr_iA z2K@35f3h`EG|x%)PzMycG5_V6zhHcP_V z2+QLyu7o&Dv!^Q@Cd>Tk@$TuscQ1f9!hCP_^OxRG_)D{-`NWrUlEw0~*jYmyrdPZ> zrrUgVPO72Kb6YcES)gzn?Akq@$8Oz=6B@u>vg9c|pjL75hPn`U$->OQPej2LpG!OW{GaiNYUS|i zS~;wmR%%}VU=uiV7Fb_T-rv*ZuSbakyr+m(6MUVKG>^;J6l=b$@2CQ|d8LVXQPEz+ zbr7b1G&bq7K5#TX5Arm^+Cp3>vPJF1d8ON2w+X-nt?%?)x-|N-{u0u5UyA*tT_X@> z`4h+KNf+^)7W8wFLp-O2iQ0ai6FBK24{iW3KJXT=^wXXpyjQ5D^Ovi^Nt{fa#3JBW z-Q>40#)TCD`_y0L_`QFT6C2R{dIt77 zC@1Muqu~9h|9M+?Tn?KE$$4^uYlzaab(fVd>M5UCK%253>WGS2{xi-cVLbzM%-{p3 z8vBw!e*m_uZuj(k2kfwRIog=)`e^#${&Ioe))00v3%$3qC(g^KCL(nR;@-0lRldps zbe(D(9{MVoQ~co27w`-Sc)RP$0KAoZY3#4(4`v>SUEfOlK@r%y6?_ly95FL2utx)D zk@$+UmGKW@ph7D+j}J4m-kaw@{KNfYD;h9XgH6GF816C;# zR%2r>vnz*j#%5$L?QQd?`_DY*YVn5)+?bbbVGi2Ar%VgW)p}f5n=_Og&c;oN&w$qA z0Q``B6iSKe4H|L6_%HdB!(Frv*&y%z`5gM;D)A~8{x7`B^7UEGD){#oR;!Z^7DMOL z%&(^K7%25F$RULjkZFp%D<&7u%ANt)s)b~#C$%ai&HyP^R4(l%BqvoQO>?THS(PKf z-vsvqE7+5JX$>Q&B%U|=HwSRp0GO;Eg>|jR*c-H5wgQK=W5lpZ>?JFE9sJORSN8?C z_VOv5WOTpc=jhZrSj|su59d-Ph1)u(FUY-1T-f~<0r>cStUN(ah!0D1;Te?Wuz`!- zqTfQgBG3%MjJOYPb5VMJ4luElbmDv#u^T41=g^9qtM$cd|I+@?NV7-(66(?t^7^Q& zMr|5YsMp}Vnr*P$z4Gg|3Zp#$wfal*FKea5{GMv{^j_o3XXI(9O*U$CJ8F`XgWBz- z+E}PIijGd2TieblLLXDw$b*|3)u;UzLbi6O)GT)((uZk_sH9u%*PRliV$2z=< z^iCI_l6$U{;-h1$?5Vi|@srxP^wiv>2N!{l!DS@D^8^p+Z4v06bNfkJJ)p?}$)-qp zn?!#^NSi_L@ng3rblXtqPxS^DU`O5!ikWEHjAHs-U7T78zD1E4kQl9s4yWBM)d`&j zBb|K!qDL7{%?2O6=t$rza1amY5SNe}Pue$$9&r4@tA_*t z@c0FIFEPZ|vxK-$@ue}>TFs>Zh5^@C;mJqmLV9q8dxKB*4B!L#3a>fW+6u@H;S*`t z4+iG=>;s`W9iq#9Q@1NxWBrm6HdKl)jh-DL5oM=&nJ~<&z(I-jsP5_T*|X9C5yacj zcxbQKLmoY`hXQ_*CrhfXHy#c*SIR60>)O=MgBRbWGJeu>DVkAUaMDo)JH@tKvXE0r z$py?Y(WUOvKKx_gonQ*=$dBO+f}|yrVFOfApq4ZaZ=ufRffd+y1$!NA%r}8II-ti3 zocd&63aF!7i%3_`B3%w7c8uBhz|#L(dVcAca`}VRZ>t7$RbPYSyMk{5^E$}tk1R9F z`nWO7tCcdU%3Vo?u?2zPLo)8|dSLpO1A~KrldA5(xqv8j1`Yx?wyXPs^{_td2~_*3 z#gFt&mSji+W$?D;58!7MFiLS*m#0?CgVLYEKI4{0 zZJh6_?)J`wr;2p$)={t&R!^+%{_0`Di#PM!vay(rj`D`hhQ9!K0wdpYz$$Cg98;y# z;b&m&xCJ>0&7;5v_^ZABl!kUa=-z(+_|pvIBsm?I16waOI64D|@XM0-%F^KO!0!UP zVBPFUU$Ahpt9)HrvrwAg5*`a{?h0gdswRr#p-Bxt<6%;RV}!5etN{N~EU5w7xfpGX z^#}feShjV9uk-9K_*W>GBg_qsOMx9eDl7WZF35M+m~qP1i3E&B2hM|PaP$OD`a?T8-g5a7F|9PKiQ+==vuJ~% zDWSB-)u7m5-vX_j6LLyMk}G}_T9{d9kM@j(U3|DNc$R}D8nV+VngN@e`?w}KdvLrj^^BIZ@yAfj zQzo*sDIRviO`fL8ET1SeIhFR9Pb?hL^u{{=J(OvhyK*YpGB4&c9(#Ga^ z^&H>cN~2F?diO3!_T;GT4q%<|NcBzNB_BaEU@c1x>5Q&=Po+wNrgI)3Zt2r|_c+^R zBOBohe%Xo{x(odXNQ?O~unSyvl_|rQbQ)eDY5_4xRw>>b^1r64{V{N`YnNlY<3w;q z_r|ZbbbGCQhTtKIsn=Ti)h@!2;TeGW)|Tx7r>|m_&Yjd*k+;VwN}0aIR+eJ(IS>=C zopyk%koGvY;5(uqz1Cd?s`f15rDt|ItkN#ol1Kd=?^|;^8@?8-Qs}Agj1d&TxiX?> zI31Nf=W=C7t$o=UE*&_6XAkT-wif*g359nDWC!SJtS}uCx0q^!f6ZYa#Md@#+>$I z)rXy9?;DlTIQN%#AD3?_e#C1A+4hF>Rb?!y9hCFefwtftU=>+et1iyZ`j@xwh6wkr zg5Q9)-nC?x18rSRyOP(sr*g4saX9(}?doaXQyHs?JHE>Sm>UHMQB?z?{}C`=+G{6i zeTHuaB+-5FeNBD(SM+a&Z{=CK-|ys<+$a~8Hu?;DNY0vWKE0x_O=~!Ak^T`lf)Uh8 z$XE4`z{g!r+auisN9FK7mf=f0)8IIX)0-R6=iPzXewxeU5MxE$mQ$O&dn!eOq4|59 z@Yi*fjoDL~EhYJ!=yTd>cP%l2r=H;(dG^hRcRA9fghC$Pr8;n?80F2*HaNNiL99Z- zz>6L98|c{OpxN-2XvX}iRrWZ_;$0&GMG?wB{tOaNLgasdNi)K^x{o33=aNo(QNN|sci z_7t?l9z-njE(JBu(!TK|<&r%;jYA7YV)ENh7QkxM!I>xeJgvD4V_jqy>IqJ6p8SDO zxER_=PaWtBR?vA?GhpY@z>>8JcV~z6DX_AC0(S0Oc-*zRav!Mleey@fMYfE}*|zws zee&OpO}LB6s&Aa%JXx_uo(*`ozc1E>FKyVdpQc^+4D9IWp74W_QcQ_jI;9;1-KE&$ zfDBEN@0BxL$`H3IB?efK72Y?eAdg%79LIu?0mlCi+^pyP?lq^!90t%vW}u z`+3JupH8Fl=oT7*JH8=Lm`l3hxmK$6mzY6DXSh`6dJbNibm~Zt4YOgZtd$(FR<}z> z0z>@&H8-SfN%ltrI+ySk#FQsRS0m&%BD1gBWm~DAE!beMRut2`H)Kz!SP@T#-<=B! zXmlWL*pCrB(8pLy5v;ePD@RDGo#a!~0?!EPkjaK*fqw?&O7SDW_b}$bU&7DgdxLkt z(~T1&eA9j!-NDkl$~y4-MQ{T~fisW-4#Bu0@Nl66_`AMb^1DEF?G66reX?^pBU_+tcm|x`GxB8Qd<$~6fqI&T z(z0z_OJV_gIKJc&fEq2yISst^`wu7XGl&L+Nn>-Yev;{ z#~8B{wVq*}&Kn~j;dN?bu_NoCA*)v23GRb|mSIFGZ|xSNIcpefoA^ip-VSZPP0k(Q zZ%IC0bBXltMxT%yIFn@a^_s?dJ`9(AV4}jVx(HqpDV2tEtu2>T311{5Ii*Hpp4#Vty{h z{9K0fJHOGGq=~+i(__76&_^g?@Md|vafh9UE&oP&sgX3>xpY;U--CWL478=G{bHp0 zw93DP8T@y1M*=NfB*S?ZCzkx+dG>tFO43thqf5>YA&md`BZ2F4uhWXm%$dF;Uy}bM z^47+^4*dlVUf`~B;AwS&uKY$b(f9qSkb<1DPv02`0_KLk&h%~llFH#;?+Z@4D!SSoEem>sYkE4*Q+iq%G&@H~+81>%_ra4L zourT?XesDpDnZ0>G=@|LuBuce%?%w+y#~gp| zih5ilsW)$yh7@FAj|xi@JX2s1$qAgdr=(v0b>0?voMk3#`79{o>lG#i|8K|>U8%|* z7XuHN7OcOsq)EO>ZQnxUYLHmn9ceih`zq|LTYP7nuNK5q#rSlQ5pGr*mSXU1lmDik z?5bQRz@CiYaArxv3$n(Ubb1jz^ z<*OF+3hxxul)F~bo`IS=LN#4a^-W28ETQ>rX#AYgE`S}8qljufADpOP*7@{lmNLT~ zs^*-Cc! zx_@sn9dsK%=+(K>9-9q6kr*kldb+AL(p@V*D=wNI=6+>`*`e~=w3DU5RzrH0bSg0K z()neaH$UU+Wv{GI`DZCH=N^Q#BoG;#EE!Ek?-GY#uGoDzcolv`D|QS1!CZWSU^yJ@ zQl8@q1grLq6MCYT#nBS`Nj$x?{Nf$3@$@5suLIL&zgn=}9#f_A5M@NL z%Xvu~HfG~vkei$>8RiqUBi)9A?A?%+u@iykJE5=OSXz*cxqj#r8?$Q#SIu6CLwu6s zoa58LAN}QtYEP)IjOeR{Ue0na{K5SkQjf`<$~bo_Fw0=s5?OW(5IX?3hn2g-X3bZe ze=s}e7-dazv;|HFSjvXZ#J65uaTL-v*!$x*!}nO$7*B_ptNB9S&f)YZ|6rcg+I-v3 zCVJmm$8Olrse0>|rPDm2GEX>vD%0cr&Bv8&8m_O!_rBbF51X3|i->z98*_gYqHF=7C;$bwzY3pQ?5XsnM{=+R$11<{LatN?a@Ajw^S^%?1BjQc$(&9C(f6#kyu{ zy?T31g;x$*9pk^wHF(wAj|7|nK!o(u7x5h#kgVpT zrz^qZTH0_7XFyVWR8&u8wK}alpN6Mlq9{1*rUua44oj<618S7^#lL>Zd5K5PjhQS( zV11|Ej2)Pr$a#c9wf8gV(5hPv)*RVnfe&g{G-H)75x;Ki_zTvP7udh?%oom_usaRe z1Pg_=-FF}bQ+zS5$y`*T0l$$~{N^%K{Ms;S@a_0|RK#!j_ALJHwRB%2KbHHv3)swE zI6>-ecw@eQ&c!S>tkvWAQIPLW5OAj&wPmfw`&)KTT=e5V#Qr&U>2Dk1B|)%i(!PLp znbRY%jU`zn;3u?lW0OIDJqGN-0Bc_!em}8l9Z-q97;A?F2~-`g#HjjXI8mjZjBn?B9M8dt$o<(Fv>Oe<~wiBI;y8jQ!QO!gzxx?pI?-qh~)X_5bOa zDh=C>)1&&PN-ch-kH!7XeJy^CFnhXF;!g44*Ye|yZj~txG2;=VM~v>&Drky)46j=@ zd%2xEEg)6Y9`Yf4#06ffnfwU<5%rJ3I}UvH7(Bm(HfTLVlvEsgAr0@gC~b~`9GgyD z?g>8I{|&X2zJZSV_#gVeu}a^ZkNVZN#Qf@8YWt91jS00~r?fo^t@@}p)b<$Mzu$X( z+XbcVI@1uuyoH!wZ@W-Sw1RGrqLqR^&@{26sh}2nf{W2UULUrH!&`bYn{XvK(3yjF z={$pQy3S8AJ;7;8Z^V0PE?SW~13BD$T@LhaAcqOa;rz86tkRkDx?gQ;*ss2&z8UnZ zG1vEv4z14Y@0&2(Pxx8isL(g}x^<>Oh%x<-eWR)s%!5E{gfmfE4%omth7-&F(HFLd z2UnK#F^D%G=Cw*Z&Puo({OGzEaP9D>xsQzs+jH(7XS(Vd#Gkus(0{yv2h?#FJtm22 z+IH0h{aC8m@v9HoTl@msZRbu2N$T3WB{quR^VI^(9ayM6bybxaJ5DWgVV$0MqC=jh zbveG&&}=iqI|$Ycry1u}l+g|P2UAS!pR_5+hOw*A;F?*>}U^tQ4flX^O(JJ zp}i4$QoEBBxxt@hCw7W`^54>l&qx@I;H9T5JiUf+S0N{s%Xj2_T}Z!JfyB^dd>cDM zx=KodcOdeK(tsxc-03Nbi8h zE2(rgFlyo=TnfYmN!K~#PmL_BRx2_fs=HeHvT$(HZ17#foI+u^6kFgAT6)qPVp%O{ z#u%JyD`n=D4Nl6-CCaX~a56kvs{BUooP)zE1zddlW5|tvQzLWZsaN1@-Sm0jyN*y# zY=_P#QJ-21XR=722hJ$(>q@Hadf4M>jf+aGSg$#c!OnS*O610qb%L(-=H^8uc9+mT zU8q}2@1b3(+$R+#z*95t;l_`JJ^`OL+B5z=%7;qZ#4Rin3%(2butF>~rxEU7u zwQ{K~e_YCe{87xCKk6tr0k!f>3+--+QW{2d1@Zy@lSERyzxQ!w8nMus(4aNJ)uEjc zGsG!4p4yx6M7WgDOuXta=MXR7nG31gnoQ38N>|J8gx&C*$FUl&dTRS1uC>e9!N;2c8JBQB&Z{ zk)~#bkm(>!%827pv@Bax~ z5cI7&Md}5VQENYGTm-+{RdzsyvCw@A@FS@6JaP6V@FWPU9rk%(4@PlKCc)8;b-!D; z=;4+|dakr@e|VZ3y3%e~HG2eD^Q}xTmu>Ttz*V_HtWsvKxo}~Lv0%}xqoyCkdRW2Kc%Kq$|&{CkUk;b=u}8)pARH>f1WC=Kh>Bn3%pBh z!#T}AkMDt0kKhPAB9Z14wN@n!UoR96QfB4Ty&JW$C-99bYyB?QN1Nb(XmuUrAKYVe zo6E5R>D+@Xp9hwA!H+lxOGy**F@4e);Y})Rf>#$REAFwe&9qht?rrkzMv5nIF-pv8 zu^__t6u2P7iMquy8{XrN!6HNGbY_vKZ5w>5GcSJ4v}Ow?o4GR(7od7h?yu+K^%2rD z_91Qo>z+So?Ja{o>8;eOgW(C=O0x_edtjTkCR3DtyV_K!cmu;~r+a&TKdyWXxN>x> zAw37$1;ke)7_3pG?OLy{wH!5$!yH-NHvqi^!9~|Fxg50pO&{g20ly_j{B6miB6?a_ z!p7d@{&RdSbW=#naHA{Aw%H!zE|;GaDV}7%eLsEfCT?5^n|{T zQq-ZXTF=4~ZY<{+UaW%6HSYoDYmP6bw2kod2tPuAA@t?ozF;c+8^JyeJsMiEK5eBu z24Ir7#{S?@@K^)zO^cpXjexhzgR!4tcc_);K{I0EWlE1(#1@row6Ar?msl?H9Op5@ ze)6Tbr;vtVvCz99k=Aq0$C;cG&9B3Oo*Hq8xL{=uPO65ULF=xiIvI{%1iQwQdS@qdmg-GEXt?UkKvg|F2JwzseR6FE=A*c6|2`qoQ-;} zkbWsAn$76RP;ZyS+hCvO{<@&4JJHzGJp$BkQ@4mavt?fFNqEKBBCo*?D+=&oldc2T zb4|JkIbZ0xFZgY*qUl;j@D(OSl`!c1uQ(7|x5K4HB_m2k=^O3Pv-U-D5uQ_^iN-0G zcrV(Sr?B}&d*sn#Wna~L4M%ZuE!Lo2=refYanl(WeZlE{v{NoxcdDe0yeZfXM|rRA z=!?*EqO~2TpI~hIg4;iURWhsM$?B3cBiCeZFB$BOf~;VW2cF*)A8I%w3tYMg_t3O3 zci61Y8jsz>($uGPz=}TW<1C=dyqwY_>XeiNYWQLh;Nj2tIO#i)KP)YHk^ku9_Xsi< z5sO{>@up{kd74&;kUmCabjJ$8}h}x00-;wv`8_J}xHkEnA zZY$Q{A>G;=RBa=7TZgO6p9KeXpOH%%;{A-rY%(8f-0zpp5&h4?EDOV zGv2+$?c+Y={>~ZrL3}L4^z`o&=3&eEyZFcX6?`?nk^dvVmH%&k4}X|H&JPpxN}7vE z+lfmh^zb-~h%CpjGNU`hdXe+Z-J*I=G(Ke+{dZQz+b0Tzc2U%c3GU_4xSZ86&mT3g68Jd zD_hS|u0!RN-0E|L5Bh_D=y_5*2qzAWfX4sH%P~qlZn^UB^P$*nJx+M+9kG**kA>fz zq3UPwJ*6~5?>HQ964flZjOqf6bGZ^OE?Ii+U4P$g>+4{9G?ngi5^qTU;n z@)Al?DFo%Lwj2&z>S}4MK2P5+UN=ICKUETsI?n}^_XWqmcQDEH$10^jD)%s@gvPqC zW8Gv+PjE~(?Ul4+PR{EH{Oi)>NquxCWwjL;0i8V76KurkE!4w*?A0i_*KL459AmT! zXR9yW@q{5OZUgSji8XOg)ICmj!)um4aWmF%TgUOaU4aie%NtLHMPfCtGEQ~vz`Ck! zBf1<~Y0yK5?FYCvF{JHXXTNxG{?Pu>P8MtB(fwuA%1K5;7PMB3p>k*s!CpZ6k4eL8 zQ>4V#b>_8SQLAbp#oDRdmCKff9dtK1MY_+bGA{#UkzdB59<{XVtJRe;X||4~tne@$BGQq-={pHND6nsS^)Y4H> zMkU9W)J%7F6ql9Da~gizpXN@>z5QvHUrWORxxnb}6iH8i-gM^6#us-g;|@$UhdjdE zUG|+e46w;VAMIgidsC~j#gML3w%GriGsMTMneVnTqU+&D|GIQMbfS&&4r6r zz$QO$uu`MNDlm)o=pZC^n*Q2mTi92j9?($SD3;`bf7W{;S5l`a6SR>O@h)doK)|fa*4Q0zFj;*UuQPKqe^3c zYEDVr1^XLHec-y(v&47$Q_r&0!`?0*>){(p{JZ{0oEAFA7ilP$XEu6ZXI%(`SPG5U;L>=WMO6Br;k>(KRf1mHg32-DM zD}a7YZ*Wuhz5O|?x6H*V6Pgj30oK?O`Odck&*K8|zCL)OUv<%@Xd2fva$Y<1mP7H~ z;Fo9OTmE&<_wwZwgbwqk&>u;~JI;6CW!Put4wr878vIV7FU_LhALVk|EAgR{yVIE8-@XM*S z(3t9*Nayh+LVuiQ19nnHZm3|%fS4LN1=e|5%SL&Ok@j_!v=R1bw5!&_Ct@MVCp`t| zm&jh0oalY9Il|vJY4mLB*M-0B4Q{+DOpG263O2IS^Y8PEOP+&n>~lEPAIy{gPI5Lfy%5VllM4lX-YkA?UpAs#;2NOzl{~fxmBwUr}Y( zdR{90W0!3?Hvv{cqq)(bO-9!j+BzPZ`;7fkV}zU1QYsJpSQOiey@gh~D+(S=HLh1;p?MDM zEOEd5f#5*-^H4)$(c8}y!e1tI*K{jT6TbSVny3ry_I5Q+fCXiQ9@DQl(MTykVR*hs zi*a|s6Yh_|;%ps}(Y2uXI@9#-Z>SAjPZ!zoCA;?J)Q)d#W%i?uI*+a6Z;q2f?S6o*HH*>L?|N6K$wWw9UJ2C`-crf@op^M zMdRre*n`_TCgLd!PxTvgc#4YN9{)erBO$jXR1aor4_D|?p6bEMfXmuCtWgW&XJZ^V z0X3vC7|g^nc?qMtQ;i?W&$8joLz@lFEG^H?DKQ~>a5K`_AXlKYCWi<8TUq#HN;qm0 z8C3}lop0a+x}odo$I$-%auqCha0Je*=DkVqG|A>8cZK6q-u}H8j(hE=72sYv#;N@~r+? zu0Iw#fH4(X4}`PBHutYZqzy2~4KKOR?A7`2({lb{dR+}Pog0ok7V)?)NhLiaapFwu z;-3dT=_J1mca=}Ss7W3IYjn+4?dE9rdpHL%-eA8dB-JUT(GEw7hX8SCXDSd4Jy`_pS7?H^Mf=8xv}H8bJ+VluFXsXaP>KBK2k zgHw9;%SYJfLD(Fp%yet&PpYI7(0?vE0xqsvifzu3Oa+|Tb50bG1e0;zj-{FW>m>Dt z-j|-6(^-bJvAtR;SBV+gYe9TWfBYoh*KM~-=g(<&==?A8EQznyZ-4GWE_g3V!7{~D zPw!Pq-*XjG@1T6O8Tg9E6Uuv%?{95)NS~amhsA!qJk&z<%(|!_`*~n(AhubvBg&`K zj&V2pBO=4xLTj^M9XZ4k;cbQ=fMIwmMh@~sc{O!0u!5odc=K?trhYiI{^&_C5A{;0 zBB}cr`1BeBz9IDLxiLzY2wAV*T0C;6UeW62xOY3o=jc_OWIO4P73$V-!(vPxpogw{}bzOV8MO$FH*kb%ImK$DIg zS>U#2`T~kp>%5J5g=d_Dyzw|KbV;ELr&HQpoIjf#vVIy|emSqON&d#z=FBUk6S$af z%0`_(Q7fXnk=$fS=f6e$X>k5!(JbOrfR4Zu9aOu;D#M8+oGfrmZowH}pDjoziE%;S z_{?xGTJMk5Sfr1v8ozGtrpNG@U{DKrsqdip;qzr7EpI- z>TQ>%ERDBOo4BM&zRWfqW?0l$^c;b{y3qRlSGpZHHP^{QfiaSodA61*_8l~ehl8*6 zP3`zNgQWm25ckb$0iF$^<&#_o?{Dt12>gCtMs_E{6csSR|1O&K$9OgEdakf!X2Pb%>cld;=?pLp zp*}t(_LEr3-|TO35sYZi?v<@!-u=Jr9%YFM?BX>X(@y4?TTs0le)NedX0C-<Dv^G}tR7g(5!;Z7%2t31Rw;u_X_fW4!TV*>-Cix$ z$d&M*@FLG`=BqV3^xJi{^bOngdElu|HE7)T)#E$NjZgmyk1Bd;Th)OZ{u!=Z;h;)b8*u>dljcA*OUDfuf(M~RP~v@WjJY* z(vj}=kT3Np4S2@X!RYnv((f0byyU*v36jBk<7iEf`jJ~EQG2N7nb5)JCcd{~r`>;y ze#1SH(6Y4Wnsn5k;HsMA$)rn+OqWQDH106&k&O(h& z_c}2H+i-G1c2f@Sj)Urs1ulOCr*?~8t^Xr#9wgzIO(>UbbM7 z+2}aI|=#nuWM*U<098OE1-hS{kQ8it2Mt{y3GORZ6g;=STMEKG1?%w4l7d1>q+s zt=>)TU^S3g)=*36B*K67q7BU0>9j?l?V(moz{$bT<-wUO1AWdxN51#>g2VXsXA9Q5 zDyo<%F-|PhneVfF7AWwGh0K(1(E$pLw$B1fT*eQ0N738mRnK9*X`~-wC;DDLNwC}( zoYIRKT&zh?Dm7vCoalS*6rDNuU9eM5LvHc87WguyGX|?+QBhI#*@D%s#JDK*xP=ik zym=LRjqn#IqNK^TPlA8^0A5mvZl3n!-Yu{i(7}zT`jP|-X(8?mGIbyS+b=d z71oSw>-k`HH|jN49ak-=eM&YWKm@5w!<;5a4^; z_Chz`sj5NSstGfiT($-6o8oeUTQ@k$8;Iy4E3RD|9YcG;FwIZO+Cma;+t6`d~Lp()q_J?LFA8N?mtO|S(zovQY1;qUDR!!G$q1IbMmgF~C#_TTMcVXw(Y_ljQC zOGv?IG&Xi0$wfNNrFiJGok^Uq`#>VN1Ol|_*NmFCj!O+|+t+=x2;XV@;`tkp;s&Gu z?k|iX?`qWJu(507>!KU^8m*VhIF4Nc_S_aONvPq04`+wz{G&Nldl|0TJkI26XzbRs za7l;T4dKhD-I*)F!wOodr1-))%OSus3zt4C_qZGzMWatPd9hJCzoewN)4@%;6LGKQ z?(42I*4aO7*Km>34#}?-&A67J1YX@^Pba@9W-H^ho2ncuo6cHIm+_ml#_ zUCsF*&QkTpL#DSEegfi-A|59plcip`b+-aR$KjCxC*=@NZjLw5(nNWN!v_m9hvtjt ze8{eR1I;w(2;kgrD|8u}go0XllI?MALylj&ewu9^S7^2|^HYGZr{uA)S_suJOiC%B z`h?3Af0vvja_Q6Xy8+r7G#d!wSAajY7xUmx7CHk&<(Ij>;6c#yAs93&+%jgKbLrKG z56Ul!2jvD_uhDG7wH;R-t|P`>@LRA8J_`;aFX*e|+K(&NbP!$}58@;XXuaaO71wE8 zUR>Ycx`69@Ts~Z#xMW;cpxubNWgbILRk_EIM^!$gq^4+BEmjW>@`-A3RxZ6U;5WrI zYuPME)iP+=iiZ4SD0LQo6HTAuS2P)x(Ms`YZd3Pm(XgbcyH1?71RN@{3cshtPx0#& z4NH%qF0=4^L9D{>_u{Ac^@#>prFM$5@GFZ|_`M>2ir;ajPf?b|M0{Dp^4ZIaW+-|b z(~isI<~|2{2mVOsZbd)Bs|`HbOo3b|Qmq<)Q!79IMmMMoo=?qikJM{@f|iHp6N8@j zMe?fDvCu^t<9X7@|_(A{u1*}Vzy-8(KS0lK%AC_YUEPlTzG3cf?5fJIcu zn~8%9t(J0mbQJa(K;XZEgZo1E=ZUNrm=R>!z)eO$9-x*Yc8Kr?s(YCp4>} zu(Ol!g%ruKBdqQg-+t)#l4dS^BbAY-kdcxAUSMnio$vKy@L!jc3d`{13qIE4ge2=e zZm4fZs}a1TEjTZ#+hjC!2mh^+!D2px zAgWZ#GwzjlNXhWAk`+75@pw9}yu%M=!yc*#!|%`Eg-6GZvSjD3WE?N3)EbRer_&n@ zVPO&B;St8caq93GK5Vc$lIyPF*^_H|R)FijSMzKSuIVK_dj%o=8TBLdBlV;7$@dpEjy+v=;r|YBjk$R@*^cuZZuha8-L9f>v^kI6HUab$;N9YIXqx2~( zg`3P}a|^h;xg0J>P}jTR$*XS`=Pg^aw)mlC z`C@XuxOCl`Wvj(CtHd>qWujx*k|G1UW7&hNir0y2S1);B+06!~ziU~^nw!PsmH8>S zW{({wPFu2O$A)4~FVoFp$kaW%219OIEI2l_xG= zQm}Gu@iH-Q)!K)sIr)fE>M1T=wPww#2Svw{)#B1+%N|mSc(k}+&6;Ho{UXiHqNOCc zXq>q6(FX@^^VSv@58SU=RTR3#XVgA%b*LZkQ3;wo_S$#K6B5mQ2#x-aRF3}Ke@aDt zBNnY%wKCLyW3Oxcqc^N_TzgcqR1%L@l3$A$C;l>B&WbfN^ToRcM&+jg!5w;PnbN@q z_TZ!J!F+c2oip#qx&3Cbc*(8F0Fb+~rYeI&B`N8|WhHsba7&$PknWv1O|)3YCzlwO zuUzuLY7sZgaM!%4Ik-znE!@^Fi8ELMWmMM{uYw0huKxiK(NEVd|7#nw=e9ttu- zL1rkJ7z!pKP(Haa^gKBf+!P9|0~z(_WTmW7Em0I#7o{Q6GP&dzKa?5b=*wS;G%&;^ zhrTf|$3yu`iXXfmSFyMxKR*N!XklJ)=KTfvB_VKIx^^`HV$Etcb-_$=^~xoWEEAU% z7q2Q-p4SvSxNOzhHOhVdvb$k-S*3L)L4D9?-m z4_Cgh^oN-U4XPqW;g5eku7qmF`skVK<3aSRSS-E>rStZu%l?ma6pww6qmak(rxeEe zI|3BGcbGBCXL5f&Q~`Qk@Qdex_(+jymHgNir5q%yrsp+lA9*zNK2#s<@=AOk{wO~O zwl9i*s3JoNPrsX^gxDqb(EE2!zI#&n-Wcnrup{vEdK#~*kCG1i35Dp^K@{5OW!*vH z{dY~DPvKqn&sV~k(>N79Z>)G`8->{HG!)Wqs?@7LUxO-zr}wAdbt?Iyo0Wd1`qO*# z->=ro{nkKxuZ5w0{=cmk8l=<Hp{PNq4y9uh+CtAt3$Avd;j{hW^Zj9Ue^}EWZs`xV^@rR0!@B zH1wNj?Jacd&9oov@G|0K>A=*;H_g1Kqx`vPjLn35KkV=m-1YDm;Jy!cHu&6Vx1FHr zc@Q*1y3{|TN0Itx#;BhresU+{k6ciq8|$MN`2!?=$^nIQ%qqI*rzL(5jaVYx!z%|2 zlwL0>zMhR&dE_faK3~MA@G!4FbsoB}M5_mT=>Fbt7VJ;)6-+&t;tlNbj~C@cchOUP zJ?Y%Zk&AjQkZTb7Daqy8Z$1=%L>E7^61|c0*d-Sx@Wj`P?(;A_g})$$hoOLpu9avS z2Z&Y)p7=_bnrO8|)4)h{us;WRo_0ob$St(4OP@DHJsI2XOMHVQf8QQ{KBQLH|JajZatd9Jfcn^(WF?}No5&3C8O5r@`p+h(i{|^#P z10{t=u|$!-m&AWTqVt%Ce+1_VXZUFj;_rzWD!DX{kb6p^6D0m?63sC4pm3f&@e;Wm zQh9wkt=;4AyJ{r)cS`oo8QkXa4@wRr|Lc;yYJy!J|FH6&zY8Q< z3w}yJsH=bX_vkD4=u7i8lDB#6=CR~nl-dPj&0_gtI2Xf@y;qe@;o52aBs<7N*Q?L; z!=7~Rm*k@T$vyHs{#la07V`k|$5x)`HghsjpS-Sk!8gfAe<0GwFh8Jp6~P{NSf2}e z%2z>GykSy%*cM3si@W?i^`2I96u*vXMLBio5Qxr|^7p-5-`}H`LG+)_ri-q(JX+A6 zN$zrQKGgabiQk)_eW;)m{>c@#y_{SNwV< z$y?`5Z<-cY=m_j-FU_oak9=QI?q%6!v7RQSd*p8Fl9May^@>FE>{*`VyeiQ@BL76c zCedEK-jwL?F)yNY=7f9r-jn>j<#$Yqzq`xdYj01wwO#%ni|O={<`IY{(lV*P?k~~Q zf+;;WDi-M_za?BD(cW=EDbZA;h+pN6k9jxIJ`(Ls&-WJE?-tts7CPV-y2mYa;4QRT zqP_X)c}sZEEp+fLbgx_J-rZkgTI%a2iiNIrJjVsL!@w}M6W_eMf{kzis8)?{fXQ|$H3qePBh5_n@InNg$~Ih zJt+L2pedZjNuqy~!eb>Ghmc}8jY|~nl)}CAH7Pt=3g>x`d@rp8P4bEM+NW%Zm9;Fj zvMmo;*>iB0lv-KjGAnxw?iRr7@Y@gg^)B@0379t{m9^e7;# z+Y=W`#5U%S$5-~p>DL5d2kxPqzvl7BsFHI14|!}OIF5tO={XjU@0g~cEM7W;>uIpV zl#JQju3e0c7dQ^>h2|oucj6}Hag5bJn9R0KP;eX;6log=FqWa@xOn1WY|c~_$Hl_R z{U1R;?<3;mUpLp6!s+8;e~Uz;RmQU`)TN2ggM) zHXv;y(`*dnaT6tLyW?&wz}37rE&YoqkMnSHAX(VBRa!6YBZQS)5&zEAGf9 zV5@j(k!kUwdHM5iaMZx&Z|(ABe*cBdL&nwoB~M%c!sSTYhEGx(=D#^>rU;I#ZQ8Ba3Ta<;Z_N?M% zrmP&q&lP><7n`ydWtry97b)@<3FN8ZZ5igOXqxzI9bJKSKjGuq-{4OsQn4WBn^*yt z@F^@9IJ$6=eiA$|3GkbZxh%JMVD1R)WG}^XMRb~_hg zhP)gtjv(S=YpS*|-&C|%Jla^6U1BolE}pNQmtT~Zs}&E&vP-Doqfy|C7v&ZY zq4M@d%*e~LXeSipLt&9sN1Vi9VuksOkY&r_WqC!+w6qupd8i%n3# z6wRJ`_2V-ta1wznJ>c);Rj^-ytH9^?egzBR2(M;OfWHs=dg|^s0q+Hb_+PmXbxOj= z&#qt<;2{52$Q;JhdXoS1oCZ<(y3f5EdpE;`n zvtp*F(dAy?Gk{~{XU`3*VCddNJr7N(VEsh=HBqkjgZMDY#pU92%G?T(BKbz(5HEu0 zDSgDnnZdo3o$pOA0Dxn9ll!L68q&fl##;@XWYFC2Y2cI=g}wruTxyfmzy%5a1h`y^ z`weii1;zORIJHTVbs2acxD>w$I1O!t^Sfm%RKop$hd~a-4FwJxh;fGl?+cusWZ5sDN3yOA9So+4JYm%b&N{(-Ki186C5m3KnWn zr+gU&p~m9;)KWr6oZ4j`7ss`Ei%M|Rj@nG8hICYi<1qTfnxP2Qy+}O7LuJf2L7s0~$q1Y`znXKHrMaB6gWs*lRVpGqVlil4T zH?N?}qcD5X((D2>ncO^yg*q4sMX$hcx}Q~)jrR#|U`WJLV)pP9W}75tXe>&ZSCn0t zm$S5}xFm}X@Qd=hB$t#f$+8qJo|lE5uBb$c*5ygY?dDgEq)C;mqP&8<>|(EWC8bEG z2xao@!V0ktQGKZZPGv{!Ywdyx?5lg~BFL^MtJpIRP#d?QjHBUF-D(Ct7^P2gx<62~ zv<#=bDDYflqa+_H6q|Cg3bRWo6FE@GVu6lX%PcT1eddcb!Mqq5$6F9NVhN#r?IF#m zJ*wGU;7C*7JsraH7nS4{%|jQKWh%>XovGKz(4WSuG?ATFbz~NcIO3PSLu5J-| zyX_(&eWXm8s+~AtHmVG*#>b3^iye_bv2Q$aBjU%5z?264G}8PD^&_RAFs;zCxCrmw z#EnQ8Jpy&B+mnm|IM=keaCqzpRKQ!GJ74m&WfeQX<#vrt-kRXyHc?N?@*YBux`fTk zq2gw9F0aLT5!Q@wX{=zst`+M?7+h?ZusZnnfO`Ti>U)>F4m9a^t6K|yvg2yF)ZRXp z=={7wdcjRF(<^e*@iA%+K1RQYkNb|%@VE^h!fVqPSE@h8hff_of{x(bIAIq)RJ-vZ zdlw(vI|vB=G#_)Bf+cLxV)QRr1(@<;7M+Jl3#PN^lo#cf;GGdR?eCs;Pkq5X=zFiUCwdXx!ykfe+7? z;M?pE`3US`AB^=r3igZ;P*)~F9WCZQ90za0soNGLq6U)_(;a|z?Jyx4g3_R7ig|90{CeOpA7sT z5^enqsDV!jxQfPbxo4+LI^ zv`Ehc;J-<7Qh-0srP6)}y9@Xe68<3YbrQZ1_>&U89QacbUIF}R3Eu$x842GGyhV}^ zv0abFT!z(8L6#-2D1ULT)L05JE6Ac(sfrlFvkI4%NaUJdkdM^})~dy3k@mE^rIv0)?y^N9g~X6%Hx$#Jg6uNUW8UH-aj-7Nl0@_< zD$QS#hjj#LBDUT6*;uR~0#+fT=6j_4tAF921}yy(Nut&sr72r%(b7VU@R&3dvYc$p z^{^J3k9o?{9HK_er|f4hD#^;F`6bN@v4qZ|b$9F^d&h~%E;bbun=p~g&MC-a1&a!D z7spGPgskE`kJ6^1Vyv%VT~Au{>YHSJ4|8sD@jNkBUT&6WZ$P9fAYWe@1r~D@9C86)a=yC zLHm?%_^ADt1WpasYA*Jh5UY7m^Wa^1{tq8se|Y^bW1jUZ>!Ar6(#H`IJ7Cs`?9`LR z4?Ws_X8&PP3}_`^mdPApG6_( zLned>!G%4~1Y~Pdw_mpA&bw>IR{e~G!_oUfqqB!koqD@v+uKA&$VRre(>Oi!^KL|>a65@e=!Vrdim3(Pc3`0;pr1kefebcGf_{az7z4>(<@XD zw-wF0zxUq*-cI`9Ki+@n?KeMoVDAraf4;Y(Zfw=j4ND%)Tu7lYwMidz*1b~u<_E=} zgw$RBk+_GWZ>jJZ}ZTQ595&$1PK5^`+-!9_Y zMZ8LIV>GE3>Q-PbA}0xNh%(=RG&idhKbw6h6?`T!ZL^PCmdLh1LMeNN4x99^0AJ62 zi~d^0z9pI3w|&NAx7~%2Nnqb8DDF2mK0Q9{tU!I-Suqyjf{2q3z1Q+B_JBEjB8ym; z#xf)RAcnQc&*Dw?g$hpDp!!r+$C_9iXXP$&*?cEoD{N8g)d$t5doB(Bo2JaSH~%W1 zDT@*Aly6ncP~8^b>=VdY$ILLD zF+J^Zv-I4FEPbLCh+FjG*d6R`Cdk$ZDuu7AUgY@(<-^!FI4;6YuAl~9FIui1c4F*n zG4yLGlx7=eMaz*D@xX{k2jh&G+QdvYb|Pa-Cowh!ZZ)6{kc17A+u^qaPz;y`zmak` zMz5bpu3{=3Sg|Se$&Z$+vEm|m95lxmrC@eu{mvJ4QGZ5E<&2mz)dm_RY4^v61wd9P z3*|!jP+6!DDi2kJDs{?uEdX=^D97SMYEwpJ00AHe(2z+(Hzhz@ z8LZ<{9+SVD$I?pk*r&;PtSlgp%{!CJp4gGgeqMyF#j&~gh5+De6I=SSiP;vI*l+)t zbBlI5%wO@o6;5_?`CM79kSotsD+0cD zAj9Dk7;z9l?{d}w{=WAG;-WjOgmiS zU>y0}51;N2HLd4Jvtma?3oAmltdDT|8W^J!VQxA zv~Y!^GVJ!Ehw0{rlZyWrKfDaTq4wX<@4t@!Xs*BSqYrb+fZ$NJ;%|>WT()d!v88Y! z{=;xiI1Rtz_#&%kS8&udQo@tCZQLnN#ZN=X6_y0t!hg*B%go@TFbl7jRms$XMvN(N z#IuI0hXeuNtSP|XHn?l>cZ!SRqj(GN@ux77?2)eG$MYTz;-VBhsrbw8la0phCfnH= zHj%65{>eq~1rlDt8)aY0l7#ID`6pMwe<@STcgtrh&ai4wMo@K%%}R?(BgTy2iD#&+ z8WJM-3ceYCMj81Gg_K3YB0(+p_){23_DD~{yurgkT$F+*mD!3`#oxLAfB#|M=2My2 zD5*1~hsJ@`pJB}e*W2pJ@7N*qLGTCxP7k%&i)hD{aK-gIT;dyfOor0F@sJ;Nu893V z|5#%gzI*>KU?souSY`#Vm2d%U6K!9eL8vjSKKTmYK_7r>^%1+Zyw0W1?PfK3PJv8(qNU`3d9I(TNl1+bZL0c;jr z0GkaL!0v+k9CUmhIs(`WaKD9n1}=bw_GDH7yALja-4C4s>;bp{HWxYp*n@BZ7$H3a zEq+jksW~;TMmM3Bs}*XcTG>abRSs9`|FTg3yYc^0_`d}HwJzP+U8s#N1p~0t<>8aUji$khO}th^9zA-U0j*zOkiAH^*TOS0zW zWA_ZJT?>vE@|R;TEx!OQxqr1@jyuyPNm7A9aWK^&a4Ii$ZDwoBY^s~?!a+) zqlV}4Qr^iVR?Uy?p(h2ma0$tS(&p*aunk{|I=y7Z0- zrA_>lKJgd_7Ulf3uispfh>^hnN?^iru|5dJW7|+q;x1g?a}{PzO!)H=md80qJlDQ@lp#NJ80vEdp5qv`<9e zeAVXWJ(O?Ci^O{=QoYA9WMLV*XAU;N=8>J~>0Wl-?dL7eKk}nG?NZv*kV|sFfz%c+%JXC=cWFtPsmz2# zO{RtH2DNxzZecePlDbj&nS`Q390B09ibdE@MogGTe8-`98Fth~jf$BE7mw|3@7r#3+T7l2cnB>Y$4)b0rX4LG$+!kd9p+oQeH z4&bzhLb%`8p1BmI)fYJRJ#G1hR#-iXy{^7uN5*`D50C2MJ?ZEp>_*CFp35V15ZQy!tXfuY_JB!Fk$Gp0iidBmT5lHsWq%S7ab)N^DuSCBM5L;VKx*n#8f< zT#Km?qnJ0`204HBwv;Lu{;C)65N3YtYVZl_;)bwVR)-eQ6D{=r6z`r^cf7lt?*85J=h+YJ!XKpD zo#$pe`w#Qz&ptrA>xn)De`T!?QPfVvI=`9z8%yt=;oP>-7D%1@80HT#I$Bzg+c`*T2iXCBE06 z&YL{Xtr*tv2zU)JoEr}GB6q3NippnYa&AVao>`e5_Mv`i8Q0rA5IfKVS$|ncrxsqW{*)9_pkMH|*xhwsj7IT?auM8ka~PkIsMR>N-nt z@KZ{+6m@!a?t$fN0 zY6I&~Zeforx3j*=x7ptnAFz8ApRjB4FWDRNGwg2p&&)^eV4vX27LN*Q?sg#(@1MkT zM`aVa4YGT<2W1Pn;j(gcl$*KJd^Ptrf1F#x|IFoJA41P-@uvrt1D`brc^e$3`OV zMLBY_9Jwk+?h260d92Ydo4w(GKbseDH;d~rgZTvFe&nuJuJ3>5d-{f7tZPnq)lc=P zq^Zq})!95I)c0r16Y8PIEnSNLn3$#G?#E~Lxcjs5j?F(Q>|cA5?s3sG+|m;~%5Fyu zYiFbJ{r_S3+DIH2^h}G>I6YguM&!$T=hNl;i#Qa-@adrNf(04=A-*Z)#aH(qi1Vh}{XD72MrQ1$u{2 z@Wg;80p*dvY+XFpyYb)`Bk+d)3(CRx8T&cxQGNt0Rmaxjjv2cA3Fhio16i2x7m^M`paVpx}eryqF8&bPDWs5yUZXZ%71dYDk< z6%_6j?j!zb#YA8eIVy`HlrqVQmeN95D8#aWokvObadSoJ8&#--96QVTOFjN}*@R9t z?4)L|%H~Lz3U%|ve|8%uAsuf`igi=pKec(EU!5)1h3`=PbZgzzV%oeJ-MqR5Z(9F| zNL}s1(#QP6Wtpv)(LRSi^L_n)pe3G59aM+z%yx;f8}ao0D}F?q42^Y_%By~&k=gtM zcrf*!!=r875)VI7qfq(!_fQ9g^wxw$^wUNS7^IDO@t=RJgTBA{hkbswUg!;Y^ai)e z5_9>#AOCBC|FyvXTHt>z@V^%L|FQ+>*NWwa3PZi4vXMnb!`g*YGObp}x1n(URHxV=wxZ zXg0{tCbZ~_=@-J~^|8E0lZIb^X1cn`+~|*!8_&@%A7dlrvpeLZe{aKP1Klcr($U(= zB9-`^|9Z!rO)RP$cX$P-RcQ3)>izyvvr<0SoS1%>@sLYpC61`Zv#tTL{!{yfM0(1kC(^T8rVR(39jCuX^J*@(yX#!PY~+|^3XCIjsE!Vhd=w&QP+6fF{PF1aQ9J^$z;k^Wo$PA=P#PhzULKbT$BvA8dTseXfBd&KTz5) z?x#C^uMc4CF!=6O3I_kv$_y42YOZ(mw#(DBxYt4lt<|`xuAr89tw>{knUw`+1n&(t z1{*kA&nXc`A>p0IM}!^8u5XS+48Sdd0U18w0jZ%zrjr@{Q&nSRM!(e6mwlPc=$pzD zw6K}H(I-9Fco?_ZPBcaw%$P8H)-c#)3ZN8VhmB?K*| zhD3epSY_lZoN8ZpGM68D@nwg*qq8rh!AE05tOCl-0wnR7ib z(`raE22L~Aq{HV^hsmxrlPhZ;XU6S9#!*K6s{C5qtYenj2X=gh`z?+D$dA>=LcSI- z9$??A$$YFjFfs{z!R>+3vh{Zu1~jbJQYyDy4??>2H7s&9G>o^ift*g*mFyC3ryF0A z%#r5IX1fXU+d16CB&&~){LH!3CAS@RR$d=yjDb+X)4_jy!6u+zQQu2ppV3AvP> z1&|5|Mmgf1aK{FFpA3z$PX=qT7&S&yepF1*`Ahk86oIGpt%Es+HgVGNOA9Bq!-wrX z#4@KAwiL3_3bJ{FZw6b>t#>O3+a8$gYu6!a-5t_XH3W#lpSuql#M%Jr{KQYYwxsl&KN(&*Dxa0?OfM+ z%(0{OxZ?{ffr?#j++l~Gv9u4k9zAu)lxU;Uet(Cl=L_N41k z8Cr9gnQyVihZ(gQUaWr?#_V-278Q{ik#^kCr>jQ#wum3_TQ#(sU&%Fe<@r-9RN!CUtBnL5lo?4xRJBx=QH9nnVh zo=8J=)Dg$$t+>m|7-<+`KJ5IkquLm4USsaJ|FCoXwGqYuy5}nA5JF=OM;v=wW6bEK z48cZ4`mAirLAsm8`?(EzJp#Q*U&~(26!h-qg#CS{C7Av8yPb9J1hdYlHLLbe?@{M^ zF*e1>>8$AY7Z&sw$HmAnE(D~xoky*2n=e=W;?%!>Y(;T}bGlrN-RzlM5YIOdG$V5l9L&D&-ibFOMf zUjwQV{Q~uXJ8M~OxDr3^Y*N{$d25$&A zGu%VNnk^H)@8{zu3{#x}Ze+eaa34r;J8D~s`k*q#{|wWr52iF*OG2_kaC53)Ux622 zb8)=H*_cjaSeI;XP#^p<5@$zdy;-Bt*_AR?!scY$VXEbD>jU1+$&jaO%cPFc{-we@vjkw2S@ ztwQYkLuZEm62`QG4L_n*#{;<7eaWr{HbQfry)`$K>8?ER`D`v>PjY+1am`N}7Ihf6 z3-PvX4^-f$Bku6! zUf!i5Z&L#|+JB^B(l?kL*w^~Q-ekYG=!avl=^BzjnuME!r*1U|XUgn>J}bgGT~Io1 zXleUM&3DLLY|uo50yjFioiT2FC2l07jWSGXJr`y8NS$fFYoyR2(YPgFmR^4fxOKZb?jlgZXvdr&T+Rp8fun&g?J;@28rurjzPGc4rd$mj$?M zR4e*E+=&`Cm}X~gXJMxrqsU?BlFkdRN4C9cjxwKhvDnYAa$FSJ%W-v&nCENxD}H=@ zis8ye{&857%J@z6KEy{npI=pSs(9kuEOI`+`^j1lH}Upzs~S0#|444@=1K3JBcHx* znRtth+xg7LBKC|}7f{cF3rF=koI zA(N2sjf>f0%`xVvA@cJV^Jgmf)2!uC4rfDXju0PYetuG8{Y_yeG0YRwddS(?8D}mx z81sjk)dQoVL^QK#Sj;{6S7w(&X5v@`?Z4gI9~ML~xgcS(n(X`>i!cmB1FX*Fq|I<_=wrbZh}QD=@hHnnIC z!_7w>=UVo5*zM4E>7+N(Yfk$EMC7xUwmhBAkzcRD6kW$#Oum{FM-zs zjscDUP66(+Vr*)|?;In%8i09TWSBYGu13EeW{zrRMPW2|##+f*j4>l2*r?1(z@b`3B9ZG-*9Y!-1IdD3wd_urj#thCE9x}UwSZyk!}NQQm#_3Am$; zR!%1!&!VQDbc8o5kU~|r6e=8Ov z!|TUgn&~}kmI&~)sxU?#a(;ZBc;2~w7WbF-OF=kl`50*9N;&B$khD4JxF34xTYF&k zc+xS;Avdt-B-~Md(vi``iMRUs8csMmoLa+e=F_NiCmlX^AzEROpBdPoYPLo1Yti4S zZNTgjrMt_1X1~&ISKjFpXyfiwj<_vbb=H4`qCTcT)~q+}Y0)oc_3D~Q8Ju=uHoNWj zhSRRgaXPzN_916L zP1Ea@hI-d#D{&NHp1ewr+mmGvXQyJVe$=%&mTrbT>3F9JIarX4`4Rl^+wKVQtwHpgl4xh<~FbpTKYI29*@&zU%dP8nI}`aUiK)N4KKkT-p# zzmAKlb5()*DGsx$Yyn{}f~y*Etmm;P4cy=2u%36l5A4gH>L?Z5W=Opj$HVsssCvY{ z4A%}|@s`QB`#fbc?i8Qc)Ew&Z98WCJ5~+b|!A2$Joh)t+FF z$DOZStO|Epk*q4>pDC`xM#mb2YVnTm2{ezS-3NWsuZf=WeXQA(A6CeQ3g2;ewl*Zu zC|a(lG)x@L?{2iNFxZ(v)-be`YRw0letC#D+7mAy@xlvPjO<*Dg~QCrUe4Xo)DSDi z$IK;VU3FjFt(m(1l?;{Pu#2tlY3PG-XesW7WcJwd%w|8!QRgg|fOdm*OgW2$Ptg%a zz5R9L5!416K_lE7GWy{*Elp0pn$e|fw5FCDBs4~=^tj=E0@k}H>`X`ZWAU4kF#4w( zg10K{P3<-#No=>CaOhjLMw|Hr_BH0`ThkvlThnByO{)N>FjHhP8r;ma+O<3m^;P!b zBqQ#%Q`s(>l`X7T)}XFYwy2hIHf4*jjJ<%{2RUv%?$+aYd>-Ru>uH4{06)UX*Q>OO z^;oX2w-^Mw_L?z=(*Mwk8}x#5Gxyi{mA+N;EpBPsJUJ&V3gxWfk2o$k$;|>S*bldl zz&%}Vrw=Tnx4&%VBYh3uy7t8y7i^x45jgUqIR@kKf;Me7$$c6>EJ^KeM*1;_ZzI)~ zXSvm`N8_fYe(rd>RlVnk> zVQH25zvg-}?lsrb9Da}w^C*3~A7)iH`w`cAj%n{mJK}h-m5Wy44!?*G2eM3z8@@X^7ax$> ztS@4lw1z;8Z2LQXcdB%pi@V)~orJ!N!{!qoh1wCitJ9RjpR*j= z454Lp(Ts>Nqb&YAl$Kq4uTf}uY{?emVVBx^Up9@LpE-xQ@ydoxfQ`gke^>3pm_~aW zx1(Rk1k|rt%bpv9cRAwlZtz(A)-3#<2CM9X8+EmHGJt<+-$=w<|iCn%PEvcbj=~B?K)vc9d?xTdeP@w_^gM| zFHRfwT^_*AeG&1x8oJ?}O1~91mC? zQ9@$`JM0+mlx1u)n{o!^eCc?wi8w~#T{Wz|CJ&st#emhYK^YTh*l4)@d%0b>ZZ%BT ze&&3!lUiG1J&T+kb=VQ^j4{84mbMyewZYj(T>j{L(PK?WH>4Pzx@;BD{yMiAT{TQg zH^%kMciXc4m)z4KA4#wc7#AOmk?v*ZQhc= zx@zs0upPZq_jlOz1;A&{dp<@#F(Ev2vteAR9QuYB2A!D=JySas2K62mIU8CYYaLfg z_a#n@X4iLwfH_lx+0_DZ=sf+EAF+-Sh2;jam9Dy zopiLfL3d3}ue zf-7Q!Y!l7aahu(y3odoJ4u0xam7C};@e3|hjcU_(z>?B^Hl2g}EqWy1O`|e`%%Nug zjeZ+Orp5O4G0Q3gHe};2ZdDz(>5%h4d!%8gImvw3aeM3VbZ+bCE~br68ZFwJQ2Gsg8j8haD|@ zJAdi?MWmh~dp&~rXDL9@j$e((n&Jq6))wbKeCMP0;nKcQ9o%Zb0RZhOETi>qX1IAn zwLtqWXG$_OD48aAr*lpx?c$wq{Lo7M;R(mCR=HsgTFnW^mX;XItmWSkzNrQ4v6Psc zBhI}{kNP4&Tmw;B&VjQ%UhBsv6f`LZ%cBz zPfK!|s->z_*^)e2(UNSCw^S|VT9PODwJru`kAZ69=WwyHMxY#f>vlOB`Ga1*QPXal)q$1j_Q7&@IhuoCV`b>taVOXW{> zfz~7(>cwI70X)?YxD}`m?*k5?pH9WQv2?z$Z4Jj%2Fqls6%DRyu^X!WHpyCy*r)K> zwB*MgSRbK>-&yB4*%BB{Wyd$vIp((%{K%sGb_N^j9EV%f_8x(Hdv^J{X=4NK(CeGV zrHuAv&8|}1Ah|K~ibf+e=v&>zFDEm5I$ks@ot1fIRt()DoC3-<6h5+Z{+U-Q#|B^Z z<&~QTHt3t?C%l{-(%_H#&ja4#H}!Z+wkhx}0b>@W$TrqFhP2Qattao_7y_~GK2bG_4)lZKz$QwV9;htBEyzw(~8I1&wxrM8b$qu_t z;pd6{Y#eq3J^8u6h1v05F6Ia>E0;KVQe!tg*x(zQj5UliuovnamzuRT`wfG!w}r2t z*~$%i%$2%p&Z2JUUWf8x(Z4qAZ{z}d)CX*3F?#!_))D=%Tp{sX zB8$GzkZ7QF+6Y4*)I4^JmR=o`amrBVC~H>XUijaBVZ)c=zF$stX420MqYQT#*x>%Q zx<83ImQLXu4NV?2!7`)%VQr`FmSzgN}-ZSZZ0~U1 zig%yOZ%JFZ^_Ao!us#bEAfX;(-4T5HZS|?#lI?9$m)Zxr1i8mzDKnE?0Pn2W<47^ zy`FBepIX0_#>bende$glR)5G**i18&iS<+u{TlAsujuf#f9BM;D-B8e^|&SdkYjrD zDAZ`YFlMtNR|C*G4m&<*;l@iZqn3@q4#F(7xOr~QcGYakj-fmy#FPha#Tg@R$K@E^kxQpaozIX}mEyS= z8#=t6MaLi~L(Z!)>u78f40_B~)Ufc9reBN$1}i%hZS%@gG3U6{W;Mj_r&;NbZQk=K z7MTvM9-!R=m#}UE_Bj)v!vOa%?4ofNUqAhFaYa=(TAsVG1-{p3G=dRvA zqDH>;;grpj0>9a#3}^`08g1YuV01 zbv1f3PM>jy_3Lh&&DR(~sX)DqT?0D*z$_4_#lwGfPf!}vTF;vGGv_$i8Z%PS)*m$n zr4Kgd8M%#!$uk|lG1}lC8E;^l+|Ek3%rIxaUpmh05bDo+!jfUTPGWuHi~QXkb_eSSj{15x?No&;lCK1(tjk6}W#bYm z@_o`-H2>WuoH;0Lo6y4_X7W>Y4n1a$7&*H>tZ|m06S8{vYrE|Yo)r#hU#s)8 zx^=-;%VchhVo2XJ7cO&l!8am89nptrbtxYN!I<-v?eAP;vnic!njFNw5b6v5_ zrj{t#N;=2k#`q2i6{UzTC~DLijV74sb^eIuYqRQ9wr%Kp>U08~z!hVE0WwlnYLUvS zCz79-l@i|5BZqF6woIm7K=~6^^H+{?yy>7YY{Po|^TzGwSvZ50pFdo%RlYSqnQ%_E z<1saMcuqJDH12q+kX;VrlPm`*uGLIsf5Nfc9*c4tf)-1=f^KJit)j&`ZmWAs=$XtJe9}eEKA_eY)=VupRkl65GSe-96C#+5O)wd=f; zeudC5%DC9xmshz=$=>+BR}Jh((eNw4c`0+(e22&nlEd% z=`h0I*`q$wE~LDb?P(vo^4ZW4>7Mp+58B6F^)dO|7wpKE#Zy_joju&q8Qb&mYfbv# z6!~5sLVFPT_(#|W zyL;DMT4h?jef5s~b8_F)BzyY;xAQ_L^Rez`HMUik)-l_Tb-LB>qAzwk_jc~cXIJYj zdbM%&X1UMl?F%Rd7w>j{h8V`x+g5Wn-IF_3KXQ=TExx$STzgaU<%V9!aqpP%=c7@} z24NSIMUO^*_?08d$)XeRw$WFPz?L}dNk_x-bL_Os`E%#Oe5^@hg!7I098P6@{A9MB zz>GbQ`){amh*k^tr*W3_O74`|f<+C(FmH~7&k#4W`9t0qNW9H{V?FIUsM?!iK8Lxs zO2lyH0SqNO2&Z_@A9n8SoDzlECC1BWrzyWzOpK8<=g-o4mf5(_{7uc~$?f{eVQ*cCw>rY}H&2!uM#DGGK)yd?J>3_&JVIl9$`%8iW(Q(Vp4;@5 z<5jH4Zp5$0I_)dR3$3MSv0phhw9XOpRPCN#lVToYcrZWNkYT8vtT50Rt5JA%CQT4~MRxoV|xf{`!r#2F{PJHxcY zjACD|)fl5i%roBF%X_@<*jtWz&JCG#R`r(NtgOUZ+R@}piBK41^*hY`xXsD@d8XZF z9Bnh2Z;w3W@OSF>%r_4-9}SPh>FQXd@mqWK{;P9uj|oP3A9BPybIg+?iX+a2&kX-H z^lJ_IO>Z@s&xM=te%Xc4H;pP=j3L;?#q>3>q3sRX=BJXs`(}sP5)mGTS&BJaW1>}- z7P}&PSv9SFX^rzyb=dmQ4dEL#n^+8Q@3$7c>-0~Zhpq>$#|UHZy*9BbXbb#ix}8PX zXD2LZ^C3r4tERH2`7CxBzo?m58EodUat^U^V|k=7aWijTr-2?*BK8Nn`0*^JsXl1) zC(h076SpK)`kBAcByD24r|=#F?Hu&l6pYck=f>Wfc>Au8L$`2IGhD(#rVHKBXJg2w zK3mdinjXlCP;cbMe!ctp(7-b-b6<%Fur)rA-j8VY2H6>FRDeOfk=gpZlof&e4SYCs zPm6KI$|ma?^;T_6biMpcuNc4j@R($K(VASFdP~%hQT4IkScfFr7p$3YbA;Yk>X;kE zf1^?2?VJM@gFzM4cW-slRggF>JQ7_w&o?|m_du%);Q)0aAVde z8+n!Ds!E`J&X+n_bh15iO>dVf_MDP$j94>xC(SY!+k0-|;*#wlYaF4KW#`IB)1I)E z|HqEd@5;88C04zkmU4y1srP4{yq){lF}FGNnHaw5+GE`InJ%6EV35E9f^ol8h`=p(RDxH0hm1b(B!1vVG31aRkgfn5p}m|VfDz*#__fdab=unEur z_!&U_OMBfMe+BaXW4Cm@GVhhr*@N)l!LSuz%n*U;hQih{xU&^-63}-T>^odwdq)T? z`!Utv%;9k(r#o>;!c-SBT<%6&nMk6lV-vNH31U3XP4losv1y}+&2lxfx z0QBi*XRm&L{p~SBM~+P%uPbMj)8puZvq+s$H$@^$6@dK%5%P1?N7AR z$j{mD*q3?bE}yLS$J;!#@+O+uf3M9gO{`L52fa5|0FPeh?fVW~Dvc@&7f?q{IS30* z*%Q={tX4Mq zs+5gB0$Q3j0WF_eaRplOpzGB3;^$I~$HW+Yq2HVXJ4$oVwktI~(VAx*SdpQK!Y*1< zn1w8`#W28@Vo*muoZh$UkR!O6@UryVfCn_2&?ofWNo|vQ6X!Kk*>=ee7ezZnmE9(W z;=KJD?J6inZo#^A^Q3>AaR#*08X}H2ixL*^Nl2~;wa&+(-S;x7GdX9TxAJuSQ@P#fvSLUM#7mjOu!8aXz zJFk&tE)n1IdzT0C{vN)E&n>^fHyM1-A@)prUv)b2nkd{^%ld~UC2ZK6sH)jXd zX@Z=sLVeU;l(Cndld&qm4uu>)!zO2MqR#FEyaV0@&{PX*MD2VXguf?hE;zdD*LNqi zgv2UO-+j5`Qd!h;sgQPe9GBZt`06rJJ-$AdR7$N8@KYE-jCGSkid8sPS^IwaYtv8&#sURUs|Bz~YV%42ejrN0|;loV3+-Gk`Tbs9M z>}@lZsv{Fcy;V)RvK*=9Q;7$sTrBmr{NLKCY~>@5P5LL&j`}dMDn@KuwssyZGHhjH zRdm{R^Z;ktd3*4O3_Z!fG!y80F?{Mu4nC1-JK%G)T{fJzPh3g8O+?xy__#zNIMr9yn(m>$9~E|5L)!x?TJ-A@y{+~nw(te$|3JOpi?*Rf8~FkC|E+#KF#9-I?wNhCTA$DxV~%(1DTiMs z;5I;?ZsE83Csyqgb-5S1JPXagBXBgr*== zd6ssKRNzsmXr7OI1RIq;o6~x`e6-Y4#I=(ppCdZf?Hqbj45btUv3#g^eKIYGPn(E& zo(4Z_?&Ed_xAPO><<|pTHj~5tUh>nvVCxQs7-NIsVYg^?CLG*_hVZT@LnQ*t}U@@ zF{lu&+j+W;@>!Vn-6L-2$+n$_?byL)s)2@Gr3*{V&~t*QCw_ok<#yJ#@uT*MdQKI& zqLyDOGj`+g1J65c{K$Qck;n@hQ0eNSt#k#%&H;}PQu$ir2d!UhiyY?L$ou{$wEkw_ zkEr=OO4)|UvcxKGLv|Uz;ngzPh9Ap>4Ux;`8!}LzR=1)5-?vlJtCx$r(;Xw!(}+R4 zU`yMmw(n~c0voaG>>oJQkla*d6|Sme_m_J3#)*8{5}!XbQ^U&7-^3Fy@?=UpYVh#( z$M#W;_O01b8ooaUdg$AD+fcaUMT5uW^1m-dKxN+Y%+Q$U=FF@N^ zi1v~Wze3PqpvQq8iuQ6GZRa57Ix5`U5rgrj4v-1|7?qqA03L~mpPN{t@;~i8R$9}XYZ)>#9uDO|DY@WLx}&LNG+A(S4r`U zr1;wq|6DEAJeq%O0d=aDEL?z?8(q|kEdchEE3qm+?IJiTz;PJ-p7}~Sr~{yK#n{V1 z?X6X!AnbT3b1r{)WeBY>A)s=Qh3<(Fv;OI$)hM`JwlQ^DLitiD}>V}R*gYOj3>?`rboPS zc!VS%q@NgqQ*Ue3qnE@`9uf<5nK;=@thx;x0mQMMIJQ4(dQ{Y1;^0xfRHD~9!GZH| z$oSi(ZXAhK{So>*g<8e45f8{drdH3ZweADDnW?iSVt`qJ5AoWGns24-2EK!CA)Q2M|Z#T+s7ibP;_@Y<>Rh`I{s!}S$ zS4F+Lmm$+VEAl-nhIB8(r=`+e>xpwy8Lkz}aCs+{;rowK8Lo!rMV(ZJD}fbuQW=&5 zGj~!Mt^j88q|mJl8SJqXA$NOH=vIbQx{DB!=81Dt8PfPo{ZXfLEQNaPcvCr2|Ag`v z3L1Xr{0W~cyA!;(X z#YQj^6K4?AsARzhJ#MKEecGnpBPnlVu)tz;6T$&(8W-pktW_f$8CKAGS1 z{`LF3pU?Zp?XGjGZr!R=+c~GI&goAnezgrBLTp%P?z``3L+YiiZ5=IqXB$pK?9UX- zbMD%P_XXSVUu}ZiuOcAfeHnERr~kP&PJ2jiUq;!m3P(eFt<4z&skdGEtStg`X6tva z%v>1}NCE2d6e~vY6o=Y&6I}ywpf`_OIgH2sSKDr)AL7nNSyyA7L65q+%7R(3UD<(> zoD0gDXQLR#G*Lb}g;w)+Wn-HL{Od251^Lr1X#!&}BA6zpGtGX;`_wO=!8}6!@+I`c zIp~-FK%eZ6xrX{>DBuBz+ljT(4E!rd`v&G7qGf;{fziDPJ>y953)At1>S;e;?$A$! z)CplBb()a!sYj+7ZiMJ)j-vOiIcIL@w2^8UxU)bmG~PZ4<}#S)avgPfs#D(H%W2RT zG674f{Hgnql*h<`4pk4L^ zTQzgVYdr2^t94Z^Z_l$)G;XL}GFFm)qFwnL@-+o%PUDDr!HHH{YufTU*1^?0g~$QtvYa*{d$DdMTLA{BghBww!8D~egDhb&+@ms;q6HN_7=Q7qx0=e|I6En zop1NzZ@-AQ!#m$z^1r-ox#R6e@bgUXbma8NxAe}|`!}^aD5l2{MKE_85=J1Ia8#;`M%NR>t$BBrs6OU&U(oMxP z8Dr-N#!w~F4}^U7J=XDPyz>Rd+H&AK+OX?4-$=n-O?>k$eDlI5q*cqvX;-!Zs`;b{ zVbWXEioU6ZbZEa%iNH+TuDrsb@nx@beiQBAqD7xNyzVM`djV#YSv@1{ItJ^-glOqf8W530lsV$}kcc#W#f)#f;;AFsT zna27g;1>W-1grv%Mj2_Xh;K2;-L;5E4Hg29Y0+50rD=(iZC3`j+|HxT1FnCI4qwpo zFVK1r0hle*^DjIOI25o7n7;4`U`>k-UqC#*Fb8mRGjTI|D|k0;yW+#Gp3$Fl%<2JN z=EvqOI9pc>j5y@6^h1} zG3$Lud8V1>2v(GVIbA5)y=r2LrifYFm5SzFt20&yaxi;qSFs|?nyVZZigvBZSVJ+I zBFoEHc}QEd>*b7>38yQvti8%Z`l4OnE(m8R+M$yx+;)EcW)-B*g;jHlb)JR zdTKlAsq3VtzLTDYPI?jzJLpLiyhTr<;9yYDb{hp(LQ6vwJliD5-OF#)RKshUjq-oi z^uO0sW1Wwbo~GMtnt_^XP}6st{=ZPuM9e-^(`QiA9bB%Tgfc(cL|Q7+B)2QGn>5y1 zgvTSC+LXD%x`J+4kQ6tD&!$uG=IX;8oB}JhTZxApjnreB_7^@UttV%&J;_cb#G7Ile5Sg zt$BNDCaAG&>Kn-agt`UyNot{8?;c38BA5d6?y{+cNO1ru!o9UCJ5#J&9LNLxe%aJl zkYX27(0tLEVpT8&=9gttiAyg;ieBE@)txC;y8?NDb6hr+xb?M25#_C2)0tvTFvS{5 zK{N3Zr0DO>d>JW5FXFwJX5dU<2Y72ab}`2im;RW#XYE`_IpfQmDaZ$FQ<}=;jU=fD zNBpv>E=cH4AZ?O*tBqZd*T$DU4D5LIRvQPfvwU*T z4J#r}lR`q#)fFXJ{|DjR9Oc5SZIJ&nR@znu)1iL`)2-axC7pnDGyEB=Y^#Fl&`X2q zR&D5#PJ?t~P><)21vfPKVjtG`@O|Wd%U|ClL;r_w0-q%^y`*>MNS9TvS>wUbe zhW}7jSC=wSS?k+>y{yl4Nk?VAq&zaoh& z?fSV1q_G%ZHaJDsAkR#@etpEIYfKBR*xWYd>GnX}T`7YjfYrAt54BU;XmC>`%L!ZB zlvJdFPTbZjh2CpZk^$35=}9o&mEeDjyK{!i^UaV!CPDh|L`X~(=oqRLl-8X zf4_>p{Udmcv*_EeV*dRKyvbI?{U_Sd8gd9VGj^dJ;XJ^#wcVl};XVS+*LI6`gnJLT zAA#$j9pQEZ_bqS%+7ad*V7_YWN;{zo?Y934?JC;>v@7bQ-JjZscE9gJyN{5DXjc%V z-MfH^cI$(*d#i1HS>A25+tSA5e;oZ!w4jx9DN34)dUy0A!Yu*rw_RvKxGdlnb6RMu z)RVAkN}0fAa#{d~o47diGYp=F4?Ee$@0$wy{hy}dpih*UCqKp+<%#}LKlKLX+ zN<&e`N@LOPl_v13A>dX+!TpDU_YW_+x~f}|b#?cmsF_v1&wb;|`lby0piTL6Ykh5C zKcE-pnYEfWRAans$GG_?_WyoD zcpUh0Tykd(2nTZ663k_F>z`}?=kCfTzPp0 zu9-qBRcJD`+5^|M59~p!q_5l!IgH}0Sd&6w!NamD0}=vZuC7EXZD_Kl=t=BTk%p{I zX=(|FhV1Oc*jkbhGjiG#xg`eShj{pU%aB^@$}9LvPwcPLS9>OBtUxZ^_vC~o(?9hD z>#8d}XQaV5kzyr%*Sh-3Dq!$rtfFsDft=N*9B;9{d}WPo4Pw@8Q6nk8H9Wu7!TeSu zzqMChrhIn4Oyxz2mnlE2{o<9iz^)BVPRFAu8VR`r>wnAHt9zi62<%?y0RggLnmj{$s0G@hR@Uzef(J%;(Z4RiZI z#JzxY|HK@A=XW~fB(z&l!iN0DW$TSmkl(<`Q>h@o@mAd!1^F!~0YZKYO4PXb9Ih=mFUQ4dW2$DMkPq&LNVrM*@oB z5Xsr20gd7i$=MEZi+cBMa<-Yv*=@?8<|nSuTt-|lNos9MpXS+DXorQyuemvu$Br*E z2ImoDbJCTwkkQQOf9o(Gl73=6U}%Hb)g0T32p#6tjLaO%%KpiZN9QfTpf&Eg_u=@6*ga4Ev^Y-R|C76 zu$s+R)`%|$v1@=`Ls;z6zbvi|VqXUKWy0z&(Yu3d;TdQT zVL5WMfP0&fMdlr=`uT^iX-I#+_f8?McTw+>=pC;mt!bG3e$Sn=2WW8`!-_BbQKj?9 zHqZDnF=ZI|ga1(*tw04bOhe z(Yx@UgE8|t=65CcL!?Z(p;pV{SzTUVUpC@UmHTK9FJK()Q{|s+23TQ@%}9!*0CYEI8lw9pw3N z$Uu%m{UmLP?#*P+{T?=CpmT^*yQSiq1NWdtRz^vV3K5S0>w*1o#O8clUGIdve*(-riXf-GV&nyY6$8XS!HS zIP7HgXP}f9x{GlqvNK)D>9$v$P9ffw`@pmxE;7;fYG!T>-SXH#rKf)tw#m99C7t8kNt?v0wzvpzVQywK)JYgn7H)0wE3cETp-)9N z8_7Dz#Ebn7wkW=5lQZwS*zeiIzSl!=@0{*H9rioivylD~IkrIL@1k{Ky>ROOS*V@7 zAse^XgyG?p`&CKYuPzc_*{>_!uTFJD2*Plk^pV=f(M@t^O~H-H;WfHHz&?+eZPV2~ zWe~RQfE9zZ1~;rbvDv!1S%z+PeY6_fPu)v)cd9G!=GDc$o3*~#cb$pywD{^$llROk z>0ff7Dr&Flbm&UFnVIurytPYbvrupEkM5F+>`3-4!dN4g(g_%!!1xHZ4+ErbpL}_?1fv@-QL-DEiv@6dOxh+ z9f74NvM{g$_L98TO5cQrov_vxIQh6;3YAXbZnKDa_IO=*NtKT|KFlmm)mmbl%(`B6 zuv6-oQoB^8?Dw0jdfa~&c2xS*24-8Y4s)=QpE5qoI8x`ouUF-h(igZf{Y8(0$`dz2 zLQcW@Rs|^ht}11p!br zQt#f0UirCiRbArEN!sm65jEGcV3Vj$Zx5-a(AqkaUB^Q!>%#5YnvQoqTnJmM`iO4* zJx{<+Sr3iiMT;&yrG6p8wrztqq9}a5dWeUeng_eBS3eP>U0OMDS#Ji5$n8$xp zorMxz=qwQ+=fYr#=*w}pm1tsTiNLK=Lb%yB-L z_B_I;U`>jsS}l|1s_jW8+#dYg_q8lyRr%a^Ue?%qU`_knSB3a7h!5xSXM*vkWC4_> zR*!|SXb<2@V{uIm^9B( zMr+v8=4*3ZxczR$N?u?8fahb5eXiN{99i%o><{(BJhTS;mBRKa&rpOl2ybjJ^iZ9i z^lU{rlFL6_e6Y@)X1Z`5qk}@)3j#`b*`Y-VKlLe%YzWyiZ-*Tbx$mwHfko#=DX4SkD zPCABEZ>(xB9n_rHdUcv`qrj-Gc>|I_{xlu8F!3y%I`py;W2+6Y0n3Jr_GT^+C2LG5 z>^DAPFb3^Mf9^ZY?Zn{L8*b)(k@30DEbC$Cu_NV^T~Z$GOqp0eH{%R!1cuxw(9ThZ zIE1lU=Zymglm2#A&7rxjY?|jR-4c{HbXY(n>m(n$le0884864t>f>qG`wf3s)lCxa z4J&8E-tmgk_USY~yzN$g5UighKCGH2^@n|vBKNJbbS?Gb&a$L6oJ3g;DMn}Srtpzg zk1(QNwGj7W&D3ChL%5|)1F!GrzS*7cCDsqddpneeRnsJ`^XV?sdAv)VC)|-f7q?Q~ zpdwoE4mu9LBjqBVv&I#fJgQ6HUFjKi#~X8Q%llR-&iHOBbQ_%7C{XHqDesY5m+iVn z3;xR?j8B`kwjuM6=E-dI+J-rQq}3F*i4MJ$f^}W2^nHc?#pKvrCT>ru^!-D5BL%ZD z@SiJNQg9m>p;Jn4nayMJJ~vjG2xf`I_l_$En>AJg51&EWUu%gozOv4;r8OJ}Mdh0Y z7aL+|aK99d8}=)+Pxw5rw|8fMibJn|?T$Ck;!R;Jy?Iypp~jVKzpcrxpnoQxL#ZgI z*BeZo1 z9dG91O<^3pIneVbUPg_V{^=gH!GfbH-r=w?>5hou^owjJtYD3imUx#5+2<)H61Rnk zw)$qFvn~UI%>JUlpp1D2KRac^$YJ(%4dSTbOhqRzuD10VABBg8y#o^Suk|e z?-$>#Ht3)XwZWM?-s~A@1H9SM1{yE5L7;v*YY3kwSOi(}JFe_$qWaMe4%s$1<2(E( z;>W{3)H12QaL$e-n(;!aQ|hB^JCcmmp2lry;gy4IkO93Tz@tyH=`DV=-*M$e6MCH{ z(9@19e`vZ(JmK5sqr3@ExtkM@E4$0dr+_v~%F@N$nh)3S*GVshvmq0`W{XQ2G&2S> zcec#L1^9pYCbN$QR~ri6p;XOWVC)>Z9W-FpGrs9vXz&H7_xr}KGho-=0K5LEcVHaS z47jq<=oH4%%vW`myb-X<$Fa9bWkjjqO+w1jUN*?;{6BSr!!TKX>7{PBmvca{oFlrF z^Zwh)+4bu_Zs$KRQ~woTpLkn2Z_O-ceE;f9nOOf6QV#teQtW=u)U1{0%%ey+ioYwF;zWifDS6X(Z`sTBAQixG(9tar&U-TX}S)P)kEcZwus+3<_<- z{PNI@W4_9pMHq>j$X5u;MwEzwg*PhKl@>ON$$4%_w95Bw2Fc+4FiBfOo+FHxBD~>n zkGQ-#zJSH}YO=k=37GiGh+b_yACI%z~6l<{i0w=+irep|A~! z_V^jL8T6!`$YYh+7^6{`qa5$U?k=8*AJk;lQNU!Z@He<1=IHXvc zHJ#5o#)h1}#s;}BS)(nK)`qj8;h1-{W$`oPF;>Rhgq{EQD}6}~u$(^b=7D2L^4SNx zrVm+h2rRFWoromK_~CISu1T;Bhuv4|cZKM8WKpE3&6Xv^jJ$k{LS5_D=)1iyOvZd} z_|@6Wdq+yUPYb!&of+>mm7raVLrP$+q8Q~UsZykNBifouLN>coVLza(CSZG%<}uJ9 zjSbm=`L(;G+p6Ds#@AXuT*~94W7^GKDeIsatMq;0n*r%KUvQh?5 z3k?VE>Gdo(ny@hGTov{*ZFW^mzoj}c(6VSyqqvu>%5h|V@y*2nA0WwDWor{e+(RG8NQ}< zvQb~uO!t~BnzHBlte4ivL=9T_|&mwxux(J~#DTQyW_$8= z(~Mi+>pFg;yL^wzms#I+F6>$pLzk3PvIpv6huJNRtw=fqz9LpiojC~Y^LR5Gaxcm_ z10~dy9rLv{1j-oZ%f(FO_?4N6YJCA#y#s4jfKwK4D@E7xp6E;&;4;G?skkAj%s`t7 zZKUU;5*idv9r~TR5;kH|b$^Uj z>^9%QF%#GFT9@w)K&{W#A!TQu?%HxM-I4NGoxVilf^<`vf_|Eh@mq;?A|K&}cuE1! z$3KgS3DSgQfX5918Q_dB?T*~uxb3@L+vT1+Qm(7h;k%K^F-~2{hn`!l-nFb^=R0W) zCr~RF-qAYsx25k&byH{h#CoE_EYwZwjFlclt5qp-ds;)Y^HX0B*kgYjG<&td$aSn_ zH>x+rtW0f+qC1?X4{8`q=3E)j&Q6^?oO)^%5 z(90*f$by*v>!`2XHviv7o38cT$I}M55n3r4WXK~p)f@w_E+a2@uH|a}Q|$5)P5QH{366Ass%0WdNU_LS&2BujGPP4EUa5Vl3vM6?J4? zmu8cer-fM(#@-z5lmOW(}f^imGa++wIcSB&e#<^R?lO< zMQk);r+3C?@mK?ot>zwc(i(Cy(i##ntCahKurn#GK}@bv#!YFVb;kMq8$oM_M8QYPN|=MO_9!FJV^ zCw_` zR_)Y-(~h4N;x%J?#vHDJZXxZs^3`Gd|DM6VSa(>**MTyQItOU_7gaC0JfAs@4>)Ye z&Un`br`8$Zub=Uc#a@gGtB?H|yy}=3eAO9Jqg@lr^{M?_7LOjgH=*F>zw$F^)Q66~ebBrYj~)iBIwSj$fP zHo&8x=KU$EX|h3DKy%^;;qn6iTh|OMt-+68IET-#XP~dHUGk&{nsrfkW1Z$p^_~;!ce?FiaRgXS+%U2og z$DCL=wf?cV;-qfXx(ie5A3-RpCc-=O=4fj%ED6uNc{l!h)KsbY@iTA6VNWR#inX1{ zgq#QL)cS|wDV%VK{7>j4ZDu!VxW^=gryTRWc(XJkvD_|&BK$nU=5n$vxhKO2e@MrC z^KTkbycrZqzv;}xyiqxzo1SU$bi<=!z9d^^jzjDB3x#a3t_=1|eo;NGlO{P6|l939L8m4;OvFNhBe2VxyOl?im!F{wAs>kak~nAy(AN5Vx+(q z1NJ^o`}#KC<@s9e75jFQw)$)A>b#RA)SLnjN~h04>U1Gw+ZQ_8X;;q<#~71j@|&UN zDTkOfl6Da>BUdSJs?1`yhH>9EZ1ZWz{=m3Ntw2?N%x^+jiP_s-YdL!7(4K1i}_+ICPq@h2eJ}C@4Rtx|s<* zVt%9hz$^~w0X^GDeFOFr;R7N{GFN;suP|bjQBeab{l*5;9dxgtx!;f7L5I7D>;f0|fPOD?DXl@U!1>l;?CF!05N4|I z{o^K47@jKN2jrLe7F;LwA~7HK)HTvWKQ2+hTJT zAHcsRqFcsX8bu-D#Ywf9mbsywW61=MZ+jX?B#(xTdCdhH?bF*c7l{)2`h$Nv8_8hz zJCNt>d!%ONcoVf4Y27!vVN>}-oF`bb>DmlNG^P|2@%{mnV>Q~quiVoH`_fxULM6+> zdlt7VHrQ9luF-o&x$b!&AfJwDkIP{rlE6De#`L=ky<9r=n|LKYh3rNi^PO%;zz)gX zp#M7!`>`8m!agmt9hs-yq0Xa}Bf-J$T1+-&0{?@+w+%t+f(8w@z({f1S~L>qXWO-y zO0@|o{mL_#X({e7dIkOWY7uPl*_2~rqh0Ea9A3khBl$d#!8HJWvH9v;fq6%QCbXy98yf~w#^tiX2RE=i9~5Bh z>7-d6txKPR>nrf=@)$H1q?xT!{&5sDUL~a={whkWqC3P=DasIKt?(r`4sn*b;A;|E zhO@q*hG=i|=YlgqzhhyCQgE)=Cq=ihukH>A7RaHU4;)xyqo zm9n$dxq#W#8k@_qV7u!q`1+2}PjwxoDL6`WmZ#`J5jV=RhM#Vj3Mt-=(zG_{Y?;oF zZ9|-Ua!axAJazgoi4E=U9bnb87?LKXm${--%yCrGn!1FH0kHEPQ!R|kbiJMQ^Tj@? z@E-unlQ_3itS#0R>x=EKNKli>quQ&=BQf)e=2(x-MJ3x?$84u@iUhtD>js!IU2i4* za*^shp_L6L`a&0#%ZAkBd{f>)OTf_t%l{rqV1n^!s!(a{YJ9dstD9D}Qc>2a2ALgY%-dkIV4aIJOqv zn-Y5x99vh5mJRfWS#8b*RmzzbXI7Q+8Kh41f)>)nlCAG&_CeoLhr+a;x#NWv&6i{$r>sbz(OQ2cyJKeFN*A8M3EWs@-*~eR`%wr09wxQX^*Si>ZyCY|~24@~fa~A^PuG z-xYWaN))1?z1pizjU{Q&uRO=CYa6k`v&!-fxopC3bJ?3HyYtWnR{lH2s2<~sXdS|e z_q+-G>T=L0pP4-5Sz}@9{^0-9!%GrxJzf#;@>VgLVxg4`tV9bm?Li#nMv}ymx z;zsBa2TFb4u2P1z5M7x3K2`@7#w;JB$L{eBb>^$D?@vJaRyBovcv9WBe}p6y8j5qd z-y0Ej*fC?kZ-%K9I$*bM3%qCS7v%UR@U!-pt4p2V`{L_k7MLxy&csxwbI;sFXe)=M z&z%dOS-x+4F$*p{f7QxOw#X)nRvI@mq)hKU?b{@eovD>fmXNXv z-*I286!Jk_YTS$p-zp#MmWzFMIN)W+EvU)@c=CcB{2F+c9G0i%WShXN+86kJ9(kPQ z9_hTgT60;^LQeN9YP<6}X1}{S6Vg_mx+j}_24iMpj)N3SI>Nn-A#9Xa!5>&YtHw+Y zKf`U_=gK^puHGqm>UY__Q#IRYRnuJQ9v{P(HWX05fFy)&$Ns@`JoYGgQJ>8ZJqD**1P%_?rvTY8NMyA+7W`KGL5;Ab8< zfYtO`P3;fleeI{7)bobJ``VYjW!M2d3Eyt#R9(by_%`~|m&Gxp9hB5IykK-Ad(gjXS573Zlm(&*47dN>RQ-z=Hf-8^sp_o(fnaKi*F8 zRKSk`{>ta6C-^bI4j$juOt1s+7!H5S^BV&=fy3Q+d_pX^O8Flcd$WMm%d>c{vyke3 zz(zUAPr2L=cm|K3%1bc=u#?9R<)wB49vK_yp|m3ro{KoG{3g$9F1}!tKZZ6&FMrr_ zPJM{yW8m*SgtW^63$nL`-dzrOHDI0mW)s1y0lNVkQt z=YV#4c`7e^4ro`c7d_qN$1V`9tI_X8p~>TpJ>!WXIFMxmj@yfV>D7xik*tADUI+JACsMe4p0F_5RU8+#i6`bKDB-iC~tp_Q97*vT9-?s(*|zR~N=~uYN5iyn0iNP}9xU+gltHTH{ey zI>>_m!NzsZ3zwqct05Y`8h(cqW|ZtJ*slLBMpM(*wocW>+ThWB`Gc5$9VJ=CkW~XS ztg!~AXwq3sBQ%%#Vs_P8FmG3U*;1Xx=U;MR6D^nJ#;s#p$KyQeA-@&6cyM8vgY(r&D>RD&Z;zqc zm-ebNdd(HJmVDKr&sXP<$yYPx*6@~r_tD-xm+n<(KD1Z8AI}4LX5o1d&qH_~!ShV7 z#G5g_HI}{VV}P8!j6-w?KY{R5z4oeo48UjRtAjJ(Rc3y^nvjvN4#P79&(*p4>K6R> zoo8{8ekWI*zBQ}LUxMj(A;#z{3{ey%#fX?3krw>apx ziT|qnx0L^mi?zD8;foK&=c^CL7pZCHSB+7X>(mDwS{t(pL-N&o=IvDz@b85zat$Y5 zXDr*R4j!AYo_hGQ?~nC*(8@HgGrD z)zU}vR0*+p>U93=OeY^d@^tbo$n0aPbuKn?Y&A*l$0fTLbC70&lsNUMFGsmneooyN zhZE9?e>;2pxRy-WX%4JVk8QXDHyMCtcg6T~Fd=0-`atVJs(FBIaF zGXrPvsPu-q1mT^hxAz-#Bt;s8(moEJpe!zY$J_l(C7-Ec>A{SUk_2g4MresIBdjDo z6FkNEWOb}rd*hU*Tge>fGUT@m*nM%y>JT^8QyAM_+L~02Quby9qm)yOu5j#1ZHE`o z{Tg_5fXw!0Qdl)OLN2rQ^g`F4-reI!7rcK#3PXwennO4NtuWrt4d#>EORU6Me`dc{ z)A$2pkvKICKBE{rJg$B-{mK`9L3->6&D&aQpH#j4j~4hW=CH;Z3HUF7FQEN$bb6~9 za3$dF95z_H0sb@K$2e@Vh64U$3;A%To=#`U>3=}Q`Q5o})aMY+My+Ej?q0`^W9+tJ z+-h9rLtj$OY~8&&*Dm5WWXpQ~6^3yxEeF5S;C%F;YI5J@s`UwV ze{K|?)z>A2n5zHWSoN$CzwT#yRfZ1hHB93z9mc%&Va(#U(PuMkPB9C7Sd+ z?2w*tlBA>Iej*%)wD4qcal!iiI~ONHdK}#6;^HP{QOilJuq5vs%Ef-1d=(NvH5N!F z?+2`xw>O_eOA`Dck9R{7unPpg2iPD#g7kwqybG{S{;mle7tila4ktm1c%8#R+6R?ojanZS=%OdS|ZBEt7v+>4i4Sgp9skHLr zpfq$vfTMCZ^6!p})yb#*C&6VCwg*xf<+qXQeh!BK)1K z>b;u7-vBnqWq{orJ`dO^7ovPQ9Ioc??*rWmIQ%(({{mX$bq=58>F))+ox{g?`V4%p zki&<0yo~%xIeY-HL3Sa(?|41-0oKX80lPT-9*^%2dL89(X|Vq9iByl9$hUyww;`QY zUW)e)bGVShBheaF9Nx(DNy2web2uNcM&6Hn_o5sxL%XY!e-G#qV#6z65}Ej-7uvq; zrQXE)QRe3nej|Gk!gre&AiO<$KEko)OoVr2I}x5@ej2~i%})TcH~UfVVDVw^5OI!o zs5sj@LQM0yL;z};oj%OQ12qqrME)|(~nMivzbXJ1; z+i@B3>ia1GRj?CK3W|&EUSD$PiPse@|l0JArYUm2*vTQ{T(LH6?;Ok)ZA7~){nyV>S?r60IkXc3(*jcfr-a{C3*2A#ttW=9G7 z1#y=|NaYXGJ&0dil}h*K$r2l-)>tqDeEgsYE}^Vd_!AfPdl5``O^lQuNzzsV>o2cv;OU6{V2P+a*)cW!1eud`q`2-M3UIS6gP_RLX#z z14~H59VSOYLj|pvt+2LTx!>OnXXLuWJ89Q68hK}vQHm-TY~jT^X?Jb6?K36R@ zY&TTVKL3f55E8>#$?!|)Dt&SL4t)8@2sb#w|eSPtN(rVf{ zMOv>~M7MgD>m_5y!q+s~1N6zbxWMV^w?r4GDw3a0h9=7Q=h1%3C0{0X*o-^qW~D(M zMf1C0D(_+IQ@axP7&l!jU@KBrLQlCebtTtRYTnSk;aBu6CJ&^aT2sk@ouuI!SOSYi z*q;g6L0+!OLoTcwHis9|ccSua(Al*srOkU)yWwN?55j4su{|JvggPFA4m$LGTZXux z-S;-`xK6GKEiqCriJc(z_&`MY?yje^trhAd_!7P38(D9-yRHWNJIhX~KRHI&PN_#7 zarmurjI*URtjWNwAxC2UxjFBue;40XPdd^Xo?c3Ka*kxbi(T-1HGlkhypa!|UHSao zv<6*vrE&x_y<1}{?`7M06&UQF9rcZ`vyvpH=4;R+BXn_7;7681vvG6$wHI*LFh;JS zyEMfP;&QIQUOAHmwqAXR1>nD^xMd9ZVMZqm4D$Kbn3VGvB}aYFDCaR|66=@DF3vJa zuVME&Vj*Nx+)#R=rUvrlk1-J#lgr_#DNjwoI9fgioL}4%bLRqH$zfWH9OC2NgN?7Q z?Rnu~W5L?E3ym?x3k@-&zx*y{Wc4pGBdWiO8HOFX4aX%}orxpQsbFAp|uUpw$Z zVtwBT?0(~X+82;LnI_Hn?3m7XGpkIX7Q%2+FpNONkhJJmpv1F|VzwfRUdAZ^` z%Rwbd!AwW~%{M0Xgtyjjph@gTsRqx5M7+{Lp>=8s{ReCD2TldRTaNm^zPT^ueRU=y zx&$!QH{Vz9XGE{3F)u71W6kQ9V_xu0&K2b)%x%tbWScq<`l?r6f4!o&mp?t6&j}17UB(_qu|0S`ThfAB!G*4L*nI{Z-3MR|M#v_UYH-jveLnyB4!2 zvHs`yR<8kf*qpeL|{^DC!XY!D={;_&0F1ev!PXB)EH_MUMnpW?} zsdZomQ|d2sgb~oUG_XvY9IlPlMTZmCKU8B8toiCm=mJjQ`4oFc7kyLf1^6|k(0%o` zER3;)lWNpD>L)+8n`NB=x2USMmanik42gan?v_+O3SJ=#PptHn&qCOYK-~;Tl!TUEVwI0{NCS)%_nYKM?}ymy zCZE3_&if8N@u-)qSIxNd+?=V$I;@d@-yVgwuUQseZ1dV&VhZsAM}0jTvprfViu>y8 z?-`J?@u}HH>SPxbIA|hWR(YUMedeE)B5i>cZF&U!R+f1+gyU z2VR^zvq{DezFzskQ^MHL_fiy(;Yk7ta3tl9y^WlEc$ciu!F5pz`oGrE$^F(6H2fOp)J%E>I-|P z*j>G`rv*Ep?b+p#e0S3#MaBsitpt?p~Ig^VlIgJs%TT z1^(AW=CRB8zuYsAm7%^=heG_P0}j-M*%w!vP@f!L9~ZArFJ7OqsLxo`r!TM1GZ*7i zAt}5-^;u}8nmJJRNW{&qxjR*lJ1HIbk-!^)pH>rtHwyV1i})LM#5CiCNkYxg&Y0(U zj14hABPOQCni|UUTEg*zfWHF#pc=N7z8Pv+VvPpwFYs^K|2CSTucSnAnq{^pmgB}g z=KlSV1$5}mw67~l$CTe<4<6V5L7Q*!H1!9a9v9fx_}BN#WBsD@*cAM)$A2#VJ^23! z|9^|hV_)OH3Ure}Khh`PIuFsVRAap$jmI%%IzJEbYiW*krWwoA`~V&x8~fs~>^F(W z6gxkuz~o)-IT#y6GwM$cPJvmdtrHYT#GTj&I{OZ#DYd2|?q57E-<@(>+)1m1xN5|` zR5P_RMsIOglYmbEKC33N3%=BPFYt$ff2L+q7yL=_k2u=qyXk z$UJsDCXcn@|7ZNai~n8tuNVQ`usrr7{)gN1*k=4+20U$e9(w`L72ulgM*nc+vDtX% z;ZgX<^Wx|{w)(^dM(ros60PoQ;j9Y%?9&XlH7PU7x-L^QS2J&*_0xGht?TCLt)v}I zYmn2!2J41s<|DM!Gz^-&`MJ)i>1IoQ`uYrEaLAA}xmWnQ`DyYnlNR#E$ByGpZTg9H zUB;A*D)q2=>im;)ljp5}u1a-O{U!6W`G)6`5MJ%BQuikAA6%tYCC_!`3BIji9Ry9#_6>27J4oX&0Pq-xcyrM2ZVzT;-b?s61| zk8wB(u+Hf4*x)z)7$i5^Wz%67uS^pKTo`a4fCt^DVMD+ZJ!l6m8n{x(O#2>$4688# z+JO`aT1w%1FbeQy#3sx+r@~~+WX$>D|_kqos0B<~&zJ&Fy+gGwv{VM|8|bjYK9*eN z+X`J<8T56J@V&{y%+0ENuK~ADLwrYL{8s2{H26j?a5^JtN4B{^(F_sa`YmuSq)Tgf zd08&f6(QYX;1aa-Zhic3fqNUcOyHL52-g(9*y|SOXI1$gm-pjrZeqPQc`j1rBh@UV zGV?coi6<=*;UwUqfJuq-dwyl0=RsQ z>|u4^X`vyDV~yV}V~sJ{(9*?06Q>y}>FUfzo9inzf8E6eIFZW|g(_bU`83)dINk@S zbV_`0uWsD2q#q&Y=EMF^yK)k3PBAUDtT_E z?*}>sE9WL0>V^~WbWY5#tPbAhThU&cMZGPlDKqOy&-N_p8Gr(FJl{b-w$`V4U$VtE4gfP7O7IQjb!E5HuRAl$p#tLP*u z@%4DKcPK{j>9H8&V@)Mfq$<@k{vK#&{IKgQI-`*025K#Q2}yM zV0?UV*jyoaw9KtmMbepV`OpS%jqqOzDNF}iyb;vwRJj>!A?T74haT}o)(vsyt5-6Q zVg=nm8fLDieh(>*T95d2b>NYfW-i;atajO+MjRln0}yrQ@Z|3bVFr-?Pi{9MC^3d0~T*4t<2 zt9PU1j_kiFE$tdeqwCdUOaG?a+mf$d$kbuAv(L1rvTec^L4Le-f6_^n>F&8m_`x#= zbG%;e*StT;>Ad@*CBPe|T2h2!OR9CI7AM{`!PW5FCbj&oRP4GgrM(B*d9X^+ICW*T zz(Rcs(cp4?40d>n)g*JZlGb_}v+_^ybN@HR+bkmXD#ip(*PzuZly8W)hbJ+HGmJ*u z)84g2V4E`q)|Lf66RPl2P>=80Cb01RTDA%>wdGG(BQ;W#hq*McYd*Og?OOTLLOM?x zp8Cpuk^ry^-g%;uxr`|$&cEd~(djMRXohz%zr%pjw5)P-avm$ix=Zf|)|)XxZ>0GF zr|=Slz-=iek2uUvC)uslQx+`n6k-=Q8s}DFKgyThU~{G8# zTuA>5{kQt$kHM3A6^gUcT=B_s1?ZD@Gxf;;zm_0Y;9N*Rv-~RhT7vZx-`|x)8}-Ez zj#-GE;xA2S_9ZxXIty`C3Q1z3BVV=PvEs4e8H{HLo}qY#Ic!VKw#=olKI!NYv%NBN zX$($dMlJYOd64e5FRRTxZL_UovY81s(&p<$Bl@2md*|Y^+NGlO-qN3akJeHDu+Fpw z`_1GQ^pDJuyw}_{b5O9?w5!x>EEnmls}*~E)xIYiaR0#5kN2Xe)PCqi{Zjkg){BmU z4`bo0+XWuzFUmflY^9CsR_x1nnH;)ZIxq&XceLG>i!y zrniCDcY`k*gB!#z!p4}i4>fFUqrFQ^rs${ptZe8fz7;n|XODy~cd*+o$-Y0-qt|3U zI+IS4V!qibVCP|flKr`=`ZwLQk8vGsPm;%0cd08aWd!drNxo}yDbLs3si}#O(Nj}X z(Q8su?+4B9PX#BAu)a73)&$@2V^19N2P*{k;+j4a*2?{q-{P80*DP!i=Dj#6DOD#Q z1Rcws%eY9p_py?|C6RBjWBYi`5R2XTV+ZjSq~B^##(C{>&_hGTZO*n^n8R?ND1Z&0fjCk0448D+(M z3rt}Poh4XpC`c7qd=_eHp*fo%3nIv)+|IXF~>g zEsr(g|Ik5!$>_3)W$rv>5#zwdp^yDxCQjEPI}Q}O3_FbdD*u{jBL@>rmV+Zhzg~hpLo-OcV(3e zDg>rEs6}_s@$=ZB&I;HN*W(rjctJhQwfZY`dmuF96W_c>s|yy_v@uRL)MQ(jJ~~~s zoW*^PRWn!fxkM*lXvdkgbp1Ef|Bw2gmj(8{_a#_##Ep}fdgGw;%Tt75p*h_~7@IZi z+Dl*d>)Wi6anhoJC4QbGSb8>Vlx`!YU+-?5ejOacr3a&csps)Ynq=fLa=+1bJ`;J& z%$cL=e&YGG-k#6KF8PH2YCcKVyK5+~7m(L1D$k1ll-JA^x61T?&MOXiO-5cD|6^XC z|G&;l7-xpvrg?vaRBXX6k83#AKek!etl6yFtl!+Gw6|p+5iB$=LM76WJk&e`eKkiX zfL{>--`^}A8Pquz+!j5wOoIFuzqdS^pEsa2AN$BSZxD?hF&JxjAM_53{KUVqsm&km z=6zn)vQYf$m=VA5tAt+zBdeY!M(h07ALOygc(T9OvKi2SH15gcedzJsdCXDt7VWV(=4|1d(MzD%m0h5z9-CT~)`6QTaq57aj% z6(@-`{k?yEl{DJV%M;PxdfX#29CH#LeWXObBg7 zXd6#YI7*MbT)}}kJ(1@B20#`!?3L30aMx`9UrfKTajtLpf2Fnm3j{Ok6Z~Im{l+a> z`{#yQpU8zi9RJ_sLVw70K3?z=-T9pdcvNVub;Wxu(rh(+;#qaDK~c(@_5?AeAm$z1 zz9jCpLYa7k)~fqop*tR=^D$#?9?ehukH?B+Mp-}dokuR`Ed6Hc>P%V%{*E2chYU7c zv-ANb9GFE-2Fc6yA+*x>oEd?cvk%TdIGsH&n)&+OBNY~?i_NL#F6(!ja;eo+4(qF2 zPxxl1Uc`ubpc|gvcjvS7qx0EE!}8gy2)jSS+Ke!jm85%Ncs6eO_L7V>ePNf;jQf&@ z9ih14nqATFNJQ#cwQ3gG;UW72qEt4WZv4gZe@*aTi`@ajLvDJZBjkP|kS4KS=t&{a zx3c<`4a~hrOc-R>UvS&vo0&{|e&7vIhU3rgS0BKA%Z*tFJ^q+JUq^)r34*=X1=yi+ zvd|EFj|(~2mzPv%7I!x^aRq zTzla@@LF_oE3rNtdu&FWDYf8VS2HV!r?^7(C45;YO)S@?>QeffYqsuO8aRhv zjW`j!Q5e@YAO<=H1Ioe%yA~wiPFl2U`*a7lk`O9Sx{Uj+V+|wgU|lUhZ#sLX!^teY z^pp7B^A*a!n;aR;zN|W&L;q^Z2DGS}4IMA_fQ7B`xI6NRuM#D2vjx%--xo4=@W)pk z5XL3e{}TUp(oZ$xu|~StXw>4E%zc*K_@n{K?Sjmian+|B~+jdg+$_jmVBcgOd>!OHGt5%}5$ z8ENLv@(|n|@RJ0O6Rg?p{@Kjy_O^ry6lbPG zL+;H+zu!~$b|)Z%@9%v+@8|vFHBfzS)vbGO)w!p(Q|Fv2sw$kba8|8g65Xra@3_U4 z8k1!uY5kE!dXVZHXbEV(3IQ~k8RR_SOmzOC=I<^=2eHB$S{)p_otJqM%G{@t{4S@# zuigr0Q(^FW$bcfD+p$%+#1?-6dz>~&2W`b_XNU9^xA+{oGB|cqMrbv+)~P%Mo2Bmx z=^3&R)ttgpC9KI}6)qVTv-QExQEH!Kb6{NqOT+bbq~$tJT#udq%2wy!<(O4L>pz!I z_MK(btqm#Id25*(7%frzku`lFF`wFXuc=-Q`EkO-Js}Fg< zZf4Jnhb~@)S=cbk8oJ}VLh({$30VfxTY{d^0TSNcoutpeJny;3TXTSyycJ2EMiCg_!U~A39~~&={3|e~{TGbSa*P?kI84R(2*;=e z#?5DfhNW18V~zNt?2m`MW3IqB>%U;k@6cHdduUJeMr*H3AN&Z=^*C#Yr|8U3Ymv)b z8=e`CJ-&73&C^fF_3*f(9ixM-JuE09jaCE3C!h2|r!b5)>8+{O2<{7}KlpX~-$X`z z=ivbr%%G=nibk9c>AgceYYp%rzVcwvbm&3BzYZHQkQrv6ApfKXn4PZLe%) zC#1&CqJ;_QL!X0vg&x|#^cGlbFws*ev!RosNUAA%c3}?#+8nlj=Hit2PP8#y6g+Tz z^{-y73BEv}xk9mJUhS5k=bxW4ykP+5PFiTl zXiZAK{a563sQLOe(9@U;?WCu-V}2a4F2R6~P z9sX`L_}yvN<9EARi{Dqx(D4_`5#HQ+F?CsYbrbr{{UOFiBHz}%+{CE4|zYklu(-vk70*kgAdKCHna6Pq`rSi@tbo9 z=g}+H_nW6g9n)K9fww!QM_UbbVWzp?Ri;Bne=9VUi_929p1SmOI`mZqx-P#&x)KT( z{!!gqA8IDuB}zMvG4q7Yhsp9`mxx6D;g)IiZO`U&2#6unb43X9;%x%#ceqJTsctX3(X1xE{l=qb@y& z>$~}NuS;hOVfi2oAZ;YgddzvZEW9Jp(6ATtnzY0LUz+kQ9*tC^N*=E0P@=Th~2 zUDJOOLn#Jnq+oh}O3-QKyXZzfNU(BD`I~jx&js*wh!soEOQ4sLv_}qta#LBN^A-7x z*zXEok^d}^9^tmUXgg|QTn&4rL>x>Atn3}xZOqEAk{`xZnUU@qt)auqjzQ)JZJXP$ z?l@>9YtCDX=4S114u?MKX6O;FV}`l`rlN0SpFdlu*|057TdCVX@20oDE)O?0E)q9} zZivo%T~1(O8|LO|s(Wl8++>>?zTx?W!Oun@{~gB24bh8wZivh8wIM6N_lCL7Gfw>m z!$ytgS!gj-vZlI7)2-jKV{_2Qy^b&+VIlQ*2zwCB2 zVLv`+p~1fSsf?9|mC@_wtb20h$(0dt*x@jrUiCbrS>w`0@Q} z^RordvGC8$))cgs1734&5^pQN_rA3oJvG)MhFAf=(B+Zp+nNfGNH;>R_ctk|jcsZw z9G0Gt!A$K^CdL~U+u?nMx8s5~LtS6fs3vW5hc3xl=lw}S+mw1=j;bR#@Uo${pD7+V zeUiN`!TNF@PB@Sgv3lIhs%ypNTWb4Y<$DOe(h{A$FwSmFu(RB>254KeC>nL3BZgKGIKDhpKi-})H;`&wS1JO8sL>dHb zfmiobU{A%o?+ixqIr(dAm@vfrrgtm1q)$C1qSqhtz&keVfC=CW-9hi-7AMw@MxC~~ zk8setu!UBV6pKR4(IVF=u^7Z2Y^hgcM#S!Esle{VDu=@s$~7xOGDY~hAbpfz=%WNf zHqjyNQ+L?c1|*&EecMaJdM+(v2^g2CtRBdu5+*a}E6#dXT7LPIo}c{Syh%7Xzyfc0 z!syko6FD^d9h=ShitU}4`=eq#qF}dq;2)|l^Bl#KNl~tY-t&Y*h^%F}p1z+fpc9f# z@yK){{&_?-YBmB2-fCf>VHl@Q`a!F^M1uMu{ zujH7C|GqD3yQ9SDmMK1I7Yi(tlD z8UA{4KE)~7*fWXmzWk3j+Cw}3#w3$7+PMK=CvFd9CW5eo#Th*>G)6R8oO5+y&_OiM zo;HB2$KHiR<_PxxKZi7jCA2iaMq~#)ab8M2nEe=EWx$$70t;^qBD;vfdeXW^jN9 zf?{jpZU7Jbe7UJErd#UnILvxI-(Idj>m{A28rZ}UXS^+^A*EVZ6WcqZ4^J_*D;hB= z-P-FDua&Xp!)5HDSIXGM_tr9^(d}EySn%s*>>qzFV^8lbW8c19#@^pk#?k?w-dV;T zL*DfW)X$k~zmQ_pomtVH8TVz09W>Mv39oXB1zX5@47|E(1ejWf{ zfL_KC>Gf8OU;L_Cm6sins(_OnYrJ6%-{V-4$%YNKEy)aWR@CUMgKaY}ZpD}UeXBCR zJ?$O`>C#qw%g_sD=WLj}osb`#?34ES+?d^t63n%0wR!>O0bdo9;lq0iNIl(W*OrTe`klIKNt;{97)FarzyQ@8K=aTu5ja)QP6Ewyxak zp%D&yXxLKgaoQKXi*Z@_V zGg`4}fJ~tSy3+~R&&5}n4PTv?$;*&|d%-C+F!m@y3;K;0(VuL4u7Y*o+W6PC%mNbqB3t=m87oEp@84g`{t=^L#3za_BP3?tKG2V7s_oTHk513^ z=pxW!j&xMkh4ZnkN2aDy3*Sg$C25^1zL7d4Yg;7vL(vvIB0=j8+JfxZM?yIp=__L{ zggN^~_R1|9X8z||_9(7J*oI;asP;S`1UPsKe1_0{Mczy0I@v<}>No}6*P%is$#7FL zMqw`nzGtwZmaDMj3FcW7*dS>VLCJ_sm0Td7-;~;^ATb; z?u>63cEz0uv~%T|iaR4!eY_X2W5D3|X$E9cCZ6VwjmLfg+r&Iyb)4coi92=z^(;vF zw4*}RNrl{3odx){QahyGtwbl<=QUan!!}o;(?j}lb^}6AXgQmW@FlK)>`~4-0SAPa zvv@-}o2V;iUn6uP^bIa&|G@n`&~p4s+=mowMdP4VtV{2Z;#(6yR~kLr;8Tb+Vh&4x zJVyBlFP-TG5Bpy+_>3eurVcw=sm2IcN^eGq+WnV3{O^E;3Spb!Bi>dlWKTa(!5-^h&dN|XU1SjZ8rQ4955z4x&mG@H zq#IrIpfM&o(S-1l<~0i9p6J|o*%Ji90lsxu#3*(s%*QQIkvO5MNVz3$*wh3txB-w!}m`g z=9Bc;XEoaDFMNnSWf$Jo?wyNsN76jU5nq5f`EH~55yTyci=GS62~ESfFm~P+{j{Ek zS>`-G=B|RiX_{xd`@wV(ZFjpa)HA7Z?j3V+A~}t2p`O%6Y6UgW6}^|Y7UsE~V|)tw zv;Ovx))FL)iJOI1@D}bp)-bc%9j!1n?l#!Jrj< z)%uq6_?Xxj9xwK#^7vTnCDHwbK4k`QE})z7Q4HEBzCV3?;(;dym9syCPl*qz0jJ^q zDL`RhIjc)3XP0g$XU)jB5^xFf_Pr4S@!3PlSx-|ryC<%kJq9=y^Kod$c<+Lq|EyZ9 zb5nwBLD-QB%Fv-1}_uwzGWL7fqHj4x*&{;-zyKs$RH@qC20 z5U9;n)QT%i@Wgajnh8q^(_+8wP`mVjs-1FJnsPMqC_QVaJuFQ)S~Q(#qebgV;WfPH z6jlMYv%Fb>tiRz_2wxt?S2}~BAS6G zpHt_LTloC()}zxV;oDCrXCDDh1biAW9tFgiuq|1AA(l;XfzQtLGYz7g7c_X>H}U z6Sf3!nbCVNm-HaLDZQKKARgs?4|vmRN0{Hk%+idM2=8*6txf}-gU3n)Xf<9+Nww0c zNj_<>j|~&ym4ae6JG`NhPd?MzQJ={5#=p+erbH#mI9G7y#gmSD`L;1m=-A8}14%W! z)7?ErgV>xg_40#bNGFWy*R^JBm;Q=An%0bmrO8~+Uq+h}JRX7emBM=p&Kfz=9qfFf z=6%;DYlB=Lsoz*JO>3=@du?6) zNt)yyH+sM9_1p*NgEVY?@8?3!hcaP3$-6?6Htg2JlGjkrJZIWWPhzJk#k7j_2l{gT zfqqaM;UZlhC#8ATJ{`pQzDq(13zb?q1Fpte?2F)=%W)I8!ltYvr`nPrdil ztj1L<*zj2mz@!_~^SuGPcX!cf6=)=0mqsVOzogNd-v1{w(m%Ihw??Iu13hqho9QV| zqt&Ec(U()FpGuwoPM5}O(&dqB&;{}cP8VZ0x|{@E;)pKm-dlGYr^{{Eq04}4@=jR2 z7Q8b7J18@MI;j!QzmKy$--Vng1ysSkU*Vicm2-kr&e^bAJpX|}^k`@`L8To$Q`Vgx zeBSg2(dmJlD=dBwS|WC`+cg(clH)w0Mi{j{Y7f5l%$CcGHO+(BLQ8Dg5fSv3andNjt-yjJltmgKgsnl)h|m zS`7BFF@MBZ;81r>$}syGZ$0S!_JSE2enYhDO2)j&c7uHN!t)p@O&8gT^Z&1 zASSE)6O@ojT2(Hde+#62c8%(km-UtUdZ+t0%Z z-FWyz@bGZr;iunw`hUm6jW~QB{nLa`*5C|iIwAO(DV~O%Q}pdYQQ=>{ zdtMVf*{W|3zF;`7hYZ=)?2Iu+*#~5Ri|00{;pFP^*8P&VbHP0r?bbfNPuytOqQ$8| zK^w!c=l&w}iE-Z5F8FEo>1){0!TU5Dbz6{!-;2RL4er&z2Rb`Cc3*tvDf!WRF;~Ov zg=R4c*2ggyft@q>ZhXUF?%yDaO>UVqI}NiDpR}%X`QaEfHLYb*&&^n6;;fENV=zoRzr&Ala_X#gshf)X+F+pCD^08>{e4Y$6*x@-n|2JTqRF+To_N8=DYRizcMr| zJyXMk2QYuTubl0hi@7b}3dC=igEwB$G)(*D?S>(Rw`ma}mPPa{l2xCh}zge&Po>vY0S^m&x8)cy3KI|8Rq zQAZbjC^ebWC#R!}K9owHuYA(nj+1qL)zVO^E{^mGW_A>TBBTLG^ESv?I?QSub6v#G zqr6F=MeW^~%L3K`ets{m0e1l257-I#1mG*6VLGnI?(5r)MroWzJ*n>P*q!r#H_#{? zX-~IT*7XRaCC7y#Z8c_-A%Qe8&VaNP?f6a)mb3K;K@VZR2-twI5@83zVuZ2#Lb|=T z2JemJG=HF->QsZZftJ^4CF=C_U3d;O|D4lZ<;u$XKw0;6dhkp=N~v(puFe`B*QtC{ z)mg;j)%emxr`XH%j{4Zmcq7FJT)y?_{V3;3gmF|}gjj^D=Y1cm>+3_(G*}I=W77|a z(9Ok3HO52IIDSeziw%oA;H{IwOz=SM7MkeH5hG49NvK`zY^)H*H@Xi=!*H4j^@dxl z;!|sD-im{;-MfT`0~P3_ls9QR=B53t zXxF{0*|=f1!%7~7ebRqA(Yx{4iZU+yOSQ@RZq%PE%(Cd7^5n_$T5)a7#wkJTl~Uc@ z_`($Z)KyapD*82^Y-ZOeRli@9ss}ICE?z1s4N8U592}t8NG0kj&uiB%&${w1Dm|r8 zNhB&gRU;4DdQ*T(eXl_!1E}@<3ML$_&a;M;#2tH*IS>T5^jB znvI8~NG_u>W1XB~J>dOAi)M@XoT;q6Vms!>L*fk0I)jiBYkSSM9r|3`R>AY**6omR zZI=htELfGZy4`K9{TjQxVHrx_Z~`-dkTdx_jduBb~)a!p17K&Y-7;FYs8aK0|A2!-%CwKR#90uU~H{XQ%Q0Wm>v9`{l+9ump8*8rAh}OuIjZ-W*m$(hy{9r9>rn4nTcaZiu$QB85 zAbbgU9P+#YYmjiyQ(rn}wNG(I90{rx7WG zzCK$>Pl-s`+1XU6_w}YrZ->tr#&=4EjfvPP<@=@3Z5{!uoDr}wF`=&c;N6Lk!kr4zduD!RgWc7b zQ%Y>cS6l7wJ<9czuZ;Ftdx)3AeY6`+xl_Mt%4K_~mdl|}F+-Sqp{Qg#{OTBM`*C{y zBv(MjEyRX<-f4tCQcD%IZqDW;n@kIo{qt&JzxPOs!d)G_h0wmizCV?-^rMiAA;{pf z7q=<&egV8~x?jVH{tC|wI~4?7fdqJ^ZIk{I&=uJ4tq$l4?DuX9=nCxjz7WtA*zbK7 zK1X%<)|aI`-a_c>2IK3(#-p}^4fxP6Q!}HrtmAqD_rv3q{ee@f*pDo<)J-Uy6WA-a&XBfcEPUzxqtqsLV89LiE zTSz+XWSP0fga5pYHYt^BJ{*$nX(uT^mFM#x@GXB{%N%OI)g=dNlTN5ItwYj8t~)?^ zig;f!@{|tWykEK**2*(xw@EMpxAyf+{F>~&dcodnwU4eMarGpw608xB<3Gc%df@6= zeieqRKf;@SD87zQ+Dx{YIQ`*}q(58)9@tt}!6vqVHo7(JYi~Jw{}SYL1J|&gnl)TE zV}_kH80MhfKdYDVT+?KS&)p(;9X6Y-Q~4V+ z(6c{`uRn#y(h(~`Y!Z*nKr9cji99wPv7Ckk>v+UEr5JAi^$_g8dU9?XlQAZ<6E>XK zKd|2kZW{+(Pi~2}33dxewb`fhU9p=oAR*`WurFc;z12Pec@sHCdUkZfjhW*46Pml^ zF<1}Z>AbTx2`l10jHJD^BCe0SEdBj*SS;R!%ja|I~xaOYOvdX14fLX zjfyXcHfd@H@nm1mf^QU_?Cn|nm9fr|N4|O-*$PiabDpI2a6P{3)ifr$=L>7tCANko zMXX^rAkg>d6B)$ptyqu5tYIhd+~PtFoAa-=jJ_B338x@aHefUw(q?j5>cX2$uDj&X zkd#8ZsZAJ-(K!ArP80E-F}e;(z4-n+wfi22(C+y@Ii0|A1m`!ZwiM+QKWmz zfT$I2cpS>}m|Qbt9ourhVT=VD|7V?l!igx0oVtv!Y|pE9C5qi6Nl_m~9fONC7+a6S zQ*LM@JOH16OFLx6wkd|jS#nY&GfsvLERCOiF@7q)jZzCAd9l;yYbs-5ux*81DD1&w zLvRL&w&%)4Vw_u^lFSgZ;Hvj1x7-(@Kf(Znfe7=GSISQs>*c5vH*`nf`C`=L$UQiT z_;)K#6JeKzKzeIV&Nj_#`MB6EcR(+9s~m$o%ah&m!^xy!v}qKL|Ep_1l@knRP~AqF z3HCLH3)xt^deH-mLKF23r{pqtkHGw&=P85th$ePOx|PR} zm)B50n@h${;&I%o#wj@h+FVU@6~_<;p9GtV4oPwRewj7__mNV3!273W!9;To>Oaz2 zmPhu0zFR~q_T#lIAqg`Nr1d)BUDv!Rx)22~IoUgGT_Wm`nirO@4wY=9> zwP>|mhTlQCFXc`!!J|P^B!07#;P=7KJb$`ewMa8E>{xW+^M%aV2!GwV4)`E<6!FZu2FyG47xdOXGY)vg3zMQEAwf$;x!%D!fG2DBBIh_r2g0$ZcEI}z zG~_+-)px+VTcR_g4oQ3D>97^?z}uHdGU7DkIiQDDxXAUbKLZaPLm=5`3}oXAQ}k9k zHR+V>v9ZMDQ}piln^#%m@a}h;S4|CRjtm*x_GH^EV8)3W;QpIW9l%qwQG)0U3vy>S zr$X<(k$Y%#)|zpB0Q;J0wKJyazNQ$>qHmK{Sy|IIUOtEX2WS;eM(XX-9OMc{uF1%y zq0&x2;2m>7$vaC)!5LEiGUL3;xE@vm&MIq^2KwrECzz_Il*u95GI>SvhsSUQkM1ip zsYeI)3_=^}&-3*`zA|~8R!FVi-I<{IvIKLIb)z;R7@^bk^r-OkMoGi-{9bFQjY!Zm zkU#X_Q;s2<06&c`lm9S^d>2##`-V|HakU;i`aWnl0`Do>C!kCd_`4b|-vX`VFfBB% zP{O}nPDSjLsOPbFE{{R10cSHeO0}0OYLnApTfV3fejm)~=3M3aP4GxfuAfU97Yt8l zab$-_&+NH849}ky1z@AJMrr3|O?;XBC8j=PjWQVZc=@tpfG|2}Pr3!`i9M+QCWIcK!9M^e0_qSNaeV>d4FqcO3AOMEKMMNxL+Ydj7)zY*F#Cf<0U80RM+G(T zu>gMKVHJU0mU?H1bt%rhf6E(r$!%runm5duTYGrXd$Ol8%GJ8?d+F|0*eoRpDevL; zWK&wpIb)sFgww|o>S&FVgm<3lsBfZP=3Lx<_>ZUD@5$%3Do>c4M;z~=>;mj5Je9+2 zYvoS!cX`ld5}~i&;K!;4zsKk|F2 zCrWY7yhm=bY~QWDSmYQO(r!Py`xe|k?QE59mfKyg$qU6`Xvb?!?e<$1MyA}7C76bU zu7xLs2@X0T=^M-p3ektU?|MycGv9t;h=yz~G$W&q^|rnyx0q9*i`*zp>rALkwI-z> z0bkGQ+`53COor6*&QsJw&>4M{@^(imR#Xn`(p%N^$$Z~-QUl#JAy1=pv<-V!v5nG7 z#A2;yqy(JG=>rv)BRq=WMkqt5Kv;)RiLfa}k2!KoT&i^+>^~3V8-5R)c+ zBMc{+#)9tA9c$&S8Tw|A2->3jB)6saW4%uPXV$(9{-wQh^547^d=LbwKo=g?F%Dl1 z_loy>f7g=etb*>wS!i*X?B|^hTcXQhPh3}3wrJhivPBE4vUV*zn{|Gn$&t9o;aIfD zk-ckCRrdKsXR{OYOgW44967u4NQZHet14%g>ugR0RzVX?js?q2RSU@GAPRObXBSXA ze9CNueC(h&-~lvzRj;}Q^q z-X}2M9aJXI8BLlnEf2DR8)_eb<2c-K*uH+I<*p zgfaC|uc5!!jO}sL&ka4AR;N$l<@%`o?cL?FVTjS{#xp0{Uy*g%-=P+S_gMR5cw?%T zXhZP>?GNLfPVx}I<9}&ihWNrj{I&K{#0vuPKeaE$^F=`lw#}$TnH(ih`SS3ty(phB zCj2Ix9HYC~@N%3Jy?P^b40BQQ`XK9th%Aaf)^3OcC4#c}-KFhz+&vitt8@+BEoh&I z_=iDhEr*LKzMwq>xlaYn<+z^nIzZ#w`_AjCumvF~pPVtsM%cBDUxkb>)K+`A9qU$|F*xDD4{ zgm%P35zivt2fPg-0yr#yf5-jN2quK5a6bX*J#qaLLN4ydqwbB;{x(y$68@#lsFqNJ zd)2TG+%6B%#t^r|=Pso^2|EnV;bWdbTH>C*Dt$M!^}>^REKC^Jl=f0=U)z@--cLg_##~i|V8? z;1#0|r*fG;1+1xswQ^Eu#zxqkhu~Moe?uCA(=|=O=?no+74MU9zBlz*yx*#SeZ0nf zXq~{I2|oevdK>R?_EqLE-$+`lRutTIl89Nt_l)#V>ZHy?%DO>|>x*qcSbKaAxm^ig zH)yBqhYw^SzG@LX5zWR4K(kLf-|{Z@jLL*Xpm5fa0_#^(c5k53BeJjLNq%%;A_2(wzQzuPC>=!@n2fHYg9l-)WAvqBc8eD{Z1 zVKpiGPoZSTa>7Nn5#!8#Jw(XhV6(6b$GL3Ru##6btap`$Z2^1+_a6uq*#W>hgu@8; zAWzOV4eJ{svP++8aW<5cI<^`NJGz| zvH5=FQtqF^{f|E+pB7Z!NR;MKfPDc`R;@FR^Yv< zcyAxP*KlExGXb-mUa;%1L4%!bj7;wtpc0*Z+bZ4JZmSD1nMxu|j*@IsRf)!QwnS$# zm6DY$NqFj{EKp3*1ZT&-wXR_uc<0S;lJ7FwpYYS-Q`HKhPRal+{P*X;^Fpk3V8uIg zqCl^v0KHO?CsNOF7Cqk=^d5tz`pMeJOf7tOYhtI_Ad{->0Sh9wu|s+Yb5f%%C+$v31Y4cZ3n@7=y5zcpR5ZQ?TtYtlCtl|BRyEd4Y;oUh2D8ozbq*F~6 zZx5?-qdKYiAkBq(;n{&7kX;j<(b~s&$Xkk1k^jh>dAU$3Ra<>T#t6vZI;6@(M}*|z~Ak0CR1-@ppe<$Gt2 zzdd~4>gV(a;GK{i>jPTF;dw=0m1y-1*Xf^nYG|eb-wctVxWv zQD-!uRZv`*>ARJtRV0;kL*tS(?>nWzoe77dVT%AsMWzV5FtWCb!ma>$GH#VFx7Mij z55Am8XE7P0YsKMxj)|~UC3$(2C;c==%2=A2MR_cz6*@c@Xf;ZipSv4v2VpjXaPJ!C zx^E3D0u87xG)8TPFK?1G8=!SRwS&BRw@T%0idXMe$ens!h+eJu6p%eFP_UuXwP z+k@;JHiX14w|29FQ~Y3eNSMDS*lbCV)eZvhbx1us=0FRCb_4tx-_fXPG_UCst>@tL zTiLnmpCN!tK5gAv*Ds*gN?eiveUMJ6QPoj(tYN5xN*}BA z9x1JI-QVCRe^A_(<#E_i`L0+KXId6lBA7zr&Mq|-JM38{RZC~K{H3^RS(*HtInuPX z#8$kuIBs>B{Ja@n*}1*lLCMVR1!yM$X9W%u*{lYURSXSc@ZB2;2_~eO>&$)~)2=?} zIdxC;pcDyB1ImxRXN#VD^qO3xXjUGSe0+!aVT|%KFHSDr=Y32{FdmdHUS4T6+Q&XC25!#?xk*b=h)A}ih)VV~FS zA&x&NMO+?*QR*_@|3nqq__B`6}2~b`kui^20h*=h)+T?ND~O-ICgl%GyOcZXKZ$TQxm?IPr4s;Iw-x) zbqjAr9lqVWh8;y9I;Pgv<7|N$0ZP*TKaHDIhV=m}0V+jgOBmADcIwb_M}ptOkfuY) z7TBq5WX&CMd8_RpzDqS$^i-|{l#Avf&^1H3nry*m{we+8a#*_29+t7yNm^jHUJh>B z%F8&J^V9<@S{` z?rJ{=|4w60(fz@3II|mj2c@&EC zdlQOG&LKQTW!mq3z#`?R#N5`F%zzaG(`1+&P`C_O8HJ> z3sL=U0lVM(ytAchp0lyrv*albb&73VPCnvF?>-l^&pS~{ple9zqgOn?_?+}Fc`r_G zrPh|3c1|)LtwC82A`oAkMs3J$Oos1SzfXX@-n}iR$4#|1)jq32-pXfava}<>IYw9z z{P^)2_WFlwSij5uz^B307Fq^wp*4V8XmvYJOYt_ZAn0Zm}VifjzXSX<^%h!FJ4#hZ4Gjus%|G!b4Ynjm= zT2VeKBb7D(qc!Zo_O-mcr{p7Jq89G;2JQD>Wns@9-!2>TUsykU#kPZ+$}V8lCTvT` z`E1y+EzREVeFP~Vf{(spFX8^?3zV8#OY!Fs&%@nRLDS?j0VX}$?Ya3EHl?4ynZ;e0 z?!8c%{;C|_E#>wLPa`F=Tguc6PavgNx0GA(hL5N$qc+MP8GF@fz|9|lgTG>KoUlYC z9Ddu$R+D+MX$XXTH~@F|#v)JV$v zUbbLGCW&?6pq~i>_0cZDp#xTuEx6u z;N8{chd3Sf!?zce`&D>A--t7l?oVGW3$Q$+ng}?nIe}j{u2?Ns8YwmU;ni|HrDe}- z*;ewZ{IU5}tioTFKT*p{)M_@Vxm1P9r)YZ$;RSvcJ^4hGY}n zzR5F4N#wLmRcW`5m+*vafK{U*HX8NYQv43CsDzqY5nfkD!266DUR>XiN5vAIhNITc zG^cS67^Y%zfl8w|-XXZVM!g%W-kpoPBlz7LaCez{H(I@$iMwW@8s~)!hrK>(KlQKP zFJQCZM<_a)IV_0%8DS+tHp0KqhI;@GMtBLK9`RDZTM?RY{XSq4!YN$)5Dwt_ZiL?> z9IH^~*KR()CLJR^v^w5`UshU+wM)Mb%pnqK5C7Q6)-~)cX$|yWNzd(&_b=GVuUGZl zNH+(X&Kue#oO6#^br{+*X?wLx3!t&8;3f?VIyHzSChzd}dFxS^tl%WvG}rf^+apVx zI+Pi{EEVw;D$QknfX8`u?503p1MOAp|I?h<_JFuRH+1x`6Kk3V`bYS0Lp7USypQu4PkEFRGi| zfwchAsc*K`>NEA}11sXJv|5*?pVSroLCKEQIy=@6Yd$BQ@j#A4>*G4__Y$m!_w>!g zd}D|*?y=gdVLNk;@++Q&1lhFHi%!4f^LMsBjTUl>L;oYzDwfS7=c3@Q=hdG#6*U#o~@)F&-21+e7@tVQU=b@L*8JJ(vaG7sOab1lmQ z9q4=c*Fmz>H}Iv_VRcUTm*qL;XXV=+^IZiC3i0DAWxxIXMuFcb@EZkwqrh(z_>BU; zQQ$WU{6>M_DDWEvextx|6!?t-|39EWc8)ze-(E1kw2&3s^GiyzR%E+MShv)YBG>$) zCG&F%>{;xtsp&JPPP>=oA~AbeVR1H_Wx3swKAF-=vga2TW)&9Xt)R=?qQWJmZ2DcZ z(v4Foqw)5_>>MK@$;-(OQF3HE6u8u$$Kp%I8>bW(+Or*n`Nq4Z0_{|zWva!PUF=$# zQ%nyOIr6g|*^c;ZUJ4d+=iSqc3GpQ(<4fq@jmG#AV_|`Disg1(6vt;9(~R-iH^pb) z-0k=F84rgr2DGf8&{6EbZ>ej+d_OECrS&=~xvbb(u_;xpr59qqI1$q{yk>$+s^rT2@Sv{2Y5pQQ@*26ivZayqvO^;2rUJ zCMOT1SwXKA* zf|8ulD=Ms3mzRA33c<-&WCyopEyK5^cy?iFQj$HF=MqQZ?L|syv@0#x@ z%~Oh+v%Iv(PG8thc6&i-$uivb$BT*!vzItZ3+(wh6XQ!*>GJv6OG;PFcdT&a<;*X2 z7Uz^W=f`KyS3b7FEIGx+U3|gpxn@TE)h#J&S@x15f8h%XT_rhrOHp!#t473UEB_f0 z%b%;rPQ*+7UlZ>tt_pA+%FkO9#E$mtYTT?r`)Li8h9PJi|*8{N5Sqj)qr5I-u1gQ{WFp3=O!!{<|*6?g*K{8_-1eyWuggHrwv#9xt9P?9shB(Jat zJc&LF+@)|&pbzS5N7M(pO3|u$YcH~!{XL`E-!Gc8c&|tt=6_|^lXgwJvBGC{{%?aHgJyMdDY<3llq6Y4NA*N{y{9PDP$=|gV7dh;KVMU#?@-+19DiL_9 zKTR#(6=^C7u1HfUz|(m9o}b4nN!Ll;u9MYkrN|gc3bK>N{Gw;d&i2=Xa|!2EP76LT zx=J0+ZahTX1|k$^=lLtVywskzpg3nSB`f`s(?2Wd;-0H`hkwxgY?psjxtiV4g=FU} z^}hlASzcj)U2*B3-rL2q8yExY0wz{`0>T?~1#l_31Rtit} ziG;Ej6qcy7J3BGE(kCq`DJ{%jY7a~!ubej!j;>k5k|n4c23+9E&M9%s$K1N85FK`o zf~%{?FDxo`6&6q-itI(%4ttTxgx$ug?ww?}1D2h?80Rw5Bq7Cch$^sS>dug ztV3LAn!NM#Prw4CbS&yBJNiYmP@t`_MR`MWoEh3f({UbOA5L7loI zFpQsI)SoFtQg85yg8IGrV8oX_)J^ee9t}^N^6F^Zt;6d!9Cu4q$K!4(umvbC%)fGW zHp<*>lI!mZ)T(xC&fV$TH6c{;=lMUKKdL^SqfFV=DlIE2A@(8u3h)v|l*PvakOdJw zhw}HtDqZ|hAiyk@a#6?RC!;ds9%cUD&$$D14NNevplcvCK-WMDF*P-%ct^ZLnOvdA z?moLpFW{_t^F0M6w4x|3&B-=W7i>iGk{m3pS#iFrfI0HA3+HDoDK05xMR|Eh%_~4k z5<~Zd9P!zu%-?U*C=!OCVf_#oj*9ESpvu7n7Q%4E0gq#G&S4Lpu4nyuT+0S>D6kkc z9RN7s$B@SbCaQ6*8V^#TPKCi7!ZuHhE9Ee=a5WyG!blbNRADbboM6CutMNW6?5o0l zDvSbzl@uGG!e|xVpxz&(LjQYWctb+78bREMdTH6vhjTQ>GnsoqCcuD{ZSq1 zkLpZ+M7!>PR0sMa+R~qq|1x$TRSJJ;{Fkx*Dnhp!zt8^y75ed`VpsmD1qj?%3!wKG zOf5hFpHX@I3nCi*rSV@T9eta~&zPJ4GHIe357bmiC(6>FG_hXEuTr2Zzfyp%xKaS* zr_YZ+Bmb2qHmc93sd1*>cdPLq zhP0p6v^YTC3o@EHcQwDRsW}VGzmzNVuFwoJyD<3kH8LXc+1;dZibyThoP1MKlJPzl zL{&K@B}PkOL1}SeUS3WyByS;Ci7#kSxhe^RC?pnHkXg`g68}xc`rOR!xcAPe>22v{>0{|@>1P>eiLu;ZNwC~# z8E#3mjIfNfOtz$1W?5!i?zG%xxzFp`IqJ2mLDxYSDJfa}%;z?u)2z*9$ zv87T$bqa9BdzruNqjOn_qi{Zr$*R z9c;c3Cc_uldW8QL?{N{nsV8PZ%3@9ip z&S$xKc8ANJSL({oDQ0;Pdo!9<22pdCV^QG( z<|=?_Z2_cf1&$mbq{Y?zEPF{#_IyWi360yyx$_;lc0QA#7u!oqa|+nilki^%>H_&8 zh$_wn*HFn8Tub?Ue0~xuqC%7uEh%;s zVojS%Q|xXM43>lahHRyBz+8-S7cbAsD|9S!7389O&Vwu3r9y9(Z0?6~aPsfalZSjM z4udHx!vWC{ztMotg2V@YFtAB;diA=w&tUu+XAiS87HpeTq+yGH1;b*FK`-`Lb!`kH zTly;)mU0Zi;<1=(W6-ikeg(rL97Bk>_`tO>1TpuoU~qE`VWR2I?igYNbkMQ#U%^n$ zG4v2W|M}V&^z6xB!SE!<5FxHz`%4T4d?fY1IN%)92a+O48d&EuVC23G4vA8 zAGsz5TL^pZS1>%sG4v5%yzkl=LfK2dg5f2Op|3de!Y?uCZIf(atm;=VRB;UbMd9gd zW9Y%Ee+5G|$1p(LGwezX31}BohH$p`S1|157;X^f3D?Fz>nYlp|Gd%vt@Pqm9Mx3|OpuEFLN10OxOhIM9D&_$21%SNdpXAJQhPCE(injQDKv>dya-cH zyBT6%8n{V_Mz93Aa`>EKe*Tg?2m~NX%qc2Sb`(g+KpD+QR4niUP`;!%h_Uke)8xsKuh8?J|W?f zEt>DBPvBk-?Rb%TV^I3EFGE@V zwJ}hic6|&=pVo909lB~kecJUgD1F*L|0^A+PrE(_rBD0$nso5@Y1hY~^l2BaqQjm1 zTlo95>tj&*wAQQW5Wv9uwCiI~`ZV8Fbm+oBecJUgD1BN`*p>XCVDR^8*TeH@|LFv*gBqq;CqpLTr=N}m>c6^6S4J+s;+C1VW~Xvfrg5m$O3v(gVN z_V+|d%0h*ARn(oRZC~wX<~z)O(eu?^5$|L8+8CWj0q;BVy6^b&{!l57vL;jBPu(WT z{rK`|G1KWMiBF=}AXuhCw+bIo;W8B#tFSxWRpC?>PElc+3MZ*>q6%+O;dm9Ms&I@7N2_p@3X@fsq(WMY>-4vZ zH*+{ag|`IYNS;1k^urNqJW+)=ayU*@V5*qFxlp07?F>(+?B<2{ZLVXLsV!|VVnwM1CZp>I=xX;;9wOF`VDfr{C`A;h)KRI zdOzSi72dDHdsN8VDem+337Da#Pgfytmq?$i#z~+|_$H{3w?o9os&U@_5KmF#y!|20 z+a2IdJbj`H$N6|Wj2Q3Z?JZ)QkGHpou__$n1Jc(gtxE~w?vsOf@= zSED{BsOg$Oex*D@AnwQW{|1E2H3#aMtfX`SO;hF<7UW=M0?p6ms@PRg_QMQ<>sK*V z&&t1MDkxTEzsed4S|H1ET)9ran6;#!7!qTDW@UkuZ!cM-rjVSL^s}#6fI*^;IS-f8 zs!KAYB&jJ^V$Ufp#Zphni$#=jQM`OUG%Z{X=zn)d61aawfob0Wa$qGVN`J+Zd4;*j z_ND&yA!SuFI&$*zuFMM3p{{&QM}7k>u6{U4?&d_TwTD&MVE8&EQFp30{J`ynx3twk zTYBi>&&y~HvF??^+jN;?+Q6`Z8lyGEChQmvf7U^=u$lZ9G3FCx*wT})u*2SPDXpcK z0RP1BBz43){Q^!z_J-lipmB)ZaY2)r0yi=!{RX$84=H>}idL&w_);BKHaK zFzKT%c1M#_nT7TvlNx{26Vc)0+S3d-0r(iSSS0^=<;*TaS_-3VQ11 zwi(=4#XsTuC>1`*eA3@=rb#OII0Zix@Oe7&N8e;UKMPp#YqnR~C~M)3BANR&t0}Ja z_G}K>0$<%5waso3-t(HvM9sz|E1e_jm8P{f<<`T0tfN$^;SulY<}mmbfd^97RCw51 z-eR=2Na66p;gk0HnhL$rPcnq;O`-8dP|z;3ra|!uRxSDbU-{Dx$o!7j;Dq1~@z^&S zPxxSs`z>_%S{{qki`DZq9@blYl>^PHd3Q0^TT?#oF9bA1^GG#|X4N-`DRI>|dkB=x zJD>m_bC0-%Vr$rYJkk9QfN;d&8|+C_x01yN=nZ{QmfkGV!UT$86B(fYzmym4)oADW z7_V~iD6HBlB`72W3=;m?mSHk6&4 znqyz~GM;+E7+K;t?Tq5OXHZWGqqRCM3QrH&6-`GB8CTaD7;2bWl5t_&mBv}ePS+46V~#I zDRpmP&Jl%-S%o8ZiS>V(ayo!Bf8LW9;Y*ReZRkL%A4^32hX26e$RAnm8~ZZeSAK8W z?I;pPUY>YA9_NWOInChspB@i6q<}gFoK!$PXpL`sw}wp-0XTVj1Z%{1OQ5xY&yRb1 znRDlV05oOafEn)B2t>0LtY-Kw)_@af5gY zK-?^z!UMY7#Lof3CW-5jsC!L(mSW>I6>pU=AznO=M8l2ZdjvAYuW+w#hq#kshs8CB zh5b&mwtg%N`<=KNi6JQ(9dXDhji$x{!1BxsO~zATQ(<*j6gcwn!O}LNY2K5OMXSa2 zcwC>%9}x5!od7;Nt6^q5cNSeqrp|~MHOjM^vS}s)Zo+w%6-?_7VsiG5bhGNo@C-kL zSA~7WE5^R&HDceeCgJbQxJ+<21u1VAS=a#niTj^az*m}ZdaXx!gGVFK+dX*hEHf^r zRz=UbmBNRuw6OlKqGVf`?O*)uw+&D}+<$mt+JAWB2>%;2IAOhY)^HEya(yYixT zmDYICd1idrU%*w$`>3<}ML7kk`(@Cxz+}8EtmH+~h(Imqkyvbs)eEcn@o~+bum}Mx(b6hAC{#xgW5oqUrHa<5)lhtz4izhE)hMHBwUzJtocoz9c6+|x z-|P3+eck)H%em*Cd$xP-{iqBG6#Z4x9%X(1%+^nJ{ixZb2B_7sw0J=;lglT~HOb@#Q8coW ze5av`2UYBEK-O&X-G-z$`EFHvO7Dy>{fVw0-AZcszpC@HFh)zMO@6&2bYL2foLYTqo#hlq|B%;j94L~ah}sK4J(!2;!r zu&h!RClK?7D>gu6K_b|>n3@qUm<>*Qkkkx{PVRx0TxcwBJ!J|`@ zpYxpE4I$3Lb;5<)4|3PN8ksYE+sF3-=cw36(NSXvF_O_yV==%u%#kU?4z+-7{kj3E0lLgjKg0s;e)kB#0CFP=-s(7a%-8SnP)-%2*qu{Oq_Y6lQN2uu6x z))-;4&7OndFYBD_(G^j7M6# zM`x4T04A4oo!2d!D>WG#Z#Vhy4!r`+uaH9DnT$wB);fHOo(Lea7Fx!vuNx}1`&x*BSX`ZdMq zn|Rp(FkDt`X<^&lNoT&Uoh@K;Z_-D_bvXe3M9Yet5>}~Jav>W4smW?>X{aWiOR?}y zY8W6uScXShKQVLvopldt0+#R#Yn(_n6|GSn6`&p(bie?Zil81~mjYV7um*6dAkAh9 zVU4piQAOQTnob~k9#+Nd28o(c#>;l#CD6MODk^g7LyC>AcD9s);WE`p0|j|ojNShg zGomLT_Q#Pcv3yV1K=3!+vQN8;y`)n(XSM88 ztA*UOgA0?iqlFU|FHD26qE>3zN1KYhenwVXyd!ZF}rXu2<%x9m~2>mx~^nV4*HVBYQ!4B zGG(Et2O1jmi>0XZMfKA;qI>In`If2eoLN*mcaG@gXix$Av}*<*61`RD>7;= z2C}5$-9?0?pg)M4!;pwFLpDujK8d z^`4R0rwI>HcKcP6!B8lR`b|d zHz2oBwl;D_oP&|Zv|IDotQ++GLCCTt!UXg(d%xRrPZVPR!A3xQHUohwt}d2f0NidG zFfXur`AXFQ>>TFv>NfJtr84@2^qtf&Bfzrb#MpUkH!g0gaTVPu?OcZ;3No09-%|>X z*-N=+q*GQU_^z{Zsz(jyT!l}%$CAM}?j3id|Q zn}TRJHGppvEryE*Pa@M!s(L^*8i{AL8R;_<%)cm~f}()*0@RD1UlrC{7+D&?$09XW zxlASMKSKtxE&#b5BE3(iKosbG_CC_JV4Qj%RkYPB7(dV_dODDj8NEq2GgE~Kk@46U!~->BDjO*{L|3*PBFoU3^%LdA zH%P7@6vMjSqElX^|#x1w+*b0T0jjs%>D z6$#d9iSkjKL2?4C+6rs&$Xv#n}3UsrMm;{~PVbxEuduw#5zH z%W1yj(wR|oRcn=ctIb{B9-}CJQ08L^1icj+S$Z}wFEtBong1r^Yc9&QILQJ5xf7K1s? z)=E|~)Y92VpbVO2^!*6Ccp`SO!C5Y_n@;|a88#cat2tMNVXa(UIsPD7VQ3|Y=scUk z;}2b2olD_E@6o|!X8+|{+c9a>tT^-svX4W`tQF@6RdBR=C+mtCcac@4D>=DSTSqxZWi#qI zVHF1$4EK2|o>L{OB5HkKj9@$a4G>W4+o0Ex?WQoBYbCtk*jy_GYD~q&NM5df)?&6%E{SBv9a^j1fQyo>HM{}Yv-Vy(=KMezk)YSC%0V580R1~7h4KW&R{w#lW-5yoG7xO>rKF05l9DDhacWXl>7|^P zXaBWhL7(hxl1clIt6DkQ&<)tI)^CtwOHmGotQJ7VheL)U zYfbVbH58Xq-Z3Vj!CUAT4V#WlUviL^hx03aqH1K~+jYS{Q+D|Bo!Z%Og8z%O9 z6^*UFaP6PfTQTixtg#-%zD;tQ5o$nS2PwSN%+F!wmt=)OrjBX6nR{*hjF-w)-64L4 zr8Uy7y;hA3!0-d+#e_1Q@!>*Fu;p=z1xl#jJF<+9`&A8&n40$B8&1S(1QU*7rU4sp z5Ix+EEjJ`N4rzWh^?Ntbyb?zuaA5!l$2O0)aQb2Wjbej7gj!(;H z)v5u%$A+L4CUCBh4gBovFF-p~;fY!79oa%X8YFh!9d*9d-AvPDj590dYkA*$dM z(Q&SwQ+1IQeU`pY*B@L@jvvs8F^$x6T(dlKoDY88oAsA? zV~#73ONTn5s~9BC!P~UM2*vGKoF=qKEsAfg6#j|0*c^tkfI)U#J0cL!5GY$zZDa)-Minuqub>iU{1kFP z*Qat8HZU9<_MR@`TzzVZ@whnVF_w^n>6J^4TCS-&_=q=$8t1~}0&k&sT-XiM2$o<- zQ5l?(?SFAB7B_`s356lw$KE1Izn`clBWJaQDpW;eMazgvGqF2iP)T7;_d?U)c4;u8 zQW{LF>fQi_++bRjYAA)Td6(ISQL_yn#X-kba#Vs{Y^6s2hE2)euqhu^I1C0~`u?_H z&LC7^74HC+hJo7{oUNf)X_*zpiWS}KDBy2}_{InU^T6(4_YFKe;vry*-Ep6;7@JLw zpF?h5On#&9it7L<2Y*+aHw%%2xzwAzhpOXKljrC%vMb2p7OU zg4YNq9K2MJ%(B%|jW^qMuCurvJlLy(OuEo9iFb4A5*?BVSTxvzu#ZuYbZDFy;W+vXXz;9LDESV^xS{|R)Ifxszo{T*+P#L{WaJF$ zUK5qr@fw=XBp(cw;@M)T6wfE$AG`P2UZaVJeOIlBrD5FxV8SuaHjr^BGSu4m`OKm+ z%MjeAN-ku z)})~Z$=_kphasc{>JawrjA1llm6*VelgQ=L2xA9;G?;9%9+Pe1z17$q*x@sr@q!qR z48(r8opZ;S&oj(V4SP0ZdDLTUuiikxV72uRRqUiM;yeOKGU7do4YP4SSeItOoGCvs>oE zfZOnOG5A?=6NM_kTMtuG2;Xv4@sn7plN7$4$_9NxXZJC1LMWoSSz`Cn$8|M4$Vq${ zY^kMBQrRz2bAX-GPlJe(`kQvSiv1{An~fUN@B1TQZRZ+CNK&FX)R=l2m&h@{&hp_r z94K$!&I$XIW2%F~ci6NfNjr9&IJLpg+!i#TP}0@nbV|B9!NjLSw+RkXM~j_`uM@5t?oQfJra|p(WHVmO=>Oveg)2 zsj8Mk9!_AE>B<+d18#=?vXb{v9aJjcL3?uzu*!7d+cT!SRZyMiBNsk%g zgNfe_A&=_5jEM@_M@t#=+^##wI6bwURR{?403;ic#*zJ3mP>{oT zh)zk^G8ncuHE)6Du>#)`?Q9{;&igI#0JWvw#9-fiVDxbJF?hDmzIsG-;aZQxn&C^uA8-Vey(n*_ydR&Y`x zC`MI@Qp#rT*{e>6_31>R_^4}7nB_QO7&SP9$Q&aPAoylLRy7y^+iaO*xbO!cjl)#< znDQXOu(9G-*{jl0>ioK73x#K#9v}CCY4-=23W7h18F*9Zyh10j-t#fTa?Y}0QWK{w zjiny=QOxLZIGJ^bPFWncTo*H~5}AEXOnu=O3#v zNvDjwJteUYNvG7vsTiR`H5TP)pf|U&b+0kQ=^=H!@1|ww)3L>oj z7+C(yD~1>XyB#drnbfaULS5iai3Y%T=c?20t>+mfvw+^BmPhJZHq_u7fI#p-Tg|=a zz>Up3Yb#DaR`WM(^!S-RqqMbvd&A&|NeW`m+79pChQ7u?&2DE8d2eb*=nzMdzG+my zFHG(&qXB-&?HrCHrtl!=`hby1gBK|}8C@SYxtEX|0-<4Y(BvjVmHv~-9YPMu^M@w) zYvi)XhyBOHzJeS)kRO@ctH@!+5Jt$~4r7|*$@huLLFWrhARlnX-(E*~3-q5|%)?1U7h081Hmly~z-I)9A4GM{N_PoyrZSVB@&D*LPHE`KQh5(0kILBYvr2{K6t~@c>!<)!xG)O#?~Ng!44IUeFD;__Ce5kd5y3Q z-OhL5LY(6+$2n!B#(mB^%(K9#HAi?m;V8hl6B3Rhb?z|70>Xtg3OOtj3CI09x9e)S z36XFJvvafghMI^vcJ9DHL)4#k0CnurgZR9_fzjEekoTZHO-bNg=Gpo$(^cS~&gXby zA~aw|xci7l*9o~fE}NW>L4)9^IWbL~QPwAP~tYB>c>kkE7^AsllN(KDoI#Q>7+0UMC|9 z4wfTH#FUzFD^ciN4_R9oArDzwK#?wS?J%`+JT!73VHQ%8_}fLARX^7S;1ldugmSr% z!aq|Lvb7D$$5@JMj>ayY=*%50AZ6{cwsB`;tmpZg**UH&R1M(7?l2=DV*X-Y{zZA8 z#lsq1-$r5fhT@I`qDas@GZE$kC;DD;U1M)9@Pap}|1hl(O76M_ZUYf+i^9K&=dw&i z{L(OVb{B;o5bf7B1Cs0X1O}}eMNW5ga&IAxYr0p#K!B6=>tm@e3>dQ%`~|0^%Y@gt zX3Gfv%*0NO&Eq�T;p)tI6%kA{X@9IUhuOfy-596T6|og>uI3TF6x#J8wk9U=|hD z(xynLy$R-3o#CwJ%zWKrMd&mad5o;4(9sIJYtbyRJaOoo*SPJHY1)y z2!_G&`Nl?YZAT$gO&$*pVSBs=GhT!0W5(-i#*?mBbah=wg?FRt5%KxhId<0=eg1Zv zKCL&IG#XK5f}_3(`)J}n4Np-1uLR|j+GP&TcMKx$6OQTnS)yyP4aZQ~XiWOB`L@~c z*3EKA?qU%+A!(=aQHSzvzJx-cd>gRz0EKtjBbe13!@G(%f>6jqx*8lhWGE6q2=KeD z?U(~{W^;jFo*FP_G3ezv1hBvjiWOrShvfj3S9;>P`??GE+~ ztM5;YNyFT)%37s~iQz@TOO}Z-OXT3M1Dx6?bJxD^%mYe>pyyR)R=gj0Vvz4flJuM( z5Yj|poD~QP%&y9S#&R1-6}do=XQXb8hglg4q*O!_DByKKa3`C&2nS?uHU%*0D+oId zfl@fIM+{w!a=j-xf4y|=Z&2G~XBGINcw+ndje_M5iWz|h>_LW>z~apBKmvm*@O$C~(Wz=hd3K*Cl55@QZv1mAH933q)faXRRFLEDPP`p@XZl!Fh*XUzMGJrp3M))J9k|R#F z$$$(_waNJs5*|UM%vokUj)R!!=pQziz)5ywVrW+eCrP_9xtG%$VS1I~unqT*P}o0g zCU!a(_A-b}Ykc1nW=TyBPv_abuUD(xBJJvuEMFkzMM;mmtjDK*-t-KR)HccBz!-Jxr71q7~vno=kC zLT#tWeIX>CQ6O=c=)Mqo^4uAhzimdi*w#j&Iy^^iK6?rHOKhcPfZ9-+W)+-9Q5cM% zGagnA($;}Oa*sEo2e8$$DO}Inkk8-EjO=d`k83L-6cS>NGFK}zu)YtUm#gRSvW=-3wJw5Q{0-_`F4Zj(um3y~iMLt3(pHm{dx~rN z%73cX#x%!q){Vm45sabtQ`p=XOR1F3f@b#zE7g;w9!Fz8E_Aphp-T`3w>E>Qm>INijE3H+x)1pzs=(S4e^U_Bo z=?}jt?WA8r3}XFu!Q2@;udzQ4$!8tJc)9{3xVNhfG7wu}jfFqc78gDQE#Z33x!#i8 ziO51i?tUaGm1gw4J)r(sqOd#EKZ7Y-=H0^}q1~t2ao_@Szr;eAX~K2j5pwU>E?%5p zfi!NS@XrmhD(!_ceL|Rqb121)B$rZ>k>pc~2gwjh@nVhcqLdUY_#>2Zo2~-wrrf5c zk9vf%eg@LGm~Ry=YP&u@@HPoxaUVhY#B-?rRd? zQ@O3o9@ccAoZO$P0k{kcZnG$|((&t0AZS-Q-X-oVshz_XS0C`rRw>gEw6z!XQm@KB z1!OD9wI1lHSHEsYmGx9G$DllBMVVT^hSkd3m&*F~K6L^Ba%Xc<^PcvWxd`e7X>_0p zuO@{@4RP=Kt3Yk>9H6TF4Piy;5PUpM?HQy7Ova)0dX>z{LjYo;^`Jsw4i`QcnMj4} z!8myVFhad*$80$&Vl(vzVJ>hhoN$c6nrM1rE4(hAaCtc9}R@^6~S#Qt!9kp!f4-#lyx6QmklH}XIMkI z-3-Wr=O}rGs)#9Ei88&M$4GYI$-`(~tB^+9@~e_B)q3|3O1?^0=OZZ;K9S6a$iUK8 zHIjJ&?h0|0i_m-~4Y&xJ>KZl&79d%0m6=fy$Yv&8Hp=9#(ly-KRcNqA65P;6E}Fky zhQ;me%kV9-n=WHBX`*xarKa5^RN2T?qG$kyRJ|vcl5rb;U_B*Y2}-V=GvG>!4!lcx zi7db7!D8elkk^kb${sA9pI&~IY^SVp?S$0Eu(A9@l=p=IpFAB2hMf+)$W<|p3lc0D z2N8imBzutvxi$2o6X7+~V8jv*xPUY3&0~nIm_o@C z|KeDS90F#Nucz4fdYW_${1cs-+}dNZ5ndg{C`ekq$Ut@sn=9wkM?Wz{1ZNx;yZ{S+ z6bt?n-sq0j?S|@Z0lx-m++t97EKw*_a146LNlLy0T{oTj=vK6AB6!6RI&|uzJ4`#k z!W6>lBrXMRp+*2$Fc(`*uJZw0nP+IvO`?=kdwk4m56 z!g+uM5+&bb$n73$AR`hpip)n905PAM?n5#!UNA@HArb+!ONeI5+Af97{B1rJ-lsD8 z+YU1^m}QX-T@B2{w!*^HCkyX018r5IBiz6Mu}!6Ljv-qYAMgP8sk81go$XSo-M$^; zZ;q~SJ{cD6HqtA*R3&%;dV!1P07$X24K#QRQCE23y}}L&R}Zz#IaU8RX>i#K+Es}v z`>+wLl;nN7mdR$Hz87wvr6uQy?3)nVpvdR?@62SRqP1zlk{3(D~eezQHvtuGUP+f5kT! zCI5vRsB)ve78;!>S>&H8F}_jU91`Ahs#7{aoxH+>=Jk#%JTjxyzw~&AAfd2Y7Vo1| z#;U{RJLLSwMN#rN{z-$hd9-*`fri=1J~ENVGkQ4B^3TCPuh_>lM{WnNxb)SE-4j9-$00+-2J5uybP2#&Rq^pkD8%9 z=IqmJ4n4ga&}TY@tL^1SA_qVs-;c4FU}p|{YQWOzzV)%Iq#T@XAkZ&oUbRrpg zr00Bt>q5mUs;~qJ#lqbP)^ws{?;_WCtQxV0P9BiB&0ZC|7t!@S7bm{Sszj^;ETf10 zDA}3C%y;kk3JTrGQTd2NQiDc`v!emG4>>+$R4#dbs37JM^$7h%$EQ{3qys1{X2X_4 zA;H8`TNC!C7@8qAsCuV%^en7Gb1%=~1Ol_b^^f6lQ3)7}Ic>QY6xobi-<>r7L0Zsv zr&_@PLU(&mS70A`N`kmH@Hhx-hn@!2j?-#? z9eh?E_^eF3hs>lAg@GM+`9pBZz;u4VB+tqS{oQs=T@Nk6(=7bOW2BSoecJ=_y>|CU zsww)3a++z{ae%np1s8^R9SSPoTsi+_#}-=n*7+wt{yBukooibm(V_1)!D8Sr^EtE- zRX*OSdI3u~_V;jt>#aDjD1jL`dR=_!9E1acvIuv;zghdL4g9k#IKwjY%hOgZ)O>)6`3K9Pyo zt$Omj&i?7gArkAAMIEVw=&UeVLT*&nKB`sS02IWai26^`JxdqOTG~c`Sv`cim=S$nkh1|kZ zuObIdoOe_-T+dgS%4`bXYxgOKN}f~ZD0(YKSd)}@N)C=Z-$1mAv#K6fIS?0ABdiiD z4H|^W9kVF!JMpD^P6=ca6uQo(@N$M46XQhLQ(4)o2X^OD_~>0>y!n762n<$?KSbU+ z!aTfbO5=(Ws7`jy78(g%YC`LJmK4NWg8Y(Yqz$)9owL)z1U-eMHcDdt3WJb>2R};1swwz=enL=%m2n}wl;eBMdR6_LBGDw5?JpoptT!*T;W>ti1YQ@8jP}U)+;HD5NYBVfR zuSS)ff4B0uIbL-^l6JX4>xE{v7qY$t`6tWoHeN=5BH#i`Ec$MAR4%!2;}+t~^%o>d z$n{qw`Q&2n!S_WL_|iX$EKtY^2&sP|tN0qV8s9->*~7?twOUi^RJmVEE`K^jvt`8? zcr}1FjhgdUaK$Gh4c|ctW);BuBib~2Byym-dedB^c>;KuH0(GSg{|fS7*6#JCe$ub z5@i8Gns$u}P_fxuu5&@V^%S;8n2(&7!d1fEQa(l3tbo`;QGiJK)a+Ci8WWwnm!QD~ z6gEe1UK~5>LJFG@JUH0P+OGWK@H*L5-XH(RU6p@}>?$vwU4yokze*&Kdzc*gcySvL z=c(SilsOj_hiTIuaT|D7%0)GAjkd-;Lf$%s)5k%}78;z@p>T;^n7{0535W2mgdQSW z+dkA~EM*#J2Tli)5Pjq2$6Y#=FHD82c<+-*=dZ&wCsKI58DX8Ud+$BsfAKcy>e1ke zCRh(S=5?N7-FY1z>Z-?yiuV^(_7*k?2Yy2Hw>7}3#N|bPKE}IQ4x>{40=L~1O8ras zSjPMv3NH`wMiA))b^)De!UhA&E)hN64Te!aWDP@S=%v>gC&|kJNWGmt(R+F~ZXZAC6EUcS|!;3@mb9cXJ@ z(5J_`$0{+JLcTeI5OmENS^j$f-Vz4bw&FmF1G)x36oiD`i`d%rcnkq&M5y^&Y2b|k zOK5=ShS(fuH(Fi%3R`l;bS)Sz7Oo5BNu4Oy6`+C?1_CFOJK#CFi<&tSXhZxkpUwqR znixy>cwdA5f-_9tTw(r04#5JLmHtjWJz0O*u^Apu z9UoCmjkpsUs?i#UJSiHmtWVlwG1rhFP51<8Cj1Qe=1lAW)<#`_k5Mu?bz3q5=6UU6ka7)(^3N91$>*#RQU$qCQx`CHBb(_ zPh*h=>OexL$0sdk*J?uhg#{*^Wg_f!3ibP~X?{{WCXeUc&u;8?CJk80|7$lk+I4ed zA6^G~`A0Xlrg!n6Cb%NJ*=PV8kHbqsD8$;rgpx-T)cyQQ6+cnocmY7<^CK91kqcFr z6G^aTey>61rrWq~TDM+m39Y3SNf(8HIc82Jl_j(t^UJeUnqJ#CYFQ*w`{D zv$#Q8>t+*y!mEO3A+W2kb4FBXKK)ObDuFL4KhkRv1(h=0=JN*5>D__HGhuw1ggy=T z#;_8g!xOWQ53^Q_%t9>^{fZD+f5Rb zjVk6@529 z19j--0#Ex)sS-FU!@38{b|Mpxg7{X3+SzQ9r%m#_nGshR!_U8N8huvB(o2P)+ozi3 zDkRTkw@>3-dV7hC5PB1HcVh0+iw`x?wGTBpK}}9dkiegnrJQC)P~CMbOSwk#{IEO3 z6U9&N5dH=Y!o(J+Jy6ISf%g&IgnZbIhcRQiH-+oCPX#|p9cp&Ib}BWqj86{JGzaez z2bj{XrZW(E+zuQJs(XOhQ?+b+NFesN+5=f^X{5yeBa<&&(Hsxn zvBufESMeO~jCH>73w80kp#qF#1-Xg(K_Yizb_aaHfa@ zk{^x)PsXjBk>ZI;9ZBKmb3&k;-a?o;nXW-2c+^DUlZM3B;$ol+(pR5U4%^B zMaXNurI;kuBxyJrK1iuQ)IXT<01`9a53O28&oe?cNDP)lv?9l^?lC`uxb~Goa(TK% zZepe14Mnl;@Z@i1Qk2kjprBxknHUb#DypgU8OfzI+m9e7m?O(7=M@Z@!&j7uP5U=j ztZht4XB1#1Drset_?J@WK<2#sC(Ac7 zWNSO1yMeLzPXlB(uk)XdSFdjr75>n8PKGa_eD=Nf%9`J$7po9UysicU6fL2}8- zCOrNA*5xP5w^0M$kto>?4Ji_j&Y_PYb+7EKq>tKGymF`t$?8`=tfmuf>t1!$nDv9= zQkw1JL&1pVXV4m;Rd#F#EKP1GHN%fW$J~Kl?rFz1JkfSLyZL!)ua8z3HxbGNW*r*rp9b1tnH_TQhJgA zC+--D^A?K4+J0iOcUnZoxw1jFFACXOO8rFU=QV|?e}k=-^N+4TM(f(Ic<%7?VI#0B z(C!7tfNb=N8#MJRTyv@fo%_czujusi51@y2oiv+Q+pXf>?uJ^%$ zc2oEv$$6KGM=9+L@hGL8@jZ`{n;RqyRGEWszDX`o(AJU*aI5Hfyh+KL+{M}LhTLFC zpD>Ps1)#IEe)tAjx<}e&;n;&|eve6hX_ALc0)GgT{yxctjpm5O;fdkO-pEn&iTbNP zoD7gE#ZV`?vz;c{Ws(O?(m4WLog8K9eExk(J0Id@C#79zP>!G&|h^!mHiFp{lO)lO-Co_ zLny5dITz<{IGPq8T!|cRl5e9%v@3_l44T!$cMH@bm?jX+Jw|f5%W+HD>rOMbrgF`p zby^b_200m+>rPwGIY(NP=(~7Bs)07ro8XGHQBCR(@&*&=$8bi|9uR4f_H!l%ykUcg z5J0^RYqYLqLu~?h8SeoZ-Gx03@shSvrupzrj&=Blb_QzoJ*Zg_r9Ch0K6@VVXI@Hs z0+a4dBkF*xT!XB>@tf<>F5BPIiPq>0EGiH=RmXpVv-aNt^N$0vY#LFo3V`xV!eNF6 z5N1353Z3P2>kRkY7(f|)KXBbQKKMa1`m+X3ZQ8LL6s`~6YTa=SU05~F1wth9kA04f zP>De{u(}Z#Nvm(u_nvW*(ta(?fgXOr(Kj2(6kGyMkT4U2FB_0y%Y>0&gfqd*kvl_I zAj%T@g4suG%0lxu1~^<1?|;WnCG)$)u*b??IElnq`p6x~lEU3^=^0xMzZhU?_}TBZ z>&5kyh7b!JLdH-N$!Euqlu+7-wD85bRS%z#Nh3U6sGMiC-if_Zb_9g^fv!B_9dbv^oIAnu=lMD9%hmP&ZR(>mZ_2mAdLAx={$-Kh2cNrDjnWSDaxw<(gF zRIHYZ07LFW@|8=W?`BT?SYlzZCVm24SG+U^1F80x#*=@Vav^~^-u}|%@u7$V99M$o zNUkQ+Jgq6wT)w5a+huq_*NUCqVLW)DCL8edDcl z;C$)V;tA>JC>`bpM8StA!HiF3pGXs&rOy;i9R5K;9Ww|p0p<*RnO71_g&9Qp1e4pY zEi8CCPW3ps7QYGd9Ds>`;zjW5ZQwSa#hbS28vd3mn=3uf41`=;Jq_s#p$N2Ii_lV3 zITzH!?NHN2LvoM|L1IRSK8U@EUT$bx*YXH%G|tH45d<cnHGC}iOCTL)T#N4fLKlI4YDSf1H zw?gQ3Y6)dkU@Ab!MQWs-!xhi;(a>9gv;C$|J6D0Iaoth~jv4tZwRu0(Npv<&7!qJP zfm~Mu_SdCf3XZZaKG8(Q+bA#G3dyyeov^GDLwV+D7Qza#H?ui8z*&e+&%g-i1#=iX zA0{v>);T3mvvFY93`HKj9DfgS5bIU$8E|9?Co21SIi*jh#p@Txmt1S@fZ*fik&Wc4 zrH=xO=mqhZyi;YGK1g5q68t%|AbbI(&sNZ15|JzEbCKg{WvR(qZFDZB z|5)~W`aBVXk6bUw8%Qd4s`Nz$YWPF=J!*;6rilyXXJ6?{gp%>IFDB@egR;4Tw@czP z!AZFD!#mE$dI5WoMUhXxO;*}=Yc;~HRXWAtW49JK*i5rj?6C$1GoCN0GN!AF)J(~g zq#}$5zMdmr8V*w5AV2g8Oxi!07H9t^Z%qTtGN7P=V%fjR>7Q=8eo$uQPN$DhWi9?+ zg(}QLu>Y2VU0^r18+OrszfUl{V7$!>(y{*xD*+HgP6PL5b`e@DEFlCAJ=RO1^+?hw zgl&&LzrYBb*gPx2F4UgVyL6-ZF-iI_pe4LV)}u)NK-Oah&VONV9veI7yBquzdvSq! zErT(kha%2++!%Hql>w3IMmzK+{*z|7%`dGC<~?{f=A{x!XZ_Ovk4SAlSl)~Y;Dbme zl3ydi^UFpp?5TLtJcc^mXG7gAP&4KMH85W`Zak$wE7+|EnF71+G|>`-pJ9o+^W+|g z1ko0Q6vt5dL0E3@Q~Ha70_a)zn@7%&msK|nH{D1>+wBUF;CF)=ff>!F?mv&|!tNXN z(dZ*L7s4EW{(o*R*$57e$W%nwwA~mlWXv~H*8RvWj-$%4$jzy+-(%uEP5vw%S4uc{J*m$oWnYd zGRd{@_c*=qC%1ruEgP_`U7W6n?^ zow=6Fwt$v!!`ON4QZtu)mVpxi{*W?0zs-USXZXm5MXLBx(Ak{i5@VyIrhyY&afl40 z^5R2rih-Oz85{QByT*NAni2kL61@0=NrQj#9kEphG0=Q-`=TzVz`UE5f*%+~oD%wl zU|9%n6A0F+U=enIopOhvB~;o$w&oaqhm4T<9P#zY;sJ7567onmUtcLKz{47w(0q`D zn)!y>p=M^%1Erp$NPGBo2Cj+CW(1P6n|-(n!(|fMmv<-hrUas7k`s!K3*)oN5>_q z5HsBARJQwbPGXU*RJaS8>ZYU?gtH75x)$aLOu&W(d6%_qJ=G5W5?Q{q93q5v!jPdw zo9d}}ni=6Lpr;pQD3m=VN3IN0J zv5LdrI=X#pi(gtuN5X%g!Ywc~{}{h?By#VY+@Io?{ugo|n%u|nOV3B{6O;Q)X2f&g zD4`VxkZ=fP;T8lLEqCrZ&qfw|aelD&I8J(w~IDSyI3WN{Xyi0A%`mUJQd#dn3zpOWl*A8UPhry z``-s)ZlvO0(Ft56@gFla|M-8MQ1rT@_$2rM5emYOuuTU(IRQR70X{iF94;qWCh2Vw zyj_GsfCLI*SfVe==;hngy0-NiG-#k^a0%f4zm5=7m*D3B(#z2Q=U(s*9Ry|qBwau1 zAo<>7vD@w|zyTg|zsG(*1m z?|TX7;kmXP(B;Pfy{V;tZ@treYRSW$SdL8OF!xC(S8Y76r7^|Ld`$+_2((P4#;PU zZ0ET98d$RVm$g}h|Yv0m_G(%7T% zp(BvA#U~Y_Yj#>NWXcAxcuXe{2*3BAuWN7{-ai&q(o?|FW21k%)HhcX!u|ahA=iXo zVDPt8tnFe1N)0WdV>9%C5fv0W>Y`AkOuF;<-tHP2H4M~BL^4A=+U8VMAh8ndXY%=+Ek)e8jX9FW`kJpVRXv1T9y!}5v&e`=PS}c;m=dN$6z?%uYMtmd0p4>z5F25|A_d{{Ex_nMU1?{Z^-<( zP&Y82@;zuEcWj;b`>y{H{M5LW^7gUez+2mJMK}SUBfp8-kzZo(CI3D=q`C%wvl7aJ z$BbWe^CJ=n;rIT%NKj?3uEG^oPH>&p4|fW##c~y%16RR#du0yTcsBb5-$nEroK9$W zNSqHy6gNMljJLvO@W?R>>Y2k2xpO$$2mfTntzm)8hkqQ=A@aW?F~R;fzzZ)H zXYr9Za<4vxNGYt^g=J(Y`7H8lY82)`Vzq3#~ z^|6b<;F~Gqd|WGOqP!0T1)dLa-FrM`;HU6N^8NNc(hd-GM!`S1AD)4558MyW7z|w3 z&N+8*=l$^f4e`kZj2^^?K($449_Wzvd?8ZQ^EcHiA1c*mbvh^be>j*&#z^qG<&nuF z&BVm;BhMGA&h(-|g8{sw`_LzxMDq^eN9wt~N196p%@!APW&KRrthw2$)0X1BY z=C9y49k#0&AQH_DCSa@KAK^D%&O~(8t9T%oF>!^B2>|~9<-v@|-zrKJUyJCr>c-q3NtXDgJbxidQ8V2^w@IPX!j4nOItS)V=m zCe*C&S#x0CqZn2~Yicka_Cu}N7NA`Y4`LMuPdD=KcQWo!YTP40kLmhOV?yBwC!;p}u^C z8cLH&;PVf+eR|F0$IKk?)LCAK2I=E~lADJkpI&q0J}d{X5j-acDPteDXjd;!clHv& z-SVd}g5nX%_Fy9%;I3z^vzg9;f9!h3V+X+5r8CgA{_+)-x*HSQtkO7vPQ*L>6)0bI za_1GlWWsC{Bk)#xg$09*hvttRfqY*>`8hWAV6S{g8Asro$w7i0048??#Bh*B$Z*CI z*jih?GvjR(K4&<}@;Nsi;Uy-oIppyiwdc;0hCDKx@{iiZT;q?X7xpCHU3%^x0qz%yZ8&O_vBK>2Vho=0^A?~v40_>dyaxZ3_*_R z`nqy(21vtoxWhki7{eKhEWfT9vI-8&$?ck;0-#-OxADG!fM&9hfimKT^GWb3vpg5` z)~^*rvY;-ngUTV2Z>1=r{EI;;#7LLRM8ViAINrk7uFp%u^&QaOYqN&(Oy z=64r)4#;c+jzqgYAXCo))9%+0b^9rh0c8k08NVy!Bm>`Cc}8I3R|Wj&g?S_jk(k#+ z0=Q5PRvGY#v>4{=loq=;#HVENeqhw`Te*R-Aw~QOsI7MPdi(>HDS0zfGKa2*Bek>l z!UH*Q2?hF^g<}!2Qm;RQ`6uPu{If6Zk{r)Lp9~vL3vYJh^{LH!feGeWXaM;D_0XLR|^{B`^|;YDYI9o`IbY+5T48qHx9qhEoH4C5QkUend3? zk0Psc3b(3*c+86r#$X#_rP*E~yUcOmxUvAd@M_}U2 zC$JF!?o=qcE6F2|6*JDt2BL5hP`-T5lu1y*lV%@=0iKVG;U9BhX<#bg6pFN^lN=Fl zWmw$nr$fA~j^{m${Vr0wr#Oq|?KWhym(3j^+65xY0}DV>K&xz^={L>AwlFlGKam2) z@bf%v@G@Mu4H}f?e@N2qL+LaB6X_FMJAm_ksEkMeAXG-sgaqrc$~fglo{?-P?)pZv zixXXAYY(A7xv0cQ9OFO}BanAlbDj%3<&eYjK5w$)DEyF~OcP@Uf_OZ z6lACz-~S_C0DBCYPD-jU&J=UR3rtihOml}Op6#PrW`ut~@l+l)AUz_#>>KtFdwBSl zeem`s6yyL0^>!-HfroidCsgS`l(mw?&;2kED9LbGxwKz&fO^MhsBCyofcaZx*Kaxa5Kg7b1Cl?*@l_nglTE3RJNYQh9)jr7`2zz zmh~(ab)L6PVonh~2TTtCTqspDum83u5TJ6!`?i~v9K29hgO>-FVBJ|vu)y>#y;>3+ zlL-cobD!D|l`#+gm&GuXuyB7jTtmFl+JCM27QwfL_-5LDVKD#6Kg0ZIJuv^djd?^! zr45>Nz3KYz|9Jua`fnBhfu`MwkGsyFGy^IXq8=w=0rpc+uKF274#@)V;q$-iA2%3$ zSXM0X8n(=WnXRI0&~Q+4ek(KqQw6sc!BK)t-ca)4e1{nUvoo3pMg~`4-pBF0r!+Hx zApYErO&J_4cnN06FD!%RC6yqgFjQhxsm25HNEqe8UdFM66S0?Gjt?I!2nn9vRal2Y zQ}fL3=3_9sI|&EF-H{y3w`(%+-3WSR{$Tvx5&=(z6wGHIXJzva_HkCW?#G_~WBlNg zFeCodG5c3C>6BDqEMfvPe=$UxZ(tc=?>{kmgTs1^KHP@P-Uwz!Bkcxuq3j3gnzx1N z^9K+bth?C*sk_bjtzc<%cX|mH*-NY|!B~RRP4g>+28WODqQOq9Ja~BzWKHM+?hQZ| z*Zdx`up1Nq0u4_6*Tfer=}CNMwl^4%t}`HA(*;r|cMHz!0R-;KgTyue4M+?A z4M_ZSPB&)Ua~TuFZa4#K!d(4M+#A8$4b-<{sk%^C-UG5*Y^cpL8jB%#yWPMp6rWu1 zK^8CAabn5_@p2jOj(f}q%MD&&_$9c0r&}b*PqlXP`Cx-Ro%WG~@F1;f591{}Uc^Tk)Pc=z@3;cpl!Km%9|!Pm{`Z_xE^82w{T zW=ut&u#bXo;M<2h!aZl4q~Kc;8>4j@AlZ2bh+Oi4Gw7 zJuVa`7Z)dGu*3B7l{hI;WkCc8>3|md!L$|;(6}LLgKNWL4+|S_JpTrskKPd3At#J| zmH8_U&z;>xd~k~^d$wL63+@z=m5G10%eu=F1CbR*gRgjD4P_403Q{d|AR`Ofwi$0X zmVbitybN8-RCgNIp-|}Mq0i#yoyIj)Ar4RSFOWj~h2XrPu7qZs8I*73Ci(`4Cvs9a zPQBIU*;Ek20(kKjw~UaPtt&uTnG!38*WS$Ni3Sp~;)@{|(MwB@*)sxKPckL5f(#O7 z1E6Ue%$BuNzsi@e#lmf{_#`J-sx|{5EYsBF$VOD@@lB2eGKatpXT>bhpe%nr_6nHC z+^h5OFdyFU$;1^wdAT~Vi{aS=12iCYj$pdRa&%n?SahN-eK3|Rr%-I zQ|2B23n>FcvTH{+UZ)aeR(ij^{GCLbe>G*|bPh?D(C1ZG)nol&EF;!7-^KS#Pvm>z z5515e;TUo&UZBQ&FFo`;+PT00?astp&0H%dMwx2`b-2?D%KVc~dO1&Wn|v!&GHL>!Ya%QBGQvvAd=u}wr*Y1#im9>< z*F2o@rtJu#+JFQi5+nT14EsBv^>cR#yOsGSqzVB*FaZwqF6Vou^|}@QkT&KT0yPdg z(jsUclN?kI?i2njZeEB6qnl54?7)T3dJazF!g55Bw$-IJclL5Cyej4J-XSS52gT^K zo2W47Tpc1{{}BpL`UWo<{h zC*sYW?Kp6-b#sDx_+?VKJgX4064IaojYmiku(s}`8_$H{xl(tIjDUyTo-7U7Z{e$! zv#lh^%}^lmnq(a|Ldu;&6ZqTVHOS$wO-Dv;l*ln4vhZHog?Giu@5O6qQPkwZge8gJKbI2%>u@(tny*yjk(o(`Qsji^$Bz=G+{ z_{~ZNLSY#?+c1D53Q$wlJ!GyqhR*)pnKx7b{NN5hk2#Eh!^D5?_@6E#hJpt9|HZTz zzq<=RndsyY&gBTW~}OT0(G3!CZ=A zpcVsCmNCw=5?X??|6<*UJCjX}o_f`cgZ{`{?bC3*E^_qiMm(8!M7NKaB!7ttm0<1` z|L=?+`fbARsPGr^LRMz$-Jud2t?H;Lj78q%5XyuDn$ZfYZaO+6Of#QGtbmI8R{Z8E z*za$(ho)mZ32x!YjuF$9`6rga?({^>SmbRgd>o-e;NF$`UgSbWvZ(gc@5pg;3P?L= zo2~*TLi54(S&33l=A9cKQG-8n1t?UDzX4V=mZHTwMLx{Hx1}IA`FCXl{*D=f#fRlU zJM-5q7Loi1qJ)iCe3SHvUq7QyXA44yAZ&_7ytI@$4>Td32(d=3`;>>*2+IM46z&5G z(m8fA1Vkd9sO*TqBF`pl7S0#CjT+PiDpXE=6Wle!?*Rfv$Bl2&y#1VAF(A#qeV_enTItx%m0j2Y~q#$Q8^+BoI)}gu)LsgA})N2vFJd zfb}&JRGEecsg8Q$Pk`kyxC~%j`-tsoy2$~E)K*s3Tgf*I2M>Bv2si9;C9x1168^?n zj>92-{*~Y4!ghkZ1!;^xqzwGYp-S2`Bb{!p1~GVP1Y(rrp;)Y~P(chh8{q(Cy#MsQ z$c6air<+z&`&p5w5WPFaH)dp%D3Uc9U0PhkCnV!}jvS{&ws6gb?7$1515E z@Y%1Wbp5-8pM6>`|2*mB`poWGj%B&ZAqv3D@iw6y%*{p`#*;z`(Y6W=V*y=rA!H?cR**F3ZD!!@NHl&7yP!LLALUrXl+Cv*L0}a zE*J%p8P7_?^P#wB7RR54dV9m6!=$wHH||ZO`~IR z%#beUVcy1(BV1{+xr6nD1&R`oT0y%>G3d1~O4CQ0fPUlP``E4xB`omoUDBbI`UM#p zhpqr4vf1r6I3d`ZE%RiD93~9#0cUgoa*8F-Nm|-W2XtZh4#mq-G%efqbGQgW^Zs-Y zvk;x4WV<9ChsT;6|?u`UbU8>73NUwnE({A?^w#vO;X&9 zGDc0CC)!ZcyPT!AXXqwI-v(rm1HOcmKPi1zC#U(LQNmPvmiL+{0$>j$YF#O^Wp zT!%YQX55RBfPzl={g}8q6~87&mv(Tcy=2~dy&3KBn)hDmB=gX{(zU8Hc6Yf}^^o^k z)tbAj8sGNo+M9eYuB1t5{5v(UU5zyheEE4Zs_vB0W4?_1w@rClOcVfzD-O^&hEW;3 z?9wSPy^4W;#5VLviW2ObBUDQ&zy!`)V$-F#C!h6(VliwA-8lnxefI+cT%AyS$!q#b zF83#Q_~wmL4s^&U*+eYep&HOB&d-^?SJL?6@0rdl-4>c`KWXmBW!n$xQ=3;&T}#~( zt&JV(CM}K`ZE@JWqH&g*HDqW#W-o!AFh|gq)<>mEU)UZe0f+wbx{Ny19DhmU8@Tpm zNhHV!#lcVCG9l%KC}ivCYdTAKFw~*W4ULSUnh-7K~8V>y(xQJw! z{-Y#;I(tY0e;xCkwKQTxo9t4@9z2Q;g41@OUrIGRVi@g+RLU=<96C_x!aPSNeC0C+mKfHMh{D58^<;U;B9#H;-hKDhhcD-FP)jGl<)(6{P^K2 znMA-X{q2TMS2)rcC?9^g{B*kFaqam?_yj+{igclVKDxSoeRXyH`S@MG{Qh$NzcxL3 z=~F(!B9p49+nrwg<>)V`5nb%e5BKxYlRb@TvnMGZ$)3VwH=eJz;9wsN9}b; zq_-SNxIZ3Yv|}V(?Mp}6Tw(w`BGDHQcBQb7lp4R)>kX?opX(3%@d$l@=L`E>(4+A1 zM6V#>zM2r;M$ZTDkgg8+5vpLCjL2}uFnyY(zuo*9y=3nnl^HAbw7+R+km!TQk#IPb-|h znvlbv$t4XY-T}v4U|wBBm{@p|$_!#7m|@It zW&{(-MKP0^VZbjkml1{L!BtO0%F7430@sO`rloQ8p;ZA*YbSd3$RNpUc@(AX83A8M za2N<3Tih1i<{8@s@2|@U?((|+q1vVN{5+lq-p9UDpxEBVosgM6JPM=FtMQ7qI2!ij z8R73puLgJ>A3yKQ`-x}u;rVHFrRRrN!UI)Mbm^gZi~NBOZZ-Vg7TODxPg6+k9+ltE zDK(U*@%nkCm?6OP+9nOPKQF`Ek=`KS;bUY;pJ-C0htktcPl)9^Jh9W_VDwX`CCub` zy#)9EogN=Ag{JFgPMsn7as#)erV9+y&JBYezdb~Vy+O)G9#439v}7QSoloa7WJ+Sz{3+&&in5~B8!HORy*U<^ znb#DR6qX{(f?|n>Hi#rg$3Gp#l#wf*{fKObUGco$0hvPqzTF{A3-ld?)7oGP@?o2w znv1dvzLNY2@#$?i3Ua2+Pw`b<@KxlSPVoW6Hwu!VIBHAOV3yLO)gu)AjQ255d7|N& zzVN-U%TVw$4`CWd!8D%eR&OjS&M(((F4q-V^GeGKVm24$739Z2bp__~f*2`UH)H0^ zY13o#r|LEr6&C5H=+>_WN@=;S!d$kdprTxtlbAIpHOI8Xn4FrT^ZqR>C@Wzh6Acdu6>&+E}7!$Mj#0A+#K3SJMX%e4Yy53p@5&6Y4 zrX=X6#7>Dz(4{X}$^)H;Et42@pQg=aW~(W`$h@Ycw7jAyubhu5;A3Jaz=VF<3eA@P zEYqx?rk{+z3Gwvr%&C$;j*rQ(0JosTyt=r+1WZ(oyb3-h#gvtkYC=q&bt9PYcXI$# zST?R-P01G*t)^vAShR*uNryjK@|%Q>#l=%7%}vE-O2;H*E;40irDmrt$oW|;AVO+l z&Z4YTQ~DBPrUWpV<|m~BQ3|A_E{0K4}R|C791z{B{5uKCH})telKRUb2g_ zlhQJ>b4(dIX{lMAQH%@xNIptPm2H|IZ<;@&9Wg5>*_&BLMtX8uqH%$#boJT-Nf*A{ zvQx8+iRq@q>}3m*(>gMioil%GoDdIMCR6hKY-2W*mywNNM>B5^F3L8VmdrOLEifg` zH^rd{{Nh09j?_`Urum6EX`o4I`-r6*=cSsGA$aOih|mu2=wGzhn4OVjTC^a0Q6|+< zY6|cqB_}O1rl**4jPp~oa}wu6|Gs8FK6XmNR3P~aCn?>ldcWwI#*Uo%py`=8#^iaa zSzYu-O}LHS`8i3Zo&{czlbV&a2xJy?)TdWE(D3C0y?CRuP%{#fbBq}aObZvKE=o0J z8<*oxrtxP~i%@rY|!|#o3-aRbXfS zvQpDi6SGs>h4dLfY@BUQCt!O3oPm#aqCQ&^yn^{ST9n;EpFUVl)`B@5bt4r&ElSYx zRh)K{gQaxHB0V+LTfzLQfSzatL`|VGn$i-}J78xT+bf(eLE?hM^o%(^+5JSMN+8kk z7r!YbH9c_|j4F9v_Rpvh`A~)Q#OzM>#9ur>@fmZQ;+8{kh5QtqWS_cjj7A5m(oMlM zp?G6{LAfbDws2-)Vcd*Zy?%B6^w^n&QwwIA^WtXY7sSU-n_3tKl2a5S+m_kJPi))bT!pcCjHGUj^yLo6>S+k}Ba-;(IO!+^f2 zdhz>e_};H_5inYqK|- zy1#|jy#Ufk{id^~!+afvq*$yl-DXO<^3Au8EfCXL@``RdL0$evbFnGUQe?gTqNZvs^`qD8rHSioxE&~OE-(BEG>n=7!u{_lZ<6!dQ<9ig-kJ(Pz(0tibE2E; zg}v=dCsMtP^ZdiKesu3%!gM{vR9bE_=bNn+<_fHI_s%GtEBB3|E8bj$W%&}U!xx(K z`lzdvWS0a|@P@PT62a2T&8O6v%kr>f&|6XU#ICNqtdCBlx0E`wwU2(d*VKKth{Ip6dZUe27f{LO(8t8th zNur~(TKgEN-54#MwY1n=R$ksm*VHS~TNUtj2-ZfU4}tOuii(%4Hv!+yWiyf9XuA%l5T!KCM0`Hzk_hj1Rb*uCHL@6})(1vy( z0~}ql#k`SqG6x-r;Ysw0+1Xp0jfrBD=`l8nr zziar0)AzPU($=z+dlxOeEXI_XOXz+}pIJ%!Y@O5mlyr2~Vsi!Exwof*Ttc2ONU>&ocY|#{6&D~foH!6UyuKI^L{o}5ptjD2zSJ5R@uOv5|s-LoynCTuP z7DHlSj=rVTKIP~xQ75zfX=wG|I=f}?7Bu27Xk+H4>88TGLQ{Y0ZZAxr?OUBx)MeM8 zZPMAn4EmsvUR2(9bJquroPOD3e~9SH^U8{>w=PwYbvoU)F6m(CDbL?hvc6zF zj+NY;L3`~*SF&k+T0yZDTlU?KsycA95hql7=-<0y_1??3cWn|$T|Wuq08HQ3K#$2( z^gDYASxVBq^u?uR=FR3F+GSs)j=EAC(<_a3G~If04@&^oQPf#2J!ssI+S_o6_7N4u zJq$2>k-DPwR(f2bhvIL;D(Qjc4hT{c*=K&ecfo#gek|Jebg$OyFne5B@niOh(Cf6s zPo-^)?mZHO9pT>jyB^=a+UMI$?ml^2gVaYfmS)Y?m|lCfHd38%I|XhelU^%V4|)08 znqHUr+mljN$E+_Xx5V_g+|>iJx0k-Tq`mc@J!N-ea6P!^=PHIIB`nmQ{)Ya}UGCe({4d!dNUeWtNpG-sm6|8KgRq75J2{-Lt!78De%v8*mFGv%4{EIpj* zxN%;y(-PyRO{Y2BE{dGQKAD#?z-p53!>`-ajC7|aUrzYK>!-}5yw{Wex2aJ4ndp8BQ|(y#Z5jO} zm7?36aIU9^V*&54tfiW zfX0HeA~z3%c6!(!6y&PCWh5I{&Gw9$3B(&wrlWM8DTxZ|d#4p*9|L z1=y>L>F%?*w%zQKP309merVu}>~(dKCdaq_oy5TYK-aL&hi5Xcri+7l*B!$4Z<%#U zc-_td1^73hyx%uohu=B6bI8iPBCp`9eXKHAStce|y1Vs}aG{ouKSFgHWMPxHF3#BY_Z_Ymccsl(4q z+lR@vIXW+$UM!+-srzO{x&)&)UOU{C(N8q*#Tqw+j2h5o<)Vvh9k}q_+p%Ox=N0+> zBt*>~GF^pgS>`%AiXM>mubH?Wk`F={u9{kK3zmo42- z&~u&Zw&bBvuQ)pT*=gtD-;FUNrT5pq_M1L#gdaaIH)ioSSCsx#I(kWmbU(+9aN0Gs zPP)S3=J?jlPhNEMDRsVv&enNxtk1G*lK{E5)6gwR6mADEx*Kj(df*4g@QSS1cQJRF zF5Rqr9q7?BnPuj(qAph&+*Zo8!MZK_?3VBArWXC@z2_@0Zjy#>P02>wCbS+`Dcz*N z-JON%lNo$4e*KP1zfVJhj5j)SaZ6?B)rs#|p{dl`<@o;%7EMPw{&B;tD5yJn-5&7lKcAVEddy_ZtQYIycZ31O{ZI9#bqG4>#w5A*L3}&L6_NzDsG^KZ_mCh zsV*mdaewWmyX1LYK5xD;#?eWYtiz|~*KMTTAQ^hPo?cp4*yTJ%FJ$~Za=!6=<454vYm?mO2nH_sf(XF zHNNw=k^Rz}KWCbLdgqm<8%-ZSHQ|={pQ)dD3+a9Lk@bJ#A>DfE?Ru}fYoS}wy$P<{ zJnRFvzkO;ub>FnSe-rs`lS$oD-@5EM?JY4a<=(#uz;zt-dtTpD%9|D4mvKklZ|0&@ z=?FX4lcihmPy)9?qisQbV+p+klzx+vucP1Rc)u+DX{qZ9N;XB~4p7`Z>KiKjtgpNM zsO-M`M5XIP^9wM7%P%O&qy2C1*8=+0)@@z#u3KE+Sa$7YdcIv2`(nlae>o_Zt}~1& z{r}5FDeh3%=xWcvJ+evZ#i>91sgFnLOhX#^IXr$;!KM0qM`x&R) zjP=1mjdTD0IJ)f{12kSY_dd~V_Rh(xp=c(pA`#8^j&Wran=Q+T6p5r`+IM1s-SS9D# z1+c<%g!LpSB|Ppqg=eM0vtQv!r%xh%?#Hw1h3D}+cQt}*D&Rgb(Put=cH!Ci{B!iV zI-F}N}Q4VNioxw0f#I{v21UO=Hg zj=zt~I_f=z)wAQ-L2M*j$riJ#*#+!U_85xxH|%b9AIoyzp>Q4SXKWf5&rRfppnxAi zepcjM$aSRCNBKbm@uM{4Cn?6{nKNc2Butw&eOlE64?J-Hp%-3w0Y&94M%+c6lx&!N z#~rgf#(9fzWfq=!bMSPG^On)tJd-JZNp@CN_Vsc1ZYU|)U|zLy<*F`mD8Ieiw{6>A zYFV?!(lrhm(2drRF&u zNZMZsEoM=DLIV?d4at}ECn<_3Wp{ypj`@&L1@eUcIFAgix*81__2UQfh*pcXl1Do? z+3VM%i%d);Bp$!vVl>h?hRMt%Wb9amS-KS6m4RV)?}kot8D`HO^dI>Qvv)5Iv+TnU z(=f|E@(6y?)55ZkK8h}|m}P(YOLV(dmVN$tbY+_0L75~lp9G8{sxd@~pXeAu6oZL8jL3%&Ss0Ox zC$eFLlM_xwxQT@22n!AHQ5rIYumOafMA)AZ_AbJ(gc(ej2*S)F%t*qFCd{LR`43_4 zVwgu6=C2GhkYzGhW*f`=FU$OujsftWvPgac7H9xnx5!8nz^a^+YLqrxv$sW8qVT(itAzp8L4yM_mHTGkf6Z8-^N!$(o2 zj(U0OF!^6eW#Hp96AZzgp)P$;nh{|dQVsVHQ9KO?pBo92Vf2Iz45ZO%7!WgX$4>RS z3*-`-LNy955L8FC)FYAlb{xDMqxdL}Cld$2^C}X%DCFN0cv7hZnf>uVk#WI1;YoP- z@WMb0oaG!(MrboVp1a^39sB_u6Al@xK}~x-;hjJ^hHuJ$#gU_jKJtWeGQ)PLiIbg1 zE$5iY@lM7|0>c455cVP9Pp{y~(X%{>_&ZP1@mAtJg7+fcNWe4k?!rr- z%_}%EXDvrI4@4!w6YF!2n>Z3s%#j8&M;>0ykvs6i@vG{UDM#Mih?XG;_uXI{p<9w`HAyO=RZCF z}x?p66kWrHH%Z&FjzRn2FoSL~Tb6e)~nSaduPiEM{goP^? zRxW&Y;YSNEEey_@l9icNmi3FQH?#hhC1wrHo{_yIdvi84pq!u~PiDWBeJ1;Ac34hq zPG(L?&fc7ta(5EI>Tl%-9-!7Fc z8@?=dS=zF@msKp=v+Urqx0n5S*;mWl%LXhTvpiw>g5`P3ZOb2CesK9)%m1|ei{)3B zt5!s=h+UDoV%dt~6_qRYtvIye-4%aX@zshSSEyEwSUF{7;>w(rYgTSuxp(DnSK3$p z-^#zOytuMyW$>y|tMsdqR^_ZJShac8L#uwZ>XlW;SN&zx7pq*Wn7i9;%gPiG+77T< zsTTMRFPDOWx<4N|QeMp!bfUogOsM0uAH> zT$kAn-rhybc+8C}F&6T(kqfaGft){EJ<_9Ex5b|W{*@i=VJe1(;`@^wM8K4s;1W*Cl+YOZe6HFf`zf)_CcB+zyripL7X3x`a=637_o} zeyNKZx4+%lI$W48GswxW#`6fH#cc~a5$;&pUM}1JHY2}|>HXH|r`Oe5gHdes@yE}T z)C>*$Fi``u^&7Rn68K9;sw*^^FCCrbf6*cQF~Ts8ws>mv?{&zA8a++w&z2fJ28V57 zYV;lByBc*@qdzChm41ZJPwyhEiT$9RURNWh)=PgT&Cfrr6saBf{Q(;IZW6`=osF)m z5q7N zzzQY<=(?B%FI~B$E0%PnlCDtFmC0RrhiO9yhb->bhv1j#0?3Hi5DY_AWJDZw6(j~O z{Y|})XgXvWKs2c#_ys%#8Hw;1K(;LL;ynpEl){TT@6hHB(Bpvr=zG-k6=aE&UO~3O zrRjeLy1|srBpN1UCtNx*c^2`JaL-Ki^0fqbaw&$8anf4x`4|ndofaZ3UjY*%J$Xzp zU~nhH<={^8g(t$L!&a@&jrPJ-W8v1;zFUidE8pgoM|xuwqo@mVs&IJJUT*}vv^H>z z))k~7S%uBbcV@M;OuVzTb;v}IhaE!5cPztv_8rT9^clw;{zxW6z70U7eEr+!e(Q5D z`P_>>_p;YjdDA0H;5b z+L^SM=HGgVV=4)8bcv(pu@dT`aewR*M`_RX#eLXKT#7G_w!)N`j*mYM#TSp#qQx5v zmrlgvXghF5uYqc)jZFoZma^XKstFnggNr90xm{$H`2BH?i3kShG51*wW6@kSFoAaF z$4X|U7>lTI9#N0hV5uSPL-TsE@))^`2eEKHz0FTVvnctI@+-tM&319!vEvtAzojSx zo}=pnj#v#^9Cg$oF}vj@F#wsVU#CgWfD6}ut{oEZf0tv1yaSL$*em|MQC-Um8^!Xb zd!=lKe1eE)#J4;VwYe6ReWSRx=~;0eQVjnmBJ5&dv&Qyow~TC0Vop6P>fe7>{NOz( z;3^_xYfn7NM052uZbAK=IH&eGaS0ldU=@d!&&9TQ>8sT=_$GAcS>={BSmyvE5}q(QDl!v*!uxyTyxyKaQvd$uvUD}OXLv1yWDz)s{BmL zLGiI#iXD7Z!cOz>0+lJa4#DFW-N~#gj+WBL2=W5!x~GvDyI1@JmHM;%J_Y2>+UD*HCE@cnJ#&)=s~MlMCP%zB^r+_k&KMa?V3fp`n>zWy$a zj<6z{J)#$FO|W7?FIrpmVwRLrzY9?T^G4XF+V?dMR|~Prqg7|K#qZyvp~11Eq8Wr5 z-pdy2p=Db8ky#CrXtw$V%oa}}`tQ)diFgfx_y45wP=5?8EqMLBHBG!Mu@Qe7pgG@% zGgV1ky$ThP*wx2X{6_I5H$xg7h++37vGq(8lg3*2ia|#Y8|d${2N)Gf&@A_3;@Dj4K5QT5lCrPo`k7@wEq4cDsa`0MNx;hCj54 z@Rm(aiQh?d)oB2K>{h8cSEjp6i^OL*%X+UY$xiYL!Nj(F_u(P1)5<7rSW6xTFI)H;jm z*m7}WZMj$>S!-ksqU80oky6*@-nUqkA0=e57<`m=qiBylMl{i?93)!ds7m_yeZ%mh z?*|NTthdgg*-4gg9w__V|3i2%xeKm^W6qR{>9wU|4$N$9Gon=vMxi*f&wYq+u1DN; zKd)1Aj(zTZq*S~QX!lXHNJR*#ai3KmI&2m7&5c!6NwR-J1FdK9HqSe4S)}g|z6PKb&sw)BJ1;W;qiMQ+#eo{#)&I7ty zeDd0B?qD=_DU=TvKr+|D#(eRAfWf;Fj27YqnJckLAxyT9FZRzVHYlQ ziq&FmEjy2GNMcuu>uVpm8*A-Ma1GE&Ro#zEdCGq9Q7MxH$V95NbqJy!8{@!K|>@!G(aUSZOR%8;6$EZO)(#C zVYPF`aqrQ+<3lqsOxnf7Bij0=Ojs!fx`)nx!hM!Wcwtf6 zwV=`;=kPL7mo8K?8e$#Eljo-K*S z(lEg)rZznMfJ>H^i$9_lK{sNbv*Yg%OJLe4dN``-%jRjGiq!2vW{ zIgdoqb;4(7X^1<@uovyQ!Nn2v@vO+ei9ddBK&zxaPS?U=pn9Z8yqAquIXJXuTI3lwso&0Ezc-o`3?{{Od$~o3T;Rlj_s9zuX?O`sa;S^eK+apOzhr-I$ z#6o^oGRs$pxo81ecVY~Tu8uC{|65{p&?jI+mqs*{K2yPU4q)gj%iZ}<2(+aJqS&{b!f^V(N z5s<*6Xez|V-?PriT^~Z`MN@P6nAwN;m`koXGNIai5(BeoXqt|=)5sC`Ts69G^c6ft zV@<88WLo81#}Ri_C@&8TljoggP?rdt!2_uXE+i` zrcf$A;HkOxO^@-iOQz#pfCg41XrWRhdh1ijoa5#~*F|#^(dIf{L_e(uwyd7wRlA!R>${?Dp&*+)91v(=-_J0iP|p&W zAGcfoe2Fj%(WH)R1+tp#58TQ;m5`DZ84z0`j*wugt-#xmkn;P(kJG`Cw#H_-tmH>J z7*|u%?+!njHrB3y*~li#9pjyHt6q3U{NAH+65IVrqa5Qd6DHKfsZuW!`A|n?>R<;( zDFK6=uZxk5E<3}wr&Ty<{@cMUBMPG&ME`L}y&?6pW2=rCRW*s63C(ZP$|l2#)Qg9aYG zQ$sw@h)X>t3B1UDQHkLPfBa(eZxbvAIg3mViVbMVe!Rdj6E6qTHYCuwD(xY0x<@7$ zFdeE8m!dPO5Er#90d$myX#eA&9Ymx$gd)p?J>o0PFz5PQ3+=os#FXPSTCGJi3d})V z|2Rrq&!7$en2iSvmTe;AD}{kVyzr{1ZCYw4<4l)TB*4LF2RhW+!H%O>LI)b^Bb>~* z?=QS4zT3227|cH_etS(J1Ug?6?`hsHgd_Yl!W?w-3gTxAR0HE35iZxjFWim;cx&)h zegO^az6&j(qk5zR4G|FpMmwZF+#X_oMf}Q>A=Co)qIjzD9iJO-PpES49BKcxJBYk0 zGH$}_t+3(Wk}205uZeq_6~c?+hmDGBM3h|NHSwWlA^Gj3e}DR-c&zbdiOP}2m*9Hy zsPVie+L~V!pJ{weESB8a_SeMHW`7>9h=27knkpE?pDqwmiE%2yuIjgF^nS#S>CsgyHk4u~&#UKHLp(j zJP<`XK)i!yBTy^R_+ikX1&Y=-FrqS z0-v!`ytSKvM=dyC{JEP>jTy~r7-iC_G4+|6`1J$kq6r4+FiVwTXL49>(A+Q!bpz)O zx9mt(3Bz**aUABhRP>CiuWqOi!{2eC^d>_pJ>Gb{33xfC;v6!ggOS(8I?QVgJYk4cux}63DMHL zB^4o+{s6laQK*fHN9HSpU?JM(;T2aRl}t2SpCA;8-!=WOG0>9aB3XgCuN#lqnaOuL z*vWGp+~h@Q1MhaoCl}ZM5*#yHi$gE06{ofkZ6186E{V^HDaR(-n27`GJ=$PLfbE36 z?guVZ6|Ja8vyUF_g{Hd09`RkzI`L19HhZa9)KrrcR9`B-dd*;`=}X0zk3J3~sU*a5 z>4KN$x(fj|5*_D=wlUGVdM~|659*qjV05Y420~q0qpl zWDNm3gB{yYQD|h{;rk?#!4k;;N>Z)T%Ik?nB?&=X`geeb!TzXtaB?PS_@{^MNzB=y!T=#F z^5kLp#BWb&Ef}kk2RGEBXak#(>0C%kOY`O zpn(l3v?V0ZiSictl}JP=p)_3+qoK-+X(E!F+n5Ud@C7MpILBj2Ha_RhA&F_=OMl{r z%Ftcz#p);ATJ%(QSlK_{j>qqiK$n?BM4CKfinE}m%& zkBY^L%Cll(v$Kl4VSea}-9Vmme}q}G15@6|S`Jn*;~pXbBTL2qHf3DSBp@J2GL(U7MWRPIicE{841SWD&@+<_~OSw2xhmkD)yYknl90rdyP1?~j< zfV4075=)KSN|a9LPBoSxK4>)911a=T)$oIRtCD{BOeI{o;N1J43uzGT6NuLQomafm zdY+tLLYvCdOr=CUNO+(|COig{lfBGc$s`-ZJDQ@UE@UhQ=TRpo%=He>voQ8&#_Ti< zPl|AinTwD*>fRFu22&m0$Y{qq22TvMOm;+Ftz_wH`RX~?J>MYS(>P)-V@Zn(%?%w{ zS*6O2fPCaJgN3O+a1Z-ZsaW1zB(R4{u|%uV@70E#9EkehSD2zkeVh_y9Z4Yi_X|lb z1AF>H6#mvOf)Ew zPoHo*_{Wvx3>p25Qt9|A`EjMZo|`+!R-Hsnl3E7MlJ)px3NAb^n(mb#*dT-KT6j>4ckD^fA>;^!`E;E_YHk7uMUJ_rz_g|_E%V_gwJ=dVg} zxLFJVDqsb#qIOvWs9ddV8q&mE@?`9+@o30nil>bBM&mr&A1!PHH)xRMapmYU!9|0d zKN^EA8p}hLBM$Quj&vt>?zt25+ zA=>Le4E1BkXCueS8}29JZZ)5k8d0x!D%yV17*K@q3}cLxI~~RVh-qM$AD`SHgP1jL zCBHmXR*&`;*Sr*BvHM2(TF0{%w)0<%FBzE2|E=K{rDadi7H={$#LWa9Y9P$PD~w8!a`Xx_aQC@K z?ZnAAJ^YRf&_MQF4WWWiCX=?#O=asZ9wyb_T%aVkMSgXG>@PzXlk&k(Z>RD<=?5%F zYhSc|V>`+`J)blvLYePlL$yM=sBD!tJg8z~Wm zdjiYZdzgs<*jx$WcUOLJ&)jnM-reOj?oje^WrWQT8DZ7K%$6?&ao3w)xSe07Y$4ZT}6%)y7ee;IASVv+;4E&VOQkS>7b0`vnW;p)Y8t928c3N0P$vZgN;Y zS3hJ!pe<`upp`20H*OZQ?MtVqDZ7~0kqNcSN`Z{sUh|lsRcmuey(Nvg9fsgEw%(EI%f!zg<$8S*mI%2O_BdSETnD6D#_VXlv1oC386=mVov72u?xBG za^F$;<+@?Dl@`WkjAX1|uFH)~yd1=QnMd;|7gu}OUmd-|4rChwm;lVGxPc1%l@C8pkJXWxIf8xinn+n1Z5%Aw$NU`PJ{KPgUR(E zI@J0SG>|eM`vn7Rn??<=8sb(&et!5R+n%J0Qjssc7dg;Xn5K;F0!Gt{V;0QTRbxkz zaf6)@ja1h1wi+x1?a&6*Z?%27PSwP^m?XJF5oL}{!=lN5t|i#1ct^25@XaX?tqKob zJbVqc>MxALOFQ{-H>rH6CMQxU48|bul8~4>tR4#@WUesKDM$6aW94J+&^qpNFc+3H zW~K37?lQxT$st!5Qg^r}>DyCrf<{OaW;!EICJS?g1WeryHxqs?=E>0!VJjEhJJsM# z7i1WdLv1=yFr;2N6^K-$oI%1|XyC2|8Y1m@y(aE&o+`**P88(S8eGp`BYe6bd+q&s zD(9?~(JKQD!*inWH%cN@lXUe|tuaopK+ql60%%LRlVg6x{%QnO+7G7f!r?SBeul8i zf(2+Yb|iM|PND{)^qPPB6n2}S${?k7h(mSmz!jFrwS_0YxJX>V!2<@UNw`+w7>tp} z5bYg~(b{G8jFaVIn>=x<`5jp1);fQkw#z~bBGRd`)!I=QJoD7cc z)W4n^?Ih#AaI1C5l2whbByl?`A7P8iT6`|tnS)Xs3*N;|CEke{loKeKLHlFTuniMz@tCtg0k z!E4O#CjDD7@P%WEc{CP<25Se^YhbV*EMpojt5k`X0|NsP zKSZnW!M|%&K$L)hq3Fq?hZ{%DKdek)Vm<+F7PM8MJ0|S}w8v2GJ!DWSoTEF0DW@Ty zkzY-^97v)rs~9GEkR$4{f=s#`z^Iag9U)HgtH8@aM0J^^`-b|3=nIl%^+OB+04kEP zYQ;Z#!NWg{@(P@dqt)z~)+h@NBq6{dP=LSzCJiAv?NcsjiejPHzg=Rp%58?j-qFfQ zh2nH8|A+J5R_Q}JhZs2kwzR=MH*!Z((7Dw%)xveX^FIo=Nt9tPqsyR z4%gToOgew++=T>T?|F`Sfjuwr=*|f7m3>B2Wz*#}v@*(C!KXlIU{V%6-ejp%FkpG? z1v!>+{?WQqAdjh%%N(zb%t3c{5v7}%nsv@%^Jr7*Klj$b@iWopS7B6hhgu%3ua8DM zU6nNX+|yW3uf}%m7w+_(K~7D?JlpPVVTO6u=!l1Gp#~MI8EuXmkL#0A_hWvWcWhFBPeF~GTgk6(gDK7^p11_@!)E&^k_-w2d z^Dlqn;SZtP`wgqWX?j{`{Cb;n7&>DPradI=_UjD_Ge`>i#WxBlEZwKD5-4o0Phm%s z=0IUXw6p7f;Zv9n3d@ufridQzQ&?07g=u&6PhkvSZJ_;4lL*f@px-m%4 zST4Om?$O&>EsJGd?7cWyEPyfNv(p@Ij#M`?%>JaG{o^q~CA;(VGK@Vu;%{1%f=4?Q zJ2g`sUdW18k9LxS88b`phL<&Yv|}7!xMkbPSk;wqRfe$CJ(j0&)pI=BNJlMpag-;w z*xVN49O$HNTIE)oJwNjNVcFzMrzE%p!&kwMk+4;0Aaaq0j5^<{y@qwH;paP|eD9zG zm4BhuPhq3Hm7a`K3RM`Uja{I0CZVC{!SxQ0JelU;vh6|-sTD>-Lt`f+!RR#go2Xt& z=FF?&o~B`GWDAbxIq0&XM?CfpT@RR*4m9s}zxS_;(vcBugXm&1 zU7w|+B#ycB2ohS~93aSrZ~+<^x>!TrNE-a9Y*Mhp6Q$Ph*lqanS{!yLWmkd;U1=;A zpM6Jbm9i^~f|fXsxYO0n zwF8E~4oXvmgGH(J7qntQg9!s2J*duaV|SS4syh!TQg3EL@zmf9M{2V3nPU@lu04 z;6Q^MYfw}O>f`gBMTp_ITRyd)*z+ev#F-O6FdQ>UfwqN;fQdrP^Y#C}uyfBZl4PIm zQL5^xPku_{QZpxZ?yzhxs-AP8=)|5xDa?cI-#4cTmDmN~n0?ITu~OrcEF)FIP+_DH z;>ax`+8{@{801z6&ONk6%PopVs^>hMlh7V{C*c#4v1UUacC(pdEL>EPU=a4tVT9bG ziNMQkF&BMYWS2NTC~+L>5PaXK%Dx zilQWCD_gV@f6K(*zyEjld36;VbOr-*XPm_lS<{d+u<4ZMDpCL5eV#mf!2%6%%QZyG zcs5ARlmtIW1@~nzdn_gYppU#)x1Zt+(UDl5sMOQQQk=S?ry#Ij^Wk{ftgXYOl3-xZ zU^Dky6o%TcPE3E#dm5;Ubpi+DC{rr3991V19^Ct;JDn$M_XwZ-uw6AoAZX6xj9<7v zIS^2_N0H$=$poDK3@2Nr*1oG;F;LUQ{qTA6uayA~8u}C~e;kA1L;#B;fT>dDaQ)VF zd9V4d(>8HSliL0+_6kQjjw;BRP3qCc6YiSFzuYrw?uj3^GYeNfVu&;j$Q=OM zfF_koHB*&~wZ5e0dVVcsD_B3o_>B06MkP#xXizvjzcyI^jQCZfW-S&nGOKdI8i}y; z2-PKS&)wyoP+e3^Q>F=_DMk73T!>y5tp5fzoqjP%&x?@iSW<^wBh|yP#P$eXBTP6y z!MjGN5}5JT?q|uH?jXZUTMYpuN)TJH-5TI9R2{&&piG#!RU_zy`Jx5GDB2P)j?j7+ zp@}Ap-zHwW)+(NK$77p-ZU|1r7SL29Jw`Xxc;ZqZ*^7bW260Ve1h!q&hKIx_-e>q_ z;uDQ%B%3{rD>V2DfN1pM53Mwsac#iS9Q|4!{lKV2nqXcpHn%c@N*`sZbF=(v{8jK# z4<&7<2~;?zaxao>{Uwsz`6js%AR~0mq?)Zhjc%XduM%f8j$pI(HMfck#&ohue63Y; zPk>_R>2U4fQv;2GQ2`^Jk)`67kU7}l#Gp{$TrGxPLlNi&m9Ac>I0nBIW3AIg%I;*ecxdyg0cr0p~$}(IOY_ zf>e8(R`1d5(F&>J<`(A`y&W3(&nm1DIR}l;aE6SZ?+h3}&&hAS-@OJI zsDQn(r9|A-I2ikId=))K)SRdnFC2%97C8MhJ{+OjF|UXpw-_M#E8-hCJEk@S8r2{X zReMA#aJ7LJ`13eLrQX4ltN+2a4~9p1_cItKK?9fX##%9132?YHVp3Yv zwkB9Mh~wQ!XrR4~^S$Ekclj#XnhpX-kH7||?`X?RvQybmq4FV4V--y;di$&n312?u zO~@kQMkLHRf`nwu$x+P{`BSp!QKwi-qGdM@4+Yv!)DoxN&TLJ(=P|6AB<|jB-@bc; z-Qga>JKV$7UYuCqXzbg!RnvChYZLCE!0C757&InApp_?IHW_>K!jO6ONEPrf;s2mI zj9s^3mcu_bndo-~A&$d8ZZ(C{zom+L=0|Kcx)Ml4E)G!Zt#hbfrKh2-2+=PPC`2tm zny~&sr2d0rUS;x;4|I*AP$5FA_)<%TOBq1N>(Q3&Zh18{^&r1xkVed4wW_n+$<C5DJE^UGW-Bw1{Zwm7-0<%UQ!HP&>vp;}@LLk>jCPoVMR~p=?rBM|4R>Cio4aKY zHW%pJH^Lrm8Oo<^ICX)Z6q$u>mw%q*kt;Od%+-)bT39CyzS%OC4HF#WH4!h{izwSFMmq<1gC=a9W(jy`o^04h|wrhq$p2 zmvxN58sLAyE-jxyoiODR=94WR?VmC7W_dSa&7cz|!B4h$mGA+S;6@Q`rb?(LmQ6k- zB$PFL!}6ECim3h?vo$w!cuL2@+tI9?z|e2c|F&8~*4K~OLPcjMDbF6Taa!4_ytWeb z>T=SBx=|k-cG{*`6qw&BvDB4^ZI>~2W|GFiPKtBPcAiqQjt3y{kPBHVe2nG@5)@i0 za*#s-kw0v1)y{&*3daPj&>kEqT)(?*bRq zb?uMubLI&QFep(})H4VOD9nIF(HJui7-nFA5%8Hb3<5eB9wVT^#wKVq(Y#6$(`uTw zCfD?r^tO!{(;HiDN%}Iqx$O{5o3!?J(wo*))88E*$r-@N|GUo2ASfU{^7;MIGv}PO z*Is+=wfEW2wbuR|*oc9&DSc&V;Zy<2l_635P^u4U?uGV3&jMRSJ7$SeZTQ_ks1E)o zM6ieZo}T)~Ck{{p_g{fDO!pO#Ku?Vhn;dAIpA2v=UwflfjZIiux0Odvm^?W#F)`gP zY*u@oM5nG4fWs#FB44Fh@#0Hyp{K_$X+lpYFR4OLl>@wQ0`L_qaxY7d^a|Fe!EEFn z(`K&A>UjmW3I;LIr#av`s?IY&-K!VXwR90|3Ncx>I>mPeVqhDf?uxdtox)ZdhB>kx zUyBR_9-);9u2vdjK7`Q#&3|{|+K%f%T%>G8)^L?*?6GvsZ3jha){$pU@qqDx(#_hI z=QeboH*xW>XyH_UfCS#H)v*n-bcHt^ibrvRQ~G2l2z{sInJ|E|bH4lR5!3%&Rd)J# zL!^6PmaI>6{&@@Q)A+TPx+1kp>n=OJLssUG<+wiCS>ZHvab1u4Ii41l(yU(>KkJ>{ zMfbn;{`#QIN4>(=#ozV*V*|3W;T`09?$m557jURx5AeEpYu6cXEdPN4jChWIUHomY zZ^I|;`y_N4KxCMKPW@ktxU;vY=)C}oi|;aBfX;&tgMIF8yi;%3BAFbNx+U7wVzr2E zy(VbY9uMq>-XaHmM}Dr-8{tcW1b$NozhoS*^qKuKUgk^k^Dr>$;FB(Rw9#Gcvku`G zFl3;Sj2dKCLT!2OL5T^2BM%*Lm1w;vK=}p3Kqxl|Zb5n?CMfJU%#`x~6ykZdjc;Gw z#br#!dN66O9T|X>SY_8&#C3fUJ{^|D2gHLR&8zoLeMNkZV1Cn5Ma=?%O+y+fndVgG8d$dKY>!W9r==pghwxd~kv{%9{ zRNMKlMzudbHPX`}R!BGoF$ z?GitMrI+@o#zkna&}#Y7bvkAQy8jKGLszVGn-iWl^Y5wi1(*Nm!T$4SW&Lr2;8F-( z{eE$3k<+ctce*%1X`Sd+_OT1IFbJ8LkoeWVPnq6gOpHrAk1cB`-^&so%I&)6@h710 zbnnBQuXgG^4;vHJX=jf|p|Fgqo)eMyq7%9zZ2Zp1e7-}C>JgXEdHndgPs|dS?Guij z0E;x{eDIBx_hCJB{+BEgDr17RLwxL# z;C6|%y%LmDr^}8D{s40ue9+J+Zmd+WJTQ=&>Vh-9m9I#=k|IeLhRHmJ zg})E9Vw|cW8@Z!u#x_S>)2ZgRxOg>6uO^;EP#Od0_e;rwX8T-H2 z!dM$uPmPkjh-MKACKo|k`vwhYyR*AseZ@Z&u`@P<^G3;I->0?W*XwnxI4=2a_p}EN zovDbGd1J9pv`a33pSd3vGw|7HkIup+&2Xh+Sd86nP>gU0x(M4h#VME6m;+cK{B>d> z3=f|WHwP5<$6?V$?e(z_F$hO#zJlx1$7n*lr5(|!T$IoV-5q#?b*pI=+H+K%)PY6H zUE-wP_!1eDd);pK0JPBg+kD}Ii0X;4N9>GH#J$htu_pw#M|=`idhcGeb-CS|SwZZ{ zps`N;N*@jJ9)sQ*37E0{;GA**RWCo1kAne1_dhjpXfPmwAFaopQBj}77E6jP(OToI z6|;&h3Mk{8tp5ie`TnzkZ@J`IO7Abv|5C1=%lEtHv)p}6A#;qc?)Z=fd1LxvA>HG=MU>0J%M9FvO5Xt4NnJl8V`YZIP!V^_gkWlx%$OxGMDcae3)V(BQ&?G`gG zp~r6D5y)lKzAj2#K&F1|OgAZIV1|w@=q7=Y8M`4_U@&W7hYaxOgy%ezNCNHxu67Rz z&UOzXQ{{**X%w^jI}WBl(I`IA|Iyn z3G8ps!9xL=izrVT&9KclxjQf)wjBx#V(t}Vux7!$FC&G0k6%FFv*!Owv?n;Yq;1BJ z9+#gnGNQ?JrtPt|tQ4ZXrz-}OM<@9SCd-#e1{t4;T1r~sg7lqz%sKLc!f=b_y)2bW zS=n_LDy|ZG+b=*VfqwNDw+HTadX5TKx1@8}3wA$x`~}h1zYnGS31+ffE#gpd3aTSemUJzdkjRu&%55@+QmPi3Fh*;H;7Q7JAzj7@P>e zi=;$(5%o%qj&NThHbrpl$EB>pN*u2JXbI&AgJ${`M9H=rLVB0Sxb1kSv7#Ijc)kg{ z=b83SEQ&?M-X%7#7!t zxHAyfJ{b3BUu2==SBqyaQR-btov3_Ad=l0E1ahd6a`;=$wun0P)#z6FjC*?II+k2^ z;kS&d?G79;*%Q?;t9lETwLJHhOJ3^@$jhDf*xAMHWv3y5=bClwVNKL#RiEbbZ?W$h zmssAgJk?&dS&4Ug%d*HphOPO9dzPP<{lXR1{%y6Q*4prG)xToUZfG=p3h`%_xY@56 z7g!2w<+bM1vWb=p9W~v7gq(NUA6Lt23mP6*{W(U{C%ed}rkvI&zGKX?SS3s@4mzya z-GRgjSn-YP4hR!CU3VaPf*&QF5OW9BjcsB?|A4q>U^c#jtsA(lR0-mf5R^)d9442q zotw^aE*b`Yhsy!n^MK8?MYmPvqbIdR*edL@!+P+=&AKjmn&JZ{?AyTm)M@Pa z%NsOBT6gz(g-J+{=y?(L>dGFq-FTq`a{{%?>9)B%M;}0KWT=U9s3McUk0W>w+A!by zF8I9LR(7Fd1A|K!&b7+6+P=*lS+i~ZV>K&_-*!)Rtt{s2r@B@Yo2B1v_+4K7w)D%d zpXxHNk91Yqjc&E85*F0Dpar#Cx=WJy6PLP}B%y%4!r6cWlCn6M|1Kuf*ll@vP**v> zgDZ-I?FI9#AqhOb0iN09Jsq%?GbS3%zBNm1P6MII3~y@%znZJA;Sj#nuad%DH9t)J zw_3LDPV=4lq9;JInPg`L{Gv^H~peHWFXNuJk^vkO@-{_QUzKj|o_V z+hBvYX=u&+jngA3Z9kc2?E8!v_kH#^X!&-qveO;Rd``Q8!j2=y`_6FOd#DoKXW{%D zy_h=x_jX8NYb*8(D3JXQNX7&XHm>-0keWGcX)IY1?3d(N741Z~A8p+$?if&Fec*co z9L&EAc>mSFro?os|KMJj#B2u+4UsT}Z$VUQ_bqM*I^L!yXnt z8&Ds9RQzM#_Z`l~hXQZ&hOT{QIoJX)&3?Q^c)w@sg#L|DHSPU<4$NNFF+CB!eHca1 zq?9md{`#m$`vqIt;DO=WScovH)bDdiXhmU^y#x~jqo0$eyx0p#x{JiXQtlH~15YDG zcUQcyS6tu!sQ7UI(>7frm%_QK8%?f5ft6Zr>l*Rvu%X>6F8YG`?!<6#uUH4Wp#Np+ zu17IkeK^FK_WiF(oXL6~x*~DeVB#dmMSG;g+ih)*jU{a7{15x znB2qrI32$y+Lz{*?KMu{YF56-@5OG0HqyuMF(%4;F4%t+zIa ztzWqD+j2=^{cGS8s0HM(zXmj0Up>o5xM7COYe^STo&SoN|KJVO{@)yADP?{>!s;V0 z2ss$WRc|cEhjLWLN`LQjYGKq<-y>fF@KH#H^VNpL(WbU7RgXC+xdbkqTTpTKa3?`p`$ma_l+zbO&}cFa*NbWWzNerCJ;V1%y_h|)UR)O_ustO1 z?Gp}LK%C927taou0qN|^!+7xyj+aDad-e`7{NFS48s2B3%mG}0EdZGy|^BARqU~gf9j_(c{k@V)AyL>ph~cq)r%kX zp;~-C;7O_WJ@RsOz4*zc_2P_x4tzMl*~}1UuME_StphV`e|J43=J!!vW_wZ z*}ALq+`{2B*m*wK;}KuSJ}>M{JHKj6(s9^%u})#B?_f|S*S!;vPk@bOeCk@fyK)3O zEQwldzPhpt1#z$gk9sShIdBZnUj)+HF(!;ek1O{~2guT@W;15TSBxvzo(-@PN^8%xdS8D5UC$2D_XVe;2n$_&y&21jd^Hb?L$Y+V zS&2EYcJOpN%RnMYFt+h)q$NiUZ}zKsB$!lOw96Xjs&BU!?V6#6DNlX-t{D?%#<{F^ zRB7tkT9JtfoYk1P*NnwkUyP6cpvN7d{Oo;XSc{G_n_Ej+TNOZdp8nA(9~8i;sdk-L z$(89-u(%Cf0#(fHj4Z*Q$Px@OzF(eK2|!e z3%$JWmCauhcV6nS@;amSWl{fy+CRX>p=l}akFv>KP{iuWb8BHjSun7~MfMhfuVacM z6wvn;Z`BwEL=N?x>zROcOzqLyb)Tufs9&ml$Gf#zoiW)Eb8 zMj7K=)Vb{t`;W-6oGIhpT^pPe# zB(UlMI4PTR{fK!=0nJ_bBnnbKu-J>ru2B&GJq zCj(LYumR$MaU xdmfF=w!K`gnGjd1H7vW=Il>m*BSa1K<6Wji2|xy$3e;eL>l)V z?wzD>b~GS|hAf5cG;<#srz+5!(T4gbeTu!!_(0V83gFq`wZz14gXC=t{v~`JGoB16 z(Y*Gs16?fhLGPi!F-je&{gzTk$op)UkIlL-$$0L??0%aE%Z))RC~o#Dv1A~j>t5_f zv%_rmp+G(}DirU(iP+jMiW}jB`w4c3)eLGjW`ZNNDsgWAQG{^lnEq+EyNxrj;Cqhs zPr!JelhTC*%DzVH1Me}#_v=x8yZUTD4U(QBkv`B>1X~2R^}hm|&MI;GMepJA@cX_h z@wSVdhsnahZIyka3acsDPI#4)J<(@4OhP4wj8evqg3YgV?MHTrq5a72w;|;1$nIoc zq>l_ogYaL6;3rrVvh&N3aDE*U&Iv|EBi}>*8Bp3h2je!F#kjcV%`X1=Z7!Di(1rV6 zlWKyrNY$}@{M*N+q?`tmskf*?}c_!Z5WahfnQ_)@ei_Z*r`t@>(9r;`MoSfaLXXT+XF(Eub#=3?{g_~pA6q#0z~>% zZza0a1Sy13i1aOT_>E$Mn>Hf_cQedA=@UE@I1noHgP}4%B$YYUv3tcGU!Wdo&85d+ zcPVAFt7FDiv-&R(BRoJ^dq^Y%7rLSk`=JicrF8ffAni0Ll6)VuUvWZ-um^XE_FSK# zJ&(A81dJWu#E97L-jt$&HJ>BgIvGQZY!Fw znPup_6N<_=cbcakUvuBHn7*KY@x2H08QCnTl+QX8SS!Rwao)S9D|{0!c$zuypA#9n zq=(Jy_`@?EBk~_kv_6itK*}g(?gWNWGH#pf6QoANCzhOw;S(3J6;n5b)gjh>@htqa zFu#v`hL*?tGx<2nLf68Xk!}m#e7wv*Q#RES=~^^>BG$S2ZkgXF)A(m8ss;Wr*+Y3bhbA|5^rp6+F^Jf3=z^J$=G|8y^hdN%Pdja~B0C@;dXS<1U& zeUL!*!#WmZ?Tu4vbQi}?1%qYiNl9rwV(y=g=eZ5}-3Rk9?4W_nBiz~&Y6&XD$-Q!G zg*c^Gf!|rZ2YM5<2YROp^_H^JTVc`kc3j!%k6O4h&nzuF{h}`7VDPQH`kgrTKGV%i zXMdTgODkHs;XrRZ;!R@Jp?KZeveUi|?99{7veWwnhIsV0)YVP#gxECpmsp`w+W+m~ zJ^?4%H)zg34GVXZi<$oy@@IRMTC54O{L>xsc-L)3uJbeF_AH8XO)QFYbAF$E)n?8= zlhat@U05)J1mnOvwWV-phyfZdSFW@Gm5c6oE0&=U_*DeXLm<}7Tscx;7Jh?) z+qq7Jdfw36l&LJG!=2^ewj`xz!3vK{*LpGF^=i{oygIBz&i19HPxfZO0(?$-qBjM_ z;W7U4RA=B-mgpN0j}4?^{cHf6nkl$<1{N|Irc~!n8NY5hr_5HH&w4)vu8S#s#`PcL z2_E`=oq<)<63*U%c|qF8J%2^7IZ0baBHbbWJ+M@qh0SfPu~3|eUDzc_Qh>%Gv}?OK zp-_Aa8;XL5w!!G+8S-IGC(e*dW;&6EPNAV`Q7z6dBTo*Xe2+xnSkW>2J2t2Iw@b&M z_e$$OlbR6lEBkM3Cl?-b{l?Bd+v5s)o0;1|0Y$$q#v~If5fMEJJC#1IJE22TDDhf8 z=e1f0*z$Rdwhye^UXc>`Y0(jfI>-3=OEtl06MBT5v53}jQ0TD3??{yQhxU^T-`V-r zXB|s-9jrb-6B0;z1Yd#Cuf{qrO4(g=ex_CgMbD?8=y_v*(f;CB9TVD5-oc;Q#>>vU z&A(Do{&y^-NnxpJ?Fr}0*K3c60j&NxQRQpJHe%O z3obPjHSWTqhK-R9i-3vF|AOP>PDFpK2z+s*lE-6~p>^+sYqp*BTG!5cLZggX4*(5F ze2_jQF#Siej?FQc_wb6iSeYf=9aS&&mcnq%hz~ViZz@g!dl%ka4c_q1yEsI?9hE^jPHfOac z?*x|twK2_=fbu3eiair;6CLlgv-XpVgMJFSS$Y>ao$Yu+i|X``Q{9h|Y@gzmmq)W1 zMM81gqLIHHOtU57rU?C~FsQ(!3=){QOULHM!3t@8G&_W)jRt(TM{xfE*00jE0!zg; z7gsVaIz1pC_gbZk*>E@D%Egt3>l2lUIdG>n_Qkjxab@75sj3f*@m9kjCd6fwV=mA8 zBZ>-_+>x#+h%G3*qo^o7y_6Y_tPoHCoPMYO{0{Wg&F5of=0NAdg^oqViu71%1wbp) zPJ%1#vs?J3^|sG<%1oza+|ueY|4*~yT!tf_!YS^EuAX(hr>fokr^*9cW=?Uv=#FzO zt*_ZR#j>>eU#EyV`*~a!-3?M&C6GYOV>rKSskrQLWYhcO-<>Iar~OpUaQW2)N+yg^+5 zUD*DZ$%SzJo@$eyRZFsx&yo(*mB;I$2 zBW-bf((Yc2h*Nf&r~hTn;oZHFG)eulB4v_Ke#XqSy}V|png4V7jQ0;l`#2#2P^0o2 z*fD#`%$-!gXB(|((ugSHaUCtaV$&|QHZI9d-xxu#4w&9+DAgpSSa|OTK z2&^f`K(*>5X4DbxxFYy_DN^7~jkj35(Pd2RYVSU{)%=GKB#Wf2Cj%OUMj|A#=zmdX z+aZz{(CHMT?(Uu}NSzRMJk$wM=R*eqP-lde#;}Z9@wXtT^j$xp_EKSlyEZ!E=xg-e^? z@NJC#oN2nAZwFwnpEezL%n7g>{B10`;LK6n<*fbix1q4)!mpCq@T+15{Hn2+O%rh1 zT;*PA6bCNFpu4%(uv{9=r_Jt}Z_mYE`g}-W01~j@j+X_}Z!A*YFc1m`WT$IB+&vE% z=$>n{xdz0S2l~Zde*rrdSCY*Lm(V$OPT1+XP57SZ9$*6X@tVhwj$Ee}R*0Kne4=>< zuQKU%BVPZ;Juk8G+PP+y4k`m;&BZkPbRpeg^USurc239btDS8#xn4VWJGT|y-8S^5 z+LLXHB(;m~hFNM?ip{q!#kLQZMrZ19>bMQ&4ZrB%TFfmeI<8fwGf66^560EOVnxR~ zxEw|&qZh{=_O(?o!^C|n?iW)afxagpZ?<(sG^>O+q<`HT&DxKnT5S`UX+GBU z?|~*1;H)!;9a<=`*YPYOYC<`x-$QWakCpW!27&z^J2Kt4Z@_ByUjTa{f!aV#JILN` zXAh_)hj#(K1MmJrEO}L_#`V3k9dgB-4NyYl=3t~gr@~=li^JuF{7#H<@LZ>zt;EieYoGZhUNvIJ*8tWH{rGEUSCQx zNHwqa<<=vy`sKbuxL>F*_ZiRKHTk7;cir|Av&kECGC3m&3B+g2_D;#T%{w*2+B3GAHz;;Jvmn()Tj>{J2@^ zO99`tO}sC6J@{SkaB18OnqK}RR`JE3`q4LF;Q*B&xiOm2i5oKR3GMzQoZD#l{EGpS@!X^fBji)|Il1L-@X;FvEBI{0d@5=)Sr zJI1!Nuy)4(eUBwi@I~3aE&ixC3U)31ST#O>ifAeGl-`&;d5;QX-%n5N5|gpv`1S0-qxu1}nh6hOK!qKiptz#PF!K33^eC}Sv zGHGguG4UT>|4|2I((qlXrIR3mGo3p2F(_xHamTR%QYaLe;W{_S(evEr2+_VV!!Aej zaBg6_eH!ln7mj)paX&pU&HgNU$Z59UqxUQG|ARBRw&Fe+sw!o)<&T~k{ULtO@!RnG zJN|9_dU<|Lng0`hTWy*D7;g-8&MotQiu)6Dje(ts5omPe80^x@kM`)w+jQ*7)i?

i+$MwnOW7%t#9@4=1pAQai`MeCb5qwRQfexVinLQXkf**={Iz$mS{IZ4c0YJd z{)+Oy1{I2O=NwNCS{dfs=>>>-&Q+pUZ{Dz64faXi32?UVlzxw!)g%FzT#|IUguopg z;#0W{PLt*oHViLGq!c_V41Z4gU9t|cwuZU3g1>RAbPDQSsO4)wZIDVg5iRsohc0#? zWC}^*UtrQDCWBW4d^4O&;ac}rX;dEKu@XnhSe&flZi|H8G=ugJAI9F1BtFw!2--e{ zJMna~qMSoY*sUO)0}`5_mNDN*`C=QmN7hIuu41pW1B&`Wn)CL-3x25@!{rQ3ouqRc zz(-IgS*njo>s$|G)ST^n1buY3cqgcb_Shbi{9F?`%~eY{*F^J^ONfI4`UL9z#)5NV z05~T`aL$Q0Rn7_GXVur>o^H2sUrzJG3v-%#E!~eD&5)&;%^@LV3t2fK;BG(<@{X5g z;h?(|#W(Rw=xdC7APv!L!P(;B8N0zt@ZtGmwVOuwZUnc)8Xo#C#rHE_aNA;6h4atu z(PM_Y*ZUfHC9dFx%mZw<^mDwbwaK;{d=QM!5hwZ-{#oz|;O-{1yb$LmNOC9xEq9Bw zXYrbJyw_{en>c0p3T9k77|u9I;s!>4oNaMmkneB^^4i``W{D%P+jkBwb#O(lC9$!~ zjn+sf*-_XHC4V2Bpgvo%{XMrOX+rnG?OSM%BM|ea)Ru6DqDZ=V>Li_eSrJ#{8`kWo z*yyHSu@TuAo4S<#&L?Kep;+}%i~BWSHT&<5Q42C;8?y&v6=X%s2SEQ%;U3cOp}vB; z3N;4&K%fWgLqvcdg7&axU3F{dv^m->iG@f}hd90Sc&&230Il06$DXRA+X58dvM#!3 zK-k?rM|*bUsX96dlf=bc)beX2C-{SvwXG!H?8CaYVrefbjmubZyO-@pzmeXxaWL(? zk!c3XU}6{cGb#>b;2oQ(FT<2LKWT>}5uqj`HIA$4T%Q7c9Q4E&iI=L0dlf4^xH;jt zIz3-NZ(_r&if&-eytUK`Y5PLP(&YL2*0?~ z7P~^AyzE8}KfwC{j`qp|DiMjEoyfjzr#54I^_6_KpUBa8U9l|rt@CM z)ujABJoGcb|C-;I;~xRPkl&BvfAF%HXka)2LJ2&VZA83(_BoD>#vE%5PO8S%tf}3P zp77oc%6>0#OWAoHj6RfvzI1k{V?Vw7dyx&`tMk?QjvCMf<~=+382pkC@(nDDapr<^ zS-b!wiMMzs99eR!Fs|3=wnnZ)fly}liWq}4jorVM^fvV?^RswhAS>pE^sfS zH(cEt^Lx0NhWMVu>=CV&&$z}$YJsN!-xK2nHpZ*mmX*X2Sj|w_QITl1-kbPMT}d3w zWuE0+djxSrUzZXc;uwQ@z9fbsw47_ZR-1qufSa)+DTxAK5mAUk5F)LyXjQ=CB=J+= ze6;|)5jfrRCG!ulAHXnjlAjA`LwaAjv;V#j%-_0@B5)yMRjKf2Q=j1H(eA+gn9%*N zWMH52+UA*%QUUki9^0Sp1TW|Qk>H0_xVPQd`JF>|X>q1Svaa@f&EVl0+b|0AtYnkIax3 zO(m&<_8pyAFOzH1O@G>6GXtlTgM8tj@3Wxme?Vm%ntmi5?%{gZbjalKfR`UHm&B|< zxSmVVpwwvy)vkt0<5s8W>zIxn4jg@;)N@@z0RO&&dOpScG+Jt>ScE>BT4)qz*t0O+ zQakJoJOlWrsA;OX?^M}zpTz-<|MhHB(apJARM;TPsm-7u(`~r_aaJb_x6H55&Z)3M>J(f;KkGzvix~Upx!U#QVxqUdw@-_zZTu=ltj3_uAVjzS5n^R};^v>)OYU z{!Lm^z28aqd3HD-mQ40S+&LK2|2`{=dA;sp+{2PNPZ&NM)at;!J+>XMNo?2c(Ql_W ztE1ygHPgX67;?k_TkymlvS7Z2v+9nJ{R8y9`YgyKy4B+SuZY>v&hz~?&)A4}SrbmC zI@3;$BaY3KUbyR>c{xP8IiupTVAOs*f5vL)G-nD13W;xDvOD>n-V=671{)`zFS)8A zyFVObMhK*0zuK!Ba++!0Z)&&*X|cuzra9R5uI*r(J5Sp*V3q)B2n+0Z&FtES)n1(A z9Q08sGw_^mmJhZhpeAn`Iq>}O1oL@>6?GuP)G%7}eB1BfpSg7Kn`);JT!9e0-8~`X z%eu6Oq~B}0F)w1j(E8`a_9u?^bwo39Y*jF=uMDTJXBi)2`ClG;3I}yJ?vRx=hw`33OhBp#bd3;TZY)lG@&5QRg;&Asi<`PRBa?t>82O$pgS~X3T<&-La?aSh2 z@Jdoz;*plQS=ZO}b9JY`HvH1KpU!1+nu|@sWIFXW);xy0FPKm96aB}*gT-%xxJfR= zlX!*Ao!<|8Did3j+aM3Q>7?hgd}?1ZcITeN4fM=f^fH*KO5zfv{<`lQ-)M7h(wtx1guQ!nj%R2{h|l25Zg*tv z_q9SwSIC?~+^b?H(j9g>ox_?OPRk*$_zNjy-?^*}ncB0;J9WCI1%VgqEcmGe!XtqjK4w#DsC8Ni(;qT2R%I-ZUYVK51DbN z&#>Es)>7ot@}4`%Npn?_iEt}kJ)-*`G|&CE^>-en6|j@_;BjJiEYpNy?u~T^%81q- zEcQbFE|icC?`9>UghcR|P|5kQ4@rGlR=$Y)|Bz;)H8&_di^%0=(p)zRFD5-;G<-tt z7SfzDLlk$z*8uFuiQ==ss3&>@V3R}>@v;7dTT#FOY+alMMx5P zO`3h!5~`7*WLPj<7k7VOreZBD%E3X%87|bh`~ZJH?Y&{VL@c z=cIS2k9u*=2VN5szcXUM{acb>6Cv=v1m`B;%0n*=NfyYFC=Te_>y01hb}ktd-oO%% zpVX!}Vt;%2SxA8)SHcC%shgtUPA?OEUM#UW=hVvLBw25}(mJFKr|8)(^wC07e?VD$ z1oKFGC+WB^#}i^!xB|nw-yg`vq&SbCY#pS({H$J>x@q)FCpX2%H~(`Djc&T}-Qq!? zX^iGP$$I$`Ga2Q4nc~kt%+$AciSvC}Gi*V>W1fn#t3{te^5_qEt$9Mjqy0mhV&A|E z+I?m0#RyG!5fQacQX4kQTl(AZrW%!hx47~xtlToU<8CKt2r}7*`3B*Ak%@KzziD>b zp}^jygcC}3|UOkzWvqa)4q@Hwp#jDb&H9I9wTw0xA=RRC)tm&i?KBNMBj~RHD4Um-DQd84( z5fbjko_kdq^CPiz{A4V4#BzK54`X44Ka6GRuDqtlcpS+;5=ZAx#*vCRuKq|)G(QqY zYt0y((U1R;@VkF9{4|7r$B*Pe_aouoxyy`Ka!6*XEdBy}KSo{erv7zv1{q)ydKm4X z^8o7B)U*&arD=fuP+b$5gy1%iF?C|VuM2)ny2z%ay4izFs^1;lFY&fRx=_c%xI-L$ z61tr`z2B!$XfpP+OyGYv4ZQ_1RyL5lhb46nWSk>cWS&ZxaVSw28+MV#mf^JLl!TPA z-NJ6oZp zLvg<(^-Q$(@|lXIR^r7cs#PeKJ7-f z#qAREOB~5Var#JnETY)Ei};dp!z5l=L+$4rO7XYI=oJlJ8svESxDj~Mj3D_Wn@#X1 zVU+ftVp2GsfS#3;{+oc_jTxUPHU;!F0~Ez`Sl`p_7bO&=p-2?}(m^L#^>xlnN)ysr z6b1h2PH`G!;eMZz;Jkz1n5R-_F;vF9gyTXF>uUTXHqF)|u?I*ya;v=*_G*j?&w_XO z-gv?fUj9911qtY1o5%*nl;{L7u;+tn(T`nXPzbtvICB?I@&WIg<f;u$IRxQHR4?er>v?iN#nj zdZ4U#hqc^q=^$Ct!=esnHtAb7YXrFTSi)K))6{_e8uXo}aZTw*v?=L_Sxx#OAsMT% z3L0ZQ;8E1Y9FX)$EQW6WzbxH>-Q@$4A?9V=qQ)96>18R;s@U9Z*CF(CJRMD@Fs!@o z#JagDw*76j%XdL0zxX&e9-Q(Yw94saTa}e+o92K!f)yHncE{iDs z8tV+N=)fHU_kt*AICf*`TuBsvfzv@6b#{XTMlA|qmDjMBc6xkb2UaVz|0Rlr{KVZ@9gTUyB+R%%eYd?~#MuYND!i{c7<0T- zmPNI~H_liT%3u<2Kp_vNVo;X%6Hm zy)1oD{j&5YsMFP7x8`AVPDXeScCz7AuUVLnrD9yRnkPCfD2w#j0&dMQ;;}%PfEOli zB399OJ0xz>>>l$cF#6Iw2_;i5is6t9{y~MK{e=P=!-jwhRG%m`Zpt`Wr_2r#X$B-F z`e=4wZJAz2s}Lb>edZFxFN+&Fz0vqcCG?GS{pm#rPA_)#*(L3c*KgNjrF|Q??doyw zWvIK>X{jFLG|_EC)2+^fpgx@AM2?d*8}<8)*Idh|TSgw!;iTJy*ERrxiwPQLcitqRwBvT=#|6!tFZi@Okz==*42Mw7zzg%rB-# z!2Cm*fu4ve+le1xAMxo?d$J70O} zosPkNsWDdZznl9{4EUc1|MT^9?(iDIqH_xL{>U-OtDXz}Lg>R)J=rgYo^}%b_P0Ub z4az0`JlM~IzFktnn-6_9^xsLl5EjDkW5b(SLd?T>aYhH8N@eZjUpEmy9>#yToi#2v z{lqgUil-%O6O|pErYYs8?YMUxXfZh(cXfnV;<`^j-XyU?CN5E*c)A0dKfgJ1C5YuO{!Nd=;1}s+TdE^uXx6*X}SgQ&Mt)$LOBL%j!PPE3LULo4EvsZyq?_qKW9+7~VA5*?-+m@S_S-4b!)0SQ-&`)xIh(ZXF5n zr~kfUupt)j#II$en;YNzJ8{E1JnuX}G^UkUjG0qbKK4{Mf*WG}(srD}M;}=NX_3*` zC!>8iqCjVNpI8gVC(?jlEfN$xAe|3<8GmeZf9eU6s`4{ zPTDP)n%xebFltNwc0_yHPvVYLyZ8+1aC~-uU}v#9ABVSb+Qq+cw>chdpxyO8i5?2O zb8&w^R>x}Issn#r4Y<`>X;&Dl;r%0=Bt^t4o&^OEx6e2)arMMzPl?5uKEfr=g^@`0 zimn*k7>3Nojbx9RLB1{aBT07@{CKj~X@8^NEJIBj-cvH{zsWhHiQGhHuR|F0E`~ph z?5@E_FzbMvQN=&;_KcDbzOlt=n$?E)l`>P5T-PkanUi3tELD|9@_J z2=Klrd7>}sJ*~irzNlBFGe4rQaNs(QdwI{?&1VZ8y!Vy}2Yp4t%~g(1jO+#c3U@OZ zd)V#bR~(;$J?wU@3nzy-s)z<`eE$byEOX9 zzNMP+?c(E|(PQZ5Hqo56!3gTA@M)T|(MQmEv>AKBF9R~vJ|yEnmckb$wtpkr2Z`$FG15C(iNyTyz7E8puNBmUBq?b=i7)yEy$R!vY1VA7MzJ72E3#E zRF@q0AXZ5aVns^zya~CVh;ZqK8S$_wAtC|ehD>haCI#HY$W3}EPy}Txt-(3 zfFI~=-H-;}cFNHnnA2vc9_wq@lc25@U8uA&bwp!NRgx3@gf(^uzn6V8#?w# z-|^cWWA`R^{hQr?|*xs$?bwT{dV>Qx3oE6^<(}moW zZXGO&r!eLO^tZ+*LZ2DXFOH{BCae0|mRWS+Y>Q&+=E-SZVlrV&q_dd?oYL?P zyS80i>{}RbjjrUsOv_4D6GdVM2-tdXuH+^2o?2A5}(|m`fm)_zb*$}sDHJA5la+)o7)cIPk zF3dXS^LlfdqoZ)XWyJev2(w*m>%h&NC?{$r=bBWm^>~o0%N>&;_0FlbvM)O(S!Tli zW4QK7v()(8!4aH(b!UItt;T%k_Csyw*5_Pnt2or6HShJcdbK`thox=ghMa5h%OIg* z$Si#@F+~~82FSae2@M2s2^56PeMS3%4^TwQOf8V$XDgL9@=oth#lRGpSh;avE z{Jms^jQULIGCVd-yZ9zf$>!jM@}Uaksg+8gU^enRa@m|ZU&qxm(K*+8r60o^^myS_ zxEtg9F<(dPvu$(ZF!mG-2u*L+^ul>GTGDQ5$?P0Y{6fXvnF8P7S~#9gW7OfcRg)-; z!)y%hVVujMNCkb0%7X<8>4S}JifY4>t%TeTK4m0L&P#jBiacUEY9Cd{rA7b5q# zP4H!Yh|lB+O`^K4kc@5T`mxK)aa&px<+>?jcj7)4!%h?A649!zVUtM*N|}ONJT~WK z)OA9~6ufKze!nQH`Iw-VPMk|h8yv2-$pNZ90d2B(qp%P1#;x-+lh7_C%mZ{2h=z%# zo{pKBSx;>bb2-Ty+9d4XZCj$ciw$x&GxN7?eIszsWSB6lVh~!Ib`R?6w{2{C-;1cZ z6y^L5uX#5)=FDZ&(SE269fVvy#)|V;OuNk3)@LC>VkC>3%5&5%)_bQSKgR^h&70m~ zb8d^V#U9AO%Kdy4OlrMxX!p8vCU6;{7x(I#h>PVm^jg{`g2ZuxvDYi?n;lcvmO2Fe z^xrh-OSWP4)dg6IclV;4)Wfukk9q}LbL)3_4L}y}MX#I{qutjg9*`Bj;lxOOi#VrE z+<8*r=so~?SnU<}ft7Pg+#8JnPB#Iwx|u00I17GIa;C7j_oUL42N5!*=>)iqGgBB&EXX!1 zB?{v*?vwGEr<;3iIMn$ey&I$GX= z`HTXR!gJ7_gk4szSnZ`9<-Kl_!zUc}imzfXi+Q%Yh5hd$MHGsV=x_wPhyD^yD(zdP9gqcAt=;LZPBA4;0?+c!lrN%dq&;yp(%yodua5RvpL%0FI)i{fg#4U0(PH81E3_BJ(rJ8{M8u+ilIf0(X5yfkN zCu&Ox*%^h@j39b|ys}2GI1H_zKg#rHIITD^t%QT#hrAtYZr&3Cgi3^$u;Hnh*1=4@^qjynO6iVgXRLm+qK+qxMu zY|ih_(26D2w@s?wK_|3y!b-Dygg5`uqqI8e;ni1HMdpRz)Az56Qa#_`^}6ViR8QZ} z6d5ILVnY|nC^6#xmIxUGEXIv-7q6Otm)ns}*oUBE@D_Da|LNzJcW`cbM}S*?I_H*m zsFG%0M9Y2-a@J_ZqTKmzgZw|N56Y9#+hAu}rn72De_GZhzKxlm2>#s3nqb!tA{`X> z8>JVXV)$`cOx5mdiBP@Qawj5rL%|YYWXd)RL^sls@_m;JhX`~chah@=f(pl zKs8yVr~F_Kz#EDFog|60VdZ?I>&Js!V@I`{Wb1@rAIm3Ne70H^w<+O4$d5pugkJWx zRJ>}=`NDHM9*~ssaDdOJT}<*OaY+d6VkGvRFbB4J#a&#|z|!nC$OuRW^~mB#NR?@B zU3-nrVwKwpl%_e@6#&m&$2z7*D-^|)&WYgtbz_!ivx?XUz?%{IMtURnD!F!Gl+3yI zVg8$SZQ>-nQ@|=nPj?&~>VX{UtFp|qTr9VZYcXq`U{ z=RVOm?{OEmw%&G(zjUM$T~^-%xjJc!7%G&<~63x;LxpQ9y^13 zhy4WV!es}~oaHL<{cJ1Np?{Ymk0K?kl{g9hkwkof&*sM!W7}_a$_fpnEJT;Ii3P~j z1drx3aJaKHyg^9wixBt@b5_)zk?xNiQL8P+>&WHjikn;G+vAEy6rU?zR?^%$gmCA% zVk`KL(j3jL{a)7=yI!**RC3AMbeXo(k{M^v#4Gk zhbF0kjh@hOK?-G4JZa}rnx4UF{QkNLiNntsTTD!s^v~9}+K=P>=0)838QNqUIry9| z$=EWB{j>Fzc7%~mc0yclk3$C+)h|j0_xsXmdql&^S|!Zzb90@hrrs!5nLg#r$%X{ zrm%|gvXx|?tRxgkQ!{p2pzNMiQ^=5X##U_&`GJ`~oyeMbuz84is5#y|%xp8qn1`Da z%p=UP<~Xz6oMcWm_cBMAnOQI!%to`xtTAiNX0yc{V%C}U=1_B(Ioup+W}QY>^1PnO zh_B=>3u8JH+jF;tQDXMIpl1feAFRTm4_1AJ(ZVR^ekp;+}6}BTiweyFLtMH_QO3Jl)r~IJhWlY#y$8YD1Z02({JsqT6@o}St+rR zjNN{-o9(*I&9axcS<+%R3%kS3-T^)Wa0b+R*xd~CHNfL&x|b4!cvD=N*cEH7EUyr`U2xJq(eYjTTLQNCfdg&r$D8$wWaZelWg%7^nYJb zc|}RtDncP;G0SF88XdpR!m^4AY_?QevOQ@6OG=rPGI3JsM0V%8czf~^crVB;DZ4Mf zyds&ES5%bbmfdqtMNuW2e@7NVEu0o#Xe%pMk^HIgg%(y?wl#A*E$1Qc;;-xu$~US5%Z02tfV6Mw)qQ@mh!UF(ju;3>#FF{|KWX{W1wKE zyuSrb^+b3#aH18$t$z@BJrOz(ZAh74R?>cLS%sg4|RC$L=M^p9F3NPU(Ir2!}TC>7RdqbwT;Ru#Yyghrim) z+CJROzCFE}RaBPeuUcMYE6A@X8Z%~0c~NN*Fk1^Vj790ac9h8!gMvMfI$$DA`bSgE8vFZ>$8ew$z3& zSH%Q$Yh1vI9(nM&TW; zN#Io1Cg}eP++Wv!1U?kz6jt{iwgu|_NclEikCe7g;3kB*c|BeLPBcKY^-th80TTUn z03QrUX^47i8ylkH@xWt%ll#fQZGhxH8+fD|W)ARZo-YGi2)sY+$$dWX0f3Z-Qs4vO zhVbC;llfa%%xzl&Mr$fcRxP)=l3liyB?aYW1!aXrR8!RP%%64pq9wMX^769sg!sY{ zWL&v!xvQj%Eut?F#C-Y!x;Q1h%ruvOy?giO2`UW!0*)1gr?K!lL(G5FPY8|*QiRPQGemXp?uu0K;_1SjEs!rj0~O*Xce<*(=t-01X%j#A!)DhEnII4IWG_%wK;QSsC^$yTAVYbTAExyWR{b z8$UPgdb4TM?Bgem@|y(;lMsYICb)WgY982)mM9T2Q@@0S1cx67bY^7*Sq51EwWI|V zSQZRMrO{_kO;z3T{4gbD{&Xs4N-g-!Kwv?n?k_kckT^ub)2xPh9k7tjADdzmq@!Sa z!sWFW@ExZ%%Alqhuwz8=K|TXj$z8;e)pfx#YEH@*2SNyH9rI_+XH+n%<&7PK--00Z zy(TsetHVf80f@rc6~N(C;-H#)CI0w&6+){U%!5o z43=-%#(oa9A1Web8_R~e2dW?fV@&uqmJZe1x{a-XN`iU{ssTzDxsByP)k1B7`-4!S z@FN2L8D>eL@B_6I_yw5Vjd12cKLT!!Bd$-Nu0m}jbA)#SZk_~w0QRo|R>AGZfW1{e zZ^C>O++@Lz8@Lndd)P;xMoD}mu$!RX2R;sJ67Zxy3v4^!FFzF6@xS0bSHLe|w*cxk znD>T#-p2x~0<45S3vM_$^HQN7-k<_HLX`4TNXTDblkhpObJe3UQG@xZ<}{Mr_0SdR zdPoO*Mdod+K5QHN2FeEYYp4d~;R@0@^o+pXM!L@de+lqynCpAeoCQ#3aYA6V5yV|Bw{T2DKqN#=^8^;n0LtytsYGnp~U zDr%CgqF|W~cD9m2Om{IuEvm4sDyy`uq^T#L03)<1Uv9&%oA(b}|LI@r4P}o5*T9D2 z+zp)4O6qCgIzXB$z6hM=VJ5h&1#aNDiM<7!=6NQVya$}z5`G#u^+n|VEO6>#O$hZ8 za9Tr zMEE-3N}j4=((}1iROa4OQd(J5o?B9|(#3Aj=N7E0WNY(R(4wGV1s1Feiz;my3+6Af zV&E6-n9QMqh=VMzsZ<;NFdA1yw99di{1&{g-rNp2Z73d&0gi>S1> z88oZ`mEi`YDcEL$RN+Pqqb_DE^mv+;Lr}`tkPPOl?>W!+N z1W=NFys8JwB-iiOE8!)gagaUfDLgpi`cDPLp3*_~m!K#6R8{{E)!we^zgF$3k0kfs zs`h?8L>F`a397xM+WYlgLH07Z8|b5O^i0qe0y3K)7x-ebE}lKHy)=^@4^&9SVr_8m&$r z9L|y(!u7`!VPi(c-A;eJ)ugXnbKhFOe+BBfy^N3N7oPyO6`|EI~*5&08Pc zO;9Tc27=T~c)HYZExH6=PM6+P$_>@P>w(fw?okgvny!Xdddi=>Lkm#D|L>&>8RF?e zloZbYm(sfcu33xJ=( z>Fa;E8q0m#iBXjy@5yYUW0X&F7N~2fI89|4l=P3=+)0iA=5AWCM z>!EeSJ;lFSgUtbtP?r&1{xV@)_zd=jpHr3p~tiwqk=l93j4HPa~ zfklDIO8DU+X3~eFpcV54s{M3<^q{*?g2}p7+`oohg`gT88xshZxk;ZK&?ocsr3Un; z^<=+9)l+{+;Zc7`korS{*;z_C!O1Ou4xEeLwMNFf{W8(JMPT-K{&E)=%v{ga=MycVx90)g+n`?S0_B!@~ zS`MSsa9_Hv9PCWfpTeP!Af4t1hx_Y5IVkDUU>-pB^_bZZbgBL(35q^JGpe4S;hG`&c%CyYHjA|6J7w+O zk-x`Oy;}|E7pk7dO|lQssqukMNgt)^QT$xrC!i1I`h|MMJv4;R?Mo zc8%8?oqdw|OZhM56SS`x%>Cb~`k#MFiSKSzkM^V|cYgC_s<{pG2{NbMB7)bTD4oRt ze@UvnmP0z#C3hcSeon9|N`cf*k-xHlzfmfEAB-UL@_@M#4y_W&zrTO;hf}EL>yq9v zg#4{n{n4p3xu6F!eSAT=OLDkc|ko+4}J(U3IX-|y%mleHP)x(HT}UjZgKTO3$`7QYu1`~X=&sYqcbSB=Da%29p zaz#;*D>uKi+Uq{*^;_V#>JQmbUn?X}ylK)+mn3DqZFIYuP>d%SsBF%41Pk zfwX|%hqhBI6wV44SS`v5iYh8{xnCkX+xl&k1qYfbd!d>3ap{k-sXwEAVw0QjhwtP2 z#16twzs2{79hmlUJ_^h<_}cDe_@%LeR3ZG5y@?HC$6!uvoa#K7kKzQ(X-!3T!Jopk zR8U!}aD=P`dlCGWnl)^-S)1xKp1I8i_Mq9w9xe!0MmEJY6F(~^ns7emw z3sn}1g$4PmY$dB~DE8&3j0$W?uPAZ3h~=VkovUmuDzcz#RV8?sEKJen7v2k2nSz29 z%ho2_lb5^7{P>zut}88CUUpC6%7AT2Xa7| z-^`zf;y@;fk$56E^3hZHDv@()R|_9TYT*M@lMYNxJ1{lzz|_`gr=^rth$QV7vzI?7$%&B5yilpUy6bx+3yX{vqy)P&Kin!uLoTC;{=nP&T2b= zXJV|N@lDr?_aOum$0LEy0#4&<4Df6f9|L^0icbMPPsL{fpDH*o9vay~;2Q*{qme5g z_;dtL<7p{y2XI;|tOb6*if;v;0i4`d1IM1KP6zyH;0YLoDGjdx9{~tw>}}wiRKL&$ zK9n*#j*?Xsm9Dkr47%KvYbuLyk_>Du9g-JfzC)Vjr9>T-#pM;nT)(QUq@pMn$L(aP zXbRV^;ySPhqvkkTzOH0-QAH);iW_42XJG0DKQLxZE7`LARfXX01^X(iShI|DWWq(oX!UV*fiQ;mK-d21;1 z>S+GifnU@z9oI$QjD;f0OEb%YEKJ1j(`>R%i!z&nU&bytW%=U!TGnWwz3AWS*d|t5 zOWQweA}vW+8vSaH;&y-u=N$Mk!5kAMm;>M7)Upbvt6!xvOSi^3ow=M37#?$GvkUJ# z7=`+0Cu1K%ord}d>VQ)=J_qPn1plH1k9;=2{LXC&@BQZb^^L^d!U~EiM_{q zvD?_~>`vUu*ug$U8W=mrb9N3p>EIs)73h!;qJ<|}Uw$7U1YDs#cM*CCv-r`k$sn_S zOlOdd&Dz=Ty4mcln{dj0klmZrA9F*&p>b#(I)~n2a2OrNrAGG!gAGMsMev}-d z)=;vjH5;8Qp)!Tnvt;?Vx(KZNXTO`pW@owCeFir}-5IEsOHGvjQj>%KqCi;E`+eA7 z4ZL>We*&dM6oF+G?3G&MHE2RD!!3T@oKmdJiZ~t25gh+ylrwhf)Y9$==Q(o8@atyo z2AvHdKc}OcB+u())ZO#6tu-INXs}^0ao`uY?ir3h!||7Z3#d~H^HUw7RqOXt@@q@O zJXi+`q+i5>w0){09Jbg{p?WbP_Y`kNwuVi{I&unB8qP=@_*MKmV5@}iDbK~HIyX#i zjL}44BE|~_@{71^;CsPYKK-J2@QcU;<^BTC@e9bS%=YnL_<%?L%c*{!Ue*p{`|Qug#qIF+|j()4>{t340*I^>Vc zgJ{jB&^ozS>%@vuMb_}El(3D#jT^ou^AsK8whuY;ScVg89w%e>Ie&Hh-?xkl1`6>^ z&o4?9CZHm$q||YcT8;p7O5X*PJkh{&x(3~O-38qXx-|1d^Ev1~)jh8Z14UE6iPA9; z_4q@WgLWyvjB=6zy3ELq;1Kqp)Ax*%vp}yR&6P_R-GHaFJ)QSWnDdp z@LruP_h->28Y8rN%FRWctbIXqk+&GS<23|5_y9rAHnVMPj1VRK488fY?+fhNZQb&x z$VE?UyS`QNI;GZz2$lZh-}W4apq|5U9vmY!&<|)=-%-C&09Y` zc{4)Nv70e+3(UJ!k~^S!QbeiiX|ZTq&?tR6`J>iGzUT6E+{}OHqVKjLJR5AiJf;r* z>*X#x_;1gQLJ0Cpq51vVg8WiA6btz!oLYi18*vlMoDRRpke`12@TW@KZ@+M>ylLUP z=o>*>N$<1h-0>rZ1S<=8@(h?q{NIAg-ALq2i#!@o%^}PxST$CyRcF;(4OXMo*w1J) zjy5__C_nxEuloP#kblg^@neQRW+tWMy|fs{e5BGDyVxzTjlff&E+dp@p`U|BaK(a_ zgaAmwUdCGD z-+mgLAYl*tzy1A>{ri*lQ;=F1eFUkj1t>j~8H(=W-3;~k4fsdU=RiFH^%tl!P*Lz0 z1&>kixR4Y)FN|cYhSV)k+o2jsPci)X_kTJq3z3e6NXJ5?VnyGrXNq~ zf8A674~15z)9G~vol$4fnROQ3qx#46kL!P-e?ni)wqsRNBkUA*3A=?o!jr;YVV|&H zcuF`RJT3fEI4Jx|ct&_ucusg8Nz6kVaUg0ME9j#(k_tW`2cSO(WHuD;Xy2I5Vd=9$ zrQ!^^Hz4O_Qq8Jhwi7t2ihnlz4#L^l_hGdCcmhdy%0FlOun@HZ_AcWxKvs${2rWcDiZdk~P$ zOzE@n-+%w}-=(Vs2zCe5$54NT>Wf0|3mWeW`d&;51-BTP-A(EisO?aVr1#ebJl*j9 zpH9nSq+>DCu^8!CjC3r%1!_A~<4>pQh9v$^YX^WMc^)ffPq7Bp%ydGkil>2o&k82Z zJlHg|G~h1H?=+#>Vz?tam&T!e3By}7_o)-e%{HL{A?SoOp%i}y0k`4rtPrb-)wnc@ zIoVOjO6Vrd6piA7Tu}^4ETP&vwBtcP&#-eWOE@ZgB@EJ(s(6(qPkUOMrh5i9UkO#3 z(^{*(PQS=-jva+A54w88lSY>*n)@82AvYtnM-jpxO_k;v{_?bBG7_Pz(yhV(t(cP? zg{*|0rh87OxFA;)gA&UkL%ZRBx{&|3d!SbLAN8Ly_`gE~G=v@h4WRIr$Uzs-72i+V-jNrRd`f|^(t&oVUr3yD&+Gfgki<-K%WhJ zgY?-|=uqK&73QhXr9!s~t5tYVg-2CbufhfuHmT5~LVmX$@mawlMxRZEb`?5QIA5dK z=c&-8LbnR5Rd`T^M^#u)^9p*i>j&p+kl9)hTkG3SBC6tFT&y z2UU1fh4m_IP+^k_Ju1X$I{&OHw5iapLWc_Ht1wT6E)}{}SWVCkhQmC-;JHiiijnYD zWd-F0SZ!zLu*|GX%%%Fe+2c`=?Ggz&GrisHCg8t<+0VkUiUmFzioTm*_TF%uQ3OwL zVD5?M)<61#sR!qwqIr`a2SO8a>4XH$9^;rdS_u1+UHh!X&>1nj zL%zvljW%1ZTATXy)9~4P?EHuC@83m*$%FnipkK6>UHC@(RlhI))hhRj(*Ire zk9g5=^-4=;| z@;@!TqmBCJh^t?I)eec;^qDOtlhG(>e(>RPpZdKg+$1;2^-$b^|E|z(?*3XnEq^T& zS0Q#?g%J5W`4ZHN+9};vY4f{N+IcA?uucS*RLXd%2i zS|B%l<@<%c+|3hm4SPa1v%adEW$adY84qWOyh0cvuh;&(`&##1>>9%92RCmcu1b~x zMd2)vHNpZO&L+7<-h_Nb!_BL3^SOKz`&_Pqn}_6T`5}1|((_UGHQ^(K(;seLhMVK^ zG3-Nf_tsQfN`QyJEE*RwjLhbp!d6OIrIGg_*u_!z!ANKZ6+Uyz>a zZex(1#twIoo)#w$2I+AG2QIRn@TuE=B1jJu++{uXG#A(#q^B|e=^%Y5^v?$Av5W>c zT95y5=wA)eQ|tPru)yeGZuCyk+I0p6vuMYt7?pv*b_f%UT46HoC;n2SF=pX(IE&?J zW*YBeFS5I^*3tYRoOof<^<`~kaw1fME^|A-0;E{)DE4%*;?9cLd zn#Ar=axxnQH`KSSMgMY9eie$`G|5-s>Wbzn!WqolF144Ra#JeDu~LLXZ74_K$`sGy?lNGCXHnrxo7L@c! zOw1D+`X&nJt#el7ttdYA|Iqg4aZw%F-*DaD*&A_b7PY%CU;}CzF^JJjS}<1{Ow_E# zn4|$sE@BilnP6gKBWO%w=7->d5EB$LgJv1pWg=q;CYohtk{O6P4=!jcZV}Dg?hEu) zkbb^(8=Yj{-}C;SKi>D#pX#bQb!tCVx9XfzRj!X6M(!uER=g_P&xsn&fZNC!(@)}7 zv53bT?tJwOH8&oxRN%cU68A{lcwCHonnOeAo9V&~`s&|Ct{R~>5jQdq#x4duA*Kiepbop)%oRU=5+1#^*leru&i));r!Ck*yzJCpn`+#-yeZX)|MybaT*e&BAC{_3hoz5AvxEhT!%`z`9HCA*EFCuC zO^W5AEn1cU`zYW#gx94WmcD~qubd?egMSzN2Vp*k`5x)CrYc**b7OfdAKXed&U{!p zo~lCpc7&fn_|?=A(usyd#= zSMG^p&x?N+y&pP`N<*ErPagNL%N@lZl|u7JxzbBWI$p#`T$8KvSV#=d zm`L)_mQ-`3`Mmg$hn9z_QdDK2Pcpg4TD9={ZMTEwb=vupnCdY)-26{suIGiq6*;f* zE9`?W87PlS~lx=#Kwnz60$lTw*G$T#o2i!UpM7g?65|*^ z2YS}K66Clydu9pF6-0<2!MhoW38S~#6TE*A!Mc4@{3EkRq8%=ZyL#iYulckCI(Hp! zqBOGnqFC)C@x-k{orCEsccrAI8}$4+45jN&$E+iNg6XKmJ;q6dEd0Hbs4ch;6lMgB z9q`exv%kijV8aw78SaTNPr?5X>`OJ^&unoLyoQjV;+)dUb4a05_zrJqToE7exp5Es zRS|DaqLnSKi(-bCx-N=uz}_H3?vY&=#h1NqUM>9j7RJN`))iYqUv2T@)z3Tipf|Z+ z6eoPP`hW)Y`h1yj+=X-wek-pUodhve9!cC$~kH6jNm=jIha!;daR{4@Dd{}W7qxba997V?#5+n z8`T`Gbsg@ncgwYIM6KrtmmCfJ*ODPS3=}}v8)CUw=Ww`!b1gin!V4=H)ygWJU6;dh zjIiz;eS6#QtMik1Bd2b(HmBYLt)uf!qJq{8&5O=&tx`D&<8&^CaP~H+p6Fa^VQas8 zsm|s1z36wy_G*6}uXBMOZ`1qlH^?{bUljBIMBfzFa&I+4*Uq@XRKbnpqTatKaws!> z<(Zf^n9qqmU!o&}QwvEqwI4AR>Z)XJ4M*QzF>=$q7pJAs*KXxkxqpyCovKYlD7~#l z>?d3697-XnBc;&c=yZ(B)tl-UjLS*m#^4g&49o#~A*C>ti(QhGT~m~ld&B4UPvEk- zA=}2};w@@MA^d$ngH$HA74XcMGO48aoV3ZAjyKItNUId_!kp7brKxzw$M4JbJ6_Q3 zE8s0$nY63;s8oWNi;oVtUpVNppv<53VO}8X;Z_I$p-&S_!Yu6IeaGkkIDEMa$1kU?|@$`7-W10{27C3XTZHcjyqot zTL3>%Q`}zJPwv&@6$vF?k!Y11PsG^g7P`e;(NfIv2Dp*#6K*j}yjl!bdQ3^MD~=^xMKg2!&m@!lIGg3|mFhOgy$shnR^) z_)dA(Nh-$33F14w4Bo~dE#J&vNB#yA{!CzgGNC85!t7f|(E`LWztxBt_8q?wGYuoG z1RYP*63e5l6Y#D#Ls&cuw84Fc&)|((IUehm*z9Gy2s98@gA+;qH1G{429AB zzkH(xOgz7iE!rg|YBoxo!;d%VNw>`r^A=vfSvs_3sL^7K<=?%!hA1mEf>MKC(I~b! zOH>tVPX-w;{Jw+bt0c}^jptLk)@KPuWtUTnS7o8Qi?K1*?!>H5=jleQ2|q@iA8M`R zErWCS?*TgsSQcRMgRu7idkOtF88G7@tP(IuLoD|I7B>i64_Lp(x~~qDOmo0Ue&UAs zx?st7V{8u{#CjQ6Q`OagL=Hk01F}gw8zZw0vzM8>Ar=4vfv6ShMWal+drHau#igX{ z5u6L%SW4FZS1CzYQcB)>s+3GFDkb)%r9?WA*~_Go1V76pE*L{s0yEN`($R@^l4ZD4 zvN)U)|B6$}e8MTseBLQ#!M4NZo={-T?w_C()}EyMkYudWoN$E>LSKbD1h2s=g_q$9 zAA~N2J4}Wyf-7PWy5OYBq`*r%O5wSa=#zA%xm?PAzJ`vPbX#w7XCBkXV}+aZsnCrAy1Y|p<~LWy2n_&hFlSUL~@!pFJtairK!gC zwy`|cCyC|K>?di>%cO@K^9opA)${!eWm2Yt8hHGHEhg86(T2JqRh6 z&LIbP-cjiy?DKPyxQ^$~iL<*qux?zC9>mfbFHAo;GRA&RJTEE$Elj7eo>*8eJ-M(< znmKy`yGz=TL1C3o?vg5=1f3cywV|z5H)mRNUHCSr;;mlso*wF&09SI4nP=Ep-Py~^ zrG$)K()^cmWQg$7J z%Ot!01XsN5a=~SgT_3|0ExY~zSB&i130I`-+74Hg?5c)qi0rC@YpCq{9bCg?*IRH6 zmtEy>#lp3^b-FhW_G_?5!hWT7N6)&fdXGg>xmS@~d@^N9?OsL7;*-<8(-6u7%LaRa zj5S*hdlq4j0yYm}Pr`npHK%ub)V9n=;C~GMhhg6XI|uf7*c|MMurp!b3;Q>)(_!B? znDZn#=QN}`eEG)Adk{JXb_(pQ2^%xVwAOnZz+jTiC+j_&j5`vpR2gPC`8dji_c2e> zTFjN*;Yg_f>4zePV(Z~9CiIMl;HAe#gDz)x7NyEI9YLVgd(SSXuI;5h@qG_<)t2nb3_V$2 zM5%#dLIU1bGHNyM6Vl8fkywMp35U+8?rqNOZDX)Yn;_)iMJGlWJus%IsgQNviu2CR&CBF@Aok4rpOBO0M-fR>I=Ma@Rck!u|{=A!slnQLH} z#JF{W6|+_e=C3@SB>UP3T{pQkoRyQB58<0m*VXSfYAQRV`OcV{ZJ6J+8-uGzrIwq< zX{rr1(Y4#9xs4st;<_NAL(*`1*C;l)Dyh?t*XwMYoeSPWgtq=bUyLrp+9%x)9*D}R z#&-f{XG?_S2#evK9QVW}jQel<;vPN{Gb=pYRol?sW&{)HD7b>=_3awA(6Hp1 z&xiNSztG{`RB^IT*EEz}b0L)r*@M^P#AY!SG}kPRH8Savcv#eo_p~u%)=D+Ss-7>F z8w=H*p-i+u&c0&j3(sMn@>{!xqpoSaFWYxX`8w*J(z{>E$LzO2w@WISgztlPsf>M3 z?-JlVCgUXaVxH9%$#53#xw=BxJreGDx))^k2)LirEtK7na6hFhkli70KdsA?-DzuYQ?mO8+|TKrl-*b0&Oqb7v8r+bs(3u{#%+%!QA|2X*72z>-L zls#GEX4vqw$0XKj&>j+x!*gdF@9GFa@h{>iT+7hrl|w1w+P983z#eK2;Ic`!vVt6<)SsfPJI%%5Ps zfnm&eY1RlHib)~d(_upHajCb&^*yUuQxU1cH{DFve2gcKDDkS^>{O;IiW@JS#fyHu zqP=%kcUu8gaT&C4Cfw2vQZHX>1dlXEIB~{UxLLYSA0rsBp0NYx8rsOnjy_Lks-yi! zF*E6!Oza5w{l3aulevbRhFrAMR%Vk%*wX*|+?bKtztS}+PEKQvGh@B}^jQ^LJ92j9 z2C&Ndi3OY~Epy7uif-(*f%C&zUDE>gI(?Td?Wm;EZM9R5($<`1KHiYP!Svp|rrrq$t{KEL_$T(gv%>9OInTJ$d;&=LxC8deqE}QT32z zc%$1nh(35(9sU0;~ceOBkf+GZJDpB$bz3jcqbsK@{J6WOAt-%{Z1**F;nL7b^v z`s>7U=`S$fO{Cu@jfj@U?tOo8pv=cp>0IL#hkz$tE}dEC_igA;(`L6&x1dp;pxi&N zs1#k=@Dn?W2)jml$a{@fXQJ0MV~6)HhAS7vNs^bnEO?i}|eB-U~R! zU~S?1`CTt&2`XjR!cn>3NujpyB%Sq!@4~G=2i_QF|0)rz@#uc|ocNRI1g|L=^T96f z(A>j&4Gx`~;;CALYe_uCB<{yB!-mQH4N9My{-3XqmdT&4Aq-5#cMLhPqm+CCGw#V! zG7Tmg=0N5e@-4>YT<|x7Oh#5`)*oQ<^zo&6j7jOpa%AR#%fI5wJXQXh0$V&WPg`K~ zzMop=D9=~15%G!zUoOaeUWxVo5l2@3k$hD_Rspjxb79%SFBdAFr#pN#7mB{IwAx>c zbR9N#io>v`-JqWgz73_(PBE;9evda;!H?9Z0(ulUN*PvRJztmv2oK1uZo+ovQ4ZHZ znZwm7diH1FZO7s8t05f;68_Py;`DfP^{2EHyb3uPv4VuJ+ueB-rphw8{k{r6g&zjI zsok-V!n@Lj$+)y6LBgjPX&Z>XX;$}ZE9lFTlTnr+ywM2GG|2$=jWiRN=AfLZO)@7* zLhZu1z?b}rvlT0)K&{GAtDPwCQON*ajqw-ItuoXI=>DM;*XI2=vs2t4L-$Vv?`0Tm zfsaw&H8RWw%*8`!8|Z{D&(RbYPr!~~D8;e?YpIOYkC^4d3tcS#wCi+XuB)~%)Xb#K z%d&8t;Ht(4K{55fw8}6E+^6tGA_;ayTmZ;)f05!pgwKDm^B!)P1KMXVo1&{APPTt6T_D^r%O_qc*`w>!ln`{;|* z!nENWg;Dy_2_MKWir(Lv2zitxV=_1y6Oi8*14dao6H{7|t8&EhpfBk?Yd`YUfye9Q zj57V*NYkA!chEQnvrc&R+;@^h4x=QKQ5NvoojRcyuvMhk#THt)Q%fgvV<%v*YMj+w zzFa5dp93YStxXEN5&UynC;tDH<{qS58vY2vjcQ7_t5zJB;gqg)0tfhh6{T}e+IKSi zW8^*sP#dsqUT<2no0jRi@3npgoTtSK3Ki4#;;R%ZymE?`&xROg#OOylv$|hju?ydw zQ1fY&vKC)VN@Y4>2*S%XG;UAYCOMz|h@}Peb2<0kw6_LJ`)R&T=sSz?q-t=Ho=;bR z-!YN&j9)=|);Ltwqtbh-qf+%mnr{YDxD3p>nn1mMX)m~Eb-%GZ3nW)I@g_W26%cDa1F(x%Jscwm19s9T2KPMa)4c|bn~^tuckNEfQsH z-EBLH3SFC|`m|VtRP$Y;$;a|Lil}S6kFfOx*uTiJuFA3Id)Yxr3K7mN2h4^2IjqQ zoK)(wX!%*OO-yj`kg|4)L%rbDgBwW%s0KsMdR9Cl8ja=BPNfdGuNI$w$@H>goyPQ? zkzolqC1dn;>-;8lqQW?auU}rUqJBl^igIZa-o4)pvjt`=Of}3lm>QVcwECCIC5ztt zQvOTk6&IG5OG%D$DH(aBkO%m!(vISCl>dXw(3a7h68xVJqVV!@Ub!^3_UIll1N79cd}x!eVWs55aoyJIwWNyty7Ce1cM>VvK$?P%hQ42y@fE zjdr1>F?TKXm^dE$??sp=3q1iz68M`foALhQNSFuzv4(uT0f#HxYst!!YY6S<(s$s; zTA=tqaPGRsFm5rY^cXY-{wdIi@+)21zRaPVug$_0Vy-$XuJLLhq1z4KQZe|r9~V$= zedD86>Vw^_q zl5Z~dvxk)#D91zCV`sQb+*KMM?Qlt$&W*whrs^r6t5E+zJ{}5MELW`fP_{hOK9IsC?ne=%g9F&I7j&xhS0KSpdGAF zs<;g^2X<#F-1LZ*8ElUgVoXv}QLQ=g)% zx)wj)Z6*iY&*TzwmZVDYYDb@V+Rls#E(uH4-ck%G&-@rY;+BHyF?18#UrQKMGc0Powt9HPUwG|PUf|6 z1x;%i(waoev-1CxR?fH6`jyBGd35;75GRVt^K zc^qipEeiDe7wuuc*t^jktr=XC*YORrK56CDkQy*}r*g*=Wu$xz?zO^r+K#s?X&<-Z zaz^Wc4R2+7pHSng+n(ut95(x7rgt{%d)jpFOs|94kU6^bVQUNB&V#727DjMWVE@_l< ztoj3QFWTqwrwl)72*F`c%g}aZcd>&62U#N8OI%7pAQhJ2b|v&4f-D+y+kJ zW{kv5jNdP!65|b-!`gQCtjW_(W|EZc52REBPv4A};itWwscp4+O|VsMvj^cc?8uT? zg00wk;0Tpz8ROiMl5%FGq?#YEntn~aAW~xHYpr9mA|=Iq_`$zlFfCHj07E-JUIEDT zNJ%|^Y!-!UQ!6sh9kVvKO0x}A_BqYfD$TUm_)2m?Jl#vz&a*Qh2{k+gp5Iw&bxx4Y|khNE9zR-|9N&z$BZ=a-Cd0b>PmPvMvz-7>9fk}RcK#$()1Qfzebs;$b6 z9{!y4SgCsB4nCV}lPrcGq&TN$qi*+g-&cJk!R_c=LN-s}6`Pq#X@K{2S4j9-4++Wb3J+l_sjkJp<1}RIT5<&@BoNam$E-k1 zhaB@ibNDs3RmNTk?7II8Y@3Xo4{Z1UfSt|JTFhQ?-Iv>E%x}mX+A^0z8A(G^0;fs5 z%3EC_xuN!BQn|Hy#@A9EQQgb@Mr_-$bT+3;CFV=MZ~T<*EL@1Z+of`RO5aBk@lGJt zP@@khSY=f>3#}AsW=4j|#$OQsg4utzuGIyJwuP7~NrzbCb6~x4LH;ge>jFAq9pZ~V ztV*f^)S=w7pFJx!_WV*OOn;z4de*Aqo^H})clnn4)!_fc@M=4_)B{v+=vk}2*^N0t zXIGNz%?eV+hvdx5C#+LiXH~Lw*y$?p|2wM||Ld(P{J(95#4fE4`v#21mIV!0zQ7u= z5Z{U=I@eFW?KkPHKV;zdON$p7TqvFB=A^#MK1YfW8drdtr&m|0&)P1xNheJJsokTW0E8C7{<;WceEWNDRR)q zAcR?;$+q1IjrwmwF_(~GcQC*iq-kwHOk?UkkLn(6t2R3}W^Sgf3lB>*)A7#0kd{4< zKfdSjJ$oL9a(6i$bE?8xuCt(X=~nQ~%j@c2*p4}{&cQBIV=Y1IjNEXn5B$D){`gv~ zJgQWl1xg10yi!p$hcnl(wMyaIP2=-){QaX8S_jTjyNx?5&K8X_$KJwwyXfH*ZQFj#+O`zs$gyn!lJ`qN_xT&=LGZvKniOkPiu~JXNHw3a^Y={E0MyL{!qWRSo*enngcI z`npKq=NK`6H4dpf1;|)uRON-mLo3ZM4y&BUpXP%qgR7Ln-hPLi$4w_vv=(6}`_ep7fYK9{}r(j|I!h*#b6Vs<;|FG0B1yUxf zW2v3HkI#Y(t)st0){m@n)-TO_aqgm@eGyXqQl-bNAeBl_9HaD%Qp{asOj8PP_WxmN z$s(mt)&C~;fb~o7DVhu4hW?C~1Ms)|>z5wPJN1q-`L(trgz56C-^nS}mBwtCyW#E9 z?@DDZy|rdd`!JM+iyZ_FJu80bt>gW^skhxc z**6$R?-r}QG47BAgF7@~xH~Lis5?Aih&v)d?~YCgck2^E-H{2w?jZ>}cT|GLJuE@x z9-g3pCUigpZ-hM0Z-72@;g@A(Elk4UGGd3J-}+c#LOWw-(5F;8FjlCqo&>&QEc6Bm z`?WMv;gqti$all&gL$-Mhyaf$rVIyO0;^n;@Ek&Al6m}O|up^60ebBq&QRr)=a?ohFFLelVL~X!N zd-tk^%<6u7S$IwaG?a8wVe}Nfp5Z&7;niHDNr1n@6W~O=30^~^xdZz1Ds!S^p@W#d zmgY}m8akkdnF5)?D&yQjCRuaxKFq;c0>iC$F%3cP4EXdykVVM_wWr&e2BxcwQ6d#H zIFav4TC38`>{fYnSS>^Y(z!f^9|vxHhuG^&D-6uYZpX&VP|V2hqy)7oERcycB-&L- z;k>A8Qeypm2XA9$7_h2Rf`Ktg#%L9dO`W_dg=y0O4_#~pMj`2(x@XS|%xDfYRUgI`WL1MW}73yp`CTSb49j5=88Ejd|>81LV=9%8+Zo{@joo4c>|c zn#6wbCr?8YlTZ$AH6xcS2&bqXZ4%PCbgKR}`W>uaLG#%q&4h%7QW)is%*NO{DUkRc z$U|(X)5vq6xwGYDvV{8qZj=+@7(+T*%L%Qo^}twDK*RTf_($*}4r0A97WK{Z>e%|c zV0m2K(dN}+L|J$(+U|W%GW2uSNL#GzvVcCXIs~+Qc^x@=9PdfX^N6KY3GFWfW=X&J zg{PoU?H&oPi;+tKe=&t4DZV!L7qG2^upNsi|E~g^ybIzhLSQZ!JJ?4{8#9_|9^-zJ zveevq?y|_^EQ$s8EzAfOZb{)E3$OYbZv~Gp<%XY(7(cw#!d>+>_YWPf=9HMtS@cZ3 zqn;l+9wP#-p@7les&_=V72_jLQtZ|52+w z4h>L+E;+R2K%dw%tNZ*gt)SGB#1OZt$F|}iq*UrwtHNNgL$3_yIc6~FUu1etH(!;? z@I>f0zflKx?bVQ_grV%v#V~0xKU@~KdWkuTi?lOcitw|N%KZgW3Tq2BKbrMd!{29T zEqdHBDl0hmD@o@Z<>2xed^4D|&o6I^wW;(A1 z6V?$t(+s2Nse8oi2+E0a1m(_k#9>~}o%YzH-yx6nFuP#Bhgl4{S}{xo+=pRCAGm5H zrt{)xF?6QUQ3vX}3hJ8RQSD*aOi6V=!R|woYvK(&mAiF_%X~&Y+|+^d52KquNBnA} z+X3=Z0~bHf13$H#0FCNAba2s5=aNAp?I|yy9UvC*%pZ@MQ~AIf~L5*El1? zrOB8YSVnG zVYCN`>9Y8Hk2aU`W(^KaF6k+D7*Hk!r^+Q2OoiXq3JV7cJdHctb*(!e=)}Fz7xFucn?UktOyhP0U>`420@tYp%(!=#-kKRt*=dnjLVnuU)!0#K4 zc(kuyLYY1}`^njID86&{fZGI z+VA`Dc4Tf1Kg5;He}zyIuXX>3wWGmR#YaDLUKF~SiOGCa;d`0lFo3?-RECr!;Y&NYUAM#GD1#LJlrm?HAuR3vCjgesFY8-S;==XgD9sb>gP8pxh zH&`_YC#2-;E55P)M$B`gB?~zCM-2P=yyBP~BNyek3Jnp`Q&Oz8#)C#*eYvr(M=&_p zMP@rVLC}}^u4SpPI%{8_AdJd2nnAfN-Op{iO^mVj4)Ky0I}7_thlKCb6`$b$Q=cF; zcoaH18xHFj_AoI`G+WWK_xhr8UvlhofXmpY^Uz+@2o~35j8{m6rkxWb_EE_Yc=~@Q zYnkOSbe_W8 z?p%@8?M#buXmhpL@nF=%J;l#+s8IeGNAZlIH;B6*CSDJo-bLc3bAgH*#Z_Qlz9im< zGhCO%zMg52eA4;(l6XLdEa`<-F9V%3wDu+OBi}56(Uo#*UAkMEp0dKUYic#LQ_uz( zeM~xIY_whR4eNt;#O!c)aU5`Zb+?Fc#h27aaddqrC4+TT7Q!(iCZi3ctV?3mXY?!{ zEz2d**K34S7MJ{(FNrVv=9Ydfm3go^YZ<^S=g=7GjQNHDCl{YJH90NreWvCn6CKh!M8D>{LNkg zlypg)((}vK?(S`shE`}Hm8q8NKemU?#aY*al&|Gwufxg>geQO-q~f>IHa zPv_ycKr{Z;jOi+9<~j_eA^m~!!aBa+*U|6hulizmbkoah^IM#4keFbilnZAt`J$=!d35e5cko1FN9gmz=BStiNr#xr7b zPYN`t9|44e;nv(p~b% zoM7EXl1zjl@Igr0U849gbk?=nDcZ^*T_K9-Hk9bsyxc_i>@0hIuCH!aNy4VV<7%i*CygSj*wG8BU$)>rRPp z^(wf-O*R&1x|D%(1mLgtI-0_2DL?*?&WI1lJvQMZXL#+t9_MpR>xXV;OlXbTGhI1d zVvXT&y(GJs#9!A87vITsOOxyNSZ}e586VmfNJZBcx=rm_Kx?B{d&=cnG3mt8(Z(c3 zyR*QPz$(p5Dns`$m0^1nmEn7ol@WWWhHS|036Q5Ux>I5bTI;7aI@`~0WzuyuTQV=U zk;KvN!&u+_x+H;eOu)+cl&D9n>8%l{+qA*5+~1bi6k3CJRvwWynVIxwAM8Ln@owjT zla8(ya|U+w6S(DZA-idMS9`9yB5F@J1?n}T?GRmy|3`}2ZNJO>Uu|QW(4V00qxcW0 z4XUZi^ml*pDdly1Z;h0>FIcPlBgh)ZGzWukMfiU4Kq+>QOwxlVbsyPyZ4Fa(MpX4= z#c4QYYdxe_)tQP8VyttdyB+-frZZxEw{71Gd;M&xl(QcRKcw*q@?*G*DQHSiql-Ex;b-T=XBH@s`3xNlXg3Ldmz<^7wZ%PaUi0 zi{oNr>Kz4qtf9a`Wlm6vhHu1LXiiu~M5Vs!y!fFf2pZ3faL&m#1Z_je zBYxk@erg9*6V&n{=o4XuG~r$BK(&=2Rk|uh*mN+wmN7#f`gCYzcol&*U}()SN!gg` z3i0?S{J8hIxZBBL?LR;BL0pJC0J)vKrR7;J^!-_aGvv8AI-eYh-q+(;UFt1z9`YC? zEUnu1L!My~VXcQeu@TdRdCuqDhdkzpwAS&*4tbn_%yG_lcSX-D>3U{};+O%ma>wU! zW24K!Q(_zZJ|n&^XT&$fTX91StL<#V9z(eMdUU>w{iESEK>WUNe`m?gl9l#Y1=~<# zfIgw05fTq}Jrj%?nGXingknDV*PGi>Pf)86?d*C+1$&rNi&c)gOQ)haJmSMiH6g?~ z44RGYTE?TnY#+7z4EX5US|-gV47}MDU9i8lR%6OGVO@04VSCMx}8L7~0)x59yP;*_|t$0qx>?a4c zAH)Ca-%{p;=88tGWwq0^&uL%R)@XMC)Mv!=We}yYnDKCMEJIO z*0m>sp1bwd&49n^Km4yYvkjrp!H8|?EHST)Rb^dM6y%o#*`u;{maq-*nTK6jyj?;5 z`2o(7!~UU8L4H@SAZqw`;5)gqq@ZMo;zz>=GA-x^%qu(LXB*zL{|H(j1Df$R@8~yo zt}H;`u?^KSwCA=C(4lX#uU=S5siw+K>E_z)U_gW31lLNZ^#rLv3&s>s<&OroVFPvo zr*2c~NPZ?(QS7cS$uEgj)EKmtL=e7Mo2xPZsn6?;ftE4RZR6rG_v%fhIk63A!1tr> z)j6Z#{$HK~P-^UMS}RJquGS9hnb$#PvexqdImb)7EPJJ0jW{v5sg-~H+L-Fv%prTNvtzQ$NW*vdew z_Gyg28M6-kr~hI!Qm6g#Q$O1<($1LcONj7y z&}A&z;~&lYM(HrZZ?B~zJc#tE1HYN%H+VNYjiB_v`n>t)9SZWtoeCm>KGQ*`552D- zJy=I=!g}=sm^JV(L-?l%`yFWaA=nncJ^>A12K*3U%RtwOaI+0t?D?c!;c1?CrIb_Ir|k84`SvO za6ah0=Aq-GTStsnwnmM&37gkOyVYG*&S-BJ| z?Wb1xeRKO=+)jG-UYE%2Em=|W@_*!)-LFUwQlJwu)F$bTW8x(m2_OBV~cIz>_57HNyC&*GwnM|_FrNfrpff!)<@}4 zDE|%So}DFMUR)KI{LEC`0}-L1J@i#y@-z3@hXj2dM}3Fjn}jf}9JU`m)K)jq9_^;F z((cCk1468KW7WYo{%)*o@TJ&))Ugc;?2q2MNNF2a z=V8iWwj#_5TR@l|?o9}P1@<}ErGWhnW(U$?fzt=~RM_f^swg;+wi9Sa_1&V;VdYbbxmifo<924da2Al>smWz z1&se&*p25838pIzKh8Jk1WECu?seIB8a|EU5#6h@@AxgYVWnLsFxUbA{gw(;aHEV} zc@cTVMeo|X!hRu`rtsx071CQ~A0qqyd`pG&mdO3*_w9pEqgZTz1ik6^eT?)L*;R6S z?;qj^YqCTBhCV-7o0?lV(dG<%-;Nn@PlwrI&yrV3@5&*8Z(JaRVV{!A=?uidD5UKM z`EeE7@TffsV`9avQ7Cm~*=)=-v;;-BX4!YjuIFz(WWON0@@~zvn_r`$^8-1&R`424 zhpEc6tIdJDX9aRt)j1e41tH*eB2H!?&Z>e{fjIXfL?MUVD~HgtdFIzUf|)u=p4i_4Ps#aznjC(HwxYe z#Ah3#5ze!IU(ZdNy4xKIdOQqTd>h6Evk)?X92>W20f30{Sx3)fKxr#hb>t5FuE;+eRz=O{Hs1BY=zuYAITxV?8CPQ zd-wf7oL}`}ncRmPZ_++&T;m+O_F)l10=?@9#JSst3lX9~FA=$y=Fm{Nm;T+4dB9j4=zlrxulsP`U}&HZQz^!O z^x>Sl@y&Nr|79QA5l;Is>Tc@h)t!SqOhf40jQ+oya{cQ3)v=0Ng94O)-(cJxY1joi zd(gFAy4?ELCAsCX9>Qu5-CRURUL6v^cr^vP4PXG1t}=g+ zcG6Z2gkikMVXv}s>=tP!Z9Rk?Gnhf^wT26?9dZY9KV~2p#k8fP?R2&0_cch0iQhf= zua2+J{~IIF7y3brt%Df*&y$viL1()LX>d7cj|UBogIzXAgRg*2+d-d7z$yWo4@2qi zPTEXWps!qmX%`~x)(3BN+*z>)d6>{3k0R*v=}ptsT|ufJr0I?H+rN(+&n=|qYn|qj zzjUdTPs@8Zni_5Y_XktUlvC^KxR-ktHqznX!9WYJ4X*)nz<0w>XYkO{J70_60_W7hU*;O<(}I#^GX4oaT~T*C@8pg2kvGj@ zkv$(P%g+y$&;x4}%cPQd+K-|!~ao7D1aUc6t+$D&6ydqFv z{?sqq?f+TZNxz7BrESjOPKs@aLz^29-l2&Y_@eLj0NS@?0Y+=BVHid$?)r-!@J0F4 z+(Y1_`vUbrJOfdg;;sOlU&5Gp5On_;=ItlpzeD>U1O6@Gr(kXYuE)5rVZ2-i-eYiI z#yApyQvp~9#>rn`?*tyh>Z%TT{1MtNjq;7|SN<4M!%PUN45^I(=jn~^7yhWNofk(} zng)9eH1ob2pnL|_#WoDHN9`H#9R^o?sQt9~tk2q{t1&mR4Uj3Z1HSzO@il~1NX!&# zZO}GS6;`dUjjtT=-5dzorh>kV^O3M>w|ETN@k<2;9EveAXX{gx{b?9_Uk}|cP`=N* zjp|A@B&?bSVj60$;X*c^7N7GLwYgL;e;hPPOlClu>+X!sU$3dEU;l?5=abs5A?8?(qAMz^6RX9}^{1md z4Z14!t#i>=qJy@o-Rn8%al~t?XuXHa+M1f(IozY@!KVf)nuejrp6bnT4X?#1HwkZN zK<=8*r*Z$%|3F{7D^QYiqTi>@Vc4kR;kCqw6RyPIp#2s@0%u&I%Q1$K2SHPNun)8z zh~|{Fs`s*7GhHNMq$9zh+(h-b{60gAfwMLnVRX4M>!E?(T7!QLPOpQnW>$8sQC61_ zx8G>nOZ9KFcVVvy+4?YW4N1ytt(SeXZ)vy?_n}N3WI`lyUx`9krP$Y18KG^HnnTmc z_`=q-^(5tI_)bWM^aVy%IJ^S)z@?v%;?f~2dNSaTOFt+6t((e(&WYc4p9n~VPB0Jj zwox55M|$c?vE+obAQ8L+H6s+~LHk~57FOqnWJP6tjay|DG8Qn>m#<`nfk)Zyk|^*y z9)&y)Aq&!#cfu3*@d{yeCJWhQASSzrNl|y8?CHQQ_!{z&}m7NX4mAW-L;6Xa(tomN11IQnXiAhZ*TvOdo-S#|Wza z%0m(~T$EdH;<>P#6wp~1xWe!SlC#aC_6NDD`iB&`!pk zsPprO-BO8UYbSKc2k4oCED}#OiWHlan>xj(eJ0Kc-JFY}#j_M`tL>Jad>~kvn48P| zM%nd^B1%ffNl0V*qtFVpfV#YGBi%TIz)i;ud#Az(mk)xZCw}-|J~&H7U5PHQ z!{~il&N#W8;e+M;T{rE0S{h0LGepFa%k)#5Vz+V+)i52`tE^Sj9GBvTM`cB4DXXAU zIGlCiKRp=#hQwLjw;boh@z8{$efT>;O=oQA4OuZx=b$eM>?dH;F-!HtJH=LaDP}B()_~!G1I$x&WfWT2}ghThS(vIHlD^krI7HN^^m|~T?fgrp(P4f z4?uQJ%RtjfY9uWsa=Dd@)Lc+XatF?0qC6UzHe!TUNe3zW&~E2ThE}AJby!-QPPIGE zi4ETWB`t=u=%VUk=mJQ17pJRwGN)^ERXq(a?e7!27qIiQ=y#oAmWIOgHa;&A($dudrKM4R`_9CDALWit28UfNbg&& z2F@vkVt&OLaG&0EPVDc_cInwHhdTEtBxgaAI}9j6 z6wYjrZM#cep`<4p#_JrYnNFDAxJuP;6 z>+)?)xJei84!CiK8fOmbaduq=$Z@Z+Afx#)=%halvku03U~MB)LE=>nHc9mmG*8iH zU-mHDe{iKhvwFR8h>L0#tT%$|mZl%u)26IGCC=(mR$uo0R#N9~$89hCi}WPo6U)zu zdEN9@QON9u2XwkVsvVTp>4;?6yhM&9MBx@DoRuE6Ees^bNswR`yy*8G=_8gEZ5mfP zKV=rxwD9|G4cuQs#@*9aP#BdG(m}P`ps9-X8P%)Ywszsy(9rD^lhI;%hj{;{z12FGxxaH7|gIFh_sYJ13anfi?aY11Oq0;SNu7(SHKYaT+j4Kt_?h37)1}(t*(EpU%f%ChYamUtxlgnr_ z;XF@Z6rA-==QM8GJC|QjyT;+0>YRP226XNl;?f@ok@dwSzjJR%lY1#0t6Gn9Z#LX& zxEW92oKT=`_09A=$-^)!4iNSeNnP=mZTp%J9k&Ve z%it6PlYn_R;l|#F(6f{tl5v~acMf_NinS>l-_&xV@3GC!!kLwVLURgcdu4meVcb!6 zSXuz%NTpEanUT4NrRk|^Xx<*iEv|n2&y+(bzUItf+>(7*S_Ok!!rX_Ym*6T+rMJ7& zFM+okH^X=|jNiBWc12UOq#;gMK_PA^N;%mwtJ{h7nZ|B2L&IGhCn{u}P?Xq6^+NHA zbc>BV{W(HHWg!zIwq>v0>^$f0eX#f+!&4|hPe%9MV}^fYF+~$ zYsYQu>=m)UHzVILNpLag1^oM&Kc60+I~?~M-O;7C@I$eh>lbf&4eoZyh`V6u-3C|0 zuW>r_JKW&I+^h2#bo4Yx0lz)-#^5~$#kj@zx_t6orb_6^g`FnkgOh|z|A`@mFgQyG z?W4q2B_Ad0UiXVcOh5_s?xaOYgLzaTkCgnM3aO@b@;h@;zpp$@y5U}0&aTr2^Smq* zub+?&tyijBc~0EtDsJYHHl6qB`I81$knm`Gu-yUO?tZb=dwz+@RlrZhd4+T0c25D~ zwe!W$+14ZOW|zMC#JhB^FCNr0KPSE>Yu4X0*qUQ;ULnCzfZG(N;w$!|$Njv3HPlqJ z^Jp2vkaig!ROzF&OS>u6%wf;IJP=*;Bz?Zu3x#2J7fL3vW?rZd+^cW;`; zoj@UF#CCoyNeV3^v@Em^JWg29`?l5ge%xcsqRex7-C&ugpv>PN3Y-Pd;Vc09A0@`E z>CksNh3^E1nBW&pxwO(Bl_Gfar zzLd)qI17?;k&xJ*p(9Ogm(?Kdm zDgDhJHCLBsZDI>)&yPjwH3FSEsh-LG&ttTsy|4I|_U|anbFr_pE;mZ^0M2f*FT432 zg;$`*3lUG=zhl3K)ilmcVt&=-D50-J%sAs)sjO7nH93Uu7oYP4?ub=4lIHvS2ytIy zNIVR^v*DmE9P=kh8r^zI{4eNoS2V?--RTXlr^Hu0mZk#e-zeIcdmYim&8)0l6DMoe z40W+M;q_A+)nlVH@B6G6dl_*W>8Y7}5IUMv`#f!*4yi2gYPk{Fr$mSM0Yhh@ep1Wc zYG{9-!?_wYH0UU7_+C~kx9=e98V=+m|Xr*Ntth+ zf3x@IaaC5^|M=d|b0!AmASk4kCvZSXJ%Ea31EAt`E7VG}g2Q}JCIQ9je(Esekm8W2 zO{h7Pb;BmD?2202a0jgJ&8)b`w8H8Z33QI4@O`hnpL0OF-|z4H`~5zDeE;~u>v{HG zd){lWwf5R;?`I#sU(J5QF0Jm`V!t2S_Xpy%XiPKZy&tpN(AiUwwp{HjV;j28NPv!!>#=+A{tU>3n=;5wn+O< z{9egf+dg}E>W}txTVzgpYUG-ol}px~tz5ErXWG8SXVZRM9G)JzBt3n}lJtyyOLk`b zxa4d`WNvuolHBynB{@4Y_vM_;48V8Cw}z)@tq9+lg)gA87<#e^8rkG`d1B~(hkXm~ z6&Y}VBxj@hP@KP`(cNSY#QV5qu%piXfkk+Na zvi6*Ry8mJh&53AR`Q<;|=Wt%`INtZ4nTa#3wNWkYn}0I^r>t!*eg_00(Wl#|w;4J& z%s0mvI@ivdpU%Up-Dj-dxZ72JYO` zg;l$qR%NWAvu^%z_d!R6d$Jk#5aXNOTi{Ny=uh?-r(yPHi2aL|+GRnzZbQ2ot*^PA z#qBwVUp;02);0FBp>x~((2BMkV_SfF+}&g?pIx!o*io3e4L_X7#~gPbG8?~`{o8lY zTU6Ys`wd*f$zzKZoYq%P`GivrpV7vXI`|Huo+hgqy>7BnU)}?J$a;sL5_#O+Txk5l z7biOY0xkTJv~6*5zn*XyIvw+G4O^6o8@p1`(zM;~77Kmt9{=0$Xk{#|ig&wDTdUnH z)|!|M3jgEf+WikgPj%&-cdfg8|E$T`(!cU@d(Mh%Wvu_Y1mb>CcA?d~XyNqjtv$5yy+8d>39kLOj~qn0_o1NM`inBDG6II~mje#uG{ z!P~Z9WD)nlCVSrX_e)mHudj5|S@b(kj-6$|x&HI6aA1AQf`d!P;M@zrLoSb=HF?<> z+#`G5HIPPR!NKJt&{JdBd7QIwFQ=F=U?B2x@pXKnN+UKlw6q;xGEvO+h`GTV(|>FQ zq`-xfy%gAp_h4LA2HI>mfcg?2Gniels|u5*zG9l`ZY_ zI<*tZHP3IoqAqh_bo-{mb@NC2L03NA7MdKUTb4mO*{1#6V8yk6&b#A_IKfX*m zmJ^!Oj++nONYiz$olmzK-v<5q2bb@aZ*qd{I}_;s{MW5PHofyxv~34&qB!P$J?U(| zA1nx4W}LC z=V*5CjiYn2B@;KfkIXmE37ma*hh?cUHu&&B{OZQBoGp;Gt2*fJ_*&dyN7~uTJ)7LO zOjIIGz)p$YFss2jFs#S5qlcq5dO}}Q*z12%Sm*(<7XcZ#*J^+T;E(ry>Rz#o4Icsx zJ=kRG(z$WULmiy+fc;*#sX^^hF1F{~{lgbNTkNwiMU%ZiFNk-r?%jJKOKeW&95CwJeU~l z{4q!OqrY)T9_^?GbvROj4@0M$qyFgM|Ie)fEZ{^7*4_TU2K!I3{S#$unf~3U99m(I z>)9Tuosjm!4p*8$Yv|kSuZq6K2P9TEK8zI@T9S0$_2i|}SrJ7f;p;9fpJf-m)t5?e zyYFSJ$IrW}E)~I#%^&z5zf=f6S=Y|HY?mg3qH-~EC6~Me#Y8 zvXE90Y11!dz^@bjhc2bTZxH?kmu&c+cDSC>&%LCBn|k%x>JiAgmWNO?z^J zeRuIzKu1K(XBR_(m&w3O>&4cRSdsIiixCK$fUuT}5zBDnb$H}5XkLKd6*1%CJ9*KL z7$tlOVr~N5C}Kv#_uj?5h|z`bL(E9PJ4MWJ_zqlb6{Y=%m>U6ahJ?JM*^+nz{4ZRL zSU$xW@{+qRd_Up&0?!fT`xSBL@suG>36ETUK=eEN;+wPf3W`d*_{OYO z;d|)fi;w*HNJR1C;(f)f#bZjAl?Od zUvoeFEU?l&xa?%jR)-~VCwe&fA{*&=b?0@^Lliz~?~e(%PE|Lq!hOSy9Vab`Pb0;s zixju>x_OLGI{Kpt@%|#d{p6FP#*mAfaOX9R;DC#cSL1##B<9`L z(ZnbD42>*z4+?BQxk}`@;$At+UO{=>?%G)qrQ~aOSI@Ew-_P!XvmIO+z@(@aeRrgyUi;09lmH! zb?v*Z!u`FDPYM|K!^x$hHE+5LQO0kgj7E1p{4U{t(VYvwTlk-MFNPnR3~1@IZae&! zgnx@W3;r(Q-{8)G|FZC}ai_t5Mfj`T#G&27?{Fu>-y{5wxF3Wczb=C^OWcd#=fa=w zUI@P;{C4+!@TCCQj80|9x)aQ-km)x$lDCDEzbCe}La4{L|dC;r9{# z+ug*izQRA*O}y$S{L$`d@cRq@P3{Ev`w9O@cN`=}u<%>lu-hc;au3qqDsboLo&woo z7I6dIHzUt*F)se@Sop(*-{77IzeV_&I|et!j5Oe$IA=Hb;cwuhKY{iS;wiur3qE@b z;X}X^HzTeC{-f|aUsTvR_*a5AUc-}#xYzLL;jf2#58?~)tip2^Wpv<)1)tgR3_*M% zo?=Q5{`wJVBH-SFXD;&ZL7KPlB!Guk;7LY!4W4wweFAtK>bIb6#c&@*_*Og%kv`BsL(#D&n4jZyMrM5oc%HW>E{M#G87^x6A#Wx>?jPyyr=b^l{Pl z$exYxf1uvo@ps6aR@b1OI*jyR)EU2ROCz{{&l7-~RbNQ&R+q77HK5Og1-8}2dTIfk zQsXb=D-`SQ_Qj1NU#XR%mS4Lo5bG4RxVy_x%Q@k{&`opSF86n8eyEE`k5w!r$Co1pm+2zmh$Cr@H`fn-_kqy9cxEFELf_ zU)3Bh9`<%;Bh>|Os)laj$-`H+r8;)yB`4jfH&UJO&t877hZuK zw<>psdXMPG((d_)_0f4s&*@GAPn`CqPVK%EIQh+6`u*Lr0lU5M-0m5GFL~iv-O~VH z_QLVq@qoL%@Xg(~17_a(qPnL5R=hBN3p#9sI4H1w{A0?pRZYy%8 z>6sYwe%<2$Wq|kZccz0+9tJ3?6ZSXFde)JP3Cz!aqd1J%Bd>9)>g% z!DG1yFGbi!_{+dgHzLg|aJvBig2#w*?nIie;f_bTOyoU>H2dIw1NccQ7wIn`EDrvs z5mtk^GsycMo?G!Wf%iut|5iK)k!CQ`wz}TBqKt>+)CFU%BVOAgZnb*9d^{|z(U{Zr zBJ9ss_@onVf1NH?Kd$5CKqns`gw#6_QzlaX$(x$^Y>!B7(NgzvTIrQ7z}4+uoEKan zPK)!x*;h6|qw5YJZn^i06&$@5rR7|~Og?{M*&1M>onn8hnf5h_kHSzq1*B1(MpUmrsHcKcC)}%!{y1~&^UpuJ@_u9 z$~{M&C}K8Vo`9Hm5wq=bH2i$j8@qlM};s3gP6X4licp28xkP2Qn@A62%4~eoK zz@1o$&3xpIzuSl|A4r^g9iq{or(N+Abtn(yoTo>{68V> z$B08abUk6)MZZHX_n=*ebjiYVi>Pq0 z{%p>d_6Ks+HlwP?O$ugwNsQ2m>(Ey!;e6Lxlr~h8D&OF|ewF)ruQWW}RSWnAE%wu{ zYCunVV?XYy03TWO^yO}=>%A`03`com4|V+)V#j#l*Sj78e3Mqz%Uv{|+@e9dyOsf( z;!XQ(7tJKMLb|oO)^rg^=7XLZx~kj>dc{dpnlRClxENvoC1UOHt?%09o~Bo6Ckm80 zZDIznAo;emD-AW*iPAE=tgrEr$zr7EWypS{Jpt9_ymn;$A(i z$y!~dU8L*Xr`HLn5Up9D=T5Az^mDwkS$x+lq*>_g$<1A)CsLN~3_x1_P~_H+yG;S5i+ z%o&}So;GaGPCRGH&4!Bycg|bsU1_~xPI&qabJFpgB{u^Petlyn9{Lpude>U7pK~_r zdib7(55Eg+9g6q!)^69H9vi6lM^^y$;k#W5cCg7^q}ewL-}QNdvy(UDw?zNU*|Epq z{ugKIw{Z4uC1<wnyHM<{uVn|GGWvHL{h{-Eg(o zr~A77F63bmw*a5D$ko#!cNXP--Qd}S#eN-YyZK^cLWAwbFGIY)0cEofoHYphv6tGT zI`+PGLs(j>F6^6PB`mDO7hj>ImE8T?D@B!9iJUDBFW#BjP+}`?DBe-AvsCY-`?hLv zqtT7+bn-~<>&*?XVk7XB1y`{{*H<&ORqi?3_T!f2S#kDD?UOp>E@`dUas0Ync@6tr zhbbNGR8x(KRgJZYX8c~pdvgaSZUrvB5jWl~7j*I-=ww4jMB-4~lJw6DSV7w+d zq}21i#Djg3r8C3&(Vb&u^^8-8=A?%Acm;m^BG(GhqX zqQ~N`i@t=nZ#4Zrj(;@$V&Co2mF|9Naf!pQ&liI`H8#5Nivyg!ro(-_II9+o-}{c% zb>0U5aQH3J`mjNuoS|X2hT$w;82vJB5HPH6oNOO3Yk|-67s&Dn9>&?XBezzu&e$q;XA@_i0iWLiPdL$L|7t&#v&%jj z`MzXLxdFdQ^>zCwV7+1gE!Z(R)&50$c;Zy|@FizcRoqRW;`gF- zog0e6VdYngK^aNk*wRxab;j+lb6YH`{S$V|t{~0V?LjzcOTP=srtiuL7#n!%`u{wg$t-7`Q(*8aJLs?7!Tt zO{R@s!WTKyXJh1?n`RBR-)i&S@D=Vo8EW&}Fnac1+$=8I<};Wmg>S?ulct+&A0X^Q zJRjr1ndG=Ha9(=YZ2nYT!q_D4-TbRwT?G~GHTeQuz z4f!lS+fahVciUi_-&3dud!&JLPCj;BY2f4cm(G2BYw3o^PnXJb&fVYB`L@fx3Tya~ zu{C(;Z!cW)ER}uz_RH^_wY<|(2bk`mqI;3(EF9fS^)$ks$MX^%k_&{p^^HBQhkEjG zo=!)%F`Zh1Ta|inKT#LXIn&9jGr0SZcFNAQpK6cTuP$bhhp?(@EcN%ejCoZHeV?Rbk?=uN||uiUZE4gXI+_B=#HSXuGA}J(>m*V2)`Xo?vgG# zf8@XZtShUl628B>Cp4XP*}D9;`ESJ;uqI`LsWV~bjM@6mgz2m^A=G^@&26&e_)+^3lDZ(aKF)Yq0_%}?;jhxF0}b}?tR3kbMM2( z&b_6E&b`Zd=ia6JyDt2S5qG}bb>WiI6}t66*9Di-H84x*G9SgaRQS@O**Rv;t6kj} z-sIG=8%E6Eh)5!vK%g;Bgl%Zw;M2bk5*AaT^fM{#X*PxIVfZoG4UJbuL*_aWLJ!2Ru!_?;DUabp&7{yG{*8h5$_YF|$^Q~WT;;<3I9 z{S)I|g2z3Qv0D*FziCZpK1*{)WZYs&C@M(JNH55)UfDfv@V5oTR6Vg*YponS32kpA4vj5Pa*3<;DVZ(%{P zC!HuNb-64mH#55+Di2@m-f~?%s?BZyxyG1$01)k0pW@MHWrRHa6dIHdZw9;s6 zpVAo9!j|Rs2^C=zu1<%(=N9xLW?6AsW?}xaJXvkgioycfB4mw;_Oumf$;e#p!Aed^ z$wV(IC7^W?W%rgW`c#y;+>0}6ax~B;1NyYMH&APEZ-6(|#O%EPkh4#yx37KD6&Drc zQ42r-rG>?yC-Mmdq*;5tQN7-1>BZ=dNG~0ck=i@Lf_%K)w0iPe)3n^yG?7;uRY{j6 zML83*?NlVNoK;L79Eb39L&WA%prj1DCn7c5Q*GvolET#N)SP^biC~YyqJoTN=_UE8 zd6`6T=@}WGOd1dTjx73wUqu>y!uuc*cTh@RqH-v`7nyy+(I-!>zf13pAxe^1C|Z$j zM;BxVKrX#(C;<(rsre(tkxpe>C#=vo)qXXn+C7{K3h|6@lxKXSkS7odl?qp zw&!>|4zGtX;1$H3zO1;UAa8kUk%vBuGPAu5-YddnhtpP&P$%ln%)4!bH5!QjpFgaR zcqs(eW%p%1ZQ77>i3Zi%d`ui3{DQx;3v&cAP_s;{%^98~o+0r_QEd+CE!RUTz^-h1 zaY(xN2HHPhnG4Fg6wTwI>uij1Bfck$GGs-(QQy zNovNKj;X>`a7r8JADE4OrN=iF#t>FQGih4-l7cK2ot=`NohoMY^n#+I{DPu9MySrs z$y)||u#(KY!r~PB!^I_;MVXlKy(v>mN;31=M46pZmDrKM&T{gRG7E|G(=%xvBMe4~ zA`7yziZe^{NC4(u8-PlwqRjl_%#`BXfeH6|tn`0Sf1GatWrKt=TfYCJRbgsx?S9I*MiIiJn|T4$+gZEON6T(zrDsI-X=7@}Vj@tDjs(W2zapTxBnp01 zam`4glcM*6>d^btQtv?gF6o4;iq@i$k*N81i6?t7sj(HbscX{2OzKm$76)N~0%f@9 zKonTkt5zZ$co2dH6Jct8YHop0e=te(l_-S;#8}!udaKXv!*{@vlz@{bv*N;KMXAd% zLMdM1*UKmh7WUn=88VFG7$?@kYUM+l#+t{%oH(6rN~6!n7&QvWkkqy8hN2d z_raMahN%}A7+(k>$RDpCtQoJ-&GwoF$QyZ4uqKy zQTEc5oTb1%sOj3mCdL9O6jfYWn34h2AaB_UK>#TwH0$=A;!|l_yEfn|C4f?BN&w~q z!L)f22hcleh;Cd=EQ8?^Sl%5{?qc9^I#%9thkzUh`>;^W~$gU^fP6RP&UKJLMTTFfrAJfNZ>#M2U3oKEP-Be^t!{yg2@-e;^_t70P+nWUm*Dc$!8{? zS^91#->vkz#mEBKZSDIaJD_QVx|Nhe|nAnPV*ZZlYHty+#|c)Ij@iYZtvx3cfv|7fQit z6?&l*g+=rx>P;q(fl*NybD7_r&`MR2N@ zQ@xzsOmrBB$APB_4^C|ZHM9<5z#1IDwSvz3(pB>aI?>i_-gi-8IIe=lRo|AUNadi(b>W-#Q=|Bj4NiT~*prxO3u z3qJ5az2F1?(@XenC*Q5~xg0RQ8+U&sgkSBd}W1rYqN693Z+Ao!nN zH>bKe|n)5@ISpoQKQH=l3pX|HJo1I^a`Wbjr6jp;O;xg7}~E)Aj=>c!`U^g_Ly>g7}~w(seMdO6k0sa||mNiWpPsa{U?a%LfV zhbiVi%9-g1ufp>_9zA3Vw)$e5LoF)JZss_sOZ zC-D50;vj1vZ~pJ!)fk}J921P0CKxkKFlL&j%rwE6X__+A1Y@QN#>_BHnQ4MC(*$Ft z3C7GK=!FT!OcRWmCKxkKFlL%y%rwE6X@W5`3ucjP|I1i8!>>YPjCEYkua3Ps&cKcQ zI$pzT`AWWuuO`FXfB5G*hpt>#p{x8~##QO6b$UInB-fktK6+pMe~UUOkQ%3<_P^OR zd&-+B%eQE*RdeGsH%W7C9ym#+w`p#n<~lUDPIDVHw^4JOG`CrEotoR`ffveh+5OTr zYpz9et(qIBxk;L9(_F#plr>J~|NrX#pN5x0h#&fMXl|Y6{_oS~WLLbCW!y24Vv4ixlNkethr9jZPQ$= zV#J?Wb1j-{)!aDEP10PO<`!zMLvx`b$iM%W?td3v>H=l;g<8M`x8<8=-&->1qkI*&= z&dT(}8*w(#lz92ZLHH{Cbo*X>FK@%07nj5S*}mvk-=`*D^IOz(Bi7W!F4yyyEm_U` z5;k^WbETpP|rxxT(=$?w8%UD4^T%lP(wwF|#c=e)tfoPHMV z9uvk7*`TD}r5V+g3MGHpkZiQ3d7qiAO$5_Y?#S!@2o6Kzk$_NO3(# z2?#|$K+Rn!QdW1w)iP&t)x8HOA3>l}GTF^#=*m7S)+1^&m*jH zS~l}NO61+IE?2#uIBv6giky1&6qT}tA4;uYfumU?dz1x6qSaXQhN}aR#CL~U565qc z+6+haRhyAPKT7=v9N!dmJp%P>)XfAfQfiN&e}~og5NOn^C&o z?>40d62*6$T7f{*pVjpUGz6$e;rK~e5b(L^(SQl+XB79Gx)TmoXCx>5_X;P#r0xL3 z4ypH%^A@kR8GOt$)nNi+i<83{JBS{QVj;Dx6;N!gO0te$FS9?#B5eIlXX4cNT2O5f zvm8~~jWfl-@l9$Om2yNCGHWNVbt-;!4~jU|sMN%zGj>cVKVoF;J*u|D8md%N;BnRn zUJ2RG6qJdch?E~9a5Xbu$E%$pWf=`4eoeUv8UA{81{yKNVNe_`DEc%%jUO5faVVx_ zKtE924Jg`~taMm22^#8wGQ>zngh;AuW&!ASaDu1cla}mC*arIWCnGnjf-LR+Y#r-LLke5kW>S!OJ2ufcgg`b0s^vj zqOf7XqVa1x0JX)}Qv*q!r4CVQj?^*A=~+_a3%s7!Nj}<672U$ioWxZE$#n_B2^_0FOL4c+lzgFn6Kk9v z!a~-8lHougO+&SlIj-QOd}TJQd1vspmH_mRHB5W6BWk)Q`=Qj>0gVnxv^bYM?e#HH z(;N zj&{c932}&ge@w0pU$7I3OAq67nUh`Wu#boQr0JS1X?a3_=03&H49m(9F1>n zUKPH8rk>RlDDlbH+Xhv3jABm9VOBd{G(!1C#3|n@I_OJ0Row*4qb&^y>$uAS(qLno zWXt@<$W{+j_|bKc7Ce}x)9}-LYx5-Gn`{BNv|5zO?OFy;N|H9_T|h`spxGw!@dDmM{9&jgI@R2Ok;d@9&KeUwC6=j;uVB_U39WwSH$+_H>uLxM z@p84EoKnmkhU#FemlT}?9Pt~kE{wAG*Rr?04rqa{?oF*Cic^~3P>e}_jMovQHow8w z3hGgG6u45+HIqZqlt{{%@HuOKgEb`i1rkD9Y6AH>lAoTqBosy&)`^sLXf-kfp1G>= z>t*9Ncv@|@e93q{P1lAdD5a1Zrb*0h`IPZ(BCtUVoB- z=5YQ2vyV?_96H~$%tz6{yyU7!&U_%s^gG4uV>dGXftVlQIG}^Usd_)0oa(q(IK)+? zhBl5R`GS1o&9OT~c8DjUte_^uJ*CBkToXrHUeI7vODQ4F8{@Kd5IO?-kU25if4&_( z%Idh01~sTZAT4D>T=pFrGIxFhu^(OmSs z7IXN5otQ9TPzwd;2(fKBy0#}qn}tEOXob3IjZW#jF(Z~Z+n((nN1{7 zLV3B6d|InT4S@q$BY&KQ>=w!izoMuZHQo-DW1YfX>IiD!6%AtcviUvEfwI1f;Qky<4D>mX2MzU#G=LLez7B@}V~ z7iFsxw8ryI`kLN~@Jl=IFa;Y?1D7x*m^B8?5OS%da?g%HKyy6MQG)LFK;Hx^&j!^a zgOF#+AWd{>jrRmXlt2x|JrdLiB!O<@k#4eqcPdp7Ps*JbKT0XH-${rJHQV@Thzpvl z_@m66$?WV$ri^5@i-KqxY@L=xD~9}*N@K!E=2URw|89}pum!W)0Gf|B*@mG$Zdw$; zLdr0q7|QPP?)tYau^w4|UuQA58Ltp=?TLIVuGL3T49idhH?9s*|w z3r4`hktT73T-{YA;Uh`;xZ7okp;&v`>7zN*zvvQ5Qg8v#7JXq6!q!fQaDwVg04Kpg2yXm&8Yof zqVdYN+z)Y(gSRF{LVMzCpgjSDGf6v?x>SN46YT&`VcHDKAMxO&F)4(!8Tx5jKY-O!i2a`8YCvxNxZB@(H|3mk>nfji=rl>xqn2b!%2_a zo1}D1V6w1{iVn+8t=%P%tVoj@K+21hrnO*;)-Lg3d}* zr3R|I@`TjAcOq~#gLuLKkc5VKA|;CS`J|Ov?WlHkrDGsBBvB2@8bb00p$RA(d3j59 z^@J!ANN|{?S=A|9(XqQ(Ae8*1`7E#<&H@(LL4?BAw+U4Rm@p)vl&6&%EK~rM0n(ck zg+}Z-#e^|JU==FT4)w=9G%{2mgP<445F(p?C%KXUJ4zW+>J^ul`@xM6R{RU_k+}l; zZmfD>Jw|MfQr;;A;HOFr4Zx>zI6hOu2rvIcO6-(+G-E(9$friOAnq%gmWVK&8Rb|T zvV5Q*>?^EV4HsfjbjuuFc?&YULm9{vsC0q@`uB1GAmUU(1?JaDIiW$Nl=`>$(4=+f zEtZeTwCwa>G=m@#5cMETo(##LI2Jw5ln$kgoHj*0O%Ss$sv(D_RuHY_x=S5l9Re?Y zV^H4>sE=`U3>HDrq;E7eO=9<}>1OM=YaEgEl0 zfHa-K%npG_)xa9{tC<<6d#8s$za~s56?$!@A@U(m4Aqa!{yrs9rIkYq^dxDFzxlzW zyU4iWu|U@8u;vQ4(!wYWH1EVZhYVRl;ZcW)id2X~^e^abf(+rqV9tDvsl)ICNCj{_ zHl)@uewn^(I2ChUrTPN!q8lq~sKhWH!yVYF1>~ka0Yn;L!4gEfbFQMogs4u% zmGQ7h$fdJ74f(=(b0%v@e!ScK6NIYD%>RaCWagjY_%ZV@Z~_>9I0KgF8`>&GMOLjx zv@}t9^KNooui(Sc2!!iFXZ4jiaqk*DYCQG5kkEdGxDYKM-ykQ}i?KD?mS&buSPGS7h z{UXRl_X{aQ&|ffVgcB8@Ov8b-#HpYF!tYFTm>mO)4Cj%uy%wilAvlk(dgNB`}K@%S{ zOOZ%viuH_&lmDGriZw{JfQZzufC92JAj9X(vP@V<)I%a4`bRcE^+`x!NU$BeDtQ%Y zfDWg@Y%Rl@WIj`$#)7d_v^u#`rxEl5LS#+91>0ps&ro52plXg{>LGz-7cJSsc~T~p z&aml-r8BLk>%b35qDNfzh-nLHb(dI+s=Jw`rG`xfslf?>DUEye2YCDiay*EAN{Dft2CCa$akLeQ>X2i$=*7`>_ZGiyp*cc_*u*I4}vt zfl2mrY*BzIuccit(W*(ifu$JSH!g8@oH=cFwQ)BJ+oH2lTrA=UA>bp>F0IkAjHgi% z>lL+GaZDS=)K4Lr?_hzj@Std6E`oYjg}?w^RtRFVOHKwDev(t5n)SUXU~wBp$5{_gE$g8*oNpk z)n#!1g)^A0hFNU=tB3moOMNUS)CZ5Pr0sQ~oTx6LoWOBFIZ+{kpt^?;Emb>8217kq z!oUcP2|;fGckqr=}(dID)LU@=|5DNIgv+~weN_;Lt z#|k737E2l|1r16>-rpCIZ6r#bW3hWAxUpf@n(CthTz{PJ8bNm(xbU@QlSt(G?{?rB~ z-`?^Rn})4+52R=VAs68Nxrj^3fHQ+s zBU0V_-y^D>_9cJbme{e>DQbA{uh75m zqCILhsvW`(?0{ad3UQu%a*C8GAqS^bu;81-4k~`boLUyL7S+ztKYs?329WgwueesZ z)E!tWhxivtsT(fzNJFfaPeMo{rq5qUTnKBnn7jq*`u!*?S|gn&)Nq<;f5o!JU@oix zY0x&cK$c!FM68~n?=)LTS?Ryh4o zF>k`5onHM=KKUL&-i`NQ8L>*}1^N+$Nd18gq6TFb8c1t&i8>#d-3PK<$PlS=$hP=U zKJ2Gz`Ow=Qrk_NtMhic(9_S}243w-N3(I9Vo11_Pz7ca1gz-Ti?O8$Fv13aRHWva1 zi2Yj_we8b~p)g_np)!RICQ&{F*50#BZ<7t2A_r~`%TGxBZMvM!^tS<;!A8uHNoK0| zQd@4L^(}UqfWZnHThFw6I=W*_3N5*VAs}d*%uMrbeg9@Sm?kDUunr&Q5!7rT2{NFk zua!e@!!Tx}O#V`Gbx6|Ngcn|SP}aUkOuHlQMLwD-{}a8;mH4!=R!rrQ!~eq^u3spV zJOI%pbVZUOeCdBGOgl<2h8jUra=BQC}gQ$u(ut zQb?ain!iV<1q!I>*zICC{I|&S6S&n0N}~Q@5odjd+U~2tq(uK=i8>I*S8`j?d^ zmt#TYu>tCTkuv1pk{`bE%-VS^HLU92f?mjCEtTNLq`$+c#-)--0{~WoMix%YMN~Ja z7OMLgs4)_PZ4`=2Fy>mQ{GKE$kz|}V$!eLT4oR@>@dTVD~&UhWHab66xLpZTi%Cn*rtr48)GnORZJIoB6kpfA(5l=Dm6W~;=f!09r zJi!cT^}MMf$-Fy6l6g}o$zWOLmX;bAG@ut$uWwvKR6u<%lPADv_zedBbnhmJ!B>bG zg9%$3C;A0PY3QL0v@Wg?DLH0s($8p!gU1P}kAqUgl;BO8-wlt5bE9x}2#6?zh>wnb z86F`jC-F3w;-Upx7{sYgB7GT$19=N*9P%O!9To*Pxks7hSy7+w5kd2TpUC>KUku@4 zz$H_Rucr5&A=bYtPzUvq%MXc#&6!ti?JSUVI!&poVgFU3Ld?OYW zE;;-Vm88O<=srnMrc+tMEZaDYN7N(gv>{gI>=HJX*a)NGU^}kXdkOJIIiS!sh6A=ZTgLcuP|O1cbTjf41wz13SgQ&296fB-sk} z6{JtYA&B7-r2_NVfVZ?HvSp8|yU;+r48+lA+B7p%V9o({L40Mt9V09HPLU%kv?;Rh zqG@Ecr|+^_ImDXQyat!-qRjP@vYrsNdmz|R&?LS|pnz}c%gmUk1(xbbTo9F0AFz=l z1@+Zk!SL7PT7Rv#q9PM)GyGAI9H1cc=jaN5q{Bk`M37HhvSVOxlmh|dD6m57>tClk84&ZPg9azKkLI=yS*dpgI(!uJCAXweW`MY$QAu2y{(kz@3k`aD{VgRL(Jhsxxi(}M9BGyD~YJCPkLJ}CLfXUE9^Lo@%R zr5aX01p4)sLT3o-%w(ZM1JB5oeS_v=V(&GJ%tP(HW|4W3-ouaB^kg$|YJi)>*#ka# z9thLHl_pHWyT$kom?vsaM458IA!zWV2pkDkqi%ku3`U#*5Zl8I=ebJRrD@#o12;5H z0Ypn7b91%qZ8u2xZrw<1*%3aE5v1SUPK_U2ca|K(0otFwTR-xOM3zeg#%@ryOv88X zFcv40LxDK>dCkEII)wp>TnxNaUlGG$Jts;rGRgp3o}frT&_;*WouhRexR^9K9qojo z+83HVr;f$UrEr+4X;%*_IGvov90y0y#iui)nWVR$d7;n;jW7X=C87|j#sHC0`;s7F zh@?+Nsc4F2#!xy=mTSBYO&T(|RL(0<=rDJvP}2y>>_b2b_Fgmyhqf|vBW>c4n2{z$ z169jfdKe(2L<7Yhig6gFe8Be$*`yma6;;t=DlpRiZBXC>Z+)9>{Z)K1gwtUjg9iIh zG!UHXRE9B24T%J75z597RLbIl7%7Pf_Ueblcb_#*k>ifJ_DzK zgV(f}fkI2gWlN(Huu-scPbIn*N!q zJBHrA!ipfluoEsHzGY!&;yM(jS?Xx|r0q3{Us3KrmEo5e{Z zE%KSiFnioSHfAe-C;2{Br^8{r1_I-^QqqG}t)%Fpv{o9EC1^&pl*lvJ9N^Jic zF)32uFTBzDH|zon{xjBG-CP;~-H8hIMMzBJP9Z$bRikA?uB#)PoJuA(k|^KhVclO% zClLtxjch?ROye>Cc7-*SGUHZ0Iu5&f^qtLW-HCe4K&y5CBmprbppC44YnyQP-2XmU zzN$g3H9Q;3Kuk8!Ah6uwC!R)5IBd z9C*SI??e(B4rYlPZ`vc*e>&;|4w@>w))~M|Ds@va9pt0uL6_RdeaLx{ZjJuxMRjp_o9a@Evmc#M0 zOnF+V`6P%LvBy3yhy_+-D)*(S9C8Ak7Q^8JB8PzAX}P+Ojrt2Uutzq~IO>$d=iih{ zblP}I(R~8vq`IFP@j3EgDI`zRgI`_~feOQ{ZNz!n{c5u zGv|yNHunr93Q#AZ^=AZ0eSnQ4Ol~zjqAfFX#E9X{7U2c8>mBXPWMcN~4)nC@CF*v8 zbLv_BE@Y_hX*EHRiIhfm7#UD4K7-i7>QJ9G6I3ofU_k9qCgk*K{vG>9=}i7;3mn>M z^1FTk5hjYZ@PI`|7P3q1&6}{Sqlzr*O&BUu4qBa!Bxp-EtKSMItHYYX$H3T#v1Kjw z$R`31P+T^P-O2}2oIKTOvLbMEZwA@T@idjU$8MDsjpu_-Q3lzF=ea*Y)G}Q5A4z2@ zAzKAunkMjmed2N`PS+b}7S$r(Q|yBYybKJ4Qn0#i!W>Wrn*h2}iw1gkBlwFgnQW#a zGR(Y7F_s}oJmib&Z;Dr{h$iBdEm*Oe;vvL|@lc=Gscpl9`wJ72!)%7 zP{j5{Ee5WX)a>ex#&iT4`=c!oYxulJ93KTl$43PlRyWTCl3P|a<31?TJo;>Oq}@$P zM4;U0n3+Yg+_TZ~!To(VI!yPXBC*jy@(f!WnnSj$TJzHX82i*4Or5gHF7uJf1Ic<;!RoK3n*+nv#gfmhohb(3tmFt3}%r>6HPAz zdVpCri^5*mCu+C}KVO21UJ{P}#k)k@Xc4Es>3Z)hlU!rG>1I*1PcuphVwOq?eFi9i zSt>M|fFmsHG#f(JLC(`kpOymnMp^g18UIpPi>5@E=;JQrjI>I#87>wTB&v{?rcMbC6N@~^e^Z= zW8=gsxfb6l#O~me<05g|K&g!z#Z0F;W<#7Og85YGxX+>Ju~svEP0JQKWQ0=seePKt zh*iNLqR%1yTvrE{Gv|=+S=L3CGvs?-OSP-aa8Yp(AGHcv^4YDH5wb1-ts%@(B`NY} z4Uya-HAiU^*Lo|o3$U+4=pk}cN(e8s3ssH6@G&S+q)(_UtV@v1tWfA0&?lag&YwkF zBKphhp-K&=NS_gcMSYAS(9lR+OzMbS_+69z*<`4qKXL=aZ=a!RsfI~UtfZ_CtSN74 zckN(HKDnj+ye~xTW9vW1GzgWd9{MMpJIr89kmUS89t!pi*?~<+IQVpgz989wG1|~k zn1TH<3;@GtWS7=|sP*B`TC3%_KMzSXg+=t&8mQ9YN1qXjk$NN#ergoyGXj`MVLoAE z9qwb%7U0^FTdw9I{1e7>SXTk_BqId|kx!n4g|!KC9y1==IeMnh3w-_{=0=~%63Lhb zmH7-`FjrIUB|<;L5~C7IhL2T!iAH6TY<#?!wS5G?>wG401CpR<$A%%i9(||7z}OaO zsXq3bkOhiQiOiQF=6;{sg?{F9yR7#1Yx6l3kqJg<4rW;=vlH7RFcIQnJT*{> zhlN0j1fLR;1(s8XFlfkdVXr&6BdD(XW;H7!*{yHXZhBOI%U z25UGz7$i-=c%p(blqXXLg;VY8xr%k376@Ic(K3giwMb%D6%x(h*twsr_Wzy zSKwgX=mX0vX=K_Y43!Gq98L4|-ORF4D@=+fd*A9OS)DoJwlhIOIj97?0F5pI_z2-}GU)ktT*ii+nL7 z0P>?vmqUyCca+MH&3!r$DAo^+A|DgeX-_6_U$=cYHLA0(}S}$(#H>x&wB_N9ia?BP1VcAjt0ma-p(i&B#02L-<2puyG5g6ybB6c$bgIH}A*WunYMAe<2_1IlkkTQ=%nyoK1ld2=PGr=GDCED8}v zCthgXAqdm(fhY`Gx>H%lEE>IhrjfTu;yX>FU5#j|%->}fYjoc^9x)1|le%gq7UwbQ z%Fl$D@sAc2p*|8izH?Du4712BbHhh~<}k|!scT&O`BE(lr_%<` zB;tz)(%C5kkHSYEu%pP&Ah5>Mq$#u5Zt(HVM}1w)@|YYIQ7t}zmRqi}xk(^e5auL@ zLR)CQC1T6f_hDr{cItgsXi`yTU(vVmxGREoxqTlei7BLauZ28htw%;epCCC%*QEG5 zRQjCA7Z?;7tk!1a3!W#dLr1-q z5(fRF!sI7N|{AkmxEH}!syTHaq3^g)e{&tj{e1bvEw%_(*Q;| zWP45tAxQ+b-z!Gi6f2s9YbY#d6d(2sv!t!^(JpfuFhMklJ)=~j59}FnwG14(T811# zfouf6A0t|_S(u#{Gv8x?g6NRDz!EeaItdgDX2vmP7}b!H8Kml23$Z*fWi$2N=*v6%mGNJT7gY?6TlbBQv2e?lYv?r#=& zVdjSj!WASaY>IDNib!In83^|434&L&Q)LE41R9Le@t01Z96#D9o=UeWHN=Ox3THx* z5c_JRJ+(pUCI_aZ^uxp2?jtCmZGosLC>8iL0H2~TvsBN`WOTyz6H=1101lS%A>1H4 zRt{Cu8N!Y6)J@Na2=sX}8>D?qs8lt@66q5Lwd=(KJ{KEKxM#?z3}KdPP2-d+?`?b` zRU`=v-}p5`q0@Fd(RaBEC62TB_3x7sGE1a{K=Lw>%KC^kDbF0xg`t~LTd?m$I;|g& z_5UF27Lc7!%=UEh$ZsfNqECH*ekTsq;VsxQ58&82pv3{z2bRGsgU_BoSv7(tYziPT zVn~VYQS9;IjJyh=Di$h{W7QOWu*0x}+iX|2Lww3?B_wYRDIZ43weXsxjzW@5pl_%@0z1LoQ?X}k)&K^Hvq1#jbhsfo{!sW(OHkW7+4fmXR-$`MFI)-eR7o$%KOhsk+4!3pm-0# z&{OxD`dWQfOF5$|WCfTElG-!uQpwX&Sfy{WP|YYx1jkV*^#Cb$WgVGu1ljl8`tD6= z<0ftoJB-R7N0*$aL%8jt`1=^O-71Rr2;ZVD-OE~4MAOh*Z|R;s4^{ITv230kV2GM0 ze9xv2h*E7TYOv);xB8-*WU+{<2DV*ns+RE$h)|%P0+9+tDWJ;AfEa~gZero{B5IjE zZs9!uD!ygTI;j_FA*lJ3mSkfJjOVeS9^_v9_-eFOk*;M-n7MmN`lv*|(U1CpVRSz0AH5eaxs|qxx-U<$-R@UVsl4 zUEf`NH%?<(C6d1f06&a|9&N$Awvvop>Ey}pwUh7MEk4@) z^OFa@2k_F#?YqSB-Ors|wUd(Faq3=~RSD-qvXxsB1_88f$xnfR&0A&-X8$@pQ!SQ_ zdP{sXd&0?g?iC-sQF`*geE{Vrx8t~)H>RCjwMT5k_D}SoIia??fB6hM~WY?u0Oi1`yKYuw;f*g7HY6Doqz%1(FGm-fz*TmitFB%)5+;st=e*sFm>hoZ9=Zf%aohXWP_B>;?4pjZO(jFYiz z%Dl5t#<(cO;j>Yy6$KO!B`4Za!uuTy7r_yY6k|6$6&9!UDLQg8>Nqq@#1i*)_XM7OR;`1s)4-;b8XZ^4{hS_15phSEq(-;Gk zJ*zv01%DB#(UG^LLh#x05L1+<#v_$uG)h%(<6tz6JInx>4vvW&e(lO3z35C}(>{+GeTTMl9VNQdIvA1k10{bbch`OqaM$-T0=$9kzT=-P@5YcK)lJ{?gxRgwHa0rgRl{6mHL zSz`tuF8*3O?AZ@RG!}(+{y;>lhCTZ061(N=2oN=>O8|^=c3bFAylMN;r(L{hXo(}4 z;TU%GVq<)v07Lu7*8n6XA6D&qLWp81o7WefR42y{u>Ir z-g>wi0}Lw=Uq!@rWbv~{y0bP~gC_n~n~l}95q{q|@1f6Rrbh0=`9xQr+3*hpA3C&B z_O`9f5tyJ1wPrp~vxI|CCIzFLv2Ch4O0;QW`DMfAPc9DNTQ(FS1I{w8bJq8!unh~8sy z<6pq`g}Ml=ap2}f+EKQKsEn^adUN`GY@kXV`}O! zyKpHfl~|F5FZSq9#Ii-}4>#efhXYIZqtS@%{xzBL9nJqj-P;Ae(odF3RDUHBfhibX|4t3r99+H)8EJRSQ-Kab9dJceSU*ePDW5GNh% zv}R=>bI?rSv|)4>qJJUVvFKNr9oTk{8Fz@Z2kO~!c-uN7nT$cL6b<{G3h<^(!^3ZK zp1DUjB_}L0NKQ79I_-b{1nXa-MD*{Fz7$b}uhxYZDNPLNUbz9`Qc?~tMi2Mq?#jjR zlfz+MbM5XGSl9O!G}r~nhKiyMmT#_uKAW|=+J+F)+@k-00O>AfSiMgHW$eeG$RXWX zzgDsTNy%xea33p-CC9B@^tP?d^-zf1oWfzk&2^CMc9B<$9?~Xp3l4UH?Fu1tGkz!l z4ATbyE~%(#fn8vCVkKAfDPv0;y7>K|h6XU8@!^;K^v7K^>jGF0W7ry&jKRitb4840 zuYQ*Y%E~T3VqcEgxfy5d4KHk^qdX=P19TWOj)}!s^H32JfwdgK`pXn0%u--BY6j%{ z9Er`Uv~CK_VM42&FHQn8>%@x{B4M5t4uDVY6E9Bd&c6bbkz7##l#?8C(< z{fj=0Iq(!3OfZ`!%O7Mp4lEFW17I;TQSi2O&%8`=QQ9rOA64a6IdqJ^DSELR7s+pJ zZMztew_^r@HG)HU^x)CoMb|ccK03M>U_XGaG=e|yHfD&oT1(!+ppz_d4Lhqu%+;cK z=fdvgHO>R5TN!-OP7(I5_$Xyz_mV$|;~a4{o|V@WkMx10msco6F7!9JzMS;5G6ine%r`msAu== zk@ImVFSL}8FR2%<>7IozsTW#A0=}ePXcq}Mb#L-e4uou+oNmp>fhm*I#XEc8h~CV- z04P=XpaN?$V*{qngpK(jct&=A9ktC1vE6q#IO+T|F%l(J9z6|XPZu%Y!yem#G%2L zv}vepRC`9^OH@QSqN($F5%V;7*7chYsTZwJh44HgG+URdm&9>vWa@=~knu%eONPuU zi6x){l=+}k{+!~e`gQRo(&iKTiH0BjR>WY>0h;mz41JtqTru`8CFlJLY*)!tOGG1& z@?1u2D6nh{gQ7N7+Y3m-5mq&{Do?PA!7|X8k2%oFHCQo66tj(XR4J;i-zYiXw>J6i z1~Y$SBadZ)&JX}C-o#Cq@*!(%(2&6st5Aom#lXA@{wF&GpC&PXvMCEdrv&Qgqx;11 zx%ikwIN6TbJnuK=Q^_Sxt!Ba~usXxWkl=W9+zp1^#=IgB5#29}A4F@oJM=X)gISL; z-#K1~4_Ccxzv1ZpXFkEi^rD;U51>qoABbE3A(rpHN6h?E3HVPGpnF8jml*$)Br^D` zOp!>&Y_*h3yt~lB7@76t!Z0pUVOJ$$8~|ol#{)!(hzS5#--8LYc}XIoM0Cwd?4B|a z^))CjvBoUgBqFe_G8NgOnhBHu9{Ctwk7&0XMupq8D6AXZv=gjN@0VZ|9c9}Ol5S#X zeJkt1+V1`ivQhPynvZT0KZzxmL+{*Y4#n>B{iS;f1oWL`yF$NHF266jr(g=ycS;mv z@Xz;O-BTt2`@6!v?4EKdurm@%wY#U3h<8)bc7QT9Os0rwxDPyUJ_N8?3W$9+H-$Hh z)ym>G-nct{&*g{XUjL)@V6{!KNdn} zlBWt@DR$4h)Y8Tdzuogj0RzbfCWS@>k+cytpaFXgYc4TUk?7C-T8gU$Jf)hSa zl)w9zf!JG9+C8gFohR@+0O*qd`Xqop39#CnAX$MF1+d#6jt~hJLRo&&Bx7H-$J%mq zs|_1eQd3+3ae3mrzW( zVBYfKDt4(het3I0=UVLzsdBScT!{P%i3_2eu4%c3LraBn9Ds;)l^$^H_f8K-eg|*} zYJFC2h%I(~L&TnjNaDknhk$i@+|V_xqd|WHTsrot(JJkO=5{=w~6Q%e4j_v3ZigZd5y* zI=e!YcCi^|km3@qP0F?~x)nD_-i8zxBL@Sx%nly_5yJp5gg>0O{)B8tU+RU%kOTLL z!>BP=-D`b-RXa!udWRR%@951J!mkkq7B@(B>qnuJc%&OQk$*7xX!opQu;v#nGr%%8 z8%)wd;KWaSSFIL%Ll4lrQIUnnnn+J@p?$yC4n6vah{LP`s!D!4En1tEI~E5-?S!M< zc?8#zj<5zU0GAul7DLH5T00g+9{NHpmW|7@1_k-uCH=7H91UhC1{>`|^U+S@(`$eu zyD{Lh7hDE}f?4FDZDC4h=og@dhTri;VJGlmbPcA$;w~1)7YyirB2+ZKn+%NUV>njg z$=?@U3lh7Z2;*0|9nUXzH7%z;y*5MmVtfK0-5_rF$#4l3rl6CHrRsTWITaEq72(1A(UdzOr&DLcIXo) zQZZexf4Xo1H3$m6VVcc&aWAF=z(NLMb<0@f| zNKxDjgu7i>_5Lgl-6_wfMetl`0sz-z@Z%t^9vUPDk#-7eF#s+fsZlwN)&ebM@)`h? zv9&6TZ&A5M(}ZxsoYY>luQ0X7K>U!S2!*fM|(!fF6`2)#plErtf-)`D5G7_bJ$S8(`? z4c1+YiU`(X?CFaQpo9ji0dz9&;j%rGTCj$NNb~k4ddGqxpKrg#x(ncd+8ZB-6)&=p zLU0+bdE(ZQao>}+dq8z+XuB}JBAlKfPKvm@FeJ1!BknGI4xk*}1@&;yUgoXUg5xCM zh`Ck@@34ss%w5|SRrjDAN{V|>&tckD)>sh-^Uj(iGUE|IZa)jfy-;xv>aRgr-f_IG zlGEmz%eW_G%_lE2drZXr1m~&pWPE7_7+>N+I&n|fYq35#?qL9sJZ#^1RAM(~R*1OA zSo1Y`0T zpIEgzEcP~h=e#W9er~UQu|>qat(d(mcMZpJig$X*BNBvZkoz_|3t^0%3wz>zB^Ob} zy@sg5A8Gu{S_K#K!~gVu3wGOzI`}7Pkg*>@RO4i+i6d zk8m3qiv6hz$OS8pE~n#??rDd(CwqSGZ-FfpBM;(JwnfAbfI<%Nd_FAb;;wJrnils5 z%$$ee6lRqxPePwhiMZq9c-c)?!HAl1!&%EeZC(-<_cyEze?*K_-6=zGJF0e)*oo{}v|lx+>fE<%VqhyXX7p`M64#k5z&ol=#+-(-P} zJcXv5llk}vJ;Ote8y>>=3$|d5#B!@ct}OPGMA~74y?~+2Cl5);#MaE&6{+*vlWg#2cJ|MVcHoRA6Tou991~fi-PnubR zz@-wXkmzW^G>|Je(Nwq0Tn^8)t7sQ(&ZU;-wT^-&z9B{)MLs+vk~waJPYhI?Wgp63 zbJ;O01e1>W!H#M^z<;7Q0)XciF{RC#H*y)u9XE=sWt!*Yx#|@w3G7%s4ywDfopk zfN#+!U(1_?h^PsSay&2Mfnf{lvM9yn3Ky5FD%Ig;xZ$=3m#bQ@1Q!`jW`C_6PBX2w zvNA`piNsBa)h95%VCEh)83F7C-SZ%uue$e!~?*tH{XDIo&i+wXN=>Z%v=%ql5%_vb;wf! zC;YA@&(*Tn$D{pIyNyxQzJ{}FZ&VR=E&A0Js~*#B2a+O3{Y(Y8=%yo`AVTl2yW$IEx#bpky|pHjT&G`tQ4;KF->JUl7n~d z7uhR8UM1VghS9=#hQCV7N`ND*Jn|W-HEzrfLvkyQvN=(OS!X8GUX3hH$U#Kx>GY})6|Uf{ zIt!A;=*4uw(e_7$$SzgFB@ocvrIPtKjY(nk%i|yuCSi&K>X~%5v@4M+&MK1X=*nzF zLD$)+JHgDHR&-UM>k}_3@C%H)p@jcI0o9Y+tVv*er2M7w`=bJXmaO+`l9v_9uaqAK zZ^`TvNrL{;-jYe^2`G|Rl;3gb$2DIrzgLytN7An{*zf1c?@y*2F%8A{$w8-t2ZXPy zH0F*6s>aJS);ed<;Z1-kCP#53A=Jn0I*Bo7U#l9{0U|e^Vq(lr`(4(Fs5-@0y ziOm#0HpU03?fIC9qduQ!GW*5jfM!k#aoTR(=2Q2yza*+wc$KA-2z~tvZ z0%qsb9mP6*xRgb}5jUUC$5B!c33~^$NIC|LjUvM_x5VmVwgiDq1MFGxRL`1GqP5dh zT{0gYQkB3%COc$4ykT{!hOhIv+eN~gwuK5l;Z2#oz<`trAP)^ghkPT3gjzq)=|eU~(ZJY9C14dPn%4Py&=a`hihXa$ zx$@#Y=*CD)>P(FxCGfLMQgS*SBtd@i!#3e<^v~F6C{6qp5q%p5Ek70h^d7J^BH@U{ zA~9Kd6e$wWr|hjsk^C_z*04JN=~lQJ8Ojooy6Jh=qVV_tSc4A$^o;pgjg3cO#vT2p zb{qKvbR_U4{5%djf)Tw;j9tG3d>DrQDtYT0V z=ifXPr>rW!R3d$;jOa^Mw7p!qV!Vw>DI} zPEj+X9C9#Djqvcx4L6{mCnp1NCKMY6{lSrqfyo8YWj`i-7=!QxxG2IOfCI_aUq(p_ zK?l;$6Qhg<)8fkOLK7>T4Xg_)oXt>cVukE7CQgtm?Gr07Rr{Do#DFPmA_AwnOs)^z z&LM>j-%2c%cAYo{*FqNyP^w!z?XVJwai+eYM8=M-2hxP87fjA(Ni0&Gz@qo(&{1Zp zY#0(}+3V16O{_$90Smc|RV=IkF)S0AJ`9UA)+Np|JlDx?nhtJ7ub#w$z=$euMm2-% zmfj+-JBr9Z6f6zU9rTJWQqiH!kCfX{(a2D zZUaEu;fTZ~Xq^a9aefvtpWnA!N^T86KMSRb3v^a-q5cN@9rW3c-VR5dId&{YZ4)^z zESpI3od10pyqJ4s51cvm09MT7VneJ*2G3RZ16v<+z|ZA+3>U59rB>@Xr!P(FK6?XY zxn4#)Uo8np+<=28;J6yK@XqLW7{mH*aFH>5A0k0cbv2ehfDSGLoH7CAs}b1ACJO=o9j+ z!^54>MKHd5&1oX*!7NfOxQKg4<#eHQH5?P~5bu`klylI~XYmg4AolRD+JUnM*l4hO zj-fegBX;Iv-%|7L2TmrU?O#-j7!V)N%#pDRn_o*jc}H)M;`lX2E;DE-2jmDj>JTmf zY^_trWnke1*8@nx|Fjf8?iE=NMKRZZQWZQ1BqNJh(UDjFGe55PJBpg2Fd*U zF(4e)z0y)e<{<>w(!B*MJ|(5h{sC$^b>d^Dg3wlng3fD<)j8JYjQNJ6W5WubfhqEO z8qtiS=6x8fT8OV}j4W8EgzsAbZ*-S*$Y%ExVwdM%OUeR#_b)7_VX8?G6+34GQ~JI0 zgvC1(VGKM!E3Y0G75qXR=3KHPk{?&VG{UH}iuI>%b+`naL&TJ)wU zejKx2Sh}~`-T^G}4VlII*gRkiZVqjKPTr)Dh=I?M?4wvuj-1wAv{qiZIA9&l4@pxjDsR)NA3p{bp4|wu&#sQcs zsC#(S>wpq#8J#?N)()n-P(dK42i&N@8pUN0WV!7S za#)7)Hjz)=- zo76cOHDI;ay)aI!Tmxf>5=EHDlcxtEZ>1GnzF07F+t*T4SQB?i-_Q5FO?*ED@ojo8 zDYwDjB#%e+HwCDZlQtn-QojTK-pu#qY6|Qi@pgE&`$_gx-@vs1-|d0M#1L54fPT4LZGdhCVqn<}j%et7KQr{;!OUKdxrwB8I-G2e za2_tA9U6#M@zj1sOHBKAKeIjVw6kptjy6a@l?JIL2gzfROPTSd}76g5YHbw7Ng zC#w!f(n0ArYQGgv8$=@ozwO4)%JVx~P!^Ujhi;W0aO`U88nYquLy?4G>@2i#tUT6L zueuk9Rjp4SB~KCM5VxsYIZ}!VSTyBq;}B7NJq%i!egoRuq*qjGpT{u8QZc|nJ+W0( zBEUkFBclm8ZWoo9&;~P9NH`=(Bt3ub7@z{i@V1OW?|=8iuv+EJ^Ue__mNmlC~ zIm~3eg6#(SIe(K7Vf+5+#7}iZPVVx>^>x`T?YSK_ZAbloLx~iw`%^>NoA9B z)&I8o_LdcGwe{_}OB&mjuc~RQH&m0ZoL@LYM6o+UrO7u9`S|W^O&BtwYR3*^Aq1nrj<;ZS^Y~+Z$V&eFcT1 zN9PxO&6mBrwspn$+LpGC`fIb77Xt5SSh0LD;1akmXE-QJpAmtRDerk0wH?3%@m zVm%C;8dSbIxb zyRRsl*^vG9{OlF2kRN&Q-_0B`5nU)zQxA;`D+{lolT<#zo#r1@^-pMb_ zgJbh*kV|+FhL21S-p_+adhjT&ZI%yXP7vW(K&T#;wFJaJ+2GP2RDpsstWGd%t4tZI zYFrLut)jtI!D9RL?9D?;ZsQY5{71S`&|>F8){T)d*A zzFq6`(PB(47kUC2>q*sg#(KPT#_BEt9WCHoba|Se;ZJ_?_?gF8A0@ z%~Tc^4V*OmF}@l2Q3k_rGTv!F<}vauhl87LE@(_#q&4qbG#%aeEO7B6Zus4;-5J1D4(4>{#uYfKdjxl&=d15-K zPwFn91tH#@;fMurGmqhieI-G3W1#2f3=yEA%PlI(^SPe<(FJ1)M~@m^G|K18&&$hq z{Vysi^!eahG)B@_M}E6(M!97fPUM;4=gX*~tNCAqD%;8sHKJPjvq&-&(?dvE2@^F; z(y+gV=V>@V!_gYD`W=JcCHRfgZW91Y@GHe{GJd#Qyu$lyt#BIVoUR->u;UT$@{p5*q@FeeUlKn`ta#-o%iewEx&A^l1=duzM*>|%bIsj5B9x# zdSKpNrS|I#_t`P4Jmzy>zl77)bYIq(XMDrb%BM)VhCDQQa#&jE=c!iA=MzQ9=><)s z|Mlq{U)uDflE?lkh87)u?5~}1qYqn|qhG)EbVc6&zg?7f>**yC1#A+|iF`Fp1a z#)p(Am+z=(IGEmWN%{NB^UEid`^q1z$N=suPgw>XOdMFjTyYxX_g}RyB##n=l#e+` z=-c=7@%R$FJ!22^mB&B5`|}V%ENQ=@^6eumdDPw;|Fk7#7YD6f)sKF0Oo$Wv!y32m z4JmIvc&Opt2B*PF`(AU%=kd;i6`|z=_gz?%QJ%c_#M2BPTJGDI%-oPM_5Zvx%zC|e z=BLN_MMl>9p$|rXk5nO_-y5bSNVm3% ztp(-JKRTj3Mx`?2f!BSFcb?AhISr}b`d&lizL3u|>^o0a=0)MH(z)|=b*s3rVqbNk zb{)>tmG20k;eJnYVJnW7Szq7Y5vE05UQ`ZQCe!ibDtJ`=vnp79xSMLmpj%>J12 zsSQ?jNcpVOb%P&lsICnCJlgVIz_>FT(yQm3t{ZnvhoW4E ze14Y*CIE3G$UwSf@no+u5+Af;LO+>j#sNqQ-+v zQ~Km956*5FR2}kpla!k@_H^hb{qtjD+Fy<_p2%{MO1=my)6g`Q(vwm=Lw~0sY}%aD zgU7}1e_`Nrm2OVTpK+=XCLARk3<*C!*1A6wIUHO50c6UoJ}PC(oc!9s#f^iiUpjby zV+M70=}!)ZAU7C#+rf~+bWl?E#SMR|%qVYtI&}I6koUu5&a~ejbEf~{m^1aGW6q3^ zrR-zSFqyuINV8=+XkVv~85vF<>nR^8PWmZ6J!Ujuw0(BSwlGZi@GFtOvs3?{>HCi} zXZ+tee0Tr;)fBnIy7~UAeEt>s5D@d{eT@58g}sIMy8Tb%bztcJ`CxFwY3qE9>Wcc z@oRkcS#~_UbZ>f>L+5;;aF+STk1K0e2%X=@kB@Q+rIWOPCb(IY6y^GMcsfHu(ny)(Z7J# zbBH=>7)Biaj-MTU6i(rIi@62vxJVnQIE|mRYarfZ??o)v&<#&$u_fYmBcY+TBpU`d zYghbDAPN2Gr$p@d^R4(T#NT=VJb}kp@s|KG1PQ&e6#ihFOpi|d5WnPKF%T@^F~~|{pwLTS0bf4V z_*uIg#MvK*@XPN#I)#??r`-4x*Aks{-c}b%Jqyif9%=AY<7e$656KA9V70iP5z#3` z6(fU6Mgx>YR`Njze-Md-oS_4WTnKJJLYydK-vj2H&o|2%GzA%U719*NmxbW$r0~tb zz8J((Xbl(->d+C^;J-3fAO49f{H$FUTo1C4%kNS87)TFg81@V}{Z=`Xc#;avp>m-Qhr>ge3fZVNr zrfTjkk9W!c^j7N9#+h*b5I&4&3v1*jG6b(C5}(3BzGUDfbqZW4EFUNs$xj^vC#Hvw za!UIVNNI3<_%&?pO1lJ3w0SC3qEQ1S-aAw!HFe-PZr*-T|0q=)9P=4 z6Iq5n63%jQpFy8EkLZ&?nU|rDh;;H~>E_dfpS9~vV8d9F2jM4~%&>;Bu$SP+)P&Bk z#PBF2gbynhYuAN;LSmTje8}3`bsj0;io+I=i5I~s!5SW$6y?OG#9on{V6oWQIpWgu zo!I8s8BsF_7M`DAC5Dv@+*W!%0`%sCoHEXa7}Dfe4#FD;gtm~WVHa5WN#wU6>Pifc zhF>7uXoO;ONz~ZT=2##6`{lsDIo2gWq??4|kt`|@JyD!F&rqoEC1=ARY|g)xp_hF(o4S~(l4S}2OsJu zMb=Oj7aO17Pil)&q`EUs@=J5O2$7xx6&STpC&OH(fLs|)a=+40i@NEhDT=`;GBjjW zQOFlrWw>2*3F_gl!kO@@_GGv$#YS{$I7~whgYh}7fUFSsYW#IQA*%qov)uDB?kvK5 zs^$LxWUbAI#g&htXIbULp*ub%JpK98wU_iKjloTLILRiR70&PQGjh}YN&Hy7{0zTC z_?d^gVt7tG%rlOFZg(ROy{SX`G42`onaAz!p2Tpwo2d*FhJ5&(3z7#P1C9RvPsulv zZt9Uglh5vaI|?P(;*U(F_4n8qfuUep6Mj};Ms-PjO~(q%o#r-UUbUrmSv@8<&OY5L z=l!bWjNy`+TFj65$y=LhIxxkDA^*$jJ65%{Et|?|MH1ySFxvTz<&7SvvY8Vnd7S2R zUeWD_Jo32Jwze|oCe<`GEv~6u2JW)83YEF(oU*L`m{vw&wZlKW4y$bs#d@#9CgXt9 z9yFIf3j_)S+YrY%?I2_66k?oS6IK##iXvI4aT{tSJ(8O_Tv7U6-$OQ(6gbz98=IRd z>=2yHgnu~ZCd4M{5Ov1pmafRlnsDX9+*EvIxOuLzt>lqIeZy17XXK5*@&&iwDPdhW za>#|LPRzIo&dMC}oz8z#^T*qmuXIVa!?s3^%mx=H6{NM(mQEfv^6Ke%^YZeXli$j5 zZnf{uoj%h}OL9K@){jXez`Xwqn@$>{O}qK&s!etfZl-!^e-x9X`_O z$Z_I*ioma`v6e^fk1T6gZm!dBoO6B7_+cJVH(OTfP+w~5np|hR&zU+d*D1`jE8TROjHg$2mV2)2?*(e>=zd58-q6ecR`} zDRS~B+%c+T@UX$Zbgo(AB zX{i??nmvf-4+3(JyK-2j9TB9a36|xyChSQjj39v%;p~fA0~&BZg7NlQ4mF{fVA84#mk185ouZZh&=RId*?9?`cX% ze`cguz8iZuDY>f_UN#D!6_X0eRtmi5j|!?zCg;PMbHx72L=qJSS0<9mTVE+|LG_i4 zq`kJL*;5%w(jqT|{83oP(cq65f&}5c2{HyNTdLaH+Z(0Sr~|7QTNRddtY~ZOxUQ<9 zrn#=Ez6~j&Uq?%QTU(34mbA4jH-zE_uQ0ufIN4~;qmca3?GU84t-cO3-HkO(?PZnI zYv<%wKtfA>GZ;<)33u#=l^Dn-y_sVn%UoGy{%BhD#9A()s^l83Yh0bNUYE+LG6qW3Ez1oyr5yIF zdR2lcf3mjK#(DNs%IeZpq-$GNGIP$M_jH}$Tu{DRv0rlu85HEpFe?e)qo&Ry>NsFGzR*K5Z3Q`wse zym??$Biy2?ZeQ7MEY-`;UqX9t z%o@ZEK`Q9Q2q2N_W%Mv8ubxdyO&L8EMSi}^a>^QHG`(eAAIg=6;4*g8cKI91|IgQ4 zM&k<;(}ia&VSh6=I>tX}2xs|GPJi?8BmKXF^K;J~-i`B}g9dJYe&oCHEZ~FjGfyX8 zN@EAE4O zJ@Pg9gO@vP90+iyEe$wir0i27V{1`{bI%hpNOpMK|h>VRdeND<=8npn3jMwlmdF0k*wc_E| z<=OlU9|VzU_u}rnW8Q0h1?4FR%qHqQb%&?^+~FyQp>w-)@Wr^B@N}c?89Ijb;aAp+ z?KHvNrL!J+Xn0Z{4v-n1c$EV`y~RyB6OMEYYj6%6xyuD*BmV!+T4^H%BE;j!)syO7 z;bvG%x#7^Tp!8ylJwS{%tibg6n_)Z?KEdNJCwKfjuuatC&zuW9j!5$OV|>~5IPi7n zM{w>?zVkf(ath1O0o%_!{sROjD+5{@;HTva_H}sZljS51imn`Rw&Bn4tQ*uLr#=mW z@B=;J2TJ;H`YGI{jqwfg&<_&hLCg3Uhb?3G2L}CM5B*?qou+3UiSt?m#CUVW5D)zj zIjBtjrzQOmDPOlg6sKAPkAqSbtbbp?6K{@4_4ucXPvIVrKUGa%!%d|p)e}D56F%MJ zKiuO#+~a?d$NwUk9!@x@=OV$`aiXk$ZE=x^_TYw+5I2;2_>FLT!#~sGpDE+3_ETm0 z-}vH)Y!7|5q`%rvmF<61^tm4TTuEQ)r^@xeDf)a5eZI$kl*fOR$A7fPpDT+44=;@g z&i^8Aa+3Ni1epzgmViJTRTKz}HwV)%!Qsbv{4eqNUn2Ph!d&8^ALpT0c%W3N@RUtG z-tZGV;U|b}ot`EHu*C#V{!B28By>cHCwz&=ztrPj>hYiK@t^GRFPHJN-BwSzd6Cc& z71BT8SRu+FKOgGMg1`H5#1s$x6t_3>XPU=4<+_{MeHSJUEFtfZ*-l*?aT@q>o7q!7mN%`LBZTc+nk%CkPz!?V?W<6NB(1(V%hK zWE!mOmLMD_1pw#d5c@c3XpeuR{h3E;Xn)UWyc2jL+Q+eSCJ6{0(v*5|_qG)J&+_;; zd+>G-e!U03&4Yi(gZ~UT^~IVgQTW6OjkCQz(j#-Yc!rF z@!?{lhkmOE|GuVY`;>_G>3NU;5f6USgGahdit-Kf;03?~@{JHzXq@$3BHFVXfm048LB7 zSNu!F-N5_7k7A^W67iJwSNu!Go50CW`Im|lLE$Hh2ry!=S;bc(GJrEag_nvcj0n#+ zk%$C)nrPPeTX0LTr-(Z>&YoKWrssdC@jFQ`E))Mt{Kjb&VgMZzF-|fMl@!)TGa2zAyf5?B52XFM?w|nr%J^0%m{Imy8qao^t@s)V+ zuX*sD9{d##{;>y-O5KxYz7bHPBzZo7>s+5anOA4G+(bn);$N)`ydONG3{&YwYPEh zUM3)W9h459f#_YXV4d_fxIK4eURCqO1y$bZ=iX?)(s-~(-(Pt?7CV%=1$%itrh+>J zu;$v<>!by=b+oi!Jg0tnO=|;o?icGl`%vkUw)%Pos9oMFR;{Y5k~^wv7Gs;doP3sE zibs#RCJcw?k5bc?DwLW!@(6#cyb|_z%Mw?Zdh551kY_~E<|>CL^=1I zL(dub#^%P3fMWc!yuAqRPpF(DC=Av(bk(Hi?WL|{<d$XTb#sk`9p{3;>5k(_gO zNTy+QQBN}nQj4T2VoE&`^fZ=pSEFBfc3({-&7J4b0}a9B)YmkSnTiTlq@E_MYpSFX z%Cr@XVJ-%@9Gq!Ai?`wJ(TKLm-piITSg#tjM12HOg7nb6PIN&2J|v-)%Jg~tbpj`O zr75iPsDf(fL6rxpAhRdcTrV#=&g;dox79DBP;oT0w0A7Nt{F$Fa5+t7{-`-}vE{_N zI`lx=O-;J8zKzGrfO&6xE)L>TRnvZ5b1k{`Y~mZe5tNnrYwNSdQBc%N9939tfGOj$ z#y;dKtf{N3s%vh?(x5hQFPlBxle|8{jb??4#T8WuPc8J>#ut*XvGtsE`J_X=y1b@+ zS)a@#(Ndf+v#RF0zKJ+Zt7~Yz{s~KO4(MQzo}#JDUj*V>rP-ZRqY*E$=kOM3n=B{CRkl#^HNIM zqq52GBR_(xkNn;3jOwYe&2`W0I6;)l30?%d-2xFHxILU-%ZDi@4rx(7&Nec>Lc-nZ92?48N*sJ=6C$2!Kzq2_qiqjW z=^;P-iO2`l`Vi)a)ED5@q+g`<1AnPcxJ$l(mGrMw>9?1ve6$+_;V9n_2qj^rTIYe& zz2!WY{S&R{sfe5L!@WQG!F{C0nI1zI31vyTN7Wp1X0S-d5krZ&kI6y622(JT0&&fM#7hcxP|Z)wX@KE6&rww z|6GV28Zy7_UkI_A@RvgDA^ervZf&o@9%tfUMmxae=HhX}^=iYCy+PRp`5mG=AViT6 zQA!Aw5+2sDj_}Yq(({^5&wuFjAh1l&>pDGe==8j))AN>24-zHQ^J|@+w{?2n@uX*M zAL+SCr{`U5*N{`%HT2F+s?@ujTZZ0wet`WR?2+&Y#vTd(6XlKYHyE2Hd>?j7cocR> z_*>W^VHfO>@B`Qf;qPD{gdf5_2%+}|Lde-f2)(xwLhl`fH)HcO;qReLJoYone(a}} z9TP^={b#CN5cbz}EJviTBRtf1K6KC@_INGf0c~eUZzpl2cP$~(EAs{Ey@fc^yO|K_ zy_4{6oiE#UzI>qb1?k;Gf28+8LZtVsc82sK2{OHh2oc!}gqyH?op7fRza&H@ChhF| zTK`XI{XePo54)23hh0higIMYxb|v)>yOR2cT}k~zNU8t3wEkgNQva|ksejnjEzAel z&1OQ_O&H~9()w@ZxIS>e^EBjqf!!=H+XUF6>S_9q)c&l$?1e(E4Wau)?LL)ofv(5k zj#tU|YC`-&l_GIOE$q2Md|SiYG=z$z|9u)htl?h5G9jMQI80p9Nqr)o!x~4HOLv&C zgvdGxKhf|n8vczi9qFe&0OJXf-t!5;&qsKH5V+z<;`thm)o`MQ(>0u>;Z+(|Y1pV? zvxaRNa_)uktk!S?p-+e{8sDMeZo)xAJf!h`8a}1rvl_lgI05aQhQA?1dT?NtbpKf6 zUugWlG>*+VQjSOsV+qG1-!&Xg2tIilFVy&@8lR-`nS@Bs6&hZt;bIM!XxOS@hlbZ{ zxLU(?8s4lS?wXW*@6-?%gG&594S%E|=X~t}un&zttKqAJNkY7(@pm=sBCHhRV~u~N z;omg;r-qgTy6LbJLZmNA!(MDOcv8cEXedHJ zABTBFLZ+J#l|-7xFC@H3h|wCqm~aH@GmXz6%*7EE8m}VE$FUF^uGVm~hVsA<*x7F4 zh;I+!7$FX5__BsPx52J}T@!-tW5St2{FjDb5`vGc-AL-aK04_RJ!~Y**6j@Ru!A_# zznic~w>`9v#|cq?o*-PH*UkY7mTT0@ z5gN*Rjg>DR)^kvggb^A>YdDY)@(tF|r{ORS^9Uhlp@w5L9H-$F4QFTw5hXoDl(3o* z>8sPQLBl2uuhsCI8g^>9R>RGNNdKK0?$B_Th7S@VpC8t6FCp^#aSfj&M0xp{hKC4| z|1W6x3L)&^ml_@>g#Evz;k$&ei{EJ2MF{)&y@tmLVJCmq@B|_3rCY<(gs_``Xejf^ zhx}kZ0m}SB{sgs0u&4g?2OLNUyBe&aj}Z1XOv4O9*jbi_d4$N%LJh|d!tTatSVA~P z_X7c^5J&#b(6Eva`6c@yfD4GjF0aoxaE$emY`(fhH@0*0s@5hAD=LI2v&}S|o^f!?ZdYeNCy*)w* zJv~PVz5JRG>F>{Ux4~X?`iE&egAjTs)Hpr_P1Nmk7@#%5_Jeqn>*Y*s2 z3~}gP+9B{d;?TdeE8sH!kPp(1fJ-|$o3ME=dy_yR)YqwL>+UiNP$LLTkEmT(f}(YWl-Aip2fxU?7K`yq|LK#2T5 ztZ~_YfgK#z_@4=34}$iB_^^3f;<#E`;{6FhpP}(A!nr8#8s|Aiw4b>e$AuvhuhY2f zkHD_Jsqs!i;J0XeGa>9v_CpZ=ZsOo4?HTx9P5&>Q^UZ_5b9$c#@h&sSISXx%y?$pU z_AWU%8?kqT-`Qw;EI$Yk2hTP2oMLrR1`Ra!TwV~M^h}6(H=P;6bFQb6hpqdS>*YF{ zeG+Sx?W5vzxZ}>C>|W=)v5* zvcb){2cbU=E7eK+I<37+&g$~^lKOOt0eaTnnqPyuVbWJY0 zO=qF&aM87&h3=d1>yIDx%rJe)x7kIv!bO*YcXU(bSOxoC6mt{ z4Go|lA9SaszRpFL1v(k8j)43qyLn8!=ne+a@f)BwI@*Mr-@|>-J?f#`+XvlI58dN^ z&_y9qcf3!6E*d}cm~@Qx(7gbH-sm{y>*jYDbn%86ph-KwbtRql>jI=s&12~Hd+7KL z)MplGTf?p@x zDIe47;A0-Jku9;25VJ^Xy&XVT01((wC%hu>Q8>&@=( z_wdUDzYOr9d=p&!UiI)h0e-Bn%wyzx(Zg>6_(gz-{7UdM@_p>#7ZKijJ#@^&uNwSJ zdP`mWVjz#(Ubv5r@tViT*AH}VduesaHyOl6zD&)}gew5QRKpCAaq$`Dp_>aj_QT9W zetf2S=o&!xmhzJS4PBW>zH1@hVNg(ic=gNo4G+I@NbEO_P?`=vtn%=iGF7b$Airsv z4nf6_J^Y@8lHB%Z9wX{(k9=aD8sDaTSK(*ms|6i`x0>)-8JK@D2%t$Xp({H@9q1}!g{Xr2 z8vMu)SuXR;C60I;jYby6=FMaH@tf97w|N2PX&{Sv44v8{h^OG2EH3 zv_{;W#y88y8_yKa2?(G4(aDJ+o*vw3m1macl^?3GcF5bO&Qycni1Po$Jywj5ceF8mj4ytF z1n#AZPvh-ciZ))}#MR$_qm_7ub&TMRe=f+o;X=z(_uZRz!PE<+EEh~qxpvaQ!P8S3 zGY@8zTdBMcj(SkHAceq{rN^6*k>UJ-;;!I?mjeeoYGQhEq9Y z;f_P2h6u=Jl@DwUnPOj)xUavwe=kDY7HMeD#+sdJAyfSpZ5U{XqraD9({JOydg7(4 zeDkzRY&-FdAMcY_NLS6dV$!6tIdjA+cSp+;@4tfj&)Jkw%%5B}XYRzRsh7>&h9J7-bWSYL@Z;NnIXj>a3aP<)5pFRK6byC zK=uLH8`mRb*zY%R9f7w<9k3K)^2x#v!j)5=n?e@ISnq}#kgrqHh~MMCJvZbUgmog` zhrhirgbR+Gi0u@vG~^GU_9L&N4e*EAq z{W)!J-B5*`fd>VUriz6W%eN%o zWZ3v3y=`>?7ZZu}z0Cwvcd3Mvw-RmFc~e1P%?nk6KqzC3KLlH;^nq|fM8djCB(7tO zl|z_^c03)m#U%3PEF8a2GTd-Q2pYtjIGmvT$JCV_PdDT79-T^dLrL&}5>-bY3J;^l z*vD1cAeKLEPvX@oicubPmm0QqCD$@l1-$Zz55>Y&U4LT6WIw@V4}62EyC{XpKEE3O z`5DG113zomeQ+a$p7`2-#xczcXkq92pfK z6@LnspYl=qPx*~T8QR*_`!zzie#cw@#5-P`;EQf>Ymm8}21nkj8;8_oHDT_{V&rWv z;r=^jaQ{pJMC|LXAXG(eQgww4O0C~9%7@UnBFNm$1LXxS>ha$=D# z;)5?VN(jEirjP4^(6tZ5@4ik)CKX5S8`<1`@)n)*0y4P$5RSqO2)fJidY zR|qM0YU6y*kh-&6Z1YvlKkuarCURG_ zx8-7+Y)w<{(%RbWnzrTH%`MIK+4VJx8?%eD3-a=dv%j97y`mM@9n|LrdFM7Z*EX%F ztIw^?%*-vy8I^;9SWkZwb)Bn^hfHz#%R6$K>sP7o)KHmYP7!XH!MSe!yKKgKZm#(V zjfCa$|5RA#+3w44zQlzzK@Qt-4UoD`##|_JNLZ;?re@o`VaB+<#9+MI#yI@K>u?wj zO!zgHl{0M2u(YhSrJ7*jjPYBh2NPWg2Dk&|qYz(+ z<$U)WKD-|b$-(>1Z)^^VDhq1hr8kCqz6ZY>v89=KBpes!B#g_=c2?v}pDL{-!T? zhRnadSYWQ5ocC|=Irm!~fH^W_xi&9PeK>JpT7EH? zgW>z7N`9Bs*0gtEmw8+L@|KnL0jDap9%0Ff=GqQ!T1PQ!8n?2gvCfwRy)uE4Uo#l0L2z|itIfZjyH!S{ZVdh?gjGIcoar={&WoV(CmvlQ3K1QIL) znc1iCJyl+yRj!Xm=n*xAc7>ujAfsd`1VLU2qqF~ef63D3`nv4ehMG3qk<#3fU02^! z-%+34yrQWoyOsBQ)VIO6zIItV{9Becc4W&%KgLh680rQ^@3yb1tCvR@^=XUxE{|Sw zO&R&9o<=V1v}Hv{8P1vEi3K%HjZ2%WTHETE)VI~+q!4+wgsW7@I~i0%XXI*b>1bSX zU6tg7^+}L#dap9nu3U_w#9BfGmGwZeUfj~sges$N_H`|*)PX84i3$pOub5<+=V>PX zI!sqsEG1G{p0ZJo;wgBbi#Z_#X>Z{rELAw?rM?Ymtde&j1#ae%=a($u=`VdJwUDVS zV=*%NmCCKFUsA)hYHj)*HODFO)Pfx&b~@#F4xtSG8fsn zvONFdUh=iiI-a!_%$60EtP5pA&8u5wAFKSzQUZE~cq!pHTk)90x2)vNJ?zzEP& zPn57$*^A#eP217CkwLQvuvizBRgF9b4mK;TjfKR0J5TTO$R-8?Gs2*jUPkCPfcyel zlWAs|*YbRt##-2MBX1RJyuLm{h zJXNQr?+%4qGqPQkn(4Jlr3uIy6~1mg$j(7<6)M{eqlSzTqN-xX<)ss6ARkvOu9{lq zVIT|qzjJ+)$<^NKC%1(8@=TcEzDwEc{9+c&nX*SSQ+H_mr7^gE3{-nTY^9x=x)m8u zvsE_JYpz3qs@TeUp?TFc@~E|5d#AGcKy7Yx=;NoIM{TOp9MrJ%((gm0eRumc6nC2%?%T@&rUS!8rw~RRWbZI?LYYj56{5;jm zV@ZXU%{Oqb#biaRzl?~ANs}(|WmH^tg>NnjV!IF5%lanHp6M%N4N+HL=c`mLZ%bRd z&--yc;=g?j9!3~AM$^}QMjV%+zj-*;;>P&}@5a6UUYxWXQ#KFBmh}BDQ+UOXn-|~D zhI3rV%_~pxlK212ipAiQ54d?+@lqP=bKiT^8jHXjS27RBoxFF=(9eux89L&mH4n$r zJa;P1^51Dx8hmGwS07&7tIu=c-tffTX`+tIoj`6~aqP`~Cr@8t-0rTt3evmMoBvLv zAiZbF`2BvDtBaC?Wh9N!yE{Iga$kdcmV)9N7NDO>o0-T(bTu5j5*B%dPQu}?_19+4 zEEHie;WPW$kzt7;{jKw?WM`mtzBR~7v4(_jvdHteT|&g?XWZWZ&bG?1Ub!3b%vzn);w6po1U_+xC^^*AUw!QtH{3DXNA#^WC&&sYygDd%zg9C=Ss zFuyoSAFwIcf)s>uu)`vlKEcDEt5pII?;#4NPx8=XoZa>C-l1Un^CW#Bl~`otdU&r; zFnzM550v9%7d7QS-$Q@Cq;K$3@x++GRaC%cEeW#x!)&Is92P?3H>C-*_!#w_hl&SE;J^q~g3p@@+ z`-AzrNBBR&2jJ^q;<|4fg6w#T0P9IUdsQlsqCSipn%a}`$Lam1w_|4YSk?M=(G;O~BTFOmCk$ez}Z4kf*ae{~l zNDz)Wa@XU?m8<~=N3Jk+f2#fSq<^wF;_?5h2aklx7+S8pI3?L86g+is6P&thVH#{VgeM@ae$ZroE56l801xhTYbhGFNNDE|(t63^GuedE#FjPP#ChfAY3(JqP z%l>GV6m&~b(Y6M36E~(B0yIEto0@DaF`I}fDlwae8WKsQ4K}F#qiLvZ)l^dbzH`6x z-rRZjEvx?JWbc0O%$$2>=FHr=bI;5@cWFd_Sv2ol{BF!| zGcf+>$<#Ii)0(JnkX+vg!q1d6l%MGFAPm|be%sryFl2ON*}Tj}F2*%7Cq6Y-JjK({ z^MbC7vfcx~ia-U`?Y$+lMR)twZ9Q0239S8W4j4t*5MgP@TrVie>)SPciTTT=B~euHw$6uJ zyIUS^-Pu>Mq7s=?QkzV9ttUrcWxIXKY~P_U8*SPDdP1WL+{(j^JJ%banO*W<9_Y2n zS0}joV~Zf0`nF)j2L(<|(SeDN7a7flRo5lPv9uFbT%S|PRKBuuwve4Q zv8utck?AK#>@!DWnCQI`LmPh9yqw1oSk|(cM$2*46W!8YF%a1(rIn!kME|Zt*fjt9 zvbV3MSLDf&F(*ss53lY#zW>ZJTe&=g?0p$48cV`G0;!^dCg)vXY`bcU8FN~&3fYfu z)3mg-^>oTyii-iCqzKfDTba!-3R}{7LhYj|Jq5^T5&EF!{Y_8>Pvi934PI){%f65c-{yWO${kqVe-j|8Bpy~UXPn6{2lNo(_^9hJP$k!4N zC#erb@b3i8^SGawzQ^(Ul3_jLx2EMOw3gBMAa^18AdgRS^f|tfi1Kt1kv;&V+ylgI z^2vz$ASt0doNDod!Xd@a1J;7De2zjE=qXR9^C0^EHa((T(-lvBGCwOX@-ck?Co=w7 z>FJcxk-w#H(D{frd7wEDV!5bq`dGJk&=&uElGHK%L~1LneGUY|y!C3gN7P<>Q@MqK zl&|nL$@z}t?30`)Ri0;5o`Y(?W9h!h!b$mx+n=^u0ZLqk{OH@cNc?(Q&cY7m+bJKy zKw6sUGnf{k0v;0Q5_hHh8yU}jQ9vi)6Djd-@!dy6`WoRn;R8abA}KVhzksht@q2^= zLKM;Dpo)fkPNUo(3Xce(N{go|nLaH1x$u|5-w0n8UKGA6ydr!{_>S;>;Ri%iZt@Lj zK77ZJ`SH8O#9M`*5Z)$i5Sp(-@Ns`U`J092yAZVb9tM6z@ec~kCm!N=h~6!Cb_*`Pc)}9|dXb zw=lH~WoKM)^El0S=nmk7D<3$ghxDHL%X2tP&yf4%4>MDRBWi^LBn z$tuzOzAV$tNAP64v>|%Cu$zcMcAx0SgpU(fC&`b6&nVt}@j)Kn;Vj&eBrhqRFUByR zSBMyFE{T3!$oD@AxR~D){ZHWp3~U7qdeewFf0l3#u?Fwkie4l%AHg5OxFPyp;pd4M z4EQbz<(RKvV5{h@!rj6?Vm-!jA^jmxuRjodjEM732!AU4nUMYtnEq?wZ;A8a6Pefq z--<*GavXmP+cl1&+%^uQUUiH|d)WAm_G%!F{(@7jpB0JF%Ss~jc0Um(Zy-YN8;NMQ z4kG$r7qK3`QHdzW01^5)NL-}*6NC?uM!Ajd>TmuQA9(#KY(6I8u=h= zL(>Cj+^US;NQ7S7gdM~hjq5b?#lcdC>$c9 zJ)ROCA)=DUg(rzfyoV^(e4w4lZef@4-4)7vI5s7Y2a)k`okPy z9TAOFFI+%G|DX>TqTP4UUX7%Ie?gXPufG#(lB9<5XqTIbXcs#l?Xi?J^uLM-{hJSb z=)H^d>?HMd4?TaMH1zudaV~t<5~0rzi1RV7a2$pH%*QVDwvIIPw3!I~&~8ZmJV7j` zJ^-kXS4cw-ePwC-t@D>`mQ6Qeh(2*uUV|mZe8D~ABte~0wU_!C>mK?eIeS? zR}xY0^`bWrQU5m49YpA%S9CuS`mlb9{02!wFGrMqoH$$8Gt!4iLr-UvewGM*S^q)$ zWzx`_^#jn>59-y5)WxM36rdAlLGMryJ%V};W16KhoMBl)167$R?Jn1~ zPnAzVN$~;9uEpcnIBF-co3*rdcen0I7H{h5f$#6^LP|L@SWPKK#!D)mkglt^8`<2( z&Fo~pXVYSAM!o~D?gi(JH71OYeVc9m=f3(fKN_m+$2M!Y^MvbP%o%b2hYn{~Vs149 zw_gvKTA0mpJ+K?cL>)07rVu4Q+J36>VX9E#>m7p+Q-l)VselhtFHWuOIS^p;Jfa6o zCoIgxfAV2EX@TVr1Jf8V6|;P<$F~rCalU*O_2BugLqy2;RnXLh2j|<5h>-6=(4IzK z|9vvz+Xy;O-tQv5wkmx5)<&2w=fhKRcyQS>z=X$$q^N{J%sHpyH}#0=w3T5Juo%f> zo6f=E!R2vY8_GKld6-t4JWR(+@_Hh9oR{a7uQQT25|oeqm-(`Mry_YzRgw2}ByTj3 zcT*sb^JDy#`XAeedhy`(<$OA<@1;N<9xqDeV?&4XP9qJ|{Zepw*CKguLf!&!u|2pO z(Cd3!B<~HRb>Z;f^5%grEZ?k8rnUmgqixvb-5<%@fO0Tj4=!(YByTn3dHeF3b$PoY zc>|C)$%ToJB%P#$c zGvc%7I4e>5&*kykW?}j6L_%IYUX1wes=`NmrpZ$V%Yor_r08SY3$h z!r}5B1>ZE#5MzPg)bTPgg1>p}i{$NvJeG&@U`8p)dlGz%cX{;N%=&xq-$%#E_hJrT zINxx2=X3a2Uk_fV*TBbf*yao@ANB5mX*^~klaQ|ueCwP^JWRhk;yVXE{FQ>s>l2^4 zX)+3?<`P#~=iDC__Jae^b3gc~=g;9_J*eOBM)^)h!g9oW@O;mT&*RsE?;Q$JARoh- zDBo+ym)|jDzW3tbDa`kLB<~&+_8k|3bpQE!#McB{ATx+mXCsbWYwwC~s9DuLkpbKL^oC2PSj$CGNq~CV($&k1Na4wF=7n z0uC?VO_Im4iQz2_rftE5jq-TZMto~=6CXgl2j{yzD&Gb0o$<~CX6DN$jl0bOb2t$Ctzz_y_F!Lb%hIL@_k_-dG7Qg@ZopbIz z=Pp$xmD(&n-R{!8-}#pFoqa#w9rxwx`Hcq-#|G>tJ~litIyN$Pd}Lr?h*9$I_~6OZ%nipzgWwEaEuhvJG~ zx+nB^0p8cJ}-K-YTwa^SkQ7TZQ%e!f7iVF zSt9iJb3Y)iY4f}G=BLEJ$nSk064(AK{9X5=FNuGbzu*5uaoyhUlEuOGpI;U2en+13 z1+go?cYHz|@&EpMNF3Rv-?PrWN`(G?>C56-zTXW;Cq(G)iBWL_{k}TAE594le<&h< zpZT)5QT=W@@=ejx@B8+PoBY53`8jdZ-mmL8xcO_J6aL>VKm2vE-QTS@yh`xz{71yC zoqm7x^Ws+D@3zT56rsQOJRojUzvqs=Ozi!FaWHVxyT#rw5Ce@UMZ|jByy$F zN-lpsHM_Z)OvXpnT9tgWSgkmDAX1B&VJANBxgk2BMJheJnchr-KAGH1pW5tJS~?SV zy5?AIR_opPpBZzy@Smk=|GQC`vOt&KcNYUJ(AA&~Pa>WqvZz2M;wefgN`kDDOlOA- zN=h?M%uOO$%s58!X5$VeSb7#oYH(&#G9$#}i`7b^TDzEADN(?k_|R;zRG7)#OaEZmE~)J`JKt18ERR8lDExz| z22phWGzhN`C)Nv8_V5o`gYoq?VvGP94}BC(1;IlTkvwqXu&SUkTZ#_ zL>-Cvkm^cgM$j=p*8p#7_u7k5(X%5l$0<}!v4R#Zn!i}gk{WH=yS=7S^%DHma#U|( zuW6(%)n3ymwu*T)6dSqv>Q=5^aEeuDt6E3TPFLCzUnw-nxmZ~bMayQ8hhmK;1}{o# zNb4xY1rf4&3^1z}vfM)LWD2!fPD7@0rzWdz)61q&Hr)mTH(UYnMjPj+4Tvr_xP`1c z^;V^V2r|7bRWUdXNJl8^vRSosY&6j-2E@x=g|k+zW5}A@!Z_FTpj8QYK@uFd-Ojbp z>&R~uYff=E@2nO!k=&wI$~7UdjL~)8sTJzQ+6FpRrG|$f{*_jr=m&WUHEKmeh(X_?6j`koHw$&YtLJG$#XLz_E9Dv+fY*xDF>KbW zB^gk5X{_pSZ*8q2XM-q*1V9jk>CmcqASs(G*H&9jEmzN#(T{^7E-}Y2r!)!|1Xfn7 zTXI6dBjHSyGeuH*iu@d2Wd;=aB*+ONI zTSIO#M7em*R#93K5(26%s(6s!P}3k0H*zJJi76n>dalx-SvoJMD;Jw6hdLgpxJ_LhDw^Nx~sBmU|i5G(-G;4oV!LPPt_4t`oROr$eX!h ziBgsdB@ZlhNNZI@9+fE9x9}uKs(A6gnJZx|sYP(PTci5KcB&WFiuf8-aMDJFRwjH%*tT*gj%e^?6~sd#)|*>7 zG;S!K)V)CAE$1r8N@bcPrjRnJD(o^2+7URYSWwYkWJ#*W1Tl!jLK6)vTzJlz(T&ww zzRY#SX0A>esJ216bG_$g3`{_*7FA{B;fvLLvt%ZZiGt8@R88hOY5<^^p~^-M<@o|y zAIg=6yHB%Py_%=~Ks|)?k(Lz*HzC%L|I3Jk3rK~HY8Aah#I)3wV~0Z$bVL{oM_D>) zG6r$M?#hKHYPg`HN5Z9OMJFkevxe@6uf?h7wp1`tA#rG`YW|PsH^y7po@v zdDN3JdNH*^L8d)ZQT4`>7_xc@POH+$ttl+E5xIJqwL}+NvT(zJ7P=+H8>Nz^RoB*- zF5oWN{myRd>t^=06tWR)m1++BK{a6nakUY5R0MiqBS(r8YVwUBo6cyq8cp;wjI2s% zs)LvdUHDvO9g~o1LBSTz&8+N_cnH*C)ap0lh7(N&Ii$EGmgS3MY^%D3UbjqokAYof z$AcZ!V8o3k1y`!g;+m}XEEl7fZnD>^nDRkDOgFdgPy*^$p+j%nsiOO2)JY1<)rNuM zSw=b4C1fMHQMlm9zKCix^TX^b*J!aWeVa+K? zDuoiE5O*u+5wbIhI>tlH0H9lCaMjn&(fk9Ah75&2MjYg5DSQ;DEQXo1Tg*pw?sX%fZUBqlT zI&suM^9Y;L-H@-zi|DR#Ectz-dW5no^~M4?8YZg9%|pWEt4|9g^(*Jq<_Qn7Nnv4u48~a5WkI!l{_bDqg18gmfSj^lh==> zbe5V@mFQe(mNq%GHDB!_n`(-uu#I`B$r;Z zKD96(mMq}&Nnr&!!%@l2ZwY9!cYsoxk2F8skG$NSi^eDrkXN__& zjSaXIV#1I&)zoq;#gd#oq+-X?!zj6_LIR=+!dxfuHh9y7r#&?(xxDQ3QttF&FbvG+ zFxP+rlc#M>ZbQLdGBX+;nO~`O@UheU;ab(_7|7^u{p1Q=DInDOyiXfMgKETG!n`?m zNa}!z2hC=E;8COgS#32h<}adb+FIp&`osQjEaiXwP~rj@cC^K_;F=pEXUI71xyrScy0#9>twp|P|wlq zIC8(7Su{pk$blh+kz`Zf*^YxcRx%n?3WKErEfk`sQ1X{R&z;r)!ZagBYO8pSpelQ1 zp5BB->0e)04Q41NN_3z=OMiSLWD0AeRjZYX&;rv>ISiH1R$k;TLe;DQH6@x?#5fH; zyv~NJ7|rKUO>9RUqsxVI%b%|pK`S7LSC7T5r}YW}lVQGq`w+6iH=;@-0v!fx0$aik0)`959y`n}6?4Re1byOp|YQwxnv0k-emt3jq1!r$!hUL^MRo)Y;rWd_H z6N0-*wi8Nq-Do$7%Izdefok>aQLGcF#>MnWYh^I?p zPEMmL>5{EdD6Vgyi>jhj0^J12WkfyWXkc56c1s-{(OP)7(Z=mXx5QNE`)KvbK>GsX z&UltFp@PZ^eT+btCYpx36>hy^M4Q~`Z8bXv77Nx$*A_Z7o})dqXz)-HEgqWTiqYla z`68@WQ-k3xhj9L9RK8&mH=TGK{X0~|s9p`fP$Ki;{T?c;zJ3oo$u5p9g4WV(7hms& zIMtl_YGI|d?(63eI?(wc$MDXNhw=4f3`EuJ3`+N~PLYQR6-6wY0a2yGdM=M`0#*}F zk|KLcAxPP$uwyN>Lq)u0Oqd0|i|REIhn3?(qPvD6Wo@HQ+xp!>0`qmz=OMc2;vL@S zVV;m~jO`xM*Ki3!yD=^{(2en9B1DIFT8NhsRAB5;4Wqj1&k$v>yF#wkE(x62K!aGV zlxU{_W?%E@{dh@&rDqgFbU`uZFVcP%H?f-4^>r+dUn{FZLsS zXiKSpJp88@F1e`-2&vYZ>V*ygmOP{re{<3b5YR?xyfC1k7iNg*h5z*8=`Degcqw1I zC>Q5kE!6tFt(w{u#-aD74Dz%O#K%rSH0u>x4zGLIPAraR4SbSV$uI;7k?G@CWoBV& z*vTMxx$=m)bds4#EtxQDpk`XC)fF$!eJW7yP{*j&>IHp1%8e>Qhej78)GDBxo*}Z8 z3hhWjVoY&uptI$m?~WWt+ogQsDIKh!(e5fA4ezolRItN^D|}X6L6eb54TR zi)Jx7qu?1-PYIgkN|aaqPRq1WP&p>4EuAWrrgN3^@eHc*Dz>{xktS+592Md!os@`^ zg(m5gk;`6EEZi(Ol}+$6m|{s)5Uv*Y5PkalF=jC4sRohqm!_TRrDaPdIaRAozZ*0G zrN;(1omgH<2VLTp)AEc>avIA47QxwNn*gvOVLpeGgc}}%tvhQF_p8dTp^h27XyeC1 zOTW`;-lXdJOp5zyNY@ZI%PCF0Ei{nRyd}xYVd;8x9m`|W*h!>3Q7$u8Ec_JC(tukg zl5(HRmDYl;hD)Z41}7Rn~tY>$1vk55kj2j(+ilI4I;Vh7|z4tqD<$2D24Qk8VMI= zItN54q%A5P9zfgKC(1?oMVTRS!=0Wsodcpm1GxGymfq(wsRS0yR?yyIBzuOp`cdpp zV>Pf0@uM%#^Db`YRMdMXVr?7?est>AbDH#E_%_1|7}tqr!&V!e5~CQ@f-PC7|m`jg*wsxx}IK+}Q=x$YyWP>Ydh>~=yE$3$?E zbQ0w1YAR1#5h(_e4`x$FU&I5gJkQRm_U7-C>M&{MY>IZ*(6B{{vb9vSO*eD016Qm3 zg)TdK4h(NO+*wZ~r?OMXaZpXWxE&?a!BWpfP^)2ZmRCbOz;1WU`6uMq50!zzfMJ9Q zQIAY!3*`YdK0%2pUK9-#SLp?6l^PbMF!3RS1`K!dRC0N)v#Hr7PDF#!DBvEU8;zb* znpP>Oy!fnO2Lt+ zm#}=qHLxd!-AM^50#uo}C@KiVq>&z?S_^mgXC}_;9Jr|&G{86>Q(Zqx69uc)b<#NK znn5LBDkS9Oqe}cBRThV#c=wSm!c2laA*ss4Jh1}KP3?i#o)A^AJz-a+4CS0^g_DP! z88mX7bi@=*rB!V;bWed?Rn}FX%W|@JijFVLV~RPejvHv5RF-9GY?NX_I?UKEX9Rpk zqm_oqrNmMtiE+wuVZBw#)pb;9v^s{A#cH1w8L}Lahsg+%Yp5+6)%qEXLNMi_GvS%(DX!;f`d|uKsZ0nLFmk=;)>^@66=(NV z;0ZB(k*1h48##>WwE*tw$sT{0lWOY0?3GOt6)cU-TUmxpbbdAYF0JuICF$go~C0dOM(-)=bY9aJt;#@xb&Oi@o4U(#i;zYyD}G8@G; zT_2KiSwslN;3}s|2uJ8q&l;&KoiU7c$NC%s*SUc%8Wwi3lXIq}+Cxuvx>YJ6GA$o6 zG_!;pL_>gpKUCLZXNBpmlg^c*9hNFmi5VP|lv6g^A59U|nlV?j+BQ7Il*&P!MhDzupJ5$Tch$q>@cZMz+3!>B4%PZB9dq&NvkS5y zG}uWs<%FeAnL`x$R_CreZG<%Zz#s&t+7a9k zH&dXd8wsHsHQe+-fp5{^;8DY#tKn!sA?|~Reej469(7^Wg{F|%9RlUzR(}dcj!;7) za!4h(hb2FKxyP-z7@J+bpt~!w?(yP~BM&`FzdNFCHrLQq21$X7>mR-s(^WKfm^UzD z3C7mz<}$R7@uKO8E5*efbJLoOvo0`f-;`6J=-M?&R~gvlQb$R9Q2kA?~w z4HM)`IuxUn5vOjN8*a;V5sm@N`Z#$zsJzF5(kC|9cQd_JgAf+ASpWn(jIT8In|L)K{S5eq&deRf&R zS$b1Ao}294BWF+$$l2@P5~M;ypGlgv$z-P%XQm(GoN72O@f0-kGudgJ@vYC$4G)>D zfkUUWvB4w#8LXyhAMNUxq~gjoS1){@sbYI6MtVxag0N$?WJZmgD;8RK&v2i;04@kxRgGEF2qEa(G~!{V6~da~4c<*&5d?|1PeHr4A&gb~Q`XLunl zOZiX|t9t?UiVi@!pU=U}pS3VRvtUE!+9Nr{$8cp~z|rq8?02wMzDdrgpJLJ(Go9Ay zl98}=PancP-RQ1t`U(7tw0^wYUx?#x6q&XZx~G8;zVj9gEX0P&@~^_O2kThsrhR4( zR(IiwPl&?cA_5Q@#6}xzrH(?c|) zi$)DQVj$1+(j~F|b)C;6vwPG;q<0;mg=*p+zA9ZD;iKqqhYhX#W6wI)zj=_24y2DC z8)dNn#^)%{nqY%3ddtQIH6%=i$=>|{H@UkW?F7zw7co#%x8ZuJr%Cu;T6rYa*eT#S zaNKyHu@yiar1k9_&>I9K3up1D(qWMp{xDMzrflyObhkVkQe@FEXjCx_kRbah?b$E0 z=oqv{xsk4J>{0fm?8#Zvhcgs+=_#Rbc!&?ydnLlhNJLU$qty6ls66;QwzKPMo=*31 z7NSohbqOTB(GWWu$QLNM$WCe^n-4u}3VlzqyQSB~a(?2oR(V`atD=zo=_q)M7n|Lj zNjs8|cQN5boB7msHy6wC8-*k;<+XW{7&g`i?k!`ys&-{e8ZM|@^bMO9PF}H@uU8v9 zO^0oS9Dcd3x4%;9DvBRG_O%sbLtm>XK!-|2F3_MLPz9Sj)G_d8();AoH40F7nN%&V?{Sh?-WShZ2%D`zYfqjwbne50c=J07xOvEh#kmOc zl$(w5ZKL&&d74$SciGZONIF;M5$Sr++G8I?hkLJ?BUNw-yd$VV*=`jq_fE=Vv<4aP z(Dz`SJNRxK_i%C$ALgaz)wpmU1602AtY-Xmq7C-}YZfTNI%jes%f`SybLs_3VdeQc zpL4{yQ=3X1`Y}}}nS8ebUu9vFujh+=UeQnQ9(AzE!?Oo@5I9$0Gn(6bja*5bR;CI$ zJZTHEsRP+OAkZoVgyjQ?O?{%!7H;B<&G;S>wp+tX1eOoCnUQ83l=H~t!7n}w=69qk z6FfJ!De&r2yH??><5Ja8`EVoVtFmmW2G$~Rk6#-?w(y|t0;KbHrb3LfV%x%-$AUaI z%+XYIm&+t)cUgo2&gxK|l~7Et5xB$3VxneI=G$UvrFwymL^k*;Izta6bXeA=_A(@E zlXII49D>$IV{9+2=u#(IYzi}n*@3ciW@zryO^ZBtADV8)xrnw|$)IbSnGCv4*@=#f z$iUJuh`c-~B8O~NUyu(3SZJfc4aEV8=Ud0I$R!+Is z>bO*w8e+O95J#wr@(lDv8e0dYPzE3lTLzBuVvF}$4qE~w7FYD)WFOSQC=;`8IAVco z^KrF`1POsFwu^ZpQ z3}<9y9Akc2Z+RVB-EQimc;Hx(nM6GeGY9;cB>=C(PM zJh%#tBhEOy9d;#X&`q77ia@}UP=zkMkB=m=Xz9+7$44+y%)4Nc4c7Q*W^l)T2^s+`LsBig4r zY=fZX!bJ<=frlBN1<{7@SoKoEOtKi7V<)`?lvJEFdv>Fu?Sx!<;}{{So(W6!OlXQyGG=tDXSz!D zD0507*21DmvzUvttc69A?pdnJIDSi2*=$$}pYe4M95kVJdrhegDyy1^q6%dV)a&53 z`z_((HY%e|psfq^96Ul_)2O(oT)AP8w@IIULYDtc%#m=vWul96f_%)IS+In@S{S9O}iyhjYM zmCg(+)1K(OQ&e=~QU*Dht4kJTK~u9tnb1Tk2DQ_MM>$gkbhBBMYLbQHtpkHnOfj_4 zi^c?}5L2NM6cVdl6xb-=Y-#^GI=0w6ZrGaLWkaTmr|jyAGPJIcxIPNO7uPDd<~W(g zIdx=Nn}BPqa)8$g`szDlwEj_okvus@K^Wd zK%?xf#fJi&tVq)EPF6HI_M@d~d5QLBp)&k;YLeBTJQ+86B73Vri@DLHf#iuK4NsnE z^3ddoB>%T*k`5hNyYxgfIG+7h)j*m3n-Cr}1SSjD=p9&4(RwUhRM@t-Q-P+1TGvsU zf=!}XOiEj_9jTll)ElV50@4s5DQqQDlt}_Pyt7L!Kxu;|euFYR1x!N> zc2w$B$XIN^dg5cl6Qg4zW5-7Z28I|T|BjE2GBiFpsp!ugrr5D9ndv=`jbqgqqt%sK zIKXPU)Nrn+ny;3$o7#ed&5yKqK)cHBC|M8EF1!%H8$&G@)&cYT+83vYZ4+p|aJdy< zgQbbx{bP*+-7Ae*Z|o6cq~oG!*O25~^HX70l-~(kAMq_>)gsr@8zJnO0&-EA zlZdzeLOth506cbPjJpZclbM!^Rs<@eL_Ed;!fc~LOkX$=CV;SfR8)H3kiFy zv4It^W^M&v7t8XkUAl~YJll}wZ{eZ7^-42K!^}#<5c+|i@h404=_|y1)mjQp#{U-SbS)QvN;NQ0J zhs2*+@a0U}QVjh_UwU3+!2e{>Uk~>y`V|td=ixVCz=WUj!LvSi0r2mEZWzDo;a?dr zc|m!K;3om!kM9WuzZ>u`7|azrdv+#9jknwxy_>97Xj)6@fEiV@8!T-bQVMMR7?zW;;(PXIuR6ka9k5Q4bF*XK)#^ zhqafJwzKv!4rwO2_7j0H-AA;iad>0U!>XKAJw76iuIg{?XB+|IXrK_5zmSl#7{Wp~maIFlL8c7ci0mQ!Hd!u7Yk7-L2!@mQI_$ zvDXAfX_aw3nXbGIMoqq9`^s7!SBT2~ufnUN960=@Z?jYg2x|XJ-3v}I!oEP zT)I_Qp0awPs8KH&a9wF`{VA0v7rTN6%RBF+wuF%aT9z`a(oSK?F*~)8nt#aQr1X53xyOw3<>Y*FDw70>VpNGAAHHzXa`c3#d^0NpqIAnHFP=2z zaw1U%0iP-mURH7vMj~hClSx@{lm>~1&W?_Zj2oGUVueZ;$^?bTnVXt7)JdnjqNTK% zTAZ3+I;m1Z#~x>QmZQ_tnMux1J%r4gIF-47#1qLkW-=veAZK9;$A%MT?sDVk6^Ns? zfnzZ)1hIuc#)=_}#Eum!`BH1O&~PS(R)$tbS65e$uM7?6h6?dqJYL8Rj4m~5 zp*A)IpyNZgL)hfnF=p16p==gKth80E4RUKj(+%5ZVE&zP4Wf&+bIw=}cYg1TJ=Un_ zcg`8ZUbP;$sRPp^J37XjsEb2#M7yNrl%k-=NClFCdU?k(RGI5tLJt{;1EUm?p@Utz z&0SI{M)PvJAPZxS;@WP>iPdVg-INup(N!yrMyUs(y#|o^dkmN>qeFo7cF6GHYHSPx zO&EbtTPHiv@-z~i%IuadHkD3wPn+$URL%x=O|C}D+og}8GnL3D(LV^QI&_@H+*ol( zG`Dxcg7V%SF_oo;NYj#1b31#g4*YOS4%jtVMJh z42haBravM?li_13x=|8cd~6-F3Ycri4N5DTo#grH{qVN=+oqVOCQpM&6$f#nDUGl@ zdKJPWyT+GBPE0R>>`1X~#X~h0(O9~*Q$vLml(E(7g^M`L)TLU)A!BZPzHB!Ds;tJ^ z_P6}ufpL?mUGjS_gaH(3)ZRH~BWrd8^T%~C{uRmfPe zOp8-d$?sBCB2+dAxQguPU;8Fli_=up_Jqe(fHHDoMN@VpXge&?QrteeJD=WOzaYJy z&{H#w;p}eh+5wFTm0WGGZOi70vS=+}JD#*HToHb$nzU_4!egbV9;BmugOSr+5yY~U z-WhAV_A|=6?S;#gG6;LmgB(hp^BtreHJy^6EprT}K`Wc(-ehb`K!;gdSKC+vL6to) z*R7M9AuNMDBVDRiBYM@Y>@fd4=9o(--3Bj>#11_VWb2>e=*E#6*IpV_2-)5@KXr4;{o@ZAVEM zDJ;gfeHSB|(`{)ui%n;=QI0R!+j(rqRGh_9={cBVz^!zv5reaBX@}DdyP(qo+Mitz zvxr5~u-VFOg=p~%)>M0zLWXg25z}T}sWT0WgN6Dsj)g^a7rPRJT_M;Y?2t`?D)t`t zlFPBTqn8{*?Cobax(d+DT!IG98B8zq6fwPJTyV!yI3+VNH0 zqZsr|VY0eMA)Cc|vxWUe^@zo+u2N}XKG};J>4;^AuKZp+d&=QWB(qbAUbL{}#8Pta zK@Xu??kQ9-_rsT_^q_zi5tEg|Zb(8SJhdBgvh$gq#PD3BGmmMc1@T_Y>IkOd)UC5H>`qGoBgpRvoUm0b%j z$%?J@)(%<$b_KFjx|1y*v3$R?fU{UbHg+Y{cP&$fDbF5YHc4&u-KA=zjZfIqdnr9> z$U1WObC8)R+LPF&$f}_pQG`At@kZNVdg<_WEG;oN^6=4H=dugGcC~z#3b<*m%_8LX zi#%>>#b&V!5vv5-msi8hqPyOf(V2-|%Y0iKuXCWlA?UD(x;ToD8Wc!d7P3Y`r zU}b?E^a7OJQEmwdqHSV2!C{OOI+M5Aiyp#UZ(bPf4j zkjXQ$UCLAkYUTO0=tMQNP#idQyFD-Hm~PnGwJ#P!ebS65Z@x*EZE>Sn3~cn?mVnUa zp-Tyv@5gb^oy3{s#JTDQbyGv;`?sZmEhm=2k+~j}qT5RB9^m$rVSZhTy@PGr$%*kv!v8qF*^6gN8Yxhsh>N>C;oP(cWfbXdgq)mRbgJR=f^sxof`u9?#YOqox-`` z9mRxC&UP!62z{^{*3z~qhAir+dv&@EjBb&;PCJ)jr@cUZxmwpgx(uNw`P)QMfH9V9;X1o+qb7nq zHg#%ravaw;bk~9Mq^uR|tx6;=4g-O!+WcUN^*)1&RSP4#nhIY16&<7R35O0t*C+mq5tLN^0|fc9OF z>!Ub#8g%8csryc@KjU5Om{R6jQjh|@$Z+S>VIQqk<6|kSF*=+hk4j!z>9Im(^DbQc zRI9_VF5l^Le}}tYDCp`ADZVmlwSW%XDsJAU=C|#wF*?#ZlsYwC|RXK-FlgejV4aa@hJGBpnJdI$X9{U0dCkOkSF}AbrE+FxDZTU zj*6vQnJIx31GSSApWHut!|c<4_pPT-eENCM`{{4)@54_JOus_|^mpiE1Ly8!nrlBz z@VEZ_TYtV&z7ya4=FsqG@7S0-chzHJVD7Qu&tCh<{o>GX-52nid^+*z`vdOhHV88? z``N#^_5{8@Kechw^x% zpQXRx?RYcZop<5h)m=?YA><`?19#j%uy}fY9@o3RSi0Ob_&{}S4VTpoJaGTOAQ{Kd zSMQapEnK`u&t-iA|M2&+Yx{-yKisMBTA~g9-G8WGxc^<5QnLKpFNI6ogYfxjJo`ld zYp=fkD%{9~$l0`*FIACvKeD`Z8E z;Fu6=^uAGub$Y*8h!VXaze;b&uhAQk@Cdz80bI(o2W-^ctKz^_2Ny2yKYZY-zU%s~@4vb4mcCo}-PZT)eb4K=rw@S;xVcyKQR~y+ zzrXKL|Ka|t`%tjOVbtkJTru`+uAaph8XjtU4x?^<4!uz~AEh_-Fw}dL-e?0R@Lqeq z5HF!Oh^EOM@~G_~d5iRhuw`S=?!^r$D8DQ54~>} z;@xMo`w2cIFSn*f_5i_1LNp!RhyulpBWiJuU62TB3{j(U zEOTljRZ+WfY+p@pC`8F45KxqK8T<4$9*X#|hdLcl&wYsQuUyFcApbcm%IUda98%#z z`1v8fQR*#uO9=3^>478_x8cnl9tFP>5%9rz1sE@+rA2ovE5s=SuRqc5Gabh#zAu9A zGlmBo?{Gh^=5pVL>FHbzwoxB$4v^>ts5%Qh@T@yI}L*G>NWmLU)IaiqMfU)`O4kAhC?H(W)_nDP$6ZVKfqDsNOb(nIpdQ~~Xbl$Kfy zTP?%kwpvCeCWoZeqRzHj{^RS}8`oCL+e!0n+iGF!m(m`9I99K&=9)RrD8MF}yCP#L zd~ZDk1XDhx0?ZF#n^L)0fgz$*r^%OUJmk6^F+()iLZMAo|1DhZJ^XDx{B7cSmi*g&_}j%j7XGWT% ze_Z^r1uyydkBhHc_(}19EcoR<`blxnQx^I2UU7{DXMFVcisxAP`^5____UAyelcd@ zUn=gm;IlsZmva1j<^QE(-l9JtvKIW1kNv|lLr3REqq@5SHSNw@MP3TKl?;M{0-m_X$Nsa z{Ii8$7gwPJ@lyu=Mq^yGPZY%q0e`{3$1MDL@lwFlZ;;OkF=ye+;z7XwMWf+=&cav4 zBY^+Jz*Bu?!jA&~7Y6=~fdATn-)hNwgwxN&e*pNuHRylLqHl;#0-ksC^a=4f3*QpI z0obb(PKe*L@LS@~0efZmg!sCJzsQ;A1BQGGp9x=%%=HBWe?8zU-84EOZUa1Oz()b= zXP=nz)h|=xl@@;5ho2T@3!e~=S?~;tE-MfEkzVgH@HAHWs1N>seemD-;5#nU+RBNU zdwuYOKDg?GpETe*AnLsaOnuYO`{1t_FzNfpKKRdl@IU$BtG&vSCz1wy@URb_^1&&< zl$_N6y&m=L_bZs9<$5e%{HlT}Nw0^wvYRl+K=cy6SIjB+O2$u$_bOP*J1+i{f=3yD zQ2e!m2N=Fw+z3LFC*hZhG%@0#*L9fTc#Q==UwqhtZxX*_!FP-Os-rLYuMuMw{37v6 z3qB&=Xu;1FAGP2s#D7unovhF8;%N(hfq1c+0Jw+ow}^)4a!PFiq2>AN|cr=x@TL+;waXCg@juDq*#N`-qIYwQMQI})X&8HD7`!_^rlKiVftg~yW$ozEX0BMG0j%PHT$2MLSr9xiowaQIcD^vYLf#I{U0sl0V4-c5Sf zU)wfee8~0K4sCo$`#fr!CyWniuPGS~FXBVm?@`-8VSGq?PRVU@Q1+y_b4InfLdpix z#ST{-#tjw14p=%bVduA~{DR6eLiMx^tb!?=`!Q46`!zq)&_|OQ9k7(QDxB;qEN_AnXK7C52HR(K& z0MiQY#7WI=B02oh(qybYx!E1ZD)LD;{%6LVE<(f7wEx{GT&`{wy7a!g@UTEvgElSGUsDtwKG^ znYfemaZh?znvZuSc7mi%9e-O@m1C zs5FRTu+t!l%AW>p>5MdpqVuOgczrm**N$Lmp_{5;`4kG|NVP__YbSB4BJfx?aJY(> zXPi7LYOHF=D{8zojR1jK>xgi7wu;RSm^xmUR)E!d37NHb*e+zyxuIK33suTpbjn4n zyx`SfPo=R)*u(6?+WjuE>g&gJ|xi?Xl7`}w6%#L9KsLv4eu2!v);pTE6 z=(QGUR}HwcwPZIw{vBCH&cm=X8*Z*Qn=nR6CY%cw@`YNnh~63C^;WKqeeq~V2m%(p zE%YB~cQyCjKn829rlnA}#=2)&d30=KY|pat^2uaY8A$ew_QF^+XOirmWo2#gc+ax( zo@M1h9K3Q5O_?<+Tcq8ytSn7ccW0P5($q|wc(u(MTjvkENfw)Z&$4pCix71LPde;b zR-QkbN^@LzWjYvFI44+KBV)!L3=wygp;=fDIoefbH)M1OQ2U!8HFnRkvKtewxjw&z zl6dzO{EvVY5|Le~lx zx=jrCI_Evh%F>RzXT{El5fz)TaJFYz8J9h&%kOopz-7;}^7%%rO9RMcf4SS@xo26~ z>ThUs$*!&D*q&wOJHBlp1C zU9c<&&ueS()M@R~n4SD|?oe2aSe| z%{RsNEGq}1B%{nl<9_kX4*Ht9G@3RWcS(#kg}lq+c%s~A^ryQ{d01FudzO{kkJsDO zP-dQiWqaFlObz0DXIYsn z@P<~1VF~UT2Y$xv9q(CIJ|FD=gco(AWX8BNxogE|&$9B4=2om^+Ow=2=(A#la?i4| zZ_aMdvNFxb(QzoN_96$@4$#taHrdglu(sgB#Cw*NAKbI7?8`vNWP6sCN8;n-RzdSw zO@TR3UF?))P#;KEpZ6>)Z{G|vTSsaa^P%>Rx6QC!Lw?Fv&m{BC^wi$QlzE*U>m9!J z(U(a>qY5hQSyom?j--igWiEQpva&rv+A%X}Lxg*ll@rMsw?I;C7?z$5OUT}KqS z%iFW8JU5kEbW&5xJB(S&I`f`oWg1{~EcCV^;yugCRP^mQp)F<2Qe)4uvhEQFyCH6b z?O9e1izLkd)N^$hbd2p;R#uj!V|$jB9kU#HMvYhN#mz#!v1eI%&$6<&3pcbG_l)^= z?k{2~`F{&?t(he{4vyHl6Aa~N)jmSbIUNbz-(kN1{n-gwBJj_luU zJ{h;Sk>R`XlljR+u&MtY(fro+m!$vmeY`J-=8X^8*H^ONFY@u<70qv4A}RCA-9FyI zXx@0pC8O+r3_RvTVInJn=0k2|GxHQVZitfvkKwm~U*GK9#^oD_*zGvrCHxM3?DCDi zb2WCG1pIRRZvNPB{iS&R7x0tr_rfiMpM>tm*J&3blgcpA*Rc#-`^j(pc?~AUAAjnq z+2_pO_@AGi8#pKK7`UB`h>JV+f8zujJKz6}EWgEoc*n@>q4(W<#{e5VKm5MCW;gh& zI4fQDy?6iYbszh#jg8qiofP+6`FSyL;+qFg?0>2TL*|b^C64yL>);3a-gV#u;$7s! z{->_}EEyMn?2`l?`WVsnfA+CY_8~sNKS1BteoWlK+Au_4eRuZ#SHktXE|SuwdirG_ z`p5n|<_`CNmh$C$D%ZbJ`a-n-=aV{YYRojvfC4_HRfrr~dJOeVzOoICt}>wK;e(@J;A?WEN@rJi?_vcI`L% zuQ~9aKV`|58V9Mq5TK%1k*3a_M)A?YzykwwOPQ?m^3%!FNoVOya(ON}HG^<<-3L`u z@NKGmk)%td2k6esVh$I17Axxm&5gnU-vc^OU3s{WZ?c^RTs}Q;|NR5i#?q;Q*S>bZ z1(~19XB8Jp`yR^g^w3*>vjhH+;q*gneEmxP3ll_aOI^LBTi~yxWxj(0`;e;m-`Cg2 zZwYx8;QMYS6bW@d1cNZ_&c0tJUkd8@+JAGuaQ{OI#Y6!{b?GbvTR(ck_ z->GcEqvoLogN)%0(E9;_RvORuNfQ;Ya6@L=*~Za5^hQplidB5CvI&1u*@Sn#nej z9D0NJ9K9jGKyS$1pf}u$^oA{^3cca}2)(n?{;&8X%pnpCI~`;yQT)6R-%jtxq*+q3 z#tapN_=FHo&>NmUN$*cf^PHs5TM33~$+yw_Q__ww*^WX~2mw=#@1pl-VSa?(up#n3 zdY=>G{q+90G6MzSKSc0~5I;=spB3WA>HXb8e1zWXLi`7M|BNyV^$ux%glt?PNNju< zK@sA+q#a`MW+DD>g5M&<=jaXPK2PtGG8^?7A%2Nq;D3eQZx`ZM>5WMGGQGk4oAd_$ zEA&Pnf1BPlWj5+#m)1}<=RNWd&j5Z?N51{>eNXg1**8x){!8cJ)Q?JkmEH$0ttwZ- z5B==N$2t7^N0r|r&z#=~uJn6C`Hdor+Xs=a62@1*j3=F&l*0aj=c8q{ZH(Bvj6RU(?>2;kG%FA9Q)B!aTT<9X_YaHqMIc#USPk|m)7r_ zbu8e0BYxEJczfT}kw;TUUUv>~e@5wnmiAI6h#3czC)jU{hByw;nqNx4uY-U3xf&nH zk198wRSKZ{@JuN{5#cF-&Jf1{e1E1Cuw&qrN&$3?o+$;cw_@PcN&)o1o+$+mTM9Tz z0d)2LWfaIM1@`mVu8fB*izL;Z*QukITn=>HPp+4TNN{Gs=EN|TWNAN9dM?t^*oX3+nb5C0=R z_$PeukNV(`_}~vK_Ksq$Alo2h#yYk@Ee5q zBE8=z#IMu)2_b%$-rp_6AK-lj`dEL0cR!fFM(*#xyhR@-P@DLscO9lP@ji_4=#BKo zICp~H7}uU4d<%LJ{ALX8>HT&LrO6%qYxLfPp5zYxN9p}m=&A5;Rd_N1PI!9yKOy6z z|49IS{l>F@KLh*mP{h%6?>>4j$_N%|X?K(+9uAOuR!zL1zMzPwLUB30(Ow>=H=3<0 z=#AFnN_wAD6EiE)Rw%XZlnu#{>9zDm700FjVQG7m2K3xruBZu|nh-Y-9U|;TdLsfT zKMO<f18wB}t)kN+qvUy<$bP8{k~+#`;j*CegkxODm=ZS z^!r;w-Ve2r_pL7VJAk@W=a-*oBkyX^b(6lshP?N;k@pfsr${2hJ8j7O(Khm42D)zI zuWrcu!8Y<9?NYxt81g>SM&6r2*G>HWlp*hfZRCBbOZ`4)$op^`d0zruH|67-hCK8K z`Jue(uTTF0bXO`oy@-Y$e|bA_-phYKDM>=h+tr}!M&7N8j_N=32l*kt{q4~UL8o;h zBGs$}^n0-(@0~17^7-YBgO19Pexl?(V90y7A`a8m6E~0Fh+gc!0XT7#K+|t!25eaNBve}qqv}l^7mKqGwFT=bQ>Td zx+H$|5ZxE?<1i5d&lTvCQ(XBUzrRm{PWziu#9{K@4Z4zF7+}A={)Q*-R2zBMgRUES zuQTK=w2}ArF6I4$A#bUTyu;1z^xFiTj=z_;k@sYm^1f-v%e0Z#k1r&Ck%P7ZX@seKzAXaU9fyy1tJ|@Oy=?vrr+(L>qfutGUVmj$a^p79#MGn z<&VF^7d`#*ZRFhwx^CpX#gJEMBk%oP%DeJWPd^O7`3Z}^XM?UA{oZECLl-_$-Uqvs zcQp!;PG2;2k@B7cx^DFQZbM$Vjl3W1Qr@+%_4KQ@kv9OkZuEPnAy3nXrN<9}4oMt% z{Q2)z6mlJZy8Z~0_hQg#|4gBNdG9ymq3Yr%Ox{Pkl=tk{dHSKqN6NbgblsHS_ZaeY z{E&WsgCFLvYSIU6%mJNl540P-_oLA_`v?CBI^w5pz(FFwL$IH2A0}5do#rQ)CO$Px zyjOrur^glKfG3RZHiPaONft_Xw?TKL4c)y4-A!%iP8oE!wV`{ZLHFD?bmtAa=eMDI zjY0RKHgs<>=H@ZWv@*JDE5;zHg>&L{86*UQagJ@Vg#B<&GU~EXF@TRd zvEK~XV~q_M8E@uR@O7~)-wMuG%jH6)DUM-*=2*R1uC5kJ;@En<+Nz0T_3CP_nG?sb z!~=?zMuW+m&9#EFQOK